
Assignment.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005c98  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000084  08005da4  08005da4  00015da4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005e28  08005e28  000200d0  2**0
                  CONTENTS
  4 .ARM          00000000  08005e28  08005e28  000200d0  2**0
                  CONTENTS
  5 .preinit_array 00000000  08005e28  08005e28  000200d0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005e28  08005e28  00015e28  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005e2c  08005e2c  00015e2c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000d0  20000000  08005e30  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000198  200000d0  08005f00  000200d0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000268  08005f00  00020268  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000200d0  2**0
                  CONTENTS, READONLY
 12 .debug_info   000123e3  00000000  00000000  000200f9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002a7a  00000000  00000000  000324dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e70  00000000  00000000  00034f58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000d30  00000000  00000000  00035dc8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018e7b  00000000  00000000  00036af8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011b34  00000000  00000000  0004f973  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008b91d  00000000  00000000  000614a7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000ecdc4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003f0c  00000000  00000000  000ece18  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	200000d0 	.word	0x200000d0
 8000128:	00000000 	.word	0x00000000
 800012c:	08005d8c 	.word	0x08005d8c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	200000d4 	.word	0x200000d4
 8000148:	08005d8c 	.word	0x08005d8c

0800014c <__aeabi_dmul>:
 800014c:	b570      	push	{r4, r5, r6, lr}
 800014e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000152:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000156:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800015a:	bf1d      	ittte	ne
 800015c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000160:	ea94 0f0c 	teqne	r4, ip
 8000164:	ea95 0f0c 	teqne	r5, ip
 8000168:	f000 f8de 	bleq	8000328 <__aeabi_dmul+0x1dc>
 800016c:	442c      	add	r4, r5
 800016e:	ea81 0603 	eor.w	r6, r1, r3
 8000172:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000176:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800017a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800017e:	bf18      	it	ne
 8000180:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000184:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000188:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800018c:	d038      	beq.n	8000200 <__aeabi_dmul+0xb4>
 800018e:	fba0 ce02 	umull	ip, lr, r0, r2
 8000192:	f04f 0500 	mov.w	r5, #0
 8000196:	fbe1 e502 	umlal	lr, r5, r1, r2
 800019a:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800019e:	fbe0 e503 	umlal	lr, r5, r0, r3
 80001a2:	f04f 0600 	mov.w	r6, #0
 80001a6:	fbe1 5603 	umlal	r5, r6, r1, r3
 80001aa:	f09c 0f00 	teq	ip, #0
 80001ae:	bf18      	it	ne
 80001b0:	f04e 0e01 	orrne.w	lr, lr, #1
 80001b4:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80001b8:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80001bc:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80001c0:	d204      	bcs.n	80001cc <__aeabi_dmul+0x80>
 80001c2:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80001c6:	416d      	adcs	r5, r5
 80001c8:	eb46 0606 	adc.w	r6, r6, r6
 80001cc:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80001d0:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80001d4:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80001d8:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80001dc:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80001e0:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80001e4:	bf88      	it	hi
 80001e6:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80001ea:	d81e      	bhi.n	800022a <__aeabi_dmul+0xde>
 80001ec:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80001f0:	bf08      	it	eq
 80001f2:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80001f6:	f150 0000 	adcs.w	r0, r0, #0
 80001fa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80001fe:	bd70      	pop	{r4, r5, r6, pc}
 8000200:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000204:	ea46 0101 	orr.w	r1, r6, r1
 8000208:	ea40 0002 	orr.w	r0, r0, r2
 800020c:	ea81 0103 	eor.w	r1, r1, r3
 8000210:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000214:	bfc2      	ittt	gt
 8000216:	ebd4 050c 	rsbsgt	r5, r4, ip
 800021a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800021e:	bd70      	popgt	{r4, r5, r6, pc}
 8000220:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000224:	f04f 0e00 	mov.w	lr, #0
 8000228:	3c01      	subs	r4, #1
 800022a:	f300 80ab 	bgt.w	8000384 <__aeabi_dmul+0x238>
 800022e:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000232:	bfde      	ittt	le
 8000234:	2000      	movle	r0, #0
 8000236:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800023a:	bd70      	pople	{r4, r5, r6, pc}
 800023c:	f1c4 0400 	rsb	r4, r4, #0
 8000240:	3c20      	subs	r4, #32
 8000242:	da35      	bge.n	80002b0 <__aeabi_dmul+0x164>
 8000244:	340c      	adds	r4, #12
 8000246:	dc1b      	bgt.n	8000280 <__aeabi_dmul+0x134>
 8000248:	f104 0414 	add.w	r4, r4, #20
 800024c:	f1c4 0520 	rsb	r5, r4, #32
 8000250:	fa00 f305 	lsl.w	r3, r0, r5
 8000254:	fa20 f004 	lsr.w	r0, r0, r4
 8000258:	fa01 f205 	lsl.w	r2, r1, r5
 800025c:	ea40 0002 	orr.w	r0, r0, r2
 8000260:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000264:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000268:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800026c:	fa21 f604 	lsr.w	r6, r1, r4
 8000270:	eb42 0106 	adc.w	r1, r2, r6
 8000274:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000278:	bf08      	it	eq
 800027a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800027e:	bd70      	pop	{r4, r5, r6, pc}
 8000280:	f1c4 040c 	rsb	r4, r4, #12
 8000284:	f1c4 0520 	rsb	r5, r4, #32
 8000288:	fa00 f304 	lsl.w	r3, r0, r4
 800028c:	fa20 f005 	lsr.w	r0, r0, r5
 8000290:	fa01 f204 	lsl.w	r2, r1, r4
 8000294:	ea40 0002 	orr.w	r0, r0, r2
 8000298:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800029c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80002a0:	f141 0100 	adc.w	r1, r1, #0
 80002a4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80002a8:	bf08      	it	eq
 80002aa:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80002ae:	bd70      	pop	{r4, r5, r6, pc}
 80002b0:	f1c4 0520 	rsb	r5, r4, #32
 80002b4:	fa00 f205 	lsl.w	r2, r0, r5
 80002b8:	ea4e 0e02 	orr.w	lr, lr, r2
 80002bc:	fa20 f304 	lsr.w	r3, r0, r4
 80002c0:	fa01 f205 	lsl.w	r2, r1, r5
 80002c4:	ea43 0302 	orr.w	r3, r3, r2
 80002c8:	fa21 f004 	lsr.w	r0, r1, r4
 80002cc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80002d0:	fa21 f204 	lsr.w	r2, r1, r4
 80002d4:	ea20 0002 	bic.w	r0, r0, r2
 80002d8:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80002dc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80002e0:	bf08      	it	eq
 80002e2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80002e6:	bd70      	pop	{r4, r5, r6, pc}
 80002e8:	f094 0f00 	teq	r4, #0
 80002ec:	d10f      	bne.n	800030e <__aeabi_dmul+0x1c2>
 80002ee:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80002f2:	0040      	lsls	r0, r0, #1
 80002f4:	eb41 0101 	adc.w	r1, r1, r1
 80002f8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80002fc:	bf08      	it	eq
 80002fe:	3c01      	subeq	r4, #1
 8000300:	d0f7      	beq.n	80002f2 <__aeabi_dmul+0x1a6>
 8000302:	ea41 0106 	orr.w	r1, r1, r6
 8000306:	f095 0f00 	teq	r5, #0
 800030a:	bf18      	it	ne
 800030c:	4770      	bxne	lr
 800030e:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000312:	0052      	lsls	r2, r2, #1
 8000314:	eb43 0303 	adc.w	r3, r3, r3
 8000318:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 800031c:	bf08      	it	eq
 800031e:	3d01      	subeq	r5, #1
 8000320:	d0f7      	beq.n	8000312 <__aeabi_dmul+0x1c6>
 8000322:	ea43 0306 	orr.w	r3, r3, r6
 8000326:	4770      	bx	lr
 8000328:	ea94 0f0c 	teq	r4, ip
 800032c:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000330:	bf18      	it	ne
 8000332:	ea95 0f0c 	teqne	r5, ip
 8000336:	d00c      	beq.n	8000352 <__aeabi_dmul+0x206>
 8000338:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800033c:	bf18      	it	ne
 800033e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000342:	d1d1      	bne.n	80002e8 <__aeabi_dmul+0x19c>
 8000344:	ea81 0103 	eor.w	r1, r1, r3
 8000348:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800034c:	f04f 0000 	mov.w	r0, #0
 8000350:	bd70      	pop	{r4, r5, r6, pc}
 8000352:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000356:	bf06      	itte	eq
 8000358:	4610      	moveq	r0, r2
 800035a:	4619      	moveq	r1, r3
 800035c:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000360:	d019      	beq.n	8000396 <__aeabi_dmul+0x24a>
 8000362:	ea94 0f0c 	teq	r4, ip
 8000366:	d102      	bne.n	800036e <__aeabi_dmul+0x222>
 8000368:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 800036c:	d113      	bne.n	8000396 <__aeabi_dmul+0x24a>
 800036e:	ea95 0f0c 	teq	r5, ip
 8000372:	d105      	bne.n	8000380 <__aeabi_dmul+0x234>
 8000374:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000378:	bf1c      	itt	ne
 800037a:	4610      	movne	r0, r2
 800037c:	4619      	movne	r1, r3
 800037e:	d10a      	bne.n	8000396 <__aeabi_dmul+0x24a>
 8000380:	ea81 0103 	eor.w	r1, r1, r3
 8000384:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000388:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800038c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000390:	f04f 0000 	mov.w	r0, #0
 8000394:	bd70      	pop	{r4, r5, r6, pc}
 8000396:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800039a:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800039e:	bd70      	pop	{r4, r5, r6, pc}

080003a0 <__aeabi_drsub>:
 80003a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80003a4:	e002      	b.n	80003ac <__adddf3>
 80003a6:	bf00      	nop

080003a8 <__aeabi_dsub>:
 80003a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080003ac <__adddf3>:
 80003ac:	b530      	push	{r4, r5, lr}
 80003ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80003b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80003b6:	ea94 0f05 	teq	r4, r5
 80003ba:	bf08      	it	eq
 80003bc:	ea90 0f02 	teqeq	r0, r2
 80003c0:	bf1f      	itttt	ne
 80003c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80003c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80003ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80003ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003d2:	f000 80e2 	beq.w	800059a <__adddf3+0x1ee>
 80003d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80003da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80003de:	bfb8      	it	lt
 80003e0:	426d      	neglt	r5, r5
 80003e2:	dd0c      	ble.n	80003fe <__adddf3+0x52>
 80003e4:	442c      	add	r4, r5
 80003e6:	ea80 0202 	eor.w	r2, r0, r2
 80003ea:	ea81 0303 	eor.w	r3, r1, r3
 80003ee:	ea82 0000 	eor.w	r0, r2, r0
 80003f2:	ea83 0101 	eor.w	r1, r3, r1
 80003f6:	ea80 0202 	eor.w	r2, r0, r2
 80003fa:	ea81 0303 	eor.w	r3, r1, r3
 80003fe:	2d36      	cmp	r5, #54	; 0x36
 8000400:	bf88      	it	hi
 8000402:	bd30      	pophi	{r4, r5, pc}
 8000404:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000408:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800040c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000410:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000414:	d002      	beq.n	800041c <__adddf3+0x70>
 8000416:	4240      	negs	r0, r0
 8000418:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800041c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000420:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000424:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000428:	d002      	beq.n	8000430 <__adddf3+0x84>
 800042a:	4252      	negs	r2, r2
 800042c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000430:	ea94 0f05 	teq	r4, r5
 8000434:	f000 80a7 	beq.w	8000586 <__adddf3+0x1da>
 8000438:	f1a4 0401 	sub.w	r4, r4, #1
 800043c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000440:	db0d      	blt.n	800045e <__adddf3+0xb2>
 8000442:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000446:	fa22 f205 	lsr.w	r2, r2, r5
 800044a:	1880      	adds	r0, r0, r2
 800044c:	f141 0100 	adc.w	r1, r1, #0
 8000450:	fa03 f20e 	lsl.w	r2, r3, lr
 8000454:	1880      	adds	r0, r0, r2
 8000456:	fa43 f305 	asr.w	r3, r3, r5
 800045a:	4159      	adcs	r1, r3
 800045c:	e00e      	b.n	800047c <__adddf3+0xd0>
 800045e:	f1a5 0520 	sub.w	r5, r5, #32
 8000462:	f10e 0e20 	add.w	lr, lr, #32
 8000466:	2a01      	cmp	r2, #1
 8000468:	fa03 fc0e 	lsl.w	ip, r3, lr
 800046c:	bf28      	it	cs
 800046e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000472:	fa43 f305 	asr.w	r3, r3, r5
 8000476:	18c0      	adds	r0, r0, r3
 8000478:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800047c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000480:	d507      	bpl.n	8000492 <__adddf3+0xe6>
 8000482:	f04f 0e00 	mov.w	lr, #0
 8000486:	f1dc 0c00 	rsbs	ip, ip, #0
 800048a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800048e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000492:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000496:	d31b      	bcc.n	80004d0 <__adddf3+0x124>
 8000498:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800049c:	d30c      	bcc.n	80004b8 <__adddf3+0x10c>
 800049e:	0849      	lsrs	r1, r1, #1
 80004a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80004a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80004a8:	f104 0401 	add.w	r4, r4, #1
 80004ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80004b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80004b4:	f080 809a 	bcs.w	80005ec <__adddf3+0x240>
 80004b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80004bc:	bf08      	it	eq
 80004be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80004c2:	f150 0000 	adcs.w	r0, r0, #0
 80004c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80004ca:	ea41 0105 	orr.w	r1, r1, r5
 80004ce:	bd30      	pop	{r4, r5, pc}
 80004d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80004d4:	4140      	adcs	r0, r0
 80004d6:	eb41 0101 	adc.w	r1, r1, r1
 80004da:	3c01      	subs	r4, #1
 80004dc:	bf28      	it	cs
 80004de:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80004e2:	d2e9      	bcs.n	80004b8 <__adddf3+0x10c>
 80004e4:	f091 0f00 	teq	r1, #0
 80004e8:	bf04      	itt	eq
 80004ea:	4601      	moveq	r1, r0
 80004ec:	2000      	moveq	r0, #0
 80004ee:	fab1 f381 	clz	r3, r1
 80004f2:	bf08      	it	eq
 80004f4:	3320      	addeq	r3, #32
 80004f6:	f1a3 030b 	sub.w	r3, r3, #11
 80004fa:	f1b3 0220 	subs.w	r2, r3, #32
 80004fe:	da0c      	bge.n	800051a <__adddf3+0x16e>
 8000500:	320c      	adds	r2, #12
 8000502:	dd08      	ble.n	8000516 <__adddf3+0x16a>
 8000504:	f102 0c14 	add.w	ip, r2, #20
 8000508:	f1c2 020c 	rsb	r2, r2, #12
 800050c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000510:	fa21 f102 	lsr.w	r1, r1, r2
 8000514:	e00c      	b.n	8000530 <__adddf3+0x184>
 8000516:	f102 0214 	add.w	r2, r2, #20
 800051a:	bfd8      	it	le
 800051c:	f1c2 0c20 	rsble	ip, r2, #32
 8000520:	fa01 f102 	lsl.w	r1, r1, r2
 8000524:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000528:	bfdc      	itt	le
 800052a:	ea41 010c 	orrle.w	r1, r1, ip
 800052e:	4090      	lslle	r0, r2
 8000530:	1ae4      	subs	r4, r4, r3
 8000532:	bfa2      	ittt	ge
 8000534:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000538:	4329      	orrge	r1, r5
 800053a:	bd30      	popge	{r4, r5, pc}
 800053c:	ea6f 0404 	mvn.w	r4, r4
 8000540:	3c1f      	subs	r4, #31
 8000542:	da1c      	bge.n	800057e <__adddf3+0x1d2>
 8000544:	340c      	adds	r4, #12
 8000546:	dc0e      	bgt.n	8000566 <__adddf3+0x1ba>
 8000548:	f104 0414 	add.w	r4, r4, #20
 800054c:	f1c4 0220 	rsb	r2, r4, #32
 8000550:	fa20 f004 	lsr.w	r0, r0, r4
 8000554:	fa01 f302 	lsl.w	r3, r1, r2
 8000558:	ea40 0003 	orr.w	r0, r0, r3
 800055c:	fa21 f304 	lsr.w	r3, r1, r4
 8000560:	ea45 0103 	orr.w	r1, r5, r3
 8000564:	bd30      	pop	{r4, r5, pc}
 8000566:	f1c4 040c 	rsb	r4, r4, #12
 800056a:	f1c4 0220 	rsb	r2, r4, #32
 800056e:	fa20 f002 	lsr.w	r0, r0, r2
 8000572:	fa01 f304 	lsl.w	r3, r1, r4
 8000576:	ea40 0003 	orr.w	r0, r0, r3
 800057a:	4629      	mov	r1, r5
 800057c:	bd30      	pop	{r4, r5, pc}
 800057e:	fa21 f004 	lsr.w	r0, r1, r4
 8000582:	4629      	mov	r1, r5
 8000584:	bd30      	pop	{r4, r5, pc}
 8000586:	f094 0f00 	teq	r4, #0
 800058a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800058e:	bf06      	itte	eq
 8000590:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000594:	3401      	addeq	r4, #1
 8000596:	3d01      	subne	r5, #1
 8000598:	e74e      	b.n	8000438 <__adddf3+0x8c>
 800059a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800059e:	bf18      	it	ne
 80005a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80005a4:	d029      	beq.n	80005fa <__adddf3+0x24e>
 80005a6:	ea94 0f05 	teq	r4, r5
 80005aa:	bf08      	it	eq
 80005ac:	ea90 0f02 	teqeq	r0, r2
 80005b0:	d005      	beq.n	80005be <__adddf3+0x212>
 80005b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80005b6:	bf04      	itt	eq
 80005b8:	4619      	moveq	r1, r3
 80005ba:	4610      	moveq	r0, r2
 80005bc:	bd30      	pop	{r4, r5, pc}
 80005be:	ea91 0f03 	teq	r1, r3
 80005c2:	bf1e      	ittt	ne
 80005c4:	2100      	movne	r1, #0
 80005c6:	2000      	movne	r0, #0
 80005c8:	bd30      	popne	{r4, r5, pc}
 80005ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80005ce:	d105      	bne.n	80005dc <__adddf3+0x230>
 80005d0:	0040      	lsls	r0, r0, #1
 80005d2:	4149      	adcs	r1, r1
 80005d4:	bf28      	it	cs
 80005d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80005da:	bd30      	pop	{r4, r5, pc}
 80005dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80005e0:	bf3c      	itt	cc
 80005e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80005e6:	bd30      	popcc	{r4, r5, pc}
 80005e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80005f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80005f4:	f04f 0000 	mov.w	r0, #0
 80005f8:	bd30      	pop	{r4, r5, pc}
 80005fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005fe:	bf1a      	itte	ne
 8000600:	4619      	movne	r1, r3
 8000602:	4610      	movne	r0, r2
 8000604:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000608:	bf1c      	itt	ne
 800060a:	460b      	movne	r3, r1
 800060c:	4602      	movne	r2, r0
 800060e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000612:	bf06      	itte	eq
 8000614:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000618:	ea91 0f03 	teqeq	r1, r3
 800061c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000620:	bd30      	pop	{r4, r5, pc}
 8000622:	bf00      	nop

08000624 <__aeabi_ui2d>:
 8000624:	f090 0f00 	teq	r0, #0
 8000628:	bf04      	itt	eq
 800062a:	2100      	moveq	r1, #0
 800062c:	4770      	bxeq	lr
 800062e:	b530      	push	{r4, r5, lr}
 8000630:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000634:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000638:	f04f 0500 	mov.w	r5, #0
 800063c:	f04f 0100 	mov.w	r1, #0
 8000640:	e750      	b.n	80004e4 <__adddf3+0x138>
 8000642:	bf00      	nop

08000644 <__aeabi_i2d>:
 8000644:	f090 0f00 	teq	r0, #0
 8000648:	bf04      	itt	eq
 800064a:	2100      	moveq	r1, #0
 800064c:	4770      	bxeq	lr
 800064e:	b530      	push	{r4, r5, lr}
 8000650:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000654:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000658:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800065c:	bf48      	it	mi
 800065e:	4240      	negmi	r0, r0
 8000660:	f04f 0100 	mov.w	r1, #0
 8000664:	e73e      	b.n	80004e4 <__adddf3+0x138>
 8000666:	bf00      	nop

08000668 <__aeabi_f2d>:
 8000668:	0042      	lsls	r2, r0, #1
 800066a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800066e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000672:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000676:	bf1f      	itttt	ne
 8000678:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800067c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000680:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000684:	4770      	bxne	lr
 8000686:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800068a:	bf08      	it	eq
 800068c:	4770      	bxeq	lr
 800068e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000692:	bf04      	itt	eq
 8000694:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000698:	4770      	bxeq	lr
 800069a:	b530      	push	{r4, r5, lr}
 800069c:	f44f 7460 	mov.w	r4, #896	; 0x380
 80006a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80006a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006a8:	e71c      	b.n	80004e4 <__adddf3+0x138>
 80006aa:	bf00      	nop

080006ac <__aeabi_ul2d>:
 80006ac:	ea50 0201 	orrs.w	r2, r0, r1
 80006b0:	bf08      	it	eq
 80006b2:	4770      	bxeq	lr
 80006b4:	b530      	push	{r4, r5, lr}
 80006b6:	f04f 0500 	mov.w	r5, #0
 80006ba:	e00a      	b.n	80006d2 <__aeabi_l2d+0x16>

080006bc <__aeabi_l2d>:
 80006bc:	ea50 0201 	orrs.w	r2, r0, r1
 80006c0:	bf08      	it	eq
 80006c2:	4770      	bxeq	lr
 80006c4:	b530      	push	{r4, r5, lr}
 80006c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80006ca:	d502      	bpl.n	80006d2 <__aeabi_l2d+0x16>
 80006cc:	4240      	negs	r0, r0
 80006ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80006d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80006da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80006de:	f43f aed8 	beq.w	8000492 <__adddf3+0xe6>
 80006e2:	f04f 0203 	mov.w	r2, #3
 80006e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006ea:	bf18      	it	ne
 80006ec:	3203      	addne	r2, #3
 80006ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006f2:	bf18      	it	ne
 80006f4:	3203      	addne	r2, #3
 80006f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80006fa:	f1c2 0320 	rsb	r3, r2, #32
 80006fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000702:	fa20 f002 	lsr.w	r0, r0, r2
 8000706:	fa01 fe03 	lsl.w	lr, r1, r3
 800070a:	ea40 000e 	orr.w	r0, r0, lr
 800070e:	fa21 f102 	lsr.w	r1, r1, r2
 8000712:	4414      	add	r4, r2
 8000714:	e6bd      	b.n	8000492 <__adddf3+0xe6>
 8000716:	bf00      	nop

08000718 <__aeabi_d2iz>:
 8000718:	ea4f 0241 	mov.w	r2, r1, lsl #1
 800071c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000720:	d215      	bcs.n	800074e <__aeabi_d2iz+0x36>
 8000722:	d511      	bpl.n	8000748 <__aeabi_d2iz+0x30>
 8000724:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000728:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 800072c:	d912      	bls.n	8000754 <__aeabi_d2iz+0x3c>
 800072e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000732:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000736:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800073a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800073e:	fa23 f002 	lsr.w	r0, r3, r2
 8000742:	bf18      	it	ne
 8000744:	4240      	negne	r0, r0
 8000746:	4770      	bx	lr
 8000748:	f04f 0000 	mov.w	r0, #0
 800074c:	4770      	bx	lr
 800074e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000752:	d105      	bne.n	8000760 <__aeabi_d2iz+0x48>
 8000754:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000758:	bf08      	it	eq
 800075a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 800075e:	4770      	bx	lr
 8000760:	f04f 0000 	mov.w	r0, #0
 8000764:	4770      	bx	lr
 8000766:	bf00      	nop

08000768 <__aeabi_frsub>:
 8000768:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 800076c:	e002      	b.n	8000774 <__addsf3>
 800076e:	bf00      	nop

08000770 <__aeabi_fsub>:
 8000770:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000774 <__addsf3>:
 8000774:	0042      	lsls	r2, r0, #1
 8000776:	bf1f      	itttt	ne
 8000778:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 800077c:	ea92 0f03 	teqne	r2, r3
 8000780:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000784:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000788:	d06a      	beq.n	8000860 <__addsf3+0xec>
 800078a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 800078e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000792:	bfc1      	itttt	gt
 8000794:	18d2      	addgt	r2, r2, r3
 8000796:	4041      	eorgt	r1, r0
 8000798:	4048      	eorgt	r0, r1
 800079a:	4041      	eorgt	r1, r0
 800079c:	bfb8      	it	lt
 800079e:	425b      	neglt	r3, r3
 80007a0:	2b19      	cmp	r3, #25
 80007a2:	bf88      	it	hi
 80007a4:	4770      	bxhi	lr
 80007a6:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 80007aa:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80007ae:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 80007b2:	bf18      	it	ne
 80007b4:	4240      	negne	r0, r0
 80007b6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80007ba:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 80007be:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 80007c2:	bf18      	it	ne
 80007c4:	4249      	negne	r1, r1
 80007c6:	ea92 0f03 	teq	r2, r3
 80007ca:	d03f      	beq.n	800084c <__addsf3+0xd8>
 80007cc:	f1a2 0201 	sub.w	r2, r2, #1
 80007d0:	fa41 fc03 	asr.w	ip, r1, r3
 80007d4:	eb10 000c 	adds.w	r0, r0, ip
 80007d8:	f1c3 0320 	rsb	r3, r3, #32
 80007dc:	fa01 f103 	lsl.w	r1, r1, r3
 80007e0:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 80007e4:	d502      	bpl.n	80007ec <__addsf3+0x78>
 80007e6:	4249      	negs	r1, r1
 80007e8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80007ec:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 80007f0:	d313      	bcc.n	800081a <__addsf3+0xa6>
 80007f2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80007f6:	d306      	bcc.n	8000806 <__addsf3+0x92>
 80007f8:	0840      	lsrs	r0, r0, #1
 80007fa:	ea4f 0131 	mov.w	r1, r1, rrx
 80007fe:	f102 0201 	add.w	r2, r2, #1
 8000802:	2afe      	cmp	r2, #254	; 0xfe
 8000804:	d251      	bcs.n	80008aa <__addsf3+0x136>
 8000806:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 800080a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 800080e:	bf08      	it	eq
 8000810:	f020 0001 	biceq.w	r0, r0, #1
 8000814:	ea40 0003 	orr.w	r0, r0, r3
 8000818:	4770      	bx	lr
 800081a:	0049      	lsls	r1, r1, #1
 800081c:	eb40 0000 	adc.w	r0, r0, r0
 8000820:	3a01      	subs	r2, #1
 8000822:	bf28      	it	cs
 8000824:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000828:	d2ed      	bcs.n	8000806 <__addsf3+0x92>
 800082a:	fab0 fc80 	clz	ip, r0
 800082e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000832:	ebb2 020c 	subs.w	r2, r2, ip
 8000836:	fa00 f00c 	lsl.w	r0, r0, ip
 800083a:	bfaa      	itet	ge
 800083c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000840:	4252      	neglt	r2, r2
 8000842:	4318      	orrge	r0, r3
 8000844:	bfbc      	itt	lt
 8000846:	40d0      	lsrlt	r0, r2
 8000848:	4318      	orrlt	r0, r3
 800084a:	4770      	bx	lr
 800084c:	f092 0f00 	teq	r2, #0
 8000850:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000854:	bf06      	itte	eq
 8000856:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 800085a:	3201      	addeq	r2, #1
 800085c:	3b01      	subne	r3, #1
 800085e:	e7b5      	b.n	80007cc <__addsf3+0x58>
 8000860:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000864:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000868:	bf18      	it	ne
 800086a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800086e:	d021      	beq.n	80008b4 <__addsf3+0x140>
 8000870:	ea92 0f03 	teq	r2, r3
 8000874:	d004      	beq.n	8000880 <__addsf3+0x10c>
 8000876:	f092 0f00 	teq	r2, #0
 800087a:	bf08      	it	eq
 800087c:	4608      	moveq	r0, r1
 800087e:	4770      	bx	lr
 8000880:	ea90 0f01 	teq	r0, r1
 8000884:	bf1c      	itt	ne
 8000886:	2000      	movne	r0, #0
 8000888:	4770      	bxne	lr
 800088a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 800088e:	d104      	bne.n	800089a <__addsf3+0x126>
 8000890:	0040      	lsls	r0, r0, #1
 8000892:	bf28      	it	cs
 8000894:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000898:	4770      	bx	lr
 800089a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 800089e:	bf3c      	itt	cc
 80008a0:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 80008a4:	4770      	bxcc	lr
 80008a6:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 80008aa:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 80008ae:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80008b2:	4770      	bx	lr
 80008b4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 80008b8:	bf16      	itet	ne
 80008ba:	4608      	movne	r0, r1
 80008bc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 80008c0:	4601      	movne	r1, r0
 80008c2:	0242      	lsls	r2, r0, #9
 80008c4:	bf06      	itte	eq
 80008c6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 80008ca:	ea90 0f01 	teqeq	r0, r1
 80008ce:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 80008d2:	4770      	bx	lr

080008d4 <__aeabi_ui2f>:
 80008d4:	f04f 0300 	mov.w	r3, #0
 80008d8:	e004      	b.n	80008e4 <__aeabi_i2f+0x8>
 80008da:	bf00      	nop

080008dc <__aeabi_i2f>:
 80008dc:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 80008e0:	bf48      	it	mi
 80008e2:	4240      	negmi	r0, r0
 80008e4:	ea5f 0c00 	movs.w	ip, r0
 80008e8:	bf08      	it	eq
 80008ea:	4770      	bxeq	lr
 80008ec:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 80008f0:	4601      	mov	r1, r0
 80008f2:	f04f 0000 	mov.w	r0, #0
 80008f6:	e01c      	b.n	8000932 <__aeabi_l2f+0x2a>

080008f8 <__aeabi_ul2f>:
 80008f8:	ea50 0201 	orrs.w	r2, r0, r1
 80008fc:	bf08      	it	eq
 80008fe:	4770      	bxeq	lr
 8000900:	f04f 0300 	mov.w	r3, #0
 8000904:	e00a      	b.n	800091c <__aeabi_l2f+0x14>
 8000906:	bf00      	nop

08000908 <__aeabi_l2f>:
 8000908:	ea50 0201 	orrs.w	r2, r0, r1
 800090c:	bf08      	it	eq
 800090e:	4770      	bxeq	lr
 8000910:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000914:	d502      	bpl.n	800091c <__aeabi_l2f+0x14>
 8000916:	4240      	negs	r0, r0
 8000918:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800091c:	ea5f 0c01 	movs.w	ip, r1
 8000920:	bf02      	ittt	eq
 8000922:	4684      	moveq	ip, r0
 8000924:	4601      	moveq	r1, r0
 8000926:	2000      	moveq	r0, #0
 8000928:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 800092c:	bf08      	it	eq
 800092e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000932:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000936:	fabc f28c 	clz	r2, ip
 800093a:	3a08      	subs	r2, #8
 800093c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000940:	db10      	blt.n	8000964 <__aeabi_l2f+0x5c>
 8000942:	fa01 fc02 	lsl.w	ip, r1, r2
 8000946:	4463      	add	r3, ip
 8000948:	fa00 fc02 	lsl.w	ip, r0, r2
 800094c:	f1c2 0220 	rsb	r2, r2, #32
 8000950:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000954:	fa20 f202 	lsr.w	r2, r0, r2
 8000958:	eb43 0002 	adc.w	r0, r3, r2
 800095c:	bf08      	it	eq
 800095e:	f020 0001 	biceq.w	r0, r0, #1
 8000962:	4770      	bx	lr
 8000964:	f102 0220 	add.w	r2, r2, #32
 8000968:	fa01 fc02 	lsl.w	ip, r1, r2
 800096c:	f1c2 0220 	rsb	r2, r2, #32
 8000970:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000974:	fa21 f202 	lsr.w	r2, r1, r2
 8000978:	eb43 0002 	adc.w	r0, r3, r2
 800097c:	bf08      	it	eq
 800097e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000982:	4770      	bx	lr

08000984 <__aeabi_fmul>:
 8000984:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000988:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 800098c:	bf1e      	ittt	ne
 800098e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000992:	ea92 0f0c 	teqne	r2, ip
 8000996:	ea93 0f0c 	teqne	r3, ip
 800099a:	d06f      	beq.n	8000a7c <__aeabi_fmul+0xf8>
 800099c:	441a      	add	r2, r3
 800099e:	ea80 0c01 	eor.w	ip, r0, r1
 80009a2:	0240      	lsls	r0, r0, #9
 80009a4:	bf18      	it	ne
 80009a6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 80009aa:	d01e      	beq.n	80009ea <__aeabi_fmul+0x66>
 80009ac:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80009b0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 80009b4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 80009b8:	fba0 3101 	umull	r3, r1, r0, r1
 80009bc:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 80009c0:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 80009c4:	bf3e      	ittt	cc
 80009c6:	0049      	lslcc	r1, r1, #1
 80009c8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80009cc:	005b      	lslcc	r3, r3, #1
 80009ce:	ea40 0001 	orr.w	r0, r0, r1
 80009d2:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 80009d6:	2afd      	cmp	r2, #253	; 0xfd
 80009d8:	d81d      	bhi.n	8000a16 <__aeabi_fmul+0x92>
 80009da:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80009de:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80009e2:	bf08      	it	eq
 80009e4:	f020 0001 	biceq.w	r0, r0, #1
 80009e8:	4770      	bx	lr
 80009ea:	f090 0f00 	teq	r0, #0
 80009ee:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 80009f2:	bf08      	it	eq
 80009f4:	0249      	lsleq	r1, r1, #9
 80009f6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80009fa:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80009fe:	3a7f      	subs	r2, #127	; 0x7f
 8000a00:	bfc2      	ittt	gt
 8000a02:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000a06:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000a0a:	4770      	bxgt	lr
 8000a0c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000a10:	f04f 0300 	mov.w	r3, #0
 8000a14:	3a01      	subs	r2, #1
 8000a16:	dc5d      	bgt.n	8000ad4 <__aeabi_fmul+0x150>
 8000a18:	f112 0f19 	cmn.w	r2, #25
 8000a1c:	bfdc      	itt	le
 8000a1e:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000a22:	4770      	bxle	lr
 8000a24:	f1c2 0200 	rsb	r2, r2, #0
 8000a28:	0041      	lsls	r1, r0, #1
 8000a2a:	fa21 f102 	lsr.w	r1, r1, r2
 8000a2e:	f1c2 0220 	rsb	r2, r2, #32
 8000a32:	fa00 fc02 	lsl.w	ip, r0, r2
 8000a36:	ea5f 0031 	movs.w	r0, r1, rrx
 8000a3a:	f140 0000 	adc.w	r0, r0, #0
 8000a3e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000a42:	bf08      	it	eq
 8000a44:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000a48:	4770      	bx	lr
 8000a4a:	f092 0f00 	teq	r2, #0
 8000a4e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000a52:	bf02      	ittt	eq
 8000a54:	0040      	lsleq	r0, r0, #1
 8000a56:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000a5a:	3a01      	subeq	r2, #1
 8000a5c:	d0f9      	beq.n	8000a52 <__aeabi_fmul+0xce>
 8000a5e:	ea40 000c 	orr.w	r0, r0, ip
 8000a62:	f093 0f00 	teq	r3, #0
 8000a66:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000a6a:	bf02      	ittt	eq
 8000a6c:	0049      	lsleq	r1, r1, #1
 8000a6e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000a72:	3b01      	subeq	r3, #1
 8000a74:	d0f9      	beq.n	8000a6a <__aeabi_fmul+0xe6>
 8000a76:	ea41 010c 	orr.w	r1, r1, ip
 8000a7a:	e78f      	b.n	800099c <__aeabi_fmul+0x18>
 8000a7c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000a80:	ea92 0f0c 	teq	r2, ip
 8000a84:	bf18      	it	ne
 8000a86:	ea93 0f0c 	teqne	r3, ip
 8000a8a:	d00a      	beq.n	8000aa2 <__aeabi_fmul+0x11e>
 8000a8c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000a90:	bf18      	it	ne
 8000a92:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000a96:	d1d8      	bne.n	8000a4a <__aeabi_fmul+0xc6>
 8000a98:	ea80 0001 	eor.w	r0, r0, r1
 8000a9c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000aa0:	4770      	bx	lr
 8000aa2:	f090 0f00 	teq	r0, #0
 8000aa6:	bf17      	itett	ne
 8000aa8:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000aac:	4608      	moveq	r0, r1
 8000aae:	f091 0f00 	teqne	r1, #0
 8000ab2:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000ab6:	d014      	beq.n	8000ae2 <__aeabi_fmul+0x15e>
 8000ab8:	ea92 0f0c 	teq	r2, ip
 8000abc:	d101      	bne.n	8000ac2 <__aeabi_fmul+0x13e>
 8000abe:	0242      	lsls	r2, r0, #9
 8000ac0:	d10f      	bne.n	8000ae2 <__aeabi_fmul+0x15e>
 8000ac2:	ea93 0f0c 	teq	r3, ip
 8000ac6:	d103      	bne.n	8000ad0 <__aeabi_fmul+0x14c>
 8000ac8:	024b      	lsls	r3, r1, #9
 8000aca:	bf18      	it	ne
 8000acc:	4608      	movne	r0, r1
 8000ace:	d108      	bne.n	8000ae2 <__aeabi_fmul+0x15e>
 8000ad0:	ea80 0001 	eor.w	r0, r0, r1
 8000ad4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000ad8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000adc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ae0:	4770      	bx	lr
 8000ae2:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ae6:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000aea:	4770      	bx	lr

08000aec <__aeabi_fdiv>:
 8000aec:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000af0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000af4:	bf1e      	ittt	ne
 8000af6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000afa:	ea92 0f0c 	teqne	r2, ip
 8000afe:	ea93 0f0c 	teqne	r3, ip
 8000b02:	d069      	beq.n	8000bd8 <__aeabi_fdiv+0xec>
 8000b04:	eba2 0203 	sub.w	r2, r2, r3
 8000b08:	ea80 0c01 	eor.w	ip, r0, r1
 8000b0c:	0249      	lsls	r1, r1, #9
 8000b0e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000b12:	d037      	beq.n	8000b84 <__aeabi_fdiv+0x98>
 8000b14:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000b18:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000b1c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000b20:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000b24:	428b      	cmp	r3, r1
 8000b26:	bf38      	it	cc
 8000b28:	005b      	lslcc	r3, r3, #1
 8000b2a:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000b2e:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000b32:	428b      	cmp	r3, r1
 8000b34:	bf24      	itt	cs
 8000b36:	1a5b      	subcs	r3, r3, r1
 8000b38:	ea40 000c 	orrcs.w	r0, r0, ip
 8000b3c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000b40:	bf24      	itt	cs
 8000b42:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000b46:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000b4a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000b4e:	bf24      	itt	cs
 8000b50:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000b54:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000b58:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000b5c:	bf24      	itt	cs
 8000b5e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000b62:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000b66:	011b      	lsls	r3, r3, #4
 8000b68:	bf18      	it	ne
 8000b6a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000b6e:	d1e0      	bne.n	8000b32 <__aeabi_fdiv+0x46>
 8000b70:	2afd      	cmp	r2, #253	; 0xfd
 8000b72:	f63f af50 	bhi.w	8000a16 <__aeabi_fmul+0x92>
 8000b76:	428b      	cmp	r3, r1
 8000b78:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b7c:	bf08      	it	eq
 8000b7e:	f020 0001 	biceq.w	r0, r0, #1
 8000b82:	4770      	bx	lr
 8000b84:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000b88:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000b8c:	327f      	adds	r2, #127	; 0x7f
 8000b8e:	bfc2      	ittt	gt
 8000b90:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000b94:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000b98:	4770      	bxgt	lr
 8000b9a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b9e:	f04f 0300 	mov.w	r3, #0
 8000ba2:	3a01      	subs	r2, #1
 8000ba4:	e737      	b.n	8000a16 <__aeabi_fmul+0x92>
 8000ba6:	f092 0f00 	teq	r2, #0
 8000baa:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000bae:	bf02      	ittt	eq
 8000bb0:	0040      	lsleq	r0, r0, #1
 8000bb2:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000bb6:	3a01      	subeq	r2, #1
 8000bb8:	d0f9      	beq.n	8000bae <__aeabi_fdiv+0xc2>
 8000bba:	ea40 000c 	orr.w	r0, r0, ip
 8000bbe:	f093 0f00 	teq	r3, #0
 8000bc2:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bc6:	bf02      	ittt	eq
 8000bc8:	0049      	lsleq	r1, r1, #1
 8000bca:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000bce:	3b01      	subeq	r3, #1
 8000bd0:	d0f9      	beq.n	8000bc6 <__aeabi_fdiv+0xda>
 8000bd2:	ea41 010c 	orr.w	r1, r1, ip
 8000bd6:	e795      	b.n	8000b04 <__aeabi_fdiv+0x18>
 8000bd8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000bdc:	ea92 0f0c 	teq	r2, ip
 8000be0:	d108      	bne.n	8000bf4 <__aeabi_fdiv+0x108>
 8000be2:	0242      	lsls	r2, r0, #9
 8000be4:	f47f af7d 	bne.w	8000ae2 <__aeabi_fmul+0x15e>
 8000be8:	ea93 0f0c 	teq	r3, ip
 8000bec:	f47f af70 	bne.w	8000ad0 <__aeabi_fmul+0x14c>
 8000bf0:	4608      	mov	r0, r1
 8000bf2:	e776      	b.n	8000ae2 <__aeabi_fmul+0x15e>
 8000bf4:	ea93 0f0c 	teq	r3, ip
 8000bf8:	d104      	bne.n	8000c04 <__aeabi_fdiv+0x118>
 8000bfa:	024b      	lsls	r3, r1, #9
 8000bfc:	f43f af4c 	beq.w	8000a98 <__aeabi_fmul+0x114>
 8000c00:	4608      	mov	r0, r1
 8000c02:	e76e      	b.n	8000ae2 <__aeabi_fmul+0x15e>
 8000c04:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000c08:	bf18      	it	ne
 8000c0a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000c0e:	d1ca      	bne.n	8000ba6 <__aeabi_fdiv+0xba>
 8000c10:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000c14:	f47f af5c 	bne.w	8000ad0 <__aeabi_fmul+0x14c>
 8000c18:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000c1c:	f47f af3c 	bne.w	8000a98 <__aeabi_fmul+0x114>
 8000c20:	e75f      	b.n	8000ae2 <__aeabi_fmul+0x15e>
 8000c22:	bf00      	nop

08000c24 <Button_Reading>:
// Defining  counter for automatically increasing the value
// After the button is pressed more than 1 second.

int buttonFlag[N0_OF_BUTTONS] = {0};
void Button_Reading(void)
{
 8000c24:	b580      	push	{r7, lr}
 8000c26:	b082      	sub	sp, #8
 8000c28:	af00      	add	r7, sp, #0
	for(int i = 0; i < N0_OF_BUTTONS; i ++)
 8000c2a:	2300      	movs	r3, #0
 8000c2c:	607b      	str	r3, [r7, #4]
 8000c2e:	e076      	b.n	8000d1e <Button_Reading+0xfa>
	{
		debounceButtonBuffer3[i] =debounceButtonBuffer2[i];
 8000c30:	4a3f      	ldr	r2, [pc, #252]	; (8000d30 <Button_Reading+0x10c>)
 8000c32:	687b      	ldr	r3, [r7, #4]
 8000c34:	4413      	add	r3, r2
 8000c36:	7819      	ldrb	r1, [r3, #0]
 8000c38:	4a3e      	ldr	r2, [pc, #248]	; (8000d34 <Button_Reading+0x110>)
 8000c3a:	687b      	ldr	r3, [r7, #4]
 8000c3c:	4413      	add	r3, r2
 8000c3e:	460a      	mov	r2, r1
 8000c40:	701a      	strb	r2, [r3, #0]
		debounceButtonBuffer2[i] =debounceButtonBuffer1[i];
 8000c42:	4a3d      	ldr	r2, [pc, #244]	; (8000d38 <Button_Reading+0x114>)
 8000c44:	687b      	ldr	r3, [r7, #4]
 8000c46:	4413      	add	r3, r2
 8000c48:	7819      	ldrb	r1, [r3, #0]
 8000c4a:	4a39      	ldr	r2, [pc, #228]	; (8000d30 <Button_Reading+0x10c>)
 8000c4c:	687b      	ldr	r3, [r7, #4]
 8000c4e:	4413      	add	r3, r2
 8000c50:	460a      	mov	r2, r1
 8000c52:	701a      	strb	r2, [r3, #0]
		debounceButtonBuffer1[i] = HAL_GPIO_ReadPin(buttonGPIO[i], buttonPin[i]);
 8000c54:	4a39      	ldr	r2, [pc, #228]	; (8000d3c <Button_Reading+0x118>)
 8000c56:	687b      	ldr	r3, [r7, #4]
 8000c58:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000c5c:	4938      	ldr	r1, [pc, #224]	; (8000d40 <Button_Reading+0x11c>)
 8000c5e:	687b      	ldr	r3, [r7, #4]
 8000c60:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000c64:	b29b      	uxth	r3, r3
 8000c66:	4619      	mov	r1, r3
 8000c68:	4610      	mov	r0, r2
 8000c6a:	f002 f9cf 	bl	800300c <HAL_GPIO_ReadPin>
 8000c6e:	4603      	mov	r3, r0
 8000c70:	4619      	mov	r1, r3
 8000c72:	4a31      	ldr	r2, [pc, #196]	; (8000d38 <Button_Reading+0x114>)
 8000c74:	687b      	ldr	r3, [r7, #4]
 8000c76:	4413      	add	r3, r2
 8000c78:	460a      	mov	r2, r1
 8000c7a:	701a      	strb	r2, [r3, #0]
		if(debounceButtonBuffer1[i] == debounceButtonBuffer2[i] && debounceButtonBuffer2[i] == debounceButtonBuffer3[i])
 8000c7c:	4a2e      	ldr	r2, [pc, #184]	; (8000d38 <Button_Reading+0x114>)
 8000c7e:	687b      	ldr	r3, [r7, #4]
 8000c80:	4413      	add	r3, r2
 8000c82:	781a      	ldrb	r2, [r3, #0]
 8000c84:	492a      	ldr	r1, [pc, #168]	; (8000d30 <Button_Reading+0x10c>)
 8000c86:	687b      	ldr	r3, [r7, #4]
 8000c88:	440b      	add	r3, r1
 8000c8a:	781b      	ldrb	r3, [r3, #0]
 8000c8c:	429a      	cmp	r2, r3
 8000c8e:	d12d      	bne.n	8000cec <Button_Reading+0xc8>
 8000c90:	4a27      	ldr	r2, [pc, #156]	; (8000d30 <Button_Reading+0x10c>)
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	4413      	add	r3, r2
 8000c96:	781a      	ldrb	r2, [r3, #0]
 8000c98:	4926      	ldr	r1, [pc, #152]	; (8000d34 <Button_Reading+0x110>)
 8000c9a:	687b      	ldr	r3, [r7, #4]
 8000c9c:	440b      	add	r3, r1
 8000c9e:	781b      	ldrb	r3, [r3, #0]
 8000ca0:	429a      	cmp	r2, r3
 8000ca2:	d123      	bne.n	8000cec <Button_Reading+0xc8>
		{
			if(debounceButtonBuffer1[i] != buttonBuffer[i])
 8000ca4:	4a24      	ldr	r2, [pc, #144]	; (8000d38 <Button_Reading+0x114>)
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	4413      	add	r3, r2
 8000caa:	781a      	ldrb	r2, [r3, #0]
 8000cac:	4925      	ldr	r1, [pc, #148]	; (8000d44 <Button_Reading+0x120>)
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	440b      	add	r3, r1
 8000cb2:	781b      	ldrb	r3, [r3, #0]
 8000cb4:	429a      	cmp	r2, r3
 8000cb6:	d02e      	beq.n	8000d16 <Button_Reading+0xf2>
			{
				buttonBuffer[i] = debounceButtonBuffer1[i];
 8000cb8:	4a1f      	ldr	r2, [pc, #124]	; (8000d38 <Button_Reading+0x114>)
 8000cba:	687b      	ldr	r3, [r7, #4]
 8000cbc:	4413      	add	r3, r2
 8000cbe:	7819      	ldrb	r1, [r3, #0]
 8000cc0:	4a20      	ldr	r2, [pc, #128]	; (8000d44 <Button_Reading+0x120>)
 8000cc2:	687b      	ldr	r3, [r7, #4]
 8000cc4:	4413      	add	r3, r2
 8000cc6:	460a      	mov	r2, r1
 8000cc8:	701a      	strb	r2, [r3, #0]
						if(buttonBuffer[i] == BUTTON_IS_PRESSED)
 8000cca:	4a1e      	ldr	r2, [pc, #120]	; (8000d44 <Button_Reading+0x120>)
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	4413      	add	r3, r2
 8000cd0:	781b      	ldrb	r3, [r3, #0]
 8000cd2:	2b00      	cmp	r3, #0
 8000cd4:	d11f      	bne.n	8000d16 <Button_Reading+0xf2>
						{
							buttonFlag[i] = 1;
 8000cd6:	4a1c      	ldr	r2, [pc, #112]	; (8000d48 <Button_Reading+0x124>)
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	2101      	movs	r1, #1
 8000cdc:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
							buttonTimeOut[i] = DURATION_FOR_AUTO_INCREASING;
 8000ce0:	4a1a      	ldr	r2, [pc, #104]	; (8000d4c <Button_Reading+0x128>)
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	2164      	movs	r1, #100	; 0x64
 8000ce6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			if(debounceButtonBuffer1[i] != buttonBuffer[i])
 8000cea:	e014      	b.n	8000d16 <Button_Reading+0xf2>
						}
			}
		}
		else
		{
			buttonTimeOut[i]--;
 8000cec:	4a17      	ldr	r2, [pc, #92]	; (8000d4c <Button_Reading+0x128>)
 8000cee:	687b      	ldr	r3, [r7, #4]
 8000cf0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000cf4:	1e5a      	subs	r2, r3, #1
 8000cf6:	4915      	ldr	r1, [pc, #84]	; (8000d4c <Button_Reading+0x128>)
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
				if(buttonTimeOut[i] <= 0)
 8000cfe:	4a13      	ldr	r2, [pc, #76]	; (8000d4c <Button_Reading+0x128>)
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d06:	2b00      	cmp	r3, #0
 8000d08:	dc06      	bgt.n	8000d18 <Button_Reading+0xf4>
					buttonBuffer[i] = BUTTON_IS_RELEASED;
 8000d0a:	4a0e      	ldr	r2, [pc, #56]	; (8000d44 <Button_Reading+0x120>)
 8000d0c:	687b      	ldr	r3, [r7, #4]
 8000d0e:	4413      	add	r3, r2
 8000d10:	2201      	movs	r2, #1
 8000d12:	701a      	strb	r2, [r3, #0]
 8000d14:	e000      	b.n	8000d18 <Button_Reading+0xf4>
			if(debounceButtonBuffer1[i] != buttonBuffer[i])
 8000d16:	bf00      	nop
	for(int i = 0; i < N0_OF_BUTTONS; i ++)
 8000d18:	687b      	ldr	r3, [r7, #4]
 8000d1a:	3301      	adds	r3, #1
 8000d1c:	607b      	str	r3, [r7, #4]
 8000d1e:	687b      	ldr	r3, [r7, #4]
 8000d20:	2b03      	cmp	r3, #3
 8000d22:	dd85      	ble.n	8000c30 <Button_Reading+0xc>
		}
	}
}
 8000d24:	bf00      	nop
 8000d26:	bf00      	nop
 8000d28:	3708      	adds	r7, #8
 8000d2a:	46bd      	mov	sp, r7
 8000d2c:	bd80      	pop	{r7, pc}
 8000d2e:	bf00      	nop
 8000d30:	20000100 	.word	0x20000100
 8000d34:	20000104 	.word	0x20000104
 8000d38:	200000fc 	.word	0x200000fc
 8000d3c:	20000004 	.word	0x20000004
 8000d40:	20000014 	.word	0x20000014
 8000d44:	20000000 	.word	0x20000000
 8000d48:	20000108 	.word	0x20000108
 8000d4c:	200000ec 	.word	0x200000ec

08000d50 <Is_Button_Pressed>:

int Is_Button_Pressed(int index)
{
 8000d50:	b480      	push	{r7}
 8000d52:	b083      	sub	sp, #12
 8000d54:	af00      	add	r7, sp, #0
 8000d56:	6078      	str	r0, [r7, #4]
	if(index >= N0_OF_BUTTONS || index < 0)	return 0;
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	2b03      	cmp	r3, #3
 8000d5c:	dc02      	bgt.n	8000d64 <Is_Button_Pressed+0x14>
 8000d5e:	687b      	ldr	r3, [r7, #4]
 8000d60:	2b00      	cmp	r3, #0
 8000d62:	da01      	bge.n	8000d68 <Is_Button_Pressed+0x18>
 8000d64:	2300      	movs	r3, #0
 8000d66:	e00d      	b.n	8000d84 <Is_Button_Pressed+0x34>

		if(buttonFlag[index] == 1)
 8000d68:	4a09      	ldr	r2, [pc, #36]	; (8000d90 <Is_Button_Pressed+0x40>)
 8000d6a:	687b      	ldr	r3, [r7, #4]
 8000d6c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d70:	2b01      	cmp	r3, #1
 8000d72:	d106      	bne.n	8000d82 <Is_Button_Pressed+0x32>
		{
			buttonFlag[index] = 0;
 8000d74:	4a06      	ldr	r2, [pc, #24]	; (8000d90 <Is_Button_Pressed+0x40>)
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	2100      	movs	r1, #0
 8000d7a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			return 1;
 8000d7e:	2301      	movs	r3, #1
 8000d80:	e000      	b.n	8000d84 <Is_Button_Pressed+0x34>
		}
		return 0;
 8000d82:	2300      	movs	r3, #0
}
 8000d84:	4618      	mov	r0, r3
 8000d86:	370c      	adds	r7, #12
 8000d88:	46bd      	mov	sp, r7
 8000d8a:	bc80      	pop	{r7}
 8000d8c:	4770      	bx	lr
 8000d8e:	bf00      	nop
 8000d90:	20000108 	.word	0x20000108

08000d94 <buzzer>:
 */

#include "buzzer.h"

void buzzer(int duty_cycle)
{
 8000d94:	b480      	push	{r7}
 8000d96:	b083      	sub	sp, #12
 8000d98:	af00      	add	r7, sp, #0
 8000d9a:	6078      	str	r0, [r7, #4]
	 htim3.Instance->CCR1 = duty_cycle;
 8000d9c:	4b04      	ldr	r3, [pc, #16]	; (8000db0 <buzzer+0x1c>)
 8000d9e:	681b      	ldr	r3, [r3, #0]
 8000da0:	687a      	ldr	r2, [r7, #4]
 8000da2:	635a      	str	r2, [r3, #52]	; 0x34
//     __HAL_TIM_SET_AUTORELOAD(&htim3, buzzerValue*2); // Increasing frequency : Auto-Reload Register - ARR
//     __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, buzzerValue); // Increasing duty cycle: Capture/Compare Register - CCR
}
 8000da4:	bf00      	nop
 8000da6:	370c      	adds	r7, #12
 8000da8:	46bd      	mov	sp, r7
 8000daa:	bc80      	pop	{r7}
 8000dac:	4770      	bx	lr
 8000dae:	bf00      	nop
 8000db0:	2000013c 	.word	0x2000013c

08000db4 <clearAllLed1>:
 */
#include "main.h"
#include "displayLed.h"

void clearAllLed1()
{
 8000db4:	b580      	push	{r7, lr}
 8000db6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(D2_GPIO_Port, D2_Pin, RESET);
 8000db8:	2200      	movs	r2, #0
 8000dba:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000dbe:	4805      	ldr	r0, [pc, #20]	; (8000dd4 <clearAllLed1+0x20>)
 8000dc0:	f002 f93b 	bl	800303a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D3_GPIO_Port, D3_Pin, RESET);
 8000dc4:	2200      	movs	r2, #0
 8000dc6:	2108      	movs	r1, #8
 8000dc8:	4803      	ldr	r0, [pc, #12]	; (8000dd8 <clearAllLed1+0x24>)
 8000dca:	f002 f936 	bl	800303a <HAL_GPIO_WritePin>
}
 8000dce:	bf00      	nop
 8000dd0:	bd80      	pop	{r7, pc}
 8000dd2:	bf00      	nop
 8000dd4:	40010800 	.word	0x40010800
 8000dd8:	40010c00 	.word	0x40010c00

08000ddc <clearAllLed2>:

void clearAllLed2()
{
 8000ddc:	b580      	push	{r7, lr}
 8000dde:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(D4_GPIO_Port, D4_Pin, RESET);
 8000de0:	2200      	movs	r2, #0
 8000de2:	2120      	movs	r1, #32
 8000de4:	4804      	ldr	r0, [pc, #16]	; (8000df8 <clearAllLed2+0x1c>)
 8000de6:	f002 f928 	bl	800303a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D5_GPIO_Port, D5_Pin, RESET);
 8000dea:	2200      	movs	r2, #0
 8000dec:	2110      	movs	r1, #16
 8000dee:	4802      	ldr	r0, [pc, #8]	; (8000df8 <clearAllLed2+0x1c>)
 8000df0:	f002 f923 	bl	800303a <HAL_GPIO_WritePin>
}
 8000df4:	bf00      	nop
 8000df6:	bd80      	pop	{r7, pc}
 8000df8:	40010c00 	.word	0x40010c00

08000dfc <displayRed1>:
void displayRed1()
{
 8000dfc:	b580      	push	{r7, lr}
 8000dfe:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(D2_GPIO_Port, D2_Pin, SET);
 8000e00:	2201      	movs	r2, #1
 8000e02:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000e06:	4805      	ldr	r0, [pc, #20]	; (8000e1c <displayRed1+0x20>)
 8000e08:	f002 f917 	bl	800303a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D3_GPIO_Port, D3_Pin, RESET);
 8000e0c:	2200      	movs	r2, #0
 8000e0e:	2108      	movs	r1, #8
 8000e10:	4803      	ldr	r0, [pc, #12]	; (8000e20 <displayRed1+0x24>)
 8000e12:	f002 f912 	bl	800303a <HAL_GPIO_WritePin>

}
 8000e16:	bf00      	nop
 8000e18:	bd80      	pop	{r7, pc}
 8000e1a:	bf00      	nop
 8000e1c:	40010800 	.word	0x40010800
 8000e20:	40010c00 	.word	0x40010c00

08000e24 <displayYellow1>:

void displayYellow1()
{
 8000e24:	b580      	push	{r7, lr}
 8000e26:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(D2_GPIO_Port, D2_Pin, SET);
 8000e28:	2201      	movs	r2, #1
 8000e2a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000e2e:	4805      	ldr	r0, [pc, #20]	; (8000e44 <displayYellow1+0x20>)
 8000e30:	f002 f903 	bl	800303a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D3_GPIO_Port, D3_Pin, SET);
 8000e34:	2201      	movs	r2, #1
 8000e36:	2108      	movs	r1, #8
 8000e38:	4803      	ldr	r0, [pc, #12]	; (8000e48 <displayYellow1+0x24>)
 8000e3a:	f002 f8fe 	bl	800303a <HAL_GPIO_WritePin>
}
 8000e3e:	bf00      	nop
 8000e40:	bd80      	pop	{r7, pc}
 8000e42:	bf00      	nop
 8000e44:	40010800 	.word	0x40010800
 8000e48:	40010c00 	.word	0x40010c00

08000e4c <displayGreen1>:

void displayGreen1()
{
 8000e4c:	b580      	push	{r7, lr}
 8000e4e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(D2_GPIO_Port, D2_Pin, RESET);
 8000e50:	2200      	movs	r2, #0
 8000e52:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000e56:	4805      	ldr	r0, [pc, #20]	; (8000e6c <displayGreen1+0x20>)
 8000e58:	f002 f8ef 	bl	800303a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D3_GPIO_Port, D3_Pin, SET);
 8000e5c:	2201      	movs	r2, #1
 8000e5e:	2108      	movs	r1, #8
 8000e60:	4803      	ldr	r0, [pc, #12]	; (8000e70 <displayGreen1+0x24>)
 8000e62:	f002 f8ea 	bl	800303a <HAL_GPIO_WritePin>
}
 8000e66:	bf00      	nop
 8000e68:	bd80      	pop	{r7, pc}
 8000e6a:	bf00      	nop
 8000e6c:	40010800 	.word	0x40010800
 8000e70:	40010c00 	.word	0x40010c00

08000e74 <displayRed2>:

void displayRed2()
{
 8000e74:	b580      	push	{r7, lr}
 8000e76:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(D4_GPIO_Port, D4_Pin, SET);
 8000e78:	2201      	movs	r2, #1
 8000e7a:	2120      	movs	r1, #32
 8000e7c:	4804      	ldr	r0, [pc, #16]	; (8000e90 <displayRed2+0x1c>)
 8000e7e:	f002 f8dc 	bl	800303a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D5_GPIO_Port, D5_Pin, RESET);
 8000e82:	2200      	movs	r2, #0
 8000e84:	2110      	movs	r1, #16
 8000e86:	4802      	ldr	r0, [pc, #8]	; (8000e90 <displayRed2+0x1c>)
 8000e88:	f002 f8d7 	bl	800303a <HAL_GPIO_WritePin>
}
 8000e8c:	bf00      	nop
 8000e8e:	bd80      	pop	{r7, pc}
 8000e90:	40010c00 	.word	0x40010c00

08000e94 <displayYellow2>:


void displayYellow2()
{
 8000e94:	b580      	push	{r7, lr}
 8000e96:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(D4_GPIO_Port, D4_Pin, SET);
 8000e98:	2201      	movs	r2, #1
 8000e9a:	2120      	movs	r1, #32
 8000e9c:	4804      	ldr	r0, [pc, #16]	; (8000eb0 <displayYellow2+0x1c>)
 8000e9e:	f002 f8cc 	bl	800303a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D5_GPIO_Port, D5_Pin, SET);
 8000ea2:	2201      	movs	r2, #1
 8000ea4:	2110      	movs	r1, #16
 8000ea6:	4802      	ldr	r0, [pc, #8]	; (8000eb0 <displayYellow2+0x1c>)
 8000ea8:	f002 f8c7 	bl	800303a <HAL_GPIO_WritePin>
}
 8000eac:	bf00      	nop
 8000eae:	bd80      	pop	{r7, pc}
 8000eb0:	40010c00 	.word	0x40010c00

08000eb4 <displayGreen2>:

void displayGreen2()
{
 8000eb4:	b580      	push	{r7, lr}
 8000eb6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(D4_GPIO_Port, D4_Pin, RESET);
 8000eb8:	2200      	movs	r2, #0
 8000eba:	2120      	movs	r1, #32
 8000ebc:	4804      	ldr	r0, [pc, #16]	; (8000ed0 <displayGreen2+0x1c>)
 8000ebe:	f002 f8bc 	bl	800303a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D5_GPIO_Port, D5_Pin, SET);
 8000ec2:	2201      	movs	r2, #1
 8000ec4:	2110      	movs	r1, #16
 8000ec6:	4802      	ldr	r0, [pc, #8]	; (8000ed0 <displayGreen2+0x1c>)
 8000ec8:	f002 f8b7 	bl	800303a <HAL_GPIO_WritePin>
}
 8000ecc:	bf00      	nop
 8000ece:	bd80      	pop	{r7, pc}
 8000ed0:	40010c00 	.word	0x40010c00

08000ed4 <toggleRed>:

void toggleRed()
{	// Remember to clear all led before toggle
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(D2_GPIO_Port, D2_Pin);
 8000ed8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000edc:	4804      	ldr	r0, [pc, #16]	; (8000ef0 <toggleRed+0x1c>)
 8000ede:	f002 f8c4 	bl	800306a <HAL_GPIO_TogglePin>
	HAL_GPIO_TogglePin(D4_GPIO_Port, D4_Pin);
 8000ee2:	2120      	movs	r1, #32
 8000ee4:	4803      	ldr	r0, [pc, #12]	; (8000ef4 <toggleRed+0x20>)
 8000ee6:	f002 f8c0 	bl	800306a <HAL_GPIO_TogglePin>
}
 8000eea:	bf00      	nop
 8000eec:	bd80      	pop	{r7, pc}
 8000eee:	bf00      	nop
 8000ef0:	40010800 	.word	0x40010800
 8000ef4:	40010c00 	.word	0x40010c00

08000ef8 <toggleYellow>:

void toggleYellow()
{	// Remember to clear all led before toggle
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(D2_GPIO_Port, D2_Pin);
 8000efc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000f00:	4808      	ldr	r0, [pc, #32]	; (8000f24 <toggleYellow+0x2c>)
 8000f02:	f002 f8b2 	bl	800306a <HAL_GPIO_TogglePin>
	HAL_GPIO_TogglePin(D3_GPIO_Port, D3_Pin);
 8000f06:	2108      	movs	r1, #8
 8000f08:	4807      	ldr	r0, [pc, #28]	; (8000f28 <toggleYellow+0x30>)
 8000f0a:	f002 f8ae 	bl	800306a <HAL_GPIO_TogglePin>
	HAL_GPIO_TogglePin(D4_GPIO_Port, D4_Pin);
 8000f0e:	2120      	movs	r1, #32
 8000f10:	4805      	ldr	r0, [pc, #20]	; (8000f28 <toggleYellow+0x30>)
 8000f12:	f002 f8aa 	bl	800306a <HAL_GPIO_TogglePin>
	HAL_GPIO_TogglePin(D5_GPIO_Port, D5_Pin);
 8000f16:	2110      	movs	r1, #16
 8000f18:	4803      	ldr	r0, [pc, #12]	; (8000f28 <toggleYellow+0x30>)
 8000f1a:	f002 f8a6 	bl	800306a <HAL_GPIO_TogglePin>
}
 8000f1e:	bf00      	nop
 8000f20:	bd80      	pop	{r7, pc}
 8000f22:	bf00      	nop
 8000f24:	40010800 	.word	0x40010800
 8000f28:	40010c00 	.word	0x40010c00

08000f2c <toggleGreen>:

void toggleGreen()
{	// Remember to clear all led before toggle
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(D3_GPIO_Port, D3_Pin);
 8000f30:	2108      	movs	r1, #8
 8000f32:	4804      	ldr	r0, [pc, #16]	; (8000f44 <toggleGreen+0x18>)
 8000f34:	f002 f899 	bl	800306a <HAL_GPIO_TogglePin>
	HAL_GPIO_TogglePin(D5_GPIO_Port, D5_Pin);
 8000f38:	2110      	movs	r1, #16
 8000f3a:	4802      	ldr	r0, [pc, #8]	; (8000f44 <toggleGreen+0x18>)
 8000f3c:	f002 f895 	bl	800306a <HAL_GPIO_TogglePin>
}
 8000f40:	bf00      	nop
 8000f42:	bd80      	pop	{r7, pc}
 8000f44:	40010c00 	.word	0x40010c00

08000f48 <clearPedestrian>:

void clearPedestrian()
{
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(D6_GPIO_Port, D6_Pin, RESET);
 8000f4c:	2200      	movs	r2, #0
 8000f4e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000f52:	4805      	ldr	r0, [pc, #20]	; (8000f68 <clearPedestrian+0x20>)
 8000f54:	f002 f871 	bl	800303a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D7_GPIO_Port, D7_Pin, RESET);
 8000f58:	2200      	movs	r2, #0
 8000f5a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000f5e:	4803      	ldr	r0, [pc, #12]	; (8000f6c <clearPedestrian+0x24>)
 8000f60:	f002 f86b 	bl	800303a <HAL_GPIO_WritePin>
}
 8000f64:	bf00      	nop
 8000f66:	bd80      	pop	{r7, pc}
 8000f68:	40010c00 	.word	0x40010c00
 8000f6c:	40010800 	.word	0x40010800

08000f70 <displayPedestrianRed>:

void displayPedestrianRed()
{
 8000f70:	b580      	push	{r7, lr}
 8000f72:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(D6_GPIO_Port, D6_Pin, SET);
 8000f74:	2201      	movs	r2, #1
 8000f76:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000f7a:	4805      	ldr	r0, [pc, #20]	; (8000f90 <displayPedestrianRed+0x20>)
 8000f7c:	f002 f85d 	bl	800303a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D7_GPIO_Port, D7_Pin, RESET);
 8000f80:	2200      	movs	r2, #0
 8000f82:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000f86:	4803      	ldr	r0, [pc, #12]	; (8000f94 <displayPedestrianRed+0x24>)
 8000f88:	f002 f857 	bl	800303a <HAL_GPIO_WritePin>
}
 8000f8c:	bf00      	nop
 8000f8e:	bd80      	pop	{r7, pc}
 8000f90:	40010c00 	.word	0x40010c00
 8000f94:	40010800 	.word	0x40010800

08000f98 <displayPedestrianGreen>:
	HAL_GPIO_WritePin(D6_GPIO_Port, D6_Pin, SET);
	HAL_GPIO_WritePin(D7_GPIO_Port, D7_Pin, SET);
}

void displayPedestrianGreen()
{
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(D6_GPIO_Port, D6_Pin, RESET);
 8000f9c:	2200      	movs	r2, #0
 8000f9e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000fa2:	4805      	ldr	r0, [pc, #20]	; (8000fb8 <displayPedestrianGreen+0x20>)
 8000fa4:	f002 f849 	bl	800303a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D7_GPIO_Port, D7_Pin, SET);
 8000fa8:	2201      	movs	r2, #1
 8000faa:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000fae:	4803      	ldr	r0, [pc, #12]	; (8000fbc <displayPedestrianGreen+0x24>)
 8000fb0:	f002 f843 	bl	800303a <HAL_GPIO_WritePin>
}
 8000fb4:	bf00      	nop
 8000fb6:	bd80      	pop	{r7, pc}
 8000fb8:	40010c00 	.word	0x40010c00
 8000fbc:	40010800 	.word	0x40010800

08000fc0 <increase>:
 */

#include "global.h"

void increase()
{
 8000fc0:	b480      	push	{r7}
 8000fc2:	af00      	add	r7, sp, #0
	time1++;
 8000fc4:	4b07      	ldr	r3, [pc, #28]	; (8000fe4 <increase+0x24>)
 8000fc6:	681b      	ldr	r3, [r3, #0]
 8000fc8:	3301      	adds	r3, #1
 8000fca:	4a06      	ldr	r2, [pc, #24]	; (8000fe4 <increase+0x24>)
 8000fcc:	6013      	str	r3, [r2, #0]
	if(time1 > 99)
 8000fce:	4b05      	ldr	r3, [pc, #20]	; (8000fe4 <increase+0x24>)
 8000fd0:	681b      	ldr	r3, [r3, #0]
 8000fd2:	2b63      	cmp	r3, #99	; 0x63
 8000fd4:	dd02      	ble.n	8000fdc <increase+0x1c>
		time1 = 1;
 8000fd6:	4b03      	ldr	r3, [pc, #12]	; (8000fe4 <increase+0x24>)
 8000fd8:	2201      	movs	r2, #1
 8000fda:	601a      	str	r2, [r3, #0]
}
 8000fdc:	bf00      	nop
 8000fde:	46bd      	mov	sp, r7
 8000fe0:	bc80      	pop	{r7}
 8000fe2:	4770      	bx	lr
 8000fe4:	20000138 	.word	0x20000138

08000fe8 <balance>:

void balance(int RED, int AMBER, int GREEN)
{
 8000fe8:	b5b0      	push	{r4, r5, r7, lr}
 8000fea:	b084      	sub	sp, #16
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	60f8      	str	r0, [r7, #12]
 8000ff0:	60b9      	str	r1, [r7, #8]
 8000ff2:	607a      	str	r2, [r7, #4]
	if(RED > timeRed)
 8000ff4:	4b91      	ldr	r3, [pc, #580]	; (800123c <balance+0x254>)
 8000ff6:	681b      	ldr	r3, [r3, #0]
 8000ff8:	68fa      	ldr	r2, [r7, #12]
 8000ffa:	429a      	cmp	r2, r3
 8000ffc:	dd5b      	ble.n	80010b6 <balance+0xce>
	{
		timeYellow = round(((float)(timeYellow * 1.0f) * (float)( (RED * 1.0f) / (timeRed * 1.0f) )));
 8000ffe:	4b90      	ldr	r3, [pc, #576]	; (8001240 <balance+0x258>)
 8001000:	681b      	ldr	r3, [r3, #0]
 8001002:	4618      	mov	r0, r3
 8001004:	f7ff fc6a 	bl	80008dc <__aeabi_i2f>
 8001008:	4604      	mov	r4, r0
 800100a:	68f8      	ldr	r0, [r7, #12]
 800100c:	f7ff fc66 	bl	80008dc <__aeabi_i2f>
 8001010:	4605      	mov	r5, r0
 8001012:	4b8a      	ldr	r3, [pc, #552]	; (800123c <balance+0x254>)
 8001014:	681b      	ldr	r3, [r3, #0]
 8001016:	4618      	mov	r0, r3
 8001018:	f7ff fc60 	bl	80008dc <__aeabi_i2f>
 800101c:	4603      	mov	r3, r0
 800101e:	4619      	mov	r1, r3
 8001020:	4628      	mov	r0, r5
 8001022:	f7ff fd63 	bl	8000aec <__aeabi_fdiv>
 8001026:	4603      	mov	r3, r0
 8001028:	4619      	mov	r1, r3
 800102a:	4620      	mov	r0, r4
 800102c:	f7ff fcaa 	bl	8000984 <__aeabi_fmul>
 8001030:	4603      	mov	r3, r0
 8001032:	4618      	mov	r0, r3
 8001034:	f7ff fb18 	bl	8000668 <__aeabi_f2d>
 8001038:	4602      	mov	r2, r0
 800103a:	460b      	mov	r3, r1
 800103c:	4610      	mov	r0, r2
 800103e:	4619      	mov	r1, r3
 8001040:	f004 fe5c 	bl	8005cfc <round>
 8001044:	4602      	mov	r2, r0
 8001046:	460b      	mov	r3, r1
 8001048:	4610      	mov	r0, r2
 800104a:	4619      	mov	r1, r3
 800104c:	f7ff fb64 	bl	8000718 <__aeabi_d2iz>
 8001050:	4603      	mov	r3, r0
 8001052:	4a7b      	ldr	r2, [pc, #492]	; (8001240 <balance+0x258>)
 8001054:	6013      	str	r3, [r2, #0]
		timeGreen = round(((float)(timeGreen * 1.0f) * (float)( (RED * 1.0f) / (timeRed * 1.0f) )));
 8001056:	4b7b      	ldr	r3, [pc, #492]	; (8001244 <balance+0x25c>)
 8001058:	681b      	ldr	r3, [r3, #0]
 800105a:	4618      	mov	r0, r3
 800105c:	f7ff fc3e 	bl	80008dc <__aeabi_i2f>
 8001060:	4604      	mov	r4, r0
 8001062:	68f8      	ldr	r0, [r7, #12]
 8001064:	f7ff fc3a 	bl	80008dc <__aeabi_i2f>
 8001068:	4605      	mov	r5, r0
 800106a:	4b74      	ldr	r3, [pc, #464]	; (800123c <balance+0x254>)
 800106c:	681b      	ldr	r3, [r3, #0]
 800106e:	4618      	mov	r0, r3
 8001070:	f7ff fc34 	bl	80008dc <__aeabi_i2f>
 8001074:	4603      	mov	r3, r0
 8001076:	4619      	mov	r1, r3
 8001078:	4628      	mov	r0, r5
 800107a:	f7ff fd37 	bl	8000aec <__aeabi_fdiv>
 800107e:	4603      	mov	r3, r0
 8001080:	4619      	mov	r1, r3
 8001082:	4620      	mov	r0, r4
 8001084:	f7ff fc7e 	bl	8000984 <__aeabi_fmul>
 8001088:	4603      	mov	r3, r0
 800108a:	4618      	mov	r0, r3
 800108c:	f7ff faec 	bl	8000668 <__aeabi_f2d>
 8001090:	4602      	mov	r2, r0
 8001092:	460b      	mov	r3, r1
 8001094:	4610      	mov	r0, r2
 8001096:	4619      	mov	r1, r3
 8001098:	f004 fe30 	bl	8005cfc <round>
 800109c:	4602      	mov	r2, r0
 800109e:	460b      	mov	r3, r1
 80010a0:	4610      	mov	r0, r2
 80010a2:	4619      	mov	r1, r3
 80010a4:	f7ff fb38 	bl	8000718 <__aeabi_d2iz>
 80010a8:	4603      	mov	r3, r0
 80010aa:	4a66      	ldr	r2, [pc, #408]	; (8001244 <balance+0x25c>)
 80010ac:	6013      	str	r3, [r2, #0]
		timeRed = RED;
 80010ae:	4a63      	ldr	r2, [pc, #396]	; (800123c <balance+0x254>)
 80010b0:	68fb      	ldr	r3, [r7, #12]
 80010b2:	6013      	str	r3, [r2, #0]
	{
		timeRed = round((float)(GREEN * 1.0f) / (3 * 1.0f)) * (float)(5 * 1.0f);
		timeYellow = round((float)(GREEN * 1.0f) / (3 * 1.0f)) * (float)(2 * 1.0f);
		timeGreen = GREEN;
	}
}
 80010b4:	e1a2      	b.n	80013fc <balance+0x414>
	else if(AMBER > timeYellow)
 80010b6:	4b62      	ldr	r3, [pc, #392]	; (8001240 <balance+0x258>)
 80010b8:	681b      	ldr	r3, [r3, #0]
 80010ba:	68ba      	ldr	r2, [r7, #8]
 80010bc:	429a      	cmp	r2, r3
 80010be:	dd5b      	ble.n	8001178 <balance+0x190>
		timeRed = round(((float)(timeRed * 1.0f) * (float)( (AMBER * 1.0f) / (timeYellow * 1.0f) )));
 80010c0:	4b5e      	ldr	r3, [pc, #376]	; (800123c <balance+0x254>)
 80010c2:	681b      	ldr	r3, [r3, #0]
 80010c4:	4618      	mov	r0, r3
 80010c6:	f7ff fc09 	bl	80008dc <__aeabi_i2f>
 80010ca:	4604      	mov	r4, r0
 80010cc:	68b8      	ldr	r0, [r7, #8]
 80010ce:	f7ff fc05 	bl	80008dc <__aeabi_i2f>
 80010d2:	4605      	mov	r5, r0
 80010d4:	4b5a      	ldr	r3, [pc, #360]	; (8001240 <balance+0x258>)
 80010d6:	681b      	ldr	r3, [r3, #0]
 80010d8:	4618      	mov	r0, r3
 80010da:	f7ff fbff 	bl	80008dc <__aeabi_i2f>
 80010de:	4603      	mov	r3, r0
 80010e0:	4619      	mov	r1, r3
 80010e2:	4628      	mov	r0, r5
 80010e4:	f7ff fd02 	bl	8000aec <__aeabi_fdiv>
 80010e8:	4603      	mov	r3, r0
 80010ea:	4619      	mov	r1, r3
 80010ec:	4620      	mov	r0, r4
 80010ee:	f7ff fc49 	bl	8000984 <__aeabi_fmul>
 80010f2:	4603      	mov	r3, r0
 80010f4:	4618      	mov	r0, r3
 80010f6:	f7ff fab7 	bl	8000668 <__aeabi_f2d>
 80010fa:	4602      	mov	r2, r0
 80010fc:	460b      	mov	r3, r1
 80010fe:	4610      	mov	r0, r2
 8001100:	4619      	mov	r1, r3
 8001102:	f004 fdfb 	bl	8005cfc <round>
 8001106:	4602      	mov	r2, r0
 8001108:	460b      	mov	r3, r1
 800110a:	4610      	mov	r0, r2
 800110c:	4619      	mov	r1, r3
 800110e:	f7ff fb03 	bl	8000718 <__aeabi_d2iz>
 8001112:	4603      	mov	r3, r0
 8001114:	4a49      	ldr	r2, [pc, #292]	; (800123c <balance+0x254>)
 8001116:	6013      	str	r3, [r2, #0]
		timeGreen = round(((float)(timeGreen * 1.0f) * (float)( (AMBER * 1.0f) / (timeYellow * 1.0f) )));
 8001118:	4b4a      	ldr	r3, [pc, #296]	; (8001244 <balance+0x25c>)
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	4618      	mov	r0, r3
 800111e:	f7ff fbdd 	bl	80008dc <__aeabi_i2f>
 8001122:	4604      	mov	r4, r0
 8001124:	68b8      	ldr	r0, [r7, #8]
 8001126:	f7ff fbd9 	bl	80008dc <__aeabi_i2f>
 800112a:	4605      	mov	r5, r0
 800112c:	4b44      	ldr	r3, [pc, #272]	; (8001240 <balance+0x258>)
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	4618      	mov	r0, r3
 8001132:	f7ff fbd3 	bl	80008dc <__aeabi_i2f>
 8001136:	4603      	mov	r3, r0
 8001138:	4619      	mov	r1, r3
 800113a:	4628      	mov	r0, r5
 800113c:	f7ff fcd6 	bl	8000aec <__aeabi_fdiv>
 8001140:	4603      	mov	r3, r0
 8001142:	4619      	mov	r1, r3
 8001144:	4620      	mov	r0, r4
 8001146:	f7ff fc1d 	bl	8000984 <__aeabi_fmul>
 800114a:	4603      	mov	r3, r0
 800114c:	4618      	mov	r0, r3
 800114e:	f7ff fa8b 	bl	8000668 <__aeabi_f2d>
 8001152:	4602      	mov	r2, r0
 8001154:	460b      	mov	r3, r1
 8001156:	4610      	mov	r0, r2
 8001158:	4619      	mov	r1, r3
 800115a:	f004 fdcf 	bl	8005cfc <round>
 800115e:	4602      	mov	r2, r0
 8001160:	460b      	mov	r3, r1
 8001162:	4610      	mov	r0, r2
 8001164:	4619      	mov	r1, r3
 8001166:	f7ff fad7 	bl	8000718 <__aeabi_d2iz>
 800116a:	4603      	mov	r3, r0
 800116c:	4a35      	ldr	r2, [pc, #212]	; (8001244 <balance+0x25c>)
 800116e:	6013      	str	r3, [r2, #0]
		timeYellow = AMBER;
 8001170:	4a33      	ldr	r2, [pc, #204]	; (8001240 <balance+0x258>)
 8001172:	68bb      	ldr	r3, [r7, #8]
 8001174:	6013      	str	r3, [r2, #0]
}
 8001176:	e141      	b.n	80013fc <balance+0x414>
	else if(GREEN > timeGreen)
 8001178:	4b32      	ldr	r3, [pc, #200]	; (8001244 <balance+0x25c>)
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	687a      	ldr	r2, [r7, #4]
 800117e:	429a      	cmp	r2, r3
 8001180:	dd62      	ble.n	8001248 <balance+0x260>
		timeRed = round(((float)(timeRed * 1.0f) * (float)( (GREEN * 1.0f) / (timeGreen * 1.0f) )));
 8001182:	4b2e      	ldr	r3, [pc, #184]	; (800123c <balance+0x254>)
 8001184:	681b      	ldr	r3, [r3, #0]
 8001186:	4618      	mov	r0, r3
 8001188:	f7ff fba8 	bl	80008dc <__aeabi_i2f>
 800118c:	4604      	mov	r4, r0
 800118e:	6878      	ldr	r0, [r7, #4]
 8001190:	f7ff fba4 	bl	80008dc <__aeabi_i2f>
 8001194:	4605      	mov	r5, r0
 8001196:	4b2b      	ldr	r3, [pc, #172]	; (8001244 <balance+0x25c>)
 8001198:	681b      	ldr	r3, [r3, #0]
 800119a:	4618      	mov	r0, r3
 800119c:	f7ff fb9e 	bl	80008dc <__aeabi_i2f>
 80011a0:	4603      	mov	r3, r0
 80011a2:	4619      	mov	r1, r3
 80011a4:	4628      	mov	r0, r5
 80011a6:	f7ff fca1 	bl	8000aec <__aeabi_fdiv>
 80011aa:	4603      	mov	r3, r0
 80011ac:	4619      	mov	r1, r3
 80011ae:	4620      	mov	r0, r4
 80011b0:	f7ff fbe8 	bl	8000984 <__aeabi_fmul>
 80011b4:	4603      	mov	r3, r0
 80011b6:	4618      	mov	r0, r3
 80011b8:	f7ff fa56 	bl	8000668 <__aeabi_f2d>
 80011bc:	4602      	mov	r2, r0
 80011be:	460b      	mov	r3, r1
 80011c0:	4610      	mov	r0, r2
 80011c2:	4619      	mov	r1, r3
 80011c4:	f004 fd9a 	bl	8005cfc <round>
 80011c8:	4602      	mov	r2, r0
 80011ca:	460b      	mov	r3, r1
 80011cc:	4610      	mov	r0, r2
 80011ce:	4619      	mov	r1, r3
 80011d0:	f7ff faa2 	bl	8000718 <__aeabi_d2iz>
 80011d4:	4603      	mov	r3, r0
 80011d6:	4a19      	ldr	r2, [pc, #100]	; (800123c <balance+0x254>)
 80011d8:	6013      	str	r3, [r2, #0]
		timeYellow = round(((float)(timeYellow * 1.0f) * (float)( (GREEN * 1.0f) / (timeGreen * 1.0f) )));
 80011da:	4b19      	ldr	r3, [pc, #100]	; (8001240 <balance+0x258>)
 80011dc:	681b      	ldr	r3, [r3, #0]
 80011de:	4618      	mov	r0, r3
 80011e0:	f7ff fb7c 	bl	80008dc <__aeabi_i2f>
 80011e4:	4604      	mov	r4, r0
 80011e6:	6878      	ldr	r0, [r7, #4]
 80011e8:	f7ff fb78 	bl	80008dc <__aeabi_i2f>
 80011ec:	4605      	mov	r5, r0
 80011ee:	4b15      	ldr	r3, [pc, #84]	; (8001244 <balance+0x25c>)
 80011f0:	681b      	ldr	r3, [r3, #0]
 80011f2:	4618      	mov	r0, r3
 80011f4:	f7ff fb72 	bl	80008dc <__aeabi_i2f>
 80011f8:	4603      	mov	r3, r0
 80011fa:	4619      	mov	r1, r3
 80011fc:	4628      	mov	r0, r5
 80011fe:	f7ff fc75 	bl	8000aec <__aeabi_fdiv>
 8001202:	4603      	mov	r3, r0
 8001204:	4619      	mov	r1, r3
 8001206:	4620      	mov	r0, r4
 8001208:	f7ff fbbc 	bl	8000984 <__aeabi_fmul>
 800120c:	4603      	mov	r3, r0
 800120e:	4618      	mov	r0, r3
 8001210:	f7ff fa2a 	bl	8000668 <__aeabi_f2d>
 8001214:	4602      	mov	r2, r0
 8001216:	460b      	mov	r3, r1
 8001218:	4610      	mov	r0, r2
 800121a:	4619      	mov	r1, r3
 800121c:	f004 fd6e 	bl	8005cfc <round>
 8001220:	4602      	mov	r2, r0
 8001222:	460b      	mov	r3, r1
 8001224:	4610      	mov	r0, r2
 8001226:	4619      	mov	r1, r3
 8001228:	f7ff fa76 	bl	8000718 <__aeabi_d2iz>
 800122c:	4603      	mov	r3, r0
 800122e:	4a04      	ldr	r2, [pc, #16]	; (8001240 <balance+0x258>)
 8001230:	6013      	str	r3, [r2, #0]
		timeGreen = GREEN;
 8001232:	4a04      	ldr	r2, [pc, #16]	; (8001244 <balance+0x25c>)
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	6013      	str	r3, [r2, #0]
}
 8001238:	e0e0      	b.n	80013fc <balance+0x414>
 800123a:	bf00      	nop
 800123c:	20000024 	.word	0x20000024
 8001240:	20000028 	.word	0x20000028
 8001244:	2000002c 	.word	0x2000002c
	else if(RED < timeRed)
 8001248:	4b6e      	ldr	r3, [pc, #440]	; (8001404 <balance+0x41c>)
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	68fa      	ldr	r2, [r7, #12]
 800124e:	429a      	cmp	r2, r3
 8001250:	da42      	bge.n	80012d8 <balance+0x2f0>
		timeYellow = round((float)(RED * 1.0f) / (5 * 1.0f)) * (float)(2 * 1.0f);
 8001252:	68f8      	ldr	r0, [r7, #12]
 8001254:	f7ff fb42 	bl	80008dc <__aeabi_i2f>
 8001258:	4603      	mov	r3, r0
 800125a:	496b      	ldr	r1, [pc, #428]	; (8001408 <balance+0x420>)
 800125c:	4618      	mov	r0, r3
 800125e:	f7ff fc45 	bl	8000aec <__aeabi_fdiv>
 8001262:	4603      	mov	r3, r0
 8001264:	4618      	mov	r0, r3
 8001266:	f7ff f9ff 	bl	8000668 <__aeabi_f2d>
 800126a:	4602      	mov	r2, r0
 800126c:	460b      	mov	r3, r1
 800126e:	4610      	mov	r0, r2
 8001270:	4619      	mov	r1, r3
 8001272:	f004 fd43 	bl	8005cfc <round>
 8001276:	4602      	mov	r2, r0
 8001278:	460b      	mov	r3, r1
 800127a:	f7ff f897 	bl	80003ac <__adddf3>
 800127e:	4602      	mov	r2, r0
 8001280:	460b      	mov	r3, r1
 8001282:	4610      	mov	r0, r2
 8001284:	4619      	mov	r1, r3
 8001286:	f7ff fa47 	bl	8000718 <__aeabi_d2iz>
 800128a:	4603      	mov	r3, r0
 800128c:	4a5f      	ldr	r2, [pc, #380]	; (800140c <balance+0x424>)
 800128e:	6013      	str	r3, [r2, #0]
		timeGreen = round((float)(RED * 1.0f) / (5 * 1.0f)) * (float)(3 * 1.0f);
 8001290:	68f8      	ldr	r0, [r7, #12]
 8001292:	f7ff fb23 	bl	80008dc <__aeabi_i2f>
 8001296:	4603      	mov	r3, r0
 8001298:	495b      	ldr	r1, [pc, #364]	; (8001408 <balance+0x420>)
 800129a:	4618      	mov	r0, r3
 800129c:	f7ff fc26 	bl	8000aec <__aeabi_fdiv>
 80012a0:	4603      	mov	r3, r0
 80012a2:	4618      	mov	r0, r3
 80012a4:	f7ff f9e0 	bl	8000668 <__aeabi_f2d>
 80012a8:	4602      	mov	r2, r0
 80012aa:	460b      	mov	r3, r1
 80012ac:	4610      	mov	r0, r2
 80012ae:	4619      	mov	r1, r3
 80012b0:	f004 fd24 	bl	8005cfc <round>
 80012b4:	f04f 0200 	mov.w	r2, #0
 80012b8:	4b55      	ldr	r3, [pc, #340]	; (8001410 <balance+0x428>)
 80012ba:	f7fe ff47 	bl	800014c <__aeabi_dmul>
 80012be:	4602      	mov	r2, r0
 80012c0:	460b      	mov	r3, r1
 80012c2:	4610      	mov	r0, r2
 80012c4:	4619      	mov	r1, r3
 80012c6:	f7ff fa27 	bl	8000718 <__aeabi_d2iz>
 80012ca:	4603      	mov	r3, r0
 80012cc:	4a51      	ldr	r2, [pc, #324]	; (8001414 <balance+0x42c>)
 80012ce:	6013      	str	r3, [r2, #0]
		timeRed = RED;
 80012d0:	4a4c      	ldr	r2, [pc, #304]	; (8001404 <balance+0x41c>)
 80012d2:	68fb      	ldr	r3, [r7, #12]
 80012d4:	6013      	str	r3, [r2, #0]
}
 80012d6:	e091      	b.n	80013fc <balance+0x414>
	else if(AMBER < timeYellow)
 80012d8:	4b4c      	ldr	r3, [pc, #304]	; (800140c <balance+0x424>)
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	68ba      	ldr	r2, [r7, #8]
 80012de:	429a      	cmp	r2, r3
 80012e0:	da45      	bge.n	800136e <balance+0x386>
		timeRed = round((float)(AMBER * 1.0f) / (2 * 1.0f)) * (float)(5 * 1.0f);
 80012e2:	68b8      	ldr	r0, [r7, #8]
 80012e4:	f7ff fafa 	bl	80008dc <__aeabi_i2f>
 80012e8:	4603      	mov	r3, r0
 80012ea:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 80012ee:	4618      	mov	r0, r3
 80012f0:	f7ff fbfc 	bl	8000aec <__aeabi_fdiv>
 80012f4:	4603      	mov	r3, r0
 80012f6:	4618      	mov	r0, r3
 80012f8:	f7ff f9b6 	bl	8000668 <__aeabi_f2d>
 80012fc:	4602      	mov	r2, r0
 80012fe:	460b      	mov	r3, r1
 8001300:	4610      	mov	r0, r2
 8001302:	4619      	mov	r1, r3
 8001304:	f004 fcfa 	bl	8005cfc <round>
 8001308:	f04f 0200 	mov.w	r2, #0
 800130c:	4b42      	ldr	r3, [pc, #264]	; (8001418 <balance+0x430>)
 800130e:	f7fe ff1d 	bl	800014c <__aeabi_dmul>
 8001312:	4602      	mov	r2, r0
 8001314:	460b      	mov	r3, r1
 8001316:	4610      	mov	r0, r2
 8001318:	4619      	mov	r1, r3
 800131a:	f7ff f9fd 	bl	8000718 <__aeabi_d2iz>
 800131e:	4603      	mov	r3, r0
 8001320:	4a38      	ldr	r2, [pc, #224]	; (8001404 <balance+0x41c>)
 8001322:	6013      	str	r3, [r2, #0]
		timeGreen = round((float)(AMBER * 1.0f) / (2 * 1.0f)) * (float)(3 * 1.0f);
 8001324:	68b8      	ldr	r0, [r7, #8]
 8001326:	f7ff fad9 	bl	80008dc <__aeabi_i2f>
 800132a:	4603      	mov	r3, r0
 800132c:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8001330:	4618      	mov	r0, r3
 8001332:	f7ff fbdb 	bl	8000aec <__aeabi_fdiv>
 8001336:	4603      	mov	r3, r0
 8001338:	4618      	mov	r0, r3
 800133a:	f7ff f995 	bl	8000668 <__aeabi_f2d>
 800133e:	4602      	mov	r2, r0
 8001340:	460b      	mov	r3, r1
 8001342:	4610      	mov	r0, r2
 8001344:	4619      	mov	r1, r3
 8001346:	f004 fcd9 	bl	8005cfc <round>
 800134a:	f04f 0200 	mov.w	r2, #0
 800134e:	4b30      	ldr	r3, [pc, #192]	; (8001410 <balance+0x428>)
 8001350:	f7fe fefc 	bl	800014c <__aeabi_dmul>
 8001354:	4602      	mov	r2, r0
 8001356:	460b      	mov	r3, r1
 8001358:	4610      	mov	r0, r2
 800135a:	4619      	mov	r1, r3
 800135c:	f7ff f9dc 	bl	8000718 <__aeabi_d2iz>
 8001360:	4603      	mov	r3, r0
 8001362:	4a2c      	ldr	r2, [pc, #176]	; (8001414 <balance+0x42c>)
 8001364:	6013      	str	r3, [r2, #0]
		timeYellow = AMBER;
 8001366:	4a29      	ldr	r2, [pc, #164]	; (800140c <balance+0x424>)
 8001368:	68bb      	ldr	r3, [r7, #8]
 800136a:	6013      	str	r3, [r2, #0]
}
 800136c:	e046      	b.n	80013fc <balance+0x414>
	else if(GREEN < timeGreen)
 800136e:	4b29      	ldr	r3, [pc, #164]	; (8001414 <balance+0x42c>)
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	687a      	ldr	r2, [r7, #4]
 8001374:	429a      	cmp	r2, r3
 8001376:	da41      	bge.n	80013fc <balance+0x414>
		timeRed = round((float)(GREEN * 1.0f) / (3 * 1.0f)) * (float)(5 * 1.0f);
 8001378:	6878      	ldr	r0, [r7, #4]
 800137a:	f7ff faaf 	bl	80008dc <__aeabi_i2f>
 800137e:	4603      	mov	r3, r0
 8001380:	4926      	ldr	r1, [pc, #152]	; (800141c <balance+0x434>)
 8001382:	4618      	mov	r0, r3
 8001384:	f7ff fbb2 	bl	8000aec <__aeabi_fdiv>
 8001388:	4603      	mov	r3, r0
 800138a:	4618      	mov	r0, r3
 800138c:	f7ff f96c 	bl	8000668 <__aeabi_f2d>
 8001390:	4602      	mov	r2, r0
 8001392:	460b      	mov	r3, r1
 8001394:	4610      	mov	r0, r2
 8001396:	4619      	mov	r1, r3
 8001398:	f004 fcb0 	bl	8005cfc <round>
 800139c:	f04f 0200 	mov.w	r2, #0
 80013a0:	4b1d      	ldr	r3, [pc, #116]	; (8001418 <balance+0x430>)
 80013a2:	f7fe fed3 	bl	800014c <__aeabi_dmul>
 80013a6:	4602      	mov	r2, r0
 80013a8:	460b      	mov	r3, r1
 80013aa:	4610      	mov	r0, r2
 80013ac:	4619      	mov	r1, r3
 80013ae:	f7ff f9b3 	bl	8000718 <__aeabi_d2iz>
 80013b2:	4603      	mov	r3, r0
 80013b4:	4a13      	ldr	r2, [pc, #76]	; (8001404 <balance+0x41c>)
 80013b6:	6013      	str	r3, [r2, #0]
		timeYellow = round((float)(GREEN * 1.0f) / (3 * 1.0f)) * (float)(2 * 1.0f);
 80013b8:	6878      	ldr	r0, [r7, #4]
 80013ba:	f7ff fa8f 	bl	80008dc <__aeabi_i2f>
 80013be:	4603      	mov	r3, r0
 80013c0:	4916      	ldr	r1, [pc, #88]	; (800141c <balance+0x434>)
 80013c2:	4618      	mov	r0, r3
 80013c4:	f7ff fb92 	bl	8000aec <__aeabi_fdiv>
 80013c8:	4603      	mov	r3, r0
 80013ca:	4618      	mov	r0, r3
 80013cc:	f7ff f94c 	bl	8000668 <__aeabi_f2d>
 80013d0:	4602      	mov	r2, r0
 80013d2:	460b      	mov	r3, r1
 80013d4:	4610      	mov	r0, r2
 80013d6:	4619      	mov	r1, r3
 80013d8:	f004 fc90 	bl	8005cfc <round>
 80013dc:	4602      	mov	r2, r0
 80013de:	460b      	mov	r3, r1
 80013e0:	f7fe ffe4 	bl	80003ac <__adddf3>
 80013e4:	4602      	mov	r2, r0
 80013e6:	460b      	mov	r3, r1
 80013e8:	4610      	mov	r0, r2
 80013ea:	4619      	mov	r1, r3
 80013ec:	f7ff f994 	bl	8000718 <__aeabi_d2iz>
 80013f0:	4603      	mov	r3, r0
 80013f2:	4a06      	ldr	r2, [pc, #24]	; (800140c <balance+0x424>)
 80013f4:	6013      	str	r3, [r2, #0]
		timeGreen = GREEN;
 80013f6:	4a07      	ldr	r2, [pc, #28]	; (8001414 <balance+0x42c>)
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	6013      	str	r3, [r2, #0]
}
 80013fc:	bf00      	nop
 80013fe:	3710      	adds	r7, #16
 8001400:	46bd      	mov	sp, r7
 8001402:	bdb0      	pop	{r4, r5, r7, pc}
 8001404:	20000024 	.word	0x20000024
 8001408:	40a00000 	.word	0x40a00000
 800140c:	20000028 	.word	0x20000028
 8001410:	40080000 	.word	0x40080000
 8001414:	2000002c 	.word	0x2000002c
 8001418:	40140000 	.word	0x40140000
 800141c:	40400000 	.word	0x40400000

08001420 <normalState>:

void normalState(void)
{
 8001420:	b580      	push	{r7, lr}
 8001422:	b08e      	sub	sp, #56	; 0x38
 8001424:	af00      	add	r7, sp, #0
	char str[50];
	switch(status)
 8001426:	4bae      	ldr	r3, [pc, #696]	; (80016e0 <normalState+0x2c0>)
 8001428:	681b      	ldr	r3, [r3, #0]
 800142a:	2b0c      	cmp	r3, #12
 800142c:	f200 84bc 	bhi.w	8001da8 <normalState+0x988>
 8001430:	a201      	add	r2, pc, #4	; (adr r2, 8001438 <normalState+0x18>)
 8001432:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001436:	bf00      	nop
 8001438:	0800146d 	.word	0x0800146d
 800143c:	080014a1 	.word	0x080014a1
 8001440:	080015b9 	.word	0x080015b9
 8001444:	08001709 	.word	0x08001709
 8001448:	08001899 	.word	0x08001899
 800144c:	08001da9 	.word	0x08001da9
 8001450:	08001da9 	.word	0x08001da9
 8001454:	08001da9 	.word	0x08001da9
 8001458:	08001da9 	.word	0x08001da9
 800145c:	08001da9 	.word	0x08001da9
 8001460:	08001a11 	.word	0x08001a11
 8001464:	08001b61 	.word	0x08001b61
 8001468:	08001c85 	.word	0x08001c85
	{
	case INIT:
		status = RedGreen;
 800146c:	4b9c      	ldr	r3, [pc, #624]	; (80016e0 <normalState+0x2c0>)
 800146e:	2201      	movs	r2, #1
 8001470:	601a      	str	r2, [r3, #0]

		setTimer(0, timeGreen * 100);
 8001472:	4b9c      	ldr	r3, [pc, #624]	; (80016e4 <normalState+0x2c4>)
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	2264      	movs	r2, #100	; 0x64
 8001478:	fb02 f303 	mul.w	r3, r2, r3
 800147c:	4619      	mov	r1, r3
 800147e:	2000      	movs	r0, #0
 8001480:	f001 f838 	bl	80024f4 <setTimer>
		setTimer(1, 1);
 8001484:	2101      	movs	r1, #1
 8001486:	2001      	movs	r0, #1
 8001488:	f001 f834 	bl	80024f4 <setTimer>

		time1 = timeRed;
 800148c:	4b96      	ldr	r3, [pc, #600]	; (80016e8 <normalState+0x2c8>)
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	4a96      	ldr	r2, [pc, #600]	; (80016ec <normalState+0x2cc>)
 8001492:	6013      	str	r3, [r2, #0]
		time2 = timeGreen;
 8001494:	4b93      	ldr	r3, [pc, #588]	; (80016e4 <normalState+0x2c4>)
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	4a95      	ldr	r2, [pc, #596]	; (80016f0 <normalState+0x2d0>)
 800149a:	6013      	str	r3, [r2, #0]
		break;
 800149c:	f000 bc93 	b.w	8001dc6 <normalState+0x9a6>

	case RedGreen:
		displayRed1();
 80014a0:	f7ff fcac 	bl	8000dfc <displayRed1>
		displayGreen2();
 80014a4:	f7ff fd06 	bl	8000eb4 <displayGreen2>

		if(isTimerUp(1) == 1)
 80014a8:	2001      	movs	r0, #1
 80014aa:	f001 f80f 	bl	80024cc <isTimerUp>
 80014ae:	4603      	mov	r3, r0
 80014b0:	2b01      	cmp	r3, #1
 80014b2:	d12b      	bne.n	800150c <normalState+0xec>
		{	// Update Time
			HAL_UART_Transmit(&huart2, (void *)str, sprintf(str, "\r\n!7SEG1: %d#\r\n",time1), 500);
 80014b4:	4b8d      	ldr	r3, [pc, #564]	; (80016ec <normalState+0x2cc>)
 80014b6:	681a      	ldr	r2, [r3, #0]
 80014b8:	1d3b      	adds	r3, r7, #4
 80014ba:	498e      	ldr	r1, [pc, #568]	; (80016f4 <normalState+0x2d4>)
 80014bc:	4618      	mov	r0, r3
 80014be:	f004 f899 	bl	80055f4 <siprintf>
 80014c2:	4603      	mov	r3, r0
 80014c4:	b29a      	uxth	r2, r3
 80014c6:	1d39      	adds	r1, r7, #4
 80014c8:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80014cc:	488a      	ldr	r0, [pc, #552]	; (80016f8 <normalState+0x2d8>)
 80014ce:	f003 f9c5 	bl	800485c <HAL_UART_Transmit>
			HAL_UART_Transmit(&huart2, (void *)str, sprintf(str, "\r\n!7SEG2: %d#\r\n\n\n",time2), 500);
 80014d2:	4b87      	ldr	r3, [pc, #540]	; (80016f0 <normalState+0x2d0>)
 80014d4:	681a      	ldr	r2, [r3, #0]
 80014d6:	1d3b      	adds	r3, r7, #4
 80014d8:	4988      	ldr	r1, [pc, #544]	; (80016fc <normalState+0x2dc>)
 80014da:	4618      	mov	r0, r3
 80014dc:	f004 f88a 	bl	80055f4 <siprintf>
 80014e0:	4603      	mov	r3, r0
 80014e2:	b29a      	uxth	r2, r3
 80014e4:	1d39      	adds	r1, r7, #4
 80014e6:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80014ea:	4883      	ldr	r0, [pc, #524]	; (80016f8 <normalState+0x2d8>)
 80014ec:	f003 f9b6 	bl	800485c <HAL_UART_Transmit>

			time1--;
 80014f0:	4b7e      	ldr	r3, [pc, #504]	; (80016ec <normalState+0x2cc>)
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	3b01      	subs	r3, #1
 80014f6:	4a7d      	ldr	r2, [pc, #500]	; (80016ec <normalState+0x2cc>)
 80014f8:	6013      	str	r3, [r2, #0]
			time2--;
 80014fa:	4b7d      	ldr	r3, [pc, #500]	; (80016f0 <normalState+0x2d0>)
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	3b01      	subs	r3, #1
 8001500:	4a7b      	ldr	r2, [pc, #492]	; (80016f0 <normalState+0x2d0>)
 8001502:	6013      	str	r3, [r2, #0]

			setTimer(1, 100);
 8001504:	2164      	movs	r1, #100	; 0x64
 8001506:	2001      	movs	r0, #1
 8001508:	f000 fff4 	bl	80024f4 <setTimer>
		}

		if(isTimerUp(0) == 1)
 800150c:	2000      	movs	r0, #0
 800150e:	f000 ffdd 	bl	80024cc <isTimerUp>
 8001512:	4603      	mov	r3, r0
 8001514:	2b01      	cmp	r3, #1
 8001516:	d117      	bne.n	8001548 <normalState+0x128>
		{	// Transit State
			status = RedAmber;
 8001518:	4b71      	ldr	r3, [pc, #452]	; (80016e0 <normalState+0x2c0>)
 800151a:	2202      	movs	r2, #2
 800151c:	601a      	str	r2, [r3, #0]

			setTimer(0, timeYellow * 100);
 800151e:	4b78      	ldr	r3, [pc, #480]	; (8001700 <normalState+0x2e0>)
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	2264      	movs	r2, #100	; 0x64
 8001524:	fb02 f303 	mul.w	r3, r2, r3
 8001528:	4619      	mov	r1, r3
 800152a:	2000      	movs	r0, #0
 800152c:	f000 ffe2 	bl	80024f4 <setTimer>
			setTimer(1, 1);
 8001530:	2101      	movs	r1, #1
 8001532:	2001      	movs	r0, #1
 8001534:	f000 ffde 	bl	80024f4 <setTimer>

			time1 = timeYellow;
 8001538:	4b71      	ldr	r3, [pc, #452]	; (8001700 <normalState+0x2e0>)
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	4a6b      	ldr	r2, [pc, #428]	; (80016ec <normalState+0x2cc>)
 800153e:	6013      	str	r3, [r2, #0]
			time2 = timeYellow;
 8001540:	4b6f      	ldr	r3, [pc, #444]	; (8001700 <normalState+0x2e0>)
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	4a6a      	ldr	r2, [pc, #424]	; (80016f0 <normalState+0x2d0>)
 8001546:	6013      	str	r3, [r2, #0]
		}


		if(Is_Button_Pressed(1))
 8001548:	2001      	movs	r0, #1
 800154a:	f7ff fc01 	bl	8000d50 <Is_Button_Pressed>
 800154e:	4603      	mov	r3, r0
 8001550:	2b00      	cmp	r3, #0
 8001552:	d01a      	beq.n	800158a <normalState+0x16a>
		{
			status = ManRed;
 8001554:	4b62      	ldr	r3, [pc, #392]	; (80016e0 <normalState+0x2c0>)
 8001556:	220a      	movs	r2, #10
 8001558:	601a      	str	r2, [r3, #0]

			time1 = timeRed;
 800155a:	4b63      	ldr	r3, [pc, #396]	; (80016e8 <normalState+0x2c8>)
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	4a63      	ldr	r2, [pc, #396]	; (80016ec <normalState+0x2cc>)
 8001560:	6013      	str	r3, [r2, #0]
			time2 = 2;
 8001562:	4b63      	ldr	r3, [pc, #396]	; (80016f0 <normalState+0x2d0>)
 8001564:	2202      	movs	r2, #2
 8001566:	601a      	str	r2, [r3, #0]

			clearAllLed1();
 8001568:	f7ff fc24 	bl	8000db4 <clearAllLed1>
			clearAllLed2();
 800156c:	f7ff fc36 	bl	8000ddc <clearAllLed2>

			setTimer(1, 100);
 8001570:	2164      	movs	r1, #100	; 0x64
 8001572:	2001      	movs	r0, #1
 8001574:	f000 ffbe 	bl	80024f4 <setTimer>
			setTimer(2, 25);
 8001578:	2119      	movs	r1, #25
 800157a:	2002      	movs	r0, #2
 800157c:	f000 ffba 	bl	80024f4 <setTimer>
			setTimer(7,500);
 8001580:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8001584:	2007      	movs	r0, #7
 8001586:	f000 ffb5 	bl	80024f4 <setTimer>
		}
		if(Is_Button_Pressed(0))
 800158a:	2000      	movs	r0, #0
 800158c:	f7ff fbe0 	bl	8000d50 <Is_Button_Pressed>
 8001590:	4603      	mov	r3, r0
 8001592:	2b00      	cmp	r3, #0
 8001594:	f000 840a 	beq.w	8001dac <normalState+0x98c>
		{
			pedestrian_flag = Pedestrian_RED;
 8001598:	4b5a      	ldr	r3, [pc, #360]	; (8001704 <normalState+0x2e4>)
 800159a:	220f      	movs	r2, #15
 800159c:	601a      	str	r2, [r3, #0]
			setTimer(3, (timeRed + timeGreen) * 100);
 800159e:	4b52      	ldr	r3, [pc, #328]	; (80016e8 <normalState+0x2c8>)
 80015a0:	681a      	ldr	r2, [r3, #0]
 80015a2:	4b50      	ldr	r3, [pc, #320]	; (80016e4 <normalState+0x2c4>)
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	4413      	add	r3, r2
 80015a8:	2264      	movs	r2, #100	; 0x64
 80015aa:	fb02 f303 	mul.w	r3, r2, r3
 80015ae:	4619      	mov	r1, r3
 80015b0:	2003      	movs	r0, #3
 80015b2:	f000 ff9f 	bl	80024f4 <setTimer>
		}
		break;
 80015b6:	e3f9      	b.n	8001dac <normalState+0x98c>

	case RedAmber:
		displayRed1();
 80015b8:	f7ff fc20 	bl	8000dfc <displayRed1>
		displayYellow2();
 80015bc:	f7ff fc6a 	bl	8000e94 <displayYellow2>

		if(isTimerUp(1) == 1)
 80015c0:	2001      	movs	r0, #1
 80015c2:	f000 ff83 	bl	80024cc <isTimerUp>
 80015c6:	4603      	mov	r3, r0
 80015c8:	2b01      	cmp	r3, #1
 80015ca:	d12b      	bne.n	8001624 <normalState+0x204>
		{	// Update Time
			HAL_UART_Transmit(&huart2, (void *)str, sprintf(str, "\r\n!7SEG1: %d#\r\n",time1), 500);
 80015cc:	4b47      	ldr	r3, [pc, #284]	; (80016ec <normalState+0x2cc>)
 80015ce:	681a      	ldr	r2, [r3, #0]
 80015d0:	1d3b      	adds	r3, r7, #4
 80015d2:	4948      	ldr	r1, [pc, #288]	; (80016f4 <normalState+0x2d4>)
 80015d4:	4618      	mov	r0, r3
 80015d6:	f004 f80d 	bl	80055f4 <siprintf>
 80015da:	4603      	mov	r3, r0
 80015dc:	b29a      	uxth	r2, r3
 80015de:	1d39      	adds	r1, r7, #4
 80015e0:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80015e4:	4844      	ldr	r0, [pc, #272]	; (80016f8 <normalState+0x2d8>)
 80015e6:	f003 f939 	bl	800485c <HAL_UART_Transmit>
			HAL_UART_Transmit(&huart2, (void *)str, sprintf(str, "\r\n!7SEG2: %d#\r\n\n\n",time2), 500);
 80015ea:	4b41      	ldr	r3, [pc, #260]	; (80016f0 <normalState+0x2d0>)
 80015ec:	681a      	ldr	r2, [r3, #0]
 80015ee:	1d3b      	adds	r3, r7, #4
 80015f0:	4942      	ldr	r1, [pc, #264]	; (80016fc <normalState+0x2dc>)
 80015f2:	4618      	mov	r0, r3
 80015f4:	f003 fffe 	bl	80055f4 <siprintf>
 80015f8:	4603      	mov	r3, r0
 80015fa:	b29a      	uxth	r2, r3
 80015fc:	1d39      	adds	r1, r7, #4
 80015fe:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001602:	483d      	ldr	r0, [pc, #244]	; (80016f8 <normalState+0x2d8>)
 8001604:	f003 f92a 	bl	800485c <HAL_UART_Transmit>

			time1--;
 8001608:	4b38      	ldr	r3, [pc, #224]	; (80016ec <normalState+0x2cc>)
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	3b01      	subs	r3, #1
 800160e:	4a37      	ldr	r2, [pc, #220]	; (80016ec <normalState+0x2cc>)
 8001610:	6013      	str	r3, [r2, #0]
			time2--;
 8001612:	4b37      	ldr	r3, [pc, #220]	; (80016f0 <normalState+0x2d0>)
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	3b01      	subs	r3, #1
 8001618:	4a35      	ldr	r2, [pc, #212]	; (80016f0 <normalState+0x2d0>)
 800161a:	6013      	str	r3, [r2, #0]

			setTimer(1, 100);
 800161c:	2164      	movs	r1, #100	; 0x64
 800161e:	2001      	movs	r0, #1
 8001620:	f000 ff68 	bl	80024f4 <setTimer>
		}

		if(isTimerUp(0)==1)
 8001624:	2000      	movs	r0, #0
 8001626:	f000 ff51 	bl	80024cc <isTimerUp>
 800162a:	4603      	mov	r3, r0
 800162c:	2b01      	cmp	r3, #1
 800162e:	d11e      	bne.n	800166e <normalState+0x24e>
		{	// Transit State
			status = GreenRed;
 8001630:	4b2b      	ldr	r3, [pc, #172]	; (80016e0 <normalState+0x2c0>)
 8001632:	2203      	movs	r2, #3
 8001634:	601a      	str	r2, [r3, #0]

			setTimer(0, timeGreen * 100);
 8001636:	4b2b      	ldr	r3, [pc, #172]	; (80016e4 <normalState+0x2c4>)
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	2264      	movs	r2, #100	; 0x64
 800163c:	fb02 f303 	mul.w	r3, r2, r3
 8001640:	4619      	mov	r1, r3
 8001642:	2000      	movs	r0, #0
 8001644:	f000 ff56 	bl	80024f4 <setTimer>
			setTimer(1, 1);
 8001648:	2101      	movs	r1, #1
 800164a:	2001      	movs	r0, #1
 800164c:	f000 ff52 	bl	80024f4 <setTimer>

			time1 = timeGreen;
 8001650:	4b24      	ldr	r3, [pc, #144]	; (80016e4 <normalState+0x2c4>)
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	4a25      	ldr	r2, [pc, #148]	; (80016ec <normalState+0x2cc>)
 8001656:	6013      	str	r3, [r2, #0]
			time2 = timeRed;
 8001658:	4b23      	ldr	r3, [pc, #140]	; (80016e8 <normalState+0x2c8>)
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	4a24      	ldr	r2, [pc, #144]	; (80016f0 <normalState+0x2d0>)
 800165e:	6013      	str	r3, [r2, #0]

			if(pedestrian_flag == Pedestrian_RED)
 8001660:	4b28      	ldr	r3, [pc, #160]	; (8001704 <normalState+0x2e4>)
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	2b0f      	cmp	r3, #15
 8001666:	d102      	bne.n	800166e <normalState+0x24e>
				pedestrian_flag = Pedestrian_GREEN;
 8001668:	4b26      	ldr	r3, [pc, #152]	; (8001704 <normalState+0x2e4>)
 800166a:	2210      	movs	r2, #16
 800166c:	601a      	str	r2, [r3, #0]
		}


		if(Is_Button_Pressed(1))
 800166e:	2001      	movs	r0, #1
 8001670:	f7ff fb6e 	bl	8000d50 <Is_Button_Pressed>
 8001674:	4603      	mov	r3, r0
 8001676:	2b00      	cmp	r3, #0
 8001678:	d01a      	beq.n	80016b0 <normalState+0x290>
		{
			status = ManRed;
 800167a:	4b19      	ldr	r3, [pc, #100]	; (80016e0 <normalState+0x2c0>)
 800167c:	220a      	movs	r2, #10
 800167e:	601a      	str	r2, [r3, #0]

			time1 = timeRed;
 8001680:	4b19      	ldr	r3, [pc, #100]	; (80016e8 <normalState+0x2c8>)
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	4a19      	ldr	r2, [pc, #100]	; (80016ec <normalState+0x2cc>)
 8001686:	6013      	str	r3, [r2, #0]
			time2 = 2;
 8001688:	4b19      	ldr	r3, [pc, #100]	; (80016f0 <normalState+0x2d0>)
 800168a:	2202      	movs	r2, #2
 800168c:	601a      	str	r2, [r3, #0]

			clearAllLed1();
 800168e:	f7ff fb91 	bl	8000db4 <clearAllLed1>
			clearAllLed2();
 8001692:	f7ff fba3 	bl	8000ddc <clearAllLed2>

			setTimer(1, 100);
 8001696:	2164      	movs	r1, #100	; 0x64
 8001698:	2001      	movs	r0, #1
 800169a:	f000 ff2b 	bl	80024f4 <setTimer>
			setTimer(2, 25);
 800169e:	2119      	movs	r1, #25
 80016a0:	2002      	movs	r0, #2
 80016a2:	f000 ff27 	bl	80024f4 <setTimer>
			setTimer(7,500);
 80016a6:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 80016aa:	2007      	movs	r0, #7
 80016ac:	f000 ff22 	bl	80024f4 <setTimer>
		}

		if(Is_Button_Pressed(0))
 80016b0:	2000      	movs	r0, #0
 80016b2:	f7ff fb4d 	bl	8000d50 <Is_Button_Pressed>
 80016b6:	4603      	mov	r3, r0
 80016b8:	2b00      	cmp	r3, #0
 80016ba:	f000 8379 	beq.w	8001db0 <normalState+0x990>
		{
			pedestrian_flag = Pedestrian_RED;
 80016be:	4b11      	ldr	r3, [pc, #68]	; (8001704 <normalState+0x2e4>)
 80016c0:	220f      	movs	r2, #15
 80016c2:	601a      	str	r2, [r3, #0]
			setTimer(3, (timeRed + timeGreen) * 100);
 80016c4:	4b08      	ldr	r3, [pc, #32]	; (80016e8 <normalState+0x2c8>)
 80016c6:	681a      	ldr	r2, [r3, #0]
 80016c8:	4b06      	ldr	r3, [pc, #24]	; (80016e4 <normalState+0x2c4>)
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	4413      	add	r3, r2
 80016ce:	2264      	movs	r2, #100	; 0x64
 80016d0:	fb02 f303 	mul.w	r3, r2, r3
 80016d4:	4619      	mov	r1, r3
 80016d6:	2003      	movs	r0, #3
 80016d8:	f000 ff0c 	bl	80024f4 <setTimer>
		}
		break;
 80016dc:	e368      	b.n	8001db0 <normalState+0x990>
 80016de:	bf00      	nop
 80016e0:	20000118 	.word	0x20000118
 80016e4:	2000002c 	.word	0x2000002c
 80016e8:	20000024 	.word	0x20000024
 80016ec:	20000138 	.word	0x20000138
 80016f0:	2000011c 	.word	0x2000011c
 80016f4:	08005da4 	.word	0x08005da4
 80016f8:	200001cc 	.word	0x200001cc
 80016fc:	08005db4 	.word	0x08005db4
 8001700:	20000028 	.word	0x20000028
 8001704:	20000030 	.word	0x20000030

	case GreenRed:
		displayGreen1();
 8001708:	f7ff fba0 	bl	8000e4c <displayGreen1>
		displayRed2();
 800170c:	f7ff fbb2 	bl	8000e74 <displayRed2>

		if(timeYellow < 5 && time1 == 5 - timeYellow)
 8001710:	4b56      	ldr	r3, [pc, #344]	; (800186c <normalState+0x44c>)
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	2b04      	cmp	r3, #4
 8001716:	dc0b      	bgt.n	8001730 <normalState+0x310>
 8001718:	4b54      	ldr	r3, [pc, #336]	; (800186c <normalState+0x44c>)
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	f1c3 0205 	rsb	r2, r3, #5
 8001720:	4b53      	ldr	r3, [pc, #332]	; (8001870 <normalState+0x450>)
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	429a      	cmp	r2, r3
 8001726:	d103      	bne.n	8001730 <normalState+0x310>
			setTimer(4, 1);
 8001728:	2101      	movs	r1, #1
 800172a:	2004      	movs	r0, #4
 800172c:	f000 fee2 	bl	80024f4 <setTimer>

		if(isTimerUp(1)==1)
 8001730:	2001      	movs	r0, #1
 8001732:	f000 fecb 	bl	80024cc <isTimerUp>
 8001736:	4603      	mov	r3, r0
 8001738:	2b01      	cmp	r3, #1
 800173a:	d12b      	bne.n	8001794 <normalState+0x374>
		{	// Update Time
			HAL_UART_Transmit(&huart2, (void *)str, sprintf(str, "\r\n!7SEG1: %d#\r\n",time1), 500);
 800173c:	4b4c      	ldr	r3, [pc, #304]	; (8001870 <normalState+0x450>)
 800173e:	681a      	ldr	r2, [r3, #0]
 8001740:	1d3b      	adds	r3, r7, #4
 8001742:	494c      	ldr	r1, [pc, #304]	; (8001874 <normalState+0x454>)
 8001744:	4618      	mov	r0, r3
 8001746:	f003 ff55 	bl	80055f4 <siprintf>
 800174a:	4603      	mov	r3, r0
 800174c:	b29a      	uxth	r2, r3
 800174e:	1d39      	adds	r1, r7, #4
 8001750:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001754:	4848      	ldr	r0, [pc, #288]	; (8001878 <normalState+0x458>)
 8001756:	f003 f881 	bl	800485c <HAL_UART_Transmit>
			HAL_UART_Transmit(&huart2, (void *)str, sprintf(str, "\r\n!7SEG2: %d#\r\n\n\n",time2), 500);
 800175a:	4b48      	ldr	r3, [pc, #288]	; (800187c <normalState+0x45c>)
 800175c:	681a      	ldr	r2, [r3, #0]
 800175e:	1d3b      	adds	r3, r7, #4
 8001760:	4947      	ldr	r1, [pc, #284]	; (8001880 <normalState+0x460>)
 8001762:	4618      	mov	r0, r3
 8001764:	f003 ff46 	bl	80055f4 <siprintf>
 8001768:	4603      	mov	r3, r0
 800176a:	b29a      	uxth	r2, r3
 800176c:	1d39      	adds	r1, r7, #4
 800176e:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001772:	4841      	ldr	r0, [pc, #260]	; (8001878 <normalState+0x458>)
 8001774:	f003 f872 	bl	800485c <HAL_UART_Transmit>

			time1--;
 8001778:	4b3d      	ldr	r3, [pc, #244]	; (8001870 <normalState+0x450>)
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	3b01      	subs	r3, #1
 800177e:	4a3c      	ldr	r2, [pc, #240]	; (8001870 <normalState+0x450>)
 8001780:	6013      	str	r3, [r2, #0]
			time2--;
 8001782:	4b3e      	ldr	r3, [pc, #248]	; (800187c <normalState+0x45c>)
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	3b01      	subs	r3, #1
 8001788:	4a3c      	ldr	r2, [pc, #240]	; (800187c <normalState+0x45c>)
 800178a:	6013      	str	r3, [r2, #0]

			setTimer(1, 100);
 800178c:	2164      	movs	r1, #100	; 0x64
 800178e:	2001      	movs	r0, #1
 8001790:	f000 feb0 	bl	80024f4 <setTimer>
		}

		if(isTimerUp(0) == 1)
 8001794:	2000      	movs	r0, #0
 8001796:	f000 fe99 	bl	80024cc <isTimerUp>
 800179a:	4603      	mov	r3, r0
 800179c:	2b01      	cmp	r3, #1
 800179e:	d117      	bne.n	80017d0 <normalState+0x3b0>
		{	// Transit State
			status = AmberRed;
 80017a0:	4b38      	ldr	r3, [pc, #224]	; (8001884 <normalState+0x464>)
 80017a2:	2204      	movs	r2, #4
 80017a4:	601a      	str	r2, [r3, #0]

			setTimer(0, timeYellow * 100);
 80017a6:	4b31      	ldr	r3, [pc, #196]	; (800186c <normalState+0x44c>)
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	2264      	movs	r2, #100	; 0x64
 80017ac:	fb02 f303 	mul.w	r3, r2, r3
 80017b0:	4619      	mov	r1, r3
 80017b2:	2000      	movs	r0, #0
 80017b4:	f000 fe9e 	bl	80024f4 <setTimer>
			setTimer(1, 1);
 80017b8:	2101      	movs	r1, #1
 80017ba:	2001      	movs	r0, #1
 80017bc:	f000 fe9a 	bl	80024f4 <setTimer>

			time1 = timeYellow;
 80017c0:	4b2a      	ldr	r3, [pc, #168]	; (800186c <normalState+0x44c>)
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	4a2a      	ldr	r2, [pc, #168]	; (8001870 <normalState+0x450>)
 80017c6:	6013      	str	r3, [r2, #0]
			time2 = timeYellow;
 80017c8:	4b28      	ldr	r3, [pc, #160]	; (800186c <normalState+0x44c>)
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	4a2b      	ldr	r2, [pc, #172]	; (800187c <normalState+0x45c>)
 80017ce:	6013      	str	r3, [r2, #0]
		}

		if(timeYellow < 5 && time1 <= 5 - timeYellow)
 80017d0:	4b26      	ldr	r3, [pc, #152]	; (800186c <normalState+0x44c>)
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	2b04      	cmp	r3, #4
 80017d6:	dc11      	bgt.n	80017fc <normalState+0x3dc>
 80017d8:	4b24      	ldr	r3, [pc, #144]	; (800186c <normalState+0x44c>)
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	f1c3 0205 	rsb	r2, r3, #5
 80017e0:	4b23      	ldr	r3, [pc, #140]	; (8001870 <normalState+0x450>)
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	429a      	cmp	r2, r3
 80017e6:	db09      	blt.n	80017fc <normalState+0x3dc>
				buzzerValue = 512 / 32 * (5- timeYellow - time1);
 80017e8:	4b20      	ldr	r3, [pc, #128]	; (800186c <normalState+0x44c>)
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	f1c3 0205 	rsb	r2, r3, #5
 80017f0:	4b1f      	ldr	r3, [pc, #124]	; (8001870 <normalState+0x450>)
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	1ad3      	subs	r3, r2, r3
 80017f6:	011b      	lsls	r3, r3, #4
 80017f8:	4a23      	ldr	r2, [pc, #140]	; (8001888 <normalState+0x468>)
 80017fa:	6013      	str	r3, [r2, #0]

		if(Is_Button_Pressed(1))
 80017fc:	2001      	movs	r0, #1
 80017fe:	f7ff faa7 	bl	8000d50 <Is_Button_Pressed>
 8001802:	4603      	mov	r3, r0
 8001804:	2b00      	cmp	r3, #0
 8001806:	d01a      	beq.n	800183e <normalState+0x41e>
		{
			status = ManRed;
 8001808:	4b1e      	ldr	r3, [pc, #120]	; (8001884 <normalState+0x464>)
 800180a:	220a      	movs	r2, #10
 800180c:	601a      	str	r2, [r3, #0]

			time1 = timeRed;
 800180e:	4b1f      	ldr	r3, [pc, #124]	; (800188c <normalState+0x46c>)
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	4a17      	ldr	r2, [pc, #92]	; (8001870 <normalState+0x450>)
 8001814:	6013      	str	r3, [r2, #0]
			time2 = 2;
 8001816:	4b19      	ldr	r3, [pc, #100]	; (800187c <normalState+0x45c>)
 8001818:	2202      	movs	r2, #2
 800181a:	601a      	str	r2, [r3, #0]

			clearAllLed1();
 800181c:	f7ff faca 	bl	8000db4 <clearAllLed1>
			clearAllLed2();
 8001820:	f7ff fadc 	bl	8000ddc <clearAllLed2>

			setTimer(1, 100);
 8001824:	2164      	movs	r1, #100	; 0x64
 8001826:	2001      	movs	r0, #1
 8001828:	f000 fe64 	bl	80024f4 <setTimer>
			setTimer(2, 25);
 800182c:	2119      	movs	r1, #25
 800182e:	2002      	movs	r0, #2
 8001830:	f000 fe60 	bl	80024f4 <setTimer>
			setTimer(7,500);
 8001834:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8001838:	2007      	movs	r0, #7
 800183a:	f000 fe5b 	bl	80024f4 <setTimer>
		}

		if(Is_Button_Pressed(0))
 800183e:	2000      	movs	r0, #0
 8001840:	f7ff fa86 	bl	8000d50 <Is_Button_Pressed>
 8001844:	4603      	mov	r3, r0
 8001846:	2b00      	cmp	r3, #0
 8001848:	f000 82b4 	beq.w	8001db4 <normalState+0x994>
		{
			pedestrian_flag = Pedestrian_GREEN;
 800184c:	4b10      	ldr	r3, [pc, #64]	; (8001890 <normalState+0x470>)
 800184e:	2210      	movs	r2, #16
 8001850:	601a      	str	r2, [r3, #0]
			setTimer(3, (timeRed + timeGreen) * 100);
 8001852:	4b0e      	ldr	r3, [pc, #56]	; (800188c <normalState+0x46c>)
 8001854:	681a      	ldr	r2, [r3, #0]
 8001856:	4b0f      	ldr	r3, [pc, #60]	; (8001894 <normalState+0x474>)
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	4413      	add	r3, r2
 800185c:	2264      	movs	r2, #100	; 0x64
 800185e:	fb02 f303 	mul.w	r3, r2, r3
 8001862:	4619      	mov	r1, r3
 8001864:	2003      	movs	r0, #3
 8001866:	f000 fe45 	bl	80024f4 <setTimer>
		}
		break;
 800186a:	e2a3      	b.n	8001db4 <normalState+0x994>
 800186c:	20000028 	.word	0x20000028
 8001870:	20000138 	.word	0x20000138
 8001874:	08005da4 	.word	0x08005da4
 8001878:	200001cc 	.word	0x200001cc
 800187c:	2000011c 	.word	0x2000011c
 8001880:	08005db4 	.word	0x08005db4
 8001884:	20000118 	.word	0x20000118
 8001888:	20000120 	.word	0x20000120
 800188c:	20000024 	.word	0x20000024
 8001890:	20000030 	.word	0x20000030
 8001894:	2000002c 	.word	0x2000002c

	case AmberRed:
		displayYellow1();
 8001898:	f7ff fac4 	bl	8000e24 <displayYellow1>
		displayRed2();
 800189c:	f7ff faea 	bl	8000e74 <displayRed2>

		if (timeYellow >= 5 && time1 == 5)
 80018a0:	4ba4      	ldr	r3, [pc, #656]	; (8001b34 <normalState+0x714>)
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	2b04      	cmp	r3, #4
 80018a6:	dd07      	ble.n	80018b8 <normalState+0x498>
 80018a8:	4ba3      	ldr	r3, [pc, #652]	; (8001b38 <normalState+0x718>)
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	2b05      	cmp	r3, #5
 80018ae:	d103      	bne.n	80018b8 <normalState+0x498>
			setTimer(4, 1);
 80018b0:	2101      	movs	r1, #1
 80018b2:	2004      	movs	r0, #4
 80018b4:	f000 fe1e 	bl	80024f4 <setTimer>

		if(isTimerUp(1) == 1)
 80018b8:	2001      	movs	r0, #1
 80018ba:	f000 fe07 	bl	80024cc <isTimerUp>
 80018be:	4603      	mov	r3, r0
 80018c0:	2b01      	cmp	r3, #1
 80018c2:	d12b      	bne.n	800191c <normalState+0x4fc>
		{	// Update Time
			HAL_UART_Transmit(&huart2, (void *)str, sprintf(str, "\r\n!7SEG1: %d#\r\n",time1), 500);
 80018c4:	4b9c      	ldr	r3, [pc, #624]	; (8001b38 <normalState+0x718>)
 80018c6:	681a      	ldr	r2, [r3, #0]
 80018c8:	1d3b      	adds	r3, r7, #4
 80018ca:	499c      	ldr	r1, [pc, #624]	; (8001b3c <normalState+0x71c>)
 80018cc:	4618      	mov	r0, r3
 80018ce:	f003 fe91 	bl	80055f4 <siprintf>
 80018d2:	4603      	mov	r3, r0
 80018d4:	b29a      	uxth	r2, r3
 80018d6:	1d39      	adds	r1, r7, #4
 80018d8:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80018dc:	4898      	ldr	r0, [pc, #608]	; (8001b40 <normalState+0x720>)
 80018de:	f002 ffbd 	bl	800485c <HAL_UART_Transmit>
			HAL_UART_Transmit(&huart2, (void *)str, sprintf(str, "\r\n!7SEG2: %d#\r\n\n\n",time2), 500);
 80018e2:	4b98      	ldr	r3, [pc, #608]	; (8001b44 <normalState+0x724>)
 80018e4:	681a      	ldr	r2, [r3, #0]
 80018e6:	1d3b      	adds	r3, r7, #4
 80018e8:	4997      	ldr	r1, [pc, #604]	; (8001b48 <normalState+0x728>)
 80018ea:	4618      	mov	r0, r3
 80018ec:	f003 fe82 	bl	80055f4 <siprintf>
 80018f0:	4603      	mov	r3, r0
 80018f2:	b29a      	uxth	r2, r3
 80018f4:	1d39      	adds	r1, r7, #4
 80018f6:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80018fa:	4891      	ldr	r0, [pc, #580]	; (8001b40 <normalState+0x720>)
 80018fc:	f002 ffae 	bl	800485c <HAL_UART_Transmit>

			time1--;
 8001900:	4b8d      	ldr	r3, [pc, #564]	; (8001b38 <normalState+0x718>)
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	3b01      	subs	r3, #1
 8001906:	4a8c      	ldr	r2, [pc, #560]	; (8001b38 <normalState+0x718>)
 8001908:	6013      	str	r3, [r2, #0]
			time2--;
 800190a:	4b8e      	ldr	r3, [pc, #568]	; (8001b44 <normalState+0x724>)
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	3b01      	subs	r3, #1
 8001910:	4a8c      	ldr	r2, [pc, #560]	; (8001b44 <normalState+0x724>)
 8001912:	6013      	str	r3, [r2, #0]

			setTimer(1, 100);
 8001914:	2164      	movs	r1, #100	; 0x64
 8001916:	2001      	movs	r0, #1
 8001918:	f000 fdec 	bl	80024f4 <setTimer>
		}

		if(isTimerUp(0) == 1)
 800191c:	2000      	movs	r0, #0
 800191e:	f000 fdd5 	bl	80024cc <isTimerUp>
 8001922:	4603      	mov	r3, r0
 8001924:	2b01      	cmp	r3, #1
 8001926:	d11e      	bne.n	8001966 <normalState+0x546>
		{	// Transit State
			status = RedGreen;
 8001928:	4b88      	ldr	r3, [pc, #544]	; (8001b4c <normalState+0x72c>)
 800192a:	2201      	movs	r2, #1
 800192c:	601a      	str	r2, [r3, #0]

			setTimer(0, timeGreen * 100);
 800192e:	4b88      	ldr	r3, [pc, #544]	; (8001b50 <normalState+0x730>)
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	2264      	movs	r2, #100	; 0x64
 8001934:	fb02 f303 	mul.w	r3, r2, r3
 8001938:	4619      	mov	r1, r3
 800193a:	2000      	movs	r0, #0
 800193c:	f000 fdda 	bl	80024f4 <setTimer>
			setTimer(1, 1);
 8001940:	2101      	movs	r1, #1
 8001942:	2001      	movs	r0, #1
 8001944:	f000 fdd6 	bl	80024f4 <setTimer>

			time1 = timeRed;
 8001948:	4b82      	ldr	r3, [pc, #520]	; (8001b54 <normalState+0x734>)
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	4a7a      	ldr	r2, [pc, #488]	; (8001b38 <normalState+0x718>)
 800194e:	6013      	str	r3, [r2, #0]
			time2 = timeGreen;
 8001950:	4b7f      	ldr	r3, [pc, #508]	; (8001b50 <normalState+0x730>)
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	4a7b      	ldr	r2, [pc, #492]	; (8001b44 <normalState+0x724>)
 8001956:	6013      	str	r3, [r2, #0]

			if(pedestrian_flag == Pedestrian_GREEN)
 8001958:	4b7f      	ldr	r3, [pc, #508]	; (8001b58 <normalState+0x738>)
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	2b10      	cmp	r3, #16
 800195e:	d102      	bne.n	8001966 <normalState+0x546>
				pedestrian_flag = Pedestrian_RED;
 8001960:	4b7d      	ldr	r3, [pc, #500]	; (8001b58 <normalState+0x738>)
 8001962:	220f      	movs	r2, #15
 8001964:	601a      	str	r2, [r3, #0]
		}


		if (timeYellow >= 5 && time1 <= 5)
 8001966:	4b73      	ldr	r3, [pc, #460]	; (8001b34 <normalState+0x714>)
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	2b04      	cmp	r3, #4
 800196c:	dd0a      	ble.n	8001984 <normalState+0x564>
 800196e:	4b72      	ldr	r3, [pc, #456]	; (8001b38 <normalState+0x718>)
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	2b05      	cmp	r3, #5
 8001974:	dc06      	bgt.n	8001984 <normalState+0x564>
			buzzerValue = 512 / 32 * (5 - time1);
 8001976:	4b70      	ldr	r3, [pc, #448]	; (8001b38 <normalState+0x718>)
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	f1c3 0305 	rsb	r3, r3, #5
 800197e:	011b      	lsls	r3, r3, #4
 8001980:	4a76      	ldr	r2, [pc, #472]	; (8001b5c <normalState+0x73c>)
 8001982:	6013      	str	r3, [r2, #0]

		if(timeYellow < 5)
 8001984:	4b6b      	ldr	r3, [pc, #428]	; (8001b34 <normalState+0x714>)
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	2b04      	cmp	r3, #4
 800198a:	dc09      	bgt.n	80019a0 <normalState+0x580>
			buzzerValue += 256 / 32 * (5 - time1);
 800198c:	4b6a      	ldr	r3, [pc, #424]	; (8001b38 <normalState+0x718>)
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	f1c3 0305 	rsb	r3, r3, #5
 8001994:	00da      	lsls	r2, r3, #3
 8001996:	4b71      	ldr	r3, [pc, #452]	; (8001b5c <normalState+0x73c>)
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	4413      	add	r3, r2
 800199c:	4a6f      	ldr	r2, [pc, #444]	; (8001b5c <normalState+0x73c>)
 800199e:	6013      	str	r3, [r2, #0]


		if(Is_Button_Pressed(1))
 80019a0:	2001      	movs	r0, #1
 80019a2:	f7ff f9d5 	bl	8000d50 <Is_Button_Pressed>
 80019a6:	4603      	mov	r3, r0
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	d01a      	beq.n	80019e2 <normalState+0x5c2>
		{
			status = ManRed;
 80019ac:	4b67      	ldr	r3, [pc, #412]	; (8001b4c <normalState+0x72c>)
 80019ae:	220a      	movs	r2, #10
 80019b0:	601a      	str	r2, [r3, #0]

			time1 = timeRed;
 80019b2:	4b68      	ldr	r3, [pc, #416]	; (8001b54 <normalState+0x734>)
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	4a60      	ldr	r2, [pc, #384]	; (8001b38 <normalState+0x718>)
 80019b8:	6013      	str	r3, [r2, #0]
			time2 = 2;
 80019ba:	4b62      	ldr	r3, [pc, #392]	; (8001b44 <normalState+0x724>)
 80019bc:	2202      	movs	r2, #2
 80019be:	601a      	str	r2, [r3, #0]

			clearAllLed1();
 80019c0:	f7ff f9f8 	bl	8000db4 <clearAllLed1>
			clearAllLed2();
 80019c4:	f7ff fa0a 	bl	8000ddc <clearAllLed2>

			setTimer(1, 100);
 80019c8:	2164      	movs	r1, #100	; 0x64
 80019ca:	2001      	movs	r0, #1
 80019cc:	f000 fd92 	bl	80024f4 <setTimer>
			setTimer(2, 25);
 80019d0:	2119      	movs	r1, #25
 80019d2:	2002      	movs	r0, #2
 80019d4:	f000 fd8e 	bl	80024f4 <setTimer>
			setTimer(7,500);
 80019d8:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 80019dc:	2007      	movs	r0, #7
 80019de:	f000 fd89 	bl	80024f4 <setTimer>
		}

		if(Is_Button_Pressed(0))
 80019e2:	2000      	movs	r0, #0
 80019e4:	f7ff f9b4 	bl	8000d50 <Is_Button_Pressed>
 80019e8:	4603      	mov	r3, r0
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	f000 81e4 	beq.w	8001db8 <normalState+0x998>
		{
			pedestrian_flag = Pedestrian_GREEN;
 80019f0:	4b59      	ldr	r3, [pc, #356]	; (8001b58 <normalState+0x738>)
 80019f2:	2210      	movs	r2, #16
 80019f4:	601a      	str	r2, [r3, #0]
			setTimer(3, (timeRed + timeGreen) * 100);
 80019f6:	4b57      	ldr	r3, [pc, #348]	; (8001b54 <normalState+0x734>)
 80019f8:	681a      	ldr	r2, [r3, #0]
 80019fa:	4b55      	ldr	r3, [pc, #340]	; (8001b50 <normalState+0x730>)
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	4413      	add	r3, r2
 8001a00:	2264      	movs	r2, #100	; 0x64
 8001a02:	fb02 f303 	mul.w	r3, r2, r3
 8001a06:	4619      	mov	r1, r3
 8001a08:	2003      	movs	r0, #3
 8001a0a:	f000 fd73 	bl	80024f4 <setTimer>
		}
		break;
 8001a0e:	e1d3      	b.n	8001db8 <normalState+0x998>

	case ManRed:
		if(isTimerUp(7) == 1)
 8001a10:	2007      	movs	r0, #7
 8001a12:	f000 fd5b 	bl	80024cc <isTimerUp>
 8001a16:	4603      	mov	r3, r0
 8001a18:	2b01      	cmp	r3, #1
 8001a1a:	d117      	bne.n	8001a4c <normalState+0x62c>
		{
			status = RedGreen;
 8001a1c:	4b4b      	ldr	r3, [pc, #300]	; (8001b4c <normalState+0x72c>)
 8001a1e:	2201      	movs	r2, #1
 8001a20:	601a      	str	r2, [r3, #0]

			setTimer(0, timeGreen * 100);
 8001a22:	4b4b      	ldr	r3, [pc, #300]	; (8001b50 <normalState+0x730>)
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	2264      	movs	r2, #100	; 0x64
 8001a28:	fb02 f303 	mul.w	r3, r2, r3
 8001a2c:	4619      	mov	r1, r3
 8001a2e:	2000      	movs	r0, #0
 8001a30:	f000 fd60 	bl	80024f4 <setTimer>
			setTimer(1, 1);
 8001a34:	2101      	movs	r1, #1
 8001a36:	2001      	movs	r0, #1
 8001a38:	f000 fd5c 	bl	80024f4 <setTimer>

			time1 = timeRed;
 8001a3c:	4b45      	ldr	r3, [pc, #276]	; (8001b54 <normalState+0x734>)
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	4a3d      	ldr	r2, [pc, #244]	; (8001b38 <normalState+0x718>)
 8001a42:	6013      	str	r3, [r2, #0]
			time2 = timeGreen;
 8001a44:	4b42      	ldr	r3, [pc, #264]	; (8001b50 <normalState+0x730>)
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	4a3e      	ldr	r2, [pc, #248]	; (8001b44 <normalState+0x724>)
 8001a4a:	6013      	str	r3, [r2, #0]
		}

		if(isTimerUp(2) == 1)
 8001a4c:	2002      	movs	r0, #2
 8001a4e:	f000 fd3d 	bl	80024cc <isTimerUp>
 8001a52:	4603      	mov	r3, r0
 8001a54:	2b01      	cmp	r3, #1
 8001a56:	d105      	bne.n	8001a64 <normalState+0x644>
		{
			setTimer(2, 25);
 8001a58:	2119      	movs	r1, #25
 8001a5a:	2002      	movs	r0, #2
 8001a5c:	f000 fd4a 	bl	80024f4 <setTimer>
			toggleRed();
 8001a60:	f7ff fa38 	bl	8000ed4 <toggleRed>
		}
		if(Is_Button_Pressed(2))
 8001a64:	2002      	movs	r0, #2
 8001a66:	f7ff f973 	bl	8000d50 <Is_Button_Pressed>
 8001a6a:	4603      	mov	r3, r0
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d006      	beq.n	8001a7e <normalState+0x65e>
		{
			increase();
 8001a70:	f7ff faa6 	bl	8000fc0 <increase>
			setTimer(7,500);
 8001a74:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8001a78:	2007      	movs	r0, #7
 8001a7a:	f000 fd3b 	bl	80024f4 <setTimer>
		}

		if(Is_Button_Pressed(3))
 8001a7e:	2003      	movs	r0, #3
 8001a80:	f7ff f966 	bl	8000d50 <Is_Button_Pressed>
 8001a84:	4603      	mov	r3, r0
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	d00d      	beq.n	8001aa6 <normalState+0x686>
		{
			balance(time1, timeYellow, timeGreen);
 8001a8a:	4b2b      	ldr	r3, [pc, #172]	; (8001b38 <normalState+0x718>)
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	4a29      	ldr	r2, [pc, #164]	; (8001b34 <normalState+0x714>)
 8001a90:	6811      	ldr	r1, [r2, #0]
 8001a92:	4a2f      	ldr	r2, [pc, #188]	; (8001b50 <normalState+0x730>)
 8001a94:	6812      	ldr	r2, [r2, #0]
 8001a96:	4618      	mov	r0, r3
 8001a98:	f7ff faa6 	bl	8000fe8 <balance>
			setTimer(7,500);
 8001a9c:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8001aa0:	2007      	movs	r0, #7
 8001aa2:	f000 fd27 	bl	80024f4 <setTimer>
		}

		if(Is_Button_Pressed(1))
 8001aa6:	2001      	movs	r0, #1
 8001aa8:	f7ff f952 	bl	8000d50 <Is_Button_Pressed>
 8001aac:	4603      	mov	r3, r0
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d016      	beq.n	8001ae0 <normalState+0x6c0>
		{
			status = ManAmber;
 8001ab2:	4b26      	ldr	r3, [pc, #152]	; (8001b4c <normalState+0x72c>)
 8001ab4:	220b      	movs	r2, #11
 8001ab6:	601a      	str	r2, [r3, #0]

			time1 = timeYellow;
 8001ab8:	4b1e      	ldr	r3, [pc, #120]	; (8001b34 <normalState+0x714>)
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	4a1e      	ldr	r2, [pc, #120]	; (8001b38 <normalState+0x718>)
 8001abe:	6013      	str	r3, [r2, #0]
			time2 = 3;
 8001ac0:	4b20      	ldr	r3, [pc, #128]	; (8001b44 <normalState+0x724>)
 8001ac2:	2203      	movs	r2, #3
 8001ac4:	601a      	str	r2, [r3, #0]

			clearAllLed1();
 8001ac6:	f7ff f975 	bl	8000db4 <clearAllLed1>
			clearAllLed2();
 8001aca:	f7ff f987 	bl	8000ddc <clearAllLed2>

			setTimer(2, 25);
 8001ace:	2119      	movs	r1, #25
 8001ad0:	2002      	movs	r0, #2
 8001ad2:	f000 fd0f 	bl	80024f4 <setTimer>
			setTimer(7,500);
 8001ad6:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8001ada:	2007      	movs	r0, #7
 8001adc:	f000 fd0a 	bl	80024f4 <setTimer>
		}

		if(isTimerUp(1) == 1)
 8001ae0:	2001      	movs	r0, #1
 8001ae2:	f000 fcf3 	bl	80024cc <isTimerUp>
 8001ae6:	4603      	mov	r3, r0
 8001ae8:	2b01      	cmp	r3, #1
 8001aea:	f040 8167 	bne.w	8001dbc <normalState+0x99c>
		{
			setTimer(1, 100);
 8001aee:	2164      	movs	r1, #100	; 0x64
 8001af0:	2001      	movs	r0, #1
 8001af2:	f000 fcff 	bl	80024f4 <setTimer>
			HAL_UART_Transmit(&huart2, (void *)str, sprintf(str, "\r\n!7SEG1: %d#\r\n",time1), 500);
 8001af6:	4b10      	ldr	r3, [pc, #64]	; (8001b38 <normalState+0x718>)
 8001af8:	681a      	ldr	r2, [r3, #0]
 8001afa:	1d3b      	adds	r3, r7, #4
 8001afc:	490f      	ldr	r1, [pc, #60]	; (8001b3c <normalState+0x71c>)
 8001afe:	4618      	mov	r0, r3
 8001b00:	f003 fd78 	bl	80055f4 <siprintf>
 8001b04:	4603      	mov	r3, r0
 8001b06:	b29a      	uxth	r2, r3
 8001b08:	1d39      	adds	r1, r7, #4
 8001b0a:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001b0e:	480c      	ldr	r0, [pc, #48]	; (8001b40 <normalState+0x720>)
 8001b10:	f002 fea4 	bl	800485c <HAL_UART_Transmit>
			HAL_UART_Transmit(&huart2, (void *)str, sprintf(str, "\r\n!7SEG2: %d#\r\n\n\n",time2), 500);
 8001b14:	4b0b      	ldr	r3, [pc, #44]	; (8001b44 <normalState+0x724>)
 8001b16:	681a      	ldr	r2, [r3, #0]
 8001b18:	1d3b      	adds	r3, r7, #4
 8001b1a:	490b      	ldr	r1, [pc, #44]	; (8001b48 <normalState+0x728>)
 8001b1c:	4618      	mov	r0, r3
 8001b1e:	f003 fd69 	bl	80055f4 <siprintf>
 8001b22:	4603      	mov	r3, r0
 8001b24:	b29a      	uxth	r2, r3
 8001b26:	1d39      	adds	r1, r7, #4
 8001b28:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001b2c:	4804      	ldr	r0, [pc, #16]	; (8001b40 <normalState+0x720>)
 8001b2e:	f002 fe95 	bl	800485c <HAL_UART_Transmit>
		}
		break;
 8001b32:	e143      	b.n	8001dbc <normalState+0x99c>
 8001b34:	20000028 	.word	0x20000028
 8001b38:	20000138 	.word	0x20000138
 8001b3c:	08005da4 	.word	0x08005da4
 8001b40:	200001cc 	.word	0x200001cc
 8001b44:	2000011c 	.word	0x2000011c
 8001b48:	08005db4 	.word	0x08005db4
 8001b4c:	20000118 	.word	0x20000118
 8001b50:	2000002c 	.word	0x2000002c
 8001b54:	20000024 	.word	0x20000024
 8001b58:	20000030 	.word	0x20000030
 8001b5c:	20000120 	.word	0x20000120

	case ManAmber:
		if(isTimerUp(7) == 1)
 8001b60:	2007      	movs	r0, #7
 8001b62:	f000 fcb3 	bl	80024cc <isTimerUp>
 8001b66:	4603      	mov	r3, r0
 8001b68:	2b01      	cmp	r3, #1
 8001b6a:	d117      	bne.n	8001b9c <normalState+0x77c>
		{
			status = RedGreen;
 8001b6c:	4b98      	ldr	r3, [pc, #608]	; (8001dd0 <normalState+0x9b0>)
 8001b6e:	2201      	movs	r2, #1
 8001b70:	601a      	str	r2, [r3, #0]
			setTimer(0, timeGreen * 100);
 8001b72:	4b98      	ldr	r3, [pc, #608]	; (8001dd4 <normalState+0x9b4>)
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	2264      	movs	r2, #100	; 0x64
 8001b78:	fb02 f303 	mul.w	r3, r2, r3
 8001b7c:	4619      	mov	r1, r3
 8001b7e:	2000      	movs	r0, #0
 8001b80:	f000 fcb8 	bl	80024f4 <setTimer>
			setTimer(1, 1);
 8001b84:	2101      	movs	r1, #1
 8001b86:	2001      	movs	r0, #1
 8001b88:	f000 fcb4 	bl	80024f4 <setTimer>

			time1 = timeRed;
 8001b8c:	4b92      	ldr	r3, [pc, #584]	; (8001dd8 <normalState+0x9b8>)
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	4a92      	ldr	r2, [pc, #584]	; (8001ddc <normalState+0x9bc>)
 8001b92:	6013      	str	r3, [r2, #0]
			time2 = timeGreen;
 8001b94:	4b8f      	ldr	r3, [pc, #572]	; (8001dd4 <normalState+0x9b4>)
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	4a91      	ldr	r2, [pc, #580]	; (8001de0 <normalState+0x9c0>)
 8001b9a:	6013      	str	r3, [r2, #0]
		}

		if(isTimerUp(2) == 1)
 8001b9c:	2002      	movs	r0, #2
 8001b9e:	f000 fc95 	bl	80024cc <isTimerUp>
 8001ba2:	4603      	mov	r3, r0
 8001ba4:	2b01      	cmp	r3, #1
 8001ba6:	d105      	bne.n	8001bb4 <normalState+0x794>
		{
			setTimer(2, 25);
 8001ba8:	2119      	movs	r1, #25
 8001baa:	2002      	movs	r0, #2
 8001bac:	f000 fca2 	bl	80024f4 <setTimer>
			toggleYellow();
 8001bb0:	f7ff f9a2 	bl	8000ef8 <toggleYellow>
		}

		if(Is_Button_Pressed(2))
 8001bb4:	2002      	movs	r0, #2
 8001bb6:	f7ff f8cb 	bl	8000d50 <Is_Button_Pressed>
 8001bba:	4603      	mov	r3, r0
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	d006      	beq.n	8001bce <normalState+0x7ae>
		{
			increase();
 8001bc0:	f7ff f9fe 	bl	8000fc0 <increase>
			setTimer(7,500);
 8001bc4:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8001bc8:	2007      	movs	r0, #7
 8001bca:	f000 fc93 	bl	80024f4 <setTimer>
		}

		if(Is_Button_Pressed(3))
 8001bce:	2003      	movs	r0, #3
 8001bd0:	f7ff f8be 	bl	8000d50 <Is_Button_Pressed>
 8001bd4:	4603      	mov	r3, r0
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d00d      	beq.n	8001bf6 <normalState+0x7d6>
		{
			balance(timeRed, time1, timeGreen);
 8001bda:	4b7f      	ldr	r3, [pc, #508]	; (8001dd8 <normalState+0x9b8>)
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	4a7f      	ldr	r2, [pc, #508]	; (8001ddc <normalState+0x9bc>)
 8001be0:	6811      	ldr	r1, [r2, #0]
 8001be2:	4a7c      	ldr	r2, [pc, #496]	; (8001dd4 <normalState+0x9b4>)
 8001be4:	6812      	ldr	r2, [r2, #0]
 8001be6:	4618      	mov	r0, r3
 8001be8:	f7ff f9fe 	bl	8000fe8 <balance>
			setTimer(7,500);
 8001bec:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8001bf0:	2007      	movs	r0, #7
 8001bf2:	f000 fc7f 	bl	80024f4 <setTimer>
		}

		if(Is_Button_Pressed(1))
 8001bf6:	2001      	movs	r0, #1
 8001bf8:	f7ff f8aa 	bl	8000d50 <Is_Button_Pressed>
 8001bfc:	4603      	mov	r3, r0
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d016      	beq.n	8001c30 <normalState+0x810>
		{
			status = ManGreen;
 8001c02:	4b73      	ldr	r3, [pc, #460]	; (8001dd0 <normalState+0x9b0>)
 8001c04:	220c      	movs	r2, #12
 8001c06:	601a      	str	r2, [r3, #0]

			time1 = timeGreen;
 8001c08:	4b72      	ldr	r3, [pc, #456]	; (8001dd4 <normalState+0x9b4>)
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	4a73      	ldr	r2, [pc, #460]	; (8001ddc <normalState+0x9bc>)
 8001c0e:	6013      	str	r3, [r2, #0]
			time2 = 4;
 8001c10:	4b73      	ldr	r3, [pc, #460]	; (8001de0 <normalState+0x9c0>)
 8001c12:	2204      	movs	r2, #4
 8001c14:	601a      	str	r2, [r3, #0]

			clearAllLed1();
 8001c16:	f7ff f8cd 	bl	8000db4 <clearAllLed1>
			clearAllLed2();
 8001c1a:	f7ff f8df 	bl	8000ddc <clearAllLed2>

			setTimer(2, 25);
 8001c1e:	2119      	movs	r1, #25
 8001c20:	2002      	movs	r0, #2
 8001c22:	f000 fc67 	bl	80024f4 <setTimer>
			setTimer(7,500);
 8001c26:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8001c2a:	2007      	movs	r0, #7
 8001c2c:	f000 fc62 	bl	80024f4 <setTimer>
		}

		if(isTimerUp(1) == 1)
 8001c30:	2001      	movs	r0, #1
 8001c32:	f000 fc4b 	bl	80024cc <isTimerUp>
 8001c36:	4603      	mov	r3, r0
 8001c38:	2b01      	cmp	r3, #1
 8001c3a:	f040 80c1 	bne.w	8001dc0 <normalState+0x9a0>
		{
			setTimer(1, 100);
 8001c3e:	2164      	movs	r1, #100	; 0x64
 8001c40:	2001      	movs	r0, #1
 8001c42:	f000 fc57 	bl	80024f4 <setTimer>
			HAL_UART_Transmit(&huart2, (void *)str, sprintf(str, "\r\n!7SEG1: %d#\r\n",time1), 500);
 8001c46:	4b65      	ldr	r3, [pc, #404]	; (8001ddc <normalState+0x9bc>)
 8001c48:	681a      	ldr	r2, [r3, #0]
 8001c4a:	1d3b      	adds	r3, r7, #4
 8001c4c:	4965      	ldr	r1, [pc, #404]	; (8001de4 <normalState+0x9c4>)
 8001c4e:	4618      	mov	r0, r3
 8001c50:	f003 fcd0 	bl	80055f4 <siprintf>
 8001c54:	4603      	mov	r3, r0
 8001c56:	b29a      	uxth	r2, r3
 8001c58:	1d39      	adds	r1, r7, #4
 8001c5a:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001c5e:	4862      	ldr	r0, [pc, #392]	; (8001de8 <normalState+0x9c8>)
 8001c60:	f002 fdfc 	bl	800485c <HAL_UART_Transmit>
			HAL_UART_Transmit(&huart2, (void *)str, sprintf(str, "\r\n!7SEG2: %d#\r\n\n\n",time2), 500);
 8001c64:	4b5e      	ldr	r3, [pc, #376]	; (8001de0 <normalState+0x9c0>)
 8001c66:	681a      	ldr	r2, [r3, #0]
 8001c68:	1d3b      	adds	r3, r7, #4
 8001c6a:	4960      	ldr	r1, [pc, #384]	; (8001dec <normalState+0x9cc>)
 8001c6c:	4618      	mov	r0, r3
 8001c6e:	f003 fcc1 	bl	80055f4 <siprintf>
 8001c72:	4603      	mov	r3, r0
 8001c74:	b29a      	uxth	r2, r3
 8001c76:	1d39      	adds	r1, r7, #4
 8001c78:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001c7c:	485a      	ldr	r0, [pc, #360]	; (8001de8 <normalState+0x9c8>)
 8001c7e:	f002 fded 	bl	800485c <HAL_UART_Transmit>
		}
		break;
 8001c82:	e09d      	b.n	8001dc0 <normalState+0x9a0>

	case ManGreen:
		if(isTimerUp(7) == 1)
 8001c84:	2007      	movs	r0, #7
 8001c86:	f000 fc21 	bl	80024cc <isTimerUp>
 8001c8a:	4603      	mov	r3, r0
 8001c8c:	2b01      	cmp	r3, #1
 8001c8e:	d117      	bne.n	8001cc0 <normalState+0x8a0>
		{
			status = RedGreen;
 8001c90:	4b4f      	ldr	r3, [pc, #316]	; (8001dd0 <normalState+0x9b0>)
 8001c92:	2201      	movs	r2, #1
 8001c94:	601a      	str	r2, [r3, #0]

			setTimer(0, timeGreen * 100);
 8001c96:	4b4f      	ldr	r3, [pc, #316]	; (8001dd4 <normalState+0x9b4>)
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	2264      	movs	r2, #100	; 0x64
 8001c9c:	fb02 f303 	mul.w	r3, r2, r3
 8001ca0:	4619      	mov	r1, r3
 8001ca2:	2000      	movs	r0, #0
 8001ca4:	f000 fc26 	bl	80024f4 <setTimer>
			setTimer(1, 1);
 8001ca8:	2101      	movs	r1, #1
 8001caa:	2001      	movs	r0, #1
 8001cac:	f000 fc22 	bl	80024f4 <setTimer>

			time1 = timeRed;
 8001cb0:	4b49      	ldr	r3, [pc, #292]	; (8001dd8 <normalState+0x9b8>)
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	4a49      	ldr	r2, [pc, #292]	; (8001ddc <normalState+0x9bc>)
 8001cb6:	6013      	str	r3, [r2, #0]
			time2 = timeGreen;
 8001cb8:	4b46      	ldr	r3, [pc, #280]	; (8001dd4 <normalState+0x9b4>)
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	4a48      	ldr	r2, [pc, #288]	; (8001de0 <normalState+0x9c0>)
 8001cbe:	6013      	str	r3, [r2, #0]
		}

		if(isTimerUp(2) == 1)
 8001cc0:	2002      	movs	r0, #2
 8001cc2:	f000 fc03 	bl	80024cc <isTimerUp>
 8001cc6:	4603      	mov	r3, r0
 8001cc8:	2b01      	cmp	r3, #1
 8001cca:	d105      	bne.n	8001cd8 <normalState+0x8b8>
		{
			setTimer(2, 25);
 8001ccc:	2119      	movs	r1, #25
 8001cce:	2002      	movs	r0, #2
 8001cd0:	f000 fc10 	bl	80024f4 <setTimer>
			toggleGreen();
 8001cd4:	f7ff f92a 	bl	8000f2c <toggleGreen>
		}

		if(Is_Button_Pressed(2))
 8001cd8:	2002      	movs	r0, #2
 8001cda:	f7ff f839 	bl	8000d50 <Is_Button_Pressed>
 8001cde:	4603      	mov	r3, r0
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	d006      	beq.n	8001cf2 <normalState+0x8d2>
		{
			increase();
 8001ce4:	f7ff f96c 	bl	8000fc0 <increase>
			setTimer(7,500);
 8001ce8:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8001cec:	2007      	movs	r0, #7
 8001cee:	f000 fc01 	bl	80024f4 <setTimer>
		}

		if(Is_Button_Pressed(3))
 8001cf2:	2003      	movs	r0, #3
 8001cf4:	f7ff f82c 	bl	8000d50 <Is_Button_Pressed>
 8001cf8:	4603      	mov	r3, r0
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d00d      	beq.n	8001d1a <normalState+0x8fa>
		{
			balance(timeRed, timeYellow, time1);
 8001cfe:	4b36      	ldr	r3, [pc, #216]	; (8001dd8 <normalState+0x9b8>)
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	4a3b      	ldr	r2, [pc, #236]	; (8001df0 <normalState+0x9d0>)
 8001d04:	6811      	ldr	r1, [r2, #0]
 8001d06:	4a35      	ldr	r2, [pc, #212]	; (8001ddc <normalState+0x9bc>)
 8001d08:	6812      	ldr	r2, [r2, #0]
 8001d0a:	4618      	mov	r0, r3
 8001d0c:	f7ff f96c 	bl	8000fe8 <balance>
			setTimer(7,500);
 8001d10:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8001d14:	2007      	movs	r0, #7
 8001d16:	f000 fbed 	bl	80024f4 <setTimer>
		}

		if(Is_Button_Pressed(1))
 8001d1a:	2001      	movs	r0, #1
 8001d1c:	f7ff f818 	bl	8000d50 <Is_Button_Pressed>
 8001d20:	4603      	mov	r3, r0
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d017      	beq.n	8001d56 <normalState+0x936>
		{
			status = RedGreen;
 8001d26:	4b2a      	ldr	r3, [pc, #168]	; (8001dd0 <normalState+0x9b0>)
 8001d28:	2201      	movs	r2, #1
 8001d2a:	601a      	str	r2, [r3, #0]

			setTimer(0, timeGreen * 100);
 8001d2c:	4b29      	ldr	r3, [pc, #164]	; (8001dd4 <normalState+0x9b4>)
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	2264      	movs	r2, #100	; 0x64
 8001d32:	fb02 f303 	mul.w	r3, r2, r3
 8001d36:	4619      	mov	r1, r3
 8001d38:	2000      	movs	r0, #0
 8001d3a:	f000 fbdb 	bl	80024f4 <setTimer>
			setTimer(1, 1);
 8001d3e:	2101      	movs	r1, #1
 8001d40:	2001      	movs	r0, #1
 8001d42:	f000 fbd7 	bl	80024f4 <setTimer>

			time1 = timeRed;
 8001d46:	4b24      	ldr	r3, [pc, #144]	; (8001dd8 <normalState+0x9b8>)
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	4a24      	ldr	r2, [pc, #144]	; (8001ddc <normalState+0x9bc>)
 8001d4c:	6013      	str	r3, [r2, #0]
			time2 = timeGreen;
 8001d4e:	4b21      	ldr	r3, [pc, #132]	; (8001dd4 <normalState+0x9b4>)
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	4a23      	ldr	r2, [pc, #140]	; (8001de0 <normalState+0x9c0>)
 8001d54:	6013      	str	r3, [r2, #0]
		}

		if(isTimerUp(1) == 1)
 8001d56:	2001      	movs	r0, #1
 8001d58:	f000 fbb8 	bl	80024cc <isTimerUp>
 8001d5c:	4603      	mov	r3, r0
 8001d5e:	2b01      	cmp	r3, #1
 8001d60:	d130      	bne.n	8001dc4 <normalState+0x9a4>
		{
			setTimer(1, 100);
 8001d62:	2164      	movs	r1, #100	; 0x64
 8001d64:	2001      	movs	r0, #1
 8001d66:	f000 fbc5 	bl	80024f4 <setTimer>
			HAL_UART_Transmit(&huart2, (void *)str, sprintf(str, "\r\n!7SEG1: %d#\r\n",time1), 500);
 8001d6a:	4b1c      	ldr	r3, [pc, #112]	; (8001ddc <normalState+0x9bc>)
 8001d6c:	681a      	ldr	r2, [r3, #0]
 8001d6e:	1d3b      	adds	r3, r7, #4
 8001d70:	491c      	ldr	r1, [pc, #112]	; (8001de4 <normalState+0x9c4>)
 8001d72:	4618      	mov	r0, r3
 8001d74:	f003 fc3e 	bl	80055f4 <siprintf>
 8001d78:	4603      	mov	r3, r0
 8001d7a:	b29a      	uxth	r2, r3
 8001d7c:	1d39      	adds	r1, r7, #4
 8001d7e:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001d82:	4819      	ldr	r0, [pc, #100]	; (8001de8 <normalState+0x9c8>)
 8001d84:	f002 fd6a 	bl	800485c <HAL_UART_Transmit>
			HAL_UART_Transmit(&huart2, (void *)str, sprintf(str, "\r\n!7SEG2: %d#\r\n\n\n",time2), 500);
 8001d88:	4b15      	ldr	r3, [pc, #84]	; (8001de0 <normalState+0x9c0>)
 8001d8a:	681a      	ldr	r2, [r3, #0]
 8001d8c:	1d3b      	adds	r3, r7, #4
 8001d8e:	4917      	ldr	r1, [pc, #92]	; (8001dec <normalState+0x9cc>)
 8001d90:	4618      	mov	r0, r3
 8001d92:	f003 fc2f 	bl	80055f4 <siprintf>
 8001d96:	4603      	mov	r3, r0
 8001d98:	b29a      	uxth	r2, r3
 8001d9a:	1d39      	adds	r1, r7, #4
 8001d9c:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001da0:	4811      	ldr	r0, [pc, #68]	; (8001de8 <normalState+0x9c8>)
 8001da2:	f002 fd5b 	bl	800485c <HAL_UART_Transmit>
		}
		break;
 8001da6:	e00d      	b.n	8001dc4 <normalState+0x9a4>

	default:
		break;
 8001da8:	bf00      	nop
 8001daa:	e00c      	b.n	8001dc6 <normalState+0x9a6>
		break;
 8001dac:	bf00      	nop
 8001dae:	e00a      	b.n	8001dc6 <normalState+0x9a6>
		break;
 8001db0:	bf00      	nop
 8001db2:	e008      	b.n	8001dc6 <normalState+0x9a6>
		break;
 8001db4:	bf00      	nop
 8001db6:	e006      	b.n	8001dc6 <normalState+0x9a6>
		break;
 8001db8:	bf00      	nop
 8001dba:	e004      	b.n	8001dc6 <normalState+0x9a6>
		break;
 8001dbc:	bf00      	nop
 8001dbe:	e002      	b.n	8001dc6 <normalState+0x9a6>
		break;
 8001dc0:	bf00      	nop
 8001dc2:	e000      	b.n	8001dc6 <normalState+0x9a6>
		break;
 8001dc4:	bf00      	nop
	}
}
 8001dc6:	bf00      	nop
 8001dc8:	3738      	adds	r7, #56	; 0x38
 8001dca:	46bd      	mov	sp, r7
 8001dcc:	bd80      	pop	{r7, pc}
 8001dce:	bf00      	nop
 8001dd0:	20000118 	.word	0x20000118
 8001dd4:	2000002c 	.word	0x2000002c
 8001dd8:	20000024 	.word	0x20000024
 8001ddc:	20000138 	.word	0x20000138
 8001de0:	2000011c 	.word	0x2000011c
 8001de4:	08005da4 	.word	0x08005da4
 8001de8:	200001cc 	.word	0x200001cc
 8001dec:	08005db4 	.word	0x08005db4
 8001df0:	20000028 	.word	0x20000028

08001df4 <fsm_pedestrian>:
 */

#include "global.h"

void fsm_pedestrian(void)
{
 8001df4:	b580      	push	{r7, lr}
 8001df6:	af00      	add	r7, sp, #0
	switch(pedestrian_flag)
 8001df8:	4b49      	ldr	r3, [pc, #292]	; (8001f20 <fsm_pedestrian+0x12c>)
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	2b10      	cmp	r3, #16
 8001dfe:	d023      	beq.n	8001e48 <fsm_pedestrian+0x54>
 8001e00:	2b10      	cmp	r3, #16
 8001e02:	f300 8088 	bgt.w	8001f16 <fsm_pedestrian+0x122>
 8001e06:	2b0e      	cmp	r3, #14
 8001e08:	d002      	beq.n	8001e10 <fsm_pedestrian+0x1c>
 8001e0a:	2b0f      	cmp	r3, #15
 8001e0c:	d006      	beq.n	8001e1c <fsm_pedestrian+0x28>
					buzzer(0);
			}
			break;

		default:
			break;
 8001e0e:	e082      	b.n	8001f16 <fsm_pedestrian+0x122>
			buzzer(0);
 8001e10:	2000      	movs	r0, #0
 8001e12:	f7fe ffbf 	bl	8000d94 <buzzer>
			clearPedestrian();
 8001e16:	f7ff f897 	bl	8000f48 <clearPedestrian>
			break;
 8001e1a:	e07f      	b.n	8001f1c <fsm_pedestrian+0x128>
			buzzer(0);
 8001e1c:	2000      	movs	r0, #0
 8001e1e:	f7fe ffb9 	bl	8000d94 <buzzer>
			frequency = -1;
 8001e22:	4b40      	ldr	r3, [pc, #256]	; (8001f24 <fsm_pedestrian+0x130>)
 8001e24:	f04f 32ff 	mov.w	r2, #4294967295
 8001e28:	601a      	str	r2, [r3, #0]
			frequency1 = 0;
 8001e2a:	4b3f      	ldr	r3, [pc, #252]	; (8001f28 <fsm_pedestrian+0x134>)
 8001e2c:	2200      	movs	r2, #0
 8001e2e:	601a      	str	r2, [r3, #0]
			if(isTimerUp(3) == 1)
 8001e30:	2003      	movs	r0, #3
 8001e32:	f000 fb4b 	bl	80024cc <isTimerUp>
 8001e36:	4603      	mov	r3, r0
 8001e38:	2b01      	cmp	r3, #1
 8001e3a:	d102      	bne.n	8001e42 <fsm_pedestrian+0x4e>
				pedestrian_flag = Pedestrian_INIT;
 8001e3c:	4b38      	ldr	r3, [pc, #224]	; (8001f20 <fsm_pedestrian+0x12c>)
 8001e3e:	220e      	movs	r2, #14
 8001e40:	601a      	str	r2, [r3, #0]
			displayPedestrianRed();
 8001e42:	f7ff f895 	bl	8000f70 <displayPedestrianRed>
			break;
 8001e46:	e069      	b.n	8001f1c <fsm_pedestrian+0x128>
			if(isTimerUp(3) == 1)
 8001e48:	2003      	movs	r0, #3
 8001e4a:	f000 fb3f 	bl	80024cc <isTimerUp>
 8001e4e:	4603      	mov	r3, r0
 8001e50:	2b01      	cmp	r3, #1
 8001e52:	d102      	bne.n	8001e5a <fsm_pedestrian+0x66>
				pedestrian_flag = Pedestrian_INIT;
 8001e54:	4b32      	ldr	r3, [pc, #200]	; (8001f20 <fsm_pedestrian+0x12c>)
 8001e56:	220e      	movs	r2, #14
 8001e58:	601a      	str	r2, [r3, #0]
			displayPedestrianGreen();
 8001e5a:	f7ff f89d 	bl	8000f98 <displayPedestrianGreen>
			if(isTimerUp(4) == 1)
 8001e5e:	2004      	movs	r0, #4
 8001e60:	f000 fb34 	bl	80024cc <isTimerUp>
 8001e64:	4603      	mov	r3, r0
 8001e66:	2b01      	cmp	r3, #1
 8001e68:	d118      	bne.n	8001e9c <fsm_pedestrian+0xa8>
				frequency1 = 1;
 8001e6a:	4b2f      	ldr	r3, [pc, #188]	; (8001f28 <fsm_pedestrian+0x134>)
 8001e6c:	2201      	movs	r2, #1
 8001e6e:	601a      	str	r2, [r3, #0]
				frequency += 1;
 8001e70:	4b2c      	ldr	r3, [pc, #176]	; (8001f24 <fsm_pedestrian+0x130>)
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	3301      	adds	r3, #1
 8001e76:	4a2b      	ldr	r2, [pc, #172]	; (8001f24 <fsm_pedestrian+0x130>)
 8001e78:	6013      	str	r3, [r2, #0]
				setTimer(4, 50);
 8001e7a:	2132      	movs	r1, #50	; 0x32
 8001e7c:	2004      	movs	r0, #4
 8001e7e:	f000 fb39 	bl	80024f4 <setTimer>
				setTimer(5, freq[frequency]);
 8001e82:	4b28      	ldr	r3, [pc, #160]	; (8001f24 <fsm_pedestrian+0x130>)
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	4a29      	ldr	r2, [pc, #164]	; (8001f2c <fsm_pedestrian+0x138>)
 8001e88:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e8c:	4619      	mov	r1, r3
 8001e8e:	2005      	movs	r0, #5
 8001e90:	f000 fb30 	bl	80024f4 <setTimer>
				setTimer(6, 5);
 8001e94:	2105      	movs	r1, #5
 8001e96:	2006      	movs	r0, #6
 8001e98:	f000 fb2c 	bl	80024f4 <setTimer>
			if(frequency1 == 1)
 8001e9c:	4b22      	ldr	r3, [pc, #136]	; (8001f28 <fsm_pedestrian+0x134>)
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	2b01      	cmp	r3, #1
 8001ea2:	d11d      	bne.n	8001ee0 <fsm_pedestrian+0xec>
				if(isTimerUp(6) == 1)
 8001ea4:	2006      	movs	r0, #6
 8001ea6:	f000 fb11 	bl	80024cc <isTimerUp>
 8001eaa:	4603      	mov	r3, r0
 8001eac:	2b01      	cmp	r3, #1
 8001eae:	d111      	bne.n	8001ed4 <fsm_pedestrian+0xe0>
					buzzer(0);
 8001eb0:	2000      	movs	r0, #0
 8001eb2:	f7fe ff6f 	bl	8000d94 <buzzer>
					setTimer(5, freq[frequency]);
 8001eb6:	4b1b      	ldr	r3, [pc, #108]	; (8001f24 <fsm_pedestrian+0x130>)
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	4a1c      	ldr	r2, [pc, #112]	; (8001f2c <fsm_pedestrian+0x138>)
 8001ebc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ec0:	4619      	mov	r1, r3
 8001ec2:	2005      	movs	r0, #5
 8001ec4:	f000 fb16 	bl	80024f4 <setTimer>
					frequency1++;
 8001ec8:	4b17      	ldr	r3, [pc, #92]	; (8001f28 <fsm_pedestrian+0x134>)
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	3301      	adds	r3, #1
 8001ece:	4a16      	ldr	r2, [pc, #88]	; (8001f28 <fsm_pedestrian+0x134>)
 8001ed0:	6013      	str	r3, [r2, #0]
			break;
 8001ed2:	e022      	b.n	8001f1a <fsm_pedestrian+0x126>
					buzzer(buzzerValue);
 8001ed4:	4b16      	ldr	r3, [pc, #88]	; (8001f30 <fsm_pedestrian+0x13c>)
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	4618      	mov	r0, r3
 8001eda:	f7fe ff5b 	bl	8000d94 <buzzer>
			break;
 8001ede:	e01c      	b.n	8001f1a <fsm_pedestrian+0x126>
			else if(frequency1 == 2)
 8001ee0:	4b11      	ldr	r3, [pc, #68]	; (8001f28 <fsm_pedestrian+0x134>)
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	2b02      	cmp	r3, #2
 8001ee6:	d118      	bne.n	8001f1a <fsm_pedestrian+0x126>
				if(isTimerUp(5) == 1)
 8001ee8:	2005      	movs	r0, #5
 8001eea:	f000 faef 	bl	80024cc <isTimerUp>
 8001eee:	4603      	mov	r3, r0
 8001ef0:	2b01      	cmp	r3, #1
 8001ef2:	d10c      	bne.n	8001f0e <fsm_pedestrian+0x11a>
					buzzer(buzzerValue);
 8001ef4:	4b0e      	ldr	r3, [pc, #56]	; (8001f30 <fsm_pedestrian+0x13c>)
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	4618      	mov	r0, r3
 8001efa:	f7fe ff4b 	bl	8000d94 <buzzer>
					setTimer(6, 5);
 8001efe:	2105      	movs	r1, #5
 8001f00:	2006      	movs	r0, #6
 8001f02:	f000 faf7 	bl	80024f4 <setTimer>
					frequency1 = 1;
 8001f06:	4b08      	ldr	r3, [pc, #32]	; (8001f28 <fsm_pedestrian+0x134>)
 8001f08:	2201      	movs	r2, #1
 8001f0a:	601a      	str	r2, [r3, #0]
			break;
 8001f0c:	e005      	b.n	8001f1a <fsm_pedestrian+0x126>
					buzzer(0);
 8001f0e:	2000      	movs	r0, #0
 8001f10:	f7fe ff40 	bl	8000d94 <buzzer>
			break;
 8001f14:	e001      	b.n	8001f1a <fsm_pedestrian+0x126>
			break;
 8001f16:	bf00      	nop
 8001f18:	e000      	b.n	8001f1c <fsm_pedestrian+0x128>
			break;
 8001f1a:	bf00      	nop
	}
}
 8001f1c:	bf00      	nop
 8001f1e:	bd80      	pop	{r7, pc}
 8001f20:	20000030 	.word	0x20000030
 8001f24:	20000034 	.word	0x20000034
 8001f28:	20000124 	.word	0x20000124
 8001f2c:	20000038 	.word	0x20000038
 8001f30:	20000120 	.word	0x20000120

08001f34 <HAL_TIM_PeriodElapsedCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001f34:	b580      	push	{r7, lr}
 8001f36:	b082      	sub	sp, #8
 8001f38:	af00      	add	r7, sp, #0
 8001f3a:	6078      	str	r0, [r7, #4]
	timerRun();
 8001f3c:	f000 faf2 	bl	8002524 <timerRun>
	SCH_Update();
 8001f40:	f000 fa7c 	bl	800243c <SCH_Update>
	Button_Reading();
 8001f44:	f7fe fe6e 	bl	8000c24 <Button_Reading>
}
 8001f48:	bf00      	nop
 8001f4a:	3708      	adds	r7, #8
 8001f4c:	46bd      	mov	sp, r7
 8001f4e:	bd80      	pop	{r7, pc}

08001f50 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001f50:	b580      	push	{r7, lr}
 8001f52:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001f54:	f000 fcb4 	bl	80028c0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001f58:	f000 f824 	bl	8001fa4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001f5c:	f000 f950 	bl	8002200 <MX_GPIO_Init>
  MX_TIM3_Init();
 8001f60:	f000 f8ae 	bl	80020c0 <MX_TIM3_Init>
  MX_TIM2_Init();
 8001f64:	f000 f860 	bl	8002028 <MX_TIM2_Init>
  MX_USART2_UART_Init();
 8001f68:	f000 f920 	bl	80021ac <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

 HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8001f6c:	2100      	movs	r1, #0
 8001f6e:	4809      	ldr	r0, [pc, #36]	; (8001f94 <main+0x44>)
 8001f70:	f001 fdb8 	bl	8003ae4 <HAL_TIM_PWM_Start>
 HAL_TIM_Base_Start_IT(&htim2);
 8001f74:	4808      	ldr	r0, [pc, #32]	; (8001f98 <main+0x48>)
 8001f76:	f001 fd0b 	bl	8003990 <HAL_TIM_Base_Start_IT>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

// SCH_Add_Task(timerRun, 0, 1);
 SCH_Add_Task(normalState, 1, 1);
 8001f7a:	2201      	movs	r2, #1
 8001f7c:	2101      	movs	r1, #1
 8001f7e:	4807      	ldr	r0, [pc, #28]	; (8001f9c <main+0x4c>)
 8001f80:	f000 fa3e 	bl	8002400 <SCH_Add_Task>
 SCH_Add_Task(fsm_pedestrian, 1, 1);
 8001f84:	2201      	movs	r2, #1
 8001f86:	2101      	movs	r1, #1
 8001f88:	4805      	ldr	r0, [pc, #20]	; (8001fa0 <main+0x50>)
 8001f8a:	f000 fa39 	bl	8002400 <SCH_Add_Task>

  while (1)
  {
    /* USER CODE END WHILE */
	  SCH_Dispatch_Tasks();
 8001f8e:	f000 fa71 	bl	8002474 <SCH_Dispatch_Tasks>
 8001f92:	e7fc      	b.n	8001f8e <main+0x3e>
 8001f94:	2000013c 	.word	0x2000013c
 8001f98:	20000184 	.word	0x20000184
 8001f9c:	08001421 	.word	0x08001421
 8001fa0:	08001df5 	.word	0x08001df5

08001fa4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001fa4:	b580      	push	{r7, lr}
 8001fa6:	b090      	sub	sp, #64	; 0x40
 8001fa8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001faa:	f107 0318 	add.w	r3, r7, #24
 8001fae:	2228      	movs	r2, #40	; 0x28
 8001fb0:	2100      	movs	r1, #0
 8001fb2:	4618      	mov	r0, r3
 8001fb4:	f003 fa60 	bl	8005478 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001fb8:	1d3b      	adds	r3, r7, #4
 8001fba:	2200      	movs	r2, #0
 8001fbc:	601a      	str	r2, [r3, #0]
 8001fbe:	605a      	str	r2, [r3, #4]
 8001fc0:	609a      	str	r2, [r3, #8]
 8001fc2:	60da      	str	r2, [r3, #12]
 8001fc4:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001fc6:	2302      	movs	r3, #2
 8001fc8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001fca:	2301      	movs	r3, #1
 8001fcc:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001fce:	2310      	movs	r3, #16
 8001fd0:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001fd2:	2302      	movs	r3, #2
 8001fd4:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8001fd6:	2300      	movs	r3, #0
 8001fd8:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8001fda:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 8001fde:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001fe0:	f107 0318 	add.w	r3, r7, #24
 8001fe4:	4618      	mov	r0, r3
 8001fe6:	f001 f875 	bl	80030d4 <HAL_RCC_OscConfig>
 8001fea:	4603      	mov	r3, r0
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	d001      	beq.n	8001ff4 <SystemClock_Config+0x50>
  {
    Error_Handler();
 8001ff0:	f000 f974 	bl	80022dc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001ff4:	230f      	movs	r3, #15
 8001ff6:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001ff8:	2302      	movs	r3, #2
 8001ffa:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001ffc:	2300      	movs	r3, #0
 8001ffe:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002000:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002004:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002006:	2300      	movs	r3, #0
 8002008:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800200a:	1d3b      	adds	r3, r7, #4
 800200c:	2102      	movs	r1, #2
 800200e:	4618      	mov	r0, r3
 8002010:	f001 fae0 	bl	80035d4 <HAL_RCC_ClockConfig>
 8002014:	4603      	mov	r3, r0
 8002016:	2b00      	cmp	r3, #0
 8002018:	d001      	beq.n	800201e <SystemClock_Config+0x7a>
  {
    Error_Handler();
 800201a:	f000 f95f 	bl	80022dc <Error_Handler>
  }
}
 800201e:	bf00      	nop
 8002020:	3740      	adds	r7, #64	; 0x40
 8002022:	46bd      	mov	sp, r7
 8002024:	bd80      	pop	{r7, pc}
	...

08002028 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002028:	b580      	push	{r7, lr}
 800202a:	b086      	sub	sp, #24
 800202c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800202e:	f107 0308 	add.w	r3, r7, #8
 8002032:	2200      	movs	r2, #0
 8002034:	601a      	str	r2, [r3, #0]
 8002036:	605a      	str	r2, [r3, #4]
 8002038:	609a      	str	r2, [r3, #8]
 800203a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800203c:	463b      	mov	r3, r7
 800203e:	2200      	movs	r2, #0
 8002040:	601a      	str	r2, [r3, #0]
 8002042:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002044:	4b1d      	ldr	r3, [pc, #116]	; (80020bc <MX_TIM2_Init+0x94>)
 8002046:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800204a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 6399;
 800204c:	4b1b      	ldr	r3, [pc, #108]	; (80020bc <MX_TIM2_Init+0x94>)
 800204e:	f641 02ff 	movw	r2, #6399	; 0x18ff
 8002052:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002054:	4b19      	ldr	r3, [pc, #100]	; (80020bc <MX_TIM2_Init+0x94>)
 8002056:	2200      	movs	r2, #0
 8002058:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 99;
 800205a:	4b18      	ldr	r3, [pc, #96]	; (80020bc <MX_TIM2_Init+0x94>)
 800205c:	2263      	movs	r2, #99	; 0x63
 800205e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002060:	4b16      	ldr	r3, [pc, #88]	; (80020bc <MX_TIM2_Init+0x94>)
 8002062:	2200      	movs	r2, #0
 8002064:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002066:	4b15      	ldr	r3, [pc, #84]	; (80020bc <MX_TIM2_Init+0x94>)
 8002068:	2200      	movs	r2, #0
 800206a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800206c:	4813      	ldr	r0, [pc, #76]	; (80020bc <MX_TIM2_Init+0x94>)
 800206e:	f001 fc3f 	bl	80038f0 <HAL_TIM_Base_Init>
 8002072:	4603      	mov	r3, r0
 8002074:	2b00      	cmp	r3, #0
 8002076:	d001      	beq.n	800207c <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8002078:	f000 f930 	bl	80022dc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800207c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002080:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002082:	f107 0308 	add.w	r3, r7, #8
 8002086:	4619      	mov	r1, r3
 8002088:	480c      	ldr	r0, [pc, #48]	; (80020bc <MX_TIM2_Init+0x94>)
 800208a:	f001 ff97 	bl	8003fbc <HAL_TIM_ConfigClockSource>
 800208e:	4603      	mov	r3, r0
 8002090:	2b00      	cmp	r3, #0
 8002092:	d001      	beq.n	8002098 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8002094:	f000 f922 	bl	80022dc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002098:	2300      	movs	r3, #0
 800209a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800209c:	2300      	movs	r3, #0
 800209e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80020a0:	463b      	mov	r3, r7
 80020a2:	4619      	mov	r1, r3
 80020a4:	4805      	ldr	r0, [pc, #20]	; (80020bc <MX_TIM2_Init+0x94>)
 80020a6:	f002 fb19 	bl	80046dc <HAL_TIMEx_MasterConfigSynchronization>
 80020aa:	4603      	mov	r3, r0
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	d001      	beq.n	80020b4 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80020b0:	f000 f914 	bl	80022dc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80020b4:	bf00      	nop
 80020b6:	3718      	adds	r7, #24
 80020b8:	46bd      	mov	sp, r7
 80020ba:	bd80      	pop	{r7, pc}
 80020bc:	20000184 	.word	0x20000184

080020c0 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80020c0:	b580      	push	{r7, lr}
 80020c2:	b08e      	sub	sp, #56	; 0x38
 80020c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80020c6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80020ca:	2200      	movs	r2, #0
 80020cc:	601a      	str	r2, [r3, #0]
 80020ce:	605a      	str	r2, [r3, #4]
 80020d0:	609a      	str	r2, [r3, #8]
 80020d2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80020d4:	f107 0320 	add.w	r3, r7, #32
 80020d8:	2200      	movs	r2, #0
 80020da:	601a      	str	r2, [r3, #0]
 80020dc:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80020de:	1d3b      	adds	r3, r7, #4
 80020e0:	2200      	movs	r2, #0
 80020e2:	601a      	str	r2, [r3, #0]
 80020e4:	605a      	str	r2, [r3, #4]
 80020e6:	609a      	str	r2, [r3, #8]
 80020e8:	60da      	str	r2, [r3, #12]
 80020ea:	611a      	str	r2, [r3, #16]
 80020ec:	615a      	str	r2, [r3, #20]
 80020ee:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80020f0:	4b2c      	ldr	r3, [pc, #176]	; (80021a4 <MX_TIM3_Init+0xe4>)
 80020f2:	4a2d      	ldr	r2, [pc, #180]	; (80021a8 <MX_TIM3_Init+0xe8>)
 80020f4:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 63;
 80020f6:	4b2b      	ldr	r3, [pc, #172]	; (80021a4 <MX_TIM3_Init+0xe4>)
 80020f8:	223f      	movs	r2, #63	; 0x3f
 80020fa:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80020fc:	4b29      	ldr	r3, [pc, #164]	; (80021a4 <MX_TIM3_Init+0xe4>)
 80020fe:	2200      	movs	r2, #0
 8002100:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 999;
 8002102:	4b28      	ldr	r3, [pc, #160]	; (80021a4 <MX_TIM3_Init+0xe4>)
 8002104:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002108:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800210a:	4b26      	ldr	r3, [pc, #152]	; (80021a4 <MX_TIM3_Init+0xe4>)
 800210c:	2200      	movs	r2, #0
 800210e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002110:	4b24      	ldr	r3, [pc, #144]	; (80021a4 <MX_TIM3_Init+0xe4>)
 8002112:	2200      	movs	r2, #0
 8002114:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002116:	4823      	ldr	r0, [pc, #140]	; (80021a4 <MX_TIM3_Init+0xe4>)
 8002118:	f001 fbea 	bl	80038f0 <HAL_TIM_Base_Init>
 800211c:	4603      	mov	r3, r0
 800211e:	2b00      	cmp	r3, #0
 8002120:	d001      	beq.n	8002126 <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8002122:	f000 f8db 	bl	80022dc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002126:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800212a:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800212c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002130:	4619      	mov	r1, r3
 8002132:	481c      	ldr	r0, [pc, #112]	; (80021a4 <MX_TIM3_Init+0xe4>)
 8002134:	f001 ff42 	bl	8003fbc <HAL_TIM_ConfigClockSource>
 8002138:	4603      	mov	r3, r0
 800213a:	2b00      	cmp	r3, #0
 800213c:	d001      	beq.n	8002142 <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 800213e:	f000 f8cd 	bl	80022dc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8002142:	4818      	ldr	r0, [pc, #96]	; (80021a4 <MX_TIM3_Init+0xe4>)
 8002144:	f001 fc76 	bl	8003a34 <HAL_TIM_PWM_Init>
 8002148:	4603      	mov	r3, r0
 800214a:	2b00      	cmp	r3, #0
 800214c:	d001      	beq.n	8002152 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 800214e:	f000 f8c5 	bl	80022dc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002152:	2300      	movs	r3, #0
 8002154:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002156:	2300      	movs	r3, #0
 8002158:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800215a:	f107 0320 	add.w	r3, r7, #32
 800215e:	4619      	mov	r1, r3
 8002160:	4810      	ldr	r0, [pc, #64]	; (80021a4 <MX_TIM3_Init+0xe4>)
 8002162:	f002 fabb 	bl	80046dc <HAL_TIMEx_MasterConfigSynchronization>
 8002166:	4603      	mov	r3, r0
 8002168:	2b00      	cmp	r3, #0
 800216a:	d001      	beq.n	8002170 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 800216c:	f000 f8b6 	bl	80022dc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002170:	2360      	movs	r3, #96	; 0x60
 8002172:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002174:	2300      	movs	r3, #0
 8002176:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002178:	2300      	movs	r3, #0
 800217a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800217c:	2300      	movs	r3, #0
 800217e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002180:	1d3b      	adds	r3, r7, #4
 8002182:	2200      	movs	r2, #0
 8002184:	4619      	mov	r1, r3
 8002186:	4807      	ldr	r0, [pc, #28]	; (80021a4 <MX_TIM3_Init+0xe4>)
 8002188:	f001 fe56 	bl	8003e38 <HAL_TIM_PWM_ConfigChannel>
 800218c:	4603      	mov	r3, r0
 800218e:	2b00      	cmp	r3, #0
 8002190:	d001      	beq.n	8002196 <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 8002192:	f000 f8a3 	bl	80022dc <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8002196:	4803      	ldr	r0, [pc, #12]	; (80021a4 <MX_TIM3_Init+0xe4>)
 8002198:	f000 fa66 	bl	8002668 <HAL_TIM_MspPostInit>

}
 800219c:	bf00      	nop
 800219e:	3738      	adds	r7, #56	; 0x38
 80021a0:	46bd      	mov	sp, r7
 80021a2:	bd80      	pop	{r7, pc}
 80021a4:	2000013c 	.word	0x2000013c
 80021a8:	40000400 	.word	0x40000400

080021ac <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80021ac:	b580      	push	{r7, lr}
 80021ae:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80021b0:	4b11      	ldr	r3, [pc, #68]	; (80021f8 <MX_USART2_UART_Init+0x4c>)
 80021b2:	4a12      	ldr	r2, [pc, #72]	; (80021fc <MX_USART2_UART_Init+0x50>)
 80021b4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 80021b6:	4b10      	ldr	r3, [pc, #64]	; (80021f8 <MX_USART2_UART_Init+0x4c>)
 80021b8:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80021bc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80021be:	4b0e      	ldr	r3, [pc, #56]	; (80021f8 <MX_USART2_UART_Init+0x4c>)
 80021c0:	2200      	movs	r2, #0
 80021c2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80021c4:	4b0c      	ldr	r3, [pc, #48]	; (80021f8 <MX_USART2_UART_Init+0x4c>)
 80021c6:	2200      	movs	r2, #0
 80021c8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80021ca:	4b0b      	ldr	r3, [pc, #44]	; (80021f8 <MX_USART2_UART_Init+0x4c>)
 80021cc:	2200      	movs	r2, #0
 80021ce:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80021d0:	4b09      	ldr	r3, [pc, #36]	; (80021f8 <MX_USART2_UART_Init+0x4c>)
 80021d2:	220c      	movs	r2, #12
 80021d4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80021d6:	4b08      	ldr	r3, [pc, #32]	; (80021f8 <MX_USART2_UART_Init+0x4c>)
 80021d8:	2200      	movs	r2, #0
 80021da:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80021dc:	4b06      	ldr	r3, [pc, #24]	; (80021f8 <MX_USART2_UART_Init+0x4c>)
 80021de:	2200      	movs	r2, #0
 80021e0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80021e2:	4805      	ldr	r0, [pc, #20]	; (80021f8 <MX_USART2_UART_Init+0x4c>)
 80021e4:	f002 faea 	bl	80047bc <HAL_UART_Init>
 80021e8:	4603      	mov	r3, r0
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d001      	beq.n	80021f2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80021ee:	f000 f875 	bl	80022dc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80021f2:	bf00      	nop
 80021f4:	bd80      	pop	{r7, pc}
 80021f6:	bf00      	nop
 80021f8:	200001cc 	.word	0x200001cc
 80021fc:	40004400 	.word	0x40004400

08002200 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002200:	b580      	push	{r7, lr}
 8002202:	b086      	sub	sp, #24
 8002204:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002206:	f107 0308 	add.w	r3, r7, #8
 800220a:	2200      	movs	r2, #0
 800220c:	601a      	str	r2, [r3, #0]
 800220e:	605a      	str	r2, [r3, #4]
 8002210:	609a      	str	r2, [r3, #8]
 8002212:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002214:	4b2e      	ldr	r3, [pc, #184]	; (80022d0 <MX_GPIO_Init+0xd0>)
 8002216:	699b      	ldr	r3, [r3, #24]
 8002218:	4a2d      	ldr	r2, [pc, #180]	; (80022d0 <MX_GPIO_Init+0xd0>)
 800221a:	f043 0304 	orr.w	r3, r3, #4
 800221e:	6193      	str	r3, [r2, #24]
 8002220:	4b2b      	ldr	r3, [pc, #172]	; (80022d0 <MX_GPIO_Init+0xd0>)
 8002222:	699b      	ldr	r3, [r3, #24]
 8002224:	f003 0304 	and.w	r3, r3, #4
 8002228:	607b      	str	r3, [r7, #4]
 800222a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800222c:	4b28      	ldr	r3, [pc, #160]	; (80022d0 <MX_GPIO_Init+0xd0>)
 800222e:	699b      	ldr	r3, [r3, #24]
 8002230:	4a27      	ldr	r2, [pc, #156]	; (80022d0 <MX_GPIO_Init+0xd0>)
 8002232:	f043 0308 	orr.w	r3, r3, #8
 8002236:	6193      	str	r3, [r2, #24]
 8002238:	4b25      	ldr	r3, [pc, #148]	; (80022d0 <MX_GPIO_Init+0xd0>)
 800223a:	699b      	ldr	r3, [r3, #24]
 800223c:	f003 0308 	and.w	r3, r3, #8
 8002240:	603b      	str	r3, [r7, #0]
 8002242:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, D6_Pin|D3_Pin|D5_Pin|D4_Pin, GPIO_PIN_RESET);
 8002244:	2200      	movs	r2, #0
 8002246:	f44f 6187 	mov.w	r1, #1080	; 0x438
 800224a:	4822      	ldr	r0, [pc, #136]	; (80022d4 <MX_GPIO_Init+0xd4>)
 800224c:	f000 fef5 	bl	800303a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, D7_Pin|D2_Pin, GPIO_PIN_RESET);
 8002250:	2200      	movs	r2, #0
 8002252:	f44f 61a0 	mov.w	r1, #1280	; 0x500
 8002256:	4820      	ldr	r0, [pc, #128]	; (80022d8 <MX_GPIO_Init+0xd8>)
 8002258:	f000 feef 	bl	800303a <HAL_GPIO_WritePin>

  /*Configure GPIO pins : A0_Pin A1_Pin A2_Pin */
  GPIO_InitStruct.Pin = A0_Pin|A1_Pin|A2_Pin;
 800225c:	2313      	movs	r3, #19
 800225e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002260:	2300      	movs	r3, #0
 8002262:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002264:	2300      	movs	r3, #0
 8002266:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002268:	f107 0308 	add.w	r3, r7, #8
 800226c:	4619      	mov	r1, r3
 800226e:	481a      	ldr	r0, [pc, #104]	; (80022d8 <MX_GPIO_Init+0xd8>)
 8002270:	f000 fd48 	bl	8002d04 <HAL_GPIO_Init>

  /*Configure GPIO pin : A3_Pin */
  GPIO_InitStruct.Pin = A3_Pin;
 8002274:	2301      	movs	r3, #1
 8002276:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002278:	2300      	movs	r3, #0
 800227a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800227c:	2300      	movs	r3, #0
 800227e:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(A3_GPIO_Port, &GPIO_InitStruct);
 8002280:	f107 0308 	add.w	r3, r7, #8
 8002284:	4619      	mov	r1, r3
 8002286:	4813      	ldr	r0, [pc, #76]	; (80022d4 <MX_GPIO_Init+0xd4>)
 8002288:	f000 fd3c 	bl	8002d04 <HAL_GPIO_Init>

  /*Configure GPIO pins : D6_Pin D3_Pin D5_Pin D4_Pin */
  GPIO_InitStruct.Pin = D6_Pin|D3_Pin|D5_Pin|D4_Pin;
 800228c:	f44f 6387 	mov.w	r3, #1080	; 0x438
 8002290:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002292:	2301      	movs	r3, #1
 8002294:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002296:	2300      	movs	r3, #0
 8002298:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800229a:	2302      	movs	r3, #2
 800229c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800229e:	f107 0308 	add.w	r3, r7, #8
 80022a2:	4619      	mov	r1, r3
 80022a4:	480b      	ldr	r0, [pc, #44]	; (80022d4 <MX_GPIO_Init+0xd4>)
 80022a6:	f000 fd2d 	bl	8002d04 <HAL_GPIO_Init>

  /*Configure GPIO pins : D7_Pin D2_Pin */
  GPIO_InitStruct.Pin = D7_Pin|D2_Pin;
 80022aa:	f44f 63a0 	mov.w	r3, #1280	; 0x500
 80022ae:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80022b0:	2301      	movs	r3, #1
 80022b2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022b4:	2300      	movs	r3, #0
 80022b6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022b8:	2302      	movs	r3, #2
 80022ba:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022bc:	f107 0308 	add.w	r3, r7, #8
 80022c0:	4619      	mov	r1, r3
 80022c2:	4805      	ldr	r0, [pc, #20]	; (80022d8 <MX_GPIO_Init+0xd8>)
 80022c4:	f000 fd1e 	bl	8002d04 <HAL_GPIO_Init>

}
 80022c8:	bf00      	nop
 80022ca:	3718      	adds	r7, #24
 80022cc:	46bd      	mov	sp, r7
 80022ce:	bd80      	pop	{r7, pc}
 80022d0:	40021000 	.word	0x40021000
 80022d4:	40010c00 	.word	0x40010c00
 80022d8:	40010800 	.word	0x40010800

080022dc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80022dc:	b480      	push	{r7}
 80022de:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80022e0:	b672      	cpsid	i
}
 80022e2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80022e4:	e7fe      	b.n	80022e4 <Error_Handler+0x8>
	...

080022e8 <AddNode>:
{
	head = NULL;
}

void AddNode(sTask NewTask)
{
 80022e8:	b590      	push	{r4, r7, lr}
 80022ea:	b087      	sub	sp, #28
 80022ec:	af00      	add	r7, sp, #0
 80022ee:	463c      	mov	r4, r7
 80022f0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	struct Node* NewNode = (struct Node*)malloc(sizeof(struct Node));
 80022f4:	2014      	movs	r0, #20
 80022f6:	f003 f8af 	bl	8005458 <malloc>
 80022fa:	4603      	mov	r3, r0
 80022fc:	613b      	str	r3, [r7, #16]
	NewNode -> data.pTask = NewTask.pTask;
 80022fe:	683a      	ldr	r2, [r7, #0]
 8002300:	693b      	ldr	r3, [r7, #16]
 8002302:	601a      	str	r2, [r3, #0]
	NewNode -> data.Delay = NewTask.Delay;
 8002304:	687a      	ldr	r2, [r7, #4]
 8002306:	693b      	ldr	r3, [r7, #16]
 8002308:	605a      	str	r2, [r3, #4]
	NewNode -> data.Period = NewTask.Period;
 800230a:	68ba      	ldr	r2, [r7, #8]
 800230c:	693b      	ldr	r3, [r7, #16]
 800230e:	609a      	str	r2, [r3, #8]
	NewNode -> data.RunMe = NewTask.RunMe;
 8002310:	7b3a      	ldrb	r2, [r7, #12]
 8002312:	693b      	ldr	r3, [r7, #16]
 8002314:	731a      	strb	r2, [r3, #12]
	NewNode -> next = NULL;
 8002316:	693b      	ldr	r3, [r7, #16]
 8002318:	2200      	movs	r2, #0
 800231a:	611a      	str	r2, [r3, #16]

	// List is empty, just addNode
	if(head == NULL)
 800231c:	4b2b      	ldr	r3, [pc, #172]	; (80023cc <AddNode+0xe4>)
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	2b00      	cmp	r3, #0
 8002322:	d103      	bne.n	800232c <AddNode+0x44>
	{
		head = NewNode;
 8002324:	4a29      	ldr	r2, [pc, #164]	; (80023cc <AddNode+0xe4>)
 8002326:	693b      	ldr	r3, [r7, #16]
 8002328:	6013      	str	r3, [r2, #0]
		return;
 800232a:	e04c      	b.n	80023c6 <AddNode+0xde>
	}
	struct Node* temp = head;
 800232c:	4b27      	ldr	r3, [pc, #156]	; (80023cc <AddNode+0xe4>)
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	617b      	str	r3, [r7, #20]

	// If the list has A5 B3 C2 Adding D3  ->  D3 A2 B3 C2
	if(NewNode -> data.Delay < temp -> data.Delay )
 8002332:	693b      	ldr	r3, [r7, #16]
 8002334:	685a      	ldr	r2, [r3, #4]
 8002336:	697b      	ldr	r3, [r7, #20]
 8002338:	685b      	ldr	r3, [r3, #4]
 800233a:	429a      	cmp	r2, r3
 800233c:	d21e      	bcs.n	800237c <AddNode+0x94>
	{
		temp -> data.Delay -= NewNode -> data.Delay;
 800233e:	697b      	ldr	r3, [r7, #20]
 8002340:	685a      	ldr	r2, [r3, #4]
 8002342:	693b      	ldr	r3, [r7, #16]
 8002344:	685b      	ldr	r3, [r3, #4]
 8002346:	1ad2      	subs	r2, r2, r3
 8002348:	697b      	ldr	r3, [r7, #20]
 800234a:	605a      	str	r2, [r3, #4]
		NewNode -> next = temp;
 800234c:	693b      	ldr	r3, [r7, #16]
 800234e:	697a      	ldr	r2, [r7, #20]
 8002350:	611a      	str	r2, [r3, #16]
		head = NewNode;
 8002352:	4a1e      	ldr	r2, [pc, #120]	; (80023cc <AddNode+0xe4>)
 8002354:	693b      	ldr	r3, [r7, #16]
 8002356:	6013      	str	r3, [r2, #0]
		return;
 8002358:	e035      	b.n	80023c6 <AddNode+0xde>
	}

	// If the list has A5 B3 C2 Adding D9  ->  A5 B3 D1 C1
	while(temp -> next != NULL)
	{
		NewNode -> data.Delay -= temp -> data.Delay;
 800235a:	693b      	ldr	r3, [r7, #16]
 800235c:	685a      	ldr	r2, [r3, #4]
 800235e:	697b      	ldr	r3, [r7, #20]
 8002360:	685b      	ldr	r3, [r3, #4]
 8002362:	1ad2      	subs	r2, r2, r3
 8002364:	693b      	ldr	r3, [r7, #16]
 8002366:	605a      	str	r2, [r3, #4]
		if(NewNode -> data.Delay <= temp -> next -> data.Delay)
 8002368:	693b      	ldr	r3, [r7, #16]
 800236a:	685a      	ldr	r2, [r3, #4]
 800236c:	697b      	ldr	r3, [r7, #20]
 800236e:	691b      	ldr	r3, [r3, #16]
 8002370:	685b      	ldr	r3, [r3, #4]
 8002372:	429a      	cmp	r2, r3
 8002374:	d907      	bls.n	8002386 <AddNode+0x9e>
			break;

		temp = temp -> next;
 8002376:	697b      	ldr	r3, [r7, #20]
 8002378:	691b      	ldr	r3, [r3, #16]
 800237a:	617b      	str	r3, [r7, #20]
	while(temp -> next != NULL)
 800237c:	697b      	ldr	r3, [r7, #20]
 800237e:	691b      	ldr	r3, [r3, #16]
 8002380:	2b00      	cmp	r3, #0
 8002382:	d1ea      	bne.n	800235a <AddNode+0x72>
 8002384:	e000      	b.n	8002388 <AddNode+0xa0>
			break;
 8002386:	bf00      	nop
	}

	// temp current in B3 and D become D1
	if(temp -> next == NULL)
 8002388:	697b      	ldr	r3, [r7, #20]
 800238a:	691b      	ldr	r3, [r3, #16]
 800238c:	2b00      	cmp	r3, #0
 800238e:	d10a      	bne.n	80023a6 <AddNode+0xbe>
	{
		NewNode -> data.Delay -= temp -> data.Delay;
 8002390:	693b      	ldr	r3, [r7, #16]
 8002392:	685a      	ldr	r2, [r3, #4]
 8002394:	697b      	ldr	r3, [r7, #20]
 8002396:	685b      	ldr	r3, [r3, #4]
 8002398:	1ad2      	subs	r2, r2, r3
 800239a:	693b      	ldr	r3, [r7, #16]
 800239c:	605a      	str	r2, [r3, #4]
		temp -> next = NewNode;
 800239e:	697b      	ldr	r3, [r7, #20]
 80023a0:	693a      	ldr	r2, [r7, #16]
 80023a2:	611a      	str	r2, [r3, #16]
 80023a4:	e00f      	b.n	80023c6 <AddNode+0xde>
	}
	else
	{
		temp -> next -> data.Delay -= NewNode -> data.Delay; // convert C2 to C1
 80023a6:	697b      	ldr	r3, [r7, #20]
 80023a8:	691b      	ldr	r3, [r3, #16]
 80023aa:	6859      	ldr	r1, [r3, #4]
 80023ac:	693b      	ldr	r3, [r7, #16]
 80023ae:	685a      	ldr	r2, [r3, #4]
 80023b0:	697b      	ldr	r3, [r7, #20]
 80023b2:	691b      	ldr	r3, [r3, #16]
 80023b4:	1a8a      	subs	r2, r1, r2
 80023b6:	605a      	str	r2, [r3, #4]
		NewNode -> next = temp -> next;
 80023b8:	697b      	ldr	r3, [r7, #20]
 80023ba:	691a      	ldr	r2, [r3, #16]
 80023bc:	693b      	ldr	r3, [r7, #16]
 80023be:	611a      	str	r2, [r3, #16]
		temp -> next = NewNode;
 80023c0:	697b      	ldr	r3, [r7, #20]
 80023c2:	693a      	ldr	r2, [r7, #16]
 80023c4:	611a      	str	r2, [r3, #16]
	}
}
 80023c6:	371c      	adds	r7, #28
 80023c8:	46bd      	mov	sp, r7
 80023ca:	bd90      	pop	{r4, r7, pc}
 80023cc:	20000128 	.word	0x20000128

080023d0 <DeleteBegin>:

void DeleteBegin()
{
 80023d0:	b580      	push	{r7, lr}
 80023d2:	b082      	sub	sp, #8
 80023d4:	af00      	add	r7, sp, #0
	struct Node* temp = head;
 80023d6:	4b09      	ldr	r3, [pc, #36]	; (80023fc <DeleteBegin+0x2c>)
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	607b      	str	r3, [r7, #4]
	if(temp == NULL) return;
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d008      	beq.n	80023f4 <DeleteBegin+0x24>
	head = head -> next;
 80023e2:	4b06      	ldr	r3, [pc, #24]	; (80023fc <DeleteBegin+0x2c>)
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	691b      	ldr	r3, [r3, #16]
 80023e8:	4a04      	ldr	r2, [pc, #16]	; (80023fc <DeleteBegin+0x2c>)
 80023ea:	6013      	str	r3, [r2, #0]
	free(temp);
 80023ec:	6878      	ldr	r0, [r7, #4]
 80023ee:	f003 f83b 	bl	8005468 <free>
 80023f2:	e000      	b.n	80023f6 <DeleteBegin+0x26>
	if(temp == NULL) return;
 80023f4:	bf00      	nop
}
 80023f6:	3708      	adds	r7, #8
 80023f8:	46bd      	mov	sp, r7
 80023fa:	bd80      	pop	{r7, pc}
 80023fc:	20000128 	.word	0x20000128

08002400 <SCH_Add_Task>:

void SCH_Add_Task(void (*p_function)(), uint32_t DELAY, uint32_t PERIOD)
{
 8002400:	b580      	push	{r7, lr}
 8002402:	b088      	sub	sp, #32
 8002404:	af00      	add	r7, sp, #0
 8002406:	60f8      	str	r0, [r7, #12]
 8002408:	60b9      	str	r1, [r7, #8]
 800240a:	607a      	str	r2, [r7, #4]
	sTask NewTask;
	NewTask.pTask = p_function;
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	613b      	str	r3, [r7, #16]
	NewTask.Delay = DELAY;
 8002410:	68bb      	ldr	r3, [r7, #8]
 8002412:	617b      	str	r3, [r7, #20]
	NewTask.Period = PERIOD;
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	61bb      	str	r3, [r7, #24]

	if(NewTask.Delay == 0)
 8002418:	697b      	ldr	r3, [r7, #20]
 800241a:	2b00      	cmp	r3, #0
 800241c:	d102      	bne.n	8002424 <SCH_Add_Task+0x24>
		NewTask.RunMe = 1;
 800241e:	2301      	movs	r3, #1
 8002420:	773b      	strb	r3, [r7, #28]
 8002422:	e001      	b.n	8002428 <SCH_Add_Task+0x28>
	else
		NewTask.RunMe = 0;
 8002424:	2300      	movs	r3, #0
 8002426:	773b      	strb	r3, [r7, #28]

	AddNode(NewTask);
 8002428:	f107 0310 	add.w	r3, r7, #16
 800242c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800242e:	f7ff ff5b 	bl	80022e8 <AddNode>
}
 8002432:	bf00      	nop
 8002434:	3720      	adds	r7, #32
 8002436:	46bd      	mov	sp, r7
 8002438:	bd80      	pop	{r7, pc}
	...

0800243c <SCH_Update>:

void SCH_Update(void)
{
 800243c:	b480      	push	{r7}
 800243e:	af00      	add	r7, sp, #0
	if(head == NULL) return;
 8002440:	4b0b      	ldr	r3, [pc, #44]	; (8002470 <SCH_Update+0x34>)
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	2b00      	cmp	r3, #0
 8002446:	d00f      	beq.n	8002468 <SCH_Update+0x2c>

	if(head -> data.Delay <= 0)
 8002448:	4b09      	ldr	r3, [pc, #36]	; (8002470 <SCH_Update+0x34>)
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	685b      	ldr	r3, [r3, #4]
 800244e:	2b00      	cmp	r3, #0
 8002450:	d104      	bne.n	800245c <SCH_Update+0x20>
		head -> data.RunMe = 1;
 8002452:	4b07      	ldr	r3, [pc, #28]	; (8002470 <SCH_Update+0x34>)
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	2201      	movs	r2, #1
 8002458:	731a      	strb	r2, [r3, #12]
 800245a:	e006      	b.n	800246a <SCH_Update+0x2e>
	else
		head -> data.Delay--;
 800245c:	4b04      	ldr	r3, [pc, #16]	; (8002470 <SCH_Update+0x34>)
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	685a      	ldr	r2, [r3, #4]
 8002462:	3a01      	subs	r2, #1
 8002464:	605a      	str	r2, [r3, #4]
 8002466:	e000      	b.n	800246a <SCH_Update+0x2e>
	if(head == NULL) return;
 8002468:	bf00      	nop
}
 800246a:	46bd      	mov	sp, r7
 800246c:	bc80      	pop	{r7}
 800246e:	4770      	bx	lr
 8002470:	20000128 	.word	0x20000128

08002474 <SCH_Dispatch_Tasks>:

void SCH_Dispatch_Tasks(void)
{
 8002474:	b590      	push	{r4, r7, lr}
 8002476:	b085      	sub	sp, #20
 8002478:	af00      	add	r7, sp, #0
	if(head == NULL) return;
 800247a:	4b13      	ldr	r3, [pc, #76]	; (80024c8 <SCH_Dispatch_Tasks+0x54>)
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	2b00      	cmp	r3, #0
 8002480:	d01e      	beq.n	80024c0 <SCH_Dispatch_Tasks+0x4c>

	if(head -> data.RunMe > 0)
 8002482:	4b11      	ldr	r3, [pc, #68]	; (80024c8 <SCH_Dispatch_Tasks+0x54>)
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	7b1b      	ldrb	r3, [r3, #12]
 8002488:	2b00      	cmp	r3, #0
 800248a:	d014      	beq.n	80024b6 <SCH_Dispatch_Tasks+0x42>
	{
		(*head -> data.pTask)();
 800248c:	4b0e      	ldr	r3, [pc, #56]	; (80024c8 <SCH_Dispatch_Tasks+0x54>)
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	4798      	blx	r3
		sTask NewTask = head -> data;
 8002494:	4b0c      	ldr	r3, [pc, #48]	; (80024c8 <SCH_Dispatch_Tasks+0x54>)
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	463c      	mov	r4, r7
 800249a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800249c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		DeleteBegin();
 80024a0:	f7ff ff96 	bl	80023d0 <DeleteBegin>

		if(NewTask.Period != 0)
 80024a4:	68bb      	ldr	r3, [r7, #8]
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d005      	beq.n	80024b6 <SCH_Dispatch_Tasks+0x42>
			SCH_Add_Task(NewTask.pTask, NewTask.Period, NewTask.Period);
 80024aa:	683b      	ldr	r3, [r7, #0]
 80024ac:	68b9      	ldr	r1, [r7, #8]
 80024ae:	68ba      	ldr	r2, [r7, #8]
 80024b0:	4618      	mov	r0, r3
 80024b2:	f7ff ffa5 	bl	8002400 <SCH_Add_Task>
	}

	// Enter low-power mode (Sleep mode). The MCU will wake up on the next interrupt
	HAL_PWR_EnterSLEEPMode(PWR_MAINREGULATOR_ON, PWR_SLEEPENTRY_WFI);
 80024b6:	2101      	movs	r1, #1
 80024b8:	2000      	movs	r0, #0
 80024ba:	f000 fdef 	bl	800309c <HAL_PWR_EnterSLEEPMode>
 80024be:	e000      	b.n	80024c2 <SCH_Dispatch_Tasks+0x4e>
	if(head == NULL) return;
 80024c0:	bf00      	nop
}
 80024c2:	3714      	adds	r7, #20
 80024c4:	46bd      	mov	sp, r7
 80024c6:	bd90      	pop	{r4, r7, pc}
 80024c8:	20000128 	.word	0x20000128

080024cc <isTimerUp>:

int timer_counter[TIMER];
int timer_flag[TIMER];

int isTimerUp(int timer)
{
 80024cc:	b480      	push	{r7}
 80024ce:	b083      	sub	sp, #12
 80024d0:	af00      	add	r7, sp, #0
 80024d2:	6078      	str	r0, [r7, #4]
	return (timer_flag[timer] == 1);
 80024d4:	4a06      	ldr	r2, [pc, #24]	; (80024f0 <isTimerUp+0x24>)
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80024dc:	2b01      	cmp	r3, #1
 80024de:	bf0c      	ite	eq
 80024e0:	2301      	moveq	r3, #1
 80024e2:	2300      	movne	r3, #0
 80024e4:	b2db      	uxtb	r3, r3
}
 80024e6:	4618      	mov	r0, r3
 80024e8:	370c      	adds	r7, #12
 80024ea:	46bd      	mov	sp, r7
 80024ec:	bc80      	pop	{r7}
 80024ee:	4770      	bx	lr
 80024f0:	20000234 	.word	0x20000234

080024f4 <setTimer>:

void setTimer(int timer, int duration)
{
 80024f4:	b480      	push	{r7}
 80024f6:	b083      	sub	sp, #12
 80024f8:	af00      	add	r7, sp, #0
 80024fa:	6078      	str	r0, [r7, #4]
 80024fc:	6039      	str	r1, [r7, #0]
	timer_counter[timer] = duration;
 80024fe:	4907      	ldr	r1, [pc, #28]	; (800251c <setTimer+0x28>)
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	683a      	ldr	r2, [r7, #0]
 8002504:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	timer_flag[timer] = 0;
 8002508:	4a05      	ldr	r2, [pc, #20]	; (8002520 <setTimer+0x2c>)
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	2100      	movs	r1, #0
 800250e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 8002512:	bf00      	nop
 8002514:	370c      	adds	r7, #12
 8002516:	46bd      	mov	sp, r7
 8002518:	bc80      	pop	{r7}
 800251a:	4770      	bx	lr
 800251c:	20000214 	.word	0x20000214
 8002520:	20000234 	.word	0x20000234

08002524 <timerRun>:

void timerRun(void)
{
 8002524:	b480      	push	{r7}
 8002526:	b083      	sub	sp, #12
 8002528:	af00      	add	r7, sp, #0
	for (int timer = 0; timer < TIMER; timer++)
 800252a:	2300      	movs	r3, #0
 800252c:	607b      	str	r3, [r7, #4]
 800252e:	e01c      	b.n	800256a <timerRun+0x46>
	{
		if(timer_counter[timer] > 0)
 8002530:	4a12      	ldr	r2, [pc, #72]	; (800257c <timerRun+0x58>)
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002538:	2b00      	cmp	r3, #0
 800253a:	dd13      	ble.n	8002564 <timerRun+0x40>
		{
			timer_counter[timer]--;
 800253c:	4a0f      	ldr	r2, [pc, #60]	; (800257c <timerRun+0x58>)
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002544:	1e5a      	subs	r2, r3, #1
 8002546:	490d      	ldr	r1, [pc, #52]	; (800257c <timerRun+0x58>)
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			if(timer_counter[timer] == 0)
 800254e:	4a0b      	ldr	r2, [pc, #44]	; (800257c <timerRun+0x58>)
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002556:	2b00      	cmp	r3, #0
 8002558:	d104      	bne.n	8002564 <timerRun+0x40>
				timer_flag[timer] = 1;
 800255a:	4a09      	ldr	r2, [pc, #36]	; (8002580 <timerRun+0x5c>)
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	2101      	movs	r1, #1
 8002560:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (int timer = 0; timer < TIMER; timer++)
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	3301      	adds	r3, #1
 8002568:	607b      	str	r3, [r7, #4]
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	2b07      	cmp	r3, #7
 800256e:	dddf      	ble.n	8002530 <timerRun+0xc>
		}
	}
}
 8002570:	bf00      	nop
 8002572:	bf00      	nop
 8002574:	370c      	adds	r7, #12
 8002576:	46bd      	mov	sp, r7
 8002578:	bc80      	pop	{r7}
 800257a:	4770      	bx	lr
 800257c:	20000214 	.word	0x20000214
 8002580:	20000234 	.word	0x20000234

08002584 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002584:	b480      	push	{r7}
 8002586:	b085      	sub	sp, #20
 8002588:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800258a:	4b15      	ldr	r3, [pc, #84]	; (80025e0 <HAL_MspInit+0x5c>)
 800258c:	699b      	ldr	r3, [r3, #24]
 800258e:	4a14      	ldr	r2, [pc, #80]	; (80025e0 <HAL_MspInit+0x5c>)
 8002590:	f043 0301 	orr.w	r3, r3, #1
 8002594:	6193      	str	r3, [r2, #24]
 8002596:	4b12      	ldr	r3, [pc, #72]	; (80025e0 <HAL_MspInit+0x5c>)
 8002598:	699b      	ldr	r3, [r3, #24]
 800259a:	f003 0301 	and.w	r3, r3, #1
 800259e:	60bb      	str	r3, [r7, #8]
 80025a0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80025a2:	4b0f      	ldr	r3, [pc, #60]	; (80025e0 <HAL_MspInit+0x5c>)
 80025a4:	69db      	ldr	r3, [r3, #28]
 80025a6:	4a0e      	ldr	r2, [pc, #56]	; (80025e0 <HAL_MspInit+0x5c>)
 80025a8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80025ac:	61d3      	str	r3, [r2, #28]
 80025ae:	4b0c      	ldr	r3, [pc, #48]	; (80025e0 <HAL_MspInit+0x5c>)
 80025b0:	69db      	ldr	r3, [r3, #28]
 80025b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80025b6:	607b      	str	r3, [r7, #4]
 80025b8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80025ba:	4b0a      	ldr	r3, [pc, #40]	; (80025e4 <HAL_MspInit+0x60>)
 80025bc:	685b      	ldr	r3, [r3, #4]
 80025be:	60fb      	str	r3, [r7, #12]
 80025c0:	68fb      	ldr	r3, [r7, #12]
 80025c2:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80025c6:	60fb      	str	r3, [r7, #12]
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80025ce:	60fb      	str	r3, [r7, #12]
 80025d0:	4a04      	ldr	r2, [pc, #16]	; (80025e4 <HAL_MspInit+0x60>)
 80025d2:	68fb      	ldr	r3, [r7, #12]
 80025d4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80025d6:	bf00      	nop
 80025d8:	3714      	adds	r7, #20
 80025da:	46bd      	mov	sp, r7
 80025dc:	bc80      	pop	{r7}
 80025de:	4770      	bx	lr
 80025e0:	40021000 	.word	0x40021000
 80025e4:	40010000 	.word	0x40010000

080025e8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80025e8:	b580      	push	{r7, lr}
 80025ea:	b084      	sub	sp, #16
 80025ec:	af00      	add	r7, sp, #0
 80025ee:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80025f8:	d114      	bne.n	8002624 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80025fa:	4b19      	ldr	r3, [pc, #100]	; (8002660 <HAL_TIM_Base_MspInit+0x78>)
 80025fc:	69db      	ldr	r3, [r3, #28]
 80025fe:	4a18      	ldr	r2, [pc, #96]	; (8002660 <HAL_TIM_Base_MspInit+0x78>)
 8002600:	f043 0301 	orr.w	r3, r3, #1
 8002604:	61d3      	str	r3, [r2, #28]
 8002606:	4b16      	ldr	r3, [pc, #88]	; (8002660 <HAL_TIM_Base_MspInit+0x78>)
 8002608:	69db      	ldr	r3, [r3, #28]
 800260a:	f003 0301 	and.w	r3, r3, #1
 800260e:	60fb      	str	r3, [r7, #12]
 8002610:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002612:	2200      	movs	r2, #0
 8002614:	2100      	movs	r1, #0
 8002616:	201c      	movs	r0, #28
 8002618:	f000 fa8b 	bl	8002b32 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800261c:	201c      	movs	r0, #28
 800261e:	f000 faa4 	bl	8002b6a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8002622:	e018      	b.n	8002656 <HAL_TIM_Base_MspInit+0x6e>
  else if(htim_base->Instance==TIM3)
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	4a0e      	ldr	r2, [pc, #56]	; (8002664 <HAL_TIM_Base_MspInit+0x7c>)
 800262a:	4293      	cmp	r3, r2
 800262c:	d113      	bne.n	8002656 <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800262e:	4b0c      	ldr	r3, [pc, #48]	; (8002660 <HAL_TIM_Base_MspInit+0x78>)
 8002630:	69db      	ldr	r3, [r3, #28]
 8002632:	4a0b      	ldr	r2, [pc, #44]	; (8002660 <HAL_TIM_Base_MspInit+0x78>)
 8002634:	f043 0302 	orr.w	r3, r3, #2
 8002638:	61d3      	str	r3, [r2, #28]
 800263a:	4b09      	ldr	r3, [pc, #36]	; (8002660 <HAL_TIM_Base_MspInit+0x78>)
 800263c:	69db      	ldr	r3, [r3, #28]
 800263e:	f003 0302 	and.w	r3, r3, #2
 8002642:	60bb      	str	r3, [r7, #8]
 8002644:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8002646:	2200      	movs	r2, #0
 8002648:	2100      	movs	r1, #0
 800264a:	201d      	movs	r0, #29
 800264c:	f000 fa71 	bl	8002b32 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002650:	201d      	movs	r0, #29
 8002652:	f000 fa8a 	bl	8002b6a <HAL_NVIC_EnableIRQ>
}
 8002656:	bf00      	nop
 8002658:	3710      	adds	r7, #16
 800265a:	46bd      	mov	sp, r7
 800265c:	bd80      	pop	{r7, pc}
 800265e:	bf00      	nop
 8002660:	40021000 	.word	0x40021000
 8002664:	40000400 	.word	0x40000400

08002668 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002668:	b580      	push	{r7, lr}
 800266a:	b088      	sub	sp, #32
 800266c:	af00      	add	r7, sp, #0
 800266e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002670:	f107 0310 	add.w	r3, r7, #16
 8002674:	2200      	movs	r2, #0
 8002676:	601a      	str	r2, [r3, #0]
 8002678:	605a      	str	r2, [r3, #4]
 800267a:	609a      	str	r2, [r3, #8]
 800267c:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM3)
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	4a0f      	ldr	r2, [pc, #60]	; (80026c0 <HAL_TIM_MspPostInit+0x58>)
 8002684:	4293      	cmp	r3, r2
 8002686:	d117      	bne.n	80026b8 <HAL_TIM_MspPostInit+0x50>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002688:	4b0e      	ldr	r3, [pc, #56]	; (80026c4 <HAL_TIM_MspPostInit+0x5c>)
 800268a:	699b      	ldr	r3, [r3, #24]
 800268c:	4a0d      	ldr	r2, [pc, #52]	; (80026c4 <HAL_TIM_MspPostInit+0x5c>)
 800268e:	f043 0304 	orr.w	r3, r3, #4
 8002692:	6193      	str	r3, [r2, #24]
 8002694:	4b0b      	ldr	r3, [pc, #44]	; (80026c4 <HAL_TIM_MspPostInit+0x5c>)
 8002696:	699b      	ldr	r3, [r3, #24]
 8002698:	f003 0304 	and.w	r3, r3, #4
 800269c:	60fb      	str	r3, [r7, #12]
 800269e:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80026a0:	2340      	movs	r3, #64	; 0x40
 80026a2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026a4:	2302      	movs	r3, #2
 80026a6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026a8:	2302      	movs	r3, #2
 80026aa:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80026ac:	f107 0310 	add.w	r3, r7, #16
 80026b0:	4619      	mov	r1, r3
 80026b2:	4805      	ldr	r0, [pc, #20]	; (80026c8 <HAL_TIM_MspPostInit+0x60>)
 80026b4:	f000 fb26 	bl	8002d04 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80026b8:	bf00      	nop
 80026ba:	3720      	adds	r7, #32
 80026bc:	46bd      	mov	sp, r7
 80026be:	bd80      	pop	{r7, pc}
 80026c0:	40000400 	.word	0x40000400
 80026c4:	40021000 	.word	0x40021000
 80026c8:	40010800 	.word	0x40010800

080026cc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80026cc:	b580      	push	{r7, lr}
 80026ce:	b088      	sub	sp, #32
 80026d0:	af00      	add	r7, sp, #0
 80026d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026d4:	f107 0310 	add.w	r3, r7, #16
 80026d8:	2200      	movs	r2, #0
 80026da:	601a      	str	r2, [r3, #0]
 80026dc:	605a      	str	r2, [r3, #4]
 80026de:	609a      	str	r2, [r3, #8]
 80026e0:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	4a1f      	ldr	r2, [pc, #124]	; (8002764 <HAL_UART_MspInit+0x98>)
 80026e8:	4293      	cmp	r3, r2
 80026ea:	d137      	bne.n	800275c <HAL_UART_MspInit+0x90>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80026ec:	4b1e      	ldr	r3, [pc, #120]	; (8002768 <HAL_UART_MspInit+0x9c>)
 80026ee:	69db      	ldr	r3, [r3, #28]
 80026f0:	4a1d      	ldr	r2, [pc, #116]	; (8002768 <HAL_UART_MspInit+0x9c>)
 80026f2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80026f6:	61d3      	str	r3, [r2, #28]
 80026f8:	4b1b      	ldr	r3, [pc, #108]	; (8002768 <HAL_UART_MspInit+0x9c>)
 80026fa:	69db      	ldr	r3, [r3, #28]
 80026fc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002700:	60fb      	str	r3, [r7, #12]
 8002702:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002704:	4b18      	ldr	r3, [pc, #96]	; (8002768 <HAL_UART_MspInit+0x9c>)
 8002706:	699b      	ldr	r3, [r3, #24]
 8002708:	4a17      	ldr	r2, [pc, #92]	; (8002768 <HAL_UART_MspInit+0x9c>)
 800270a:	f043 0304 	orr.w	r3, r3, #4
 800270e:	6193      	str	r3, [r2, #24]
 8002710:	4b15      	ldr	r3, [pc, #84]	; (8002768 <HAL_UART_MspInit+0x9c>)
 8002712:	699b      	ldr	r3, [r3, #24]
 8002714:	f003 0304 	and.w	r3, r3, #4
 8002718:	60bb      	str	r3, [r7, #8]
 800271a:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800271c:	2304      	movs	r3, #4
 800271e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002720:	2302      	movs	r3, #2
 8002722:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002724:	2303      	movs	r3, #3
 8002726:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002728:	f107 0310 	add.w	r3, r7, #16
 800272c:	4619      	mov	r1, r3
 800272e:	480f      	ldr	r0, [pc, #60]	; (800276c <HAL_UART_MspInit+0xa0>)
 8002730:	f000 fae8 	bl	8002d04 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002734:	2308      	movs	r3, #8
 8002736:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002738:	2300      	movs	r3, #0
 800273a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800273c:	2300      	movs	r3, #0
 800273e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002740:	f107 0310 	add.w	r3, r7, #16
 8002744:	4619      	mov	r1, r3
 8002746:	4809      	ldr	r0, [pc, #36]	; (800276c <HAL_UART_MspInit+0xa0>)
 8002748:	f000 fadc 	bl	8002d04 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800274c:	2200      	movs	r2, #0
 800274e:	2100      	movs	r1, #0
 8002750:	2026      	movs	r0, #38	; 0x26
 8002752:	f000 f9ee 	bl	8002b32 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002756:	2026      	movs	r0, #38	; 0x26
 8002758:	f000 fa07 	bl	8002b6a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800275c:	bf00      	nop
 800275e:	3720      	adds	r7, #32
 8002760:	46bd      	mov	sp, r7
 8002762:	bd80      	pop	{r7, pc}
 8002764:	40004400 	.word	0x40004400
 8002768:	40021000 	.word	0x40021000
 800276c:	40010800 	.word	0x40010800

08002770 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002770:	b480      	push	{r7}
 8002772:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002774:	e7fe      	b.n	8002774 <NMI_Handler+0x4>

08002776 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002776:	b480      	push	{r7}
 8002778:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800277a:	e7fe      	b.n	800277a <HardFault_Handler+0x4>

0800277c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800277c:	b480      	push	{r7}
 800277e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002780:	e7fe      	b.n	8002780 <MemManage_Handler+0x4>

08002782 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002782:	b480      	push	{r7}
 8002784:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002786:	e7fe      	b.n	8002786 <BusFault_Handler+0x4>

08002788 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002788:	b480      	push	{r7}
 800278a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800278c:	e7fe      	b.n	800278c <UsageFault_Handler+0x4>

0800278e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800278e:	b480      	push	{r7}
 8002790:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002792:	bf00      	nop
 8002794:	46bd      	mov	sp, r7
 8002796:	bc80      	pop	{r7}
 8002798:	4770      	bx	lr

0800279a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800279a:	b480      	push	{r7}
 800279c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800279e:	bf00      	nop
 80027a0:	46bd      	mov	sp, r7
 80027a2:	bc80      	pop	{r7}
 80027a4:	4770      	bx	lr

080027a6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80027a6:	b480      	push	{r7}
 80027a8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80027aa:	bf00      	nop
 80027ac:	46bd      	mov	sp, r7
 80027ae:	bc80      	pop	{r7}
 80027b0:	4770      	bx	lr

080027b2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80027b2:	b580      	push	{r7, lr}
 80027b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80027b6:	f000 f8c9 	bl	800294c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80027ba:	bf00      	nop
 80027bc:	bd80      	pop	{r7, pc}
	...

080027c0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80027c0:	b580      	push	{r7, lr}
 80027c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80027c4:	4802      	ldr	r0, [pc, #8]	; (80027d0 <TIM2_IRQHandler+0x10>)
 80027c6:	f001 fa2f 	bl	8003c28 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80027ca:	bf00      	nop
 80027cc:	bd80      	pop	{r7, pc}
 80027ce:	bf00      	nop
 80027d0:	20000184 	.word	0x20000184

080027d4 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80027d4:	b580      	push	{r7, lr}
 80027d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80027d8:	4802      	ldr	r0, [pc, #8]	; (80027e4 <TIM3_IRQHandler+0x10>)
 80027da:	f001 fa25 	bl	8003c28 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80027de:	bf00      	nop
 80027e0:	bd80      	pop	{r7, pc}
 80027e2:	bf00      	nop
 80027e4:	2000013c 	.word	0x2000013c

080027e8 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80027e8:	b580      	push	{r7, lr}
 80027ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80027ec:	4802      	ldr	r0, [pc, #8]	; (80027f8 <USART2_IRQHandler+0x10>)
 80027ee:	f002 f8b9 	bl	8004964 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80027f2:	bf00      	nop
 80027f4:	bd80      	pop	{r7, pc}
 80027f6:	bf00      	nop
 80027f8:	200001cc 	.word	0x200001cc

080027fc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80027fc:	b580      	push	{r7, lr}
 80027fe:	b086      	sub	sp, #24
 8002800:	af00      	add	r7, sp, #0
 8002802:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002804:	4a14      	ldr	r2, [pc, #80]	; (8002858 <_sbrk+0x5c>)
 8002806:	4b15      	ldr	r3, [pc, #84]	; (800285c <_sbrk+0x60>)
 8002808:	1ad3      	subs	r3, r2, r3
 800280a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800280c:	697b      	ldr	r3, [r7, #20]
 800280e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002810:	4b13      	ldr	r3, [pc, #76]	; (8002860 <_sbrk+0x64>)
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	2b00      	cmp	r3, #0
 8002816:	d102      	bne.n	800281e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002818:	4b11      	ldr	r3, [pc, #68]	; (8002860 <_sbrk+0x64>)
 800281a:	4a12      	ldr	r2, [pc, #72]	; (8002864 <_sbrk+0x68>)
 800281c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800281e:	4b10      	ldr	r3, [pc, #64]	; (8002860 <_sbrk+0x64>)
 8002820:	681a      	ldr	r2, [r3, #0]
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	4413      	add	r3, r2
 8002826:	693a      	ldr	r2, [r7, #16]
 8002828:	429a      	cmp	r2, r3
 800282a:	d207      	bcs.n	800283c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800282c:	f002 fdea 	bl	8005404 <__errno>
 8002830:	4603      	mov	r3, r0
 8002832:	220c      	movs	r2, #12
 8002834:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002836:	f04f 33ff 	mov.w	r3, #4294967295
 800283a:	e009      	b.n	8002850 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800283c:	4b08      	ldr	r3, [pc, #32]	; (8002860 <_sbrk+0x64>)
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002842:	4b07      	ldr	r3, [pc, #28]	; (8002860 <_sbrk+0x64>)
 8002844:	681a      	ldr	r2, [r3, #0]
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	4413      	add	r3, r2
 800284a:	4a05      	ldr	r2, [pc, #20]	; (8002860 <_sbrk+0x64>)
 800284c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800284e:	68fb      	ldr	r3, [r7, #12]
}
 8002850:	4618      	mov	r0, r3
 8002852:	3718      	adds	r7, #24
 8002854:	46bd      	mov	sp, r7
 8002856:	bd80      	pop	{r7, pc}
 8002858:	20005000 	.word	0x20005000
 800285c:	00000400 	.word	0x00000400
 8002860:	2000012c 	.word	0x2000012c
 8002864:	20000268 	.word	0x20000268

08002868 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002868:	b480      	push	{r7}
 800286a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800286c:	bf00      	nop
 800286e:	46bd      	mov	sp, r7
 8002870:	bc80      	pop	{r7}
 8002872:	4770      	bx	lr

08002874 <Reset_Handler>:
 8002874:	f7ff fff8 	bl	8002868 <SystemInit>
 8002878:	480b      	ldr	r0, [pc, #44]	; (80028a8 <LoopFillZerobss+0xe>)
 800287a:	490c      	ldr	r1, [pc, #48]	; (80028ac <LoopFillZerobss+0x12>)
 800287c:	4a0c      	ldr	r2, [pc, #48]	; (80028b0 <LoopFillZerobss+0x16>)
 800287e:	2300      	movs	r3, #0
 8002880:	e002      	b.n	8002888 <LoopCopyDataInit>

08002882 <CopyDataInit>:
 8002882:	58d4      	ldr	r4, [r2, r3]
 8002884:	50c4      	str	r4, [r0, r3]
 8002886:	3304      	adds	r3, #4

08002888 <LoopCopyDataInit>:
 8002888:	18c4      	adds	r4, r0, r3
 800288a:	428c      	cmp	r4, r1
 800288c:	d3f9      	bcc.n	8002882 <CopyDataInit>
 800288e:	4a09      	ldr	r2, [pc, #36]	; (80028b4 <LoopFillZerobss+0x1a>)
 8002890:	4c09      	ldr	r4, [pc, #36]	; (80028b8 <LoopFillZerobss+0x1e>)
 8002892:	2300      	movs	r3, #0
 8002894:	e001      	b.n	800289a <LoopFillZerobss>

08002896 <FillZerobss>:
 8002896:	6013      	str	r3, [r2, #0]
 8002898:	3204      	adds	r2, #4

0800289a <LoopFillZerobss>:
 800289a:	42a2      	cmp	r2, r4
 800289c:	d3fb      	bcc.n	8002896 <FillZerobss>
 800289e:	f002 fdb7 	bl	8005410 <__libc_init_array>
 80028a2:	f7ff fb55 	bl	8001f50 <main>
 80028a6:	4770      	bx	lr
 80028a8:	20000000 	.word	0x20000000
 80028ac:	200000d0 	.word	0x200000d0
 80028b0:	08005e30 	.word	0x08005e30
 80028b4:	200000d0 	.word	0x200000d0
 80028b8:	20000268 	.word	0x20000268

080028bc <ADC1_2_IRQHandler>:
 80028bc:	e7fe      	b.n	80028bc <ADC1_2_IRQHandler>
	...

080028c0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80028c0:	b580      	push	{r7, lr}
 80028c2:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80028c4:	4b08      	ldr	r3, [pc, #32]	; (80028e8 <HAL_Init+0x28>)
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	4a07      	ldr	r2, [pc, #28]	; (80028e8 <HAL_Init+0x28>)
 80028ca:	f043 0310 	orr.w	r3, r3, #16
 80028ce:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80028d0:	2003      	movs	r0, #3
 80028d2:	f000 f923 	bl	8002b1c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80028d6:	200f      	movs	r0, #15
 80028d8:	f000 f808 	bl	80028ec <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80028dc:	f7ff fe52 	bl	8002584 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80028e0:	2300      	movs	r3, #0
}
 80028e2:	4618      	mov	r0, r3
 80028e4:	bd80      	pop	{r7, pc}
 80028e6:	bf00      	nop
 80028e8:	40022000 	.word	0x40022000

080028ec <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80028ec:	b580      	push	{r7, lr}
 80028ee:	b082      	sub	sp, #8
 80028f0:	af00      	add	r7, sp, #0
 80028f2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80028f4:	4b12      	ldr	r3, [pc, #72]	; (8002940 <HAL_InitTick+0x54>)
 80028f6:	681a      	ldr	r2, [r3, #0]
 80028f8:	4b12      	ldr	r3, [pc, #72]	; (8002944 <HAL_InitTick+0x58>)
 80028fa:	781b      	ldrb	r3, [r3, #0]
 80028fc:	4619      	mov	r1, r3
 80028fe:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002902:	fbb3 f3f1 	udiv	r3, r3, r1
 8002906:	fbb2 f3f3 	udiv	r3, r2, r3
 800290a:	4618      	mov	r0, r3
 800290c:	f000 f93b 	bl	8002b86 <HAL_SYSTICK_Config>
 8002910:	4603      	mov	r3, r0
 8002912:	2b00      	cmp	r3, #0
 8002914:	d001      	beq.n	800291a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002916:	2301      	movs	r3, #1
 8002918:	e00e      	b.n	8002938 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	2b0f      	cmp	r3, #15
 800291e:	d80a      	bhi.n	8002936 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002920:	2200      	movs	r2, #0
 8002922:	6879      	ldr	r1, [r7, #4]
 8002924:	f04f 30ff 	mov.w	r0, #4294967295
 8002928:	f000 f903 	bl	8002b32 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800292c:	4a06      	ldr	r2, [pc, #24]	; (8002948 <HAL_InitTick+0x5c>)
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002932:	2300      	movs	r3, #0
 8002934:	e000      	b.n	8002938 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002936:	2301      	movs	r3, #1
}
 8002938:	4618      	mov	r0, r3
 800293a:	3708      	adds	r7, #8
 800293c:	46bd      	mov	sp, r7
 800293e:	bd80      	pop	{r7, pc}
 8002940:	20000060 	.word	0x20000060
 8002944:	20000068 	.word	0x20000068
 8002948:	20000064 	.word	0x20000064

0800294c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800294c:	b480      	push	{r7}
 800294e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002950:	4b05      	ldr	r3, [pc, #20]	; (8002968 <HAL_IncTick+0x1c>)
 8002952:	781b      	ldrb	r3, [r3, #0]
 8002954:	461a      	mov	r2, r3
 8002956:	4b05      	ldr	r3, [pc, #20]	; (800296c <HAL_IncTick+0x20>)
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	4413      	add	r3, r2
 800295c:	4a03      	ldr	r2, [pc, #12]	; (800296c <HAL_IncTick+0x20>)
 800295e:	6013      	str	r3, [r2, #0]
}
 8002960:	bf00      	nop
 8002962:	46bd      	mov	sp, r7
 8002964:	bc80      	pop	{r7}
 8002966:	4770      	bx	lr
 8002968:	20000068 	.word	0x20000068
 800296c:	20000254 	.word	0x20000254

08002970 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002970:	b480      	push	{r7}
 8002972:	af00      	add	r7, sp, #0
  return uwTick;
 8002974:	4b02      	ldr	r3, [pc, #8]	; (8002980 <HAL_GetTick+0x10>)
 8002976:	681b      	ldr	r3, [r3, #0]
}
 8002978:	4618      	mov	r0, r3
 800297a:	46bd      	mov	sp, r7
 800297c:	bc80      	pop	{r7}
 800297e:	4770      	bx	lr
 8002980:	20000254 	.word	0x20000254

08002984 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002984:	b480      	push	{r7}
 8002986:	b085      	sub	sp, #20
 8002988:	af00      	add	r7, sp, #0
 800298a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	f003 0307 	and.w	r3, r3, #7
 8002992:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002994:	4b0c      	ldr	r3, [pc, #48]	; (80029c8 <__NVIC_SetPriorityGrouping+0x44>)
 8002996:	68db      	ldr	r3, [r3, #12]
 8002998:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800299a:	68ba      	ldr	r2, [r7, #8]
 800299c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80029a0:	4013      	ands	r3, r2
 80029a2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80029a8:	68bb      	ldr	r3, [r7, #8]
 80029aa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80029ac:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80029b0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80029b4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80029b6:	4a04      	ldr	r2, [pc, #16]	; (80029c8 <__NVIC_SetPriorityGrouping+0x44>)
 80029b8:	68bb      	ldr	r3, [r7, #8]
 80029ba:	60d3      	str	r3, [r2, #12]
}
 80029bc:	bf00      	nop
 80029be:	3714      	adds	r7, #20
 80029c0:	46bd      	mov	sp, r7
 80029c2:	bc80      	pop	{r7}
 80029c4:	4770      	bx	lr
 80029c6:	bf00      	nop
 80029c8:	e000ed00 	.word	0xe000ed00

080029cc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80029cc:	b480      	push	{r7}
 80029ce:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80029d0:	4b04      	ldr	r3, [pc, #16]	; (80029e4 <__NVIC_GetPriorityGrouping+0x18>)
 80029d2:	68db      	ldr	r3, [r3, #12]
 80029d4:	0a1b      	lsrs	r3, r3, #8
 80029d6:	f003 0307 	and.w	r3, r3, #7
}
 80029da:	4618      	mov	r0, r3
 80029dc:	46bd      	mov	sp, r7
 80029de:	bc80      	pop	{r7}
 80029e0:	4770      	bx	lr
 80029e2:	bf00      	nop
 80029e4:	e000ed00 	.word	0xe000ed00

080029e8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80029e8:	b480      	push	{r7}
 80029ea:	b083      	sub	sp, #12
 80029ec:	af00      	add	r7, sp, #0
 80029ee:	4603      	mov	r3, r0
 80029f0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80029f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	db0b      	blt.n	8002a12 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80029fa:	79fb      	ldrb	r3, [r7, #7]
 80029fc:	f003 021f 	and.w	r2, r3, #31
 8002a00:	4906      	ldr	r1, [pc, #24]	; (8002a1c <__NVIC_EnableIRQ+0x34>)
 8002a02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a06:	095b      	lsrs	r3, r3, #5
 8002a08:	2001      	movs	r0, #1
 8002a0a:	fa00 f202 	lsl.w	r2, r0, r2
 8002a0e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002a12:	bf00      	nop
 8002a14:	370c      	adds	r7, #12
 8002a16:	46bd      	mov	sp, r7
 8002a18:	bc80      	pop	{r7}
 8002a1a:	4770      	bx	lr
 8002a1c:	e000e100 	.word	0xe000e100

08002a20 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002a20:	b480      	push	{r7}
 8002a22:	b083      	sub	sp, #12
 8002a24:	af00      	add	r7, sp, #0
 8002a26:	4603      	mov	r3, r0
 8002a28:	6039      	str	r1, [r7, #0]
 8002a2a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002a2c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	db0a      	blt.n	8002a4a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a34:	683b      	ldr	r3, [r7, #0]
 8002a36:	b2da      	uxtb	r2, r3
 8002a38:	490c      	ldr	r1, [pc, #48]	; (8002a6c <__NVIC_SetPriority+0x4c>)
 8002a3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a3e:	0112      	lsls	r2, r2, #4
 8002a40:	b2d2      	uxtb	r2, r2
 8002a42:	440b      	add	r3, r1
 8002a44:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002a48:	e00a      	b.n	8002a60 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a4a:	683b      	ldr	r3, [r7, #0]
 8002a4c:	b2da      	uxtb	r2, r3
 8002a4e:	4908      	ldr	r1, [pc, #32]	; (8002a70 <__NVIC_SetPriority+0x50>)
 8002a50:	79fb      	ldrb	r3, [r7, #7]
 8002a52:	f003 030f 	and.w	r3, r3, #15
 8002a56:	3b04      	subs	r3, #4
 8002a58:	0112      	lsls	r2, r2, #4
 8002a5a:	b2d2      	uxtb	r2, r2
 8002a5c:	440b      	add	r3, r1
 8002a5e:	761a      	strb	r2, [r3, #24]
}
 8002a60:	bf00      	nop
 8002a62:	370c      	adds	r7, #12
 8002a64:	46bd      	mov	sp, r7
 8002a66:	bc80      	pop	{r7}
 8002a68:	4770      	bx	lr
 8002a6a:	bf00      	nop
 8002a6c:	e000e100 	.word	0xe000e100
 8002a70:	e000ed00 	.word	0xe000ed00

08002a74 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002a74:	b480      	push	{r7}
 8002a76:	b089      	sub	sp, #36	; 0x24
 8002a78:	af00      	add	r7, sp, #0
 8002a7a:	60f8      	str	r0, [r7, #12]
 8002a7c:	60b9      	str	r1, [r7, #8]
 8002a7e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	f003 0307 	and.w	r3, r3, #7
 8002a86:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002a88:	69fb      	ldr	r3, [r7, #28]
 8002a8a:	f1c3 0307 	rsb	r3, r3, #7
 8002a8e:	2b04      	cmp	r3, #4
 8002a90:	bf28      	it	cs
 8002a92:	2304      	movcs	r3, #4
 8002a94:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002a96:	69fb      	ldr	r3, [r7, #28]
 8002a98:	3304      	adds	r3, #4
 8002a9a:	2b06      	cmp	r3, #6
 8002a9c:	d902      	bls.n	8002aa4 <NVIC_EncodePriority+0x30>
 8002a9e:	69fb      	ldr	r3, [r7, #28]
 8002aa0:	3b03      	subs	r3, #3
 8002aa2:	e000      	b.n	8002aa6 <NVIC_EncodePriority+0x32>
 8002aa4:	2300      	movs	r3, #0
 8002aa6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002aa8:	f04f 32ff 	mov.w	r2, #4294967295
 8002aac:	69bb      	ldr	r3, [r7, #24]
 8002aae:	fa02 f303 	lsl.w	r3, r2, r3
 8002ab2:	43da      	mvns	r2, r3
 8002ab4:	68bb      	ldr	r3, [r7, #8]
 8002ab6:	401a      	ands	r2, r3
 8002ab8:	697b      	ldr	r3, [r7, #20]
 8002aba:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002abc:	f04f 31ff 	mov.w	r1, #4294967295
 8002ac0:	697b      	ldr	r3, [r7, #20]
 8002ac2:	fa01 f303 	lsl.w	r3, r1, r3
 8002ac6:	43d9      	mvns	r1, r3
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002acc:	4313      	orrs	r3, r2
         );
}
 8002ace:	4618      	mov	r0, r3
 8002ad0:	3724      	adds	r7, #36	; 0x24
 8002ad2:	46bd      	mov	sp, r7
 8002ad4:	bc80      	pop	{r7}
 8002ad6:	4770      	bx	lr

08002ad8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002ad8:	b580      	push	{r7, lr}
 8002ada:	b082      	sub	sp, #8
 8002adc:	af00      	add	r7, sp, #0
 8002ade:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	3b01      	subs	r3, #1
 8002ae4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002ae8:	d301      	bcc.n	8002aee <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002aea:	2301      	movs	r3, #1
 8002aec:	e00f      	b.n	8002b0e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002aee:	4a0a      	ldr	r2, [pc, #40]	; (8002b18 <SysTick_Config+0x40>)
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	3b01      	subs	r3, #1
 8002af4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002af6:	210f      	movs	r1, #15
 8002af8:	f04f 30ff 	mov.w	r0, #4294967295
 8002afc:	f7ff ff90 	bl	8002a20 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002b00:	4b05      	ldr	r3, [pc, #20]	; (8002b18 <SysTick_Config+0x40>)
 8002b02:	2200      	movs	r2, #0
 8002b04:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002b06:	4b04      	ldr	r3, [pc, #16]	; (8002b18 <SysTick_Config+0x40>)
 8002b08:	2207      	movs	r2, #7
 8002b0a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002b0c:	2300      	movs	r3, #0
}
 8002b0e:	4618      	mov	r0, r3
 8002b10:	3708      	adds	r7, #8
 8002b12:	46bd      	mov	sp, r7
 8002b14:	bd80      	pop	{r7, pc}
 8002b16:	bf00      	nop
 8002b18:	e000e010 	.word	0xe000e010

08002b1c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002b1c:	b580      	push	{r7, lr}
 8002b1e:	b082      	sub	sp, #8
 8002b20:	af00      	add	r7, sp, #0
 8002b22:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002b24:	6878      	ldr	r0, [r7, #4]
 8002b26:	f7ff ff2d 	bl	8002984 <__NVIC_SetPriorityGrouping>
}
 8002b2a:	bf00      	nop
 8002b2c:	3708      	adds	r7, #8
 8002b2e:	46bd      	mov	sp, r7
 8002b30:	bd80      	pop	{r7, pc}

08002b32 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002b32:	b580      	push	{r7, lr}
 8002b34:	b086      	sub	sp, #24
 8002b36:	af00      	add	r7, sp, #0
 8002b38:	4603      	mov	r3, r0
 8002b3a:	60b9      	str	r1, [r7, #8]
 8002b3c:	607a      	str	r2, [r7, #4]
 8002b3e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002b40:	2300      	movs	r3, #0
 8002b42:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002b44:	f7ff ff42 	bl	80029cc <__NVIC_GetPriorityGrouping>
 8002b48:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002b4a:	687a      	ldr	r2, [r7, #4]
 8002b4c:	68b9      	ldr	r1, [r7, #8]
 8002b4e:	6978      	ldr	r0, [r7, #20]
 8002b50:	f7ff ff90 	bl	8002a74 <NVIC_EncodePriority>
 8002b54:	4602      	mov	r2, r0
 8002b56:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002b5a:	4611      	mov	r1, r2
 8002b5c:	4618      	mov	r0, r3
 8002b5e:	f7ff ff5f 	bl	8002a20 <__NVIC_SetPriority>
}
 8002b62:	bf00      	nop
 8002b64:	3718      	adds	r7, #24
 8002b66:	46bd      	mov	sp, r7
 8002b68:	bd80      	pop	{r7, pc}

08002b6a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002b6a:	b580      	push	{r7, lr}
 8002b6c:	b082      	sub	sp, #8
 8002b6e:	af00      	add	r7, sp, #0
 8002b70:	4603      	mov	r3, r0
 8002b72:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002b74:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b78:	4618      	mov	r0, r3
 8002b7a:	f7ff ff35 	bl	80029e8 <__NVIC_EnableIRQ>
}
 8002b7e:	bf00      	nop
 8002b80:	3708      	adds	r7, #8
 8002b82:	46bd      	mov	sp, r7
 8002b84:	bd80      	pop	{r7, pc}

08002b86 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002b86:	b580      	push	{r7, lr}
 8002b88:	b082      	sub	sp, #8
 8002b8a:	af00      	add	r7, sp, #0
 8002b8c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002b8e:	6878      	ldr	r0, [r7, #4]
 8002b90:	f7ff ffa2 	bl	8002ad8 <SysTick_Config>
 8002b94:	4603      	mov	r3, r0
}
 8002b96:	4618      	mov	r0, r3
 8002b98:	3708      	adds	r7, #8
 8002b9a:	46bd      	mov	sp, r7
 8002b9c:	bd80      	pop	{r7, pc}

08002b9e <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002b9e:	b480      	push	{r7}
 8002ba0:	b085      	sub	sp, #20
 8002ba2:	af00      	add	r7, sp, #0
 8002ba4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002ba6:	2300      	movs	r3, #0
 8002ba8:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002bb0:	b2db      	uxtb	r3, r3
 8002bb2:	2b02      	cmp	r3, #2
 8002bb4:	d008      	beq.n	8002bc8 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	2204      	movs	r2, #4
 8002bba:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	2200      	movs	r2, #0
 8002bc0:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8002bc4:	2301      	movs	r3, #1
 8002bc6:	e020      	b.n	8002c0a <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	681a      	ldr	r2, [r3, #0]
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	f022 020e 	bic.w	r2, r2, #14
 8002bd6:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	681a      	ldr	r2, [r3, #0]
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	f022 0201 	bic.w	r2, r2, #1
 8002be6:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002bf0:	2101      	movs	r1, #1
 8002bf2:	fa01 f202 	lsl.w	r2, r1, r2
 8002bf6:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	2201      	movs	r2, #1
 8002bfc:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	2200      	movs	r2, #0
 8002c04:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8002c08:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c0a:	4618      	mov	r0, r3
 8002c0c:	3714      	adds	r7, #20
 8002c0e:	46bd      	mov	sp, r7
 8002c10:	bc80      	pop	{r7}
 8002c12:	4770      	bx	lr

08002c14 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002c14:	b580      	push	{r7, lr}
 8002c16:	b084      	sub	sp, #16
 8002c18:	af00      	add	r7, sp, #0
 8002c1a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002c1c:	2300      	movs	r3, #0
 8002c1e:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002c26:	b2db      	uxtb	r3, r3
 8002c28:	2b02      	cmp	r3, #2
 8002c2a:	d005      	beq.n	8002c38 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	2204      	movs	r2, #4
 8002c30:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8002c32:	2301      	movs	r3, #1
 8002c34:	73fb      	strb	r3, [r7, #15]
 8002c36:	e051      	b.n	8002cdc <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	681a      	ldr	r2, [r3, #0]
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	f022 020e 	bic.w	r2, r2, #14
 8002c46:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	681a      	ldr	r2, [r3, #0]
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	f022 0201 	bic.w	r2, r2, #1
 8002c56:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	4a22      	ldr	r2, [pc, #136]	; (8002ce8 <HAL_DMA_Abort_IT+0xd4>)
 8002c5e:	4293      	cmp	r3, r2
 8002c60:	d029      	beq.n	8002cb6 <HAL_DMA_Abort_IT+0xa2>
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	4a21      	ldr	r2, [pc, #132]	; (8002cec <HAL_DMA_Abort_IT+0xd8>)
 8002c68:	4293      	cmp	r3, r2
 8002c6a:	d022      	beq.n	8002cb2 <HAL_DMA_Abort_IT+0x9e>
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	4a1f      	ldr	r2, [pc, #124]	; (8002cf0 <HAL_DMA_Abort_IT+0xdc>)
 8002c72:	4293      	cmp	r3, r2
 8002c74:	d01a      	beq.n	8002cac <HAL_DMA_Abort_IT+0x98>
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	4a1e      	ldr	r2, [pc, #120]	; (8002cf4 <HAL_DMA_Abort_IT+0xe0>)
 8002c7c:	4293      	cmp	r3, r2
 8002c7e:	d012      	beq.n	8002ca6 <HAL_DMA_Abort_IT+0x92>
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	4a1c      	ldr	r2, [pc, #112]	; (8002cf8 <HAL_DMA_Abort_IT+0xe4>)
 8002c86:	4293      	cmp	r3, r2
 8002c88:	d00a      	beq.n	8002ca0 <HAL_DMA_Abort_IT+0x8c>
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	4a1b      	ldr	r2, [pc, #108]	; (8002cfc <HAL_DMA_Abort_IT+0xe8>)
 8002c90:	4293      	cmp	r3, r2
 8002c92:	d102      	bne.n	8002c9a <HAL_DMA_Abort_IT+0x86>
 8002c94:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8002c98:	e00e      	b.n	8002cb8 <HAL_DMA_Abort_IT+0xa4>
 8002c9a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002c9e:	e00b      	b.n	8002cb8 <HAL_DMA_Abort_IT+0xa4>
 8002ca0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002ca4:	e008      	b.n	8002cb8 <HAL_DMA_Abort_IT+0xa4>
 8002ca6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002caa:	e005      	b.n	8002cb8 <HAL_DMA_Abort_IT+0xa4>
 8002cac:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002cb0:	e002      	b.n	8002cb8 <HAL_DMA_Abort_IT+0xa4>
 8002cb2:	2310      	movs	r3, #16
 8002cb4:	e000      	b.n	8002cb8 <HAL_DMA_Abort_IT+0xa4>
 8002cb6:	2301      	movs	r3, #1
 8002cb8:	4a11      	ldr	r2, [pc, #68]	; (8002d00 <HAL_DMA_Abort_IT+0xec>)
 8002cba:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	2201      	movs	r2, #1
 8002cc0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	2200      	movs	r2, #0
 8002cc8:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d003      	beq.n	8002cdc <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002cd8:	6878      	ldr	r0, [r7, #4]
 8002cda:	4798      	blx	r3
    } 
  }
  return status;
 8002cdc:	7bfb      	ldrb	r3, [r7, #15]
}
 8002cde:	4618      	mov	r0, r3
 8002ce0:	3710      	adds	r7, #16
 8002ce2:	46bd      	mov	sp, r7
 8002ce4:	bd80      	pop	{r7, pc}
 8002ce6:	bf00      	nop
 8002ce8:	40020008 	.word	0x40020008
 8002cec:	4002001c 	.word	0x4002001c
 8002cf0:	40020030 	.word	0x40020030
 8002cf4:	40020044 	.word	0x40020044
 8002cf8:	40020058 	.word	0x40020058
 8002cfc:	4002006c 	.word	0x4002006c
 8002d00:	40020000 	.word	0x40020000

08002d04 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002d04:	b480      	push	{r7}
 8002d06:	b08b      	sub	sp, #44	; 0x2c
 8002d08:	af00      	add	r7, sp, #0
 8002d0a:	6078      	str	r0, [r7, #4]
 8002d0c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002d0e:	2300      	movs	r3, #0
 8002d10:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002d12:	2300      	movs	r3, #0
 8002d14:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002d16:	e169      	b.n	8002fec <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002d18:	2201      	movs	r2, #1
 8002d1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d1c:	fa02 f303 	lsl.w	r3, r2, r3
 8002d20:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002d22:	683b      	ldr	r3, [r7, #0]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	69fa      	ldr	r2, [r7, #28]
 8002d28:	4013      	ands	r3, r2
 8002d2a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002d2c:	69ba      	ldr	r2, [r7, #24]
 8002d2e:	69fb      	ldr	r3, [r7, #28]
 8002d30:	429a      	cmp	r2, r3
 8002d32:	f040 8158 	bne.w	8002fe6 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002d36:	683b      	ldr	r3, [r7, #0]
 8002d38:	685b      	ldr	r3, [r3, #4]
 8002d3a:	4a9a      	ldr	r2, [pc, #616]	; (8002fa4 <HAL_GPIO_Init+0x2a0>)
 8002d3c:	4293      	cmp	r3, r2
 8002d3e:	d05e      	beq.n	8002dfe <HAL_GPIO_Init+0xfa>
 8002d40:	4a98      	ldr	r2, [pc, #608]	; (8002fa4 <HAL_GPIO_Init+0x2a0>)
 8002d42:	4293      	cmp	r3, r2
 8002d44:	d875      	bhi.n	8002e32 <HAL_GPIO_Init+0x12e>
 8002d46:	4a98      	ldr	r2, [pc, #608]	; (8002fa8 <HAL_GPIO_Init+0x2a4>)
 8002d48:	4293      	cmp	r3, r2
 8002d4a:	d058      	beq.n	8002dfe <HAL_GPIO_Init+0xfa>
 8002d4c:	4a96      	ldr	r2, [pc, #600]	; (8002fa8 <HAL_GPIO_Init+0x2a4>)
 8002d4e:	4293      	cmp	r3, r2
 8002d50:	d86f      	bhi.n	8002e32 <HAL_GPIO_Init+0x12e>
 8002d52:	4a96      	ldr	r2, [pc, #600]	; (8002fac <HAL_GPIO_Init+0x2a8>)
 8002d54:	4293      	cmp	r3, r2
 8002d56:	d052      	beq.n	8002dfe <HAL_GPIO_Init+0xfa>
 8002d58:	4a94      	ldr	r2, [pc, #592]	; (8002fac <HAL_GPIO_Init+0x2a8>)
 8002d5a:	4293      	cmp	r3, r2
 8002d5c:	d869      	bhi.n	8002e32 <HAL_GPIO_Init+0x12e>
 8002d5e:	4a94      	ldr	r2, [pc, #592]	; (8002fb0 <HAL_GPIO_Init+0x2ac>)
 8002d60:	4293      	cmp	r3, r2
 8002d62:	d04c      	beq.n	8002dfe <HAL_GPIO_Init+0xfa>
 8002d64:	4a92      	ldr	r2, [pc, #584]	; (8002fb0 <HAL_GPIO_Init+0x2ac>)
 8002d66:	4293      	cmp	r3, r2
 8002d68:	d863      	bhi.n	8002e32 <HAL_GPIO_Init+0x12e>
 8002d6a:	4a92      	ldr	r2, [pc, #584]	; (8002fb4 <HAL_GPIO_Init+0x2b0>)
 8002d6c:	4293      	cmp	r3, r2
 8002d6e:	d046      	beq.n	8002dfe <HAL_GPIO_Init+0xfa>
 8002d70:	4a90      	ldr	r2, [pc, #576]	; (8002fb4 <HAL_GPIO_Init+0x2b0>)
 8002d72:	4293      	cmp	r3, r2
 8002d74:	d85d      	bhi.n	8002e32 <HAL_GPIO_Init+0x12e>
 8002d76:	2b12      	cmp	r3, #18
 8002d78:	d82a      	bhi.n	8002dd0 <HAL_GPIO_Init+0xcc>
 8002d7a:	2b12      	cmp	r3, #18
 8002d7c:	d859      	bhi.n	8002e32 <HAL_GPIO_Init+0x12e>
 8002d7e:	a201      	add	r2, pc, #4	; (adr r2, 8002d84 <HAL_GPIO_Init+0x80>)
 8002d80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d84:	08002dff 	.word	0x08002dff
 8002d88:	08002dd9 	.word	0x08002dd9
 8002d8c:	08002deb 	.word	0x08002deb
 8002d90:	08002e2d 	.word	0x08002e2d
 8002d94:	08002e33 	.word	0x08002e33
 8002d98:	08002e33 	.word	0x08002e33
 8002d9c:	08002e33 	.word	0x08002e33
 8002da0:	08002e33 	.word	0x08002e33
 8002da4:	08002e33 	.word	0x08002e33
 8002da8:	08002e33 	.word	0x08002e33
 8002dac:	08002e33 	.word	0x08002e33
 8002db0:	08002e33 	.word	0x08002e33
 8002db4:	08002e33 	.word	0x08002e33
 8002db8:	08002e33 	.word	0x08002e33
 8002dbc:	08002e33 	.word	0x08002e33
 8002dc0:	08002e33 	.word	0x08002e33
 8002dc4:	08002e33 	.word	0x08002e33
 8002dc8:	08002de1 	.word	0x08002de1
 8002dcc:	08002df5 	.word	0x08002df5
 8002dd0:	4a79      	ldr	r2, [pc, #484]	; (8002fb8 <HAL_GPIO_Init+0x2b4>)
 8002dd2:	4293      	cmp	r3, r2
 8002dd4:	d013      	beq.n	8002dfe <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002dd6:	e02c      	b.n	8002e32 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002dd8:	683b      	ldr	r3, [r7, #0]
 8002dda:	68db      	ldr	r3, [r3, #12]
 8002ddc:	623b      	str	r3, [r7, #32]
          break;
 8002dde:	e029      	b.n	8002e34 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002de0:	683b      	ldr	r3, [r7, #0]
 8002de2:	68db      	ldr	r3, [r3, #12]
 8002de4:	3304      	adds	r3, #4
 8002de6:	623b      	str	r3, [r7, #32]
          break;
 8002de8:	e024      	b.n	8002e34 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002dea:	683b      	ldr	r3, [r7, #0]
 8002dec:	68db      	ldr	r3, [r3, #12]
 8002dee:	3308      	adds	r3, #8
 8002df0:	623b      	str	r3, [r7, #32]
          break;
 8002df2:	e01f      	b.n	8002e34 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002df4:	683b      	ldr	r3, [r7, #0]
 8002df6:	68db      	ldr	r3, [r3, #12]
 8002df8:	330c      	adds	r3, #12
 8002dfa:	623b      	str	r3, [r7, #32]
          break;
 8002dfc:	e01a      	b.n	8002e34 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002dfe:	683b      	ldr	r3, [r7, #0]
 8002e00:	689b      	ldr	r3, [r3, #8]
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d102      	bne.n	8002e0c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002e06:	2304      	movs	r3, #4
 8002e08:	623b      	str	r3, [r7, #32]
          break;
 8002e0a:	e013      	b.n	8002e34 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002e0c:	683b      	ldr	r3, [r7, #0]
 8002e0e:	689b      	ldr	r3, [r3, #8]
 8002e10:	2b01      	cmp	r3, #1
 8002e12:	d105      	bne.n	8002e20 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002e14:	2308      	movs	r3, #8
 8002e16:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	69fa      	ldr	r2, [r7, #28]
 8002e1c:	611a      	str	r2, [r3, #16]
          break;
 8002e1e:	e009      	b.n	8002e34 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002e20:	2308      	movs	r3, #8
 8002e22:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	69fa      	ldr	r2, [r7, #28]
 8002e28:	615a      	str	r2, [r3, #20]
          break;
 8002e2a:	e003      	b.n	8002e34 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002e2c:	2300      	movs	r3, #0
 8002e2e:	623b      	str	r3, [r7, #32]
          break;
 8002e30:	e000      	b.n	8002e34 <HAL_GPIO_Init+0x130>
          break;
 8002e32:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002e34:	69bb      	ldr	r3, [r7, #24]
 8002e36:	2bff      	cmp	r3, #255	; 0xff
 8002e38:	d801      	bhi.n	8002e3e <HAL_GPIO_Init+0x13a>
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	e001      	b.n	8002e42 <HAL_GPIO_Init+0x13e>
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	3304      	adds	r3, #4
 8002e42:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002e44:	69bb      	ldr	r3, [r7, #24]
 8002e46:	2bff      	cmp	r3, #255	; 0xff
 8002e48:	d802      	bhi.n	8002e50 <HAL_GPIO_Init+0x14c>
 8002e4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e4c:	009b      	lsls	r3, r3, #2
 8002e4e:	e002      	b.n	8002e56 <HAL_GPIO_Init+0x152>
 8002e50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e52:	3b08      	subs	r3, #8
 8002e54:	009b      	lsls	r3, r3, #2
 8002e56:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002e58:	697b      	ldr	r3, [r7, #20]
 8002e5a:	681a      	ldr	r2, [r3, #0]
 8002e5c:	210f      	movs	r1, #15
 8002e5e:	693b      	ldr	r3, [r7, #16]
 8002e60:	fa01 f303 	lsl.w	r3, r1, r3
 8002e64:	43db      	mvns	r3, r3
 8002e66:	401a      	ands	r2, r3
 8002e68:	6a39      	ldr	r1, [r7, #32]
 8002e6a:	693b      	ldr	r3, [r7, #16]
 8002e6c:	fa01 f303 	lsl.w	r3, r1, r3
 8002e70:	431a      	orrs	r2, r3
 8002e72:	697b      	ldr	r3, [r7, #20]
 8002e74:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002e76:	683b      	ldr	r3, [r7, #0]
 8002e78:	685b      	ldr	r3, [r3, #4]
 8002e7a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	f000 80b1 	beq.w	8002fe6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002e84:	4b4d      	ldr	r3, [pc, #308]	; (8002fbc <HAL_GPIO_Init+0x2b8>)
 8002e86:	699b      	ldr	r3, [r3, #24]
 8002e88:	4a4c      	ldr	r2, [pc, #304]	; (8002fbc <HAL_GPIO_Init+0x2b8>)
 8002e8a:	f043 0301 	orr.w	r3, r3, #1
 8002e8e:	6193      	str	r3, [r2, #24]
 8002e90:	4b4a      	ldr	r3, [pc, #296]	; (8002fbc <HAL_GPIO_Init+0x2b8>)
 8002e92:	699b      	ldr	r3, [r3, #24]
 8002e94:	f003 0301 	and.w	r3, r3, #1
 8002e98:	60bb      	str	r3, [r7, #8]
 8002e9a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002e9c:	4a48      	ldr	r2, [pc, #288]	; (8002fc0 <HAL_GPIO_Init+0x2bc>)
 8002e9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ea0:	089b      	lsrs	r3, r3, #2
 8002ea2:	3302      	adds	r3, #2
 8002ea4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ea8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002eaa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002eac:	f003 0303 	and.w	r3, r3, #3
 8002eb0:	009b      	lsls	r3, r3, #2
 8002eb2:	220f      	movs	r2, #15
 8002eb4:	fa02 f303 	lsl.w	r3, r2, r3
 8002eb8:	43db      	mvns	r3, r3
 8002eba:	68fa      	ldr	r2, [r7, #12]
 8002ebc:	4013      	ands	r3, r2
 8002ebe:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	4a40      	ldr	r2, [pc, #256]	; (8002fc4 <HAL_GPIO_Init+0x2c0>)
 8002ec4:	4293      	cmp	r3, r2
 8002ec6:	d013      	beq.n	8002ef0 <HAL_GPIO_Init+0x1ec>
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	4a3f      	ldr	r2, [pc, #252]	; (8002fc8 <HAL_GPIO_Init+0x2c4>)
 8002ecc:	4293      	cmp	r3, r2
 8002ece:	d00d      	beq.n	8002eec <HAL_GPIO_Init+0x1e8>
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	4a3e      	ldr	r2, [pc, #248]	; (8002fcc <HAL_GPIO_Init+0x2c8>)
 8002ed4:	4293      	cmp	r3, r2
 8002ed6:	d007      	beq.n	8002ee8 <HAL_GPIO_Init+0x1e4>
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	4a3d      	ldr	r2, [pc, #244]	; (8002fd0 <HAL_GPIO_Init+0x2cc>)
 8002edc:	4293      	cmp	r3, r2
 8002ede:	d101      	bne.n	8002ee4 <HAL_GPIO_Init+0x1e0>
 8002ee0:	2303      	movs	r3, #3
 8002ee2:	e006      	b.n	8002ef2 <HAL_GPIO_Init+0x1ee>
 8002ee4:	2304      	movs	r3, #4
 8002ee6:	e004      	b.n	8002ef2 <HAL_GPIO_Init+0x1ee>
 8002ee8:	2302      	movs	r3, #2
 8002eea:	e002      	b.n	8002ef2 <HAL_GPIO_Init+0x1ee>
 8002eec:	2301      	movs	r3, #1
 8002eee:	e000      	b.n	8002ef2 <HAL_GPIO_Init+0x1ee>
 8002ef0:	2300      	movs	r3, #0
 8002ef2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002ef4:	f002 0203 	and.w	r2, r2, #3
 8002ef8:	0092      	lsls	r2, r2, #2
 8002efa:	4093      	lsls	r3, r2
 8002efc:	68fa      	ldr	r2, [r7, #12]
 8002efe:	4313      	orrs	r3, r2
 8002f00:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002f02:	492f      	ldr	r1, [pc, #188]	; (8002fc0 <HAL_GPIO_Init+0x2bc>)
 8002f04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f06:	089b      	lsrs	r3, r3, #2
 8002f08:	3302      	adds	r3, #2
 8002f0a:	68fa      	ldr	r2, [r7, #12]
 8002f0c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002f10:	683b      	ldr	r3, [r7, #0]
 8002f12:	685b      	ldr	r3, [r3, #4]
 8002f14:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	d006      	beq.n	8002f2a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002f1c:	4b2d      	ldr	r3, [pc, #180]	; (8002fd4 <HAL_GPIO_Init+0x2d0>)
 8002f1e:	689a      	ldr	r2, [r3, #8]
 8002f20:	492c      	ldr	r1, [pc, #176]	; (8002fd4 <HAL_GPIO_Init+0x2d0>)
 8002f22:	69bb      	ldr	r3, [r7, #24]
 8002f24:	4313      	orrs	r3, r2
 8002f26:	608b      	str	r3, [r1, #8]
 8002f28:	e006      	b.n	8002f38 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002f2a:	4b2a      	ldr	r3, [pc, #168]	; (8002fd4 <HAL_GPIO_Init+0x2d0>)
 8002f2c:	689a      	ldr	r2, [r3, #8]
 8002f2e:	69bb      	ldr	r3, [r7, #24]
 8002f30:	43db      	mvns	r3, r3
 8002f32:	4928      	ldr	r1, [pc, #160]	; (8002fd4 <HAL_GPIO_Init+0x2d0>)
 8002f34:	4013      	ands	r3, r2
 8002f36:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002f38:	683b      	ldr	r3, [r7, #0]
 8002f3a:	685b      	ldr	r3, [r3, #4]
 8002f3c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d006      	beq.n	8002f52 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002f44:	4b23      	ldr	r3, [pc, #140]	; (8002fd4 <HAL_GPIO_Init+0x2d0>)
 8002f46:	68da      	ldr	r2, [r3, #12]
 8002f48:	4922      	ldr	r1, [pc, #136]	; (8002fd4 <HAL_GPIO_Init+0x2d0>)
 8002f4a:	69bb      	ldr	r3, [r7, #24]
 8002f4c:	4313      	orrs	r3, r2
 8002f4e:	60cb      	str	r3, [r1, #12]
 8002f50:	e006      	b.n	8002f60 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002f52:	4b20      	ldr	r3, [pc, #128]	; (8002fd4 <HAL_GPIO_Init+0x2d0>)
 8002f54:	68da      	ldr	r2, [r3, #12]
 8002f56:	69bb      	ldr	r3, [r7, #24]
 8002f58:	43db      	mvns	r3, r3
 8002f5a:	491e      	ldr	r1, [pc, #120]	; (8002fd4 <HAL_GPIO_Init+0x2d0>)
 8002f5c:	4013      	ands	r3, r2
 8002f5e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002f60:	683b      	ldr	r3, [r7, #0]
 8002f62:	685b      	ldr	r3, [r3, #4]
 8002f64:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d006      	beq.n	8002f7a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002f6c:	4b19      	ldr	r3, [pc, #100]	; (8002fd4 <HAL_GPIO_Init+0x2d0>)
 8002f6e:	685a      	ldr	r2, [r3, #4]
 8002f70:	4918      	ldr	r1, [pc, #96]	; (8002fd4 <HAL_GPIO_Init+0x2d0>)
 8002f72:	69bb      	ldr	r3, [r7, #24]
 8002f74:	4313      	orrs	r3, r2
 8002f76:	604b      	str	r3, [r1, #4]
 8002f78:	e006      	b.n	8002f88 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002f7a:	4b16      	ldr	r3, [pc, #88]	; (8002fd4 <HAL_GPIO_Init+0x2d0>)
 8002f7c:	685a      	ldr	r2, [r3, #4]
 8002f7e:	69bb      	ldr	r3, [r7, #24]
 8002f80:	43db      	mvns	r3, r3
 8002f82:	4914      	ldr	r1, [pc, #80]	; (8002fd4 <HAL_GPIO_Init+0x2d0>)
 8002f84:	4013      	ands	r3, r2
 8002f86:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002f88:	683b      	ldr	r3, [r7, #0]
 8002f8a:	685b      	ldr	r3, [r3, #4]
 8002f8c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d021      	beq.n	8002fd8 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002f94:	4b0f      	ldr	r3, [pc, #60]	; (8002fd4 <HAL_GPIO_Init+0x2d0>)
 8002f96:	681a      	ldr	r2, [r3, #0]
 8002f98:	490e      	ldr	r1, [pc, #56]	; (8002fd4 <HAL_GPIO_Init+0x2d0>)
 8002f9a:	69bb      	ldr	r3, [r7, #24]
 8002f9c:	4313      	orrs	r3, r2
 8002f9e:	600b      	str	r3, [r1, #0]
 8002fa0:	e021      	b.n	8002fe6 <HAL_GPIO_Init+0x2e2>
 8002fa2:	bf00      	nop
 8002fa4:	10320000 	.word	0x10320000
 8002fa8:	10310000 	.word	0x10310000
 8002fac:	10220000 	.word	0x10220000
 8002fb0:	10210000 	.word	0x10210000
 8002fb4:	10120000 	.word	0x10120000
 8002fb8:	10110000 	.word	0x10110000
 8002fbc:	40021000 	.word	0x40021000
 8002fc0:	40010000 	.word	0x40010000
 8002fc4:	40010800 	.word	0x40010800
 8002fc8:	40010c00 	.word	0x40010c00
 8002fcc:	40011000 	.word	0x40011000
 8002fd0:	40011400 	.word	0x40011400
 8002fd4:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002fd8:	4b0b      	ldr	r3, [pc, #44]	; (8003008 <HAL_GPIO_Init+0x304>)
 8002fda:	681a      	ldr	r2, [r3, #0]
 8002fdc:	69bb      	ldr	r3, [r7, #24]
 8002fde:	43db      	mvns	r3, r3
 8002fe0:	4909      	ldr	r1, [pc, #36]	; (8003008 <HAL_GPIO_Init+0x304>)
 8002fe2:	4013      	ands	r3, r2
 8002fe4:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002fe6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fe8:	3301      	adds	r3, #1
 8002fea:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002fec:	683b      	ldr	r3, [r7, #0]
 8002fee:	681a      	ldr	r2, [r3, #0]
 8002ff0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ff2:	fa22 f303 	lsr.w	r3, r2, r3
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	f47f ae8e 	bne.w	8002d18 <HAL_GPIO_Init+0x14>
  }
}
 8002ffc:	bf00      	nop
 8002ffe:	bf00      	nop
 8003000:	372c      	adds	r7, #44	; 0x2c
 8003002:	46bd      	mov	sp, r7
 8003004:	bc80      	pop	{r7}
 8003006:	4770      	bx	lr
 8003008:	40010400 	.word	0x40010400

0800300c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800300c:	b480      	push	{r7}
 800300e:	b085      	sub	sp, #20
 8003010:	af00      	add	r7, sp, #0
 8003012:	6078      	str	r0, [r7, #4]
 8003014:	460b      	mov	r3, r1
 8003016:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	689a      	ldr	r2, [r3, #8]
 800301c:	887b      	ldrh	r3, [r7, #2]
 800301e:	4013      	ands	r3, r2
 8003020:	2b00      	cmp	r3, #0
 8003022:	d002      	beq.n	800302a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003024:	2301      	movs	r3, #1
 8003026:	73fb      	strb	r3, [r7, #15]
 8003028:	e001      	b.n	800302e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800302a:	2300      	movs	r3, #0
 800302c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800302e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003030:	4618      	mov	r0, r3
 8003032:	3714      	adds	r7, #20
 8003034:	46bd      	mov	sp, r7
 8003036:	bc80      	pop	{r7}
 8003038:	4770      	bx	lr

0800303a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800303a:	b480      	push	{r7}
 800303c:	b083      	sub	sp, #12
 800303e:	af00      	add	r7, sp, #0
 8003040:	6078      	str	r0, [r7, #4]
 8003042:	460b      	mov	r3, r1
 8003044:	807b      	strh	r3, [r7, #2]
 8003046:	4613      	mov	r3, r2
 8003048:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800304a:	787b      	ldrb	r3, [r7, #1]
 800304c:	2b00      	cmp	r3, #0
 800304e:	d003      	beq.n	8003058 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003050:	887a      	ldrh	r2, [r7, #2]
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003056:	e003      	b.n	8003060 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003058:	887b      	ldrh	r3, [r7, #2]
 800305a:	041a      	lsls	r2, r3, #16
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	611a      	str	r2, [r3, #16]
}
 8003060:	bf00      	nop
 8003062:	370c      	adds	r7, #12
 8003064:	46bd      	mov	sp, r7
 8003066:	bc80      	pop	{r7}
 8003068:	4770      	bx	lr

0800306a <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800306a:	b480      	push	{r7}
 800306c:	b085      	sub	sp, #20
 800306e:	af00      	add	r7, sp, #0
 8003070:	6078      	str	r0, [r7, #4]
 8003072:	460b      	mov	r3, r1
 8003074:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	68db      	ldr	r3, [r3, #12]
 800307a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800307c:	887a      	ldrh	r2, [r7, #2]
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	4013      	ands	r3, r2
 8003082:	041a      	lsls	r2, r3, #16
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	43d9      	mvns	r1, r3
 8003088:	887b      	ldrh	r3, [r7, #2]
 800308a:	400b      	ands	r3, r1
 800308c:	431a      	orrs	r2, r3
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	611a      	str	r2, [r3, #16]
}
 8003092:	bf00      	nop
 8003094:	3714      	adds	r7, #20
 8003096:	46bd      	mov	sp, r7
 8003098:	bc80      	pop	{r7}
 800309a:	4770      	bx	lr

0800309c <HAL_PWR_EnterSLEEPMode>:
  *            @arg PWR_SLEEPENTRY_WFI: enter SLEEP mode with WFI instruction
  *            @arg PWR_SLEEPENTRY_WFE: enter SLEEP mode with WFE instruction
  * @retval None
  */
void HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SLEEPEntry)
{
 800309c:	b480      	push	{r7}
 800309e:	b083      	sub	sp, #12
 80030a0:	af00      	add	r7, sp, #0
 80030a2:	6078      	str	r0, [r7, #4]
 80030a4:	460b      	mov	r3, r1
 80030a6:	70fb      	strb	r3, [r7, #3]
  UNUSED(Regulator);

  assert_param(IS_PWR_SLEEP_ENTRY(SLEEPEntry));

  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 80030a8:	4b09      	ldr	r3, [pc, #36]	; (80030d0 <HAL_PWR_EnterSLEEPMode+0x34>)
 80030aa:	691b      	ldr	r3, [r3, #16]
 80030ac:	4a08      	ldr	r2, [pc, #32]	; (80030d0 <HAL_PWR_EnterSLEEPMode+0x34>)
 80030ae:	f023 0304 	bic.w	r3, r3, #4
 80030b2:	6113      	str	r3, [r2, #16]

  /* Select SLEEP mode entry -------------------------------------------------*/
  if(SLEEPEntry == PWR_SLEEPENTRY_WFI)
 80030b4:	78fb      	ldrb	r3, [r7, #3]
 80030b6:	2b01      	cmp	r3, #1
 80030b8:	d101      	bne.n	80030be <HAL_PWR_EnterSLEEPMode+0x22>
  {
    /* Request Wait For Interrupt */
    __WFI();
 80030ba:	bf30      	wfi
    /* Request Wait For Event */
    __SEV();
    __WFE();
    __WFE();
  }
}
 80030bc:	e002      	b.n	80030c4 <HAL_PWR_EnterSLEEPMode+0x28>
    __SEV();
 80030be:	bf40      	sev
    __WFE();
 80030c0:	bf20      	wfe
    __WFE();
 80030c2:	bf20      	wfe
}
 80030c4:	bf00      	nop
 80030c6:	370c      	adds	r7, #12
 80030c8:	46bd      	mov	sp, r7
 80030ca:	bc80      	pop	{r7}
 80030cc:	4770      	bx	lr
 80030ce:	bf00      	nop
 80030d0:	e000ed00 	.word	0xe000ed00

080030d4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80030d4:	b580      	push	{r7, lr}
 80030d6:	b086      	sub	sp, #24
 80030d8:	af00      	add	r7, sp, #0
 80030da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d101      	bne.n	80030e6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80030e2:	2301      	movs	r3, #1
 80030e4:	e26c      	b.n	80035c0 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	f003 0301 	and.w	r3, r3, #1
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	f000 8087 	beq.w	8003202 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80030f4:	4b92      	ldr	r3, [pc, #584]	; (8003340 <HAL_RCC_OscConfig+0x26c>)
 80030f6:	685b      	ldr	r3, [r3, #4]
 80030f8:	f003 030c 	and.w	r3, r3, #12
 80030fc:	2b04      	cmp	r3, #4
 80030fe:	d00c      	beq.n	800311a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003100:	4b8f      	ldr	r3, [pc, #572]	; (8003340 <HAL_RCC_OscConfig+0x26c>)
 8003102:	685b      	ldr	r3, [r3, #4]
 8003104:	f003 030c 	and.w	r3, r3, #12
 8003108:	2b08      	cmp	r3, #8
 800310a:	d112      	bne.n	8003132 <HAL_RCC_OscConfig+0x5e>
 800310c:	4b8c      	ldr	r3, [pc, #560]	; (8003340 <HAL_RCC_OscConfig+0x26c>)
 800310e:	685b      	ldr	r3, [r3, #4]
 8003110:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003114:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003118:	d10b      	bne.n	8003132 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800311a:	4b89      	ldr	r3, [pc, #548]	; (8003340 <HAL_RCC_OscConfig+0x26c>)
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003122:	2b00      	cmp	r3, #0
 8003124:	d06c      	beq.n	8003200 <HAL_RCC_OscConfig+0x12c>
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	685b      	ldr	r3, [r3, #4]
 800312a:	2b00      	cmp	r3, #0
 800312c:	d168      	bne.n	8003200 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800312e:	2301      	movs	r3, #1
 8003130:	e246      	b.n	80035c0 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	685b      	ldr	r3, [r3, #4]
 8003136:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800313a:	d106      	bne.n	800314a <HAL_RCC_OscConfig+0x76>
 800313c:	4b80      	ldr	r3, [pc, #512]	; (8003340 <HAL_RCC_OscConfig+0x26c>)
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	4a7f      	ldr	r2, [pc, #508]	; (8003340 <HAL_RCC_OscConfig+0x26c>)
 8003142:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003146:	6013      	str	r3, [r2, #0]
 8003148:	e02e      	b.n	80031a8 <HAL_RCC_OscConfig+0xd4>
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	685b      	ldr	r3, [r3, #4]
 800314e:	2b00      	cmp	r3, #0
 8003150:	d10c      	bne.n	800316c <HAL_RCC_OscConfig+0x98>
 8003152:	4b7b      	ldr	r3, [pc, #492]	; (8003340 <HAL_RCC_OscConfig+0x26c>)
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	4a7a      	ldr	r2, [pc, #488]	; (8003340 <HAL_RCC_OscConfig+0x26c>)
 8003158:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800315c:	6013      	str	r3, [r2, #0]
 800315e:	4b78      	ldr	r3, [pc, #480]	; (8003340 <HAL_RCC_OscConfig+0x26c>)
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	4a77      	ldr	r2, [pc, #476]	; (8003340 <HAL_RCC_OscConfig+0x26c>)
 8003164:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003168:	6013      	str	r3, [r2, #0]
 800316a:	e01d      	b.n	80031a8 <HAL_RCC_OscConfig+0xd4>
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	685b      	ldr	r3, [r3, #4]
 8003170:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003174:	d10c      	bne.n	8003190 <HAL_RCC_OscConfig+0xbc>
 8003176:	4b72      	ldr	r3, [pc, #456]	; (8003340 <HAL_RCC_OscConfig+0x26c>)
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	4a71      	ldr	r2, [pc, #452]	; (8003340 <HAL_RCC_OscConfig+0x26c>)
 800317c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003180:	6013      	str	r3, [r2, #0]
 8003182:	4b6f      	ldr	r3, [pc, #444]	; (8003340 <HAL_RCC_OscConfig+0x26c>)
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	4a6e      	ldr	r2, [pc, #440]	; (8003340 <HAL_RCC_OscConfig+0x26c>)
 8003188:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800318c:	6013      	str	r3, [r2, #0]
 800318e:	e00b      	b.n	80031a8 <HAL_RCC_OscConfig+0xd4>
 8003190:	4b6b      	ldr	r3, [pc, #428]	; (8003340 <HAL_RCC_OscConfig+0x26c>)
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	4a6a      	ldr	r2, [pc, #424]	; (8003340 <HAL_RCC_OscConfig+0x26c>)
 8003196:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800319a:	6013      	str	r3, [r2, #0]
 800319c:	4b68      	ldr	r3, [pc, #416]	; (8003340 <HAL_RCC_OscConfig+0x26c>)
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	4a67      	ldr	r2, [pc, #412]	; (8003340 <HAL_RCC_OscConfig+0x26c>)
 80031a2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80031a6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	685b      	ldr	r3, [r3, #4]
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d013      	beq.n	80031d8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80031b0:	f7ff fbde 	bl	8002970 <HAL_GetTick>
 80031b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80031b6:	e008      	b.n	80031ca <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80031b8:	f7ff fbda 	bl	8002970 <HAL_GetTick>
 80031bc:	4602      	mov	r2, r0
 80031be:	693b      	ldr	r3, [r7, #16]
 80031c0:	1ad3      	subs	r3, r2, r3
 80031c2:	2b64      	cmp	r3, #100	; 0x64
 80031c4:	d901      	bls.n	80031ca <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80031c6:	2303      	movs	r3, #3
 80031c8:	e1fa      	b.n	80035c0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80031ca:	4b5d      	ldr	r3, [pc, #372]	; (8003340 <HAL_RCC_OscConfig+0x26c>)
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d0f0      	beq.n	80031b8 <HAL_RCC_OscConfig+0xe4>
 80031d6:	e014      	b.n	8003202 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80031d8:	f7ff fbca 	bl	8002970 <HAL_GetTick>
 80031dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80031de:	e008      	b.n	80031f2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80031e0:	f7ff fbc6 	bl	8002970 <HAL_GetTick>
 80031e4:	4602      	mov	r2, r0
 80031e6:	693b      	ldr	r3, [r7, #16]
 80031e8:	1ad3      	subs	r3, r2, r3
 80031ea:	2b64      	cmp	r3, #100	; 0x64
 80031ec:	d901      	bls.n	80031f2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80031ee:	2303      	movs	r3, #3
 80031f0:	e1e6      	b.n	80035c0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80031f2:	4b53      	ldr	r3, [pc, #332]	; (8003340 <HAL_RCC_OscConfig+0x26c>)
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d1f0      	bne.n	80031e0 <HAL_RCC_OscConfig+0x10c>
 80031fe:	e000      	b.n	8003202 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003200:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	f003 0302 	and.w	r3, r3, #2
 800320a:	2b00      	cmp	r3, #0
 800320c:	d063      	beq.n	80032d6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800320e:	4b4c      	ldr	r3, [pc, #304]	; (8003340 <HAL_RCC_OscConfig+0x26c>)
 8003210:	685b      	ldr	r3, [r3, #4]
 8003212:	f003 030c 	and.w	r3, r3, #12
 8003216:	2b00      	cmp	r3, #0
 8003218:	d00b      	beq.n	8003232 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800321a:	4b49      	ldr	r3, [pc, #292]	; (8003340 <HAL_RCC_OscConfig+0x26c>)
 800321c:	685b      	ldr	r3, [r3, #4]
 800321e:	f003 030c 	and.w	r3, r3, #12
 8003222:	2b08      	cmp	r3, #8
 8003224:	d11c      	bne.n	8003260 <HAL_RCC_OscConfig+0x18c>
 8003226:	4b46      	ldr	r3, [pc, #280]	; (8003340 <HAL_RCC_OscConfig+0x26c>)
 8003228:	685b      	ldr	r3, [r3, #4]
 800322a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800322e:	2b00      	cmp	r3, #0
 8003230:	d116      	bne.n	8003260 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003232:	4b43      	ldr	r3, [pc, #268]	; (8003340 <HAL_RCC_OscConfig+0x26c>)
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	f003 0302 	and.w	r3, r3, #2
 800323a:	2b00      	cmp	r3, #0
 800323c:	d005      	beq.n	800324a <HAL_RCC_OscConfig+0x176>
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	691b      	ldr	r3, [r3, #16]
 8003242:	2b01      	cmp	r3, #1
 8003244:	d001      	beq.n	800324a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003246:	2301      	movs	r3, #1
 8003248:	e1ba      	b.n	80035c0 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800324a:	4b3d      	ldr	r3, [pc, #244]	; (8003340 <HAL_RCC_OscConfig+0x26c>)
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	695b      	ldr	r3, [r3, #20]
 8003256:	00db      	lsls	r3, r3, #3
 8003258:	4939      	ldr	r1, [pc, #228]	; (8003340 <HAL_RCC_OscConfig+0x26c>)
 800325a:	4313      	orrs	r3, r2
 800325c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800325e:	e03a      	b.n	80032d6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	691b      	ldr	r3, [r3, #16]
 8003264:	2b00      	cmp	r3, #0
 8003266:	d020      	beq.n	80032aa <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003268:	4b36      	ldr	r3, [pc, #216]	; (8003344 <HAL_RCC_OscConfig+0x270>)
 800326a:	2201      	movs	r2, #1
 800326c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800326e:	f7ff fb7f 	bl	8002970 <HAL_GetTick>
 8003272:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003274:	e008      	b.n	8003288 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003276:	f7ff fb7b 	bl	8002970 <HAL_GetTick>
 800327a:	4602      	mov	r2, r0
 800327c:	693b      	ldr	r3, [r7, #16]
 800327e:	1ad3      	subs	r3, r2, r3
 8003280:	2b02      	cmp	r3, #2
 8003282:	d901      	bls.n	8003288 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003284:	2303      	movs	r3, #3
 8003286:	e19b      	b.n	80035c0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003288:	4b2d      	ldr	r3, [pc, #180]	; (8003340 <HAL_RCC_OscConfig+0x26c>)
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	f003 0302 	and.w	r3, r3, #2
 8003290:	2b00      	cmp	r3, #0
 8003292:	d0f0      	beq.n	8003276 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003294:	4b2a      	ldr	r3, [pc, #168]	; (8003340 <HAL_RCC_OscConfig+0x26c>)
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	695b      	ldr	r3, [r3, #20]
 80032a0:	00db      	lsls	r3, r3, #3
 80032a2:	4927      	ldr	r1, [pc, #156]	; (8003340 <HAL_RCC_OscConfig+0x26c>)
 80032a4:	4313      	orrs	r3, r2
 80032a6:	600b      	str	r3, [r1, #0]
 80032a8:	e015      	b.n	80032d6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80032aa:	4b26      	ldr	r3, [pc, #152]	; (8003344 <HAL_RCC_OscConfig+0x270>)
 80032ac:	2200      	movs	r2, #0
 80032ae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032b0:	f7ff fb5e 	bl	8002970 <HAL_GetTick>
 80032b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80032b6:	e008      	b.n	80032ca <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80032b8:	f7ff fb5a 	bl	8002970 <HAL_GetTick>
 80032bc:	4602      	mov	r2, r0
 80032be:	693b      	ldr	r3, [r7, #16]
 80032c0:	1ad3      	subs	r3, r2, r3
 80032c2:	2b02      	cmp	r3, #2
 80032c4:	d901      	bls.n	80032ca <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80032c6:	2303      	movs	r3, #3
 80032c8:	e17a      	b.n	80035c0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80032ca:	4b1d      	ldr	r3, [pc, #116]	; (8003340 <HAL_RCC_OscConfig+0x26c>)
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	f003 0302 	and.w	r3, r3, #2
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d1f0      	bne.n	80032b8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	f003 0308 	and.w	r3, r3, #8
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d03a      	beq.n	8003358 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	699b      	ldr	r3, [r3, #24]
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d019      	beq.n	800331e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80032ea:	4b17      	ldr	r3, [pc, #92]	; (8003348 <HAL_RCC_OscConfig+0x274>)
 80032ec:	2201      	movs	r2, #1
 80032ee:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80032f0:	f7ff fb3e 	bl	8002970 <HAL_GetTick>
 80032f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80032f6:	e008      	b.n	800330a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80032f8:	f7ff fb3a 	bl	8002970 <HAL_GetTick>
 80032fc:	4602      	mov	r2, r0
 80032fe:	693b      	ldr	r3, [r7, #16]
 8003300:	1ad3      	subs	r3, r2, r3
 8003302:	2b02      	cmp	r3, #2
 8003304:	d901      	bls.n	800330a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003306:	2303      	movs	r3, #3
 8003308:	e15a      	b.n	80035c0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800330a:	4b0d      	ldr	r3, [pc, #52]	; (8003340 <HAL_RCC_OscConfig+0x26c>)
 800330c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800330e:	f003 0302 	and.w	r3, r3, #2
 8003312:	2b00      	cmp	r3, #0
 8003314:	d0f0      	beq.n	80032f8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003316:	2001      	movs	r0, #1
 8003318:	f000 facc 	bl	80038b4 <RCC_Delay>
 800331c:	e01c      	b.n	8003358 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800331e:	4b0a      	ldr	r3, [pc, #40]	; (8003348 <HAL_RCC_OscConfig+0x274>)
 8003320:	2200      	movs	r2, #0
 8003322:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003324:	f7ff fb24 	bl	8002970 <HAL_GetTick>
 8003328:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800332a:	e00f      	b.n	800334c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800332c:	f7ff fb20 	bl	8002970 <HAL_GetTick>
 8003330:	4602      	mov	r2, r0
 8003332:	693b      	ldr	r3, [r7, #16]
 8003334:	1ad3      	subs	r3, r2, r3
 8003336:	2b02      	cmp	r3, #2
 8003338:	d908      	bls.n	800334c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800333a:	2303      	movs	r3, #3
 800333c:	e140      	b.n	80035c0 <HAL_RCC_OscConfig+0x4ec>
 800333e:	bf00      	nop
 8003340:	40021000 	.word	0x40021000
 8003344:	42420000 	.word	0x42420000
 8003348:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800334c:	4b9e      	ldr	r3, [pc, #632]	; (80035c8 <HAL_RCC_OscConfig+0x4f4>)
 800334e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003350:	f003 0302 	and.w	r3, r3, #2
 8003354:	2b00      	cmp	r3, #0
 8003356:	d1e9      	bne.n	800332c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	f003 0304 	and.w	r3, r3, #4
 8003360:	2b00      	cmp	r3, #0
 8003362:	f000 80a6 	beq.w	80034b2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003366:	2300      	movs	r3, #0
 8003368:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800336a:	4b97      	ldr	r3, [pc, #604]	; (80035c8 <HAL_RCC_OscConfig+0x4f4>)
 800336c:	69db      	ldr	r3, [r3, #28]
 800336e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003372:	2b00      	cmp	r3, #0
 8003374:	d10d      	bne.n	8003392 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003376:	4b94      	ldr	r3, [pc, #592]	; (80035c8 <HAL_RCC_OscConfig+0x4f4>)
 8003378:	69db      	ldr	r3, [r3, #28]
 800337a:	4a93      	ldr	r2, [pc, #588]	; (80035c8 <HAL_RCC_OscConfig+0x4f4>)
 800337c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003380:	61d3      	str	r3, [r2, #28]
 8003382:	4b91      	ldr	r3, [pc, #580]	; (80035c8 <HAL_RCC_OscConfig+0x4f4>)
 8003384:	69db      	ldr	r3, [r3, #28]
 8003386:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800338a:	60bb      	str	r3, [r7, #8]
 800338c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800338e:	2301      	movs	r3, #1
 8003390:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003392:	4b8e      	ldr	r3, [pc, #568]	; (80035cc <HAL_RCC_OscConfig+0x4f8>)
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800339a:	2b00      	cmp	r3, #0
 800339c:	d118      	bne.n	80033d0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800339e:	4b8b      	ldr	r3, [pc, #556]	; (80035cc <HAL_RCC_OscConfig+0x4f8>)
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	4a8a      	ldr	r2, [pc, #552]	; (80035cc <HAL_RCC_OscConfig+0x4f8>)
 80033a4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80033a8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80033aa:	f7ff fae1 	bl	8002970 <HAL_GetTick>
 80033ae:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80033b0:	e008      	b.n	80033c4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80033b2:	f7ff fadd 	bl	8002970 <HAL_GetTick>
 80033b6:	4602      	mov	r2, r0
 80033b8:	693b      	ldr	r3, [r7, #16]
 80033ba:	1ad3      	subs	r3, r2, r3
 80033bc:	2b64      	cmp	r3, #100	; 0x64
 80033be:	d901      	bls.n	80033c4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80033c0:	2303      	movs	r3, #3
 80033c2:	e0fd      	b.n	80035c0 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80033c4:	4b81      	ldr	r3, [pc, #516]	; (80035cc <HAL_RCC_OscConfig+0x4f8>)
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d0f0      	beq.n	80033b2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	68db      	ldr	r3, [r3, #12]
 80033d4:	2b01      	cmp	r3, #1
 80033d6:	d106      	bne.n	80033e6 <HAL_RCC_OscConfig+0x312>
 80033d8:	4b7b      	ldr	r3, [pc, #492]	; (80035c8 <HAL_RCC_OscConfig+0x4f4>)
 80033da:	6a1b      	ldr	r3, [r3, #32]
 80033dc:	4a7a      	ldr	r2, [pc, #488]	; (80035c8 <HAL_RCC_OscConfig+0x4f4>)
 80033de:	f043 0301 	orr.w	r3, r3, #1
 80033e2:	6213      	str	r3, [r2, #32]
 80033e4:	e02d      	b.n	8003442 <HAL_RCC_OscConfig+0x36e>
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	68db      	ldr	r3, [r3, #12]
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d10c      	bne.n	8003408 <HAL_RCC_OscConfig+0x334>
 80033ee:	4b76      	ldr	r3, [pc, #472]	; (80035c8 <HAL_RCC_OscConfig+0x4f4>)
 80033f0:	6a1b      	ldr	r3, [r3, #32]
 80033f2:	4a75      	ldr	r2, [pc, #468]	; (80035c8 <HAL_RCC_OscConfig+0x4f4>)
 80033f4:	f023 0301 	bic.w	r3, r3, #1
 80033f8:	6213      	str	r3, [r2, #32]
 80033fa:	4b73      	ldr	r3, [pc, #460]	; (80035c8 <HAL_RCC_OscConfig+0x4f4>)
 80033fc:	6a1b      	ldr	r3, [r3, #32]
 80033fe:	4a72      	ldr	r2, [pc, #456]	; (80035c8 <HAL_RCC_OscConfig+0x4f4>)
 8003400:	f023 0304 	bic.w	r3, r3, #4
 8003404:	6213      	str	r3, [r2, #32]
 8003406:	e01c      	b.n	8003442 <HAL_RCC_OscConfig+0x36e>
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	68db      	ldr	r3, [r3, #12]
 800340c:	2b05      	cmp	r3, #5
 800340e:	d10c      	bne.n	800342a <HAL_RCC_OscConfig+0x356>
 8003410:	4b6d      	ldr	r3, [pc, #436]	; (80035c8 <HAL_RCC_OscConfig+0x4f4>)
 8003412:	6a1b      	ldr	r3, [r3, #32]
 8003414:	4a6c      	ldr	r2, [pc, #432]	; (80035c8 <HAL_RCC_OscConfig+0x4f4>)
 8003416:	f043 0304 	orr.w	r3, r3, #4
 800341a:	6213      	str	r3, [r2, #32]
 800341c:	4b6a      	ldr	r3, [pc, #424]	; (80035c8 <HAL_RCC_OscConfig+0x4f4>)
 800341e:	6a1b      	ldr	r3, [r3, #32]
 8003420:	4a69      	ldr	r2, [pc, #420]	; (80035c8 <HAL_RCC_OscConfig+0x4f4>)
 8003422:	f043 0301 	orr.w	r3, r3, #1
 8003426:	6213      	str	r3, [r2, #32]
 8003428:	e00b      	b.n	8003442 <HAL_RCC_OscConfig+0x36e>
 800342a:	4b67      	ldr	r3, [pc, #412]	; (80035c8 <HAL_RCC_OscConfig+0x4f4>)
 800342c:	6a1b      	ldr	r3, [r3, #32]
 800342e:	4a66      	ldr	r2, [pc, #408]	; (80035c8 <HAL_RCC_OscConfig+0x4f4>)
 8003430:	f023 0301 	bic.w	r3, r3, #1
 8003434:	6213      	str	r3, [r2, #32]
 8003436:	4b64      	ldr	r3, [pc, #400]	; (80035c8 <HAL_RCC_OscConfig+0x4f4>)
 8003438:	6a1b      	ldr	r3, [r3, #32]
 800343a:	4a63      	ldr	r2, [pc, #396]	; (80035c8 <HAL_RCC_OscConfig+0x4f4>)
 800343c:	f023 0304 	bic.w	r3, r3, #4
 8003440:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	68db      	ldr	r3, [r3, #12]
 8003446:	2b00      	cmp	r3, #0
 8003448:	d015      	beq.n	8003476 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800344a:	f7ff fa91 	bl	8002970 <HAL_GetTick>
 800344e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003450:	e00a      	b.n	8003468 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003452:	f7ff fa8d 	bl	8002970 <HAL_GetTick>
 8003456:	4602      	mov	r2, r0
 8003458:	693b      	ldr	r3, [r7, #16]
 800345a:	1ad3      	subs	r3, r2, r3
 800345c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003460:	4293      	cmp	r3, r2
 8003462:	d901      	bls.n	8003468 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003464:	2303      	movs	r3, #3
 8003466:	e0ab      	b.n	80035c0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003468:	4b57      	ldr	r3, [pc, #348]	; (80035c8 <HAL_RCC_OscConfig+0x4f4>)
 800346a:	6a1b      	ldr	r3, [r3, #32]
 800346c:	f003 0302 	and.w	r3, r3, #2
 8003470:	2b00      	cmp	r3, #0
 8003472:	d0ee      	beq.n	8003452 <HAL_RCC_OscConfig+0x37e>
 8003474:	e014      	b.n	80034a0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003476:	f7ff fa7b 	bl	8002970 <HAL_GetTick>
 800347a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800347c:	e00a      	b.n	8003494 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800347e:	f7ff fa77 	bl	8002970 <HAL_GetTick>
 8003482:	4602      	mov	r2, r0
 8003484:	693b      	ldr	r3, [r7, #16]
 8003486:	1ad3      	subs	r3, r2, r3
 8003488:	f241 3288 	movw	r2, #5000	; 0x1388
 800348c:	4293      	cmp	r3, r2
 800348e:	d901      	bls.n	8003494 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003490:	2303      	movs	r3, #3
 8003492:	e095      	b.n	80035c0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003494:	4b4c      	ldr	r3, [pc, #304]	; (80035c8 <HAL_RCC_OscConfig+0x4f4>)
 8003496:	6a1b      	ldr	r3, [r3, #32]
 8003498:	f003 0302 	and.w	r3, r3, #2
 800349c:	2b00      	cmp	r3, #0
 800349e:	d1ee      	bne.n	800347e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80034a0:	7dfb      	ldrb	r3, [r7, #23]
 80034a2:	2b01      	cmp	r3, #1
 80034a4:	d105      	bne.n	80034b2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80034a6:	4b48      	ldr	r3, [pc, #288]	; (80035c8 <HAL_RCC_OscConfig+0x4f4>)
 80034a8:	69db      	ldr	r3, [r3, #28]
 80034aa:	4a47      	ldr	r2, [pc, #284]	; (80035c8 <HAL_RCC_OscConfig+0x4f4>)
 80034ac:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80034b0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	69db      	ldr	r3, [r3, #28]
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	f000 8081 	beq.w	80035be <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80034bc:	4b42      	ldr	r3, [pc, #264]	; (80035c8 <HAL_RCC_OscConfig+0x4f4>)
 80034be:	685b      	ldr	r3, [r3, #4]
 80034c0:	f003 030c 	and.w	r3, r3, #12
 80034c4:	2b08      	cmp	r3, #8
 80034c6:	d061      	beq.n	800358c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	69db      	ldr	r3, [r3, #28]
 80034cc:	2b02      	cmp	r3, #2
 80034ce:	d146      	bne.n	800355e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80034d0:	4b3f      	ldr	r3, [pc, #252]	; (80035d0 <HAL_RCC_OscConfig+0x4fc>)
 80034d2:	2200      	movs	r2, #0
 80034d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034d6:	f7ff fa4b 	bl	8002970 <HAL_GetTick>
 80034da:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80034dc:	e008      	b.n	80034f0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80034de:	f7ff fa47 	bl	8002970 <HAL_GetTick>
 80034e2:	4602      	mov	r2, r0
 80034e4:	693b      	ldr	r3, [r7, #16]
 80034e6:	1ad3      	subs	r3, r2, r3
 80034e8:	2b02      	cmp	r3, #2
 80034ea:	d901      	bls.n	80034f0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80034ec:	2303      	movs	r3, #3
 80034ee:	e067      	b.n	80035c0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80034f0:	4b35      	ldr	r3, [pc, #212]	; (80035c8 <HAL_RCC_OscConfig+0x4f4>)
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d1f0      	bne.n	80034de <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	6a1b      	ldr	r3, [r3, #32]
 8003500:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003504:	d108      	bne.n	8003518 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003506:	4b30      	ldr	r3, [pc, #192]	; (80035c8 <HAL_RCC_OscConfig+0x4f4>)
 8003508:	685b      	ldr	r3, [r3, #4]
 800350a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	689b      	ldr	r3, [r3, #8]
 8003512:	492d      	ldr	r1, [pc, #180]	; (80035c8 <HAL_RCC_OscConfig+0x4f4>)
 8003514:	4313      	orrs	r3, r2
 8003516:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003518:	4b2b      	ldr	r3, [pc, #172]	; (80035c8 <HAL_RCC_OscConfig+0x4f4>)
 800351a:	685b      	ldr	r3, [r3, #4]
 800351c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	6a19      	ldr	r1, [r3, #32]
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003528:	430b      	orrs	r3, r1
 800352a:	4927      	ldr	r1, [pc, #156]	; (80035c8 <HAL_RCC_OscConfig+0x4f4>)
 800352c:	4313      	orrs	r3, r2
 800352e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003530:	4b27      	ldr	r3, [pc, #156]	; (80035d0 <HAL_RCC_OscConfig+0x4fc>)
 8003532:	2201      	movs	r2, #1
 8003534:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003536:	f7ff fa1b 	bl	8002970 <HAL_GetTick>
 800353a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800353c:	e008      	b.n	8003550 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800353e:	f7ff fa17 	bl	8002970 <HAL_GetTick>
 8003542:	4602      	mov	r2, r0
 8003544:	693b      	ldr	r3, [r7, #16]
 8003546:	1ad3      	subs	r3, r2, r3
 8003548:	2b02      	cmp	r3, #2
 800354a:	d901      	bls.n	8003550 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800354c:	2303      	movs	r3, #3
 800354e:	e037      	b.n	80035c0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003550:	4b1d      	ldr	r3, [pc, #116]	; (80035c8 <HAL_RCC_OscConfig+0x4f4>)
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003558:	2b00      	cmp	r3, #0
 800355a:	d0f0      	beq.n	800353e <HAL_RCC_OscConfig+0x46a>
 800355c:	e02f      	b.n	80035be <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800355e:	4b1c      	ldr	r3, [pc, #112]	; (80035d0 <HAL_RCC_OscConfig+0x4fc>)
 8003560:	2200      	movs	r2, #0
 8003562:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003564:	f7ff fa04 	bl	8002970 <HAL_GetTick>
 8003568:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800356a:	e008      	b.n	800357e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800356c:	f7ff fa00 	bl	8002970 <HAL_GetTick>
 8003570:	4602      	mov	r2, r0
 8003572:	693b      	ldr	r3, [r7, #16]
 8003574:	1ad3      	subs	r3, r2, r3
 8003576:	2b02      	cmp	r3, #2
 8003578:	d901      	bls.n	800357e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800357a:	2303      	movs	r3, #3
 800357c:	e020      	b.n	80035c0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800357e:	4b12      	ldr	r3, [pc, #72]	; (80035c8 <HAL_RCC_OscConfig+0x4f4>)
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003586:	2b00      	cmp	r3, #0
 8003588:	d1f0      	bne.n	800356c <HAL_RCC_OscConfig+0x498>
 800358a:	e018      	b.n	80035be <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	69db      	ldr	r3, [r3, #28]
 8003590:	2b01      	cmp	r3, #1
 8003592:	d101      	bne.n	8003598 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8003594:	2301      	movs	r3, #1
 8003596:	e013      	b.n	80035c0 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003598:	4b0b      	ldr	r3, [pc, #44]	; (80035c8 <HAL_RCC_OscConfig+0x4f4>)
 800359a:	685b      	ldr	r3, [r3, #4]
 800359c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	6a1b      	ldr	r3, [r3, #32]
 80035a8:	429a      	cmp	r2, r3
 80035aa:	d106      	bne.n	80035ba <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80035b6:	429a      	cmp	r2, r3
 80035b8:	d001      	beq.n	80035be <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 80035ba:	2301      	movs	r3, #1
 80035bc:	e000      	b.n	80035c0 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 80035be:	2300      	movs	r3, #0
}
 80035c0:	4618      	mov	r0, r3
 80035c2:	3718      	adds	r7, #24
 80035c4:	46bd      	mov	sp, r7
 80035c6:	bd80      	pop	{r7, pc}
 80035c8:	40021000 	.word	0x40021000
 80035cc:	40007000 	.word	0x40007000
 80035d0:	42420060 	.word	0x42420060

080035d4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80035d4:	b580      	push	{r7, lr}
 80035d6:	b084      	sub	sp, #16
 80035d8:	af00      	add	r7, sp, #0
 80035da:	6078      	str	r0, [r7, #4]
 80035dc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d101      	bne.n	80035e8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80035e4:	2301      	movs	r3, #1
 80035e6:	e0d0      	b.n	800378a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80035e8:	4b6a      	ldr	r3, [pc, #424]	; (8003794 <HAL_RCC_ClockConfig+0x1c0>)
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	f003 0307 	and.w	r3, r3, #7
 80035f0:	683a      	ldr	r2, [r7, #0]
 80035f2:	429a      	cmp	r2, r3
 80035f4:	d910      	bls.n	8003618 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80035f6:	4b67      	ldr	r3, [pc, #412]	; (8003794 <HAL_RCC_ClockConfig+0x1c0>)
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	f023 0207 	bic.w	r2, r3, #7
 80035fe:	4965      	ldr	r1, [pc, #404]	; (8003794 <HAL_RCC_ClockConfig+0x1c0>)
 8003600:	683b      	ldr	r3, [r7, #0]
 8003602:	4313      	orrs	r3, r2
 8003604:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003606:	4b63      	ldr	r3, [pc, #396]	; (8003794 <HAL_RCC_ClockConfig+0x1c0>)
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	f003 0307 	and.w	r3, r3, #7
 800360e:	683a      	ldr	r2, [r7, #0]
 8003610:	429a      	cmp	r2, r3
 8003612:	d001      	beq.n	8003618 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003614:	2301      	movs	r3, #1
 8003616:	e0b8      	b.n	800378a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	f003 0302 	and.w	r3, r3, #2
 8003620:	2b00      	cmp	r3, #0
 8003622:	d020      	beq.n	8003666 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	f003 0304 	and.w	r3, r3, #4
 800362c:	2b00      	cmp	r3, #0
 800362e:	d005      	beq.n	800363c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003630:	4b59      	ldr	r3, [pc, #356]	; (8003798 <HAL_RCC_ClockConfig+0x1c4>)
 8003632:	685b      	ldr	r3, [r3, #4]
 8003634:	4a58      	ldr	r2, [pc, #352]	; (8003798 <HAL_RCC_ClockConfig+0x1c4>)
 8003636:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800363a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	f003 0308 	and.w	r3, r3, #8
 8003644:	2b00      	cmp	r3, #0
 8003646:	d005      	beq.n	8003654 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003648:	4b53      	ldr	r3, [pc, #332]	; (8003798 <HAL_RCC_ClockConfig+0x1c4>)
 800364a:	685b      	ldr	r3, [r3, #4]
 800364c:	4a52      	ldr	r2, [pc, #328]	; (8003798 <HAL_RCC_ClockConfig+0x1c4>)
 800364e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8003652:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003654:	4b50      	ldr	r3, [pc, #320]	; (8003798 <HAL_RCC_ClockConfig+0x1c4>)
 8003656:	685b      	ldr	r3, [r3, #4]
 8003658:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	689b      	ldr	r3, [r3, #8]
 8003660:	494d      	ldr	r1, [pc, #308]	; (8003798 <HAL_RCC_ClockConfig+0x1c4>)
 8003662:	4313      	orrs	r3, r2
 8003664:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	f003 0301 	and.w	r3, r3, #1
 800366e:	2b00      	cmp	r3, #0
 8003670:	d040      	beq.n	80036f4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	685b      	ldr	r3, [r3, #4]
 8003676:	2b01      	cmp	r3, #1
 8003678:	d107      	bne.n	800368a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800367a:	4b47      	ldr	r3, [pc, #284]	; (8003798 <HAL_RCC_ClockConfig+0x1c4>)
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003682:	2b00      	cmp	r3, #0
 8003684:	d115      	bne.n	80036b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003686:	2301      	movs	r3, #1
 8003688:	e07f      	b.n	800378a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	685b      	ldr	r3, [r3, #4]
 800368e:	2b02      	cmp	r3, #2
 8003690:	d107      	bne.n	80036a2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003692:	4b41      	ldr	r3, [pc, #260]	; (8003798 <HAL_RCC_ClockConfig+0x1c4>)
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800369a:	2b00      	cmp	r3, #0
 800369c:	d109      	bne.n	80036b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800369e:	2301      	movs	r3, #1
 80036a0:	e073      	b.n	800378a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80036a2:	4b3d      	ldr	r3, [pc, #244]	; (8003798 <HAL_RCC_ClockConfig+0x1c4>)
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	f003 0302 	and.w	r3, r3, #2
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d101      	bne.n	80036b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80036ae:	2301      	movs	r3, #1
 80036b0:	e06b      	b.n	800378a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80036b2:	4b39      	ldr	r3, [pc, #228]	; (8003798 <HAL_RCC_ClockConfig+0x1c4>)
 80036b4:	685b      	ldr	r3, [r3, #4]
 80036b6:	f023 0203 	bic.w	r2, r3, #3
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	685b      	ldr	r3, [r3, #4]
 80036be:	4936      	ldr	r1, [pc, #216]	; (8003798 <HAL_RCC_ClockConfig+0x1c4>)
 80036c0:	4313      	orrs	r3, r2
 80036c2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80036c4:	f7ff f954 	bl	8002970 <HAL_GetTick>
 80036c8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80036ca:	e00a      	b.n	80036e2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80036cc:	f7ff f950 	bl	8002970 <HAL_GetTick>
 80036d0:	4602      	mov	r2, r0
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	1ad3      	subs	r3, r2, r3
 80036d6:	f241 3288 	movw	r2, #5000	; 0x1388
 80036da:	4293      	cmp	r3, r2
 80036dc:	d901      	bls.n	80036e2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80036de:	2303      	movs	r3, #3
 80036e0:	e053      	b.n	800378a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80036e2:	4b2d      	ldr	r3, [pc, #180]	; (8003798 <HAL_RCC_ClockConfig+0x1c4>)
 80036e4:	685b      	ldr	r3, [r3, #4]
 80036e6:	f003 020c 	and.w	r2, r3, #12
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	685b      	ldr	r3, [r3, #4]
 80036ee:	009b      	lsls	r3, r3, #2
 80036f0:	429a      	cmp	r2, r3
 80036f2:	d1eb      	bne.n	80036cc <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80036f4:	4b27      	ldr	r3, [pc, #156]	; (8003794 <HAL_RCC_ClockConfig+0x1c0>)
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	f003 0307 	and.w	r3, r3, #7
 80036fc:	683a      	ldr	r2, [r7, #0]
 80036fe:	429a      	cmp	r2, r3
 8003700:	d210      	bcs.n	8003724 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003702:	4b24      	ldr	r3, [pc, #144]	; (8003794 <HAL_RCC_ClockConfig+0x1c0>)
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	f023 0207 	bic.w	r2, r3, #7
 800370a:	4922      	ldr	r1, [pc, #136]	; (8003794 <HAL_RCC_ClockConfig+0x1c0>)
 800370c:	683b      	ldr	r3, [r7, #0]
 800370e:	4313      	orrs	r3, r2
 8003710:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003712:	4b20      	ldr	r3, [pc, #128]	; (8003794 <HAL_RCC_ClockConfig+0x1c0>)
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	f003 0307 	and.w	r3, r3, #7
 800371a:	683a      	ldr	r2, [r7, #0]
 800371c:	429a      	cmp	r2, r3
 800371e:	d001      	beq.n	8003724 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003720:	2301      	movs	r3, #1
 8003722:	e032      	b.n	800378a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	f003 0304 	and.w	r3, r3, #4
 800372c:	2b00      	cmp	r3, #0
 800372e:	d008      	beq.n	8003742 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003730:	4b19      	ldr	r3, [pc, #100]	; (8003798 <HAL_RCC_ClockConfig+0x1c4>)
 8003732:	685b      	ldr	r3, [r3, #4]
 8003734:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	68db      	ldr	r3, [r3, #12]
 800373c:	4916      	ldr	r1, [pc, #88]	; (8003798 <HAL_RCC_ClockConfig+0x1c4>)
 800373e:	4313      	orrs	r3, r2
 8003740:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	f003 0308 	and.w	r3, r3, #8
 800374a:	2b00      	cmp	r3, #0
 800374c:	d009      	beq.n	8003762 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800374e:	4b12      	ldr	r3, [pc, #72]	; (8003798 <HAL_RCC_ClockConfig+0x1c4>)
 8003750:	685b      	ldr	r3, [r3, #4]
 8003752:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	691b      	ldr	r3, [r3, #16]
 800375a:	00db      	lsls	r3, r3, #3
 800375c:	490e      	ldr	r1, [pc, #56]	; (8003798 <HAL_RCC_ClockConfig+0x1c4>)
 800375e:	4313      	orrs	r3, r2
 8003760:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003762:	f000 f821 	bl	80037a8 <HAL_RCC_GetSysClockFreq>
 8003766:	4602      	mov	r2, r0
 8003768:	4b0b      	ldr	r3, [pc, #44]	; (8003798 <HAL_RCC_ClockConfig+0x1c4>)
 800376a:	685b      	ldr	r3, [r3, #4]
 800376c:	091b      	lsrs	r3, r3, #4
 800376e:	f003 030f 	and.w	r3, r3, #15
 8003772:	490a      	ldr	r1, [pc, #40]	; (800379c <HAL_RCC_ClockConfig+0x1c8>)
 8003774:	5ccb      	ldrb	r3, [r1, r3]
 8003776:	fa22 f303 	lsr.w	r3, r2, r3
 800377a:	4a09      	ldr	r2, [pc, #36]	; (80037a0 <HAL_RCC_ClockConfig+0x1cc>)
 800377c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800377e:	4b09      	ldr	r3, [pc, #36]	; (80037a4 <HAL_RCC_ClockConfig+0x1d0>)
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	4618      	mov	r0, r3
 8003784:	f7ff f8b2 	bl	80028ec <HAL_InitTick>

  return HAL_OK;
 8003788:	2300      	movs	r3, #0
}
 800378a:	4618      	mov	r0, r3
 800378c:	3710      	adds	r7, #16
 800378e:	46bd      	mov	sp, r7
 8003790:	bd80      	pop	{r7, pc}
 8003792:	bf00      	nop
 8003794:	40022000 	.word	0x40022000
 8003798:	40021000 	.word	0x40021000
 800379c:	08005dc8 	.word	0x08005dc8
 80037a0:	20000060 	.word	0x20000060
 80037a4:	20000064 	.word	0x20000064

080037a8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80037a8:	b480      	push	{r7}
 80037aa:	b087      	sub	sp, #28
 80037ac:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80037ae:	2300      	movs	r3, #0
 80037b0:	60fb      	str	r3, [r7, #12]
 80037b2:	2300      	movs	r3, #0
 80037b4:	60bb      	str	r3, [r7, #8]
 80037b6:	2300      	movs	r3, #0
 80037b8:	617b      	str	r3, [r7, #20]
 80037ba:	2300      	movs	r3, #0
 80037bc:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80037be:	2300      	movs	r3, #0
 80037c0:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80037c2:	4b1e      	ldr	r3, [pc, #120]	; (800383c <HAL_RCC_GetSysClockFreq+0x94>)
 80037c4:	685b      	ldr	r3, [r3, #4]
 80037c6:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	f003 030c 	and.w	r3, r3, #12
 80037ce:	2b04      	cmp	r3, #4
 80037d0:	d002      	beq.n	80037d8 <HAL_RCC_GetSysClockFreq+0x30>
 80037d2:	2b08      	cmp	r3, #8
 80037d4:	d003      	beq.n	80037de <HAL_RCC_GetSysClockFreq+0x36>
 80037d6:	e027      	b.n	8003828 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80037d8:	4b19      	ldr	r3, [pc, #100]	; (8003840 <HAL_RCC_GetSysClockFreq+0x98>)
 80037da:	613b      	str	r3, [r7, #16]
      break;
 80037dc:	e027      	b.n	800382e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	0c9b      	lsrs	r3, r3, #18
 80037e2:	f003 030f 	and.w	r3, r3, #15
 80037e6:	4a17      	ldr	r2, [pc, #92]	; (8003844 <HAL_RCC_GetSysClockFreq+0x9c>)
 80037e8:	5cd3      	ldrb	r3, [r2, r3]
 80037ea:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d010      	beq.n	8003818 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80037f6:	4b11      	ldr	r3, [pc, #68]	; (800383c <HAL_RCC_GetSysClockFreq+0x94>)
 80037f8:	685b      	ldr	r3, [r3, #4]
 80037fa:	0c5b      	lsrs	r3, r3, #17
 80037fc:	f003 0301 	and.w	r3, r3, #1
 8003800:	4a11      	ldr	r2, [pc, #68]	; (8003848 <HAL_RCC_GetSysClockFreq+0xa0>)
 8003802:	5cd3      	ldrb	r3, [r2, r3]
 8003804:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	4a0d      	ldr	r2, [pc, #52]	; (8003840 <HAL_RCC_GetSysClockFreq+0x98>)
 800380a:	fb02 f203 	mul.w	r2, r2, r3
 800380e:	68bb      	ldr	r3, [r7, #8]
 8003810:	fbb2 f3f3 	udiv	r3, r2, r3
 8003814:	617b      	str	r3, [r7, #20]
 8003816:	e004      	b.n	8003822 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	4a0c      	ldr	r2, [pc, #48]	; (800384c <HAL_RCC_GetSysClockFreq+0xa4>)
 800381c:	fb02 f303 	mul.w	r3, r2, r3
 8003820:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8003822:	697b      	ldr	r3, [r7, #20]
 8003824:	613b      	str	r3, [r7, #16]
      break;
 8003826:	e002      	b.n	800382e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003828:	4b05      	ldr	r3, [pc, #20]	; (8003840 <HAL_RCC_GetSysClockFreq+0x98>)
 800382a:	613b      	str	r3, [r7, #16]
      break;
 800382c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800382e:	693b      	ldr	r3, [r7, #16]
}
 8003830:	4618      	mov	r0, r3
 8003832:	371c      	adds	r7, #28
 8003834:	46bd      	mov	sp, r7
 8003836:	bc80      	pop	{r7}
 8003838:	4770      	bx	lr
 800383a:	bf00      	nop
 800383c:	40021000 	.word	0x40021000
 8003840:	007a1200 	.word	0x007a1200
 8003844:	08005de0 	.word	0x08005de0
 8003848:	08005df0 	.word	0x08005df0
 800384c:	003d0900 	.word	0x003d0900

08003850 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003850:	b480      	push	{r7}
 8003852:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003854:	4b02      	ldr	r3, [pc, #8]	; (8003860 <HAL_RCC_GetHCLKFreq+0x10>)
 8003856:	681b      	ldr	r3, [r3, #0]
}
 8003858:	4618      	mov	r0, r3
 800385a:	46bd      	mov	sp, r7
 800385c:	bc80      	pop	{r7}
 800385e:	4770      	bx	lr
 8003860:	20000060 	.word	0x20000060

08003864 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003864:	b580      	push	{r7, lr}
 8003866:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003868:	f7ff fff2 	bl	8003850 <HAL_RCC_GetHCLKFreq>
 800386c:	4602      	mov	r2, r0
 800386e:	4b05      	ldr	r3, [pc, #20]	; (8003884 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003870:	685b      	ldr	r3, [r3, #4]
 8003872:	0a1b      	lsrs	r3, r3, #8
 8003874:	f003 0307 	and.w	r3, r3, #7
 8003878:	4903      	ldr	r1, [pc, #12]	; (8003888 <HAL_RCC_GetPCLK1Freq+0x24>)
 800387a:	5ccb      	ldrb	r3, [r1, r3]
 800387c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003880:	4618      	mov	r0, r3
 8003882:	bd80      	pop	{r7, pc}
 8003884:	40021000 	.word	0x40021000
 8003888:	08005dd8 	.word	0x08005dd8

0800388c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800388c:	b580      	push	{r7, lr}
 800388e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003890:	f7ff ffde 	bl	8003850 <HAL_RCC_GetHCLKFreq>
 8003894:	4602      	mov	r2, r0
 8003896:	4b05      	ldr	r3, [pc, #20]	; (80038ac <HAL_RCC_GetPCLK2Freq+0x20>)
 8003898:	685b      	ldr	r3, [r3, #4]
 800389a:	0adb      	lsrs	r3, r3, #11
 800389c:	f003 0307 	and.w	r3, r3, #7
 80038a0:	4903      	ldr	r1, [pc, #12]	; (80038b0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80038a2:	5ccb      	ldrb	r3, [r1, r3]
 80038a4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80038a8:	4618      	mov	r0, r3
 80038aa:	bd80      	pop	{r7, pc}
 80038ac:	40021000 	.word	0x40021000
 80038b0:	08005dd8 	.word	0x08005dd8

080038b4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80038b4:	b480      	push	{r7}
 80038b6:	b085      	sub	sp, #20
 80038b8:	af00      	add	r7, sp, #0
 80038ba:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80038bc:	4b0a      	ldr	r3, [pc, #40]	; (80038e8 <RCC_Delay+0x34>)
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	4a0a      	ldr	r2, [pc, #40]	; (80038ec <RCC_Delay+0x38>)
 80038c2:	fba2 2303 	umull	r2, r3, r2, r3
 80038c6:	0a5b      	lsrs	r3, r3, #9
 80038c8:	687a      	ldr	r2, [r7, #4]
 80038ca:	fb02 f303 	mul.w	r3, r2, r3
 80038ce:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80038d0:	bf00      	nop
  }
  while (Delay --);
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	1e5a      	subs	r2, r3, #1
 80038d6:	60fa      	str	r2, [r7, #12]
 80038d8:	2b00      	cmp	r3, #0
 80038da:	d1f9      	bne.n	80038d0 <RCC_Delay+0x1c>
}
 80038dc:	bf00      	nop
 80038de:	bf00      	nop
 80038e0:	3714      	adds	r7, #20
 80038e2:	46bd      	mov	sp, r7
 80038e4:	bc80      	pop	{r7}
 80038e6:	4770      	bx	lr
 80038e8:	20000060 	.word	0x20000060
 80038ec:	10624dd3 	.word	0x10624dd3

080038f0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80038f0:	b580      	push	{r7, lr}
 80038f2:	b082      	sub	sp, #8
 80038f4:	af00      	add	r7, sp, #0
 80038f6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d101      	bne.n	8003902 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80038fe:	2301      	movs	r3, #1
 8003900:	e041      	b.n	8003986 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003908:	b2db      	uxtb	r3, r3
 800390a:	2b00      	cmp	r3, #0
 800390c:	d106      	bne.n	800391c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	2200      	movs	r2, #0
 8003912:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003916:	6878      	ldr	r0, [r7, #4]
 8003918:	f7fe fe66 	bl	80025e8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	2202      	movs	r2, #2
 8003920:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681a      	ldr	r2, [r3, #0]
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	3304      	adds	r3, #4
 800392c:	4619      	mov	r1, r3
 800392e:	4610      	mov	r0, r2
 8003930:	f000 fc30 	bl	8004194 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	2201      	movs	r2, #1
 8003938:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	2201      	movs	r2, #1
 8003940:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	2201      	movs	r2, #1
 8003948:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	2201      	movs	r2, #1
 8003950:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	2201      	movs	r2, #1
 8003958:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	2201      	movs	r2, #1
 8003960:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	2201      	movs	r2, #1
 8003968:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	2201      	movs	r2, #1
 8003970:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	2201      	movs	r2, #1
 8003978:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	2201      	movs	r2, #1
 8003980:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003984:	2300      	movs	r3, #0
}
 8003986:	4618      	mov	r0, r3
 8003988:	3708      	adds	r7, #8
 800398a:	46bd      	mov	sp, r7
 800398c:	bd80      	pop	{r7, pc}
	...

08003990 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003990:	b480      	push	{r7}
 8003992:	b085      	sub	sp, #20
 8003994:	af00      	add	r7, sp, #0
 8003996:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800399e:	b2db      	uxtb	r3, r3
 80039a0:	2b01      	cmp	r3, #1
 80039a2:	d001      	beq.n	80039a8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80039a4:	2301      	movs	r3, #1
 80039a6:	e03a      	b.n	8003a1e <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	2202      	movs	r2, #2
 80039ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	68da      	ldr	r2, [r3, #12]
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	f042 0201 	orr.w	r2, r2, #1
 80039be:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	4a18      	ldr	r2, [pc, #96]	; (8003a28 <HAL_TIM_Base_Start_IT+0x98>)
 80039c6:	4293      	cmp	r3, r2
 80039c8:	d00e      	beq.n	80039e8 <HAL_TIM_Base_Start_IT+0x58>
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80039d2:	d009      	beq.n	80039e8 <HAL_TIM_Base_Start_IT+0x58>
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	4a14      	ldr	r2, [pc, #80]	; (8003a2c <HAL_TIM_Base_Start_IT+0x9c>)
 80039da:	4293      	cmp	r3, r2
 80039dc:	d004      	beq.n	80039e8 <HAL_TIM_Base_Start_IT+0x58>
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	4a13      	ldr	r2, [pc, #76]	; (8003a30 <HAL_TIM_Base_Start_IT+0xa0>)
 80039e4:	4293      	cmp	r3, r2
 80039e6:	d111      	bne.n	8003a0c <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	689b      	ldr	r3, [r3, #8]
 80039ee:	f003 0307 	and.w	r3, r3, #7
 80039f2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	2b06      	cmp	r3, #6
 80039f8:	d010      	beq.n	8003a1c <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	681a      	ldr	r2, [r3, #0]
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	f042 0201 	orr.w	r2, r2, #1
 8003a08:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003a0a:	e007      	b.n	8003a1c <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	681a      	ldr	r2, [r3, #0]
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	f042 0201 	orr.w	r2, r2, #1
 8003a1a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003a1c:	2300      	movs	r3, #0
}
 8003a1e:	4618      	mov	r0, r3
 8003a20:	3714      	adds	r7, #20
 8003a22:	46bd      	mov	sp, r7
 8003a24:	bc80      	pop	{r7}
 8003a26:	4770      	bx	lr
 8003a28:	40012c00 	.word	0x40012c00
 8003a2c:	40000400 	.word	0x40000400
 8003a30:	40000800 	.word	0x40000800

08003a34 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003a34:	b580      	push	{r7, lr}
 8003a36:	b082      	sub	sp, #8
 8003a38:	af00      	add	r7, sp, #0
 8003a3a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d101      	bne.n	8003a46 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003a42:	2301      	movs	r3, #1
 8003a44:	e041      	b.n	8003aca <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003a4c:	b2db      	uxtb	r3, r3
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d106      	bne.n	8003a60 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	2200      	movs	r2, #0
 8003a56:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003a5a:	6878      	ldr	r0, [r7, #4]
 8003a5c:	f000 f839 	bl	8003ad2 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	2202      	movs	r2, #2
 8003a64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681a      	ldr	r2, [r3, #0]
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	3304      	adds	r3, #4
 8003a70:	4619      	mov	r1, r3
 8003a72:	4610      	mov	r0, r2
 8003a74:	f000 fb8e 	bl	8004194 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	2201      	movs	r2, #1
 8003a7c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	2201      	movs	r2, #1
 8003a84:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	2201      	movs	r2, #1
 8003a8c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	2201      	movs	r2, #1
 8003a94:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	2201      	movs	r2, #1
 8003a9c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	2201      	movs	r2, #1
 8003aa4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	2201      	movs	r2, #1
 8003aac:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	2201      	movs	r2, #1
 8003ab4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	2201      	movs	r2, #1
 8003abc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	2201      	movs	r2, #1
 8003ac4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003ac8:	2300      	movs	r3, #0
}
 8003aca:	4618      	mov	r0, r3
 8003acc:	3708      	adds	r7, #8
 8003ace:	46bd      	mov	sp, r7
 8003ad0:	bd80      	pop	{r7, pc}

08003ad2 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003ad2:	b480      	push	{r7}
 8003ad4:	b083      	sub	sp, #12
 8003ad6:	af00      	add	r7, sp, #0
 8003ad8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003ada:	bf00      	nop
 8003adc:	370c      	adds	r7, #12
 8003ade:	46bd      	mov	sp, r7
 8003ae0:	bc80      	pop	{r7}
 8003ae2:	4770      	bx	lr

08003ae4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003ae4:	b580      	push	{r7, lr}
 8003ae6:	b084      	sub	sp, #16
 8003ae8:	af00      	add	r7, sp, #0
 8003aea:	6078      	str	r0, [r7, #4]
 8003aec:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003aee:	683b      	ldr	r3, [r7, #0]
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d109      	bne.n	8003b08 <HAL_TIM_PWM_Start+0x24>
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003afa:	b2db      	uxtb	r3, r3
 8003afc:	2b01      	cmp	r3, #1
 8003afe:	bf14      	ite	ne
 8003b00:	2301      	movne	r3, #1
 8003b02:	2300      	moveq	r3, #0
 8003b04:	b2db      	uxtb	r3, r3
 8003b06:	e022      	b.n	8003b4e <HAL_TIM_PWM_Start+0x6a>
 8003b08:	683b      	ldr	r3, [r7, #0]
 8003b0a:	2b04      	cmp	r3, #4
 8003b0c:	d109      	bne.n	8003b22 <HAL_TIM_PWM_Start+0x3e>
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003b14:	b2db      	uxtb	r3, r3
 8003b16:	2b01      	cmp	r3, #1
 8003b18:	bf14      	ite	ne
 8003b1a:	2301      	movne	r3, #1
 8003b1c:	2300      	moveq	r3, #0
 8003b1e:	b2db      	uxtb	r3, r3
 8003b20:	e015      	b.n	8003b4e <HAL_TIM_PWM_Start+0x6a>
 8003b22:	683b      	ldr	r3, [r7, #0]
 8003b24:	2b08      	cmp	r3, #8
 8003b26:	d109      	bne.n	8003b3c <HAL_TIM_PWM_Start+0x58>
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003b2e:	b2db      	uxtb	r3, r3
 8003b30:	2b01      	cmp	r3, #1
 8003b32:	bf14      	ite	ne
 8003b34:	2301      	movne	r3, #1
 8003b36:	2300      	moveq	r3, #0
 8003b38:	b2db      	uxtb	r3, r3
 8003b3a:	e008      	b.n	8003b4e <HAL_TIM_PWM_Start+0x6a>
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003b42:	b2db      	uxtb	r3, r3
 8003b44:	2b01      	cmp	r3, #1
 8003b46:	bf14      	ite	ne
 8003b48:	2301      	movne	r3, #1
 8003b4a:	2300      	moveq	r3, #0
 8003b4c:	b2db      	uxtb	r3, r3
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d001      	beq.n	8003b56 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8003b52:	2301      	movs	r3, #1
 8003b54:	e05e      	b.n	8003c14 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003b56:	683b      	ldr	r3, [r7, #0]
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d104      	bne.n	8003b66 <HAL_TIM_PWM_Start+0x82>
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	2202      	movs	r2, #2
 8003b60:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003b64:	e013      	b.n	8003b8e <HAL_TIM_PWM_Start+0xaa>
 8003b66:	683b      	ldr	r3, [r7, #0]
 8003b68:	2b04      	cmp	r3, #4
 8003b6a:	d104      	bne.n	8003b76 <HAL_TIM_PWM_Start+0x92>
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	2202      	movs	r2, #2
 8003b70:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003b74:	e00b      	b.n	8003b8e <HAL_TIM_PWM_Start+0xaa>
 8003b76:	683b      	ldr	r3, [r7, #0]
 8003b78:	2b08      	cmp	r3, #8
 8003b7a:	d104      	bne.n	8003b86 <HAL_TIM_PWM_Start+0xa2>
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	2202      	movs	r2, #2
 8003b80:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003b84:	e003      	b.n	8003b8e <HAL_TIM_PWM_Start+0xaa>
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	2202      	movs	r2, #2
 8003b8a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	2201      	movs	r2, #1
 8003b94:	6839      	ldr	r1, [r7, #0]
 8003b96:	4618      	mov	r0, r3
 8003b98:	f000 fd7c 	bl	8004694 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	4a1e      	ldr	r2, [pc, #120]	; (8003c1c <HAL_TIM_PWM_Start+0x138>)
 8003ba2:	4293      	cmp	r3, r2
 8003ba4:	d107      	bne.n	8003bb6 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003bb4:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	4a18      	ldr	r2, [pc, #96]	; (8003c1c <HAL_TIM_PWM_Start+0x138>)
 8003bbc:	4293      	cmp	r3, r2
 8003bbe:	d00e      	beq.n	8003bde <HAL_TIM_PWM_Start+0xfa>
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003bc8:	d009      	beq.n	8003bde <HAL_TIM_PWM_Start+0xfa>
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	4a14      	ldr	r2, [pc, #80]	; (8003c20 <HAL_TIM_PWM_Start+0x13c>)
 8003bd0:	4293      	cmp	r3, r2
 8003bd2:	d004      	beq.n	8003bde <HAL_TIM_PWM_Start+0xfa>
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	4a12      	ldr	r2, [pc, #72]	; (8003c24 <HAL_TIM_PWM_Start+0x140>)
 8003bda:	4293      	cmp	r3, r2
 8003bdc:	d111      	bne.n	8003c02 <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	689b      	ldr	r3, [r3, #8]
 8003be4:	f003 0307 	and.w	r3, r3, #7
 8003be8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	2b06      	cmp	r3, #6
 8003bee:	d010      	beq.n	8003c12 <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	681a      	ldr	r2, [r3, #0]
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	f042 0201 	orr.w	r2, r2, #1
 8003bfe:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003c00:	e007      	b.n	8003c12 <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	681a      	ldr	r2, [r3, #0]
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	f042 0201 	orr.w	r2, r2, #1
 8003c10:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003c12:	2300      	movs	r3, #0
}
 8003c14:	4618      	mov	r0, r3
 8003c16:	3710      	adds	r7, #16
 8003c18:	46bd      	mov	sp, r7
 8003c1a:	bd80      	pop	{r7, pc}
 8003c1c:	40012c00 	.word	0x40012c00
 8003c20:	40000400 	.word	0x40000400
 8003c24:	40000800 	.word	0x40000800

08003c28 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003c28:	b580      	push	{r7, lr}
 8003c2a:	b082      	sub	sp, #8
 8003c2c:	af00      	add	r7, sp, #0
 8003c2e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	691b      	ldr	r3, [r3, #16]
 8003c36:	f003 0302 	and.w	r3, r3, #2
 8003c3a:	2b02      	cmp	r3, #2
 8003c3c:	d122      	bne.n	8003c84 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	68db      	ldr	r3, [r3, #12]
 8003c44:	f003 0302 	and.w	r3, r3, #2
 8003c48:	2b02      	cmp	r3, #2
 8003c4a:	d11b      	bne.n	8003c84 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	f06f 0202 	mvn.w	r2, #2
 8003c54:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	2201      	movs	r2, #1
 8003c5a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	699b      	ldr	r3, [r3, #24]
 8003c62:	f003 0303 	and.w	r3, r3, #3
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d003      	beq.n	8003c72 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003c6a:	6878      	ldr	r0, [r7, #4]
 8003c6c:	f000 fa76 	bl	800415c <HAL_TIM_IC_CaptureCallback>
 8003c70:	e005      	b.n	8003c7e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003c72:	6878      	ldr	r0, [r7, #4]
 8003c74:	f000 fa69 	bl	800414a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003c78:	6878      	ldr	r0, [r7, #4]
 8003c7a:	f000 fa78 	bl	800416e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	2200      	movs	r2, #0
 8003c82:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	691b      	ldr	r3, [r3, #16]
 8003c8a:	f003 0304 	and.w	r3, r3, #4
 8003c8e:	2b04      	cmp	r3, #4
 8003c90:	d122      	bne.n	8003cd8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	68db      	ldr	r3, [r3, #12]
 8003c98:	f003 0304 	and.w	r3, r3, #4
 8003c9c:	2b04      	cmp	r3, #4
 8003c9e:	d11b      	bne.n	8003cd8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	f06f 0204 	mvn.w	r2, #4
 8003ca8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	2202      	movs	r2, #2
 8003cae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	699b      	ldr	r3, [r3, #24]
 8003cb6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d003      	beq.n	8003cc6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003cbe:	6878      	ldr	r0, [r7, #4]
 8003cc0:	f000 fa4c 	bl	800415c <HAL_TIM_IC_CaptureCallback>
 8003cc4:	e005      	b.n	8003cd2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003cc6:	6878      	ldr	r0, [r7, #4]
 8003cc8:	f000 fa3f 	bl	800414a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003ccc:	6878      	ldr	r0, [r7, #4]
 8003cce:	f000 fa4e 	bl	800416e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	2200      	movs	r2, #0
 8003cd6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	691b      	ldr	r3, [r3, #16]
 8003cde:	f003 0308 	and.w	r3, r3, #8
 8003ce2:	2b08      	cmp	r3, #8
 8003ce4:	d122      	bne.n	8003d2c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	68db      	ldr	r3, [r3, #12]
 8003cec:	f003 0308 	and.w	r3, r3, #8
 8003cf0:	2b08      	cmp	r3, #8
 8003cf2:	d11b      	bne.n	8003d2c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	f06f 0208 	mvn.w	r2, #8
 8003cfc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	2204      	movs	r2, #4
 8003d02:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	69db      	ldr	r3, [r3, #28]
 8003d0a:	f003 0303 	and.w	r3, r3, #3
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d003      	beq.n	8003d1a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003d12:	6878      	ldr	r0, [r7, #4]
 8003d14:	f000 fa22 	bl	800415c <HAL_TIM_IC_CaptureCallback>
 8003d18:	e005      	b.n	8003d26 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003d1a:	6878      	ldr	r0, [r7, #4]
 8003d1c:	f000 fa15 	bl	800414a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003d20:	6878      	ldr	r0, [r7, #4]
 8003d22:	f000 fa24 	bl	800416e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	2200      	movs	r2, #0
 8003d2a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	691b      	ldr	r3, [r3, #16]
 8003d32:	f003 0310 	and.w	r3, r3, #16
 8003d36:	2b10      	cmp	r3, #16
 8003d38:	d122      	bne.n	8003d80 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	68db      	ldr	r3, [r3, #12]
 8003d40:	f003 0310 	and.w	r3, r3, #16
 8003d44:	2b10      	cmp	r3, #16
 8003d46:	d11b      	bne.n	8003d80 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	f06f 0210 	mvn.w	r2, #16
 8003d50:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	2208      	movs	r2, #8
 8003d56:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	69db      	ldr	r3, [r3, #28]
 8003d5e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d003      	beq.n	8003d6e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003d66:	6878      	ldr	r0, [r7, #4]
 8003d68:	f000 f9f8 	bl	800415c <HAL_TIM_IC_CaptureCallback>
 8003d6c:	e005      	b.n	8003d7a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003d6e:	6878      	ldr	r0, [r7, #4]
 8003d70:	f000 f9eb 	bl	800414a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003d74:	6878      	ldr	r0, [r7, #4]
 8003d76:	f000 f9fa 	bl	800416e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	2200      	movs	r2, #0
 8003d7e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	691b      	ldr	r3, [r3, #16]
 8003d86:	f003 0301 	and.w	r3, r3, #1
 8003d8a:	2b01      	cmp	r3, #1
 8003d8c:	d10e      	bne.n	8003dac <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	68db      	ldr	r3, [r3, #12]
 8003d94:	f003 0301 	and.w	r3, r3, #1
 8003d98:	2b01      	cmp	r3, #1
 8003d9a:	d107      	bne.n	8003dac <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	f06f 0201 	mvn.w	r2, #1
 8003da4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003da6:	6878      	ldr	r0, [r7, #4]
 8003da8:	f7fe f8c4 	bl	8001f34 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	691b      	ldr	r3, [r3, #16]
 8003db2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003db6:	2b80      	cmp	r3, #128	; 0x80
 8003db8:	d10e      	bne.n	8003dd8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	68db      	ldr	r3, [r3, #12]
 8003dc0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003dc4:	2b80      	cmp	r3, #128	; 0x80
 8003dc6:	d107      	bne.n	8003dd8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003dd0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003dd2:	6878      	ldr	r0, [r7, #4]
 8003dd4:	f000 fce9 	bl	80047aa <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	691b      	ldr	r3, [r3, #16]
 8003dde:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003de2:	2b40      	cmp	r3, #64	; 0x40
 8003de4:	d10e      	bne.n	8003e04 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	68db      	ldr	r3, [r3, #12]
 8003dec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003df0:	2b40      	cmp	r3, #64	; 0x40
 8003df2:	d107      	bne.n	8003e04 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003dfc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003dfe:	6878      	ldr	r0, [r7, #4]
 8003e00:	f000 f9be 	bl	8004180 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	691b      	ldr	r3, [r3, #16]
 8003e0a:	f003 0320 	and.w	r3, r3, #32
 8003e0e:	2b20      	cmp	r3, #32
 8003e10:	d10e      	bne.n	8003e30 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	68db      	ldr	r3, [r3, #12]
 8003e18:	f003 0320 	and.w	r3, r3, #32
 8003e1c:	2b20      	cmp	r3, #32
 8003e1e:	d107      	bne.n	8003e30 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	f06f 0220 	mvn.w	r2, #32
 8003e28:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003e2a:	6878      	ldr	r0, [r7, #4]
 8003e2c:	f000 fcb4 	bl	8004798 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003e30:	bf00      	nop
 8003e32:	3708      	adds	r7, #8
 8003e34:	46bd      	mov	sp, r7
 8003e36:	bd80      	pop	{r7, pc}

08003e38 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003e38:	b580      	push	{r7, lr}
 8003e3a:	b086      	sub	sp, #24
 8003e3c:	af00      	add	r7, sp, #0
 8003e3e:	60f8      	str	r0, [r7, #12]
 8003e40:	60b9      	str	r1, [r7, #8]
 8003e42:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003e44:	2300      	movs	r3, #0
 8003e46:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003e4e:	2b01      	cmp	r3, #1
 8003e50:	d101      	bne.n	8003e56 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8003e52:	2302      	movs	r3, #2
 8003e54:	e0ae      	b.n	8003fb4 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	2201      	movs	r2, #1
 8003e5a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	2b0c      	cmp	r3, #12
 8003e62:	f200 809f 	bhi.w	8003fa4 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8003e66:	a201      	add	r2, pc, #4	; (adr r2, 8003e6c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8003e68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e6c:	08003ea1 	.word	0x08003ea1
 8003e70:	08003fa5 	.word	0x08003fa5
 8003e74:	08003fa5 	.word	0x08003fa5
 8003e78:	08003fa5 	.word	0x08003fa5
 8003e7c:	08003ee1 	.word	0x08003ee1
 8003e80:	08003fa5 	.word	0x08003fa5
 8003e84:	08003fa5 	.word	0x08003fa5
 8003e88:	08003fa5 	.word	0x08003fa5
 8003e8c:	08003f23 	.word	0x08003f23
 8003e90:	08003fa5 	.word	0x08003fa5
 8003e94:	08003fa5 	.word	0x08003fa5
 8003e98:	08003fa5 	.word	0x08003fa5
 8003e9c:	08003f63 	.word	0x08003f63
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	68b9      	ldr	r1, [r7, #8]
 8003ea6:	4618      	mov	r0, r3
 8003ea8:	f000 f9d6 	bl	8004258 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	699a      	ldr	r2, [r3, #24]
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	f042 0208 	orr.w	r2, r2, #8
 8003eba:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	699a      	ldr	r2, [r3, #24]
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	f022 0204 	bic.w	r2, r2, #4
 8003eca:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	6999      	ldr	r1, [r3, #24]
 8003ed2:	68bb      	ldr	r3, [r7, #8]
 8003ed4:	691a      	ldr	r2, [r3, #16]
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	430a      	orrs	r2, r1
 8003edc:	619a      	str	r2, [r3, #24]
      break;
 8003ede:	e064      	b.n	8003faa <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	68b9      	ldr	r1, [r7, #8]
 8003ee6:	4618      	mov	r0, r3
 8003ee8:	f000 fa1c 	bl	8004324 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	699a      	ldr	r2, [r3, #24]
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003efa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	699a      	ldr	r2, [r3, #24]
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003f0a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	6999      	ldr	r1, [r3, #24]
 8003f12:	68bb      	ldr	r3, [r7, #8]
 8003f14:	691b      	ldr	r3, [r3, #16]
 8003f16:	021a      	lsls	r2, r3, #8
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	430a      	orrs	r2, r1
 8003f1e:	619a      	str	r2, [r3, #24]
      break;
 8003f20:	e043      	b.n	8003faa <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	68b9      	ldr	r1, [r7, #8]
 8003f28:	4618      	mov	r0, r3
 8003f2a:	f000 fa65 	bl	80043f8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	69da      	ldr	r2, [r3, #28]
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	f042 0208 	orr.w	r2, r2, #8
 8003f3c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	69da      	ldr	r2, [r3, #28]
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	f022 0204 	bic.w	r2, r2, #4
 8003f4c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	69d9      	ldr	r1, [r3, #28]
 8003f54:	68bb      	ldr	r3, [r7, #8]
 8003f56:	691a      	ldr	r2, [r3, #16]
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	430a      	orrs	r2, r1
 8003f5e:	61da      	str	r2, [r3, #28]
      break;
 8003f60:	e023      	b.n	8003faa <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	68b9      	ldr	r1, [r7, #8]
 8003f68:	4618      	mov	r0, r3
 8003f6a:	f000 faaf 	bl	80044cc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	69da      	ldr	r2, [r3, #28]
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003f7c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	69da      	ldr	r2, [r3, #28]
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003f8c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	69d9      	ldr	r1, [r3, #28]
 8003f94:	68bb      	ldr	r3, [r7, #8]
 8003f96:	691b      	ldr	r3, [r3, #16]
 8003f98:	021a      	lsls	r2, r3, #8
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	430a      	orrs	r2, r1
 8003fa0:	61da      	str	r2, [r3, #28]
      break;
 8003fa2:	e002      	b.n	8003faa <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8003fa4:	2301      	movs	r3, #1
 8003fa6:	75fb      	strb	r3, [r7, #23]
      break;
 8003fa8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	2200      	movs	r2, #0
 8003fae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003fb2:	7dfb      	ldrb	r3, [r7, #23]
}
 8003fb4:	4618      	mov	r0, r3
 8003fb6:	3718      	adds	r7, #24
 8003fb8:	46bd      	mov	sp, r7
 8003fba:	bd80      	pop	{r7, pc}

08003fbc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003fbc:	b580      	push	{r7, lr}
 8003fbe:	b084      	sub	sp, #16
 8003fc0:	af00      	add	r7, sp, #0
 8003fc2:	6078      	str	r0, [r7, #4]
 8003fc4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003fc6:	2300      	movs	r3, #0
 8003fc8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003fd0:	2b01      	cmp	r3, #1
 8003fd2:	d101      	bne.n	8003fd8 <HAL_TIM_ConfigClockSource+0x1c>
 8003fd4:	2302      	movs	r3, #2
 8003fd6:	e0b4      	b.n	8004142 <HAL_TIM_ConfigClockSource+0x186>
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	2201      	movs	r2, #1
 8003fdc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	2202      	movs	r2, #2
 8003fe4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	689b      	ldr	r3, [r3, #8]
 8003fee:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003ff0:	68bb      	ldr	r3, [r7, #8]
 8003ff2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003ff6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003ff8:	68bb      	ldr	r3, [r7, #8]
 8003ffa:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003ffe:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	68ba      	ldr	r2, [r7, #8]
 8004006:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004008:	683b      	ldr	r3, [r7, #0]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004010:	d03e      	beq.n	8004090 <HAL_TIM_ConfigClockSource+0xd4>
 8004012:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004016:	f200 8087 	bhi.w	8004128 <HAL_TIM_ConfigClockSource+0x16c>
 800401a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800401e:	f000 8086 	beq.w	800412e <HAL_TIM_ConfigClockSource+0x172>
 8004022:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004026:	d87f      	bhi.n	8004128 <HAL_TIM_ConfigClockSource+0x16c>
 8004028:	2b70      	cmp	r3, #112	; 0x70
 800402a:	d01a      	beq.n	8004062 <HAL_TIM_ConfigClockSource+0xa6>
 800402c:	2b70      	cmp	r3, #112	; 0x70
 800402e:	d87b      	bhi.n	8004128 <HAL_TIM_ConfigClockSource+0x16c>
 8004030:	2b60      	cmp	r3, #96	; 0x60
 8004032:	d050      	beq.n	80040d6 <HAL_TIM_ConfigClockSource+0x11a>
 8004034:	2b60      	cmp	r3, #96	; 0x60
 8004036:	d877      	bhi.n	8004128 <HAL_TIM_ConfigClockSource+0x16c>
 8004038:	2b50      	cmp	r3, #80	; 0x50
 800403a:	d03c      	beq.n	80040b6 <HAL_TIM_ConfigClockSource+0xfa>
 800403c:	2b50      	cmp	r3, #80	; 0x50
 800403e:	d873      	bhi.n	8004128 <HAL_TIM_ConfigClockSource+0x16c>
 8004040:	2b40      	cmp	r3, #64	; 0x40
 8004042:	d058      	beq.n	80040f6 <HAL_TIM_ConfigClockSource+0x13a>
 8004044:	2b40      	cmp	r3, #64	; 0x40
 8004046:	d86f      	bhi.n	8004128 <HAL_TIM_ConfigClockSource+0x16c>
 8004048:	2b30      	cmp	r3, #48	; 0x30
 800404a:	d064      	beq.n	8004116 <HAL_TIM_ConfigClockSource+0x15a>
 800404c:	2b30      	cmp	r3, #48	; 0x30
 800404e:	d86b      	bhi.n	8004128 <HAL_TIM_ConfigClockSource+0x16c>
 8004050:	2b20      	cmp	r3, #32
 8004052:	d060      	beq.n	8004116 <HAL_TIM_ConfigClockSource+0x15a>
 8004054:	2b20      	cmp	r3, #32
 8004056:	d867      	bhi.n	8004128 <HAL_TIM_ConfigClockSource+0x16c>
 8004058:	2b00      	cmp	r3, #0
 800405a:	d05c      	beq.n	8004116 <HAL_TIM_ConfigClockSource+0x15a>
 800405c:	2b10      	cmp	r3, #16
 800405e:	d05a      	beq.n	8004116 <HAL_TIM_ConfigClockSource+0x15a>
 8004060:	e062      	b.n	8004128 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	6818      	ldr	r0, [r3, #0]
 8004066:	683b      	ldr	r3, [r7, #0]
 8004068:	6899      	ldr	r1, [r3, #8]
 800406a:	683b      	ldr	r3, [r7, #0]
 800406c:	685a      	ldr	r2, [r3, #4]
 800406e:	683b      	ldr	r3, [r7, #0]
 8004070:	68db      	ldr	r3, [r3, #12]
 8004072:	f000 faf0 	bl	8004656 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	689b      	ldr	r3, [r3, #8]
 800407c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800407e:	68bb      	ldr	r3, [r7, #8]
 8004080:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004084:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	68ba      	ldr	r2, [r7, #8]
 800408c:	609a      	str	r2, [r3, #8]
      break;
 800408e:	e04f      	b.n	8004130 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	6818      	ldr	r0, [r3, #0]
 8004094:	683b      	ldr	r3, [r7, #0]
 8004096:	6899      	ldr	r1, [r3, #8]
 8004098:	683b      	ldr	r3, [r7, #0]
 800409a:	685a      	ldr	r2, [r3, #4]
 800409c:	683b      	ldr	r3, [r7, #0]
 800409e:	68db      	ldr	r3, [r3, #12]
 80040a0:	f000 fad9 	bl	8004656 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	689a      	ldr	r2, [r3, #8]
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80040b2:	609a      	str	r2, [r3, #8]
      break;
 80040b4:	e03c      	b.n	8004130 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	6818      	ldr	r0, [r3, #0]
 80040ba:	683b      	ldr	r3, [r7, #0]
 80040bc:	6859      	ldr	r1, [r3, #4]
 80040be:	683b      	ldr	r3, [r7, #0]
 80040c0:	68db      	ldr	r3, [r3, #12]
 80040c2:	461a      	mov	r2, r3
 80040c4:	f000 fa50 	bl	8004568 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	2150      	movs	r1, #80	; 0x50
 80040ce:	4618      	mov	r0, r3
 80040d0:	f000 faa7 	bl	8004622 <TIM_ITRx_SetConfig>
      break;
 80040d4:	e02c      	b.n	8004130 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	6818      	ldr	r0, [r3, #0]
 80040da:	683b      	ldr	r3, [r7, #0]
 80040dc:	6859      	ldr	r1, [r3, #4]
 80040de:	683b      	ldr	r3, [r7, #0]
 80040e0:	68db      	ldr	r3, [r3, #12]
 80040e2:	461a      	mov	r2, r3
 80040e4:	f000 fa6e 	bl	80045c4 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	2160      	movs	r1, #96	; 0x60
 80040ee:	4618      	mov	r0, r3
 80040f0:	f000 fa97 	bl	8004622 <TIM_ITRx_SetConfig>
      break;
 80040f4:	e01c      	b.n	8004130 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	6818      	ldr	r0, [r3, #0]
 80040fa:	683b      	ldr	r3, [r7, #0]
 80040fc:	6859      	ldr	r1, [r3, #4]
 80040fe:	683b      	ldr	r3, [r7, #0]
 8004100:	68db      	ldr	r3, [r3, #12]
 8004102:	461a      	mov	r2, r3
 8004104:	f000 fa30 	bl	8004568 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	2140      	movs	r1, #64	; 0x40
 800410e:	4618      	mov	r0, r3
 8004110:	f000 fa87 	bl	8004622 <TIM_ITRx_SetConfig>
      break;
 8004114:	e00c      	b.n	8004130 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	681a      	ldr	r2, [r3, #0]
 800411a:	683b      	ldr	r3, [r7, #0]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	4619      	mov	r1, r3
 8004120:	4610      	mov	r0, r2
 8004122:	f000 fa7e 	bl	8004622 <TIM_ITRx_SetConfig>
      break;
 8004126:	e003      	b.n	8004130 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004128:	2301      	movs	r3, #1
 800412a:	73fb      	strb	r3, [r7, #15]
      break;
 800412c:	e000      	b.n	8004130 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800412e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	2201      	movs	r2, #1
 8004134:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	2200      	movs	r2, #0
 800413c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004140:	7bfb      	ldrb	r3, [r7, #15]
}
 8004142:	4618      	mov	r0, r3
 8004144:	3710      	adds	r7, #16
 8004146:	46bd      	mov	sp, r7
 8004148:	bd80      	pop	{r7, pc}

0800414a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800414a:	b480      	push	{r7}
 800414c:	b083      	sub	sp, #12
 800414e:	af00      	add	r7, sp, #0
 8004150:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004152:	bf00      	nop
 8004154:	370c      	adds	r7, #12
 8004156:	46bd      	mov	sp, r7
 8004158:	bc80      	pop	{r7}
 800415a:	4770      	bx	lr

0800415c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800415c:	b480      	push	{r7}
 800415e:	b083      	sub	sp, #12
 8004160:	af00      	add	r7, sp, #0
 8004162:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004164:	bf00      	nop
 8004166:	370c      	adds	r7, #12
 8004168:	46bd      	mov	sp, r7
 800416a:	bc80      	pop	{r7}
 800416c:	4770      	bx	lr

0800416e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800416e:	b480      	push	{r7}
 8004170:	b083      	sub	sp, #12
 8004172:	af00      	add	r7, sp, #0
 8004174:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004176:	bf00      	nop
 8004178:	370c      	adds	r7, #12
 800417a:	46bd      	mov	sp, r7
 800417c:	bc80      	pop	{r7}
 800417e:	4770      	bx	lr

08004180 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004180:	b480      	push	{r7}
 8004182:	b083      	sub	sp, #12
 8004184:	af00      	add	r7, sp, #0
 8004186:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004188:	bf00      	nop
 800418a:	370c      	adds	r7, #12
 800418c:	46bd      	mov	sp, r7
 800418e:	bc80      	pop	{r7}
 8004190:	4770      	bx	lr
	...

08004194 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004194:	b480      	push	{r7}
 8004196:	b085      	sub	sp, #20
 8004198:	af00      	add	r7, sp, #0
 800419a:	6078      	str	r0, [r7, #4]
 800419c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	4a29      	ldr	r2, [pc, #164]	; (800424c <TIM_Base_SetConfig+0xb8>)
 80041a8:	4293      	cmp	r3, r2
 80041aa:	d00b      	beq.n	80041c4 <TIM_Base_SetConfig+0x30>
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80041b2:	d007      	beq.n	80041c4 <TIM_Base_SetConfig+0x30>
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	4a26      	ldr	r2, [pc, #152]	; (8004250 <TIM_Base_SetConfig+0xbc>)
 80041b8:	4293      	cmp	r3, r2
 80041ba:	d003      	beq.n	80041c4 <TIM_Base_SetConfig+0x30>
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	4a25      	ldr	r2, [pc, #148]	; (8004254 <TIM_Base_SetConfig+0xc0>)
 80041c0:	4293      	cmp	r3, r2
 80041c2:	d108      	bne.n	80041d6 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80041ca:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80041cc:	683b      	ldr	r3, [r7, #0]
 80041ce:	685b      	ldr	r3, [r3, #4]
 80041d0:	68fa      	ldr	r2, [r7, #12]
 80041d2:	4313      	orrs	r3, r2
 80041d4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	4a1c      	ldr	r2, [pc, #112]	; (800424c <TIM_Base_SetConfig+0xb8>)
 80041da:	4293      	cmp	r3, r2
 80041dc:	d00b      	beq.n	80041f6 <TIM_Base_SetConfig+0x62>
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80041e4:	d007      	beq.n	80041f6 <TIM_Base_SetConfig+0x62>
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	4a19      	ldr	r2, [pc, #100]	; (8004250 <TIM_Base_SetConfig+0xbc>)
 80041ea:	4293      	cmp	r3, r2
 80041ec:	d003      	beq.n	80041f6 <TIM_Base_SetConfig+0x62>
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	4a18      	ldr	r2, [pc, #96]	; (8004254 <TIM_Base_SetConfig+0xc0>)
 80041f2:	4293      	cmp	r3, r2
 80041f4:	d108      	bne.n	8004208 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80041fc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80041fe:	683b      	ldr	r3, [r7, #0]
 8004200:	68db      	ldr	r3, [r3, #12]
 8004202:	68fa      	ldr	r2, [r7, #12]
 8004204:	4313      	orrs	r3, r2
 8004206:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800420e:	683b      	ldr	r3, [r7, #0]
 8004210:	695b      	ldr	r3, [r3, #20]
 8004212:	4313      	orrs	r3, r2
 8004214:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	68fa      	ldr	r2, [r7, #12]
 800421a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800421c:	683b      	ldr	r3, [r7, #0]
 800421e:	689a      	ldr	r2, [r3, #8]
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004224:	683b      	ldr	r3, [r7, #0]
 8004226:	681a      	ldr	r2, [r3, #0]
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	4a07      	ldr	r2, [pc, #28]	; (800424c <TIM_Base_SetConfig+0xb8>)
 8004230:	4293      	cmp	r3, r2
 8004232:	d103      	bne.n	800423c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004234:	683b      	ldr	r3, [r7, #0]
 8004236:	691a      	ldr	r2, [r3, #16]
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	2201      	movs	r2, #1
 8004240:	615a      	str	r2, [r3, #20]
}
 8004242:	bf00      	nop
 8004244:	3714      	adds	r7, #20
 8004246:	46bd      	mov	sp, r7
 8004248:	bc80      	pop	{r7}
 800424a:	4770      	bx	lr
 800424c:	40012c00 	.word	0x40012c00
 8004250:	40000400 	.word	0x40000400
 8004254:	40000800 	.word	0x40000800

08004258 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004258:	b480      	push	{r7}
 800425a:	b087      	sub	sp, #28
 800425c:	af00      	add	r7, sp, #0
 800425e:	6078      	str	r0, [r7, #4]
 8004260:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	6a1b      	ldr	r3, [r3, #32]
 8004266:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	6a1b      	ldr	r3, [r3, #32]
 800426c:	f023 0201 	bic.w	r2, r3, #1
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	685b      	ldr	r3, [r3, #4]
 8004278:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	699b      	ldr	r3, [r3, #24]
 800427e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004286:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	f023 0303 	bic.w	r3, r3, #3
 800428e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004290:	683b      	ldr	r3, [r7, #0]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	68fa      	ldr	r2, [r7, #12]
 8004296:	4313      	orrs	r3, r2
 8004298:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800429a:	697b      	ldr	r3, [r7, #20]
 800429c:	f023 0302 	bic.w	r3, r3, #2
 80042a0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80042a2:	683b      	ldr	r3, [r7, #0]
 80042a4:	689b      	ldr	r3, [r3, #8]
 80042a6:	697a      	ldr	r2, [r7, #20]
 80042a8:	4313      	orrs	r3, r2
 80042aa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	4a1c      	ldr	r2, [pc, #112]	; (8004320 <TIM_OC1_SetConfig+0xc8>)
 80042b0:	4293      	cmp	r3, r2
 80042b2:	d10c      	bne.n	80042ce <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80042b4:	697b      	ldr	r3, [r7, #20]
 80042b6:	f023 0308 	bic.w	r3, r3, #8
 80042ba:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80042bc:	683b      	ldr	r3, [r7, #0]
 80042be:	68db      	ldr	r3, [r3, #12]
 80042c0:	697a      	ldr	r2, [r7, #20]
 80042c2:	4313      	orrs	r3, r2
 80042c4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80042c6:	697b      	ldr	r3, [r7, #20]
 80042c8:	f023 0304 	bic.w	r3, r3, #4
 80042cc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	4a13      	ldr	r2, [pc, #76]	; (8004320 <TIM_OC1_SetConfig+0xc8>)
 80042d2:	4293      	cmp	r3, r2
 80042d4:	d111      	bne.n	80042fa <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80042d6:	693b      	ldr	r3, [r7, #16]
 80042d8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80042dc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80042de:	693b      	ldr	r3, [r7, #16]
 80042e0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80042e4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80042e6:	683b      	ldr	r3, [r7, #0]
 80042e8:	695b      	ldr	r3, [r3, #20]
 80042ea:	693a      	ldr	r2, [r7, #16]
 80042ec:	4313      	orrs	r3, r2
 80042ee:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80042f0:	683b      	ldr	r3, [r7, #0]
 80042f2:	699b      	ldr	r3, [r3, #24]
 80042f4:	693a      	ldr	r2, [r7, #16]
 80042f6:	4313      	orrs	r3, r2
 80042f8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	693a      	ldr	r2, [r7, #16]
 80042fe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	68fa      	ldr	r2, [r7, #12]
 8004304:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004306:	683b      	ldr	r3, [r7, #0]
 8004308:	685a      	ldr	r2, [r3, #4]
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	697a      	ldr	r2, [r7, #20]
 8004312:	621a      	str	r2, [r3, #32]
}
 8004314:	bf00      	nop
 8004316:	371c      	adds	r7, #28
 8004318:	46bd      	mov	sp, r7
 800431a:	bc80      	pop	{r7}
 800431c:	4770      	bx	lr
 800431e:	bf00      	nop
 8004320:	40012c00 	.word	0x40012c00

08004324 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004324:	b480      	push	{r7}
 8004326:	b087      	sub	sp, #28
 8004328:	af00      	add	r7, sp, #0
 800432a:	6078      	str	r0, [r7, #4]
 800432c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	6a1b      	ldr	r3, [r3, #32]
 8004332:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	6a1b      	ldr	r3, [r3, #32]
 8004338:	f023 0210 	bic.w	r2, r3, #16
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	685b      	ldr	r3, [r3, #4]
 8004344:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	699b      	ldr	r3, [r3, #24]
 800434a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004352:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800435a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800435c:	683b      	ldr	r3, [r7, #0]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	021b      	lsls	r3, r3, #8
 8004362:	68fa      	ldr	r2, [r7, #12]
 8004364:	4313      	orrs	r3, r2
 8004366:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004368:	697b      	ldr	r3, [r7, #20]
 800436a:	f023 0320 	bic.w	r3, r3, #32
 800436e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004370:	683b      	ldr	r3, [r7, #0]
 8004372:	689b      	ldr	r3, [r3, #8]
 8004374:	011b      	lsls	r3, r3, #4
 8004376:	697a      	ldr	r2, [r7, #20]
 8004378:	4313      	orrs	r3, r2
 800437a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	4a1d      	ldr	r2, [pc, #116]	; (80043f4 <TIM_OC2_SetConfig+0xd0>)
 8004380:	4293      	cmp	r3, r2
 8004382:	d10d      	bne.n	80043a0 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004384:	697b      	ldr	r3, [r7, #20]
 8004386:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800438a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800438c:	683b      	ldr	r3, [r7, #0]
 800438e:	68db      	ldr	r3, [r3, #12]
 8004390:	011b      	lsls	r3, r3, #4
 8004392:	697a      	ldr	r2, [r7, #20]
 8004394:	4313      	orrs	r3, r2
 8004396:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004398:	697b      	ldr	r3, [r7, #20]
 800439a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800439e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	4a14      	ldr	r2, [pc, #80]	; (80043f4 <TIM_OC2_SetConfig+0xd0>)
 80043a4:	4293      	cmp	r3, r2
 80043a6:	d113      	bne.n	80043d0 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80043a8:	693b      	ldr	r3, [r7, #16]
 80043aa:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80043ae:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80043b0:	693b      	ldr	r3, [r7, #16]
 80043b2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80043b6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80043b8:	683b      	ldr	r3, [r7, #0]
 80043ba:	695b      	ldr	r3, [r3, #20]
 80043bc:	009b      	lsls	r3, r3, #2
 80043be:	693a      	ldr	r2, [r7, #16]
 80043c0:	4313      	orrs	r3, r2
 80043c2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80043c4:	683b      	ldr	r3, [r7, #0]
 80043c6:	699b      	ldr	r3, [r3, #24]
 80043c8:	009b      	lsls	r3, r3, #2
 80043ca:	693a      	ldr	r2, [r7, #16]
 80043cc:	4313      	orrs	r3, r2
 80043ce:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	693a      	ldr	r2, [r7, #16]
 80043d4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	68fa      	ldr	r2, [r7, #12]
 80043da:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80043dc:	683b      	ldr	r3, [r7, #0]
 80043de:	685a      	ldr	r2, [r3, #4]
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	697a      	ldr	r2, [r7, #20]
 80043e8:	621a      	str	r2, [r3, #32]
}
 80043ea:	bf00      	nop
 80043ec:	371c      	adds	r7, #28
 80043ee:	46bd      	mov	sp, r7
 80043f0:	bc80      	pop	{r7}
 80043f2:	4770      	bx	lr
 80043f4:	40012c00 	.word	0x40012c00

080043f8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80043f8:	b480      	push	{r7}
 80043fa:	b087      	sub	sp, #28
 80043fc:	af00      	add	r7, sp, #0
 80043fe:	6078      	str	r0, [r7, #4]
 8004400:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	6a1b      	ldr	r3, [r3, #32]
 8004406:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	6a1b      	ldr	r3, [r3, #32]
 800440c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	685b      	ldr	r3, [r3, #4]
 8004418:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	69db      	ldr	r3, [r3, #28]
 800441e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004426:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	f023 0303 	bic.w	r3, r3, #3
 800442e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004430:	683b      	ldr	r3, [r7, #0]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	68fa      	ldr	r2, [r7, #12]
 8004436:	4313      	orrs	r3, r2
 8004438:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800443a:	697b      	ldr	r3, [r7, #20]
 800443c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004440:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004442:	683b      	ldr	r3, [r7, #0]
 8004444:	689b      	ldr	r3, [r3, #8]
 8004446:	021b      	lsls	r3, r3, #8
 8004448:	697a      	ldr	r2, [r7, #20]
 800444a:	4313      	orrs	r3, r2
 800444c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	4a1d      	ldr	r2, [pc, #116]	; (80044c8 <TIM_OC3_SetConfig+0xd0>)
 8004452:	4293      	cmp	r3, r2
 8004454:	d10d      	bne.n	8004472 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004456:	697b      	ldr	r3, [r7, #20]
 8004458:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800445c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800445e:	683b      	ldr	r3, [r7, #0]
 8004460:	68db      	ldr	r3, [r3, #12]
 8004462:	021b      	lsls	r3, r3, #8
 8004464:	697a      	ldr	r2, [r7, #20]
 8004466:	4313      	orrs	r3, r2
 8004468:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800446a:	697b      	ldr	r3, [r7, #20]
 800446c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004470:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	4a14      	ldr	r2, [pc, #80]	; (80044c8 <TIM_OC3_SetConfig+0xd0>)
 8004476:	4293      	cmp	r3, r2
 8004478:	d113      	bne.n	80044a2 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800447a:	693b      	ldr	r3, [r7, #16]
 800447c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004480:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004482:	693b      	ldr	r3, [r7, #16]
 8004484:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004488:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800448a:	683b      	ldr	r3, [r7, #0]
 800448c:	695b      	ldr	r3, [r3, #20]
 800448e:	011b      	lsls	r3, r3, #4
 8004490:	693a      	ldr	r2, [r7, #16]
 8004492:	4313      	orrs	r3, r2
 8004494:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004496:	683b      	ldr	r3, [r7, #0]
 8004498:	699b      	ldr	r3, [r3, #24]
 800449a:	011b      	lsls	r3, r3, #4
 800449c:	693a      	ldr	r2, [r7, #16]
 800449e:	4313      	orrs	r3, r2
 80044a0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	693a      	ldr	r2, [r7, #16]
 80044a6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	68fa      	ldr	r2, [r7, #12]
 80044ac:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80044ae:	683b      	ldr	r3, [r7, #0]
 80044b0:	685a      	ldr	r2, [r3, #4]
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	697a      	ldr	r2, [r7, #20]
 80044ba:	621a      	str	r2, [r3, #32]
}
 80044bc:	bf00      	nop
 80044be:	371c      	adds	r7, #28
 80044c0:	46bd      	mov	sp, r7
 80044c2:	bc80      	pop	{r7}
 80044c4:	4770      	bx	lr
 80044c6:	bf00      	nop
 80044c8:	40012c00 	.word	0x40012c00

080044cc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80044cc:	b480      	push	{r7}
 80044ce:	b087      	sub	sp, #28
 80044d0:	af00      	add	r7, sp, #0
 80044d2:	6078      	str	r0, [r7, #4]
 80044d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	6a1b      	ldr	r3, [r3, #32]
 80044da:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	6a1b      	ldr	r3, [r3, #32]
 80044e0:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	685b      	ldr	r3, [r3, #4]
 80044ec:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	69db      	ldr	r3, [r3, #28]
 80044f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80044fa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004502:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004504:	683b      	ldr	r3, [r7, #0]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	021b      	lsls	r3, r3, #8
 800450a:	68fa      	ldr	r2, [r7, #12]
 800450c:	4313      	orrs	r3, r2
 800450e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004510:	693b      	ldr	r3, [r7, #16]
 8004512:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004516:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004518:	683b      	ldr	r3, [r7, #0]
 800451a:	689b      	ldr	r3, [r3, #8]
 800451c:	031b      	lsls	r3, r3, #12
 800451e:	693a      	ldr	r2, [r7, #16]
 8004520:	4313      	orrs	r3, r2
 8004522:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	4a0f      	ldr	r2, [pc, #60]	; (8004564 <TIM_OC4_SetConfig+0x98>)
 8004528:	4293      	cmp	r3, r2
 800452a:	d109      	bne.n	8004540 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800452c:	697b      	ldr	r3, [r7, #20]
 800452e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004532:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004534:	683b      	ldr	r3, [r7, #0]
 8004536:	695b      	ldr	r3, [r3, #20]
 8004538:	019b      	lsls	r3, r3, #6
 800453a:	697a      	ldr	r2, [r7, #20]
 800453c:	4313      	orrs	r3, r2
 800453e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	697a      	ldr	r2, [r7, #20]
 8004544:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	68fa      	ldr	r2, [r7, #12]
 800454a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800454c:	683b      	ldr	r3, [r7, #0]
 800454e:	685a      	ldr	r2, [r3, #4]
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	693a      	ldr	r2, [r7, #16]
 8004558:	621a      	str	r2, [r3, #32]
}
 800455a:	bf00      	nop
 800455c:	371c      	adds	r7, #28
 800455e:	46bd      	mov	sp, r7
 8004560:	bc80      	pop	{r7}
 8004562:	4770      	bx	lr
 8004564:	40012c00 	.word	0x40012c00

08004568 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004568:	b480      	push	{r7}
 800456a:	b087      	sub	sp, #28
 800456c:	af00      	add	r7, sp, #0
 800456e:	60f8      	str	r0, [r7, #12]
 8004570:	60b9      	str	r1, [r7, #8]
 8004572:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	6a1b      	ldr	r3, [r3, #32]
 8004578:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	6a1b      	ldr	r3, [r3, #32]
 800457e:	f023 0201 	bic.w	r2, r3, #1
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	699b      	ldr	r3, [r3, #24]
 800458a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800458c:	693b      	ldr	r3, [r7, #16]
 800458e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004592:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	011b      	lsls	r3, r3, #4
 8004598:	693a      	ldr	r2, [r7, #16]
 800459a:	4313      	orrs	r3, r2
 800459c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800459e:	697b      	ldr	r3, [r7, #20]
 80045a0:	f023 030a 	bic.w	r3, r3, #10
 80045a4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80045a6:	697a      	ldr	r2, [r7, #20]
 80045a8:	68bb      	ldr	r3, [r7, #8]
 80045aa:	4313      	orrs	r3, r2
 80045ac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	693a      	ldr	r2, [r7, #16]
 80045b2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	697a      	ldr	r2, [r7, #20]
 80045b8:	621a      	str	r2, [r3, #32]
}
 80045ba:	bf00      	nop
 80045bc:	371c      	adds	r7, #28
 80045be:	46bd      	mov	sp, r7
 80045c0:	bc80      	pop	{r7}
 80045c2:	4770      	bx	lr

080045c4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80045c4:	b480      	push	{r7}
 80045c6:	b087      	sub	sp, #28
 80045c8:	af00      	add	r7, sp, #0
 80045ca:	60f8      	str	r0, [r7, #12]
 80045cc:	60b9      	str	r1, [r7, #8]
 80045ce:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	6a1b      	ldr	r3, [r3, #32]
 80045d4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	6a1b      	ldr	r3, [r3, #32]
 80045da:	f023 0210 	bic.w	r2, r3, #16
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	699b      	ldr	r3, [r3, #24]
 80045e6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80045e8:	693b      	ldr	r3, [r7, #16]
 80045ea:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80045ee:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	031b      	lsls	r3, r3, #12
 80045f4:	693a      	ldr	r2, [r7, #16]
 80045f6:	4313      	orrs	r3, r2
 80045f8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80045fa:	697b      	ldr	r3, [r7, #20]
 80045fc:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004600:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004602:	68bb      	ldr	r3, [r7, #8]
 8004604:	011b      	lsls	r3, r3, #4
 8004606:	697a      	ldr	r2, [r7, #20]
 8004608:	4313      	orrs	r3, r2
 800460a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	693a      	ldr	r2, [r7, #16]
 8004610:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	697a      	ldr	r2, [r7, #20]
 8004616:	621a      	str	r2, [r3, #32]
}
 8004618:	bf00      	nop
 800461a:	371c      	adds	r7, #28
 800461c:	46bd      	mov	sp, r7
 800461e:	bc80      	pop	{r7}
 8004620:	4770      	bx	lr

08004622 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004622:	b480      	push	{r7}
 8004624:	b085      	sub	sp, #20
 8004626:	af00      	add	r7, sp, #0
 8004628:	6078      	str	r0, [r7, #4]
 800462a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	689b      	ldr	r3, [r3, #8]
 8004630:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004638:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800463a:	683a      	ldr	r2, [r7, #0]
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	4313      	orrs	r3, r2
 8004640:	f043 0307 	orr.w	r3, r3, #7
 8004644:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	68fa      	ldr	r2, [r7, #12]
 800464a:	609a      	str	r2, [r3, #8]
}
 800464c:	bf00      	nop
 800464e:	3714      	adds	r7, #20
 8004650:	46bd      	mov	sp, r7
 8004652:	bc80      	pop	{r7}
 8004654:	4770      	bx	lr

08004656 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004656:	b480      	push	{r7}
 8004658:	b087      	sub	sp, #28
 800465a:	af00      	add	r7, sp, #0
 800465c:	60f8      	str	r0, [r7, #12]
 800465e:	60b9      	str	r1, [r7, #8]
 8004660:	607a      	str	r2, [r7, #4]
 8004662:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	689b      	ldr	r3, [r3, #8]
 8004668:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800466a:	697b      	ldr	r3, [r7, #20]
 800466c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004670:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004672:	683b      	ldr	r3, [r7, #0]
 8004674:	021a      	lsls	r2, r3, #8
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	431a      	orrs	r2, r3
 800467a:	68bb      	ldr	r3, [r7, #8]
 800467c:	4313      	orrs	r3, r2
 800467e:	697a      	ldr	r2, [r7, #20]
 8004680:	4313      	orrs	r3, r2
 8004682:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	697a      	ldr	r2, [r7, #20]
 8004688:	609a      	str	r2, [r3, #8]
}
 800468a:	bf00      	nop
 800468c:	371c      	adds	r7, #28
 800468e:	46bd      	mov	sp, r7
 8004690:	bc80      	pop	{r7}
 8004692:	4770      	bx	lr

08004694 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004694:	b480      	push	{r7}
 8004696:	b087      	sub	sp, #28
 8004698:	af00      	add	r7, sp, #0
 800469a:	60f8      	str	r0, [r7, #12]
 800469c:	60b9      	str	r1, [r7, #8]
 800469e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80046a0:	68bb      	ldr	r3, [r7, #8]
 80046a2:	f003 031f 	and.w	r3, r3, #31
 80046a6:	2201      	movs	r2, #1
 80046a8:	fa02 f303 	lsl.w	r3, r2, r3
 80046ac:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	6a1a      	ldr	r2, [r3, #32]
 80046b2:	697b      	ldr	r3, [r7, #20]
 80046b4:	43db      	mvns	r3, r3
 80046b6:	401a      	ands	r2, r3
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	6a1a      	ldr	r2, [r3, #32]
 80046c0:	68bb      	ldr	r3, [r7, #8]
 80046c2:	f003 031f 	and.w	r3, r3, #31
 80046c6:	6879      	ldr	r1, [r7, #4]
 80046c8:	fa01 f303 	lsl.w	r3, r1, r3
 80046cc:	431a      	orrs	r2, r3
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	621a      	str	r2, [r3, #32]
}
 80046d2:	bf00      	nop
 80046d4:	371c      	adds	r7, #28
 80046d6:	46bd      	mov	sp, r7
 80046d8:	bc80      	pop	{r7}
 80046da:	4770      	bx	lr

080046dc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80046dc:	b480      	push	{r7}
 80046de:	b085      	sub	sp, #20
 80046e0:	af00      	add	r7, sp, #0
 80046e2:	6078      	str	r0, [r7, #4]
 80046e4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80046ec:	2b01      	cmp	r3, #1
 80046ee:	d101      	bne.n	80046f4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80046f0:	2302      	movs	r3, #2
 80046f2:	e046      	b.n	8004782 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	2201      	movs	r2, #1
 80046f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	2202      	movs	r2, #2
 8004700:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	685b      	ldr	r3, [r3, #4]
 800470a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	689b      	ldr	r3, [r3, #8]
 8004712:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800471a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800471c:	683b      	ldr	r3, [r7, #0]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	68fa      	ldr	r2, [r7, #12]
 8004722:	4313      	orrs	r3, r2
 8004724:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	68fa      	ldr	r2, [r7, #12]
 800472c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	4a16      	ldr	r2, [pc, #88]	; (800478c <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8004734:	4293      	cmp	r3, r2
 8004736:	d00e      	beq.n	8004756 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004740:	d009      	beq.n	8004756 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	4a12      	ldr	r2, [pc, #72]	; (8004790 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8004748:	4293      	cmp	r3, r2
 800474a:	d004      	beq.n	8004756 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	4a10      	ldr	r2, [pc, #64]	; (8004794 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8004752:	4293      	cmp	r3, r2
 8004754:	d10c      	bne.n	8004770 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004756:	68bb      	ldr	r3, [r7, #8]
 8004758:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800475c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800475e:	683b      	ldr	r3, [r7, #0]
 8004760:	685b      	ldr	r3, [r3, #4]
 8004762:	68ba      	ldr	r2, [r7, #8]
 8004764:	4313      	orrs	r3, r2
 8004766:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	68ba      	ldr	r2, [r7, #8]
 800476e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	2201      	movs	r2, #1
 8004774:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	2200      	movs	r2, #0
 800477c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004780:	2300      	movs	r3, #0
}
 8004782:	4618      	mov	r0, r3
 8004784:	3714      	adds	r7, #20
 8004786:	46bd      	mov	sp, r7
 8004788:	bc80      	pop	{r7}
 800478a:	4770      	bx	lr
 800478c:	40012c00 	.word	0x40012c00
 8004790:	40000400 	.word	0x40000400
 8004794:	40000800 	.word	0x40000800

08004798 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004798:	b480      	push	{r7}
 800479a:	b083      	sub	sp, #12
 800479c:	af00      	add	r7, sp, #0
 800479e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80047a0:	bf00      	nop
 80047a2:	370c      	adds	r7, #12
 80047a4:	46bd      	mov	sp, r7
 80047a6:	bc80      	pop	{r7}
 80047a8:	4770      	bx	lr

080047aa <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80047aa:	b480      	push	{r7}
 80047ac:	b083      	sub	sp, #12
 80047ae:	af00      	add	r7, sp, #0
 80047b0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80047b2:	bf00      	nop
 80047b4:	370c      	adds	r7, #12
 80047b6:	46bd      	mov	sp, r7
 80047b8:	bc80      	pop	{r7}
 80047ba:	4770      	bx	lr

080047bc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80047bc:	b580      	push	{r7, lr}
 80047be:	b082      	sub	sp, #8
 80047c0:	af00      	add	r7, sp, #0
 80047c2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d101      	bne.n	80047ce <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80047ca:	2301      	movs	r3, #1
 80047cc:	e042      	b.n	8004854 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80047d4:	b2db      	uxtb	r3, r3
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d106      	bne.n	80047e8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	2200      	movs	r2, #0
 80047de:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80047e2:	6878      	ldr	r0, [r7, #4]
 80047e4:	f7fd ff72 	bl	80026cc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	2224      	movs	r2, #36	; 0x24
 80047ec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	68da      	ldr	r2, [r3, #12]
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80047fe:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004800:	6878      	ldr	r0, [r7, #4]
 8004802:	f000 fd71 	bl	80052e8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	691a      	ldr	r2, [r3, #16]
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004814:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	695a      	ldr	r2, [r3, #20]
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004824:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	68da      	ldr	r2, [r3, #12]
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004834:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	2200      	movs	r2, #0
 800483a:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	2220      	movs	r2, #32
 8004840:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	2220      	movs	r2, #32
 8004848:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	2200      	movs	r2, #0
 8004850:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8004852:	2300      	movs	r3, #0
}
 8004854:	4618      	mov	r0, r3
 8004856:	3708      	adds	r7, #8
 8004858:	46bd      	mov	sp, r7
 800485a:	bd80      	pop	{r7, pc}

0800485c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800485c:	b580      	push	{r7, lr}
 800485e:	b08a      	sub	sp, #40	; 0x28
 8004860:	af02      	add	r7, sp, #8
 8004862:	60f8      	str	r0, [r7, #12]
 8004864:	60b9      	str	r1, [r7, #8]
 8004866:	603b      	str	r3, [r7, #0]
 8004868:	4613      	mov	r3, r2
 800486a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800486c:	2300      	movs	r3, #0
 800486e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004876:	b2db      	uxtb	r3, r3
 8004878:	2b20      	cmp	r3, #32
 800487a:	d16d      	bne.n	8004958 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 800487c:	68bb      	ldr	r3, [r7, #8]
 800487e:	2b00      	cmp	r3, #0
 8004880:	d002      	beq.n	8004888 <HAL_UART_Transmit+0x2c>
 8004882:	88fb      	ldrh	r3, [r7, #6]
 8004884:	2b00      	cmp	r3, #0
 8004886:	d101      	bne.n	800488c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004888:	2301      	movs	r3, #1
 800488a:	e066      	b.n	800495a <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	2200      	movs	r2, #0
 8004890:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	2221      	movs	r2, #33	; 0x21
 8004896:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800489a:	f7fe f869 	bl	8002970 <HAL_GetTick>
 800489e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	88fa      	ldrh	r2, [r7, #6]
 80048a4:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	88fa      	ldrh	r2, [r7, #6]
 80048aa:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	689b      	ldr	r3, [r3, #8]
 80048b0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80048b4:	d108      	bne.n	80048c8 <HAL_UART_Transmit+0x6c>
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	691b      	ldr	r3, [r3, #16]
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d104      	bne.n	80048c8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80048be:	2300      	movs	r3, #0
 80048c0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80048c2:	68bb      	ldr	r3, [r7, #8]
 80048c4:	61bb      	str	r3, [r7, #24]
 80048c6:	e003      	b.n	80048d0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80048c8:	68bb      	ldr	r3, [r7, #8]
 80048ca:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80048cc:	2300      	movs	r3, #0
 80048ce:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80048d0:	e02a      	b.n	8004928 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80048d2:	683b      	ldr	r3, [r7, #0]
 80048d4:	9300      	str	r3, [sp, #0]
 80048d6:	697b      	ldr	r3, [r7, #20]
 80048d8:	2200      	movs	r2, #0
 80048da:	2180      	movs	r1, #128	; 0x80
 80048dc:	68f8      	ldr	r0, [r7, #12]
 80048de:	f000 faf9 	bl	8004ed4 <UART_WaitOnFlagUntilTimeout>
 80048e2:	4603      	mov	r3, r0
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d001      	beq.n	80048ec <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 80048e8:	2303      	movs	r3, #3
 80048ea:	e036      	b.n	800495a <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 80048ec:	69fb      	ldr	r3, [r7, #28]
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d10b      	bne.n	800490a <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80048f2:	69bb      	ldr	r3, [r7, #24]
 80048f4:	881b      	ldrh	r3, [r3, #0]
 80048f6:	461a      	mov	r2, r3
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004900:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004902:	69bb      	ldr	r3, [r7, #24]
 8004904:	3302      	adds	r3, #2
 8004906:	61bb      	str	r3, [r7, #24]
 8004908:	e007      	b.n	800491a <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800490a:	69fb      	ldr	r3, [r7, #28]
 800490c:	781a      	ldrb	r2, [r3, #0]
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004914:	69fb      	ldr	r3, [r7, #28]
 8004916:	3301      	adds	r3, #1
 8004918:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800491e:	b29b      	uxth	r3, r3
 8004920:	3b01      	subs	r3, #1
 8004922:	b29a      	uxth	r2, r3
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800492c:	b29b      	uxth	r3, r3
 800492e:	2b00      	cmp	r3, #0
 8004930:	d1cf      	bne.n	80048d2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004932:	683b      	ldr	r3, [r7, #0]
 8004934:	9300      	str	r3, [sp, #0]
 8004936:	697b      	ldr	r3, [r7, #20]
 8004938:	2200      	movs	r2, #0
 800493a:	2140      	movs	r1, #64	; 0x40
 800493c:	68f8      	ldr	r0, [r7, #12]
 800493e:	f000 fac9 	bl	8004ed4 <UART_WaitOnFlagUntilTimeout>
 8004942:	4603      	mov	r3, r0
 8004944:	2b00      	cmp	r3, #0
 8004946:	d001      	beq.n	800494c <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 8004948:	2303      	movs	r3, #3
 800494a:	e006      	b.n	800495a <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	2220      	movs	r2, #32
 8004950:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8004954:	2300      	movs	r3, #0
 8004956:	e000      	b.n	800495a <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8004958:	2302      	movs	r3, #2
  }
}
 800495a:	4618      	mov	r0, r3
 800495c:	3720      	adds	r7, #32
 800495e:	46bd      	mov	sp, r7
 8004960:	bd80      	pop	{r7, pc}
	...

08004964 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004964:	b580      	push	{r7, lr}
 8004966:	b0ba      	sub	sp, #232	; 0xe8
 8004968:	af00      	add	r7, sp, #0
 800496a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	68db      	ldr	r3, [r3, #12]
 800497c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	695b      	ldr	r3, [r3, #20]
 8004986:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800498a:	2300      	movs	r3, #0
 800498c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8004990:	2300      	movs	r3, #0
 8004992:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004996:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800499a:	f003 030f 	and.w	r3, r3, #15
 800499e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80049a2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d10f      	bne.n	80049ca <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80049aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80049ae:	f003 0320 	and.w	r3, r3, #32
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d009      	beq.n	80049ca <HAL_UART_IRQHandler+0x66>
 80049b6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80049ba:	f003 0320 	and.w	r3, r3, #32
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d003      	beq.n	80049ca <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80049c2:	6878      	ldr	r0, [r7, #4]
 80049c4:	f000 fbd1 	bl	800516a <UART_Receive_IT>
      return;
 80049c8:	e25b      	b.n	8004e82 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80049ca:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	f000 80de 	beq.w	8004b90 <HAL_UART_IRQHandler+0x22c>
 80049d4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80049d8:	f003 0301 	and.w	r3, r3, #1
 80049dc:	2b00      	cmp	r3, #0
 80049de:	d106      	bne.n	80049ee <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80049e0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80049e4:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	f000 80d1 	beq.w	8004b90 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80049ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80049f2:	f003 0301 	and.w	r3, r3, #1
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	d00b      	beq.n	8004a12 <HAL_UART_IRQHandler+0xae>
 80049fa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80049fe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d005      	beq.n	8004a12 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a0a:	f043 0201 	orr.w	r2, r3, #1
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004a12:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004a16:	f003 0304 	and.w	r3, r3, #4
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d00b      	beq.n	8004a36 <HAL_UART_IRQHandler+0xd2>
 8004a1e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004a22:	f003 0301 	and.w	r3, r3, #1
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d005      	beq.n	8004a36 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a2e:	f043 0202 	orr.w	r2, r3, #2
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004a36:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004a3a:	f003 0302 	and.w	r3, r3, #2
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d00b      	beq.n	8004a5a <HAL_UART_IRQHandler+0xf6>
 8004a42:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004a46:	f003 0301 	and.w	r3, r3, #1
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d005      	beq.n	8004a5a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a52:	f043 0204 	orr.w	r2, r3, #4
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8004a5a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004a5e:	f003 0308 	and.w	r3, r3, #8
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d011      	beq.n	8004a8a <HAL_UART_IRQHandler+0x126>
 8004a66:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004a6a:	f003 0320 	and.w	r3, r3, #32
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	d105      	bne.n	8004a7e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8004a72:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004a76:	f003 0301 	and.w	r3, r3, #1
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d005      	beq.n	8004a8a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a82:	f043 0208 	orr.w	r2, r3, #8
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	f000 81f2 	beq.w	8004e78 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004a94:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004a98:	f003 0320 	and.w	r3, r3, #32
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	d008      	beq.n	8004ab2 <HAL_UART_IRQHandler+0x14e>
 8004aa0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004aa4:	f003 0320 	and.w	r3, r3, #32
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	d002      	beq.n	8004ab2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8004aac:	6878      	ldr	r0, [r7, #4]
 8004aae:	f000 fb5c 	bl	800516a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	695b      	ldr	r3, [r3, #20]
 8004ab8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	bf14      	ite	ne
 8004ac0:	2301      	movne	r3, #1
 8004ac2:	2300      	moveq	r3, #0
 8004ac4:	b2db      	uxtb	r3, r3
 8004ac6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004ace:	f003 0308 	and.w	r3, r3, #8
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d103      	bne.n	8004ade <HAL_UART_IRQHandler+0x17a>
 8004ad6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d04f      	beq.n	8004b7e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004ade:	6878      	ldr	r0, [r7, #4]
 8004ae0:	f000 fa66 	bl	8004fb0 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	695b      	ldr	r3, [r3, #20]
 8004aea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d041      	beq.n	8004b76 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	3314      	adds	r3, #20
 8004af8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004afc:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004b00:	e853 3f00 	ldrex	r3, [r3]
 8004b04:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8004b08:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004b0c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004b10:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	3314      	adds	r3, #20
 8004b1a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8004b1e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8004b22:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b26:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8004b2a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8004b2e:	e841 2300 	strex	r3, r2, [r1]
 8004b32:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8004b36:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d1d9      	bne.n	8004af2 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d013      	beq.n	8004b6e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b4a:	4a7e      	ldr	r2, [pc, #504]	; (8004d44 <HAL_UART_IRQHandler+0x3e0>)
 8004b4c:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b52:	4618      	mov	r0, r3
 8004b54:	f7fe f85e 	bl	8002c14 <HAL_DMA_Abort_IT>
 8004b58:	4603      	mov	r3, r0
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	d016      	beq.n	8004b8c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b62:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004b64:	687a      	ldr	r2, [r7, #4]
 8004b66:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8004b68:	4610      	mov	r0, r2
 8004b6a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004b6c:	e00e      	b.n	8004b8c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004b6e:	6878      	ldr	r0, [r7, #4]
 8004b70:	f000 f99c 	bl	8004eac <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004b74:	e00a      	b.n	8004b8c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004b76:	6878      	ldr	r0, [r7, #4]
 8004b78:	f000 f998 	bl	8004eac <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004b7c:	e006      	b.n	8004b8c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004b7e:	6878      	ldr	r0, [r7, #4]
 8004b80:	f000 f994 	bl	8004eac <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	2200      	movs	r2, #0
 8004b88:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 8004b8a:	e175      	b.n	8004e78 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004b8c:	bf00      	nop
    return;
 8004b8e:	e173      	b.n	8004e78 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b94:	2b01      	cmp	r3, #1
 8004b96:	f040 814f 	bne.w	8004e38 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8004b9a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004b9e:	f003 0310 	and.w	r3, r3, #16
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	f000 8148 	beq.w	8004e38 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8004ba8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004bac:	f003 0310 	and.w	r3, r3, #16
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	f000 8141 	beq.w	8004e38 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004bb6:	2300      	movs	r3, #0
 8004bb8:	60bb      	str	r3, [r7, #8]
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	60bb      	str	r3, [r7, #8]
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	685b      	ldr	r3, [r3, #4]
 8004bc8:	60bb      	str	r3, [r7, #8]
 8004bca:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	695b      	ldr	r3, [r3, #20]
 8004bd2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	f000 80b6 	beq.w	8004d48 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	685b      	ldr	r3, [r3, #4]
 8004be4:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004be8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	f000 8145 	beq.w	8004e7c <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004bf6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8004bfa:	429a      	cmp	r2, r3
 8004bfc:	f080 813e 	bcs.w	8004e7c <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8004c06:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004c0c:	699b      	ldr	r3, [r3, #24]
 8004c0e:	2b20      	cmp	r3, #32
 8004c10:	f000 8088 	beq.w	8004d24 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	330c      	adds	r3, #12
 8004c1a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c1e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004c22:	e853 3f00 	ldrex	r3, [r3]
 8004c26:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8004c2a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004c2e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004c32:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	330c      	adds	r3, #12
 8004c3c:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8004c40:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8004c44:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c48:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8004c4c:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8004c50:	e841 2300 	strex	r3, r2, [r1]
 8004c54:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8004c58:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d1d9      	bne.n	8004c14 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	3314      	adds	r3, #20
 8004c66:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c68:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004c6a:	e853 3f00 	ldrex	r3, [r3]
 8004c6e:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8004c70:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004c72:	f023 0301 	bic.w	r3, r3, #1
 8004c76:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	3314      	adds	r3, #20
 8004c80:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8004c84:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8004c88:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c8a:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8004c8c:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8004c90:	e841 2300 	strex	r3, r2, [r1]
 8004c94:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8004c96:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	d1e1      	bne.n	8004c60 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	3314      	adds	r3, #20
 8004ca2:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ca4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004ca6:	e853 3f00 	ldrex	r3, [r3]
 8004caa:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8004cac:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004cae:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004cb2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	3314      	adds	r3, #20
 8004cbc:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8004cc0:	66fa      	str	r2, [r7, #108]	; 0x6c
 8004cc2:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004cc4:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8004cc6:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8004cc8:	e841 2300 	strex	r3, r2, [r1]
 8004ccc:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8004cce:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	d1e3      	bne.n	8004c9c <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	2220      	movs	r2, #32
 8004cd8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	2200      	movs	r2, #0
 8004ce0:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	330c      	adds	r3, #12
 8004ce8:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004cea:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004cec:	e853 3f00 	ldrex	r3, [r3]
 8004cf0:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8004cf2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004cf4:	f023 0310 	bic.w	r3, r3, #16
 8004cf8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	330c      	adds	r3, #12
 8004d02:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8004d06:	65ba      	str	r2, [r7, #88]	; 0x58
 8004d08:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d0a:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8004d0c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004d0e:	e841 2300 	strex	r3, r2, [r1]
 8004d12:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8004d14:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	d1e3      	bne.n	8004ce2 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004d1e:	4618      	mov	r0, r3
 8004d20:	f7fd ff3d 	bl	8002b9e <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	2202      	movs	r2, #2
 8004d28:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004d32:	b29b      	uxth	r3, r3
 8004d34:	1ad3      	subs	r3, r2, r3
 8004d36:	b29b      	uxth	r3, r3
 8004d38:	4619      	mov	r1, r3
 8004d3a:	6878      	ldr	r0, [r7, #4]
 8004d3c:	f000 f8bf 	bl	8004ebe <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004d40:	e09c      	b.n	8004e7c <HAL_UART_IRQHandler+0x518>
 8004d42:	bf00      	nop
 8004d44:	08005075 	.word	0x08005075
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004d50:	b29b      	uxth	r3, r3
 8004d52:	1ad3      	subs	r3, r2, r3
 8004d54:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004d5c:	b29b      	uxth	r3, r3
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	f000 808e 	beq.w	8004e80 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8004d64:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	f000 8089 	beq.w	8004e80 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	330c      	adds	r3, #12
 8004d74:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d76:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004d78:	e853 3f00 	ldrex	r3, [r3]
 8004d7c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8004d7e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004d80:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004d84:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	330c      	adds	r3, #12
 8004d8e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8004d92:	647a      	str	r2, [r7, #68]	; 0x44
 8004d94:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d96:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004d98:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004d9a:	e841 2300 	strex	r3, r2, [r1]
 8004d9e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8004da0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d1e3      	bne.n	8004d6e <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	3314      	adds	r3, #20
 8004dac:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004dae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004db0:	e853 3f00 	ldrex	r3, [r3]
 8004db4:	623b      	str	r3, [r7, #32]
   return(result);
 8004db6:	6a3b      	ldr	r3, [r7, #32]
 8004db8:	f023 0301 	bic.w	r3, r3, #1
 8004dbc:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	3314      	adds	r3, #20
 8004dc6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8004dca:	633a      	str	r2, [r7, #48]	; 0x30
 8004dcc:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004dce:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004dd0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004dd2:	e841 2300 	strex	r3, r2, [r1]
 8004dd6:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8004dd8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d1e3      	bne.n	8004da6 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	2220      	movs	r2, #32
 8004de2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	2200      	movs	r2, #0
 8004dea:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	330c      	adds	r3, #12
 8004df2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004df4:	693b      	ldr	r3, [r7, #16]
 8004df6:	e853 3f00 	ldrex	r3, [r3]
 8004dfa:	60fb      	str	r3, [r7, #12]
   return(result);
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	f023 0310 	bic.w	r3, r3, #16
 8004e02:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	330c      	adds	r3, #12
 8004e0c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8004e10:	61fa      	str	r2, [r7, #28]
 8004e12:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e14:	69b9      	ldr	r1, [r7, #24]
 8004e16:	69fa      	ldr	r2, [r7, #28]
 8004e18:	e841 2300 	strex	r3, r2, [r1]
 8004e1c:	617b      	str	r3, [r7, #20]
   return(result);
 8004e1e:	697b      	ldr	r3, [r7, #20]
 8004e20:	2b00      	cmp	r3, #0
 8004e22:	d1e3      	bne.n	8004dec <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	2202      	movs	r2, #2
 8004e28:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004e2a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004e2e:	4619      	mov	r1, r3
 8004e30:	6878      	ldr	r0, [r7, #4]
 8004e32:	f000 f844 	bl	8004ebe <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004e36:	e023      	b.n	8004e80 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004e38:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004e3c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	d009      	beq.n	8004e58 <HAL_UART_IRQHandler+0x4f4>
 8004e44:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004e48:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	d003      	beq.n	8004e58 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8004e50:	6878      	ldr	r0, [r7, #4]
 8004e52:	f000 f923 	bl	800509c <UART_Transmit_IT>
    return;
 8004e56:	e014      	b.n	8004e82 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004e58:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004e5c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e60:	2b00      	cmp	r3, #0
 8004e62:	d00e      	beq.n	8004e82 <HAL_UART_IRQHandler+0x51e>
 8004e64:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004e68:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e6c:	2b00      	cmp	r3, #0
 8004e6e:	d008      	beq.n	8004e82 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8004e70:	6878      	ldr	r0, [r7, #4]
 8004e72:	f000 f962 	bl	800513a <UART_EndTransmit_IT>
    return;
 8004e76:	e004      	b.n	8004e82 <HAL_UART_IRQHandler+0x51e>
    return;
 8004e78:	bf00      	nop
 8004e7a:	e002      	b.n	8004e82 <HAL_UART_IRQHandler+0x51e>
      return;
 8004e7c:	bf00      	nop
 8004e7e:	e000      	b.n	8004e82 <HAL_UART_IRQHandler+0x51e>
      return;
 8004e80:	bf00      	nop
  }
}
 8004e82:	37e8      	adds	r7, #232	; 0xe8
 8004e84:	46bd      	mov	sp, r7
 8004e86:	bd80      	pop	{r7, pc}

08004e88 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004e88:	b480      	push	{r7}
 8004e8a:	b083      	sub	sp, #12
 8004e8c:	af00      	add	r7, sp, #0
 8004e8e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004e90:	bf00      	nop
 8004e92:	370c      	adds	r7, #12
 8004e94:	46bd      	mov	sp, r7
 8004e96:	bc80      	pop	{r7}
 8004e98:	4770      	bx	lr

08004e9a <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8004e9a:	b480      	push	{r7}
 8004e9c:	b083      	sub	sp, #12
 8004e9e:	af00      	add	r7, sp, #0
 8004ea0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8004ea2:	bf00      	nop
 8004ea4:	370c      	adds	r7, #12
 8004ea6:	46bd      	mov	sp, r7
 8004ea8:	bc80      	pop	{r7}
 8004eaa:	4770      	bx	lr

08004eac <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004eac:	b480      	push	{r7}
 8004eae:	b083      	sub	sp, #12
 8004eb0:	af00      	add	r7, sp, #0
 8004eb2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004eb4:	bf00      	nop
 8004eb6:	370c      	adds	r7, #12
 8004eb8:	46bd      	mov	sp, r7
 8004eba:	bc80      	pop	{r7}
 8004ebc:	4770      	bx	lr

08004ebe <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004ebe:	b480      	push	{r7}
 8004ec0:	b083      	sub	sp, #12
 8004ec2:	af00      	add	r7, sp, #0
 8004ec4:	6078      	str	r0, [r7, #4]
 8004ec6:	460b      	mov	r3, r1
 8004ec8:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004eca:	bf00      	nop
 8004ecc:	370c      	adds	r7, #12
 8004ece:	46bd      	mov	sp, r7
 8004ed0:	bc80      	pop	{r7}
 8004ed2:	4770      	bx	lr

08004ed4 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004ed4:	b580      	push	{r7, lr}
 8004ed6:	b090      	sub	sp, #64	; 0x40
 8004ed8:	af00      	add	r7, sp, #0
 8004eda:	60f8      	str	r0, [r7, #12]
 8004edc:	60b9      	str	r1, [r7, #8]
 8004ede:	603b      	str	r3, [r7, #0]
 8004ee0:	4613      	mov	r3, r2
 8004ee2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004ee4:	e050      	b.n	8004f88 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004ee6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004ee8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004eec:	d04c      	beq.n	8004f88 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8004eee:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	d007      	beq.n	8004f04 <UART_WaitOnFlagUntilTimeout+0x30>
 8004ef4:	f7fd fd3c 	bl	8002970 <HAL_GetTick>
 8004ef8:	4602      	mov	r2, r0
 8004efa:	683b      	ldr	r3, [r7, #0]
 8004efc:	1ad3      	subs	r3, r2, r3
 8004efe:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004f00:	429a      	cmp	r2, r3
 8004f02:	d241      	bcs.n	8004f88 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	330c      	adds	r3, #12
 8004f0a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f0e:	e853 3f00 	ldrex	r3, [r3]
 8004f12:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004f14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f16:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004f1a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	330c      	adds	r3, #12
 8004f22:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004f24:	637a      	str	r2, [r7, #52]	; 0x34
 8004f26:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f28:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004f2a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004f2c:	e841 2300 	strex	r3, r2, [r1]
 8004f30:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8004f32:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	d1e5      	bne.n	8004f04 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	3314      	adds	r3, #20
 8004f3e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f40:	697b      	ldr	r3, [r7, #20]
 8004f42:	e853 3f00 	ldrex	r3, [r3]
 8004f46:	613b      	str	r3, [r7, #16]
   return(result);
 8004f48:	693b      	ldr	r3, [r7, #16]
 8004f4a:	f023 0301 	bic.w	r3, r3, #1
 8004f4e:	63bb      	str	r3, [r7, #56]	; 0x38
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	3314      	adds	r3, #20
 8004f56:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004f58:	623a      	str	r2, [r7, #32]
 8004f5a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f5c:	69f9      	ldr	r1, [r7, #28]
 8004f5e:	6a3a      	ldr	r2, [r7, #32]
 8004f60:	e841 2300 	strex	r3, r2, [r1]
 8004f64:	61bb      	str	r3, [r7, #24]
   return(result);
 8004f66:	69bb      	ldr	r3, [r7, #24]
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	d1e5      	bne.n	8004f38 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	2220      	movs	r2, #32
 8004f70:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        huart->RxState = HAL_UART_STATE_READY;
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	2220      	movs	r2, #32
 8004f78:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	2200      	movs	r2, #0
 8004f80:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 8004f84:	2303      	movs	r3, #3
 8004f86:	e00f      	b.n	8004fa8 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	681a      	ldr	r2, [r3, #0]
 8004f8e:	68bb      	ldr	r3, [r7, #8]
 8004f90:	4013      	ands	r3, r2
 8004f92:	68ba      	ldr	r2, [r7, #8]
 8004f94:	429a      	cmp	r2, r3
 8004f96:	bf0c      	ite	eq
 8004f98:	2301      	moveq	r3, #1
 8004f9a:	2300      	movne	r3, #0
 8004f9c:	b2db      	uxtb	r3, r3
 8004f9e:	461a      	mov	r2, r3
 8004fa0:	79fb      	ldrb	r3, [r7, #7]
 8004fa2:	429a      	cmp	r2, r3
 8004fa4:	d09f      	beq.n	8004ee6 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004fa6:	2300      	movs	r3, #0
}
 8004fa8:	4618      	mov	r0, r3
 8004faa:	3740      	adds	r7, #64	; 0x40
 8004fac:	46bd      	mov	sp, r7
 8004fae:	bd80      	pop	{r7, pc}

08004fb0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004fb0:	b480      	push	{r7}
 8004fb2:	b095      	sub	sp, #84	; 0x54
 8004fb4:	af00      	add	r7, sp, #0
 8004fb6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	330c      	adds	r3, #12
 8004fbe:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004fc0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004fc2:	e853 3f00 	ldrex	r3, [r3]
 8004fc6:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8004fc8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004fca:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004fce:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	330c      	adds	r3, #12
 8004fd6:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004fd8:	643a      	str	r2, [r7, #64]	; 0x40
 8004fda:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004fdc:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8004fde:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004fe0:	e841 2300 	strex	r3, r2, [r1]
 8004fe4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004fe6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d1e5      	bne.n	8004fb8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	3314      	adds	r3, #20
 8004ff2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ff4:	6a3b      	ldr	r3, [r7, #32]
 8004ff6:	e853 3f00 	ldrex	r3, [r3]
 8004ffa:	61fb      	str	r3, [r7, #28]
   return(result);
 8004ffc:	69fb      	ldr	r3, [r7, #28]
 8004ffe:	f023 0301 	bic.w	r3, r3, #1
 8005002:	64bb      	str	r3, [r7, #72]	; 0x48
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	3314      	adds	r3, #20
 800500a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800500c:	62fa      	str	r2, [r7, #44]	; 0x2c
 800500e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005010:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005012:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005014:	e841 2300 	strex	r3, r2, [r1]
 8005018:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800501a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800501c:	2b00      	cmp	r3, #0
 800501e:	d1e5      	bne.n	8004fec <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005024:	2b01      	cmp	r3, #1
 8005026:	d119      	bne.n	800505c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	330c      	adds	r3, #12
 800502e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	e853 3f00 	ldrex	r3, [r3]
 8005036:	60bb      	str	r3, [r7, #8]
   return(result);
 8005038:	68bb      	ldr	r3, [r7, #8]
 800503a:	f023 0310 	bic.w	r3, r3, #16
 800503e:	647b      	str	r3, [r7, #68]	; 0x44
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	330c      	adds	r3, #12
 8005046:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005048:	61ba      	str	r2, [r7, #24]
 800504a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800504c:	6979      	ldr	r1, [r7, #20]
 800504e:	69ba      	ldr	r2, [r7, #24]
 8005050:	e841 2300 	strex	r3, r2, [r1]
 8005054:	613b      	str	r3, [r7, #16]
   return(result);
 8005056:	693b      	ldr	r3, [r7, #16]
 8005058:	2b00      	cmp	r3, #0
 800505a:	d1e5      	bne.n	8005028 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	2220      	movs	r2, #32
 8005060:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	2200      	movs	r2, #0
 8005068:	631a      	str	r2, [r3, #48]	; 0x30
}
 800506a:	bf00      	nop
 800506c:	3754      	adds	r7, #84	; 0x54
 800506e:	46bd      	mov	sp, r7
 8005070:	bc80      	pop	{r7}
 8005072:	4770      	bx	lr

08005074 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005074:	b580      	push	{r7, lr}
 8005076:	b084      	sub	sp, #16
 8005078:	af00      	add	r7, sp, #0
 800507a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005080:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	2200      	movs	r2, #0
 8005086:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	2200      	movs	r2, #0
 800508c:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800508e:	68f8      	ldr	r0, [r7, #12]
 8005090:	f7ff ff0c 	bl	8004eac <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005094:	bf00      	nop
 8005096:	3710      	adds	r7, #16
 8005098:	46bd      	mov	sp, r7
 800509a:	bd80      	pop	{r7, pc}

0800509c <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800509c:	b480      	push	{r7}
 800509e:	b085      	sub	sp, #20
 80050a0:	af00      	add	r7, sp, #0
 80050a2:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80050aa:	b2db      	uxtb	r3, r3
 80050ac:	2b21      	cmp	r3, #33	; 0x21
 80050ae:	d13e      	bne.n	800512e <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	689b      	ldr	r3, [r3, #8]
 80050b4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80050b8:	d114      	bne.n	80050e4 <UART_Transmit_IT+0x48>
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	691b      	ldr	r3, [r3, #16]
 80050be:	2b00      	cmp	r3, #0
 80050c0:	d110      	bne.n	80050e4 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	6a1b      	ldr	r3, [r3, #32]
 80050c6:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	881b      	ldrh	r3, [r3, #0]
 80050cc:	461a      	mov	r2, r3
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80050d6:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	6a1b      	ldr	r3, [r3, #32]
 80050dc:	1c9a      	adds	r2, r3, #2
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	621a      	str	r2, [r3, #32]
 80050e2:	e008      	b.n	80050f6 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	6a1b      	ldr	r3, [r3, #32]
 80050e8:	1c59      	adds	r1, r3, #1
 80050ea:	687a      	ldr	r2, [r7, #4]
 80050ec:	6211      	str	r1, [r2, #32]
 80050ee:	781a      	ldrb	r2, [r3, #0]
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80050fa:	b29b      	uxth	r3, r3
 80050fc:	3b01      	subs	r3, #1
 80050fe:	b29b      	uxth	r3, r3
 8005100:	687a      	ldr	r2, [r7, #4]
 8005102:	4619      	mov	r1, r3
 8005104:	84d1      	strh	r1, [r2, #38]	; 0x26
 8005106:	2b00      	cmp	r3, #0
 8005108:	d10f      	bne.n	800512a <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	68da      	ldr	r2, [r3, #12]
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005118:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	68da      	ldr	r2, [r3, #12]
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005128:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800512a:	2300      	movs	r3, #0
 800512c:	e000      	b.n	8005130 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800512e:	2302      	movs	r3, #2
  }
}
 8005130:	4618      	mov	r0, r3
 8005132:	3714      	adds	r7, #20
 8005134:	46bd      	mov	sp, r7
 8005136:	bc80      	pop	{r7}
 8005138:	4770      	bx	lr

0800513a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800513a:	b580      	push	{r7, lr}
 800513c:	b082      	sub	sp, #8
 800513e:	af00      	add	r7, sp, #0
 8005140:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	68da      	ldr	r2, [r3, #12]
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005150:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	2220      	movs	r2, #32
 8005156:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800515a:	6878      	ldr	r0, [r7, #4]
 800515c:	f7ff fe94 	bl	8004e88 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005160:	2300      	movs	r3, #0
}
 8005162:	4618      	mov	r0, r3
 8005164:	3708      	adds	r7, #8
 8005166:	46bd      	mov	sp, r7
 8005168:	bd80      	pop	{r7, pc}

0800516a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800516a:	b580      	push	{r7, lr}
 800516c:	b08c      	sub	sp, #48	; 0x30
 800516e:	af00      	add	r7, sp, #0
 8005170:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8005178:	b2db      	uxtb	r3, r3
 800517a:	2b22      	cmp	r3, #34	; 0x22
 800517c:	f040 80ae 	bne.w	80052dc <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	689b      	ldr	r3, [r3, #8]
 8005184:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005188:	d117      	bne.n	80051ba <UART_Receive_IT+0x50>
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	691b      	ldr	r3, [r3, #16]
 800518e:	2b00      	cmp	r3, #0
 8005190:	d113      	bne.n	80051ba <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8005192:	2300      	movs	r3, #0
 8005194:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800519a:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	685b      	ldr	r3, [r3, #4]
 80051a2:	b29b      	uxth	r3, r3
 80051a4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80051a8:	b29a      	uxth	r2, r3
 80051aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80051ac:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80051b2:	1c9a      	adds	r2, r3, #2
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	629a      	str	r2, [r3, #40]	; 0x28
 80051b8:	e026      	b.n	8005208 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80051be:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 80051c0:	2300      	movs	r3, #0
 80051c2:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	689b      	ldr	r3, [r3, #8]
 80051c8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80051cc:	d007      	beq.n	80051de <UART_Receive_IT+0x74>
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	689b      	ldr	r3, [r3, #8]
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d10a      	bne.n	80051ec <UART_Receive_IT+0x82>
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	691b      	ldr	r3, [r3, #16]
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d106      	bne.n	80051ec <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	685b      	ldr	r3, [r3, #4]
 80051e4:	b2da      	uxtb	r2, r3
 80051e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80051e8:	701a      	strb	r2, [r3, #0]
 80051ea:	e008      	b.n	80051fe <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	685b      	ldr	r3, [r3, #4]
 80051f2:	b2db      	uxtb	r3, r3
 80051f4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80051f8:	b2da      	uxtb	r2, r3
 80051fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80051fc:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005202:	1c5a      	adds	r2, r3, #1
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800520c:	b29b      	uxth	r3, r3
 800520e:	3b01      	subs	r3, #1
 8005210:	b29b      	uxth	r3, r3
 8005212:	687a      	ldr	r2, [r7, #4]
 8005214:	4619      	mov	r1, r3
 8005216:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8005218:	2b00      	cmp	r3, #0
 800521a:	d15d      	bne.n	80052d8 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	68da      	ldr	r2, [r3, #12]
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	f022 0220 	bic.w	r2, r2, #32
 800522a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	68da      	ldr	r2, [r3, #12]
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800523a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	695a      	ldr	r2, [r3, #20]
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	f022 0201 	bic.w	r2, r2, #1
 800524a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	2220      	movs	r2, #32
 8005250:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	2200      	movs	r2, #0
 8005258:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800525e:	2b01      	cmp	r3, #1
 8005260:	d135      	bne.n	80052ce <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	2200      	movs	r2, #0
 8005266:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	330c      	adds	r3, #12
 800526e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005270:	697b      	ldr	r3, [r7, #20]
 8005272:	e853 3f00 	ldrex	r3, [r3]
 8005276:	613b      	str	r3, [r7, #16]
   return(result);
 8005278:	693b      	ldr	r3, [r7, #16]
 800527a:	f023 0310 	bic.w	r3, r3, #16
 800527e:	627b      	str	r3, [r7, #36]	; 0x24
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	330c      	adds	r3, #12
 8005286:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005288:	623a      	str	r2, [r7, #32]
 800528a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800528c:	69f9      	ldr	r1, [r7, #28]
 800528e:	6a3a      	ldr	r2, [r7, #32]
 8005290:	e841 2300 	strex	r3, r2, [r1]
 8005294:	61bb      	str	r3, [r7, #24]
   return(result);
 8005296:	69bb      	ldr	r3, [r7, #24]
 8005298:	2b00      	cmp	r3, #0
 800529a:	d1e5      	bne.n	8005268 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	f003 0310 	and.w	r3, r3, #16
 80052a6:	2b10      	cmp	r3, #16
 80052a8:	d10a      	bne.n	80052c0 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80052aa:	2300      	movs	r3, #0
 80052ac:	60fb      	str	r3, [r7, #12]
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	60fb      	str	r3, [r7, #12]
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	685b      	ldr	r3, [r3, #4]
 80052bc:	60fb      	str	r3, [r7, #12]
 80052be:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80052c4:	4619      	mov	r1, r3
 80052c6:	6878      	ldr	r0, [r7, #4]
 80052c8:	f7ff fdf9 	bl	8004ebe <HAL_UARTEx_RxEventCallback>
 80052cc:	e002      	b.n	80052d4 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80052ce:	6878      	ldr	r0, [r7, #4]
 80052d0:	f7ff fde3 	bl	8004e9a <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80052d4:	2300      	movs	r3, #0
 80052d6:	e002      	b.n	80052de <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80052d8:	2300      	movs	r3, #0
 80052da:	e000      	b.n	80052de <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80052dc:	2302      	movs	r3, #2
  }
}
 80052de:	4618      	mov	r0, r3
 80052e0:	3730      	adds	r7, #48	; 0x30
 80052e2:	46bd      	mov	sp, r7
 80052e4:	bd80      	pop	{r7, pc}
	...

080052e8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80052e8:	b580      	push	{r7, lr}
 80052ea:	b084      	sub	sp, #16
 80052ec:	af00      	add	r7, sp, #0
 80052ee:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	691b      	ldr	r3, [r3, #16]
 80052f6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	68da      	ldr	r2, [r3, #12]
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	430a      	orrs	r2, r1
 8005304:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	689a      	ldr	r2, [r3, #8]
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	691b      	ldr	r3, [r3, #16]
 800530e:	431a      	orrs	r2, r3
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	695b      	ldr	r3, [r3, #20]
 8005314:	4313      	orrs	r3, r2
 8005316:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	68db      	ldr	r3, [r3, #12]
 800531e:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8005322:	f023 030c 	bic.w	r3, r3, #12
 8005326:	687a      	ldr	r2, [r7, #4]
 8005328:	6812      	ldr	r2, [r2, #0]
 800532a:	68b9      	ldr	r1, [r7, #8]
 800532c:	430b      	orrs	r3, r1
 800532e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	695b      	ldr	r3, [r3, #20]
 8005336:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	699a      	ldr	r2, [r3, #24]
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	430a      	orrs	r2, r1
 8005344:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	4a2c      	ldr	r2, [pc, #176]	; (80053fc <UART_SetConfig+0x114>)
 800534c:	4293      	cmp	r3, r2
 800534e:	d103      	bne.n	8005358 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8005350:	f7fe fa9c 	bl	800388c <HAL_RCC_GetPCLK2Freq>
 8005354:	60f8      	str	r0, [r7, #12]
 8005356:	e002      	b.n	800535e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8005358:	f7fe fa84 	bl	8003864 <HAL_RCC_GetPCLK1Freq>
 800535c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800535e:	68fa      	ldr	r2, [r7, #12]
 8005360:	4613      	mov	r3, r2
 8005362:	009b      	lsls	r3, r3, #2
 8005364:	4413      	add	r3, r2
 8005366:	009a      	lsls	r2, r3, #2
 8005368:	441a      	add	r2, r3
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	685b      	ldr	r3, [r3, #4]
 800536e:	009b      	lsls	r3, r3, #2
 8005370:	fbb2 f3f3 	udiv	r3, r2, r3
 8005374:	4a22      	ldr	r2, [pc, #136]	; (8005400 <UART_SetConfig+0x118>)
 8005376:	fba2 2303 	umull	r2, r3, r2, r3
 800537a:	095b      	lsrs	r3, r3, #5
 800537c:	0119      	lsls	r1, r3, #4
 800537e:	68fa      	ldr	r2, [r7, #12]
 8005380:	4613      	mov	r3, r2
 8005382:	009b      	lsls	r3, r3, #2
 8005384:	4413      	add	r3, r2
 8005386:	009a      	lsls	r2, r3, #2
 8005388:	441a      	add	r2, r3
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	685b      	ldr	r3, [r3, #4]
 800538e:	009b      	lsls	r3, r3, #2
 8005390:	fbb2 f2f3 	udiv	r2, r2, r3
 8005394:	4b1a      	ldr	r3, [pc, #104]	; (8005400 <UART_SetConfig+0x118>)
 8005396:	fba3 0302 	umull	r0, r3, r3, r2
 800539a:	095b      	lsrs	r3, r3, #5
 800539c:	2064      	movs	r0, #100	; 0x64
 800539e:	fb00 f303 	mul.w	r3, r0, r3
 80053a2:	1ad3      	subs	r3, r2, r3
 80053a4:	011b      	lsls	r3, r3, #4
 80053a6:	3332      	adds	r3, #50	; 0x32
 80053a8:	4a15      	ldr	r2, [pc, #84]	; (8005400 <UART_SetConfig+0x118>)
 80053aa:	fba2 2303 	umull	r2, r3, r2, r3
 80053ae:	095b      	lsrs	r3, r3, #5
 80053b0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80053b4:	4419      	add	r1, r3
 80053b6:	68fa      	ldr	r2, [r7, #12]
 80053b8:	4613      	mov	r3, r2
 80053ba:	009b      	lsls	r3, r3, #2
 80053bc:	4413      	add	r3, r2
 80053be:	009a      	lsls	r2, r3, #2
 80053c0:	441a      	add	r2, r3
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	685b      	ldr	r3, [r3, #4]
 80053c6:	009b      	lsls	r3, r3, #2
 80053c8:	fbb2 f2f3 	udiv	r2, r2, r3
 80053cc:	4b0c      	ldr	r3, [pc, #48]	; (8005400 <UART_SetConfig+0x118>)
 80053ce:	fba3 0302 	umull	r0, r3, r3, r2
 80053d2:	095b      	lsrs	r3, r3, #5
 80053d4:	2064      	movs	r0, #100	; 0x64
 80053d6:	fb00 f303 	mul.w	r3, r0, r3
 80053da:	1ad3      	subs	r3, r2, r3
 80053dc:	011b      	lsls	r3, r3, #4
 80053de:	3332      	adds	r3, #50	; 0x32
 80053e0:	4a07      	ldr	r2, [pc, #28]	; (8005400 <UART_SetConfig+0x118>)
 80053e2:	fba2 2303 	umull	r2, r3, r2, r3
 80053e6:	095b      	lsrs	r3, r3, #5
 80053e8:	f003 020f 	and.w	r2, r3, #15
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	440a      	add	r2, r1
 80053f2:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80053f4:	bf00      	nop
 80053f6:	3710      	adds	r7, #16
 80053f8:	46bd      	mov	sp, r7
 80053fa:	bd80      	pop	{r7, pc}
 80053fc:	40013800 	.word	0x40013800
 8005400:	51eb851f 	.word	0x51eb851f

08005404 <__errno>:
 8005404:	4b01      	ldr	r3, [pc, #4]	; (800540c <__errno+0x8>)
 8005406:	6818      	ldr	r0, [r3, #0]
 8005408:	4770      	bx	lr
 800540a:	bf00      	nop
 800540c:	2000006c 	.word	0x2000006c

08005410 <__libc_init_array>:
 8005410:	b570      	push	{r4, r5, r6, lr}
 8005412:	2600      	movs	r6, #0
 8005414:	4d0c      	ldr	r5, [pc, #48]	; (8005448 <__libc_init_array+0x38>)
 8005416:	4c0d      	ldr	r4, [pc, #52]	; (800544c <__libc_init_array+0x3c>)
 8005418:	1b64      	subs	r4, r4, r5
 800541a:	10a4      	asrs	r4, r4, #2
 800541c:	42a6      	cmp	r6, r4
 800541e:	d109      	bne.n	8005434 <__libc_init_array+0x24>
 8005420:	f000 fcb4 	bl	8005d8c <_init>
 8005424:	2600      	movs	r6, #0
 8005426:	4d0a      	ldr	r5, [pc, #40]	; (8005450 <__libc_init_array+0x40>)
 8005428:	4c0a      	ldr	r4, [pc, #40]	; (8005454 <__libc_init_array+0x44>)
 800542a:	1b64      	subs	r4, r4, r5
 800542c:	10a4      	asrs	r4, r4, #2
 800542e:	42a6      	cmp	r6, r4
 8005430:	d105      	bne.n	800543e <__libc_init_array+0x2e>
 8005432:	bd70      	pop	{r4, r5, r6, pc}
 8005434:	f855 3b04 	ldr.w	r3, [r5], #4
 8005438:	4798      	blx	r3
 800543a:	3601      	adds	r6, #1
 800543c:	e7ee      	b.n	800541c <__libc_init_array+0xc>
 800543e:	f855 3b04 	ldr.w	r3, [r5], #4
 8005442:	4798      	blx	r3
 8005444:	3601      	adds	r6, #1
 8005446:	e7f2      	b.n	800542e <__libc_init_array+0x1e>
 8005448:	08005e28 	.word	0x08005e28
 800544c:	08005e28 	.word	0x08005e28
 8005450:	08005e28 	.word	0x08005e28
 8005454:	08005e2c 	.word	0x08005e2c

08005458 <malloc>:
 8005458:	4b02      	ldr	r3, [pc, #8]	; (8005464 <malloc+0xc>)
 800545a:	4601      	mov	r1, r0
 800545c:	6818      	ldr	r0, [r3, #0]
 800545e:	f000 b85f 	b.w	8005520 <_malloc_r>
 8005462:	bf00      	nop
 8005464:	2000006c 	.word	0x2000006c

08005468 <free>:
 8005468:	4b02      	ldr	r3, [pc, #8]	; (8005474 <free+0xc>)
 800546a:	4601      	mov	r1, r0
 800546c:	6818      	ldr	r0, [r3, #0]
 800546e:	f000 b80b 	b.w	8005488 <_free_r>
 8005472:	bf00      	nop
 8005474:	2000006c 	.word	0x2000006c

08005478 <memset>:
 8005478:	4603      	mov	r3, r0
 800547a:	4402      	add	r2, r0
 800547c:	4293      	cmp	r3, r2
 800547e:	d100      	bne.n	8005482 <memset+0xa>
 8005480:	4770      	bx	lr
 8005482:	f803 1b01 	strb.w	r1, [r3], #1
 8005486:	e7f9      	b.n	800547c <memset+0x4>

08005488 <_free_r>:
 8005488:	b538      	push	{r3, r4, r5, lr}
 800548a:	4605      	mov	r5, r0
 800548c:	2900      	cmp	r1, #0
 800548e:	d043      	beq.n	8005518 <_free_r+0x90>
 8005490:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005494:	1f0c      	subs	r4, r1, #4
 8005496:	2b00      	cmp	r3, #0
 8005498:	bfb8      	it	lt
 800549a:	18e4      	addlt	r4, r4, r3
 800549c:	f000 f8ca 	bl	8005634 <__malloc_lock>
 80054a0:	4a1e      	ldr	r2, [pc, #120]	; (800551c <_free_r+0x94>)
 80054a2:	6813      	ldr	r3, [r2, #0]
 80054a4:	4610      	mov	r0, r2
 80054a6:	b933      	cbnz	r3, 80054b6 <_free_r+0x2e>
 80054a8:	6063      	str	r3, [r4, #4]
 80054aa:	6014      	str	r4, [r2, #0]
 80054ac:	4628      	mov	r0, r5
 80054ae:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80054b2:	f000 b8c5 	b.w	8005640 <__malloc_unlock>
 80054b6:	42a3      	cmp	r3, r4
 80054b8:	d90a      	bls.n	80054d0 <_free_r+0x48>
 80054ba:	6821      	ldr	r1, [r4, #0]
 80054bc:	1862      	adds	r2, r4, r1
 80054be:	4293      	cmp	r3, r2
 80054c0:	bf01      	itttt	eq
 80054c2:	681a      	ldreq	r2, [r3, #0]
 80054c4:	685b      	ldreq	r3, [r3, #4]
 80054c6:	1852      	addeq	r2, r2, r1
 80054c8:	6022      	streq	r2, [r4, #0]
 80054ca:	6063      	str	r3, [r4, #4]
 80054cc:	6004      	str	r4, [r0, #0]
 80054ce:	e7ed      	b.n	80054ac <_free_r+0x24>
 80054d0:	461a      	mov	r2, r3
 80054d2:	685b      	ldr	r3, [r3, #4]
 80054d4:	b10b      	cbz	r3, 80054da <_free_r+0x52>
 80054d6:	42a3      	cmp	r3, r4
 80054d8:	d9fa      	bls.n	80054d0 <_free_r+0x48>
 80054da:	6811      	ldr	r1, [r2, #0]
 80054dc:	1850      	adds	r0, r2, r1
 80054de:	42a0      	cmp	r0, r4
 80054e0:	d10b      	bne.n	80054fa <_free_r+0x72>
 80054e2:	6820      	ldr	r0, [r4, #0]
 80054e4:	4401      	add	r1, r0
 80054e6:	1850      	adds	r0, r2, r1
 80054e8:	4283      	cmp	r3, r0
 80054ea:	6011      	str	r1, [r2, #0]
 80054ec:	d1de      	bne.n	80054ac <_free_r+0x24>
 80054ee:	6818      	ldr	r0, [r3, #0]
 80054f0:	685b      	ldr	r3, [r3, #4]
 80054f2:	4401      	add	r1, r0
 80054f4:	6011      	str	r1, [r2, #0]
 80054f6:	6053      	str	r3, [r2, #4]
 80054f8:	e7d8      	b.n	80054ac <_free_r+0x24>
 80054fa:	d902      	bls.n	8005502 <_free_r+0x7a>
 80054fc:	230c      	movs	r3, #12
 80054fe:	602b      	str	r3, [r5, #0]
 8005500:	e7d4      	b.n	80054ac <_free_r+0x24>
 8005502:	6820      	ldr	r0, [r4, #0]
 8005504:	1821      	adds	r1, r4, r0
 8005506:	428b      	cmp	r3, r1
 8005508:	bf01      	itttt	eq
 800550a:	6819      	ldreq	r1, [r3, #0]
 800550c:	685b      	ldreq	r3, [r3, #4]
 800550e:	1809      	addeq	r1, r1, r0
 8005510:	6021      	streq	r1, [r4, #0]
 8005512:	6063      	str	r3, [r4, #4]
 8005514:	6054      	str	r4, [r2, #4]
 8005516:	e7c9      	b.n	80054ac <_free_r+0x24>
 8005518:	bd38      	pop	{r3, r4, r5, pc}
 800551a:	bf00      	nop
 800551c:	20000130 	.word	0x20000130

08005520 <_malloc_r>:
 8005520:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005522:	1ccd      	adds	r5, r1, #3
 8005524:	f025 0503 	bic.w	r5, r5, #3
 8005528:	3508      	adds	r5, #8
 800552a:	2d0c      	cmp	r5, #12
 800552c:	bf38      	it	cc
 800552e:	250c      	movcc	r5, #12
 8005530:	2d00      	cmp	r5, #0
 8005532:	4606      	mov	r6, r0
 8005534:	db01      	blt.n	800553a <_malloc_r+0x1a>
 8005536:	42a9      	cmp	r1, r5
 8005538:	d903      	bls.n	8005542 <_malloc_r+0x22>
 800553a:	230c      	movs	r3, #12
 800553c:	6033      	str	r3, [r6, #0]
 800553e:	2000      	movs	r0, #0
 8005540:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005542:	f000 f877 	bl	8005634 <__malloc_lock>
 8005546:	4921      	ldr	r1, [pc, #132]	; (80055cc <_malloc_r+0xac>)
 8005548:	680a      	ldr	r2, [r1, #0]
 800554a:	4614      	mov	r4, r2
 800554c:	b99c      	cbnz	r4, 8005576 <_malloc_r+0x56>
 800554e:	4f20      	ldr	r7, [pc, #128]	; (80055d0 <_malloc_r+0xb0>)
 8005550:	683b      	ldr	r3, [r7, #0]
 8005552:	b923      	cbnz	r3, 800555e <_malloc_r+0x3e>
 8005554:	4621      	mov	r1, r4
 8005556:	4630      	mov	r0, r6
 8005558:	f000 f83c 	bl	80055d4 <_sbrk_r>
 800555c:	6038      	str	r0, [r7, #0]
 800555e:	4629      	mov	r1, r5
 8005560:	4630      	mov	r0, r6
 8005562:	f000 f837 	bl	80055d4 <_sbrk_r>
 8005566:	1c43      	adds	r3, r0, #1
 8005568:	d123      	bne.n	80055b2 <_malloc_r+0x92>
 800556a:	230c      	movs	r3, #12
 800556c:	4630      	mov	r0, r6
 800556e:	6033      	str	r3, [r6, #0]
 8005570:	f000 f866 	bl	8005640 <__malloc_unlock>
 8005574:	e7e3      	b.n	800553e <_malloc_r+0x1e>
 8005576:	6823      	ldr	r3, [r4, #0]
 8005578:	1b5b      	subs	r3, r3, r5
 800557a:	d417      	bmi.n	80055ac <_malloc_r+0x8c>
 800557c:	2b0b      	cmp	r3, #11
 800557e:	d903      	bls.n	8005588 <_malloc_r+0x68>
 8005580:	6023      	str	r3, [r4, #0]
 8005582:	441c      	add	r4, r3
 8005584:	6025      	str	r5, [r4, #0]
 8005586:	e004      	b.n	8005592 <_malloc_r+0x72>
 8005588:	6863      	ldr	r3, [r4, #4]
 800558a:	42a2      	cmp	r2, r4
 800558c:	bf0c      	ite	eq
 800558e:	600b      	streq	r3, [r1, #0]
 8005590:	6053      	strne	r3, [r2, #4]
 8005592:	4630      	mov	r0, r6
 8005594:	f000 f854 	bl	8005640 <__malloc_unlock>
 8005598:	f104 000b 	add.w	r0, r4, #11
 800559c:	1d23      	adds	r3, r4, #4
 800559e:	f020 0007 	bic.w	r0, r0, #7
 80055a2:	1ac2      	subs	r2, r0, r3
 80055a4:	d0cc      	beq.n	8005540 <_malloc_r+0x20>
 80055a6:	1a1b      	subs	r3, r3, r0
 80055a8:	50a3      	str	r3, [r4, r2]
 80055aa:	e7c9      	b.n	8005540 <_malloc_r+0x20>
 80055ac:	4622      	mov	r2, r4
 80055ae:	6864      	ldr	r4, [r4, #4]
 80055b0:	e7cc      	b.n	800554c <_malloc_r+0x2c>
 80055b2:	1cc4      	adds	r4, r0, #3
 80055b4:	f024 0403 	bic.w	r4, r4, #3
 80055b8:	42a0      	cmp	r0, r4
 80055ba:	d0e3      	beq.n	8005584 <_malloc_r+0x64>
 80055bc:	1a21      	subs	r1, r4, r0
 80055be:	4630      	mov	r0, r6
 80055c0:	f000 f808 	bl	80055d4 <_sbrk_r>
 80055c4:	3001      	adds	r0, #1
 80055c6:	d1dd      	bne.n	8005584 <_malloc_r+0x64>
 80055c8:	e7cf      	b.n	800556a <_malloc_r+0x4a>
 80055ca:	bf00      	nop
 80055cc:	20000130 	.word	0x20000130
 80055d0:	20000134 	.word	0x20000134

080055d4 <_sbrk_r>:
 80055d4:	b538      	push	{r3, r4, r5, lr}
 80055d6:	2300      	movs	r3, #0
 80055d8:	4d05      	ldr	r5, [pc, #20]	; (80055f0 <_sbrk_r+0x1c>)
 80055da:	4604      	mov	r4, r0
 80055dc:	4608      	mov	r0, r1
 80055de:	602b      	str	r3, [r5, #0]
 80055e0:	f7fd f90c 	bl	80027fc <_sbrk>
 80055e4:	1c43      	adds	r3, r0, #1
 80055e6:	d102      	bne.n	80055ee <_sbrk_r+0x1a>
 80055e8:	682b      	ldr	r3, [r5, #0]
 80055ea:	b103      	cbz	r3, 80055ee <_sbrk_r+0x1a>
 80055ec:	6023      	str	r3, [r4, #0]
 80055ee:	bd38      	pop	{r3, r4, r5, pc}
 80055f0:	20000258 	.word	0x20000258

080055f4 <siprintf>:
 80055f4:	b40e      	push	{r1, r2, r3}
 80055f6:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80055fa:	b500      	push	{lr}
 80055fc:	b09c      	sub	sp, #112	; 0x70
 80055fe:	ab1d      	add	r3, sp, #116	; 0x74
 8005600:	9002      	str	r0, [sp, #8]
 8005602:	9006      	str	r0, [sp, #24]
 8005604:	9107      	str	r1, [sp, #28]
 8005606:	9104      	str	r1, [sp, #16]
 8005608:	4808      	ldr	r0, [pc, #32]	; (800562c <siprintf+0x38>)
 800560a:	4909      	ldr	r1, [pc, #36]	; (8005630 <siprintf+0x3c>)
 800560c:	f853 2b04 	ldr.w	r2, [r3], #4
 8005610:	9105      	str	r1, [sp, #20]
 8005612:	6800      	ldr	r0, [r0, #0]
 8005614:	a902      	add	r1, sp, #8
 8005616:	9301      	str	r3, [sp, #4]
 8005618:	f000 f874 	bl	8005704 <_svfiprintf_r>
 800561c:	2200      	movs	r2, #0
 800561e:	9b02      	ldr	r3, [sp, #8]
 8005620:	701a      	strb	r2, [r3, #0]
 8005622:	b01c      	add	sp, #112	; 0x70
 8005624:	f85d eb04 	ldr.w	lr, [sp], #4
 8005628:	b003      	add	sp, #12
 800562a:	4770      	bx	lr
 800562c:	2000006c 	.word	0x2000006c
 8005630:	ffff0208 	.word	0xffff0208

08005634 <__malloc_lock>:
 8005634:	4801      	ldr	r0, [pc, #4]	; (800563c <__malloc_lock+0x8>)
 8005636:	f000 bafb 	b.w	8005c30 <__retarget_lock_acquire_recursive>
 800563a:	bf00      	nop
 800563c:	20000260 	.word	0x20000260

08005640 <__malloc_unlock>:
 8005640:	4801      	ldr	r0, [pc, #4]	; (8005648 <__malloc_unlock+0x8>)
 8005642:	f000 baf6 	b.w	8005c32 <__retarget_lock_release_recursive>
 8005646:	bf00      	nop
 8005648:	20000260 	.word	0x20000260

0800564c <__ssputs_r>:
 800564c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005650:	688e      	ldr	r6, [r1, #8]
 8005652:	4682      	mov	sl, r0
 8005654:	429e      	cmp	r6, r3
 8005656:	460c      	mov	r4, r1
 8005658:	4690      	mov	r8, r2
 800565a:	461f      	mov	r7, r3
 800565c:	d838      	bhi.n	80056d0 <__ssputs_r+0x84>
 800565e:	898a      	ldrh	r2, [r1, #12]
 8005660:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8005664:	d032      	beq.n	80056cc <__ssputs_r+0x80>
 8005666:	6825      	ldr	r5, [r4, #0]
 8005668:	6909      	ldr	r1, [r1, #16]
 800566a:	3301      	adds	r3, #1
 800566c:	eba5 0901 	sub.w	r9, r5, r1
 8005670:	6965      	ldr	r5, [r4, #20]
 8005672:	444b      	add	r3, r9
 8005674:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005678:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800567c:	106d      	asrs	r5, r5, #1
 800567e:	429d      	cmp	r5, r3
 8005680:	bf38      	it	cc
 8005682:	461d      	movcc	r5, r3
 8005684:	0553      	lsls	r3, r2, #21
 8005686:	d531      	bpl.n	80056ec <__ssputs_r+0xa0>
 8005688:	4629      	mov	r1, r5
 800568a:	f7ff ff49 	bl	8005520 <_malloc_r>
 800568e:	4606      	mov	r6, r0
 8005690:	b950      	cbnz	r0, 80056a8 <__ssputs_r+0x5c>
 8005692:	230c      	movs	r3, #12
 8005694:	f04f 30ff 	mov.w	r0, #4294967295
 8005698:	f8ca 3000 	str.w	r3, [sl]
 800569c:	89a3      	ldrh	r3, [r4, #12]
 800569e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80056a2:	81a3      	strh	r3, [r4, #12]
 80056a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80056a8:	464a      	mov	r2, r9
 80056aa:	6921      	ldr	r1, [r4, #16]
 80056ac:	f000 fad0 	bl	8005c50 <memcpy>
 80056b0:	89a3      	ldrh	r3, [r4, #12]
 80056b2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80056b6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80056ba:	81a3      	strh	r3, [r4, #12]
 80056bc:	6126      	str	r6, [r4, #16]
 80056be:	444e      	add	r6, r9
 80056c0:	6026      	str	r6, [r4, #0]
 80056c2:	463e      	mov	r6, r7
 80056c4:	6165      	str	r5, [r4, #20]
 80056c6:	eba5 0509 	sub.w	r5, r5, r9
 80056ca:	60a5      	str	r5, [r4, #8]
 80056cc:	42be      	cmp	r6, r7
 80056ce:	d900      	bls.n	80056d2 <__ssputs_r+0x86>
 80056d0:	463e      	mov	r6, r7
 80056d2:	4632      	mov	r2, r6
 80056d4:	4641      	mov	r1, r8
 80056d6:	6820      	ldr	r0, [r4, #0]
 80056d8:	f000 fac8 	bl	8005c6c <memmove>
 80056dc:	68a3      	ldr	r3, [r4, #8]
 80056de:	6822      	ldr	r2, [r4, #0]
 80056e0:	1b9b      	subs	r3, r3, r6
 80056e2:	4432      	add	r2, r6
 80056e4:	2000      	movs	r0, #0
 80056e6:	60a3      	str	r3, [r4, #8]
 80056e8:	6022      	str	r2, [r4, #0]
 80056ea:	e7db      	b.n	80056a4 <__ssputs_r+0x58>
 80056ec:	462a      	mov	r2, r5
 80056ee:	f000 fad7 	bl	8005ca0 <_realloc_r>
 80056f2:	4606      	mov	r6, r0
 80056f4:	2800      	cmp	r0, #0
 80056f6:	d1e1      	bne.n	80056bc <__ssputs_r+0x70>
 80056f8:	4650      	mov	r0, sl
 80056fa:	6921      	ldr	r1, [r4, #16]
 80056fc:	f7ff fec4 	bl	8005488 <_free_r>
 8005700:	e7c7      	b.n	8005692 <__ssputs_r+0x46>
	...

08005704 <_svfiprintf_r>:
 8005704:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005708:	4698      	mov	r8, r3
 800570a:	898b      	ldrh	r3, [r1, #12]
 800570c:	4607      	mov	r7, r0
 800570e:	061b      	lsls	r3, r3, #24
 8005710:	460d      	mov	r5, r1
 8005712:	4614      	mov	r4, r2
 8005714:	b09d      	sub	sp, #116	; 0x74
 8005716:	d50e      	bpl.n	8005736 <_svfiprintf_r+0x32>
 8005718:	690b      	ldr	r3, [r1, #16]
 800571a:	b963      	cbnz	r3, 8005736 <_svfiprintf_r+0x32>
 800571c:	2140      	movs	r1, #64	; 0x40
 800571e:	f7ff feff 	bl	8005520 <_malloc_r>
 8005722:	6028      	str	r0, [r5, #0]
 8005724:	6128      	str	r0, [r5, #16]
 8005726:	b920      	cbnz	r0, 8005732 <_svfiprintf_r+0x2e>
 8005728:	230c      	movs	r3, #12
 800572a:	603b      	str	r3, [r7, #0]
 800572c:	f04f 30ff 	mov.w	r0, #4294967295
 8005730:	e0d1      	b.n	80058d6 <_svfiprintf_r+0x1d2>
 8005732:	2340      	movs	r3, #64	; 0x40
 8005734:	616b      	str	r3, [r5, #20]
 8005736:	2300      	movs	r3, #0
 8005738:	9309      	str	r3, [sp, #36]	; 0x24
 800573a:	2320      	movs	r3, #32
 800573c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005740:	2330      	movs	r3, #48	; 0x30
 8005742:	f04f 0901 	mov.w	r9, #1
 8005746:	f8cd 800c 	str.w	r8, [sp, #12]
 800574a:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 80058f0 <_svfiprintf_r+0x1ec>
 800574e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005752:	4623      	mov	r3, r4
 8005754:	469a      	mov	sl, r3
 8005756:	f813 2b01 	ldrb.w	r2, [r3], #1
 800575a:	b10a      	cbz	r2, 8005760 <_svfiprintf_r+0x5c>
 800575c:	2a25      	cmp	r2, #37	; 0x25
 800575e:	d1f9      	bne.n	8005754 <_svfiprintf_r+0x50>
 8005760:	ebba 0b04 	subs.w	fp, sl, r4
 8005764:	d00b      	beq.n	800577e <_svfiprintf_r+0x7a>
 8005766:	465b      	mov	r3, fp
 8005768:	4622      	mov	r2, r4
 800576a:	4629      	mov	r1, r5
 800576c:	4638      	mov	r0, r7
 800576e:	f7ff ff6d 	bl	800564c <__ssputs_r>
 8005772:	3001      	adds	r0, #1
 8005774:	f000 80aa 	beq.w	80058cc <_svfiprintf_r+0x1c8>
 8005778:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800577a:	445a      	add	r2, fp
 800577c:	9209      	str	r2, [sp, #36]	; 0x24
 800577e:	f89a 3000 	ldrb.w	r3, [sl]
 8005782:	2b00      	cmp	r3, #0
 8005784:	f000 80a2 	beq.w	80058cc <_svfiprintf_r+0x1c8>
 8005788:	2300      	movs	r3, #0
 800578a:	f04f 32ff 	mov.w	r2, #4294967295
 800578e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005792:	f10a 0a01 	add.w	sl, sl, #1
 8005796:	9304      	str	r3, [sp, #16]
 8005798:	9307      	str	r3, [sp, #28]
 800579a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800579e:	931a      	str	r3, [sp, #104]	; 0x68
 80057a0:	4654      	mov	r4, sl
 80057a2:	2205      	movs	r2, #5
 80057a4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80057a8:	4851      	ldr	r0, [pc, #324]	; (80058f0 <_svfiprintf_r+0x1ec>)
 80057aa:	f000 fa43 	bl	8005c34 <memchr>
 80057ae:	9a04      	ldr	r2, [sp, #16]
 80057b0:	b9d8      	cbnz	r0, 80057ea <_svfiprintf_r+0xe6>
 80057b2:	06d0      	lsls	r0, r2, #27
 80057b4:	bf44      	itt	mi
 80057b6:	2320      	movmi	r3, #32
 80057b8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80057bc:	0711      	lsls	r1, r2, #28
 80057be:	bf44      	itt	mi
 80057c0:	232b      	movmi	r3, #43	; 0x2b
 80057c2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80057c6:	f89a 3000 	ldrb.w	r3, [sl]
 80057ca:	2b2a      	cmp	r3, #42	; 0x2a
 80057cc:	d015      	beq.n	80057fa <_svfiprintf_r+0xf6>
 80057ce:	4654      	mov	r4, sl
 80057d0:	2000      	movs	r0, #0
 80057d2:	f04f 0c0a 	mov.w	ip, #10
 80057d6:	9a07      	ldr	r2, [sp, #28]
 80057d8:	4621      	mov	r1, r4
 80057da:	f811 3b01 	ldrb.w	r3, [r1], #1
 80057de:	3b30      	subs	r3, #48	; 0x30
 80057e0:	2b09      	cmp	r3, #9
 80057e2:	d94e      	bls.n	8005882 <_svfiprintf_r+0x17e>
 80057e4:	b1b0      	cbz	r0, 8005814 <_svfiprintf_r+0x110>
 80057e6:	9207      	str	r2, [sp, #28]
 80057e8:	e014      	b.n	8005814 <_svfiprintf_r+0x110>
 80057ea:	eba0 0308 	sub.w	r3, r0, r8
 80057ee:	fa09 f303 	lsl.w	r3, r9, r3
 80057f2:	4313      	orrs	r3, r2
 80057f4:	46a2      	mov	sl, r4
 80057f6:	9304      	str	r3, [sp, #16]
 80057f8:	e7d2      	b.n	80057a0 <_svfiprintf_r+0x9c>
 80057fa:	9b03      	ldr	r3, [sp, #12]
 80057fc:	1d19      	adds	r1, r3, #4
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	9103      	str	r1, [sp, #12]
 8005802:	2b00      	cmp	r3, #0
 8005804:	bfbb      	ittet	lt
 8005806:	425b      	neglt	r3, r3
 8005808:	f042 0202 	orrlt.w	r2, r2, #2
 800580c:	9307      	strge	r3, [sp, #28]
 800580e:	9307      	strlt	r3, [sp, #28]
 8005810:	bfb8      	it	lt
 8005812:	9204      	strlt	r2, [sp, #16]
 8005814:	7823      	ldrb	r3, [r4, #0]
 8005816:	2b2e      	cmp	r3, #46	; 0x2e
 8005818:	d10c      	bne.n	8005834 <_svfiprintf_r+0x130>
 800581a:	7863      	ldrb	r3, [r4, #1]
 800581c:	2b2a      	cmp	r3, #42	; 0x2a
 800581e:	d135      	bne.n	800588c <_svfiprintf_r+0x188>
 8005820:	9b03      	ldr	r3, [sp, #12]
 8005822:	3402      	adds	r4, #2
 8005824:	1d1a      	adds	r2, r3, #4
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	9203      	str	r2, [sp, #12]
 800582a:	2b00      	cmp	r3, #0
 800582c:	bfb8      	it	lt
 800582e:	f04f 33ff 	movlt.w	r3, #4294967295
 8005832:	9305      	str	r3, [sp, #20]
 8005834:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8005900 <_svfiprintf_r+0x1fc>
 8005838:	2203      	movs	r2, #3
 800583a:	4650      	mov	r0, sl
 800583c:	7821      	ldrb	r1, [r4, #0]
 800583e:	f000 f9f9 	bl	8005c34 <memchr>
 8005842:	b140      	cbz	r0, 8005856 <_svfiprintf_r+0x152>
 8005844:	2340      	movs	r3, #64	; 0x40
 8005846:	eba0 000a 	sub.w	r0, r0, sl
 800584a:	fa03 f000 	lsl.w	r0, r3, r0
 800584e:	9b04      	ldr	r3, [sp, #16]
 8005850:	3401      	adds	r4, #1
 8005852:	4303      	orrs	r3, r0
 8005854:	9304      	str	r3, [sp, #16]
 8005856:	f814 1b01 	ldrb.w	r1, [r4], #1
 800585a:	2206      	movs	r2, #6
 800585c:	4825      	ldr	r0, [pc, #148]	; (80058f4 <_svfiprintf_r+0x1f0>)
 800585e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005862:	f000 f9e7 	bl	8005c34 <memchr>
 8005866:	2800      	cmp	r0, #0
 8005868:	d038      	beq.n	80058dc <_svfiprintf_r+0x1d8>
 800586a:	4b23      	ldr	r3, [pc, #140]	; (80058f8 <_svfiprintf_r+0x1f4>)
 800586c:	bb1b      	cbnz	r3, 80058b6 <_svfiprintf_r+0x1b2>
 800586e:	9b03      	ldr	r3, [sp, #12]
 8005870:	3307      	adds	r3, #7
 8005872:	f023 0307 	bic.w	r3, r3, #7
 8005876:	3308      	adds	r3, #8
 8005878:	9303      	str	r3, [sp, #12]
 800587a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800587c:	4433      	add	r3, r6
 800587e:	9309      	str	r3, [sp, #36]	; 0x24
 8005880:	e767      	b.n	8005752 <_svfiprintf_r+0x4e>
 8005882:	460c      	mov	r4, r1
 8005884:	2001      	movs	r0, #1
 8005886:	fb0c 3202 	mla	r2, ip, r2, r3
 800588a:	e7a5      	b.n	80057d8 <_svfiprintf_r+0xd4>
 800588c:	2300      	movs	r3, #0
 800588e:	f04f 0c0a 	mov.w	ip, #10
 8005892:	4619      	mov	r1, r3
 8005894:	3401      	adds	r4, #1
 8005896:	9305      	str	r3, [sp, #20]
 8005898:	4620      	mov	r0, r4
 800589a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800589e:	3a30      	subs	r2, #48	; 0x30
 80058a0:	2a09      	cmp	r2, #9
 80058a2:	d903      	bls.n	80058ac <_svfiprintf_r+0x1a8>
 80058a4:	2b00      	cmp	r3, #0
 80058a6:	d0c5      	beq.n	8005834 <_svfiprintf_r+0x130>
 80058a8:	9105      	str	r1, [sp, #20]
 80058aa:	e7c3      	b.n	8005834 <_svfiprintf_r+0x130>
 80058ac:	4604      	mov	r4, r0
 80058ae:	2301      	movs	r3, #1
 80058b0:	fb0c 2101 	mla	r1, ip, r1, r2
 80058b4:	e7f0      	b.n	8005898 <_svfiprintf_r+0x194>
 80058b6:	ab03      	add	r3, sp, #12
 80058b8:	9300      	str	r3, [sp, #0]
 80058ba:	462a      	mov	r2, r5
 80058bc:	4638      	mov	r0, r7
 80058be:	4b0f      	ldr	r3, [pc, #60]	; (80058fc <_svfiprintf_r+0x1f8>)
 80058c0:	a904      	add	r1, sp, #16
 80058c2:	f3af 8000 	nop.w
 80058c6:	1c42      	adds	r2, r0, #1
 80058c8:	4606      	mov	r6, r0
 80058ca:	d1d6      	bne.n	800587a <_svfiprintf_r+0x176>
 80058cc:	89ab      	ldrh	r3, [r5, #12]
 80058ce:	065b      	lsls	r3, r3, #25
 80058d0:	f53f af2c 	bmi.w	800572c <_svfiprintf_r+0x28>
 80058d4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80058d6:	b01d      	add	sp, #116	; 0x74
 80058d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80058dc:	ab03      	add	r3, sp, #12
 80058de:	9300      	str	r3, [sp, #0]
 80058e0:	462a      	mov	r2, r5
 80058e2:	4638      	mov	r0, r7
 80058e4:	4b05      	ldr	r3, [pc, #20]	; (80058fc <_svfiprintf_r+0x1f8>)
 80058e6:	a904      	add	r1, sp, #16
 80058e8:	f000 f87c 	bl	80059e4 <_printf_i>
 80058ec:	e7eb      	b.n	80058c6 <_svfiprintf_r+0x1c2>
 80058ee:	bf00      	nop
 80058f0:	08005df2 	.word	0x08005df2
 80058f4:	08005dfc 	.word	0x08005dfc
 80058f8:	00000000 	.word	0x00000000
 80058fc:	0800564d 	.word	0x0800564d
 8005900:	08005df8 	.word	0x08005df8

08005904 <_printf_common>:
 8005904:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005908:	4616      	mov	r6, r2
 800590a:	4699      	mov	r9, r3
 800590c:	688a      	ldr	r2, [r1, #8]
 800590e:	690b      	ldr	r3, [r1, #16]
 8005910:	4607      	mov	r7, r0
 8005912:	4293      	cmp	r3, r2
 8005914:	bfb8      	it	lt
 8005916:	4613      	movlt	r3, r2
 8005918:	6033      	str	r3, [r6, #0]
 800591a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800591e:	460c      	mov	r4, r1
 8005920:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005924:	b10a      	cbz	r2, 800592a <_printf_common+0x26>
 8005926:	3301      	adds	r3, #1
 8005928:	6033      	str	r3, [r6, #0]
 800592a:	6823      	ldr	r3, [r4, #0]
 800592c:	0699      	lsls	r1, r3, #26
 800592e:	bf42      	ittt	mi
 8005930:	6833      	ldrmi	r3, [r6, #0]
 8005932:	3302      	addmi	r3, #2
 8005934:	6033      	strmi	r3, [r6, #0]
 8005936:	6825      	ldr	r5, [r4, #0]
 8005938:	f015 0506 	ands.w	r5, r5, #6
 800593c:	d106      	bne.n	800594c <_printf_common+0x48>
 800593e:	f104 0a19 	add.w	sl, r4, #25
 8005942:	68e3      	ldr	r3, [r4, #12]
 8005944:	6832      	ldr	r2, [r6, #0]
 8005946:	1a9b      	subs	r3, r3, r2
 8005948:	42ab      	cmp	r3, r5
 800594a:	dc28      	bgt.n	800599e <_printf_common+0x9a>
 800594c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005950:	1e13      	subs	r3, r2, #0
 8005952:	6822      	ldr	r2, [r4, #0]
 8005954:	bf18      	it	ne
 8005956:	2301      	movne	r3, #1
 8005958:	0692      	lsls	r2, r2, #26
 800595a:	d42d      	bmi.n	80059b8 <_printf_common+0xb4>
 800595c:	4649      	mov	r1, r9
 800595e:	4638      	mov	r0, r7
 8005960:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005964:	47c0      	blx	r8
 8005966:	3001      	adds	r0, #1
 8005968:	d020      	beq.n	80059ac <_printf_common+0xa8>
 800596a:	6823      	ldr	r3, [r4, #0]
 800596c:	68e5      	ldr	r5, [r4, #12]
 800596e:	f003 0306 	and.w	r3, r3, #6
 8005972:	2b04      	cmp	r3, #4
 8005974:	bf18      	it	ne
 8005976:	2500      	movne	r5, #0
 8005978:	6832      	ldr	r2, [r6, #0]
 800597a:	f04f 0600 	mov.w	r6, #0
 800597e:	68a3      	ldr	r3, [r4, #8]
 8005980:	bf08      	it	eq
 8005982:	1aad      	subeq	r5, r5, r2
 8005984:	6922      	ldr	r2, [r4, #16]
 8005986:	bf08      	it	eq
 8005988:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800598c:	4293      	cmp	r3, r2
 800598e:	bfc4      	itt	gt
 8005990:	1a9b      	subgt	r3, r3, r2
 8005992:	18ed      	addgt	r5, r5, r3
 8005994:	341a      	adds	r4, #26
 8005996:	42b5      	cmp	r5, r6
 8005998:	d11a      	bne.n	80059d0 <_printf_common+0xcc>
 800599a:	2000      	movs	r0, #0
 800599c:	e008      	b.n	80059b0 <_printf_common+0xac>
 800599e:	2301      	movs	r3, #1
 80059a0:	4652      	mov	r2, sl
 80059a2:	4649      	mov	r1, r9
 80059a4:	4638      	mov	r0, r7
 80059a6:	47c0      	blx	r8
 80059a8:	3001      	adds	r0, #1
 80059aa:	d103      	bne.n	80059b4 <_printf_common+0xb0>
 80059ac:	f04f 30ff 	mov.w	r0, #4294967295
 80059b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80059b4:	3501      	adds	r5, #1
 80059b6:	e7c4      	b.n	8005942 <_printf_common+0x3e>
 80059b8:	2030      	movs	r0, #48	; 0x30
 80059ba:	18e1      	adds	r1, r4, r3
 80059bc:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80059c0:	1c5a      	adds	r2, r3, #1
 80059c2:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80059c6:	4422      	add	r2, r4
 80059c8:	3302      	adds	r3, #2
 80059ca:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80059ce:	e7c5      	b.n	800595c <_printf_common+0x58>
 80059d0:	2301      	movs	r3, #1
 80059d2:	4622      	mov	r2, r4
 80059d4:	4649      	mov	r1, r9
 80059d6:	4638      	mov	r0, r7
 80059d8:	47c0      	blx	r8
 80059da:	3001      	adds	r0, #1
 80059dc:	d0e6      	beq.n	80059ac <_printf_common+0xa8>
 80059de:	3601      	adds	r6, #1
 80059e0:	e7d9      	b.n	8005996 <_printf_common+0x92>
	...

080059e4 <_printf_i>:
 80059e4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80059e8:	460c      	mov	r4, r1
 80059ea:	7e27      	ldrb	r7, [r4, #24]
 80059ec:	4691      	mov	r9, r2
 80059ee:	2f78      	cmp	r7, #120	; 0x78
 80059f0:	4680      	mov	r8, r0
 80059f2:	469a      	mov	sl, r3
 80059f4:	990c      	ldr	r1, [sp, #48]	; 0x30
 80059f6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80059fa:	d807      	bhi.n	8005a0c <_printf_i+0x28>
 80059fc:	2f62      	cmp	r7, #98	; 0x62
 80059fe:	d80a      	bhi.n	8005a16 <_printf_i+0x32>
 8005a00:	2f00      	cmp	r7, #0
 8005a02:	f000 80d9 	beq.w	8005bb8 <_printf_i+0x1d4>
 8005a06:	2f58      	cmp	r7, #88	; 0x58
 8005a08:	f000 80a4 	beq.w	8005b54 <_printf_i+0x170>
 8005a0c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8005a10:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005a14:	e03a      	b.n	8005a8c <_printf_i+0xa8>
 8005a16:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005a1a:	2b15      	cmp	r3, #21
 8005a1c:	d8f6      	bhi.n	8005a0c <_printf_i+0x28>
 8005a1e:	a001      	add	r0, pc, #4	; (adr r0, 8005a24 <_printf_i+0x40>)
 8005a20:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8005a24:	08005a7d 	.word	0x08005a7d
 8005a28:	08005a91 	.word	0x08005a91
 8005a2c:	08005a0d 	.word	0x08005a0d
 8005a30:	08005a0d 	.word	0x08005a0d
 8005a34:	08005a0d 	.word	0x08005a0d
 8005a38:	08005a0d 	.word	0x08005a0d
 8005a3c:	08005a91 	.word	0x08005a91
 8005a40:	08005a0d 	.word	0x08005a0d
 8005a44:	08005a0d 	.word	0x08005a0d
 8005a48:	08005a0d 	.word	0x08005a0d
 8005a4c:	08005a0d 	.word	0x08005a0d
 8005a50:	08005b9f 	.word	0x08005b9f
 8005a54:	08005ac1 	.word	0x08005ac1
 8005a58:	08005b81 	.word	0x08005b81
 8005a5c:	08005a0d 	.word	0x08005a0d
 8005a60:	08005a0d 	.word	0x08005a0d
 8005a64:	08005bc1 	.word	0x08005bc1
 8005a68:	08005a0d 	.word	0x08005a0d
 8005a6c:	08005ac1 	.word	0x08005ac1
 8005a70:	08005a0d 	.word	0x08005a0d
 8005a74:	08005a0d 	.word	0x08005a0d
 8005a78:	08005b89 	.word	0x08005b89
 8005a7c:	680b      	ldr	r3, [r1, #0]
 8005a7e:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8005a82:	1d1a      	adds	r2, r3, #4
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	600a      	str	r2, [r1, #0]
 8005a88:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005a8c:	2301      	movs	r3, #1
 8005a8e:	e0a4      	b.n	8005bda <_printf_i+0x1f6>
 8005a90:	6825      	ldr	r5, [r4, #0]
 8005a92:	6808      	ldr	r0, [r1, #0]
 8005a94:	062e      	lsls	r6, r5, #24
 8005a96:	f100 0304 	add.w	r3, r0, #4
 8005a9a:	d50a      	bpl.n	8005ab2 <_printf_i+0xce>
 8005a9c:	6805      	ldr	r5, [r0, #0]
 8005a9e:	600b      	str	r3, [r1, #0]
 8005aa0:	2d00      	cmp	r5, #0
 8005aa2:	da03      	bge.n	8005aac <_printf_i+0xc8>
 8005aa4:	232d      	movs	r3, #45	; 0x2d
 8005aa6:	426d      	negs	r5, r5
 8005aa8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005aac:	230a      	movs	r3, #10
 8005aae:	485e      	ldr	r0, [pc, #376]	; (8005c28 <_printf_i+0x244>)
 8005ab0:	e019      	b.n	8005ae6 <_printf_i+0x102>
 8005ab2:	f015 0f40 	tst.w	r5, #64	; 0x40
 8005ab6:	6805      	ldr	r5, [r0, #0]
 8005ab8:	600b      	str	r3, [r1, #0]
 8005aba:	bf18      	it	ne
 8005abc:	b22d      	sxthne	r5, r5
 8005abe:	e7ef      	b.n	8005aa0 <_printf_i+0xbc>
 8005ac0:	680b      	ldr	r3, [r1, #0]
 8005ac2:	6825      	ldr	r5, [r4, #0]
 8005ac4:	1d18      	adds	r0, r3, #4
 8005ac6:	6008      	str	r0, [r1, #0]
 8005ac8:	0628      	lsls	r0, r5, #24
 8005aca:	d501      	bpl.n	8005ad0 <_printf_i+0xec>
 8005acc:	681d      	ldr	r5, [r3, #0]
 8005ace:	e002      	b.n	8005ad6 <_printf_i+0xf2>
 8005ad0:	0669      	lsls	r1, r5, #25
 8005ad2:	d5fb      	bpl.n	8005acc <_printf_i+0xe8>
 8005ad4:	881d      	ldrh	r5, [r3, #0]
 8005ad6:	2f6f      	cmp	r7, #111	; 0x6f
 8005ad8:	bf0c      	ite	eq
 8005ada:	2308      	moveq	r3, #8
 8005adc:	230a      	movne	r3, #10
 8005ade:	4852      	ldr	r0, [pc, #328]	; (8005c28 <_printf_i+0x244>)
 8005ae0:	2100      	movs	r1, #0
 8005ae2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005ae6:	6866      	ldr	r6, [r4, #4]
 8005ae8:	2e00      	cmp	r6, #0
 8005aea:	bfa8      	it	ge
 8005aec:	6821      	ldrge	r1, [r4, #0]
 8005aee:	60a6      	str	r6, [r4, #8]
 8005af0:	bfa4      	itt	ge
 8005af2:	f021 0104 	bicge.w	r1, r1, #4
 8005af6:	6021      	strge	r1, [r4, #0]
 8005af8:	b90d      	cbnz	r5, 8005afe <_printf_i+0x11a>
 8005afa:	2e00      	cmp	r6, #0
 8005afc:	d04d      	beq.n	8005b9a <_printf_i+0x1b6>
 8005afe:	4616      	mov	r6, r2
 8005b00:	fbb5 f1f3 	udiv	r1, r5, r3
 8005b04:	fb03 5711 	mls	r7, r3, r1, r5
 8005b08:	5dc7      	ldrb	r7, [r0, r7]
 8005b0a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005b0e:	462f      	mov	r7, r5
 8005b10:	42bb      	cmp	r3, r7
 8005b12:	460d      	mov	r5, r1
 8005b14:	d9f4      	bls.n	8005b00 <_printf_i+0x11c>
 8005b16:	2b08      	cmp	r3, #8
 8005b18:	d10b      	bne.n	8005b32 <_printf_i+0x14e>
 8005b1a:	6823      	ldr	r3, [r4, #0]
 8005b1c:	07df      	lsls	r7, r3, #31
 8005b1e:	d508      	bpl.n	8005b32 <_printf_i+0x14e>
 8005b20:	6923      	ldr	r3, [r4, #16]
 8005b22:	6861      	ldr	r1, [r4, #4]
 8005b24:	4299      	cmp	r1, r3
 8005b26:	bfde      	ittt	le
 8005b28:	2330      	movle	r3, #48	; 0x30
 8005b2a:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005b2e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005b32:	1b92      	subs	r2, r2, r6
 8005b34:	6122      	str	r2, [r4, #16]
 8005b36:	464b      	mov	r3, r9
 8005b38:	4621      	mov	r1, r4
 8005b3a:	4640      	mov	r0, r8
 8005b3c:	f8cd a000 	str.w	sl, [sp]
 8005b40:	aa03      	add	r2, sp, #12
 8005b42:	f7ff fedf 	bl	8005904 <_printf_common>
 8005b46:	3001      	adds	r0, #1
 8005b48:	d14c      	bne.n	8005be4 <_printf_i+0x200>
 8005b4a:	f04f 30ff 	mov.w	r0, #4294967295
 8005b4e:	b004      	add	sp, #16
 8005b50:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005b54:	4834      	ldr	r0, [pc, #208]	; (8005c28 <_printf_i+0x244>)
 8005b56:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8005b5a:	680e      	ldr	r6, [r1, #0]
 8005b5c:	6823      	ldr	r3, [r4, #0]
 8005b5e:	f856 5b04 	ldr.w	r5, [r6], #4
 8005b62:	061f      	lsls	r7, r3, #24
 8005b64:	600e      	str	r6, [r1, #0]
 8005b66:	d514      	bpl.n	8005b92 <_printf_i+0x1ae>
 8005b68:	07d9      	lsls	r1, r3, #31
 8005b6a:	bf44      	itt	mi
 8005b6c:	f043 0320 	orrmi.w	r3, r3, #32
 8005b70:	6023      	strmi	r3, [r4, #0]
 8005b72:	b91d      	cbnz	r5, 8005b7c <_printf_i+0x198>
 8005b74:	6823      	ldr	r3, [r4, #0]
 8005b76:	f023 0320 	bic.w	r3, r3, #32
 8005b7a:	6023      	str	r3, [r4, #0]
 8005b7c:	2310      	movs	r3, #16
 8005b7e:	e7af      	b.n	8005ae0 <_printf_i+0xfc>
 8005b80:	6823      	ldr	r3, [r4, #0]
 8005b82:	f043 0320 	orr.w	r3, r3, #32
 8005b86:	6023      	str	r3, [r4, #0]
 8005b88:	2378      	movs	r3, #120	; 0x78
 8005b8a:	4828      	ldr	r0, [pc, #160]	; (8005c2c <_printf_i+0x248>)
 8005b8c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005b90:	e7e3      	b.n	8005b5a <_printf_i+0x176>
 8005b92:	065e      	lsls	r6, r3, #25
 8005b94:	bf48      	it	mi
 8005b96:	b2ad      	uxthmi	r5, r5
 8005b98:	e7e6      	b.n	8005b68 <_printf_i+0x184>
 8005b9a:	4616      	mov	r6, r2
 8005b9c:	e7bb      	b.n	8005b16 <_printf_i+0x132>
 8005b9e:	680b      	ldr	r3, [r1, #0]
 8005ba0:	6826      	ldr	r6, [r4, #0]
 8005ba2:	1d1d      	adds	r5, r3, #4
 8005ba4:	6960      	ldr	r0, [r4, #20]
 8005ba6:	600d      	str	r5, [r1, #0]
 8005ba8:	0635      	lsls	r5, r6, #24
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	d501      	bpl.n	8005bb2 <_printf_i+0x1ce>
 8005bae:	6018      	str	r0, [r3, #0]
 8005bb0:	e002      	b.n	8005bb8 <_printf_i+0x1d4>
 8005bb2:	0671      	lsls	r1, r6, #25
 8005bb4:	d5fb      	bpl.n	8005bae <_printf_i+0x1ca>
 8005bb6:	8018      	strh	r0, [r3, #0]
 8005bb8:	2300      	movs	r3, #0
 8005bba:	4616      	mov	r6, r2
 8005bbc:	6123      	str	r3, [r4, #16]
 8005bbe:	e7ba      	b.n	8005b36 <_printf_i+0x152>
 8005bc0:	680b      	ldr	r3, [r1, #0]
 8005bc2:	1d1a      	adds	r2, r3, #4
 8005bc4:	600a      	str	r2, [r1, #0]
 8005bc6:	681e      	ldr	r6, [r3, #0]
 8005bc8:	2100      	movs	r1, #0
 8005bca:	4630      	mov	r0, r6
 8005bcc:	6862      	ldr	r2, [r4, #4]
 8005bce:	f000 f831 	bl	8005c34 <memchr>
 8005bd2:	b108      	cbz	r0, 8005bd8 <_printf_i+0x1f4>
 8005bd4:	1b80      	subs	r0, r0, r6
 8005bd6:	6060      	str	r0, [r4, #4]
 8005bd8:	6863      	ldr	r3, [r4, #4]
 8005bda:	6123      	str	r3, [r4, #16]
 8005bdc:	2300      	movs	r3, #0
 8005bde:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005be2:	e7a8      	b.n	8005b36 <_printf_i+0x152>
 8005be4:	4632      	mov	r2, r6
 8005be6:	4649      	mov	r1, r9
 8005be8:	4640      	mov	r0, r8
 8005bea:	6923      	ldr	r3, [r4, #16]
 8005bec:	47d0      	blx	sl
 8005bee:	3001      	adds	r0, #1
 8005bf0:	d0ab      	beq.n	8005b4a <_printf_i+0x166>
 8005bf2:	6823      	ldr	r3, [r4, #0]
 8005bf4:	079b      	lsls	r3, r3, #30
 8005bf6:	d413      	bmi.n	8005c20 <_printf_i+0x23c>
 8005bf8:	68e0      	ldr	r0, [r4, #12]
 8005bfa:	9b03      	ldr	r3, [sp, #12]
 8005bfc:	4298      	cmp	r0, r3
 8005bfe:	bfb8      	it	lt
 8005c00:	4618      	movlt	r0, r3
 8005c02:	e7a4      	b.n	8005b4e <_printf_i+0x16a>
 8005c04:	2301      	movs	r3, #1
 8005c06:	4632      	mov	r2, r6
 8005c08:	4649      	mov	r1, r9
 8005c0a:	4640      	mov	r0, r8
 8005c0c:	47d0      	blx	sl
 8005c0e:	3001      	adds	r0, #1
 8005c10:	d09b      	beq.n	8005b4a <_printf_i+0x166>
 8005c12:	3501      	adds	r5, #1
 8005c14:	68e3      	ldr	r3, [r4, #12]
 8005c16:	9903      	ldr	r1, [sp, #12]
 8005c18:	1a5b      	subs	r3, r3, r1
 8005c1a:	42ab      	cmp	r3, r5
 8005c1c:	dcf2      	bgt.n	8005c04 <_printf_i+0x220>
 8005c1e:	e7eb      	b.n	8005bf8 <_printf_i+0x214>
 8005c20:	2500      	movs	r5, #0
 8005c22:	f104 0619 	add.w	r6, r4, #25
 8005c26:	e7f5      	b.n	8005c14 <_printf_i+0x230>
 8005c28:	08005e03 	.word	0x08005e03
 8005c2c:	08005e14 	.word	0x08005e14

08005c30 <__retarget_lock_acquire_recursive>:
 8005c30:	4770      	bx	lr

08005c32 <__retarget_lock_release_recursive>:
 8005c32:	4770      	bx	lr

08005c34 <memchr>:
 8005c34:	4603      	mov	r3, r0
 8005c36:	b510      	push	{r4, lr}
 8005c38:	b2c9      	uxtb	r1, r1
 8005c3a:	4402      	add	r2, r0
 8005c3c:	4293      	cmp	r3, r2
 8005c3e:	4618      	mov	r0, r3
 8005c40:	d101      	bne.n	8005c46 <memchr+0x12>
 8005c42:	2000      	movs	r0, #0
 8005c44:	e003      	b.n	8005c4e <memchr+0x1a>
 8005c46:	7804      	ldrb	r4, [r0, #0]
 8005c48:	3301      	adds	r3, #1
 8005c4a:	428c      	cmp	r4, r1
 8005c4c:	d1f6      	bne.n	8005c3c <memchr+0x8>
 8005c4e:	bd10      	pop	{r4, pc}

08005c50 <memcpy>:
 8005c50:	440a      	add	r2, r1
 8005c52:	4291      	cmp	r1, r2
 8005c54:	f100 33ff 	add.w	r3, r0, #4294967295
 8005c58:	d100      	bne.n	8005c5c <memcpy+0xc>
 8005c5a:	4770      	bx	lr
 8005c5c:	b510      	push	{r4, lr}
 8005c5e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005c62:	4291      	cmp	r1, r2
 8005c64:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005c68:	d1f9      	bne.n	8005c5e <memcpy+0xe>
 8005c6a:	bd10      	pop	{r4, pc}

08005c6c <memmove>:
 8005c6c:	4288      	cmp	r0, r1
 8005c6e:	b510      	push	{r4, lr}
 8005c70:	eb01 0402 	add.w	r4, r1, r2
 8005c74:	d902      	bls.n	8005c7c <memmove+0x10>
 8005c76:	4284      	cmp	r4, r0
 8005c78:	4623      	mov	r3, r4
 8005c7a:	d807      	bhi.n	8005c8c <memmove+0x20>
 8005c7c:	1e43      	subs	r3, r0, #1
 8005c7e:	42a1      	cmp	r1, r4
 8005c80:	d008      	beq.n	8005c94 <memmove+0x28>
 8005c82:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005c86:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005c8a:	e7f8      	b.n	8005c7e <memmove+0x12>
 8005c8c:	4601      	mov	r1, r0
 8005c8e:	4402      	add	r2, r0
 8005c90:	428a      	cmp	r2, r1
 8005c92:	d100      	bne.n	8005c96 <memmove+0x2a>
 8005c94:	bd10      	pop	{r4, pc}
 8005c96:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005c9a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005c9e:	e7f7      	b.n	8005c90 <memmove+0x24>

08005ca0 <_realloc_r>:
 8005ca0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005ca2:	4607      	mov	r7, r0
 8005ca4:	4614      	mov	r4, r2
 8005ca6:	460e      	mov	r6, r1
 8005ca8:	b921      	cbnz	r1, 8005cb4 <_realloc_r+0x14>
 8005caa:	4611      	mov	r1, r2
 8005cac:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8005cb0:	f7ff bc36 	b.w	8005520 <_malloc_r>
 8005cb4:	b922      	cbnz	r2, 8005cc0 <_realloc_r+0x20>
 8005cb6:	f7ff fbe7 	bl	8005488 <_free_r>
 8005cba:	4625      	mov	r5, r4
 8005cbc:	4628      	mov	r0, r5
 8005cbe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005cc0:	f000 f814 	bl	8005cec <_malloc_usable_size_r>
 8005cc4:	42a0      	cmp	r0, r4
 8005cc6:	d20f      	bcs.n	8005ce8 <_realloc_r+0x48>
 8005cc8:	4621      	mov	r1, r4
 8005cca:	4638      	mov	r0, r7
 8005ccc:	f7ff fc28 	bl	8005520 <_malloc_r>
 8005cd0:	4605      	mov	r5, r0
 8005cd2:	2800      	cmp	r0, #0
 8005cd4:	d0f2      	beq.n	8005cbc <_realloc_r+0x1c>
 8005cd6:	4631      	mov	r1, r6
 8005cd8:	4622      	mov	r2, r4
 8005cda:	f7ff ffb9 	bl	8005c50 <memcpy>
 8005cde:	4631      	mov	r1, r6
 8005ce0:	4638      	mov	r0, r7
 8005ce2:	f7ff fbd1 	bl	8005488 <_free_r>
 8005ce6:	e7e9      	b.n	8005cbc <_realloc_r+0x1c>
 8005ce8:	4635      	mov	r5, r6
 8005cea:	e7e7      	b.n	8005cbc <_realloc_r+0x1c>

08005cec <_malloc_usable_size_r>:
 8005cec:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005cf0:	1f18      	subs	r0, r3, #4
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	bfbc      	itt	lt
 8005cf6:	580b      	ldrlt	r3, [r1, r0]
 8005cf8:	18c0      	addlt	r0, r0, r3
 8005cfa:	4770      	bx	lr

08005cfc <round>:
 8005cfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005cfe:	f3c1 570a 	ubfx	r7, r1, #20, #11
 8005d02:	f2a7 34ff 	subw	r4, r7, #1023	; 0x3ff
 8005d06:	2c13      	cmp	r4, #19
 8005d08:	4602      	mov	r2, r0
 8005d0a:	460b      	mov	r3, r1
 8005d0c:	4606      	mov	r6, r0
 8005d0e:	460d      	mov	r5, r1
 8005d10:	dc19      	bgt.n	8005d46 <round+0x4a>
 8005d12:	2c00      	cmp	r4, #0
 8005d14:	da09      	bge.n	8005d2a <round+0x2e>
 8005d16:	3401      	adds	r4, #1
 8005d18:	f001 4300 	and.w	r3, r1, #2147483648	; 0x80000000
 8005d1c:	d103      	bne.n	8005d26 <round+0x2a>
 8005d1e:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8005d22:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8005d26:	2200      	movs	r2, #0
 8005d28:	e02a      	b.n	8005d80 <round+0x84>
 8005d2a:	4917      	ldr	r1, [pc, #92]	; (8005d88 <round+0x8c>)
 8005d2c:	4121      	asrs	r1, r4
 8005d2e:	ea03 0001 	and.w	r0, r3, r1
 8005d32:	4302      	orrs	r2, r0
 8005d34:	d010      	beq.n	8005d58 <round+0x5c>
 8005d36:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8005d3a:	fa42 f404 	asr.w	r4, r2, r4
 8005d3e:	4423      	add	r3, r4
 8005d40:	ea23 0301 	bic.w	r3, r3, r1
 8005d44:	e7ef      	b.n	8005d26 <round+0x2a>
 8005d46:	2c33      	cmp	r4, #51	; 0x33
 8005d48:	dd09      	ble.n	8005d5e <round+0x62>
 8005d4a:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
 8005d4e:	d103      	bne.n	8005d58 <round+0x5c>
 8005d50:	f7fa fb2c 	bl	80003ac <__adddf3>
 8005d54:	4606      	mov	r6, r0
 8005d56:	460d      	mov	r5, r1
 8005d58:	4630      	mov	r0, r6
 8005d5a:	4629      	mov	r1, r5
 8005d5c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005d5e:	f04f 30ff 	mov.w	r0, #4294967295
 8005d62:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 8005d66:	40f8      	lsrs	r0, r7
 8005d68:	4202      	tst	r2, r0
 8005d6a:	d0f5      	beq.n	8005d58 <round+0x5c>
 8005d6c:	2101      	movs	r1, #1
 8005d6e:	f1c4 0433 	rsb	r4, r4, #51	; 0x33
 8005d72:	fa01 f404 	lsl.w	r4, r1, r4
 8005d76:	1912      	adds	r2, r2, r4
 8005d78:	bf28      	it	cs
 8005d7a:	185b      	addcs	r3, r3, r1
 8005d7c:	ea22 0200 	bic.w	r2, r2, r0
 8005d80:	4619      	mov	r1, r3
 8005d82:	4610      	mov	r0, r2
 8005d84:	e7e6      	b.n	8005d54 <round+0x58>
 8005d86:	bf00      	nop
 8005d88:	000fffff 	.word	0x000fffff

08005d8c <_init>:
 8005d8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005d8e:	bf00      	nop
 8005d90:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005d92:	bc08      	pop	{r3}
 8005d94:	469e      	mov	lr, r3
 8005d96:	4770      	bx	lr

08005d98 <_fini>:
 8005d98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005d9a:	bf00      	nop
 8005d9c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005d9e:	bc08      	pop	{r3}
 8005da0:	469e      	mov	lr, r3
 8005da2:	4770      	bx	lr
