#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001f80716b280 .scope module, "SPI_TOP" "SPI_TOP" 2 11;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INOUT 1 "SS";
    .port_info 2 /INOUT 1 "MOSI";
    .port_info 3 /INOUT 1 "MISO";
    .port_info 4 /INOUT 1 "SCK";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /INPUT 1 "SS_master";
    .port_info 7 /OUTPUT 1 "SS_slave";
    .port_info 8 /OUTPUT 1 "SCK_in";
    .port_info 9 /INPUT 8 "SPCR_in";
    .port_info 10 /INPUT 1 "LSBFE";
    .port_info 11 /OUTPUT 1 "SPIF";
    .port_info 12 /INPUT 8 "SPIBR_in";
    .port_info 13 /INPUT 8 "SPDR_From_user";
P_000001f807188fc0 .param/l "PrescalarWidth" 0 2 12, +C4<00000000000000000000000000000011>;
v000001f8071ec2a0_0 .net "BRG_clr", 0 0, L_000001f807176640;  1 drivers
v000001f8071ed560_0 .net "BaudRate", 0 0, L_000001f8071ef570;  1 drivers
v000001f8071ec660_0 .net "CPHA", 0 0, v000001f8071e1090_0;  1 drivers
v000001f8071ecf20_0 .net "CPOL", 0 0, v000001f8071e1130_0;  1 drivers
v000001f8071ecfc0_0 .net "Data_in", 0 0, L_000001f8071efcf0;  1 drivers
v000001f8071ed9c0_0 .net "Data_out", 0 0, v000001f8071ec480_0;  1 drivers
v000001f8071ec340_0 .net "LSBFE", 0 0, v000001f8071e1b30_0;  1 drivers
v000001f8071ec700_0 .net "MISO", 0 0, L_000001f8071ef7f0;  1 drivers
v000001f8071eda60_0 .net "MOSI", 0 0, L_000001f8071ef750;  1 drivers
v000001f8071ec7a0_0 .net "MSTR", 0 0, v000001f8071e2990_0;  1 drivers
v000001f8071edb00_0 .net "M_BaudRate", 0 0, L_000001f8071774b0;  1 drivers
v000001f8071ec840_0 .net "Reg_write_en", 0 0, v000001f8071e1630_0;  1 drivers
v000001f8071edba0_0 .net "SCK", 0 0, L_000001f8071ef2f0;  1 drivers
v000001f8071edc40_0 .net "SCK_in", 0 0, L_000001f8071ef390;  1 drivers
v000001f8071edce0_0 .net "SCK_out", 0 0, v000001f8071e16d0_0;  1 drivers
o000001f80718fbf8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v000001f8071eef30_0 .net "SPCR_in", 7 0, o000001f80718fbf8;  0 drivers
o000001f80718fdd8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v000001f8071ee490_0 .net "SPDR_From_user", 7 0, o000001f80718fdd8;  0 drivers
v000001f8071efb10_0 .net "SPDR_in", 7 0, L_000001f8071768e0;  1 drivers
v000001f8071ee530_0 .net "SPDR_out", 7 0, v000001f8071eca20_0;  1 drivers
v000001f8071ef250_0 .net "SPDR_rd_en", 0 0, v000001f8071e1950_0;  1 drivers
v000001f8071ef110_0 .net "SPDR_wr_en", 0 0, v000001f8071e1db0_0;  1 drivers
v000001f8071eea30_0 .net "SPE", 0 0, v000001f8071ec160_0;  1 drivers
o000001f80718ffb8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v000001f8071eecb0_0 .net "SPIBR_in", 7 0, o000001f80718ffb8;  0 drivers
v000001f8071ee670_0 .net "SPIF", 0 0, v000001f8071ed740_0;  1 drivers
v000001f8071efa70_0 .net "SPISR_in", 0 0, v000001f8071e2170_0;  1 drivers
v000001f8071ef610_0 .net "SPR", 2 0, L_000001f8071eead0;  1 drivers
v000001f8071ee2b0_0 .net "SS", 0 0, L_000001f8071ef1b0;  1 drivers
o000001f80718f5f8 .functor BUFZ 1, C4<z>; HiZ drive
v000001f8071ee5d0_0 .net "SS_master", 0 0, o000001f80718f5f8;  0 drivers
v000001f8071eed50_0 .net "SS_slave", 0 0, L_000001f8071ee3f0;  1 drivers
v000001f8071ee990_0 .net "Sample_clk", 0 0, v000001f8071e22b0_0;  1 drivers
v000001f8071ee350_0 .net "Shift_clk", 0 0, v000001f8071e2350_0;  1 drivers
o000001f80718ec98 .functor BUFZ 1, C4<z>; HiZ drive
v000001f8071ee710_0 .net "clk", 0 0, o000001f80718ec98;  0 drivers
v000001f8071ee7b0_0 .net "idle", 0 0, v000001f8071e1f90_0;  1 drivers
o000001f80718ed58 .functor BUFZ 1, C4<z>; HiZ drive
v000001f8071ef430_0 .net "rst", 0 0, o000001f80718ed58;  0 drivers
v000001f8071ef6b0_0 .net "shifter_en", 0 0, v000001f8071e1770_0;  1 drivers
S_000001f80716b500 .scope module, "u_BRG" "BRG" 2 58, 3 3 0, S_000001f80716b280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "clr";
    .port_info 3 /INPUT 3 "SPR";
    .port_info 4 /OUTPUT 1 "BaudRate";
P_000001f807189880 .param/l "PrescalarWidth" 0 3 4, +C4<00000000000000000000000000000011>;
v000001f807182550_0 .net "BaudRate", 0 0, L_000001f8071ef570;  alias, 1 drivers
v000001f807182690_0 .net "SPR", 2 0, L_000001f8071eead0;  alias, 1 drivers
L_000001f807200088 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v000001f807182c30_0 .net/2u *"_ivl_0", 7 0, L_000001f807200088;  1 drivers
v000001f807182cd0_0 .net "clk", 0 0, o000001f80718ec98;  alias, 0 drivers
v000001f807182050_0 .net "clr", 0 0, L_000001f807176640;  alias, 1 drivers
v000001f807182910_0 .var "counter", 7 0;
v000001f807182230_0 .net "counterNext", 7 0, L_000001f8071efbb0;  1 drivers
v000001f8071822d0_0 .net "rst", 0 0, o000001f80718ed58;  alias, 0 drivers
E_000001f807189b80/0 .event negedge, v000001f8071822d0_0;
E_000001f807189b80/1 .event posedge, v000001f807182cd0_0;
E_000001f807189b80 .event/or E_000001f807189b80/0, E_000001f807189b80/1;
L_000001f8071efbb0 .arith/sum 8, v000001f807182910_0, L_000001f807200088;
L_000001f8071ef570 .part/v v000001f807182910_0, L_000001f8071eead0, 1;
S_000001f807164030 .scope module, "u_Master_controller" "Master_controller" 2 82, 4 3 0, S_000001f80716b280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "BaudRate";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 1 "SS";
    .port_info 4 /INPUT 1 "SPE";
    .port_info 5 /INPUT 1 "MSTR";
    .port_info 6 /OUTPUT 1 "Reg_write_en";
    .port_info 7 /OUTPUT 1 "Shifter_en";
    .port_info 8 /OUTPUT 1 "idle";
    .port_info 9 /OUTPUT 1 "M_BaudRate";
    .port_info 10 /OUTPUT 1 "SPIF";
    .port_info 11 /OUTPUT 1 "BRG_clr";
    .port_info 12 /OUTPUT 1 "SPDR_wr_en";
    .port_info 13 /OUTPUT 1 "SPDR_rd_en";
P_000001f8071e0130 .param/l "Idle" 1 4 20, +C4<00000000000000000000000000000000>;
P_000001f8071e0168 .param/l "Run" 1 4 20, +C4<00000000000000000000000000000001>;
P_000001f8071e01a0 .param/l "Update" 1 4 20, +C4<00000000000000000000000000000010>;
L_000001f807177210 .functor NOT 1, v000001f8071e1f90_0, C4<0>, C4<0>, C4<0>;
L_000001f807176950 .functor NOT 1, L_000001f8071ef570, C4<0>, C4<0>, C4<0>;
L_000001f8071774b0 .functor AND 1, L_000001f807177210, L_000001f807176950, C4<1>, C4<1>;
L_000001f807177050 .functor NOT 1, v000001f8071e2990_0, C4<0>, C4<0>, C4<0>;
L_000001f807176d40 .functor OR 1, L_000001f807177050, L_000001f8071ef1b0, C4<0>, C4<0>;
L_000001f807176c60 .functor NOT 1, v000001f8071ec160_0, C4<0>, C4<0>, C4<0>;
L_000001f807176640 .functor OR 1, L_000001f807176d40, L_000001f807176c60, C4<0>, C4<0>;
v000001f8071829b0_0 .net "BRG_clr", 0 0, L_000001f807176640;  alias, 1 drivers
v000001f8071820f0_0 .net "BaudRate", 0 0, L_000001f8071ef570;  alias, 1 drivers
v000001f807182190_0 .net "MSTR", 0 0, v000001f8071e2990_0;  alias, 1 drivers
v000001f8071e23f0_0 .net "M_BaudRate", 0 0, L_000001f8071774b0;  alias, 1 drivers
v000001f8071e1630_0 .var "Reg_write_en", 0 0;
v000001f8071e1950_0 .var "SPDR_rd_en", 0 0;
v000001f8071e1db0_0 .var "SPDR_wr_en", 0 0;
v000001f8071e1450_0 .net "SPE", 0 0, v000001f8071ec160_0;  alias, 1 drivers
v000001f8071e2170_0 .var "SPIF", 0 0;
v000001f8071e1c70_0 .net "SS", 0 0, L_000001f8071ef1b0;  alias, 1 drivers
v000001f8071e1770_0 .var "Shifter_en", 0 0;
v000001f8071e25d0_0 .net *"_ivl_0", 0 0, L_000001f807177210;  1 drivers
v000001f8071e2530_0 .net *"_ivl_10", 0 0, L_000001f807176c60;  1 drivers
v000001f8071e27b0_0 .net *"_ivl_2", 0 0, L_000001f807176950;  1 drivers
v000001f8071e1bd0_0 .net *"_ivl_6", 0 0, L_000001f807177050;  1 drivers
v000001f8071e2df0_0 .net *"_ivl_8", 0 0, L_000001f807176d40;  1 drivers
v000001f8071e1810_0 .net "clk", 0 0, o000001f80718ec98;  alias, 0 drivers
v000001f8071e1d10_0 .var "counter", 2 0;
v000001f8071e1270_0 .var "counter_enable", 0 0;
v000001f8071e2cb0_0 .var "current_state", 1 0;
v000001f8071e1f90_0 .var "idle", 0 0;
v000001f8071e2a30_0 .var "next_state", 1 0;
v000001f8071e2030_0 .net "rst", 0 0, o000001f80718ed58;  alias, 0 drivers
E_000001f8071896c0 .event anyedge, v000001f8071e2cb0_0;
E_000001f807188e80 .event posedge, v000001f807182cd0_0;
E_000001f8071895c0/0 .event anyedge, v000001f8071e2cb0_0, v000001f8071e1c70_0, v000001f807182190_0, v000001f8071e1450_0;
E_000001f8071895c0/1 .event anyedge, v000001f8071e1d10_0;
E_000001f8071895c0 .event/or E_000001f8071895c0/0, E_000001f8071895c0/1;
E_000001f807189340/0 .event negedge, v000001f8071822d0_0;
E_000001f807189340/1 .event posedge, v000001f807182550_0;
E_000001f807189340 .event/or E_000001f807189340/0, E_000001f807189340/1;
S_000001f80715de30 .scope module, "u_Port_control_logic" "Port_control_logic" 2 102, 5 2 0, S_000001f80716b280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "MSTR";
    .port_info 1 /INPUT 1 "SCK_out";
    .port_info 2 /INPUT 1 "Data_out";
    .port_info 3 /INPUT 1 "SS_master";
    .port_info 4 /INOUT 1 "MOSI";
    .port_info 5 /INOUT 1 "MISO";
    .port_info 6 /INOUT 1 "SCK";
    .port_info 7 /INOUT 1 "SS";
    .port_info 8 /OUTPUT 1 "SS_slave";
    .port_info 9 /OUTPUT 1 "SCK_in";
    .port_info 10 /OUTPUT 1 "Data_in";
L_000001f807176720 .functor NOT 1, v000001f8071e2990_0, C4<0>, C4<0>, C4<0>;
v000001f8071e2d50_0 .net "Data_in", 0 0, L_000001f8071efcf0;  alias, 1 drivers
v000001f8071e1e50_0 .net "Data_out", 0 0, v000001f8071ec480_0;  alias, 1 drivers
v000001f8071e2ad0_0 .net "MISO", 0 0, L_000001f8071ef7f0;  alias, 1 drivers
v000001f8071e2e90_0 .net "MOSI", 0 0, L_000001f8071ef750;  alias, 1 drivers
v000001f8071e2670_0 .net "MSTR", 0 0, v000001f8071e2990_0;  alias, 1 drivers
v000001f8071e2f30_0 .net "SCK", 0 0, L_000001f8071ef2f0;  alias, 1 drivers
v000001f8071e2490_0 .net "SCK_in", 0 0, L_000001f8071ef390;  alias, 1 drivers
v000001f8071e2710_0 .net "SCK_out", 0 0, v000001f8071e16d0_0;  alias, 1 drivers
v000001f8071e13b0_0 .net "SS", 0 0, L_000001f8071ef1b0;  alias, 1 drivers
v000001f8071e1310_0 .net "SS_master", 0 0, o000001f80718f5f8;  alias, 0 drivers
v000001f8071e20d0_0 .net "SS_slave", 0 0, L_000001f8071ee3f0;  alias, 1 drivers
o000001f80718f658 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000001f8071e11d0_0 name=_ivl_0
o000001f80718f688 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000001f8071e1ef0_0 name=_ivl_12
o000001f80718f6b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000001f8071e2210_0 name=_ivl_16
o000001f80718f6e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000001f8071e18b0_0 name=_ivl_20
o000001f80718f718 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000001f8071e14f0_0 name=_ivl_24
v000001f8071e2b70_0 .net *"_ivl_6", 0 0, L_000001f807176720;  1 drivers
o000001f80718f778 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000001f8071e2850_0 name=_ivl_8
L_000001f8071ef750 .functor MUXZ 1, o000001f80718f658, v000001f8071ec480_0, v000001f8071e2990_0, C4<>;
L_000001f8071efcf0 .functor MUXZ 1, L_000001f8071ef750, L_000001f8071ef7f0, v000001f8071e2990_0, C4<>;
L_000001f8071ef7f0 .functor MUXZ 1, o000001f80718f778, v000001f8071ec480_0, L_000001f807176720, C4<>;
L_000001f8071ef1b0 .functor MUXZ 1, o000001f80718f688, o000001f80718f5f8, v000001f8071e2990_0, C4<>;
L_000001f8071ee3f0 .functor MUXZ 1, L_000001f8071ef1b0, o000001f80718f6b8, v000001f8071e2990_0, C4<>;
L_000001f8071ef2f0 .functor MUXZ 1, o000001f80718f6e8, v000001f8071e16d0_0, v000001f8071e2990_0, C4<>;
L_000001f8071ef390 .functor MUXZ 1, L_000001f8071ef2f0, o000001f80718f718, v000001f8071e2990_0, C4<>;
S_000001f80715e0d0 .scope module, "u_SCK_control" "SCK_control" 2 118, 6 2 0, S_000001f80716b280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "M_BaudRate";
    .port_info 1 /INPUT 1 "CPOL";
    .port_info 2 /INPUT 1 "CPHA";
    .port_info 3 /INPUT 1 "idle";
    .port_info 4 /OUTPUT 1 "SCK_out";
    .port_info 5 /OUTPUT 1 "Shift_clk";
    .port_info 6 /OUTPUT 1 "Sample_clk";
v000001f8071e28f0_0 .net "CPHA", 0 0, v000001f8071e1090_0;  alias, 1 drivers
v000001f8071e1a90_0 .net "CPOL", 0 0, v000001f8071e1130_0;  alias, 1 drivers
v000001f8071e1590_0 .net "M_BaudRate", 0 0, L_000001f8071774b0;  alias, 1 drivers
v000001f8071e16d0_0 .var "SCK_out", 0 0;
v000001f8071e22b0_0 .var "Sample_clk", 0 0;
v000001f8071e2350_0 .var "Shift_clk", 0 0;
v000001f8071e19f0_0 .net "idle", 0 0, v000001f8071e1f90_0;  alias, 1 drivers
E_000001f807189700 .event anyedge, v000001f8071e1f90_0, v000001f8071e23f0_0, v000001f8071e1a90_0, v000001f8071e28f0_0;
S_000001f80715b060 .scope module, "u_SPCR" "SPCR" 2 130, 7 3 0, S_000001f80716b280;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "SPCR_in";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "SPE";
    .port_info 4 /OUTPUT 1 "MSTR";
    .port_info 5 /OUTPUT 1 "CPOL";
    .port_info 6 /OUTPUT 1 "CPHA";
    .port_info 7 /OUTPUT 1 "LSBFE";
v000001f8071e1090_0 .var "CPHA", 0 0;
v000001f8071e1130_0 .var "CPOL", 0 0;
v000001f8071e1b30_0 .var "LSBFE", 0 0;
v000001f8071e2990_0 .var "MSTR", 0 0;
v000001f8071e2c10_0 .net "SPCR_in", 7 0, o000001f80718fbf8;  alias, 0 drivers
v000001f8071ec160_0 .var "SPE", 0 0;
v000001f8071ecd40_0 .net "clk", 0 0, o000001f80718ec98;  alias, 0 drivers
v000001f8071edd80_0 .net "rst", 0 0, o000001f80718ed58;  alias, 0 drivers
S_000001f80715b1f0 .scope module, "u_SPDR" "SPDR" 2 157, 8 2 0, S_000001f80716b280;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "SPDR_in";
    .port_info 1 /INPUT 8 "SPDR_From_user";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "rst";
    .port_info 4 /INPUT 1 "en";
    .port_info 5 /INPUT 1 "SPDR_rd_en";
    .port_info 6 /OUTPUT 8 "SPDR_out";
L_000001f8071768e0 .functor BUFZ 8, v000001f8071ed060_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001f8071ed060_0 .var "SPDR", 7 0;
v000001f8071ed7e0_0 .net "SPDR_From_user", 7 0, o000001f80718fdd8;  alias, 0 drivers
v000001f8071ecac0_0 .net "SPDR_in", 7 0, v000001f8071eca20_0;  alias, 1 drivers
v000001f8071edec0_0 .net "SPDR_out", 7 0, L_000001f8071768e0;  alias, 1 drivers
v000001f8071ed100_0 .net "SPDR_rd_en", 0 0, v000001f8071e1950_0;  alias, 1 drivers
v000001f8071ed1a0_0 .net "clk", 0 0, o000001f80718ec98;  alias, 0 drivers
v000001f8071ed6a0_0 .net "en", 0 0, v000001f8071e1db0_0;  alias, 1 drivers
v000001f8071ecde0_0 .net "rst", 0 0, o000001f80718ed58;  alias, 0 drivers
S_000001f807157ec0 .scope module, "u_SPIBR" "SPIBR" 2 149, 9 1 0, S_000001f80716b280;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "SPIBR_in";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 3 "SPR";
v000001f8071ed240_0 .net "SPIBR_in", 7 0, o000001f80718ffb8;  alias, 0 drivers
v000001f8071ecca0_0 .net "SPR", 2 0, L_000001f8071eead0;  alias, 1 drivers
v000001f8071edf60_0 .var "SPR0", 0 0;
v000001f8071ed600_0 .var "SPR1", 0 0;
v000001f8071ec8e0_0 .var "SPR2", 0 0;
v000001f8071ec5c0_0 .net "clk", 0 0, o000001f80718ec98;  alias, 0 drivers
v000001f8071ece80_0 .net "rst", 0 0, o000001f80718ed58;  alias, 0 drivers
L_000001f8071eead0 .concat [ 1 1 1 0], v000001f8071edf60_0, v000001f8071ed600_0, v000001f8071ec8e0_0;
S_000001f807158050 .scope module, "u_SPISR" "SPISR" 2 141, 10 3 0, S_000001f80716b280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "SPISR_in";
    .port_info 4 /OUTPUT 1 "SPIF";
v000001f8071ed740_0 .var "SPIF", 0 0;
v000001f8071ec980_0 .net "SPISR_in", 0 0, v000001f8071e2170_0;  alias, 1 drivers
v000001f8071ec520_0 .net "clk", 0 0, o000001f80718ec98;  alias, 0 drivers
v000001f8071ec3e0_0 .net "en", 0 0, v000001f8071e1630_0;  alias, 1 drivers
v000001f8071ec0c0_0 .net "rst", 0 0, o000001f80718ed58;  alias, 0 drivers
S_000001f807165540 .scope module, "u_Shifter" "Shifter" 2 68, 11 3 0, S_000001f80716b280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Sample_clk";
    .port_info 1 /INPUT 1 "Shift_clk";
    .port_info 2 /INPUT 1 "Data_in";
    .port_info 3 /INPUT 1 "shifter_en";
    .port_info 4 /INPUT 1 "SPDR_wr_en";
    .port_info 5 /INPUT 1 "SPDR_rd_en";
    .port_info 6 /INPUT 8 "SPDR_in";
    .port_info 7 /OUTPUT 8 "SPDR_out";
    .port_info 8 /OUTPUT 1 "Data_out";
P_000001f807189bc0 .param/l "DWIDTH" 0 11 3, +C4<00000000000000000000000000001000>;
v000001f8071ecb60_0 .net "Data_in", 0 0, L_000001f8071efcf0;  alias, 1 drivers
v000001f8071ec480_0 .var "Data_out", 0 0;
v000001f8071ed2e0_0 .net "SPDR_in", 7 0, L_000001f8071768e0;  alias, 1 drivers
v000001f8071eca20_0 .var "SPDR_out", 7 0;
v000001f8071ed380_0 .net "SPDR_rd_en", 0 0, v000001f8071e1950_0;  alias, 1 drivers
v000001f8071ecc00_0 .net "SPDR_wr_en", 0 0, v000001f8071e1db0_0;  alias, 1 drivers
v000001f8071ede20_0 .net "Sample_clk", 0 0, v000001f8071e22b0_0;  alias, 1 drivers
v000001f8071ed4c0_0 .net "Shift_clk", 0 0, v000001f8071e2350_0;  alias, 1 drivers
v000001f8071ec200_0 .var "shifter_data", 7 0;
v000001f8071ed920_0 .var "shifter_data_reg", 7 0;
v000001f8071ed420_0 .net "shifter_en", 0 0, v000001f8071e1770_0;  alias, 1 drivers
E_000001f807189000/0 .event anyedge, v000001f8071e1db0_0, v000001f8071ec200_0, v000001f8071ed920_0, v000001f8071e1950_0;
E_000001f807189000/1 .event anyedge, v000001f8071edec0_0;
E_000001f807189000 .event/or E_000001f807189000/0, E_000001f807189000/1;
E_000001f807188c40 .event posedge, v000001f8071e2350_0;
E_000001f807189040 .event posedge, v000001f8071e22b0_0;
    .scope S_000001f80716b500;
T_0 ;
    %wait E_000001f807189b80;
    %load/vec4 v000001f8071822d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001f807182910_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001f807182050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001f807182910_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000001f807182230_0;
    %store/vec4 v000001f807182910_0, 0, 8;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001f807165540;
T_1 ;
    %wait E_000001f807189040;
    %load/vec4 v000001f8071ed920_0;
    %parti/s 7, 0, 2;
    %load/vec4 v000001f8071ecb60_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001f8071ed920_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_000001f807165540;
T_2 ;
    %wait E_000001f807188c40;
    %load/vec4 v000001f8071ed420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v000001f8071ed920_0;
    %parti/s 1, 7, 4;
    %assign/vec4 v000001f8071ec480_0, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001f807165540;
T_3 ;
    %wait E_000001f807189000;
    %load/vec4 v000001f8071ecc00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v000001f8071ec200_0;
    %store/vec4 v000001f8071eca20_0, 0, 8;
    %load/vec4 v000001f8071ed920_0;
    %store/vec4 v000001f8071ec200_0, 0, 8;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001f8071ed380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v000001f8071ed2e0_0;
    %store/vec4 v000001f8071ed920_0, 0, 8;
    %load/vec4 v000001f8071ed2e0_0;
    %store/vec4 v000001f8071ec200_0, 0, 8;
    %pushi/vec4 0, 255, 8;
    %store/vec4 v000001f8071eca20_0, 0, 8;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v000001f8071ed920_0;
    %store/vec4 v000001f8071ec200_0, 0, 8;
    %pushi/vec4 0, 255, 8;
    %store/vec4 v000001f8071eca20_0, 0, 8;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001f807164030;
T_4 ;
    %wait E_000001f807189340;
    %load/vec4 v000001f8071e2030_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001f8071e1d10_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001f8071e1270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v000001f8071e1d10_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001f8071e1d10_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001f807164030;
T_5 ;
    %wait E_000001f807189340;
    %load/vec4 v000001f8071e2030_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001f8071e2cb0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001f8071e2a30_0;
    %assign/vec4 v000001f8071e2cb0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001f807164030;
T_6 ;
    %wait E_000001f8071895c0;
    %load/vec4 v000001f8071e2cb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %jmp T_6.3;
T_6.0 ;
    %load/vec4 v000001f8071e1c70_0;
    %nor/r;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_6.7, 10;
    %load/vec4 v000001f807182190_0;
    %and;
T_6.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.6, 9;
    %load/vec4 v000001f8071e1450_0;
    %and;
T_6.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001f8071e2a30_0, 0, 2;
    %jmp T_6.5;
T_6.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001f8071e2a30_0, 0, 2;
T_6.5 ;
    %jmp T_6.3;
T_6.1 ;
    %load/vec4 v000001f8071e1d10_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_6.8, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001f8071e2a30_0, 0, 2;
    %jmp T_6.9;
T_6.8 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001f8071e2a30_0, 0, 2;
T_6.9 ;
    %jmp T_6.3;
T_6.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001f8071e2a30_0, 0, 2;
    %jmp T_6.3;
T_6.3 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001f807164030;
T_7 ;
    %wait E_000001f807188e80;
    %load/vec4 v000001f8071e2cb0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v000001f8071e2a30_0;
    %assign/vec4 v000001f8071e2cb0_0, 0;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001f807164030;
T_8 ;
    %wait E_000001f8071896c0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f8071e1f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f8071e1950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f8071e1db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f8071e1770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f8071e2170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f8071e1630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f8071e1270_0, 0, 1;
    %load/vec4 v000001f8071e2cb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %jmp T_8.3;
T_8.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f8071e1f90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f8071e1950_0, 0, 1;
    %jmp T_8.3;
T_8.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f8071e1770_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f8071e1270_0, 0, 1;
    %jmp T_8.3;
T_8.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f8071e1f90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f8071e1db0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f8071e2170_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f8071e1630_0, 0, 1;
    %jmp T_8.3;
T_8.3 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000001f80715e0d0;
T_9 ;
    %wait E_000001f807189700;
    %load/vec4 v000001f8071e19f0_0;
    %nor/r;
    %load/vec4 v000001f8071e1590_0;
    %nor/r;
    %and;
    %store/vec4 v000001f8071e2350_0, 0, 1;
    %load/vec4 v000001f8071e1590_0;
    %store/vec4 v000001f8071e22b0_0, 0, 1;
    %load/vec4 v000001f8071e1a90_0;
    %load/vec4 v000001f8071e28f0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %jmp T_9.4;
T_9.0 ;
    %load/vec4 v000001f8071e1590_0;
    %store/vec4 v000001f8071e16d0_0, 0, 1;
    %jmp T_9.4;
T_9.1 ;
    %load/vec4 v000001f8071e19f0_0;
    %nor/r;
    %load/vec4 v000001f8071e1590_0;
    %nor/r;
    %and;
    %store/vec4 v000001f8071e16d0_0, 0, 1;
    %jmp T_9.4;
T_9.2 ;
    %load/vec4 v000001f8071e1590_0;
    %nor/r;
    %store/vec4 v000001f8071e16d0_0, 0, 1;
    %jmp T_9.4;
T_9.3 ;
    %load/vec4 v000001f8071e19f0_0;
    %load/vec4 v000001f8071e1590_0;
    %or;
    %store/vec4 v000001f8071e16d0_0, 0, 1;
    %jmp T_9.4;
T_9.4 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000001f80715b060;
T_10 ;
    %wait E_000001f807189b80;
    %load/vec4 v000001f8071edd80_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f8071ec160_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f8071e2990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f8071e1130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f8071e1090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f8071e1b30_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001f8071e2c10_0;
    %parti/s 1, 6, 4;
    %assign/vec4 v000001f8071ec160_0, 0;
    %load/vec4 v000001f8071e2c10_0;
    %parti/s 1, 4, 4;
    %assign/vec4 v000001f8071e2990_0, 0;
    %load/vec4 v000001f8071e2c10_0;
    %parti/s 1, 3, 3;
    %assign/vec4 v000001f8071e1130_0, 0;
    %load/vec4 v000001f8071e2c10_0;
    %parti/s 1, 2, 3;
    %assign/vec4 v000001f8071e1090_0, 0;
    %load/vec4 v000001f8071e2c10_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v000001f8071e1b30_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001f807158050;
T_11 ;
    %wait E_000001f807189b80;
    %load/vec4 v000001f8071ec0c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f8071ed740_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000001f8071ec3e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v000001f8071ec980_0;
    %assign/vec4 v000001f8071ed740_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v000001f8071ed740_0;
    %assign/vec4 v000001f8071ed740_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000001f807157ec0;
T_12 ;
    %wait E_000001f807189b80;
    %load/vec4 v000001f8071ece80_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f8071edf60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f8071ed600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f8071ec8e0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000001f8071ed240_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v000001f8071edf60_0, 0;
    %load/vec4 v000001f8071ed240_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v000001f8071ed600_0, 0;
    %load/vec4 v000001f8071ed240_0;
    %parti/s 1, 2, 3;
    %assign/vec4 v000001f8071ec8e0_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000001f80715b1f0;
T_13 ;
    %wait E_000001f807189b80;
    %load/vec4 v000001f8071ecde0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001f8071ed060_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v000001f8071ed6a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v000001f8071ecac0_0;
    %assign/vec4 v000001f8071ed060_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v000001f8071ed100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %load/vec4 v000001f8071ed7e0_0;
    %assign/vec4 v000001f8071ed060_0, 0;
    %jmp T_13.5;
T_13.4 ;
    %load/vec4 v000001f8071edec0_0;
    %assign/vec4 v000001f8071ed060_0, 0;
T_13.5 ;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "SPI_TOP.v";
    "./../BRG/BRG.v";
    "./../Master_controller/Master_controller.v";
    "./../Port_control_logic\Port_control_logic.v";
    "./../SCK_control\SCK_control.v";
    "./../Registers\SPCR.v";
    "./../Registers\SPDR.v";
    "./../Registers\SPIBR.v";
    "./../Registers\SPISR.v";
    "./../Shifter\Shifter.v";
