

================================================================
== Vitis HLS Report for 'linear_ap_fixed_16_6_5_3_0_ap_fixed_16_7_4_0_0_linear_config10_s'
================================================================
* Date:           Fri Apr 11 03:51:10 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  12.00 ns|  1.944 ns|     1.50 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.94>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%p_read96 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read9" [firmware/nnet_utils/nnet_activation.h:29]   --->   Operation 2 'read' 'p_read96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%p_read65 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read6" [firmware/nnet_utils/nnet_activation.h:29]   --->   Operation 3 'read' 'p_read65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%p_read44 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read4" [firmware/nnet_utils/nnet_activation.h:29]   --->   Operation 4 'read' 'p_read44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_read33 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read3" [firmware/nnet_utils/nnet_activation.h:29]   --->   Operation 5 'read' 'p_read33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_read22 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read2" [firmware/nnet_utils/nnet_activation.h:29]   --->   Operation 6 'read' 'p_read22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_read_13 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read" [firmware/nnet_utils/nnet_activation.h:29]   --->   Operation 7 'read' 'p_read_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns) (grouped into LUT with out node add_ln377_11)   --->   "%trunc_ln29 = trunc i16 %p_read96" [firmware/nnet_utils/nnet_activation.h:29]   --->   Operation 8 'trunc' 'trunc_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns) (grouped into LUT with out node add_ln377_10)   --->   "%trunc_ln29_7 = trunc i16 %p_read65" [firmware/nnet_utils/nnet_activation.h:29]   --->   Operation 9 'trunc' 'trunc_ln29_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns) (grouped into LUT with out node add_ln377_9)   --->   "%trunc_ln29_8 = trunc i16 %p_read44" [firmware/nnet_utils/nnet_activation.h:29]   --->   Operation 10 'trunc' 'trunc_ln29_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns) (grouped into LUT with out node add_ln377_8)   --->   "%trunc_ln29_9 = trunc i16 %p_read33" [firmware/nnet_utils/nnet_activation.h:29]   --->   Operation 11 'trunc' 'trunc_ln29_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns) (grouped into LUT with out node add_ln377_7)   --->   "%trunc_ln29_10 = trunc i16 %p_read22" [firmware/nnet_utils/nnet_activation.h:29]   --->   Operation 12 'trunc' 'trunc_ln29_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns) (grouped into LUT with out node add_ln377)   --->   "%trunc_ln29_11 = trunc i16 %p_read_13" [firmware/nnet_utils/nnet_activation.h:29]   --->   Operation 13 'trunc' 'trunc_ln29_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specpipeline_ln29 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [firmware/nnet_utils/nnet_activation.h:29]   --->   Operation 14 'specpipeline' 'specpipeline_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns) (grouped into LUT with out node add_ln377)   --->   "%p_Val2_s = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %p_read_13, i32 1, i32 15"   --->   Operation 15 'partselect' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns) (grouped into LUT with out node add_ln377)   --->   "%sext_ln818 = sext i15 %p_Val2_s"   --->   Operation 16 'sext' 'sext_ln818' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns) (grouped into LUT with out node add_ln377)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read_13, i32 1"   --->   Operation 17 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node add_ln377)   --->   "%and_ln374 = and i1 %tmp, i1 %trunc_ln29_11"   --->   Operation 18 'and' 'and_ln374' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node add_ln377)   --->   "%zext_ln377 = zext i1 %and_ln374"   --->   Operation 19 'zext' 'zext_ln377' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.94ns) (out node of the LUT)   --->   "%add_ln377 = add i16 %zext_ln377, i16 %sext_ln818"   --->   Operation 20 'add' 'add_ln377' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node add_ln377_7)   --->   "%p_Val2_7 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %p_read22, i32 1, i32 15"   --->   Operation 21 'partselect' 'p_Val2_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node add_ln377_7)   --->   "%sext_ln818_7 = sext i15 %p_Val2_7"   --->   Operation 22 'sext' 'sext_ln818_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node add_ln377_7)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read22, i32 1"   --->   Operation 23 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node add_ln377_7)   --->   "%and_ln374_7 = and i1 %tmp_7, i1 %trunc_ln29_10"   --->   Operation 24 'and' 'and_ln374_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node add_ln377_7)   --->   "%zext_ln377_7 = zext i1 %and_ln374_7"   --->   Operation 25 'zext' 'zext_ln377_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.94ns) (out node of the LUT)   --->   "%add_ln377_7 = add i16 %zext_ln377_7, i16 %sext_ln818_7"   --->   Operation 26 'add' 'add_ln377_7' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node add_ln377_8)   --->   "%p_Val2_8 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %p_read33, i32 1, i32 15"   --->   Operation 27 'partselect' 'p_Val2_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node add_ln377_8)   --->   "%sext_ln818_8 = sext i15 %p_Val2_8"   --->   Operation 28 'sext' 'sext_ln818_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node add_ln377_8)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read33, i32 1"   --->   Operation 29 'bitselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node add_ln377_8)   --->   "%and_ln374_8 = and i1 %tmp_8, i1 %trunc_ln29_9"   --->   Operation 30 'and' 'and_ln374_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node add_ln377_8)   --->   "%zext_ln377_8 = zext i1 %and_ln374_8"   --->   Operation 31 'zext' 'zext_ln377_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.94ns) (out node of the LUT)   --->   "%add_ln377_8 = add i16 %zext_ln377_8, i16 %sext_ln818_8"   --->   Operation 32 'add' 'add_ln377_8' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node add_ln377_9)   --->   "%p_Val2_9 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %p_read44, i32 1, i32 15"   --->   Operation 33 'partselect' 'p_Val2_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node add_ln377_9)   --->   "%sext_ln818_9 = sext i15 %p_Val2_9"   --->   Operation 34 'sext' 'sext_ln818_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node add_ln377_9)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read44, i32 1"   --->   Operation 35 'bitselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node add_ln377_9)   --->   "%and_ln374_9 = and i1 %tmp_9, i1 %trunc_ln29_8"   --->   Operation 36 'and' 'and_ln374_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node add_ln377_9)   --->   "%zext_ln377_9 = zext i1 %and_ln374_9"   --->   Operation 37 'zext' 'zext_ln377_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.94ns) (out node of the LUT)   --->   "%add_ln377_9 = add i16 %zext_ln377_9, i16 %sext_ln818_9"   --->   Operation 38 'add' 'add_ln377_9' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node add_ln377_10)   --->   "%p_Val2_10 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %p_read65, i32 1, i32 15"   --->   Operation 39 'partselect' 'p_Val2_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node add_ln377_10)   --->   "%sext_ln818_10 = sext i15 %p_Val2_10"   --->   Operation 40 'sext' 'sext_ln818_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node add_ln377_10)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read65, i32 1"   --->   Operation 41 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node add_ln377_10)   --->   "%and_ln374_10 = and i1 %tmp_10, i1 %trunc_ln29_7"   --->   Operation 42 'and' 'and_ln374_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node add_ln377_10)   --->   "%zext_ln377_10 = zext i1 %and_ln374_10"   --->   Operation 43 'zext' 'zext_ln377_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (1.94ns) (out node of the LUT)   --->   "%add_ln377_10 = add i16 %zext_ln377_10, i16 %sext_ln818_10"   --->   Operation 44 'add' 'add_ln377_10' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node add_ln377_11)   --->   "%p_Val2_11 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %p_read96, i32 1, i32 15"   --->   Operation 45 'partselect' 'p_Val2_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node add_ln377_11)   --->   "%sext_ln818_11 = sext i15 %p_Val2_11"   --->   Operation 46 'sext' 'sext_ln818_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node add_ln377_11)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read96, i32 1"   --->   Operation 47 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node add_ln377_11)   --->   "%and_ln374_11 = and i1 %tmp_11, i1 %trunc_ln29"   --->   Operation 48 'and' 'and_ln374_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node add_ln377_11)   --->   "%zext_ln377_11 = zext i1 %and_ln374_11"   --->   Operation 49 'zext' 'zext_ln377_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (1.94ns) (out node of the LUT)   --->   "%add_ln377_11 = add i16 %zext_ln377_11, i16 %sext_ln818_11"   --->   Operation 50 'add' 'add_ln377_11' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%newret = insertvalue i96 <undef>, i16 %add_ln377"   --->   Operation 51 'insertvalue' 'newret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%newret2 = insertvalue i96 %newret, i16 %add_ln377_7"   --->   Operation 52 'insertvalue' 'newret2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%newret4 = insertvalue i96 %newret2, i16 %add_ln377_8"   --->   Operation 53 'insertvalue' 'newret4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%newret6 = insertvalue i96 %newret4, i16 %add_ln377_9"   --->   Operation 54 'insertvalue' 'newret6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%newret8 = insertvalue i96 %newret6, i16 %add_ln377_10"   --->   Operation 55 'insertvalue' 'newret8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%newret1 = insertvalue i96 %newret8, i16 %add_ln377_11"   --->   Operation 56 'insertvalue' 'newret1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%ret_ln377 = ret i96 %newret1"   --->   Operation 57 'ret' 'ret_ln377' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read96          (read        ) [ 00]
p_read65          (read        ) [ 00]
p_read44          (read        ) [ 00]
p_read33          (read        ) [ 00]
p_read22          (read        ) [ 00]
p_read_13         (read        ) [ 00]
trunc_ln29        (trunc       ) [ 00]
trunc_ln29_7      (trunc       ) [ 00]
trunc_ln29_8      (trunc       ) [ 00]
trunc_ln29_9      (trunc       ) [ 00]
trunc_ln29_10     (trunc       ) [ 00]
trunc_ln29_11     (trunc       ) [ 00]
specpipeline_ln29 (specpipeline) [ 00]
p_Val2_s          (partselect  ) [ 00]
sext_ln818        (sext        ) [ 00]
tmp               (bitselect   ) [ 00]
and_ln374         (and         ) [ 00]
zext_ln377        (zext        ) [ 00]
add_ln377         (add         ) [ 00]
p_Val2_7          (partselect  ) [ 00]
sext_ln818_7      (sext        ) [ 00]
tmp_7             (bitselect   ) [ 00]
and_ln374_7       (and         ) [ 00]
zext_ln377_7      (zext        ) [ 00]
add_ln377_7       (add         ) [ 00]
p_Val2_8          (partselect  ) [ 00]
sext_ln818_8      (sext        ) [ 00]
tmp_8             (bitselect   ) [ 00]
and_ln374_8       (and         ) [ 00]
zext_ln377_8      (zext        ) [ 00]
add_ln377_8       (add         ) [ 00]
p_Val2_9          (partselect  ) [ 00]
sext_ln818_9      (sext        ) [ 00]
tmp_9             (bitselect   ) [ 00]
and_ln374_9       (and         ) [ 00]
zext_ln377_9      (zext        ) [ 00]
add_ln377_9       (add         ) [ 00]
p_Val2_10         (partselect  ) [ 00]
sext_ln818_10     (sext        ) [ 00]
tmp_10            (bitselect   ) [ 00]
and_ln374_10      (and         ) [ 00]
zext_ln377_10     (zext        ) [ 00]
add_ln377_10      (add         ) [ 00]
p_Val2_11         (partselect  ) [ 00]
sext_ln818_11     (sext        ) [ 00]
tmp_11            (bitselect   ) [ 00]
and_ln374_11      (and         ) [ 00]
zext_ln377_11     (zext        ) [ 00]
add_ln377_11      (add         ) [ 00]
newret            (insertvalue ) [ 00]
newret2           (insertvalue ) [ 00]
newret4           (insertvalue ) [ 00]
newret6           (insertvalue ) [ 00]
newret8           (insertvalue ) [ 00]
newret1           (insertvalue ) [ 00]
ret_ln377         (ret         ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read4">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read4"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_read6">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read6"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_read9">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read9"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1004" name="p_read96_read_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="16" slack="0"/>
<pin id="34" dir="0" index="1" bw="16" slack="0"/>
<pin id="35" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read96/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="p_read65_read_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="16" slack="0"/>
<pin id="40" dir="0" index="1" bw="16" slack="0"/>
<pin id="41" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read65/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="p_read44_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="16" slack="0"/>
<pin id="46" dir="0" index="1" bw="16" slack="0"/>
<pin id="47" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read44/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="p_read33_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="16" slack="0"/>
<pin id="52" dir="0" index="1" bw="16" slack="0"/>
<pin id="53" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read33/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="p_read22_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="16" slack="0"/>
<pin id="58" dir="0" index="1" bw="16" slack="0"/>
<pin id="59" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read22/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="p_read_13_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="16" slack="0"/>
<pin id="64" dir="0" index="1" bw="16" slack="0"/>
<pin id="65" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_13/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="trunc_ln29_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="16" slack="0"/>
<pin id="70" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln29/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="trunc_ln29_7_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="16" slack="0"/>
<pin id="74" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln29_7/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="trunc_ln29_8_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="16" slack="0"/>
<pin id="78" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln29_8/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="trunc_ln29_9_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="16" slack="0"/>
<pin id="82" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln29_9/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="trunc_ln29_10_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="16" slack="0"/>
<pin id="86" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln29_10/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="trunc_ln29_11_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="16" slack="0"/>
<pin id="90" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln29_11/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="p_Val2_s_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="15" slack="0"/>
<pin id="94" dir="0" index="1" bw="16" slack="0"/>
<pin id="95" dir="0" index="2" bw="1" slack="0"/>
<pin id="96" dir="0" index="3" bw="5" slack="0"/>
<pin id="97" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="sext_ln818_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="15" slack="0"/>
<pin id="104" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln818/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="tmp_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="0" index="1" bw="16" slack="0"/>
<pin id="109" dir="0" index="2" bw="1" slack="0"/>
<pin id="110" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="and_ln374_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln374/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="zext_ln377_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln377/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="add_ln377_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="0" index="1" bw="15" slack="0"/>
<pin id="127" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln377/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="p_Val2_7_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="15" slack="0"/>
<pin id="132" dir="0" index="1" bw="16" slack="0"/>
<pin id="133" dir="0" index="2" bw="1" slack="0"/>
<pin id="134" dir="0" index="3" bw="5" slack="0"/>
<pin id="135" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_7/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="sext_ln818_7_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="15" slack="0"/>
<pin id="142" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln818_7/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="tmp_7_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="0" index="1" bw="16" slack="0"/>
<pin id="147" dir="0" index="2" bw="1" slack="0"/>
<pin id="148" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="and_ln374_7_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln374_7/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="zext_ln377_7_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln377_7/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="add_ln377_7_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="0" index="1" bw="15" slack="0"/>
<pin id="165" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln377_7/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="p_Val2_8_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="15" slack="0"/>
<pin id="170" dir="0" index="1" bw="16" slack="0"/>
<pin id="171" dir="0" index="2" bw="1" slack="0"/>
<pin id="172" dir="0" index="3" bw="5" slack="0"/>
<pin id="173" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_8/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="sext_ln818_8_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="15" slack="0"/>
<pin id="180" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln818_8/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="tmp_8_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="0" index="1" bw="16" slack="0"/>
<pin id="185" dir="0" index="2" bw="1" slack="0"/>
<pin id="186" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_8/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="and_ln374_8_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln374_8/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="zext_ln377_8_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln377_8/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="add_ln377_8_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="0" index="1" bw="15" slack="0"/>
<pin id="203" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln377_8/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="p_Val2_9_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="15" slack="0"/>
<pin id="208" dir="0" index="1" bw="16" slack="0"/>
<pin id="209" dir="0" index="2" bw="1" slack="0"/>
<pin id="210" dir="0" index="3" bw="5" slack="0"/>
<pin id="211" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_9/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="sext_ln818_9_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="15" slack="0"/>
<pin id="218" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln818_9/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="tmp_9_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="0" index="1" bw="16" slack="0"/>
<pin id="223" dir="0" index="2" bw="1" slack="0"/>
<pin id="224" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_9/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="and_ln374_9_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln374_9/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="zext_ln377_9_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln377_9/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="add_ln377_9_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="0" index="1" bw="15" slack="0"/>
<pin id="241" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln377_9/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="p_Val2_10_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="15" slack="0"/>
<pin id="246" dir="0" index="1" bw="16" slack="0"/>
<pin id="247" dir="0" index="2" bw="1" slack="0"/>
<pin id="248" dir="0" index="3" bw="5" slack="0"/>
<pin id="249" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_10/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="sext_ln818_10_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="15" slack="0"/>
<pin id="256" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln818_10/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="tmp_10_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="0" index="1" bw="16" slack="0"/>
<pin id="261" dir="0" index="2" bw="1" slack="0"/>
<pin id="262" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_10/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="and_ln374_10_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="0"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln374_10/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="zext_ln377_10_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="0"/>
<pin id="274" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln377_10/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="add_ln377_10_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="0"/>
<pin id="278" dir="0" index="1" bw="15" slack="0"/>
<pin id="279" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln377_10/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="p_Val2_11_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="15" slack="0"/>
<pin id="284" dir="0" index="1" bw="16" slack="0"/>
<pin id="285" dir="0" index="2" bw="1" slack="0"/>
<pin id="286" dir="0" index="3" bw="5" slack="0"/>
<pin id="287" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_11/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="sext_ln818_11_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="15" slack="0"/>
<pin id="294" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln818_11/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="tmp_11_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="0"/>
<pin id="298" dir="0" index="1" bw="16" slack="0"/>
<pin id="299" dir="0" index="2" bw="1" slack="0"/>
<pin id="300" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_11/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="and_ln374_11_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="0"/>
<pin id="306" dir="0" index="1" bw="1" slack="0"/>
<pin id="307" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln374_11/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="zext_ln377_11_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="0"/>
<pin id="312" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln377_11/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="add_ln377_11_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="0"/>
<pin id="316" dir="0" index="1" bw="15" slack="0"/>
<pin id="317" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln377_11/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="newret_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="96" slack="0"/>
<pin id="322" dir="0" index="1" bw="16" slack="0"/>
<pin id="323" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="newret2_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="96" slack="0"/>
<pin id="328" dir="0" index="1" bw="16" slack="0"/>
<pin id="329" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret2/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="newret4_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="96" slack="0"/>
<pin id="334" dir="0" index="1" bw="16" slack="0"/>
<pin id="335" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret4/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="newret6_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="96" slack="0"/>
<pin id="340" dir="0" index="1" bw="16" slack="0"/>
<pin id="341" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret6/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="newret8_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="96" slack="0"/>
<pin id="346" dir="0" index="1" bw="16" slack="0"/>
<pin id="347" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret8/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="newret1_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="96" slack="0"/>
<pin id="352" dir="0" index="1" bw="16" slack="0"/>
<pin id="353" dir="1" index="2" bw="96" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret1/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="36"><net_src comp="12" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="37"><net_src comp="10" pin="0"/><net_sink comp="32" pin=1"/></net>

<net id="42"><net_src comp="12" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="43"><net_src comp="8" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="48"><net_src comp="12" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="6" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="54"><net_src comp="12" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="4" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="12" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="2" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="12" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="0" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="71"><net_src comp="32" pin="2"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="38" pin="2"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="44" pin="2"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="50" pin="2"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="56" pin="2"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="62" pin="2"/><net_sink comp="88" pin=0"/></net>

<net id="98"><net_src comp="22" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="62" pin="2"/><net_sink comp="92" pin=1"/></net>

<net id="100"><net_src comp="24" pin="0"/><net_sink comp="92" pin=2"/></net>

<net id="101"><net_src comp="26" pin="0"/><net_sink comp="92" pin=3"/></net>

<net id="105"><net_src comp="92" pin="4"/><net_sink comp="102" pin=0"/></net>

<net id="111"><net_src comp="28" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="62" pin="2"/><net_sink comp="106" pin=1"/></net>

<net id="113"><net_src comp="24" pin="0"/><net_sink comp="106" pin=2"/></net>

<net id="118"><net_src comp="106" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="88" pin="1"/><net_sink comp="114" pin=1"/></net>

<net id="123"><net_src comp="114" pin="2"/><net_sink comp="120" pin=0"/></net>

<net id="128"><net_src comp="120" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="102" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="136"><net_src comp="22" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="56" pin="2"/><net_sink comp="130" pin=1"/></net>

<net id="138"><net_src comp="24" pin="0"/><net_sink comp="130" pin=2"/></net>

<net id="139"><net_src comp="26" pin="0"/><net_sink comp="130" pin=3"/></net>

<net id="143"><net_src comp="130" pin="4"/><net_sink comp="140" pin=0"/></net>

<net id="149"><net_src comp="28" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="56" pin="2"/><net_sink comp="144" pin=1"/></net>

<net id="151"><net_src comp="24" pin="0"/><net_sink comp="144" pin=2"/></net>

<net id="156"><net_src comp="144" pin="3"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="84" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="161"><net_src comp="152" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="166"><net_src comp="158" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="140" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="174"><net_src comp="22" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="50" pin="2"/><net_sink comp="168" pin=1"/></net>

<net id="176"><net_src comp="24" pin="0"/><net_sink comp="168" pin=2"/></net>

<net id="177"><net_src comp="26" pin="0"/><net_sink comp="168" pin=3"/></net>

<net id="181"><net_src comp="168" pin="4"/><net_sink comp="178" pin=0"/></net>

<net id="187"><net_src comp="28" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="50" pin="2"/><net_sink comp="182" pin=1"/></net>

<net id="189"><net_src comp="24" pin="0"/><net_sink comp="182" pin=2"/></net>

<net id="194"><net_src comp="182" pin="3"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="80" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="199"><net_src comp="190" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="204"><net_src comp="196" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="178" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="212"><net_src comp="22" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="44" pin="2"/><net_sink comp="206" pin=1"/></net>

<net id="214"><net_src comp="24" pin="0"/><net_sink comp="206" pin=2"/></net>

<net id="215"><net_src comp="26" pin="0"/><net_sink comp="206" pin=3"/></net>

<net id="219"><net_src comp="206" pin="4"/><net_sink comp="216" pin=0"/></net>

<net id="225"><net_src comp="28" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="226"><net_src comp="44" pin="2"/><net_sink comp="220" pin=1"/></net>

<net id="227"><net_src comp="24" pin="0"/><net_sink comp="220" pin=2"/></net>

<net id="232"><net_src comp="220" pin="3"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="76" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="237"><net_src comp="228" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="242"><net_src comp="234" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="216" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="250"><net_src comp="22" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="251"><net_src comp="38" pin="2"/><net_sink comp="244" pin=1"/></net>

<net id="252"><net_src comp="24" pin="0"/><net_sink comp="244" pin=2"/></net>

<net id="253"><net_src comp="26" pin="0"/><net_sink comp="244" pin=3"/></net>

<net id="257"><net_src comp="244" pin="4"/><net_sink comp="254" pin=0"/></net>

<net id="263"><net_src comp="28" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="264"><net_src comp="38" pin="2"/><net_sink comp="258" pin=1"/></net>

<net id="265"><net_src comp="24" pin="0"/><net_sink comp="258" pin=2"/></net>

<net id="270"><net_src comp="258" pin="3"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="72" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="275"><net_src comp="266" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="280"><net_src comp="272" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="254" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="288"><net_src comp="22" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="289"><net_src comp="32" pin="2"/><net_sink comp="282" pin=1"/></net>

<net id="290"><net_src comp="24" pin="0"/><net_sink comp="282" pin=2"/></net>

<net id="291"><net_src comp="26" pin="0"/><net_sink comp="282" pin=3"/></net>

<net id="295"><net_src comp="282" pin="4"/><net_sink comp="292" pin=0"/></net>

<net id="301"><net_src comp="28" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="302"><net_src comp="32" pin="2"/><net_sink comp="296" pin=1"/></net>

<net id="303"><net_src comp="24" pin="0"/><net_sink comp="296" pin=2"/></net>

<net id="308"><net_src comp="296" pin="3"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="68" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="313"><net_src comp="304" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="318"><net_src comp="310" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="292" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="324"><net_src comp="30" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="124" pin="2"/><net_sink comp="320" pin=1"/></net>

<net id="330"><net_src comp="320" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="162" pin="2"/><net_sink comp="326" pin=1"/></net>

<net id="336"><net_src comp="326" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="200" pin="2"/><net_sink comp="332" pin=1"/></net>

<net id="342"><net_src comp="332" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="238" pin="2"/><net_sink comp="338" pin=1"/></net>

<net id="348"><net_src comp="338" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="276" pin="2"/><net_sink comp="344" pin=1"/></net>

<net id="354"><net_src comp="344" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="314" pin="2"/><net_sink comp="350" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 7, 4, 0, 0>, linear_config10> : p_read | {1 }
	Port: linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 7, 4, 0, 0>, linear_config10> : p_read2 | {1 }
	Port: linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 7, 4, 0, 0>, linear_config10> : p_read3 | {1 }
	Port: linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 7, 4, 0, 0>, linear_config10> : p_read4 | {1 }
	Port: linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 7, 4, 0, 0>, linear_config10> : p_read6 | {1 }
	Port: linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 7, 4, 0, 0>, linear_config10> : p_read9 | {1 }
  - Chain level:
	State 1
		sext_ln818 : 1
		and_ln374 : 1
		zext_ln377 : 1
		add_ln377 : 2
		sext_ln818_7 : 1
		and_ln374_7 : 1
		zext_ln377_7 : 1
		add_ln377_7 : 2
		sext_ln818_8 : 1
		and_ln374_8 : 1
		zext_ln377_8 : 1
		add_ln377_8 : 2
		sext_ln818_9 : 1
		and_ln374_9 : 1
		zext_ln377_9 : 1
		add_ln377_9 : 2
		sext_ln818_10 : 1
		and_ln374_10 : 1
		zext_ln377_10 : 1
		add_ln377_10 : 2
		sext_ln818_11 : 1
		and_ln374_11 : 1
		zext_ln377_11 : 1
		add_ln377_11 : 2
		newret : 3
		newret2 : 4
		newret4 : 5
		newret6 : 6
		newret8 : 7
		newret1 : 8
		ret_ln377 : 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|          |   add_ln377_fu_124   |    0    |    20   |
|          |  add_ln377_7_fu_162  |    0    |    20   |
|    add   |  add_ln377_8_fu_200  |    0    |    20   |
|          |  add_ln377_9_fu_238  |    0    |    20   |
|          |  add_ln377_10_fu_276 |    0    |    20   |
|          |  add_ln377_11_fu_314 |    0    |    20   |
|----------|----------------------|---------|---------|
|          |   and_ln374_fu_114   |    0    |    2    |
|          |  and_ln374_7_fu_152  |    0    |    2    |
|    and   |  and_ln374_8_fu_190  |    0    |    2    |
|          |  and_ln374_9_fu_228  |    0    |    2    |
|          |  and_ln374_10_fu_266 |    0    |    2    |
|          |  and_ln374_11_fu_304 |    0    |    2    |
|----------|----------------------|---------|---------|
|          |  p_read96_read_fu_32 |    0    |    0    |
|          |  p_read65_read_fu_38 |    0    |    0    |
|   read   |  p_read44_read_fu_44 |    0    |    0    |
|          |  p_read33_read_fu_50 |    0    |    0    |
|          |  p_read22_read_fu_56 |    0    |    0    |
|          | p_read_13_read_fu_62 |    0    |    0    |
|----------|----------------------|---------|---------|
|          |   trunc_ln29_fu_68   |    0    |    0    |
|          |  trunc_ln29_7_fu_72  |    0    |    0    |
|   trunc  |  trunc_ln29_8_fu_76  |    0    |    0    |
|          |  trunc_ln29_9_fu_80  |    0    |    0    |
|          |  trunc_ln29_10_fu_84 |    0    |    0    |
|          |  trunc_ln29_11_fu_88 |    0    |    0    |
|----------|----------------------|---------|---------|
|          |    p_Val2_s_fu_92    |    0    |    0    |
|          |    p_Val2_7_fu_130   |    0    |    0    |
|partselect|    p_Val2_8_fu_168   |    0    |    0    |
|          |    p_Val2_9_fu_206   |    0    |    0    |
|          |   p_Val2_10_fu_244   |    0    |    0    |
|          |   p_Val2_11_fu_282   |    0    |    0    |
|----------|----------------------|---------|---------|
|          |   sext_ln818_fu_102  |    0    |    0    |
|          |  sext_ln818_7_fu_140 |    0    |    0    |
|   sext   |  sext_ln818_8_fu_178 |    0    |    0    |
|          |  sext_ln818_9_fu_216 |    0    |    0    |
|          | sext_ln818_10_fu_254 |    0    |    0    |
|          | sext_ln818_11_fu_292 |    0    |    0    |
|----------|----------------------|---------|---------|
|          |      tmp_fu_106      |    0    |    0    |
|          |     tmp_7_fu_144     |    0    |    0    |
| bitselect|     tmp_8_fu_182     |    0    |    0    |
|          |     tmp_9_fu_220     |    0    |    0    |
|          |     tmp_10_fu_258    |    0    |    0    |
|          |     tmp_11_fu_296    |    0    |    0    |
|----------|----------------------|---------|---------|
|          |   zext_ln377_fu_120  |    0    |    0    |
|          |  zext_ln377_7_fu_158 |    0    |    0    |
|   zext   |  zext_ln377_8_fu_196 |    0    |    0    |
|          |  zext_ln377_9_fu_234 |    0    |    0    |
|          | zext_ln377_10_fu_272 |    0    |    0    |
|          | zext_ln377_11_fu_310 |    0    |    0    |
|----------|----------------------|---------|---------|
|          |     newret_fu_320    |    0    |    0    |
|          |    newret2_fu_326    |    0    |    0    |
|insertvalue|    newret4_fu_332    |    0    |    0    |
|          |    newret6_fu_338    |    0    |    0    |
|          |    newret8_fu_344    |    0    |    0    |
|          |    newret1_fu_350    |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |   132   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   132  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |   132  |
+-----------+--------+--------+
