// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="csr_dec_csr_dec,hls_ip_2022_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xck26-sfvc784-2LV-c,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=6.686667,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=38,HLS_SYN_DSP=0,HLS_SYN_FF=1229,HLS_SYN_LUT=4786,HLS_VERSION=2022_1}" *)

module csr_dec (
        ap_clk,
        ap_rst_n,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        in_r_TDATA,
        in_r_TVALID,
        in_r_TREADY,
        out_r_TDATA,
        out_r_TVALID,
        out_r_TREADY
);

parameter    ap_ST_fsm_state1 = 16'd1;
parameter    ap_ST_fsm_state2 = 16'd2;
parameter    ap_ST_fsm_state3 = 16'd4;
parameter    ap_ST_fsm_state4 = 16'd8;
parameter    ap_ST_fsm_state5 = 16'd16;
parameter    ap_ST_fsm_state6 = 16'd32;
parameter    ap_ST_fsm_state7 = 16'd64;
parameter    ap_ST_fsm_state8 = 16'd128;
parameter    ap_ST_fsm_state9 = 16'd256;
parameter    ap_ST_fsm_state10 = 16'd512;
parameter    ap_ST_fsm_state11 = 16'd1024;
parameter    ap_ST_fsm_state12 = 16'd2048;
parameter    ap_ST_fsm_state13 = 16'd4096;
parameter    ap_ST_fsm_state14 = 16'd8192;
parameter    ap_ST_fsm_state15 = 16'd16384;
parameter    ap_ST_fsm_state16 = 16'd32768;

input   ap_clk;
input   ap_rst_n;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [127:0] in_r_TDATA;
input   in_r_TVALID;
output   in_r_TREADY;
output  [127:0] out_r_TDATA;
output   out_r_TVALID;
input   out_r_TREADY;

reg ap_done;
reg ap_idle;
reg ap_ready;

 reg    ap_rst_n_inv;
(* fsm_encoding = "none" *) reg   [15:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    in_r_TDATA_blk_n;
reg    out_r_TDATA_blk_n;
wire    ap_CS_fsm_state15;
wire    ap_CS_fsm_state16;
reg   [31:0] data_V_reg_1133;
reg   [31:0] data_V_1_reg_1138;
reg   [31:0] tmp_s_reg_1143;
reg   [0:0] p_Result_s_reg_1148;
reg   [7:0] xs_exp_V_reg_1153;
wire   [22:0] p_Result_2_fu_281_p1;
reg   [22:0] p_Result_2_reg_1159;
reg   [0:0] p_Result_3_reg_1164;
reg   [7:0] xs_exp_V_1_reg_1169;
reg   [22:0] p_Result_4_reg_1175;
reg   [0:0] p_Result_5_reg_1180;
reg   [7:0] xs_exp_V_2_reg_1185;
reg   [22:0] p_Result_6_reg_1191;
wire   [31:0] tmp_num1_fu_346_p1;
reg   [31:0] tmp_num1_reg_1196;
wire    ap_CS_fsm_state3;
wire   [31:0] tmp_num2_fu_350_p1;
reg   [31:0] tmp_num2_reg_1201;
wire   [31:0] tmp_num3_fu_354_p1;
reg   [31:0] tmp_num3_reg_1206;
wire  signed [31:0] result_V_20_fu_461_p3;
reg  signed [31:0] result_V_20_reg_1211;
wire   [10:0] empty_fu_578_p1;
reg   [10:0] empty_reg_1218;
wire   [31:0] add_ln16_fu_596_p2;
reg   [31:0] add_ln16_reg_1223;
wire   [11:0] trunc_ln74_fu_603_p1;
reg   [11:0] trunc_ln74_reg_1228;
wire  signed [31:0] result_V_21_fu_710_p3;
reg  signed [31:0] result_V_21_reg_1233;
wire    ap_CS_fsm_state5;
wire  signed [13:0] trunc_ln58_fu_717_p1;
reg  signed [13:0] trunc_ln58_reg_1239;
wire   [11:0] trunc_ln2_fu_721_p3;
reg   [11:0] trunc_ln2_reg_1244;
wire   [11:0] trunc_ln75_fu_742_p1;
reg   [11:0] trunc_ln75_reg_1253;
wire    ap_CS_fsm_state6;
wire   [0:0] icmp_ln75_fu_731_p2;
wire   [31:0] mul_i14_fu_755_p2;
reg   [31:0] mul_i14_reg_1264;
wire    ap_CS_fsm_state7;
wire   [31:0] data_q1;
reg   [31:0] dc_2_reg_1279;
wire    ap_CS_fsm_state8;
wire   [31:0] data_q0;
reg   [31:0] dc_3_reg_1284;
wire   [31:0] result_V_fu_914_p3;
reg   [31:0] result_V_reg_1289;
wire    ap_CS_fsm_state9;
wire   [31:0] result_V_23_fu_1054_p3;
reg   [31:0] result_V_23_reg_1294;
wire  signed [13:0] grp_fu_1096_p2;
reg   [13:0] empty_23_reg_1299;
wire   [31:0] grp_fu_225_p1;
reg   [31:0] tmp_num0_1_reg_1304;
wire    ap_CS_fsm_state13;
wire   [31:0] grp_fu_229_p1;
reg   [31:0] tmp_num1_2_reg_1309;
wire   [127:0] p_0_fu_1083_p5;
reg   [13:0] a_address0;
reg    a_ce0;
reg    a_we0;
reg   [31:0] a_d0;
wire   [31:0] a_q0;
reg   [11:0] data_address0;
reg    data_ce0;
reg    data_we0;
reg   [11:0] data_address1;
reg    data_ce1;
wire    grp_csr_dec_Pipeline_1_fu_184_ap_start;
wire    grp_csr_dec_Pipeline_1_fu_184_ap_done;
wire    grp_csr_dec_Pipeline_1_fu_184_ap_idle;
wire    grp_csr_dec_Pipeline_1_fu_184_ap_ready;
wire   [13:0] grp_csr_dec_Pipeline_1_fu_184_a_address0;
wire    grp_csr_dec_Pipeline_1_fu_184_a_ce0;
wire    grp_csr_dec_Pipeline_1_fu_184_a_we0;
wire   [31:0] grp_csr_dec_Pipeline_1_fu_184_a_d0;
wire    grp_csr_dec_Pipeline_VITIS_LOOP_16_1_fu_190_ap_start;
wire    grp_csr_dec_Pipeline_VITIS_LOOP_16_1_fu_190_ap_done;
wire    grp_csr_dec_Pipeline_VITIS_LOOP_16_1_fu_190_ap_idle;
wire    grp_csr_dec_Pipeline_VITIS_LOOP_16_1_fu_190_ap_ready;
wire    grp_csr_dec_Pipeline_VITIS_LOOP_16_1_fu_190_in_r_TREADY;
wire   [11:0] grp_csr_dec_Pipeline_VITIS_LOOP_16_1_fu_190_data_address0;
wire    grp_csr_dec_Pipeline_VITIS_LOOP_16_1_fu_190_data_ce0;
wire    grp_csr_dec_Pipeline_VITIS_LOOP_16_1_fu_190_data_we0;
wire   [31:0] grp_csr_dec_Pipeline_VITIS_LOOP_16_1_fu_190_data_d0;
wire    grp_csr_dec_Pipeline_VITIS_LOOP_76_2_fu_201_ap_start;
wire    grp_csr_dec_Pipeline_VITIS_LOOP_76_2_fu_201_ap_done;
wire    grp_csr_dec_Pipeline_VITIS_LOOP_76_2_fu_201_ap_idle;
wire    grp_csr_dec_Pipeline_VITIS_LOOP_76_2_fu_201_ap_ready;
wire   [11:0] grp_csr_dec_Pipeline_VITIS_LOOP_76_2_fu_201_data_address0;
wire    grp_csr_dec_Pipeline_VITIS_LOOP_76_2_fu_201_data_ce0;
wire   [11:0] grp_csr_dec_Pipeline_VITIS_LOOP_76_2_fu_201_data_address1;
wire    grp_csr_dec_Pipeline_VITIS_LOOP_76_2_fu_201_data_ce1;
wire   [13:0] grp_csr_dec_Pipeline_VITIS_LOOP_76_2_fu_201_a_address0;
wire    grp_csr_dec_Pipeline_VITIS_LOOP_76_2_fu_201_a_ce0;
wire    grp_csr_dec_Pipeline_VITIS_LOOP_76_2_fu_201_a_we0;
wire   [31:0] grp_csr_dec_Pipeline_VITIS_LOOP_76_2_fu_201_a_d0;
wire    grp_csr_dec_Pipeline_VITIS_LOOP_42_1_fu_211_ap_start;
wire    grp_csr_dec_Pipeline_VITIS_LOOP_42_1_fu_211_ap_done;
wire    grp_csr_dec_Pipeline_VITIS_LOOP_42_1_fu_211_ap_idle;
wire    grp_csr_dec_Pipeline_VITIS_LOOP_42_1_fu_211_ap_ready;
wire    grp_csr_dec_Pipeline_VITIS_LOOP_42_1_fu_211_out_r_TREADY;
wire   [127:0] grp_csr_dec_Pipeline_VITIS_LOOP_42_1_fu_211_out_r_TDATA;
wire    grp_csr_dec_Pipeline_VITIS_LOOP_42_1_fu_211_out_r_TVALID;
wire   [13:0] grp_csr_dec_Pipeline_VITIS_LOOP_42_1_fu_211_a_address0;
wire    grp_csr_dec_Pipeline_VITIS_LOOP_42_1_fu_211_a_ce0;
wire   [31:0] grp_csr_dec_Pipeline_VITIS_LOOP_42_1_fu_211_tmp_num0_2_out;
wire    grp_csr_dec_Pipeline_VITIS_LOOP_42_1_fu_211_tmp_num0_2_out_ap_vld;
wire   [31:0] grp_csr_dec_Pipeline_VITIS_LOOP_42_1_fu_211_tmp_num1_4_out;
wire    grp_csr_dec_Pipeline_VITIS_LOOP_42_1_fu_211_tmp_num1_4_out_ap_vld;
wire   [31:0] grp_csr_dec_Pipeline_VITIS_LOOP_42_1_fu_211_p_out;
wire    grp_csr_dec_Pipeline_VITIS_LOOP_42_1_fu_211_p_out_ap_vld;
wire   [31:0] grp_csr_dec_Pipeline_VITIS_LOOP_42_1_fu_211_p_out1;
wire    grp_csr_dec_Pipeline_VITIS_LOOP_42_1_fu_211_p_out1_ap_vld;
reg    grp_csr_dec_Pipeline_1_fu_184_ap_start_reg;
reg    ap_block_state1_ignore_call12;
wire    ap_CS_fsm_state2;
reg    grp_csr_dec_Pipeline_VITIS_LOOP_16_1_fu_190_ap_start_reg;
wire    ap_CS_fsm_state4;
reg    grp_csr_dec_Pipeline_VITIS_LOOP_76_2_fu_201_ap_start_reg;
wire    ap_CS_fsm_state10;
reg    grp_csr_dec_Pipeline_VITIS_LOOP_42_1_fu_211_ap_start_reg;
wire    ap_CS_fsm_state14;
wire   [63:0] zext_ln76_fu_763_p1;
wire   [63:0] add_ptr42_sum4_cast_fu_778_p1;
reg   [31:0] i_1_fu_120;
wire   [31:0] indvars_iv_next43_fu_736_p2;
reg    ap_block_state1;
wire   [24:0] mantissa_fu_358_p4;
wire   [8:0] zext_ln346_fu_371_p1;
wire   [8:0] add_ln346_fu_374_p2;
wire   [7:0] sub_ln1512_fu_388_p2;
wire   [0:0] isNeg_fu_380_p3;
wire  signed [8:0] sext_ln1512_fu_393_p1;
wire   [8:0] ush_fu_397_p3;
wire  signed [31:0] sext_ln1488_fu_405_p1;
wire   [78:0] zext_ln15_fu_367_p1;
wire   [78:0] zext_ln1488_fu_409_p1;
wire   [78:0] r_V_fu_413_p2;
wire   [0:0] tmp_fu_425_p3;
wire   [78:0] r_V_10_fu_419_p2;
wire   [31:0] zext_ln818_fu_433_p1;
wire   [31:0] tmp_4_fu_437_p4;
wire   [31:0] val_fu_447_p3;
wire   [31:0] result_V_4_fu_455_p2;
wire   [24:0] mantissa_2_fu_468_p4;
wire   [8:0] zext_ln346_2_fu_481_p1;
wire   [8:0] add_ln346_2_fu_484_p2;
wire   [7:0] sub_ln1512_2_fu_498_p2;
wire   [0:0] isNeg_2_fu_490_p3;
wire  signed [8:0] sext_ln1512_2_fu_503_p1;
wire   [8:0] ush_2_fu_507_p3;
wire  signed [31:0] sext_ln1488_2_fu_515_p1;
wire   [78:0] zext_ln15_2_fu_477_p1;
wire   [78:0] zext_ln1488_2_fu_519_p1;
wire   [78:0] r_V_13_fu_523_p2;
wire   [0:0] tmp_12_fu_535_p3;
wire   [78:0] r_V_14_fu_529_p2;
wire   [30:0] zext_ln818_2_fu_543_p1;
wire   [30:0] tmp_5_fu_547_p4;
wire   [30:0] val_2_fu_557_p3;
wire   [30:0] result_V_14_fu_565_p2;
wire   [30:0] result_V_22_fu_571_p3;
wire   [31:0] mul_i_fu_582_p3;
wire   [31:0] or_ln16_fu_590_p2;
wire   [24:0] mantissa_1_fu_607_p4;
wire   [8:0] zext_ln346_1_fu_620_p1;
wire   [8:0] add_ln346_1_fu_623_p2;
wire   [7:0] sub_ln1512_1_fu_637_p2;
wire   [0:0] isNeg_1_fu_629_p3;
wire  signed [8:0] sext_ln1512_1_fu_642_p1;
wire   [8:0] ush_1_fu_646_p3;
wire  signed [31:0] sext_ln1488_1_fu_654_p1;
wire   [78:0] zext_ln15_1_fu_616_p1;
wire   [78:0] zext_ln1488_1_fu_658_p1;
wire   [78:0] r_V_11_fu_662_p2;
wire   [0:0] tmp_8_fu_674_p3;
wire   [78:0] r_V_12_fu_668_p2;
wire   [31:0] zext_ln818_1_fu_682_p1;
wire   [31:0] tmp_3_fu_686_p4;
wire   [31:0] val_1_fu_696_p3;
wire   [31:0] result_V_9_fu_704_p2;
wire   [11:0] add_ln76_fu_759_p2;
wire   [11:0] indvars_iv_next43_cast_fu_768_p2;
wire   [11:0] add_ptr42_sum4_fu_773_p2;
wire   [31:0] data_V_2_fu_783_p1;
wire   [22:0] p_Result_8_fu_804_p1;
wire   [24:0] mantissa_3_fu_808_p4;
wire   [7:0] xs_exp_V_3_fu_794_p4;
wire   [8:0] zext_ln346_3_fu_822_p1;
wire   [8:0] add_ln346_3_fu_826_p2;
wire   [7:0] sub_ln1512_3_fu_840_p2;
wire   [0:0] isNeg_3_fu_832_p3;
wire  signed [8:0] sext_ln1512_3_fu_846_p1;
wire   [8:0] ush_3_fu_850_p3;
wire  signed [31:0] sext_ln1488_3_fu_858_p1;
wire   [78:0] zext_ln15_3_fu_818_p1;
wire   [78:0] zext_ln1488_3_fu_862_p1;
wire   [78:0] r_V_15_fu_866_p2;
wire   [0:0] tmp_17_fu_878_p3;
wire   [78:0] r_V_16_fu_872_p2;
wire   [31:0] zext_ln818_3_fu_886_p1;
wire   [31:0] tmp_6_fu_890_p4;
wire   [31:0] val_3_fu_900_p3;
wire   [0:0] p_Result_7_fu_786_p3;
wire   [31:0] result_V_15_fu_908_p2;
wire   [31:0] data_V_3_fu_923_p1;
wire   [22:0] p_Result_10_fu_944_p1;
wire   [24:0] mantissa_4_fu_948_p4;
wire   [7:0] xs_exp_V_4_fu_934_p4;
wire   [8:0] zext_ln346_4_fu_962_p1;
wire   [8:0] add_ln346_4_fu_966_p2;
wire   [7:0] sub_ln1512_4_fu_980_p2;
wire   [0:0] isNeg_4_fu_972_p3;
wire  signed [8:0] sext_ln1512_4_fu_986_p1;
wire   [8:0] ush_4_fu_990_p3;
wire  signed [31:0] sext_ln1488_4_fu_998_p1;
wire   [78:0] zext_ln15_4_fu_958_p1;
wire   [78:0] zext_ln1488_4_fu_1002_p1;
wire   [78:0] r_V_17_fu_1006_p2;
wire   [0:0] tmp_22_fu_1018_p3;
wire   [78:0] r_V_18_fu_1012_p2;
wire   [31:0] zext_ln818_4_fu_1026_p1;
wire   [31:0] tmp_7_fu_1030_p4;
wire   [31:0] val_4_fu_1040_p3;
wire   [0:0] p_Result_9_fu_926_p3;
wire   [31:0] result_V_18_fu_1048_p2;
wire   [31:0] bitcast_ln174_1_fu_1079_p1;
wire   [31:0] bitcast_ln174_fu_1075_p1;
wire  signed [13:0] grp_fu_1096_p0;
wire    regslice_both_out_r_U_apdone_blk;
reg    ap_block_state16;
reg   [15:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
reg    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
reg    ap_ST_fsm_state14_blk;
reg    ap_ST_fsm_state15_blk;
reg    ap_ST_fsm_state16_blk;
wire    regslice_both_in_r_U_apdone_blk;
wire   [127:0] in_r_TDATA_int_regslice;
wire    in_r_TVALID_int_regslice;
reg    in_r_TREADY_int_regslice;
wire    regslice_both_in_r_U_ack_in;
reg   [127:0] out_r_TDATA_int_regslice;
reg    out_r_TVALID_int_regslice;
wire    out_r_TREADY_int_regslice;
wire    regslice_both_out_r_U_vld_out;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 16'd1;
#0 grp_csr_dec_Pipeline_1_fu_184_ap_start_reg = 1'b0;
#0 grp_csr_dec_Pipeline_VITIS_LOOP_16_1_fu_190_ap_start_reg = 1'b0;
#0 grp_csr_dec_Pipeline_VITIS_LOOP_76_2_fu_201_ap_start_reg = 1'b0;
#0 grp_csr_dec_Pipeline_VITIS_LOOP_42_1_fu_211_ap_start_reg = 1'b0;
end

csr_dec_a_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 16384 ),
    .AddressWidth( 14 ))
a_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(a_address0),
    .ce0(a_ce0),
    .we0(a_we0),
    .d0(a_d0),
    .q0(a_q0)
);

csr_dec_data_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
data_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(data_address0),
    .ce0(data_ce0),
    .we0(data_we0),
    .d0(grp_csr_dec_Pipeline_VITIS_LOOP_16_1_fu_190_data_d0),
    .q0(data_q0),
    .address1(data_address1),
    .ce1(data_ce1),
    .q1(data_q1)
);

csr_dec_csr_dec_Pipeline_1 grp_csr_dec_Pipeline_1_fu_184(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_csr_dec_Pipeline_1_fu_184_ap_start),
    .ap_done(grp_csr_dec_Pipeline_1_fu_184_ap_done),
    .ap_idle(grp_csr_dec_Pipeline_1_fu_184_ap_idle),
    .ap_ready(grp_csr_dec_Pipeline_1_fu_184_ap_ready),
    .a_address0(grp_csr_dec_Pipeline_1_fu_184_a_address0),
    .a_ce0(grp_csr_dec_Pipeline_1_fu_184_a_ce0),
    .a_we0(grp_csr_dec_Pipeline_1_fu_184_a_we0),
    .a_d0(grp_csr_dec_Pipeline_1_fu_184_a_d0)
);

csr_dec_csr_dec_Pipeline_VITIS_LOOP_16_1 grp_csr_dec_Pipeline_VITIS_LOOP_16_1_fu_190(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_csr_dec_Pipeline_VITIS_LOOP_16_1_fu_190_ap_start),
    .ap_done(grp_csr_dec_Pipeline_VITIS_LOOP_16_1_fu_190_ap_done),
    .ap_idle(grp_csr_dec_Pipeline_VITIS_LOOP_16_1_fu_190_ap_idle),
    .ap_ready(grp_csr_dec_Pipeline_VITIS_LOOP_16_1_fu_190_ap_ready),
    .in_r_TVALID(in_r_TVALID_int_regslice),
    .tmp_num1_8(tmp_num1_reg_1196),
    .tmp_num2_7(tmp_num2_reg_1201),
    .tmp_num3(tmp_num3_reg_1206),
    .add_ln16(add_ln16_reg_1223),
    .in_r_TDATA(in_r_TDATA_int_regslice),
    .in_r_TREADY(grp_csr_dec_Pipeline_VITIS_LOOP_16_1_fu_190_in_r_TREADY),
    .data_address0(grp_csr_dec_Pipeline_VITIS_LOOP_16_1_fu_190_data_address0),
    .data_ce0(grp_csr_dec_Pipeline_VITIS_LOOP_16_1_fu_190_data_ce0),
    .data_we0(grp_csr_dec_Pipeline_VITIS_LOOP_16_1_fu_190_data_we0),
    .data_d0(grp_csr_dec_Pipeline_VITIS_LOOP_16_1_fu_190_data_d0)
);

csr_dec_csr_dec_Pipeline_VITIS_LOOP_76_2 grp_csr_dec_Pipeline_VITIS_LOOP_76_2_fu_201(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_csr_dec_Pipeline_VITIS_LOOP_76_2_fu_201_ap_start),
    .ap_done(grp_csr_dec_Pipeline_VITIS_LOOP_76_2_fu_201_ap_done),
    .ap_idle(grp_csr_dec_Pipeline_VITIS_LOOP_76_2_fu_201_ap_idle),
    .ap_ready(grp_csr_dec_Pipeline_VITIS_LOOP_76_2_fu_201_ap_ready),
    .sext_ln76(result_V_reg_1289),
    .sext_ln76_1(result_V_23_reg_1294),
    .trunc_ln1(trunc_ln74_reg_1228),
    .data_address0(grp_csr_dec_Pipeline_VITIS_LOOP_76_2_fu_201_data_address0),
    .data_ce0(grp_csr_dec_Pipeline_VITIS_LOOP_76_2_fu_201_data_ce0),
    .data_q0(data_q0),
    .data_address1(grp_csr_dec_Pipeline_VITIS_LOOP_76_2_fu_201_data_address1),
    .data_ce1(grp_csr_dec_Pipeline_VITIS_LOOP_76_2_fu_201_data_ce1),
    .data_q1(data_q1),
    .empty(empty_23_reg_1299),
    .a_address0(grp_csr_dec_Pipeline_VITIS_LOOP_76_2_fu_201_a_address0),
    .a_ce0(grp_csr_dec_Pipeline_VITIS_LOOP_76_2_fu_201_a_ce0),
    .a_we0(grp_csr_dec_Pipeline_VITIS_LOOP_76_2_fu_201_a_we0),
    .a_d0(grp_csr_dec_Pipeline_VITIS_LOOP_76_2_fu_201_a_d0)
);

csr_dec_csr_dec_Pipeline_VITIS_LOOP_42_1 grp_csr_dec_Pipeline_VITIS_LOOP_42_1_fu_211(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_csr_dec_Pipeline_VITIS_LOOP_42_1_fu_211_ap_start),
    .ap_done(grp_csr_dec_Pipeline_VITIS_LOOP_42_1_fu_211_ap_done),
    .ap_idle(grp_csr_dec_Pipeline_VITIS_LOOP_42_1_fu_211_ap_idle),
    .ap_ready(grp_csr_dec_Pipeline_VITIS_LOOP_42_1_fu_211_ap_ready),
    .out_r_TREADY(grp_csr_dec_Pipeline_VITIS_LOOP_42_1_fu_211_out_r_TREADY),
    .tmp_num0_1(tmp_num0_1_reg_1304),
    .tmp_num1_2(tmp_num1_2_reg_1309),
    .mul_i14(mul_i14_reg_1264),
    .out_r_TDATA(grp_csr_dec_Pipeline_VITIS_LOOP_42_1_fu_211_out_r_TDATA),
    .out_r_TVALID(grp_csr_dec_Pipeline_VITIS_LOOP_42_1_fu_211_out_r_TVALID),
    .a_address0(grp_csr_dec_Pipeline_VITIS_LOOP_42_1_fu_211_a_address0),
    .a_ce0(grp_csr_dec_Pipeline_VITIS_LOOP_42_1_fu_211_a_ce0),
    .a_q0(a_q0),
    .tmp_num0_2_out(grp_csr_dec_Pipeline_VITIS_LOOP_42_1_fu_211_tmp_num0_2_out),
    .tmp_num0_2_out_ap_vld(grp_csr_dec_Pipeline_VITIS_LOOP_42_1_fu_211_tmp_num0_2_out_ap_vld),
    .tmp_num1_4_out(grp_csr_dec_Pipeline_VITIS_LOOP_42_1_fu_211_tmp_num1_4_out),
    .tmp_num1_4_out_ap_vld(grp_csr_dec_Pipeline_VITIS_LOOP_42_1_fu_211_tmp_num1_4_out_ap_vld),
    .p_out(grp_csr_dec_Pipeline_VITIS_LOOP_42_1_fu_211_p_out),
    .p_out_ap_vld(grp_csr_dec_Pipeline_VITIS_LOOP_42_1_fu_211_p_out_ap_vld),
    .p_out1(grp_csr_dec_Pipeline_VITIS_LOOP_42_1_fu_211_p_out1),
    .p_out1_ap_vld(grp_csr_dec_Pipeline_VITIS_LOOP_42_1_fu_211_p_out1_ap_vld)
);

csr_dec_sitofp_32s_32_4_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
sitofp_32s_32_4_no_dsp_1_U23(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(result_V_20_reg_1211),
    .ce(1'b1),
    .dout(grp_fu_225_p1)
);

csr_dec_sitofp_32s_32_4_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
sitofp_32s_32_4_no_dsp_1_U24(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(result_V_21_reg_1233),
    .ce(1'b1),
    .dout(grp_fu_229_p1)
);

csr_dec_mul_32s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_1_1_U25(
    .din0(result_V_21_reg_1233),
    .din1(result_V_20_reg_1211),
    .dout(mul_i14_fu_755_p2)
);

csr_dec_mul_mul_14s_14s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mul_mul_14s_14s_14_4_1_U26(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1096_p0),
    .din1(trunc_ln58_reg_1239),
    .ce(1'b1),
    .dout(grp_fu_1096_p2)
);

csr_dec_regslice_both #(
    .DataWidth( 128 ))
regslice_both_in_r_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(in_r_TDATA),
    .vld_in(in_r_TVALID),
    .ack_in(regslice_both_in_r_U_ack_in),
    .data_out(in_r_TDATA_int_regslice),
    .vld_out(in_r_TVALID_int_regslice),
    .ack_out(in_r_TREADY_int_regslice),
    .apdone_blk(regslice_both_in_r_U_apdone_blk)
);

csr_dec_regslice_both #(
    .DataWidth( 128 ))
regslice_both_out_r_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(out_r_TDATA_int_regslice),
    .vld_in(out_r_TVALID_int_regslice),
    .ack_in(out_r_TREADY_int_regslice),
    .data_out(out_r_TDATA),
    .vld_out(regslice_both_out_r_U_vld_out),
    .ack_out(out_r_TREADY),
    .apdone_blk(regslice_both_out_r_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_csr_dec_Pipeline_1_fu_184_ap_start_reg <= 1'b0;
    end else begin
        if ((~((in_r_TVALID_int_regslice == 1'b0) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_csr_dec_Pipeline_1_fu_184_ap_start_reg <= 1'b1;
        end else if ((grp_csr_dec_Pipeline_1_fu_184_ap_ready == 1'b1)) begin
            grp_csr_dec_Pipeline_1_fu_184_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_csr_dec_Pipeline_VITIS_LOOP_16_1_fu_190_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            grp_csr_dec_Pipeline_VITIS_LOOP_16_1_fu_190_ap_start_reg <= 1'b1;
        end else if ((grp_csr_dec_Pipeline_VITIS_LOOP_16_1_fu_190_ap_ready == 1'b1)) begin
            grp_csr_dec_Pipeline_VITIS_LOOP_16_1_fu_190_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_csr_dec_Pipeline_VITIS_LOOP_42_1_fu_211_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state13)) begin
            grp_csr_dec_Pipeline_VITIS_LOOP_42_1_fu_211_ap_start_reg <= 1'b1;
        end else if ((grp_csr_dec_Pipeline_VITIS_LOOP_42_1_fu_211_ap_ready == 1'b1)) begin
            grp_csr_dec_Pipeline_VITIS_LOOP_42_1_fu_211_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_csr_dec_Pipeline_VITIS_LOOP_76_2_fu_201_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state9)) begin
            grp_csr_dec_Pipeline_VITIS_LOOP_76_2_fu_201_ap_start_reg <= 1'b1;
        end else if ((grp_csr_dec_Pipeline_VITIS_LOOP_76_2_fu_201_ap_ready == 1'b1)) begin
            grp_csr_dec_Pipeline_VITIS_LOOP_76_2_fu_201_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((in_r_TVALID_int_regslice == 1'b0) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        i_1_fu_120 <= 32'd0;
    end else if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln75_fu_731_p2 == 1'd0))) begin
        i_1_fu_120 <= indvars_iv_next43_fu_736_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        add_ln16_reg_1223 <= add_ln16_fu_596_p2;
        empty_reg_1218 <= empty_fu_578_p1;
        result_V_20_reg_1211 <= result_V_20_fu_461_p3;
        tmp_num1_reg_1196 <= tmp_num1_fu_346_p1;
        tmp_num2_reg_1201 <= tmp_num2_fu_350_p1;
        tmp_num3_reg_1206 <= tmp_num3_fu_354_p1;
        trunc_ln74_reg_1228 <= trunc_ln74_fu_603_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        data_V_1_reg_1138 <= {{in_r_TDATA_int_regslice[95:64]}};
        data_V_reg_1133 <= {{in_r_TDATA_int_regslice[63:32]}};
        p_Result_2_reg_1159 <= p_Result_2_fu_281_p1;
        p_Result_3_reg_1164 <= in_r_TDATA_int_regslice[32'd63];
        p_Result_4_reg_1175 <= {{in_r_TDATA_int_regslice[54:32]}};
        p_Result_5_reg_1180 <= in_r_TDATA_int_regslice[32'd95];
        p_Result_6_reg_1191 <= {{in_r_TDATA_int_regslice[86:64]}};
        p_Result_s_reg_1148 <= in_r_TDATA_int_regslice[32'd31];
        tmp_s_reg_1143 <= {{in_r_TDATA_int_regslice[127:96]}};
        xs_exp_V_1_reg_1169 <= {{in_r_TDATA_int_regslice[62:55]}};
        xs_exp_V_2_reg_1185 <= {{in_r_TDATA_int_regslice[94:87]}};
        xs_exp_V_reg_1153 <= {{in_r_TDATA_int_regslice[30:23]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        dc_2_reg_1279 <= data_q1;
        dc_3_reg_1284 <= data_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        empty_23_reg_1299 <= grp_fu_1096_p2;
        result_V_23_reg_1294 <= result_V_23_fu_1054_p3;
        result_V_reg_1289 <= result_V_fu_914_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln75_fu_731_p2 == 1'd1))) begin
        mul_i14_reg_1264 <= mul_i14_fu_755_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        result_V_21_reg_1233 <= result_V_21_fu_710_p3;
        trunc_ln2_reg_1244[11 : 1] <= trunc_ln2_fu_721_p3[11 : 1];
        trunc_ln58_reg_1239 <= trunc_ln58_fu_717_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        tmp_num0_1_reg_1304 <= grp_fu_225_p1;
        tmp_num1_2_reg_1309 <= grp_fu_229_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln75_fu_731_p2 == 1'd0))) begin
        trunc_ln75_reg_1253 <= trunc_ln75_fu_742_p1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        a_address0 = grp_csr_dec_Pipeline_VITIS_LOOP_42_1_fu_211_a_address0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        a_address0 = grp_csr_dec_Pipeline_VITIS_LOOP_76_2_fu_201_a_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        a_address0 = grp_csr_dec_Pipeline_1_fu_184_a_address0;
    end else begin
        a_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        a_ce0 = grp_csr_dec_Pipeline_VITIS_LOOP_42_1_fu_211_a_ce0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        a_ce0 = grp_csr_dec_Pipeline_VITIS_LOOP_76_2_fu_201_a_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        a_ce0 = grp_csr_dec_Pipeline_1_fu_184_a_ce0;
    end else begin
        a_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        a_d0 = grp_csr_dec_Pipeline_VITIS_LOOP_76_2_fu_201_a_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        a_d0 = grp_csr_dec_Pipeline_1_fu_184_a_d0;
    end else begin
        a_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        a_we0 = grp_csr_dec_Pipeline_VITIS_LOOP_76_2_fu_201_a_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        a_we0 = grp_csr_dec_Pipeline_1_fu_184_a_we0;
    end else begin
        a_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((grp_csr_dec_Pipeline_VITIS_LOOP_76_2_fu_201_ap_done == 1'b0)) begin
        ap_ST_fsm_state10_blk = 1'b1;
    end else begin
        ap_ST_fsm_state10_blk = 1'b0;
    end
end

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

always @ (*) begin
    if ((grp_csr_dec_Pipeline_VITIS_LOOP_42_1_fu_211_ap_done == 1'b0)) begin
        ap_ST_fsm_state14_blk = 1'b1;
    end else begin
        ap_ST_fsm_state14_blk = 1'b0;
    end
end

always @ (*) begin
    if ((out_r_TREADY_int_regslice == 1'b0)) begin
        ap_ST_fsm_state15_blk = 1'b1;
    end else begin
        ap_ST_fsm_state15_blk = 1'b0;
    end
end

always @ (*) begin
    if (((out_r_TREADY_int_regslice == 1'b0) | (regslice_both_out_r_U_apdone_blk == 1'b1))) begin
        ap_ST_fsm_state16_blk = 1'b1;
    end else begin
        ap_ST_fsm_state16_blk = 1'b0;
    end
end

always @ (*) begin
    if (((in_r_TVALID_int_regslice == 1'b0) | (ap_start == 1'b0))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_csr_dec_Pipeline_1_fu_184_ap_done == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((grp_csr_dec_Pipeline_VITIS_LOOP_16_1_fu_190_ap_done == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if ((~((out_r_TREADY_int_regslice == 1'b0) | (regslice_both_out_r_U_apdone_blk == 1'b1)) & (1'b1 == ap_CS_fsm_state16))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((~((out_r_TREADY_int_regslice == 1'b0) | (regslice_both_out_r_U_apdone_blk == 1'b1)) & (1'b1 == ap_CS_fsm_state16))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        data_address0 = add_ptr42_sum4_cast_fu_778_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        data_address0 = grp_csr_dec_Pipeline_VITIS_LOOP_76_2_fu_201_data_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        data_address0 = grp_csr_dec_Pipeline_VITIS_LOOP_16_1_fu_190_data_address0;
    end else begin
        data_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        data_address1 = zext_ln76_fu_763_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        data_address1 = grp_csr_dec_Pipeline_VITIS_LOOP_76_2_fu_201_data_address1;
    end else begin
        data_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        data_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        data_ce0 = grp_csr_dec_Pipeline_VITIS_LOOP_76_2_fu_201_data_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        data_ce0 = grp_csr_dec_Pipeline_VITIS_LOOP_16_1_fu_190_data_ce0;
    end else begin
        data_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        data_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        data_ce1 = grp_csr_dec_Pipeline_VITIS_LOOP_76_2_fu_201_data_ce1;
    end else begin
        data_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        data_we0 = grp_csr_dec_Pipeline_VITIS_LOOP_16_1_fu_190_data_we0;
    end else begin
        data_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        in_r_TDATA_blk_n = in_r_TVALID_int_regslice;
    end else begin
        in_r_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((in_r_TVALID_int_regslice == 1'b0) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        in_r_TREADY_int_regslice = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        in_r_TREADY_int_regslice = grp_csr_dec_Pipeline_VITIS_LOOP_16_1_fu_190_in_r_TREADY;
    end else begin
        in_r_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15))) begin
        out_r_TDATA_blk_n = out_r_TREADY_int_regslice;
    end else begin
        out_r_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((out_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        out_r_TDATA_int_regslice = p_0_fu_1083_p5;
    end else if (((grp_csr_dec_Pipeline_VITIS_LOOP_42_1_fu_211_out_r_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state14))) begin
        out_r_TDATA_int_regslice = grp_csr_dec_Pipeline_VITIS_LOOP_42_1_fu_211_out_r_TDATA;
    end else begin
        out_r_TDATA_int_regslice = 'bx;
    end
end

always @ (*) begin
    if (((out_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        out_r_TVALID_int_regslice = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        out_r_TVALID_int_regslice = grp_csr_dec_Pipeline_VITIS_LOOP_42_1_fu_211_out_r_TVALID;
    end else begin
        out_r_TVALID_int_regslice = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((in_r_TVALID_int_regslice == 1'b0) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((grp_csr_dec_Pipeline_1_fu_184_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((grp_csr_dec_Pipeline_VITIS_LOOP_16_1_fu_190_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln75_fu_731_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            if (((grp_csr_dec_Pipeline_VITIS_LOOP_76_2_fu_201_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            if (((grp_csr_dec_Pipeline_VITIS_LOOP_42_1_fu_211_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state14))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state15 : begin
            if (((out_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state16 : begin
            if ((~((out_r_TREADY_int_regslice == 1'b0) | (regslice_both_out_r_U_apdone_blk == 1'b1)) & (1'b1 == ap_CS_fsm_state16))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln16_fu_596_p2 = ($signed(or_ln16_fu_590_p2) + $signed(result_V_20_fu_461_p3));

assign add_ln346_1_fu_623_p2 = ($signed(zext_ln346_1_fu_620_p1) + $signed(9'd385));

assign add_ln346_2_fu_484_p2 = ($signed(zext_ln346_2_fu_481_p1) + $signed(9'd385));

assign add_ln346_3_fu_826_p2 = ($signed(zext_ln346_3_fu_822_p1) + $signed(9'd385));

assign add_ln346_4_fu_966_p2 = ($signed(zext_ln346_4_fu_962_p1) + $signed(9'd385));

assign add_ln346_fu_374_p2 = ($signed(zext_ln346_fu_371_p1) + $signed(9'd385));

assign add_ln76_fu_759_p2 = (trunc_ln75_reg_1253 + trunc_ln2_reg_1244);

assign add_ptr42_sum4_cast_fu_778_p1 = add_ptr42_sum4_fu_773_p2;

assign add_ptr42_sum4_fu_773_p2 = (indvars_iv_next43_cast_fu_768_p2 + trunc_ln2_reg_1244);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state1 = ((in_r_TVALID_int_regslice == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state16 = ((out_r_TREADY_int_regslice == 1'b0) | (regslice_both_out_r_U_apdone_blk == 1'b1));
end

always @ (*) begin
    ap_block_state1_ignore_call12 = ((in_r_TVALID_int_regslice == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign bitcast_ln174_1_fu_1079_p1 = grp_csr_dec_Pipeline_VITIS_LOOP_42_1_fu_211_tmp_num1_4_out;

assign bitcast_ln174_fu_1075_p1 = grp_csr_dec_Pipeline_VITIS_LOOP_42_1_fu_211_tmp_num0_2_out;

assign data_V_2_fu_783_p1 = dc_2_reg_1279;

assign data_V_3_fu_923_p1 = dc_3_reg_1284;

assign empty_fu_578_p1 = result_V_22_fu_571_p3[10:0];

assign grp_csr_dec_Pipeline_1_fu_184_ap_start = grp_csr_dec_Pipeline_1_fu_184_ap_start_reg;

assign grp_csr_dec_Pipeline_VITIS_LOOP_16_1_fu_190_ap_start = grp_csr_dec_Pipeline_VITIS_LOOP_16_1_fu_190_ap_start_reg;

assign grp_csr_dec_Pipeline_VITIS_LOOP_42_1_fu_211_ap_start = grp_csr_dec_Pipeline_VITIS_LOOP_42_1_fu_211_ap_start_reg;

assign grp_csr_dec_Pipeline_VITIS_LOOP_42_1_fu_211_out_r_TREADY = (out_r_TREADY_int_regslice & ap_CS_fsm_state14);

assign grp_csr_dec_Pipeline_VITIS_LOOP_76_2_fu_201_ap_start = grp_csr_dec_Pipeline_VITIS_LOOP_76_2_fu_201_ap_start_reg;

assign grp_fu_1096_p0 = i_1_fu_120[13:0];

assign icmp_ln75_fu_731_p2 = ((i_1_fu_120 == result_V_20_reg_1211) ? 1'b1 : 1'b0);

assign in_r_TREADY = regslice_both_in_r_U_ack_in;

assign indvars_iv_next43_cast_fu_768_p2 = (trunc_ln75_reg_1253 + 12'd1);

assign indvars_iv_next43_fu_736_p2 = (i_1_fu_120 + 32'd1);

assign isNeg_1_fu_629_p3 = add_ln346_1_fu_623_p2[32'd8];

assign isNeg_2_fu_490_p3 = add_ln346_2_fu_484_p2[32'd8];

assign isNeg_3_fu_832_p3 = add_ln346_3_fu_826_p2[32'd8];

assign isNeg_4_fu_972_p3 = add_ln346_4_fu_966_p2[32'd8];

assign isNeg_fu_380_p3 = add_ln346_fu_374_p2[32'd8];

assign mantissa_1_fu_607_p4 = {{{{1'd1}, {p_Result_4_reg_1175}}}, {1'd0}};

assign mantissa_2_fu_468_p4 = {{{{1'd1}, {p_Result_6_reg_1191}}}, {1'd0}};

assign mantissa_3_fu_808_p4 = {{{{1'd1}, {p_Result_8_fu_804_p1}}}, {1'd0}};

assign mantissa_4_fu_948_p4 = {{{{1'd1}, {p_Result_10_fu_944_p1}}}, {1'd0}};

assign mantissa_fu_358_p4 = {{{{1'd1}, {p_Result_2_reg_1159}}}, {1'd0}};

assign mul_i_fu_582_p3 = {{result_V_22_fu_571_p3}, {1'd0}};

assign or_ln16_fu_590_p2 = (mul_i_fu_582_p3 | 32'd1);

assign out_r_TVALID = regslice_both_out_r_U_vld_out;

assign p_0_fu_1083_p5 = {{{{grp_csr_dec_Pipeline_VITIS_LOOP_42_1_fu_211_p_out1}, {grp_csr_dec_Pipeline_VITIS_LOOP_42_1_fu_211_p_out}}, {bitcast_ln174_1_fu_1079_p1}}, {bitcast_ln174_fu_1075_p1}};

assign p_Result_10_fu_944_p1 = data_V_3_fu_923_p1[22:0];

assign p_Result_2_fu_281_p1 = in_r_TDATA_int_regslice[22:0];

assign p_Result_7_fu_786_p3 = data_V_2_fu_783_p1[32'd31];

assign p_Result_8_fu_804_p1 = data_V_2_fu_783_p1[22:0];

assign p_Result_9_fu_926_p3 = data_V_3_fu_923_p1[32'd31];

assign r_V_10_fu_419_p2 = zext_ln15_fu_367_p1 << zext_ln1488_fu_409_p1;

assign r_V_11_fu_662_p2 = zext_ln15_1_fu_616_p1 >> zext_ln1488_1_fu_658_p1;

assign r_V_12_fu_668_p2 = zext_ln15_1_fu_616_p1 << zext_ln1488_1_fu_658_p1;

assign r_V_13_fu_523_p2 = zext_ln15_2_fu_477_p1 >> zext_ln1488_2_fu_519_p1;

assign r_V_14_fu_529_p2 = zext_ln15_2_fu_477_p1 << zext_ln1488_2_fu_519_p1;

assign r_V_15_fu_866_p2 = zext_ln15_3_fu_818_p1 >> zext_ln1488_3_fu_862_p1;

assign r_V_16_fu_872_p2 = zext_ln15_3_fu_818_p1 << zext_ln1488_3_fu_862_p1;

assign r_V_17_fu_1006_p2 = zext_ln15_4_fu_958_p1 >> zext_ln1488_4_fu_1002_p1;

assign r_V_18_fu_1012_p2 = zext_ln15_4_fu_958_p1 << zext_ln1488_4_fu_1002_p1;

assign r_V_fu_413_p2 = zext_ln15_fu_367_p1 >> zext_ln1488_fu_409_p1;

assign result_V_14_fu_565_p2 = (31'd0 - val_2_fu_557_p3);

assign result_V_15_fu_908_p2 = (32'd0 - val_3_fu_900_p3);

assign result_V_18_fu_1048_p2 = (32'd0 - val_4_fu_1040_p3);

assign result_V_20_fu_461_p3 = ((p_Result_s_reg_1148[0:0] == 1'b1) ? result_V_4_fu_455_p2 : val_fu_447_p3);

assign result_V_21_fu_710_p3 = ((p_Result_3_reg_1164[0:0] == 1'b1) ? result_V_9_fu_704_p2 : val_1_fu_696_p3);

assign result_V_22_fu_571_p3 = ((p_Result_5_reg_1180[0:0] == 1'b1) ? result_V_14_fu_565_p2 : val_2_fu_557_p3);

assign result_V_23_fu_1054_p3 = ((p_Result_9_fu_926_p3[0:0] == 1'b1) ? result_V_18_fu_1048_p2 : val_4_fu_1040_p3);

assign result_V_4_fu_455_p2 = (32'd0 - val_fu_447_p3);

assign result_V_9_fu_704_p2 = (32'd0 - val_1_fu_696_p3);

assign result_V_fu_914_p3 = ((p_Result_7_fu_786_p3[0:0] == 1'b1) ? result_V_15_fu_908_p2 : val_3_fu_900_p3);

assign sext_ln1488_1_fu_654_p1 = $signed(ush_1_fu_646_p3);

assign sext_ln1488_2_fu_515_p1 = $signed(ush_2_fu_507_p3);

assign sext_ln1488_3_fu_858_p1 = $signed(ush_3_fu_850_p3);

assign sext_ln1488_4_fu_998_p1 = $signed(ush_4_fu_990_p3);

assign sext_ln1488_fu_405_p1 = $signed(ush_fu_397_p3);

assign sext_ln1512_1_fu_642_p1 = $signed(sub_ln1512_1_fu_637_p2);

assign sext_ln1512_2_fu_503_p1 = $signed(sub_ln1512_2_fu_498_p2);

assign sext_ln1512_3_fu_846_p1 = $signed(sub_ln1512_3_fu_840_p2);

assign sext_ln1512_4_fu_986_p1 = $signed(sub_ln1512_4_fu_980_p2);

assign sext_ln1512_fu_393_p1 = $signed(sub_ln1512_fu_388_p2);

assign sub_ln1512_1_fu_637_p2 = (8'd127 - xs_exp_V_1_reg_1169);

assign sub_ln1512_2_fu_498_p2 = (8'd127 - xs_exp_V_2_reg_1185);

assign sub_ln1512_3_fu_840_p2 = (8'd127 - xs_exp_V_3_fu_794_p4);

assign sub_ln1512_4_fu_980_p2 = (8'd127 - xs_exp_V_4_fu_934_p4);

assign sub_ln1512_fu_388_p2 = (8'd127 - xs_exp_V_reg_1153);

assign tmp_12_fu_535_p3 = r_V_13_fu_523_p2[32'd24];

assign tmp_17_fu_878_p3 = r_V_15_fu_866_p2[32'd24];

assign tmp_22_fu_1018_p3 = r_V_17_fu_1006_p2[32'd24];

assign tmp_3_fu_686_p4 = {{r_V_12_fu_668_p2[55:24]}};

assign tmp_4_fu_437_p4 = {{r_V_10_fu_419_p2[55:24]}};

assign tmp_5_fu_547_p4 = {{r_V_14_fu_529_p2[54:24]}};

assign tmp_6_fu_890_p4 = {{r_V_16_fu_872_p2[55:24]}};

assign tmp_7_fu_1030_p4 = {{r_V_18_fu_1012_p2[55:24]}};

assign tmp_8_fu_674_p3 = r_V_11_fu_662_p2[32'd24];

assign tmp_fu_425_p3 = r_V_fu_413_p2[32'd24];

assign tmp_num1_fu_346_p1 = data_V_reg_1133;

assign tmp_num2_fu_350_p1 = data_V_1_reg_1138;

assign tmp_num3_fu_354_p1 = tmp_s_reg_1143;

assign trunc_ln2_fu_721_p3 = {{empty_reg_1218}, {1'd0}};

assign trunc_ln58_fu_717_p1 = result_V_21_fu_710_p3[13:0];

assign trunc_ln74_fu_603_p1 = result_V_22_fu_571_p3[11:0];

assign trunc_ln75_fu_742_p1 = i_1_fu_120[11:0];

assign ush_1_fu_646_p3 = ((isNeg_1_fu_629_p3[0:0] == 1'b1) ? sext_ln1512_1_fu_642_p1 : add_ln346_1_fu_623_p2);

assign ush_2_fu_507_p3 = ((isNeg_2_fu_490_p3[0:0] == 1'b1) ? sext_ln1512_2_fu_503_p1 : add_ln346_2_fu_484_p2);

assign ush_3_fu_850_p3 = ((isNeg_3_fu_832_p3[0:0] == 1'b1) ? sext_ln1512_3_fu_846_p1 : add_ln346_3_fu_826_p2);

assign ush_4_fu_990_p3 = ((isNeg_4_fu_972_p3[0:0] == 1'b1) ? sext_ln1512_4_fu_986_p1 : add_ln346_4_fu_966_p2);

assign ush_fu_397_p3 = ((isNeg_fu_380_p3[0:0] == 1'b1) ? sext_ln1512_fu_393_p1 : add_ln346_fu_374_p2);

assign val_1_fu_696_p3 = ((isNeg_1_fu_629_p3[0:0] == 1'b1) ? zext_ln818_1_fu_682_p1 : tmp_3_fu_686_p4);

assign val_2_fu_557_p3 = ((isNeg_2_fu_490_p3[0:0] == 1'b1) ? zext_ln818_2_fu_543_p1 : tmp_5_fu_547_p4);

assign val_3_fu_900_p3 = ((isNeg_3_fu_832_p3[0:0] == 1'b1) ? zext_ln818_3_fu_886_p1 : tmp_6_fu_890_p4);

assign val_4_fu_1040_p3 = ((isNeg_4_fu_972_p3[0:0] == 1'b1) ? zext_ln818_4_fu_1026_p1 : tmp_7_fu_1030_p4);

assign val_fu_447_p3 = ((isNeg_fu_380_p3[0:0] == 1'b1) ? zext_ln818_fu_433_p1 : tmp_4_fu_437_p4);

assign xs_exp_V_3_fu_794_p4 = {{data_V_2_fu_783_p1[30:23]}};

assign xs_exp_V_4_fu_934_p4 = {{data_V_3_fu_923_p1[30:23]}};

assign zext_ln1488_1_fu_658_p1 = $unsigned(sext_ln1488_1_fu_654_p1);

assign zext_ln1488_2_fu_519_p1 = $unsigned(sext_ln1488_2_fu_515_p1);

assign zext_ln1488_3_fu_862_p1 = $unsigned(sext_ln1488_3_fu_858_p1);

assign zext_ln1488_4_fu_1002_p1 = $unsigned(sext_ln1488_4_fu_998_p1);

assign zext_ln1488_fu_409_p1 = $unsigned(sext_ln1488_fu_405_p1);

assign zext_ln15_1_fu_616_p1 = mantissa_1_fu_607_p4;

assign zext_ln15_2_fu_477_p1 = mantissa_2_fu_468_p4;

assign zext_ln15_3_fu_818_p1 = mantissa_3_fu_808_p4;

assign zext_ln15_4_fu_958_p1 = mantissa_4_fu_948_p4;

assign zext_ln15_fu_367_p1 = mantissa_fu_358_p4;

assign zext_ln346_1_fu_620_p1 = xs_exp_V_1_reg_1169;

assign zext_ln346_2_fu_481_p1 = xs_exp_V_2_reg_1185;

assign zext_ln346_3_fu_822_p1 = xs_exp_V_3_fu_794_p4;

assign zext_ln346_4_fu_962_p1 = xs_exp_V_4_fu_934_p4;

assign zext_ln346_fu_371_p1 = xs_exp_V_reg_1153;

assign zext_ln76_fu_763_p1 = add_ln76_fu_759_p2;

assign zext_ln818_1_fu_682_p1 = tmp_8_fu_674_p3;

assign zext_ln818_2_fu_543_p1 = tmp_12_fu_535_p3;

assign zext_ln818_3_fu_886_p1 = tmp_17_fu_878_p3;

assign zext_ln818_4_fu_1026_p1 = tmp_22_fu_1018_p3;

assign zext_ln818_fu_433_p1 = tmp_fu_425_p3;

always @ (posedge ap_clk) begin
    trunc_ln2_reg_1244[0] <= 1'b0;
end


reg find_kernel_block = 0;
// synthesis translate_off
`include "csr_dec_hls_deadlock_kernel_monitor_top.vh"
// synthesis translate_on

endmodule //csr_dec

