    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; SPIM_BSPIM
SPIM_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
SPIM_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
SPIM_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
SPIM_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
SPIM_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
SPIM_BSPIM_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB07_08_MSK
SPIM_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
SPIM_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB07_08_MSK
SPIM_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
SPIM_BSPIM_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
SPIM_BSPIM_BitCounter__CONTROL_REG EQU CYREG_B1_UDB07_CTL
SPIM_BSPIM_BitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB07_ST_CTL
SPIM_BSPIM_BitCounter__COUNT_REG EQU CYREG_B1_UDB07_CTL
SPIM_BSPIM_BitCounter__COUNT_ST_REG EQU CYREG_B1_UDB07_ST_CTL
SPIM_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
SPIM_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
SPIM_BSPIM_BitCounter__PERIOD_REG EQU CYREG_B1_UDB07_MSK
SPIM_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
SPIM_BSPIM_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
SPIM_BSPIM_BitCounter_ST__MASK_REG EQU CYREG_B1_UDB07_MSK
SPIM_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
SPIM_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
SPIM_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
SPIM_BSPIM_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB07_ST_CTL
SPIM_BSPIM_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB07_ST_CTL
SPIM_BSPIM_BitCounter_ST__STATUS_REG EQU CYREG_B1_UDB07_ST
SPIM_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
SPIM_BSPIM_RxStsReg__16BIT_STATUS_REG EQU CYREG_B1_UDB04_05_ST
SPIM_BSPIM_RxStsReg__4__MASK EQU 0x10
SPIM_BSPIM_RxStsReg__4__POS EQU 4
SPIM_BSPIM_RxStsReg__5__MASK EQU 0x20
SPIM_BSPIM_RxStsReg__5__POS EQU 5
SPIM_BSPIM_RxStsReg__6__MASK EQU 0x40
SPIM_BSPIM_RxStsReg__6__POS EQU 6
SPIM_BSPIM_RxStsReg__MASK EQU 0x70
SPIM_BSPIM_RxStsReg__MASK_REG EQU CYREG_B1_UDB04_MSK
SPIM_BSPIM_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
SPIM_BSPIM_RxStsReg__STATUS_REG EQU CYREG_B1_UDB04_ST
SPIM_BSPIM_sR8_Dp_u0__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
SPIM_BSPIM_sR8_Dp_u0__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
SPIM_BSPIM_sR8_Dp_u0__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
SPIM_BSPIM_sR8_Dp_u0__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
SPIM_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
SPIM_BSPIM_sR8_Dp_u0__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
SPIM_BSPIM_sR8_Dp_u0__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
SPIM_BSPIM_sR8_Dp_u0__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
SPIM_BSPIM_sR8_Dp_u0__A0_REG EQU CYREG_B1_UDB07_A0
SPIM_BSPIM_sR8_Dp_u0__A1_REG EQU CYREG_B1_UDB07_A1
SPIM_BSPIM_sR8_Dp_u0__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
SPIM_BSPIM_sR8_Dp_u0__D0_REG EQU CYREG_B1_UDB07_D0
SPIM_BSPIM_sR8_Dp_u0__D1_REG EQU CYREG_B1_UDB07_D1
SPIM_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
SPIM_BSPIM_sR8_Dp_u0__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
SPIM_BSPIM_sR8_Dp_u0__F0_REG EQU CYREG_B1_UDB07_F0
SPIM_BSPIM_sR8_Dp_u0__F1_REG EQU CYREG_B1_UDB07_F1
SPIM_BSPIM_sR8_Dp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
SPIM_BSPIM_sR8_Dp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
SPIM_BSPIM_TxStsReg__0__MASK EQU 0x01
SPIM_BSPIM_TxStsReg__0__POS EQU 0
SPIM_BSPIM_TxStsReg__1__MASK EQU 0x02
SPIM_BSPIM_TxStsReg__1__POS EQU 1
SPIM_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
SPIM_BSPIM_TxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB07_08_ST
SPIM_BSPIM_TxStsReg__2__MASK EQU 0x04
SPIM_BSPIM_TxStsReg__2__POS EQU 2
SPIM_BSPIM_TxStsReg__3__MASK EQU 0x08
SPIM_BSPIM_TxStsReg__3__POS EQU 3
SPIM_BSPIM_TxStsReg__4__MASK EQU 0x10
SPIM_BSPIM_TxStsReg__4__POS EQU 4
SPIM_BSPIM_TxStsReg__MASK EQU 0x1F
SPIM_BSPIM_TxStsReg__MASK_REG EQU CYREG_B0_UDB07_MSK
SPIM_BSPIM_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
SPIM_BSPIM_TxStsReg__STATUS_REG EQU CYREG_B0_UDB07_ST

; SPIM_IntClock
SPIM_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
SPIM_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
SPIM_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
SPIM_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
SPIM_IntClock__INDEX EQU 0x00
SPIM_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
SPIM_IntClock__PM_ACT_MSK EQU 0x01
SPIM_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
SPIM_IntClock__PM_STBY_MSK EQU 0x01

; ETH_CSN_1
ETH_CSN_1__0__MASK EQU 0x04
ETH_CSN_1__0__PC EQU CYREG_PRT5_PC2
ETH_CSN_1__0__PORT EQU 5
ETH_CSN_1__0__SHIFT EQU 2
ETH_CSN_1__AG EQU CYREG_PRT5_AG
ETH_CSN_1__AMUX EQU CYREG_PRT5_AMUX
ETH_CSN_1__BIE EQU CYREG_PRT5_BIE
ETH_CSN_1__BIT_MASK EQU CYREG_PRT5_BIT_MASK
ETH_CSN_1__BYP EQU CYREG_PRT5_BYP
ETH_CSN_1__CTL EQU CYREG_PRT5_CTL
ETH_CSN_1__DM0 EQU CYREG_PRT5_DM0
ETH_CSN_1__DM1 EQU CYREG_PRT5_DM1
ETH_CSN_1__DM2 EQU CYREG_PRT5_DM2
ETH_CSN_1__DR EQU CYREG_PRT5_DR
ETH_CSN_1__INP_DIS EQU CYREG_PRT5_INP_DIS
ETH_CSN_1__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
ETH_CSN_1__LCD_EN EQU CYREG_PRT5_LCD_EN
ETH_CSN_1__MASK EQU 0x04
ETH_CSN_1__PORT EQU 5
ETH_CSN_1__PRT EQU CYREG_PRT5_PRT
ETH_CSN_1__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
ETH_CSN_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
ETH_CSN_1__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
ETH_CSN_1__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
ETH_CSN_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
ETH_CSN_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
ETH_CSN_1__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
ETH_CSN_1__PS EQU CYREG_PRT5_PS
ETH_CSN_1__SHIFT EQU 2
ETH_CSN_1__SLW EQU CYREG_PRT5_SLW

; ETH_MISO_1
ETH_MISO_1__0__MASK EQU 0x02
ETH_MISO_1__0__PC EQU CYREG_PRT3_PC1
ETH_MISO_1__0__PORT EQU 3
ETH_MISO_1__0__SHIFT EQU 1
ETH_MISO_1__AG EQU CYREG_PRT3_AG
ETH_MISO_1__AMUX EQU CYREG_PRT3_AMUX
ETH_MISO_1__BIE EQU CYREG_PRT3_BIE
ETH_MISO_1__BIT_MASK EQU CYREG_PRT3_BIT_MASK
ETH_MISO_1__BYP EQU CYREG_PRT3_BYP
ETH_MISO_1__CTL EQU CYREG_PRT3_CTL
ETH_MISO_1__DM0 EQU CYREG_PRT3_DM0
ETH_MISO_1__DM1 EQU CYREG_PRT3_DM1
ETH_MISO_1__DM2 EQU CYREG_PRT3_DM2
ETH_MISO_1__DR EQU CYREG_PRT3_DR
ETH_MISO_1__INP_DIS EQU CYREG_PRT3_INP_DIS
ETH_MISO_1__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
ETH_MISO_1__LCD_EN EQU CYREG_PRT3_LCD_EN
ETH_MISO_1__MASK EQU 0x02
ETH_MISO_1__PORT EQU 3
ETH_MISO_1__PRT EQU CYREG_PRT3_PRT
ETH_MISO_1__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
ETH_MISO_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
ETH_MISO_1__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
ETH_MISO_1__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
ETH_MISO_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
ETH_MISO_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
ETH_MISO_1__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
ETH_MISO_1__PS EQU CYREG_PRT3_PS
ETH_MISO_1__SHIFT EQU 1
ETH_MISO_1__SLW EQU CYREG_PRT3_SLW

; ETH_MOSI_1
ETH_MOSI_1__0__MASK EQU 0x01
ETH_MOSI_1__0__PC EQU CYREG_PRT3_PC0
ETH_MOSI_1__0__PORT EQU 3
ETH_MOSI_1__0__SHIFT EQU 0
ETH_MOSI_1__AG EQU CYREG_PRT3_AG
ETH_MOSI_1__AMUX EQU CYREG_PRT3_AMUX
ETH_MOSI_1__BIE EQU CYREG_PRT3_BIE
ETH_MOSI_1__BIT_MASK EQU CYREG_PRT3_BIT_MASK
ETH_MOSI_1__BYP EQU CYREG_PRT3_BYP
ETH_MOSI_1__CTL EQU CYREG_PRT3_CTL
ETH_MOSI_1__DM0 EQU CYREG_PRT3_DM0
ETH_MOSI_1__DM1 EQU CYREG_PRT3_DM1
ETH_MOSI_1__DM2 EQU CYREG_PRT3_DM2
ETH_MOSI_1__DR EQU CYREG_PRT3_DR
ETH_MOSI_1__INP_DIS EQU CYREG_PRT3_INP_DIS
ETH_MOSI_1__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
ETH_MOSI_1__LCD_EN EQU CYREG_PRT3_LCD_EN
ETH_MOSI_1__MASK EQU 0x01
ETH_MOSI_1__PORT EQU 3
ETH_MOSI_1__PRT EQU CYREG_PRT3_PRT
ETH_MOSI_1__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
ETH_MOSI_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
ETH_MOSI_1__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
ETH_MOSI_1__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
ETH_MOSI_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
ETH_MOSI_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
ETH_MOSI_1__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
ETH_MOSI_1__PS EQU CYREG_PRT3_PS
ETH_MOSI_1__SHIFT EQU 0
ETH_MOSI_1__SLW EQU CYREG_PRT3_SLW

; ETH_SCLK_1
ETH_SCLK_1__0__MASK EQU 0x40
ETH_SCLK_1__0__PC EQU CYREG_PRT0_PC6
ETH_SCLK_1__0__PORT EQU 0
ETH_SCLK_1__0__SHIFT EQU 6
ETH_SCLK_1__AG EQU CYREG_PRT0_AG
ETH_SCLK_1__AMUX EQU CYREG_PRT0_AMUX
ETH_SCLK_1__BIE EQU CYREG_PRT0_BIE
ETH_SCLK_1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
ETH_SCLK_1__BYP EQU CYREG_PRT0_BYP
ETH_SCLK_1__CTL EQU CYREG_PRT0_CTL
ETH_SCLK_1__DM0 EQU CYREG_PRT0_DM0
ETH_SCLK_1__DM1 EQU CYREG_PRT0_DM1
ETH_SCLK_1__DM2 EQU CYREG_PRT0_DM2
ETH_SCLK_1__DR EQU CYREG_PRT0_DR
ETH_SCLK_1__INP_DIS EQU CYREG_PRT0_INP_DIS
ETH_SCLK_1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
ETH_SCLK_1__LCD_EN EQU CYREG_PRT0_LCD_EN
ETH_SCLK_1__MASK EQU 0x40
ETH_SCLK_1__PORT EQU 0
ETH_SCLK_1__PRT EQU CYREG_PRT0_PRT
ETH_SCLK_1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
ETH_SCLK_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
ETH_SCLK_1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
ETH_SCLK_1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
ETH_SCLK_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
ETH_SCLK_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
ETH_SCLK_1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
ETH_SCLK_1__PS EQU CYREG_PRT0_PS
ETH_SCLK_1__SHIFT EQU 6
ETH_SCLK_1__SLW EQU CYREG_PRT0_SLW

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 66000000
BCLK__BUS_CLK__KHZ EQU 66000
BCLK__BUS_CLK__MHZ EQU 66
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 4
CYDEV_CHIP_DIE_PSOC4A EQU 2
CYDEV_CHIP_DIE_PSOC5LP EQU 5
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E123069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 2
CYDEV_CHIP_MEMBER_4D EQU 3
CYDEV_CHIP_MEMBER_5A EQU 4
CYDEV_CHIP_MEMBER_5B EQU 5
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_ES0 EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x1000
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000000
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x4000
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0 EQU 5
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1 EQU 5
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2 EQU 5
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3 EQU 5
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
