# system info finalproj_soc on 2021.01.02.14:04:52
system_info:
name,value
DEVICE,EP4CE115F29C7
DEVICE_FAMILY,Cyclone IV E
GENERATION_ID,1609567434
#
#
# Files generated for finalproj_soc on 2021.01.02.14:04:52
files:
filepath,kind,attributes,module,is_top
simulation/finalproj_soc.v,VERILOG,,finalproj_soc,true
simulation/submodules/finalproj_soc_jtag_uart_0.v,VERILOG,,finalproj_soc_jtag_uart_0,false
simulation/submodules/finalproj_soc_keycode.v,VERILOG,,finalproj_soc_keycode,false
simulation/submodules/finalproj_soc_nios2_gen2_0.v,VERILOG,,finalproj_soc_nios2_gen2_0,false
simulation/submodules/finalproj_soc_onchip_memory2_0.hex,HEX,,finalproj_soc_onchip_memory2_0,false
simulation/submodules/finalproj_soc_onchip_memory2_0.v,VERILOG,,finalproj_soc_onchip_memory2_0,false
simulation/submodules/finalproj_soc_otg_hpi_address.v,VERILOG,,finalproj_soc_otg_hpi_address,false
simulation/submodules/finalproj_soc_otg_hpi_cs.v,VERILOG,,finalproj_soc_otg_hpi_cs,false
simulation/submodules/finalproj_soc_otg_hpi_data.v,VERILOG,,finalproj_soc_otg_hpi_data,false
simulation/submodules/finalproj_soc_sdram.v,VERILOG,,finalproj_soc_sdram,false
simulation/submodules/finalproj_soc_sdram_pll.vo,VERILOG,,finalproj_soc_sdram_pll,false
simulation/submodules/finalproj_soc_sysid_qsys_0.v,VERILOG,,finalproj_soc_sysid_qsys_0,false
simulation/submodules/finalproj_soc_mm_interconnect_0.v,VERILOG,,finalproj_soc_mm_interconnect_0,false
simulation/submodules/finalproj_soc_irq_mapper.sv,SYSTEM_VERILOG,,finalproj_soc_irq_mapper,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
simulation/submodules/finalproj_soc_nios2_gen2_0_cpu.sdc,SDC,,finalproj_soc_nios2_gen2_0_cpu,false
simulation/submodules/finalproj_soc_nios2_gen2_0_cpu.v,VERILOG,,finalproj_soc_nios2_gen2_0_cpu,false
simulation/submodules/finalproj_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v,VERILOG,,finalproj_soc_nios2_gen2_0_cpu,false
simulation/submodules/finalproj_soc_nios2_gen2_0_cpu_debug_slave_tck.v,VERILOG,,finalproj_soc_nios2_gen2_0_cpu,false
simulation/submodules/finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v,VERILOG,,finalproj_soc_nios2_gen2_0_cpu,false
simulation/submodules/finalproj_soc_nios2_gen2_0_cpu_nios2_waves.do,OTHER,,finalproj_soc_nios2_gen2_0_cpu,false
simulation/submodules/finalproj_soc_nios2_gen2_0_cpu_ociram_default_contents.dat,DAT,,finalproj_soc_nios2_gen2_0_cpu,false
simulation/submodules/finalproj_soc_nios2_gen2_0_cpu_ociram_default_contents.hex,HEX,,finalproj_soc_nios2_gen2_0_cpu,false
simulation/submodules/finalproj_soc_nios2_gen2_0_cpu_ociram_default_contents.mif,MIF,,finalproj_soc_nios2_gen2_0_cpu,false
simulation/submodules/finalproj_soc_nios2_gen2_0_cpu_rf_ram_a.dat,DAT,,finalproj_soc_nios2_gen2_0_cpu,false
simulation/submodules/finalproj_soc_nios2_gen2_0_cpu_rf_ram_a.hex,HEX,,finalproj_soc_nios2_gen2_0_cpu,false
simulation/submodules/finalproj_soc_nios2_gen2_0_cpu_rf_ram_a.mif,MIF,,finalproj_soc_nios2_gen2_0_cpu,false
simulation/submodules/finalproj_soc_nios2_gen2_0_cpu_rf_ram_b.dat,DAT,,finalproj_soc_nios2_gen2_0_cpu,false
simulation/submodules/finalproj_soc_nios2_gen2_0_cpu_rf_ram_b.hex,HEX,,finalproj_soc_nios2_gen2_0_cpu,false
simulation/submodules/finalproj_soc_nios2_gen2_0_cpu_rf_ram_b.mif,MIF,,finalproj_soc_nios2_gen2_0_cpu,false
simulation/submodules/finalproj_soc_nios2_gen2_0_cpu_test_bench.v,VERILOG,,finalproj_soc_nios2_gen2_0_cpu,false
simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
simulation/submodules/finalproj_soc_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,finalproj_soc_mm_interconnect_0_router,false
simulation/submodules/finalproj_soc_mm_interconnect_0_router_001.sv,SYSTEM_VERILOG,,finalproj_soc_mm_interconnect_0_router_001,false
simulation/submodules/finalproj_soc_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,finalproj_soc_mm_interconnect_0_router_002,false
simulation/submodules/finalproj_soc_mm_interconnect_0_router_003.sv,SYSTEM_VERILOG,,finalproj_soc_mm_interconnect_0_router_003,false
simulation/submodules/finalproj_soc_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,finalproj_soc_mm_interconnect_0_cmd_demux,false
simulation/submodules/finalproj_soc_mm_interconnect_0_cmd_demux_001.sv,SYSTEM_VERILOG,,finalproj_soc_mm_interconnect_0_cmd_demux_001,false
simulation/submodules/finalproj_soc_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,finalproj_soc_mm_interconnect_0_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,finalproj_soc_mm_interconnect_0_cmd_mux,false
simulation/submodules/finalproj_soc_mm_interconnect_0_cmd_mux_001.sv,SYSTEM_VERILOG,,finalproj_soc_mm_interconnect_0_cmd_mux_001,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,finalproj_soc_mm_interconnect_0_cmd_mux_001,false
simulation/submodules/finalproj_soc_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,finalproj_soc_mm_interconnect_0_rsp_demux,false
simulation/submodules/finalproj_soc_mm_interconnect_0_rsp_demux_001.sv,SYSTEM_VERILOG,,finalproj_soc_mm_interconnect_0_rsp_demux_001,false
simulation/submodules/finalproj_soc_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,finalproj_soc_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,finalproj_soc_mm_interconnect_0_rsp_mux,false
simulation/submodules/finalproj_soc_mm_interconnect_0_rsp_mux_001.sv,SYSTEM_VERILOG,,finalproj_soc_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,finalproj_soc_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/altera_avalon_st_handshake_clock_crosser.v,SYSTEM_VERILOG,,altera_avalon_st_handshake_clock_crosser,false
simulation/submodules/altera_avalon_st_clock_crosser.v,SYSTEM_VERILOG,,altera_avalon_st_handshake_clock_crosser,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_avalon_st_handshake_clock_crosser,false
simulation/submodules/altera_std_synchronizer_nocut.v,SYSTEM_VERILOG,,altera_avalon_st_handshake_clock_crosser,false
simulation/submodules/altera_avalon_st_handshake_clock_crosser.sdc,SDC,,altera_avalon_st_handshake_clock_crosser,false
simulation/submodules/finalproj_soc_mm_interconnect_0_avalon_st_adapter.v,VERILOG,,finalproj_soc_mm_interconnect_0_avalon_st_adapter,false
simulation/submodules/finalproj_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,finalproj_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
finalproj_soc.jtag_uart_0,finalproj_soc_jtag_uart_0
finalproj_soc.keycode,finalproj_soc_keycode
finalproj_soc.nios2_gen2_0,finalproj_soc_nios2_gen2_0
finalproj_soc.nios2_gen2_0.cpu,finalproj_soc_nios2_gen2_0_cpu
finalproj_soc.onchip_memory2_0,finalproj_soc_onchip_memory2_0
finalproj_soc.otg_hpi_address,finalproj_soc_otg_hpi_address
finalproj_soc.otg_hpi_cs,finalproj_soc_otg_hpi_cs
finalproj_soc.otg_hpi_r,finalproj_soc_otg_hpi_cs
finalproj_soc.otg_hpi_reset,finalproj_soc_otg_hpi_cs
finalproj_soc.otg_hpi_w,finalproj_soc_otg_hpi_cs
finalproj_soc.otg_hpi_data,finalproj_soc_otg_hpi_data
finalproj_soc.sdram,finalproj_soc_sdram
finalproj_soc.sdram_pll,finalproj_soc_sdram_pll
finalproj_soc.sysid_qsys_0,finalproj_soc_sysid_qsys_0
finalproj_soc.mm_interconnect_0,finalproj_soc_mm_interconnect_0
finalproj_soc.mm_interconnect_0.nios2_gen2_0_data_master_translator,altera_merlin_master_translator
finalproj_soc.mm_interconnect_0.nios2_gen2_0_instruction_master_translator,altera_merlin_master_translator
finalproj_soc.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_translator,altera_merlin_slave_translator
finalproj_soc.mm_interconnect_0.sysid_qsys_0_control_slave_translator,altera_merlin_slave_translator
finalproj_soc.mm_interconnect_0.nios2_gen2_0_debug_mem_slave_translator,altera_merlin_slave_translator
finalproj_soc.mm_interconnect_0.sdram_pll_pll_slave_translator,altera_merlin_slave_translator
finalproj_soc.mm_interconnect_0.onchip_memory2_0_s1_translator,altera_merlin_slave_translator
finalproj_soc.mm_interconnect_0.sdram_s1_translator,altera_merlin_slave_translator
finalproj_soc.mm_interconnect_0.otg_hpi_reset_s1_translator,altera_merlin_slave_translator
finalproj_soc.mm_interconnect_0.otg_hpi_cs_s1_translator,altera_merlin_slave_translator
finalproj_soc.mm_interconnect_0.otg_hpi_w_s1_translator,altera_merlin_slave_translator
finalproj_soc.mm_interconnect_0.otg_hpi_r_s1_translator,altera_merlin_slave_translator
finalproj_soc.mm_interconnect_0.otg_hpi_data_s1_translator,altera_merlin_slave_translator
finalproj_soc.mm_interconnect_0.otg_hpi_address_s1_translator,altera_merlin_slave_translator
finalproj_soc.mm_interconnect_0.keycode_s1_translator,altera_merlin_slave_translator
finalproj_soc.mm_interconnect_0.nios2_gen2_0_data_master_agent,altera_merlin_master_agent
finalproj_soc.mm_interconnect_0.nios2_gen2_0_instruction_master_agent,altera_merlin_master_agent
finalproj_soc.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_agent,altera_merlin_slave_agent
finalproj_soc.mm_interconnect_0.sysid_qsys_0_control_slave_agent,altera_merlin_slave_agent
finalproj_soc.mm_interconnect_0.nios2_gen2_0_debug_mem_slave_agent,altera_merlin_slave_agent
finalproj_soc.mm_interconnect_0.sdram_pll_pll_slave_agent,altera_merlin_slave_agent
finalproj_soc.mm_interconnect_0.onchip_memory2_0_s1_agent,altera_merlin_slave_agent
finalproj_soc.mm_interconnect_0.sdram_s1_agent,altera_merlin_slave_agent
finalproj_soc.mm_interconnect_0.otg_hpi_reset_s1_agent,altera_merlin_slave_agent
finalproj_soc.mm_interconnect_0.otg_hpi_cs_s1_agent,altera_merlin_slave_agent
finalproj_soc.mm_interconnect_0.otg_hpi_w_s1_agent,altera_merlin_slave_agent
finalproj_soc.mm_interconnect_0.otg_hpi_r_s1_agent,altera_merlin_slave_agent
finalproj_soc.mm_interconnect_0.otg_hpi_data_s1_agent,altera_merlin_slave_agent
finalproj_soc.mm_interconnect_0.otg_hpi_address_s1_agent,altera_merlin_slave_agent
finalproj_soc.mm_interconnect_0.keycode_s1_agent,altera_merlin_slave_agent
finalproj_soc.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo,altera_avalon_sc_fifo
finalproj_soc.mm_interconnect_0.sysid_qsys_0_control_slave_agent_rsp_fifo,altera_avalon_sc_fifo
finalproj_soc.mm_interconnect_0.nios2_gen2_0_debug_mem_slave_agent_rsp_fifo,altera_avalon_sc_fifo
finalproj_soc.mm_interconnect_0.sdram_pll_pll_slave_agent_rsp_fifo,altera_avalon_sc_fifo
finalproj_soc.mm_interconnect_0.onchip_memory2_0_s1_agent_rsp_fifo,altera_avalon_sc_fifo
finalproj_soc.mm_interconnect_0.sdram_s1_agent_rsp_fifo,altera_avalon_sc_fifo
finalproj_soc.mm_interconnect_0.sdram_s1_agent_rdata_fifo,altera_avalon_sc_fifo
finalproj_soc.mm_interconnect_0.otg_hpi_reset_s1_agent_rsp_fifo,altera_avalon_sc_fifo
finalproj_soc.mm_interconnect_0.otg_hpi_cs_s1_agent_rsp_fifo,altera_avalon_sc_fifo
finalproj_soc.mm_interconnect_0.otg_hpi_w_s1_agent_rsp_fifo,altera_avalon_sc_fifo
finalproj_soc.mm_interconnect_0.otg_hpi_r_s1_agent_rsp_fifo,altera_avalon_sc_fifo
finalproj_soc.mm_interconnect_0.otg_hpi_data_s1_agent_rsp_fifo,altera_avalon_sc_fifo
finalproj_soc.mm_interconnect_0.otg_hpi_address_s1_agent_rsp_fifo,altera_avalon_sc_fifo
finalproj_soc.mm_interconnect_0.keycode_s1_agent_rsp_fifo,altera_avalon_sc_fifo
finalproj_soc.mm_interconnect_0.router,finalproj_soc_mm_interconnect_0_router
finalproj_soc.mm_interconnect_0.router_001,finalproj_soc_mm_interconnect_0_router_001
finalproj_soc.mm_interconnect_0.router_002,finalproj_soc_mm_interconnect_0_router_002
finalproj_soc.mm_interconnect_0.router_008,finalproj_soc_mm_interconnect_0_router_002
finalproj_soc.mm_interconnect_0.router_009,finalproj_soc_mm_interconnect_0_router_002
finalproj_soc.mm_interconnect_0.router_010,finalproj_soc_mm_interconnect_0_router_002
finalproj_soc.mm_interconnect_0.router_011,finalproj_soc_mm_interconnect_0_router_002
finalproj_soc.mm_interconnect_0.router_012,finalproj_soc_mm_interconnect_0_router_002
finalproj_soc.mm_interconnect_0.router_013,finalproj_soc_mm_interconnect_0_router_002
finalproj_soc.mm_interconnect_0.router_014,finalproj_soc_mm_interconnect_0_router_002
finalproj_soc.mm_interconnect_0.router_003,finalproj_soc_mm_interconnect_0_router_003
finalproj_soc.mm_interconnect_0.router_004,finalproj_soc_mm_interconnect_0_router_003
finalproj_soc.mm_interconnect_0.router_005,finalproj_soc_mm_interconnect_0_router_003
finalproj_soc.mm_interconnect_0.router_006,finalproj_soc_mm_interconnect_0_router_003
finalproj_soc.mm_interconnect_0.router_007,finalproj_soc_mm_interconnect_0_router_003
finalproj_soc.mm_interconnect_0.cmd_demux,finalproj_soc_mm_interconnect_0_cmd_demux
finalproj_soc.mm_interconnect_0.cmd_demux_001,finalproj_soc_mm_interconnect_0_cmd_demux_001
finalproj_soc.mm_interconnect_0.cmd_mux,finalproj_soc_mm_interconnect_0_cmd_mux
finalproj_soc.mm_interconnect_0.cmd_mux_006,finalproj_soc_mm_interconnect_0_cmd_mux
finalproj_soc.mm_interconnect_0.cmd_mux_007,finalproj_soc_mm_interconnect_0_cmd_mux
finalproj_soc.mm_interconnect_0.cmd_mux_008,finalproj_soc_mm_interconnect_0_cmd_mux
finalproj_soc.mm_interconnect_0.cmd_mux_009,finalproj_soc_mm_interconnect_0_cmd_mux
finalproj_soc.mm_interconnect_0.cmd_mux_010,finalproj_soc_mm_interconnect_0_cmd_mux
finalproj_soc.mm_interconnect_0.cmd_mux_011,finalproj_soc_mm_interconnect_0_cmd_mux
finalproj_soc.mm_interconnect_0.cmd_mux_012,finalproj_soc_mm_interconnect_0_cmd_mux
finalproj_soc.mm_interconnect_0.cmd_mux_001,finalproj_soc_mm_interconnect_0_cmd_mux_001
finalproj_soc.mm_interconnect_0.cmd_mux_002,finalproj_soc_mm_interconnect_0_cmd_mux_001
finalproj_soc.mm_interconnect_0.cmd_mux_003,finalproj_soc_mm_interconnect_0_cmd_mux_001
finalproj_soc.mm_interconnect_0.cmd_mux_004,finalproj_soc_mm_interconnect_0_cmd_mux_001
finalproj_soc.mm_interconnect_0.cmd_mux_005,finalproj_soc_mm_interconnect_0_cmd_mux_001
finalproj_soc.mm_interconnect_0.rsp_demux,finalproj_soc_mm_interconnect_0_rsp_demux
finalproj_soc.mm_interconnect_0.rsp_demux_006,finalproj_soc_mm_interconnect_0_rsp_demux
finalproj_soc.mm_interconnect_0.rsp_demux_007,finalproj_soc_mm_interconnect_0_rsp_demux
finalproj_soc.mm_interconnect_0.rsp_demux_008,finalproj_soc_mm_interconnect_0_rsp_demux
finalproj_soc.mm_interconnect_0.rsp_demux_009,finalproj_soc_mm_interconnect_0_rsp_demux
finalproj_soc.mm_interconnect_0.rsp_demux_010,finalproj_soc_mm_interconnect_0_rsp_demux
finalproj_soc.mm_interconnect_0.rsp_demux_011,finalproj_soc_mm_interconnect_0_rsp_demux
finalproj_soc.mm_interconnect_0.rsp_demux_012,finalproj_soc_mm_interconnect_0_rsp_demux
finalproj_soc.mm_interconnect_0.rsp_demux_001,finalproj_soc_mm_interconnect_0_rsp_demux_001
finalproj_soc.mm_interconnect_0.rsp_demux_002,finalproj_soc_mm_interconnect_0_rsp_demux_001
finalproj_soc.mm_interconnect_0.rsp_demux_003,finalproj_soc_mm_interconnect_0_rsp_demux_001
finalproj_soc.mm_interconnect_0.rsp_demux_004,finalproj_soc_mm_interconnect_0_rsp_demux_001
finalproj_soc.mm_interconnect_0.rsp_demux_005,finalproj_soc_mm_interconnect_0_rsp_demux_001
finalproj_soc.mm_interconnect_0.rsp_mux,finalproj_soc_mm_interconnect_0_rsp_mux
finalproj_soc.mm_interconnect_0.rsp_mux_001,finalproj_soc_mm_interconnect_0_rsp_mux_001
finalproj_soc.mm_interconnect_0.crosser,altera_avalon_st_handshake_clock_crosser
finalproj_soc.mm_interconnect_0.crosser_001,altera_avalon_st_handshake_clock_crosser
finalproj_soc.mm_interconnect_0.crosser_002,altera_avalon_st_handshake_clock_crosser
finalproj_soc.mm_interconnect_0.crosser_003,altera_avalon_st_handshake_clock_crosser
finalproj_soc.mm_interconnect_0.avalon_st_adapter,finalproj_soc_mm_interconnect_0_avalon_st_adapter
finalproj_soc.mm_interconnect_0.avalon_st_adapter.error_adapter_0,finalproj_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0
finalproj_soc.mm_interconnect_0.avalon_st_adapter_001,finalproj_soc_mm_interconnect_0_avalon_st_adapter
finalproj_soc.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,finalproj_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0
finalproj_soc.mm_interconnect_0.avalon_st_adapter_002,finalproj_soc_mm_interconnect_0_avalon_st_adapter
finalproj_soc.mm_interconnect_0.avalon_st_adapter_002.error_adapter_0,finalproj_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0
finalproj_soc.mm_interconnect_0.avalon_st_adapter_003,finalproj_soc_mm_interconnect_0_avalon_st_adapter
finalproj_soc.mm_interconnect_0.avalon_st_adapter_003.error_adapter_0,finalproj_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0
finalproj_soc.mm_interconnect_0.avalon_st_adapter_004,finalproj_soc_mm_interconnect_0_avalon_st_adapter
finalproj_soc.mm_interconnect_0.avalon_st_adapter_004.error_adapter_0,finalproj_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0
finalproj_soc.mm_interconnect_0.avalon_st_adapter_005,finalproj_soc_mm_interconnect_0_avalon_st_adapter
finalproj_soc.mm_interconnect_0.avalon_st_adapter_005.error_adapter_0,finalproj_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0
finalproj_soc.mm_interconnect_0.avalon_st_adapter_006,finalproj_soc_mm_interconnect_0_avalon_st_adapter
finalproj_soc.mm_interconnect_0.avalon_st_adapter_006.error_adapter_0,finalproj_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0
finalproj_soc.mm_interconnect_0.avalon_st_adapter_007,finalproj_soc_mm_interconnect_0_avalon_st_adapter
finalproj_soc.mm_interconnect_0.avalon_st_adapter_007.error_adapter_0,finalproj_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0
finalproj_soc.mm_interconnect_0.avalon_st_adapter_008,finalproj_soc_mm_interconnect_0_avalon_st_adapter
finalproj_soc.mm_interconnect_0.avalon_st_adapter_008.error_adapter_0,finalproj_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0
finalproj_soc.mm_interconnect_0.avalon_st_adapter_009,finalproj_soc_mm_interconnect_0_avalon_st_adapter
finalproj_soc.mm_interconnect_0.avalon_st_adapter_009.error_adapter_0,finalproj_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0
finalproj_soc.mm_interconnect_0.avalon_st_adapter_010,finalproj_soc_mm_interconnect_0_avalon_st_adapter
finalproj_soc.mm_interconnect_0.avalon_st_adapter_010.error_adapter_0,finalproj_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0
finalproj_soc.mm_interconnect_0.avalon_st_adapter_011,finalproj_soc_mm_interconnect_0_avalon_st_adapter
finalproj_soc.mm_interconnect_0.avalon_st_adapter_011.error_adapter_0,finalproj_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0
finalproj_soc.mm_interconnect_0.avalon_st_adapter_012,finalproj_soc_mm_interconnect_0_avalon_st_adapter
finalproj_soc.mm_interconnect_0.avalon_st_adapter_012.error_adapter_0,finalproj_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0
finalproj_soc.irq_mapper,finalproj_soc_irq_mapper
finalproj_soc.rst_controller,altera_reset_controller
finalproj_soc.rst_controller_001,altera_reset_controller
finalproj_soc.rst_controller_002,altera_reset_controller
