// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#include "Conv1DMac_new_1.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

const sc_logic Conv1DMac_new_1::ap_const_logic_1 = sc_dt::Log_1;
const sc_logic Conv1DMac_new_1::ap_const_logic_0 = sc_dt::Log_0;
const sc_lv<3> Conv1DMac_new_1::ap_ST_fsm_state1 = "1";
const sc_lv<3> Conv1DMac_new_1::ap_ST_fsm_pp0_stage0 = "10";
const sc_lv<3> Conv1DMac_new_1::ap_ST_fsm_state6 = "100";
const bool Conv1DMac_new_1::ap_const_boolean_1 = true;
const sc_lv<32> Conv1DMac_new_1::ap_const_lv32_0 = "00000000000000000000000000000000";
const sc_lv<32> Conv1DMac_new_1::ap_const_lv32_1 = "1";
const bool Conv1DMac_new_1::ap_const_boolean_0 = false;
const sc_lv<1> Conv1DMac_new_1::ap_const_lv1_0 = "0";
const sc_lv<1> Conv1DMac_new_1::ap_const_lv1_1 = "1";
const sc_lv<19> Conv1DMac_new_1::ap_const_lv19_0 = "0000000000000000000";
const sc_lv<12> Conv1DMac_new_1::ap_const_lv12_0 = "000000000000";
const sc_lv<5> Conv1DMac_new_1::ap_const_lv5_0 = "00000";
const sc_lv<7> Conv1DMac_new_1::ap_const_lv7_0 = "0000000";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_0 = "00000000";
const sc_lv<6> Conv1DMac_new_1::ap_const_lv6_0 = "000000";
const sc_lv<19> Conv1DMac_new_1::ap_const_lv19_40000 = "1000000000000000000";
const sc_lv<19> Conv1DMac_new_1::ap_const_lv19_1 = "1";
const sc_lv<12> Conv1DMac_new_1::ap_const_lv12_400 = "10000000000";
const sc_lv<10> Conv1DMac_new_1::ap_const_lv10_0 = "0000000000";
const sc_lv<4> Conv1DMac_new_1::ap_const_lv4_0 = "0000";
const sc_lv<7> Conv1DMac_new_1::ap_const_lv7_40 = "1000000";
const sc_lv<5> Conv1DMac_new_1::ap_const_lv5_1 = "1";
const sc_lv<7> Conv1DMac_new_1::ap_const_lv7_3F = "111111";
const sc_lv<7> Conv1DMac_new_1::ap_const_lv7_1 = "1";
const sc_lv<12> Conv1DMac_new_1::ap_const_lv12_1 = "1";
const sc_lv<32> Conv1DMac_new_1::ap_const_lv32_B = "1011";
const sc_lv<32> Conv1DMac_new_1::ap_const_lv32_7 = "111";
const sc_lv<32> Conv1DMac_new_1::ap_const_lv32_C = "1100";
const sc_lv<32> Conv1DMac_new_1::ap_const_lv32_6 = "110";
const sc_lv<32> Conv1DMac_new_1::ap_const_lv32_D = "1101";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_F = "1111";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_7 = "111";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_1 = "1";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_8 = "1000";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_FD = "11111101";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_6 = "110";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_2 = "10";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_A = "1010";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_9 = "1001";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_11 = "10001";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_B = "1011";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_4 = "100";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_5 = "101";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_3 = "11";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_FB = "11111011";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_F7 = "11110111";
const sc_lv<32> Conv1DMac_new_1::ap_const_lv32_2 = "10";

Conv1DMac_new_1::Conv1DMac_new_1(sc_module_name name) : sc_module(name), mVcdFile(0) {
    weights5_m_weights_V_U = new Conv1DMac_new_1_wVhK("weights5_m_weights_V_U");
    weights5_m_weights_V_U->clk(ap_clk);
    weights5_m_weights_V_U->reset(ap_rst);
    weights5_m_weights_V_U->address0(weights5_m_weights_V_address0);
    weights5_m_weights_V_U->ce0(weights5_m_weights_V_ce0);
    weights5_m_weights_V_U->q0(weights5_m_weights_V_q0);
    weights5_m_weights_V_1_U = new Conv1DMac_new_1_wWhU("weights5_m_weights_V_1_U");
    weights5_m_weights_V_1_U->clk(ap_clk);
    weights5_m_weights_V_1_U->reset(ap_rst);
    weights5_m_weights_V_1_U->address0(weights5_m_weights_V_1_address0);
    weights5_m_weights_V_1_U->ce0(weights5_m_weights_V_1_ce0);
    weights5_m_weights_V_1_U->q0(weights5_m_weights_V_1_q0);
    weights5_m_weights_V_2_U = new Conv1DMac_new_1_wXh4("weights5_m_weights_V_2_U");
    weights5_m_weights_V_2_U->clk(ap_clk);
    weights5_m_weights_V_2_U->reset(ap_rst);
    weights5_m_weights_V_2_U->address0(weights5_m_weights_V_2_address0);
    weights5_m_weights_V_2_U->ce0(weights5_m_weights_V_2_ce0);
    weights5_m_weights_V_2_U->q0(weights5_m_weights_V_2_q0);
    weights5_m_weights_V_3_U = new Conv1DMac_new_1_wYie("weights5_m_weights_V_3_U");
    weights5_m_weights_V_3_U->clk(ap_clk);
    weights5_m_weights_V_3_U->reset(ap_rst);
    weights5_m_weights_V_3_U->address0(weights5_m_weights_V_3_address0);
    weights5_m_weights_V_3_U->ce0(weights5_m_weights_V_3_ce0);
    weights5_m_weights_V_3_U->q0(weights5_m_weights_V_3_q0);
    computeS1_mux_164DeQ_x_x_x_x_U124 = new computeS1_mux_164DeQ_x_x_x_x<1,1,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,4,8>("computeS1_mux_164DeQ_x_x_x_x_U124");
    computeS1_mux_164DeQ_x_x_x_x_U124->din0(ap_var_for_const0);
    computeS1_mux_164DeQ_x_x_x_x_U124->din1(ap_var_for_const0);
    computeS1_mux_164DeQ_x_x_x_x_U124->din2(ap_var_for_const0);
    computeS1_mux_164DeQ_x_x_x_x_U124->din3(ap_var_for_const1);
    computeS1_mux_164DeQ_x_x_x_x_U124->din4(ap_var_for_const0);
    computeS1_mux_164DeQ_x_x_x_x_U124->din5(ap_var_for_const0);
    computeS1_mux_164DeQ_x_x_x_x_U124->din6(ap_var_for_const2);
    computeS1_mux_164DeQ_x_x_x_x_U124->din7(ap_var_for_const0);
    computeS1_mux_164DeQ_x_x_x_x_U124->din8(ap_var_for_const0);
    computeS1_mux_164DeQ_x_x_x_x_U124->din9(ap_var_for_const3);
    computeS1_mux_164DeQ_x_x_x_x_U124->din10(ap_var_for_const0);
    computeS1_mux_164DeQ_x_x_x_x_U124->din11(ap_var_for_const4);
    computeS1_mux_164DeQ_x_x_x_x_U124->din12(ap_var_for_const0);
    computeS1_mux_164DeQ_x_x_x_x_U124->din13(ap_var_for_const0);
    computeS1_mux_164DeQ_x_x_x_x_U124->din14(ap_var_for_const5);
    computeS1_mux_164DeQ_x_x_x_x_U124->din15(ap_var_for_const5);
    computeS1_mux_164DeQ_x_x_x_x_U124->din16(nm_t_mid2_reg_1055_pp0_iter2_reg);
    computeS1_mux_164DeQ_x_x_x_x_U124->dout(tmp_115_fu_833_p18);
    computeS1_mux_164DeQ_U125 = new computeS1_mux_164DeQ<1,1,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,4,8>("computeS1_mux_164DeQ_U125");
    computeS1_mux_164DeQ_U125->din0(ap_var_for_const6);
    computeS1_mux_164DeQ_U125->din1(ap_var_for_const7);
    computeS1_mux_164DeQ_U125->din2(ap_var_for_const0);
    computeS1_mux_164DeQ_U125->din3(ap_var_for_const0);
    computeS1_mux_164DeQ_U125->din4(ap_var_for_const8);
    computeS1_mux_164DeQ_U125->din5(ap_var_for_const0);
    computeS1_mux_164DeQ_U125->din6(ap_var_for_const7);
    computeS1_mux_164DeQ_U125->din7(ap_var_for_const0);
    computeS1_mux_164DeQ_U125->din8(ap_var_for_const1);
    computeS1_mux_164DeQ_U125->din9(ap_var_for_const0);
    computeS1_mux_164DeQ_U125->din10(ap_var_for_const0);
    computeS1_mux_164DeQ_U125->din11(ap_var_for_const0);
    computeS1_mux_164DeQ_U125->din12(ap_var_for_const0);
    computeS1_mux_164DeQ_U125->din13(ap_var_for_const9);
    computeS1_mux_164DeQ_U125->din14(ap_var_for_const10);
    computeS1_mux_164DeQ_U125->din15(ap_var_for_const0);
    computeS1_mux_164DeQ_U125->din16(nm_t_mid2_reg_1055_pp0_iter2_reg);
    computeS1_mux_164DeQ_U125->dout(tmp_116_fu_876_p18);
    computeS1_mux_164DeQ_x_x_x_x_U126 = new computeS1_mux_164DeQ_x_x_x_x<1,1,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,4,8>("computeS1_mux_164DeQ_x_x_x_x_U126");
    computeS1_mux_164DeQ_x_x_x_x_U126->din0(ap_var_for_const7);
    computeS1_mux_164DeQ_x_x_x_x_U126->din1(ap_var_for_const0);
    computeS1_mux_164DeQ_x_x_x_x_U126->din2(ap_var_for_const0);
    computeS1_mux_164DeQ_x_x_x_x_U126->din3(ap_var_for_const6);
    computeS1_mux_164DeQ_x_x_x_x_U126->din4(ap_var_for_const6);
    computeS1_mux_164DeQ_x_x_x_x_U126->din5(ap_var_for_const0);
    computeS1_mux_164DeQ_x_x_x_x_U126->din6(ap_var_for_const0);
    computeS1_mux_164DeQ_x_x_x_x_U126->din7(ap_var_for_const0);
    computeS1_mux_164DeQ_x_x_x_x_U126->din8(ap_var_for_const11);
    computeS1_mux_164DeQ_x_x_x_x_U126->din9(ap_var_for_const0);
    computeS1_mux_164DeQ_x_x_x_x_U126->din10(ap_var_for_const0);
    computeS1_mux_164DeQ_x_x_x_x_U126->din11(ap_var_for_const12);
    computeS1_mux_164DeQ_x_x_x_x_U126->din12(ap_var_for_const13);
    computeS1_mux_164DeQ_x_x_x_x_U126->din13(ap_var_for_const0);
    computeS1_mux_164DeQ_x_x_x_x_U126->din14(ap_var_for_const14);
    computeS1_mux_164DeQ_x_x_x_x_U126->din15(ap_var_for_const15);
    computeS1_mux_164DeQ_x_x_x_x_U126->din16(nm_t_mid2_reg_1055_pp0_iter2_reg);
    computeS1_mux_164DeQ_x_x_x_x_U126->dout(tmp_117_fu_919_p18);
    computeS1_mux_164DeQ_x_x_x_x_U127 = new computeS1_mux_164DeQ_x_x_x_x<1,1,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,4,8>("computeS1_mux_164DeQ_x_x_x_x_U127");
    computeS1_mux_164DeQ_x_x_x_x_U127->din0(ap_var_for_const0);
    computeS1_mux_164DeQ_x_x_x_x_U127->din1(ap_var_for_const0);
    computeS1_mux_164DeQ_x_x_x_x_U127->din2(ap_var_for_const16);
    computeS1_mux_164DeQ_x_x_x_x_U127->din3(ap_var_for_const0);
    computeS1_mux_164DeQ_x_x_x_x_U127->din4(ap_var_for_const0);
    computeS1_mux_164DeQ_x_x_x_x_U127->din5(ap_var_for_const9);
    computeS1_mux_164DeQ_x_x_x_x_U127->din6(ap_var_for_const4);
    computeS1_mux_164DeQ_x_x_x_x_U127->din7(ap_var_for_const0);
    computeS1_mux_164DeQ_x_x_x_x_U127->din8(ap_var_for_const0);
    computeS1_mux_164DeQ_x_x_x_x_U127->din9(ap_var_for_const0);
    computeS1_mux_164DeQ_x_x_x_x_U127->din10(ap_var_for_const7);
    computeS1_mux_164DeQ_x_x_x_x_U127->din11(ap_var_for_const0);
    computeS1_mux_164DeQ_x_x_x_x_U127->din12(ap_var_for_const11);
    computeS1_mux_164DeQ_x_x_x_x_U127->din13(ap_var_for_const0);
    computeS1_mux_164DeQ_x_x_x_x_U127->din14(ap_var_for_const0);
    computeS1_mux_164DeQ_x_x_x_x_U127->din15(ap_var_for_const0);
    computeS1_mux_164DeQ_x_x_x_x_U127->din16(nm_t_mid2_reg_1055_pp0_iter2_reg);
    computeS1_mux_164DeQ_x_x_x_x_U127->dout(tmp_118_fu_962_p18);

    SC_METHOD(thread_ap_clk_no_reset_);
    dont_initialize();
    sensitive << ( ap_clk.pos() );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage0);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state6);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_block_pp0_stage0);

    SC_METHOD(thread_ap_block_pp0_stage0_01001);
    sensitive << ( in_V_V_empty_n );
    sensitive << ( out_V_V_full_n );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( exitcond_flatten7_reg_1046 );
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( tmp_112_reg_1073_pp0_iter2_reg );

    SC_METHOD(thread_ap_block_pp0_stage0_11001);
    sensitive << ( in_V_V_empty_n );
    sensitive << ( out_V_V_full_n );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( exitcond_flatten7_reg_1046 );
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( tmp_112_reg_1073_pp0_iter2_reg );

    SC_METHOD(thread_ap_block_pp0_stage0_subdone);
    sensitive << ( in_V_V_empty_n );
    sensitive << ( out_V_V_full_n );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( exitcond_flatten7_reg_1046 );
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( tmp_112_reg_1073_pp0_iter2_reg );

    SC_METHOD(thread_ap_block_state1);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );

    SC_METHOD(thread_ap_block_state2_pp0_stage0_iter0);

    SC_METHOD(thread_ap_block_state3_pp0_stage0_iter1);
    sensitive << ( in_V_V_empty_n );
    sensitive << ( exitcond_flatten7_reg_1046 );

    SC_METHOD(thread_ap_block_state4_pp0_stage0_iter2);

    SC_METHOD(thread_ap_block_state5_pp0_stage0_iter3);
    sensitive << ( out_V_V_full_n );
    sensitive << ( tmp_112_reg_1073_pp0_iter2_reg );

    SC_METHOD(thread_ap_condition_pp0_exit_iter0_state2);
    sensitive << ( exitcond_flatten7_fu_317_p2 );

    SC_METHOD(thread_ap_done);
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm_state6 );

    SC_METHOD(thread_ap_enable_pp0);
    sensitive << ( ap_idle_pp0 );

    SC_METHOD(thread_ap_idle);
    sensitive << ( real_start );
    sensitive << ( ap_CS_fsm_state1 );

    SC_METHOD(thread_ap_idle_pp0);
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_enable_reg_pp0_iter2 );

    SC_METHOD(thread_ap_ready);
    sensitive << ( internal_ap_ready );

    SC_METHOD(thread_exitcond_flatten7_fu_317_p2);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( indvar_flatten7_reg_241 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_exitcond_flatten_fu_329_p2);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( indvar_flatten_reg_252 );
    sensitive << ( exitcond_flatten7_fu_317_p2 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_in_V_V_blk_n);
    sensitive << ( in_V_V_empty_n );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( exitcond_flatten7_reg_1046 );

    SC_METHOD(thread_in_V_V_read);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( exitcond_flatten7_reg_1046 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_indvar_flatten_next7_fu_323_p2);
    sensitive << ( indvar_flatten7_reg_241 );

    SC_METHOD(thread_indvar_flatten_next_fu_461_p3);
    sensitive << ( exitcond_flatten_fu_329_p2 );
    sensitive << ( indvar_flatten_op_fu_455_p2 );

    SC_METHOD(thread_indvar_flatten_op_fu_455_p2);
    sensitive << ( indvar_flatten_reg_252 );

    SC_METHOD(thread_internal_ap_ready);
    sensitive << ( ap_CS_fsm_state6 );

    SC_METHOD(thread_macRegisters_0_V_fu_771_p2);
    sensitive << ( macRegisters_0_V_5_fu_160 );
    sensitive << ( tmp1_cast_fu_768_p1 );

    SC_METHOD(thread_macRegisters_1_V_fu_780_p2);
    sensitive << ( macRegisters_1_V_5_fu_164 );
    sensitive << ( tmp2_cast_fu_777_p1 );

    SC_METHOD(thread_macRegisters_2_V_fu_789_p2);
    sensitive << ( macRegisters_2_V_5_fu_168 );
    sensitive << ( tmp3_cast_fu_786_p1 );

    SC_METHOD(thread_macRegisters_3_V_fu_807_p2);
    sensitive << ( tmp4_fu_801_p2 );
    sensitive << ( tmp_114_fu_795_p1 );

    SC_METHOD(thread_nm_2_fu_377_p2);
    sensitive << ( nm_mid_fu_335_p3 );

    SC_METHOD(thread_nm_mid2_fu_425_p3);
    sensitive << ( nm_mid_fu_335_p3 );
    sensitive << ( tmp_106_mid_fu_371_p2 );
    sensitive << ( nm_2_fu_377_p2 );

    SC_METHOD(thread_nm_mid_fu_335_p3);
    sensitive << ( nm_reg_263 );
    sensitive << ( exitcond_flatten_fu_329_p2 );

    SC_METHOD(thread_nm_t_mid2_fu_417_p3);
    sensitive << ( tmp_106_mid_fu_371_p2 );
    sensitive << ( tmp_743_fu_397_p1 );
    sensitive << ( nm_t_mid_fu_351_p3 );

    SC_METHOD(thread_nm_t_mid_fu_351_p3);
    sensitive << ( tmp_fu_305_p1 );
    sensitive << ( exitcond_flatten_fu_329_p2 );

    SC_METHOD(thread_not_exitcond_flatten_fu_359_p2);
    sensitive << ( exitcond_flatten_fu_329_p2 );

    SC_METHOD(thread_out_V_V_blk_n);
    sensitive << ( out_V_V_full_n );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( tmp_112_reg_1073_pp0_iter2_reg );

    SC_METHOD(thread_out_V_V_din);
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( tmp_112_reg_1073_pp0_iter2_reg );
    sensitive << ( ap_block_pp0_stage0_01001 );
    sensitive << ( result_V_3_fu_999_p2 );
    sensitive << ( result_V_2_fu_956_p2 );
    sensitive << ( result_V_1_fu_913_p2 );
    sensitive << ( result_V_fu_870_p2 );

    SC_METHOD(thread_out_V_V_write);
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( tmp_112_reg_1073_pp0_iter2_reg );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_p_071_assign_1_cast5_s_fu_476_p1);
    sensitive << ( tmp_V_52_reg_1087 );

    SC_METHOD(thread_p_1_fu_590_p2);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( exitcond_flatten7_reg_1046_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( tmp_750_fu_586_p1 );

    SC_METHOD(thread_p_2_fu_662_p2);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( exitcond_flatten7_reg_1046_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( tmp_754_fu_658_p1 );

    SC_METHOD(thread_p_3_fu_730_p2);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( exitcond_flatten7_reg_1046_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( tmp_757_fu_726_p1 );

    SC_METHOD(thread_p_s_fu_518_p2);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( exitcond_flatten7_reg_1046_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( tmp_746_fu_514_p1 );

    SC_METHOD(thread_real_start);
    sensitive << ( ap_start );
    sensitive << ( start_full_n );
    sensitive << ( start_once_reg );

    SC_METHOD(thread_result_V_1_fu_913_p2);
    sensitive << ( macRegisters_1_V_fu_780_p2 );
    sensitive << ( tmp_116_fu_876_p18 );

    SC_METHOD(thread_result_V_2_fu_956_p2);
    sensitive << ( macRegisters_2_V_fu_789_p2 );
    sensitive << ( tmp_117_fu_919_p18 );

    SC_METHOD(thread_result_V_3_fu_999_p2);
    sensitive << ( macRegisters_3_V_fu_807_p2 );
    sensitive << ( tmp_118_fu_962_p18 );

    SC_METHOD(thread_result_V_fu_870_p2);
    sensitive << ( macRegisters_0_V_fu_771_p2 );
    sensitive << ( tmp_115_fu_833_p18 );

    SC_METHOD(thread_sf_2_fu_449_p2);
    sensitive << ( sf_mid2_fu_389_p3 );

    SC_METHOD(thread_sf_cast6_fu_433_p1);
    sensitive << ( sf_mid2_fu_389_p3 );

    SC_METHOD(thread_sf_mid2_fu_389_p3);
    sensitive << ( sf_reg_274 );
    sensitive << ( tmp_362_fu_383_p2 );

    SC_METHOD(thread_start_out);
    sensitive << ( real_start );

    SC_METHOD(thread_start_write);
    sensitive << ( real_start );
    sensitive << ( start_once_reg );

    SC_METHOD(thread_tmp1_cast_fu_768_p1);
    sensitive << ( tmp1_reg_1113 );

    SC_METHOD(thread_tmp1_fu_548_p2);
    sensitive << ( tmp_107_cast_fu_510_p1 );
    sensitive << ( tmp_169_cast_cast_fu_544_p1 );

    SC_METHOD(thread_tmp2_cast_fu_777_p1);
    sensitive << ( tmp2_reg_1118 );

    SC_METHOD(thread_tmp2_fu_620_p2);
    sensitive << ( tmp_164_1_cast_fu_582_p1 );
    sensitive << ( tmp_169_1_cast_cast_fu_616_p1 );

    SC_METHOD(thread_tmp3_cast_fu_786_p1);
    sensitive << ( tmp3_reg_1123 );

    SC_METHOD(thread_tmp3_fu_692_p2);
    sensitive << ( tmp_164_2_cast_fu_654_p1 );
    sensitive << ( tmp_169_2_cast_cast_fu_688_p1 );

    SC_METHOD(thread_tmp4_fu_801_p2);
    sensitive << ( macRegisters_3_V_5_fu_172 );
    sensitive << ( tmp_169_3_cast_fu_798_p1 );

    SC_METHOD(thread_tmp_103_fu_437_p2);
    sensitive << ( tmp_105_mid2_fu_409_p3 );
    sensitive << ( sf_cast6_fu_433_p1 );

    SC_METHOD(thread_tmp_104_fu_469_p1);
    sensitive << ( tmp_103_reg_1068 );

    SC_METHOD(thread_tmp_105_fu_486_p0);
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( p_071_assign_1_cast5_s_fu_476_p1 );

    SC_METHOD(thread_tmp_105_fu_486_p1);
    sensitive << ( weights5_m_weights_V_q0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter2 );

    SC_METHOD(thread_tmp_105_fu_486_p2);
    sensitive << ( tmp_105_fu_486_p0 );
    sensitive << ( tmp_105_fu_486_p1 );

    SC_METHOD(thread_tmp_105_mid1_fu_401_p3);
    sensitive << ( tmp_743_fu_397_p1 );

    SC_METHOD(thread_tmp_105_mid2_fu_409_p3);
    sensitive << ( tmp_106_mid_fu_371_p2 );
    sensitive << ( tmp_105_mid1_fu_401_p3 );
    sensitive << ( tmp_105_mid_fu_343_p3 );

    SC_METHOD(thread_tmp_105_mid_fu_343_p3);
    sensitive << ( exitcond_flatten_fu_329_p2 );
    sensitive << ( tmp_s_fu_309_p3 );

    SC_METHOD(thread_tmp_106_mid_fu_371_p2);
    sensitive << ( tmp_361_fu_365_p2 );
    sensitive << ( not_exitcond_flatten_fu_359_p2 );

    SC_METHOD(thread_tmp_107_cast_fu_510_p1);
    sensitive << ( tmp_745_fu_500_p4 );

    SC_METHOD(thread_tmp_108_fu_524_p2);
    sensitive << ( tmp_744_fu_492_p3 );
    sensitive << ( p_s_fu_518_p2 );

    SC_METHOD(thread_tmp_109_fu_538_p2);
    sensitive << ( tmp_108_fu_524_p2 );
    sensitive << ( tmp_747_fu_530_p3 );

    SC_METHOD(thread_tmp_112_fu_443_p2);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( exitcond_flatten7_fu_317_p2 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( sf_mid2_fu_389_p3 );

    SC_METHOD(thread_tmp_114_fu_795_p1);
    sensitive << ( tmp_113_reg_1128 );

    SC_METHOD(thread_tmp_162_1_fu_558_p0);
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( p_071_assign_1_cast5_s_fu_476_p1 );

    SC_METHOD(thread_tmp_162_1_fu_558_p1);
    sensitive << ( weights5_m_weights_V_1_q0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter2 );

    SC_METHOD(thread_tmp_162_1_fu_558_p2);
    sensitive << ( tmp_162_1_fu_558_p0 );
    sensitive << ( tmp_162_1_fu_558_p1 );

    SC_METHOD(thread_tmp_162_2_fu_630_p0);
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( p_071_assign_1_cast5_s_fu_476_p1 );

    SC_METHOD(thread_tmp_162_2_fu_630_p1);
    sensitive << ( weights5_m_weights_V_2_q0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter2 );

    SC_METHOD(thread_tmp_162_2_fu_630_p2);
    sensitive << ( tmp_162_2_fu_630_p0 );
    sensitive << ( tmp_162_2_fu_630_p1 );

    SC_METHOD(thread_tmp_162_3_fu_702_p0);
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( tmp_V_52_reg_1087 );
    sensitive << ( ap_enable_reg_pp0_iter2 );

    SC_METHOD(thread_tmp_162_3_fu_702_p1);
    sensitive << ( weights5_m_weights_V_3_q0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter2 );

    SC_METHOD(thread_tmp_162_3_fu_702_p2);
    sensitive << ( tmp_162_3_fu_702_p0 );
    sensitive << ( tmp_162_3_fu_702_p1 );

    SC_METHOD(thread_tmp_164_1_cast_fu_582_p1);
    sensitive << ( tmp_749_fu_572_p4 );

    SC_METHOD(thread_tmp_164_2_cast_fu_654_p1);
    sensitive << ( tmp_753_fu_644_p4 );

    SC_METHOD(thread_tmp_165_1_fu_596_p2);
    sensitive << ( tmp_748_fu_564_p3 );
    sensitive << ( p_1_fu_590_p2 );

    SC_METHOD(thread_tmp_165_2_fu_668_p2);
    sensitive << ( tmp_752_fu_636_p3 );
    sensitive << ( p_2_fu_662_p2 );

    SC_METHOD(thread_tmp_165_3_fu_736_p2);
    sensitive << ( tmp_756_fu_708_p3 );
    sensitive << ( p_3_fu_730_p2 );

    SC_METHOD(thread_tmp_169_1_cast_cast_fu_616_p1);
    sensitive << ( tmp_169_1_fu_610_p2 );

    SC_METHOD(thread_tmp_169_1_fu_610_p2);
    sensitive << ( tmp_165_1_fu_596_p2 );
    sensitive << ( tmp_751_fu_602_p3 );

    SC_METHOD(thread_tmp_169_2_cast_cast_fu_688_p1);
    sensitive << ( tmp_169_2_fu_682_p2 );

    SC_METHOD(thread_tmp_169_2_fu_682_p2);
    sensitive << ( tmp_165_2_fu_668_p2 );
    sensitive << ( tmp_755_fu_674_p3 );

    SC_METHOD(thread_tmp_169_3_cast_fu_798_p1);
    sensitive << ( tmp_169_3_reg_1133 );

    SC_METHOD(thread_tmp_169_3_fu_750_p2);
    sensitive << ( tmp_165_3_fu_736_p2 );
    sensitive << ( tmp_758_fu_742_p3 );

    SC_METHOD(thread_tmp_169_cast_cast_fu_544_p1);
    sensitive << ( tmp_109_fu_538_p2 );

    SC_METHOD(thread_tmp_361_fu_365_p2);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( sf_reg_274 );
    sensitive << ( exitcond_flatten7_fu_317_p2 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_tmp_362_fu_383_p2);
    sensitive << ( exitcond_flatten_fu_329_p2 );
    sensitive << ( tmp_106_mid_fu_371_p2 );

    SC_METHOD(thread_tmp_743_fu_397_p1);
    sensitive << ( nm_2_fu_377_p2 );

    SC_METHOD(thread_tmp_744_fu_492_p3);
    sensitive << ( tmp_105_fu_486_p2 );

    SC_METHOD(thread_tmp_745_fu_500_p4);
    sensitive << ( tmp_105_fu_486_p2 );

    SC_METHOD(thread_tmp_746_fu_514_p1);
    sensitive << ( tmp_105_fu_486_p2 );

    SC_METHOD(thread_tmp_747_fu_530_p3);
    sensitive << ( tmp_105_fu_486_p2 );

    SC_METHOD(thread_tmp_748_fu_564_p3);
    sensitive << ( tmp_162_1_fu_558_p2 );

    SC_METHOD(thread_tmp_749_fu_572_p4);
    sensitive << ( tmp_162_1_fu_558_p2 );

    SC_METHOD(thread_tmp_750_fu_586_p1);
    sensitive << ( tmp_162_1_fu_558_p2 );

    SC_METHOD(thread_tmp_751_fu_602_p3);
    sensitive << ( tmp_162_1_fu_558_p2 );

    SC_METHOD(thread_tmp_752_fu_636_p3);
    sensitive << ( tmp_162_2_fu_630_p2 );

    SC_METHOD(thread_tmp_753_fu_644_p4);
    sensitive << ( tmp_162_2_fu_630_p2 );

    SC_METHOD(thread_tmp_754_fu_658_p1);
    sensitive << ( tmp_162_2_fu_630_p2 );

    SC_METHOD(thread_tmp_755_fu_674_p3);
    sensitive << ( tmp_162_2_fu_630_p2 );

    SC_METHOD(thread_tmp_756_fu_708_p3);
    sensitive << ( tmp_162_3_fu_702_p2 );

    SC_METHOD(thread_tmp_757_fu_726_p1);
    sensitive << ( tmp_162_3_fu_702_p2 );

    SC_METHOD(thread_tmp_758_fu_742_p3);
    sensitive << ( tmp_162_3_fu_702_p2 );

    SC_METHOD(thread_tmp_fu_305_p1);
    sensitive << ( nm_reg_263 );

    SC_METHOD(thread_tmp_s_fu_309_p3);
    sensitive << ( tmp_fu_305_p1 );

    SC_METHOD(thread_weights5_m_weights_V_1_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( tmp_104_fu_469_p1 );

    SC_METHOD(thread_weights5_m_weights_V_1_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_weights5_m_weights_V_2_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( tmp_104_fu_469_p1 );

    SC_METHOD(thread_weights5_m_weights_V_2_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_weights5_m_weights_V_3_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( tmp_104_fu_469_p1 );

    SC_METHOD(thread_weights5_m_weights_V_3_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_weights5_m_weights_V_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( tmp_104_fu_469_p1 );

    SC_METHOD(thread_weights5_m_weights_V_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_ap_NS_fsm);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( exitcond_flatten7_fu_317_p2 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage0_subdone );
    sensitive << ( ap_enable_reg_pp0_iter2 );

    SC_THREAD(thread_ap_var_for_const0);

    SC_THREAD(thread_ap_var_for_const1);

    SC_THREAD(thread_ap_var_for_const2);

    SC_THREAD(thread_ap_var_for_const3);

    SC_THREAD(thread_ap_var_for_const4);

    SC_THREAD(thread_ap_var_for_const5);

    SC_THREAD(thread_ap_var_for_const6);

    SC_THREAD(thread_ap_var_for_const7);

    SC_THREAD(thread_ap_var_for_const8);

    SC_THREAD(thread_ap_var_for_const9);

    SC_THREAD(thread_ap_var_for_const10);

    SC_THREAD(thread_ap_var_for_const11);

    SC_THREAD(thread_ap_var_for_const12);

    SC_THREAD(thread_ap_var_for_const13);

    SC_THREAD(thread_ap_var_for_const14);

    SC_THREAD(thread_ap_var_for_const15);

    SC_THREAD(thread_ap_var_for_const16);

    start_once_reg = SC_LOGIC_0;
    ap_done_reg = SC_LOGIC_0;
    ap_CS_fsm = "001";
    ap_enable_reg_pp0_iter1 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter3 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter0 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter2 = SC_LOGIC_0;
    static int apTFileNum = 0;
    stringstream apTFilenSS;
    apTFilenSS << "Conv1DMac_new_1_sc_trace_" << apTFileNum ++;
    string apTFn = apTFilenSS.str();
    mVcdFile = sc_create_vcd_trace_file(apTFn.c_str());
    mVcdFile->set_time_unit(1, SC_PS);
    if (1) {
#ifdef __HLS_TRACE_LEVEL_PORT_HIER__
    sc_trace(mVcdFile, ap_clk, "(port)ap_clk");
    sc_trace(mVcdFile, ap_rst, "(port)ap_rst");
    sc_trace(mVcdFile, ap_start, "(port)ap_start");
    sc_trace(mVcdFile, start_full_n, "(port)start_full_n");
    sc_trace(mVcdFile, ap_done, "(port)ap_done");
    sc_trace(mVcdFile, ap_continue, "(port)ap_continue");
    sc_trace(mVcdFile, ap_idle, "(port)ap_idle");
    sc_trace(mVcdFile, ap_ready, "(port)ap_ready");
    sc_trace(mVcdFile, start_out, "(port)start_out");
    sc_trace(mVcdFile, start_write, "(port)start_write");
    sc_trace(mVcdFile, in_V_V_dout, "(port)in_V_V_dout");
    sc_trace(mVcdFile, in_V_V_empty_n, "(port)in_V_V_empty_n");
    sc_trace(mVcdFile, in_V_V_read, "(port)in_V_V_read");
    sc_trace(mVcdFile, out_V_V_din, "(port)out_V_V_din");
    sc_trace(mVcdFile, out_V_V_full_n, "(port)out_V_V_full_n");
    sc_trace(mVcdFile, out_V_V_write, "(port)out_V_V_write");
#endif
#ifdef __HLS_TRACE_LEVEL_INT__
    sc_trace(mVcdFile, real_start, "real_start");
    sc_trace(mVcdFile, start_once_reg, "start_once_reg");
    sc_trace(mVcdFile, ap_done_reg, "ap_done_reg");
    sc_trace(mVcdFile, ap_CS_fsm, "ap_CS_fsm");
    sc_trace(mVcdFile, ap_CS_fsm_state1, "ap_CS_fsm_state1");
    sc_trace(mVcdFile, internal_ap_ready, "internal_ap_ready");
    sc_trace(mVcdFile, weights5_m_weights_V_address0, "weights5_m_weights_V_address0");
    sc_trace(mVcdFile, weights5_m_weights_V_ce0, "weights5_m_weights_V_ce0");
    sc_trace(mVcdFile, weights5_m_weights_V_q0, "weights5_m_weights_V_q0");
    sc_trace(mVcdFile, weights5_m_weights_V_1_address0, "weights5_m_weights_V_1_address0");
    sc_trace(mVcdFile, weights5_m_weights_V_1_ce0, "weights5_m_weights_V_1_ce0");
    sc_trace(mVcdFile, weights5_m_weights_V_1_q0, "weights5_m_weights_V_1_q0");
    sc_trace(mVcdFile, weights5_m_weights_V_2_address0, "weights5_m_weights_V_2_address0");
    sc_trace(mVcdFile, weights5_m_weights_V_2_ce0, "weights5_m_weights_V_2_ce0");
    sc_trace(mVcdFile, weights5_m_weights_V_2_q0, "weights5_m_weights_V_2_q0");
    sc_trace(mVcdFile, weights5_m_weights_V_3_address0, "weights5_m_weights_V_3_address0");
    sc_trace(mVcdFile, weights5_m_weights_V_3_ce0, "weights5_m_weights_V_3_ce0");
    sc_trace(mVcdFile, weights5_m_weights_V_3_q0, "weights5_m_weights_V_3_q0");
    sc_trace(mVcdFile, in_V_V_blk_n, "in_V_V_blk_n");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage0, "ap_CS_fsm_pp0_stage0");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter1, "ap_enable_reg_pp0_iter1");
    sc_trace(mVcdFile, ap_block_pp0_stage0, "ap_block_pp0_stage0");
    sc_trace(mVcdFile, exitcond_flatten7_reg_1046, "exitcond_flatten7_reg_1046");
    sc_trace(mVcdFile, out_V_V_blk_n, "out_V_V_blk_n");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter3, "ap_enable_reg_pp0_iter3");
    sc_trace(mVcdFile, tmp_112_reg_1073, "tmp_112_reg_1073");
    sc_trace(mVcdFile, tmp_112_reg_1073_pp0_iter2_reg, "tmp_112_reg_1073_pp0_iter2_reg");
    sc_trace(mVcdFile, indvar_flatten7_reg_241, "indvar_flatten7_reg_241");
    sc_trace(mVcdFile, indvar_flatten_reg_252, "indvar_flatten_reg_252");
    sc_trace(mVcdFile, nm_reg_263, "nm_reg_263");
    sc_trace(mVcdFile, sf_reg_274, "sf_reg_274");
    sc_trace(mVcdFile, exitcond_flatten7_fu_317_p2, "exitcond_flatten7_fu_317_p2");
    sc_trace(mVcdFile, ap_block_state2_pp0_stage0_iter0, "ap_block_state2_pp0_stage0_iter0");
    sc_trace(mVcdFile, ap_block_state3_pp0_stage0_iter1, "ap_block_state3_pp0_stage0_iter1");
    sc_trace(mVcdFile, ap_block_state4_pp0_stage0_iter2, "ap_block_state4_pp0_stage0_iter2");
    sc_trace(mVcdFile, ap_block_state5_pp0_stage0_iter3, "ap_block_state5_pp0_stage0_iter3");
    sc_trace(mVcdFile, ap_block_pp0_stage0_11001, "ap_block_pp0_stage0_11001");
    sc_trace(mVcdFile, exitcond_flatten7_reg_1046_pp0_iter1_reg, "exitcond_flatten7_reg_1046_pp0_iter1_reg");
    sc_trace(mVcdFile, indvar_flatten_next7_fu_323_p2, "indvar_flatten_next7_fu_323_p2");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter0, "ap_enable_reg_pp0_iter0");
    sc_trace(mVcdFile, nm_t_mid2_fu_417_p3, "nm_t_mid2_fu_417_p3");
    sc_trace(mVcdFile, nm_t_mid2_reg_1055, "nm_t_mid2_reg_1055");
    sc_trace(mVcdFile, nm_t_mid2_reg_1055_pp0_iter1_reg, "nm_t_mid2_reg_1055_pp0_iter1_reg");
    sc_trace(mVcdFile, nm_t_mid2_reg_1055_pp0_iter2_reg, "nm_t_mid2_reg_1055_pp0_iter2_reg");
    sc_trace(mVcdFile, nm_mid2_fu_425_p3, "nm_mid2_fu_425_p3");
    sc_trace(mVcdFile, tmp_103_fu_437_p2, "tmp_103_fu_437_p2");
    sc_trace(mVcdFile, tmp_103_reg_1068, "tmp_103_reg_1068");
    sc_trace(mVcdFile, tmp_112_fu_443_p2, "tmp_112_fu_443_p2");
    sc_trace(mVcdFile, tmp_112_reg_1073_pp0_iter1_reg, "tmp_112_reg_1073_pp0_iter1_reg");
    sc_trace(mVcdFile, sf_2_fu_449_p2, "sf_2_fu_449_p2");
    sc_trace(mVcdFile, indvar_flatten_next_fu_461_p3, "indvar_flatten_next_fu_461_p3");
    sc_trace(mVcdFile, tmp_V_52_reg_1087, "tmp_V_52_reg_1087");
    sc_trace(mVcdFile, tmp1_fu_548_p2, "tmp1_fu_548_p2");
    sc_trace(mVcdFile, tmp1_reg_1113, "tmp1_reg_1113");
    sc_trace(mVcdFile, tmp2_fu_620_p2, "tmp2_fu_620_p2");
    sc_trace(mVcdFile, tmp2_reg_1118, "tmp2_reg_1118");
    sc_trace(mVcdFile, tmp3_fu_692_p2, "tmp3_fu_692_p2");
    sc_trace(mVcdFile, tmp3_reg_1123, "tmp3_reg_1123");
    sc_trace(mVcdFile, tmp_113_reg_1128, "tmp_113_reg_1128");
    sc_trace(mVcdFile, tmp_169_3_fu_750_p2, "tmp_169_3_fu_750_p2");
    sc_trace(mVcdFile, tmp_169_3_reg_1133, "tmp_169_3_reg_1133");
    sc_trace(mVcdFile, ap_block_state1, "ap_block_state1");
    sc_trace(mVcdFile, ap_block_pp0_stage0_subdone, "ap_block_pp0_stage0_subdone");
    sc_trace(mVcdFile, ap_condition_pp0_exit_iter0_state2, "ap_condition_pp0_exit_iter0_state2");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter2, "ap_enable_reg_pp0_iter2");
    sc_trace(mVcdFile, tmp_104_fu_469_p1, "tmp_104_fu_469_p1");
    sc_trace(mVcdFile, ap_block_pp0_stage0_01001, "ap_block_pp0_stage0_01001");
    sc_trace(mVcdFile, macRegisters_0_V_5_fu_160, "macRegisters_0_V_5_fu_160");
    sc_trace(mVcdFile, macRegisters_0_V_fu_771_p2, "macRegisters_0_V_fu_771_p2");
    sc_trace(mVcdFile, macRegisters_1_V_5_fu_164, "macRegisters_1_V_5_fu_164");
    sc_trace(mVcdFile, macRegisters_1_V_fu_780_p2, "macRegisters_1_V_fu_780_p2");
    sc_trace(mVcdFile, macRegisters_2_V_5_fu_168, "macRegisters_2_V_5_fu_168");
    sc_trace(mVcdFile, macRegisters_2_V_fu_789_p2, "macRegisters_2_V_fu_789_p2");
    sc_trace(mVcdFile, macRegisters_3_V_5_fu_172, "macRegisters_3_V_5_fu_172");
    sc_trace(mVcdFile, macRegisters_3_V_fu_807_p2, "macRegisters_3_V_fu_807_p2");
    sc_trace(mVcdFile, tmp_fu_305_p1, "tmp_fu_305_p1");
    sc_trace(mVcdFile, exitcond_flatten_fu_329_p2, "exitcond_flatten_fu_329_p2");
    sc_trace(mVcdFile, tmp_s_fu_309_p3, "tmp_s_fu_309_p3");
    sc_trace(mVcdFile, tmp_361_fu_365_p2, "tmp_361_fu_365_p2");
    sc_trace(mVcdFile, not_exitcond_flatten_fu_359_p2, "not_exitcond_flatten_fu_359_p2");
    sc_trace(mVcdFile, nm_mid_fu_335_p3, "nm_mid_fu_335_p3");
    sc_trace(mVcdFile, tmp_106_mid_fu_371_p2, "tmp_106_mid_fu_371_p2");
    sc_trace(mVcdFile, tmp_362_fu_383_p2, "tmp_362_fu_383_p2");
    sc_trace(mVcdFile, nm_2_fu_377_p2, "nm_2_fu_377_p2");
    sc_trace(mVcdFile, tmp_743_fu_397_p1, "tmp_743_fu_397_p1");
    sc_trace(mVcdFile, tmp_105_mid1_fu_401_p3, "tmp_105_mid1_fu_401_p3");
    sc_trace(mVcdFile, tmp_105_mid_fu_343_p3, "tmp_105_mid_fu_343_p3");
    sc_trace(mVcdFile, nm_t_mid_fu_351_p3, "nm_t_mid_fu_351_p3");
    sc_trace(mVcdFile, sf_mid2_fu_389_p3, "sf_mid2_fu_389_p3");
    sc_trace(mVcdFile, tmp_105_mid2_fu_409_p3, "tmp_105_mid2_fu_409_p3");
    sc_trace(mVcdFile, sf_cast6_fu_433_p1, "sf_cast6_fu_433_p1");
    sc_trace(mVcdFile, indvar_flatten_op_fu_455_p2, "indvar_flatten_op_fu_455_p2");
    sc_trace(mVcdFile, tmp_105_fu_486_p0, "tmp_105_fu_486_p0");
    sc_trace(mVcdFile, p_071_assign_1_cast5_s_fu_476_p1, "p_071_assign_1_cast5_s_fu_476_p1");
    sc_trace(mVcdFile, tmp_105_fu_486_p1, "tmp_105_fu_486_p1");
    sc_trace(mVcdFile, tmp_105_fu_486_p2, "tmp_105_fu_486_p2");
    sc_trace(mVcdFile, tmp_745_fu_500_p4, "tmp_745_fu_500_p4");
    sc_trace(mVcdFile, tmp_746_fu_514_p1, "tmp_746_fu_514_p1");
    sc_trace(mVcdFile, tmp_744_fu_492_p3, "tmp_744_fu_492_p3");
    sc_trace(mVcdFile, p_s_fu_518_p2, "p_s_fu_518_p2");
    sc_trace(mVcdFile, tmp_108_fu_524_p2, "tmp_108_fu_524_p2");
    sc_trace(mVcdFile, tmp_747_fu_530_p3, "tmp_747_fu_530_p3");
    sc_trace(mVcdFile, tmp_109_fu_538_p2, "tmp_109_fu_538_p2");
    sc_trace(mVcdFile, tmp_107_cast_fu_510_p1, "tmp_107_cast_fu_510_p1");
    sc_trace(mVcdFile, tmp_169_cast_cast_fu_544_p1, "tmp_169_cast_cast_fu_544_p1");
    sc_trace(mVcdFile, tmp_162_1_fu_558_p0, "tmp_162_1_fu_558_p0");
    sc_trace(mVcdFile, tmp_162_1_fu_558_p1, "tmp_162_1_fu_558_p1");
    sc_trace(mVcdFile, tmp_162_1_fu_558_p2, "tmp_162_1_fu_558_p2");
    sc_trace(mVcdFile, tmp_749_fu_572_p4, "tmp_749_fu_572_p4");
    sc_trace(mVcdFile, tmp_750_fu_586_p1, "tmp_750_fu_586_p1");
    sc_trace(mVcdFile, tmp_748_fu_564_p3, "tmp_748_fu_564_p3");
    sc_trace(mVcdFile, p_1_fu_590_p2, "p_1_fu_590_p2");
    sc_trace(mVcdFile, tmp_165_1_fu_596_p2, "tmp_165_1_fu_596_p2");
    sc_trace(mVcdFile, tmp_751_fu_602_p3, "tmp_751_fu_602_p3");
    sc_trace(mVcdFile, tmp_169_1_fu_610_p2, "tmp_169_1_fu_610_p2");
    sc_trace(mVcdFile, tmp_164_1_cast_fu_582_p1, "tmp_164_1_cast_fu_582_p1");
    sc_trace(mVcdFile, tmp_169_1_cast_cast_fu_616_p1, "tmp_169_1_cast_cast_fu_616_p1");
    sc_trace(mVcdFile, tmp_162_2_fu_630_p0, "tmp_162_2_fu_630_p0");
    sc_trace(mVcdFile, tmp_162_2_fu_630_p1, "tmp_162_2_fu_630_p1");
    sc_trace(mVcdFile, tmp_162_2_fu_630_p2, "tmp_162_2_fu_630_p2");
    sc_trace(mVcdFile, tmp_753_fu_644_p4, "tmp_753_fu_644_p4");
    sc_trace(mVcdFile, tmp_754_fu_658_p1, "tmp_754_fu_658_p1");
    sc_trace(mVcdFile, tmp_752_fu_636_p3, "tmp_752_fu_636_p3");
    sc_trace(mVcdFile, p_2_fu_662_p2, "p_2_fu_662_p2");
    sc_trace(mVcdFile, tmp_165_2_fu_668_p2, "tmp_165_2_fu_668_p2");
    sc_trace(mVcdFile, tmp_755_fu_674_p3, "tmp_755_fu_674_p3");
    sc_trace(mVcdFile, tmp_169_2_fu_682_p2, "tmp_169_2_fu_682_p2");
    sc_trace(mVcdFile, tmp_164_2_cast_fu_654_p1, "tmp_164_2_cast_fu_654_p1");
    sc_trace(mVcdFile, tmp_169_2_cast_cast_fu_688_p1, "tmp_169_2_cast_cast_fu_688_p1");
    sc_trace(mVcdFile, tmp_162_3_fu_702_p0, "tmp_162_3_fu_702_p0");
    sc_trace(mVcdFile, tmp_162_3_fu_702_p1, "tmp_162_3_fu_702_p1");
    sc_trace(mVcdFile, tmp_162_3_fu_702_p2, "tmp_162_3_fu_702_p2");
    sc_trace(mVcdFile, tmp_757_fu_726_p1, "tmp_757_fu_726_p1");
    sc_trace(mVcdFile, tmp_756_fu_708_p3, "tmp_756_fu_708_p3");
    sc_trace(mVcdFile, p_3_fu_730_p2, "p_3_fu_730_p2");
    sc_trace(mVcdFile, tmp_165_3_fu_736_p2, "tmp_165_3_fu_736_p2");
    sc_trace(mVcdFile, tmp_758_fu_742_p3, "tmp_758_fu_742_p3");
    sc_trace(mVcdFile, tmp1_cast_fu_768_p1, "tmp1_cast_fu_768_p1");
    sc_trace(mVcdFile, tmp2_cast_fu_777_p1, "tmp2_cast_fu_777_p1");
    sc_trace(mVcdFile, tmp3_cast_fu_786_p1, "tmp3_cast_fu_786_p1");
    sc_trace(mVcdFile, tmp_169_3_cast_fu_798_p1, "tmp_169_3_cast_fu_798_p1");
    sc_trace(mVcdFile, tmp4_fu_801_p2, "tmp4_fu_801_p2");
    sc_trace(mVcdFile, tmp_114_fu_795_p1, "tmp_114_fu_795_p1");
    sc_trace(mVcdFile, tmp_115_fu_833_p18, "tmp_115_fu_833_p18");
    sc_trace(mVcdFile, tmp_116_fu_876_p18, "tmp_116_fu_876_p18");
    sc_trace(mVcdFile, tmp_117_fu_919_p18, "tmp_117_fu_919_p18");
    sc_trace(mVcdFile, tmp_118_fu_962_p18, "tmp_118_fu_962_p18");
    sc_trace(mVcdFile, result_V_3_fu_999_p2, "result_V_3_fu_999_p2");
    sc_trace(mVcdFile, result_V_2_fu_956_p2, "result_V_2_fu_956_p2");
    sc_trace(mVcdFile, result_V_1_fu_913_p2, "result_V_1_fu_913_p2");
    sc_trace(mVcdFile, result_V_fu_870_p2, "result_V_fu_870_p2");
    sc_trace(mVcdFile, ap_CS_fsm_state6, "ap_CS_fsm_state6");
    sc_trace(mVcdFile, ap_NS_fsm, "ap_NS_fsm");
    sc_trace(mVcdFile, ap_idle_pp0, "ap_idle_pp0");
    sc_trace(mVcdFile, ap_enable_pp0, "ap_enable_pp0");
#endif

    }
}

Conv1DMac_new_1::~Conv1DMac_new_1() {
    if (mVcdFile) 
        sc_close_vcd_trace_file(mVcdFile);

    delete weights5_m_weights_V_U;
    delete weights5_m_weights_V_1_U;
    delete weights5_m_weights_V_2_U;
    delete weights5_m_weights_V_3_U;
    delete computeS1_mux_164DeQ_x_x_x_x_U124;
    delete computeS1_mux_164DeQ_U125;
    delete computeS1_mux_164DeQ_x_x_x_x_U126;
    delete computeS1_mux_164DeQ_x_x_x_x_U127;
}

void Conv1DMac_new_1::thread_ap_var_for_const0() {
    ap_var_for_const0 = ap_const_lv8_0;
}

void Conv1DMac_new_1::thread_ap_var_for_const1() {
    ap_var_for_const1 = ap_const_lv8_F;
}

void Conv1DMac_new_1::thread_ap_var_for_const2() {
    ap_var_for_const2 = ap_const_lv8_7;
}

void Conv1DMac_new_1::thread_ap_var_for_const3() {
    ap_var_for_const3 = ap_const_lv8_1;
}

void Conv1DMac_new_1::thread_ap_var_for_const4() {
    ap_var_for_const4 = ap_const_lv8_8;
}

void Conv1DMac_new_1::thread_ap_var_for_const5() {
    ap_var_for_const5 = ap_const_lv8_FD;
}

void Conv1DMac_new_1::thread_ap_var_for_const6() {
    ap_var_for_const6 = ap_const_lv8_6;
}

void Conv1DMac_new_1::thread_ap_var_for_const7() {
    ap_var_for_const7 = ap_const_lv8_2;
}

void Conv1DMac_new_1::thread_ap_var_for_const8() {
    ap_var_for_const8 = ap_const_lv8_A;
}

void Conv1DMac_new_1::thread_ap_var_for_const9() {
    ap_var_for_const9 = ap_const_lv8_9;
}

void Conv1DMac_new_1::thread_ap_var_for_const10() {
    ap_var_for_const10 = ap_const_lv8_11;
}

void Conv1DMac_new_1::thread_ap_var_for_const11() {
    ap_var_for_const11 = ap_const_lv8_B;
}

void Conv1DMac_new_1::thread_ap_var_for_const12() {
    ap_var_for_const12 = ap_const_lv8_4;
}

void Conv1DMac_new_1::thread_ap_var_for_const13() {
    ap_var_for_const13 = ap_const_lv8_5;
}

void Conv1DMac_new_1::thread_ap_var_for_const14() {
    ap_var_for_const14 = ap_const_lv8_3;
}

void Conv1DMac_new_1::thread_ap_var_for_const15() {
    ap_var_for_const15 = ap_const_lv8_FB;
}

void Conv1DMac_new_1::thread_ap_var_for_const16() {
    ap_var_for_const16 = ap_const_lv8_F7;
}

void Conv1DMac_new_1::thread_ap_clk_no_reset_() {
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_CS_fsm = ap_ST_fsm_state1;
    } else {
        ap_CS_fsm = ap_NS_fsm.read();
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_done_reg = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, ap_continue.read())) {
            ap_done_reg = ap_const_logic_0;
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state6.read())) {
            ap_done_reg = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter0 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp0_exit_iter0_state2.read()))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_0;
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                    !(esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter1 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
            if (esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp0_exit_iter0_state2.read())) {
                ap_enable_reg_pp0_iter1 = (ap_condition_pp0_exit_iter0_state2.read() ^ ap_const_logic_1);
            } else if (esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1)) {
                ap_enable_reg_pp0_iter1 = ap_enable_reg_pp0_iter0.read();
            }
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter2 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp0_iter2 = ap_enable_reg_pp0_iter1.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter3 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp0_iter3 = ap_enable_reg_pp0_iter2.read();
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                    !(esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)))) {
            ap_enable_reg_pp0_iter3 = ap_const_logic_0;
        }
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten7_fu_317_p2.read()))) {
        indvar_flatten7_reg_241 = indvar_flatten_next7_fu_323_p2.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                !(esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)))) {
        indvar_flatten7_reg_241 = ap_const_lv19_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten7_fu_317_p2.read()))) {
        indvar_flatten_reg_252 = indvar_flatten_next_fu_461_p3.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                !(esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)))) {
        indvar_flatten_reg_252 = ap_const_lv12_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, tmp_112_reg_1073_pp0_iter2_reg.read()))) {
        macRegisters_0_V_5_fu_160 = macRegisters_0_V_fu_771_p2.read();
    } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                 !(esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1))) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
                 esl_seteq<1,1,1>(tmp_112_reg_1073_pp0_iter2_reg.read(), ap_const_lv1_1) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0)))) {
        macRegisters_0_V_5_fu_160 = ap_const_lv8_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, tmp_112_reg_1073_pp0_iter2_reg.read()))) {
        macRegisters_1_V_5_fu_164 = macRegisters_1_V_fu_780_p2.read();
    } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                 !(esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1))) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
                 esl_seteq<1,1,1>(tmp_112_reg_1073_pp0_iter2_reg.read(), ap_const_lv1_1) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0)))) {
        macRegisters_1_V_5_fu_164 = ap_const_lv8_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, tmp_112_reg_1073_pp0_iter2_reg.read()))) {
        macRegisters_2_V_5_fu_168 = macRegisters_2_V_fu_789_p2.read();
    } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                 !(esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1))) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
                 esl_seteq<1,1,1>(tmp_112_reg_1073_pp0_iter2_reg.read(), ap_const_lv1_1) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0)))) {
        macRegisters_2_V_5_fu_168 = ap_const_lv8_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, tmp_112_reg_1073_pp0_iter2_reg.read()))) {
        macRegisters_3_V_5_fu_172 = macRegisters_3_V_fu_807_p2.read();
    } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                 !(esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1))) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
                 esl_seteq<1,1,1>(tmp_112_reg_1073_pp0_iter2_reg.read(), ap_const_lv1_1) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0)))) {
        macRegisters_3_V_5_fu_172 = ap_const_lv8_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten7_fu_317_p2.read()))) {
        nm_reg_263 = nm_mid2_fu_425_p3.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                !(esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)))) {
        nm_reg_263 = ap_const_lv5_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten7_fu_317_p2.read()))) {
        sf_reg_274 = sf_2_fu_449_p2.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                !(esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)))) {
        sf_reg_274 = ap_const_lv7_0;
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        start_once_reg = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, real_start.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_0, internal_ap_ready.read()))) {
            start_once_reg = ap_const_logic_1;
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, internal_ap_ready.read())) {
            start_once_reg = ap_const_logic_0;
        }
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        exitcond_flatten7_reg_1046 = exitcond_flatten7_fu_317_p2.read();
        exitcond_flatten7_reg_1046_pp0_iter1_reg = exitcond_flatten7_reg_1046.read();
        nm_t_mid2_reg_1055_pp0_iter1_reg = nm_t_mid2_reg_1055.read();
        tmp_112_reg_1073_pp0_iter1_reg = tmp_112_reg_1073.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten7_fu_317_p2.read()))) {
        nm_t_mid2_reg_1055 = nm_t_mid2_fu_417_p3.read();
        tmp_103_reg_1068 = tmp_103_fu_437_p2.read();
        tmp_112_reg_1073 = tmp_112_fu_443_p2.read();
    }
    if (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0)) {
        nm_t_mid2_reg_1055_pp0_iter2_reg = nm_t_mid2_reg_1055_pp0_iter1_reg.read();
        tmp_112_reg_1073_pp0_iter2_reg = tmp_112_reg_1073_pp0_iter1_reg.read();
    }
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten7_reg_1046_pp0_iter1_reg.read()))) {
        tmp1_reg_1113 = tmp1_fu_548_p2.read();
        tmp2_reg_1118 = tmp2_fu_620_p2.read();
        tmp3_reg_1123 = tmp3_fu_692_p2.read();
        tmp_113_reg_1128 = tmp_162_3_fu_702_p2.read().range(13, 7);
        tmp_169_3_reg_1133 = tmp_169_3_fu_750_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(exitcond_flatten7_reg_1046.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        tmp_V_52_reg_1087 = in_V_V_dout.read();
    }
}

void Conv1DMac_new_1::thread_ap_CS_fsm_pp0_stage0() {
    ap_CS_fsm_pp0_stage0 = ap_CS_fsm.read()[1];
}

void Conv1DMac_new_1::thread_ap_CS_fsm_state1() {
    ap_CS_fsm_state1 = ap_CS_fsm.read()[0];
}

void Conv1DMac_new_1::thread_ap_CS_fsm_state6() {
    ap_CS_fsm_state6 = ap_CS_fsm.read()[2];
}

void Conv1DMac_new_1::thread_ap_block_pp0_stage0() {
    ap_block_pp0_stage0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Conv1DMac_new_1::thread_ap_block_pp0_stage0_01001() {
    ap_block_pp0_stage0_01001 = ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
  esl_seteq<1,1,1>(exitcond_flatten7_reg_1046.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read())) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
  esl_seteq<1,1,1>(tmp_112_reg_1073_pp0_iter2_reg.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read())));
}

void Conv1DMac_new_1::thread_ap_block_pp0_stage0_11001() {
    ap_block_pp0_stage0_11001 = ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
  esl_seteq<1,1,1>(exitcond_flatten7_reg_1046.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read())) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
  esl_seteq<1,1,1>(tmp_112_reg_1073_pp0_iter2_reg.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read())));
}

void Conv1DMac_new_1::thread_ap_block_pp0_stage0_subdone() {
    ap_block_pp0_stage0_subdone = ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
  esl_seteq<1,1,1>(exitcond_flatten7_reg_1046.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read())) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
  esl_seteq<1,1,1>(tmp_112_reg_1073_pp0_iter2_reg.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read())));
}

void Conv1DMac_new_1::thread_ap_block_state1() {
    ap_block_state1 = (esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1));
}

void Conv1DMac_new_1::thread_ap_block_state2_pp0_stage0_iter0() {
    ap_block_state2_pp0_stage0_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Conv1DMac_new_1::thread_ap_block_state3_pp0_stage0_iter1() {
    ap_block_state3_pp0_stage0_iter1 = (esl_seteq<1,1,1>(exitcond_flatten7_reg_1046.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read()));
}

void Conv1DMac_new_1::thread_ap_block_state4_pp0_stage0_iter2() {
    ap_block_state4_pp0_stage0_iter2 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Conv1DMac_new_1::thread_ap_block_state5_pp0_stage0_iter3() {
    ap_block_state5_pp0_stage0_iter3 = (esl_seteq<1,1,1>(tmp_112_reg_1073_pp0_iter2_reg.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read()));
}

void Conv1DMac_new_1::thread_ap_condition_pp0_exit_iter0_state2() {
    if (esl_seteq<1,1,1>(ap_const_lv1_1, exitcond_flatten7_fu_317_p2.read())) {
        ap_condition_pp0_exit_iter0_state2 = ap_const_logic_1;
    } else {
        ap_condition_pp0_exit_iter0_state2 = ap_const_logic_0;
    }
}

void Conv1DMac_new_1::thread_ap_done() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state6.read())) {
        ap_done = ap_const_logic_1;
    } else {
        ap_done = ap_done_reg.read();
    }
}

void Conv1DMac_new_1::thread_ap_enable_pp0() {
    ap_enable_pp0 = (ap_idle_pp0.read() ^ ap_const_logic_1);
}

void Conv1DMac_new_1::thread_ap_idle() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        ap_idle = ap_const_logic_1;
    } else {
        ap_idle = ap_const_logic_0;
    }
}

void Conv1DMac_new_1::thread_ap_idle_pp0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter2.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter3.read()))) {
        ap_idle_pp0 = ap_const_logic_1;
    } else {
        ap_idle_pp0 = ap_const_logic_0;
    }
}

void Conv1DMac_new_1::thread_ap_ready() {
    ap_ready = internal_ap_ready.read();
}

void Conv1DMac_new_1::thread_exitcond_flatten7_fu_317_p2() {
    exitcond_flatten7_fu_317_p2 = (!indvar_flatten7_reg_241.read().is_01() || !ap_const_lv19_40000.is_01())? sc_lv<1>(): sc_lv<1>(indvar_flatten7_reg_241.read() == ap_const_lv19_40000);
}

void Conv1DMac_new_1::thread_exitcond_flatten_fu_329_p2() {
    exitcond_flatten_fu_329_p2 = (!indvar_flatten_reg_252.read().is_01() || !ap_const_lv12_400.is_01())? sc_lv<1>(): sc_lv<1>(indvar_flatten_reg_252.read() == ap_const_lv12_400);
}

void Conv1DMac_new_1::thread_in_V_V_blk_n() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(exitcond_flatten7_reg_1046.read(), ap_const_lv1_0))) {
        in_V_V_blk_n = in_V_V_empty_n.read();
    } else {
        in_V_V_blk_n = ap_const_logic_1;
    }
}

void Conv1DMac_new_1::thread_in_V_V_read() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(exitcond_flatten7_reg_1046.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        in_V_V_read = ap_const_logic_1;
    } else {
        in_V_V_read = ap_const_logic_0;
    }
}

void Conv1DMac_new_1::thread_indvar_flatten_next7_fu_323_p2() {
    indvar_flatten_next7_fu_323_p2 = (!ap_const_lv19_1.is_01() || !indvar_flatten7_reg_241.read().is_01())? sc_lv<19>(): (sc_biguint<19>(ap_const_lv19_1) + sc_biguint<19>(indvar_flatten7_reg_241.read()));
}

void Conv1DMac_new_1::thread_indvar_flatten_next_fu_461_p3() {
    indvar_flatten_next_fu_461_p3 = (!exitcond_flatten_fu_329_p2.read()[0].is_01())? sc_lv<12>(): ((exitcond_flatten_fu_329_p2.read()[0].to_bool())? ap_const_lv12_1: indvar_flatten_op_fu_455_p2.read());
}

void Conv1DMac_new_1::thread_indvar_flatten_op_fu_455_p2() {
    indvar_flatten_op_fu_455_p2 = (!indvar_flatten_reg_252.read().is_01() || !ap_const_lv12_1.is_01())? sc_lv<12>(): (sc_biguint<12>(indvar_flatten_reg_252.read()) + sc_biguint<12>(ap_const_lv12_1));
}

void Conv1DMac_new_1::thread_internal_ap_ready() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state6.read())) {
        internal_ap_ready = ap_const_logic_1;
    } else {
        internal_ap_ready = ap_const_logic_0;
    }
}

void Conv1DMac_new_1::thread_macRegisters_0_V_fu_771_p2() {
    macRegisters_0_V_fu_771_p2 = (!tmp1_cast_fu_768_p1.read().is_01() || !macRegisters_0_V_5_fu_160.read().is_01())? sc_lv<8>(): (sc_bigint<8>(tmp1_cast_fu_768_p1.read()) + sc_biguint<8>(macRegisters_0_V_5_fu_160.read()));
}

void Conv1DMac_new_1::thread_macRegisters_1_V_fu_780_p2() {
    macRegisters_1_V_fu_780_p2 = (!tmp2_cast_fu_777_p1.read().is_01() || !macRegisters_1_V_5_fu_164.read().is_01())? sc_lv<8>(): (sc_bigint<8>(tmp2_cast_fu_777_p1.read()) + sc_biguint<8>(macRegisters_1_V_5_fu_164.read()));
}

void Conv1DMac_new_1::thread_macRegisters_2_V_fu_789_p2() {
    macRegisters_2_V_fu_789_p2 = (!tmp3_cast_fu_786_p1.read().is_01() || !macRegisters_2_V_5_fu_168.read().is_01())? sc_lv<8>(): (sc_bigint<8>(tmp3_cast_fu_786_p1.read()) + sc_biguint<8>(macRegisters_2_V_5_fu_168.read()));
}

void Conv1DMac_new_1::thread_macRegisters_3_V_fu_807_p2() {
    macRegisters_3_V_fu_807_p2 = (!tmp4_fu_801_p2.read().is_01() || !tmp_114_fu_795_p1.read().is_01())? sc_lv<8>(): (sc_biguint<8>(tmp4_fu_801_p2.read()) + sc_bigint<8>(tmp_114_fu_795_p1.read()));
}

void Conv1DMac_new_1::thread_nm_2_fu_377_p2() {
    nm_2_fu_377_p2 = (!ap_const_lv5_1.is_01() || !nm_mid_fu_335_p3.read().is_01())? sc_lv<5>(): (sc_biguint<5>(ap_const_lv5_1) + sc_biguint<5>(nm_mid_fu_335_p3.read()));
}

void Conv1DMac_new_1::thread_nm_mid2_fu_425_p3() {
    nm_mid2_fu_425_p3 = (!tmp_106_mid_fu_371_p2.read()[0].is_01())? sc_lv<5>(): ((tmp_106_mid_fu_371_p2.read()[0].to_bool())? nm_2_fu_377_p2.read(): nm_mid_fu_335_p3.read());
}

void Conv1DMac_new_1::thread_nm_mid_fu_335_p3() {
    nm_mid_fu_335_p3 = (!exitcond_flatten_fu_329_p2.read()[0].is_01())? sc_lv<5>(): ((exitcond_flatten_fu_329_p2.read()[0].to_bool())? ap_const_lv5_0: nm_reg_263.read());
}

void Conv1DMac_new_1::thread_nm_t_mid2_fu_417_p3() {
    nm_t_mid2_fu_417_p3 = (!tmp_106_mid_fu_371_p2.read()[0].is_01())? sc_lv<4>(): ((tmp_106_mid_fu_371_p2.read()[0].to_bool())? tmp_743_fu_397_p1.read(): nm_t_mid_fu_351_p3.read());
}

void Conv1DMac_new_1::thread_nm_t_mid_fu_351_p3() {
    nm_t_mid_fu_351_p3 = (!exitcond_flatten_fu_329_p2.read()[0].is_01())? sc_lv<4>(): ((exitcond_flatten_fu_329_p2.read()[0].to_bool())? ap_const_lv4_0: tmp_fu_305_p1.read());
}

void Conv1DMac_new_1::thread_not_exitcond_flatten_fu_359_p2() {
    not_exitcond_flatten_fu_359_p2 = (exitcond_flatten_fu_329_p2.read() ^ ap_const_lv1_1);
}

void Conv1DMac_new_1::thread_out_V_V_blk_n() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
         esl_seteq<1,1,1>(tmp_112_reg_1073_pp0_iter2_reg.read(), ap_const_lv1_1))) {
        out_V_V_blk_n = out_V_V_full_n.read();
    } else {
        out_V_V_blk_n = ap_const_logic_1;
    }
}

void Conv1DMac_new_1::thread_out_V_V_din() {
    out_V_V_din = esl_concat<24,8>(esl_concat<16,8>(esl_concat<8,8>(result_V_3_fu_999_p2.read(), result_V_2_fu_956_p2.read()), result_V_1_fu_913_p2.read()), result_V_fu_870_p2.read());
}

void Conv1DMac_new_1::thread_out_V_V_write() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
         esl_seteq<1,1,1>(tmp_112_reg_1073_pp0_iter2_reg.read(), ap_const_lv1_1) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        out_V_V_write = ap_const_logic_1;
    } else {
        out_V_V_write = ap_const_logic_0;
    }
}

void Conv1DMac_new_1::thread_p_071_assign_1_cast5_s_fu_476_p1() {
    p_071_assign_1_cast5_s_fu_476_p1 = esl_sext<13,8>(tmp_V_52_reg_1087.read());
}

void Conv1DMac_new_1::thread_p_1_fu_590_p2() {
    p_1_fu_590_p2 = (!tmp_750_fu_586_p1.read().is_01() || !ap_const_lv6_0.is_01())? sc_lv<1>(): sc_lv<1>(tmp_750_fu_586_p1.read() != ap_const_lv6_0);
}

void Conv1DMac_new_1::thread_p_2_fu_662_p2() {
    p_2_fu_662_p2 = (!tmp_754_fu_658_p1.read().is_01() || !ap_const_lv6_0.is_01())? sc_lv<1>(): sc_lv<1>(tmp_754_fu_658_p1.read() != ap_const_lv6_0);
}

void Conv1DMac_new_1::thread_p_3_fu_730_p2() {
    p_3_fu_730_p2 = (!tmp_757_fu_726_p1.read().is_01() || !ap_const_lv6_0.is_01())? sc_lv<1>(): sc_lv<1>(tmp_757_fu_726_p1.read() != ap_const_lv6_0);
}

void Conv1DMac_new_1::thread_p_s_fu_518_p2() {
    p_s_fu_518_p2 = (!tmp_746_fu_514_p1.read().is_01() || !ap_const_lv6_0.is_01())? sc_lv<1>(): sc_lv<1>(tmp_746_fu_514_p1.read() != ap_const_lv6_0);
}

void Conv1DMac_new_1::thread_real_start() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, start_full_n.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, start_once_reg.read()))) {
        real_start = ap_const_logic_0;
    } else {
        real_start = ap_start.read();
    }
}

void Conv1DMac_new_1::thread_result_V_1_fu_913_p2() {
    result_V_1_fu_913_p2 = (!macRegisters_1_V_fu_780_p2.read().is_01() || !tmp_116_fu_876_p18.read().is_01())? sc_lv<8>(): (sc_biguint<8>(macRegisters_1_V_fu_780_p2.read()) + sc_biguint<8>(tmp_116_fu_876_p18.read()));
}

void Conv1DMac_new_1::thread_result_V_2_fu_956_p2() {
    result_V_2_fu_956_p2 = (!macRegisters_2_V_fu_789_p2.read().is_01() || !tmp_117_fu_919_p18.read().is_01())? sc_lv<8>(): (sc_biguint<8>(macRegisters_2_V_fu_789_p2.read()) + sc_biguint<8>(tmp_117_fu_919_p18.read()));
}

void Conv1DMac_new_1::thread_result_V_3_fu_999_p2() {
    result_V_3_fu_999_p2 = (!macRegisters_3_V_fu_807_p2.read().is_01() || !tmp_118_fu_962_p18.read().is_01())? sc_lv<8>(): (sc_biguint<8>(macRegisters_3_V_fu_807_p2.read()) + sc_biguint<8>(tmp_118_fu_962_p18.read()));
}

void Conv1DMac_new_1::thread_result_V_fu_870_p2() {
    result_V_fu_870_p2 = (!macRegisters_0_V_fu_771_p2.read().is_01() || !tmp_115_fu_833_p18.read().is_01())? sc_lv<8>(): (sc_biguint<8>(macRegisters_0_V_fu_771_p2.read()) + sc_biguint<8>(tmp_115_fu_833_p18.read()));
}

void Conv1DMac_new_1::thread_sf_2_fu_449_p2() {
    sf_2_fu_449_p2 = (!sf_mid2_fu_389_p3.read().is_01() || !ap_const_lv7_1.is_01())? sc_lv<7>(): (sc_biguint<7>(sf_mid2_fu_389_p3.read()) + sc_biguint<7>(ap_const_lv7_1));
}

void Conv1DMac_new_1::thread_sf_cast6_fu_433_p1() {
    sf_cast6_fu_433_p1 = esl_zext<10,7>(sf_mid2_fu_389_p3.read());
}

void Conv1DMac_new_1::thread_sf_mid2_fu_389_p3() {
    sf_mid2_fu_389_p3 = (!tmp_362_fu_383_p2.read()[0].is_01())? sc_lv<7>(): ((tmp_362_fu_383_p2.read()[0].to_bool())? ap_const_lv7_0: sf_reg_274.read());
}

void Conv1DMac_new_1::thread_start_out() {
    start_out = real_start.read();
}

void Conv1DMac_new_1::thread_start_write() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, start_once_reg.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, real_start.read()))) {
        start_write = ap_const_logic_1;
    } else {
        start_write = ap_const_logic_0;
    }
}

void Conv1DMac_new_1::thread_tmp1_cast_fu_768_p1() {
    tmp1_cast_fu_768_p1 = esl_sext<8,7>(tmp1_reg_1113.read());
}

void Conv1DMac_new_1::thread_tmp1_fu_548_p2() {
    tmp1_fu_548_p2 = (!tmp_107_cast_fu_510_p1.read().is_01() || !tmp_169_cast_cast_fu_544_p1.read().is_01())? sc_lv<7>(): (sc_bigint<7>(tmp_107_cast_fu_510_p1.read()) + sc_biguint<7>(tmp_169_cast_cast_fu_544_p1.read()));
}

void Conv1DMac_new_1::thread_tmp2_cast_fu_777_p1() {
    tmp2_cast_fu_777_p1 = esl_sext<8,7>(tmp2_reg_1118.read());
}

void Conv1DMac_new_1::thread_tmp2_fu_620_p2() {
    tmp2_fu_620_p2 = (!tmp_164_1_cast_fu_582_p1.read().is_01() || !tmp_169_1_cast_cast_fu_616_p1.read().is_01())? sc_lv<7>(): (sc_bigint<7>(tmp_164_1_cast_fu_582_p1.read()) + sc_biguint<7>(tmp_169_1_cast_cast_fu_616_p1.read()));
}

void Conv1DMac_new_1::thread_tmp3_cast_fu_786_p1() {
    tmp3_cast_fu_786_p1 = esl_sext<8,7>(tmp3_reg_1123.read());
}

void Conv1DMac_new_1::thread_tmp3_fu_692_p2() {
    tmp3_fu_692_p2 = (!tmp_164_2_cast_fu_654_p1.read().is_01() || !tmp_169_2_cast_cast_fu_688_p1.read().is_01())? sc_lv<7>(): (sc_bigint<7>(tmp_164_2_cast_fu_654_p1.read()) + sc_biguint<7>(tmp_169_2_cast_cast_fu_688_p1.read()));
}

void Conv1DMac_new_1::thread_tmp4_fu_801_p2() {
    tmp4_fu_801_p2 = (!macRegisters_3_V_5_fu_172.read().is_01() || !tmp_169_3_cast_fu_798_p1.read().is_01())? sc_lv<8>(): (sc_biguint<8>(macRegisters_3_V_5_fu_172.read()) + sc_biguint<8>(tmp_169_3_cast_fu_798_p1.read()));
}

void Conv1DMac_new_1::thread_tmp_103_fu_437_p2() {
    tmp_103_fu_437_p2 = (!tmp_105_mid2_fu_409_p3.read().is_01() || !sf_cast6_fu_433_p1.read().is_01())? sc_lv<10>(): (sc_biguint<10>(tmp_105_mid2_fu_409_p3.read()) + sc_biguint<10>(sf_cast6_fu_433_p1.read()));
}

void Conv1DMac_new_1::thread_tmp_104_fu_469_p1() {
    tmp_104_fu_469_p1 = esl_zext<64,10>(tmp_103_reg_1068.read());
}

void Conv1DMac_new_1::thread_tmp_105_fu_486_p0() {
    tmp_105_fu_486_p0 =  (sc_lv<8>) (p_071_assign_1_cast5_s_fu_476_p1.read());
}

void Conv1DMac_new_1::thread_tmp_105_fu_486_p1() {
    tmp_105_fu_486_p1 = weights5_m_weights_V_q0.read();
}

void Conv1DMac_new_1::thread_tmp_105_fu_486_p2() {
    tmp_105_fu_486_p2 = (!tmp_105_fu_486_p0.read().is_01() || !tmp_105_fu_486_p1.read().is_01())? sc_lv<13>(): sc_bigint<8>(tmp_105_fu_486_p0.read()) * sc_bigint<5>(tmp_105_fu_486_p1.read());
}

void Conv1DMac_new_1::thread_tmp_105_mid1_fu_401_p3() {
    tmp_105_mid1_fu_401_p3 = esl_concat<4,6>(tmp_743_fu_397_p1.read(), ap_const_lv6_0);
}

void Conv1DMac_new_1::thread_tmp_105_mid2_fu_409_p3() {
    tmp_105_mid2_fu_409_p3 = (!tmp_106_mid_fu_371_p2.read()[0].is_01())? sc_lv<10>(): ((tmp_106_mid_fu_371_p2.read()[0].to_bool())? tmp_105_mid1_fu_401_p3.read(): tmp_105_mid_fu_343_p3.read());
}

void Conv1DMac_new_1::thread_tmp_105_mid_fu_343_p3() {
    tmp_105_mid_fu_343_p3 = (!exitcond_flatten_fu_329_p2.read()[0].is_01())? sc_lv<10>(): ((exitcond_flatten_fu_329_p2.read()[0].to_bool())? ap_const_lv10_0: tmp_s_fu_309_p3.read());
}

void Conv1DMac_new_1::thread_tmp_106_mid_fu_371_p2() {
    tmp_106_mid_fu_371_p2 = (tmp_361_fu_365_p2.read() & not_exitcond_flatten_fu_359_p2.read());
}

void Conv1DMac_new_1::thread_tmp_107_cast_fu_510_p1() {
    tmp_107_cast_fu_510_p1 = esl_sext<7,6>(tmp_745_fu_500_p4.read());
}

void Conv1DMac_new_1::thread_tmp_108_fu_524_p2() {
    tmp_108_fu_524_p2 = (tmp_744_fu_492_p3.read() | p_s_fu_518_p2.read());
}

void Conv1DMac_new_1::thread_tmp_109_fu_538_p2() {
    tmp_109_fu_538_p2 = (tmp_108_fu_524_p2.read() & tmp_747_fu_530_p3.read());
}

void Conv1DMac_new_1::thread_tmp_112_fu_443_p2() {
    tmp_112_fu_443_p2 = (!sf_mid2_fu_389_p3.read().is_01() || !ap_const_lv7_3F.is_01())? sc_lv<1>(): sc_lv<1>(sf_mid2_fu_389_p3.read() == ap_const_lv7_3F);
}

void Conv1DMac_new_1::thread_tmp_114_fu_795_p1() {
    tmp_114_fu_795_p1 = esl_sext<8,7>(tmp_113_reg_1128.read());
}

void Conv1DMac_new_1::thread_tmp_162_1_fu_558_p0() {
    tmp_162_1_fu_558_p0 =  (sc_lv<8>) (p_071_assign_1_cast5_s_fu_476_p1.read());
}

void Conv1DMac_new_1::thread_tmp_162_1_fu_558_p1() {
    tmp_162_1_fu_558_p1 = weights5_m_weights_V_1_q0.read();
}

void Conv1DMac_new_1::thread_tmp_162_1_fu_558_p2() {
    tmp_162_1_fu_558_p2 = (!tmp_162_1_fu_558_p0.read().is_01() || !tmp_162_1_fu_558_p1.read().is_01())? sc_lv<13>(): sc_bigint<8>(tmp_162_1_fu_558_p0.read()) * sc_bigint<5>(tmp_162_1_fu_558_p1.read());
}

void Conv1DMac_new_1::thread_tmp_162_2_fu_630_p0() {
    tmp_162_2_fu_630_p0 =  (sc_lv<8>) (p_071_assign_1_cast5_s_fu_476_p1.read());
}

void Conv1DMac_new_1::thread_tmp_162_2_fu_630_p1() {
    tmp_162_2_fu_630_p1 = weights5_m_weights_V_2_q0.read();
}

void Conv1DMac_new_1::thread_tmp_162_2_fu_630_p2() {
    tmp_162_2_fu_630_p2 = (!tmp_162_2_fu_630_p0.read().is_01() || !tmp_162_2_fu_630_p1.read().is_01())? sc_lv<13>(): sc_bigint<8>(tmp_162_2_fu_630_p0.read()) * sc_bigint<5>(tmp_162_2_fu_630_p1.read());
}

void Conv1DMac_new_1::thread_tmp_162_3_fu_702_p0() {
    tmp_162_3_fu_702_p0 = tmp_V_52_reg_1087.read();
}

void Conv1DMac_new_1::thread_tmp_162_3_fu_702_p1() {
    tmp_162_3_fu_702_p1 = weights5_m_weights_V_3_q0.read();
}

void Conv1DMac_new_1::thread_tmp_162_3_fu_702_p2() {
    tmp_162_3_fu_702_p2 = (!tmp_162_3_fu_702_p0.read().is_01() || !tmp_162_3_fu_702_p1.read().is_01())? sc_lv<14>(): sc_bigint<8>(tmp_162_3_fu_702_p0.read()) * sc_bigint<6>(tmp_162_3_fu_702_p1.read());
}

void Conv1DMac_new_1::thread_tmp_164_1_cast_fu_582_p1() {
    tmp_164_1_cast_fu_582_p1 = esl_sext<7,6>(tmp_749_fu_572_p4.read());
}

void Conv1DMac_new_1::thread_tmp_164_2_cast_fu_654_p1() {
    tmp_164_2_cast_fu_654_p1 = esl_sext<7,6>(tmp_753_fu_644_p4.read());
}

void Conv1DMac_new_1::thread_tmp_165_1_fu_596_p2() {
    tmp_165_1_fu_596_p2 = (tmp_748_fu_564_p3.read() | p_1_fu_590_p2.read());
}

void Conv1DMac_new_1::thread_tmp_165_2_fu_668_p2() {
    tmp_165_2_fu_668_p2 = (tmp_752_fu_636_p3.read() | p_2_fu_662_p2.read());
}

void Conv1DMac_new_1::thread_tmp_165_3_fu_736_p2() {
    tmp_165_3_fu_736_p2 = (tmp_756_fu_708_p3.read() | p_3_fu_730_p2.read());
}

void Conv1DMac_new_1::thread_tmp_169_1_cast_cast_fu_616_p1() {
    tmp_169_1_cast_cast_fu_616_p1 = esl_zext<7,1>(tmp_169_1_fu_610_p2.read());
}

void Conv1DMac_new_1::thread_tmp_169_1_fu_610_p2() {
    tmp_169_1_fu_610_p2 = (tmp_165_1_fu_596_p2.read() & tmp_751_fu_602_p3.read());
}

void Conv1DMac_new_1::thread_tmp_169_2_cast_cast_fu_688_p1() {
    tmp_169_2_cast_cast_fu_688_p1 = esl_zext<7,1>(tmp_169_2_fu_682_p2.read());
}

void Conv1DMac_new_1::thread_tmp_169_2_fu_682_p2() {
    tmp_169_2_fu_682_p2 = (tmp_165_2_fu_668_p2.read() & tmp_755_fu_674_p3.read());
}

void Conv1DMac_new_1::thread_tmp_169_3_cast_fu_798_p1() {
    tmp_169_3_cast_fu_798_p1 = esl_zext<8,1>(tmp_169_3_reg_1133.read());
}

void Conv1DMac_new_1::thread_tmp_169_3_fu_750_p2() {
    tmp_169_3_fu_750_p2 = (tmp_165_3_fu_736_p2.read() & tmp_758_fu_742_p3.read());
}

void Conv1DMac_new_1::thread_tmp_169_cast_cast_fu_544_p1() {
    tmp_169_cast_cast_fu_544_p1 = esl_zext<7,1>(tmp_109_fu_538_p2.read());
}

void Conv1DMac_new_1::thread_tmp_361_fu_365_p2() {
    tmp_361_fu_365_p2 = (!sf_reg_274.read().is_01() || !ap_const_lv7_40.is_01())? sc_lv<1>(): sc_lv<1>(sf_reg_274.read() == ap_const_lv7_40);
}

void Conv1DMac_new_1::thread_tmp_362_fu_383_p2() {
    tmp_362_fu_383_p2 = (tmp_106_mid_fu_371_p2.read() | exitcond_flatten_fu_329_p2.read());
}

void Conv1DMac_new_1::thread_tmp_743_fu_397_p1() {
    tmp_743_fu_397_p1 = nm_2_fu_377_p2.read().range(4-1, 0);
}

void Conv1DMac_new_1::thread_tmp_744_fu_492_p3() {
    tmp_744_fu_492_p3 = tmp_105_fu_486_p2.read().range(11, 11);
}

void Conv1DMac_new_1::thread_tmp_745_fu_500_p4() {
    tmp_745_fu_500_p4 = tmp_105_fu_486_p2.read().range(12, 7);
}

void Conv1DMac_new_1::thread_tmp_746_fu_514_p1() {
    tmp_746_fu_514_p1 = tmp_105_fu_486_p2.read().range(6-1, 0);
}

void Conv1DMac_new_1::thread_tmp_747_fu_530_p3() {
    tmp_747_fu_530_p3 = tmp_105_fu_486_p2.read().range(6, 6);
}

void Conv1DMac_new_1::thread_tmp_748_fu_564_p3() {
    tmp_748_fu_564_p3 = tmp_162_1_fu_558_p2.read().range(11, 11);
}

void Conv1DMac_new_1::thread_tmp_749_fu_572_p4() {
    tmp_749_fu_572_p4 = tmp_162_1_fu_558_p2.read().range(12, 7);
}

void Conv1DMac_new_1::thread_tmp_750_fu_586_p1() {
    tmp_750_fu_586_p1 = tmp_162_1_fu_558_p2.read().range(6-1, 0);
}

void Conv1DMac_new_1::thread_tmp_751_fu_602_p3() {
    tmp_751_fu_602_p3 = tmp_162_1_fu_558_p2.read().range(6, 6);
}

void Conv1DMac_new_1::thread_tmp_752_fu_636_p3() {
    tmp_752_fu_636_p3 = tmp_162_2_fu_630_p2.read().range(11, 11);
}

void Conv1DMac_new_1::thread_tmp_753_fu_644_p4() {
    tmp_753_fu_644_p4 = tmp_162_2_fu_630_p2.read().range(12, 7);
}

void Conv1DMac_new_1::thread_tmp_754_fu_658_p1() {
    tmp_754_fu_658_p1 = tmp_162_2_fu_630_p2.read().range(6-1, 0);
}

void Conv1DMac_new_1::thread_tmp_755_fu_674_p3() {
    tmp_755_fu_674_p3 = tmp_162_2_fu_630_p2.read().range(6, 6);
}

void Conv1DMac_new_1::thread_tmp_756_fu_708_p3() {
    tmp_756_fu_708_p3 = tmp_162_3_fu_702_p2.read().range(11, 11);
}

void Conv1DMac_new_1::thread_tmp_757_fu_726_p1() {
    tmp_757_fu_726_p1 = tmp_162_3_fu_702_p2.read().range(6-1, 0);
}

void Conv1DMac_new_1::thread_tmp_758_fu_742_p3() {
    tmp_758_fu_742_p3 = tmp_162_3_fu_702_p2.read().range(6, 6);
}

void Conv1DMac_new_1::thread_tmp_fu_305_p1() {
    tmp_fu_305_p1 = nm_reg_263.read().range(4-1, 0);
}

void Conv1DMac_new_1::thread_tmp_s_fu_309_p3() {
    tmp_s_fu_309_p3 = esl_concat<4,6>(tmp_fu_305_p1.read(), ap_const_lv6_0);
}

void Conv1DMac_new_1::thread_weights5_m_weights_V_1_address0() {
    weights5_m_weights_V_1_address0 =  (sc_lv<10>) (tmp_104_fu_469_p1.read());
}

void Conv1DMac_new_1::thread_weights5_m_weights_V_1_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        weights5_m_weights_V_1_ce0 = ap_const_logic_1;
    } else {
        weights5_m_weights_V_1_ce0 = ap_const_logic_0;
    }
}

void Conv1DMac_new_1::thread_weights5_m_weights_V_2_address0() {
    weights5_m_weights_V_2_address0 =  (sc_lv<10>) (tmp_104_fu_469_p1.read());
}

void Conv1DMac_new_1::thread_weights5_m_weights_V_2_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        weights5_m_weights_V_2_ce0 = ap_const_logic_1;
    } else {
        weights5_m_weights_V_2_ce0 = ap_const_logic_0;
    }
}

void Conv1DMac_new_1::thread_weights5_m_weights_V_3_address0() {
    weights5_m_weights_V_3_address0 =  (sc_lv<10>) (tmp_104_fu_469_p1.read());
}

void Conv1DMac_new_1::thread_weights5_m_weights_V_3_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        weights5_m_weights_V_3_ce0 = ap_const_logic_1;
    } else {
        weights5_m_weights_V_3_ce0 = ap_const_logic_0;
    }
}

void Conv1DMac_new_1::thread_weights5_m_weights_V_address0() {
    weights5_m_weights_V_address0 =  (sc_lv<10>) (tmp_104_fu_469_p1.read());
}

void Conv1DMac_new_1::thread_weights5_m_weights_V_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        weights5_m_weights_V_ce0 = ap_const_logic_1;
    } else {
        weights5_m_weights_V_ce0 = ap_const_logic_0;
    }
}

void Conv1DMac_new_1::thread_ap_NS_fsm() {
    switch (ap_CS_fsm.read().to_uint64()) {
        case 1 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && !(esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else {
                ap_NS_fsm = ap_ST_fsm_state1;
            }
            break;
        case 2 : 
            if ((!(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_0)) && !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_1, exitcond_flatten7_fu_317_p2.read()) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
  esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_0)) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
  esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(ap_const_lv1_1, exitcond_flatten7_fu_317_p2.read()) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_state6;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            }
            break;
        case 4 : 
            ap_NS_fsm = ap_ST_fsm_state1;
            break;
        default : 
            ap_NS_fsm = "XXX";
            break;
    }
}

}

