autoidx 0

module \top
  wire input 1 \clk
  wire width 32 \wire1
  wire width 32 \wire3

  cell $eq $cell4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \wire1
    connect \B 32'00000000101101110001101100000000
    connect \Y \wire3
  end

  wire width 1 \wire5
  connect \wire5 \wire3 [0]
  wire width 32 \wire6

  cell $add $cell7
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 32
    connect \A \wire1
    connect \B 1'1
    connect \Y \wire6
  end

  wire width 32 \wire8

  cell $mux $cell9
    parameter \WIDTH 32
    connect \A \wire6
    connect \B 32'00000000000000000000000000000000
    connect \S \wire5
    connect \Y \wire8
  end


  process $proc2
    


    sync posedge \clk
      update \wire1 \wire8
  end

  wire width 32 \wire10

  cell $eq $cell11
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \wire1
    connect \B 32'00000000000000000000000000000000
    connect \Y \wire10
  end

  wire width 1 \wire12
  connect \wire12 \wire10 [0]
  wire width 1 \wire13

  cell $logic_not $cell14
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wire12
    connect \Y \wire13
  end

  wire width 32 \wire15
  wire width 32 \wire17

  cell $eq $cell18
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \wire15
    connect \B 32'00000000000000000000000000000010
    connect \Y \wire17
  end

  wire width 1 \wire19
  connect \wire19 \wire17 [0]
  wire width 32 \wire20

  cell $add $cell21
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 32
    connect \A \wire15
    connect \B 1'1
    connect \Y \wire20
  end

  wire width 32 \wire22

  cell $mux $cell23
    parameter \WIDTH 32
    connect \A \wire20
    connect \B 32'00000000000000000000000000000000
    connect \S \wire19
    connect \Y \wire22
  end

  wire width 32 \wire24

  cell $mux $cell25
    parameter \WIDTH 32
    connect \A \wire22
    connect \B \wire15
    connect \S \wire13
    connect \Y \wire24
  end


  process $proc16
    


    sync posedge \clk
      update \wire15 \wire24
  end

  wire width 32 \wire26

  cell $eq $cell27
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \wire15
    connect \B 32'00000000000000000000000000000000
    connect \Y \wire26
  end

  wire width 1 \wire28
  connect \wire28 \wire26 [0]
  wire width 32 \wire29

  cell $eq $cell30
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \wire15
    connect \B 32'00000000000000000000000000000001
    connect \Y \wire29
  end

  wire width 1 \wire31
  connect \wire31 \wire29 [0]
  wire width 32 \wire32

  cell $eq $cell33
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \wire15
    connect \B 32'00000000000000000000000000000010
    connect \Y \wire32
  end

  wire width 1 \wire34
  connect \wire34 \wire32 [0]
  wire output 2 \red
  wire output 3 \green
  wire output 4 \blue
  attribute \module_not_derived 1
  cell \SB_RGBA_DRV \RGBA_DRIVER
    parameter \CURRENT_MODE "0b1"
    parameter \RGB0_CURRENT "0b111111"
    parameter \RGB1_CURRENT "0b111111"
    parameter \RGB2_CURRENT "0b111111"
    connect \CURREN 1'1
    connect \RGB0 \red
    connect \RGB0PWM \wire28
    connect \RGB1 \green
    connect \RGB1PWM \wire31
    connect \RGB2 \blue
    connect \RGB2PWM \wire34
    connect \RGBLEDEN 1'1
  end

end
