

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Thu Feb 23 14:18:19 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.338 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |       10|       10| 50.000 ns | 50.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +---------------------------------+----------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |                                 |                      |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |             Instance            |        Module        |   min   |   max   |    min    |    max    | min | max |   Type   |
        +---------------------------------+----------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_generic_sincos_8_6_s_fu_221  |generic_sincos_8_6_s  |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
        |grp_generic_sincos_8_6_s_fu_226  |generic_sincos_8_6_s  |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
        |grp_generic_sincos_8_6_s_fu_231  |generic_sincos_8_6_s  |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
        |grp_generic_sincos_8_6_s_fu_236  |generic_sincos_8_6_s  |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
        |grp_generic_sincos_8_6_s_fu_241  |generic_sincos_8_6_s  |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
        |grp_generic_sincos_8_6_s_fu_246  |generic_sincos_8_6_s  |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
        |grp_generic_sincos_8_6_s_fu_251  |generic_sincos_8_6_s  |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
        |grp_generic_sincos_8_6_s_fu_256  |generic_sincos_8_6_s  |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
        |grp_generic_sincos_8_6_s_fu_261  |generic_sincos_8_6_s  |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
        |grp_generic_sincos_8_6_s_fu_266  |generic_sincos_8_6_s  |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
        |grp_generic_sincos_8_6_s_fu_271  |generic_sincos_8_6_s  |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
        |grp_generic_sincos_8_6_s_fu_276  |generic_sincos_8_6_s  |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
        |grp_generic_sincos_8_6_s_fu_281  |generic_sincos_8_6_s  |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
        |grp_generic_sincos_8_6_s_fu_286  |generic_sincos_8_6_s  |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
        |grp_generic_sincos_8_6_s_fu_291  |generic_sincos_8_6_s  |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
        |grp_generic_sincos_8_6_s_fu_296  |generic_sincos_8_6_s  |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
        +---------------------------------+----------------------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 1, D = 11, States = { 1 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.08>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%x_V_read = call i128 @_ssdm_op_Read.ap_vld.i128P(i128* %x_V)" [firmware/myproject.cpp:50]   --->   Operation 12 'read' 'x_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_Val2_12 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %x_V_read, i32 24, i32 31)" [firmware/myproject.cpp:50]   --->   Operation 13 'partselect' 'p_Val2_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_Val2_s = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %x_V_read, i32 112, i32 119)" [firmware/myproject.cpp:50]   --->   Operation 14 'partselect' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_Val2_3 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %x_V_read, i32 32, i32 39)" [firmware/myproject.cpp:50]   --->   Operation 15 'partselect' 'p_Val2_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i8 %p_Val2_3 to i12" [firmware/myproject.cpp:50]   --->   Operation 16 'sext' 'sext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_3 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %x_V_read, i32 16, i32 23)" [firmware/myproject.cpp:50]   --->   Operation 17 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i8 %tmp_3 to i12" [firmware/myproject.cpp:50]   --->   Operation 18 'sext' 'sext_ln1192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.55ns)   --->   "%mul_ln1192_1 = mul i12 %sext_ln1118_1, %sext_ln1118_1" [firmware/myproject.cpp:50]   --->   Operation 19 'mul' 'mul_ln1192_1' <Predicate = true> <Delay = 1.55> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.49ns) (grouped into DSP with root node ret_V_27)   --->   "%mul_ln1192_2 = mul i12 %mul_ln1192_1, %sext_ln1192" [firmware/myproject.cpp:50]   --->   Operation 20 'mul' 'mul_ln1192_2' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_Val2_4 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %x_V_read, i32 120, i32 127)" [firmware/myproject.cpp:50]   --->   Operation 21 'partselect' 'p_Val2_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%lhs_V_1 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %p_Val2_4, i4 0)" [firmware/myproject.cpp:50]   --->   Operation 22 'bitconcatenate' 'lhs_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_27 = add i12 %lhs_V_1, %mul_ln1192_2" [firmware/myproject.cpp:50]   --->   Operation 23 'add' 'ret_V_27' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln708_1 = call i8 @_ssdm_op_PartSelect.i8.i12.i32.i32(i12 %ret_V_27, i32 4, i32 11)" [firmware/myproject.cpp:50]   --->   Operation 24 'partselect' 'trunc_ln708_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln1192_3 = sext i8 %p_Val2_4 to i10" [firmware/myproject.cpp:50]   --->   Operation 25 'sext' 'sext_ln1192_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%lhs_V_2 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %p_Val2_4, i2 0)" [firmware/myproject.cpp:50]   --->   Operation 26 'bitconcatenate' 'lhs_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.72ns)   --->   "%sub_ln1192_3 = sub i10 %sext_ln1192_3, %lhs_V_2" [firmware/myproject.cpp:50]   --->   Operation 27 'sub' 'sub_ln1192_3' <Predicate = true> <Delay = 0.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln1192_4 = sext i8 %tmp_3 to i10" [firmware/myproject.cpp:50]   --->   Operation 28 'sext' 'sext_ln1192_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%shl_ln = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_3, i2 0)" [firmware/myproject.cpp:50]   --->   Operation 29 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.72ns)   --->   "%sub_ln1192 = sub i10 %shl_ln, %sext_ln1192_4" [firmware/myproject.cpp:50]   --->   Operation 30 'sub' 'sub_ln1192' <Predicate = true> <Delay = 0.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_2 = add i10 %sub_ln1192_3, %sub_ln1192" [firmware/myproject.cpp:50]   --->   Operation 31 'add' 'add_ln1192_2' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 32 [1/1] (0.79ns) (root node of TernaryAdder)   --->   "%ret_V_29 = add i10 12, %add_ln1192_2" [firmware/myproject.cpp:50]   --->   Operation 32 'add' 'ret_V_29' <Predicate = true> <Delay = 0.79> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln708_2 = call i8 @_ssdm_op_PartSelect.i8.i10.i32.i32(i10 %ret_V_29, i32 2, i32 9)" [firmware/myproject.cpp:50]   --->   Operation 33 'partselect' 'trunc_ln708_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.55ns)   --->   "%mul_ln1192_3 = mul i10 %sext_ln1192_4, %sext_ln1192_4" [firmware/myproject.cpp:51]   --->   Operation 34 'mul' 'mul_ln1192_3' <Predicate = true> <Delay = 1.55> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.72ns)   --->   "%add_ln1192_5 = add i10 %lhs_V_2, %mul_ln1192_3" [firmware/myproject.cpp:51]   --->   Operation 35 'add' 'add_ln1192_5' <Predicate = true> <Delay = 0.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%rhs_V_1 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %p_Val2_12, i2 0)" [firmware/myproject.cpp:51]   --->   Operation 36 'bitconcatenate' 'rhs_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1192_1 = sub i10 %add_ln1192_5, %rhs_V_1" [firmware/myproject.cpp:51]   --->   Operation 37 'sub' 'sub_ln1192_1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 38 [1/1] (0.79ns) (root node of TernaryAdder)   --->   "%ret_V_31 = add i10 -28, %sub_ln1192_1" [firmware/myproject.cpp:51]   --->   Operation 38 'add' 'ret_V_31' <Predicate = true> <Delay = 0.79> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln708_4 = call i8 @_ssdm_op_PartSelect.i8.i10.i32.i32(i10 %ret_V_31, i32 2, i32 9)" [firmware/myproject.cpp:51]   --->   Operation 39 'partselect' 'trunc_ln708_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_8 = call i7 @_ssdm_op_PartSelect.i7.i128.i32.i32(i128 %x_V_read, i32 24, i32 30)" [firmware/myproject.cpp:51]   --->   Operation 40 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [8/8] (3.54ns)   --->   "%outsin_V_6 = call fastcc i4 @"generic_sincos<8, 6>"(i8 %p_Val2_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 41 'call' 'outsin_V_6' <Predicate = true> <Delay = 3.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 42 [1/1] (0.72ns)   --->   "%ret_V_33 = add i10 -20, %mul_ln1192_3" [firmware/myproject.cpp:52]   --->   Operation 42 'add' 'ret_V_33' <Predicate = true> <Delay = 0.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln708_7 = call i8 @_ssdm_op_PartSelect.i8.i10.i32.i32(i10 %ret_V_33, i32 2, i32 9)" [firmware/myproject.cpp:52]   --->   Operation 43 'partselect' 'trunc_ln708_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln700_2 = sext i8 %p_Val2_s to i12" [firmware/myproject.cpp:53]   --->   Operation 44 'sext' 'sext_ln700_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (1.55ns)   --->   "%mul_ln700_1 = mul i12 %sext_ln700_2, %sext_ln700_2" [firmware/myproject.cpp:53]   --->   Operation 45 'mul' 'mul_ln700_1' <Predicate = true> <Delay = 1.55> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.49ns) (grouped into DSP with root node add_ln700)   --->   "%mul_ln700_2 = mul i12 13, %mul_ln700_1" [firmware/myproject.cpp:53]   --->   Operation 46 'mul' 'mul_ln700_2' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 47 [1/1] (1.55ns)   --->   "%mul_ln700_3 = mul i12 52, %sext_ln700_2" [firmware/myproject.cpp:53]   --->   Operation 47 'mul' 'mul_ln700_3' <Predicate = true> <Delay = 1.55> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln700 = add i12 %mul_ln700_3, %mul_ln700_2" [firmware/myproject.cpp:53]   --->   Operation 48 'add' 'add_ln700' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 4.33>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln727 = sext i8 %p_Val2_12 to i12" [firmware/myproject.cpp:53]   --->   Operation 49 'sext' 'sext_ln727' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%r_V_13 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %p_Val2_12, i1 false)" [firmware/myproject.cpp:50]   --->   Operation 50 'bitconcatenate' 'r_V_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%lhs_V = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %p_Val2_s, i2 0)" [firmware/myproject.cpp:50]   --->   Operation 51 'bitconcatenate' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln1193 = sext i9 %r_V_13 to i10" [firmware/myproject.cpp:50]   --->   Operation 52 'sext' 'sext_ln1193' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.72ns)   --->   "%ret_V_26 = sub i10 %lhs_V, %sext_ln1193" [firmware/myproject.cpp:50]   --->   Operation 53 'sub' 'ret_V_26' <Predicate = true> <Delay = 0.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln = call i8 @_ssdm_op_PartSelect.i8.i10.i32.i32(i10 %ret_V_26, i32 2, i32 9)" [firmware/myproject.cpp:50]   --->   Operation 54 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [8/8] (3.54ns)   --->   "%outsin_V = call fastcc i4 @"generic_sincos<8, 6>"(i8 %trunc_ln)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 55 'call' 'outsin_V' <Predicate = true> <Delay = 3.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 56 [8/8] (3.54ns)   --->   "%outsin_V_13 = call fastcc i4 @"generic_sincos<8, 6>"(i8 %trunc_ln708_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 56 'call' 'outsin_V_13' <Predicate = true> <Delay = 3.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 57 [8/8] (3.54ns)   --->   "%outsin_V_14 = call fastcc i4 @"generic_sincos<8, 6>"(i8 %trunc_ln708_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 57 'call' 'outsin_V_14' <Predicate = true> <Delay = 3.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 58 [8/8] (3.54ns)   --->   "%outsin_V_15 = call fastcc i4 @"generic_sincos<8, 6>"(i8 %tmp_3)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 58 'call' 'outsin_V_15' <Predicate = true> <Delay = 3.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 59 [8/8] (3.54ns)   --->   "%outsin_V_16 = call fastcc i4 @"generic_sincos<8, 6>"(i8 %trunc_ln708_4)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 59 'call' 'outsin_V_16' <Predicate = true> <Delay = 3.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%r_V_s = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %tmp_8, i3 0)" [firmware/myproject.cpp:51]   --->   Operation 60 'bitconcatenate' 'r_V_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.72ns)   --->   "%add_ln1192_7 = add i10 -4, %r_V_s" [firmware/myproject.cpp:51]   --->   Operation 61 'add' 'add_ln1192_7' <Predicate = true> <Delay = 0.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln708_5 = call i8 @_ssdm_op_PartSelect.i8.i10.i32.i32(i10 %add_ln1192_7, i32 2, i32 9)" [firmware/myproject.cpp:51]   --->   Operation 62 'partselect' 'trunc_ln708_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [8/8] (3.54ns)   --->   "%outsin_V_5 = call fastcc i4 @"generic_sincos<8, 6>"(i8 %trunc_ln708_5)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 63 'call' 'outsin_V_5' <Predicate = true> <Delay = 3.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 64 [7/8] (4.31ns)   --->   "%outsin_V_6 = call fastcc i4 @"generic_sincos<8, 6>"(i8 %p_Val2_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 64 'call' 'outsin_V_6' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 65 [8/8] (3.54ns)   --->   "%outsin_V_i36 = call fastcc i4 @"generic_sincos<8, 6>"(i8 %trunc_ln708_7)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 65 'call' 'outsin_V_i36' <Predicate = true> <Delay = 3.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln1118_4 = sext i8 %p_Val2_s to i11" [firmware/myproject.cpp:52]   --->   Operation 66 'sext' 'sext_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%r_V_15 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %p_Val2_s, i1 false)" [firmware/myproject.cpp:52]   --->   Operation 67 'bitconcatenate' 'r_V_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln703_4 = sext i9 %r_V_15 to i10" [firmware/myproject.cpp:52]   --->   Operation 68 'sext' 'sext_ln703_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.71ns)   --->   "%ret_V_36 = sub i10 %sext_ln703_4, %sext_ln1193" [firmware/myproject.cpp:52]   --->   Operation 69 'sub' 'ret_V_36' <Predicate = true> <Delay = 0.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln1193_1 = sext i10 %ret_V_36 to i11" [firmware/myproject.cpp:52]   --->   Operation 70 'sext' 'sext_ln1193_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.72ns)   --->   "%add_ln1192_13 = add i11 16, %sext_ln1193_1" [firmware/myproject.cpp:52]   --->   Operation 71 'add' 'add_ln1192_13' <Predicate = true> <Delay = 0.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln1118_5 = sext i11 %add_ln1192_13 to i16" [firmware/myproject.cpp:52]   --->   Operation 72 'sext' 'sext_ln1118_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118 = mul i16 %sext_ln1118_5, %sext_ln1118_5" [firmware/myproject.cpp:52]   --->   Operation 73 'mul' 'mul_ln1118' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 74 [1/1] (0.70ns)   --->   "%add_ln703 = add i8 -3, %p_Val2_12" [firmware/myproject.cpp:53]   --->   Operation 74 'add' 'add_ln703' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [8/8] (3.54ns)   --->   "%outsin_V_i38 = call fastcc i4 @"generic_sincos<8, 6>"(i8 %add_ln703)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 75 'call' 'outsin_V_i38' <Predicate = true> <Delay = 3.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 76 [1/1] (0.49ns) (grouped into DSP with root node ret_V_38)   --->   "%rhs_V_5 = mul i12 104, %sext_ln727" [firmware/myproject.cpp:53]   --->   Operation 76 'mul' 'rhs_V_5' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 77 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_38 = add i12 %rhs_V_5, %add_ln700" [firmware/myproject.cpp:53]   --->   Operation 77 'add' 'ret_V_38' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln708_s = call i8 @_ssdm_op_PartSelect.i8.i12.i32.i32(i12 %ret_V_38, i32 4, i32 11)" [firmware/myproject.cpp:53]   --->   Operation 78 'partselect' 'trunc_ln708_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.70ns)   --->   "%add_ln703_1 = add i8 %p_Val2_4, %p_Val2_12" [firmware/myproject.cpp:53]   --->   Operation 79 'add' 'add_ln703_1' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [8/8] (3.54ns)   --->   "%outsin_V_17 = call fastcc i4 @"generic_sincos<8, 6>"(i8 %add_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 80 'call' 'outsin_V_17' <Predicate = true> <Delay = 3.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 81 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_22 = add i10 -28, %r_V_s" [firmware/myproject.cpp:54]   --->   Operation 81 'add' 'add_ln1192_22' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 82 [1/1] (0.79ns) (root node of TernaryAdder)   --->   "%add_ln1192_23 = add i10 %add_ln1192_22, %lhs_V" [firmware/myproject.cpp:54]   --->   Operation 82 'add' 'add_ln1192_23' <Predicate = true> <Delay = 0.79> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%trunc_ln708_10 = call i8 @_ssdm_op_PartSelect.i8.i10.i32.i32(i10 %add_ln1192_23, i32 2, i32 9)" [firmware/myproject.cpp:54]   --->   Operation 83 'partselect' 'trunc_ln708_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [8/8] (3.54ns)   --->   "%outsin_V_9 = call fastcc i4 @"generic_sincos<8, 6>"(i8 %trunc_ln708_10)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 84 'call' 'outsin_V_9' <Predicate = true> <Delay = 3.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln1118_6 = sext i10 %lhs_V to i11" [firmware/myproject.cpp:54]   --->   Operation 85 'sext' 'sext_ln1118_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%r_V_19 = sub i11 %sext_ln1118_6, %sext_ln1118_4" [firmware/myproject.cpp:54]   --->   Operation 86 'sub' 'r_V_19' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 87 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln1192_24 = add i11 16, %r_V_19" [firmware/myproject.cpp:54]   --->   Operation 87 'add' 'add_ln1192_24' <Predicate = true> <Delay = 0.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln1118_7 = sext i11 %add_ln1192_24 to i16" [firmware/myproject.cpp:54]   --->   Operation 88 'sext' 'sext_ln1118_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_3 = mul i16 %sext_ln1118_7, %sext_ln1118_7" [firmware/myproject.cpp:54]   --->   Operation 89 'mul' 'mul_ln1118_3' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node r_V_20)   --->   "%shl_ln1118_1 = shl i16 %mul_ln1118_3, 4" [firmware/myproject.cpp:54]   --->   Operation 90 'shl' 'shl_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node r_V_20)   --->   "%shl_ln1118_2 = shl i16 %mul_ln1118_3, 1" [firmware/myproject.cpp:54]   --->   Operation 91 'shl' 'shl_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.78ns) (out node of the LUT)   --->   "%r_V_20 = add i16 %shl_ln1118_1, %shl_ln1118_2" [firmware/myproject.cpp:54]   --->   Operation 92 'add' 'r_V_20' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%trunc_ln708_11 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %r_V_20, i32 8, i32 15)" [firmware/myproject.cpp:54]   --->   Operation 93 'partselect' 'trunc_ln708_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%sext_ln1118_8 = sext i8 %p_Val2_12 to i10" [firmware/myproject.cpp:54]   --->   Operation 94 'sext' 'sext_ln1118_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.49ns) (grouped into DSP with root node ret_V_43)   --->   "%mul_ln1192_5 = mul i10 %sext_ln1118_8, %sext_ln1118_8" [firmware/myproject.cpp:54]   --->   Operation 95 'mul' 'mul_ln1192_5' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 96 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_43 = add i10 -12, %mul_ln1192_5" [firmware/myproject.cpp:54]   --->   Operation 96 'add' 'ret_V_43' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%trunc_ln708_12 = call i8 @_ssdm_op_PartSelect.i8.i10.i32.i32(i10 %ret_V_43, i32 2, i32 9)" [firmware/myproject.cpp:54]   --->   Operation 97 'partselect' 'trunc_ln708_12' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.32>
ST_3 : Operation 98 [7/8] (4.31ns)   --->   "%outsin_V = call fastcc i4 @"generic_sincos<8, 6>"(i8 %trunc_ln)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 98 'call' 'outsin_V' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 99 [7/8] (4.31ns)   --->   "%outsin_V_13 = call fastcc i4 @"generic_sincos<8, 6>"(i8 %trunc_ln708_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 99 'call' 'outsin_V_13' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 100 [7/8] (4.31ns)   --->   "%outsin_V_14 = call fastcc i4 @"generic_sincos<8, 6>"(i8 %trunc_ln708_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 100 'call' 'outsin_V_14' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 101 [7/8] (4.31ns)   --->   "%outsin_V_15 = call fastcc i4 @"generic_sincos<8, 6>"(i8 %tmp_3)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 101 'call' 'outsin_V_15' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 102 [7/8] (4.31ns)   --->   "%outsin_V_16 = call fastcc i4 @"generic_sincos<8, 6>"(i8 %trunc_ln708_4)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 102 'call' 'outsin_V_16' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 103 [7/8] (4.31ns)   --->   "%outsin_V_5 = call fastcc i4 @"generic_sincos<8, 6>"(i8 %trunc_ln708_5)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 103 'call' 'outsin_V_5' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 104 [6/8] (4.31ns)   --->   "%outsin_V_6 = call fastcc i4 @"generic_sincos<8, 6>"(i8 %p_Val2_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 104 'call' 'outsin_V_6' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 105 [7/8] (4.31ns)   --->   "%outsin_V_i36 = call fastcc i4 @"generic_sincos<8, 6>"(i8 %trunc_ln708_7)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 105 'call' 'outsin_V_i36' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node r_V_16)   --->   "%shl_ln1118 = shl i16 %mul_ln1118, 3" [firmware/myproject.cpp:52]   --->   Operation 106 'shl' 'shl_ln1118' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.78ns) (out node of the LUT)   --->   "%r_V_16 = add i16 %shl_ln1118, %mul_ln1118" [firmware/myproject.cpp:52]   --->   Operation 107 'add' 'r_V_16' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%trunc_ln708_8 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %r_V_16, i32 8, i32 15)" [firmware/myproject.cpp:52]   --->   Operation 108 'partselect' 'trunc_ln708_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 109 [8/8] (3.54ns)   --->   "%outsin_V_7 = call fastcc i4 @"generic_sincos<8, 6>"(i8 %trunc_ln708_8)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 109 'call' 'outsin_V_7' <Predicate = true> <Delay = 3.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 110 [7/8] (4.31ns)   --->   "%outsin_V_i38 = call fastcc i4 @"generic_sincos<8, 6>"(i8 %add_ln703)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 110 'call' 'outsin_V_i38' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 111 [8/8] (3.54ns)   --->   "%outsin_V_i39 = call fastcc i4 @"generic_sincos<8, 6>"(i8 %trunc_ln708_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 111 'call' 'outsin_V_i39' <Predicate = true> <Delay = 3.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 112 [7/8] (4.31ns)   --->   "%outsin_V_17 = call fastcc i4 @"generic_sincos<8, 6>"(i8 %add_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 112 'call' 'outsin_V_17' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 113 [7/8] (4.31ns)   --->   "%outsin_V_9 = call fastcc i4 @"generic_sincos<8, 6>"(i8 %trunc_ln708_10)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 113 'call' 'outsin_V_9' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 114 [8/8] (3.54ns)   --->   "%outsin_V_18 = call fastcc i4 @"generic_sincos<8, 6>"(i8 %trunc_ln708_11)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 114 'call' 'outsin_V_18' <Predicate = true> <Delay = 3.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 115 [8/8] (3.54ns)   --->   "%outsin_V_19 = call fastcc i4 @"generic_sincos<8, 6>"(i8 %trunc_ln708_12)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 115 'call' 'outsin_V_19' <Predicate = true> <Delay = 3.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 4.31>
ST_4 : Operation 116 [6/8] (4.31ns)   --->   "%outsin_V = call fastcc i4 @"generic_sincos<8, 6>"(i8 %trunc_ln)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 116 'call' 'outsin_V' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 117 [6/8] (4.31ns)   --->   "%outsin_V_13 = call fastcc i4 @"generic_sincos<8, 6>"(i8 %trunc_ln708_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 117 'call' 'outsin_V_13' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 118 [6/8] (4.31ns)   --->   "%outsin_V_14 = call fastcc i4 @"generic_sincos<8, 6>"(i8 %trunc_ln708_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 118 'call' 'outsin_V_14' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 119 [6/8] (4.31ns)   --->   "%outsin_V_15 = call fastcc i4 @"generic_sincos<8, 6>"(i8 %tmp_3)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 119 'call' 'outsin_V_15' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 120 [6/8] (4.31ns)   --->   "%outsin_V_16 = call fastcc i4 @"generic_sincos<8, 6>"(i8 %trunc_ln708_4)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 120 'call' 'outsin_V_16' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 121 [6/8] (4.31ns)   --->   "%outsin_V_5 = call fastcc i4 @"generic_sincos<8, 6>"(i8 %trunc_ln708_5)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 121 'call' 'outsin_V_5' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 122 [5/8] (4.31ns)   --->   "%outsin_V_6 = call fastcc i4 @"generic_sincos<8, 6>"(i8 %p_Val2_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 122 'call' 'outsin_V_6' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 123 [6/8] (4.31ns)   --->   "%outsin_V_i36 = call fastcc i4 @"generic_sincos<8, 6>"(i8 %trunc_ln708_7)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 123 'call' 'outsin_V_i36' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 124 [7/8] (4.31ns)   --->   "%outsin_V_7 = call fastcc i4 @"generic_sincos<8, 6>"(i8 %trunc_ln708_8)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 124 'call' 'outsin_V_7' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 125 [6/8] (4.31ns)   --->   "%outsin_V_i38 = call fastcc i4 @"generic_sincos<8, 6>"(i8 %add_ln703)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 125 'call' 'outsin_V_i38' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 126 [7/8] (4.31ns)   --->   "%outsin_V_i39 = call fastcc i4 @"generic_sincos<8, 6>"(i8 %trunc_ln708_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 126 'call' 'outsin_V_i39' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 127 [6/8] (4.31ns)   --->   "%outsin_V_17 = call fastcc i4 @"generic_sincos<8, 6>"(i8 %add_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 127 'call' 'outsin_V_17' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 128 [6/8] (4.31ns)   --->   "%outsin_V_9 = call fastcc i4 @"generic_sincos<8, 6>"(i8 %trunc_ln708_10)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 128 'call' 'outsin_V_9' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 129 [7/8] (4.31ns)   --->   "%outsin_V_18 = call fastcc i4 @"generic_sincos<8, 6>"(i8 %trunc_ln708_11)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 129 'call' 'outsin_V_18' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 130 [7/8] (4.31ns)   --->   "%outsin_V_19 = call fastcc i4 @"generic_sincos<8, 6>"(i8 %trunc_ln708_12)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 130 'call' 'outsin_V_19' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 131 [1/1] (0.70ns)   --->   "%add_ln703_2 = add i8 5, %p_Val2_s" [firmware/myproject.cpp:54]   --->   Operation 131 'add' 'add_ln703_2' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 132 [8/8] (3.54ns)   --->   "%outsin_V_12 = call fastcc i4 @"generic_sincos<8, 6>"(i8 %add_ln703_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 132 'call' 'outsin_V_12' <Predicate = true> <Delay = 3.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 4.31>
ST_5 : Operation 133 [5/8] (4.31ns)   --->   "%outsin_V = call fastcc i4 @"generic_sincos<8, 6>"(i8 %trunc_ln)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 133 'call' 'outsin_V' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 134 [5/8] (4.31ns)   --->   "%outsin_V_13 = call fastcc i4 @"generic_sincos<8, 6>"(i8 %trunc_ln708_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 134 'call' 'outsin_V_13' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 135 [5/8] (4.31ns)   --->   "%outsin_V_14 = call fastcc i4 @"generic_sincos<8, 6>"(i8 %trunc_ln708_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 135 'call' 'outsin_V_14' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 136 [5/8] (4.31ns)   --->   "%outsin_V_15 = call fastcc i4 @"generic_sincos<8, 6>"(i8 %tmp_3)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 136 'call' 'outsin_V_15' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 137 [5/8] (4.31ns)   --->   "%outsin_V_16 = call fastcc i4 @"generic_sincos<8, 6>"(i8 %trunc_ln708_4)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 137 'call' 'outsin_V_16' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 138 [5/8] (4.31ns)   --->   "%outsin_V_5 = call fastcc i4 @"generic_sincos<8, 6>"(i8 %trunc_ln708_5)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 138 'call' 'outsin_V_5' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 139 [4/8] (4.31ns)   --->   "%outsin_V_6 = call fastcc i4 @"generic_sincos<8, 6>"(i8 %p_Val2_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 139 'call' 'outsin_V_6' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 140 [5/8] (4.31ns)   --->   "%outsin_V_i36 = call fastcc i4 @"generic_sincos<8, 6>"(i8 %trunc_ln708_7)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 140 'call' 'outsin_V_i36' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 141 [6/8] (4.31ns)   --->   "%outsin_V_7 = call fastcc i4 @"generic_sincos<8, 6>"(i8 %trunc_ln708_8)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 141 'call' 'outsin_V_7' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 142 [5/8] (4.31ns)   --->   "%outsin_V_i38 = call fastcc i4 @"generic_sincos<8, 6>"(i8 %add_ln703)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 142 'call' 'outsin_V_i38' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 143 [6/8] (4.31ns)   --->   "%outsin_V_i39 = call fastcc i4 @"generic_sincos<8, 6>"(i8 %trunc_ln708_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 143 'call' 'outsin_V_i39' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 144 [5/8] (4.31ns)   --->   "%outsin_V_17 = call fastcc i4 @"generic_sincos<8, 6>"(i8 %add_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 144 'call' 'outsin_V_17' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 145 [5/8] (4.31ns)   --->   "%outsin_V_9 = call fastcc i4 @"generic_sincos<8, 6>"(i8 %trunc_ln708_10)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 145 'call' 'outsin_V_9' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 146 [6/8] (4.31ns)   --->   "%outsin_V_18 = call fastcc i4 @"generic_sincos<8, 6>"(i8 %trunc_ln708_11)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 146 'call' 'outsin_V_18' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 147 [6/8] (4.31ns)   --->   "%outsin_V_19 = call fastcc i4 @"generic_sincos<8, 6>"(i8 %trunc_ln708_12)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 147 'call' 'outsin_V_19' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 148 [7/8] (4.31ns)   --->   "%outsin_V_12 = call fastcc i4 @"generic_sincos<8, 6>"(i8 %add_ln703_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 148 'call' 'outsin_V_12' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 4.31>
ST_6 : Operation 149 [4/8] (4.31ns)   --->   "%outsin_V = call fastcc i4 @"generic_sincos<8, 6>"(i8 %trunc_ln)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 149 'call' 'outsin_V' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 150 [4/8] (4.31ns)   --->   "%outsin_V_13 = call fastcc i4 @"generic_sincos<8, 6>"(i8 %trunc_ln708_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 150 'call' 'outsin_V_13' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 151 [4/8] (4.31ns)   --->   "%outsin_V_14 = call fastcc i4 @"generic_sincos<8, 6>"(i8 %trunc_ln708_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 151 'call' 'outsin_V_14' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 152 [4/8] (4.31ns)   --->   "%outsin_V_15 = call fastcc i4 @"generic_sincos<8, 6>"(i8 %tmp_3)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 152 'call' 'outsin_V_15' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 153 [4/8] (4.31ns)   --->   "%outsin_V_16 = call fastcc i4 @"generic_sincos<8, 6>"(i8 %trunc_ln708_4)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 153 'call' 'outsin_V_16' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 154 [4/8] (4.31ns)   --->   "%outsin_V_5 = call fastcc i4 @"generic_sincos<8, 6>"(i8 %trunc_ln708_5)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 154 'call' 'outsin_V_5' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 155 [3/8] (4.31ns)   --->   "%outsin_V_6 = call fastcc i4 @"generic_sincos<8, 6>"(i8 %p_Val2_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 155 'call' 'outsin_V_6' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 156 [4/8] (4.31ns)   --->   "%outsin_V_i36 = call fastcc i4 @"generic_sincos<8, 6>"(i8 %trunc_ln708_7)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 156 'call' 'outsin_V_i36' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 157 [5/8] (4.31ns)   --->   "%outsin_V_7 = call fastcc i4 @"generic_sincos<8, 6>"(i8 %trunc_ln708_8)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 157 'call' 'outsin_V_7' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 158 [4/8] (4.31ns)   --->   "%outsin_V_i38 = call fastcc i4 @"generic_sincos<8, 6>"(i8 %add_ln703)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 158 'call' 'outsin_V_i38' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 159 [5/8] (4.31ns)   --->   "%outsin_V_i39 = call fastcc i4 @"generic_sincos<8, 6>"(i8 %trunc_ln708_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 159 'call' 'outsin_V_i39' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 160 [4/8] (4.31ns)   --->   "%outsin_V_17 = call fastcc i4 @"generic_sincos<8, 6>"(i8 %add_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 160 'call' 'outsin_V_17' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 161 [4/8] (4.31ns)   --->   "%outsin_V_9 = call fastcc i4 @"generic_sincos<8, 6>"(i8 %trunc_ln708_10)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 161 'call' 'outsin_V_9' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 162 [5/8] (4.31ns)   --->   "%outsin_V_18 = call fastcc i4 @"generic_sincos<8, 6>"(i8 %trunc_ln708_11)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 162 'call' 'outsin_V_18' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 163 [5/8] (4.31ns)   --->   "%outsin_V_19 = call fastcc i4 @"generic_sincos<8, 6>"(i8 %trunc_ln708_12)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 163 'call' 'outsin_V_19' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 164 [6/8] (4.31ns)   --->   "%outsin_V_12 = call fastcc i4 @"generic_sincos<8, 6>"(i8 %add_ln703_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 164 'call' 'outsin_V_12' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 4.31>
ST_7 : Operation 165 [3/8] (4.31ns)   --->   "%outsin_V = call fastcc i4 @"generic_sincos<8, 6>"(i8 %trunc_ln)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 165 'call' 'outsin_V' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 166 [3/8] (4.31ns)   --->   "%outsin_V_13 = call fastcc i4 @"generic_sincos<8, 6>"(i8 %trunc_ln708_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 166 'call' 'outsin_V_13' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 167 [3/8] (4.31ns)   --->   "%outsin_V_14 = call fastcc i4 @"generic_sincos<8, 6>"(i8 %trunc_ln708_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 167 'call' 'outsin_V_14' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 168 [3/8] (4.31ns)   --->   "%outsin_V_15 = call fastcc i4 @"generic_sincos<8, 6>"(i8 %tmp_3)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 168 'call' 'outsin_V_15' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 169 [3/8] (4.31ns)   --->   "%outsin_V_16 = call fastcc i4 @"generic_sincos<8, 6>"(i8 %trunc_ln708_4)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 169 'call' 'outsin_V_16' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 170 [3/8] (4.31ns)   --->   "%outsin_V_5 = call fastcc i4 @"generic_sincos<8, 6>"(i8 %trunc_ln708_5)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 170 'call' 'outsin_V_5' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 171 [2/8] (4.31ns)   --->   "%outsin_V_6 = call fastcc i4 @"generic_sincos<8, 6>"(i8 %p_Val2_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 171 'call' 'outsin_V_6' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 172 [3/8] (4.31ns)   --->   "%outsin_V_i36 = call fastcc i4 @"generic_sincos<8, 6>"(i8 %trunc_ln708_7)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 172 'call' 'outsin_V_i36' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 173 [4/8] (4.31ns)   --->   "%outsin_V_7 = call fastcc i4 @"generic_sincos<8, 6>"(i8 %trunc_ln708_8)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 173 'call' 'outsin_V_7' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 174 [3/8] (4.31ns)   --->   "%outsin_V_i38 = call fastcc i4 @"generic_sincos<8, 6>"(i8 %add_ln703)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 174 'call' 'outsin_V_i38' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 175 [4/8] (4.31ns)   --->   "%outsin_V_i39 = call fastcc i4 @"generic_sincos<8, 6>"(i8 %trunc_ln708_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 175 'call' 'outsin_V_i39' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 176 [3/8] (4.31ns)   --->   "%outsin_V_17 = call fastcc i4 @"generic_sincos<8, 6>"(i8 %add_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 176 'call' 'outsin_V_17' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 177 [3/8] (4.31ns)   --->   "%outsin_V_9 = call fastcc i4 @"generic_sincos<8, 6>"(i8 %trunc_ln708_10)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 177 'call' 'outsin_V_9' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 178 [4/8] (4.31ns)   --->   "%outsin_V_18 = call fastcc i4 @"generic_sincos<8, 6>"(i8 %trunc_ln708_11)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 178 'call' 'outsin_V_18' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 179 [4/8] (4.31ns)   --->   "%outsin_V_19 = call fastcc i4 @"generic_sincos<8, 6>"(i8 %trunc_ln708_12)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 179 'call' 'outsin_V_19' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 180 [5/8] (4.31ns)   --->   "%outsin_V_12 = call fastcc i4 @"generic_sincos<8, 6>"(i8 %add_ln703_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 180 'call' 'outsin_V_12' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 4.31>
ST_8 : Operation 181 [1/1] (0.00ns)   --->   "%lhs_V_4 = sext i8 %p_Val2_s to i9" [firmware/myproject.cpp:50]   --->   Operation 181 'sext' 'lhs_V_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 182 [2/8] (4.31ns)   --->   "%outsin_V = call fastcc i4 @"generic_sincos<8, 6>"(i8 %trunc_ln)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 182 'call' 'outsin_V' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 183 [2/8] (4.31ns)   --->   "%outsin_V_13 = call fastcc i4 @"generic_sincos<8, 6>"(i8 %trunc_ln708_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 183 'call' 'outsin_V_13' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 184 [2/8] (4.31ns)   --->   "%outsin_V_14 = call fastcc i4 @"generic_sincos<8, 6>"(i8 %trunc_ln708_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 184 'call' 'outsin_V_14' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 185 [2/8] (4.31ns)   --->   "%outsin_V_15 = call fastcc i4 @"generic_sincos<8, 6>"(i8 %tmp_3)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 185 'call' 'outsin_V_15' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 186 [2/8] (4.31ns)   --->   "%outsin_V_16 = call fastcc i4 @"generic_sincos<8, 6>"(i8 %trunc_ln708_4)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 186 'call' 'outsin_V_16' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 187 [2/8] (4.31ns)   --->   "%outsin_V_5 = call fastcc i4 @"generic_sincos<8, 6>"(i8 %trunc_ln708_5)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 187 'call' 'outsin_V_5' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 188 [1/8] (1.05ns)   --->   "%outsin_V_6 = call fastcc i4 @"generic_sincos<8, 6>"(i8 %p_Val2_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 188 'call' 'outsin_V_6' <Predicate = true> <Delay = 1.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 189 [1/1] (0.70ns)   --->   "%r_V_14 = sub i9 0, %lhs_V_4" [firmware/myproject.cpp:52]   --->   Operation 189 'sub' 'r_V_14' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 190 [2/8] (4.31ns)   --->   "%outsin_V_i36 = call fastcc i4 @"generic_sincos<8, 6>"(i8 %trunc_ln708_7)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 190 'call' 'outsin_V_i36' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 191 [1/1] (0.00ns)   --->   "%lhs_V_7 = call i13 @_ssdm_op_BitConcatenate.i13.i9.i4(i9 %r_V_14, i4 0)" [firmware/myproject.cpp:52]   --->   Operation 191 'bitconcatenate' 'lhs_V_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 192 [1/1] (0.00ns)   --->   "%sext_ln703_3 = sext i13 %lhs_V_7 to i14" [firmware/myproject.cpp:52]   --->   Operation 192 'sext' 'sext_ln703_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 193 [1/1] (0.00ns)   --->   "%rhs_V_2 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %tmp_3, i5 0)" [firmware/myproject.cpp:52]   --->   Operation 193 'bitconcatenate' 'rhs_V_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 194 [1/1] (0.00ns)   --->   "%sext_ln728_1 = sext i13 %rhs_V_2 to i14" [firmware/myproject.cpp:52]   --->   Operation 194 'sext' 'sext_ln728_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 195 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_34 = add i14 %sext_ln728_1, %sext_ln703_3" [firmware/myproject.cpp:52]   --->   Operation 195 'add' 'ret_V_34' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 196 [1/1] (0.00ns)   --->   "%rhs_V_3 = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %outsin_V_6, i5 0)" [firmware/myproject.cpp:52]   --->   Operation 196 'bitconcatenate' 'rhs_V_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 197 [1/1] (0.00ns)   --->   "%sext_ln728_2 = sext i9 %rhs_V_3 to i14" [firmware/myproject.cpp:52]   --->   Operation 197 'sext' 'sext_ln728_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 198 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%ret_V_35 = add i14 %sext_ln728_2, %ret_V_34" [firmware/myproject.cpp:52]   --->   Operation 198 'add' 'ret_V_35' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 199 [3/8] (4.31ns)   --->   "%outsin_V_7 = call fastcc i4 @"generic_sincos<8, 6>"(i8 %trunc_ln708_8)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 199 'call' 'outsin_V_7' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 200 [2/8] (4.31ns)   --->   "%outsin_V_i38 = call fastcc i4 @"generic_sincos<8, 6>"(i8 %add_ln703)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 200 'call' 'outsin_V_i38' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 201 [3/8] (4.31ns)   --->   "%outsin_V_i39 = call fastcc i4 @"generic_sincos<8, 6>"(i8 %trunc_ln708_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 201 'call' 'outsin_V_i39' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 202 [1/1] (0.00ns)   --->   "%rhs_V_6 = sext i8 %p_Val2_4 to i9" [firmware/myproject.cpp:53]   --->   Operation 202 'sext' 'rhs_V_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 203 [1/1] (0.70ns)   --->   "%ret_V_39 = add nsw i9 %lhs_V_4, %rhs_V_6" [firmware/myproject.cpp:53]   --->   Operation 203 'add' 'ret_V_39' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 204 [2/8] (4.31ns)   --->   "%outsin_V_17 = call fastcc i4 @"generic_sincos<8, 6>"(i8 %add_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 204 'call' 'outsin_V_17' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 205 [2/8] (4.31ns)   --->   "%outsin_V_9 = call fastcc i4 @"generic_sincos<8, 6>"(i8 %trunc_ln708_10)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 205 'call' 'outsin_V_9' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 206 [3/8] (4.31ns)   --->   "%outsin_V_18 = call fastcc i4 @"generic_sincos<8, 6>"(i8 %trunc_ln708_11)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 206 'call' 'outsin_V_18' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 207 [3/8] (4.31ns)   --->   "%outsin_V_19 = call fastcc i4 @"generic_sincos<8, 6>"(i8 %trunc_ln708_12)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 207 'call' 'outsin_V_19' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 208 [4/8] (4.31ns)   --->   "%outsin_V_12 = call fastcc i4 @"generic_sincos<8, 6>"(i8 %add_ln703_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 208 'call' 'outsin_V_12' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 4.31>
ST_9 : Operation 209 [1/8] (1.05ns)   --->   "%outsin_V = call fastcc i4 @"generic_sincos<8, 6>"(i8 %trunc_ln)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 209 'call' 'outsin_V' <Predicate = true> <Delay = 1.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 210 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i4 %outsin_V to i7" [firmware/myproject.cpp:50]   --->   Operation 210 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 211 [1/1] (0.49ns) (grouped into DSP with root node add_ln1118)   --->   "%mul_ln1192 = mul i7 %sext_ln1118, %sext_ln1118" [firmware/myproject.cpp:50]   --->   Operation 211 'mul' 'mul_ln1192' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 212 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln1118 = add i7 -4, %mul_ln1192" [firmware/myproject.cpp:50]   --->   Operation 212 'add' 'add_ln1118' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 213 [1/8] (1.05ns)   --->   "%outsin_V_13 = call fastcc i4 @"generic_sincos<8, 6>"(i8 %trunc_ln708_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 213 'call' 'outsin_V_13' <Predicate = true> <Delay = 1.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 214 [1/1] (0.00ns)   --->   "%sext_ln1192_1 = sext i8 %p_Val2_3 to i9" [firmware/myproject.cpp:50]   --->   Operation 214 'sext' 'sext_ln1192_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 215 [1/1] (0.00ns)   --->   "%sext_ln1192_2 = sext i4 %outsin_V_13 to i9" [firmware/myproject.cpp:50]   --->   Operation 215 'sext' 'sext_ln1192_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 216 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_28 = sub i9 %sext_ln1192_2, %sext_ln1192_1" [firmware/myproject.cpp:50]   --->   Operation 216 'sub' 'ret_V_28' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 217 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln1192 = add i9 15, %ret_V_28" [firmware/myproject.cpp:50]   --->   Operation 217 'add' 'add_ln1192' <Predicate = true> <Delay = 0.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 218 [1/8] (1.05ns)   --->   "%outsin_V_14 = call fastcc i4 @"generic_sincos<8, 6>"(i8 %trunc_ln708_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 218 'call' 'outsin_V_14' <Predicate = true> <Delay = 1.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 219 [1/8] (1.05ns)   --->   "%outsin_V_15 = call fastcc i4 @"generic_sincos<8, 6>"(i8 %tmp_3)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 219 'call' 'outsin_V_15' <Predicate = true> <Delay = 1.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 220 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i4 %outsin_V_15 to i5" [firmware/myproject.cpp:51]   --->   Operation 220 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 221 [1/1] (0.00ns) (grouped into DSP with root node r_V_2)   --->   "%ret_V = add i5 -6, %sext_ln703" [firmware/myproject.cpp:51]   --->   Operation 221 'add' 'ret_V' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 222 [1/8] (1.05ns)   --->   "%outsin_V_16 = call fastcc i4 @"generic_sincos<8, 6>"(i8 %trunc_ln708_4)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 222 'call' 'outsin_V_16' <Predicate = true> <Delay = 1.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 223 [1/1] (0.00ns)   --->   "%sext_ln703_1 = sext i4 %outsin_V_16 to i5" [firmware/myproject.cpp:51]   --->   Operation 223 'sext' 'sext_ln703_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 224 [1/1] (0.70ns)   --->   "%ret_V_7 = add i5 -4, %sext_ln703_1" [firmware/myproject.cpp:51]   --->   Operation 224 'add' 'ret_V_7' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 225 [1/1] (0.00ns) (grouped into DSP with root node r_V_2)   --->   "%sext_ln1116 = sext i5 %ret_V to i10" [firmware/myproject.cpp:51]   --->   Operation 225 'sext' 'sext_ln1116' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 226 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i5 %ret_V_7 to i10" [firmware/myproject.cpp:51]   --->   Operation 226 'sext' 'sext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 227 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_2 = mul i10 %sext_ln1116, %sext_ln1118_2" [firmware/myproject.cpp:51]   --->   Operation 227 'mul' 'r_V_2' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 228 [1/8] (1.05ns)   --->   "%outsin_V_5 = call fastcc i4 @"generic_sincos<8, 6>"(i8 %trunc_ln708_5)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 228 'call' 'outsin_V_5' <Predicate = true> <Delay = 1.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 229 [1/8] (1.05ns)   --->   "%outsin_V_i36 = call fastcc i4 @"generic_sincos<8, 6>"(i8 %trunc_ln708_7)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 229 'call' 'outsin_V_i36' <Predicate = true> <Delay = 1.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 230 [2/8] (4.31ns)   --->   "%outsin_V_7 = call fastcc i4 @"generic_sincos<8, 6>"(i8 %trunc_ln708_8)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 230 'call' 'outsin_V_7' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 231 [1/8] (1.05ns)   --->   "%outsin_V_i38 = call fastcc i4 @"generic_sincos<8, 6>"(i8 %add_ln703)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 231 'call' 'outsin_V_i38' <Predicate = true> <Delay = 1.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 232 [2/8] (4.31ns)   --->   "%outsin_V_i39 = call fastcc i4 @"generic_sincos<8, 6>"(i8 %trunc_ln708_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 232 'call' 'outsin_V_i39' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 233 [1/1] (0.00ns)   --->   "%r_V_6 = sext i4 %outsin_V_6 to i8" [firmware/myproject.cpp:53]   --->   Operation 233 'sext' 'r_V_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 234 [1/1] (0.49ns) (grouped into DSP with root node ret_V_40)   --->   "%r_V_17 = mul i8 %r_V_6, %r_V_6" [firmware/myproject.cpp:53]   --->   Operation 234 'mul' 'r_V_17' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 235 [1/1] (0.00ns)   --->   "%lhs_V_5 = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %ret_V_39, i2 0)" [firmware/myproject.cpp:53]   --->   Operation 235 'bitconcatenate' 'lhs_V_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 236 [1/1] (0.00ns)   --->   "%sext_ln728_3 = sext i11 %lhs_V_5 to i12" [firmware/myproject.cpp:53]   --->   Operation 236 'sext' 'sext_ln728_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 237 [1/1] (0.00ns) (grouped into DSP with root node ret_V_40)   --->   "%rhs_V_7 = sext i8 %r_V_17 to i12" [firmware/myproject.cpp:53]   --->   Operation 237 'sext' 'rhs_V_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 238 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_40 = add nsw i12 %sext_ln728_3, %rhs_V_7" [firmware/myproject.cpp:53]   --->   Operation 238 'add' 'ret_V_40' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 239 [1/8] (1.05ns)   --->   "%outsin_V_17 = call fastcc i4 @"generic_sincos<8, 6>"(i8 %add_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 239 'call' 'outsin_V_17' <Predicate = true> <Delay = 1.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 240 [1/1] (0.00ns)   --->   "%rhs_V_8 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %outsin_V_17, i2 0)" [firmware/myproject.cpp:53]   --->   Operation 240 'bitconcatenate' 'rhs_V_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 241 [1/1] (0.00ns)   --->   "%sext_ln728_4 = sext i6 %rhs_V_8 to i12" [firmware/myproject.cpp:53]   --->   Operation 241 'sext' 'sext_ln728_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 242 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_41 = add i12 %sext_ln728_4, %ret_V_40" [firmware/myproject.cpp:53]   --->   Operation 242 'add' 'ret_V_41' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 243 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%ret_V_20 = add i12 -60, %ret_V_41" [firmware/myproject.cpp:53]   --->   Operation 243 'add' 'ret_V_20' <Predicate = true> <Delay = 0.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 244 [1/1] (0.00ns)   --->   "%shl_ln1118_7 = call i14 @_ssdm_op_BitConcatenate.i14.i12.i2(i12 %ret_V_20, i2 0)" [firmware/myproject.cpp:53]   --->   Operation 244 'bitconcatenate' 'shl_ln1118_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 245 [1/1] (0.76ns)   --->   "%ret_V_42 = sub i14 -256, %shl_ln1118_7" [firmware/myproject.cpp:53]   --->   Operation 245 'sub' 'ret_V_42' <Predicate = true> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 246 [1/1] (0.00ns)   --->   "%trunc_ln708_6 = call i8 @_ssdm_op_PartSelect.i8.i14.i32.i32(i14 %ret_V_42, i32 6, i32 13)" [firmware/myproject.cpp:53]   --->   Operation 246 'partselect' 'trunc_ln708_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 247 [1/8] (1.05ns)   --->   "%outsin_V_9 = call fastcc i4 @"generic_sincos<8, 6>"(i8 %trunc_ln708_10)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 247 'call' 'outsin_V_9' <Predicate = true> <Delay = 1.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 248 [2/8] (4.31ns)   --->   "%outsin_V_18 = call fastcc i4 @"generic_sincos<8, 6>"(i8 %trunc_ln708_11)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 248 'call' 'outsin_V_18' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 249 [2/8] (4.31ns)   --->   "%outsin_V_19 = call fastcc i4 @"generic_sincos<8, 6>"(i8 %trunc_ln708_12)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 249 'call' 'outsin_V_19' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 250 [3/8] (4.31ns)   --->   "%outsin_V_12 = call fastcc i4 @"generic_sincos<8, 6>"(i8 %add_ln703_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 250 'call' 'outsin_V_12' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 4.31>
ST_10 : Operation 251 [1/1] (0.00ns)   --->   "%r_V = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %add_ln1118, i4 0)" [firmware/myproject.cpp:50]   --->   Operation 251 'bitconcatenate' 'r_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 252 [1/1] (0.00ns)   --->   "%sext_ln700 = sext i11 %r_V to i18" [firmware/myproject.cpp:50]   --->   Operation 252 'sext' 'sext_ln700' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 253 [1/1] (0.00ns)   --->   "%sext_ln700_1 = sext i9 %add_ln1192 to i18" [firmware/myproject.cpp:50]   --->   Operation 253 'sext' 'sext_ln700_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 254 [1/1] (0.49ns) (grouped into DSP with root node ret_V_30)   --->   "%mul_ln700 = mul i18 %sext_ln700, %sext_ln700_1" [firmware/myproject.cpp:50]   --->   Operation 254 'mul' 'mul_ln700' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 255 [1/1] (0.00ns)   --->   "%rhs_V = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %outsin_V_14, i10 0)" [firmware/myproject.cpp:50]   --->   Operation 255 'bitconcatenate' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 256 [1/1] (0.00ns)   --->   "%sext_ln728 = sext i14 %rhs_V to i18" [firmware/myproject.cpp:50]   --->   Operation 256 'sext' 'sext_ln728' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 257 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_30 = sub i18 %mul_ln700, %sext_ln728" [firmware/myproject.cpp:50]   --->   Operation 257 'sub' 'ret_V_30' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 258 [1/1] (0.00ns)   --->   "%trunc_ln708_3 = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %ret_V_30, i32 10, i32 17)" [firmware/myproject.cpp:50]   --->   Operation 258 'partselect' 'trunc_ln708_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 259 [1/1] (0.00ns)   --->   "%sext_ln703_2 = sext i4 %outsin_V_5 to i5" [firmware/myproject.cpp:51]   --->   Operation 259 'sext' 'sext_ln703_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 260 [1/1] (0.00ns) (grouped into DSP with root node r_V_3)   --->   "%ret_V_8 = add i5 -4, %sext_ln703_2" [firmware/myproject.cpp:51]   --->   Operation 260 'add' 'ret_V_8' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 261 [1/1] (0.00ns)   --->   "%sext_ln1116_1 = sext i10 %r_V_2 to i15" [firmware/myproject.cpp:51]   --->   Operation 261 'sext' 'sext_ln1116_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 262 [1/1] (0.00ns) (grouped into DSP with root node r_V_3)   --->   "%sext_ln1118_3 = sext i5 %ret_V_8 to i15" [firmware/myproject.cpp:51]   --->   Operation 262 'sext' 'sext_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 263 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_3 = mul i15 %sext_ln1116_1, %sext_ln1118_3" [firmware/myproject.cpp:51]   --->   Operation 263 'mul' 'r_V_3' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 264 [1/8] (1.05ns)   --->   "%outsin_V_7 = call fastcc i4 @"generic_sincos<8, 6>"(i8 %trunc_ln708_8)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 264 'call' 'outsin_V_7' <Predicate = true> <Delay = 1.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 265 [1/1] (0.00ns)   --->   "%rhs_V_4 = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %outsin_V_7, i5 0)" [firmware/myproject.cpp:52]   --->   Operation 265 'bitconcatenate' 'rhs_V_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 266 [1/1] (0.00ns)   --->   "%sext_ln1192_6 = sext i9 %rhs_V_4 to i14" [firmware/myproject.cpp:52]   --->   Operation 266 'sext' 'sext_ln1192_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 267 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_15 = add i14 %sext_ln1192_6, %ret_V_35" [firmware/myproject.cpp:52]   --->   Operation 267 'add' 'add_ln1192_15' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 268 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%ret_V_37 = add i14 -192, %add_ln1192_15" [firmware/myproject.cpp:52]   --->   Operation 268 'add' 'ret_V_37' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 269 [1/1] (0.00ns)   --->   "%trunc_ln708_9 = call i8 @_ssdm_op_PartSelect.i8.i14.i32.i32(i14 %ret_V_37, i32 6, i32 13)" [firmware/myproject.cpp:52]   --->   Operation 269 'partselect' 'trunc_ln708_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 270 [1/8] (1.05ns)   --->   "%outsin_V_i39 = call fastcc i4 @"generic_sincos<8, 6>"(i8 %trunc_ln708_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 270 'call' 'outsin_V_i39' <Predicate = true> <Delay = 1.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 271 [1/1] (0.00ns)   --->   "%r_V_8 = sext i4 %outsin_V_9 to i8" [firmware/myproject.cpp:54]   --->   Operation 271 'sext' 'r_V_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 272 [1/1] (0.78ns)   --->   "%r_V_18 = mul i8 %r_V_8, %r_V_8" [firmware/myproject.cpp:54]   --->   Operation 272 'mul' 'r_V_18' <Predicate = true> <Delay = 0.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 273 [1/8] (1.05ns)   --->   "%outsin_V_18 = call fastcc i4 @"generic_sincos<8, 6>"(i8 %trunc_ln708_11)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 273 'call' 'outsin_V_18' <Predicate = true> <Delay = 1.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 274 [1/8] (1.05ns)   --->   "%outsin_V_19 = call fastcc i4 @"generic_sincos<8, 6>"(i8 %trunc_ln708_12)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 274 'call' 'outsin_V_19' <Predicate = true> <Delay = 1.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 275 [1/1] (0.00ns)   --->   "%lhs_V_6 = sext i4 %outsin_V_18 to i5" [firmware/myproject.cpp:54]   --->   Operation 275 'sext' 'lhs_V_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 276 [1/1] (0.00ns)   --->   "%rhs_V_9 = sext i4 %outsin_V_19 to i5" [firmware/myproject.cpp:54]   --->   Operation 276 'sext' 'rhs_V_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 277 [1/1] (0.00ns) (grouped into DSP with root node r_V_12)   --->   "%ret_V_44 = sub i5 %lhs_V_6, %rhs_V_9" [firmware/myproject.cpp:54]   --->   Operation 277 'sub' 'ret_V_44' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 278 [1/1] (0.00ns)   --->   "%sext_ln1118_9 = sext i8 %r_V_18 to i13" [firmware/myproject.cpp:54]   --->   Operation 278 'sext' 'sext_ln1118_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 279 [1/1] (0.00ns) (grouped into DSP with root node r_V_12)   --->   "%sext_ln1118_10 = sext i5 %ret_V_44 to i13" [firmware/myproject.cpp:54]   --->   Operation 279 'sext' 'sext_ln1118_10' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 280 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_12 = mul i13 %sext_ln1118_9, %sext_ln1118_10" [firmware/myproject.cpp:54]   --->   Operation 280 'mul' 'r_V_12' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 281 [2/8] (4.31ns)   --->   "%outsin_V_12 = call fastcc i4 @"generic_sincos<8, 6>"(i8 %add_ln703_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 281 'call' 'outsin_V_12' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 3.59>
ST_11 : Operation 282 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %y_4_V), !map !254"   --->   Operation 282 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 283 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %y_3_V), !map !260"   --->   Operation 283 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 284 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %y_2_V), !map !266"   --->   Operation 284 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 285 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %y_1_V), !map !272"   --->   Operation 285 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 286 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %y_0_V), !map !278"   --->   Operation 286 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 287 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128* %x_V), !map !284"   --->   Operation 287 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 288 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @myproject_str) nounwind"   --->   Operation 288 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 289 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %x_V, [7 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 289 'specinterface' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 290 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %y_0_V, i8* %y_1_V, i8* %y_2_V, i8* %y_3_V, i8* %y_4_V, [7 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [firmware/myproject.cpp:32]   --->   Operation 290 'specinterface' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 291 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [firmware/myproject.cpp:33]   --->   Operation 291 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 292 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i8P(i8* %y_0_V, i8 %trunc_ln708_3)" [firmware/myproject.cpp:50]   --->   Operation 292 'write' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 293 [1/1] (0.00ns)   --->   "%sext_ln1192_5 = sext i4 %outsin_V_6 to i15" [firmware/myproject.cpp:51]   --->   Operation 293 'sext' 'sext_ln1192_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 294 [1/1] (0.49ns) (grouped into DSP with root node ret_V_32)   --->   "%mul_ln1192_4 = mul i15 %r_V_3, %sext_ln1192_5" [firmware/myproject.cpp:51]   --->   Operation 294 'mul' 'mul_ln1192_4' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 295 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_32 = add i15 -1024, %mul_ln1192_4" [firmware/myproject.cpp:51]   --->   Operation 295 'add' 'ret_V_32' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 296 [1/1] (0.00ns)   --->   "%tmp = call i7 @_ssdm_op_PartSelect.i7.i15.i32.i32(i15 %ret_V_32, i32 8, i32 14)" [firmware/myproject.cpp:51]   --->   Operation 296 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 297 [1/1] (0.00ns)   --->   "%sext_ln708 = sext i7 %tmp to i8" [firmware/myproject.cpp:51]   --->   Operation 297 'sext' 'sext_ln708' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 298 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i8P(i8* %y_1_V, i8 %sext_ln708)" [firmware/myproject.cpp:51]   --->   Operation 298 'write' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 299 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i8P(i8* %y_2_V, i8 %trunc_ln708_9)" [firmware/myproject.cpp:52]   --->   Operation 299 'write' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 300 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i8P(i8* %y_3_V, i8 %trunc_ln708_6)" [firmware/myproject.cpp:53]   --->   Operation 300 'write' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 301 [1/1] (0.00ns)   --->   "%sext_ln1118_11 = sext i13 %r_V_12 to i14" [firmware/myproject.cpp:54]   --->   Operation 301 'sext' 'sext_ln1118_11' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 302 [1/8] (1.05ns)   --->   "%outsin_V_12 = call fastcc i4 @"generic_sincos<8, 6>"(i8 %add_ln703_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 302 'call' 'outsin_V_12' <Predicate = true> <Delay = 1.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 303 [1/1] (0.00ns)   --->   "%sext_ln1192_7 = sext i4 %outsin_V_12 to i14" [firmware/myproject.cpp:54]   --->   Operation 303 'sext' 'sext_ln1192_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 304 [1/1] (0.49ns) (grouped into DSP with root node ret_V_45)   --->   "%mul_ln1192_6 = mul i14 %sext_ln1118_11, %sext_ln1192_7" [firmware/myproject.cpp:54]   --->   Operation 304 'mul' 'mul_ln1192_6' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 305 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_45 = add i14 -256, %mul_ln1192_6" [firmware/myproject.cpp:54]   --->   Operation 305 'add' 'ret_V_45' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 306 [1/1] (0.00ns)   --->   "%trunc_ln708_13 = call i8 @_ssdm_op_PartSelect.i8.i14.i32.i32(i14 %ret_V_45, i32 6, i32 13)" [firmware/myproject.cpp:54]   --->   Operation 306 'partselect' 'trunc_ln708_13' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 307 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i8P(i8* %y_4_V, i8 %trunc_ln708_13)" [firmware/myproject.cpp:54]   --->   Operation 307 'write' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 308 [1/1] (0.00ns)   --->   "ret void" [firmware/myproject.cpp:56]   --->   Operation 308 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_0_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_1_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_2_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_3_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_4_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_V_read           (read          ) [ 000000000000]
p_Val2_12          (partselect    ) [ 011000000000]
p_Val2_s           (partselect    ) [ 011111111000]
p_Val2_3           (partselect    ) [ 011111111100]
sext_ln1118_1      (sext          ) [ 000000000000]
tmp_3              (partselect    ) [ 011111111100]
sext_ln1192        (sext          ) [ 000000000000]
mul_ln1192_1       (mul           ) [ 000000000000]
mul_ln1192_2       (mul           ) [ 000000000000]
p_Val2_4           (partselect    ) [ 011111111000]
lhs_V_1            (bitconcatenate) [ 000000000000]
ret_V_27           (add           ) [ 000000000000]
trunc_ln708_1      (partselect    ) [ 011111111100]
sext_ln1192_3      (sext          ) [ 000000000000]
lhs_V_2            (bitconcatenate) [ 000000000000]
sub_ln1192_3       (sub           ) [ 000000000000]
sext_ln1192_4      (sext          ) [ 000000000000]
shl_ln             (bitconcatenate) [ 000000000000]
sub_ln1192         (sub           ) [ 000000000000]
add_ln1192_2       (add           ) [ 000000000000]
ret_V_29           (add           ) [ 000000000000]
trunc_ln708_2      (partselect    ) [ 011111111100]
mul_ln1192_3       (mul           ) [ 000000000000]
add_ln1192_5       (add           ) [ 000000000000]
rhs_V_1            (bitconcatenate) [ 000000000000]
sub_ln1192_1       (sub           ) [ 000000000000]
ret_V_31           (add           ) [ 000000000000]
trunc_ln708_4      (partselect    ) [ 011111111100]
tmp_8              (partselect    ) [ 011000000000]
ret_V_33           (add           ) [ 000000000000]
trunc_ln708_7      (partselect    ) [ 011111111100]
sext_ln700_2       (sext          ) [ 000000000000]
mul_ln700_1        (mul           ) [ 000000000000]
mul_ln700_2        (mul           ) [ 000000000000]
mul_ln700_3        (mul           ) [ 000000000000]
add_ln700          (add           ) [ 011000000000]
sext_ln727         (sext          ) [ 000000000000]
r_V_13             (bitconcatenate) [ 000000000000]
lhs_V              (bitconcatenate) [ 000000000000]
sext_ln1193        (sext          ) [ 000000000000]
ret_V_26           (sub           ) [ 000000000000]
trunc_ln           (partselect    ) [ 010111111100]
r_V_s              (bitconcatenate) [ 000000000000]
add_ln1192_7       (add           ) [ 000000000000]
trunc_ln708_5      (partselect    ) [ 010111111100]
sext_ln1118_4      (sext          ) [ 000000000000]
r_V_15             (bitconcatenate) [ 000000000000]
sext_ln703_4       (sext          ) [ 000000000000]
ret_V_36           (sub           ) [ 000000000000]
sext_ln1193_1      (sext          ) [ 000000000000]
add_ln1192_13      (add           ) [ 000000000000]
sext_ln1118_5      (sext          ) [ 000000000000]
mul_ln1118         (mul           ) [ 010100000000]
add_ln703          (add           ) [ 010111111100]
rhs_V_5            (mul           ) [ 000000000000]
ret_V_38           (add           ) [ 000000000000]
trunc_ln708_s      (partselect    ) [ 010111111110]
add_ln703_1        (add           ) [ 010111111100]
add_ln1192_22      (add           ) [ 000000000000]
add_ln1192_23      (add           ) [ 000000000000]
trunc_ln708_10     (partselect    ) [ 010111111100]
sext_ln1118_6      (sext          ) [ 000000000000]
r_V_19             (sub           ) [ 000000000000]
add_ln1192_24      (add           ) [ 000000000000]
sext_ln1118_7      (sext          ) [ 000000000000]
mul_ln1118_3       (mul           ) [ 000000000000]
shl_ln1118_1       (shl           ) [ 000000000000]
shl_ln1118_2       (shl           ) [ 000000000000]
r_V_20             (add           ) [ 000000000000]
trunc_ln708_11     (partselect    ) [ 010111111110]
sext_ln1118_8      (sext          ) [ 000000000000]
mul_ln1192_5       (mul           ) [ 000000000000]
ret_V_43           (add           ) [ 000000000000]
trunc_ln708_12     (partselect    ) [ 010111111110]
shl_ln1118         (shl           ) [ 000000000000]
r_V_16             (add           ) [ 000000000000]
trunc_ln708_8      (partselect    ) [ 010011111110]
add_ln703_2        (add           ) [ 010001111111]
lhs_V_4            (sext          ) [ 000000000000]
outsin_V_6         (call          ) [ 010000000111]
r_V_14             (sub           ) [ 000000000000]
lhs_V_7            (bitconcatenate) [ 000000000000]
sext_ln703_3       (sext          ) [ 000000000000]
rhs_V_2            (bitconcatenate) [ 000000000000]
sext_ln728_1       (sext          ) [ 000000000000]
ret_V_34           (add           ) [ 000000000000]
rhs_V_3            (bitconcatenate) [ 000000000000]
sext_ln728_2       (sext          ) [ 000000000000]
ret_V_35           (add           ) [ 010000000110]
rhs_V_6            (sext          ) [ 000000000000]
ret_V_39           (add           ) [ 010000000100]
outsin_V           (call          ) [ 000000000000]
sext_ln1118        (sext          ) [ 000000000000]
mul_ln1192         (mul           ) [ 000000000000]
add_ln1118         (add           ) [ 010000000010]
outsin_V_13        (call          ) [ 000000000000]
sext_ln1192_1      (sext          ) [ 000000000000]
sext_ln1192_2      (sext          ) [ 000000000000]
ret_V_28           (sub           ) [ 000000000000]
add_ln1192         (add           ) [ 010000000010]
outsin_V_14        (call          ) [ 010000000010]
outsin_V_15        (call          ) [ 000000000000]
sext_ln703         (sext          ) [ 000000000000]
ret_V              (add           ) [ 000000000000]
outsin_V_16        (call          ) [ 000000000000]
sext_ln703_1       (sext          ) [ 000000000000]
ret_V_7            (add           ) [ 000000000000]
sext_ln1116        (sext          ) [ 000000000000]
sext_ln1118_2      (sext          ) [ 000000000000]
r_V_2              (mul           ) [ 010000000010]
outsin_V_5         (call          ) [ 010000000010]
outsin_V_i36       (call          ) [ 000000000000]
outsin_V_i38       (call          ) [ 000000000000]
r_V_6              (sext          ) [ 000000000000]
r_V_17             (mul           ) [ 000000000000]
lhs_V_5            (bitconcatenate) [ 000000000000]
sext_ln728_3       (sext          ) [ 000000000000]
rhs_V_7            (sext          ) [ 000000000000]
ret_V_40           (add           ) [ 000000000000]
outsin_V_17        (call          ) [ 000000000000]
rhs_V_8            (bitconcatenate) [ 000000000000]
sext_ln728_4       (sext          ) [ 000000000000]
ret_V_41           (add           ) [ 000000000000]
ret_V_20           (add           ) [ 000000000000]
shl_ln1118_7       (bitconcatenate) [ 000000000000]
ret_V_42           (sub           ) [ 000000000000]
trunc_ln708_6      (partselect    ) [ 010000000011]
outsin_V_9         (call          ) [ 010000000010]
r_V                (bitconcatenate) [ 000000000000]
sext_ln700         (sext          ) [ 000000000000]
sext_ln700_1       (sext          ) [ 000000000000]
mul_ln700          (mul           ) [ 000000000000]
rhs_V              (bitconcatenate) [ 000000000000]
sext_ln728         (sext          ) [ 000000000000]
ret_V_30           (sub           ) [ 000000000000]
trunc_ln708_3      (partselect    ) [ 010000000001]
sext_ln703_2       (sext          ) [ 000000000000]
ret_V_8            (add           ) [ 000000000000]
sext_ln1116_1      (sext          ) [ 000000000000]
sext_ln1118_3      (sext          ) [ 000000000000]
r_V_3              (mul           ) [ 010000000001]
outsin_V_7         (call          ) [ 000000000000]
rhs_V_4            (bitconcatenate) [ 000000000000]
sext_ln1192_6      (sext          ) [ 000000000000]
add_ln1192_15      (add           ) [ 000000000000]
ret_V_37           (add           ) [ 000000000000]
trunc_ln708_9      (partselect    ) [ 010000000001]
outsin_V_i39       (call          ) [ 000000000000]
r_V_8              (sext          ) [ 000000000000]
r_V_18             (mul           ) [ 000000000000]
outsin_V_18        (call          ) [ 000000000000]
outsin_V_19        (call          ) [ 000000000000]
lhs_V_6            (sext          ) [ 000000000000]
rhs_V_9            (sext          ) [ 000000000000]
ret_V_44           (sub           ) [ 000000000000]
sext_ln1118_9      (sext          ) [ 000000000000]
sext_ln1118_10     (sext          ) [ 000000000000]
r_V_12             (mul           ) [ 010000000001]
specbitsmap_ln0    (specbitsmap   ) [ 000000000000]
specbitsmap_ln0    (specbitsmap   ) [ 000000000000]
specbitsmap_ln0    (specbitsmap   ) [ 000000000000]
specbitsmap_ln0    (specbitsmap   ) [ 000000000000]
specbitsmap_ln0    (specbitsmap   ) [ 000000000000]
specbitsmap_ln0    (specbitsmap   ) [ 000000000000]
spectopmodule_ln0  (spectopmodule ) [ 000000000000]
specinterface_ln0  (specinterface ) [ 000000000000]
specinterface_ln32 (specinterface ) [ 000000000000]
specpipeline_ln33  (specpipeline  ) [ 000000000000]
write_ln50         (write         ) [ 000000000000]
sext_ln1192_5      (sext          ) [ 000000000000]
mul_ln1192_4       (mul           ) [ 000000000000]
ret_V_32           (add           ) [ 000000000000]
tmp                (partselect    ) [ 000000000000]
sext_ln708         (sext          ) [ 000000000000]
write_ln51         (write         ) [ 000000000000]
write_ln52         (write         ) [ 000000000000]
write_ln53         (write         ) [ 000000000000]
sext_ln1118_11     (sext          ) [ 000000000000]
outsin_V_12        (call          ) [ 000000000000]
sext_ln1192_7      (sext          ) [ 000000000000]
mul_ln1192_6       (mul           ) [ 000000000000]
ret_V_45           (add           ) [ 000000000000]
trunc_ln708_13     (partselect    ) [ 000000000000]
write_ln54         (write         ) [ 000000000000]
ret_ln56           (ret           ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="y_0_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_0_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="y_1_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_1_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="y_2_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_2_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="y_3_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_3_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="y_4_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_4_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_vld.i128P"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i8.i4"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="generic_sincos<8, 6>"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i7.i3"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i9.i4"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i8.i5"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i4.i5"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i9.i2"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i4.i2"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i12.i2"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i14.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i7.i4"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i4.i10"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i18.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="myproject_str"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_vld.i8P"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i15.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1004" name="x_V_read_read_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="128" slack="0"/>
<pin id="182" dir="0" index="1" bw="128" slack="0"/>
<pin id="183" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_V_read/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="write_ln50_write_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="0" slack="0"/>
<pin id="188" dir="0" index="1" bw="8" slack="0"/>
<pin id="189" dir="0" index="2" bw="8" slack="1"/>
<pin id="190" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln50/11 "/>
</bind>
</comp>

<comp id="193" class="1004" name="write_ln51_write_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="0" slack="0"/>
<pin id="195" dir="0" index="1" bw="8" slack="0"/>
<pin id="196" dir="0" index="2" bw="7" slack="0"/>
<pin id="197" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln51/11 "/>
</bind>
</comp>

<comp id="200" class="1004" name="write_ln52_write_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="0" slack="0"/>
<pin id="202" dir="0" index="1" bw="8" slack="0"/>
<pin id="203" dir="0" index="2" bw="8" slack="1"/>
<pin id="204" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln52/11 "/>
</bind>
</comp>

<comp id="207" class="1004" name="write_ln53_write_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="0" slack="0"/>
<pin id="209" dir="0" index="1" bw="8" slack="0"/>
<pin id="210" dir="0" index="2" bw="8" slack="2"/>
<pin id="211" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln53/11 "/>
</bind>
</comp>

<comp id="214" class="1004" name="write_ln54_write_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="0" slack="0"/>
<pin id="216" dir="0" index="1" bw="8" slack="0"/>
<pin id="217" dir="0" index="2" bw="8" slack="0"/>
<pin id="218" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln54/11 "/>
</bind>
</comp>

<comp id="221" class="1004" name="grp_generic_sincos_8_6_s_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="4" slack="0"/>
<pin id="223" dir="0" index="1" bw="8" slack="0"/>
<pin id="224" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="outsin_V_6/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="grp_generic_sincos_8_6_s_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="4" slack="0"/>
<pin id="228" dir="0" index="1" bw="8" slack="0"/>
<pin id="229" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="outsin_V/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="grp_generic_sincos_8_6_s_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="4" slack="0"/>
<pin id="233" dir="0" index="1" bw="8" slack="1"/>
<pin id="234" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="outsin_V_13/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="grp_generic_sincos_8_6_s_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="4" slack="0"/>
<pin id="238" dir="0" index="1" bw="8" slack="1"/>
<pin id="239" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="outsin_V_14/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="grp_generic_sincos_8_6_s_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="4" slack="0"/>
<pin id="243" dir="0" index="1" bw="8" slack="1"/>
<pin id="244" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="outsin_V_15/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="grp_generic_sincos_8_6_s_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="4" slack="0"/>
<pin id="248" dir="0" index="1" bw="8" slack="1"/>
<pin id="249" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="outsin_V_16/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="grp_generic_sincos_8_6_s_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="4" slack="0"/>
<pin id="253" dir="0" index="1" bw="8" slack="0"/>
<pin id="254" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="outsin_V_5/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="grp_generic_sincos_8_6_s_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="4" slack="0"/>
<pin id="258" dir="0" index="1" bw="8" slack="1"/>
<pin id="259" dir="1" index="2" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="outsin_V_i36/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="grp_generic_sincos_8_6_s_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="4" slack="0"/>
<pin id="263" dir="0" index="1" bw="8" slack="0"/>
<pin id="264" dir="1" index="2" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="outsin_V_i38/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="grp_generic_sincos_8_6_s_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="4" slack="0"/>
<pin id="268" dir="0" index="1" bw="8" slack="0"/>
<pin id="269" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="outsin_V_17/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="grp_generic_sincos_8_6_s_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="4" slack="0"/>
<pin id="273" dir="0" index="1" bw="8" slack="0"/>
<pin id="274" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="outsin_V_9/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="grp_generic_sincos_8_6_s_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="4" slack="0"/>
<pin id="278" dir="0" index="1" bw="8" slack="0"/>
<pin id="279" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="outsin_V_7/3 "/>
</bind>
</comp>

<comp id="281" class="1004" name="grp_generic_sincos_8_6_s_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="4" slack="0"/>
<pin id="283" dir="0" index="1" bw="8" slack="1"/>
<pin id="284" dir="1" index="2" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="outsin_V_i39/3 "/>
</bind>
</comp>

<comp id="286" class="1004" name="grp_generic_sincos_8_6_s_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="4" slack="0"/>
<pin id="288" dir="0" index="1" bw="8" slack="1"/>
<pin id="289" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="outsin_V_18/3 "/>
</bind>
</comp>

<comp id="291" class="1004" name="grp_generic_sincos_8_6_s_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="4" slack="0"/>
<pin id="293" dir="0" index="1" bw="8" slack="1"/>
<pin id="294" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="outsin_V_19/3 "/>
</bind>
</comp>

<comp id="296" class="1004" name="grp_generic_sincos_8_6_s_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="4" slack="0"/>
<pin id="298" dir="0" index="1" bw="8" slack="0"/>
<pin id="299" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="outsin_V_12/4 "/>
</bind>
</comp>

<comp id="301" class="1004" name="p_Val2_12_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="8" slack="0"/>
<pin id="303" dir="0" index="1" bw="128" slack="0"/>
<pin id="304" dir="0" index="2" bw="6" slack="0"/>
<pin id="305" dir="0" index="3" bw="6" slack="0"/>
<pin id="306" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_12/1 "/>
</bind>
</comp>

<comp id="311" class="1004" name="p_Val2_s_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="8" slack="0"/>
<pin id="313" dir="0" index="1" bw="128" slack="0"/>
<pin id="314" dir="0" index="2" bw="8" slack="0"/>
<pin id="315" dir="0" index="3" bw="8" slack="0"/>
<pin id="316" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="p_Val2_3_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="8" slack="0"/>
<pin id="324" dir="0" index="1" bw="128" slack="0"/>
<pin id="325" dir="0" index="2" bw="7" slack="0"/>
<pin id="326" dir="0" index="3" bw="7" slack="0"/>
<pin id="327" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_3/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="sext_ln1118_1_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="8" slack="0"/>
<pin id="334" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_1/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="tmp_3_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="8" slack="0"/>
<pin id="338" dir="0" index="1" bw="128" slack="0"/>
<pin id="339" dir="0" index="2" bw="6" slack="0"/>
<pin id="340" dir="0" index="3" bw="6" slack="0"/>
<pin id="341" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="sext_ln1192_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="8" slack="0"/>
<pin id="348" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="mul_ln1192_1_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="8" slack="0"/>
<pin id="352" dir="0" index="1" bw="8" slack="0"/>
<pin id="353" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_1/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="p_Val2_4_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="8" slack="0"/>
<pin id="358" dir="0" index="1" bw="128" slack="0"/>
<pin id="359" dir="0" index="2" bw="8" slack="0"/>
<pin id="360" dir="0" index="3" bw="8" slack="0"/>
<pin id="361" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_4/1 "/>
</bind>
</comp>

<comp id="366" class="1004" name="lhs_V_1_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="12" slack="0"/>
<pin id="368" dir="0" index="1" bw="8" slack="0"/>
<pin id="369" dir="0" index="2" bw="1" slack="0"/>
<pin id="370" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_1/1 "/>
</bind>
</comp>

<comp id="374" class="1004" name="trunc_ln708_1_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="8" slack="0"/>
<pin id="376" dir="0" index="1" bw="12" slack="0"/>
<pin id="377" dir="0" index="2" bw="4" slack="0"/>
<pin id="378" dir="0" index="3" bw="5" slack="0"/>
<pin id="379" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_1/1 "/>
</bind>
</comp>

<comp id="383" class="1004" name="sext_ln1192_3_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="8" slack="0"/>
<pin id="385" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_3/1 "/>
</bind>
</comp>

<comp id="387" class="1004" name="lhs_V_2_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="10" slack="0"/>
<pin id="389" dir="0" index="1" bw="8" slack="0"/>
<pin id="390" dir="0" index="2" bw="1" slack="0"/>
<pin id="391" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_2/1 "/>
</bind>
</comp>

<comp id="395" class="1004" name="sub_ln1192_3_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="8" slack="0"/>
<pin id="397" dir="0" index="1" bw="10" slack="0"/>
<pin id="398" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192_3/1 "/>
</bind>
</comp>

<comp id="401" class="1004" name="sext_ln1192_4_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="8" slack="0"/>
<pin id="403" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_4/1 "/>
</bind>
</comp>

<comp id="405" class="1004" name="shl_ln_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="10" slack="0"/>
<pin id="407" dir="0" index="1" bw="8" slack="0"/>
<pin id="408" dir="0" index="2" bw="1" slack="0"/>
<pin id="409" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="413" class="1004" name="sub_ln1192_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="10" slack="0"/>
<pin id="415" dir="0" index="1" bw="8" slack="0"/>
<pin id="416" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192/1 "/>
</bind>
</comp>

<comp id="419" class="1004" name="add_ln1192_2_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="10" slack="0"/>
<pin id="421" dir="0" index="1" bw="10" slack="0"/>
<pin id="422" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_2/1 "/>
</bind>
</comp>

<comp id="425" class="1004" name="ret_V_29_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="5" slack="0"/>
<pin id="427" dir="0" index="1" bw="10" slack="0"/>
<pin id="428" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_29/1 "/>
</bind>
</comp>

<comp id="431" class="1004" name="trunc_ln708_2_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="8" slack="0"/>
<pin id="433" dir="0" index="1" bw="10" slack="0"/>
<pin id="434" dir="0" index="2" bw="3" slack="0"/>
<pin id="435" dir="0" index="3" bw="5" slack="0"/>
<pin id="436" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_2/1 "/>
</bind>
</comp>

<comp id="441" class="1004" name="mul_ln1192_3_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="8" slack="0"/>
<pin id="443" dir="0" index="1" bw="8" slack="0"/>
<pin id="444" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_3/1 "/>
</bind>
</comp>

<comp id="447" class="1004" name="add_ln1192_5_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="10" slack="0"/>
<pin id="449" dir="0" index="1" bw="10" slack="0"/>
<pin id="450" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_5/1 "/>
</bind>
</comp>

<comp id="453" class="1004" name="rhs_V_1_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="10" slack="0"/>
<pin id="455" dir="0" index="1" bw="8" slack="0"/>
<pin id="456" dir="0" index="2" bw="1" slack="0"/>
<pin id="457" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_1/1 "/>
</bind>
</comp>

<comp id="461" class="1004" name="sub_ln1192_1_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="10" slack="0"/>
<pin id="463" dir="0" index="1" bw="10" slack="0"/>
<pin id="464" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192_1/1 "/>
</bind>
</comp>

<comp id="467" class="1004" name="ret_V_31_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="6" slack="0"/>
<pin id="469" dir="0" index="1" bw="10" slack="0"/>
<pin id="470" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_31/1 "/>
</bind>
</comp>

<comp id="473" class="1004" name="trunc_ln708_4_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="8" slack="0"/>
<pin id="475" dir="0" index="1" bw="10" slack="0"/>
<pin id="476" dir="0" index="2" bw="3" slack="0"/>
<pin id="477" dir="0" index="3" bw="5" slack="0"/>
<pin id="478" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_4/1 "/>
</bind>
</comp>

<comp id="483" class="1004" name="tmp_8_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="7" slack="0"/>
<pin id="485" dir="0" index="1" bw="128" slack="0"/>
<pin id="486" dir="0" index="2" bw="6" slack="0"/>
<pin id="487" dir="0" index="3" bw="6" slack="0"/>
<pin id="488" dir="1" index="4" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/1 "/>
</bind>
</comp>

<comp id="493" class="1004" name="ret_V_33_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="6" slack="0"/>
<pin id="495" dir="0" index="1" bw="10" slack="0"/>
<pin id="496" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_33/1 "/>
</bind>
</comp>

<comp id="499" class="1004" name="trunc_ln708_7_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="8" slack="0"/>
<pin id="501" dir="0" index="1" bw="10" slack="0"/>
<pin id="502" dir="0" index="2" bw="3" slack="0"/>
<pin id="503" dir="0" index="3" bw="5" slack="0"/>
<pin id="504" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_7/1 "/>
</bind>
</comp>

<comp id="509" class="1004" name="sext_ln700_2_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="8" slack="0"/>
<pin id="511" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_2/1 "/>
</bind>
</comp>

<comp id="513" class="1004" name="mul_ln700_1_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="8" slack="0"/>
<pin id="515" dir="0" index="1" bw="8" slack="0"/>
<pin id="516" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700_1/1 "/>
</bind>
</comp>

<comp id="519" class="1004" name="mul_ln700_3_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="7" slack="0"/>
<pin id="521" dir="0" index="1" bw="8" slack="0"/>
<pin id="522" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700_3/1 "/>
</bind>
</comp>

<comp id="525" class="1004" name="sext_ln727_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="8" slack="1"/>
<pin id="527" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln727/2 "/>
</bind>
</comp>

<comp id="528" class="1004" name="r_V_13_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="9" slack="0"/>
<pin id="530" dir="0" index="1" bw="8" slack="1"/>
<pin id="531" dir="0" index="2" bw="1" slack="0"/>
<pin id="532" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_13/2 "/>
</bind>
</comp>

<comp id="535" class="1004" name="lhs_V_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="10" slack="0"/>
<pin id="537" dir="0" index="1" bw="8" slack="1"/>
<pin id="538" dir="0" index="2" bw="1" slack="0"/>
<pin id="539" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V/2 "/>
</bind>
</comp>

<comp id="542" class="1004" name="sext_ln1193_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="9" slack="0"/>
<pin id="544" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1193/2 "/>
</bind>
</comp>

<comp id="546" class="1004" name="ret_V_26_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="10" slack="0"/>
<pin id="548" dir="0" index="1" bw="9" slack="0"/>
<pin id="549" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_26/2 "/>
</bind>
</comp>

<comp id="552" class="1004" name="trunc_ln_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="8" slack="0"/>
<pin id="554" dir="0" index="1" bw="10" slack="0"/>
<pin id="555" dir="0" index="2" bw="3" slack="0"/>
<pin id="556" dir="0" index="3" bw="5" slack="0"/>
<pin id="557" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/2 "/>
</bind>
</comp>

<comp id="563" class="1004" name="r_V_s_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="10" slack="0"/>
<pin id="565" dir="0" index="1" bw="7" slack="1"/>
<pin id="566" dir="0" index="2" bw="1" slack="0"/>
<pin id="567" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_s/2 "/>
</bind>
</comp>

<comp id="570" class="1004" name="add_ln1192_7_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="3" slack="0"/>
<pin id="572" dir="0" index="1" bw="10" slack="0"/>
<pin id="573" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_7/2 "/>
</bind>
</comp>

<comp id="576" class="1004" name="trunc_ln708_5_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="8" slack="0"/>
<pin id="578" dir="0" index="1" bw="10" slack="0"/>
<pin id="579" dir="0" index="2" bw="3" slack="0"/>
<pin id="580" dir="0" index="3" bw="5" slack="0"/>
<pin id="581" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_5/2 "/>
</bind>
</comp>

<comp id="587" class="1004" name="sext_ln1118_4_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="8" slack="1"/>
<pin id="589" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_4/2 "/>
</bind>
</comp>

<comp id="590" class="1004" name="r_V_15_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="9" slack="0"/>
<pin id="592" dir="0" index="1" bw="8" slack="1"/>
<pin id="593" dir="0" index="2" bw="1" slack="0"/>
<pin id="594" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_15/2 "/>
</bind>
</comp>

<comp id="597" class="1004" name="sext_ln703_4_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="9" slack="0"/>
<pin id="599" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_4/2 "/>
</bind>
</comp>

<comp id="601" class="1004" name="ret_V_36_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="9" slack="0"/>
<pin id="603" dir="0" index="1" bw="9" slack="0"/>
<pin id="604" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_36/2 "/>
</bind>
</comp>

<comp id="607" class="1004" name="sext_ln1193_1_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="10" slack="0"/>
<pin id="609" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1193_1/2 "/>
</bind>
</comp>

<comp id="611" class="1004" name="add_ln1192_13_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="6" slack="0"/>
<pin id="613" dir="0" index="1" bw="10" slack="0"/>
<pin id="614" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_13/2 "/>
</bind>
</comp>

<comp id="617" class="1004" name="sext_ln1118_5_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="11" slack="0"/>
<pin id="619" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_5/2 "/>
</bind>
</comp>

<comp id="621" class="1004" name="add_ln703_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="3" slack="0"/>
<pin id="623" dir="0" index="1" bw="8" slack="1"/>
<pin id="624" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703/2 "/>
</bind>
</comp>

<comp id="627" class="1004" name="trunc_ln708_s_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="8" slack="0"/>
<pin id="629" dir="0" index="1" bw="12" slack="0"/>
<pin id="630" dir="0" index="2" bw="4" slack="0"/>
<pin id="631" dir="0" index="3" bw="5" slack="0"/>
<pin id="632" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_s/2 "/>
</bind>
</comp>

<comp id="636" class="1004" name="add_ln703_1_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="8" slack="1"/>
<pin id="638" dir="0" index="1" bw="8" slack="1"/>
<pin id="639" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_1/2 "/>
</bind>
</comp>

<comp id="641" class="1004" name="add_ln1192_22_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="6" slack="0"/>
<pin id="643" dir="0" index="1" bw="10" slack="0"/>
<pin id="644" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_22/2 "/>
</bind>
</comp>

<comp id="647" class="1004" name="add_ln1192_23_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="10" slack="0"/>
<pin id="649" dir="0" index="1" bw="10" slack="0"/>
<pin id="650" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_23/2 "/>
</bind>
</comp>

<comp id="653" class="1004" name="trunc_ln708_10_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="8" slack="0"/>
<pin id="655" dir="0" index="1" bw="10" slack="0"/>
<pin id="656" dir="0" index="2" bw="3" slack="0"/>
<pin id="657" dir="0" index="3" bw="5" slack="0"/>
<pin id="658" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_10/2 "/>
</bind>
</comp>

<comp id="664" class="1004" name="sext_ln1118_6_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="10" slack="0"/>
<pin id="666" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_6/2 "/>
</bind>
</comp>

<comp id="668" class="1004" name="r_V_19_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="10" slack="0"/>
<pin id="670" dir="0" index="1" bw="8" slack="0"/>
<pin id="671" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_19/2 "/>
</bind>
</comp>

<comp id="674" class="1004" name="add_ln1192_24_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="6" slack="0"/>
<pin id="676" dir="0" index="1" bw="11" slack="0"/>
<pin id="677" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_24/2 "/>
</bind>
</comp>

<comp id="680" class="1004" name="sext_ln1118_7_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="11" slack="0"/>
<pin id="682" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_7/2 "/>
</bind>
</comp>

<comp id="684" class="1004" name="shl_ln1118_1_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="16" slack="0"/>
<pin id="686" dir="0" index="1" bw="4" slack="0"/>
<pin id="687" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln1118_1/2 "/>
</bind>
</comp>

<comp id="689" class="1004" name="shl_ln1118_2_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="16" slack="0"/>
<pin id="691" dir="0" index="1" bw="1" slack="0"/>
<pin id="692" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln1118_2/2 "/>
</bind>
</comp>

<comp id="694" class="1004" name="r_V_20_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="16" slack="0"/>
<pin id="696" dir="0" index="1" bw="16" slack="0"/>
<pin id="697" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_20/2 "/>
</bind>
</comp>

<comp id="700" class="1004" name="trunc_ln708_11_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="8" slack="0"/>
<pin id="702" dir="0" index="1" bw="16" slack="0"/>
<pin id="703" dir="0" index="2" bw="5" slack="0"/>
<pin id="704" dir="0" index="3" bw="5" slack="0"/>
<pin id="705" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_11/2 "/>
</bind>
</comp>

<comp id="710" class="1004" name="sext_ln1118_8_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="8" slack="1"/>
<pin id="712" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_8/2 "/>
</bind>
</comp>

<comp id="713" class="1004" name="trunc_ln708_12_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="8" slack="0"/>
<pin id="715" dir="0" index="1" bw="10" slack="0"/>
<pin id="716" dir="0" index="2" bw="3" slack="0"/>
<pin id="717" dir="0" index="3" bw="5" slack="0"/>
<pin id="718" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_12/2 "/>
</bind>
</comp>

<comp id="722" class="1004" name="shl_ln1118_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="16" slack="1"/>
<pin id="724" dir="0" index="1" bw="3" slack="0"/>
<pin id="725" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln1118/3 "/>
</bind>
</comp>

<comp id="727" class="1004" name="r_V_16_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="16" slack="0"/>
<pin id="729" dir="0" index="1" bw="16" slack="1"/>
<pin id="730" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_16/3 "/>
</bind>
</comp>

<comp id="732" class="1004" name="trunc_ln708_8_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="8" slack="0"/>
<pin id="734" dir="0" index="1" bw="16" slack="0"/>
<pin id="735" dir="0" index="2" bw="5" slack="0"/>
<pin id="736" dir="0" index="3" bw="5" slack="0"/>
<pin id="737" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_8/3 "/>
</bind>
</comp>

<comp id="743" class="1004" name="add_ln703_2_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="4" slack="0"/>
<pin id="745" dir="0" index="1" bw="8" slack="3"/>
<pin id="746" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_2/4 "/>
</bind>
</comp>

<comp id="749" class="1004" name="lhs_V_4_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="8" slack="7"/>
<pin id="751" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_4/8 "/>
</bind>
</comp>

<comp id="752" class="1004" name="r_V_14_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="1" slack="0"/>
<pin id="754" dir="0" index="1" bw="8" slack="0"/>
<pin id="755" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_14/8 "/>
</bind>
</comp>

<comp id="758" class="1004" name="lhs_V_7_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="13" slack="0"/>
<pin id="760" dir="0" index="1" bw="9" slack="0"/>
<pin id="761" dir="0" index="2" bw="1" slack="0"/>
<pin id="762" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_7/8 "/>
</bind>
</comp>

<comp id="766" class="1004" name="sext_ln703_3_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="13" slack="0"/>
<pin id="768" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_3/8 "/>
</bind>
</comp>

<comp id="770" class="1004" name="rhs_V_2_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="13" slack="0"/>
<pin id="772" dir="0" index="1" bw="8" slack="7"/>
<pin id="773" dir="0" index="2" bw="1" slack="0"/>
<pin id="774" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_2/8 "/>
</bind>
</comp>

<comp id="777" class="1004" name="sext_ln728_1_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="13" slack="0"/>
<pin id="779" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_1/8 "/>
</bind>
</comp>

<comp id="781" class="1004" name="ret_V_34_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="13" slack="0"/>
<pin id="783" dir="0" index="1" bw="13" slack="0"/>
<pin id="784" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_34/8 "/>
</bind>
</comp>

<comp id="787" class="1004" name="rhs_V_3_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="9" slack="0"/>
<pin id="789" dir="0" index="1" bw="4" slack="0"/>
<pin id="790" dir="0" index="2" bw="1" slack="0"/>
<pin id="791" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_3/8 "/>
</bind>
</comp>

<comp id="795" class="1004" name="sext_ln728_2_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="9" slack="0"/>
<pin id="797" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_2/8 "/>
</bind>
</comp>

<comp id="799" class="1004" name="ret_V_35_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="9" slack="0"/>
<pin id="801" dir="0" index="1" bw="14" slack="0"/>
<pin id="802" dir="1" index="2" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_35/8 "/>
</bind>
</comp>

<comp id="805" class="1004" name="rhs_V_6_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="8" slack="7"/>
<pin id="807" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_6/8 "/>
</bind>
</comp>

<comp id="808" class="1004" name="ret_V_39_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="8" slack="0"/>
<pin id="810" dir="0" index="1" bw="8" slack="0"/>
<pin id="811" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_39/8 "/>
</bind>
</comp>

<comp id="814" class="1004" name="sext_ln1118_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="4" slack="0"/>
<pin id="816" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/9 "/>
</bind>
</comp>

<comp id="818" class="1004" name="sext_ln1192_1_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="8" slack="8"/>
<pin id="820" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_1/9 "/>
</bind>
</comp>

<comp id="821" class="1004" name="sext_ln1192_2_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="4" slack="0"/>
<pin id="823" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_2/9 "/>
</bind>
</comp>

<comp id="825" class="1004" name="ret_V_28_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="4" slack="0"/>
<pin id="827" dir="0" index="1" bw="8" slack="0"/>
<pin id="828" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_28/9 "/>
</bind>
</comp>

<comp id="831" class="1004" name="add_ln1192_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="5" slack="0"/>
<pin id="833" dir="0" index="1" bw="9" slack="0"/>
<pin id="834" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192/9 "/>
</bind>
</comp>

<comp id="837" class="1004" name="sext_ln703_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="4" slack="0"/>
<pin id="839" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703/9 "/>
</bind>
</comp>

<comp id="841" class="1004" name="sext_ln703_1_fu_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="4" slack="0"/>
<pin id="843" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_1/9 "/>
</bind>
</comp>

<comp id="845" class="1004" name="ret_V_7_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="3" slack="0"/>
<pin id="847" dir="0" index="1" bw="4" slack="0"/>
<pin id="848" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_7/9 "/>
</bind>
</comp>

<comp id="851" class="1004" name="sext_ln1118_2_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="5" slack="0"/>
<pin id="853" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_2/9 "/>
</bind>
</comp>

<comp id="855" class="1004" name="r_V_6_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="4" slack="1"/>
<pin id="857" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_6/9 "/>
</bind>
</comp>

<comp id="858" class="1004" name="lhs_V_5_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="11" slack="0"/>
<pin id="860" dir="0" index="1" bw="9" slack="1"/>
<pin id="861" dir="0" index="2" bw="1" slack="0"/>
<pin id="862" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_5/9 "/>
</bind>
</comp>

<comp id="865" class="1004" name="sext_ln728_3_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="11" slack="0"/>
<pin id="867" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_3/9 "/>
</bind>
</comp>

<comp id="869" class="1004" name="rhs_V_8_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="6" slack="0"/>
<pin id="871" dir="0" index="1" bw="4" slack="0"/>
<pin id="872" dir="0" index="2" bw="1" slack="0"/>
<pin id="873" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_8/9 "/>
</bind>
</comp>

<comp id="877" class="1004" name="sext_ln728_4_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="6" slack="0"/>
<pin id="879" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_4/9 "/>
</bind>
</comp>

<comp id="881" class="1004" name="ret_V_41_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="6" slack="0"/>
<pin id="883" dir="0" index="1" bw="12" slack="0"/>
<pin id="884" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_41/9 "/>
</bind>
</comp>

<comp id="886" class="1004" name="ret_V_20_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="7" slack="0"/>
<pin id="888" dir="0" index="1" bw="12" slack="0"/>
<pin id="889" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_20/9 "/>
</bind>
</comp>

<comp id="892" class="1004" name="shl_ln1118_7_fu_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="14" slack="0"/>
<pin id="894" dir="0" index="1" bw="12" slack="0"/>
<pin id="895" dir="0" index="2" bw="1" slack="0"/>
<pin id="896" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_7/9 "/>
</bind>
</comp>

<comp id="900" class="1004" name="ret_V_42_fu_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="9" slack="0"/>
<pin id="902" dir="0" index="1" bw="14" slack="0"/>
<pin id="903" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_42/9 "/>
</bind>
</comp>

<comp id="906" class="1004" name="trunc_ln708_6_fu_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="8" slack="0"/>
<pin id="908" dir="0" index="1" bw="14" slack="0"/>
<pin id="909" dir="0" index="2" bw="4" slack="0"/>
<pin id="910" dir="0" index="3" bw="5" slack="0"/>
<pin id="911" dir="1" index="4" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_6/9 "/>
</bind>
</comp>

<comp id="916" class="1004" name="r_V_fu_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="11" slack="0"/>
<pin id="918" dir="0" index="1" bw="7" slack="1"/>
<pin id="919" dir="0" index="2" bw="1" slack="0"/>
<pin id="920" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V/10 "/>
</bind>
</comp>

<comp id="923" class="1004" name="sext_ln700_fu_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="11" slack="0"/>
<pin id="925" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700/10 "/>
</bind>
</comp>

<comp id="927" class="1004" name="sext_ln700_1_fu_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="9" slack="1"/>
<pin id="929" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_1/10 "/>
</bind>
</comp>

<comp id="930" class="1004" name="rhs_V_fu_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="14" slack="0"/>
<pin id="932" dir="0" index="1" bw="4" slack="1"/>
<pin id="933" dir="0" index="2" bw="1" slack="0"/>
<pin id="934" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V/10 "/>
</bind>
</comp>

<comp id="937" class="1004" name="sext_ln728_fu_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="14" slack="0"/>
<pin id="939" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728/10 "/>
</bind>
</comp>

<comp id="941" class="1004" name="trunc_ln708_3_fu_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="8" slack="0"/>
<pin id="943" dir="0" index="1" bw="18" slack="0"/>
<pin id="944" dir="0" index="2" bw="5" slack="0"/>
<pin id="945" dir="0" index="3" bw="6" slack="0"/>
<pin id="946" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_3/10 "/>
</bind>
</comp>

<comp id="950" class="1004" name="sext_ln703_2_fu_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="4" slack="1"/>
<pin id="952" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_2/10 "/>
</bind>
</comp>

<comp id="953" class="1004" name="sext_ln1116_1_fu_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="10" slack="1"/>
<pin id="955" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_1/10 "/>
</bind>
</comp>

<comp id="956" class="1004" name="rhs_V_4_fu_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="9" slack="0"/>
<pin id="958" dir="0" index="1" bw="4" slack="0"/>
<pin id="959" dir="0" index="2" bw="1" slack="0"/>
<pin id="960" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_4/10 "/>
</bind>
</comp>

<comp id="964" class="1004" name="sext_ln1192_6_fu_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="9" slack="0"/>
<pin id="966" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_6/10 "/>
</bind>
</comp>

<comp id="968" class="1004" name="add_ln1192_15_fu_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="9" slack="0"/>
<pin id="970" dir="0" index="1" bw="14" slack="2"/>
<pin id="971" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_15/10 "/>
</bind>
</comp>

<comp id="973" class="1004" name="ret_V_37_fu_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="9" slack="0"/>
<pin id="975" dir="0" index="1" bw="14" slack="0"/>
<pin id="976" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_37/10 "/>
</bind>
</comp>

<comp id="979" class="1004" name="trunc_ln708_9_fu_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="8" slack="0"/>
<pin id="981" dir="0" index="1" bw="14" slack="0"/>
<pin id="982" dir="0" index="2" bw="4" slack="0"/>
<pin id="983" dir="0" index="3" bw="5" slack="0"/>
<pin id="984" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_9/10 "/>
</bind>
</comp>

<comp id="989" class="1004" name="r_V_8_fu_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="4" slack="1"/>
<pin id="991" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_8/10 "/>
</bind>
</comp>

<comp id="992" class="1004" name="r_V_18_fu_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="4" slack="0"/>
<pin id="994" dir="0" index="1" bw="4" slack="0"/>
<pin id="995" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_18/10 "/>
</bind>
</comp>

<comp id="998" class="1004" name="lhs_V_6_fu_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="4" slack="0"/>
<pin id="1000" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_6/10 "/>
</bind>
</comp>

<comp id="1002" class="1004" name="rhs_V_9_fu_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="4" slack="0"/>
<pin id="1004" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_9/10 "/>
</bind>
</comp>

<comp id="1006" class="1004" name="sext_ln1118_9_fu_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="8" slack="0"/>
<pin id="1008" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_9/10 "/>
</bind>
</comp>

<comp id="1010" class="1004" name="sext_ln1192_5_fu_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="4" slack="3"/>
<pin id="1012" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_5/11 "/>
</bind>
</comp>

<comp id="1013" class="1004" name="tmp_fu_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="7" slack="0"/>
<pin id="1015" dir="0" index="1" bw="15" slack="0"/>
<pin id="1016" dir="0" index="2" bw="5" slack="0"/>
<pin id="1017" dir="0" index="3" bw="5" slack="0"/>
<pin id="1018" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/11 "/>
</bind>
</comp>

<comp id="1022" class="1004" name="sext_ln708_fu_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="7" slack="0"/>
<pin id="1024" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln708/11 "/>
</bind>
</comp>

<comp id="1027" class="1004" name="sext_ln1118_11_fu_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="13" slack="1"/>
<pin id="1029" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_11/11 "/>
</bind>
</comp>

<comp id="1030" class="1004" name="sext_ln1192_7_fu_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="4" slack="0"/>
<pin id="1032" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_7/11 "/>
</bind>
</comp>

<comp id="1034" class="1004" name="trunc_ln708_13_fu_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="8" slack="0"/>
<pin id="1036" dir="0" index="1" bw="14" slack="0"/>
<pin id="1037" dir="0" index="2" bw="4" slack="0"/>
<pin id="1038" dir="0" index="3" bw="5" slack="0"/>
<pin id="1039" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_13/11 "/>
</bind>
</comp>

<comp id="1044" class="1007" name="grp_fu_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="12" slack="0"/>
<pin id="1046" dir="0" index="1" bw="8" slack="0"/>
<pin id="1047" dir="0" index="2" bw="12" slack="0"/>
<pin id="1048" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1192_2/1 ret_V_27/1 "/>
</bind>
</comp>

<comp id="1053" class="1007" name="grp_fu_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="12" slack="0"/>
<pin id="1055" dir="0" index="1" bw="12" slack="0"/>
<pin id="1056" dir="0" index="2" bw="12" slack="0"/>
<pin id="1057" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln700_2/1 add_ln700/1 "/>
</bind>
</comp>

<comp id="1061" class="1007" name="mul_ln1118_fu_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="11" slack="0"/>
<pin id="1063" dir="0" index="1" bw="11" slack="0"/>
<pin id="1064" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118/2 "/>
</bind>
</comp>

<comp id="1067" class="1007" name="grp_fu_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="12" slack="0"/>
<pin id="1069" dir="0" index="1" bw="8" slack="0"/>
<pin id="1070" dir="0" index="2" bw="12" slack="2147483647"/>
<pin id="1071" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="rhs_V_5/2 ret_V_38/2 "/>
</bind>
</comp>

<comp id="1075" class="1007" name="mul_ln1118_3_fu_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="11" slack="0"/>
<pin id="1077" dir="0" index="1" bw="11" slack="0"/>
<pin id="1078" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_3/2 "/>
</bind>
</comp>

<comp id="1083" class="1007" name="grp_fu_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="8" slack="0"/>
<pin id="1085" dir="0" index="1" bw="8" slack="0"/>
<pin id="1086" dir="0" index="2" bw="10" slack="0"/>
<pin id="1087" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1192_5/2 ret_V_43/2 "/>
</bind>
</comp>

<comp id="1092" class="1007" name="grp_fu_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="4" slack="0"/>
<pin id="1094" dir="0" index="1" bw="4" slack="0"/>
<pin id="1095" dir="0" index="2" bw="7" slack="0"/>
<pin id="1096" dir="1" index="3" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1192/9 add_ln1118/9 "/>
</bind>
</comp>

<comp id="1100" class="1007" name="grp_fu_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="5" slack="0"/>
<pin id="1102" dir="0" index="1" bw="4" slack="0"/>
<pin id="1103" dir="0" index="2" bw="5" slack="0"/>
<pin id="1104" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="addmul(1170) " fcode="addmul"/>
<opset="ret_V/9 sext_ln1116/9 r_V_2/9 "/>
</bind>
</comp>

<comp id="1108" class="1007" name="grp_fu_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="4" slack="0"/>
<pin id="1110" dir="0" index="1" bw="4" slack="0"/>
<pin id="1111" dir="0" index="2" bw="11" slack="0"/>
<pin id="1112" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_17/9 rhs_V_7/9 ret_V_40/9 "/>
</bind>
</comp>

<comp id="1117" class="1007" name="grp_fu_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="11" slack="0"/>
<pin id="1119" dir="0" index="1" bw="9" slack="0"/>
<pin id="1120" dir="0" index="2" bw="14" slack="0"/>
<pin id="1121" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="mul_sub(1174) " fcode="mul_sub"/>
<opset="mul_ln700/10 ret_V_30/10 "/>
</bind>
</comp>

<comp id="1126" class="1007" name="grp_fu_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="5" slack="0"/>
<pin id="1128" dir="0" index="1" bw="4" slack="0"/>
<pin id="1129" dir="0" index="2" bw="10" slack="0"/>
<pin id="1130" dir="1" index="3" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="addmul(1170) " fcode="addmul"/>
<opset="ret_V_8/10 sext_ln1118_3/10 r_V_3/10 "/>
</bind>
</comp>

<comp id="1134" class="1007" name="grp_fu_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="4" slack="0"/>
<pin id="1136" dir="0" index="1" bw="4" slack="0"/>
<pin id="1137" dir="0" index="2" bw="8" slack="0"/>
<pin id="1138" dir="1" index="3" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="submul(1171) " fcode="submul"/>
<opset="ret_V_44/10 sext_ln1118_10/10 r_V_12/10 "/>
</bind>
</comp>

<comp id="1142" class="1007" name="grp_fu_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="15" slack="1"/>
<pin id="1144" dir="0" index="1" bw="4" slack="0"/>
<pin id="1145" dir="0" index="2" bw="15" slack="0"/>
<pin id="1146" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1192_4/11 ret_V_32/11 "/>
</bind>
</comp>

<comp id="1150" class="1007" name="grp_fu_1150">
<pin_list>
<pin id="1151" dir="0" index="0" bw="13" slack="0"/>
<pin id="1152" dir="0" index="1" bw="4" slack="0"/>
<pin id="1153" dir="0" index="2" bw="14" slack="0"/>
<pin id="1154" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1192_6/11 ret_V_45/11 "/>
</bind>
</comp>

<comp id="1159" class="1005" name="p_Val2_12_reg_1159">
<pin_list>
<pin id="1160" dir="0" index="0" bw="8" slack="1"/>
<pin id="1161" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_12 "/>
</bind>
</comp>

<comp id="1168" class="1005" name="p_Val2_s_reg_1168">
<pin_list>
<pin id="1169" dir="0" index="0" bw="8" slack="1"/>
<pin id="1170" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="1178" class="1005" name="p_Val2_3_reg_1178">
<pin_list>
<pin id="1179" dir="0" index="0" bw="8" slack="8"/>
<pin id="1180" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opset="p_Val2_3 "/>
</bind>
</comp>

<comp id="1183" class="1005" name="tmp_3_reg_1183">
<pin_list>
<pin id="1184" dir="0" index="0" bw="8" slack="1"/>
<pin id="1185" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="1189" class="1005" name="p_Val2_4_reg_1189">
<pin_list>
<pin id="1190" dir="0" index="0" bw="8" slack="1"/>
<pin id="1191" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_4 "/>
</bind>
</comp>

<comp id="1195" class="1005" name="trunc_ln708_1_reg_1195">
<pin_list>
<pin id="1196" dir="0" index="0" bw="8" slack="1"/>
<pin id="1197" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_1 "/>
</bind>
</comp>

<comp id="1200" class="1005" name="trunc_ln708_2_reg_1200">
<pin_list>
<pin id="1201" dir="0" index="0" bw="8" slack="1"/>
<pin id="1202" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_2 "/>
</bind>
</comp>

<comp id="1205" class="1005" name="trunc_ln708_4_reg_1205">
<pin_list>
<pin id="1206" dir="0" index="0" bw="8" slack="1"/>
<pin id="1207" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_4 "/>
</bind>
</comp>

<comp id="1210" class="1005" name="tmp_8_reg_1210">
<pin_list>
<pin id="1211" dir="0" index="0" bw="7" slack="1"/>
<pin id="1212" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="1215" class="1005" name="trunc_ln708_7_reg_1215">
<pin_list>
<pin id="1216" dir="0" index="0" bw="8" slack="1"/>
<pin id="1217" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_7 "/>
</bind>
</comp>

<comp id="1220" class="1005" name="add_ln700_reg_1220">
<pin_list>
<pin id="1221" dir="0" index="0" bw="12" slack="1"/>
<pin id="1222" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="add_ln700 "/>
</bind>
</comp>

<comp id="1225" class="1005" name="trunc_ln_reg_1225">
<pin_list>
<pin id="1226" dir="0" index="0" bw="8" slack="1"/>
<pin id="1227" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="1230" class="1005" name="trunc_ln708_5_reg_1230">
<pin_list>
<pin id="1231" dir="0" index="0" bw="8" slack="1"/>
<pin id="1232" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_5 "/>
</bind>
</comp>

<comp id="1235" class="1005" name="mul_ln1118_reg_1235">
<pin_list>
<pin id="1236" dir="0" index="0" bw="16" slack="1"/>
<pin id="1237" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1118 "/>
</bind>
</comp>

<comp id="1241" class="1005" name="add_ln703_reg_1241">
<pin_list>
<pin id="1242" dir="0" index="0" bw="8" slack="1"/>
<pin id="1243" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln703 "/>
</bind>
</comp>

<comp id="1246" class="1005" name="trunc_ln708_s_reg_1246">
<pin_list>
<pin id="1247" dir="0" index="0" bw="8" slack="1"/>
<pin id="1248" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_s "/>
</bind>
</comp>

<comp id="1251" class="1005" name="add_ln703_1_reg_1251">
<pin_list>
<pin id="1252" dir="0" index="0" bw="8" slack="1"/>
<pin id="1253" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln703_1 "/>
</bind>
</comp>

<comp id="1256" class="1005" name="trunc_ln708_10_reg_1256">
<pin_list>
<pin id="1257" dir="0" index="0" bw="8" slack="1"/>
<pin id="1258" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_10 "/>
</bind>
</comp>

<comp id="1261" class="1005" name="trunc_ln708_11_reg_1261">
<pin_list>
<pin id="1262" dir="0" index="0" bw="8" slack="1"/>
<pin id="1263" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_11 "/>
</bind>
</comp>

<comp id="1266" class="1005" name="trunc_ln708_12_reg_1266">
<pin_list>
<pin id="1267" dir="0" index="0" bw="8" slack="1"/>
<pin id="1268" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_12 "/>
</bind>
</comp>

<comp id="1271" class="1005" name="trunc_ln708_8_reg_1271">
<pin_list>
<pin id="1272" dir="0" index="0" bw="8" slack="1"/>
<pin id="1273" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_8 "/>
</bind>
</comp>

<comp id="1276" class="1005" name="add_ln703_2_reg_1276">
<pin_list>
<pin id="1277" dir="0" index="0" bw="8" slack="1"/>
<pin id="1278" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln703_2 "/>
</bind>
</comp>

<comp id="1281" class="1005" name="outsin_V_6_reg_1281">
<pin_list>
<pin id="1282" dir="0" index="0" bw="4" slack="1"/>
<pin id="1283" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="outsin_V_6 "/>
</bind>
</comp>

<comp id="1287" class="1005" name="ret_V_35_reg_1287">
<pin_list>
<pin id="1288" dir="0" index="0" bw="14" slack="2"/>
<pin id="1289" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="ret_V_35 "/>
</bind>
</comp>

<comp id="1292" class="1005" name="ret_V_39_reg_1292">
<pin_list>
<pin id="1293" dir="0" index="0" bw="9" slack="1"/>
<pin id="1294" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_39 "/>
</bind>
</comp>

<comp id="1297" class="1005" name="add_ln1118_reg_1297">
<pin_list>
<pin id="1298" dir="0" index="0" bw="7" slack="1"/>
<pin id="1299" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1118 "/>
</bind>
</comp>

<comp id="1302" class="1005" name="add_ln1192_reg_1302">
<pin_list>
<pin id="1303" dir="0" index="0" bw="9" slack="1"/>
<pin id="1304" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1192 "/>
</bind>
</comp>

<comp id="1307" class="1005" name="outsin_V_14_reg_1307">
<pin_list>
<pin id="1308" dir="0" index="0" bw="4" slack="1"/>
<pin id="1309" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="outsin_V_14 "/>
</bind>
</comp>

<comp id="1312" class="1005" name="r_V_2_reg_1312">
<pin_list>
<pin id="1313" dir="0" index="0" bw="10" slack="1"/>
<pin id="1314" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="r_V_2 "/>
</bind>
</comp>

<comp id="1317" class="1005" name="outsin_V_5_reg_1317">
<pin_list>
<pin id="1318" dir="0" index="0" bw="4" slack="1"/>
<pin id="1319" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="outsin_V_5 "/>
</bind>
</comp>

<comp id="1322" class="1005" name="trunc_ln708_6_reg_1322">
<pin_list>
<pin id="1323" dir="0" index="0" bw="8" slack="2"/>
<pin id="1324" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln708_6 "/>
</bind>
</comp>

<comp id="1327" class="1005" name="outsin_V_9_reg_1327">
<pin_list>
<pin id="1328" dir="0" index="0" bw="4" slack="1"/>
<pin id="1329" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="outsin_V_9 "/>
</bind>
</comp>

<comp id="1332" class="1005" name="trunc_ln708_3_reg_1332">
<pin_list>
<pin id="1333" dir="0" index="0" bw="8" slack="1"/>
<pin id="1334" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_3 "/>
</bind>
</comp>

<comp id="1337" class="1005" name="r_V_3_reg_1337">
<pin_list>
<pin id="1338" dir="0" index="0" bw="15" slack="1"/>
<pin id="1339" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="r_V_3 "/>
</bind>
</comp>

<comp id="1342" class="1005" name="trunc_ln708_9_reg_1342">
<pin_list>
<pin id="1343" dir="0" index="0" bw="8" slack="1"/>
<pin id="1344" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_9 "/>
</bind>
</comp>

<comp id="1347" class="1005" name="r_V_12_reg_1347">
<pin_list>
<pin id="1348" dir="0" index="0" bw="13" slack="1"/>
<pin id="1349" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="r_V_12 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="184"><net_src comp="12" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="0" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="191"><net_src comp="172" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="2" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="198"><net_src comp="172" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="4" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="205"><net_src comp="172" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="6" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="212"><net_src comp="172" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="213"><net_src comp="8" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="219"><net_src comp="172" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="10" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="225"><net_src comp="64" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="230"><net_src comp="64" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="235"><net_src comp="64" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="240"><net_src comp="64" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="245"><net_src comp="64" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="250"><net_src comp="64" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="255"><net_src comp="64" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="260"><net_src comp="64" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="265"><net_src comp="64" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="270"><net_src comp="64" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="275"><net_src comp="64" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="280"><net_src comp="64" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="285"><net_src comp="64" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="290"><net_src comp="64" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="295"><net_src comp="64" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="300"><net_src comp="64" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="307"><net_src comp="14" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="308"><net_src comp="180" pin="2"/><net_sink comp="301" pin=1"/></net>

<net id="309"><net_src comp="16" pin="0"/><net_sink comp="301" pin=2"/></net>

<net id="310"><net_src comp="18" pin="0"/><net_sink comp="301" pin=3"/></net>

<net id="317"><net_src comp="14" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="318"><net_src comp="180" pin="2"/><net_sink comp="311" pin=1"/></net>

<net id="319"><net_src comp="20" pin="0"/><net_sink comp="311" pin=2"/></net>

<net id="320"><net_src comp="22" pin="0"/><net_sink comp="311" pin=3"/></net>

<net id="321"><net_src comp="311" pin="4"/><net_sink comp="221" pin=1"/></net>

<net id="328"><net_src comp="14" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="329"><net_src comp="180" pin="2"/><net_sink comp="322" pin=1"/></net>

<net id="330"><net_src comp="24" pin="0"/><net_sink comp="322" pin=2"/></net>

<net id="331"><net_src comp="26" pin="0"/><net_sink comp="322" pin=3"/></net>

<net id="335"><net_src comp="322" pin="4"/><net_sink comp="332" pin=0"/></net>

<net id="342"><net_src comp="14" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="343"><net_src comp="180" pin="2"/><net_sink comp="336" pin=1"/></net>

<net id="344"><net_src comp="28" pin="0"/><net_sink comp="336" pin=2"/></net>

<net id="345"><net_src comp="30" pin="0"/><net_sink comp="336" pin=3"/></net>

<net id="349"><net_src comp="336" pin="4"/><net_sink comp="346" pin=0"/></net>

<net id="354"><net_src comp="332" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="332" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="362"><net_src comp="14" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="363"><net_src comp="180" pin="2"/><net_sink comp="356" pin=1"/></net>

<net id="364"><net_src comp="32" pin="0"/><net_sink comp="356" pin=2"/></net>

<net id="365"><net_src comp="34" pin="0"/><net_sink comp="356" pin=3"/></net>

<net id="371"><net_src comp="36" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="372"><net_src comp="356" pin="4"/><net_sink comp="366" pin=1"/></net>

<net id="373"><net_src comp="38" pin="0"/><net_sink comp="366" pin=2"/></net>

<net id="380"><net_src comp="40" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="381"><net_src comp="42" pin="0"/><net_sink comp="374" pin=2"/></net>

<net id="382"><net_src comp="44" pin="0"/><net_sink comp="374" pin=3"/></net>

<net id="386"><net_src comp="356" pin="4"/><net_sink comp="383" pin=0"/></net>

<net id="392"><net_src comp="46" pin="0"/><net_sink comp="387" pin=0"/></net>

<net id="393"><net_src comp="356" pin="4"/><net_sink comp="387" pin=1"/></net>

<net id="394"><net_src comp="48" pin="0"/><net_sink comp="387" pin=2"/></net>

<net id="399"><net_src comp="383" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="400"><net_src comp="387" pin="3"/><net_sink comp="395" pin=1"/></net>

<net id="404"><net_src comp="336" pin="4"/><net_sink comp="401" pin=0"/></net>

<net id="410"><net_src comp="46" pin="0"/><net_sink comp="405" pin=0"/></net>

<net id="411"><net_src comp="336" pin="4"/><net_sink comp="405" pin=1"/></net>

<net id="412"><net_src comp="48" pin="0"/><net_sink comp="405" pin=2"/></net>

<net id="417"><net_src comp="405" pin="3"/><net_sink comp="413" pin=0"/></net>

<net id="418"><net_src comp="401" pin="1"/><net_sink comp="413" pin=1"/></net>

<net id="423"><net_src comp="395" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="424"><net_src comp="413" pin="2"/><net_sink comp="419" pin=1"/></net>

<net id="429"><net_src comp="50" pin="0"/><net_sink comp="425" pin=0"/></net>

<net id="430"><net_src comp="419" pin="2"/><net_sink comp="425" pin=1"/></net>

<net id="437"><net_src comp="52" pin="0"/><net_sink comp="431" pin=0"/></net>

<net id="438"><net_src comp="425" pin="2"/><net_sink comp="431" pin=1"/></net>

<net id="439"><net_src comp="54" pin="0"/><net_sink comp="431" pin=2"/></net>

<net id="440"><net_src comp="56" pin="0"/><net_sink comp="431" pin=3"/></net>

<net id="445"><net_src comp="401" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="446"><net_src comp="401" pin="1"/><net_sink comp="441" pin=1"/></net>

<net id="451"><net_src comp="387" pin="3"/><net_sink comp="447" pin=0"/></net>

<net id="452"><net_src comp="441" pin="2"/><net_sink comp="447" pin=1"/></net>

<net id="458"><net_src comp="46" pin="0"/><net_sink comp="453" pin=0"/></net>

<net id="459"><net_src comp="301" pin="4"/><net_sink comp="453" pin=1"/></net>

<net id="460"><net_src comp="48" pin="0"/><net_sink comp="453" pin=2"/></net>

<net id="465"><net_src comp="447" pin="2"/><net_sink comp="461" pin=0"/></net>

<net id="466"><net_src comp="453" pin="3"/><net_sink comp="461" pin=1"/></net>

<net id="471"><net_src comp="58" pin="0"/><net_sink comp="467" pin=0"/></net>

<net id="472"><net_src comp="461" pin="2"/><net_sink comp="467" pin=1"/></net>

<net id="479"><net_src comp="52" pin="0"/><net_sink comp="473" pin=0"/></net>

<net id="480"><net_src comp="467" pin="2"/><net_sink comp="473" pin=1"/></net>

<net id="481"><net_src comp="54" pin="0"/><net_sink comp="473" pin=2"/></net>

<net id="482"><net_src comp="56" pin="0"/><net_sink comp="473" pin=3"/></net>

<net id="489"><net_src comp="60" pin="0"/><net_sink comp="483" pin=0"/></net>

<net id="490"><net_src comp="180" pin="2"/><net_sink comp="483" pin=1"/></net>

<net id="491"><net_src comp="16" pin="0"/><net_sink comp="483" pin=2"/></net>

<net id="492"><net_src comp="62" pin="0"/><net_sink comp="483" pin=3"/></net>

<net id="497"><net_src comp="66" pin="0"/><net_sink comp="493" pin=0"/></net>

<net id="498"><net_src comp="441" pin="2"/><net_sink comp="493" pin=1"/></net>

<net id="505"><net_src comp="52" pin="0"/><net_sink comp="499" pin=0"/></net>

<net id="506"><net_src comp="493" pin="2"/><net_sink comp="499" pin=1"/></net>

<net id="507"><net_src comp="54" pin="0"/><net_sink comp="499" pin=2"/></net>

<net id="508"><net_src comp="56" pin="0"/><net_sink comp="499" pin=3"/></net>

<net id="512"><net_src comp="311" pin="4"/><net_sink comp="509" pin=0"/></net>

<net id="517"><net_src comp="509" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="518"><net_src comp="509" pin="1"/><net_sink comp="513" pin=1"/></net>

<net id="523"><net_src comp="70" pin="0"/><net_sink comp="519" pin=0"/></net>

<net id="524"><net_src comp="509" pin="1"/><net_sink comp="519" pin=1"/></net>

<net id="533"><net_src comp="72" pin="0"/><net_sink comp="528" pin=0"/></net>

<net id="534"><net_src comp="74" pin="0"/><net_sink comp="528" pin=2"/></net>

<net id="540"><net_src comp="46" pin="0"/><net_sink comp="535" pin=0"/></net>

<net id="541"><net_src comp="48" pin="0"/><net_sink comp="535" pin=2"/></net>

<net id="545"><net_src comp="528" pin="3"/><net_sink comp="542" pin=0"/></net>

<net id="550"><net_src comp="535" pin="3"/><net_sink comp="546" pin=0"/></net>

<net id="551"><net_src comp="542" pin="1"/><net_sink comp="546" pin=1"/></net>

<net id="558"><net_src comp="52" pin="0"/><net_sink comp="552" pin=0"/></net>

<net id="559"><net_src comp="546" pin="2"/><net_sink comp="552" pin=1"/></net>

<net id="560"><net_src comp="54" pin="0"/><net_sink comp="552" pin=2"/></net>

<net id="561"><net_src comp="56" pin="0"/><net_sink comp="552" pin=3"/></net>

<net id="562"><net_src comp="552" pin="4"/><net_sink comp="226" pin=1"/></net>

<net id="568"><net_src comp="76" pin="0"/><net_sink comp="563" pin=0"/></net>

<net id="569"><net_src comp="78" pin="0"/><net_sink comp="563" pin=2"/></net>

<net id="574"><net_src comp="80" pin="0"/><net_sink comp="570" pin=0"/></net>

<net id="575"><net_src comp="563" pin="3"/><net_sink comp="570" pin=1"/></net>

<net id="582"><net_src comp="52" pin="0"/><net_sink comp="576" pin=0"/></net>

<net id="583"><net_src comp="570" pin="2"/><net_sink comp="576" pin=1"/></net>

<net id="584"><net_src comp="54" pin="0"/><net_sink comp="576" pin=2"/></net>

<net id="585"><net_src comp="56" pin="0"/><net_sink comp="576" pin=3"/></net>

<net id="586"><net_src comp="576" pin="4"/><net_sink comp="251" pin=1"/></net>

<net id="595"><net_src comp="72" pin="0"/><net_sink comp="590" pin=0"/></net>

<net id="596"><net_src comp="74" pin="0"/><net_sink comp="590" pin=2"/></net>

<net id="600"><net_src comp="590" pin="3"/><net_sink comp="597" pin=0"/></net>

<net id="605"><net_src comp="597" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="606"><net_src comp="542" pin="1"/><net_sink comp="601" pin=1"/></net>

<net id="610"><net_src comp="601" pin="2"/><net_sink comp="607" pin=0"/></net>

<net id="615"><net_src comp="82" pin="0"/><net_sink comp="611" pin=0"/></net>

<net id="616"><net_src comp="607" pin="1"/><net_sink comp="611" pin=1"/></net>

<net id="620"><net_src comp="611" pin="2"/><net_sink comp="617" pin=0"/></net>

<net id="625"><net_src comp="84" pin="0"/><net_sink comp="621" pin=0"/></net>

<net id="626"><net_src comp="621" pin="2"/><net_sink comp="261" pin=1"/></net>

<net id="633"><net_src comp="40" pin="0"/><net_sink comp="627" pin=0"/></net>

<net id="634"><net_src comp="42" pin="0"/><net_sink comp="627" pin=2"/></net>

<net id="635"><net_src comp="44" pin="0"/><net_sink comp="627" pin=3"/></net>

<net id="640"><net_src comp="636" pin="2"/><net_sink comp="266" pin=1"/></net>

<net id="645"><net_src comp="58" pin="0"/><net_sink comp="641" pin=0"/></net>

<net id="646"><net_src comp="563" pin="3"/><net_sink comp="641" pin=1"/></net>

<net id="651"><net_src comp="641" pin="2"/><net_sink comp="647" pin=0"/></net>

<net id="652"><net_src comp="535" pin="3"/><net_sink comp="647" pin=1"/></net>

<net id="659"><net_src comp="52" pin="0"/><net_sink comp="653" pin=0"/></net>

<net id="660"><net_src comp="647" pin="2"/><net_sink comp="653" pin=1"/></net>

<net id="661"><net_src comp="54" pin="0"/><net_sink comp="653" pin=2"/></net>

<net id="662"><net_src comp="56" pin="0"/><net_sink comp="653" pin=3"/></net>

<net id="663"><net_src comp="653" pin="4"/><net_sink comp="271" pin=1"/></net>

<net id="667"><net_src comp="535" pin="3"/><net_sink comp="664" pin=0"/></net>

<net id="672"><net_src comp="664" pin="1"/><net_sink comp="668" pin=0"/></net>

<net id="673"><net_src comp="587" pin="1"/><net_sink comp="668" pin=1"/></net>

<net id="678"><net_src comp="82" pin="0"/><net_sink comp="674" pin=0"/></net>

<net id="679"><net_src comp="668" pin="2"/><net_sink comp="674" pin=1"/></net>

<net id="683"><net_src comp="674" pin="2"/><net_sink comp="680" pin=0"/></net>

<net id="688"><net_src comp="88" pin="0"/><net_sink comp="684" pin=1"/></net>

<net id="693"><net_src comp="90" pin="0"/><net_sink comp="689" pin=1"/></net>

<net id="698"><net_src comp="684" pin="2"/><net_sink comp="694" pin=0"/></net>

<net id="699"><net_src comp="689" pin="2"/><net_sink comp="694" pin=1"/></net>

<net id="706"><net_src comp="92" pin="0"/><net_sink comp="700" pin=0"/></net>

<net id="707"><net_src comp="694" pin="2"/><net_sink comp="700" pin=1"/></net>

<net id="708"><net_src comp="94" pin="0"/><net_sink comp="700" pin=2"/></net>

<net id="709"><net_src comp="96" pin="0"/><net_sink comp="700" pin=3"/></net>

<net id="719"><net_src comp="52" pin="0"/><net_sink comp="713" pin=0"/></net>

<net id="720"><net_src comp="54" pin="0"/><net_sink comp="713" pin=2"/></net>

<net id="721"><net_src comp="56" pin="0"/><net_sink comp="713" pin=3"/></net>

<net id="726"><net_src comp="100" pin="0"/><net_sink comp="722" pin=1"/></net>

<net id="731"><net_src comp="722" pin="2"/><net_sink comp="727" pin=0"/></net>

<net id="738"><net_src comp="92" pin="0"/><net_sink comp="732" pin=0"/></net>

<net id="739"><net_src comp="727" pin="2"/><net_sink comp="732" pin=1"/></net>

<net id="740"><net_src comp="94" pin="0"/><net_sink comp="732" pin=2"/></net>

<net id="741"><net_src comp="96" pin="0"/><net_sink comp="732" pin=3"/></net>

<net id="742"><net_src comp="732" pin="4"/><net_sink comp="276" pin=1"/></net>

<net id="747"><net_src comp="102" pin="0"/><net_sink comp="743" pin=0"/></net>

<net id="748"><net_src comp="743" pin="2"/><net_sink comp="296" pin=1"/></net>

<net id="756"><net_src comp="104" pin="0"/><net_sink comp="752" pin=0"/></net>

<net id="757"><net_src comp="749" pin="1"/><net_sink comp="752" pin=1"/></net>

<net id="763"><net_src comp="106" pin="0"/><net_sink comp="758" pin=0"/></net>

<net id="764"><net_src comp="752" pin="2"/><net_sink comp="758" pin=1"/></net>

<net id="765"><net_src comp="38" pin="0"/><net_sink comp="758" pin=2"/></net>

<net id="769"><net_src comp="758" pin="3"/><net_sink comp="766" pin=0"/></net>

<net id="775"><net_src comp="108" pin="0"/><net_sink comp="770" pin=0"/></net>

<net id="776"><net_src comp="110" pin="0"/><net_sink comp="770" pin=2"/></net>

<net id="780"><net_src comp="770" pin="3"/><net_sink comp="777" pin=0"/></net>

<net id="785"><net_src comp="777" pin="1"/><net_sink comp="781" pin=0"/></net>

<net id="786"><net_src comp="766" pin="1"/><net_sink comp="781" pin=1"/></net>

<net id="792"><net_src comp="112" pin="0"/><net_sink comp="787" pin=0"/></net>

<net id="793"><net_src comp="221" pin="2"/><net_sink comp="787" pin=1"/></net>

<net id="794"><net_src comp="110" pin="0"/><net_sink comp="787" pin=2"/></net>

<net id="798"><net_src comp="787" pin="3"/><net_sink comp="795" pin=0"/></net>

<net id="803"><net_src comp="795" pin="1"/><net_sink comp="799" pin=0"/></net>

<net id="804"><net_src comp="781" pin="2"/><net_sink comp="799" pin=1"/></net>

<net id="812"><net_src comp="749" pin="1"/><net_sink comp="808" pin=0"/></net>

<net id="813"><net_src comp="805" pin="1"/><net_sink comp="808" pin=1"/></net>

<net id="817"><net_src comp="226" pin="2"/><net_sink comp="814" pin=0"/></net>

<net id="824"><net_src comp="231" pin="2"/><net_sink comp="821" pin=0"/></net>

<net id="829"><net_src comp="821" pin="1"/><net_sink comp="825" pin=0"/></net>

<net id="830"><net_src comp="818" pin="1"/><net_sink comp="825" pin=1"/></net>

<net id="835"><net_src comp="116" pin="0"/><net_sink comp="831" pin=0"/></net>

<net id="836"><net_src comp="825" pin="2"/><net_sink comp="831" pin=1"/></net>

<net id="840"><net_src comp="241" pin="2"/><net_sink comp="837" pin=0"/></net>

<net id="844"><net_src comp="246" pin="2"/><net_sink comp="841" pin=0"/></net>

<net id="849"><net_src comp="120" pin="0"/><net_sink comp="845" pin=0"/></net>

<net id="850"><net_src comp="841" pin="1"/><net_sink comp="845" pin=1"/></net>

<net id="854"><net_src comp="845" pin="2"/><net_sink comp="851" pin=0"/></net>

<net id="863"><net_src comp="122" pin="0"/><net_sink comp="858" pin=0"/></net>

<net id="864"><net_src comp="48" pin="0"/><net_sink comp="858" pin=2"/></net>

<net id="868"><net_src comp="858" pin="3"/><net_sink comp="865" pin=0"/></net>

<net id="874"><net_src comp="124" pin="0"/><net_sink comp="869" pin=0"/></net>

<net id="875"><net_src comp="266" pin="2"/><net_sink comp="869" pin=1"/></net>

<net id="876"><net_src comp="48" pin="0"/><net_sink comp="869" pin=2"/></net>

<net id="880"><net_src comp="869" pin="3"/><net_sink comp="877" pin=0"/></net>

<net id="885"><net_src comp="877" pin="1"/><net_sink comp="881" pin=0"/></net>

<net id="890"><net_src comp="126" pin="0"/><net_sink comp="886" pin=0"/></net>

<net id="891"><net_src comp="881" pin="2"/><net_sink comp="886" pin=1"/></net>

<net id="897"><net_src comp="128" pin="0"/><net_sink comp="892" pin=0"/></net>

<net id="898"><net_src comp="886" pin="2"/><net_sink comp="892" pin=1"/></net>

<net id="899"><net_src comp="48" pin="0"/><net_sink comp="892" pin=2"/></net>

<net id="904"><net_src comp="130" pin="0"/><net_sink comp="900" pin=0"/></net>

<net id="905"><net_src comp="892" pin="3"/><net_sink comp="900" pin=1"/></net>

<net id="912"><net_src comp="132" pin="0"/><net_sink comp="906" pin=0"/></net>

<net id="913"><net_src comp="900" pin="2"/><net_sink comp="906" pin=1"/></net>

<net id="914"><net_src comp="134" pin="0"/><net_sink comp="906" pin=2"/></net>

<net id="915"><net_src comp="136" pin="0"/><net_sink comp="906" pin=3"/></net>

<net id="921"><net_src comp="138" pin="0"/><net_sink comp="916" pin=0"/></net>

<net id="922"><net_src comp="38" pin="0"/><net_sink comp="916" pin=2"/></net>

<net id="926"><net_src comp="916" pin="3"/><net_sink comp="923" pin=0"/></net>

<net id="935"><net_src comp="140" pin="0"/><net_sink comp="930" pin=0"/></net>

<net id="936"><net_src comp="142" pin="0"/><net_sink comp="930" pin=2"/></net>

<net id="940"><net_src comp="930" pin="3"/><net_sink comp="937" pin=0"/></net>

<net id="947"><net_src comp="144" pin="0"/><net_sink comp="941" pin=0"/></net>

<net id="948"><net_src comp="146" pin="0"/><net_sink comp="941" pin=2"/></net>

<net id="949"><net_src comp="148" pin="0"/><net_sink comp="941" pin=3"/></net>

<net id="961"><net_src comp="112" pin="0"/><net_sink comp="956" pin=0"/></net>

<net id="962"><net_src comp="276" pin="2"/><net_sink comp="956" pin=1"/></net>

<net id="963"><net_src comp="110" pin="0"/><net_sink comp="956" pin=2"/></net>

<net id="967"><net_src comp="956" pin="3"/><net_sink comp="964" pin=0"/></net>

<net id="972"><net_src comp="964" pin="1"/><net_sink comp="968" pin=0"/></net>

<net id="977"><net_src comp="150" pin="0"/><net_sink comp="973" pin=0"/></net>

<net id="978"><net_src comp="968" pin="2"/><net_sink comp="973" pin=1"/></net>

<net id="985"><net_src comp="132" pin="0"/><net_sink comp="979" pin=0"/></net>

<net id="986"><net_src comp="973" pin="2"/><net_sink comp="979" pin=1"/></net>

<net id="987"><net_src comp="134" pin="0"/><net_sink comp="979" pin=2"/></net>

<net id="988"><net_src comp="136" pin="0"/><net_sink comp="979" pin=3"/></net>

<net id="996"><net_src comp="989" pin="1"/><net_sink comp="992" pin=0"/></net>

<net id="997"><net_src comp="989" pin="1"/><net_sink comp="992" pin=1"/></net>

<net id="1001"><net_src comp="286" pin="2"/><net_sink comp="998" pin=0"/></net>

<net id="1005"><net_src comp="291" pin="2"/><net_sink comp="1002" pin=0"/></net>

<net id="1009"><net_src comp="992" pin="2"/><net_sink comp="1006" pin=0"/></net>

<net id="1019"><net_src comp="176" pin="0"/><net_sink comp="1013" pin=0"/></net>

<net id="1020"><net_src comp="94" pin="0"/><net_sink comp="1013" pin=2"/></net>

<net id="1021"><net_src comp="178" pin="0"/><net_sink comp="1013" pin=3"/></net>

<net id="1025"><net_src comp="1013" pin="4"/><net_sink comp="1022" pin=0"/></net>

<net id="1026"><net_src comp="1022" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="1033"><net_src comp="296" pin="2"/><net_sink comp="1030" pin=0"/></net>

<net id="1040"><net_src comp="132" pin="0"/><net_sink comp="1034" pin=0"/></net>

<net id="1041"><net_src comp="134" pin="0"/><net_sink comp="1034" pin=2"/></net>

<net id="1042"><net_src comp="136" pin="0"/><net_sink comp="1034" pin=3"/></net>

<net id="1043"><net_src comp="1034" pin="4"/><net_sink comp="214" pin=2"/></net>

<net id="1049"><net_src comp="350" pin="2"/><net_sink comp="1044" pin=0"/></net>

<net id="1050"><net_src comp="346" pin="1"/><net_sink comp="1044" pin=1"/></net>

<net id="1051"><net_src comp="366" pin="3"/><net_sink comp="1044" pin=2"/></net>

<net id="1052"><net_src comp="1044" pin="3"/><net_sink comp="374" pin=1"/></net>

<net id="1058"><net_src comp="68" pin="0"/><net_sink comp="1053" pin=0"/></net>

<net id="1059"><net_src comp="513" pin="2"/><net_sink comp="1053" pin=1"/></net>

<net id="1060"><net_src comp="519" pin="2"/><net_sink comp="1053" pin=2"/></net>

<net id="1065"><net_src comp="617" pin="1"/><net_sink comp="1061" pin=0"/></net>

<net id="1066"><net_src comp="617" pin="1"/><net_sink comp="1061" pin=1"/></net>

<net id="1072"><net_src comp="86" pin="0"/><net_sink comp="1067" pin=0"/></net>

<net id="1073"><net_src comp="525" pin="1"/><net_sink comp="1067" pin=1"/></net>

<net id="1074"><net_src comp="1067" pin="3"/><net_sink comp="627" pin=1"/></net>

<net id="1079"><net_src comp="680" pin="1"/><net_sink comp="1075" pin=0"/></net>

<net id="1080"><net_src comp="680" pin="1"/><net_sink comp="1075" pin=1"/></net>

<net id="1081"><net_src comp="1075" pin="2"/><net_sink comp="684" pin=0"/></net>

<net id="1082"><net_src comp="1075" pin="2"/><net_sink comp="689" pin=0"/></net>

<net id="1088"><net_src comp="710" pin="1"/><net_sink comp="1083" pin=0"/></net>

<net id="1089"><net_src comp="710" pin="1"/><net_sink comp="1083" pin=1"/></net>

<net id="1090"><net_src comp="98" pin="0"/><net_sink comp="1083" pin=2"/></net>

<net id="1091"><net_src comp="1083" pin="3"/><net_sink comp="713" pin=1"/></net>

<net id="1097"><net_src comp="814" pin="1"/><net_sink comp="1092" pin=0"/></net>

<net id="1098"><net_src comp="814" pin="1"/><net_sink comp="1092" pin=1"/></net>

<net id="1099"><net_src comp="114" pin="0"/><net_sink comp="1092" pin=2"/></net>

<net id="1105"><net_src comp="118" pin="0"/><net_sink comp="1100" pin=0"/></net>

<net id="1106"><net_src comp="837" pin="1"/><net_sink comp="1100" pin=1"/></net>

<net id="1107"><net_src comp="851" pin="1"/><net_sink comp="1100" pin=2"/></net>

<net id="1113"><net_src comp="855" pin="1"/><net_sink comp="1108" pin=0"/></net>

<net id="1114"><net_src comp="855" pin="1"/><net_sink comp="1108" pin=1"/></net>

<net id="1115"><net_src comp="865" pin="1"/><net_sink comp="1108" pin=2"/></net>

<net id="1116"><net_src comp="1108" pin="3"/><net_sink comp="881" pin=1"/></net>

<net id="1122"><net_src comp="923" pin="1"/><net_sink comp="1117" pin=0"/></net>

<net id="1123"><net_src comp="927" pin="1"/><net_sink comp="1117" pin=1"/></net>

<net id="1124"><net_src comp="937" pin="1"/><net_sink comp="1117" pin=2"/></net>

<net id="1125"><net_src comp="1117" pin="3"/><net_sink comp="941" pin=1"/></net>

<net id="1131"><net_src comp="120" pin="0"/><net_sink comp="1126" pin=0"/></net>

<net id="1132"><net_src comp="950" pin="1"/><net_sink comp="1126" pin=1"/></net>

<net id="1133"><net_src comp="953" pin="1"/><net_sink comp="1126" pin=2"/></net>

<net id="1139"><net_src comp="998" pin="1"/><net_sink comp="1134" pin=0"/></net>

<net id="1140"><net_src comp="1002" pin="1"/><net_sink comp="1134" pin=1"/></net>

<net id="1141"><net_src comp="1006" pin="1"/><net_sink comp="1134" pin=2"/></net>

<net id="1147"><net_src comp="1010" pin="1"/><net_sink comp="1142" pin=1"/></net>

<net id="1148"><net_src comp="174" pin="0"/><net_sink comp="1142" pin=2"/></net>

<net id="1149"><net_src comp="1142" pin="3"/><net_sink comp="1013" pin=1"/></net>

<net id="1155"><net_src comp="1027" pin="1"/><net_sink comp="1150" pin=0"/></net>

<net id="1156"><net_src comp="1030" pin="1"/><net_sink comp="1150" pin=1"/></net>

<net id="1157"><net_src comp="130" pin="0"/><net_sink comp="1150" pin=2"/></net>

<net id="1158"><net_src comp="1150" pin="3"/><net_sink comp="1034" pin=1"/></net>

<net id="1162"><net_src comp="301" pin="4"/><net_sink comp="1159" pin=0"/></net>

<net id="1163"><net_src comp="1159" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="1164"><net_src comp="1159" pin="1"/><net_sink comp="528" pin=1"/></net>

<net id="1165"><net_src comp="1159" pin="1"/><net_sink comp="621" pin=1"/></net>

<net id="1166"><net_src comp="1159" pin="1"/><net_sink comp="636" pin=1"/></net>

<net id="1167"><net_src comp="1159" pin="1"/><net_sink comp="710" pin=0"/></net>

<net id="1171"><net_src comp="311" pin="4"/><net_sink comp="1168" pin=0"/></net>

<net id="1172"><net_src comp="1168" pin="1"/><net_sink comp="535" pin=1"/></net>

<net id="1173"><net_src comp="1168" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="1174"><net_src comp="1168" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="1175"><net_src comp="1168" pin="1"/><net_sink comp="590" pin=1"/></net>

<net id="1176"><net_src comp="1168" pin="1"/><net_sink comp="743" pin=1"/></net>

<net id="1177"><net_src comp="1168" pin="1"/><net_sink comp="749" pin=0"/></net>

<net id="1181"><net_src comp="322" pin="4"/><net_sink comp="1178" pin=0"/></net>

<net id="1182"><net_src comp="1178" pin="1"/><net_sink comp="818" pin=0"/></net>

<net id="1186"><net_src comp="336" pin="4"/><net_sink comp="1183" pin=0"/></net>

<net id="1187"><net_src comp="1183" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="1188"><net_src comp="1183" pin="1"/><net_sink comp="770" pin=1"/></net>

<net id="1192"><net_src comp="356" pin="4"/><net_sink comp="1189" pin=0"/></net>

<net id="1193"><net_src comp="1189" pin="1"/><net_sink comp="636" pin=0"/></net>

<net id="1194"><net_src comp="1189" pin="1"/><net_sink comp="805" pin=0"/></net>

<net id="1198"><net_src comp="374" pin="4"/><net_sink comp="1195" pin=0"/></net>

<net id="1199"><net_src comp="1195" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="1203"><net_src comp="431" pin="4"/><net_sink comp="1200" pin=0"/></net>

<net id="1204"><net_src comp="1200" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="1208"><net_src comp="473" pin="4"/><net_sink comp="1205" pin=0"/></net>

<net id="1209"><net_src comp="1205" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="1213"><net_src comp="483" pin="4"/><net_sink comp="1210" pin=0"/></net>

<net id="1214"><net_src comp="1210" pin="1"/><net_sink comp="563" pin=1"/></net>

<net id="1218"><net_src comp="499" pin="4"/><net_sink comp="1215" pin=0"/></net>

<net id="1219"><net_src comp="1215" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="1223"><net_src comp="1053" pin="3"/><net_sink comp="1220" pin=0"/></net>

<net id="1224"><net_src comp="1220" pin="1"/><net_sink comp="1067" pin=1"/></net>

<net id="1228"><net_src comp="552" pin="4"/><net_sink comp="1225" pin=0"/></net>

<net id="1229"><net_src comp="1225" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="1233"><net_src comp="576" pin="4"/><net_sink comp="1230" pin=0"/></net>

<net id="1234"><net_src comp="1230" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="1238"><net_src comp="1061" pin="2"/><net_sink comp="1235" pin=0"/></net>

<net id="1239"><net_src comp="1235" pin="1"/><net_sink comp="722" pin=0"/></net>

<net id="1240"><net_src comp="1235" pin="1"/><net_sink comp="727" pin=1"/></net>

<net id="1244"><net_src comp="621" pin="2"/><net_sink comp="1241" pin=0"/></net>

<net id="1245"><net_src comp="1241" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="1249"><net_src comp="627" pin="4"/><net_sink comp="1246" pin=0"/></net>

<net id="1250"><net_src comp="1246" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="1254"><net_src comp="636" pin="2"/><net_sink comp="1251" pin=0"/></net>

<net id="1255"><net_src comp="1251" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="1259"><net_src comp="653" pin="4"/><net_sink comp="1256" pin=0"/></net>

<net id="1260"><net_src comp="1256" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="1264"><net_src comp="700" pin="4"/><net_sink comp="1261" pin=0"/></net>

<net id="1265"><net_src comp="1261" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="1269"><net_src comp="713" pin="4"/><net_sink comp="1266" pin=0"/></net>

<net id="1270"><net_src comp="1266" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="1274"><net_src comp="732" pin="4"/><net_sink comp="1271" pin=0"/></net>

<net id="1275"><net_src comp="1271" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="1279"><net_src comp="743" pin="2"/><net_sink comp="1276" pin=0"/></net>

<net id="1280"><net_src comp="1276" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="1284"><net_src comp="221" pin="2"/><net_sink comp="1281" pin=0"/></net>

<net id="1285"><net_src comp="1281" pin="1"/><net_sink comp="855" pin=0"/></net>

<net id="1286"><net_src comp="1281" pin="1"/><net_sink comp="1010" pin=0"/></net>

<net id="1290"><net_src comp="799" pin="2"/><net_sink comp="1287" pin=0"/></net>

<net id="1291"><net_src comp="1287" pin="1"/><net_sink comp="968" pin=1"/></net>

<net id="1295"><net_src comp="808" pin="2"/><net_sink comp="1292" pin=0"/></net>

<net id="1296"><net_src comp="1292" pin="1"/><net_sink comp="858" pin=1"/></net>

<net id="1300"><net_src comp="1092" pin="3"/><net_sink comp="1297" pin=0"/></net>

<net id="1301"><net_src comp="1297" pin="1"/><net_sink comp="916" pin=1"/></net>

<net id="1305"><net_src comp="831" pin="2"/><net_sink comp="1302" pin=0"/></net>

<net id="1306"><net_src comp="1302" pin="1"/><net_sink comp="927" pin=0"/></net>

<net id="1310"><net_src comp="236" pin="2"/><net_sink comp="1307" pin=0"/></net>

<net id="1311"><net_src comp="1307" pin="1"/><net_sink comp="930" pin=1"/></net>

<net id="1315"><net_src comp="1100" pin="3"/><net_sink comp="1312" pin=0"/></net>

<net id="1316"><net_src comp="1312" pin="1"/><net_sink comp="953" pin=0"/></net>

<net id="1320"><net_src comp="251" pin="2"/><net_sink comp="1317" pin=0"/></net>

<net id="1321"><net_src comp="1317" pin="1"/><net_sink comp="950" pin=0"/></net>

<net id="1325"><net_src comp="906" pin="4"/><net_sink comp="1322" pin=0"/></net>

<net id="1326"><net_src comp="1322" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="1330"><net_src comp="271" pin="2"/><net_sink comp="1327" pin=0"/></net>

<net id="1331"><net_src comp="1327" pin="1"/><net_sink comp="989" pin=0"/></net>

<net id="1335"><net_src comp="941" pin="4"/><net_sink comp="1332" pin=0"/></net>

<net id="1336"><net_src comp="1332" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="1340"><net_src comp="1126" pin="3"/><net_sink comp="1337" pin=0"/></net>

<net id="1341"><net_src comp="1337" pin="1"/><net_sink comp="1142" pin=0"/></net>

<net id="1345"><net_src comp="979" pin="4"/><net_sink comp="1342" pin=0"/></net>

<net id="1346"><net_src comp="1342" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="1350"><net_src comp="1134" pin="3"/><net_sink comp="1347" pin=0"/></net>

<net id="1351"><net_src comp="1347" pin="1"/><net_sink comp="1027" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: y_0_V | {11 }
	Port: y_1_V | {11 }
	Port: y_2_V | {11 }
	Port: y_3_V | {11 }
	Port: y_4_V | {11 }
 - Input state : 
	Port: myproject : x_V | {1 }
  - Chain level:
	State 1
		sext_ln1118_1 : 1
		sext_ln1192 : 1
		mul_ln1192_1 : 2
		mul_ln1192_2 : 3
		lhs_V_1 : 1
		ret_V_27 : 4
		trunc_ln708_1 : 5
		sext_ln1192_3 : 1
		lhs_V_2 : 1
		sub_ln1192_3 : 2
		sext_ln1192_4 : 1
		shl_ln : 1
		sub_ln1192 : 2
		add_ln1192_2 : 3
		ret_V_29 : 4
		trunc_ln708_2 : 5
		mul_ln1192_3 : 2
		add_ln1192_5 : 3
		rhs_V_1 : 1
		sub_ln1192_1 : 4
		ret_V_31 : 5
		trunc_ln708_4 : 6
		outsin_V_6 : 1
		ret_V_33 : 3
		trunc_ln708_7 : 4
		sext_ln700_2 : 1
		mul_ln700_1 : 2
		mul_ln700_2 : 3
		mul_ln700_3 : 2
		add_ln700 : 4
	State 2
		sext_ln1193 : 1
		ret_V_26 : 2
		trunc_ln : 3
		outsin_V : 4
		add_ln1192_7 : 1
		trunc_ln708_5 : 2
		outsin_V_5 : 3
		sext_ln703_4 : 1
		ret_V_36 : 2
		sext_ln1193_1 : 3
		add_ln1192_13 : 4
		sext_ln1118_5 : 5
		mul_ln1118 : 6
		outsin_V_i38 : 1
		rhs_V_5 : 1
		ret_V_38 : 2
		trunc_ln708_s : 3
		outsin_V_17 : 1
		add_ln1192_22 : 1
		add_ln1192_23 : 2
		trunc_ln708_10 : 3
		outsin_V_9 : 4
		sext_ln1118_6 : 1
		r_V_19 : 2
		add_ln1192_24 : 3
		sext_ln1118_7 : 4
		mul_ln1118_3 : 5
		shl_ln1118_1 : 6
		shl_ln1118_2 : 6
		r_V_20 : 6
		trunc_ln708_11 : 7
		mul_ln1192_5 : 1
		ret_V_43 : 2
		trunc_ln708_12 : 3
	State 3
		trunc_ln708_8 : 1
		outsin_V_7 : 2
	State 4
		outsin_V_12 : 1
	State 5
	State 6
	State 7
	State 8
		r_V_14 : 1
		lhs_V_7 : 2
		sext_ln703_3 : 3
		sext_ln728_1 : 1
		ret_V_34 : 4
		rhs_V_3 : 1
		sext_ln728_2 : 2
		ret_V_35 : 5
		ret_V_39 : 1
	State 9
		sext_ln1118 : 1
		mul_ln1192 : 2
		add_ln1118 : 3
		sext_ln1192_2 : 1
		ret_V_28 : 2
		add_ln1192 : 3
		sext_ln703 : 1
		ret_V : 2
		sext_ln703_1 : 1
		ret_V_7 : 2
		sext_ln1116 : 3
		sext_ln1118_2 : 3
		r_V_2 : 4
		r_V_17 : 1
		sext_ln728_3 : 1
		rhs_V_7 : 2
		ret_V_40 : 3
		rhs_V_8 : 1
		sext_ln728_4 : 2
		ret_V_41 : 4
		ret_V_20 : 5
		shl_ln1118_7 : 6
		ret_V_42 : 7
		trunc_ln708_6 : 8
	State 10
		sext_ln700 : 1
		mul_ln700 : 2
		sext_ln728 : 1
		ret_V_30 : 3
		trunc_ln708_3 : 4
		ret_V_8 : 1
		sext_ln1118_3 : 2
		r_V_3 : 3
		rhs_V_4 : 1
		sext_ln1192_6 : 2
		add_ln1192_15 : 3
		ret_V_37 : 4
		trunc_ln708_9 : 5
		r_V_18 : 1
		lhs_V_6 : 1
		rhs_V_9 : 1
		ret_V_44 : 2
		sext_ln1118_9 : 2
		sext_ln1118_10 : 3
		r_V_12 : 4
	State 11
		mul_ln1192_4 : 1
		ret_V_32 : 2
		tmp : 3
		sext_ln708 : 4
		write_ln51 : 5
		sext_ln1192_7 : 1
		mul_ln1192_6 : 2
		ret_V_45 : 3
		trunc_ln708_13 : 4
		write_ln54 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|
| Operation|         Functional Unit         |  DSP48E |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|
|          | grp_generic_sincos_8_6_s_fu_221 |    2    |    92   |   1103  |
|          | grp_generic_sincos_8_6_s_fu_226 |    2    |    92   |   1103  |
|          | grp_generic_sincos_8_6_s_fu_231 |    2    |    92   |   1103  |
|          | grp_generic_sincos_8_6_s_fu_236 |    2    |    92   |   1103  |
|          | grp_generic_sincos_8_6_s_fu_241 |    2    |    92   |   1103  |
|          | grp_generic_sincos_8_6_s_fu_246 |    2    |    92   |   1103  |
|          | grp_generic_sincos_8_6_s_fu_251 |    2    |    92   |   1103  |
|   call   | grp_generic_sincos_8_6_s_fu_256 |    2    |    92   |   1103  |
|          | grp_generic_sincos_8_6_s_fu_261 |    2    |    92   |   1103  |
|          | grp_generic_sincos_8_6_s_fu_266 |    2    |    92   |   1103  |
|          | grp_generic_sincos_8_6_s_fu_271 |    2    |    92   |   1103  |
|          | grp_generic_sincos_8_6_s_fu_276 |    2    |    92   |   1103  |
|          | grp_generic_sincos_8_6_s_fu_281 |    2    |    92   |   1103  |
|          | grp_generic_sincos_8_6_s_fu_286 |    2    |    92   |   1103  |
|          | grp_generic_sincos_8_6_s_fu_291 |    2    |    92   |   1103  |
|          | grp_generic_sincos_8_6_s_fu_296 |    2    |    92   |   1103  |
|----------|---------------------------------|---------|---------|---------|
|          |       add_ln1192_2_fu_419       |    0    |    0    |    21   |
|          |         ret_V_29_fu_425         |    0    |    0    |    21   |
|          |       add_ln1192_5_fu_447       |    0    |    0    |    17   |
|          |         ret_V_31_fu_467         |    0    |    0    |    21   |
|          |         ret_V_33_fu_493         |    0    |    0    |    17   |
|          |       add_ln1192_7_fu_570       |    0    |    0    |    17   |
|          |       add_ln1192_13_fu_611      |    0    |    0    |    17   |
|          |         add_ln703_fu_621        |    0    |    0    |    15   |
|          |        add_ln703_1_fu_636       |    0    |    0    |    15   |
|          |       add_ln1192_22_fu_641      |    0    |    0    |    21   |
|          |       add_ln1192_23_fu_647      |    0    |    0    |    21   |
|    add   |       add_ln1192_24_fu_674      |    0    |    0    |    21   |
|          |          r_V_20_fu_694          |    0    |    0    |    23   |
|          |          r_V_16_fu_727          |    0    |    0    |    23   |
|          |        add_ln703_2_fu_743       |    0    |    0    |    15   |
|          |         ret_V_34_fu_781         |    0    |    0    |    21   |
|          |         ret_V_35_fu_799         |    0    |    0    |    21   |
|          |         ret_V_39_fu_808         |    0    |    0    |    15   |
|          |        add_ln1192_fu_831        |    0    |    0    |    21   |
|          |          ret_V_7_fu_845         |    0    |    0    |    12   |
|          |         ret_V_41_fu_881         |    0    |    0    |    21   |
|          |         ret_V_20_fu_886         |    0    |    0    |    21   |
|          |       add_ln1192_15_fu_968      |    0    |    0    |    21   |
|          |         ret_V_37_fu_973         |    0    |    0    |    21   |
|----------|---------------------------------|---------|---------|---------|
|          |       mul_ln1192_1_fu_350       |    0    |    0    |    40   |
|          |       mul_ln1192_3_fu_441       |    0    |    0    |    40   |
|          |        mul_ln700_1_fu_513       |    0    |    0    |    40   |
|    mul   |        mul_ln700_3_fu_519       |    0    |    0    |    40   |
|          |          r_V_18_fu_992          |    0    |    0    |    11   |
|          |        mul_ln1118_fu_1061       |    1    |    0    |    0    |
|          |       mul_ln1118_3_fu_1075      |    1    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |       sub_ln1192_3_fu_395       |    0    |    0    |    17   |
|          |        sub_ln1192_fu_413        |    0    |    0    |    17   |
|          |       sub_ln1192_1_fu_461       |    0    |    0    |    21   |
|          |         ret_V_26_fu_546         |    0    |    0    |    17   |
|    sub   |         ret_V_36_fu_601         |    0    |    0    |    16   |
|          |          r_V_19_fu_668          |    0    |    0    |    21   |
|          |          r_V_14_fu_752          |    0    |    0    |    15   |
|          |         ret_V_28_fu_825         |    0    |    0    |    21   |
|          |         ret_V_42_fu_900         |    0    |    0    |    21   |
|----------|---------------------------------|---------|---------|---------|
|          |           grp_fu_1044           |    1    |    0    |    0    |
|          |           grp_fu_1053           |    1    |    0    |    0    |
|          |           grp_fu_1067           |    1    |    0    |    0    |
|  muladd  |           grp_fu_1083           |    1    |    0    |    0    |
|          |           grp_fu_1092           |    1    |    0    |    0    |
|          |           grp_fu_1108           |    1    |    0    |    0    |
|          |           grp_fu_1142           |    1    |    0    |    0    |
|          |           grp_fu_1150           |    1    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|  addmul  |           grp_fu_1100           |    1    |    0    |    0    |
|          |           grp_fu_1126           |    1    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|  mul_sub |           grp_fu_1117           |    1    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|  submul  |           grp_fu_1134           |    1    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   read   |       x_V_read_read_fu_180      |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |     write_ln50_write_fu_186     |    0    |    0    |    0    |
|          |     write_ln51_write_fu_193     |    0    |    0    |    0    |
|   write  |     write_ln52_write_fu_200     |    0    |    0    |    0    |
|          |     write_ln53_write_fu_207     |    0    |    0    |    0    |
|          |     write_ln54_write_fu_214     |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |         p_Val2_12_fu_301        |    0    |    0    |    0    |
|          |         p_Val2_s_fu_311         |    0    |    0    |    0    |
|          |         p_Val2_3_fu_322         |    0    |    0    |    0    |
|          |           tmp_3_fu_336          |    0    |    0    |    0    |
|          |         p_Val2_4_fu_356         |    0    |    0    |    0    |
|          |       trunc_ln708_1_fu_374      |    0    |    0    |    0    |
|          |       trunc_ln708_2_fu_431      |    0    |    0    |    0    |
|          |       trunc_ln708_4_fu_473      |    0    |    0    |    0    |
|          |           tmp_8_fu_483          |    0    |    0    |    0    |
|          |       trunc_ln708_7_fu_499      |    0    |    0    |    0    |
|partselect|         trunc_ln_fu_552         |    0    |    0    |    0    |
|          |       trunc_ln708_5_fu_576      |    0    |    0    |    0    |
|          |       trunc_ln708_s_fu_627      |    0    |    0    |    0    |
|          |      trunc_ln708_10_fu_653      |    0    |    0    |    0    |
|          |      trunc_ln708_11_fu_700      |    0    |    0    |    0    |
|          |      trunc_ln708_12_fu_713      |    0    |    0    |    0    |
|          |       trunc_ln708_8_fu_732      |    0    |    0    |    0    |
|          |       trunc_ln708_6_fu_906      |    0    |    0    |    0    |
|          |       trunc_ln708_3_fu_941      |    0    |    0    |    0    |
|          |       trunc_ln708_9_fu_979      |    0    |    0    |    0    |
|          |           tmp_fu_1013           |    0    |    0    |    0    |
|          |      trunc_ln708_13_fu_1034     |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |       sext_ln1118_1_fu_332      |    0    |    0    |    0    |
|          |        sext_ln1192_fu_346       |    0    |    0    |    0    |
|          |       sext_ln1192_3_fu_383      |    0    |    0    |    0    |
|          |       sext_ln1192_4_fu_401      |    0    |    0    |    0    |
|          |       sext_ln700_2_fu_509       |    0    |    0    |    0    |
|          |        sext_ln727_fu_525        |    0    |    0    |    0    |
|          |        sext_ln1193_fu_542       |    0    |    0    |    0    |
|          |       sext_ln1118_4_fu_587      |    0    |    0    |    0    |
|          |       sext_ln703_4_fu_597       |    0    |    0    |    0    |
|          |       sext_ln1193_1_fu_607      |    0    |    0    |    0    |
|          |       sext_ln1118_5_fu_617      |    0    |    0    |    0    |
|          |       sext_ln1118_6_fu_664      |    0    |    0    |    0    |
|          |       sext_ln1118_7_fu_680      |    0    |    0    |    0    |
|          |       sext_ln1118_8_fu_710      |    0    |    0    |    0    |
|          |          lhs_V_4_fu_749         |    0    |    0    |    0    |
|          |       sext_ln703_3_fu_766       |    0    |    0    |    0    |
|          |       sext_ln728_1_fu_777       |    0    |    0    |    0    |
|          |       sext_ln728_2_fu_795       |    0    |    0    |    0    |
|          |          rhs_V_6_fu_805         |    0    |    0    |    0    |
|          |        sext_ln1118_fu_814       |    0    |    0    |    0    |
|   sext   |       sext_ln1192_1_fu_818      |    0    |    0    |    0    |
|          |       sext_ln1192_2_fu_821      |    0    |    0    |    0    |
|          |        sext_ln703_fu_837        |    0    |    0    |    0    |
|          |       sext_ln703_1_fu_841       |    0    |    0    |    0    |
|          |       sext_ln1118_2_fu_851      |    0    |    0    |    0    |
|          |           r_V_6_fu_855          |    0    |    0    |    0    |
|          |       sext_ln728_3_fu_865       |    0    |    0    |    0    |
|          |       sext_ln728_4_fu_877       |    0    |    0    |    0    |
|          |        sext_ln700_fu_923        |    0    |    0    |    0    |
|          |       sext_ln700_1_fu_927       |    0    |    0    |    0    |
|          |        sext_ln728_fu_937        |    0    |    0    |    0    |
|          |       sext_ln703_2_fu_950       |    0    |    0    |    0    |
|          |       sext_ln1116_1_fu_953      |    0    |    0    |    0    |
|          |       sext_ln1192_6_fu_964      |    0    |    0    |    0    |
|          |           r_V_8_fu_989          |    0    |    0    |    0    |
|          |          lhs_V_6_fu_998         |    0    |    0    |    0    |
|          |         rhs_V_9_fu_1002         |    0    |    0    |    0    |
|          |      sext_ln1118_9_fu_1006      |    0    |    0    |    0    |
|          |      sext_ln1192_5_fu_1010      |    0    |    0    |    0    |
|          |        sext_ln708_fu_1022       |    0    |    0    |    0    |
|          |      sext_ln1118_11_fu_1027     |    0    |    0    |    0    |
|          |      sext_ln1192_7_fu_1030      |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |          lhs_V_1_fu_366         |    0    |    0    |    0    |
|          |          lhs_V_2_fu_387         |    0    |    0    |    0    |
|          |          shl_ln_fu_405          |    0    |    0    |    0    |
|          |          rhs_V_1_fu_453         |    0    |    0    |    0    |
|          |          r_V_13_fu_528          |    0    |    0    |    0    |
|          |           lhs_V_fu_535          |    0    |    0    |    0    |
|          |           r_V_s_fu_563          |    0    |    0    |    0    |
|          |          r_V_15_fu_590          |    0    |    0    |    0    |
|bitconcatenate|          lhs_V_7_fu_758         |    0    |    0    |    0    |
|          |          rhs_V_2_fu_770         |    0    |    0    |    0    |
|          |          rhs_V_3_fu_787         |    0    |    0    |    0    |
|          |          lhs_V_5_fu_858         |    0    |    0    |    0    |
|          |          rhs_V_8_fu_869         |    0    |    0    |    0    |
|          |       shl_ln1118_7_fu_892       |    0    |    0    |    0    |
|          |            r_V_fu_916           |    0    |    0    |    0    |
|          |           rhs_V_fu_930          |    0    |    0    |    0    |
|          |          rhs_V_4_fu_956         |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |       shl_ln1118_1_fu_684       |    0    |    0    |    0    |
|    shl   |       shl_ln1118_2_fu_689       |    0    |    0    |    0    |
|          |        shl_ln1118_fu_722        |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   Total  |                                 |    46   |   1472  |  18444  |
|----------|---------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|  add_ln1118_reg_1297  |    7   |
|  add_ln1192_reg_1302  |    9   |
|   add_ln700_reg_1220  |   12   |
|  add_ln703_1_reg_1251 |    8   |
|  add_ln703_2_reg_1276 |    8   |
|   add_ln703_reg_1241  |    8   |
|  mul_ln1118_reg_1235  |   16   |
|  outsin_V_14_reg_1307 |    4   |
|  outsin_V_5_reg_1317  |    4   |
|  outsin_V_6_reg_1281  |    4   |
|  outsin_V_9_reg_1327  |    4   |
|   p_Val2_12_reg_1159  |    8   |
|   p_Val2_3_reg_1178   |    8   |
|   p_Val2_4_reg_1189   |    8   |
|   p_Val2_s_reg_1168   |    8   |
|    r_V_12_reg_1347    |   13   |
|     r_V_2_reg_1312    |   10   |
|     r_V_3_reg_1337    |   15   |
|   ret_V_35_reg_1287   |   14   |
|   ret_V_39_reg_1292   |    9   |
|     tmp_3_reg_1183    |    8   |
|     tmp_8_reg_1210    |    7   |
|trunc_ln708_10_reg_1256|    8   |
|trunc_ln708_11_reg_1261|    8   |
|trunc_ln708_12_reg_1266|    8   |
| trunc_ln708_1_reg_1195|    8   |
| trunc_ln708_2_reg_1200|    8   |
| trunc_ln708_3_reg_1332|    8   |
| trunc_ln708_4_reg_1205|    8   |
| trunc_ln708_5_reg_1230|    8   |
| trunc_ln708_6_reg_1322|    8   |
| trunc_ln708_7_reg_1215|    8   |
| trunc_ln708_8_reg_1271|    8   |
| trunc_ln708_9_reg_1342|    8   |
| trunc_ln708_s_reg_1246|    8   |
|   trunc_ln_reg_1225   |    8   |
+-----------------------+--------+
|         Total         |   304  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------|------|------|------|--------||---------||---------|
|               Comp              |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------|------|------|------|--------||---------||---------|
| grp_generic_sincos_8_6_s_fu_221 |  p1  |   2  |   8  |   16   ||    9    |
| grp_generic_sincos_8_6_s_fu_226 |  p1  |   2  |   8  |   16   ||    9    |
| grp_generic_sincos_8_6_s_fu_251 |  p1  |   2  |   8  |   16   ||    9    |
| grp_generic_sincos_8_6_s_fu_261 |  p1  |   2  |   8  |   16   ||    9    |
| grp_generic_sincos_8_6_s_fu_266 |  p1  |   2  |   8  |   16   ||    9    |
| grp_generic_sincos_8_6_s_fu_271 |  p1  |   2  |   8  |   16   ||    9    |
| grp_generic_sincos_8_6_s_fu_276 |  p1  |   2  |   8  |   16   ||    9    |
| grp_generic_sincos_8_6_s_fu_296 |  p1  |   2  |   8  |   16   ||    9    |
|           grp_fu_1067           |  p1  |   2  |   8  |   16   ||    9    |
|---------------------------------|------|------|------|--------||---------||---------|
|              Total              |      |      |      |   144  ||  5.427  ||    81   |
|---------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   46   |    -   |  1472  |  18444 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   81   |
|  Register |    -   |    -   |   304  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   46   |    5   |  1776  |  18525 |
+-----------+--------+--------+--------+--------+
