<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4257" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4257{left:782px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t2_4257{left:827px;bottom:68px;letter-spacing:0.12px;}
#t3_4257{left:541px;bottom:1141px;letter-spacing:-0.14px;word-spacing:-0.02px;}
#t4_4257{left:70px;bottom:1088px;letter-spacing:-0.15px;word-spacing:-0.93px;}
#t5_4257{left:70px;bottom:1071px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t6_4257{left:70px;bottom:1054px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t7_4257{left:70px;bottom:996px;letter-spacing:0.14px;}
#t8_4257{left:152px;bottom:996px;letter-spacing:0.13px;word-spacing:0.01px;}
#t9_4257{left:70px;bottom:973px;letter-spacing:-0.13px;word-spacing:-1.19px;}
#ta_4257{left:70px;bottom:956px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tb_4257{left:70px;bottom:906px;letter-spacing:-0.09px;}
#tc_4257{left:156px;bottom:906px;letter-spacing:-0.1px;word-spacing:0.02px;}
#td_4257{left:70px;bottom:884px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#te_4257{left:70px;bottom:867px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#tf_4257{left:70px;bottom:844px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tg_4257{left:70px;bottom:827px;letter-spacing:-0.14px;word-spacing:-1.41px;}
#th_4257{left:70px;bottom:810px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#ti_4257{left:70px;bottom:787px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tj_4257{left:70px;bottom:771px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#tk_4257{left:70px;bottom:721px;letter-spacing:-0.09px;}
#tl_4257{left:156px;bottom:721px;letter-spacing:-0.1px;word-spacing:0.02px;}
#tm_4257{left:70px;bottom:698px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tn_4257{left:70px;bottom:681px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#to_4257{left:70px;bottom:658px;letter-spacing:-0.15px;word-spacing:-0.91px;}
#tp_4257{left:70px;bottom:642px;letter-spacing:-0.13px;word-spacing:-1.08px;}
#tq_4257{left:70px;bottom:625px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tr_4257{left:70px;bottom:608px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ts_4257{left:70px;bottom:585px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tt_4257{left:70px;bottom:568px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#tu_4257{left:70px;bottom:551px;letter-spacing:-0.15px;word-spacing:-1.05px;}
#tv_4257{left:70px;bottom:535px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tw_4257{left:70px;bottom:518px;letter-spacing:-0.17px;word-spacing:-0.52px;}
#tx_4257{left:70px;bottom:501px;letter-spacing:-0.15px;word-spacing:-0.57px;}
#ty_4257{left:70px;bottom:484px;letter-spacing:-0.14px;word-spacing:-0.52px;}
#tz_4257{left:70px;bottom:461px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t10_4257{left:70px;bottom:444px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#t11_4257{left:70px;bottom:428px;letter-spacing:-0.16px;word-spacing:-0.71px;}
#t12_4257{left:70px;bottom:411px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#t13_4257{left:154px;bottom:366px;letter-spacing:0.11px;word-spacing:-0.07px;}
#t14_4257{left:239px;bottom:366px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t15_4257{left:101px;bottom:347px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t16_4257{left:224px;bottom:347px;letter-spacing:-0.15px;}
#t17_4257{left:389px;bottom:347px;letter-spacing:-0.13px;word-spacing:-0.02px;}
#t18_4257{left:573px;bottom:347px;letter-spacing:-0.09px;word-spacing:0.03px;}
#t19_4257{left:685px;bottom:347px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t1a_4257{left:789px;bottom:347px;letter-spacing:-0.08px;}
#t1b_4257{left:72px;bottom:324px;letter-spacing:-0.14px;}
#t1c_4257{left:201px;bottom:324px;letter-spacing:-0.12px;}
#t1d_4257{left:295px;bottom:324px;letter-spacing:-0.13px;}
#t1e_4257{left:550px;bottom:324px;letter-spacing:-0.15px;}
#t1f_4257{left:773px;bottom:324px;letter-spacing:-0.14px;}
#t1g_4257{left:72px;bottom:301px;letter-spacing:-0.15px;}
#t1h_4257{left:201px;bottom:301px;letter-spacing:-0.13px;}
#t1i_4257{left:295px;bottom:301px;letter-spacing:-0.14px;}
#t1j_4257{left:550px;bottom:301px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1k_4257{left:663px;bottom:301px;letter-spacing:-0.13px;}
#t1l_4257{left:72px;bottom:278px;letter-spacing:-0.15px;}
#t1m_4257{left:201px;bottom:278px;letter-spacing:-0.13px;}
#t1n_4257{left:295px;bottom:278px;letter-spacing:-0.12px;}
#t1o_4257{left:550px;bottom:278px;letter-spacing:-0.15px;}
#t1p_4257{left:72px;bottom:255px;letter-spacing:-0.16px;}
#t1q_4257{left:201px;bottom:255px;letter-spacing:-0.15px;}
#t1r_4257{left:295px;bottom:255px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1s_4257{left:550px;bottom:255px;letter-spacing:-0.14px;}
#t1t_4257{left:772px;bottom:255px;letter-spacing:-0.13px;}
#t1u_4257{left:72px;bottom:232px;letter-spacing:-0.16px;}
#t1v_4257{left:201px;bottom:232px;letter-spacing:-0.15px;}
#t1w_4257{left:295px;bottom:232px;letter-spacing:-0.15px;}
#t1x_4257{left:772px;bottom:232px;letter-spacing:-0.13px;}
#t1y_4257{left:72px;bottom:209px;letter-spacing:-0.15px;}
#t1z_4257{left:201px;bottom:209px;letter-spacing:-0.15px;}
#t20_4257{left:295px;bottom:209px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t21_4257{left:550px;bottom:209px;letter-spacing:-0.13px;}
#t22_4257{left:72px;bottom:186px;letter-spacing:-0.16px;}
#t23_4257{left:201px;bottom:186px;letter-spacing:-0.15px;}
#t24_4257{left:295px;bottom:186px;letter-spacing:-0.16px;}
#t25_4257{left:550px;bottom:186px;letter-spacing:-0.12px;}
#t26_4257{left:772px;bottom:186px;letter-spacing:-0.13px;}
#t27_4257{left:72px;bottom:163px;letter-spacing:-0.15px;}
#t28_4257{left:201px;bottom:163px;letter-spacing:-0.15px;}
#t29_4257{left:295px;bottom:163px;letter-spacing:-0.16px;}
#t2a_4257{left:550px;bottom:163px;letter-spacing:-0.13px;}
#t2b_4257{left:772px;bottom:163px;letter-spacing:-0.13px;}
#t2c_4257{left:72px;bottom:140px;letter-spacing:-0.14px;}
#t2d_4257{left:201px;bottom:140px;letter-spacing:-0.16px;}
#t2e_4257{left:295px;bottom:140px;letter-spacing:-0.14px;}
#t2f_4257{left:550px;bottom:140px;letter-spacing:-0.15px;}
#t2g_4257{left:72px;bottom:118px;letter-spacing:-0.16px;}
#t2h_4257{left:201px;bottom:118px;letter-spacing:-0.13px;}
#t2i_4257{left:295px;bottom:118px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2j_4257{left:772px;bottom:118px;letter-spacing:-0.13px;}

.s1_4257{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4257{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4257{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_4257{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4257{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_4257{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_4257{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s8_4257{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4257" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4257Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4257" style="-webkit-user-select: none;"><object width="935" height="1210" data="4257/4257.svg" type="image/svg+xml" id="pdf4257" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4257" class="t s1_4257">Vol. 3D </span><span id="t2_4257" class="t s1_4257">35-3 </span>
<span id="t3_4257" class="t s2_4257">ENCLAVE ACCESS CONTROL AND DATA STRUCTURES </span>
<span id="t4_4257" class="t s3_4257">processor splits the access into two sub-accesses (one inside ELRANGE and the other outside ELRANGE), and each </span>
<span id="t5_4257" class="t s3_4257">access is evaluated. A code-fetch access that splits across ELRANGE results in a #GP due to the portion that lies </span>
<span id="t6_4257" class="t s3_4257">outside of the ELRANGE. </span>
<span id="t7_4257" class="t s4_4257">35.5.3 </span><span id="t8_4257" class="t s4_4257">Implicit vs. Explicit Accesses </span>
<span id="t9_4257" class="t s3_4257">Memory accesses originating from Intel SGX instruction leaf functions are categorized as either explicit accesses or </span>
<span id="ta_4257" class="t s3_4257">implicit accesses. Table 35-1 lists the implicit and explicit memory accesses made by Intel SGX leaf functions. </span>
<span id="tb_4257" class="t s5_4257">35.5.3.1 </span><span id="tc_4257" class="t s5_4257">Explicit Accesses </span>
<span id="td_4257" class="t s3_4257">Accesses to memory locations provided as explicit operands to Intel SGX instruction leaf functions, or their linked </span>
<span id="te_4257" class="t s3_4257">data structures are called explicit accesses. </span>
<span id="tf_4257" class="t s3_4257">Explicit accesses are always made using logical addresses. These accesses are subject to segmentation, paging, </span>
<span id="tg_4257" class="t s3_4257">extended paging, and APIC-virtualization checks, and trigger any faults/exit associated with these checks when the </span>
<span id="th_4257" class="t s3_4257">access is made. </span>
<span id="ti_4257" class="t s3_4257">The interaction of explicit memory accesses with data breakpoints is leaf-function-specific, and is documented in </span>
<span id="tj_4257" class="t s3_4257">Section 40.3.4. </span>
<span id="tk_4257" class="t s5_4257">35.5.3.2 </span><span id="tl_4257" class="t s5_4257">Implicit Accesses </span>
<span id="tm_4257" class="t s3_4257">Accesses to data structures whose physical addresses are cached by the processor are called implicit accesses. </span>
<span id="tn_4257" class="t s3_4257">These addresses are not passed as operands of the instruction but are implied by use of the instruction. </span>
<span id="to_4257" class="t s3_4257">These accesses do not trigger any access-control faults/exits or data breakpoints. Table 35-1 lists memory objects </span>
<span id="tp_4257" class="t s3_4257">that Intel SGX instruction leaf functions access either by explicit access or implicit access. The addresses of explicit </span>
<span id="tq_4257" class="t s3_4257">access objects are passed via register operands with the second through fourth column of Table 35-1 matching </span>
<span id="tr_4257" class="t s3_4257">implicitly encoded registers RBX, RCX, RDX. </span>
<span id="ts_4257" class="t s3_4257">Physical addresses used in different implicit accesses are cached via different instructions and for different dura- </span>
<span id="tt_4257" class="t s3_4257">tions. The physical address of SECS associated with each EPC page is cached at the time the page is added to the </span>
<span id="tu_4257" class="t s3_4257">enclave via ENCLS[EADD] or ENCLS[EAUG], or when the page is loaded to EPC via ENCLS[ELDB] or ENCLS[ELDU]. </span>
<span id="tv_4257" class="t s3_4257">This binding is severed when the corresponding page is removed from the EPC via ENCLS[EREMOVE] or </span>
<span id="tw_4257" class="t s3_4257">ENCLS[EWB]. Physical addresses of TCS and SSA pages are cached at the time of most-recent enclave entry. Exit </span>
<span id="tx_4257" class="t s3_4257">from an enclave (ENCLU[EEXIT] or AEX) flushes this caching. Details of Asynchronous Enclave Exit is described in </span>
<span id="ty_4257" class="t s3_4257">Chapter 37. </span>
<span id="tz_4257" class="t s3_4257">The physical addresses that are cached for use by implicit accesses are derived from logical (or linear) addresses </span>
<span id="t10_4257" class="t s3_4257">after checks such as segmentation, paging, EPT, and APIC virtualization checks. These checks may trigger excep- </span>
<span id="t11_4257" class="t s3_4257">tions or VM exits. Note, however, that such exception or VM exits may not occur after a physical address is cached </span>
<span id="t12_4257" class="t s3_4257">and used for an implicit access. </span>
<span id="t13_4257" class="t s6_4257">Table 35-1. </span><span id="t14_4257" class="t s6_4257">List of Implicit and Explicit Memory Access by Intel® SGX Enclave Instructions </span>
<span id="t15_4257" class="t s7_4257">Instr. Leaf </span><span id="t16_4257" class="t s7_4257">Enum. </span><span id="t17_4257" class="t s7_4257">Explicit 1 </span><span id="t18_4257" class="t s7_4257">Explicit 2 </span><span id="t19_4257" class="t s7_4257">Explicit 3 </span><span id="t1a_4257" class="t s7_4257">Implicit </span>
<span id="t1b_4257" class="t s8_4257">EACCEPT </span><span id="t1c_4257" class="t s8_4257">SGX2 </span><span id="t1d_4257" class="t s8_4257">SECINFO </span><span id="t1e_4257" class="t s8_4257">EPCPAGE </span><span id="t1f_4257" class="t s8_4257">SECS </span>
<span id="t1g_4257" class="t s8_4257">EACCEPTCOPY </span><span id="t1h_4257" class="t s8_4257">SGX2 </span><span id="t1i_4257" class="t s8_4257">SECINFO </span><span id="t1j_4257" class="t s8_4257">EPCPAGE (Src) </span><span id="t1k_4257" class="t s8_4257">EPCPAGE (Dst) </span>
<span id="t1l_4257" class="t s8_4257">EADD </span><span id="t1m_4257" class="t s8_4257">SGX1 </span><span id="t1n_4257" class="t s8_4257">PAGEINFO and linked structures </span><span id="t1o_4257" class="t s8_4257">EPCPAGE </span>
<span id="t1p_4257" class="t s8_4257">EAUG </span><span id="t1q_4257" class="t s8_4257">SGX2 </span><span id="t1r_4257" class="t s8_4257">PAGEINFO and linked structures </span><span id="t1s_4257" class="t s8_4257">EPCPAGE </span><span id="t1t_4257" class="t s8_4257">SECS </span>
<span id="t1u_4257" class="t s8_4257">EBLOCK </span><span id="t1v_4257" class="t s8_4257">SGX1 </span><span id="t1w_4257" class="t s8_4257">EPCPAGE </span><span id="t1x_4257" class="t s8_4257">SECS </span>
<span id="t1y_4257" class="t s8_4257">ECREATE </span><span id="t1z_4257" class="t s8_4257">SGX1 </span><span id="t20_4257" class="t s8_4257">PAGEINFO and linked structures </span><span id="t21_4257" class="t s8_4257">EPCPAGE </span>
<span id="t22_4257" class="t s8_4257">EDBGRD </span><span id="t23_4257" class="t s8_4257">SGX1 </span><span id="t24_4257" class="t s8_4257">EPCADDR </span><span id="t25_4257" class="t s8_4257">Destination </span><span id="t26_4257" class="t s8_4257">SECS </span>
<span id="t27_4257" class="t s8_4257">EDBGWR </span><span id="t28_4257" class="t s8_4257">SGX1 </span><span id="t29_4257" class="t s8_4257">EPCADDR </span><span id="t2a_4257" class="t s8_4257">Source </span><span id="t2b_4257" class="t s8_4257">SECS </span>
<span id="t2c_4257" class="t s8_4257">EDECVIRTCHILD </span><span id="t2d_4257" class="t s8_4257">OVERSUB </span><span id="t2e_4257" class="t s8_4257">EPCPAGE </span><span id="t2f_4257" class="t s8_4257">SECS </span>
<span id="t2g_4257" class="t s8_4257">EENTER </span><span id="t2h_4257" class="t s8_4257">SGX1 </span><span id="t2i_4257" class="t s8_4257">TCS and linked SSA </span><span id="t2j_4257" class="t s8_4257">SECS </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
