{"schemaVersion":{"minor":3,"major":0,"patch":0},"abstract":[{"type":"text","text":"Get type of state array."}],"hierarchy":{"paths":[["doc:\/\/Utilities\/documentation\/Utilities","doc:\/\/Utilities\/documentation\/Utilities\/VHDLMachines","doc:\/\/Utilities\/documentation\/Utilities\/VHDLMachines\/MachineVHDLRepresentable"]]},"primaryContentSections":[{"kind":"declarations","declarations":[{"tokens":[{"kind":"keyword","text":"var"},{"kind":"text","text":" "},{"kind":"identifier","text":"stateType"},{"kind":"text","text":": "},{"kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing10SignalTypeO","text":"SignalType"},{"kind":"text","text":"? { "},{"kind":"keyword","text":"get"},{"kind":"text","text":" }"}],"languages":["swift"],"platforms":["Linux"]}]}],"kind":"symbol","identifier":{"url":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLMachines\/MachineVHDLRepresentable\/stateType","interfaceLanguage":"swift"},"variants":[{"traits":[{"interfaceLanguage":"swift"}],"paths":["\/documentation\/utilities\/vhdlmachines\/machinevhdlrepresentable\/statetype"]}],"sections":[],"metadata":{"externalID":"s:12VHDLMachines24MachineVHDLRepresentableP9UtilitiesE9stateType11VHDLParsing06SignalF0OSgvp","symbolKind":"property","extendedModule":"VHDLMachines","title":"stateType","fragments":[{"text":"var","kind":"keyword"},{"text":" ","kind":"text"},{"text":"stateType","kind":"identifier"},{"text":": ","kind":"text"},{"text":"SignalType","kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing10SignalTypeO"},{"text":"?","kind":"text"}],"roleHeading":"Instance Property","role":"symbol","modules":[{"relatedModules":["VHDLMachines"],"name":"Utilities"}]},"references":{"doc://Utilities/documentation/Utilities/VHDLMachines/MachineVHDLRepresentable/stateType":{"identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLMachines\/MachineVHDLRepresentable\/stateType","role":"symbol","title":"stateType","type":"topic","abstract":[{"type":"text","text":"Get type of state array."}],"kind":"symbol","fragments":[{"kind":"keyword","text":"var"},{"text":" ","kind":"text"},{"text":"stateType","kind":"identifier"},{"text":": ","kind":"text"},{"preciseIdentifier":"s:11VHDLParsing10SignalTypeO","text":"SignalType","kind":"typeIdentifier"},{"text":"?","kind":"text"}],"url":"\/documentation\/utilities\/vhdlmachines\/machinevhdlrepresentable\/statetype"},"doc://Utilities/documentation/Utilities":{"identifier":"doc:\/\/Utilities\/documentation\/Utilities","kind":"symbol","title":"Utilities","abstract":[],"type":"topic","url":"\/documentation\/utilities","role":"collection"},"doc://Utilities/documentation/Utilities/VHDLMachines":{"identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLMachines","kind":"symbol","title":"VHDLMachines","abstract":[],"type":"topic","url":"\/documentation\/utilities\/vhdlmachines","role":"collection"},"doc://Utilities/documentation/Utilities/VHDLMachines/MachineVHDLRepresentable":{"fragments":[{"text":"extension","kind":"keyword"},{"text":" ","kind":"text"},{"text":"MachineVHDLRepresentable","kind":"identifier","preciseIdentifier":"s:12VHDLMachines24MachineVHDLRepresentableP"}],"navigatorTitle":[{"text":"MachineVHDLRepresentable","kind":"identifier"}],"abstract":[{"text":"Add helper properties.","type":"text"}],"identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLMachines\/MachineVHDLRepresentable","type":"topic","title":"MachineVHDLRepresentable","url":"\/documentation\/utilities\/vhdlmachines\/machinevhdlrepresentable","kind":"symbol","role":"symbol"}}}