/* Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC) */

(* top =  1  *)
(* src = "dut.sv:1.1-16.10" *)
module mul_sync_reset_test(clk, rst, a, b, p);
  (* src = "dut.sv:2.16-2.19" *)
  input clk;
  wire clk;
  (* src = "dut.sv:2.21-2.24" *)
  input rst;
  wire rst;
  (* src = "dut.sv:3.22-3.23" *)
  input [5:0] a;
  wire [5:0] a;
  (* src = "dut.sv:4.22-4.23" *)
  input [2:0] b;
  wire [2:0] b;
  (* src = "dut.sv:5.22-5.23" *)
  output [8:0] p;
  wire [8:0] p;
  wire _000_;
  wire _001_;
  wire _002_;
  wire _003_;
  wire _004_;
  wire _005_;
  wire _006_;
  wire _007_;
  wire _008_;
  wire _009_;
  wire _010_;
  wire _011_;
  wire _012_;
  wire _013_;
  wire _014_;
  wire _015_;
  wire _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire _027_;
  wire _028_;
  wire _029_;
  wire _030_;
  wire _031_;
  wire _032_;
  wire _033_;
  wire _034_;
  wire _035_;
  wire _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  wire _040_;
  wire _041_;
  wire _042_;
  wire _043_;
  wire _044_;
  wire _045_;
  wire _046_;
  wire _047_;
  wire _048_;
  wire _049_;
  wire _050_;
  wire _051_;
  wire _052_;
  wire _053_;
  wire _054_;
  wire _055_;
  wire _056_;
  wire _057_;
  wire _058_;
  wire _059_;
  wire _060_;
  wire _061_;
  wire _062_;
  wire _063_;
  wire _064_;
  wire _065_;
  wire _066_;
  wire _067_;
  wire _068_;
  wire _069_;
  (* force_downto = 32'd1 *)
  (* src = "/home/alain/uhdm2rtlil/out/current/bin/../share/yosys/techmap.v:198.20-198.21" *)
  (* unused_bits = "1 2 3 4 5" *)
  wire [8:0] _070_;
  (* force_downto = 32'd1 *)
  (* src = "/home/alain/uhdm2rtlil/out/current/bin/../share/yosys/techmap.v:200.24-200.25" *)
  (* unused_bits = "2 3 4 5 6 7" *)
  wire [8:0] _071_;
  (* force_downto = 32'd1 *)
  (* src = "/home/alain/uhdm2rtlil/out/current/bin/../share/yosys/techmap.v:274.23-274.25" *)
  (* unused_bits = "2 3 4 5 6" *)
  wire [8:0] _072_;
  (* force_downto = 32'd1 *)
  (* src = "/home/alain/uhdm2rtlil/out/current/bin/../share/yosys/techmap.v:270.23-270.24" *)
  (* unused_bits = "3 4 5 6 7" *)
  wire [8:0] _073_;
  (* force_downto = 32'd1 *)
  (* src = "/home/alain/uhdm2rtlil/out/current/bin/../share/yosys/techmap.v:270.26-270.27" *)
  wire [8:0] _074_;
  \$_AND_  _075_ (
    .A(b[0]),
    .B(a[0]),
    .Y(_070_[0])
  );
  \$_NAND_  _076_ (
    .A(a[1]),
    .B(b[0]),
    .Y(_000_)
  );
  \$_NAND_  _077_ (
    .A(b[1]),
    .B(a[0]),
    .Y(_001_)
  );
  \$_XOR_  _078_ (
    .A(_001_),
    .B(_000_),
    .Y(_071_[1])
  );
  \$_NAND_  _079_ (
    .A(a[3]),
    .B(b[0]),
    .Y(_002_)
  );
  \$_NAND_  _080_ (
    .A(b[1]),
    .B(a[2]),
    .Y(_003_)
  );
  \$_XOR_  _081_ (
    .A(_003_),
    .B(_002_),
    .Y(_004_)
  );
  \$_NAND_  _082_ (
    .A(b[2]),
    .B(a[1]),
    .Y(_005_)
  );
  \$_XOR_  _083_ (
    .A(_005_),
    .B(_004_),
    .Y(_006_)
  );
  \$_NAND_  _084_ (
    .A(a[2]),
    .B(b[0]),
    .Y(_007_)
  );
  \$_AND_  _085_ (
    .A(b[1]),
    .B(a[1]),
    .Y(_008_)
  );
  \$_ORNOT_  _086_ (
    .A(_007_),
    .B(_008_),
    .Y(_009_)
  );
  \$_AND_  _087_ (
    .A(b[2]),
    .B(a[0]),
    .Y(_010_)
  );
  \$_XOR_  _088_ (
    .A(_008_),
    .B(_007_),
    .Y(_011_)
  );
  \$_ANDNOT_  _089_ (
    .A(_010_),
    .B(_011_),
    .Y(_012_)
  );
  \$_ANDNOT_  _090_ (
    .A(_009_),
    .B(_012_),
    .Y(_013_)
  );
  \$_XOR_  _091_ (
    .A(_013_),
    .B(_006_),
    .Y(_014_)
  );
  \$_XOR_  _092_ (
    .A(_011_),
    .B(_010_),
    .Y(_015_)
  );
  \$_OR_  _093_ (
    .A(_001_),
    .B(_000_),
    .Y(_016_)
  );
  \$_OR_  _094_ (
    .A(_016_),
    .B(_015_),
    .Y(_017_)
  );
  \$_XNOR_  _095_ (
    .A(_017_),
    .B(_014_),
    .Y(_074_[3])
  );
  \$_NAND_  _096_ (
    .A(a[4]),
    .B(b[0]),
    .Y(_018_)
  );
  \$_NAND_  _097_ (
    .A(b[1]),
    .B(a[3]),
    .Y(_019_)
  );
  \$_XOR_  _098_ (
    .A(_019_),
    .B(_018_),
    .Y(_020_)
  );
  \$_NAND_  _099_ (
    .A(b[2]),
    .B(a[2]),
    .Y(_021_)
  );
  \$_XOR_  _100_ (
    .A(_021_),
    .B(_020_),
    .Y(_022_)
  );
  \$_OR_  _101_ (
    .A(_003_),
    .B(_002_),
    .Y(_023_)
  );
  \$_ANDNOT_  _102_ (
    .A(_004_),
    .B(_005_),
    .Y(_024_)
  );
  \$_ANDNOT_  _103_ (
    .A(_023_),
    .B(_024_),
    .Y(_025_)
  );
  \$_XNOR_  _104_ (
    .A(_025_),
    .B(_022_),
    .Y(_026_)
  );
  \$_OR_  _105_ (
    .A(_013_),
    .B(_006_),
    .Y(_027_)
  );
  \$_ANDNOT_  _106_ (
    .A(_014_),
    .B(_017_),
    .Y(_028_)
  );
  \$_ANDNOT_  _107_ (
    .A(_027_),
    .B(_028_),
    .Y(_029_)
  );
  \$_XOR_  _108_ (
    .A(_029_),
    .B(_026_),
    .Y(_074_[4])
  );
  \$_NAND_  _109_ (
    .A(a[5]),
    .B(b[0]),
    .Y(_030_)
  );
  \$_NAND_  _110_ (
    .A(b[1]),
    .B(a[4]),
    .Y(_031_)
  );
  \$_XOR_  _111_ (
    .A(_031_),
    .B(_030_),
    .Y(_032_)
  );
  \$_AND_  _112_ (
    .A(b[2]),
    .B(a[3]),
    .Y(_033_)
  );
  \$_NOT_  _113_ (
    .A(_033_),
    .Y(_034_)
  );
  \$_XOR_  _114_ (
    .A(_034_),
    .B(_032_),
    .Y(_035_)
  );
  \$_OR_  _115_ (
    .A(_019_),
    .B(_018_),
    .Y(_036_)
  );
  \$_ANDNOT_  _116_ (
    .A(_020_),
    .B(_021_),
    .Y(_037_)
  );
  \$_ANDNOT_  _117_ (
    .A(_036_),
    .B(_037_),
    .Y(_038_)
  );
  \$_XNOR_  _118_ (
    .A(_038_),
    .B(_035_),
    .Y(_039_)
  );
  \$_OR_  _119_ (
    .A(_025_),
    .B(_022_),
    .Y(_040_)
  );
  \$_NOR_  _120_ (
    .A(_029_),
    .B(_026_),
    .Y(_041_)
  );
  \$_ANDNOT_  _121_ (
    .A(_040_),
    .B(_041_),
    .Y(_042_)
  );
  \$_XOR_  _122_ (
    .A(_042_),
    .B(_039_),
    .Y(_074_[5])
  );
  \$_AND_  _123_ (
    .A(b[1]),
    .B(a[5]),
    .Y(_043_)
  );
  \$_AND_  _124_ (
    .A(b[2]),
    .B(a[4]),
    .Y(_044_)
  );
  \$_XNOR_  _125_ (
    .A(_044_),
    .B(_043_),
    .Y(_045_)
  );
  \$_OR_  _126_ (
    .A(_031_),
    .B(_030_),
    .Y(_046_)
  );
  \$_ANDNOT_  _127_ (
    .A(_032_),
    .B(_034_),
    .Y(_047_)
  );
  \$_ANDNOT_  _128_ (
    .A(_046_),
    .B(_047_),
    .Y(_048_)
  );
  \$_XNOR_  _129_ (
    .A(_048_),
    .B(_045_),
    .Y(_049_)
  );
  \$_OR_  _130_ (
    .A(_038_),
    .B(_035_),
    .Y(_050_)
  );
  \$_NOR_  _131_ (
    .A(_040_),
    .B(_039_),
    .Y(_051_)
  );
  \$_ORNOT_  _132_ (
    .A(_051_),
    .B(_050_),
    .Y(_052_)
  );
  \$_OR_  _133_ (
    .A(_039_),
    .B(_026_),
    .Y(_053_)
  );
  \$_OR_  _134_ (
    .A(_053_),
    .B(_029_),
    .Y(_054_)
  );
  \$_ANDNOT_  _135_ (
    .A(_054_),
    .B(_052_),
    .Y(_055_)
  );
  \$_XOR_  _136_ (
    .A(_055_),
    .B(_049_),
    .Y(_074_[6])
  );
  \$_AND_  _137_ (
    .A(b[2]),
    .B(a[5]),
    .Y(_056_)
  );
  \$_AND_  _138_ (
    .A(_044_),
    .B(_043_),
    .Y(_057_)
  );
  \$_XNOR_  _139_ (
    .A(_057_),
    .B(_056_),
    .Y(_058_)
  );
  \$_OR_  _140_ (
    .A(_048_),
    .B(_045_),
    .Y(_059_)
  );
  \$_NOR_  _141_ (
    .A(_055_),
    .B(_049_),
    .Y(_060_)
  );
  \$_ANDNOT_  _142_ (
    .A(_059_),
    .B(_060_),
    .Y(_061_)
  );
  \$_XOR_  _143_ (
    .A(_061_),
    .B(_058_),
    .Y(_074_[7])
  );
  \$_XOR_  _144_ (
    .A(_016_),
    .B(_015_),
    .Y(_073_[2])
  );
  \$_AND_  _145_ (
    .A(_057_),
    .B(_056_),
    .Y(_062_)
  );
  \$_NOR_  _146_ (
    .A(_059_),
    .B(_058_),
    .Y(_063_)
  );
  \$_OR_  _147_ (
    .A(_063_),
    .B(_062_),
    .Y(_064_)
  );
  \$_OR_  _148_ (
    .A(_058_),
    .B(_049_),
    .Y(_065_)
  );
  \$_ANDNOT_  _149_ (
    .A(_052_),
    .B(_065_),
    .Y(_066_)
  );
  \$_OR_  _150_ (
    .A(_066_),
    .B(_064_),
    .Y(_067_)
  );
  \$_NOR_  _151_ (
    .A(_065_),
    .B(_053_),
    .Y(_068_)
  );
  \$_ANDNOT_  _152_ (
    .A(_068_),
    .B(_029_),
    .Y(_069_)
  );
  \$_OR_  _153_ (
    .A(_069_),
    .B(_067_),
    .Y(_072_[7])
  );
  (* src = "dut.sv:7.5-15.8" *)
  \$_SDFF_PP0_  \p_reg[0]  /* _154_ */ (
    .C(clk),
    .D(_070_[0]),
    .Q(p[0]),
    .R(rst)
  );
  (* src = "dut.sv:7.5-15.8" *)
  \$_SDFF_PP0_  \p_reg[1]  /* _155_ */ (
    .C(clk),
    .D(_071_[1]),
    .Q(p[1]),
    .R(rst)
  );
  (* src = "dut.sv:7.5-15.8" *)
  \$_SDFF_PP0_  \p_reg[2]  /* _156_ */ (
    .C(clk),
    .D(_073_[2]),
    .Q(p[2]),
    .R(rst)
  );
  (* src = "dut.sv:7.5-15.8" *)
  \$_SDFF_PP0_  \p_reg[3]  /* _157_ */ (
    .C(clk),
    .D(_074_[3]),
    .Q(p[3]),
    .R(rst)
  );
  (* src = "dut.sv:7.5-15.8" *)
  \$_SDFF_PP0_  \p_reg[4]  /* _158_ */ (
    .C(clk),
    .D(_074_[4]),
    .Q(p[4]),
    .R(rst)
  );
  (* src = "dut.sv:7.5-15.8" *)
  \$_SDFF_PP0_  \p_reg[5]  /* _159_ */ (
    .C(clk),
    .D(_074_[5]),
    .Q(p[5]),
    .R(rst)
  );
  (* src = "dut.sv:7.5-15.8" *)
  \$_SDFF_PP0_  \p_reg[6]  /* _160_ */ (
    .C(clk),
    .D(_074_[6]),
    .Q(p[6]),
    .R(rst)
  );
  (* src = "dut.sv:7.5-15.8" *)
  \$_SDFF_PP0_  \p_reg[7]  /* _161_ */ (
    .C(clk),
    .D(_074_[7]),
    .Q(p[7]),
    .R(rst)
  );
  (* src = "dut.sv:7.5-15.8" *)
  \$_SDFF_PP0_  \p_reg[8]  /* _162_ */ (
    .C(clk),
    .D(_072_[7]),
    .Q(p[8]),
    .R(rst)
  );
  assign _070_[8:6] = 3'h0;
  assign { _071_[8], _071_[0] } = { 1'h0, _070_[0] };
  assign { _072_[8], _072_[1:0] } = 3'h0;
  assign { _073_[8], _073_[1:0] } = { 1'h0, _071_[1], _070_[0] };
  assign { _074_[8], _074_[2:0] } = { _072_[7], _073_[2], _071_[1], _070_[0] };
endmodule
