{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1665701206813 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665701206818 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 13 17:46:46 2022 " "Processing started: Thu Oct 13 17:46:46 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665701206818 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665701206818 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab6 -c lab6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab6 -c lab6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665701206819 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1665701207718 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1665701207718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab61.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab61 " "Found entity 1: lab61" {  } { { "lab61.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665701213811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665701213811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61_soc/synthesis/lab61_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/lab61_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab61_soc " "Found entity 1: lab61_soc" {  } { { "lab61_soc/synthesis/lab61_soc.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/lab61_soc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665701213814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665701213814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61_soc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "lab61_soc/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665701213818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665701213818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61_soc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "lab61_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665701213821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665701213821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61_soc/synthesis/submodules/lab61_soc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/lab61_soc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab61_soc_irq_mapper " "Found entity 1: lab61_soc_irq_mapper" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_irq_mapper.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665701213824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665701213824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab61_soc_mm_interconnect_0 " "Found entity 1: lab61_soc_mm_interconnect_0" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665701213833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665701213833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_avalon_st_adapter_005.v 1 1 " "Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_avalon_st_adapter_005.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab61_soc_mm_interconnect_0_avalon_st_adapter_005 " "Found entity 1: lab61_soc_mm_interconnect_0_avalon_st_adapter_005" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_avalon_st_adapter_005.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_avalon_st_adapter_005.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665701213837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665701213837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab61_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 " "Found entity 1: lab61_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665701213840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665701213840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab61_soc_mm_interconnect_0_avalon_st_adapter " "Found entity 1: lab61_soc_mm_interconnect_0_avalon_st_adapter" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665701213844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665701213844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab61_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: lab61_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665701213847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665701213847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "lab61_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665701213851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665701213851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "lab61_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665701213854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665701213854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "lab61_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665701213857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665701213857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61_soc/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "lab61_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665701213861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665701213861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61_soc/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "lab61_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665701213866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665701213866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61_soc/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "lab61_soc/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665701213869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665701213869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "lab61_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665701213873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665701213873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab61_soc_mm_interconnect_0_rsp_mux " "Found entity 1: lab61_soc_mm_interconnect_0_rsp_mux" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665701213877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665701213877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61_soc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab61_soc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "lab61_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665701213881 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "lab61_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665701213881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665701213881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab61_soc_mm_interconnect_0_rsp_demux " "Found entity 1: lab61_soc_mm_interconnect_0_rsp_demux" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665701213884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665701213884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab61_soc_mm_interconnect_0_cmd_mux " "Found entity 1: lab61_soc_mm_interconnect_0_cmd_mux" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665701213888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665701213888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab61_soc_mm_interconnect_0_cmd_demux " "Found entity 1: lab61_soc_mm_interconnect_0_cmd_demux" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665701213892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665701213892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61_soc/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "lab61_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665701213895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665701213895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "lab61_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665701213899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665701213899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file lab61_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "lab61_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665701213907 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "lab61_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665701213907 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "lab61_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665701213907 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "lab61_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665701213907 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "lab61_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665701213907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665701213907 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "lab61_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1665701213912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "lab61_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665701213914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665701213914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61_soc/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "lab61_soc/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665701213917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665701213917 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "lab61_soc/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1665701213920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61_soc/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "lab61_soc/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665701213922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665701213922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61_soc/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "lab61_soc/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665701213925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665701213925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "lab61_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665701213929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665701213929 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab61_soc_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at lab61_soc_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_router_007.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1665701213932 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab61_soc_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at lab61_soc_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_router_007.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1665701213932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab61_soc_mm_interconnect_0_router_007_default_decode " "Found entity 1: lab61_soc_mm_interconnect_0_router_007_default_decode" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_router_007.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665701213934 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab61_soc_mm_interconnect_0_router_007 " "Found entity 2: lab61_soc_mm_interconnect_0_router_007" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_router_007.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665701213934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665701213934 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab61_soc_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at lab61_soc_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1665701213936 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab61_soc_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at lab61_soc_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1665701213937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab61_soc_mm_interconnect_0_router_002_default_decode " "Found entity 1: lab61_soc_mm_interconnect_0_router_002_default_decode" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665701213939 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab61_soc_mm_interconnect_0_router_002 " "Found entity 2: lab61_soc_mm_interconnect_0_router_002" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665701213939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665701213939 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab61_soc_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at lab61_soc_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1665701213941 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab61_soc_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at lab61_soc_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1665701213942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab61_soc_mm_interconnect_0_router_default_decode " "Found entity 1: lab61_soc_mm_interconnect_0_router_default_decode" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665701213944 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab61_soc_mm_interconnect_0_router " "Found entity 2: lab61_soc_mm_interconnect_0_router" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665701213944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665701213944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61_soc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "lab61_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665701213949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665701213949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61_soc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "lab61_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665701213953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665701213953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61_soc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "lab61_soc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665701213957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665701213957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61_soc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "lab61_soc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665701213961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665701213961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61_soc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "lab61_soc/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665701213966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665701213966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61_soc/synthesis/submodules/lab61_soc_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/lab61_soc_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab61_soc_sysid_qsys_0 " "Found entity 1: lab61_soc_sysid_qsys_0" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_sysid_qsys_0.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665701213970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665701213970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61_soc/synthesis/submodules/lab61_soc_sw.v 1 1 " "Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/lab61_soc_sw.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab61_soc_sw " "Found entity 1: lab61_soc_sw" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_sw.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_sw.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665701213975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665701213975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61_soc/synthesis/submodules/lab61_soc_sdram_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file lab61_soc/synthesis/submodules/lab61_soc_sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab61_soc_sdram_pll_dffpipe_l2c " "Found entity 1: lab61_soc_sdram_pll_dffpipe_l2c" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_sdram_pll.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_sdram_pll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665701213983 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab61_soc_sdram_pll_stdsync_sv6 " "Found entity 2: lab61_soc_sdram_pll_stdsync_sv6" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_sdram_pll.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_sdram_pll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665701213983 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab61_soc_sdram_pll_altpll_vg92 " "Found entity 3: lab61_soc_sdram_pll_altpll_vg92" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_sdram_pll.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_sdram_pll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665701213983 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab61_soc_sdram_pll " "Found entity 4: lab61_soc_sdram_pll" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_sdram_pll.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_sdram_pll.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665701213983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665701213983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61_soc/synthesis/submodules/lab61_soc_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file lab61_soc/synthesis/submodules/lab61_soc_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab61_soc_sdram_input_efifo_module " "Found entity 1: lab61_soc_sdram_input_efifo_module" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_sdram.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665701213989 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab61_soc_sdram " "Found entity 2: lab61_soc_sdram" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_sdram.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665701213989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665701213989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61_soc/synthesis/submodules/lab61_soc_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/lab61_soc_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab61_soc_onchip_memory2_0 " "Found entity 1: lab61_soc_onchip_memory2_0" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_onchip_memory2_0.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665701213994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665701213994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab61_soc_nios2_gen2_0 " "Found entity 1: lab61_soc_nios2_gen2_0" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665701213999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665701213999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab61_soc_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: lab61_soc_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665701214033 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab61_soc_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: lab61_soc_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665701214033 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab61_soc_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: lab61_soc_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665701214033 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab61_soc_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: lab61_soc_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665701214033 ""} { "Info" "ISGN_ENTITY_NAME" "5 lab61_soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: lab61_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665701214033 ""} { "Info" "ISGN_ENTITY_NAME" "6 lab61_soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: lab61_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665701214033 ""} { "Info" "ISGN_ENTITY_NAME" "7 lab61_soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: lab61_soc_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665701214033 ""} { "Info" "ISGN_ENTITY_NAME" "8 lab61_soc_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: lab61_soc_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665701214033 ""} { "Info" "ISGN_ENTITY_NAME" "9 lab61_soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: lab61_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665701214033 ""} { "Info" "ISGN_ENTITY_NAME" "10 lab61_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: lab61_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665701214033 ""} { "Info" "ISGN_ENTITY_NAME" "11 lab61_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: lab61_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665701214033 ""} { "Info" "ISGN_ENTITY_NAME" "12 lab61_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: lab61_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665701214033 ""} { "Info" "ISGN_ENTITY_NAME" "13 lab61_soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: lab61_soc_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665701214033 ""} { "Info" "ISGN_ENTITY_NAME" "14 lab61_soc_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: lab61_soc_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665701214033 ""} { "Info" "ISGN_ENTITY_NAME" "15 lab61_soc_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: lab61_soc_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665701214033 ""} { "Info" "ISGN_ENTITY_NAME" "16 lab61_soc_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: lab61_soc_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665701214033 ""} { "Info" "ISGN_ENTITY_NAME" "17 lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665701214033 ""} { "Info" "ISGN_ENTITY_NAME" "18 lab61_soc_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: lab61_soc_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665701214033 ""} { "Info" "ISGN_ENTITY_NAME" "19 lab61_soc_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: lab61_soc_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665701214033 ""} { "Info" "ISGN_ENTITY_NAME" "20 lab61_soc_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: lab61_soc_nios2_gen2_0_cpu_nios2_oci" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665701214033 ""} { "Info" "ISGN_ENTITY_NAME" "21 lab61_soc_nios2_gen2_0_cpu " "Found entity 21: lab61_soc_nios2_gen2_0_cpu" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665701214033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665701214033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab61_soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: lab61_soc_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665701214038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665701214038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab61_soc_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: lab61_soc_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665701214043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665701214043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665701214049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665701214049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab61_soc_nios2_gen2_0_cpu_test_bench " "Found entity 1: lab61_soc_nios2_gen2_0_cpu_test_bench" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665701214054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665701214054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61_soc/synthesis/submodules/lab61_soc_led.v 1 1 " "Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/lab61_soc_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab61_soc_led " "Found entity 1: lab61_soc_led" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_led.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665701214059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665701214059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61_soc/synthesis/submodules/lab61_soc_key0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/lab61_soc_key0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab61_soc_key0 " "Found entity 1: lab61_soc_key0" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_key0.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_key0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665701214064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665701214064 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab61_soc_sdram.v(318) " "Verilog HDL or VHDL warning at lab61_soc_sdram.v(318): conditional expression evaluates to a constant" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_sdram.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1665701214075 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab61_soc_sdram.v(328) " "Verilog HDL or VHDL warning at lab61_soc_sdram.v(328): conditional expression evaluates to a constant" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_sdram.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1665701214075 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab61_soc_sdram.v(338) " "Verilog HDL or VHDL warning at lab61_soc_sdram.v(338): conditional expression evaluates to a constant" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_sdram.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1665701214075 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab61_soc_sdram.v(682) " "Verilog HDL or VHDL warning at lab61_soc_sdram.v(682): conditional expression evaluates to a constant" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_sdram.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1665701214077 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab61 " "Elaborating entity \"lab61\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1665701214256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc lab61_soc:m_lab61_soc " "Elaborating entity \"lab61_soc\" for hierarchy \"lab61_soc:m_lab61_soc\"" {  } { { "lab61.sv" "m_lab61_soc" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665701214264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_key0 lab61_soc:m_lab61_soc\|lab61_soc_key0:key0 " "Elaborating entity \"lab61_soc_key0\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_key0:key0\"" {  } { { "lab61_soc/synthesis/lab61_soc.v" "key0" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/lab61_soc.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665701214285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_led lab61_soc:m_lab61_soc\|lab61_soc_led:led " "Elaborating entity \"lab61_soc_led\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_led:led\"" {  } { { "lab61_soc/synthesis/lab61_soc.v" "led" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/lab61_soc.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665701214303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_nios2_gen2_0 lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"lab61_soc_nios2_gen2_0\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\"" {  } { { "lab61_soc/synthesis/lab61_soc.v" "nios2_gen2_0" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/lab61_soc.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665701214312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_nios2_gen2_0_cpu lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu " "Elaborating entity \"lab61_soc_nios2_gen2_0_cpu\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0.v" "cpu" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665701214325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_nios2_gen2_0_cpu_test_bench lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_test_bench:the_lab61_soc_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"lab61_soc_nios2_gen2_0_cpu_test_bench\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_test_bench:the_lab61_soc_nios2_gen2_0_cpu_test_bench\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "the_lab61_soc_nios2_gen2_0_cpu_test_bench" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665701214394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_nios2_gen2_0_cpu_register_bank_a_module lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_register_bank_a_module:lab61_soc_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"lab61_soc_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_register_bank_a_module:lab61_soc_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "lab61_soc_nios2_gen2_0_cpu_register_bank_a" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665701214408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_register_bank_a_module:lab61_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_register_bank_a_module:lab61_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665701214497 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_register_bank_a_module:lab61_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_register_bank_a_module:lab61_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665701214507 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_register_bank_a_module:lab61_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_register_bank_a_module:lab61_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665701214507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665701214507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665701214507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665701214507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665701214507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665701214507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665701214507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665701214507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665701214507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665701214507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665701214507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665701214507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665701214507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665701214507 ""}  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1665701214507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s0c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s0c1 " "Found entity 1: altsyncram_s0c1" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/db/altsyncram_s0c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665701214556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665701214556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s0c1 lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_register_bank_a_module:lab61_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated " "Elaborating entity \"altsyncram_s0c1\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_register_bank_a_module:lab61_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665701214560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_nios2_gen2_0_cpu_register_bank_b_module lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_register_bank_b_module:lab61_soc_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"lab61_soc_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_register_bank_b_module:lab61_soc_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "lab61_soc_nios2_gen2_0_cpu_register_bank_b" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665701214590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_nios2_gen2_0_cpu_nios2_oci lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"lab61_soc_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "the_lab61_soc_nios2_gen2_0_cpu_nios2_oci" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665701214625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_nios2_gen2_0_cpu_nios2_oci_debug lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"lab61_soc_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665701214646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665701214681 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665701214686 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665701214686 ""}  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1665701214686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_nios2_gen2_0_cpu_nios2_oci_break lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"lab61_soc_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665701214693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_nios2_gen2_0_cpu_nios2_oci_xbrk lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"lab61_soc_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665701214726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_nios2_gen2_0_cpu_nios2_oci_dbrk lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"lab61_soc_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665701214736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_nios2_gen2_0_cpu_nios2_oci_itrace lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"lab61_soc_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665701214748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_nios2_gen2_0_cpu_nios2_oci_dtrace lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"lab61_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665701214759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_nios2_gen2_0_cpu_nios2_oci_td_mode lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\|lab61_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:lab61_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"lab61_soc_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\|lab61_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:lab61_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "lab61_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665701214798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_nios2_gen2_0_cpu_nios2_oci_fifo lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"lab61_soc_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665701214807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab61_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"lab61_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab61_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665701214833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab61_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"lab61_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab61_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665701214842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab61_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"lab61_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab61_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665701214852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_nios2_gen2_0_cpu_nios2_oci_pib lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"lab61_soc_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665701214862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_nios2_gen2_0_cpu_nios2_oci_im lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_nios2_oci_im:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"lab61_soc_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_nios2_oci_im:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665701214871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "the_lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665701214885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_nios2_gen2_0_cpu_nios2_ocimem lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab61_soc_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"lab61_soc_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab61_soc_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "the_lab61_soc_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665701214896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_nios2_gen2_0_cpu_ociram_sp_ram_module lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab61_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab61_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab61_soc_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"lab61_soc_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab61_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab61_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab61_soc_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "lab61_soc_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665701214927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab61_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab61_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab61_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab61_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab61_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab61_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665701214943 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab61_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab61_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab61_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab61_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab61_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab61_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665701214952 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab61_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab61_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab61_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab61_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab61_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab61_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665701214952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665701214952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665701214952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665701214952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665701214952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665701214952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665701214952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665701214952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665701214952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665701214952 ""}  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1665701214952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/db/altsyncram_0n61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665701215003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665701215003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab61_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab61_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab61_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab61_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab61_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab61_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665701215007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "the_lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665701215033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_nios2_gen2_0_cpu_debug_slave_tck lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|lab61_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"lab61_soc_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|lab61_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_lab61_soc_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665701215044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_nios2_gen2_0_cpu_debug_slave_sysclk lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|lab61_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"lab61_soc_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|lab61_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_lab61_soc_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665701215085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab61_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab61_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "lab61_soc_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665701215150 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab61_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab61_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665701215155 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab61_soc_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab61_soc_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665701215155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665701215155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665701215155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665701215155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665701215155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665701215155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665701215155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665701215155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665701215155 ""}  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1665701215155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab61_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab61_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665701215161 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab61_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab61_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab61_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab61_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665701215167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab61_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab61_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665701215583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab61_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab61_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665701215691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_onchip_memory2_0 lab61_soc:m_lab61_soc\|lab61_soc_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"lab61_soc_onchip_memory2_0\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_onchip_memory2_0:onchip_memory2_0\"" {  } { { "lab61_soc/synthesis/lab61_soc.v" "onchip_memory2_0" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/lab61_soc.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665701215733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab61_soc:m_lab61_soc\|lab61_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_onchip_memory2_0.v" "the_altsyncram" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665701215747 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab61_soc:m_lab61_soc\|lab61_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab61_soc:m_lab61_soc\|lab61_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_onchip_memory2_0.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665701215757 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab61_soc:m_lab61_soc\|lab61_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab61_soc:m_lab61_soc\|lab61_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665701215757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file lab61_soc_onchip_memory2_0.hex " "Parameter \"init_file\" = \"lab61_soc_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665701215757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665701215757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4 " "Parameter \"maximum_depth\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665701215757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665701215757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665701215757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665701215757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665701215757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665701215757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665701215757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665701215757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665701215757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665701215757 ""}  } { { "lab61_soc/synthesis/submodules/lab61_soc_onchip_memory2_0.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1665701215757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_17g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_17g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_17g1 " "Found entity 1: altsyncram_17g1" {  } { { "db/altsyncram_17g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/db/altsyncram_17g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665701215807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665701215807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_17g1 lab61_soc:m_lab61_soc\|lab61_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_17g1:auto_generated " "Elaborating entity \"altsyncram_17g1\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_17g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665701215810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_sdram lab61_soc:m_lab61_soc\|lab61_soc_sdram:sdram " "Elaborating entity \"lab61_soc_sdram\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_sdram:sdram\"" {  } { { "lab61_soc/synthesis/lab61_soc.v" "sdram" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/lab61_soc.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665701216054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_sdram_input_efifo_module lab61_soc:m_lab61_soc\|lab61_soc_sdram:sdram\|lab61_soc_sdram_input_efifo_module:the_lab61_soc_sdram_input_efifo_module " "Elaborating entity \"lab61_soc_sdram_input_efifo_module\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_sdram:sdram\|lab61_soc_sdram_input_efifo_module:the_lab61_soc_sdram_input_efifo_module\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_sdram.v" "the_lab61_soc_sdram_input_efifo_module" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665701216106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_sdram_pll lab61_soc:m_lab61_soc\|lab61_soc_sdram_pll:sdram_pll " "Elaborating entity \"lab61_soc_sdram_pll\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_sdram_pll:sdram_pll\"" {  } { { "lab61_soc/synthesis/lab61_soc.v" "sdram_pll" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/lab61_soc.v" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665701216121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_sdram_pll_stdsync_sv6 lab61_soc:m_lab61_soc\|lab61_soc_sdram_pll:sdram_pll\|lab61_soc_sdram_pll_stdsync_sv6:stdsync2 " "Elaborating entity \"lab61_soc_sdram_pll_stdsync_sv6\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_sdram_pll:sdram_pll\|lab61_soc_sdram_pll_stdsync_sv6:stdsync2\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_sdram_pll.v" "stdsync2" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_sdram_pll.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665701216131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_sdram_pll_dffpipe_l2c lab61_soc:m_lab61_soc\|lab61_soc_sdram_pll:sdram_pll\|lab61_soc_sdram_pll_stdsync_sv6:stdsync2\|lab61_soc_sdram_pll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"lab61_soc_sdram_pll_dffpipe_l2c\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_sdram_pll:sdram_pll\|lab61_soc_sdram_pll_stdsync_sv6:stdsync2\|lab61_soc_sdram_pll_dffpipe_l2c:dffpipe3\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_sdram_pll.v" "dffpipe3" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_sdram_pll.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665701216139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_sdram_pll_altpll_vg92 lab61_soc:m_lab61_soc\|lab61_soc_sdram_pll:sdram_pll\|lab61_soc_sdram_pll_altpll_vg92:sd1 " "Elaborating entity \"lab61_soc_sdram_pll_altpll_vg92\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_sdram_pll:sdram_pll\|lab61_soc_sdram_pll_altpll_vg92:sd1\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_sdram_pll.v" "sd1" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_sdram_pll.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665701216150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_sw lab61_soc:m_lab61_soc\|lab61_soc_sw:sw " "Elaborating entity \"lab61_soc_sw\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_sw:sw\"" {  } { { "lab61_soc/synthesis/lab61_soc.v" "sw" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/lab61_soc.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665701216160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_sysid_qsys_0 lab61_soc:m_lab61_soc\|lab61_soc_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"lab61_soc_sysid_qsys_0\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_sysid_qsys_0:sysid_qsys_0\"" {  } { { "lab61_soc/synthesis/lab61_soc.v" "sysid_qsys_0" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/lab61_soc.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665701216170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_mm_interconnect_0 lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"lab61_soc_mm_interconnect_0\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\"" {  } { { "lab61_soc/synthesis/lab61_soc.v" "mm_interconnect_0" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/lab61_soc.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665701216179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" 852 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665701216392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" 912 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665701216406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" 976 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665701216419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" 1040 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665701216434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" "sdram_pll_pll_slave_translator" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" 1104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665701216448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" 1168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665701216463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_s1_translator\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" "led_s1_translator" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" 1232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665701216477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" "sdram_s1_translator" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" 1296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665701216492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" 1569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665701216519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" 1650 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665701216532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" "sysid_qsys_0_control_slave_agent" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" 1734 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665701216544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "lab61_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665701216560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" "sysid_qsys_0_control_slave_agent_rsp_fifo" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" 1775 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665701216575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" "sdram_s1_agent" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" 2359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665701216647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "lab61_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665701216662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" 2400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665701216676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" 2441 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665701216725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_mm_interconnect_0_router lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|lab61_soc_mm_interconnect_0_router:router " "Elaborating entity \"lab61_soc_mm_interconnect_0_router\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|lab61_soc_mm_interconnect_0_router:router\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" "router" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" 2832 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665701216776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_mm_interconnect_0_router_default_decode lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|lab61_soc_mm_interconnect_0_router:router\|lab61_soc_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"lab61_soc_mm_interconnect_0_router_default_decode\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|lab61_soc_mm_interconnect_0_router:router\|lab61_soc_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_router.sv" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665701216799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_mm_interconnect_0_router_002 lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|lab61_soc_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"lab61_soc_mm_interconnect_0_router_002\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|lab61_soc_mm_interconnect_0_router_002:router_002\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" "router_002" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" 2864 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665701216815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_mm_interconnect_0_router_002_default_decode lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|lab61_soc_mm_interconnect_0_router_002:router_002\|lab61_soc_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"lab61_soc_mm_interconnect_0_router_002_default_decode\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|lab61_soc_mm_interconnect_0_router_002:router_002\|lab61_soc_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665701216826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_mm_interconnect_0_router_007 lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|lab61_soc_mm_interconnect_0_router_007:router_007 " "Elaborating entity \"lab61_soc_mm_interconnect_0_router_007\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|lab61_soc_mm_interconnect_0_router_007:router_007\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" "router_007" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" 2944 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665701216871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_mm_interconnect_0_router_007_default_decode lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|lab61_soc_mm_interconnect_0_router_007:router_007\|lab61_soc_mm_interconnect_0_router_007_default_decode:the_default_decode " "Elaborating entity \"lab61_soc_mm_interconnect_0_router_007_default_decode\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|lab61_soc_mm_interconnect_0_router_007:router_007\|lab61_soc_mm_interconnect_0_router_007_default_decode:the_default_decode\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_router_007.sv" "the_default_decode" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_router_007.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665701216882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" 3042 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665701216919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "lab61_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665701216930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_mm_interconnect_0_cmd_demux lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|lab61_soc_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"lab61_soc_mm_interconnect_0_cmd_demux\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|lab61_soc_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" "cmd_demux" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" 3107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665701216942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_mm_interconnect_0_cmd_mux lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|lab61_soc_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"lab61_soc_mm_interconnect_0_cmd_mux\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|lab61_soc_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" "cmd_mux" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" 3195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665701216963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|lab61_soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|lab61_soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665701216979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|lab61_soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|lab61_soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "lab61_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665701216988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_mm_interconnect_0_rsp_demux lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|lab61_soc_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"lab61_soc_mm_interconnect_0_rsp_demux\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|lab61_soc_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" "rsp_demux" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" 3402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665701217082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_mm_interconnect_0_rsp_mux lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|lab61_soc_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"lab61_soc_mm_interconnect_0_rsp_mux\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|lab61_soc_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" "rsp_mux" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" 3651 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665701217121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|lab61_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|lab61_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_rsp_mux.sv" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665701217152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|lab61_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|lab61_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "lab61_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665701217159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" "sdram_s1_rsp_width_adapter" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" 3782 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665701217179 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "lab61_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1665701217185 "|lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "lab61_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1665701217186 "|lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "lab61_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1665701217186 "|lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" "sdram_s1_cmd_width_adapter" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" 3848 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665701217217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" "crosser" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" 3882 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665701217240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "lab61_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665701217251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "lab61_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665701217292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_mm_interconnect_0_avalon_st_adapter lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|lab61_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"lab61_soc_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|lab61_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" 4013 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665701217345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|lab61_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|lab61_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"lab61_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|lab61_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|lab61_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665701217353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_mm_interconnect_0_avalon_st_adapter_005 lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|lab61_soc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005 " "Elaborating entity \"lab61_soc_mm_interconnect_0_avalon_st_adapter_005\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|lab61_soc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" "avalon_st_adapter_005" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" 4158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665701217384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|lab61_soc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\|lab61_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0 " "Elaborating entity \"lab61_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|lab61_soc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\|lab61_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_avalon_st_adapter_005.v" "error_adapter_0" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_avalon_st_adapter_005.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665701217392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_irq_mapper lab61_soc:m_lab61_soc\|lab61_soc_irq_mapper:irq_mapper " "Elaborating entity \"lab61_soc_irq_mapper\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_irq_mapper:irq_mapper\"" {  } { { "lab61_soc/synthesis/lab61_soc.v" "irq_mapper" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/lab61_soc.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665701217419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller lab61_soc:m_lab61_soc\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"lab61_soc:m_lab61_soc\|altera_reset_controller:rst_controller\"" {  } { { "lab61_soc/synthesis/lab61_soc.v" "rst_controller" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/lab61_soc.v" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665701217426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer lab61_soc:m_lab61_soc\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"lab61_soc:m_lab61_soc\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "lab61_soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665701217434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer lab61_soc:m_lab61_soc\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"lab61_soc:m_lab61_soc\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "lab61_soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665701217442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller lab61_soc:m_lab61_soc\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"lab61_soc:m_lab61_soc\|altera_reset_controller:rst_controller_001\"" {  } { { "lab61_soc/synthesis/lab61_soc.v" "rst_controller_001" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/lab61_soc.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665701217450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller lab61_soc:m_lab61_soc\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"lab61_soc:m_lab61_soc\|altera_reset_controller:rst_controller_002\"" {  } { { "lab61_soc/synthesis/lab61_soc.v" "rst_controller_002" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/lab61_soc.v" 477 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665701217465 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1665701218397 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.10.13.17:47:00 Progress: Loading sld2dead247/alt_sld_fab_wrapper_hw.tcl " "2022.10.13.17:47:00 Progress: Loading sld2dead247/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665701220621 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665701222350 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665701222429 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665701224625 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665701224692 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665701224759 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665701224843 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665701224847 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665701224847 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1665701225528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld2dead247/alt_sld_fab.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/db/ip/sld2dead247/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665701225697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665701225697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665701225755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665701225755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665701225763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665701225763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665701225814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665701225814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665701225876 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665701225876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665701225876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665701225929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665701225929 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem " "RAM logic \"lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "lab61_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1665701227605 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1665701227605 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1665701228613 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_sdram.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_sdram.v" 442 -1 0 } } { "lab61_soc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 2878 -1 0 } } { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 3878 -1 0 } } { "lab61_soc/synthesis/submodules/lab61_soc_sdram.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_sdram.v" 356 -1 0 } } { "lab61_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "lab61_soc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } } { "lab61_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "lab61_soc/synthesis/submodules/lab61_soc_sdram.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_sdram.v" 306 -1 0 } } { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 3500 -1 0 } } { "lab61_soc/synthesis/submodules/lab61_soc_sdram_pll.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_sdram_pll.v" 272 -1 0 } } { "lab61_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1665701228715 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1665701228715 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "lab61.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665701229347 "|lab61|DRAM_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1665701229347 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665701229497 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "304 " "304 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1665701230612 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/ece385/lab6/output_files/lab6.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/ece385/lab6/output_files/lab6.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665701231187 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1665701233341 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665701233341 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3402 " "Implemented 3402 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1665701233576 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1665701233576 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1665701233576 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3210 " "Implemented 3210 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1665701233576 ""} { "Info" "ICUT_CUT_TM_RAMS" "128 " "Implemented 128 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1665701233576 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1665701233576 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1665701233576 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4969 " "Peak virtual memory: 4969 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665701233620 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 13 17:47:13 2022 " "Processing ended: Thu Oct 13 17:47:13 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665701233620 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665701233620 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:54 " "Total CPU time (on all processors): 00:00:54" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665701233620 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1665701233620 ""}
