<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3660" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3660{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_3660{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_3660{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t4_3660{left:69px;bottom:1084px;}
#t5_3660{left:95px;bottom:1088px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t6_3660{left:462px;bottom:1088px;letter-spacing:-0.16px;word-spacing:-0.41px;}
#t7_3660{left:95px;bottom:1071px;letter-spacing:-0.15px;word-spacing:-1.34px;}
#t8_3660{left:95px;bottom:1054px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t9_3660{left:69px;bottom:1030px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#ta_3660{left:69px;bottom:1003px;}
#tb_3660{left:95px;bottom:1007px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tc_3660{left:95px;bottom:982px;}
#td_3660{left:121px;bottom:982px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#te_3660{left:121px;bottom:965px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tf_3660{left:95px;bottom:941px;}
#tg_3660{left:121px;bottom:941px;letter-spacing:-0.17px;word-spacing:-0.48px;}
#th_3660{left:121px;bottom:924px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#ti_3660{left:69px;bottom:898px;}
#tj_3660{left:95px;bottom:901px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tk_3660{left:462px;bottom:901px;letter-spacing:-0.16px;word-spacing:-0.41px;}
#tl_3660{left:95px;bottom:885px;letter-spacing:-0.15px;word-spacing:-1.34px;}
#tm_3660{left:95px;bottom:868px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tn_3660{left:69px;bottom:843px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#to_3660{left:69px;bottom:826px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tp_3660{left:69px;bottom:810px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#tq_3660{left:69px;bottom:793px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tr_3660{left:69px;bottom:734px;letter-spacing:0.14px;}
#ts_3660{left:151px;bottom:734px;letter-spacing:0.15px;word-spacing:0.01px;}
#tt_3660{left:69px;bottom:710px;letter-spacing:-0.15px;word-spacing:-1.13px;}
#tu_3660{left:69px;bottom:694px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tv_3660{left:69px;bottom:669px;letter-spacing:-0.14px;word-spacing:-1.17px;}
#tw_3660{left:69px;bottom:652px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tx_3660{left:69px;bottom:635px;letter-spacing:-0.21px;word-spacing:-0.34px;}
#ty_3660{left:69px;bottom:567px;letter-spacing:0.16px;}
#tz_3660{left:150px;bottom:567px;letter-spacing:0.2px;word-spacing:0.01px;}
#t10_3660{left:149px;bottom:541px;letter-spacing:0.22px;word-spacing:-0.04px;}
#t11_3660{left:69px;bottom:516px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t12_3660{left:69px;bottom:499px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#t13_3660{left:69px;bottom:473px;}
#t14_3660{left:95px;bottom:477px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t15_3660{left:69px;bottom:450px;}
#t16_3660{left:95px;bottom:454px;letter-spacing:-0.14px;word-spacing:-1.28px;}
#t17_3660{left:95px;bottom:437px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t18_3660{left:69px;bottom:409px;}
#t19_3660{left:93px;bottom:409px;letter-spacing:-0.16px;word-spacing:0.02px;}
#t1a_3660{left:69px;bottom:383px;}
#t1b_3660{left:93px;bottom:383px;letter-spacing:-0.17px;word-spacing:0.05px;}
#t1c_3660{left:69px;bottom:354px;}
#t1d_3660{left:93px;bottom:357px;letter-spacing:-0.17px;word-spacing:0.03px;}
#t1e_3660{left:95px;bottom:338px;letter-spacing:-0.25px;word-spacing:0.17px;}
#t1f_3660{left:69px;bottom:310px;}
#t1g_3660{left:93px;bottom:310px;letter-spacing:-0.15px;word-spacing:0.02px;}
#t1h_3660{left:69px;bottom:284px;}
#t1i_3660{left:93px;bottom:284px;letter-spacing:-0.15px;word-spacing:0.03px;}
#t1j_3660{left:69px;bottom:265px;letter-spacing:-0.14px;word-spacing:0.04px;}
#t1k_3660{left:191px;bottom:233px;letter-spacing:0.13px;word-spacing:-0.08px;}
#t1l_3660{left:281px;bottom:233px;letter-spacing:0.14px;word-spacing:0.89px;}
#t1m_3660{left:74px;bottom:213px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t1n_3660{left:194px;bottom:213px;letter-spacing:-0.11px;word-spacing:0.05px;}
#t1o_3660{left:275px;bottom:213px;letter-spacing:-0.14px;}
#t1p_3660{left:338px;bottom:213px;letter-spacing:-0.13px;}
#t1q_3660{left:74px;bottom:190px;letter-spacing:-0.13px;}
#t1r_3660{left:195px;bottom:190px;letter-spacing:-0.13px;}
#t1s_3660{left:275px;bottom:190px;letter-spacing:-0.13px;}
#t1t_3660{left:338px;bottom:190px;letter-spacing:-0.11px;}
#t1u_3660{left:74px;bottom:167px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t1v_3660{left:74px;bottom:152px;letter-spacing:-0.12px;}
#t1w_3660{left:195px;bottom:167px;letter-spacing:-0.14px;}
#t1x_3660{left:275px;bottom:167px;letter-spacing:-0.15px;}
#t1y_3660{left:338px;bottom:167px;letter-spacing:-0.11px;}

.s1_3660{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3660{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3660{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s4_3660{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s5_3660{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s6_3660{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_3660{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s8_3660{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s9_3660{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.sa_3660{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3660" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3660Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3660" style="-webkit-user-select: none;"><object width="935" height="1210" data="3660/3660.svg" type="image/svg+xml" id="pdf3660" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3660" class="t s1_3660">18-28 </span><span id="t2_3660" class="t s1_3660">Vol. 3B </span>
<span id="t3_3660" class="t s2_3660">DEBUG, BRANCH PROFILE, TSC, AND INTEL® RESOURCE DIRECTOR TECHNOLOGY (INTEL® RDT) FEATURES </span>
<span id="t4_3660" class="t s3_3660">• </span><span id="t5_3660" class="t s4_3660">Last Branch Record Top-of-Stack (TOS) Pointer </span><span id="t6_3660" class="t s5_3660">— The lowest significant 2 bits of the TOS Pointer MSR </span>
<span id="t7_3660" class="t s5_3660">(MSR_LASTBRANCH_TOS, address 1C9H) contains a pointer to the MSR in the LBR stack that contains the most </span>
<span id="t8_3660" class="t s5_3660">recent branch, interrupt, or exception recorded. </span>
<span id="t9_3660" class="t s5_3660">Eight pairs of MSRs are supported in the LBR stack for 45 nm and 32 nm Intel Atom processors: </span>
<span id="ta_3660" class="t s3_3660">• </span><span id="tb_3660" class="t s4_3660">Last Branch Record (LBR) Stack </span>
<span id="tc_3660" class="t s5_3660">— </span><span id="td_3660" class="t s5_3660">MSR_LASTBRANCH_0_FROM_IP (address 40H) through MSR_LASTBRANCH_7_FROM_IP (address 47H) </span>
<span id="te_3660" class="t s5_3660">store source addresses </span>
<span id="tf_3660" class="t s5_3660">— </span><span id="tg_3660" class="t s5_3660">MSR_LASTBRANCH_0_TO_IP (address 60H) through MSR_LASTBRANCH_7_TO_IP (address 67H) store </span>
<span id="th_3660" class="t s5_3660">destination addresses </span>
<span id="ti_3660" class="t s3_3660">• </span><span id="tj_3660" class="t s4_3660">Last Branch Record Top-of-Stack (TOS) Pointer </span><span id="tk_3660" class="t s5_3660">— The lowest significant 3 bits of the TOS Pointer MSR </span>
<span id="tl_3660" class="t s5_3660">(MSR_LASTBRANCH_TOS, address 1C9H) contains a pointer to the MSR in the LBR stack that contains the most </span>
<span id="tm_3660" class="t s5_3660">recent branch, interrupt, or exception recorded. </span>
<span id="tn_3660" class="t s5_3660">The address format written in the FROM_IP/TO_IP MSRS may differ between processors. Software should query </span>
<span id="to_3660" class="t s5_3660">IA32_PERF_CAPABILITIES[5:0] and consult Section 18.4.8.1. The behavior of the MSR_LER_TO_LIP and the </span>
<span id="tp_3660" class="t s5_3660">MSR_LER_FROM_LIP MSRs corresponds to that of the LastExceptionToIP and LastExceptionFromIP MSRs found in </span>
<span id="tq_3660" class="t s5_3660">P6 family processors. </span>
<span id="tr_3660" class="t s6_3660">18.5.2 </span><span id="ts_3660" class="t s6_3660">LBR Stack in Intel Atom® Processors based on the Silvermont Microarchitecture </span>
<span id="tt_3660" class="t s5_3660">The last branch record stack and top-of-stack (TOS) pointer MSRs are supported in Intel Atom processors based on </span>
<span id="tu_3660" class="t s5_3660">the Silvermont and Airmont microarchitectures. Eight pairs of MSRs are supported in the LBR stack. </span>
<span id="tv_3660" class="t s5_3660">LBR filtering is supported. Filtering of LBRs based on a combination of CPL and branch type conditions is supported. </span>
<span id="tw_3660" class="t s5_3660">When LBR filtering is enabled, the LBR stack only captures the subset of branches that are specified by MSR_L- </span>
<span id="tx_3660" class="t s5_3660">BR_SELECT. The layout of MSR_LBR_SELECT is described in Table 18-11. </span>
<span id="ty_3660" class="t s7_3660">18.6 </span><span id="tz_3660" class="t s7_3660">LAST BRANCH, CALL STACK, INTERRUPT, AND EXCEPTION RECORDING </span>
<span id="t10_3660" class="t s7_3660">FOR PROCESSORS BASED ON GOLDMONT MICROARCHITECTURE </span>
<span id="t11_3660" class="t s5_3660">Processors based on the Goldmont microarchitecture extend the capabilities described in Section 18.5.2 with the </span>
<span id="t12_3660" class="t s5_3660">following enhancements: </span>
<span id="t13_3660" class="t s3_3660">• </span><span id="t14_3660" class="t s5_3660">Supports new LBR format encoding 00110b in IA32_PERF_CAPABILITIES[5:0]. </span>
<span id="t15_3660" class="t s3_3660">• </span><span id="t16_3660" class="t s5_3660">Size of LBR stack increased to 32. Each entry includes MSR_LASTBRANCH_x_FROM_IP (address 0x680..0x69f) </span>
<span id="t17_3660" class="t s5_3660">and MSR_LASTBRANCH_x_TO_IP (address 0x6c0..0x6df). </span>
<span id="t18_3660" class="t s5_3660">• </span><span id="t19_3660" class="t s5_3660">LBR call stack filtering supported. The layout of MSR_LBR_SELECT is described in Table 18-13. </span>
<span id="t1a_3660" class="t s5_3660">• </span><span id="t1b_3660" class="t s5_3660">Elapsed cycle information is added to MSR_LASTBRANCH_x_TO_IP. Format is shown in Table 18-7. </span>
<span id="t1c_3660" class="t s3_3660">• </span><span id="t1d_3660" class="t s5_3660">Misprediction info is reported in the upper bits of MSR_LASTBRANCH_x_FROM_IP. MISPRED bit format is </span>
<span id="t1e_3660" class="t s5_3660">shown in Table 18-8. </span>
<span id="t1f_3660" class="t s5_3660">• </span><span id="t1g_3660" class="t s5_3660">Streamlined Freeze_LBRs_On_PMI operation; see Section 18.12.2. </span>
<span id="t1h_3660" class="t s5_3660">• </span><span id="t1i_3660" class="t s5_3660">LBR MSRs may be cleared when MWAIT is used to request a C-state that is numerically higher than C1; see </span>
<span id="t1j_3660" class="t s5_3660">Section 18.12.3. </span>
<span id="t1k_3660" class="t s8_3660">Table 18-7. </span><span id="t1l_3660" class="t s8_3660">MSR_LASTBRANCH_x_TO_IP for the Goldmont Microarchitecture </span>
<span id="t1m_3660" class="t s9_3660">Bit Field </span><span id="t1n_3660" class="t s9_3660">Bit Offset </span><span id="t1o_3660" class="t s9_3660">Access </span><span id="t1p_3660" class="t s9_3660">Description </span>
<span id="t1q_3660" class="t s9_3660">Data </span><span id="t1r_3660" class="t sa_3660">47:0 </span><span id="t1s_3660" class="t sa_3660">R/W </span><span id="t1t_3660" class="t sa_3660">This is the “branch to“ address. See Section 18.4.8.1 for address format. </span>
<span id="t1u_3660" class="t s9_3660">Cycle Count </span>
<span id="t1v_3660" class="t s9_3660">(Saturating) </span>
<span id="t1w_3660" class="t sa_3660">63:48 </span><span id="t1x_3660" class="t sa_3660">R/W </span><span id="t1y_3660" class="t sa_3660">Elapsed core clocks since last update to the LBR stack. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
