/*
 * Generated by dmlc, do not edit!
 *
 * Source files:
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\modules\dmlc\test\1.2\misc\T_porting_compat.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\modules\dmlc\test\1.4\misc\porting-common-compat.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\1.2\dml12-compatibility.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\devs\signal.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\pywrap.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\types.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base-types.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\host-info.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\module-host-config.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\modules\dmlc\test\1.2\misc\porting.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\modules\dmlc\test\1.4\misc\porting-common-dml14.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\modules\dmlc\test\1.2\misc\porting-import.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\1.2\dml-builtins.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\simulator\python.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\attr-value.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\util\alloc.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\util\help-macros.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\util\strbuf.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\build-id.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\build-id-7.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\version.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\processor\event.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\processor\time.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\event.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\time.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\conf-object.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\util\vect.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\sobject.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\util\hashtab.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\model-iface\register-view.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\model-iface\int-register.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\model-iface\bank-instrumentation.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\model-iface\instrumentation-provider.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\memory-transaction.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\memory.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\devs\io-memory.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\1.2\simics-api.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\util\bitcount.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\1.2\simics-processor.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\1.2\simics-memory.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\1.2\simics-hindsight.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\1.2\simics-event.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\1.2\simics-device.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\1.2\simics-configuration.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\1.2\simics-breakpoints.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\1.2\simics-types.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\device-api.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\obsolete\6.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\processor\generic-spr.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\model-iface\breakpoints.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\util\int128.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\util\arith.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\cbdata.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\breakpoints.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\processor\types.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\util\dbuffer.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\sim-exception.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\object-locks.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\notifier.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\map-target.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\direct-memory.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\transaction.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\hap-producer.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\global-notifier.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\configuration.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\log.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\clock.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\model-iface\cycle.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\local-time.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\bigtime.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\duration.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\callbacks.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\util\frags.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\util\swabber.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\modules\dmlc\test\1.2\misc\porting-imported.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\1.2\utility.dml
 */

#ifndef SIMICS_6_API
#define SIMICS_6_API
#endif

#include "T_porting_compat.h"
#include "T_porting_compat-protos.c"

static set_error_t set_a(conf_object_t *_obj, attr_value_t *_val, lang_void *_aux)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    set_error_t _status = Sim_Set_Illegal_Value;
    #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v6_value UNUSED  = *_val;
        #line 376 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        set_error_t v6_err UNUSED  = 0;
        v6_err = 0;
        #line 379 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (_DML_M_a__before_set(_dev))
        #line 379 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        goto throw1;
        if (_DML_M_a__set(_dev, v6_value))
        #line 380 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        goto throw1;
        if (_DML_M_a__after_set(_dev))
        #line 381 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        goto throw1;
        #line 383 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (false) throw1:
        #line 383 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v6_err = 3;
        #line 376 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        _status = v6_err;
        #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 120 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
    return _status;
}

static attr_value_t get_a(conf_object_t *_obj, lang_void *_aux)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _val0;
    attr_value_t v14_value UNUSED ;
    memset((void *)&v14_value, 0, sizeof(attr_value_t ));
    #line 311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 386 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v17_value UNUSED ;
        #line 386 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v17_value, 0, sizeof(attr_value_t ));
        {
            #line 268 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
            attr_value_t v19_val UNUSED ;
            #line 268 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
            memset((void *)&v19_val, 0, sizeof(attr_value_t ));
            #line 268 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
            v17_value = v19_val;
            #line 387 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 386 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v14_value = v17_value;
        #line 311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 149 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
    _val0 = v14_value;
    return _val0;
}

static set_error_t set_ab(conf_object_t *_obj, attr_value_t *_val, lang_void *_aux)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    set_error_t _status = Sim_Set_Illegal_Value;
    #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v25_value UNUSED  = *_val;
        #line 376 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        set_error_t v25_err UNUSED  = 0;
        v25_err = 0;
        #line 379 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (_DML_M_ab__before_set(_dev))
        #line 379 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        goto throw2;
        if (_DML_M_ab__set(_dev, v25_value))
        #line 380 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        goto throw2;
        if (_DML_M_ab__after_set(_dev))
        #line 381 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        goto throw2;
        #line 383 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (false) throw2:
        #line 383 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v25_err = 3;
        #line 376 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        _status = v25_err;
        #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 183 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
    return _status;
}

static attr_value_t get_ab(conf_object_t *_obj, lang_void *_aux)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _val0;
    attr_value_t v33_value UNUSED ;
    memset((void *)&v33_value, 0, sizeof(attr_value_t ));
    #line 311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 386 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v36_value UNUSED ;
        #line 386 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v36_value, 0, sizeof(attr_value_t ));
        {
            #line 345 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            attr_value_t v38_value UNUSED ;
            #line 345 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            memset((void *)&v38_value, 0, sizeof(attr_value_t ));
            #line 349 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v38_value = SIM_make_attr_boolean(_dev->ab);
            #line 345 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v36_value = v38_value;
            #line 387 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 386 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v33_value = v36_value;
        #line 311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 214 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
    _val0 = v33_value;
    return _val0;
}

static set_error_t set_ad(conf_object_t *_obj, attr_value_t *_val, lang_void *_aux)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    set_error_t _status = Sim_Set_Illegal_Value;
    #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v44_value UNUSED  = *_val;
        #line 376 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        set_error_t v44_err UNUSED  = 0;
        v44_err = 0;
        #line 379 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (_DML_M_ad__before_set(_dev))
        #line 379 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        goto throw3;
        if (_DML_M_ad__set(_dev, v44_value))
        #line 380 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        goto throw3;
        if (_DML_M_ad__after_set(_dev))
        #line 381 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        goto throw3;
        #line 383 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (false) throw3:
        #line 383 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v44_err = 3;
        #line 376 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        _status = v44_err;
        #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 248 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
    return _status;
}

static attr_value_t get_ad(conf_object_t *_obj, lang_void *_aux)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _val0;
    attr_value_t v52_value UNUSED ;
    memset((void *)&v52_value, 0, sizeof(attr_value_t ));
    #line 311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 386 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v55_value UNUSED ;
        #line 386 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v55_value, 0, sizeof(attr_value_t ));
        {
            #line 345 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            attr_value_t v57_value UNUSED ;
            #line 345 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            memset((void *)&v57_value, 0, sizeof(attr_value_t ));
            #line 355 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v57_value = SIM_make_attr_floating(_dev->ad);
            #line 345 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v55_value = v57_value;
            #line 387 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 386 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v52_value = v55_value;
        #line 311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 279 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
    _val0 = v52_value;
    return _val0;
}

static set_error_t set_ai(conf_object_t *_obj, attr_value_t *_val, lang_void *_aux)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    set_error_t _status = Sim_Set_Illegal_Value;
    #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v63_value UNUSED  = *_val;
        #line 376 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        set_error_t v63_err UNUSED  = 0;
        v63_err = 0;
        #line 379 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (_DML_M_ai__before_set(_dev))
        #line 379 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        goto throw4;
        if (_DML_M_ai__set(_dev, v63_value))
        #line 380 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        goto throw4;
        if (_DML_M_ai__after_set(_dev))
        #line 381 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        goto throw4;
        #line 383 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (false) throw4:
        #line 383 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v63_err = 3;
        #line 376 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        _status = v63_err;
        #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 313 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
    return _status;
}

static attr_value_t get_ai(conf_object_t *_obj, lang_void *_aux)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _val0;
    attr_value_t v71_value UNUSED ;
    memset((void *)&v71_value, 0, sizeof(attr_value_t ));
    #line 311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 386 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v74_value UNUSED ;
        #line 386 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v74_value, 0, sizeof(attr_value_t ));
        {
            #line 345 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            attr_value_t v76_value UNUSED ;
            #line 345 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            memset((void *)&v76_value, 0, sizeof(attr_value_t ));
            #line 351 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v76_value = SIM_make_attr_uint64(_dev->ai);
            #line 345 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v74_value = v76_value;
            #line 387 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 386 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v71_value = v74_value;
        #line 311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 344 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
    _val0 = v71_value;
    return _val0;
}

static set_error_t set_au(conf_object_t *_obj, attr_value_t *_val, lang_void *_aux)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    set_error_t _status = Sim_Set_Illegal_Value;
    #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v82_value UNUSED  = *_val;
        #line 376 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        set_error_t v82_err UNUSED  = 0;
        v82_err = 0;
        #line 379 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (_DML_M_au__before_set(_dev))
        #line 379 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        goto throw5;
        if (_DML_M_au__set(_dev, v82_value))
        #line 380 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        goto throw5;
        if (_DML_M_au__after_set(_dev))
        #line 381 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        goto throw5;
        #line 383 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (false) throw5:
        #line 383 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v82_err = 3;
        #line 376 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        _status = v82_err;
        #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 378 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
    return _status;
}

static attr_value_t get_au(conf_object_t *_obj, lang_void *_aux)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _val0;
    attr_value_t v90_value UNUSED ;
    memset((void *)&v90_value, 0, sizeof(attr_value_t ));
    #line 311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 386 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v93_value UNUSED ;
        #line 386 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v93_value, 0, sizeof(attr_value_t ));
        {
            #line 345 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            attr_value_t v95_value UNUSED ;
            #line 345 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            memset((void *)&v95_value, 0, sizeof(attr_value_t ));
            #line 351 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v95_value = SIM_make_attr_uint64(_dev->au);
            #line 345 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v93_value = v95_value;
            #line 387 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 386 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v90_value = v93_value;
        #line 311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 409 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
    _val0 = v90_value;
    return _val0;
}

static set_error_t set_au1(conf_object_t *_obj, attr_value_t *_val, lang_void *_aux)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    set_error_t _status = Sim_Set_Illegal_Value;
    #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v101_value UNUSED  = *_val;
        #line 376 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        set_error_t v101_err UNUSED  = 0;
        v101_err = 0;
        #line 379 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (_DML_M_au1__before_set(_dev))
        #line 379 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        goto throw6;
        if (_DML_M_au1__set(_dev, v101_value))
        #line 380 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        goto throw6;
        if (_DML_M_au1__after_set(_dev))
        #line 381 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        goto throw6;
        #line 383 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (false) throw6:
        #line 383 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v101_err = 3;
        #line 376 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        _status = v101_err;
        #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 443 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
    return _status;
}

static attr_value_t get_au1(conf_object_t *_obj, lang_void *_aux)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _val0;
    attr_value_t v109_value UNUSED ;
    memset((void *)&v109_value, 0, sizeof(attr_value_t ));
    #line 311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 386 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v112_value UNUSED ;
        #line 386 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v112_value, 0, sizeof(attr_value_t ));
        {
            #line 345 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            attr_value_t v114_value UNUSED ;
            #line 345 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            memset((void *)&v114_value, 0, sizeof(attr_value_t ));
            #line 351 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v114_value = SIM_make_attr_uint64(_dev->au1);
            #line 345 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v112_value = v114_value;
            #line 387 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 386 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v109_value = v112_value;
        #line 311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 474 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
    _val0 = v109_value;
    return _val0;
}

static set_error_t set_b_r(conf_object_t *_obj, attr_value_t *_val, lang_void *_aux)
{
     _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t*)_portobj->dev;
    set_error_t _status = Sim_Set_Illegal_Value;
    #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v120_value UNUSED  = *_val;
        #line 1320 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        set_error_t v120_err UNUSED  = 0;
        #line 1323 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (_DML_M_b__r___set64(_dev, SIM_attr_integer(v120_value)))
        #line 1323 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        goto throw7;
        #line 1325 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v120_err = 0;
        #line 1327 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (false) throw7:
        #line 1327 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v120_err = 3;
        #line 1320 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        _status = v120_err;
        #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 504 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
    return _status;
}

static attr_value_t get_b_r(conf_object_t *_obj, lang_void *_aux)
{
     _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t*)_portobj->dev;
    attr_value_t _val0;
    attr_value_t v130_value UNUSED ;
    memset((void *)&v130_value, 0, sizeof(attr_value_t ));
    #line 311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 1331 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v133_value UNUSED ;
        #line 1331 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v133_value, 0, sizeof(attr_value_t ));
        v133_value = SIM_make_attr_uint64(0);
        {
            int64 v135_i UNUSED  = 0;
            {
                #line 1335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint64 v136__ret_value UNUSED  = 0;
                #line 1335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_b__r___get64(_dev, &v136__ret_value))
                #line 1335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                goto throw8;
                #line 1335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v135_i = v136__ret_value;
                #line 533 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
            }
            #line 1336 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v133_value = SIM_make_attr_uint64(v135_i);
        }
        if (false) throw8:
        #line 1338 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v133_value = SIM_make_attr_invalid();
        #line 1331 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v130_value = v133_value;
        #line 311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 545 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
    _val0 = v130_value;
    return _val0;
}

static set_error_t set_b_r10(conf_object_t *_obj, attr_value_t *_val, lang_void *_aux)
{
     _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t*)_portobj->dev;
    set_error_t _status = Sim_Set_Illegal_Value;
    #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v141_value UNUSED  = *_val;
        #line 1320 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        set_error_t v141_err UNUSED  = 0;
        #line 1323 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (_DML_M_b__r10___set64(_dev, SIM_attr_integer(v141_value)))
        #line 1323 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        goto throw9;
        #line 1325 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v141_err = 0;
        #line 1327 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (false) throw9:
        #line 1327 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v141_err = 3;
        #line 1320 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        _status = v141_err;
        #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 575 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
    return _status;
}

static attr_value_t get_b_r10(conf_object_t *_obj, lang_void *_aux)
{
     _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t*)_portobj->dev;
    attr_value_t _val0;
    attr_value_t v151_value UNUSED ;
    memset((void *)&v151_value, 0, sizeof(attr_value_t ));
    #line 311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 1331 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v154_value UNUSED ;
        #line 1331 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v154_value, 0, sizeof(attr_value_t ));
        v154_value = SIM_make_attr_uint64(0);
        {
            int64 v156_i UNUSED  = 0;
            {
                #line 1335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint64 v157__ret_value UNUSED  = 0;
                #line 1335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_b__r10___get64(_dev, &v157__ret_value))
                #line 1335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                goto throw10;
                #line 1335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v156_i = v157__ret_value;
                #line 604 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
            }
            #line 1336 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v154_value = SIM_make_attr_uint64(v156_i);
        }
        if (false) throw10:
        #line 1338 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v154_value = SIM_make_attr_invalid();
        #line 1331 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v151_value = v154_value;
        #line 311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 616 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
    _val0 = v151_value;
    return _val0;
}

static set_error_t set_b_r11(conf_object_t *_obj, attr_value_t *_val, lang_void *_aux)
{
     _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t*)_portobj->dev;
    set_error_t _status = Sim_Set_Illegal_Value;
    #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v162_value UNUSED  = *_val;
        #line 1320 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        set_error_t v162_err UNUSED  = 0;
        #line 1323 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (_DML_M_b__r11___set64(_dev, SIM_attr_integer(v162_value)))
        #line 1323 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        goto throw11;
        #line 1325 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v162_err = 0;
        #line 1327 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (false) throw11:
        #line 1327 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v162_err = 3;
        #line 1320 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        _status = v162_err;
        #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 646 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
    return _status;
}

static attr_value_t get_b_r11(conf_object_t *_obj, lang_void *_aux)
{
     _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t*)_portobj->dev;
    attr_value_t _val0;
    attr_value_t v172_value UNUSED ;
    memset((void *)&v172_value, 0, sizeof(attr_value_t ));
    #line 311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 1331 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v175_value UNUSED ;
        #line 1331 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v175_value, 0, sizeof(attr_value_t ));
        v175_value = SIM_make_attr_uint64(0);
        {
            int64 v177_i UNUSED  = 0;
            {
                #line 1335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint64 v178__ret_value UNUSED  = 0;
                #line 1335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_b__r11___get64(_dev, &v178__ret_value))
                #line 1335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                goto throw12;
                #line 1335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v177_i = v178__ret_value;
                #line 675 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
            }
            #line 1336 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v175_value = SIM_make_attr_uint64(v177_i);
        }
        if (false) throw12:
        #line 1338 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v175_value = SIM_make_attr_invalid();
        #line 1331 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v172_value = v175_value;
        #line 311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 687 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
    _val0 = v172_value;
    return _val0;
}

static set_error_t set_b_r12(conf_object_t *_obj, attr_value_t *_val, lang_void *_aux)
{
     _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t*)_portobj->dev;
    set_error_t _status = Sim_Set_Illegal_Value;
    #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v183_value UNUSED  = *_val;
        #line 1320 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        set_error_t v183_err UNUSED  = 0;
        #line 1323 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (_DML_M_b__r12___set64(_dev, SIM_attr_integer(v183_value)))
        #line 1323 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        goto throw13;
        #line 1325 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v183_err = 0;
        #line 1327 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (false) throw13:
        #line 1327 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v183_err = 3;
        #line 1320 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        _status = v183_err;
        #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 717 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
    return _status;
}

static attr_value_t get_b_r12(conf_object_t *_obj, lang_void *_aux)
{
     _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t*)_portobj->dev;
    attr_value_t _val0;
    attr_value_t v193_value UNUSED ;
    memset((void *)&v193_value, 0, sizeof(attr_value_t ));
    #line 311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 1331 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v196_value UNUSED ;
        #line 1331 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v196_value, 0, sizeof(attr_value_t ));
        v196_value = SIM_make_attr_uint64(0);
        {
            int64 v198_i UNUSED  = 0;
            {
                #line 1335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint64 v199__ret_value UNUSED  = 0;
                #line 1335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_b__r12___get64(_dev, &v199__ret_value))
                #line 1335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                goto throw14;
                #line 1335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v198_i = v199__ret_value;
                #line 746 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
            }
            #line 1336 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v196_value = SIM_make_attr_uint64(v198_i);
        }
        if (false) throw14:
        #line 1338 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v196_value = SIM_make_attr_invalid();
        #line 1331 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v193_value = v196_value;
        #line 311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 758 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
    _val0 = v193_value;
    return _val0;
}

static set_error_t set_b_r4(conf_object_t *_obj, attr_value_t *_val, lang_void *_aux)
{
     _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t*)_portobj->dev;
    set_error_t _status = Sim_Set_Illegal_Value;
    #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v204_value UNUSED  = *_val;
        #line 1320 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        set_error_t v204_err UNUSED  = 0;
        #line 1323 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (_DML_M_b__r4___set64(_dev, SIM_attr_integer(v204_value)))
        #line 1323 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        goto throw15;
        #line 1325 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v204_err = 0;
        #line 1327 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (false) throw15:
        #line 1327 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v204_err = 3;
        #line 1320 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        _status = v204_err;
        #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 788 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
    return _status;
}

static attr_value_t get_b_r4(conf_object_t *_obj, lang_void *_aux)
{
     _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t*)_portobj->dev;
    attr_value_t _val0;
    attr_value_t v214_value UNUSED ;
    memset((void *)&v214_value, 0, sizeof(attr_value_t ));
    #line 311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 1331 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v217_value UNUSED ;
        #line 1331 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v217_value, 0, sizeof(attr_value_t ));
        v217_value = SIM_make_attr_uint64(0);
        {
            int64 v219_i UNUSED  = 0;
            {
                #line 1335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint64 v220__ret_value UNUSED  = 0;
                #line 1335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_b__r4___get64(_dev, &v220__ret_value))
                #line 1335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                goto throw16;
                #line 1335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v219_i = v220__ret_value;
                #line 817 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
            }
            #line 1336 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v217_value = SIM_make_attr_uint64(v219_i);
        }
        if (false) throw16:
        #line 1338 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v217_value = SIM_make_attr_invalid();
        #line 1331 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v214_value = v217_value;
        #line 311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 829 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
    _val0 = v214_value;
    return _val0;
}

static set_error_t set_b_r6(conf_object_t *_obj, attr_value_t *_val, lang_void *_aux)
{
     _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t*)_portobj->dev;
    set_error_t _status = Sim_Set_Illegal_Value;
    #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v225_value UNUSED  = *_val;
        #line 1320 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        set_error_t v225_err UNUSED  = 0;
        #line 1323 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (_DML_M_b__r6___set64(_dev, SIM_attr_integer(v225_value)))
        #line 1323 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        goto throw17;
        #line 1325 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v225_err = 0;
        #line 1327 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (false) throw17:
        #line 1327 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v225_err = 3;
        #line 1320 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        _status = v225_err;
        #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 859 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
    return _status;
}

static attr_value_t get_b_r6(conf_object_t *_obj, lang_void *_aux)
{
     _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t*)_portobj->dev;
    attr_value_t _val0;
    attr_value_t v235_value UNUSED ;
    memset((void *)&v235_value, 0, sizeof(attr_value_t ));
    #line 311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 1331 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v238_value UNUSED ;
        #line 1331 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v238_value, 0, sizeof(attr_value_t ));
        v238_value = SIM_make_attr_uint64(0);
        {
            int64 v240_i UNUSED  = 0;
            {
                #line 1335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint64 v241__ret_value UNUSED  = 0;
                #line 1335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_b__r6___get64(_dev, &v241__ret_value))
                #line 1335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                goto throw18;
                #line 1335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v240_i = v241__ret_value;
                #line 888 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
            }
            #line 1336 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v238_value = SIM_make_attr_uint64(v240_i);
        }
        if (false) throw18:
        #line 1338 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v238_value = SIM_make_attr_invalid();
        #line 1331 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v235_value = v238_value;
        #line 311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 900 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
    _val0 = v235_value;
    return _val0;
}

static set_error_t set_b_r8(conf_object_t *_obj, attr_value_t *_val, lang_void *_aux)
{
     _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t*)_portobj->dev;
    set_error_t _status = Sim_Set_Illegal_Value;
    uint32 _i1;
    for (_i1 = 0; _i1 < 30; _i1++) {
        attr_value_t attr0 = SIM_attr_list_item(*_val, _i1);
        attr_value_t v243_value UNUSED  = attr0;
        set_error_t v243_err UNUSED  = 0;
        #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            attr_value_t v246_value UNUSED  = v243_value;
            #line 1320 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            set_error_t v246_err UNUSED  = 0;
            #line 1323 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (_DML_M_b__r8___set64(_dev, _i1, SIM_attr_integer(v246_value)))
            #line 1323 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            goto throw19;
            #line 1325 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v246_err = 0;
            #line 1327 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (false) throw19:
            #line 1327 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v246_err = 3;
            #line 1320 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v243_err = v246_err;
            #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 935 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
        _status = v243_err;
        if (_status != Sim_Set_Ok) goto exit;
    }
    exit:
    return _status;
}

static attr_value_t get_b_r8(conf_object_t *_obj, lang_void *_aux)
{
     _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t*)_portobj->dev;
    attr_value_t _val0;
    uint32 _i1;
    _val0 = SIM_alloc_attr_list(30);
    for (_i1 = 0; _i1 < 30; _i1++) {
        attr_value_t _val1;
        attr_value_t v256_value UNUSED ;
        memset((void *)&v256_value, 0, sizeof(attr_value_t ));
        #line 311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            #line 1331 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            attr_value_t v259_value UNUSED ;
            #line 1331 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            memset((void *)&v259_value, 0, sizeof(attr_value_t ));
            v259_value = SIM_make_attr_uint64(0);
            {
                int64 v261_i UNUSED  = 0;
                {
                    #line 1335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    uint64 v262__ret_value UNUSED  = 0;
                    #line 1335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    if (_DML_M_b__r8___get64(_dev, _i1, &v262__ret_value))
                    #line 1335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    goto throw20;
                    #line 1335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    v261_i = v262__ret_value;
                    #line 972 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
                }
                #line 1336 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v259_value = SIM_make_attr_uint64(v261_i);
            }
            if (false) throw20:
            #line 1338 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v259_value = SIM_make_attr_invalid();
            #line 1331 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v256_value = v259_value;
            #line 311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 984 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
        _val1 = v256_value;
        SIM_attr_list_set_item(&_val0, _i1, _val1);
    }
    return _val0;
}

static set_error_t set_b_r9(conf_object_t *_obj, attr_value_t *_val, lang_void *_aux)
{
     _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t*)_portobj->dev;
    set_error_t _status = Sim_Set_Illegal_Value;
    #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v267_value UNUSED  = *_val;
        #line 1320 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        set_error_t v267_err UNUSED  = 0;
        #line 1323 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (_DML_M_b__r9___set64(_dev, SIM_attr_integer(v267_value)))
        #line 1323 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        goto throw21;
        #line 1325 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v267_err = 0;
        #line 1327 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (false) throw21:
        #line 1327 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v267_err = 3;
        #line 1320 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        _status = v267_err;
        #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 1016 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
    return _status;
}

static attr_value_t get_b_r9(conf_object_t *_obj, lang_void *_aux)
{
     _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t*)_portobj->dev;
    attr_value_t _val0;
    attr_value_t v277_value UNUSED ;
    memset((void *)&v277_value, 0, sizeof(attr_value_t ));
    #line 311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 1331 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v280_value UNUSED ;
        #line 1331 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v280_value, 0, sizeof(attr_value_t ));
        v280_value = SIM_make_attr_uint64(0);
        {
            int64 v282_i UNUSED  = 0;
            {
                #line 1335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint64 v283__ret_value UNUSED  = 0;
                #line 1335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_b__r9___get64(_dev, &v283__ret_value))
                #line 1335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                goto throw22;
                #line 1335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v282_i = v283__ret_value;
                #line 1045 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
            }
            #line 1336 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v280_value = SIM_make_attr_uint64(v282_i);
        }
        if (false) throw22:
        #line 1338 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v280_value = SIM_make_attr_invalid();
        #line 1331 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v277_value = v280_value;
        #line 311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 1057 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
    _val0 = v277_value;
    return _val0;
}

static set_error_t set_b2_r(conf_object_t *_obj, attr_value_t *_val, lang_void *_aux)
{
     _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t*)_portobj->dev;
    set_error_t _status = Sim_Set_Illegal_Value;
    #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v288_value UNUSED  = *_val;
        #line 1320 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        set_error_t v288_err UNUSED  = 0;
        #line 1323 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (_DML_M_b2__r___set64(_dev, SIM_attr_integer(v288_value)))
        #line 1323 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        goto throw23;
        #line 1325 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v288_err = 0;
        #line 1327 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (false) throw23:
        #line 1327 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v288_err = 3;
        #line 1320 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        _status = v288_err;
        #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 1087 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
    return _status;
}

static attr_value_t get_b2_r(conf_object_t *_obj, lang_void *_aux)
{
     _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t*)_portobj->dev;
    attr_value_t _val0;
    attr_value_t v298_value UNUSED ;
    memset((void *)&v298_value, 0, sizeof(attr_value_t ));
    #line 311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 1331 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v301_value UNUSED ;
        #line 1331 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v301_value, 0, sizeof(attr_value_t ));
        v301_value = SIM_make_attr_uint64(0);
        {
            int64 v303_i UNUSED  = 0;
            {
                #line 1335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint64 v304__ret_value UNUSED  = 0;
                #line 1335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_b2__r___get64(_dev, &v304__ret_value))
                #line 1335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                goto throw24;
                #line 1335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v303_i = v304__ret_value;
                #line 1116 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
            }
            #line 1336 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v301_value = SIM_make_attr_uint64(v303_i);
        }
        if (false) throw24:
        #line 1338 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v301_value = SIM_make_attr_invalid();
        #line 1331 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v298_value = v301_value;
        #line 311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 1128 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
    _val0 = v298_value;
    return _val0;
}

static set_error_t set_b2_r2(conf_object_t *_obj, attr_value_t *_val, lang_void *_aux)
{
     _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t*)_portobj->dev;
    set_error_t _status = Sim_Set_Illegal_Value;
    #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v309_value UNUSED  = *_val;
        #line 1320 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        set_error_t v309_err UNUSED  = 0;
        #line 1323 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (_DML_M_b2__r2___set64(_dev, SIM_attr_integer(v309_value)))
        #line 1323 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        goto throw25;
        #line 1325 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v309_err = 0;
        #line 1327 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (false) throw25:
        #line 1327 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v309_err = 3;
        #line 1320 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        _status = v309_err;
        #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 1158 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
    return _status;
}

static attr_value_t get_b2_r2(conf_object_t *_obj, lang_void *_aux)
{
     _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t*)_portobj->dev;
    attr_value_t _val0;
    attr_value_t v319_value UNUSED ;
    memset((void *)&v319_value, 0, sizeof(attr_value_t ));
    #line 311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 1331 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v322_value UNUSED ;
        #line 1331 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v322_value, 0, sizeof(attr_value_t ));
        v322_value = SIM_make_attr_uint64(0);
        {
            int64 v324_i UNUSED  = 0;
            {
                #line 1335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint64 v325__ret_value UNUSED  = 0;
                #line 1335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_b2__r2___get64(_dev, &v325__ret_value))
                #line 1335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                goto throw26;
                #line 1335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v324_i = v325__ret_value;
                #line 1187 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
            }
            #line 1336 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v322_value = SIM_make_attr_uint64(v324_i);
        }
        if (false) throw26:
        #line 1338 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v322_value = SIM_make_attr_invalid();
        #line 1331 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v319_value = v322_value;
        #line 311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 1199 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
    _val0 = v319_value;
    return _val0;
}

static set_error_t set_b2_r3(conf_object_t *_obj, attr_value_t *_val, lang_void *_aux)
{
     _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t*)_portobj->dev;
    set_error_t _status = Sim_Set_Illegal_Value;
    #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v330_value UNUSED  = *_val;
        #line 1320 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        set_error_t v330_err UNUSED  = 0;
        #line 1323 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (_DML_M_b2__r3___set64(_dev, SIM_attr_integer(v330_value)))
        #line 1323 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        goto throw27;
        #line 1325 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v330_err = 0;
        #line 1327 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (false) throw27:
        #line 1327 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v330_err = 3;
        #line 1320 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        _status = v330_err;
        #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 1229 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
    return _status;
}

static attr_value_t get_b2_r3(conf_object_t *_obj, lang_void *_aux)
{
     _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t*)_portobj->dev;
    attr_value_t _val0;
    attr_value_t v340_value UNUSED ;
    memset((void *)&v340_value, 0, sizeof(attr_value_t ));
    #line 311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 1331 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v343_value UNUSED ;
        #line 1331 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v343_value, 0, sizeof(attr_value_t ));
        v343_value = SIM_make_attr_uint64(0);
        {
            int64 v345_i UNUSED  = 0;
            {
                #line 1335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint64 v346__ret_value UNUSED  = 0;
                #line 1335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_b2__r3___get64(_dev, &v346__ret_value))
                #line 1335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                goto throw28;
                #line 1335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v345_i = v346__ret_value;
                #line 1258 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
            }
            #line 1336 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v343_value = SIM_make_attr_uint64(v345_i);
        }
        if (false) throw28:
        #line 1338 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v343_value = SIM_make_attr_invalid();
        #line 1331 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v340_value = v343_value;
        #line 311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 1270 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
    _val0 = v340_value;
    return _val0;
}

static set_error_t set_b2_r4(conf_object_t *_obj, attr_value_t *_val, lang_void *_aux)
{
     _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t*)_portobj->dev;
    set_error_t _status = Sim_Set_Illegal_Value;
    #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v351_value UNUSED  = *_val;
        #line 1320 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        set_error_t v351_err UNUSED  = 0;
        #line 1323 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (_DML_M_b2__r4___set64(_dev, SIM_attr_integer(v351_value)))
        #line 1323 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        goto throw29;
        #line 1325 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v351_err = 0;
        #line 1327 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (false) throw29:
        #line 1327 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v351_err = 3;
        #line 1320 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        _status = v351_err;
        #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 1300 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
    return _status;
}

static attr_value_t get_b2_r4(conf_object_t *_obj, lang_void *_aux)
{
     _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t*)_portobj->dev;
    attr_value_t _val0;
    attr_value_t v361_value UNUSED ;
    memset((void *)&v361_value, 0, sizeof(attr_value_t ));
    #line 311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 1331 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v364_value UNUSED ;
        #line 1331 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v364_value, 0, sizeof(attr_value_t ));
        v364_value = SIM_make_attr_uint64(0);
        {
            int64 v366_i UNUSED  = 0;
            {
                #line 1335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint64 v367__ret_value UNUSED  = 0;
                #line 1335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_b2__r4___get64(_dev, &v367__ret_value))
                #line 1335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                goto throw30;
                #line 1335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v366_i = v367__ret_value;
                #line 1329 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
            }
            #line 1336 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v364_value = SIM_make_attr_uint64(v366_i);
        }
        if (false) throw30:
        #line 1338 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v364_value = SIM_make_attr_invalid();
        #line 1331 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v361_value = v364_value;
        #line 311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 1341 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
    _val0 = v361_value;
    return _val0;
}

static set_error_t set_b2_r5(conf_object_t *_obj, attr_value_t *_val, lang_void *_aux)
{
     _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t*)_portobj->dev;
    set_error_t _status = Sim_Set_Illegal_Value;
    #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v372_value UNUSED  = *_val;
        #line 1320 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        set_error_t v372_err UNUSED  = 0;
        #line 1323 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (_DML_M_b2__r5___set64(_dev, SIM_attr_integer(v372_value)))
        #line 1323 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        goto throw31;
        #line 1325 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v372_err = 0;
        #line 1327 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (false) throw31:
        #line 1327 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v372_err = 3;
        #line 1320 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        _status = v372_err;
        #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 1371 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
    return _status;
}

static attr_value_t get_b2_r5(conf_object_t *_obj, lang_void *_aux)
{
     _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t*)_portobj->dev;
    attr_value_t _val0;
    attr_value_t v382_value UNUSED ;
    memset((void *)&v382_value, 0, sizeof(attr_value_t ));
    #line 311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 1331 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v385_value UNUSED ;
        #line 1331 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v385_value, 0, sizeof(attr_value_t ));
        v385_value = SIM_make_attr_uint64(0);
        {
            int64 v387_i UNUSED  = 0;
            {
                #line 1335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint64 v388__ret_value UNUSED  = 0;
                #line 1335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_b2__r5___get64(_dev, &v388__ret_value))
                #line 1335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                goto throw32;
                #line 1335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v387_i = v388__ret_value;
                #line 1400 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
            }
            #line 1336 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v385_value = SIM_make_attr_uint64(v387_i);
        }
        if (false) throw32:
        #line 1338 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v385_value = SIM_make_attr_invalid();
        #line 1331 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v382_value = v385_value;
        #line 311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 1412 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
    _val0 = v382_value;
    return _val0;
}

static set_error_t set_b2_r7(conf_object_t *_obj, attr_value_t *_val, lang_void *_aux)
{
     _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t*)_portobj->dev;
    set_error_t _status = Sim_Set_Illegal_Value;
    #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v393_value UNUSED  = *_val;
        #line 1320 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        set_error_t v393_err UNUSED  = 0;
        #line 1323 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (_DML_M_b2__r7___set64(_dev, SIM_attr_integer(v393_value)))
        #line 1323 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        goto throw33;
        #line 1325 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v393_err = 0;
        #line 1327 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (false) throw33:
        #line 1327 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v393_err = 3;
        #line 1320 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        _status = v393_err;
        #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 1442 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
    return _status;
}

static attr_value_t get_b2_r7(conf_object_t *_obj, lang_void *_aux)
{
     _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t*)_portobj->dev;
    attr_value_t _val0;
    attr_value_t v403_value UNUSED ;
    memset((void *)&v403_value, 0, sizeof(attr_value_t ));
    #line 311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 1331 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v406_value UNUSED ;
        #line 1331 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v406_value, 0, sizeof(attr_value_t ));
        v406_value = SIM_make_attr_uint64(0);
        {
            int64 v408_i UNUSED  = 0;
            {
                #line 1335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint64 v409__ret_value UNUSED  = 0;
                #line 1335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_b2__r7___get64(_dev, &v409__ret_value))
                #line 1335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                goto throw34;
                #line 1335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v408_i = v409__ret_value;
                #line 1471 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
            }
            #line 1336 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v406_value = SIM_make_attr_uint64(v408_i);
        }
        if (false) throw34:
        #line 1338 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v406_value = SIM_make_attr_invalid();
        #line 1331 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v403_value = v406_value;
        #line 311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 1483 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
    _val0 = v403_value;
    return _val0;
}

static set_error_t set_c(conf_object_t *_obj, attr_value_t *_val, lang_void *_aux)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    set_error_t _status = Sim_Set_Illegal_Value;
    #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v414_value UNUSED  = *_val;
        #line 1686 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        set_error_t v414_err UNUSED  = 0;
        #line 1686 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            conf_object_t *v415_obj UNUSED  = NULL;
            char const *v415_port UNUSED  = NULL;
            #line 1690 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v414_err = 0;
            #line 1693 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (SIM_attr_is_object(v414_value))
            v415_obj = SIM_attr_object(v414_value);
            else
            #line 1695 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (SIM_attr_is_list(v414_value))
            #line 1695 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                v415_obj = SIM_attr_object(SIM_attr_list_item(v414_value, 0));
                v415_port = SIM_attr_string(SIM_attr_list_item(v414_value, 1));
            }
            #line 1702 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (v415_obj == _dev->c.obj && ((v415_port == (NULL) && _dev->c.port == (NULL)) || ((v415_port != (NULL) && _dev->c.port != (NULL)) && strcmp(v415_port, _dev->c.port) == 0)))
            #line 1705 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            goto exit116;
            #line 1707 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            char *v415_old_port UNUSED  = _dev->c.port;
            char *v415_new_port UNUSED  = v415_port ? MM_STRDUP(v415_port) : (NULL);
            #line 1710 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (v415_obj != NULL)
            #line 1710 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                bool v417_valid UNUSED  = 0;
                #line 1715 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                _dev->c.port = v415_new_port;
                {
                    #line 1677 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    bool v419_valid UNUSED  = 0;
                    v419_valid = 1;
                    #line 1677 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    v417_valid = v419_valid;
                    #line 1716 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                _dev->c.port = v415_old_port;
                if (!v417_valid)
                goto throw35;
                #line 1721 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    #line 1721 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    conf_object_t *v422_obj UNUSED  = v415_obj;
                    #line 160 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
                    bool v422_valid UNUSED  = 0;
                    if (_dev->c.obj == v422_obj)
                    v422_valid = 1;
                    #line 160 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
                    v417_valid = v422_valid;
                    #line 1721 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                if (!v417_valid)
                goto throw35;
                #line 1729 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (false) throw35:
                #line 1729 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    MM_FREE(v415_new_port);
                    _dev->c.port = v415_old_port;
                    #line 1733 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    v414_err = v417_valid ? 2 : 3;
                    goto exit116;
                }
            }
            #line 155 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
            SIM_LOG_INFO(1, &_dev->obj, 0, "before set conn");
            #line 1740 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            _dev->c.obj = v415_obj;
            _dev->c.port = v415_new_port;
            MM_FREE(v415_old_port);
            #line 1744 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                #line 1744 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                conf_object_t *v433_obj UNUSED  = v415_obj;
                #line 1744 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                char const *v433_port UNUSED  = v415_port;
                #line 1793 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (v433_obj != NULL)
                {
                    #line 1794 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    if (v433_port != NULL)
                    _dev->c.signal = SIM_c_get_port_interface(v433_obj, "signal", v433_port);
                    else
                    _dev->c.signal = SIM_c_get_interface(v433_obj, "signal");
                    #line 1794 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 1798 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                else
                _dev->c.signal = NULL;
                #line 1744 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            #line 158 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
            SIM_LOG_INFO(1, &_dev->obj, 0, "after set conn");
            #line 1746 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    exit116: ;
        #line 1686 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        _status = v414_err;
        #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 1602 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
    return _status;
}

static attr_value_t get_c(conf_object_t *_obj, lang_void *_aux)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _val0;
    attr_value_t v439_value UNUSED ;
    memset((void *)&v439_value, 0, sizeof(attr_value_t ));
    #line 311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 1748 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v442_value UNUSED ;
        #line 1748 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v442_value, 0, sizeof(attr_value_t ));
        if (_dev->c.port != NULL)
        #line 1749 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            v442_value = SIM_alloc_attr_list(2);
            SIM_attr_list_set_item(&v442_value, 0, SIM_make_attr_object(_dev->c.obj));
            SIM_attr_list_set_item(&v442_value, 1, SIM_make_attr_string(_dev->c.port));
        }
        #line 1753 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        else
        v442_value = SIM_make_attr_object(_dev->c.obj);
        #line 1748 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v439_value = v442_value;
        #line 311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 1632 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
    _val0 = v439_value;
    return _val0;
}

static set_error_t set_c2(conf_object_t *_obj, attr_value_t *_val, lang_void *_aux)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    set_error_t _status = Sim_Set_Illegal_Value;
    #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v449_value UNUSED  = *_val;
        #line 1686 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        set_error_t v449_err UNUSED  = 0;
        #line 1686 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            conf_object_t *v450_obj UNUSED  = NULL;
            char const *v450_port UNUSED  = NULL;
            #line 1690 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v449_err = 0;
            #line 1693 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (SIM_attr_is_object(v449_value))
            v450_obj = SIM_attr_object(v449_value);
            else
            #line 1695 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (SIM_attr_is_list(v449_value))
            #line 1695 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                v450_obj = SIM_attr_object(SIM_attr_list_item(v449_value, 0));
                v450_port = SIM_attr_string(SIM_attr_list_item(v449_value, 1));
            }
            #line 1702 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (v450_obj == _dev->c2.obj && ((v450_port == (NULL) && _dev->c2.port == (NULL)) || ((v450_port != (NULL) && _dev->c2.port != (NULL)) && strcmp(v450_port, _dev->c2.port) == 0)))
            #line 1705 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            goto exit126;
            #line 1707 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            char *v450_old_port UNUSED  = _dev->c2.port;
            char *v450_new_port UNUSED  = v450_port ? MM_STRDUP(v450_port) : (NULL);
            #line 1710 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (v450_obj != NULL)
            #line 1710 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                bool v452_valid UNUSED  = 0;
                #line 1715 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                _dev->c2.port = v450_new_port;
                {
                    #line 1677 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    bool v454_valid UNUSED  = 0;
                    v454_valid = 1;
                    #line 1677 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    v452_valid = v454_valid;
                    #line 1716 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                _dev->c2.port = v450_old_port;
                if (!v452_valid)
                goto throw36;
                #line 1721 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    #line 1681 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    bool v457_valid UNUSED  = 0;
                    #line 1683 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    v457_valid = 1;
                    #line 1681 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    v452_valid = v457_valid;
                    #line 1721 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                if (!v452_valid)
                goto throw36;
                #line 1727 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    #line 1727 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    conf_object_t *v462_obj UNUSED  = v450_obj;
                    #line 1727 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    char const *v462_port UNUSED  = v450_port;
                    #line 1770 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    {
                        void const  *v464_iface UNUSED  = NULL;
                        if (v462_port != NULL)
                        v464_iface = SIM_c_get_port_interface(v462_obj, "signal", v462_port);
                        else
                        v464_iface = SIM_c_get_interface(v462_obj, "signal");
                        #line 1777 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        if (v464_iface == (NULL))
                        #line 1777 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        {
                            if (v462_port != NULL)
                            SIM_LOG_ERROR(&_dev->obj, 0, "Interface '%s' not found for port '%s' in object '%s'", "signal", v462_port, SIM_object_name(v462_obj));
                            #line 1782 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                            else
                            SIM_LOG_ERROR(&_dev->obj, 0, "The %s object does not implement the required %s interface", SIM_object_name(v462_obj), "signal");
                            #line 1786 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                            goto throw36;
                        }
                    }
                    #line 1727 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 1729 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (false) throw36:
                #line 1729 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    MM_FREE(v450_new_port);
                    _dev->c2.port = v450_old_port;
                    #line 1733 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    v449_err = v452_valid ? 2 : 3;
                    goto exit126;
                }
            }
            #line 1740 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            _dev->c2.obj = v450_obj;
            _dev->c2.port = v450_new_port;
            MM_FREE(v450_old_port);
            #line 1744 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                #line 1744 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                conf_object_t *v470_obj UNUSED  = v450_obj;
                #line 1744 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                char const *v470_port UNUSED  = v450_port;
                #line 1793 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (v470_obj != NULL)
                {
                    #line 1794 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    if (v470_port != NULL)
                    _dev->c2.signal = SIM_c_get_port_interface(v470_obj, "signal", v470_port);
                    else
                    _dev->c2.signal = SIM_c_get_interface(v470_obj, "signal");
                    #line 1794 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 1798 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                else
                _dev->c2.signal = NULL;
                #line 1744 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            #line 1746 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    exit126: ;
        #line 1686 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        _status = v449_err;
        #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 1773 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
    return _status;
}

static attr_value_t get_c2(conf_object_t *_obj, lang_void *_aux)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _val0;
    attr_value_t v476_value UNUSED ;
    memset((void *)&v476_value, 0, sizeof(attr_value_t ));
    #line 311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 1748 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v479_value UNUSED ;
        #line 1748 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v479_value, 0, sizeof(attr_value_t ));
        if (_dev->c2.port != NULL)
        #line 1749 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            v479_value = SIM_alloc_attr_list(2);
            SIM_attr_list_set_item(&v479_value, 0, SIM_make_attr_object(_dev->c2.obj));
            SIM_attr_list_set_item(&v479_value, 1, SIM_make_attr_string(_dev->c2.port));
        }
        #line 1753 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        else
        v479_value = SIM_make_attr_object(_dev->c2.obj);
        #line 1748 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v476_value = v479_value;
        #line 311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 1803 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
    _val0 = v476_value;
    return _val0;
}

static set_error_t set_enum_attr(conf_object_t *_obj, attr_value_t *_val, lang_void *_aux)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    set_error_t _status = Sim_Set_Illegal_Value;
    #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v486_value UNUSED  = *_val;
        #line 376 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        set_error_t v486_err UNUSED  = 0;
        v486_err = 0;
        #line 379 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (_DML_M_enum_attr__before_set(_dev))
        #line 379 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        goto throw37;
        if (_DML_M_enum_attr__set(_dev, v486_value))
        #line 380 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        goto throw37;
        if (_DML_M_enum_attr__after_set(_dev))
        #line 381 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        goto throw37;
        #line 383 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (false) throw37:
        #line 383 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v486_err = 3;
        #line 376 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        _status = v486_err;
        #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 1837 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
    return _status;
}

static attr_value_t get_enum_attr(conf_object_t *_obj, lang_void *_aux)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _val0;
    attr_value_t v494_value UNUSED ;
    memset((void *)&v494_value, 0, sizeof(attr_value_t ));
    #line 311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 386 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v497_value UNUSED ;
        #line 386 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v497_value, 0, sizeof(attr_value_t ));
        {
            #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
            attr_value_t v499_v UNUSED ;
            #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
            memset((void *)&v499_v, 0, sizeof(attr_value_t ));
            v499_v = SIM_make_attr_string(_dev->enum_attr == 0 ? "zero" : "nonzero");
            #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
            v497_value = v499_v;
            #line 387 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 386 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v494_value = v497_value;
        #line 311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 1867 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
    _val0 = v494_value;
    return _val0;
}

static void  _DML_PIFACE_access__bank_instrumentation_subscribe__disable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_access__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, connection))
    SIM_LOG_ERROR(_dev->access._obj, 0, "Uncaught DML exception");
}

static void  _DML_PIFACE_access__bank_instrumentation_subscribe__enable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_access__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, connection))
    SIM_LOG_ERROR(_dev->access._obj, 0, "Uncaught DML exception");
}

static bank_callback_handle_t _DML_PIFACE_access__bank_instrumentation_subscribe__register_after_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v503__ret_handle UNUSED  = 0;
        if (_DML_M_access__bank_instrumentation_subscribe__register_after_read(_dev, connection, offset, size, after_read, user_data, &v503__ret_handle))
        SIM_LOG_ERROR(_dev->access._obj, 0, "Uncaught DML exception");
        handle = v503__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_PIFACE_access__bank_instrumentation_subscribe__register_after_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v504__ret_handle UNUSED  = 0;
        if (_DML_M_access__bank_instrumentation_subscribe__register_after_write(_dev, connection, offset, size, after_write, user_data, &v504__ret_handle))
        SIM_LOG_ERROR(_dev->access._obj, 0, "Uncaught DML exception");
        handle = v504__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_PIFACE_access__bank_instrumentation_subscribe__register_before_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v505__ret_handle UNUSED  = 0;
        if (_DML_M_access__bank_instrumentation_subscribe__register_before_read(_dev, connection, offset, size, before_read, user_data, &v505__ret_handle))
        SIM_LOG_ERROR(_dev->access._obj, 0, "Uncaught DML exception");
        handle = v505__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_PIFACE_access__bank_instrumentation_subscribe__register_before_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v506__ret_handle UNUSED  = 0;
        if (_DML_M_access__bank_instrumentation_subscribe__register_before_write(_dev, connection, offset, size, before_write, user_data, &v506__ret_handle))
        SIM_LOG_ERROR(_dev->access._obj, 0, "Uncaught DML exception");
        handle = v506__ret_handle;
    }
    return handle;
}

static void  _DML_PIFACE_access__bank_instrumentation_subscribe__remove_callback(conf_object_t *_obj, bank_callback_handle_t callback)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_access__bank_instrumentation_subscribe__remove_callback(_dev, callback))
    SIM_LOG_ERROR(_dev->access._obj, 0, "Uncaught DML exception");
}

static void  _DML_PIFACE_access__bank_instrumentation_subscribe__remove_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_access__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, connection))
    SIM_LOG_ERROR(_dev->access._obj, 0, "Uncaught DML exception");
}

static void  _DML_IFACE_access__bank_instrumentation_subscribe__disable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_access__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, connection))
    SIM_LOG_ERROR(_dev->access._obj, 0, "Uncaught DML exception");
}

static void  _DML_IFACE_access__bank_instrumentation_subscribe__enable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_access__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, connection))
    SIM_LOG_ERROR(_dev->access._obj, 0, "Uncaught DML exception");
}

static bank_callback_handle_t _DML_IFACE_access__bank_instrumentation_subscribe__register_after_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v511__ret_handle UNUSED  = 0;
        if (_DML_M_access__bank_instrumentation_subscribe__register_after_read(_dev, connection, offset, size, after_read, user_data, &v511__ret_handle))
        SIM_LOG_ERROR(_dev->access._obj, 0, "Uncaught DML exception");
        handle = v511__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_access__bank_instrumentation_subscribe__register_after_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v512__ret_handle UNUSED  = 0;
        if (_DML_M_access__bank_instrumentation_subscribe__register_after_write(_dev, connection, offset, size, after_write, user_data, &v512__ret_handle))
        SIM_LOG_ERROR(_dev->access._obj, 0, "Uncaught DML exception");
        handle = v512__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_access__bank_instrumentation_subscribe__register_before_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v513__ret_handle UNUSED  = 0;
        if (_DML_M_access__bank_instrumentation_subscribe__register_before_read(_dev, connection, offset, size, before_read, user_data, &v513__ret_handle))
        SIM_LOG_ERROR(_dev->access._obj, 0, "Uncaught DML exception");
        handle = v513__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_access__bank_instrumentation_subscribe__register_before_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v514__ret_handle UNUSED  = 0;
        if (_DML_M_access__bank_instrumentation_subscribe__register_before_write(_dev, connection, offset, size, before_write, user_data, &v514__ret_handle))
        SIM_LOG_ERROR(_dev->access._obj, 0, "Uncaught DML exception");
        handle = v514__ret_handle;
    }
    return handle;
}

static void  _DML_IFACE_access__bank_instrumentation_subscribe__remove_callback(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_access__bank_instrumentation_subscribe__remove_callback(_dev, callback))
    SIM_LOG_ERROR(_dev->access._obj, 0, "Uncaught DML exception");
}

static void  _DML_IFACE_access__bank_instrumentation_subscribe__remove_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_access__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, connection))
    SIM_LOG_ERROR(_dev->access._obj, 0, "Uncaught DML exception");
}

static attr_value_t _DML_PIFACE_access__instrumentation_order__get_connections(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t connections;
    memset((void *)&connections, 0, sizeof(attr_value_t ));
    {
        attr_value_t v517__ret_connections UNUSED ;
        memset((void *)&v517__ret_connections, 0, sizeof(attr_value_t ));
        if (_DML_M_access__instrumentation_order__get_connections(_dev, &v517__ret_connections))
        SIM_LOG_ERROR(_dev->access._obj, 0, "Uncaught DML exception");
        connections = v517__ret_connections;
    }
    return connections;
}

static bool _DML_PIFACE_access__instrumentation_order__move_before(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool success = 0;
    {
        bool v518__ret_success UNUSED  = 0;
        if (_DML_M_access__instrumentation_order__move_before(_dev, connection, before, &v518__ret_success))
        SIM_LOG_ERROR(_dev->access._obj, 0, "Uncaught DML exception");
        success = v518__ret_success;
    }
    return success;
}

static attr_value_t _DML_IFACE_access__instrumentation_order__get_connections(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t connections;
    memset((void *)&connections, 0, sizeof(attr_value_t ));
    {
        attr_value_t v519__ret_connections UNUSED ;
        memset((void *)&v519__ret_connections, 0, sizeof(attr_value_t ));
        if (_DML_M_access__instrumentation_order__get_connections(_dev, &v519__ret_connections))
        SIM_LOG_ERROR(_dev->access._obj, 0, "Uncaught DML exception");
        connections = v519__ret_connections;
    }
    return connections;
}

static bool _DML_IFACE_access__instrumentation_order__move_before(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool success = 0;
    {
        bool v520__ret_success UNUSED  = 0;
        if (_DML_M_access__instrumentation_order__move_before(_dev, connection, before, &v520__ret_success))
        SIM_LOG_ERROR(_dev->access._obj, 0, "Uncaught DML exception");
        success = v520__ret_success;
    }
    return success;
}

static attr_value_t _DML_PIFACE_access__int_register__all_registers(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t vals;
    memset((void *)&vals, 0, sizeof(attr_value_t ));
    {
        attr_value_t v521__ret_vals UNUSED ;
        memset((void *)&v521__ret_vals, 0, sizeof(attr_value_t ));
        if (_DML_M_access__int_register__all_registers(_dev, &v521__ret_vals))
        SIM_LOG_ERROR(_dev->access._obj, 0, "Uncaught DML exception");
        vals = v521__ret_vals;
    }
    return vals;
}

static char const *_DML_PIFACE_access__int_register__get_name(conf_object_t *_obj, int num)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    char const *name = NULL;
    {
        char const *v522__ret_name UNUSED  = NULL;
        if (_DML_M_access__int_register__get_name(_dev, num, &v522__ret_name))
        SIM_LOG_ERROR(_dev->access._obj, 0, "Uncaught DML exception");
        name = v522__ret_name;
    }
    return name;
}

static int _DML_PIFACE_access__int_register__get_number(conf_object_t *_obj, char const *name)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    int num = 0;
    {
        int v523__ret_num UNUSED  = 0;
        if (_DML_M_access__int_register__get_number(_dev, name, &v523__ret_num))
        SIM_LOG_ERROR(_dev->access._obj, 0, "Uncaught DML exception");
        num = v523__ret_num;
    }
    return num;
}

static uint64 _DML_PIFACE_access__int_register__read(conf_object_t *_obj, int num)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint64 val = 0;
    {
        uint64 v524__ret_val UNUSED  = 0;
        if (_DML_M_access__int_register__read(_dev, num, &v524__ret_val))
        SIM_LOG_ERROR(_dev->access._obj, 0, "Uncaught DML exception");
        val = v524__ret_val;
    }
    return val;
}

static int _DML_PIFACE_access__int_register__register_info(conf_object_t *_obj, int reg, ireg_info_t reqinfo)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    int info = 0;
    {
        int v525__ret_info UNUSED  = 0;
        if (_DML_M_access__int_register__register_info(_dev, reg, reqinfo, &v525__ret_info))
        SIM_LOG_ERROR(_dev->access._obj, 0, "Uncaught DML exception");
        info = v525__ret_info;
    }
    return info;
}

static void  _DML_PIFACE_access__int_register__write(conf_object_t *_obj, int num, uint64 val)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_access__int_register__write(_dev, num, val))
    SIM_LOG_ERROR(_dev->access._obj, 0, "Uncaught DML exception");
}

static attr_value_t _DML_IFACE_access__int_register__all_registers(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t vals;
    memset((void *)&vals, 0, sizeof(attr_value_t ));
    {
        attr_value_t v527__ret_vals UNUSED ;
        memset((void *)&v527__ret_vals, 0, sizeof(attr_value_t ));
        if (_DML_M_access__int_register__all_registers(_dev, &v527__ret_vals))
        SIM_LOG_ERROR(_dev->access._obj, 0, "Uncaught DML exception");
        vals = v527__ret_vals;
    }
    return vals;
}

static char const *_DML_IFACE_access__int_register__get_name(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *name = NULL;
    {
        char const *v528__ret_name UNUSED  = NULL;
        if (_DML_M_access__int_register__get_name(_dev, num, &v528__ret_name))
        SIM_LOG_ERROR(_dev->access._obj, 0, "Uncaught DML exception");
        name = v528__ret_name;
    }
    return name;
}

static int _DML_IFACE_access__int_register__get_number(conf_object_t *_obj, char const *name)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int num = 0;
    {
        int v529__ret_num UNUSED  = 0;
        if (_DML_M_access__int_register__get_number(_dev, name, &v529__ret_num))
        SIM_LOG_ERROR(_dev->access._obj, 0, "Uncaught DML exception");
        num = v529__ret_num;
    }
    return num;
}

static uint64 _DML_IFACE_access__int_register__read(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v530__ret_val UNUSED  = 0;
        if (_DML_M_access__int_register__read(_dev, num, &v530__ret_val))
        SIM_LOG_ERROR(_dev->access._obj, 0, "Uncaught DML exception");
        val = v530__ret_val;
    }
    return val;
}

static int _DML_IFACE_access__int_register__register_info(conf_object_t *_obj, int reg, ireg_info_t reqinfo)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int info = 0;
    {
        int v531__ret_info UNUSED  = 0;
        if (_DML_M_access__int_register__register_info(_dev, reg, reqinfo, &v531__ret_info))
        SIM_LOG_ERROR(_dev->access._obj, 0, "Uncaught DML exception");
        info = v531__ret_info;
    }
    return info;
}

static void  _DML_IFACE_access__int_register__write(conf_object_t *_obj, int num, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_access__int_register__write(_dev, num, val))
    SIM_LOG_ERROR(_dev->access._obj, 0, "Uncaught DML exception");
}

static exception_type_t _DML_PIFACE_access__io_memory__operation(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    exception_type_t ex = 0;
    {
        exception_type_t v533__ret_ex UNUSED  = 0;
        if (_DML_M_access__io_memory__operation(_dev, mem_op, map_info, &v533__ret_ex))
        SIM_LOG_ERROR(_dev->access._obj, 0, "Uncaught DML exception");
        ex = v533__ret_ex;
    }
    return ex;
}

static exception_type_t _DML_IFACE_access__io_memory__operation(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t ex = 0;
    {
        exception_type_t v534__ret_ex UNUSED  = 0;
        if (_DML_M_access__io_memory__operation(_dev, mem_op, map_info, &v534__ret_ex))
        SIM_LOG_ERROR(_dev->access._obj, 0, "Uncaught DML exception");
        ex = v534__ret_ex;
    }
    return ex;
}

static bool _DML_PIFACE_access__register_view__big_endian_bitorder(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool big_endian = 0;
    {
        bool v535__ret_big_endian UNUSED  = 0;
        if (_DML_M_access__register_view__big_endian_bitorder(_dev, &v535__ret_big_endian))
        SIM_LOG_ERROR(_dev->access._obj, 0, "Uncaught DML exception");
        big_endian = v535__ret_big_endian;
    }
    return big_endian;
}

static char const *_DML_PIFACE_access__register_view__description(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    char const *desc = NULL;
    {
        char const *v536__ret_desc UNUSED  = NULL;
        if (_DML_M_access__register_view__description(_dev, &v536__ret_desc))
        SIM_LOG_ERROR(_dev->access._obj, 0, "Uncaught DML exception");
        desc = v536__ret_desc;
    }
    return desc;
}

static uint64 _DML_PIFACE_access__register_view__get_register_value(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint64 val = 0;
    {
        uint64 v537__ret_val UNUSED  = 0;
        if (_DML_M_access__register_view__get_register_value(_dev, reg, &v537__ret_val))
        SIM_LOG_ERROR(_dev->access._obj, 0, "Uncaught DML exception");
        val = v537__ret_val;
    }
    return val;
}

static uint32 _DML_PIFACE_access__register_view__number_of_registers(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint32 num = 0;
    {
        uint32 v538__ret_num UNUSED  = 0;
        if (_DML_M_access__register_view__number_of_registers(_dev, &v538__ret_num))
        SIM_LOG_ERROR(_dev->access._obj, 0, "Uncaught DML exception");
        num = v538__ret_num;
    }
    return num;
}

static attr_value_t _DML_PIFACE_access__register_view__register_info(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t info;
    memset((void *)&info, 0, sizeof(attr_value_t ));
    {
        attr_value_t v539__ret_info UNUSED ;
        memset((void *)&v539__ret_info, 0, sizeof(attr_value_t ));
        if (_DML_M_access__register_view__register_info(_dev, reg, &v539__ret_info))
        SIM_LOG_ERROR(_dev->access._obj, 0, "Uncaught DML exception");
        info = v539__ret_info;
    }
    return info;
}

static void  _DML_PIFACE_access__register_view__set_register_value(conf_object_t *_obj, uint32 reg, uint64 val)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_access__register_view__set_register_value(_dev, reg, val))
    SIM_LOG_ERROR(_dev->access._obj, 0, "Uncaught DML exception");
}

static bool _DML_IFACE_access__register_view__big_endian_bitorder(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool big_endian = 0;
    {
        bool v541__ret_big_endian UNUSED  = 0;
        if (_DML_M_access__register_view__big_endian_bitorder(_dev, &v541__ret_big_endian))
        SIM_LOG_ERROR(_dev->access._obj, 0, "Uncaught DML exception");
        big_endian = v541__ret_big_endian;
    }
    return big_endian;
}

static char const *_DML_IFACE_access__register_view__description(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *desc = NULL;
    {
        char const *v542__ret_desc UNUSED  = NULL;
        if (_DML_M_access__register_view__description(_dev, &v542__ret_desc))
        SIM_LOG_ERROR(_dev->access._obj, 0, "Uncaught DML exception");
        desc = v542__ret_desc;
    }
    return desc;
}

static uint64 _DML_IFACE_access__register_view__get_register_value(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v543__ret_val UNUSED  = 0;
        if (_DML_M_access__register_view__get_register_value(_dev, reg, &v543__ret_val))
        SIM_LOG_ERROR(_dev->access._obj, 0, "Uncaught DML exception");
        val = v543__ret_val;
    }
    return val;
}

static uint32 _DML_IFACE_access__register_view__number_of_registers(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 num = 0;
    {
        uint32 v544__ret_num UNUSED  = 0;
        if (_DML_M_access__register_view__number_of_registers(_dev, &v544__ret_num))
        SIM_LOG_ERROR(_dev->access._obj, 0, "Uncaught DML exception");
        num = v544__ret_num;
    }
    return num;
}

static attr_value_t _DML_IFACE_access__register_view__register_info(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t info;
    memset((void *)&info, 0, sizeof(attr_value_t ));
    {
        attr_value_t v545__ret_info UNUSED ;
        memset((void *)&v545__ret_info, 0, sizeof(attr_value_t ));
        if (_DML_M_access__register_view__register_info(_dev, reg, &v545__ret_info))
        SIM_LOG_ERROR(_dev->access._obj, 0, "Uncaught DML exception");
        info = v545__ret_info;
    }
    return info;
}

static void  _DML_IFACE_access__register_view__set_register_value(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_access__register_view__set_register_value(_dev, reg, val))
    SIM_LOG_ERROR(_dev->access._obj, 0, "Uncaught DML exception");
}

static attr_value_t _DML_PIFACE_access__register_view_catalog__register_names(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v547__ret_ret UNUSED ;
        memset((void *)&v547__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_access__register_view_catalog__register_names(_dev, &v547__ret_ret))
        SIM_LOG_ERROR(_dev->access._obj, 0, "Uncaught DML exception");
        ret = v547__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_PIFACE_access__register_view_catalog__register_offsets(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v548__ret_ret UNUSED ;
        memset((void *)&v548__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_access__register_view_catalog__register_offsets(_dev, &v548__ret_ret))
        SIM_LOG_ERROR(_dev->access._obj, 0, "Uncaught DML exception");
        ret = v548__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_access__register_view_catalog__register_names(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v549__ret_ret UNUSED ;
        memset((void *)&v549__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_access__register_view_catalog__register_names(_dev, &v549__ret_ret))
        SIM_LOG_ERROR(_dev->access._obj, 0, "Uncaught DML exception");
        ret = v549__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_access__register_view_catalog__register_offsets(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v550__ret_ret UNUSED ;
        memset((void *)&v550__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_access__register_view_catalog__register_offsets(_dev, &v550__ret_ret))
        SIM_LOG_ERROR(_dev->access._obj, 0, "Uncaught DML exception");
        ret = v550__ret_ret;
    }
    return ret;
}

static void  _DML_PIFACE_arr__bank_instrumentation_subscribe__disable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_arr__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, (_portobj->indices)[0], connection))
    SIM_LOG_ERROR(_dev->arr._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
}

static void  _DML_PIFACE_arr__bank_instrumentation_subscribe__enable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_arr__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, (_portobj->indices)[0], connection))
    SIM_LOG_ERROR(_dev->arr._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
}

static bank_callback_handle_t _DML_PIFACE_arr__bank_instrumentation_subscribe__register_after_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v553__ret_handle UNUSED  = 0;
        if (_DML_M_arr__bank_instrumentation_subscribe__register_after_read(_dev, (_portobj->indices)[0], connection, offset, size, after_read, user_data, &v553__ret_handle))
        SIM_LOG_ERROR(_dev->arr._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        handle = v553__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_PIFACE_arr__bank_instrumentation_subscribe__register_after_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v554__ret_handle UNUSED  = 0;
        if (_DML_M_arr__bank_instrumentation_subscribe__register_after_write(_dev, (_portobj->indices)[0], connection, offset, size, after_write, user_data, &v554__ret_handle))
        SIM_LOG_ERROR(_dev->arr._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        handle = v554__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_PIFACE_arr__bank_instrumentation_subscribe__register_before_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v555__ret_handle UNUSED  = 0;
        if (_DML_M_arr__bank_instrumentation_subscribe__register_before_read(_dev, (_portobj->indices)[0], connection, offset, size, before_read, user_data, &v555__ret_handle))
        SIM_LOG_ERROR(_dev->arr._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        handle = v555__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_PIFACE_arr__bank_instrumentation_subscribe__register_before_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v556__ret_handle UNUSED  = 0;
        if (_DML_M_arr__bank_instrumentation_subscribe__register_before_write(_dev, (_portobj->indices)[0], connection, offset, size, before_write, user_data, &v556__ret_handle))
        SIM_LOG_ERROR(_dev->arr._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        handle = v556__ret_handle;
    }
    return handle;
}

static void  _DML_PIFACE_arr__bank_instrumentation_subscribe__remove_callback(conf_object_t *_obj, bank_callback_handle_t callback)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_arr__bank_instrumentation_subscribe__remove_callback(_dev, (_portobj->indices)[0], callback))
    SIM_LOG_ERROR(_dev->arr._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
}

static void  _DML_PIFACE_arr__bank_instrumentation_subscribe__remove_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_arr__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, (_portobj->indices)[0], connection))
    SIM_LOG_ERROR(_dev->arr._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__disable_connection_callbacks__0(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, 0, connection))
    SIM_LOG_ERROR(_dev->arr._obj[0], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__enable_connection_callbacks__0(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, 0, connection))
    SIM_LOG_ERROR(_dev->arr._obj[0], 0, "Uncaught DML exception");
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_after_read__0(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v561__ret_handle UNUSED  = 0;
        if (_DML_M_arr__bank_instrumentation_subscribe__register_after_read(_dev, 0, connection, offset, size, after_read, user_data, &v561__ret_handle))
        SIM_LOG_ERROR(_dev->arr._obj[0], 0, "Uncaught DML exception");
        handle = v561__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_after_write__0(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v562__ret_handle UNUSED  = 0;
        if (_DML_M_arr__bank_instrumentation_subscribe__register_after_write(_dev, 0, connection, offset, size, after_write, user_data, &v562__ret_handle))
        SIM_LOG_ERROR(_dev->arr._obj[0], 0, "Uncaught DML exception");
        handle = v562__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_before_read__0(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v563__ret_handle UNUSED  = 0;
        if (_DML_M_arr__bank_instrumentation_subscribe__register_before_read(_dev, 0, connection, offset, size, before_read, user_data, &v563__ret_handle))
        SIM_LOG_ERROR(_dev->arr._obj[0], 0, "Uncaught DML exception");
        handle = v563__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_before_write__0(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v564__ret_handle UNUSED  = 0;
        if (_DML_M_arr__bank_instrumentation_subscribe__register_before_write(_dev, 0, connection, offset, size, before_write, user_data, &v564__ret_handle))
        SIM_LOG_ERROR(_dev->arr._obj[0], 0, "Uncaught DML exception");
        handle = v564__ret_handle;
    }
    return handle;
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__remove_callback__0(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__bank_instrumentation_subscribe__remove_callback(_dev, 0, callback))
    SIM_LOG_ERROR(_dev->arr._obj[0], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__remove_connection_callbacks__0(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, 0, connection))
    SIM_LOG_ERROR(_dev->arr._obj[0], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__disable_connection_callbacks__1(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, 1, connection))
    SIM_LOG_ERROR(_dev->arr._obj[1], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__enable_connection_callbacks__1(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, 1, connection))
    SIM_LOG_ERROR(_dev->arr._obj[1], 0, "Uncaught DML exception");
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_after_read__1(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v569__ret_handle UNUSED  = 0;
        if (_DML_M_arr__bank_instrumentation_subscribe__register_after_read(_dev, 1, connection, offset, size, after_read, user_data, &v569__ret_handle))
        SIM_LOG_ERROR(_dev->arr._obj[1], 0, "Uncaught DML exception");
        handle = v569__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_after_write__1(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v570__ret_handle UNUSED  = 0;
        if (_DML_M_arr__bank_instrumentation_subscribe__register_after_write(_dev, 1, connection, offset, size, after_write, user_data, &v570__ret_handle))
        SIM_LOG_ERROR(_dev->arr._obj[1], 0, "Uncaught DML exception");
        handle = v570__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_before_read__1(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v571__ret_handle UNUSED  = 0;
        if (_DML_M_arr__bank_instrumentation_subscribe__register_before_read(_dev, 1, connection, offset, size, before_read, user_data, &v571__ret_handle))
        SIM_LOG_ERROR(_dev->arr._obj[1], 0, "Uncaught DML exception");
        handle = v571__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_before_write__1(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v572__ret_handle UNUSED  = 0;
        if (_DML_M_arr__bank_instrumentation_subscribe__register_before_write(_dev, 1, connection, offset, size, before_write, user_data, &v572__ret_handle))
        SIM_LOG_ERROR(_dev->arr._obj[1], 0, "Uncaught DML exception");
        handle = v572__ret_handle;
    }
    return handle;
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__remove_callback__1(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__bank_instrumentation_subscribe__remove_callback(_dev, 1, callback))
    SIM_LOG_ERROR(_dev->arr._obj[1], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__remove_connection_callbacks__1(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, 1, connection))
    SIM_LOG_ERROR(_dev->arr._obj[1], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__disable_connection_callbacks__2(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, 2, connection))
    SIM_LOG_ERROR(_dev->arr._obj[2], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__enable_connection_callbacks__2(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, 2, connection))
    SIM_LOG_ERROR(_dev->arr._obj[2], 0, "Uncaught DML exception");
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_after_read__2(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v577__ret_handle UNUSED  = 0;
        if (_DML_M_arr__bank_instrumentation_subscribe__register_after_read(_dev, 2, connection, offset, size, after_read, user_data, &v577__ret_handle))
        SIM_LOG_ERROR(_dev->arr._obj[2], 0, "Uncaught DML exception");
        handle = v577__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_after_write__2(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v578__ret_handle UNUSED  = 0;
        if (_DML_M_arr__bank_instrumentation_subscribe__register_after_write(_dev, 2, connection, offset, size, after_write, user_data, &v578__ret_handle))
        SIM_LOG_ERROR(_dev->arr._obj[2], 0, "Uncaught DML exception");
        handle = v578__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_before_read__2(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v579__ret_handle UNUSED  = 0;
        if (_DML_M_arr__bank_instrumentation_subscribe__register_before_read(_dev, 2, connection, offset, size, before_read, user_data, &v579__ret_handle))
        SIM_LOG_ERROR(_dev->arr._obj[2], 0, "Uncaught DML exception");
        handle = v579__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_before_write__2(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v580__ret_handle UNUSED  = 0;
        if (_DML_M_arr__bank_instrumentation_subscribe__register_before_write(_dev, 2, connection, offset, size, before_write, user_data, &v580__ret_handle))
        SIM_LOG_ERROR(_dev->arr._obj[2], 0, "Uncaught DML exception");
        handle = v580__ret_handle;
    }
    return handle;
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__remove_callback__2(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__bank_instrumentation_subscribe__remove_callback(_dev, 2, callback))
    SIM_LOG_ERROR(_dev->arr._obj[2], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__remove_connection_callbacks__2(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, 2, connection))
    SIM_LOG_ERROR(_dev->arr._obj[2], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__disable_connection_callbacks__3(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, 3, connection))
    SIM_LOG_ERROR(_dev->arr._obj[3], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__enable_connection_callbacks__3(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, 3, connection))
    SIM_LOG_ERROR(_dev->arr._obj[3], 0, "Uncaught DML exception");
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_after_read__3(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v585__ret_handle UNUSED  = 0;
        if (_DML_M_arr__bank_instrumentation_subscribe__register_after_read(_dev, 3, connection, offset, size, after_read, user_data, &v585__ret_handle))
        SIM_LOG_ERROR(_dev->arr._obj[3], 0, "Uncaught DML exception");
        handle = v585__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_after_write__3(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v586__ret_handle UNUSED  = 0;
        if (_DML_M_arr__bank_instrumentation_subscribe__register_after_write(_dev, 3, connection, offset, size, after_write, user_data, &v586__ret_handle))
        SIM_LOG_ERROR(_dev->arr._obj[3], 0, "Uncaught DML exception");
        handle = v586__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_before_read__3(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v587__ret_handle UNUSED  = 0;
        if (_DML_M_arr__bank_instrumentation_subscribe__register_before_read(_dev, 3, connection, offset, size, before_read, user_data, &v587__ret_handle))
        SIM_LOG_ERROR(_dev->arr._obj[3], 0, "Uncaught DML exception");
        handle = v587__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_before_write__3(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v588__ret_handle UNUSED  = 0;
        if (_DML_M_arr__bank_instrumentation_subscribe__register_before_write(_dev, 3, connection, offset, size, before_write, user_data, &v588__ret_handle))
        SIM_LOG_ERROR(_dev->arr._obj[3], 0, "Uncaught DML exception");
        handle = v588__ret_handle;
    }
    return handle;
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__remove_callback__3(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__bank_instrumentation_subscribe__remove_callback(_dev, 3, callback))
    SIM_LOG_ERROR(_dev->arr._obj[3], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__remove_connection_callbacks__3(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, 3, connection))
    SIM_LOG_ERROR(_dev->arr._obj[3], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__disable_connection_callbacks__4(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, 4, connection))
    SIM_LOG_ERROR(_dev->arr._obj[4], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__enable_connection_callbacks__4(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, 4, connection))
    SIM_LOG_ERROR(_dev->arr._obj[4], 0, "Uncaught DML exception");
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_after_read__4(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v593__ret_handle UNUSED  = 0;
        if (_DML_M_arr__bank_instrumentation_subscribe__register_after_read(_dev, 4, connection, offset, size, after_read, user_data, &v593__ret_handle))
        SIM_LOG_ERROR(_dev->arr._obj[4], 0, "Uncaught DML exception");
        handle = v593__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_after_write__4(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v594__ret_handle UNUSED  = 0;
        if (_DML_M_arr__bank_instrumentation_subscribe__register_after_write(_dev, 4, connection, offset, size, after_write, user_data, &v594__ret_handle))
        SIM_LOG_ERROR(_dev->arr._obj[4], 0, "Uncaught DML exception");
        handle = v594__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_before_read__4(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v595__ret_handle UNUSED  = 0;
        if (_DML_M_arr__bank_instrumentation_subscribe__register_before_read(_dev, 4, connection, offset, size, before_read, user_data, &v595__ret_handle))
        SIM_LOG_ERROR(_dev->arr._obj[4], 0, "Uncaught DML exception");
        handle = v595__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_before_write__4(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v596__ret_handle UNUSED  = 0;
        if (_DML_M_arr__bank_instrumentation_subscribe__register_before_write(_dev, 4, connection, offset, size, before_write, user_data, &v596__ret_handle))
        SIM_LOG_ERROR(_dev->arr._obj[4], 0, "Uncaught DML exception");
        handle = v596__ret_handle;
    }
    return handle;
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__remove_callback__4(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__bank_instrumentation_subscribe__remove_callback(_dev, 4, callback))
    SIM_LOG_ERROR(_dev->arr._obj[4], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__remove_connection_callbacks__4(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, 4, connection))
    SIM_LOG_ERROR(_dev->arr._obj[4], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__disable_connection_callbacks__5(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, 5, connection))
    SIM_LOG_ERROR(_dev->arr._obj[5], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__enable_connection_callbacks__5(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, 5, connection))
    SIM_LOG_ERROR(_dev->arr._obj[5], 0, "Uncaught DML exception");
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_after_read__5(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v601__ret_handle UNUSED  = 0;
        if (_DML_M_arr__bank_instrumentation_subscribe__register_after_read(_dev, 5, connection, offset, size, after_read, user_data, &v601__ret_handle))
        SIM_LOG_ERROR(_dev->arr._obj[5], 0, "Uncaught DML exception");
        handle = v601__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_after_write__5(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v602__ret_handle UNUSED  = 0;
        if (_DML_M_arr__bank_instrumentation_subscribe__register_after_write(_dev, 5, connection, offset, size, after_write, user_data, &v602__ret_handle))
        SIM_LOG_ERROR(_dev->arr._obj[5], 0, "Uncaught DML exception");
        handle = v602__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_before_read__5(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v603__ret_handle UNUSED  = 0;
        if (_DML_M_arr__bank_instrumentation_subscribe__register_before_read(_dev, 5, connection, offset, size, before_read, user_data, &v603__ret_handle))
        SIM_LOG_ERROR(_dev->arr._obj[5], 0, "Uncaught DML exception");
        handle = v603__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_before_write__5(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v604__ret_handle UNUSED  = 0;
        if (_DML_M_arr__bank_instrumentation_subscribe__register_before_write(_dev, 5, connection, offset, size, before_write, user_data, &v604__ret_handle))
        SIM_LOG_ERROR(_dev->arr._obj[5], 0, "Uncaught DML exception");
        handle = v604__ret_handle;
    }
    return handle;
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__remove_callback__5(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__bank_instrumentation_subscribe__remove_callback(_dev, 5, callback))
    SIM_LOG_ERROR(_dev->arr._obj[5], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__remove_connection_callbacks__5(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, 5, connection))
    SIM_LOG_ERROR(_dev->arr._obj[5], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__disable_connection_callbacks__6(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, 6, connection))
    SIM_LOG_ERROR(_dev->arr._obj[6], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__enable_connection_callbacks__6(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, 6, connection))
    SIM_LOG_ERROR(_dev->arr._obj[6], 0, "Uncaught DML exception");
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_after_read__6(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v609__ret_handle UNUSED  = 0;
        if (_DML_M_arr__bank_instrumentation_subscribe__register_after_read(_dev, 6, connection, offset, size, after_read, user_data, &v609__ret_handle))
        SIM_LOG_ERROR(_dev->arr._obj[6], 0, "Uncaught DML exception");
        handle = v609__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_after_write__6(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v610__ret_handle UNUSED  = 0;
        if (_DML_M_arr__bank_instrumentation_subscribe__register_after_write(_dev, 6, connection, offset, size, after_write, user_data, &v610__ret_handle))
        SIM_LOG_ERROR(_dev->arr._obj[6], 0, "Uncaught DML exception");
        handle = v610__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_before_read__6(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v611__ret_handle UNUSED  = 0;
        if (_DML_M_arr__bank_instrumentation_subscribe__register_before_read(_dev, 6, connection, offset, size, before_read, user_data, &v611__ret_handle))
        SIM_LOG_ERROR(_dev->arr._obj[6], 0, "Uncaught DML exception");
        handle = v611__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_before_write__6(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v612__ret_handle UNUSED  = 0;
        if (_DML_M_arr__bank_instrumentation_subscribe__register_before_write(_dev, 6, connection, offset, size, before_write, user_data, &v612__ret_handle))
        SIM_LOG_ERROR(_dev->arr._obj[6], 0, "Uncaught DML exception");
        handle = v612__ret_handle;
    }
    return handle;
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__remove_callback__6(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__bank_instrumentation_subscribe__remove_callback(_dev, 6, callback))
    SIM_LOG_ERROR(_dev->arr._obj[6], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__remove_connection_callbacks__6(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, 6, connection))
    SIM_LOG_ERROR(_dev->arr._obj[6], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__disable_connection_callbacks__7(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, 7, connection))
    SIM_LOG_ERROR(_dev->arr._obj[7], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__enable_connection_callbacks__7(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, 7, connection))
    SIM_LOG_ERROR(_dev->arr._obj[7], 0, "Uncaught DML exception");
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_after_read__7(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v617__ret_handle UNUSED  = 0;
        if (_DML_M_arr__bank_instrumentation_subscribe__register_after_read(_dev, 7, connection, offset, size, after_read, user_data, &v617__ret_handle))
        SIM_LOG_ERROR(_dev->arr._obj[7], 0, "Uncaught DML exception");
        handle = v617__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_after_write__7(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v618__ret_handle UNUSED  = 0;
        if (_DML_M_arr__bank_instrumentation_subscribe__register_after_write(_dev, 7, connection, offset, size, after_write, user_data, &v618__ret_handle))
        SIM_LOG_ERROR(_dev->arr._obj[7], 0, "Uncaught DML exception");
        handle = v618__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_before_read__7(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v619__ret_handle UNUSED  = 0;
        if (_DML_M_arr__bank_instrumentation_subscribe__register_before_read(_dev, 7, connection, offset, size, before_read, user_data, &v619__ret_handle))
        SIM_LOG_ERROR(_dev->arr._obj[7], 0, "Uncaught DML exception");
        handle = v619__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_before_write__7(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v620__ret_handle UNUSED  = 0;
        if (_DML_M_arr__bank_instrumentation_subscribe__register_before_write(_dev, 7, connection, offset, size, before_write, user_data, &v620__ret_handle))
        SIM_LOG_ERROR(_dev->arr._obj[7], 0, "Uncaught DML exception");
        handle = v620__ret_handle;
    }
    return handle;
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__remove_callback__7(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__bank_instrumentation_subscribe__remove_callback(_dev, 7, callback))
    SIM_LOG_ERROR(_dev->arr._obj[7], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__remove_connection_callbacks__7(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, 7, connection))
    SIM_LOG_ERROR(_dev->arr._obj[7], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__disable_connection_callbacks__8(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, 8, connection))
    SIM_LOG_ERROR(_dev->arr._obj[8], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__enable_connection_callbacks__8(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, 8, connection))
    SIM_LOG_ERROR(_dev->arr._obj[8], 0, "Uncaught DML exception");
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_after_read__8(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v625__ret_handle UNUSED  = 0;
        if (_DML_M_arr__bank_instrumentation_subscribe__register_after_read(_dev, 8, connection, offset, size, after_read, user_data, &v625__ret_handle))
        SIM_LOG_ERROR(_dev->arr._obj[8], 0, "Uncaught DML exception");
        handle = v625__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_after_write__8(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v626__ret_handle UNUSED  = 0;
        if (_DML_M_arr__bank_instrumentation_subscribe__register_after_write(_dev, 8, connection, offset, size, after_write, user_data, &v626__ret_handle))
        SIM_LOG_ERROR(_dev->arr._obj[8], 0, "Uncaught DML exception");
        handle = v626__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_before_read__8(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v627__ret_handle UNUSED  = 0;
        if (_DML_M_arr__bank_instrumentation_subscribe__register_before_read(_dev, 8, connection, offset, size, before_read, user_data, &v627__ret_handle))
        SIM_LOG_ERROR(_dev->arr._obj[8], 0, "Uncaught DML exception");
        handle = v627__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_before_write__8(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v628__ret_handle UNUSED  = 0;
        if (_DML_M_arr__bank_instrumentation_subscribe__register_before_write(_dev, 8, connection, offset, size, before_write, user_data, &v628__ret_handle))
        SIM_LOG_ERROR(_dev->arr._obj[8], 0, "Uncaught DML exception");
        handle = v628__ret_handle;
    }
    return handle;
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__remove_callback__8(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__bank_instrumentation_subscribe__remove_callback(_dev, 8, callback))
    SIM_LOG_ERROR(_dev->arr._obj[8], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__remove_connection_callbacks__8(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, 8, connection))
    SIM_LOG_ERROR(_dev->arr._obj[8], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__disable_connection_callbacks__9(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, 9, connection))
    SIM_LOG_ERROR(_dev->arr._obj[9], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__enable_connection_callbacks__9(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, 9, connection))
    SIM_LOG_ERROR(_dev->arr._obj[9], 0, "Uncaught DML exception");
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_after_read__9(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v633__ret_handle UNUSED  = 0;
        if (_DML_M_arr__bank_instrumentation_subscribe__register_after_read(_dev, 9, connection, offset, size, after_read, user_data, &v633__ret_handle))
        SIM_LOG_ERROR(_dev->arr._obj[9], 0, "Uncaught DML exception");
        handle = v633__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_after_write__9(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v634__ret_handle UNUSED  = 0;
        if (_DML_M_arr__bank_instrumentation_subscribe__register_after_write(_dev, 9, connection, offset, size, after_write, user_data, &v634__ret_handle))
        SIM_LOG_ERROR(_dev->arr._obj[9], 0, "Uncaught DML exception");
        handle = v634__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_before_read__9(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v635__ret_handle UNUSED  = 0;
        if (_DML_M_arr__bank_instrumentation_subscribe__register_before_read(_dev, 9, connection, offset, size, before_read, user_data, &v635__ret_handle))
        SIM_LOG_ERROR(_dev->arr._obj[9], 0, "Uncaught DML exception");
        handle = v635__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_before_write__9(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v636__ret_handle UNUSED  = 0;
        if (_DML_M_arr__bank_instrumentation_subscribe__register_before_write(_dev, 9, connection, offset, size, before_write, user_data, &v636__ret_handle))
        SIM_LOG_ERROR(_dev->arr._obj[9], 0, "Uncaught DML exception");
        handle = v636__ret_handle;
    }
    return handle;
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__remove_callback__9(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__bank_instrumentation_subscribe__remove_callback(_dev, 9, callback))
    SIM_LOG_ERROR(_dev->arr._obj[9], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__remove_connection_callbacks__9(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, 9, connection))
    SIM_LOG_ERROR(_dev->arr._obj[9], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__disable_connection_callbacks__10(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, 10, connection))
    SIM_LOG_ERROR(_dev->arr._obj[10], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__enable_connection_callbacks__10(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, 10, connection))
    SIM_LOG_ERROR(_dev->arr._obj[10], 0, "Uncaught DML exception");
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_after_read__10(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v641__ret_handle UNUSED  = 0;
        if (_DML_M_arr__bank_instrumentation_subscribe__register_after_read(_dev, 10, connection, offset, size, after_read, user_data, &v641__ret_handle))
        SIM_LOG_ERROR(_dev->arr._obj[10], 0, "Uncaught DML exception");
        handle = v641__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_after_write__10(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v642__ret_handle UNUSED  = 0;
        if (_DML_M_arr__bank_instrumentation_subscribe__register_after_write(_dev, 10, connection, offset, size, after_write, user_data, &v642__ret_handle))
        SIM_LOG_ERROR(_dev->arr._obj[10], 0, "Uncaught DML exception");
        handle = v642__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_before_read__10(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v643__ret_handle UNUSED  = 0;
        if (_DML_M_arr__bank_instrumentation_subscribe__register_before_read(_dev, 10, connection, offset, size, before_read, user_data, &v643__ret_handle))
        SIM_LOG_ERROR(_dev->arr._obj[10], 0, "Uncaught DML exception");
        handle = v643__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_before_write__10(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v644__ret_handle UNUSED  = 0;
        if (_DML_M_arr__bank_instrumentation_subscribe__register_before_write(_dev, 10, connection, offset, size, before_write, user_data, &v644__ret_handle))
        SIM_LOG_ERROR(_dev->arr._obj[10], 0, "Uncaught DML exception");
        handle = v644__ret_handle;
    }
    return handle;
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__remove_callback__10(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__bank_instrumentation_subscribe__remove_callback(_dev, 10, callback))
    SIM_LOG_ERROR(_dev->arr._obj[10], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__remove_connection_callbacks__10(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, 10, connection))
    SIM_LOG_ERROR(_dev->arr._obj[10], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__disable_connection_callbacks__11(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, 11, connection))
    SIM_LOG_ERROR(_dev->arr._obj[11], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__enable_connection_callbacks__11(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, 11, connection))
    SIM_LOG_ERROR(_dev->arr._obj[11], 0, "Uncaught DML exception");
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_after_read__11(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v649__ret_handle UNUSED  = 0;
        if (_DML_M_arr__bank_instrumentation_subscribe__register_after_read(_dev, 11, connection, offset, size, after_read, user_data, &v649__ret_handle))
        SIM_LOG_ERROR(_dev->arr._obj[11], 0, "Uncaught DML exception");
        handle = v649__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_after_write__11(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v650__ret_handle UNUSED  = 0;
        if (_DML_M_arr__bank_instrumentation_subscribe__register_after_write(_dev, 11, connection, offset, size, after_write, user_data, &v650__ret_handle))
        SIM_LOG_ERROR(_dev->arr._obj[11], 0, "Uncaught DML exception");
        handle = v650__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_before_read__11(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v651__ret_handle UNUSED  = 0;
        if (_DML_M_arr__bank_instrumentation_subscribe__register_before_read(_dev, 11, connection, offset, size, before_read, user_data, &v651__ret_handle))
        SIM_LOG_ERROR(_dev->arr._obj[11], 0, "Uncaught DML exception");
        handle = v651__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_before_write__11(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v652__ret_handle UNUSED  = 0;
        if (_DML_M_arr__bank_instrumentation_subscribe__register_before_write(_dev, 11, connection, offset, size, before_write, user_data, &v652__ret_handle))
        SIM_LOG_ERROR(_dev->arr._obj[11], 0, "Uncaught DML exception");
        handle = v652__ret_handle;
    }
    return handle;
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__remove_callback__11(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__bank_instrumentation_subscribe__remove_callback(_dev, 11, callback))
    SIM_LOG_ERROR(_dev->arr._obj[11], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__remove_connection_callbacks__11(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, 11, connection))
    SIM_LOG_ERROR(_dev->arr._obj[11], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__disable_connection_callbacks__12(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, 12, connection))
    SIM_LOG_ERROR(_dev->arr._obj[12], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__enable_connection_callbacks__12(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, 12, connection))
    SIM_LOG_ERROR(_dev->arr._obj[12], 0, "Uncaught DML exception");
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_after_read__12(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v657__ret_handle UNUSED  = 0;
        if (_DML_M_arr__bank_instrumentation_subscribe__register_after_read(_dev, 12, connection, offset, size, after_read, user_data, &v657__ret_handle))
        SIM_LOG_ERROR(_dev->arr._obj[12], 0, "Uncaught DML exception");
        handle = v657__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_after_write__12(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v658__ret_handle UNUSED  = 0;
        if (_DML_M_arr__bank_instrumentation_subscribe__register_after_write(_dev, 12, connection, offset, size, after_write, user_data, &v658__ret_handle))
        SIM_LOG_ERROR(_dev->arr._obj[12], 0, "Uncaught DML exception");
        handle = v658__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_before_read__12(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v659__ret_handle UNUSED  = 0;
        if (_DML_M_arr__bank_instrumentation_subscribe__register_before_read(_dev, 12, connection, offset, size, before_read, user_data, &v659__ret_handle))
        SIM_LOG_ERROR(_dev->arr._obj[12], 0, "Uncaught DML exception");
        handle = v659__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_before_write__12(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v660__ret_handle UNUSED  = 0;
        if (_DML_M_arr__bank_instrumentation_subscribe__register_before_write(_dev, 12, connection, offset, size, before_write, user_data, &v660__ret_handle))
        SIM_LOG_ERROR(_dev->arr._obj[12], 0, "Uncaught DML exception");
        handle = v660__ret_handle;
    }
    return handle;
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__remove_callback__12(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__bank_instrumentation_subscribe__remove_callback(_dev, 12, callback))
    SIM_LOG_ERROR(_dev->arr._obj[12], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__remove_connection_callbacks__12(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, 12, connection))
    SIM_LOG_ERROR(_dev->arr._obj[12], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__disable_connection_callbacks__13(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, 13, connection))
    SIM_LOG_ERROR(_dev->arr._obj[13], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__enable_connection_callbacks__13(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, 13, connection))
    SIM_LOG_ERROR(_dev->arr._obj[13], 0, "Uncaught DML exception");
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_after_read__13(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v665__ret_handle UNUSED  = 0;
        if (_DML_M_arr__bank_instrumentation_subscribe__register_after_read(_dev, 13, connection, offset, size, after_read, user_data, &v665__ret_handle))
        SIM_LOG_ERROR(_dev->arr._obj[13], 0, "Uncaught DML exception");
        handle = v665__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_after_write__13(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v666__ret_handle UNUSED  = 0;
        if (_DML_M_arr__bank_instrumentation_subscribe__register_after_write(_dev, 13, connection, offset, size, after_write, user_data, &v666__ret_handle))
        SIM_LOG_ERROR(_dev->arr._obj[13], 0, "Uncaught DML exception");
        handle = v666__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_before_read__13(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v667__ret_handle UNUSED  = 0;
        if (_DML_M_arr__bank_instrumentation_subscribe__register_before_read(_dev, 13, connection, offset, size, before_read, user_data, &v667__ret_handle))
        SIM_LOG_ERROR(_dev->arr._obj[13], 0, "Uncaught DML exception");
        handle = v667__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_before_write__13(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v668__ret_handle UNUSED  = 0;
        if (_DML_M_arr__bank_instrumentation_subscribe__register_before_write(_dev, 13, connection, offset, size, before_write, user_data, &v668__ret_handle))
        SIM_LOG_ERROR(_dev->arr._obj[13], 0, "Uncaught DML exception");
        handle = v668__ret_handle;
    }
    return handle;
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__remove_callback__13(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__bank_instrumentation_subscribe__remove_callback(_dev, 13, callback))
    SIM_LOG_ERROR(_dev->arr._obj[13], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__remove_connection_callbacks__13(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, 13, connection))
    SIM_LOG_ERROR(_dev->arr._obj[13], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__disable_connection_callbacks__14(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, 14, connection))
    SIM_LOG_ERROR(_dev->arr._obj[14], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__enable_connection_callbacks__14(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, 14, connection))
    SIM_LOG_ERROR(_dev->arr._obj[14], 0, "Uncaught DML exception");
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_after_read__14(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v673__ret_handle UNUSED  = 0;
        if (_DML_M_arr__bank_instrumentation_subscribe__register_after_read(_dev, 14, connection, offset, size, after_read, user_data, &v673__ret_handle))
        SIM_LOG_ERROR(_dev->arr._obj[14], 0, "Uncaught DML exception");
        handle = v673__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_after_write__14(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v674__ret_handle UNUSED  = 0;
        if (_DML_M_arr__bank_instrumentation_subscribe__register_after_write(_dev, 14, connection, offset, size, after_write, user_data, &v674__ret_handle))
        SIM_LOG_ERROR(_dev->arr._obj[14], 0, "Uncaught DML exception");
        handle = v674__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_before_read__14(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v675__ret_handle UNUSED  = 0;
        if (_DML_M_arr__bank_instrumentation_subscribe__register_before_read(_dev, 14, connection, offset, size, before_read, user_data, &v675__ret_handle))
        SIM_LOG_ERROR(_dev->arr._obj[14], 0, "Uncaught DML exception");
        handle = v675__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_before_write__14(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v676__ret_handle UNUSED  = 0;
        if (_DML_M_arr__bank_instrumentation_subscribe__register_before_write(_dev, 14, connection, offset, size, before_write, user_data, &v676__ret_handle))
        SIM_LOG_ERROR(_dev->arr._obj[14], 0, "Uncaught DML exception");
        handle = v676__ret_handle;
    }
    return handle;
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__remove_callback__14(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__bank_instrumentation_subscribe__remove_callback(_dev, 14, callback))
    SIM_LOG_ERROR(_dev->arr._obj[14], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__remove_connection_callbacks__14(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, 14, connection))
    SIM_LOG_ERROR(_dev->arr._obj[14], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__disable_connection_callbacks__15(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, 15, connection))
    SIM_LOG_ERROR(_dev->arr._obj[15], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__enable_connection_callbacks__15(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, 15, connection))
    SIM_LOG_ERROR(_dev->arr._obj[15], 0, "Uncaught DML exception");
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_after_read__15(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v681__ret_handle UNUSED  = 0;
        if (_DML_M_arr__bank_instrumentation_subscribe__register_after_read(_dev, 15, connection, offset, size, after_read, user_data, &v681__ret_handle))
        SIM_LOG_ERROR(_dev->arr._obj[15], 0, "Uncaught DML exception");
        handle = v681__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_after_write__15(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v682__ret_handle UNUSED  = 0;
        if (_DML_M_arr__bank_instrumentation_subscribe__register_after_write(_dev, 15, connection, offset, size, after_write, user_data, &v682__ret_handle))
        SIM_LOG_ERROR(_dev->arr._obj[15], 0, "Uncaught DML exception");
        handle = v682__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_before_read__15(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v683__ret_handle UNUSED  = 0;
        if (_DML_M_arr__bank_instrumentation_subscribe__register_before_read(_dev, 15, connection, offset, size, before_read, user_data, &v683__ret_handle))
        SIM_LOG_ERROR(_dev->arr._obj[15], 0, "Uncaught DML exception");
        handle = v683__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arr__bank_instrumentation_subscribe__register_before_write__15(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v684__ret_handle UNUSED  = 0;
        if (_DML_M_arr__bank_instrumentation_subscribe__register_before_write(_dev, 15, connection, offset, size, before_write, user_data, &v684__ret_handle))
        SIM_LOG_ERROR(_dev->arr._obj[15], 0, "Uncaught DML exception");
        handle = v684__ret_handle;
    }
    return handle;
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__remove_callback__15(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__bank_instrumentation_subscribe__remove_callback(_dev, 15, callback))
    SIM_LOG_ERROR(_dev->arr._obj[15], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arr__bank_instrumentation_subscribe__remove_connection_callbacks__15(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, 15, connection))
    SIM_LOG_ERROR(_dev->arr._obj[15], 0, "Uncaught DML exception");
}

static attr_value_t _DML_PIFACE_arr__instrumentation_order__get_connections(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t connections;
    memset((void *)&connections, 0, sizeof(attr_value_t ));
    {
        attr_value_t v687__ret_connections UNUSED ;
        memset((void *)&v687__ret_connections, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__instrumentation_order__get_connections(_dev, (_portobj->indices)[0], &v687__ret_connections))
        SIM_LOG_ERROR(_dev->arr._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        connections = v687__ret_connections;
    }
    return connections;
}

static bool _DML_PIFACE_arr__instrumentation_order__move_before(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool success = 0;
    {
        bool v688__ret_success UNUSED  = 0;
        if (_DML_M_arr__instrumentation_order__move_before(_dev, (_portobj->indices)[0], connection, before, &v688__ret_success))
        SIM_LOG_ERROR(_dev->arr._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        success = v688__ret_success;
    }
    return success;
}

static attr_value_t _DML_IFACE_arr__instrumentation_order__get_connections__0(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t connections;
    memset((void *)&connections, 0, sizeof(attr_value_t ));
    {
        attr_value_t v689__ret_connections UNUSED ;
        memset((void *)&v689__ret_connections, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__instrumentation_order__get_connections(_dev, 0, &v689__ret_connections))
        SIM_LOG_ERROR(_dev->arr._obj[0], 0, "Uncaught DML exception");
        connections = v689__ret_connections;
    }
    return connections;
}

static bool _DML_IFACE_arr__instrumentation_order__move_before__0(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool success = 0;
    {
        bool v690__ret_success UNUSED  = 0;
        if (_DML_M_arr__instrumentation_order__move_before(_dev, 0, connection, before, &v690__ret_success))
        SIM_LOG_ERROR(_dev->arr._obj[0], 0, "Uncaught DML exception");
        success = v690__ret_success;
    }
    return success;
}

static attr_value_t _DML_IFACE_arr__instrumentation_order__get_connections__1(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t connections;
    memset((void *)&connections, 0, sizeof(attr_value_t ));
    {
        attr_value_t v691__ret_connections UNUSED ;
        memset((void *)&v691__ret_connections, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__instrumentation_order__get_connections(_dev, 1, &v691__ret_connections))
        SIM_LOG_ERROR(_dev->arr._obj[1], 0, "Uncaught DML exception");
        connections = v691__ret_connections;
    }
    return connections;
}

static bool _DML_IFACE_arr__instrumentation_order__move_before__1(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool success = 0;
    {
        bool v692__ret_success UNUSED  = 0;
        if (_DML_M_arr__instrumentation_order__move_before(_dev, 1, connection, before, &v692__ret_success))
        SIM_LOG_ERROR(_dev->arr._obj[1], 0, "Uncaught DML exception");
        success = v692__ret_success;
    }
    return success;
}

static attr_value_t _DML_IFACE_arr__instrumentation_order__get_connections__2(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t connections;
    memset((void *)&connections, 0, sizeof(attr_value_t ));
    {
        attr_value_t v693__ret_connections UNUSED ;
        memset((void *)&v693__ret_connections, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__instrumentation_order__get_connections(_dev, 2, &v693__ret_connections))
        SIM_LOG_ERROR(_dev->arr._obj[2], 0, "Uncaught DML exception");
        connections = v693__ret_connections;
    }
    return connections;
}

static bool _DML_IFACE_arr__instrumentation_order__move_before__2(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool success = 0;
    {
        bool v694__ret_success UNUSED  = 0;
        if (_DML_M_arr__instrumentation_order__move_before(_dev, 2, connection, before, &v694__ret_success))
        SIM_LOG_ERROR(_dev->arr._obj[2], 0, "Uncaught DML exception");
        success = v694__ret_success;
    }
    return success;
}

static attr_value_t _DML_IFACE_arr__instrumentation_order__get_connections__3(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t connections;
    memset((void *)&connections, 0, sizeof(attr_value_t ));
    {
        attr_value_t v695__ret_connections UNUSED ;
        memset((void *)&v695__ret_connections, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__instrumentation_order__get_connections(_dev, 3, &v695__ret_connections))
        SIM_LOG_ERROR(_dev->arr._obj[3], 0, "Uncaught DML exception");
        connections = v695__ret_connections;
    }
    return connections;
}

static bool _DML_IFACE_arr__instrumentation_order__move_before__3(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool success = 0;
    {
        bool v696__ret_success UNUSED  = 0;
        if (_DML_M_arr__instrumentation_order__move_before(_dev, 3, connection, before, &v696__ret_success))
        SIM_LOG_ERROR(_dev->arr._obj[3], 0, "Uncaught DML exception");
        success = v696__ret_success;
    }
    return success;
}

static attr_value_t _DML_IFACE_arr__instrumentation_order__get_connections__4(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t connections;
    memset((void *)&connections, 0, sizeof(attr_value_t ));
    {
        attr_value_t v697__ret_connections UNUSED ;
        memset((void *)&v697__ret_connections, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__instrumentation_order__get_connections(_dev, 4, &v697__ret_connections))
        SIM_LOG_ERROR(_dev->arr._obj[4], 0, "Uncaught DML exception");
        connections = v697__ret_connections;
    }
    return connections;
}

static bool _DML_IFACE_arr__instrumentation_order__move_before__4(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool success = 0;
    {
        bool v698__ret_success UNUSED  = 0;
        if (_DML_M_arr__instrumentation_order__move_before(_dev, 4, connection, before, &v698__ret_success))
        SIM_LOG_ERROR(_dev->arr._obj[4], 0, "Uncaught DML exception");
        success = v698__ret_success;
    }
    return success;
}

static attr_value_t _DML_IFACE_arr__instrumentation_order__get_connections__5(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t connections;
    memset((void *)&connections, 0, sizeof(attr_value_t ));
    {
        attr_value_t v699__ret_connections UNUSED ;
        memset((void *)&v699__ret_connections, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__instrumentation_order__get_connections(_dev, 5, &v699__ret_connections))
        SIM_LOG_ERROR(_dev->arr._obj[5], 0, "Uncaught DML exception");
        connections = v699__ret_connections;
    }
    return connections;
}

static bool _DML_IFACE_arr__instrumentation_order__move_before__5(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool success = 0;
    {
        bool v700__ret_success UNUSED  = 0;
        if (_DML_M_arr__instrumentation_order__move_before(_dev, 5, connection, before, &v700__ret_success))
        SIM_LOG_ERROR(_dev->arr._obj[5], 0, "Uncaught DML exception");
        success = v700__ret_success;
    }
    return success;
}

static attr_value_t _DML_IFACE_arr__instrumentation_order__get_connections__6(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t connections;
    memset((void *)&connections, 0, sizeof(attr_value_t ));
    {
        attr_value_t v701__ret_connections UNUSED ;
        memset((void *)&v701__ret_connections, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__instrumentation_order__get_connections(_dev, 6, &v701__ret_connections))
        SIM_LOG_ERROR(_dev->arr._obj[6], 0, "Uncaught DML exception");
        connections = v701__ret_connections;
    }
    return connections;
}

static bool _DML_IFACE_arr__instrumentation_order__move_before__6(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool success = 0;
    {
        bool v702__ret_success UNUSED  = 0;
        if (_DML_M_arr__instrumentation_order__move_before(_dev, 6, connection, before, &v702__ret_success))
        SIM_LOG_ERROR(_dev->arr._obj[6], 0, "Uncaught DML exception");
        success = v702__ret_success;
    }
    return success;
}

static attr_value_t _DML_IFACE_arr__instrumentation_order__get_connections__7(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t connections;
    memset((void *)&connections, 0, sizeof(attr_value_t ));
    {
        attr_value_t v703__ret_connections UNUSED ;
        memset((void *)&v703__ret_connections, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__instrumentation_order__get_connections(_dev, 7, &v703__ret_connections))
        SIM_LOG_ERROR(_dev->arr._obj[7], 0, "Uncaught DML exception");
        connections = v703__ret_connections;
    }
    return connections;
}

static bool _DML_IFACE_arr__instrumentation_order__move_before__7(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool success = 0;
    {
        bool v704__ret_success UNUSED  = 0;
        if (_DML_M_arr__instrumentation_order__move_before(_dev, 7, connection, before, &v704__ret_success))
        SIM_LOG_ERROR(_dev->arr._obj[7], 0, "Uncaught DML exception");
        success = v704__ret_success;
    }
    return success;
}

static attr_value_t _DML_IFACE_arr__instrumentation_order__get_connections__8(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t connections;
    memset((void *)&connections, 0, sizeof(attr_value_t ));
    {
        attr_value_t v705__ret_connections UNUSED ;
        memset((void *)&v705__ret_connections, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__instrumentation_order__get_connections(_dev, 8, &v705__ret_connections))
        SIM_LOG_ERROR(_dev->arr._obj[8], 0, "Uncaught DML exception");
        connections = v705__ret_connections;
    }
    return connections;
}

static bool _DML_IFACE_arr__instrumentation_order__move_before__8(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool success = 0;
    {
        bool v706__ret_success UNUSED  = 0;
        if (_DML_M_arr__instrumentation_order__move_before(_dev, 8, connection, before, &v706__ret_success))
        SIM_LOG_ERROR(_dev->arr._obj[8], 0, "Uncaught DML exception");
        success = v706__ret_success;
    }
    return success;
}

static attr_value_t _DML_IFACE_arr__instrumentation_order__get_connections__9(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t connections;
    memset((void *)&connections, 0, sizeof(attr_value_t ));
    {
        attr_value_t v707__ret_connections UNUSED ;
        memset((void *)&v707__ret_connections, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__instrumentation_order__get_connections(_dev, 9, &v707__ret_connections))
        SIM_LOG_ERROR(_dev->arr._obj[9], 0, "Uncaught DML exception");
        connections = v707__ret_connections;
    }
    return connections;
}

static bool _DML_IFACE_arr__instrumentation_order__move_before__9(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool success = 0;
    {
        bool v708__ret_success UNUSED  = 0;
        if (_DML_M_arr__instrumentation_order__move_before(_dev, 9, connection, before, &v708__ret_success))
        SIM_LOG_ERROR(_dev->arr._obj[9], 0, "Uncaught DML exception");
        success = v708__ret_success;
    }
    return success;
}

static attr_value_t _DML_IFACE_arr__instrumentation_order__get_connections__10(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t connections;
    memset((void *)&connections, 0, sizeof(attr_value_t ));
    {
        attr_value_t v709__ret_connections UNUSED ;
        memset((void *)&v709__ret_connections, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__instrumentation_order__get_connections(_dev, 10, &v709__ret_connections))
        SIM_LOG_ERROR(_dev->arr._obj[10], 0, "Uncaught DML exception");
        connections = v709__ret_connections;
    }
    return connections;
}

static bool _DML_IFACE_arr__instrumentation_order__move_before__10(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool success = 0;
    {
        bool v710__ret_success UNUSED  = 0;
        if (_DML_M_arr__instrumentation_order__move_before(_dev, 10, connection, before, &v710__ret_success))
        SIM_LOG_ERROR(_dev->arr._obj[10], 0, "Uncaught DML exception");
        success = v710__ret_success;
    }
    return success;
}

static attr_value_t _DML_IFACE_arr__instrumentation_order__get_connections__11(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t connections;
    memset((void *)&connections, 0, sizeof(attr_value_t ));
    {
        attr_value_t v711__ret_connections UNUSED ;
        memset((void *)&v711__ret_connections, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__instrumentation_order__get_connections(_dev, 11, &v711__ret_connections))
        SIM_LOG_ERROR(_dev->arr._obj[11], 0, "Uncaught DML exception");
        connections = v711__ret_connections;
    }
    return connections;
}

static bool _DML_IFACE_arr__instrumentation_order__move_before__11(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool success = 0;
    {
        bool v712__ret_success UNUSED  = 0;
        if (_DML_M_arr__instrumentation_order__move_before(_dev, 11, connection, before, &v712__ret_success))
        SIM_LOG_ERROR(_dev->arr._obj[11], 0, "Uncaught DML exception");
        success = v712__ret_success;
    }
    return success;
}

static attr_value_t _DML_IFACE_arr__instrumentation_order__get_connections__12(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t connections;
    memset((void *)&connections, 0, sizeof(attr_value_t ));
    {
        attr_value_t v713__ret_connections UNUSED ;
        memset((void *)&v713__ret_connections, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__instrumentation_order__get_connections(_dev, 12, &v713__ret_connections))
        SIM_LOG_ERROR(_dev->arr._obj[12], 0, "Uncaught DML exception");
        connections = v713__ret_connections;
    }
    return connections;
}

static bool _DML_IFACE_arr__instrumentation_order__move_before__12(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool success = 0;
    {
        bool v714__ret_success UNUSED  = 0;
        if (_DML_M_arr__instrumentation_order__move_before(_dev, 12, connection, before, &v714__ret_success))
        SIM_LOG_ERROR(_dev->arr._obj[12], 0, "Uncaught DML exception");
        success = v714__ret_success;
    }
    return success;
}

static attr_value_t _DML_IFACE_arr__instrumentation_order__get_connections__13(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t connections;
    memset((void *)&connections, 0, sizeof(attr_value_t ));
    {
        attr_value_t v715__ret_connections UNUSED ;
        memset((void *)&v715__ret_connections, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__instrumentation_order__get_connections(_dev, 13, &v715__ret_connections))
        SIM_LOG_ERROR(_dev->arr._obj[13], 0, "Uncaught DML exception");
        connections = v715__ret_connections;
    }
    return connections;
}

static bool _DML_IFACE_arr__instrumentation_order__move_before__13(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool success = 0;
    {
        bool v716__ret_success UNUSED  = 0;
        if (_DML_M_arr__instrumentation_order__move_before(_dev, 13, connection, before, &v716__ret_success))
        SIM_LOG_ERROR(_dev->arr._obj[13], 0, "Uncaught DML exception");
        success = v716__ret_success;
    }
    return success;
}

static attr_value_t _DML_IFACE_arr__instrumentation_order__get_connections__14(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t connections;
    memset((void *)&connections, 0, sizeof(attr_value_t ));
    {
        attr_value_t v717__ret_connections UNUSED ;
        memset((void *)&v717__ret_connections, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__instrumentation_order__get_connections(_dev, 14, &v717__ret_connections))
        SIM_LOG_ERROR(_dev->arr._obj[14], 0, "Uncaught DML exception");
        connections = v717__ret_connections;
    }
    return connections;
}

static bool _DML_IFACE_arr__instrumentation_order__move_before__14(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool success = 0;
    {
        bool v718__ret_success UNUSED  = 0;
        if (_DML_M_arr__instrumentation_order__move_before(_dev, 14, connection, before, &v718__ret_success))
        SIM_LOG_ERROR(_dev->arr._obj[14], 0, "Uncaught DML exception");
        success = v718__ret_success;
    }
    return success;
}

static attr_value_t _DML_IFACE_arr__instrumentation_order__get_connections__15(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t connections;
    memset((void *)&connections, 0, sizeof(attr_value_t ));
    {
        attr_value_t v719__ret_connections UNUSED ;
        memset((void *)&v719__ret_connections, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__instrumentation_order__get_connections(_dev, 15, &v719__ret_connections))
        SIM_LOG_ERROR(_dev->arr._obj[15], 0, "Uncaught DML exception");
        connections = v719__ret_connections;
    }
    return connections;
}

static bool _DML_IFACE_arr__instrumentation_order__move_before__15(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool success = 0;
    {
        bool v720__ret_success UNUSED  = 0;
        if (_DML_M_arr__instrumentation_order__move_before(_dev, 15, connection, before, &v720__ret_success))
        SIM_LOG_ERROR(_dev->arr._obj[15], 0, "Uncaught DML exception");
        success = v720__ret_success;
    }
    return success;
}

static attr_value_t _DML_PIFACE_arr__int_register__all_registers(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t vals;
    memset((void *)&vals, 0, sizeof(attr_value_t ));
    {
        attr_value_t v721__ret_vals UNUSED ;
        memset((void *)&v721__ret_vals, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__int_register__all_registers(_dev, (_portobj->indices)[0], &v721__ret_vals))
        SIM_LOG_ERROR(_dev->arr._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        vals = v721__ret_vals;
    }
    return vals;
}

static char const *_DML_PIFACE_arr__int_register__get_name(conf_object_t *_obj, int num)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    char const *name = NULL;
    {
        char const *v722__ret_name UNUSED  = NULL;
        if (_DML_M_arr__int_register__get_name(_dev, (_portobj->indices)[0], num, &v722__ret_name))
        SIM_LOG_ERROR(_dev->arr._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        name = v722__ret_name;
    }
    return name;
}

static int _DML_PIFACE_arr__int_register__get_number(conf_object_t *_obj, char const *name)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    int num = 0;
    {
        int v723__ret_num UNUSED  = 0;
        if (_DML_M_arr__int_register__get_number(_dev, (_portobj->indices)[0], name, &v723__ret_num))
        SIM_LOG_ERROR(_dev->arr._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        num = v723__ret_num;
    }
    return num;
}

static uint64 _DML_PIFACE_arr__int_register__read(conf_object_t *_obj, int num)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint64 val = 0;
    {
        uint64 v724__ret_val UNUSED  = 0;
        if (_DML_M_arr__int_register__read(_dev, (_portobj->indices)[0], num, &v724__ret_val))
        SIM_LOG_ERROR(_dev->arr._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        val = v724__ret_val;
    }
    return val;
}

static int _DML_PIFACE_arr__int_register__register_info(conf_object_t *_obj, int reg, ireg_info_t reqinfo)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    int info = 0;
    {
        int v725__ret_info UNUSED  = 0;
        if (_DML_M_arr__int_register__register_info(_dev, (_portobj->indices)[0], reg, reqinfo, &v725__ret_info))
        SIM_LOG_ERROR(_dev->arr._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        info = v725__ret_info;
    }
    return info;
}

static void  _DML_PIFACE_arr__int_register__write(conf_object_t *_obj, int num, uint64 val)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_arr__int_register__write(_dev, (_portobj->indices)[0], num, val))
    SIM_LOG_ERROR(_dev->arr._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
}

static attr_value_t _DML_IFACE_arr__int_register__all_registers__0(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t vals;
    memset((void *)&vals, 0, sizeof(attr_value_t ));
    {
        attr_value_t v727__ret_vals UNUSED ;
        memset((void *)&v727__ret_vals, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__int_register__all_registers(_dev, 0, &v727__ret_vals))
        SIM_LOG_ERROR(_dev->arr._obj[0], 0, "Uncaught DML exception");
        vals = v727__ret_vals;
    }
    return vals;
}

static char const *_DML_IFACE_arr__int_register__get_name__0(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *name = NULL;
    {
        char const *v728__ret_name UNUSED  = NULL;
        if (_DML_M_arr__int_register__get_name(_dev, 0, num, &v728__ret_name))
        SIM_LOG_ERROR(_dev->arr._obj[0], 0, "Uncaught DML exception");
        name = v728__ret_name;
    }
    return name;
}

static int _DML_IFACE_arr__int_register__get_number__0(conf_object_t *_obj, char const *name)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int num = 0;
    {
        int v729__ret_num UNUSED  = 0;
        if (_DML_M_arr__int_register__get_number(_dev, 0, name, &v729__ret_num))
        SIM_LOG_ERROR(_dev->arr._obj[0], 0, "Uncaught DML exception");
        num = v729__ret_num;
    }
    return num;
}

static uint64 _DML_IFACE_arr__int_register__read__0(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v730__ret_val UNUSED  = 0;
        if (_DML_M_arr__int_register__read(_dev, 0, num, &v730__ret_val))
        SIM_LOG_ERROR(_dev->arr._obj[0], 0, "Uncaught DML exception");
        val = v730__ret_val;
    }
    return val;
}

static int _DML_IFACE_arr__int_register__register_info__0(conf_object_t *_obj, int reg, ireg_info_t reqinfo)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int info = 0;
    {
        int v731__ret_info UNUSED  = 0;
        if (_DML_M_arr__int_register__register_info(_dev, 0, reg, reqinfo, &v731__ret_info))
        SIM_LOG_ERROR(_dev->arr._obj[0], 0, "Uncaught DML exception");
        info = v731__ret_info;
    }
    return info;
}

static void  _DML_IFACE_arr__int_register__write__0(conf_object_t *_obj, int num, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__int_register__write(_dev, 0, num, val))
    SIM_LOG_ERROR(_dev->arr._obj[0], 0, "Uncaught DML exception");
}

static attr_value_t _DML_IFACE_arr__int_register__all_registers__1(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t vals;
    memset((void *)&vals, 0, sizeof(attr_value_t ));
    {
        attr_value_t v733__ret_vals UNUSED ;
        memset((void *)&v733__ret_vals, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__int_register__all_registers(_dev, 1, &v733__ret_vals))
        SIM_LOG_ERROR(_dev->arr._obj[1], 0, "Uncaught DML exception");
        vals = v733__ret_vals;
    }
    return vals;
}

static char const *_DML_IFACE_arr__int_register__get_name__1(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *name = NULL;
    {
        char const *v734__ret_name UNUSED  = NULL;
        if (_DML_M_arr__int_register__get_name(_dev, 1, num, &v734__ret_name))
        SIM_LOG_ERROR(_dev->arr._obj[1], 0, "Uncaught DML exception");
        name = v734__ret_name;
    }
    return name;
}

static int _DML_IFACE_arr__int_register__get_number__1(conf_object_t *_obj, char const *name)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int num = 0;
    {
        int v735__ret_num UNUSED  = 0;
        if (_DML_M_arr__int_register__get_number(_dev, 1, name, &v735__ret_num))
        SIM_LOG_ERROR(_dev->arr._obj[1], 0, "Uncaught DML exception");
        num = v735__ret_num;
    }
    return num;
}

static uint64 _DML_IFACE_arr__int_register__read__1(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v736__ret_val UNUSED  = 0;
        if (_DML_M_arr__int_register__read(_dev, 1, num, &v736__ret_val))
        SIM_LOG_ERROR(_dev->arr._obj[1], 0, "Uncaught DML exception");
        val = v736__ret_val;
    }
    return val;
}

static int _DML_IFACE_arr__int_register__register_info__1(conf_object_t *_obj, int reg, ireg_info_t reqinfo)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int info = 0;
    {
        int v737__ret_info UNUSED  = 0;
        if (_DML_M_arr__int_register__register_info(_dev, 1, reg, reqinfo, &v737__ret_info))
        SIM_LOG_ERROR(_dev->arr._obj[1], 0, "Uncaught DML exception");
        info = v737__ret_info;
    }
    return info;
}

static void  _DML_IFACE_arr__int_register__write__1(conf_object_t *_obj, int num, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__int_register__write(_dev, 1, num, val))
    SIM_LOG_ERROR(_dev->arr._obj[1], 0, "Uncaught DML exception");
}

static attr_value_t _DML_IFACE_arr__int_register__all_registers__2(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t vals;
    memset((void *)&vals, 0, sizeof(attr_value_t ));
    {
        attr_value_t v739__ret_vals UNUSED ;
        memset((void *)&v739__ret_vals, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__int_register__all_registers(_dev, 2, &v739__ret_vals))
        SIM_LOG_ERROR(_dev->arr._obj[2], 0, "Uncaught DML exception");
        vals = v739__ret_vals;
    }
    return vals;
}

static char const *_DML_IFACE_arr__int_register__get_name__2(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *name = NULL;
    {
        char const *v740__ret_name UNUSED  = NULL;
        if (_DML_M_arr__int_register__get_name(_dev, 2, num, &v740__ret_name))
        SIM_LOG_ERROR(_dev->arr._obj[2], 0, "Uncaught DML exception");
        name = v740__ret_name;
    }
    return name;
}

static int _DML_IFACE_arr__int_register__get_number__2(conf_object_t *_obj, char const *name)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int num = 0;
    {
        int v741__ret_num UNUSED  = 0;
        if (_DML_M_arr__int_register__get_number(_dev, 2, name, &v741__ret_num))
        SIM_LOG_ERROR(_dev->arr._obj[2], 0, "Uncaught DML exception");
        num = v741__ret_num;
    }
    return num;
}

static uint64 _DML_IFACE_arr__int_register__read__2(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v742__ret_val UNUSED  = 0;
        if (_DML_M_arr__int_register__read(_dev, 2, num, &v742__ret_val))
        SIM_LOG_ERROR(_dev->arr._obj[2], 0, "Uncaught DML exception");
        val = v742__ret_val;
    }
    return val;
}

static int _DML_IFACE_arr__int_register__register_info__2(conf_object_t *_obj, int reg, ireg_info_t reqinfo)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int info = 0;
    {
        int v743__ret_info UNUSED  = 0;
        if (_DML_M_arr__int_register__register_info(_dev, 2, reg, reqinfo, &v743__ret_info))
        SIM_LOG_ERROR(_dev->arr._obj[2], 0, "Uncaught DML exception");
        info = v743__ret_info;
    }
    return info;
}

static void  _DML_IFACE_arr__int_register__write__2(conf_object_t *_obj, int num, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__int_register__write(_dev, 2, num, val))
    SIM_LOG_ERROR(_dev->arr._obj[2], 0, "Uncaught DML exception");
}

static attr_value_t _DML_IFACE_arr__int_register__all_registers__3(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t vals;
    memset((void *)&vals, 0, sizeof(attr_value_t ));
    {
        attr_value_t v745__ret_vals UNUSED ;
        memset((void *)&v745__ret_vals, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__int_register__all_registers(_dev, 3, &v745__ret_vals))
        SIM_LOG_ERROR(_dev->arr._obj[3], 0, "Uncaught DML exception");
        vals = v745__ret_vals;
    }
    return vals;
}

static char const *_DML_IFACE_arr__int_register__get_name__3(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *name = NULL;
    {
        char const *v746__ret_name UNUSED  = NULL;
        if (_DML_M_arr__int_register__get_name(_dev, 3, num, &v746__ret_name))
        SIM_LOG_ERROR(_dev->arr._obj[3], 0, "Uncaught DML exception");
        name = v746__ret_name;
    }
    return name;
}

static int _DML_IFACE_arr__int_register__get_number__3(conf_object_t *_obj, char const *name)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int num = 0;
    {
        int v747__ret_num UNUSED  = 0;
        if (_DML_M_arr__int_register__get_number(_dev, 3, name, &v747__ret_num))
        SIM_LOG_ERROR(_dev->arr._obj[3], 0, "Uncaught DML exception");
        num = v747__ret_num;
    }
    return num;
}

static uint64 _DML_IFACE_arr__int_register__read__3(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v748__ret_val UNUSED  = 0;
        if (_DML_M_arr__int_register__read(_dev, 3, num, &v748__ret_val))
        SIM_LOG_ERROR(_dev->arr._obj[3], 0, "Uncaught DML exception");
        val = v748__ret_val;
    }
    return val;
}

static int _DML_IFACE_arr__int_register__register_info__3(conf_object_t *_obj, int reg, ireg_info_t reqinfo)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int info = 0;
    {
        int v749__ret_info UNUSED  = 0;
        if (_DML_M_arr__int_register__register_info(_dev, 3, reg, reqinfo, &v749__ret_info))
        SIM_LOG_ERROR(_dev->arr._obj[3], 0, "Uncaught DML exception");
        info = v749__ret_info;
    }
    return info;
}

static void  _DML_IFACE_arr__int_register__write__3(conf_object_t *_obj, int num, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__int_register__write(_dev, 3, num, val))
    SIM_LOG_ERROR(_dev->arr._obj[3], 0, "Uncaught DML exception");
}

static attr_value_t _DML_IFACE_arr__int_register__all_registers__4(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t vals;
    memset((void *)&vals, 0, sizeof(attr_value_t ));
    {
        attr_value_t v751__ret_vals UNUSED ;
        memset((void *)&v751__ret_vals, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__int_register__all_registers(_dev, 4, &v751__ret_vals))
        SIM_LOG_ERROR(_dev->arr._obj[4], 0, "Uncaught DML exception");
        vals = v751__ret_vals;
    }
    return vals;
}

static char const *_DML_IFACE_arr__int_register__get_name__4(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *name = NULL;
    {
        char const *v752__ret_name UNUSED  = NULL;
        if (_DML_M_arr__int_register__get_name(_dev, 4, num, &v752__ret_name))
        SIM_LOG_ERROR(_dev->arr._obj[4], 0, "Uncaught DML exception");
        name = v752__ret_name;
    }
    return name;
}

static int _DML_IFACE_arr__int_register__get_number__4(conf_object_t *_obj, char const *name)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int num = 0;
    {
        int v753__ret_num UNUSED  = 0;
        if (_DML_M_arr__int_register__get_number(_dev, 4, name, &v753__ret_num))
        SIM_LOG_ERROR(_dev->arr._obj[4], 0, "Uncaught DML exception");
        num = v753__ret_num;
    }
    return num;
}

static uint64 _DML_IFACE_arr__int_register__read__4(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v754__ret_val UNUSED  = 0;
        if (_DML_M_arr__int_register__read(_dev, 4, num, &v754__ret_val))
        SIM_LOG_ERROR(_dev->arr._obj[4], 0, "Uncaught DML exception");
        val = v754__ret_val;
    }
    return val;
}

static int _DML_IFACE_arr__int_register__register_info__4(conf_object_t *_obj, int reg, ireg_info_t reqinfo)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int info = 0;
    {
        int v755__ret_info UNUSED  = 0;
        if (_DML_M_arr__int_register__register_info(_dev, 4, reg, reqinfo, &v755__ret_info))
        SIM_LOG_ERROR(_dev->arr._obj[4], 0, "Uncaught DML exception");
        info = v755__ret_info;
    }
    return info;
}

static void  _DML_IFACE_arr__int_register__write__4(conf_object_t *_obj, int num, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__int_register__write(_dev, 4, num, val))
    SIM_LOG_ERROR(_dev->arr._obj[4], 0, "Uncaught DML exception");
}

static attr_value_t _DML_IFACE_arr__int_register__all_registers__5(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t vals;
    memset((void *)&vals, 0, sizeof(attr_value_t ));
    {
        attr_value_t v757__ret_vals UNUSED ;
        memset((void *)&v757__ret_vals, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__int_register__all_registers(_dev, 5, &v757__ret_vals))
        SIM_LOG_ERROR(_dev->arr._obj[5], 0, "Uncaught DML exception");
        vals = v757__ret_vals;
    }
    return vals;
}

static char const *_DML_IFACE_arr__int_register__get_name__5(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *name = NULL;
    {
        char const *v758__ret_name UNUSED  = NULL;
        if (_DML_M_arr__int_register__get_name(_dev, 5, num, &v758__ret_name))
        SIM_LOG_ERROR(_dev->arr._obj[5], 0, "Uncaught DML exception");
        name = v758__ret_name;
    }
    return name;
}

static int _DML_IFACE_arr__int_register__get_number__5(conf_object_t *_obj, char const *name)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int num = 0;
    {
        int v759__ret_num UNUSED  = 0;
        if (_DML_M_arr__int_register__get_number(_dev, 5, name, &v759__ret_num))
        SIM_LOG_ERROR(_dev->arr._obj[5], 0, "Uncaught DML exception");
        num = v759__ret_num;
    }
    return num;
}

static uint64 _DML_IFACE_arr__int_register__read__5(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v760__ret_val UNUSED  = 0;
        if (_DML_M_arr__int_register__read(_dev, 5, num, &v760__ret_val))
        SIM_LOG_ERROR(_dev->arr._obj[5], 0, "Uncaught DML exception");
        val = v760__ret_val;
    }
    return val;
}

static int _DML_IFACE_arr__int_register__register_info__5(conf_object_t *_obj, int reg, ireg_info_t reqinfo)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int info = 0;
    {
        int v761__ret_info UNUSED  = 0;
        if (_DML_M_arr__int_register__register_info(_dev, 5, reg, reqinfo, &v761__ret_info))
        SIM_LOG_ERROR(_dev->arr._obj[5], 0, "Uncaught DML exception");
        info = v761__ret_info;
    }
    return info;
}

static void  _DML_IFACE_arr__int_register__write__5(conf_object_t *_obj, int num, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__int_register__write(_dev, 5, num, val))
    SIM_LOG_ERROR(_dev->arr._obj[5], 0, "Uncaught DML exception");
}

static attr_value_t _DML_IFACE_arr__int_register__all_registers__6(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t vals;
    memset((void *)&vals, 0, sizeof(attr_value_t ));
    {
        attr_value_t v763__ret_vals UNUSED ;
        memset((void *)&v763__ret_vals, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__int_register__all_registers(_dev, 6, &v763__ret_vals))
        SIM_LOG_ERROR(_dev->arr._obj[6], 0, "Uncaught DML exception");
        vals = v763__ret_vals;
    }
    return vals;
}

static char const *_DML_IFACE_arr__int_register__get_name__6(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *name = NULL;
    {
        char const *v764__ret_name UNUSED  = NULL;
        if (_DML_M_arr__int_register__get_name(_dev, 6, num, &v764__ret_name))
        SIM_LOG_ERROR(_dev->arr._obj[6], 0, "Uncaught DML exception");
        name = v764__ret_name;
    }
    return name;
}

static int _DML_IFACE_arr__int_register__get_number__6(conf_object_t *_obj, char const *name)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int num = 0;
    {
        int v765__ret_num UNUSED  = 0;
        if (_DML_M_arr__int_register__get_number(_dev, 6, name, &v765__ret_num))
        SIM_LOG_ERROR(_dev->arr._obj[6], 0, "Uncaught DML exception");
        num = v765__ret_num;
    }
    return num;
}

static uint64 _DML_IFACE_arr__int_register__read__6(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v766__ret_val UNUSED  = 0;
        if (_DML_M_arr__int_register__read(_dev, 6, num, &v766__ret_val))
        SIM_LOG_ERROR(_dev->arr._obj[6], 0, "Uncaught DML exception");
        val = v766__ret_val;
    }
    return val;
}

static int _DML_IFACE_arr__int_register__register_info__6(conf_object_t *_obj, int reg, ireg_info_t reqinfo)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int info = 0;
    {
        int v767__ret_info UNUSED  = 0;
        if (_DML_M_arr__int_register__register_info(_dev, 6, reg, reqinfo, &v767__ret_info))
        SIM_LOG_ERROR(_dev->arr._obj[6], 0, "Uncaught DML exception");
        info = v767__ret_info;
    }
    return info;
}

static void  _DML_IFACE_arr__int_register__write__6(conf_object_t *_obj, int num, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__int_register__write(_dev, 6, num, val))
    SIM_LOG_ERROR(_dev->arr._obj[6], 0, "Uncaught DML exception");
}

static attr_value_t _DML_IFACE_arr__int_register__all_registers__7(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t vals;
    memset((void *)&vals, 0, sizeof(attr_value_t ));
    {
        attr_value_t v769__ret_vals UNUSED ;
        memset((void *)&v769__ret_vals, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__int_register__all_registers(_dev, 7, &v769__ret_vals))
        SIM_LOG_ERROR(_dev->arr._obj[7], 0, "Uncaught DML exception");
        vals = v769__ret_vals;
    }
    return vals;
}

static char const *_DML_IFACE_arr__int_register__get_name__7(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *name = NULL;
    {
        char const *v770__ret_name UNUSED  = NULL;
        if (_DML_M_arr__int_register__get_name(_dev, 7, num, &v770__ret_name))
        SIM_LOG_ERROR(_dev->arr._obj[7], 0, "Uncaught DML exception");
        name = v770__ret_name;
    }
    return name;
}

static int _DML_IFACE_arr__int_register__get_number__7(conf_object_t *_obj, char const *name)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int num = 0;
    {
        int v771__ret_num UNUSED  = 0;
        if (_DML_M_arr__int_register__get_number(_dev, 7, name, &v771__ret_num))
        SIM_LOG_ERROR(_dev->arr._obj[7], 0, "Uncaught DML exception");
        num = v771__ret_num;
    }
    return num;
}

static uint64 _DML_IFACE_arr__int_register__read__7(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v772__ret_val UNUSED  = 0;
        if (_DML_M_arr__int_register__read(_dev, 7, num, &v772__ret_val))
        SIM_LOG_ERROR(_dev->arr._obj[7], 0, "Uncaught DML exception");
        val = v772__ret_val;
    }
    return val;
}

static int _DML_IFACE_arr__int_register__register_info__7(conf_object_t *_obj, int reg, ireg_info_t reqinfo)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int info = 0;
    {
        int v773__ret_info UNUSED  = 0;
        if (_DML_M_arr__int_register__register_info(_dev, 7, reg, reqinfo, &v773__ret_info))
        SIM_LOG_ERROR(_dev->arr._obj[7], 0, "Uncaught DML exception");
        info = v773__ret_info;
    }
    return info;
}

static void  _DML_IFACE_arr__int_register__write__7(conf_object_t *_obj, int num, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__int_register__write(_dev, 7, num, val))
    SIM_LOG_ERROR(_dev->arr._obj[7], 0, "Uncaught DML exception");
}

static attr_value_t _DML_IFACE_arr__int_register__all_registers__8(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t vals;
    memset((void *)&vals, 0, sizeof(attr_value_t ));
    {
        attr_value_t v775__ret_vals UNUSED ;
        memset((void *)&v775__ret_vals, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__int_register__all_registers(_dev, 8, &v775__ret_vals))
        SIM_LOG_ERROR(_dev->arr._obj[8], 0, "Uncaught DML exception");
        vals = v775__ret_vals;
    }
    return vals;
}

static char const *_DML_IFACE_arr__int_register__get_name__8(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *name = NULL;
    {
        char const *v776__ret_name UNUSED  = NULL;
        if (_DML_M_arr__int_register__get_name(_dev, 8, num, &v776__ret_name))
        SIM_LOG_ERROR(_dev->arr._obj[8], 0, "Uncaught DML exception");
        name = v776__ret_name;
    }
    return name;
}

static int _DML_IFACE_arr__int_register__get_number__8(conf_object_t *_obj, char const *name)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int num = 0;
    {
        int v777__ret_num UNUSED  = 0;
        if (_DML_M_arr__int_register__get_number(_dev, 8, name, &v777__ret_num))
        SIM_LOG_ERROR(_dev->arr._obj[8], 0, "Uncaught DML exception");
        num = v777__ret_num;
    }
    return num;
}

static uint64 _DML_IFACE_arr__int_register__read__8(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v778__ret_val UNUSED  = 0;
        if (_DML_M_arr__int_register__read(_dev, 8, num, &v778__ret_val))
        SIM_LOG_ERROR(_dev->arr._obj[8], 0, "Uncaught DML exception");
        val = v778__ret_val;
    }
    return val;
}

static int _DML_IFACE_arr__int_register__register_info__8(conf_object_t *_obj, int reg, ireg_info_t reqinfo)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int info = 0;
    {
        int v779__ret_info UNUSED  = 0;
        if (_DML_M_arr__int_register__register_info(_dev, 8, reg, reqinfo, &v779__ret_info))
        SIM_LOG_ERROR(_dev->arr._obj[8], 0, "Uncaught DML exception");
        info = v779__ret_info;
    }
    return info;
}

static void  _DML_IFACE_arr__int_register__write__8(conf_object_t *_obj, int num, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__int_register__write(_dev, 8, num, val))
    SIM_LOG_ERROR(_dev->arr._obj[8], 0, "Uncaught DML exception");
}

static attr_value_t _DML_IFACE_arr__int_register__all_registers__9(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t vals;
    memset((void *)&vals, 0, sizeof(attr_value_t ));
    {
        attr_value_t v781__ret_vals UNUSED ;
        memset((void *)&v781__ret_vals, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__int_register__all_registers(_dev, 9, &v781__ret_vals))
        SIM_LOG_ERROR(_dev->arr._obj[9], 0, "Uncaught DML exception");
        vals = v781__ret_vals;
    }
    return vals;
}

static char const *_DML_IFACE_arr__int_register__get_name__9(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *name = NULL;
    {
        char const *v782__ret_name UNUSED  = NULL;
        if (_DML_M_arr__int_register__get_name(_dev, 9, num, &v782__ret_name))
        SIM_LOG_ERROR(_dev->arr._obj[9], 0, "Uncaught DML exception");
        name = v782__ret_name;
    }
    return name;
}

static int _DML_IFACE_arr__int_register__get_number__9(conf_object_t *_obj, char const *name)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int num = 0;
    {
        int v783__ret_num UNUSED  = 0;
        if (_DML_M_arr__int_register__get_number(_dev, 9, name, &v783__ret_num))
        SIM_LOG_ERROR(_dev->arr._obj[9], 0, "Uncaught DML exception");
        num = v783__ret_num;
    }
    return num;
}

static uint64 _DML_IFACE_arr__int_register__read__9(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v784__ret_val UNUSED  = 0;
        if (_DML_M_arr__int_register__read(_dev, 9, num, &v784__ret_val))
        SIM_LOG_ERROR(_dev->arr._obj[9], 0, "Uncaught DML exception");
        val = v784__ret_val;
    }
    return val;
}

static int _DML_IFACE_arr__int_register__register_info__9(conf_object_t *_obj, int reg, ireg_info_t reqinfo)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int info = 0;
    {
        int v785__ret_info UNUSED  = 0;
        if (_DML_M_arr__int_register__register_info(_dev, 9, reg, reqinfo, &v785__ret_info))
        SIM_LOG_ERROR(_dev->arr._obj[9], 0, "Uncaught DML exception");
        info = v785__ret_info;
    }
    return info;
}

static void  _DML_IFACE_arr__int_register__write__9(conf_object_t *_obj, int num, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__int_register__write(_dev, 9, num, val))
    SIM_LOG_ERROR(_dev->arr._obj[9], 0, "Uncaught DML exception");
}

static attr_value_t _DML_IFACE_arr__int_register__all_registers__10(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t vals;
    memset((void *)&vals, 0, sizeof(attr_value_t ));
    {
        attr_value_t v787__ret_vals UNUSED ;
        memset((void *)&v787__ret_vals, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__int_register__all_registers(_dev, 10, &v787__ret_vals))
        SIM_LOG_ERROR(_dev->arr._obj[10], 0, "Uncaught DML exception");
        vals = v787__ret_vals;
    }
    return vals;
}

static char const *_DML_IFACE_arr__int_register__get_name__10(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *name = NULL;
    {
        char const *v788__ret_name UNUSED  = NULL;
        if (_DML_M_arr__int_register__get_name(_dev, 10, num, &v788__ret_name))
        SIM_LOG_ERROR(_dev->arr._obj[10], 0, "Uncaught DML exception");
        name = v788__ret_name;
    }
    return name;
}

static int _DML_IFACE_arr__int_register__get_number__10(conf_object_t *_obj, char const *name)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int num = 0;
    {
        int v789__ret_num UNUSED  = 0;
        if (_DML_M_arr__int_register__get_number(_dev, 10, name, &v789__ret_num))
        SIM_LOG_ERROR(_dev->arr._obj[10], 0, "Uncaught DML exception");
        num = v789__ret_num;
    }
    return num;
}

static uint64 _DML_IFACE_arr__int_register__read__10(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v790__ret_val UNUSED  = 0;
        if (_DML_M_arr__int_register__read(_dev, 10, num, &v790__ret_val))
        SIM_LOG_ERROR(_dev->arr._obj[10], 0, "Uncaught DML exception");
        val = v790__ret_val;
    }
    return val;
}

static int _DML_IFACE_arr__int_register__register_info__10(conf_object_t *_obj, int reg, ireg_info_t reqinfo)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int info = 0;
    {
        int v791__ret_info UNUSED  = 0;
        if (_DML_M_arr__int_register__register_info(_dev, 10, reg, reqinfo, &v791__ret_info))
        SIM_LOG_ERROR(_dev->arr._obj[10], 0, "Uncaught DML exception");
        info = v791__ret_info;
    }
    return info;
}

static void  _DML_IFACE_arr__int_register__write__10(conf_object_t *_obj, int num, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__int_register__write(_dev, 10, num, val))
    SIM_LOG_ERROR(_dev->arr._obj[10], 0, "Uncaught DML exception");
}

static attr_value_t _DML_IFACE_arr__int_register__all_registers__11(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t vals;
    memset((void *)&vals, 0, sizeof(attr_value_t ));
    {
        attr_value_t v793__ret_vals UNUSED ;
        memset((void *)&v793__ret_vals, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__int_register__all_registers(_dev, 11, &v793__ret_vals))
        SIM_LOG_ERROR(_dev->arr._obj[11], 0, "Uncaught DML exception");
        vals = v793__ret_vals;
    }
    return vals;
}

static char const *_DML_IFACE_arr__int_register__get_name__11(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *name = NULL;
    {
        char const *v794__ret_name UNUSED  = NULL;
        if (_DML_M_arr__int_register__get_name(_dev, 11, num, &v794__ret_name))
        SIM_LOG_ERROR(_dev->arr._obj[11], 0, "Uncaught DML exception");
        name = v794__ret_name;
    }
    return name;
}

static int _DML_IFACE_arr__int_register__get_number__11(conf_object_t *_obj, char const *name)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int num = 0;
    {
        int v795__ret_num UNUSED  = 0;
        if (_DML_M_arr__int_register__get_number(_dev, 11, name, &v795__ret_num))
        SIM_LOG_ERROR(_dev->arr._obj[11], 0, "Uncaught DML exception");
        num = v795__ret_num;
    }
    return num;
}

static uint64 _DML_IFACE_arr__int_register__read__11(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v796__ret_val UNUSED  = 0;
        if (_DML_M_arr__int_register__read(_dev, 11, num, &v796__ret_val))
        SIM_LOG_ERROR(_dev->arr._obj[11], 0, "Uncaught DML exception");
        val = v796__ret_val;
    }
    return val;
}

static int _DML_IFACE_arr__int_register__register_info__11(conf_object_t *_obj, int reg, ireg_info_t reqinfo)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int info = 0;
    {
        int v797__ret_info UNUSED  = 0;
        if (_DML_M_arr__int_register__register_info(_dev, 11, reg, reqinfo, &v797__ret_info))
        SIM_LOG_ERROR(_dev->arr._obj[11], 0, "Uncaught DML exception");
        info = v797__ret_info;
    }
    return info;
}

static void  _DML_IFACE_arr__int_register__write__11(conf_object_t *_obj, int num, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__int_register__write(_dev, 11, num, val))
    SIM_LOG_ERROR(_dev->arr._obj[11], 0, "Uncaught DML exception");
}

static attr_value_t _DML_IFACE_arr__int_register__all_registers__12(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t vals;
    memset((void *)&vals, 0, sizeof(attr_value_t ));
    {
        attr_value_t v799__ret_vals UNUSED ;
        memset((void *)&v799__ret_vals, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__int_register__all_registers(_dev, 12, &v799__ret_vals))
        SIM_LOG_ERROR(_dev->arr._obj[12], 0, "Uncaught DML exception");
        vals = v799__ret_vals;
    }
    return vals;
}

static char const *_DML_IFACE_arr__int_register__get_name__12(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *name = NULL;
    {
        char const *v800__ret_name UNUSED  = NULL;
        if (_DML_M_arr__int_register__get_name(_dev, 12, num, &v800__ret_name))
        SIM_LOG_ERROR(_dev->arr._obj[12], 0, "Uncaught DML exception");
        name = v800__ret_name;
    }
    return name;
}

static int _DML_IFACE_arr__int_register__get_number__12(conf_object_t *_obj, char const *name)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int num = 0;
    {
        int v801__ret_num UNUSED  = 0;
        if (_DML_M_arr__int_register__get_number(_dev, 12, name, &v801__ret_num))
        SIM_LOG_ERROR(_dev->arr._obj[12], 0, "Uncaught DML exception");
        num = v801__ret_num;
    }
    return num;
}

static uint64 _DML_IFACE_arr__int_register__read__12(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v802__ret_val UNUSED  = 0;
        if (_DML_M_arr__int_register__read(_dev, 12, num, &v802__ret_val))
        SIM_LOG_ERROR(_dev->arr._obj[12], 0, "Uncaught DML exception");
        val = v802__ret_val;
    }
    return val;
}

static int _DML_IFACE_arr__int_register__register_info__12(conf_object_t *_obj, int reg, ireg_info_t reqinfo)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int info = 0;
    {
        int v803__ret_info UNUSED  = 0;
        if (_DML_M_arr__int_register__register_info(_dev, 12, reg, reqinfo, &v803__ret_info))
        SIM_LOG_ERROR(_dev->arr._obj[12], 0, "Uncaught DML exception");
        info = v803__ret_info;
    }
    return info;
}

static void  _DML_IFACE_arr__int_register__write__12(conf_object_t *_obj, int num, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__int_register__write(_dev, 12, num, val))
    SIM_LOG_ERROR(_dev->arr._obj[12], 0, "Uncaught DML exception");
}

static attr_value_t _DML_IFACE_arr__int_register__all_registers__13(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t vals;
    memset((void *)&vals, 0, sizeof(attr_value_t ));
    {
        attr_value_t v805__ret_vals UNUSED ;
        memset((void *)&v805__ret_vals, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__int_register__all_registers(_dev, 13, &v805__ret_vals))
        SIM_LOG_ERROR(_dev->arr._obj[13], 0, "Uncaught DML exception");
        vals = v805__ret_vals;
    }
    return vals;
}

static char const *_DML_IFACE_arr__int_register__get_name__13(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *name = NULL;
    {
        char const *v806__ret_name UNUSED  = NULL;
        if (_DML_M_arr__int_register__get_name(_dev, 13, num, &v806__ret_name))
        SIM_LOG_ERROR(_dev->arr._obj[13], 0, "Uncaught DML exception");
        name = v806__ret_name;
    }
    return name;
}

static int _DML_IFACE_arr__int_register__get_number__13(conf_object_t *_obj, char const *name)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int num = 0;
    {
        int v807__ret_num UNUSED  = 0;
        if (_DML_M_arr__int_register__get_number(_dev, 13, name, &v807__ret_num))
        SIM_LOG_ERROR(_dev->arr._obj[13], 0, "Uncaught DML exception");
        num = v807__ret_num;
    }
    return num;
}

static uint64 _DML_IFACE_arr__int_register__read__13(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v808__ret_val UNUSED  = 0;
        if (_DML_M_arr__int_register__read(_dev, 13, num, &v808__ret_val))
        SIM_LOG_ERROR(_dev->arr._obj[13], 0, "Uncaught DML exception");
        val = v808__ret_val;
    }
    return val;
}

static int _DML_IFACE_arr__int_register__register_info__13(conf_object_t *_obj, int reg, ireg_info_t reqinfo)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int info = 0;
    {
        int v809__ret_info UNUSED  = 0;
        if (_DML_M_arr__int_register__register_info(_dev, 13, reg, reqinfo, &v809__ret_info))
        SIM_LOG_ERROR(_dev->arr._obj[13], 0, "Uncaught DML exception");
        info = v809__ret_info;
    }
    return info;
}

static void  _DML_IFACE_arr__int_register__write__13(conf_object_t *_obj, int num, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__int_register__write(_dev, 13, num, val))
    SIM_LOG_ERROR(_dev->arr._obj[13], 0, "Uncaught DML exception");
}

static attr_value_t _DML_IFACE_arr__int_register__all_registers__14(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t vals;
    memset((void *)&vals, 0, sizeof(attr_value_t ));
    {
        attr_value_t v811__ret_vals UNUSED ;
        memset((void *)&v811__ret_vals, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__int_register__all_registers(_dev, 14, &v811__ret_vals))
        SIM_LOG_ERROR(_dev->arr._obj[14], 0, "Uncaught DML exception");
        vals = v811__ret_vals;
    }
    return vals;
}

static char const *_DML_IFACE_arr__int_register__get_name__14(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *name = NULL;
    {
        char const *v812__ret_name UNUSED  = NULL;
        if (_DML_M_arr__int_register__get_name(_dev, 14, num, &v812__ret_name))
        SIM_LOG_ERROR(_dev->arr._obj[14], 0, "Uncaught DML exception");
        name = v812__ret_name;
    }
    return name;
}

static int _DML_IFACE_arr__int_register__get_number__14(conf_object_t *_obj, char const *name)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int num = 0;
    {
        int v813__ret_num UNUSED  = 0;
        if (_DML_M_arr__int_register__get_number(_dev, 14, name, &v813__ret_num))
        SIM_LOG_ERROR(_dev->arr._obj[14], 0, "Uncaught DML exception");
        num = v813__ret_num;
    }
    return num;
}

static uint64 _DML_IFACE_arr__int_register__read__14(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v814__ret_val UNUSED  = 0;
        if (_DML_M_arr__int_register__read(_dev, 14, num, &v814__ret_val))
        SIM_LOG_ERROR(_dev->arr._obj[14], 0, "Uncaught DML exception");
        val = v814__ret_val;
    }
    return val;
}

static int _DML_IFACE_arr__int_register__register_info__14(conf_object_t *_obj, int reg, ireg_info_t reqinfo)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int info = 0;
    {
        int v815__ret_info UNUSED  = 0;
        if (_DML_M_arr__int_register__register_info(_dev, 14, reg, reqinfo, &v815__ret_info))
        SIM_LOG_ERROR(_dev->arr._obj[14], 0, "Uncaught DML exception");
        info = v815__ret_info;
    }
    return info;
}

static void  _DML_IFACE_arr__int_register__write__14(conf_object_t *_obj, int num, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__int_register__write(_dev, 14, num, val))
    SIM_LOG_ERROR(_dev->arr._obj[14], 0, "Uncaught DML exception");
}

static attr_value_t _DML_IFACE_arr__int_register__all_registers__15(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t vals;
    memset((void *)&vals, 0, sizeof(attr_value_t ));
    {
        attr_value_t v817__ret_vals UNUSED ;
        memset((void *)&v817__ret_vals, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__int_register__all_registers(_dev, 15, &v817__ret_vals))
        SIM_LOG_ERROR(_dev->arr._obj[15], 0, "Uncaught DML exception");
        vals = v817__ret_vals;
    }
    return vals;
}

static char const *_DML_IFACE_arr__int_register__get_name__15(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *name = NULL;
    {
        char const *v818__ret_name UNUSED  = NULL;
        if (_DML_M_arr__int_register__get_name(_dev, 15, num, &v818__ret_name))
        SIM_LOG_ERROR(_dev->arr._obj[15], 0, "Uncaught DML exception");
        name = v818__ret_name;
    }
    return name;
}

static int _DML_IFACE_arr__int_register__get_number__15(conf_object_t *_obj, char const *name)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int num = 0;
    {
        int v819__ret_num UNUSED  = 0;
        if (_DML_M_arr__int_register__get_number(_dev, 15, name, &v819__ret_num))
        SIM_LOG_ERROR(_dev->arr._obj[15], 0, "Uncaught DML exception");
        num = v819__ret_num;
    }
    return num;
}

static uint64 _DML_IFACE_arr__int_register__read__15(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v820__ret_val UNUSED  = 0;
        if (_DML_M_arr__int_register__read(_dev, 15, num, &v820__ret_val))
        SIM_LOG_ERROR(_dev->arr._obj[15], 0, "Uncaught DML exception");
        val = v820__ret_val;
    }
    return val;
}

static int _DML_IFACE_arr__int_register__register_info__15(conf_object_t *_obj, int reg, ireg_info_t reqinfo)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int info = 0;
    {
        int v821__ret_info UNUSED  = 0;
        if (_DML_M_arr__int_register__register_info(_dev, 15, reg, reqinfo, &v821__ret_info))
        SIM_LOG_ERROR(_dev->arr._obj[15], 0, "Uncaught DML exception");
        info = v821__ret_info;
    }
    return info;
}

static void  _DML_IFACE_arr__int_register__write__15(conf_object_t *_obj, int num, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__int_register__write(_dev, 15, num, val))
    SIM_LOG_ERROR(_dev->arr._obj[15], 0, "Uncaught DML exception");
}

static exception_type_t _DML_PIFACE_arr__io_memory__operation(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    exception_type_t ex = 0;
    {
        exception_type_t v823__ret_ex UNUSED  = 0;
        if (_DML_M_arr__io_memory__operation(_dev, (_portobj->indices)[0], mem_op, map_info, &v823__ret_ex))
        SIM_LOG_ERROR(_dev->arr._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        ex = v823__ret_ex;
    }
    return ex;
}

static exception_type_t _DML_IFACE_arr__io_memory__operation__0(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t ex = 0;
    {
        exception_type_t v824__ret_ex UNUSED  = 0;
        if (_DML_M_arr__io_memory__operation(_dev, 0, mem_op, map_info, &v824__ret_ex))
        SIM_LOG_ERROR(_dev->arr._obj[0], 0, "Uncaught DML exception");
        ex = v824__ret_ex;
    }
    return ex;
}

static exception_type_t _DML_IFACE_arr__io_memory__operation__1(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t ex = 0;
    {
        exception_type_t v825__ret_ex UNUSED  = 0;
        if (_DML_M_arr__io_memory__operation(_dev, 1, mem_op, map_info, &v825__ret_ex))
        SIM_LOG_ERROR(_dev->arr._obj[1], 0, "Uncaught DML exception");
        ex = v825__ret_ex;
    }
    return ex;
}

static exception_type_t _DML_IFACE_arr__io_memory__operation__2(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t ex = 0;
    {
        exception_type_t v826__ret_ex UNUSED  = 0;
        if (_DML_M_arr__io_memory__operation(_dev, 2, mem_op, map_info, &v826__ret_ex))
        SIM_LOG_ERROR(_dev->arr._obj[2], 0, "Uncaught DML exception");
        ex = v826__ret_ex;
    }
    return ex;
}

static exception_type_t _DML_IFACE_arr__io_memory__operation__3(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t ex = 0;
    {
        exception_type_t v827__ret_ex UNUSED  = 0;
        if (_DML_M_arr__io_memory__operation(_dev, 3, mem_op, map_info, &v827__ret_ex))
        SIM_LOG_ERROR(_dev->arr._obj[3], 0, "Uncaught DML exception");
        ex = v827__ret_ex;
    }
    return ex;
}

static exception_type_t _DML_IFACE_arr__io_memory__operation__4(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t ex = 0;
    {
        exception_type_t v828__ret_ex UNUSED  = 0;
        if (_DML_M_arr__io_memory__operation(_dev, 4, mem_op, map_info, &v828__ret_ex))
        SIM_LOG_ERROR(_dev->arr._obj[4], 0, "Uncaught DML exception");
        ex = v828__ret_ex;
    }
    return ex;
}

static exception_type_t _DML_IFACE_arr__io_memory__operation__5(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t ex = 0;
    {
        exception_type_t v829__ret_ex UNUSED  = 0;
        if (_DML_M_arr__io_memory__operation(_dev, 5, mem_op, map_info, &v829__ret_ex))
        SIM_LOG_ERROR(_dev->arr._obj[5], 0, "Uncaught DML exception");
        ex = v829__ret_ex;
    }
    return ex;
}

static exception_type_t _DML_IFACE_arr__io_memory__operation__6(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t ex = 0;
    {
        exception_type_t v830__ret_ex UNUSED  = 0;
        if (_DML_M_arr__io_memory__operation(_dev, 6, mem_op, map_info, &v830__ret_ex))
        SIM_LOG_ERROR(_dev->arr._obj[6], 0, "Uncaught DML exception");
        ex = v830__ret_ex;
    }
    return ex;
}

static exception_type_t _DML_IFACE_arr__io_memory__operation__7(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t ex = 0;
    {
        exception_type_t v831__ret_ex UNUSED  = 0;
        if (_DML_M_arr__io_memory__operation(_dev, 7, mem_op, map_info, &v831__ret_ex))
        SIM_LOG_ERROR(_dev->arr._obj[7], 0, "Uncaught DML exception");
        ex = v831__ret_ex;
    }
    return ex;
}

static exception_type_t _DML_IFACE_arr__io_memory__operation__8(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t ex = 0;
    {
        exception_type_t v832__ret_ex UNUSED  = 0;
        if (_DML_M_arr__io_memory__operation(_dev, 8, mem_op, map_info, &v832__ret_ex))
        SIM_LOG_ERROR(_dev->arr._obj[8], 0, "Uncaught DML exception");
        ex = v832__ret_ex;
    }
    return ex;
}

static exception_type_t _DML_IFACE_arr__io_memory__operation__9(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t ex = 0;
    {
        exception_type_t v833__ret_ex UNUSED  = 0;
        if (_DML_M_arr__io_memory__operation(_dev, 9, mem_op, map_info, &v833__ret_ex))
        SIM_LOG_ERROR(_dev->arr._obj[9], 0, "Uncaught DML exception");
        ex = v833__ret_ex;
    }
    return ex;
}

static exception_type_t _DML_IFACE_arr__io_memory__operation__10(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t ex = 0;
    {
        exception_type_t v834__ret_ex UNUSED  = 0;
        if (_DML_M_arr__io_memory__operation(_dev, 10, mem_op, map_info, &v834__ret_ex))
        SIM_LOG_ERROR(_dev->arr._obj[10], 0, "Uncaught DML exception");
        ex = v834__ret_ex;
    }
    return ex;
}

static exception_type_t _DML_IFACE_arr__io_memory__operation__11(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t ex = 0;
    {
        exception_type_t v835__ret_ex UNUSED  = 0;
        if (_DML_M_arr__io_memory__operation(_dev, 11, mem_op, map_info, &v835__ret_ex))
        SIM_LOG_ERROR(_dev->arr._obj[11], 0, "Uncaught DML exception");
        ex = v835__ret_ex;
    }
    return ex;
}

static exception_type_t _DML_IFACE_arr__io_memory__operation__12(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t ex = 0;
    {
        exception_type_t v836__ret_ex UNUSED  = 0;
        if (_DML_M_arr__io_memory__operation(_dev, 12, mem_op, map_info, &v836__ret_ex))
        SIM_LOG_ERROR(_dev->arr._obj[12], 0, "Uncaught DML exception");
        ex = v836__ret_ex;
    }
    return ex;
}

static exception_type_t _DML_IFACE_arr__io_memory__operation__13(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t ex = 0;
    {
        exception_type_t v837__ret_ex UNUSED  = 0;
        if (_DML_M_arr__io_memory__operation(_dev, 13, mem_op, map_info, &v837__ret_ex))
        SIM_LOG_ERROR(_dev->arr._obj[13], 0, "Uncaught DML exception");
        ex = v837__ret_ex;
    }
    return ex;
}

static exception_type_t _DML_IFACE_arr__io_memory__operation__14(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t ex = 0;
    {
        exception_type_t v838__ret_ex UNUSED  = 0;
        if (_DML_M_arr__io_memory__operation(_dev, 14, mem_op, map_info, &v838__ret_ex))
        SIM_LOG_ERROR(_dev->arr._obj[14], 0, "Uncaught DML exception");
        ex = v838__ret_ex;
    }
    return ex;
}

static exception_type_t _DML_IFACE_arr__io_memory__operation__15(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t ex = 0;
    {
        exception_type_t v839__ret_ex UNUSED  = 0;
        if (_DML_M_arr__io_memory__operation(_dev, 15, mem_op, map_info, &v839__ret_ex))
        SIM_LOG_ERROR(_dev->arr._obj[15], 0, "Uncaught DML exception");
        ex = v839__ret_ex;
    }
    return ex;
}

static bool _DML_PIFACE_arr__register_view__big_endian_bitorder(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool big_endian = 0;
    {
        bool v840__ret_big_endian UNUSED  = 0;
        if (_DML_M_arr__register_view__big_endian_bitorder(_dev, (_portobj->indices)[0], &v840__ret_big_endian))
        SIM_LOG_ERROR(_dev->arr._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        big_endian = v840__ret_big_endian;
    }
    return big_endian;
}

static char const *_DML_PIFACE_arr__register_view__description(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    char const *desc = NULL;
    {
        char const *v841__ret_desc UNUSED  = NULL;
        if (_DML_M_arr__register_view__description(_dev, (_portobj->indices)[0], &v841__ret_desc))
        SIM_LOG_ERROR(_dev->arr._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        desc = v841__ret_desc;
    }
    return desc;
}

static uint64 _DML_PIFACE_arr__register_view__get_register_value(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint64 val = 0;
    {
        uint64 v842__ret_val UNUSED  = 0;
        if (_DML_M_arr__register_view__get_register_value(_dev, (_portobj->indices)[0], reg, &v842__ret_val))
        SIM_LOG_ERROR(_dev->arr._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        val = v842__ret_val;
    }
    return val;
}

static uint32 _DML_PIFACE_arr__register_view__number_of_registers(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint32 num = 0;
    {
        uint32 v843__ret_num UNUSED  = 0;
        if (_DML_M_arr__register_view__number_of_registers(_dev, (_portobj->indices)[0], &v843__ret_num))
        SIM_LOG_ERROR(_dev->arr._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        num = v843__ret_num;
    }
    return num;
}

static attr_value_t _DML_PIFACE_arr__register_view__register_info(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t info;
    memset((void *)&info, 0, sizeof(attr_value_t ));
    {
        attr_value_t v844__ret_info UNUSED ;
        memset((void *)&v844__ret_info, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__register_view__register_info(_dev, (_portobj->indices)[0], reg, &v844__ret_info))
        SIM_LOG_ERROR(_dev->arr._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        info = v844__ret_info;
    }
    return info;
}

static void  _DML_PIFACE_arr__register_view__set_register_value(conf_object_t *_obj, uint32 reg, uint64 val)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_arr__register_view__set_register_value(_dev, (_portobj->indices)[0], reg, val))
    SIM_LOG_ERROR(_dev->arr._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
}

static bool _DML_IFACE_arr__register_view__big_endian_bitorder__0(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool big_endian = 0;
    {
        bool v846__ret_big_endian UNUSED  = 0;
        if (_DML_M_arr__register_view__big_endian_bitorder(_dev, 0, &v846__ret_big_endian))
        SIM_LOG_ERROR(_dev->arr._obj[0], 0, "Uncaught DML exception");
        big_endian = v846__ret_big_endian;
    }
    return big_endian;
}

static char const *_DML_IFACE_arr__register_view__description__0(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *desc = NULL;
    {
        char const *v847__ret_desc UNUSED  = NULL;
        if (_DML_M_arr__register_view__description(_dev, 0, &v847__ret_desc))
        SIM_LOG_ERROR(_dev->arr._obj[0], 0, "Uncaught DML exception");
        desc = v847__ret_desc;
    }
    return desc;
}

static uint64 _DML_IFACE_arr__register_view__get_register_value__0(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v848__ret_val UNUSED  = 0;
        if (_DML_M_arr__register_view__get_register_value(_dev, 0, reg, &v848__ret_val))
        SIM_LOG_ERROR(_dev->arr._obj[0], 0, "Uncaught DML exception");
        val = v848__ret_val;
    }
    return val;
}

static uint32 _DML_IFACE_arr__register_view__number_of_registers__0(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 num = 0;
    {
        uint32 v849__ret_num UNUSED  = 0;
        if (_DML_M_arr__register_view__number_of_registers(_dev, 0, &v849__ret_num))
        SIM_LOG_ERROR(_dev->arr._obj[0], 0, "Uncaught DML exception");
        num = v849__ret_num;
    }
    return num;
}

static attr_value_t _DML_IFACE_arr__register_view__register_info__0(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t info;
    memset((void *)&info, 0, sizeof(attr_value_t ));
    {
        attr_value_t v850__ret_info UNUSED ;
        memset((void *)&v850__ret_info, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__register_view__register_info(_dev, 0, reg, &v850__ret_info))
        SIM_LOG_ERROR(_dev->arr._obj[0], 0, "Uncaught DML exception");
        info = v850__ret_info;
    }
    return info;
}

static void  _DML_IFACE_arr__register_view__set_register_value__0(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__register_view__set_register_value(_dev, 0, reg, val))
    SIM_LOG_ERROR(_dev->arr._obj[0], 0, "Uncaught DML exception");
}

static bool _DML_IFACE_arr__register_view__big_endian_bitorder__1(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool big_endian = 0;
    {
        bool v852__ret_big_endian UNUSED  = 0;
        if (_DML_M_arr__register_view__big_endian_bitorder(_dev, 1, &v852__ret_big_endian))
        SIM_LOG_ERROR(_dev->arr._obj[1], 0, "Uncaught DML exception");
        big_endian = v852__ret_big_endian;
    }
    return big_endian;
}

static char const *_DML_IFACE_arr__register_view__description__1(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *desc = NULL;
    {
        char const *v853__ret_desc UNUSED  = NULL;
        if (_DML_M_arr__register_view__description(_dev, 1, &v853__ret_desc))
        SIM_LOG_ERROR(_dev->arr._obj[1], 0, "Uncaught DML exception");
        desc = v853__ret_desc;
    }
    return desc;
}

static uint64 _DML_IFACE_arr__register_view__get_register_value__1(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v854__ret_val UNUSED  = 0;
        if (_DML_M_arr__register_view__get_register_value(_dev, 1, reg, &v854__ret_val))
        SIM_LOG_ERROR(_dev->arr._obj[1], 0, "Uncaught DML exception");
        val = v854__ret_val;
    }
    return val;
}

static uint32 _DML_IFACE_arr__register_view__number_of_registers__1(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 num = 0;
    {
        uint32 v855__ret_num UNUSED  = 0;
        if (_DML_M_arr__register_view__number_of_registers(_dev, 1, &v855__ret_num))
        SIM_LOG_ERROR(_dev->arr._obj[1], 0, "Uncaught DML exception");
        num = v855__ret_num;
    }
    return num;
}

static attr_value_t _DML_IFACE_arr__register_view__register_info__1(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t info;
    memset((void *)&info, 0, sizeof(attr_value_t ));
    {
        attr_value_t v856__ret_info UNUSED ;
        memset((void *)&v856__ret_info, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__register_view__register_info(_dev, 1, reg, &v856__ret_info))
        SIM_LOG_ERROR(_dev->arr._obj[1], 0, "Uncaught DML exception");
        info = v856__ret_info;
    }
    return info;
}

static void  _DML_IFACE_arr__register_view__set_register_value__1(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__register_view__set_register_value(_dev, 1, reg, val))
    SIM_LOG_ERROR(_dev->arr._obj[1], 0, "Uncaught DML exception");
}

static bool _DML_IFACE_arr__register_view__big_endian_bitorder__2(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool big_endian = 0;
    {
        bool v858__ret_big_endian UNUSED  = 0;
        if (_DML_M_arr__register_view__big_endian_bitorder(_dev, 2, &v858__ret_big_endian))
        SIM_LOG_ERROR(_dev->arr._obj[2], 0, "Uncaught DML exception");
        big_endian = v858__ret_big_endian;
    }
    return big_endian;
}

static char const *_DML_IFACE_arr__register_view__description__2(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *desc = NULL;
    {
        char const *v859__ret_desc UNUSED  = NULL;
        if (_DML_M_arr__register_view__description(_dev, 2, &v859__ret_desc))
        SIM_LOG_ERROR(_dev->arr._obj[2], 0, "Uncaught DML exception");
        desc = v859__ret_desc;
    }
    return desc;
}

static uint64 _DML_IFACE_arr__register_view__get_register_value__2(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v860__ret_val UNUSED  = 0;
        if (_DML_M_arr__register_view__get_register_value(_dev, 2, reg, &v860__ret_val))
        SIM_LOG_ERROR(_dev->arr._obj[2], 0, "Uncaught DML exception");
        val = v860__ret_val;
    }
    return val;
}

static uint32 _DML_IFACE_arr__register_view__number_of_registers__2(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 num = 0;
    {
        uint32 v861__ret_num UNUSED  = 0;
        if (_DML_M_arr__register_view__number_of_registers(_dev, 2, &v861__ret_num))
        SIM_LOG_ERROR(_dev->arr._obj[2], 0, "Uncaught DML exception");
        num = v861__ret_num;
    }
    return num;
}

static attr_value_t _DML_IFACE_arr__register_view__register_info__2(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t info;
    memset((void *)&info, 0, sizeof(attr_value_t ));
    {
        attr_value_t v862__ret_info UNUSED ;
        memset((void *)&v862__ret_info, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__register_view__register_info(_dev, 2, reg, &v862__ret_info))
        SIM_LOG_ERROR(_dev->arr._obj[2], 0, "Uncaught DML exception");
        info = v862__ret_info;
    }
    return info;
}

static void  _DML_IFACE_arr__register_view__set_register_value__2(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__register_view__set_register_value(_dev, 2, reg, val))
    SIM_LOG_ERROR(_dev->arr._obj[2], 0, "Uncaught DML exception");
}

static bool _DML_IFACE_arr__register_view__big_endian_bitorder__3(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool big_endian = 0;
    {
        bool v864__ret_big_endian UNUSED  = 0;
        if (_DML_M_arr__register_view__big_endian_bitorder(_dev, 3, &v864__ret_big_endian))
        SIM_LOG_ERROR(_dev->arr._obj[3], 0, "Uncaught DML exception");
        big_endian = v864__ret_big_endian;
    }
    return big_endian;
}

static char const *_DML_IFACE_arr__register_view__description__3(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *desc = NULL;
    {
        char const *v865__ret_desc UNUSED  = NULL;
        if (_DML_M_arr__register_view__description(_dev, 3, &v865__ret_desc))
        SIM_LOG_ERROR(_dev->arr._obj[3], 0, "Uncaught DML exception");
        desc = v865__ret_desc;
    }
    return desc;
}

static uint64 _DML_IFACE_arr__register_view__get_register_value__3(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v866__ret_val UNUSED  = 0;
        if (_DML_M_arr__register_view__get_register_value(_dev, 3, reg, &v866__ret_val))
        SIM_LOG_ERROR(_dev->arr._obj[3], 0, "Uncaught DML exception");
        val = v866__ret_val;
    }
    return val;
}

static uint32 _DML_IFACE_arr__register_view__number_of_registers__3(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 num = 0;
    {
        uint32 v867__ret_num UNUSED  = 0;
        if (_DML_M_arr__register_view__number_of_registers(_dev, 3, &v867__ret_num))
        SIM_LOG_ERROR(_dev->arr._obj[3], 0, "Uncaught DML exception");
        num = v867__ret_num;
    }
    return num;
}

static attr_value_t _DML_IFACE_arr__register_view__register_info__3(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t info;
    memset((void *)&info, 0, sizeof(attr_value_t ));
    {
        attr_value_t v868__ret_info UNUSED ;
        memset((void *)&v868__ret_info, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__register_view__register_info(_dev, 3, reg, &v868__ret_info))
        SIM_LOG_ERROR(_dev->arr._obj[3], 0, "Uncaught DML exception");
        info = v868__ret_info;
    }
    return info;
}

static void  _DML_IFACE_arr__register_view__set_register_value__3(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__register_view__set_register_value(_dev, 3, reg, val))
    SIM_LOG_ERROR(_dev->arr._obj[3], 0, "Uncaught DML exception");
}

static bool _DML_IFACE_arr__register_view__big_endian_bitorder__4(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool big_endian = 0;
    {
        bool v870__ret_big_endian UNUSED  = 0;
        if (_DML_M_arr__register_view__big_endian_bitorder(_dev, 4, &v870__ret_big_endian))
        SIM_LOG_ERROR(_dev->arr._obj[4], 0, "Uncaught DML exception");
        big_endian = v870__ret_big_endian;
    }
    return big_endian;
}

static char const *_DML_IFACE_arr__register_view__description__4(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *desc = NULL;
    {
        char const *v871__ret_desc UNUSED  = NULL;
        if (_DML_M_arr__register_view__description(_dev, 4, &v871__ret_desc))
        SIM_LOG_ERROR(_dev->arr._obj[4], 0, "Uncaught DML exception");
        desc = v871__ret_desc;
    }
    return desc;
}

static uint64 _DML_IFACE_arr__register_view__get_register_value__4(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v872__ret_val UNUSED  = 0;
        if (_DML_M_arr__register_view__get_register_value(_dev, 4, reg, &v872__ret_val))
        SIM_LOG_ERROR(_dev->arr._obj[4], 0, "Uncaught DML exception");
        val = v872__ret_val;
    }
    return val;
}

static uint32 _DML_IFACE_arr__register_view__number_of_registers__4(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 num = 0;
    {
        uint32 v873__ret_num UNUSED  = 0;
        if (_DML_M_arr__register_view__number_of_registers(_dev, 4, &v873__ret_num))
        SIM_LOG_ERROR(_dev->arr._obj[4], 0, "Uncaught DML exception");
        num = v873__ret_num;
    }
    return num;
}

static attr_value_t _DML_IFACE_arr__register_view__register_info__4(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t info;
    memset((void *)&info, 0, sizeof(attr_value_t ));
    {
        attr_value_t v874__ret_info UNUSED ;
        memset((void *)&v874__ret_info, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__register_view__register_info(_dev, 4, reg, &v874__ret_info))
        SIM_LOG_ERROR(_dev->arr._obj[4], 0, "Uncaught DML exception");
        info = v874__ret_info;
    }
    return info;
}

static void  _DML_IFACE_arr__register_view__set_register_value__4(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__register_view__set_register_value(_dev, 4, reg, val))
    SIM_LOG_ERROR(_dev->arr._obj[4], 0, "Uncaught DML exception");
}

static bool _DML_IFACE_arr__register_view__big_endian_bitorder__5(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool big_endian = 0;
    {
        bool v876__ret_big_endian UNUSED  = 0;
        if (_DML_M_arr__register_view__big_endian_bitorder(_dev, 5, &v876__ret_big_endian))
        SIM_LOG_ERROR(_dev->arr._obj[5], 0, "Uncaught DML exception");
        big_endian = v876__ret_big_endian;
    }
    return big_endian;
}

static char const *_DML_IFACE_arr__register_view__description__5(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *desc = NULL;
    {
        char const *v877__ret_desc UNUSED  = NULL;
        if (_DML_M_arr__register_view__description(_dev, 5, &v877__ret_desc))
        SIM_LOG_ERROR(_dev->arr._obj[5], 0, "Uncaught DML exception");
        desc = v877__ret_desc;
    }
    return desc;
}

static uint64 _DML_IFACE_arr__register_view__get_register_value__5(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v878__ret_val UNUSED  = 0;
        if (_DML_M_arr__register_view__get_register_value(_dev, 5, reg, &v878__ret_val))
        SIM_LOG_ERROR(_dev->arr._obj[5], 0, "Uncaught DML exception");
        val = v878__ret_val;
    }
    return val;
}

static uint32 _DML_IFACE_arr__register_view__number_of_registers__5(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 num = 0;
    {
        uint32 v879__ret_num UNUSED  = 0;
        if (_DML_M_arr__register_view__number_of_registers(_dev, 5, &v879__ret_num))
        SIM_LOG_ERROR(_dev->arr._obj[5], 0, "Uncaught DML exception");
        num = v879__ret_num;
    }
    return num;
}

static attr_value_t _DML_IFACE_arr__register_view__register_info__5(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t info;
    memset((void *)&info, 0, sizeof(attr_value_t ));
    {
        attr_value_t v880__ret_info UNUSED ;
        memset((void *)&v880__ret_info, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__register_view__register_info(_dev, 5, reg, &v880__ret_info))
        SIM_LOG_ERROR(_dev->arr._obj[5], 0, "Uncaught DML exception");
        info = v880__ret_info;
    }
    return info;
}

static void  _DML_IFACE_arr__register_view__set_register_value__5(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__register_view__set_register_value(_dev, 5, reg, val))
    SIM_LOG_ERROR(_dev->arr._obj[5], 0, "Uncaught DML exception");
}

static bool _DML_IFACE_arr__register_view__big_endian_bitorder__6(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool big_endian = 0;
    {
        bool v882__ret_big_endian UNUSED  = 0;
        if (_DML_M_arr__register_view__big_endian_bitorder(_dev, 6, &v882__ret_big_endian))
        SIM_LOG_ERROR(_dev->arr._obj[6], 0, "Uncaught DML exception");
        big_endian = v882__ret_big_endian;
    }
    return big_endian;
}

static char const *_DML_IFACE_arr__register_view__description__6(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *desc = NULL;
    {
        char const *v883__ret_desc UNUSED  = NULL;
        if (_DML_M_arr__register_view__description(_dev, 6, &v883__ret_desc))
        SIM_LOG_ERROR(_dev->arr._obj[6], 0, "Uncaught DML exception");
        desc = v883__ret_desc;
    }
    return desc;
}

static uint64 _DML_IFACE_arr__register_view__get_register_value__6(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v884__ret_val UNUSED  = 0;
        if (_DML_M_arr__register_view__get_register_value(_dev, 6, reg, &v884__ret_val))
        SIM_LOG_ERROR(_dev->arr._obj[6], 0, "Uncaught DML exception");
        val = v884__ret_val;
    }
    return val;
}

static uint32 _DML_IFACE_arr__register_view__number_of_registers__6(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 num = 0;
    {
        uint32 v885__ret_num UNUSED  = 0;
        if (_DML_M_arr__register_view__number_of_registers(_dev, 6, &v885__ret_num))
        SIM_LOG_ERROR(_dev->arr._obj[6], 0, "Uncaught DML exception");
        num = v885__ret_num;
    }
    return num;
}

static attr_value_t _DML_IFACE_arr__register_view__register_info__6(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t info;
    memset((void *)&info, 0, sizeof(attr_value_t ));
    {
        attr_value_t v886__ret_info UNUSED ;
        memset((void *)&v886__ret_info, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__register_view__register_info(_dev, 6, reg, &v886__ret_info))
        SIM_LOG_ERROR(_dev->arr._obj[6], 0, "Uncaught DML exception");
        info = v886__ret_info;
    }
    return info;
}

static void  _DML_IFACE_arr__register_view__set_register_value__6(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__register_view__set_register_value(_dev, 6, reg, val))
    SIM_LOG_ERROR(_dev->arr._obj[6], 0, "Uncaught DML exception");
}

static bool _DML_IFACE_arr__register_view__big_endian_bitorder__7(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool big_endian = 0;
    {
        bool v888__ret_big_endian UNUSED  = 0;
        if (_DML_M_arr__register_view__big_endian_bitorder(_dev, 7, &v888__ret_big_endian))
        SIM_LOG_ERROR(_dev->arr._obj[7], 0, "Uncaught DML exception");
        big_endian = v888__ret_big_endian;
    }
    return big_endian;
}

static char const *_DML_IFACE_arr__register_view__description__7(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *desc = NULL;
    {
        char const *v889__ret_desc UNUSED  = NULL;
        if (_DML_M_arr__register_view__description(_dev, 7, &v889__ret_desc))
        SIM_LOG_ERROR(_dev->arr._obj[7], 0, "Uncaught DML exception");
        desc = v889__ret_desc;
    }
    return desc;
}

static uint64 _DML_IFACE_arr__register_view__get_register_value__7(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v890__ret_val UNUSED  = 0;
        if (_DML_M_arr__register_view__get_register_value(_dev, 7, reg, &v890__ret_val))
        SIM_LOG_ERROR(_dev->arr._obj[7], 0, "Uncaught DML exception");
        val = v890__ret_val;
    }
    return val;
}

static uint32 _DML_IFACE_arr__register_view__number_of_registers__7(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 num = 0;
    {
        uint32 v891__ret_num UNUSED  = 0;
        if (_DML_M_arr__register_view__number_of_registers(_dev, 7, &v891__ret_num))
        SIM_LOG_ERROR(_dev->arr._obj[7], 0, "Uncaught DML exception");
        num = v891__ret_num;
    }
    return num;
}

static attr_value_t _DML_IFACE_arr__register_view__register_info__7(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t info;
    memset((void *)&info, 0, sizeof(attr_value_t ));
    {
        attr_value_t v892__ret_info UNUSED ;
        memset((void *)&v892__ret_info, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__register_view__register_info(_dev, 7, reg, &v892__ret_info))
        SIM_LOG_ERROR(_dev->arr._obj[7], 0, "Uncaught DML exception");
        info = v892__ret_info;
    }
    return info;
}

static void  _DML_IFACE_arr__register_view__set_register_value__7(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__register_view__set_register_value(_dev, 7, reg, val))
    SIM_LOG_ERROR(_dev->arr._obj[7], 0, "Uncaught DML exception");
}

static bool _DML_IFACE_arr__register_view__big_endian_bitorder__8(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool big_endian = 0;
    {
        bool v894__ret_big_endian UNUSED  = 0;
        if (_DML_M_arr__register_view__big_endian_bitorder(_dev, 8, &v894__ret_big_endian))
        SIM_LOG_ERROR(_dev->arr._obj[8], 0, "Uncaught DML exception");
        big_endian = v894__ret_big_endian;
    }
    return big_endian;
}

static char const *_DML_IFACE_arr__register_view__description__8(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *desc = NULL;
    {
        char const *v895__ret_desc UNUSED  = NULL;
        if (_DML_M_arr__register_view__description(_dev, 8, &v895__ret_desc))
        SIM_LOG_ERROR(_dev->arr._obj[8], 0, "Uncaught DML exception");
        desc = v895__ret_desc;
    }
    return desc;
}

static uint64 _DML_IFACE_arr__register_view__get_register_value__8(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v896__ret_val UNUSED  = 0;
        if (_DML_M_arr__register_view__get_register_value(_dev, 8, reg, &v896__ret_val))
        SIM_LOG_ERROR(_dev->arr._obj[8], 0, "Uncaught DML exception");
        val = v896__ret_val;
    }
    return val;
}

static uint32 _DML_IFACE_arr__register_view__number_of_registers__8(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 num = 0;
    {
        uint32 v897__ret_num UNUSED  = 0;
        if (_DML_M_arr__register_view__number_of_registers(_dev, 8, &v897__ret_num))
        SIM_LOG_ERROR(_dev->arr._obj[8], 0, "Uncaught DML exception");
        num = v897__ret_num;
    }
    return num;
}

static attr_value_t _DML_IFACE_arr__register_view__register_info__8(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t info;
    memset((void *)&info, 0, sizeof(attr_value_t ));
    {
        attr_value_t v898__ret_info UNUSED ;
        memset((void *)&v898__ret_info, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__register_view__register_info(_dev, 8, reg, &v898__ret_info))
        SIM_LOG_ERROR(_dev->arr._obj[8], 0, "Uncaught DML exception");
        info = v898__ret_info;
    }
    return info;
}

static void  _DML_IFACE_arr__register_view__set_register_value__8(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__register_view__set_register_value(_dev, 8, reg, val))
    SIM_LOG_ERROR(_dev->arr._obj[8], 0, "Uncaught DML exception");
}

static bool _DML_IFACE_arr__register_view__big_endian_bitorder__9(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool big_endian = 0;
    {
        bool v900__ret_big_endian UNUSED  = 0;
        if (_DML_M_arr__register_view__big_endian_bitorder(_dev, 9, &v900__ret_big_endian))
        SIM_LOG_ERROR(_dev->arr._obj[9], 0, "Uncaught DML exception");
        big_endian = v900__ret_big_endian;
    }
    return big_endian;
}

static char const *_DML_IFACE_arr__register_view__description__9(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *desc = NULL;
    {
        char const *v901__ret_desc UNUSED  = NULL;
        if (_DML_M_arr__register_view__description(_dev, 9, &v901__ret_desc))
        SIM_LOG_ERROR(_dev->arr._obj[9], 0, "Uncaught DML exception");
        desc = v901__ret_desc;
    }
    return desc;
}

static uint64 _DML_IFACE_arr__register_view__get_register_value__9(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v902__ret_val UNUSED  = 0;
        if (_DML_M_arr__register_view__get_register_value(_dev, 9, reg, &v902__ret_val))
        SIM_LOG_ERROR(_dev->arr._obj[9], 0, "Uncaught DML exception");
        val = v902__ret_val;
    }
    return val;
}

static uint32 _DML_IFACE_arr__register_view__number_of_registers__9(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 num = 0;
    {
        uint32 v903__ret_num UNUSED  = 0;
        if (_DML_M_arr__register_view__number_of_registers(_dev, 9, &v903__ret_num))
        SIM_LOG_ERROR(_dev->arr._obj[9], 0, "Uncaught DML exception");
        num = v903__ret_num;
    }
    return num;
}

static attr_value_t _DML_IFACE_arr__register_view__register_info__9(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t info;
    memset((void *)&info, 0, sizeof(attr_value_t ));
    {
        attr_value_t v904__ret_info UNUSED ;
        memset((void *)&v904__ret_info, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__register_view__register_info(_dev, 9, reg, &v904__ret_info))
        SIM_LOG_ERROR(_dev->arr._obj[9], 0, "Uncaught DML exception");
        info = v904__ret_info;
    }
    return info;
}

static void  _DML_IFACE_arr__register_view__set_register_value__9(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__register_view__set_register_value(_dev, 9, reg, val))
    SIM_LOG_ERROR(_dev->arr._obj[9], 0, "Uncaught DML exception");
}

static bool _DML_IFACE_arr__register_view__big_endian_bitorder__10(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool big_endian = 0;
    {
        bool v906__ret_big_endian UNUSED  = 0;
        if (_DML_M_arr__register_view__big_endian_bitorder(_dev, 10, &v906__ret_big_endian))
        SIM_LOG_ERROR(_dev->arr._obj[10], 0, "Uncaught DML exception");
        big_endian = v906__ret_big_endian;
    }
    return big_endian;
}

static char const *_DML_IFACE_arr__register_view__description__10(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *desc = NULL;
    {
        char const *v907__ret_desc UNUSED  = NULL;
        if (_DML_M_arr__register_view__description(_dev, 10, &v907__ret_desc))
        SIM_LOG_ERROR(_dev->arr._obj[10], 0, "Uncaught DML exception");
        desc = v907__ret_desc;
    }
    return desc;
}

static uint64 _DML_IFACE_arr__register_view__get_register_value__10(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v908__ret_val UNUSED  = 0;
        if (_DML_M_arr__register_view__get_register_value(_dev, 10, reg, &v908__ret_val))
        SIM_LOG_ERROR(_dev->arr._obj[10], 0, "Uncaught DML exception");
        val = v908__ret_val;
    }
    return val;
}

static uint32 _DML_IFACE_arr__register_view__number_of_registers__10(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 num = 0;
    {
        uint32 v909__ret_num UNUSED  = 0;
        if (_DML_M_arr__register_view__number_of_registers(_dev, 10, &v909__ret_num))
        SIM_LOG_ERROR(_dev->arr._obj[10], 0, "Uncaught DML exception");
        num = v909__ret_num;
    }
    return num;
}

static attr_value_t _DML_IFACE_arr__register_view__register_info__10(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t info;
    memset((void *)&info, 0, sizeof(attr_value_t ));
    {
        attr_value_t v910__ret_info UNUSED ;
        memset((void *)&v910__ret_info, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__register_view__register_info(_dev, 10, reg, &v910__ret_info))
        SIM_LOG_ERROR(_dev->arr._obj[10], 0, "Uncaught DML exception");
        info = v910__ret_info;
    }
    return info;
}

static void  _DML_IFACE_arr__register_view__set_register_value__10(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__register_view__set_register_value(_dev, 10, reg, val))
    SIM_LOG_ERROR(_dev->arr._obj[10], 0, "Uncaught DML exception");
}

static bool _DML_IFACE_arr__register_view__big_endian_bitorder__11(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool big_endian = 0;
    {
        bool v912__ret_big_endian UNUSED  = 0;
        if (_DML_M_arr__register_view__big_endian_bitorder(_dev, 11, &v912__ret_big_endian))
        SIM_LOG_ERROR(_dev->arr._obj[11], 0, "Uncaught DML exception");
        big_endian = v912__ret_big_endian;
    }
    return big_endian;
}

static char const *_DML_IFACE_arr__register_view__description__11(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *desc = NULL;
    {
        char const *v913__ret_desc UNUSED  = NULL;
        if (_DML_M_arr__register_view__description(_dev, 11, &v913__ret_desc))
        SIM_LOG_ERROR(_dev->arr._obj[11], 0, "Uncaught DML exception");
        desc = v913__ret_desc;
    }
    return desc;
}

static uint64 _DML_IFACE_arr__register_view__get_register_value__11(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v914__ret_val UNUSED  = 0;
        if (_DML_M_arr__register_view__get_register_value(_dev, 11, reg, &v914__ret_val))
        SIM_LOG_ERROR(_dev->arr._obj[11], 0, "Uncaught DML exception");
        val = v914__ret_val;
    }
    return val;
}

static uint32 _DML_IFACE_arr__register_view__number_of_registers__11(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 num = 0;
    {
        uint32 v915__ret_num UNUSED  = 0;
        if (_DML_M_arr__register_view__number_of_registers(_dev, 11, &v915__ret_num))
        SIM_LOG_ERROR(_dev->arr._obj[11], 0, "Uncaught DML exception");
        num = v915__ret_num;
    }
    return num;
}

static attr_value_t _DML_IFACE_arr__register_view__register_info__11(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t info;
    memset((void *)&info, 0, sizeof(attr_value_t ));
    {
        attr_value_t v916__ret_info UNUSED ;
        memset((void *)&v916__ret_info, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__register_view__register_info(_dev, 11, reg, &v916__ret_info))
        SIM_LOG_ERROR(_dev->arr._obj[11], 0, "Uncaught DML exception");
        info = v916__ret_info;
    }
    return info;
}

static void  _DML_IFACE_arr__register_view__set_register_value__11(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__register_view__set_register_value(_dev, 11, reg, val))
    SIM_LOG_ERROR(_dev->arr._obj[11], 0, "Uncaught DML exception");
}

static bool _DML_IFACE_arr__register_view__big_endian_bitorder__12(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool big_endian = 0;
    {
        bool v918__ret_big_endian UNUSED  = 0;
        if (_DML_M_arr__register_view__big_endian_bitorder(_dev, 12, &v918__ret_big_endian))
        SIM_LOG_ERROR(_dev->arr._obj[12], 0, "Uncaught DML exception");
        big_endian = v918__ret_big_endian;
    }
    return big_endian;
}

static char const *_DML_IFACE_arr__register_view__description__12(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *desc = NULL;
    {
        char const *v919__ret_desc UNUSED  = NULL;
        if (_DML_M_arr__register_view__description(_dev, 12, &v919__ret_desc))
        SIM_LOG_ERROR(_dev->arr._obj[12], 0, "Uncaught DML exception");
        desc = v919__ret_desc;
    }
    return desc;
}

static uint64 _DML_IFACE_arr__register_view__get_register_value__12(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v920__ret_val UNUSED  = 0;
        if (_DML_M_arr__register_view__get_register_value(_dev, 12, reg, &v920__ret_val))
        SIM_LOG_ERROR(_dev->arr._obj[12], 0, "Uncaught DML exception");
        val = v920__ret_val;
    }
    return val;
}

static uint32 _DML_IFACE_arr__register_view__number_of_registers__12(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 num = 0;
    {
        uint32 v921__ret_num UNUSED  = 0;
        if (_DML_M_arr__register_view__number_of_registers(_dev, 12, &v921__ret_num))
        SIM_LOG_ERROR(_dev->arr._obj[12], 0, "Uncaught DML exception");
        num = v921__ret_num;
    }
    return num;
}

static attr_value_t _DML_IFACE_arr__register_view__register_info__12(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t info;
    memset((void *)&info, 0, sizeof(attr_value_t ));
    {
        attr_value_t v922__ret_info UNUSED ;
        memset((void *)&v922__ret_info, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__register_view__register_info(_dev, 12, reg, &v922__ret_info))
        SIM_LOG_ERROR(_dev->arr._obj[12], 0, "Uncaught DML exception");
        info = v922__ret_info;
    }
    return info;
}

static void  _DML_IFACE_arr__register_view__set_register_value__12(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__register_view__set_register_value(_dev, 12, reg, val))
    SIM_LOG_ERROR(_dev->arr._obj[12], 0, "Uncaught DML exception");
}

static bool _DML_IFACE_arr__register_view__big_endian_bitorder__13(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool big_endian = 0;
    {
        bool v924__ret_big_endian UNUSED  = 0;
        if (_DML_M_arr__register_view__big_endian_bitorder(_dev, 13, &v924__ret_big_endian))
        SIM_LOG_ERROR(_dev->arr._obj[13], 0, "Uncaught DML exception");
        big_endian = v924__ret_big_endian;
    }
    return big_endian;
}

static char const *_DML_IFACE_arr__register_view__description__13(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *desc = NULL;
    {
        char const *v925__ret_desc UNUSED  = NULL;
        if (_DML_M_arr__register_view__description(_dev, 13, &v925__ret_desc))
        SIM_LOG_ERROR(_dev->arr._obj[13], 0, "Uncaught DML exception");
        desc = v925__ret_desc;
    }
    return desc;
}

static uint64 _DML_IFACE_arr__register_view__get_register_value__13(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v926__ret_val UNUSED  = 0;
        if (_DML_M_arr__register_view__get_register_value(_dev, 13, reg, &v926__ret_val))
        SIM_LOG_ERROR(_dev->arr._obj[13], 0, "Uncaught DML exception");
        val = v926__ret_val;
    }
    return val;
}

static uint32 _DML_IFACE_arr__register_view__number_of_registers__13(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 num = 0;
    {
        uint32 v927__ret_num UNUSED  = 0;
        if (_DML_M_arr__register_view__number_of_registers(_dev, 13, &v927__ret_num))
        SIM_LOG_ERROR(_dev->arr._obj[13], 0, "Uncaught DML exception");
        num = v927__ret_num;
    }
    return num;
}

static attr_value_t _DML_IFACE_arr__register_view__register_info__13(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t info;
    memset((void *)&info, 0, sizeof(attr_value_t ));
    {
        attr_value_t v928__ret_info UNUSED ;
        memset((void *)&v928__ret_info, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__register_view__register_info(_dev, 13, reg, &v928__ret_info))
        SIM_LOG_ERROR(_dev->arr._obj[13], 0, "Uncaught DML exception");
        info = v928__ret_info;
    }
    return info;
}

static void  _DML_IFACE_arr__register_view__set_register_value__13(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__register_view__set_register_value(_dev, 13, reg, val))
    SIM_LOG_ERROR(_dev->arr._obj[13], 0, "Uncaught DML exception");
}

static bool _DML_IFACE_arr__register_view__big_endian_bitorder__14(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool big_endian = 0;
    {
        bool v930__ret_big_endian UNUSED  = 0;
        if (_DML_M_arr__register_view__big_endian_bitorder(_dev, 14, &v930__ret_big_endian))
        SIM_LOG_ERROR(_dev->arr._obj[14], 0, "Uncaught DML exception");
        big_endian = v930__ret_big_endian;
    }
    return big_endian;
}

static char const *_DML_IFACE_arr__register_view__description__14(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *desc = NULL;
    {
        char const *v931__ret_desc UNUSED  = NULL;
        if (_DML_M_arr__register_view__description(_dev, 14, &v931__ret_desc))
        SIM_LOG_ERROR(_dev->arr._obj[14], 0, "Uncaught DML exception");
        desc = v931__ret_desc;
    }
    return desc;
}

static uint64 _DML_IFACE_arr__register_view__get_register_value__14(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v932__ret_val UNUSED  = 0;
        if (_DML_M_arr__register_view__get_register_value(_dev, 14, reg, &v932__ret_val))
        SIM_LOG_ERROR(_dev->arr._obj[14], 0, "Uncaught DML exception");
        val = v932__ret_val;
    }
    return val;
}

static uint32 _DML_IFACE_arr__register_view__number_of_registers__14(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 num = 0;
    {
        uint32 v933__ret_num UNUSED  = 0;
        if (_DML_M_arr__register_view__number_of_registers(_dev, 14, &v933__ret_num))
        SIM_LOG_ERROR(_dev->arr._obj[14], 0, "Uncaught DML exception");
        num = v933__ret_num;
    }
    return num;
}

static attr_value_t _DML_IFACE_arr__register_view__register_info__14(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t info;
    memset((void *)&info, 0, sizeof(attr_value_t ));
    {
        attr_value_t v934__ret_info UNUSED ;
        memset((void *)&v934__ret_info, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__register_view__register_info(_dev, 14, reg, &v934__ret_info))
        SIM_LOG_ERROR(_dev->arr._obj[14], 0, "Uncaught DML exception");
        info = v934__ret_info;
    }
    return info;
}

static void  _DML_IFACE_arr__register_view__set_register_value__14(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__register_view__set_register_value(_dev, 14, reg, val))
    SIM_LOG_ERROR(_dev->arr._obj[14], 0, "Uncaught DML exception");
}

static bool _DML_IFACE_arr__register_view__big_endian_bitorder__15(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool big_endian = 0;
    {
        bool v936__ret_big_endian UNUSED  = 0;
        if (_DML_M_arr__register_view__big_endian_bitorder(_dev, 15, &v936__ret_big_endian))
        SIM_LOG_ERROR(_dev->arr._obj[15], 0, "Uncaught DML exception");
        big_endian = v936__ret_big_endian;
    }
    return big_endian;
}

static char const *_DML_IFACE_arr__register_view__description__15(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *desc = NULL;
    {
        char const *v937__ret_desc UNUSED  = NULL;
        if (_DML_M_arr__register_view__description(_dev, 15, &v937__ret_desc))
        SIM_LOG_ERROR(_dev->arr._obj[15], 0, "Uncaught DML exception");
        desc = v937__ret_desc;
    }
    return desc;
}

static uint64 _DML_IFACE_arr__register_view__get_register_value__15(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v938__ret_val UNUSED  = 0;
        if (_DML_M_arr__register_view__get_register_value(_dev, 15, reg, &v938__ret_val))
        SIM_LOG_ERROR(_dev->arr._obj[15], 0, "Uncaught DML exception");
        val = v938__ret_val;
    }
    return val;
}

static uint32 _DML_IFACE_arr__register_view__number_of_registers__15(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 num = 0;
    {
        uint32 v939__ret_num UNUSED  = 0;
        if (_DML_M_arr__register_view__number_of_registers(_dev, 15, &v939__ret_num))
        SIM_LOG_ERROR(_dev->arr._obj[15], 0, "Uncaught DML exception");
        num = v939__ret_num;
    }
    return num;
}

static attr_value_t _DML_IFACE_arr__register_view__register_info__15(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t info;
    memset((void *)&info, 0, sizeof(attr_value_t ));
    {
        attr_value_t v940__ret_info UNUSED ;
        memset((void *)&v940__ret_info, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__register_view__register_info(_dev, 15, reg, &v940__ret_info))
        SIM_LOG_ERROR(_dev->arr._obj[15], 0, "Uncaught DML exception");
        info = v940__ret_info;
    }
    return info;
}

static void  _DML_IFACE_arr__register_view__set_register_value__15(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arr__register_view__set_register_value(_dev, 15, reg, val))
    SIM_LOG_ERROR(_dev->arr._obj[15], 0, "Uncaught DML exception");
}

static attr_value_t _DML_PIFACE_arr__register_view_catalog__register_names(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v942__ret_ret UNUSED ;
        memset((void *)&v942__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__register_view_catalog__register_names(_dev, (_portobj->indices)[0], &v942__ret_ret))
        SIM_LOG_ERROR(_dev->arr._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        ret = v942__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_PIFACE_arr__register_view_catalog__register_offsets(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v943__ret_ret UNUSED ;
        memset((void *)&v943__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__register_view_catalog__register_offsets(_dev, (_portobj->indices)[0], &v943__ret_ret))
        SIM_LOG_ERROR(_dev->arr._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        ret = v943__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_arr__register_view_catalog__register_names__0(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v944__ret_ret UNUSED ;
        memset((void *)&v944__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__register_view_catalog__register_names(_dev, 0, &v944__ret_ret))
        SIM_LOG_ERROR(_dev->arr._obj[0], 0, "Uncaught DML exception");
        ret = v944__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_arr__register_view_catalog__register_offsets__0(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v945__ret_ret UNUSED ;
        memset((void *)&v945__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__register_view_catalog__register_offsets(_dev, 0, &v945__ret_ret))
        SIM_LOG_ERROR(_dev->arr._obj[0], 0, "Uncaught DML exception");
        ret = v945__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_arr__register_view_catalog__register_names__1(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v946__ret_ret UNUSED ;
        memset((void *)&v946__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__register_view_catalog__register_names(_dev, 1, &v946__ret_ret))
        SIM_LOG_ERROR(_dev->arr._obj[1], 0, "Uncaught DML exception");
        ret = v946__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_arr__register_view_catalog__register_offsets__1(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v947__ret_ret UNUSED ;
        memset((void *)&v947__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__register_view_catalog__register_offsets(_dev, 1, &v947__ret_ret))
        SIM_LOG_ERROR(_dev->arr._obj[1], 0, "Uncaught DML exception");
        ret = v947__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_arr__register_view_catalog__register_names__2(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v948__ret_ret UNUSED ;
        memset((void *)&v948__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__register_view_catalog__register_names(_dev, 2, &v948__ret_ret))
        SIM_LOG_ERROR(_dev->arr._obj[2], 0, "Uncaught DML exception");
        ret = v948__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_arr__register_view_catalog__register_offsets__2(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v949__ret_ret UNUSED ;
        memset((void *)&v949__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__register_view_catalog__register_offsets(_dev, 2, &v949__ret_ret))
        SIM_LOG_ERROR(_dev->arr._obj[2], 0, "Uncaught DML exception");
        ret = v949__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_arr__register_view_catalog__register_names__3(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v950__ret_ret UNUSED ;
        memset((void *)&v950__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__register_view_catalog__register_names(_dev, 3, &v950__ret_ret))
        SIM_LOG_ERROR(_dev->arr._obj[3], 0, "Uncaught DML exception");
        ret = v950__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_arr__register_view_catalog__register_offsets__3(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v951__ret_ret UNUSED ;
        memset((void *)&v951__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__register_view_catalog__register_offsets(_dev, 3, &v951__ret_ret))
        SIM_LOG_ERROR(_dev->arr._obj[3], 0, "Uncaught DML exception");
        ret = v951__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_arr__register_view_catalog__register_names__4(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v952__ret_ret UNUSED ;
        memset((void *)&v952__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__register_view_catalog__register_names(_dev, 4, &v952__ret_ret))
        SIM_LOG_ERROR(_dev->arr._obj[4], 0, "Uncaught DML exception");
        ret = v952__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_arr__register_view_catalog__register_offsets__4(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v953__ret_ret UNUSED ;
        memset((void *)&v953__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__register_view_catalog__register_offsets(_dev, 4, &v953__ret_ret))
        SIM_LOG_ERROR(_dev->arr._obj[4], 0, "Uncaught DML exception");
        ret = v953__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_arr__register_view_catalog__register_names__5(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v954__ret_ret UNUSED ;
        memset((void *)&v954__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__register_view_catalog__register_names(_dev, 5, &v954__ret_ret))
        SIM_LOG_ERROR(_dev->arr._obj[5], 0, "Uncaught DML exception");
        ret = v954__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_arr__register_view_catalog__register_offsets__5(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v955__ret_ret UNUSED ;
        memset((void *)&v955__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__register_view_catalog__register_offsets(_dev, 5, &v955__ret_ret))
        SIM_LOG_ERROR(_dev->arr._obj[5], 0, "Uncaught DML exception");
        ret = v955__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_arr__register_view_catalog__register_names__6(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v956__ret_ret UNUSED ;
        memset((void *)&v956__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__register_view_catalog__register_names(_dev, 6, &v956__ret_ret))
        SIM_LOG_ERROR(_dev->arr._obj[6], 0, "Uncaught DML exception");
        ret = v956__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_arr__register_view_catalog__register_offsets__6(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v957__ret_ret UNUSED ;
        memset((void *)&v957__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__register_view_catalog__register_offsets(_dev, 6, &v957__ret_ret))
        SIM_LOG_ERROR(_dev->arr._obj[6], 0, "Uncaught DML exception");
        ret = v957__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_arr__register_view_catalog__register_names__7(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v958__ret_ret UNUSED ;
        memset((void *)&v958__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__register_view_catalog__register_names(_dev, 7, &v958__ret_ret))
        SIM_LOG_ERROR(_dev->arr._obj[7], 0, "Uncaught DML exception");
        ret = v958__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_arr__register_view_catalog__register_offsets__7(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v959__ret_ret UNUSED ;
        memset((void *)&v959__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__register_view_catalog__register_offsets(_dev, 7, &v959__ret_ret))
        SIM_LOG_ERROR(_dev->arr._obj[7], 0, "Uncaught DML exception");
        ret = v959__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_arr__register_view_catalog__register_names__8(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v960__ret_ret UNUSED ;
        memset((void *)&v960__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__register_view_catalog__register_names(_dev, 8, &v960__ret_ret))
        SIM_LOG_ERROR(_dev->arr._obj[8], 0, "Uncaught DML exception");
        ret = v960__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_arr__register_view_catalog__register_offsets__8(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v961__ret_ret UNUSED ;
        memset((void *)&v961__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__register_view_catalog__register_offsets(_dev, 8, &v961__ret_ret))
        SIM_LOG_ERROR(_dev->arr._obj[8], 0, "Uncaught DML exception");
        ret = v961__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_arr__register_view_catalog__register_names__9(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v962__ret_ret UNUSED ;
        memset((void *)&v962__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__register_view_catalog__register_names(_dev, 9, &v962__ret_ret))
        SIM_LOG_ERROR(_dev->arr._obj[9], 0, "Uncaught DML exception");
        ret = v962__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_arr__register_view_catalog__register_offsets__9(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v963__ret_ret UNUSED ;
        memset((void *)&v963__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__register_view_catalog__register_offsets(_dev, 9, &v963__ret_ret))
        SIM_LOG_ERROR(_dev->arr._obj[9], 0, "Uncaught DML exception");
        ret = v963__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_arr__register_view_catalog__register_names__10(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v964__ret_ret UNUSED ;
        memset((void *)&v964__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__register_view_catalog__register_names(_dev, 10, &v964__ret_ret))
        SIM_LOG_ERROR(_dev->arr._obj[10], 0, "Uncaught DML exception");
        ret = v964__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_arr__register_view_catalog__register_offsets__10(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v965__ret_ret UNUSED ;
        memset((void *)&v965__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__register_view_catalog__register_offsets(_dev, 10, &v965__ret_ret))
        SIM_LOG_ERROR(_dev->arr._obj[10], 0, "Uncaught DML exception");
        ret = v965__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_arr__register_view_catalog__register_names__11(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v966__ret_ret UNUSED ;
        memset((void *)&v966__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__register_view_catalog__register_names(_dev, 11, &v966__ret_ret))
        SIM_LOG_ERROR(_dev->arr._obj[11], 0, "Uncaught DML exception");
        ret = v966__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_arr__register_view_catalog__register_offsets__11(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v967__ret_ret UNUSED ;
        memset((void *)&v967__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__register_view_catalog__register_offsets(_dev, 11, &v967__ret_ret))
        SIM_LOG_ERROR(_dev->arr._obj[11], 0, "Uncaught DML exception");
        ret = v967__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_arr__register_view_catalog__register_names__12(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v968__ret_ret UNUSED ;
        memset((void *)&v968__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__register_view_catalog__register_names(_dev, 12, &v968__ret_ret))
        SIM_LOG_ERROR(_dev->arr._obj[12], 0, "Uncaught DML exception");
        ret = v968__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_arr__register_view_catalog__register_offsets__12(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v969__ret_ret UNUSED ;
        memset((void *)&v969__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__register_view_catalog__register_offsets(_dev, 12, &v969__ret_ret))
        SIM_LOG_ERROR(_dev->arr._obj[12], 0, "Uncaught DML exception");
        ret = v969__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_arr__register_view_catalog__register_names__13(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v970__ret_ret UNUSED ;
        memset((void *)&v970__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__register_view_catalog__register_names(_dev, 13, &v970__ret_ret))
        SIM_LOG_ERROR(_dev->arr._obj[13], 0, "Uncaught DML exception");
        ret = v970__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_arr__register_view_catalog__register_offsets__13(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v971__ret_ret UNUSED ;
        memset((void *)&v971__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__register_view_catalog__register_offsets(_dev, 13, &v971__ret_ret))
        SIM_LOG_ERROR(_dev->arr._obj[13], 0, "Uncaught DML exception");
        ret = v971__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_arr__register_view_catalog__register_names__14(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v972__ret_ret UNUSED ;
        memset((void *)&v972__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__register_view_catalog__register_names(_dev, 14, &v972__ret_ret))
        SIM_LOG_ERROR(_dev->arr._obj[14], 0, "Uncaught DML exception");
        ret = v972__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_arr__register_view_catalog__register_offsets__14(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v973__ret_ret UNUSED ;
        memset((void *)&v973__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__register_view_catalog__register_offsets(_dev, 14, &v973__ret_ret))
        SIM_LOG_ERROR(_dev->arr._obj[14], 0, "Uncaught DML exception");
        ret = v973__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_arr__register_view_catalog__register_names__15(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v974__ret_ret UNUSED ;
        memset((void *)&v974__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__register_view_catalog__register_names(_dev, 15, &v974__ret_ret))
        SIM_LOG_ERROR(_dev->arr._obj[15], 0, "Uncaught DML exception");
        ret = v974__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_arr__register_view_catalog__register_offsets__15(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v975__ret_ret UNUSED ;
        memset((void *)&v975__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_arr__register_view_catalog__register_offsets(_dev, 15, &v975__ret_ret))
        SIM_LOG_ERROR(_dev->arr._obj[15], 0, "Uncaught DML exception");
        ret = v975__ret_ret;
    }
    return ret;
}

static void  _DML_PIFACE_arri__bank_instrumentation_subscribe__disable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_arri__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, (_portobj->indices)[0], connection))
    SIM_LOG_ERROR(_dev->arri._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
}

static void  _DML_PIFACE_arri__bank_instrumentation_subscribe__enable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_arri__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, (_portobj->indices)[0], connection))
    SIM_LOG_ERROR(_dev->arri._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
}

static bank_callback_handle_t _DML_PIFACE_arri__bank_instrumentation_subscribe__register_after_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v978__ret_handle UNUSED  = 0;
        if (_DML_M_arri__bank_instrumentation_subscribe__register_after_read(_dev, (_portobj->indices)[0], connection, offset, size, after_read, user_data, &v978__ret_handle))
        SIM_LOG_ERROR(_dev->arri._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        handle = v978__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_PIFACE_arri__bank_instrumentation_subscribe__register_after_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v979__ret_handle UNUSED  = 0;
        if (_DML_M_arri__bank_instrumentation_subscribe__register_after_write(_dev, (_portobj->indices)[0], connection, offset, size, after_write, user_data, &v979__ret_handle))
        SIM_LOG_ERROR(_dev->arri._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        handle = v979__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_PIFACE_arri__bank_instrumentation_subscribe__register_before_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v980__ret_handle UNUSED  = 0;
        if (_DML_M_arri__bank_instrumentation_subscribe__register_before_read(_dev, (_portobj->indices)[0], connection, offset, size, before_read, user_data, &v980__ret_handle))
        SIM_LOG_ERROR(_dev->arri._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        handle = v980__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_PIFACE_arri__bank_instrumentation_subscribe__register_before_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v981__ret_handle UNUSED  = 0;
        if (_DML_M_arri__bank_instrumentation_subscribe__register_before_write(_dev, (_portobj->indices)[0], connection, offset, size, before_write, user_data, &v981__ret_handle))
        SIM_LOG_ERROR(_dev->arri._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        handle = v981__ret_handle;
    }
    return handle;
}

static void  _DML_PIFACE_arri__bank_instrumentation_subscribe__remove_callback(conf_object_t *_obj, bank_callback_handle_t callback)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_arri__bank_instrumentation_subscribe__remove_callback(_dev, (_portobj->indices)[0], callback))
    SIM_LOG_ERROR(_dev->arri._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
}

static void  _DML_PIFACE_arri__bank_instrumentation_subscribe__remove_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_arri__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, (_portobj->indices)[0], connection))
    SIM_LOG_ERROR(_dev->arri._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__disable_connection_callbacks__0(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, 0, connection))
    SIM_LOG_ERROR(_dev->arri._obj[0], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__enable_connection_callbacks__0(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, 0, connection))
    SIM_LOG_ERROR(_dev->arri._obj[0], 0, "Uncaught DML exception");
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_after_read__0(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v986__ret_handle UNUSED  = 0;
        if (_DML_M_arri__bank_instrumentation_subscribe__register_after_read(_dev, 0, connection, offset, size, after_read, user_data, &v986__ret_handle))
        SIM_LOG_ERROR(_dev->arri._obj[0], 0, "Uncaught DML exception");
        handle = v986__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_after_write__0(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v987__ret_handle UNUSED  = 0;
        if (_DML_M_arri__bank_instrumentation_subscribe__register_after_write(_dev, 0, connection, offset, size, after_write, user_data, &v987__ret_handle))
        SIM_LOG_ERROR(_dev->arri._obj[0], 0, "Uncaught DML exception");
        handle = v987__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_before_read__0(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v988__ret_handle UNUSED  = 0;
        if (_DML_M_arri__bank_instrumentation_subscribe__register_before_read(_dev, 0, connection, offset, size, before_read, user_data, &v988__ret_handle))
        SIM_LOG_ERROR(_dev->arri._obj[0], 0, "Uncaught DML exception");
        handle = v988__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_before_write__0(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v989__ret_handle UNUSED  = 0;
        if (_DML_M_arri__bank_instrumentation_subscribe__register_before_write(_dev, 0, connection, offset, size, before_write, user_data, &v989__ret_handle))
        SIM_LOG_ERROR(_dev->arri._obj[0], 0, "Uncaught DML exception");
        handle = v989__ret_handle;
    }
    return handle;
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__remove_callback__0(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__bank_instrumentation_subscribe__remove_callback(_dev, 0, callback))
    SIM_LOG_ERROR(_dev->arri._obj[0], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__remove_connection_callbacks__0(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, 0, connection))
    SIM_LOG_ERROR(_dev->arri._obj[0], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__disable_connection_callbacks__1(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, 1, connection))
    SIM_LOG_ERROR(_dev->arri._obj[1], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__enable_connection_callbacks__1(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, 1, connection))
    SIM_LOG_ERROR(_dev->arri._obj[1], 0, "Uncaught DML exception");
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_after_read__1(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v994__ret_handle UNUSED  = 0;
        if (_DML_M_arri__bank_instrumentation_subscribe__register_after_read(_dev, 1, connection, offset, size, after_read, user_data, &v994__ret_handle))
        SIM_LOG_ERROR(_dev->arri._obj[1], 0, "Uncaught DML exception");
        handle = v994__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_after_write__1(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v995__ret_handle UNUSED  = 0;
        if (_DML_M_arri__bank_instrumentation_subscribe__register_after_write(_dev, 1, connection, offset, size, after_write, user_data, &v995__ret_handle))
        SIM_LOG_ERROR(_dev->arri._obj[1], 0, "Uncaught DML exception");
        handle = v995__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_before_read__1(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v996__ret_handle UNUSED  = 0;
        if (_DML_M_arri__bank_instrumentation_subscribe__register_before_read(_dev, 1, connection, offset, size, before_read, user_data, &v996__ret_handle))
        SIM_LOG_ERROR(_dev->arri._obj[1], 0, "Uncaught DML exception");
        handle = v996__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_before_write__1(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v997__ret_handle UNUSED  = 0;
        if (_DML_M_arri__bank_instrumentation_subscribe__register_before_write(_dev, 1, connection, offset, size, before_write, user_data, &v997__ret_handle))
        SIM_LOG_ERROR(_dev->arri._obj[1], 0, "Uncaught DML exception");
        handle = v997__ret_handle;
    }
    return handle;
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__remove_callback__1(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__bank_instrumentation_subscribe__remove_callback(_dev, 1, callback))
    SIM_LOG_ERROR(_dev->arri._obj[1], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__remove_connection_callbacks__1(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, 1, connection))
    SIM_LOG_ERROR(_dev->arri._obj[1], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__disable_connection_callbacks__2(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, 2, connection))
    SIM_LOG_ERROR(_dev->arri._obj[2], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__enable_connection_callbacks__2(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, 2, connection))
    SIM_LOG_ERROR(_dev->arri._obj[2], 0, "Uncaught DML exception");
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_after_read__2(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1002__ret_handle UNUSED  = 0;
        if (_DML_M_arri__bank_instrumentation_subscribe__register_after_read(_dev, 2, connection, offset, size, after_read, user_data, &v1002__ret_handle))
        SIM_LOG_ERROR(_dev->arri._obj[2], 0, "Uncaught DML exception");
        handle = v1002__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_after_write__2(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1003__ret_handle UNUSED  = 0;
        if (_DML_M_arri__bank_instrumentation_subscribe__register_after_write(_dev, 2, connection, offset, size, after_write, user_data, &v1003__ret_handle))
        SIM_LOG_ERROR(_dev->arri._obj[2], 0, "Uncaught DML exception");
        handle = v1003__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_before_read__2(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1004__ret_handle UNUSED  = 0;
        if (_DML_M_arri__bank_instrumentation_subscribe__register_before_read(_dev, 2, connection, offset, size, before_read, user_data, &v1004__ret_handle))
        SIM_LOG_ERROR(_dev->arri._obj[2], 0, "Uncaught DML exception");
        handle = v1004__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_before_write__2(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1005__ret_handle UNUSED  = 0;
        if (_DML_M_arri__bank_instrumentation_subscribe__register_before_write(_dev, 2, connection, offset, size, before_write, user_data, &v1005__ret_handle))
        SIM_LOG_ERROR(_dev->arri._obj[2], 0, "Uncaught DML exception");
        handle = v1005__ret_handle;
    }
    return handle;
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__remove_callback__2(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__bank_instrumentation_subscribe__remove_callback(_dev, 2, callback))
    SIM_LOG_ERROR(_dev->arri._obj[2], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__remove_connection_callbacks__2(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, 2, connection))
    SIM_LOG_ERROR(_dev->arri._obj[2], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__disable_connection_callbacks__3(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, 3, connection))
    SIM_LOG_ERROR(_dev->arri._obj[3], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__enable_connection_callbacks__3(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, 3, connection))
    SIM_LOG_ERROR(_dev->arri._obj[3], 0, "Uncaught DML exception");
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_after_read__3(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1010__ret_handle UNUSED  = 0;
        if (_DML_M_arri__bank_instrumentation_subscribe__register_after_read(_dev, 3, connection, offset, size, after_read, user_data, &v1010__ret_handle))
        SIM_LOG_ERROR(_dev->arri._obj[3], 0, "Uncaught DML exception");
        handle = v1010__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_after_write__3(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1011__ret_handle UNUSED  = 0;
        if (_DML_M_arri__bank_instrumentation_subscribe__register_after_write(_dev, 3, connection, offset, size, after_write, user_data, &v1011__ret_handle))
        SIM_LOG_ERROR(_dev->arri._obj[3], 0, "Uncaught DML exception");
        handle = v1011__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_before_read__3(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1012__ret_handle UNUSED  = 0;
        if (_DML_M_arri__bank_instrumentation_subscribe__register_before_read(_dev, 3, connection, offset, size, before_read, user_data, &v1012__ret_handle))
        SIM_LOG_ERROR(_dev->arri._obj[3], 0, "Uncaught DML exception");
        handle = v1012__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_before_write__3(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1013__ret_handle UNUSED  = 0;
        if (_DML_M_arri__bank_instrumentation_subscribe__register_before_write(_dev, 3, connection, offset, size, before_write, user_data, &v1013__ret_handle))
        SIM_LOG_ERROR(_dev->arri._obj[3], 0, "Uncaught DML exception");
        handle = v1013__ret_handle;
    }
    return handle;
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__remove_callback__3(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__bank_instrumentation_subscribe__remove_callback(_dev, 3, callback))
    SIM_LOG_ERROR(_dev->arri._obj[3], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__remove_connection_callbacks__3(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, 3, connection))
    SIM_LOG_ERROR(_dev->arri._obj[3], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__disable_connection_callbacks__4(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, 4, connection))
    SIM_LOG_ERROR(_dev->arri._obj[4], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__enable_connection_callbacks__4(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, 4, connection))
    SIM_LOG_ERROR(_dev->arri._obj[4], 0, "Uncaught DML exception");
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_after_read__4(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1018__ret_handle UNUSED  = 0;
        if (_DML_M_arri__bank_instrumentation_subscribe__register_after_read(_dev, 4, connection, offset, size, after_read, user_data, &v1018__ret_handle))
        SIM_LOG_ERROR(_dev->arri._obj[4], 0, "Uncaught DML exception");
        handle = v1018__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_after_write__4(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1019__ret_handle UNUSED  = 0;
        if (_DML_M_arri__bank_instrumentation_subscribe__register_after_write(_dev, 4, connection, offset, size, after_write, user_data, &v1019__ret_handle))
        SIM_LOG_ERROR(_dev->arri._obj[4], 0, "Uncaught DML exception");
        handle = v1019__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_before_read__4(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1020__ret_handle UNUSED  = 0;
        if (_DML_M_arri__bank_instrumentation_subscribe__register_before_read(_dev, 4, connection, offset, size, before_read, user_data, &v1020__ret_handle))
        SIM_LOG_ERROR(_dev->arri._obj[4], 0, "Uncaught DML exception");
        handle = v1020__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_before_write__4(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1021__ret_handle UNUSED  = 0;
        if (_DML_M_arri__bank_instrumentation_subscribe__register_before_write(_dev, 4, connection, offset, size, before_write, user_data, &v1021__ret_handle))
        SIM_LOG_ERROR(_dev->arri._obj[4], 0, "Uncaught DML exception");
        handle = v1021__ret_handle;
    }
    return handle;
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__remove_callback__4(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__bank_instrumentation_subscribe__remove_callback(_dev, 4, callback))
    SIM_LOG_ERROR(_dev->arri._obj[4], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__remove_connection_callbacks__4(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, 4, connection))
    SIM_LOG_ERROR(_dev->arri._obj[4], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__disable_connection_callbacks__5(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, 5, connection))
    SIM_LOG_ERROR(_dev->arri._obj[5], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__enable_connection_callbacks__5(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, 5, connection))
    SIM_LOG_ERROR(_dev->arri._obj[5], 0, "Uncaught DML exception");
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_after_read__5(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1026__ret_handle UNUSED  = 0;
        if (_DML_M_arri__bank_instrumentation_subscribe__register_after_read(_dev, 5, connection, offset, size, after_read, user_data, &v1026__ret_handle))
        SIM_LOG_ERROR(_dev->arri._obj[5], 0, "Uncaught DML exception");
        handle = v1026__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_after_write__5(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1027__ret_handle UNUSED  = 0;
        if (_DML_M_arri__bank_instrumentation_subscribe__register_after_write(_dev, 5, connection, offset, size, after_write, user_data, &v1027__ret_handle))
        SIM_LOG_ERROR(_dev->arri._obj[5], 0, "Uncaught DML exception");
        handle = v1027__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_before_read__5(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1028__ret_handle UNUSED  = 0;
        if (_DML_M_arri__bank_instrumentation_subscribe__register_before_read(_dev, 5, connection, offset, size, before_read, user_data, &v1028__ret_handle))
        SIM_LOG_ERROR(_dev->arri._obj[5], 0, "Uncaught DML exception");
        handle = v1028__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_before_write__5(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1029__ret_handle UNUSED  = 0;
        if (_DML_M_arri__bank_instrumentation_subscribe__register_before_write(_dev, 5, connection, offset, size, before_write, user_data, &v1029__ret_handle))
        SIM_LOG_ERROR(_dev->arri._obj[5], 0, "Uncaught DML exception");
        handle = v1029__ret_handle;
    }
    return handle;
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__remove_callback__5(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__bank_instrumentation_subscribe__remove_callback(_dev, 5, callback))
    SIM_LOG_ERROR(_dev->arri._obj[5], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__remove_connection_callbacks__5(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, 5, connection))
    SIM_LOG_ERROR(_dev->arri._obj[5], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__disable_connection_callbacks__6(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, 6, connection))
    SIM_LOG_ERROR(_dev->arri._obj[6], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__enable_connection_callbacks__6(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, 6, connection))
    SIM_LOG_ERROR(_dev->arri._obj[6], 0, "Uncaught DML exception");
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_after_read__6(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1034__ret_handle UNUSED  = 0;
        if (_DML_M_arri__bank_instrumentation_subscribe__register_after_read(_dev, 6, connection, offset, size, after_read, user_data, &v1034__ret_handle))
        SIM_LOG_ERROR(_dev->arri._obj[6], 0, "Uncaught DML exception");
        handle = v1034__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_after_write__6(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1035__ret_handle UNUSED  = 0;
        if (_DML_M_arri__bank_instrumentation_subscribe__register_after_write(_dev, 6, connection, offset, size, after_write, user_data, &v1035__ret_handle))
        SIM_LOG_ERROR(_dev->arri._obj[6], 0, "Uncaught DML exception");
        handle = v1035__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_before_read__6(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1036__ret_handle UNUSED  = 0;
        if (_DML_M_arri__bank_instrumentation_subscribe__register_before_read(_dev, 6, connection, offset, size, before_read, user_data, &v1036__ret_handle))
        SIM_LOG_ERROR(_dev->arri._obj[6], 0, "Uncaught DML exception");
        handle = v1036__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_before_write__6(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1037__ret_handle UNUSED  = 0;
        if (_DML_M_arri__bank_instrumentation_subscribe__register_before_write(_dev, 6, connection, offset, size, before_write, user_data, &v1037__ret_handle))
        SIM_LOG_ERROR(_dev->arri._obj[6], 0, "Uncaught DML exception");
        handle = v1037__ret_handle;
    }
    return handle;
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__remove_callback__6(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__bank_instrumentation_subscribe__remove_callback(_dev, 6, callback))
    SIM_LOG_ERROR(_dev->arri._obj[6], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__remove_connection_callbacks__6(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, 6, connection))
    SIM_LOG_ERROR(_dev->arri._obj[6], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__disable_connection_callbacks__7(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, 7, connection))
    SIM_LOG_ERROR(_dev->arri._obj[7], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__enable_connection_callbacks__7(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, 7, connection))
    SIM_LOG_ERROR(_dev->arri._obj[7], 0, "Uncaught DML exception");
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_after_read__7(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1042__ret_handle UNUSED  = 0;
        if (_DML_M_arri__bank_instrumentation_subscribe__register_after_read(_dev, 7, connection, offset, size, after_read, user_data, &v1042__ret_handle))
        SIM_LOG_ERROR(_dev->arri._obj[7], 0, "Uncaught DML exception");
        handle = v1042__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_after_write__7(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1043__ret_handle UNUSED  = 0;
        if (_DML_M_arri__bank_instrumentation_subscribe__register_after_write(_dev, 7, connection, offset, size, after_write, user_data, &v1043__ret_handle))
        SIM_LOG_ERROR(_dev->arri._obj[7], 0, "Uncaught DML exception");
        handle = v1043__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_before_read__7(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1044__ret_handle UNUSED  = 0;
        if (_DML_M_arri__bank_instrumentation_subscribe__register_before_read(_dev, 7, connection, offset, size, before_read, user_data, &v1044__ret_handle))
        SIM_LOG_ERROR(_dev->arri._obj[7], 0, "Uncaught DML exception");
        handle = v1044__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_before_write__7(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1045__ret_handle UNUSED  = 0;
        if (_DML_M_arri__bank_instrumentation_subscribe__register_before_write(_dev, 7, connection, offset, size, before_write, user_data, &v1045__ret_handle))
        SIM_LOG_ERROR(_dev->arri._obj[7], 0, "Uncaught DML exception");
        handle = v1045__ret_handle;
    }
    return handle;
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__remove_callback__7(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__bank_instrumentation_subscribe__remove_callback(_dev, 7, callback))
    SIM_LOG_ERROR(_dev->arri._obj[7], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__remove_connection_callbacks__7(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, 7, connection))
    SIM_LOG_ERROR(_dev->arri._obj[7], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__disable_connection_callbacks__8(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, 8, connection))
    SIM_LOG_ERROR(_dev->arri._obj[8], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__enable_connection_callbacks__8(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, 8, connection))
    SIM_LOG_ERROR(_dev->arri._obj[8], 0, "Uncaught DML exception");
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_after_read__8(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1050__ret_handle UNUSED  = 0;
        if (_DML_M_arri__bank_instrumentation_subscribe__register_after_read(_dev, 8, connection, offset, size, after_read, user_data, &v1050__ret_handle))
        SIM_LOG_ERROR(_dev->arri._obj[8], 0, "Uncaught DML exception");
        handle = v1050__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_after_write__8(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1051__ret_handle UNUSED  = 0;
        if (_DML_M_arri__bank_instrumentation_subscribe__register_after_write(_dev, 8, connection, offset, size, after_write, user_data, &v1051__ret_handle))
        SIM_LOG_ERROR(_dev->arri._obj[8], 0, "Uncaught DML exception");
        handle = v1051__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_before_read__8(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1052__ret_handle UNUSED  = 0;
        if (_DML_M_arri__bank_instrumentation_subscribe__register_before_read(_dev, 8, connection, offset, size, before_read, user_data, &v1052__ret_handle))
        SIM_LOG_ERROR(_dev->arri._obj[8], 0, "Uncaught DML exception");
        handle = v1052__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_before_write__8(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1053__ret_handle UNUSED  = 0;
        if (_DML_M_arri__bank_instrumentation_subscribe__register_before_write(_dev, 8, connection, offset, size, before_write, user_data, &v1053__ret_handle))
        SIM_LOG_ERROR(_dev->arri._obj[8], 0, "Uncaught DML exception");
        handle = v1053__ret_handle;
    }
    return handle;
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__remove_callback__8(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__bank_instrumentation_subscribe__remove_callback(_dev, 8, callback))
    SIM_LOG_ERROR(_dev->arri._obj[8], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__remove_connection_callbacks__8(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, 8, connection))
    SIM_LOG_ERROR(_dev->arri._obj[8], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__disable_connection_callbacks__9(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, 9, connection))
    SIM_LOG_ERROR(_dev->arri._obj[9], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__enable_connection_callbacks__9(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, 9, connection))
    SIM_LOG_ERROR(_dev->arri._obj[9], 0, "Uncaught DML exception");
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_after_read__9(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1058__ret_handle UNUSED  = 0;
        if (_DML_M_arri__bank_instrumentation_subscribe__register_after_read(_dev, 9, connection, offset, size, after_read, user_data, &v1058__ret_handle))
        SIM_LOG_ERROR(_dev->arri._obj[9], 0, "Uncaught DML exception");
        handle = v1058__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_after_write__9(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1059__ret_handle UNUSED  = 0;
        if (_DML_M_arri__bank_instrumentation_subscribe__register_after_write(_dev, 9, connection, offset, size, after_write, user_data, &v1059__ret_handle))
        SIM_LOG_ERROR(_dev->arri._obj[9], 0, "Uncaught DML exception");
        handle = v1059__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_before_read__9(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1060__ret_handle UNUSED  = 0;
        if (_DML_M_arri__bank_instrumentation_subscribe__register_before_read(_dev, 9, connection, offset, size, before_read, user_data, &v1060__ret_handle))
        SIM_LOG_ERROR(_dev->arri._obj[9], 0, "Uncaught DML exception");
        handle = v1060__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_before_write__9(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1061__ret_handle UNUSED  = 0;
        if (_DML_M_arri__bank_instrumentation_subscribe__register_before_write(_dev, 9, connection, offset, size, before_write, user_data, &v1061__ret_handle))
        SIM_LOG_ERROR(_dev->arri._obj[9], 0, "Uncaught DML exception");
        handle = v1061__ret_handle;
    }
    return handle;
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__remove_callback__9(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__bank_instrumentation_subscribe__remove_callback(_dev, 9, callback))
    SIM_LOG_ERROR(_dev->arri._obj[9], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__remove_connection_callbacks__9(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, 9, connection))
    SIM_LOG_ERROR(_dev->arri._obj[9], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__disable_connection_callbacks__10(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, 10, connection))
    SIM_LOG_ERROR(_dev->arri._obj[10], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__enable_connection_callbacks__10(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, 10, connection))
    SIM_LOG_ERROR(_dev->arri._obj[10], 0, "Uncaught DML exception");
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_after_read__10(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1066__ret_handle UNUSED  = 0;
        if (_DML_M_arri__bank_instrumentation_subscribe__register_after_read(_dev, 10, connection, offset, size, after_read, user_data, &v1066__ret_handle))
        SIM_LOG_ERROR(_dev->arri._obj[10], 0, "Uncaught DML exception");
        handle = v1066__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_after_write__10(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1067__ret_handle UNUSED  = 0;
        if (_DML_M_arri__bank_instrumentation_subscribe__register_after_write(_dev, 10, connection, offset, size, after_write, user_data, &v1067__ret_handle))
        SIM_LOG_ERROR(_dev->arri._obj[10], 0, "Uncaught DML exception");
        handle = v1067__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_before_read__10(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1068__ret_handle UNUSED  = 0;
        if (_DML_M_arri__bank_instrumentation_subscribe__register_before_read(_dev, 10, connection, offset, size, before_read, user_data, &v1068__ret_handle))
        SIM_LOG_ERROR(_dev->arri._obj[10], 0, "Uncaught DML exception");
        handle = v1068__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_before_write__10(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1069__ret_handle UNUSED  = 0;
        if (_DML_M_arri__bank_instrumentation_subscribe__register_before_write(_dev, 10, connection, offset, size, before_write, user_data, &v1069__ret_handle))
        SIM_LOG_ERROR(_dev->arri._obj[10], 0, "Uncaught DML exception");
        handle = v1069__ret_handle;
    }
    return handle;
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__remove_callback__10(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__bank_instrumentation_subscribe__remove_callback(_dev, 10, callback))
    SIM_LOG_ERROR(_dev->arri._obj[10], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__remove_connection_callbacks__10(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, 10, connection))
    SIM_LOG_ERROR(_dev->arri._obj[10], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__disable_connection_callbacks__11(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, 11, connection))
    SIM_LOG_ERROR(_dev->arri._obj[11], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__enable_connection_callbacks__11(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, 11, connection))
    SIM_LOG_ERROR(_dev->arri._obj[11], 0, "Uncaught DML exception");
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_after_read__11(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1074__ret_handle UNUSED  = 0;
        if (_DML_M_arri__bank_instrumentation_subscribe__register_after_read(_dev, 11, connection, offset, size, after_read, user_data, &v1074__ret_handle))
        SIM_LOG_ERROR(_dev->arri._obj[11], 0, "Uncaught DML exception");
        handle = v1074__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_after_write__11(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1075__ret_handle UNUSED  = 0;
        if (_DML_M_arri__bank_instrumentation_subscribe__register_after_write(_dev, 11, connection, offset, size, after_write, user_data, &v1075__ret_handle))
        SIM_LOG_ERROR(_dev->arri._obj[11], 0, "Uncaught DML exception");
        handle = v1075__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_before_read__11(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1076__ret_handle UNUSED  = 0;
        if (_DML_M_arri__bank_instrumentation_subscribe__register_before_read(_dev, 11, connection, offset, size, before_read, user_data, &v1076__ret_handle))
        SIM_LOG_ERROR(_dev->arri._obj[11], 0, "Uncaught DML exception");
        handle = v1076__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_before_write__11(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1077__ret_handle UNUSED  = 0;
        if (_DML_M_arri__bank_instrumentation_subscribe__register_before_write(_dev, 11, connection, offset, size, before_write, user_data, &v1077__ret_handle))
        SIM_LOG_ERROR(_dev->arri._obj[11], 0, "Uncaught DML exception");
        handle = v1077__ret_handle;
    }
    return handle;
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__remove_callback__11(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__bank_instrumentation_subscribe__remove_callback(_dev, 11, callback))
    SIM_LOG_ERROR(_dev->arri._obj[11], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__remove_connection_callbacks__11(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, 11, connection))
    SIM_LOG_ERROR(_dev->arri._obj[11], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__disable_connection_callbacks__12(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, 12, connection))
    SIM_LOG_ERROR(_dev->arri._obj[12], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__enable_connection_callbacks__12(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, 12, connection))
    SIM_LOG_ERROR(_dev->arri._obj[12], 0, "Uncaught DML exception");
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_after_read__12(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1082__ret_handle UNUSED  = 0;
        if (_DML_M_arri__bank_instrumentation_subscribe__register_after_read(_dev, 12, connection, offset, size, after_read, user_data, &v1082__ret_handle))
        SIM_LOG_ERROR(_dev->arri._obj[12], 0, "Uncaught DML exception");
        handle = v1082__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_after_write__12(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1083__ret_handle UNUSED  = 0;
        if (_DML_M_arri__bank_instrumentation_subscribe__register_after_write(_dev, 12, connection, offset, size, after_write, user_data, &v1083__ret_handle))
        SIM_LOG_ERROR(_dev->arri._obj[12], 0, "Uncaught DML exception");
        handle = v1083__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_before_read__12(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1084__ret_handle UNUSED  = 0;
        if (_DML_M_arri__bank_instrumentation_subscribe__register_before_read(_dev, 12, connection, offset, size, before_read, user_data, &v1084__ret_handle))
        SIM_LOG_ERROR(_dev->arri._obj[12], 0, "Uncaught DML exception");
        handle = v1084__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_before_write__12(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1085__ret_handle UNUSED  = 0;
        if (_DML_M_arri__bank_instrumentation_subscribe__register_before_write(_dev, 12, connection, offset, size, before_write, user_data, &v1085__ret_handle))
        SIM_LOG_ERROR(_dev->arri._obj[12], 0, "Uncaught DML exception");
        handle = v1085__ret_handle;
    }
    return handle;
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__remove_callback__12(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__bank_instrumentation_subscribe__remove_callback(_dev, 12, callback))
    SIM_LOG_ERROR(_dev->arri._obj[12], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__remove_connection_callbacks__12(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, 12, connection))
    SIM_LOG_ERROR(_dev->arri._obj[12], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__disable_connection_callbacks__13(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, 13, connection))
    SIM_LOG_ERROR(_dev->arri._obj[13], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__enable_connection_callbacks__13(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, 13, connection))
    SIM_LOG_ERROR(_dev->arri._obj[13], 0, "Uncaught DML exception");
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_after_read__13(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1090__ret_handle UNUSED  = 0;
        if (_DML_M_arri__bank_instrumentation_subscribe__register_after_read(_dev, 13, connection, offset, size, after_read, user_data, &v1090__ret_handle))
        SIM_LOG_ERROR(_dev->arri._obj[13], 0, "Uncaught DML exception");
        handle = v1090__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_after_write__13(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1091__ret_handle UNUSED  = 0;
        if (_DML_M_arri__bank_instrumentation_subscribe__register_after_write(_dev, 13, connection, offset, size, after_write, user_data, &v1091__ret_handle))
        SIM_LOG_ERROR(_dev->arri._obj[13], 0, "Uncaught DML exception");
        handle = v1091__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_before_read__13(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1092__ret_handle UNUSED  = 0;
        if (_DML_M_arri__bank_instrumentation_subscribe__register_before_read(_dev, 13, connection, offset, size, before_read, user_data, &v1092__ret_handle))
        SIM_LOG_ERROR(_dev->arri._obj[13], 0, "Uncaught DML exception");
        handle = v1092__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_before_write__13(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1093__ret_handle UNUSED  = 0;
        if (_DML_M_arri__bank_instrumentation_subscribe__register_before_write(_dev, 13, connection, offset, size, before_write, user_data, &v1093__ret_handle))
        SIM_LOG_ERROR(_dev->arri._obj[13], 0, "Uncaught DML exception");
        handle = v1093__ret_handle;
    }
    return handle;
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__remove_callback__13(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__bank_instrumentation_subscribe__remove_callback(_dev, 13, callback))
    SIM_LOG_ERROR(_dev->arri._obj[13], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__remove_connection_callbacks__13(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, 13, connection))
    SIM_LOG_ERROR(_dev->arri._obj[13], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__disable_connection_callbacks__14(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, 14, connection))
    SIM_LOG_ERROR(_dev->arri._obj[14], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__enable_connection_callbacks__14(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, 14, connection))
    SIM_LOG_ERROR(_dev->arri._obj[14], 0, "Uncaught DML exception");
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_after_read__14(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1098__ret_handle UNUSED  = 0;
        if (_DML_M_arri__bank_instrumentation_subscribe__register_after_read(_dev, 14, connection, offset, size, after_read, user_data, &v1098__ret_handle))
        SIM_LOG_ERROR(_dev->arri._obj[14], 0, "Uncaught DML exception");
        handle = v1098__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_after_write__14(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1099__ret_handle UNUSED  = 0;
        if (_DML_M_arri__bank_instrumentation_subscribe__register_after_write(_dev, 14, connection, offset, size, after_write, user_data, &v1099__ret_handle))
        SIM_LOG_ERROR(_dev->arri._obj[14], 0, "Uncaught DML exception");
        handle = v1099__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_before_read__14(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1100__ret_handle UNUSED  = 0;
        if (_DML_M_arri__bank_instrumentation_subscribe__register_before_read(_dev, 14, connection, offset, size, before_read, user_data, &v1100__ret_handle))
        SIM_LOG_ERROR(_dev->arri._obj[14], 0, "Uncaught DML exception");
        handle = v1100__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_before_write__14(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1101__ret_handle UNUSED  = 0;
        if (_DML_M_arri__bank_instrumentation_subscribe__register_before_write(_dev, 14, connection, offset, size, before_write, user_data, &v1101__ret_handle))
        SIM_LOG_ERROR(_dev->arri._obj[14], 0, "Uncaught DML exception");
        handle = v1101__ret_handle;
    }
    return handle;
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__remove_callback__14(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__bank_instrumentation_subscribe__remove_callback(_dev, 14, callback))
    SIM_LOG_ERROR(_dev->arri._obj[14], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__remove_connection_callbacks__14(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, 14, connection))
    SIM_LOG_ERROR(_dev->arri._obj[14], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__disable_connection_callbacks__15(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, 15, connection))
    SIM_LOG_ERROR(_dev->arri._obj[15], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__enable_connection_callbacks__15(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, 15, connection))
    SIM_LOG_ERROR(_dev->arri._obj[15], 0, "Uncaught DML exception");
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_after_read__15(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1106__ret_handle UNUSED  = 0;
        if (_DML_M_arri__bank_instrumentation_subscribe__register_after_read(_dev, 15, connection, offset, size, after_read, user_data, &v1106__ret_handle))
        SIM_LOG_ERROR(_dev->arri._obj[15], 0, "Uncaught DML exception");
        handle = v1106__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_after_write__15(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1107__ret_handle UNUSED  = 0;
        if (_DML_M_arri__bank_instrumentation_subscribe__register_after_write(_dev, 15, connection, offset, size, after_write, user_data, &v1107__ret_handle))
        SIM_LOG_ERROR(_dev->arri._obj[15], 0, "Uncaught DML exception");
        handle = v1107__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_before_read__15(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1108__ret_handle UNUSED  = 0;
        if (_DML_M_arri__bank_instrumentation_subscribe__register_before_read(_dev, 15, connection, offset, size, before_read, user_data, &v1108__ret_handle))
        SIM_LOG_ERROR(_dev->arri._obj[15], 0, "Uncaught DML exception");
        handle = v1108__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_arri__bank_instrumentation_subscribe__register_before_write__15(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1109__ret_handle UNUSED  = 0;
        if (_DML_M_arri__bank_instrumentation_subscribe__register_before_write(_dev, 15, connection, offset, size, before_write, user_data, &v1109__ret_handle))
        SIM_LOG_ERROR(_dev->arri._obj[15], 0, "Uncaught DML exception");
        handle = v1109__ret_handle;
    }
    return handle;
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__remove_callback__15(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__bank_instrumentation_subscribe__remove_callback(_dev, 15, callback))
    SIM_LOG_ERROR(_dev->arri._obj[15], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_arri__bank_instrumentation_subscribe__remove_connection_callbacks__15(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, 15, connection))
    SIM_LOG_ERROR(_dev->arri._obj[15], 0, "Uncaught DML exception");
}

static attr_value_t _DML_PIFACE_arri__instrumentation_order__get_connections(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t connections;
    memset((void *)&connections, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1112__ret_connections UNUSED ;
        memset((void *)&v1112__ret_connections, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__instrumentation_order__get_connections(_dev, (_portobj->indices)[0], &v1112__ret_connections))
        SIM_LOG_ERROR(_dev->arri._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        connections = v1112__ret_connections;
    }
    return connections;
}

static bool _DML_PIFACE_arri__instrumentation_order__move_before(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool success = 0;
    {
        bool v1113__ret_success UNUSED  = 0;
        if (_DML_M_arri__instrumentation_order__move_before(_dev, (_portobj->indices)[0], connection, before, &v1113__ret_success))
        SIM_LOG_ERROR(_dev->arri._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        success = v1113__ret_success;
    }
    return success;
}

static attr_value_t _DML_IFACE_arri__instrumentation_order__get_connections__0(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t connections;
    memset((void *)&connections, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1114__ret_connections UNUSED ;
        memset((void *)&v1114__ret_connections, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__instrumentation_order__get_connections(_dev, 0, &v1114__ret_connections))
        SIM_LOG_ERROR(_dev->arri._obj[0], 0, "Uncaught DML exception");
        connections = v1114__ret_connections;
    }
    return connections;
}

static bool _DML_IFACE_arri__instrumentation_order__move_before__0(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool success = 0;
    {
        bool v1115__ret_success UNUSED  = 0;
        if (_DML_M_arri__instrumentation_order__move_before(_dev, 0, connection, before, &v1115__ret_success))
        SIM_LOG_ERROR(_dev->arri._obj[0], 0, "Uncaught DML exception");
        success = v1115__ret_success;
    }
    return success;
}

static attr_value_t _DML_IFACE_arri__instrumentation_order__get_connections__1(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t connections;
    memset((void *)&connections, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1116__ret_connections UNUSED ;
        memset((void *)&v1116__ret_connections, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__instrumentation_order__get_connections(_dev, 1, &v1116__ret_connections))
        SIM_LOG_ERROR(_dev->arri._obj[1], 0, "Uncaught DML exception");
        connections = v1116__ret_connections;
    }
    return connections;
}

static bool _DML_IFACE_arri__instrumentation_order__move_before__1(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool success = 0;
    {
        bool v1117__ret_success UNUSED  = 0;
        if (_DML_M_arri__instrumentation_order__move_before(_dev, 1, connection, before, &v1117__ret_success))
        SIM_LOG_ERROR(_dev->arri._obj[1], 0, "Uncaught DML exception");
        success = v1117__ret_success;
    }
    return success;
}

static attr_value_t _DML_IFACE_arri__instrumentation_order__get_connections__2(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t connections;
    memset((void *)&connections, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1118__ret_connections UNUSED ;
        memset((void *)&v1118__ret_connections, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__instrumentation_order__get_connections(_dev, 2, &v1118__ret_connections))
        SIM_LOG_ERROR(_dev->arri._obj[2], 0, "Uncaught DML exception");
        connections = v1118__ret_connections;
    }
    return connections;
}

static bool _DML_IFACE_arri__instrumentation_order__move_before__2(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool success = 0;
    {
        bool v1119__ret_success UNUSED  = 0;
        if (_DML_M_arri__instrumentation_order__move_before(_dev, 2, connection, before, &v1119__ret_success))
        SIM_LOG_ERROR(_dev->arri._obj[2], 0, "Uncaught DML exception");
        success = v1119__ret_success;
    }
    return success;
}

static attr_value_t _DML_IFACE_arri__instrumentation_order__get_connections__3(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t connections;
    memset((void *)&connections, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1120__ret_connections UNUSED ;
        memset((void *)&v1120__ret_connections, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__instrumentation_order__get_connections(_dev, 3, &v1120__ret_connections))
        SIM_LOG_ERROR(_dev->arri._obj[3], 0, "Uncaught DML exception");
        connections = v1120__ret_connections;
    }
    return connections;
}

static bool _DML_IFACE_arri__instrumentation_order__move_before__3(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool success = 0;
    {
        bool v1121__ret_success UNUSED  = 0;
        if (_DML_M_arri__instrumentation_order__move_before(_dev, 3, connection, before, &v1121__ret_success))
        SIM_LOG_ERROR(_dev->arri._obj[3], 0, "Uncaught DML exception");
        success = v1121__ret_success;
    }
    return success;
}

static attr_value_t _DML_IFACE_arri__instrumentation_order__get_connections__4(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t connections;
    memset((void *)&connections, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1122__ret_connections UNUSED ;
        memset((void *)&v1122__ret_connections, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__instrumentation_order__get_connections(_dev, 4, &v1122__ret_connections))
        SIM_LOG_ERROR(_dev->arri._obj[4], 0, "Uncaught DML exception");
        connections = v1122__ret_connections;
    }
    return connections;
}

static bool _DML_IFACE_arri__instrumentation_order__move_before__4(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool success = 0;
    {
        bool v1123__ret_success UNUSED  = 0;
        if (_DML_M_arri__instrumentation_order__move_before(_dev, 4, connection, before, &v1123__ret_success))
        SIM_LOG_ERROR(_dev->arri._obj[4], 0, "Uncaught DML exception");
        success = v1123__ret_success;
    }
    return success;
}

static attr_value_t _DML_IFACE_arri__instrumentation_order__get_connections__5(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t connections;
    memset((void *)&connections, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1124__ret_connections UNUSED ;
        memset((void *)&v1124__ret_connections, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__instrumentation_order__get_connections(_dev, 5, &v1124__ret_connections))
        SIM_LOG_ERROR(_dev->arri._obj[5], 0, "Uncaught DML exception");
        connections = v1124__ret_connections;
    }
    return connections;
}

static bool _DML_IFACE_arri__instrumentation_order__move_before__5(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool success = 0;
    {
        bool v1125__ret_success UNUSED  = 0;
        if (_DML_M_arri__instrumentation_order__move_before(_dev, 5, connection, before, &v1125__ret_success))
        SIM_LOG_ERROR(_dev->arri._obj[5], 0, "Uncaught DML exception");
        success = v1125__ret_success;
    }
    return success;
}

static attr_value_t _DML_IFACE_arri__instrumentation_order__get_connections__6(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t connections;
    memset((void *)&connections, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1126__ret_connections UNUSED ;
        memset((void *)&v1126__ret_connections, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__instrumentation_order__get_connections(_dev, 6, &v1126__ret_connections))
        SIM_LOG_ERROR(_dev->arri._obj[6], 0, "Uncaught DML exception");
        connections = v1126__ret_connections;
    }
    return connections;
}

static bool _DML_IFACE_arri__instrumentation_order__move_before__6(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool success = 0;
    {
        bool v1127__ret_success UNUSED  = 0;
        if (_DML_M_arri__instrumentation_order__move_before(_dev, 6, connection, before, &v1127__ret_success))
        SIM_LOG_ERROR(_dev->arri._obj[6], 0, "Uncaught DML exception");
        success = v1127__ret_success;
    }
    return success;
}

static attr_value_t _DML_IFACE_arri__instrumentation_order__get_connections__7(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t connections;
    memset((void *)&connections, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1128__ret_connections UNUSED ;
        memset((void *)&v1128__ret_connections, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__instrumentation_order__get_connections(_dev, 7, &v1128__ret_connections))
        SIM_LOG_ERROR(_dev->arri._obj[7], 0, "Uncaught DML exception");
        connections = v1128__ret_connections;
    }
    return connections;
}

static bool _DML_IFACE_arri__instrumentation_order__move_before__7(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool success = 0;
    {
        bool v1129__ret_success UNUSED  = 0;
        if (_DML_M_arri__instrumentation_order__move_before(_dev, 7, connection, before, &v1129__ret_success))
        SIM_LOG_ERROR(_dev->arri._obj[7], 0, "Uncaught DML exception");
        success = v1129__ret_success;
    }
    return success;
}

static attr_value_t _DML_IFACE_arri__instrumentation_order__get_connections__8(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t connections;
    memset((void *)&connections, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1130__ret_connections UNUSED ;
        memset((void *)&v1130__ret_connections, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__instrumentation_order__get_connections(_dev, 8, &v1130__ret_connections))
        SIM_LOG_ERROR(_dev->arri._obj[8], 0, "Uncaught DML exception");
        connections = v1130__ret_connections;
    }
    return connections;
}

static bool _DML_IFACE_arri__instrumentation_order__move_before__8(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool success = 0;
    {
        bool v1131__ret_success UNUSED  = 0;
        if (_DML_M_arri__instrumentation_order__move_before(_dev, 8, connection, before, &v1131__ret_success))
        SIM_LOG_ERROR(_dev->arri._obj[8], 0, "Uncaught DML exception");
        success = v1131__ret_success;
    }
    return success;
}

static attr_value_t _DML_IFACE_arri__instrumentation_order__get_connections__9(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t connections;
    memset((void *)&connections, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1132__ret_connections UNUSED ;
        memset((void *)&v1132__ret_connections, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__instrumentation_order__get_connections(_dev, 9, &v1132__ret_connections))
        SIM_LOG_ERROR(_dev->arri._obj[9], 0, "Uncaught DML exception");
        connections = v1132__ret_connections;
    }
    return connections;
}

static bool _DML_IFACE_arri__instrumentation_order__move_before__9(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool success = 0;
    {
        bool v1133__ret_success UNUSED  = 0;
        if (_DML_M_arri__instrumentation_order__move_before(_dev, 9, connection, before, &v1133__ret_success))
        SIM_LOG_ERROR(_dev->arri._obj[9], 0, "Uncaught DML exception");
        success = v1133__ret_success;
    }
    return success;
}

static attr_value_t _DML_IFACE_arri__instrumentation_order__get_connections__10(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t connections;
    memset((void *)&connections, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1134__ret_connections UNUSED ;
        memset((void *)&v1134__ret_connections, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__instrumentation_order__get_connections(_dev, 10, &v1134__ret_connections))
        SIM_LOG_ERROR(_dev->arri._obj[10], 0, "Uncaught DML exception");
        connections = v1134__ret_connections;
    }
    return connections;
}

static bool _DML_IFACE_arri__instrumentation_order__move_before__10(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool success = 0;
    {
        bool v1135__ret_success UNUSED  = 0;
        if (_DML_M_arri__instrumentation_order__move_before(_dev, 10, connection, before, &v1135__ret_success))
        SIM_LOG_ERROR(_dev->arri._obj[10], 0, "Uncaught DML exception");
        success = v1135__ret_success;
    }
    return success;
}

static attr_value_t _DML_IFACE_arri__instrumentation_order__get_connections__11(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t connections;
    memset((void *)&connections, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1136__ret_connections UNUSED ;
        memset((void *)&v1136__ret_connections, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__instrumentation_order__get_connections(_dev, 11, &v1136__ret_connections))
        SIM_LOG_ERROR(_dev->arri._obj[11], 0, "Uncaught DML exception");
        connections = v1136__ret_connections;
    }
    return connections;
}

static bool _DML_IFACE_arri__instrumentation_order__move_before__11(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool success = 0;
    {
        bool v1137__ret_success UNUSED  = 0;
        if (_DML_M_arri__instrumentation_order__move_before(_dev, 11, connection, before, &v1137__ret_success))
        SIM_LOG_ERROR(_dev->arri._obj[11], 0, "Uncaught DML exception");
        success = v1137__ret_success;
    }
    return success;
}

static attr_value_t _DML_IFACE_arri__instrumentation_order__get_connections__12(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t connections;
    memset((void *)&connections, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1138__ret_connections UNUSED ;
        memset((void *)&v1138__ret_connections, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__instrumentation_order__get_connections(_dev, 12, &v1138__ret_connections))
        SIM_LOG_ERROR(_dev->arri._obj[12], 0, "Uncaught DML exception");
        connections = v1138__ret_connections;
    }
    return connections;
}

static bool _DML_IFACE_arri__instrumentation_order__move_before__12(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool success = 0;
    {
        bool v1139__ret_success UNUSED  = 0;
        if (_DML_M_arri__instrumentation_order__move_before(_dev, 12, connection, before, &v1139__ret_success))
        SIM_LOG_ERROR(_dev->arri._obj[12], 0, "Uncaught DML exception");
        success = v1139__ret_success;
    }
    return success;
}

static attr_value_t _DML_IFACE_arri__instrumentation_order__get_connections__13(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t connections;
    memset((void *)&connections, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1140__ret_connections UNUSED ;
        memset((void *)&v1140__ret_connections, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__instrumentation_order__get_connections(_dev, 13, &v1140__ret_connections))
        SIM_LOG_ERROR(_dev->arri._obj[13], 0, "Uncaught DML exception");
        connections = v1140__ret_connections;
    }
    return connections;
}

static bool _DML_IFACE_arri__instrumentation_order__move_before__13(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool success = 0;
    {
        bool v1141__ret_success UNUSED  = 0;
        if (_DML_M_arri__instrumentation_order__move_before(_dev, 13, connection, before, &v1141__ret_success))
        SIM_LOG_ERROR(_dev->arri._obj[13], 0, "Uncaught DML exception");
        success = v1141__ret_success;
    }
    return success;
}

static attr_value_t _DML_IFACE_arri__instrumentation_order__get_connections__14(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t connections;
    memset((void *)&connections, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1142__ret_connections UNUSED ;
        memset((void *)&v1142__ret_connections, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__instrumentation_order__get_connections(_dev, 14, &v1142__ret_connections))
        SIM_LOG_ERROR(_dev->arri._obj[14], 0, "Uncaught DML exception");
        connections = v1142__ret_connections;
    }
    return connections;
}

static bool _DML_IFACE_arri__instrumentation_order__move_before__14(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool success = 0;
    {
        bool v1143__ret_success UNUSED  = 0;
        if (_DML_M_arri__instrumentation_order__move_before(_dev, 14, connection, before, &v1143__ret_success))
        SIM_LOG_ERROR(_dev->arri._obj[14], 0, "Uncaught DML exception");
        success = v1143__ret_success;
    }
    return success;
}

static attr_value_t _DML_IFACE_arri__instrumentation_order__get_connections__15(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t connections;
    memset((void *)&connections, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1144__ret_connections UNUSED ;
        memset((void *)&v1144__ret_connections, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__instrumentation_order__get_connections(_dev, 15, &v1144__ret_connections))
        SIM_LOG_ERROR(_dev->arri._obj[15], 0, "Uncaught DML exception");
        connections = v1144__ret_connections;
    }
    return connections;
}

static bool _DML_IFACE_arri__instrumentation_order__move_before__15(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool success = 0;
    {
        bool v1145__ret_success UNUSED  = 0;
        if (_DML_M_arri__instrumentation_order__move_before(_dev, 15, connection, before, &v1145__ret_success))
        SIM_LOG_ERROR(_dev->arri._obj[15], 0, "Uncaught DML exception");
        success = v1145__ret_success;
    }
    return success;
}

static attr_value_t _DML_PIFACE_arri__int_register__all_registers(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t vals;
    memset((void *)&vals, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1146__ret_vals UNUSED ;
        memset((void *)&v1146__ret_vals, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__int_register__all_registers(_dev, (_portobj->indices)[0], &v1146__ret_vals))
        SIM_LOG_ERROR(_dev->arri._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        vals = v1146__ret_vals;
    }
    return vals;
}

static char const *_DML_PIFACE_arri__int_register__get_name(conf_object_t *_obj, int num)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    char const *name = NULL;
    {
        char const *v1147__ret_name UNUSED  = NULL;
        if (_DML_M_arri__int_register__get_name(_dev, (_portobj->indices)[0], num, &v1147__ret_name))
        SIM_LOG_ERROR(_dev->arri._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        name = v1147__ret_name;
    }
    return name;
}

static int _DML_PIFACE_arri__int_register__get_number(conf_object_t *_obj, char const *name)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    int num = 0;
    {
        int v1148__ret_num UNUSED  = 0;
        if (_DML_M_arri__int_register__get_number(_dev, (_portobj->indices)[0], name, &v1148__ret_num))
        SIM_LOG_ERROR(_dev->arri._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        num = v1148__ret_num;
    }
    return num;
}

static uint64 _DML_PIFACE_arri__int_register__read(conf_object_t *_obj, int num)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint64 val = 0;
    {
        uint64 v1149__ret_val UNUSED  = 0;
        if (_DML_M_arri__int_register__read(_dev, (_portobj->indices)[0], num, &v1149__ret_val))
        SIM_LOG_ERROR(_dev->arri._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        val = v1149__ret_val;
    }
    return val;
}

static int _DML_PIFACE_arri__int_register__register_info(conf_object_t *_obj, int reg, ireg_info_t reqinfo)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    int info = 0;
    {
        int v1150__ret_info UNUSED  = 0;
        if (_DML_M_arri__int_register__register_info(_dev, (_portobj->indices)[0], reg, reqinfo, &v1150__ret_info))
        SIM_LOG_ERROR(_dev->arri._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        info = v1150__ret_info;
    }
    return info;
}

static void  _DML_PIFACE_arri__int_register__write(conf_object_t *_obj, int num, uint64 val)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_arri__int_register__write(_dev, (_portobj->indices)[0], num, val))
    SIM_LOG_ERROR(_dev->arri._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
}

static attr_value_t _DML_IFACE_arri__int_register__all_registers__0(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t vals;
    memset((void *)&vals, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1152__ret_vals UNUSED ;
        memset((void *)&v1152__ret_vals, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__int_register__all_registers(_dev, 0, &v1152__ret_vals))
        SIM_LOG_ERROR(_dev->arri._obj[0], 0, "Uncaught DML exception");
        vals = v1152__ret_vals;
    }
    return vals;
}

static char const *_DML_IFACE_arri__int_register__get_name__0(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *name = NULL;
    {
        char const *v1153__ret_name UNUSED  = NULL;
        if (_DML_M_arri__int_register__get_name(_dev, 0, num, &v1153__ret_name))
        SIM_LOG_ERROR(_dev->arri._obj[0], 0, "Uncaught DML exception");
        name = v1153__ret_name;
    }
    return name;
}

static int _DML_IFACE_arri__int_register__get_number__0(conf_object_t *_obj, char const *name)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int num = 0;
    {
        int v1154__ret_num UNUSED  = 0;
        if (_DML_M_arri__int_register__get_number(_dev, 0, name, &v1154__ret_num))
        SIM_LOG_ERROR(_dev->arri._obj[0], 0, "Uncaught DML exception");
        num = v1154__ret_num;
    }
    return num;
}

static uint64 _DML_IFACE_arri__int_register__read__0(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v1155__ret_val UNUSED  = 0;
        if (_DML_M_arri__int_register__read(_dev, 0, num, &v1155__ret_val))
        SIM_LOG_ERROR(_dev->arri._obj[0], 0, "Uncaught DML exception");
        val = v1155__ret_val;
    }
    return val;
}

static int _DML_IFACE_arri__int_register__register_info__0(conf_object_t *_obj, int reg, ireg_info_t reqinfo)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int info = 0;
    {
        int v1156__ret_info UNUSED  = 0;
        if (_DML_M_arri__int_register__register_info(_dev, 0, reg, reqinfo, &v1156__ret_info))
        SIM_LOG_ERROR(_dev->arri._obj[0], 0, "Uncaught DML exception");
        info = v1156__ret_info;
    }
    return info;
}

static void  _DML_IFACE_arri__int_register__write__0(conf_object_t *_obj, int num, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__int_register__write(_dev, 0, num, val))
    SIM_LOG_ERROR(_dev->arri._obj[0], 0, "Uncaught DML exception");
}

static attr_value_t _DML_IFACE_arri__int_register__all_registers__1(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t vals;
    memset((void *)&vals, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1158__ret_vals UNUSED ;
        memset((void *)&v1158__ret_vals, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__int_register__all_registers(_dev, 1, &v1158__ret_vals))
        SIM_LOG_ERROR(_dev->arri._obj[1], 0, "Uncaught DML exception");
        vals = v1158__ret_vals;
    }
    return vals;
}

static char const *_DML_IFACE_arri__int_register__get_name__1(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *name = NULL;
    {
        char const *v1159__ret_name UNUSED  = NULL;
        if (_DML_M_arri__int_register__get_name(_dev, 1, num, &v1159__ret_name))
        SIM_LOG_ERROR(_dev->arri._obj[1], 0, "Uncaught DML exception");
        name = v1159__ret_name;
    }
    return name;
}

static int _DML_IFACE_arri__int_register__get_number__1(conf_object_t *_obj, char const *name)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int num = 0;
    {
        int v1160__ret_num UNUSED  = 0;
        if (_DML_M_arri__int_register__get_number(_dev, 1, name, &v1160__ret_num))
        SIM_LOG_ERROR(_dev->arri._obj[1], 0, "Uncaught DML exception");
        num = v1160__ret_num;
    }
    return num;
}

static uint64 _DML_IFACE_arri__int_register__read__1(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v1161__ret_val UNUSED  = 0;
        if (_DML_M_arri__int_register__read(_dev, 1, num, &v1161__ret_val))
        SIM_LOG_ERROR(_dev->arri._obj[1], 0, "Uncaught DML exception");
        val = v1161__ret_val;
    }
    return val;
}

static int _DML_IFACE_arri__int_register__register_info__1(conf_object_t *_obj, int reg, ireg_info_t reqinfo)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int info = 0;
    {
        int v1162__ret_info UNUSED  = 0;
        if (_DML_M_arri__int_register__register_info(_dev, 1, reg, reqinfo, &v1162__ret_info))
        SIM_LOG_ERROR(_dev->arri._obj[1], 0, "Uncaught DML exception");
        info = v1162__ret_info;
    }
    return info;
}

static void  _DML_IFACE_arri__int_register__write__1(conf_object_t *_obj, int num, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__int_register__write(_dev, 1, num, val))
    SIM_LOG_ERROR(_dev->arri._obj[1], 0, "Uncaught DML exception");
}

static attr_value_t _DML_IFACE_arri__int_register__all_registers__2(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t vals;
    memset((void *)&vals, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1164__ret_vals UNUSED ;
        memset((void *)&v1164__ret_vals, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__int_register__all_registers(_dev, 2, &v1164__ret_vals))
        SIM_LOG_ERROR(_dev->arri._obj[2], 0, "Uncaught DML exception");
        vals = v1164__ret_vals;
    }
    return vals;
}

static char const *_DML_IFACE_arri__int_register__get_name__2(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *name = NULL;
    {
        char const *v1165__ret_name UNUSED  = NULL;
        if (_DML_M_arri__int_register__get_name(_dev, 2, num, &v1165__ret_name))
        SIM_LOG_ERROR(_dev->arri._obj[2], 0, "Uncaught DML exception");
        name = v1165__ret_name;
    }
    return name;
}

static int _DML_IFACE_arri__int_register__get_number__2(conf_object_t *_obj, char const *name)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int num = 0;
    {
        int v1166__ret_num UNUSED  = 0;
        if (_DML_M_arri__int_register__get_number(_dev, 2, name, &v1166__ret_num))
        SIM_LOG_ERROR(_dev->arri._obj[2], 0, "Uncaught DML exception");
        num = v1166__ret_num;
    }
    return num;
}

static uint64 _DML_IFACE_arri__int_register__read__2(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v1167__ret_val UNUSED  = 0;
        if (_DML_M_arri__int_register__read(_dev, 2, num, &v1167__ret_val))
        SIM_LOG_ERROR(_dev->arri._obj[2], 0, "Uncaught DML exception");
        val = v1167__ret_val;
    }
    return val;
}

static int _DML_IFACE_arri__int_register__register_info__2(conf_object_t *_obj, int reg, ireg_info_t reqinfo)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int info = 0;
    {
        int v1168__ret_info UNUSED  = 0;
        if (_DML_M_arri__int_register__register_info(_dev, 2, reg, reqinfo, &v1168__ret_info))
        SIM_LOG_ERROR(_dev->arri._obj[2], 0, "Uncaught DML exception");
        info = v1168__ret_info;
    }
    return info;
}

static void  _DML_IFACE_arri__int_register__write__2(conf_object_t *_obj, int num, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__int_register__write(_dev, 2, num, val))
    SIM_LOG_ERROR(_dev->arri._obj[2], 0, "Uncaught DML exception");
}

static attr_value_t _DML_IFACE_arri__int_register__all_registers__3(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t vals;
    memset((void *)&vals, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1170__ret_vals UNUSED ;
        memset((void *)&v1170__ret_vals, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__int_register__all_registers(_dev, 3, &v1170__ret_vals))
        SIM_LOG_ERROR(_dev->arri._obj[3], 0, "Uncaught DML exception");
        vals = v1170__ret_vals;
    }
    return vals;
}

static char const *_DML_IFACE_arri__int_register__get_name__3(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *name = NULL;
    {
        char const *v1171__ret_name UNUSED  = NULL;
        if (_DML_M_arri__int_register__get_name(_dev, 3, num, &v1171__ret_name))
        SIM_LOG_ERROR(_dev->arri._obj[3], 0, "Uncaught DML exception");
        name = v1171__ret_name;
    }
    return name;
}

static int _DML_IFACE_arri__int_register__get_number__3(conf_object_t *_obj, char const *name)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int num = 0;
    {
        int v1172__ret_num UNUSED  = 0;
        if (_DML_M_arri__int_register__get_number(_dev, 3, name, &v1172__ret_num))
        SIM_LOG_ERROR(_dev->arri._obj[3], 0, "Uncaught DML exception");
        num = v1172__ret_num;
    }
    return num;
}

static uint64 _DML_IFACE_arri__int_register__read__3(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v1173__ret_val UNUSED  = 0;
        if (_DML_M_arri__int_register__read(_dev, 3, num, &v1173__ret_val))
        SIM_LOG_ERROR(_dev->arri._obj[3], 0, "Uncaught DML exception");
        val = v1173__ret_val;
    }
    return val;
}

static int _DML_IFACE_arri__int_register__register_info__3(conf_object_t *_obj, int reg, ireg_info_t reqinfo)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int info = 0;
    {
        int v1174__ret_info UNUSED  = 0;
        if (_DML_M_arri__int_register__register_info(_dev, 3, reg, reqinfo, &v1174__ret_info))
        SIM_LOG_ERROR(_dev->arri._obj[3], 0, "Uncaught DML exception");
        info = v1174__ret_info;
    }
    return info;
}

static void  _DML_IFACE_arri__int_register__write__3(conf_object_t *_obj, int num, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__int_register__write(_dev, 3, num, val))
    SIM_LOG_ERROR(_dev->arri._obj[3], 0, "Uncaught DML exception");
}

static attr_value_t _DML_IFACE_arri__int_register__all_registers__4(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t vals;
    memset((void *)&vals, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1176__ret_vals UNUSED ;
        memset((void *)&v1176__ret_vals, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__int_register__all_registers(_dev, 4, &v1176__ret_vals))
        SIM_LOG_ERROR(_dev->arri._obj[4], 0, "Uncaught DML exception");
        vals = v1176__ret_vals;
    }
    return vals;
}

static char const *_DML_IFACE_arri__int_register__get_name__4(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *name = NULL;
    {
        char const *v1177__ret_name UNUSED  = NULL;
        if (_DML_M_arri__int_register__get_name(_dev, 4, num, &v1177__ret_name))
        SIM_LOG_ERROR(_dev->arri._obj[4], 0, "Uncaught DML exception");
        name = v1177__ret_name;
    }
    return name;
}

static int _DML_IFACE_arri__int_register__get_number__4(conf_object_t *_obj, char const *name)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int num = 0;
    {
        int v1178__ret_num UNUSED  = 0;
        if (_DML_M_arri__int_register__get_number(_dev, 4, name, &v1178__ret_num))
        SIM_LOG_ERROR(_dev->arri._obj[4], 0, "Uncaught DML exception");
        num = v1178__ret_num;
    }
    return num;
}

static uint64 _DML_IFACE_arri__int_register__read__4(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v1179__ret_val UNUSED  = 0;
        if (_DML_M_arri__int_register__read(_dev, 4, num, &v1179__ret_val))
        SIM_LOG_ERROR(_dev->arri._obj[4], 0, "Uncaught DML exception");
        val = v1179__ret_val;
    }
    return val;
}

static int _DML_IFACE_arri__int_register__register_info__4(conf_object_t *_obj, int reg, ireg_info_t reqinfo)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int info = 0;
    {
        int v1180__ret_info UNUSED  = 0;
        if (_DML_M_arri__int_register__register_info(_dev, 4, reg, reqinfo, &v1180__ret_info))
        SIM_LOG_ERROR(_dev->arri._obj[4], 0, "Uncaught DML exception");
        info = v1180__ret_info;
    }
    return info;
}

static void  _DML_IFACE_arri__int_register__write__4(conf_object_t *_obj, int num, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__int_register__write(_dev, 4, num, val))
    SIM_LOG_ERROR(_dev->arri._obj[4], 0, "Uncaught DML exception");
}

static attr_value_t _DML_IFACE_arri__int_register__all_registers__5(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t vals;
    memset((void *)&vals, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1182__ret_vals UNUSED ;
        memset((void *)&v1182__ret_vals, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__int_register__all_registers(_dev, 5, &v1182__ret_vals))
        SIM_LOG_ERROR(_dev->arri._obj[5], 0, "Uncaught DML exception");
        vals = v1182__ret_vals;
    }
    return vals;
}

static char const *_DML_IFACE_arri__int_register__get_name__5(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *name = NULL;
    {
        char const *v1183__ret_name UNUSED  = NULL;
        if (_DML_M_arri__int_register__get_name(_dev, 5, num, &v1183__ret_name))
        SIM_LOG_ERROR(_dev->arri._obj[5], 0, "Uncaught DML exception");
        name = v1183__ret_name;
    }
    return name;
}

static int _DML_IFACE_arri__int_register__get_number__5(conf_object_t *_obj, char const *name)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int num = 0;
    {
        int v1184__ret_num UNUSED  = 0;
        if (_DML_M_arri__int_register__get_number(_dev, 5, name, &v1184__ret_num))
        SIM_LOG_ERROR(_dev->arri._obj[5], 0, "Uncaught DML exception");
        num = v1184__ret_num;
    }
    return num;
}

static uint64 _DML_IFACE_arri__int_register__read__5(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v1185__ret_val UNUSED  = 0;
        if (_DML_M_arri__int_register__read(_dev, 5, num, &v1185__ret_val))
        SIM_LOG_ERROR(_dev->arri._obj[5], 0, "Uncaught DML exception");
        val = v1185__ret_val;
    }
    return val;
}

static int _DML_IFACE_arri__int_register__register_info__5(conf_object_t *_obj, int reg, ireg_info_t reqinfo)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int info = 0;
    {
        int v1186__ret_info UNUSED  = 0;
        if (_DML_M_arri__int_register__register_info(_dev, 5, reg, reqinfo, &v1186__ret_info))
        SIM_LOG_ERROR(_dev->arri._obj[5], 0, "Uncaught DML exception");
        info = v1186__ret_info;
    }
    return info;
}

static void  _DML_IFACE_arri__int_register__write__5(conf_object_t *_obj, int num, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__int_register__write(_dev, 5, num, val))
    SIM_LOG_ERROR(_dev->arri._obj[5], 0, "Uncaught DML exception");
}

static attr_value_t _DML_IFACE_arri__int_register__all_registers__6(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t vals;
    memset((void *)&vals, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1188__ret_vals UNUSED ;
        memset((void *)&v1188__ret_vals, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__int_register__all_registers(_dev, 6, &v1188__ret_vals))
        SIM_LOG_ERROR(_dev->arri._obj[6], 0, "Uncaught DML exception");
        vals = v1188__ret_vals;
    }
    return vals;
}

static char const *_DML_IFACE_arri__int_register__get_name__6(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *name = NULL;
    {
        char const *v1189__ret_name UNUSED  = NULL;
        if (_DML_M_arri__int_register__get_name(_dev, 6, num, &v1189__ret_name))
        SIM_LOG_ERROR(_dev->arri._obj[6], 0, "Uncaught DML exception");
        name = v1189__ret_name;
    }
    return name;
}

static int _DML_IFACE_arri__int_register__get_number__6(conf_object_t *_obj, char const *name)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int num = 0;
    {
        int v1190__ret_num UNUSED  = 0;
        if (_DML_M_arri__int_register__get_number(_dev, 6, name, &v1190__ret_num))
        SIM_LOG_ERROR(_dev->arri._obj[6], 0, "Uncaught DML exception");
        num = v1190__ret_num;
    }
    return num;
}

static uint64 _DML_IFACE_arri__int_register__read__6(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v1191__ret_val UNUSED  = 0;
        if (_DML_M_arri__int_register__read(_dev, 6, num, &v1191__ret_val))
        SIM_LOG_ERROR(_dev->arri._obj[6], 0, "Uncaught DML exception");
        val = v1191__ret_val;
    }
    return val;
}

static int _DML_IFACE_arri__int_register__register_info__6(conf_object_t *_obj, int reg, ireg_info_t reqinfo)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int info = 0;
    {
        int v1192__ret_info UNUSED  = 0;
        if (_DML_M_arri__int_register__register_info(_dev, 6, reg, reqinfo, &v1192__ret_info))
        SIM_LOG_ERROR(_dev->arri._obj[6], 0, "Uncaught DML exception");
        info = v1192__ret_info;
    }
    return info;
}

static void  _DML_IFACE_arri__int_register__write__6(conf_object_t *_obj, int num, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__int_register__write(_dev, 6, num, val))
    SIM_LOG_ERROR(_dev->arri._obj[6], 0, "Uncaught DML exception");
}

static attr_value_t _DML_IFACE_arri__int_register__all_registers__7(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t vals;
    memset((void *)&vals, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1194__ret_vals UNUSED ;
        memset((void *)&v1194__ret_vals, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__int_register__all_registers(_dev, 7, &v1194__ret_vals))
        SIM_LOG_ERROR(_dev->arri._obj[7], 0, "Uncaught DML exception");
        vals = v1194__ret_vals;
    }
    return vals;
}

static char const *_DML_IFACE_arri__int_register__get_name__7(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *name = NULL;
    {
        char const *v1195__ret_name UNUSED  = NULL;
        if (_DML_M_arri__int_register__get_name(_dev, 7, num, &v1195__ret_name))
        SIM_LOG_ERROR(_dev->arri._obj[7], 0, "Uncaught DML exception");
        name = v1195__ret_name;
    }
    return name;
}

static int _DML_IFACE_arri__int_register__get_number__7(conf_object_t *_obj, char const *name)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int num = 0;
    {
        int v1196__ret_num UNUSED  = 0;
        if (_DML_M_arri__int_register__get_number(_dev, 7, name, &v1196__ret_num))
        SIM_LOG_ERROR(_dev->arri._obj[7], 0, "Uncaught DML exception");
        num = v1196__ret_num;
    }
    return num;
}

static uint64 _DML_IFACE_arri__int_register__read__7(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v1197__ret_val UNUSED  = 0;
        if (_DML_M_arri__int_register__read(_dev, 7, num, &v1197__ret_val))
        SIM_LOG_ERROR(_dev->arri._obj[7], 0, "Uncaught DML exception");
        val = v1197__ret_val;
    }
    return val;
}

static int _DML_IFACE_arri__int_register__register_info__7(conf_object_t *_obj, int reg, ireg_info_t reqinfo)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int info = 0;
    {
        int v1198__ret_info UNUSED  = 0;
        if (_DML_M_arri__int_register__register_info(_dev, 7, reg, reqinfo, &v1198__ret_info))
        SIM_LOG_ERROR(_dev->arri._obj[7], 0, "Uncaught DML exception");
        info = v1198__ret_info;
    }
    return info;
}

static void  _DML_IFACE_arri__int_register__write__7(conf_object_t *_obj, int num, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__int_register__write(_dev, 7, num, val))
    SIM_LOG_ERROR(_dev->arri._obj[7], 0, "Uncaught DML exception");
}

static attr_value_t _DML_IFACE_arri__int_register__all_registers__8(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t vals;
    memset((void *)&vals, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1200__ret_vals UNUSED ;
        memset((void *)&v1200__ret_vals, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__int_register__all_registers(_dev, 8, &v1200__ret_vals))
        SIM_LOG_ERROR(_dev->arri._obj[8], 0, "Uncaught DML exception");
        vals = v1200__ret_vals;
    }
    return vals;
}

static char const *_DML_IFACE_arri__int_register__get_name__8(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *name = NULL;
    {
        char const *v1201__ret_name UNUSED  = NULL;
        if (_DML_M_arri__int_register__get_name(_dev, 8, num, &v1201__ret_name))
        SIM_LOG_ERROR(_dev->arri._obj[8], 0, "Uncaught DML exception");
        name = v1201__ret_name;
    }
    return name;
}

static int _DML_IFACE_arri__int_register__get_number__8(conf_object_t *_obj, char const *name)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int num = 0;
    {
        int v1202__ret_num UNUSED  = 0;
        if (_DML_M_arri__int_register__get_number(_dev, 8, name, &v1202__ret_num))
        SIM_LOG_ERROR(_dev->arri._obj[8], 0, "Uncaught DML exception");
        num = v1202__ret_num;
    }
    return num;
}

static uint64 _DML_IFACE_arri__int_register__read__8(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v1203__ret_val UNUSED  = 0;
        if (_DML_M_arri__int_register__read(_dev, 8, num, &v1203__ret_val))
        SIM_LOG_ERROR(_dev->arri._obj[8], 0, "Uncaught DML exception");
        val = v1203__ret_val;
    }
    return val;
}

static int _DML_IFACE_arri__int_register__register_info__8(conf_object_t *_obj, int reg, ireg_info_t reqinfo)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int info = 0;
    {
        int v1204__ret_info UNUSED  = 0;
        if (_DML_M_arri__int_register__register_info(_dev, 8, reg, reqinfo, &v1204__ret_info))
        SIM_LOG_ERROR(_dev->arri._obj[8], 0, "Uncaught DML exception");
        info = v1204__ret_info;
    }
    return info;
}

static void  _DML_IFACE_arri__int_register__write__8(conf_object_t *_obj, int num, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__int_register__write(_dev, 8, num, val))
    SIM_LOG_ERROR(_dev->arri._obj[8], 0, "Uncaught DML exception");
}

static attr_value_t _DML_IFACE_arri__int_register__all_registers__9(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t vals;
    memset((void *)&vals, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1206__ret_vals UNUSED ;
        memset((void *)&v1206__ret_vals, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__int_register__all_registers(_dev, 9, &v1206__ret_vals))
        SIM_LOG_ERROR(_dev->arri._obj[9], 0, "Uncaught DML exception");
        vals = v1206__ret_vals;
    }
    return vals;
}

static char const *_DML_IFACE_arri__int_register__get_name__9(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *name = NULL;
    {
        char const *v1207__ret_name UNUSED  = NULL;
        if (_DML_M_arri__int_register__get_name(_dev, 9, num, &v1207__ret_name))
        SIM_LOG_ERROR(_dev->arri._obj[9], 0, "Uncaught DML exception");
        name = v1207__ret_name;
    }
    return name;
}

static int _DML_IFACE_arri__int_register__get_number__9(conf_object_t *_obj, char const *name)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int num = 0;
    {
        int v1208__ret_num UNUSED  = 0;
        if (_DML_M_arri__int_register__get_number(_dev, 9, name, &v1208__ret_num))
        SIM_LOG_ERROR(_dev->arri._obj[9], 0, "Uncaught DML exception");
        num = v1208__ret_num;
    }
    return num;
}

static uint64 _DML_IFACE_arri__int_register__read__9(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v1209__ret_val UNUSED  = 0;
        if (_DML_M_arri__int_register__read(_dev, 9, num, &v1209__ret_val))
        SIM_LOG_ERROR(_dev->arri._obj[9], 0, "Uncaught DML exception");
        val = v1209__ret_val;
    }
    return val;
}

static int _DML_IFACE_arri__int_register__register_info__9(conf_object_t *_obj, int reg, ireg_info_t reqinfo)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int info = 0;
    {
        int v1210__ret_info UNUSED  = 0;
        if (_DML_M_arri__int_register__register_info(_dev, 9, reg, reqinfo, &v1210__ret_info))
        SIM_LOG_ERROR(_dev->arri._obj[9], 0, "Uncaught DML exception");
        info = v1210__ret_info;
    }
    return info;
}

static void  _DML_IFACE_arri__int_register__write__9(conf_object_t *_obj, int num, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__int_register__write(_dev, 9, num, val))
    SIM_LOG_ERROR(_dev->arri._obj[9], 0, "Uncaught DML exception");
}

static attr_value_t _DML_IFACE_arri__int_register__all_registers__10(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t vals;
    memset((void *)&vals, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1212__ret_vals UNUSED ;
        memset((void *)&v1212__ret_vals, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__int_register__all_registers(_dev, 10, &v1212__ret_vals))
        SIM_LOG_ERROR(_dev->arri._obj[10], 0, "Uncaught DML exception");
        vals = v1212__ret_vals;
    }
    return vals;
}

static char const *_DML_IFACE_arri__int_register__get_name__10(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *name = NULL;
    {
        char const *v1213__ret_name UNUSED  = NULL;
        if (_DML_M_arri__int_register__get_name(_dev, 10, num, &v1213__ret_name))
        SIM_LOG_ERROR(_dev->arri._obj[10], 0, "Uncaught DML exception");
        name = v1213__ret_name;
    }
    return name;
}

static int _DML_IFACE_arri__int_register__get_number__10(conf_object_t *_obj, char const *name)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int num = 0;
    {
        int v1214__ret_num UNUSED  = 0;
        if (_DML_M_arri__int_register__get_number(_dev, 10, name, &v1214__ret_num))
        SIM_LOG_ERROR(_dev->arri._obj[10], 0, "Uncaught DML exception");
        num = v1214__ret_num;
    }
    return num;
}

static uint64 _DML_IFACE_arri__int_register__read__10(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v1215__ret_val UNUSED  = 0;
        if (_DML_M_arri__int_register__read(_dev, 10, num, &v1215__ret_val))
        SIM_LOG_ERROR(_dev->arri._obj[10], 0, "Uncaught DML exception");
        val = v1215__ret_val;
    }
    return val;
}

static int _DML_IFACE_arri__int_register__register_info__10(conf_object_t *_obj, int reg, ireg_info_t reqinfo)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int info = 0;
    {
        int v1216__ret_info UNUSED  = 0;
        if (_DML_M_arri__int_register__register_info(_dev, 10, reg, reqinfo, &v1216__ret_info))
        SIM_LOG_ERROR(_dev->arri._obj[10], 0, "Uncaught DML exception");
        info = v1216__ret_info;
    }
    return info;
}

static void  _DML_IFACE_arri__int_register__write__10(conf_object_t *_obj, int num, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__int_register__write(_dev, 10, num, val))
    SIM_LOG_ERROR(_dev->arri._obj[10], 0, "Uncaught DML exception");
}

static attr_value_t _DML_IFACE_arri__int_register__all_registers__11(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t vals;
    memset((void *)&vals, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1218__ret_vals UNUSED ;
        memset((void *)&v1218__ret_vals, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__int_register__all_registers(_dev, 11, &v1218__ret_vals))
        SIM_LOG_ERROR(_dev->arri._obj[11], 0, "Uncaught DML exception");
        vals = v1218__ret_vals;
    }
    return vals;
}

static char const *_DML_IFACE_arri__int_register__get_name__11(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *name = NULL;
    {
        char const *v1219__ret_name UNUSED  = NULL;
        if (_DML_M_arri__int_register__get_name(_dev, 11, num, &v1219__ret_name))
        SIM_LOG_ERROR(_dev->arri._obj[11], 0, "Uncaught DML exception");
        name = v1219__ret_name;
    }
    return name;
}

static int _DML_IFACE_arri__int_register__get_number__11(conf_object_t *_obj, char const *name)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int num = 0;
    {
        int v1220__ret_num UNUSED  = 0;
        if (_DML_M_arri__int_register__get_number(_dev, 11, name, &v1220__ret_num))
        SIM_LOG_ERROR(_dev->arri._obj[11], 0, "Uncaught DML exception");
        num = v1220__ret_num;
    }
    return num;
}

static uint64 _DML_IFACE_arri__int_register__read__11(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v1221__ret_val UNUSED  = 0;
        if (_DML_M_arri__int_register__read(_dev, 11, num, &v1221__ret_val))
        SIM_LOG_ERROR(_dev->arri._obj[11], 0, "Uncaught DML exception");
        val = v1221__ret_val;
    }
    return val;
}

static int _DML_IFACE_arri__int_register__register_info__11(conf_object_t *_obj, int reg, ireg_info_t reqinfo)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int info = 0;
    {
        int v1222__ret_info UNUSED  = 0;
        if (_DML_M_arri__int_register__register_info(_dev, 11, reg, reqinfo, &v1222__ret_info))
        SIM_LOG_ERROR(_dev->arri._obj[11], 0, "Uncaught DML exception");
        info = v1222__ret_info;
    }
    return info;
}

static void  _DML_IFACE_arri__int_register__write__11(conf_object_t *_obj, int num, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__int_register__write(_dev, 11, num, val))
    SIM_LOG_ERROR(_dev->arri._obj[11], 0, "Uncaught DML exception");
}

static attr_value_t _DML_IFACE_arri__int_register__all_registers__12(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t vals;
    memset((void *)&vals, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1224__ret_vals UNUSED ;
        memset((void *)&v1224__ret_vals, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__int_register__all_registers(_dev, 12, &v1224__ret_vals))
        SIM_LOG_ERROR(_dev->arri._obj[12], 0, "Uncaught DML exception");
        vals = v1224__ret_vals;
    }
    return vals;
}

static char const *_DML_IFACE_arri__int_register__get_name__12(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *name = NULL;
    {
        char const *v1225__ret_name UNUSED  = NULL;
        if (_DML_M_arri__int_register__get_name(_dev, 12, num, &v1225__ret_name))
        SIM_LOG_ERROR(_dev->arri._obj[12], 0, "Uncaught DML exception");
        name = v1225__ret_name;
    }
    return name;
}

static int _DML_IFACE_arri__int_register__get_number__12(conf_object_t *_obj, char const *name)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int num = 0;
    {
        int v1226__ret_num UNUSED  = 0;
        if (_DML_M_arri__int_register__get_number(_dev, 12, name, &v1226__ret_num))
        SIM_LOG_ERROR(_dev->arri._obj[12], 0, "Uncaught DML exception");
        num = v1226__ret_num;
    }
    return num;
}

static uint64 _DML_IFACE_arri__int_register__read__12(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v1227__ret_val UNUSED  = 0;
        if (_DML_M_arri__int_register__read(_dev, 12, num, &v1227__ret_val))
        SIM_LOG_ERROR(_dev->arri._obj[12], 0, "Uncaught DML exception");
        val = v1227__ret_val;
    }
    return val;
}

static int _DML_IFACE_arri__int_register__register_info__12(conf_object_t *_obj, int reg, ireg_info_t reqinfo)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int info = 0;
    {
        int v1228__ret_info UNUSED  = 0;
        if (_DML_M_arri__int_register__register_info(_dev, 12, reg, reqinfo, &v1228__ret_info))
        SIM_LOG_ERROR(_dev->arri._obj[12], 0, "Uncaught DML exception");
        info = v1228__ret_info;
    }
    return info;
}

static void  _DML_IFACE_arri__int_register__write__12(conf_object_t *_obj, int num, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__int_register__write(_dev, 12, num, val))
    SIM_LOG_ERROR(_dev->arri._obj[12], 0, "Uncaught DML exception");
}

static attr_value_t _DML_IFACE_arri__int_register__all_registers__13(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t vals;
    memset((void *)&vals, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1230__ret_vals UNUSED ;
        memset((void *)&v1230__ret_vals, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__int_register__all_registers(_dev, 13, &v1230__ret_vals))
        SIM_LOG_ERROR(_dev->arri._obj[13], 0, "Uncaught DML exception");
        vals = v1230__ret_vals;
    }
    return vals;
}

static char const *_DML_IFACE_arri__int_register__get_name__13(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *name = NULL;
    {
        char const *v1231__ret_name UNUSED  = NULL;
        if (_DML_M_arri__int_register__get_name(_dev, 13, num, &v1231__ret_name))
        SIM_LOG_ERROR(_dev->arri._obj[13], 0, "Uncaught DML exception");
        name = v1231__ret_name;
    }
    return name;
}

static int _DML_IFACE_arri__int_register__get_number__13(conf_object_t *_obj, char const *name)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int num = 0;
    {
        int v1232__ret_num UNUSED  = 0;
        if (_DML_M_arri__int_register__get_number(_dev, 13, name, &v1232__ret_num))
        SIM_LOG_ERROR(_dev->arri._obj[13], 0, "Uncaught DML exception");
        num = v1232__ret_num;
    }
    return num;
}

static uint64 _DML_IFACE_arri__int_register__read__13(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v1233__ret_val UNUSED  = 0;
        if (_DML_M_arri__int_register__read(_dev, 13, num, &v1233__ret_val))
        SIM_LOG_ERROR(_dev->arri._obj[13], 0, "Uncaught DML exception");
        val = v1233__ret_val;
    }
    return val;
}

static int _DML_IFACE_arri__int_register__register_info__13(conf_object_t *_obj, int reg, ireg_info_t reqinfo)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int info = 0;
    {
        int v1234__ret_info UNUSED  = 0;
        if (_DML_M_arri__int_register__register_info(_dev, 13, reg, reqinfo, &v1234__ret_info))
        SIM_LOG_ERROR(_dev->arri._obj[13], 0, "Uncaught DML exception");
        info = v1234__ret_info;
    }
    return info;
}

static void  _DML_IFACE_arri__int_register__write__13(conf_object_t *_obj, int num, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__int_register__write(_dev, 13, num, val))
    SIM_LOG_ERROR(_dev->arri._obj[13], 0, "Uncaught DML exception");
}

static attr_value_t _DML_IFACE_arri__int_register__all_registers__14(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t vals;
    memset((void *)&vals, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1236__ret_vals UNUSED ;
        memset((void *)&v1236__ret_vals, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__int_register__all_registers(_dev, 14, &v1236__ret_vals))
        SIM_LOG_ERROR(_dev->arri._obj[14], 0, "Uncaught DML exception");
        vals = v1236__ret_vals;
    }
    return vals;
}

static char const *_DML_IFACE_arri__int_register__get_name__14(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *name = NULL;
    {
        char const *v1237__ret_name UNUSED  = NULL;
        if (_DML_M_arri__int_register__get_name(_dev, 14, num, &v1237__ret_name))
        SIM_LOG_ERROR(_dev->arri._obj[14], 0, "Uncaught DML exception");
        name = v1237__ret_name;
    }
    return name;
}

static int _DML_IFACE_arri__int_register__get_number__14(conf_object_t *_obj, char const *name)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int num = 0;
    {
        int v1238__ret_num UNUSED  = 0;
        if (_DML_M_arri__int_register__get_number(_dev, 14, name, &v1238__ret_num))
        SIM_LOG_ERROR(_dev->arri._obj[14], 0, "Uncaught DML exception");
        num = v1238__ret_num;
    }
    return num;
}

static uint64 _DML_IFACE_arri__int_register__read__14(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v1239__ret_val UNUSED  = 0;
        if (_DML_M_arri__int_register__read(_dev, 14, num, &v1239__ret_val))
        SIM_LOG_ERROR(_dev->arri._obj[14], 0, "Uncaught DML exception");
        val = v1239__ret_val;
    }
    return val;
}

static int _DML_IFACE_arri__int_register__register_info__14(conf_object_t *_obj, int reg, ireg_info_t reqinfo)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int info = 0;
    {
        int v1240__ret_info UNUSED  = 0;
        if (_DML_M_arri__int_register__register_info(_dev, 14, reg, reqinfo, &v1240__ret_info))
        SIM_LOG_ERROR(_dev->arri._obj[14], 0, "Uncaught DML exception");
        info = v1240__ret_info;
    }
    return info;
}

static void  _DML_IFACE_arri__int_register__write__14(conf_object_t *_obj, int num, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__int_register__write(_dev, 14, num, val))
    SIM_LOG_ERROR(_dev->arri._obj[14], 0, "Uncaught DML exception");
}

static attr_value_t _DML_IFACE_arri__int_register__all_registers__15(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t vals;
    memset((void *)&vals, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1242__ret_vals UNUSED ;
        memset((void *)&v1242__ret_vals, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__int_register__all_registers(_dev, 15, &v1242__ret_vals))
        SIM_LOG_ERROR(_dev->arri._obj[15], 0, "Uncaught DML exception");
        vals = v1242__ret_vals;
    }
    return vals;
}

static char const *_DML_IFACE_arri__int_register__get_name__15(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *name = NULL;
    {
        char const *v1243__ret_name UNUSED  = NULL;
        if (_DML_M_arri__int_register__get_name(_dev, 15, num, &v1243__ret_name))
        SIM_LOG_ERROR(_dev->arri._obj[15], 0, "Uncaught DML exception");
        name = v1243__ret_name;
    }
    return name;
}

static int _DML_IFACE_arri__int_register__get_number__15(conf_object_t *_obj, char const *name)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int num = 0;
    {
        int v1244__ret_num UNUSED  = 0;
        if (_DML_M_arri__int_register__get_number(_dev, 15, name, &v1244__ret_num))
        SIM_LOG_ERROR(_dev->arri._obj[15], 0, "Uncaught DML exception");
        num = v1244__ret_num;
    }
    return num;
}

static uint64 _DML_IFACE_arri__int_register__read__15(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v1245__ret_val UNUSED  = 0;
        if (_DML_M_arri__int_register__read(_dev, 15, num, &v1245__ret_val))
        SIM_LOG_ERROR(_dev->arri._obj[15], 0, "Uncaught DML exception");
        val = v1245__ret_val;
    }
    return val;
}

static int _DML_IFACE_arri__int_register__register_info__15(conf_object_t *_obj, int reg, ireg_info_t reqinfo)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int info = 0;
    {
        int v1246__ret_info UNUSED  = 0;
        if (_DML_M_arri__int_register__register_info(_dev, 15, reg, reqinfo, &v1246__ret_info))
        SIM_LOG_ERROR(_dev->arri._obj[15], 0, "Uncaught DML exception");
        info = v1246__ret_info;
    }
    return info;
}

static void  _DML_IFACE_arri__int_register__write__15(conf_object_t *_obj, int num, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__int_register__write(_dev, 15, num, val))
    SIM_LOG_ERROR(_dev->arri._obj[15], 0, "Uncaught DML exception");
}

static exception_type_t _DML_PIFACE_arri__io_memory__operation(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    exception_type_t ex = 0;
    {
        exception_type_t v1248__ret_ex UNUSED  = 0;
        if (_DML_M_arri__io_memory__operation(_dev, (_portobj->indices)[0], mem_op, map_info, &v1248__ret_ex))
        SIM_LOG_ERROR(_dev->arri._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        ex = v1248__ret_ex;
    }
    return ex;
}

static exception_type_t _DML_IFACE_arri__io_memory__operation__0(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t ex = 0;
    {
        exception_type_t v1249__ret_ex UNUSED  = 0;
        if (_DML_M_arri__io_memory__operation(_dev, 0, mem_op, map_info, &v1249__ret_ex))
        SIM_LOG_ERROR(_dev->arri._obj[0], 0, "Uncaught DML exception");
        ex = v1249__ret_ex;
    }
    return ex;
}

static exception_type_t _DML_IFACE_arri__io_memory__operation__1(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t ex = 0;
    {
        exception_type_t v1250__ret_ex UNUSED  = 0;
        if (_DML_M_arri__io_memory__operation(_dev, 1, mem_op, map_info, &v1250__ret_ex))
        SIM_LOG_ERROR(_dev->arri._obj[1], 0, "Uncaught DML exception");
        ex = v1250__ret_ex;
    }
    return ex;
}

static exception_type_t _DML_IFACE_arri__io_memory__operation__2(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t ex = 0;
    {
        exception_type_t v1251__ret_ex UNUSED  = 0;
        if (_DML_M_arri__io_memory__operation(_dev, 2, mem_op, map_info, &v1251__ret_ex))
        SIM_LOG_ERROR(_dev->arri._obj[2], 0, "Uncaught DML exception");
        ex = v1251__ret_ex;
    }
    return ex;
}

static exception_type_t _DML_IFACE_arri__io_memory__operation__3(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t ex = 0;
    {
        exception_type_t v1252__ret_ex UNUSED  = 0;
        if (_DML_M_arri__io_memory__operation(_dev, 3, mem_op, map_info, &v1252__ret_ex))
        SIM_LOG_ERROR(_dev->arri._obj[3], 0, "Uncaught DML exception");
        ex = v1252__ret_ex;
    }
    return ex;
}

static exception_type_t _DML_IFACE_arri__io_memory__operation__4(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t ex = 0;
    {
        exception_type_t v1253__ret_ex UNUSED  = 0;
        if (_DML_M_arri__io_memory__operation(_dev, 4, mem_op, map_info, &v1253__ret_ex))
        SIM_LOG_ERROR(_dev->arri._obj[4], 0, "Uncaught DML exception");
        ex = v1253__ret_ex;
    }
    return ex;
}

static exception_type_t _DML_IFACE_arri__io_memory__operation__5(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t ex = 0;
    {
        exception_type_t v1254__ret_ex UNUSED  = 0;
        if (_DML_M_arri__io_memory__operation(_dev, 5, mem_op, map_info, &v1254__ret_ex))
        SIM_LOG_ERROR(_dev->arri._obj[5], 0, "Uncaught DML exception");
        ex = v1254__ret_ex;
    }
    return ex;
}

static exception_type_t _DML_IFACE_arri__io_memory__operation__6(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t ex = 0;
    {
        exception_type_t v1255__ret_ex UNUSED  = 0;
        if (_DML_M_arri__io_memory__operation(_dev, 6, mem_op, map_info, &v1255__ret_ex))
        SIM_LOG_ERROR(_dev->arri._obj[6], 0, "Uncaught DML exception");
        ex = v1255__ret_ex;
    }
    return ex;
}

static exception_type_t _DML_IFACE_arri__io_memory__operation__7(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t ex = 0;
    {
        exception_type_t v1256__ret_ex UNUSED  = 0;
        if (_DML_M_arri__io_memory__operation(_dev, 7, mem_op, map_info, &v1256__ret_ex))
        SIM_LOG_ERROR(_dev->arri._obj[7], 0, "Uncaught DML exception");
        ex = v1256__ret_ex;
    }
    return ex;
}

static exception_type_t _DML_IFACE_arri__io_memory__operation__8(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t ex = 0;
    {
        exception_type_t v1257__ret_ex UNUSED  = 0;
        if (_DML_M_arri__io_memory__operation(_dev, 8, mem_op, map_info, &v1257__ret_ex))
        SIM_LOG_ERROR(_dev->arri._obj[8], 0, "Uncaught DML exception");
        ex = v1257__ret_ex;
    }
    return ex;
}

static exception_type_t _DML_IFACE_arri__io_memory__operation__9(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t ex = 0;
    {
        exception_type_t v1258__ret_ex UNUSED  = 0;
        if (_DML_M_arri__io_memory__operation(_dev, 9, mem_op, map_info, &v1258__ret_ex))
        SIM_LOG_ERROR(_dev->arri._obj[9], 0, "Uncaught DML exception");
        ex = v1258__ret_ex;
    }
    return ex;
}

static exception_type_t _DML_IFACE_arri__io_memory__operation__10(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t ex = 0;
    {
        exception_type_t v1259__ret_ex UNUSED  = 0;
        if (_DML_M_arri__io_memory__operation(_dev, 10, mem_op, map_info, &v1259__ret_ex))
        SIM_LOG_ERROR(_dev->arri._obj[10], 0, "Uncaught DML exception");
        ex = v1259__ret_ex;
    }
    return ex;
}

static exception_type_t _DML_IFACE_arri__io_memory__operation__11(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t ex = 0;
    {
        exception_type_t v1260__ret_ex UNUSED  = 0;
        if (_DML_M_arri__io_memory__operation(_dev, 11, mem_op, map_info, &v1260__ret_ex))
        SIM_LOG_ERROR(_dev->arri._obj[11], 0, "Uncaught DML exception");
        ex = v1260__ret_ex;
    }
    return ex;
}

static exception_type_t _DML_IFACE_arri__io_memory__operation__12(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t ex = 0;
    {
        exception_type_t v1261__ret_ex UNUSED  = 0;
        if (_DML_M_arri__io_memory__operation(_dev, 12, mem_op, map_info, &v1261__ret_ex))
        SIM_LOG_ERROR(_dev->arri._obj[12], 0, "Uncaught DML exception");
        ex = v1261__ret_ex;
    }
    return ex;
}

static exception_type_t _DML_IFACE_arri__io_memory__operation__13(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t ex = 0;
    {
        exception_type_t v1262__ret_ex UNUSED  = 0;
        if (_DML_M_arri__io_memory__operation(_dev, 13, mem_op, map_info, &v1262__ret_ex))
        SIM_LOG_ERROR(_dev->arri._obj[13], 0, "Uncaught DML exception");
        ex = v1262__ret_ex;
    }
    return ex;
}

static exception_type_t _DML_IFACE_arri__io_memory__operation__14(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t ex = 0;
    {
        exception_type_t v1263__ret_ex UNUSED  = 0;
        if (_DML_M_arri__io_memory__operation(_dev, 14, mem_op, map_info, &v1263__ret_ex))
        SIM_LOG_ERROR(_dev->arri._obj[14], 0, "Uncaught DML exception");
        ex = v1263__ret_ex;
    }
    return ex;
}

static exception_type_t _DML_IFACE_arri__io_memory__operation__15(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t ex = 0;
    {
        exception_type_t v1264__ret_ex UNUSED  = 0;
        if (_DML_M_arri__io_memory__operation(_dev, 15, mem_op, map_info, &v1264__ret_ex))
        SIM_LOG_ERROR(_dev->arri._obj[15], 0, "Uncaught DML exception");
        ex = v1264__ret_ex;
    }
    return ex;
}

static bool _DML_PIFACE_arri__register_view__big_endian_bitorder(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool big_endian = 0;
    {
        bool v1265__ret_big_endian UNUSED  = 0;
        if (_DML_M_arri__register_view__big_endian_bitorder(_dev, (_portobj->indices)[0], &v1265__ret_big_endian))
        SIM_LOG_ERROR(_dev->arri._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        big_endian = v1265__ret_big_endian;
    }
    return big_endian;
}

static char const *_DML_PIFACE_arri__register_view__description(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    char const *desc = NULL;
    {
        char const *v1266__ret_desc UNUSED  = NULL;
        if (_DML_M_arri__register_view__description(_dev, (_portobj->indices)[0], &v1266__ret_desc))
        SIM_LOG_ERROR(_dev->arri._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        desc = v1266__ret_desc;
    }
    return desc;
}

static uint64 _DML_PIFACE_arri__register_view__get_register_value(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint64 val = 0;
    {
        uint64 v1267__ret_val UNUSED  = 0;
        if (_DML_M_arri__register_view__get_register_value(_dev, (_portobj->indices)[0], reg, &v1267__ret_val))
        SIM_LOG_ERROR(_dev->arri._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        val = v1267__ret_val;
    }
    return val;
}

static uint32 _DML_PIFACE_arri__register_view__number_of_registers(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint32 num = 0;
    {
        uint32 v1268__ret_num UNUSED  = 0;
        if (_DML_M_arri__register_view__number_of_registers(_dev, (_portobj->indices)[0], &v1268__ret_num))
        SIM_LOG_ERROR(_dev->arri._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        num = v1268__ret_num;
    }
    return num;
}

static attr_value_t _DML_PIFACE_arri__register_view__register_info(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t info;
    memset((void *)&info, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1269__ret_info UNUSED ;
        memset((void *)&v1269__ret_info, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__register_view__register_info(_dev, (_portobj->indices)[0], reg, &v1269__ret_info))
        SIM_LOG_ERROR(_dev->arri._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        info = v1269__ret_info;
    }
    return info;
}

static void  _DML_PIFACE_arri__register_view__set_register_value(conf_object_t *_obj, uint32 reg, uint64 val)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_arri__register_view__set_register_value(_dev, (_portobj->indices)[0], reg, val))
    SIM_LOG_ERROR(_dev->arri._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
}

static bool _DML_IFACE_arri__register_view__big_endian_bitorder__0(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool big_endian = 0;
    {
        bool v1271__ret_big_endian UNUSED  = 0;
        if (_DML_M_arri__register_view__big_endian_bitorder(_dev, 0, &v1271__ret_big_endian))
        SIM_LOG_ERROR(_dev->arri._obj[0], 0, "Uncaught DML exception");
        big_endian = v1271__ret_big_endian;
    }
    return big_endian;
}

static char const *_DML_IFACE_arri__register_view__description__0(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *desc = NULL;
    {
        char const *v1272__ret_desc UNUSED  = NULL;
        if (_DML_M_arri__register_view__description(_dev, 0, &v1272__ret_desc))
        SIM_LOG_ERROR(_dev->arri._obj[0], 0, "Uncaught DML exception");
        desc = v1272__ret_desc;
    }
    return desc;
}

static uint64 _DML_IFACE_arri__register_view__get_register_value__0(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v1273__ret_val UNUSED  = 0;
        if (_DML_M_arri__register_view__get_register_value(_dev, 0, reg, &v1273__ret_val))
        SIM_LOG_ERROR(_dev->arri._obj[0], 0, "Uncaught DML exception");
        val = v1273__ret_val;
    }
    return val;
}

static uint32 _DML_IFACE_arri__register_view__number_of_registers__0(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 num = 0;
    {
        uint32 v1274__ret_num UNUSED  = 0;
        if (_DML_M_arri__register_view__number_of_registers(_dev, 0, &v1274__ret_num))
        SIM_LOG_ERROR(_dev->arri._obj[0], 0, "Uncaught DML exception");
        num = v1274__ret_num;
    }
    return num;
}

static attr_value_t _DML_IFACE_arri__register_view__register_info__0(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t info;
    memset((void *)&info, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1275__ret_info UNUSED ;
        memset((void *)&v1275__ret_info, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__register_view__register_info(_dev, 0, reg, &v1275__ret_info))
        SIM_LOG_ERROR(_dev->arri._obj[0], 0, "Uncaught DML exception");
        info = v1275__ret_info;
    }
    return info;
}

static void  _DML_IFACE_arri__register_view__set_register_value__0(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__register_view__set_register_value(_dev, 0, reg, val))
    SIM_LOG_ERROR(_dev->arri._obj[0], 0, "Uncaught DML exception");
}

static bool _DML_IFACE_arri__register_view__big_endian_bitorder__1(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool big_endian = 0;
    {
        bool v1277__ret_big_endian UNUSED  = 0;
        if (_DML_M_arri__register_view__big_endian_bitorder(_dev, 1, &v1277__ret_big_endian))
        SIM_LOG_ERROR(_dev->arri._obj[1], 0, "Uncaught DML exception");
        big_endian = v1277__ret_big_endian;
    }
    return big_endian;
}

static char const *_DML_IFACE_arri__register_view__description__1(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *desc = NULL;
    {
        char const *v1278__ret_desc UNUSED  = NULL;
        if (_DML_M_arri__register_view__description(_dev, 1, &v1278__ret_desc))
        SIM_LOG_ERROR(_dev->arri._obj[1], 0, "Uncaught DML exception");
        desc = v1278__ret_desc;
    }
    return desc;
}

static uint64 _DML_IFACE_arri__register_view__get_register_value__1(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v1279__ret_val UNUSED  = 0;
        if (_DML_M_arri__register_view__get_register_value(_dev, 1, reg, &v1279__ret_val))
        SIM_LOG_ERROR(_dev->arri._obj[1], 0, "Uncaught DML exception");
        val = v1279__ret_val;
    }
    return val;
}

static uint32 _DML_IFACE_arri__register_view__number_of_registers__1(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 num = 0;
    {
        uint32 v1280__ret_num UNUSED  = 0;
        if (_DML_M_arri__register_view__number_of_registers(_dev, 1, &v1280__ret_num))
        SIM_LOG_ERROR(_dev->arri._obj[1], 0, "Uncaught DML exception");
        num = v1280__ret_num;
    }
    return num;
}

static attr_value_t _DML_IFACE_arri__register_view__register_info__1(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t info;
    memset((void *)&info, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1281__ret_info UNUSED ;
        memset((void *)&v1281__ret_info, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__register_view__register_info(_dev, 1, reg, &v1281__ret_info))
        SIM_LOG_ERROR(_dev->arri._obj[1], 0, "Uncaught DML exception");
        info = v1281__ret_info;
    }
    return info;
}

static void  _DML_IFACE_arri__register_view__set_register_value__1(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__register_view__set_register_value(_dev, 1, reg, val))
    SIM_LOG_ERROR(_dev->arri._obj[1], 0, "Uncaught DML exception");
}

static bool _DML_IFACE_arri__register_view__big_endian_bitorder__2(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool big_endian = 0;
    {
        bool v1283__ret_big_endian UNUSED  = 0;
        if (_DML_M_arri__register_view__big_endian_bitorder(_dev, 2, &v1283__ret_big_endian))
        SIM_LOG_ERROR(_dev->arri._obj[2], 0, "Uncaught DML exception");
        big_endian = v1283__ret_big_endian;
    }
    return big_endian;
}

static char const *_DML_IFACE_arri__register_view__description__2(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *desc = NULL;
    {
        char const *v1284__ret_desc UNUSED  = NULL;
        if (_DML_M_arri__register_view__description(_dev, 2, &v1284__ret_desc))
        SIM_LOG_ERROR(_dev->arri._obj[2], 0, "Uncaught DML exception");
        desc = v1284__ret_desc;
    }
    return desc;
}

static uint64 _DML_IFACE_arri__register_view__get_register_value__2(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v1285__ret_val UNUSED  = 0;
        if (_DML_M_arri__register_view__get_register_value(_dev, 2, reg, &v1285__ret_val))
        SIM_LOG_ERROR(_dev->arri._obj[2], 0, "Uncaught DML exception");
        val = v1285__ret_val;
    }
    return val;
}

static uint32 _DML_IFACE_arri__register_view__number_of_registers__2(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 num = 0;
    {
        uint32 v1286__ret_num UNUSED  = 0;
        if (_DML_M_arri__register_view__number_of_registers(_dev, 2, &v1286__ret_num))
        SIM_LOG_ERROR(_dev->arri._obj[2], 0, "Uncaught DML exception");
        num = v1286__ret_num;
    }
    return num;
}

static attr_value_t _DML_IFACE_arri__register_view__register_info__2(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t info;
    memset((void *)&info, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1287__ret_info UNUSED ;
        memset((void *)&v1287__ret_info, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__register_view__register_info(_dev, 2, reg, &v1287__ret_info))
        SIM_LOG_ERROR(_dev->arri._obj[2], 0, "Uncaught DML exception");
        info = v1287__ret_info;
    }
    return info;
}

static void  _DML_IFACE_arri__register_view__set_register_value__2(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__register_view__set_register_value(_dev, 2, reg, val))
    SIM_LOG_ERROR(_dev->arri._obj[2], 0, "Uncaught DML exception");
}

static bool _DML_IFACE_arri__register_view__big_endian_bitorder__3(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool big_endian = 0;
    {
        bool v1289__ret_big_endian UNUSED  = 0;
        if (_DML_M_arri__register_view__big_endian_bitorder(_dev, 3, &v1289__ret_big_endian))
        SIM_LOG_ERROR(_dev->arri._obj[3], 0, "Uncaught DML exception");
        big_endian = v1289__ret_big_endian;
    }
    return big_endian;
}

static char const *_DML_IFACE_arri__register_view__description__3(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *desc = NULL;
    {
        char const *v1290__ret_desc UNUSED  = NULL;
        if (_DML_M_arri__register_view__description(_dev, 3, &v1290__ret_desc))
        SIM_LOG_ERROR(_dev->arri._obj[3], 0, "Uncaught DML exception");
        desc = v1290__ret_desc;
    }
    return desc;
}

static uint64 _DML_IFACE_arri__register_view__get_register_value__3(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v1291__ret_val UNUSED  = 0;
        if (_DML_M_arri__register_view__get_register_value(_dev, 3, reg, &v1291__ret_val))
        SIM_LOG_ERROR(_dev->arri._obj[3], 0, "Uncaught DML exception");
        val = v1291__ret_val;
    }
    return val;
}

static uint32 _DML_IFACE_arri__register_view__number_of_registers__3(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 num = 0;
    {
        uint32 v1292__ret_num UNUSED  = 0;
        if (_DML_M_arri__register_view__number_of_registers(_dev, 3, &v1292__ret_num))
        SIM_LOG_ERROR(_dev->arri._obj[3], 0, "Uncaught DML exception");
        num = v1292__ret_num;
    }
    return num;
}

static attr_value_t _DML_IFACE_arri__register_view__register_info__3(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t info;
    memset((void *)&info, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1293__ret_info UNUSED ;
        memset((void *)&v1293__ret_info, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__register_view__register_info(_dev, 3, reg, &v1293__ret_info))
        SIM_LOG_ERROR(_dev->arri._obj[3], 0, "Uncaught DML exception");
        info = v1293__ret_info;
    }
    return info;
}

static void  _DML_IFACE_arri__register_view__set_register_value__3(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__register_view__set_register_value(_dev, 3, reg, val))
    SIM_LOG_ERROR(_dev->arri._obj[3], 0, "Uncaught DML exception");
}

static bool _DML_IFACE_arri__register_view__big_endian_bitorder__4(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool big_endian = 0;
    {
        bool v1295__ret_big_endian UNUSED  = 0;
        if (_DML_M_arri__register_view__big_endian_bitorder(_dev, 4, &v1295__ret_big_endian))
        SIM_LOG_ERROR(_dev->arri._obj[4], 0, "Uncaught DML exception");
        big_endian = v1295__ret_big_endian;
    }
    return big_endian;
}

static char const *_DML_IFACE_arri__register_view__description__4(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *desc = NULL;
    {
        char const *v1296__ret_desc UNUSED  = NULL;
        if (_DML_M_arri__register_view__description(_dev, 4, &v1296__ret_desc))
        SIM_LOG_ERROR(_dev->arri._obj[4], 0, "Uncaught DML exception");
        desc = v1296__ret_desc;
    }
    return desc;
}

static uint64 _DML_IFACE_arri__register_view__get_register_value__4(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v1297__ret_val UNUSED  = 0;
        if (_DML_M_arri__register_view__get_register_value(_dev, 4, reg, &v1297__ret_val))
        SIM_LOG_ERROR(_dev->arri._obj[4], 0, "Uncaught DML exception");
        val = v1297__ret_val;
    }
    return val;
}

static uint32 _DML_IFACE_arri__register_view__number_of_registers__4(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 num = 0;
    {
        uint32 v1298__ret_num UNUSED  = 0;
        if (_DML_M_arri__register_view__number_of_registers(_dev, 4, &v1298__ret_num))
        SIM_LOG_ERROR(_dev->arri._obj[4], 0, "Uncaught DML exception");
        num = v1298__ret_num;
    }
    return num;
}

static attr_value_t _DML_IFACE_arri__register_view__register_info__4(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t info;
    memset((void *)&info, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1299__ret_info UNUSED ;
        memset((void *)&v1299__ret_info, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__register_view__register_info(_dev, 4, reg, &v1299__ret_info))
        SIM_LOG_ERROR(_dev->arri._obj[4], 0, "Uncaught DML exception");
        info = v1299__ret_info;
    }
    return info;
}

static void  _DML_IFACE_arri__register_view__set_register_value__4(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__register_view__set_register_value(_dev, 4, reg, val))
    SIM_LOG_ERROR(_dev->arri._obj[4], 0, "Uncaught DML exception");
}

static bool _DML_IFACE_arri__register_view__big_endian_bitorder__5(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool big_endian = 0;
    {
        bool v1301__ret_big_endian UNUSED  = 0;
        if (_DML_M_arri__register_view__big_endian_bitorder(_dev, 5, &v1301__ret_big_endian))
        SIM_LOG_ERROR(_dev->arri._obj[5], 0, "Uncaught DML exception");
        big_endian = v1301__ret_big_endian;
    }
    return big_endian;
}

static char const *_DML_IFACE_arri__register_view__description__5(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *desc = NULL;
    {
        char const *v1302__ret_desc UNUSED  = NULL;
        if (_DML_M_arri__register_view__description(_dev, 5, &v1302__ret_desc))
        SIM_LOG_ERROR(_dev->arri._obj[5], 0, "Uncaught DML exception");
        desc = v1302__ret_desc;
    }
    return desc;
}

static uint64 _DML_IFACE_arri__register_view__get_register_value__5(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v1303__ret_val UNUSED  = 0;
        if (_DML_M_arri__register_view__get_register_value(_dev, 5, reg, &v1303__ret_val))
        SIM_LOG_ERROR(_dev->arri._obj[5], 0, "Uncaught DML exception");
        val = v1303__ret_val;
    }
    return val;
}

static uint32 _DML_IFACE_arri__register_view__number_of_registers__5(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 num = 0;
    {
        uint32 v1304__ret_num UNUSED  = 0;
        if (_DML_M_arri__register_view__number_of_registers(_dev, 5, &v1304__ret_num))
        SIM_LOG_ERROR(_dev->arri._obj[5], 0, "Uncaught DML exception");
        num = v1304__ret_num;
    }
    return num;
}

static attr_value_t _DML_IFACE_arri__register_view__register_info__5(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t info;
    memset((void *)&info, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1305__ret_info UNUSED ;
        memset((void *)&v1305__ret_info, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__register_view__register_info(_dev, 5, reg, &v1305__ret_info))
        SIM_LOG_ERROR(_dev->arri._obj[5], 0, "Uncaught DML exception");
        info = v1305__ret_info;
    }
    return info;
}

static void  _DML_IFACE_arri__register_view__set_register_value__5(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__register_view__set_register_value(_dev, 5, reg, val))
    SIM_LOG_ERROR(_dev->arri._obj[5], 0, "Uncaught DML exception");
}

static bool _DML_IFACE_arri__register_view__big_endian_bitorder__6(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool big_endian = 0;
    {
        bool v1307__ret_big_endian UNUSED  = 0;
        if (_DML_M_arri__register_view__big_endian_bitorder(_dev, 6, &v1307__ret_big_endian))
        SIM_LOG_ERROR(_dev->arri._obj[6], 0, "Uncaught DML exception");
        big_endian = v1307__ret_big_endian;
    }
    return big_endian;
}

static char const *_DML_IFACE_arri__register_view__description__6(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *desc = NULL;
    {
        char const *v1308__ret_desc UNUSED  = NULL;
        if (_DML_M_arri__register_view__description(_dev, 6, &v1308__ret_desc))
        SIM_LOG_ERROR(_dev->arri._obj[6], 0, "Uncaught DML exception");
        desc = v1308__ret_desc;
    }
    return desc;
}

static uint64 _DML_IFACE_arri__register_view__get_register_value__6(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v1309__ret_val UNUSED  = 0;
        if (_DML_M_arri__register_view__get_register_value(_dev, 6, reg, &v1309__ret_val))
        SIM_LOG_ERROR(_dev->arri._obj[6], 0, "Uncaught DML exception");
        val = v1309__ret_val;
    }
    return val;
}

static uint32 _DML_IFACE_arri__register_view__number_of_registers__6(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 num = 0;
    {
        uint32 v1310__ret_num UNUSED  = 0;
        if (_DML_M_arri__register_view__number_of_registers(_dev, 6, &v1310__ret_num))
        SIM_LOG_ERROR(_dev->arri._obj[6], 0, "Uncaught DML exception");
        num = v1310__ret_num;
    }
    return num;
}

static attr_value_t _DML_IFACE_arri__register_view__register_info__6(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t info;
    memset((void *)&info, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1311__ret_info UNUSED ;
        memset((void *)&v1311__ret_info, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__register_view__register_info(_dev, 6, reg, &v1311__ret_info))
        SIM_LOG_ERROR(_dev->arri._obj[6], 0, "Uncaught DML exception");
        info = v1311__ret_info;
    }
    return info;
}

static void  _DML_IFACE_arri__register_view__set_register_value__6(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__register_view__set_register_value(_dev, 6, reg, val))
    SIM_LOG_ERROR(_dev->arri._obj[6], 0, "Uncaught DML exception");
}

static bool _DML_IFACE_arri__register_view__big_endian_bitorder__7(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool big_endian = 0;
    {
        bool v1313__ret_big_endian UNUSED  = 0;
        if (_DML_M_arri__register_view__big_endian_bitorder(_dev, 7, &v1313__ret_big_endian))
        SIM_LOG_ERROR(_dev->arri._obj[7], 0, "Uncaught DML exception");
        big_endian = v1313__ret_big_endian;
    }
    return big_endian;
}

static char const *_DML_IFACE_arri__register_view__description__7(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *desc = NULL;
    {
        char const *v1314__ret_desc UNUSED  = NULL;
        if (_DML_M_arri__register_view__description(_dev, 7, &v1314__ret_desc))
        SIM_LOG_ERROR(_dev->arri._obj[7], 0, "Uncaught DML exception");
        desc = v1314__ret_desc;
    }
    return desc;
}

static uint64 _DML_IFACE_arri__register_view__get_register_value__7(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v1315__ret_val UNUSED  = 0;
        if (_DML_M_arri__register_view__get_register_value(_dev, 7, reg, &v1315__ret_val))
        SIM_LOG_ERROR(_dev->arri._obj[7], 0, "Uncaught DML exception");
        val = v1315__ret_val;
    }
    return val;
}

static uint32 _DML_IFACE_arri__register_view__number_of_registers__7(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 num = 0;
    {
        uint32 v1316__ret_num UNUSED  = 0;
        if (_DML_M_arri__register_view__number_of_registers(_dev, 7, &v1316__ret_num))
        SIM_LOG_ERROR(_dev->arri._obj[7], 0, "Uncaught DML exception");
        num = v1316__ret_num;
    }
    return num;
}

static attr_value_t _DML_IFACE_arri__register_view__register_info__7(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t info;
    memset((void *)&info, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1317__ret_info UNUSED ;
        memset((void *)&v1317__ret_info, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__register_view__register_info(_dev, 7, reg, &v1317__ret_info))
        SIM_LOG_ERROR(_dev->arri._obj[7], 0, "Uncaught DML exception");
        info = v1317__ret_info;
    }
    return info;
}

static void  _DML_IFACE_arri__register_view__set_register_value__7(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__register_view__set_register_value(_dev, 7, reg, val))
    SIM_LOG_ERROR(_dev->arri._obj[7], 0, "Uncaught DML exception");
}

static bool _DML_IFACE_arri__register_view__big_endian_bitorder__8(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool big_endian = 0;
    {
        bool v1319__ret_big_endian UNUSED  = 0;
        if (_DML_M_arri__register_view__big_endian_bitorder(_dev, 8, &v1319__ret_big_endian))
        SIM_LOG_ERROR(_dev->arri._obj[8], 0, "Uncaught DML exception");
        big_endian = v1319__ret_big_endian;
    }
    return big_endian;
}

static char const *_DML_IFACE_arri__register_view__description__8(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *desc = NULL;
    {
        char const *v1320__ret_desc UNUSED  = NULL;
        if (_DML_M_arri__register_view__description(_dev, 8, &v1320__ret_desc))
        SIM_LOG_ERROR(_dev->arri._obj[8], 0, "Uncaught DML exception");
        desc = v1320__ret_desc;
    }
    return desc;
}

static uint64 _DML_IFACE_arri__register_view__get_register_value__8(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v1321__ret_val UNUSED  = 0;
        if (_DML_M_arri__register_view__get_register_value(_dev, 8, reg, &v1321__ret_val))
        SIM_LOG_ERROR(_dev->arri._obj[8], 0, "Uncaught DML exception");
        val = v1321__ret_val;
    }
    return val;
}

static uint32 _DML_IFACE_arri__register_view__number_of_registers__8(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 num = 0;
    {
        uint32 v1322__ret_num UNUSED  = 0;
        if (_DML_M_arri__register_view__number_of_registers(_dev, 8, &v1322__ret_num))
        SIM_LOG_ERROR(_dev->arri._obj[8], 0, "Uncaught DML exception");
        num = v1322__ret_num;
    }
    return num;
}

static attr_value_t _DML_IFACE_arri__register_view__register_info__8(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t info;
    memset((void *)&info, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1323__ret_info UNUSED ;
        memset((void *)&v1323__ret_info, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__register_view__register_info(_dev, 8, reg, &v1323__ret_info))
        SIM_LOG_ERROR(_dev->arri._obj[8], 0, "Uncaught DML exception");
        info = v1323__ret_info;
    }
    return info;
}

static void  _DML_IFACE_arri__register_view__set_register_value__8(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__register_view__set_register_value(_dev, 8, reg, val))
    SIM_LOG_ERROR(_dev->arri._obj[8], 0, "Uncaught DML exception");
}

static bool _DML_IFACE_arri__register_view__big_endian_bitorder__9(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool big_endian = 0;
    {
        bool v1325__ret_big_endian UNUSED  = 0;
        if (_DML_M_arri__register_view__big_endian_bitorder(_dev, 9, &v1325__ret_big_endian))
        SIM_LOG_ERROR(_dev->arri._obj[9], 0, "Uncaught DML exception");
        big_endian = v1325__ret_big_endian;
    }
    return big_endian;
}

static char const *_DML_IFACE_arri__register_view__description__9(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *desc = NULL;
    {
        char const *v1326__ret_desc UNUSED  = NULL;
        if (_DML_M_arri__register_view__description(_dev, 9, &v1326__ret_desc))
        SIM_LOG_ERROR(_dev->arri._obj[9], 0, "Uncaught DML exception");
        desc = v1326__ret_desc;
    }
    return desc;
}

static uint64 _DML_IFACE_arri__register_view__get_register_value__9(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v1327__ret_val UNUSED  = 0;
        if (_DML_M_arri__register_view__get_register_value(_dev, 9, reg, &v1327__ret_val))
        SIM_LOG_ERROR(_dev->arri._obj[9], 0, "Uncaught DML exception");
        val = v1327__ret_val;
    }
    return val;
}

static uint32 _DML_IFACE_arri__register_view__number_of_registers__9(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 num = 0;
    {
        uint32 v1328__ret_num UNUSED  = 0;
        if (_DML_M_arri__register_view__number_of_registers(_dev, 9, &v1328__ret_num))
        SIM_LOG_ERROR(_dev->arri._obj[9], 0, "Uncaught DML exception");
        num = v1328__ret_num;
    }
    return num;
}

static attr_value_t _DML_IFACE_arri__register_view__register_info__9(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t info;
    memset((void *)&info, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1329__ret_info UNUSED ;
        memset((void *)&v1329__ret_info, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__register_view__register_info(_dev, 9, reg, &v1329__ret_info))
        SIM_LOG_ERROR(_dev->arri._obj[9], 0, "Uncaught DML exception");
        info = v1329__ret_info;
    }
    return info;
}

static void  _DML_IFACE_arri__register_view__set_register_value__9(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__register_view__set_register_value(_dev, 9, reg, val))
    SIM_LOG_ERROR(_dev->arri._obj[9], 0, "Uncaught DML exception");
}

static bool _DML_IFACE_arri__register_view__big_endian_bitorder__10(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool big_endian = 0;
    {
        bool v1331__ret_big_endian UNUSED  = 0;
        if (_DML_M_arri__register_view__big_endian_bitorder(_dev, 10, &v1331__ret_big_endian))
        SIM_LOG_ERROR(_dev->arri._obj[10], 0, "Uncaught DML exception");
        big_endian = v1331__ret_big_endian;
    }
    return big_endian;
}

static char const *_DML_IFACE_arri__register_view__description__10(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *desc = NULL;
    {
        char const *v1332__ret_desc UNUSED  = NULL;
        if (_DML_M_arri__register_view__description(_dev, 10, &v1332__ret_desc))
        SIM_LOG_ERROR(_dev->arri._obj[10], 0, "Uncaught DML exception");
        desc = v1332__ret_desc;
    }
    return desc;
}

static uint64 _DML_IFACE_arri__register_view__get_register_value__10(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v1333__ret_val UNUSED  = 0;
        if (_DML_M_arri__register_view__get_register_value(_dev, 10, reg, &v1333__ret_val))
        SIM_LOG_ERROR(_dev->arri._obj[10], 0, "Uncaught DML exception");
        val = v1333__ret_val;
    }
    return val;
}

static uint32 _DML_IFACE_arri__register_view__number_of_registers__10(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 num = 0;
    {
        uint32 v1334__ret_num UNUSED  = 0;
        if (_DML_M_arri__register_view__number_of_registers(_dev, 10, &v1334__ret_num))
        SIM_LOG_ERROR(_dev->arri._obj[10], 0, "Uncaught DML exception");
        num = v1334__ret_num;
    }
    return num;
}

static attr_value_t _DML_IFACE_arri__register_view__register_info__10(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t info;
    memset((void *)&info, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1335__ret_info UNUSED ;
        memset((void *)&v1335__ret_info, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__register_view__register_info(_dev, 10, reg, &v1335__ret_info))
        SIM_LOG_ERROR(_dev->arri._obj[10], 0, "Uncaught DML exception");
        info = v1335__ret_info;
    }
    return info;
}

static void  _DML_IFACE_arri__register_view__set_register_value__10(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__register_view__set_register_value(_dev, 10, reg, val))
    SIM_LOG_ERROR(_dev->arri._obj[10], 0, "Uncaught DML exception");
}

static bool _DML_IFACE_arri__register_view__big_endian_bitorder__11(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool big_endian = 0;
    {
        bool v1337__ret_big_endian UNUSED  = 0;
        if (_DML_M_arri__register_view__big_endian_bitorder(_dev, 11, &v1337__ret_big_endian))
        SIM_LOG_ERROR(_dev->arri._obj[11], 0, "Uncaught DML exception");
        big_endian = v1337__ret_big_endian;
    }
    return big_endian;
}

static char const *_DML_IFACE_arri__register_view__description__11(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *desc = NULL;
    {
        char const *v1338__ret_desc UNUSED  = NULL;
        if (_DML_M_arri__register_view__description(_dev, 11, &v1338__ret_desc))
        SIM_LOG_ERROR(_dev->arri._obj[11], 0, "Uncaught DML exception");
        desc = v1338__ret_desc;
    }
    return desc;
}

static uint64 _DML_IFACE_arri__register_view__get_register_value__11(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v1339__ret_val UNUSED  = 0;
        if (_DML_M_arri__register_view__get_register_value(_dev, 11, reg, &v1339__ret_val))
        SIM_LOG_ERROR(_dev->arri._obj[11], 0, "Uncaught DML exception");
        val = v1339__ret_val;
    }
    return val;
}

static uint32 _DML_IFACE_arri__register_view__number_of_registers__11(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 num = 0;
    {
        uint32 v1340__ret_num UNUSED  = 0;
        if (_DML_M_arri__register_view__number_of_registers(_dev, 11, &v1340__ret_num))
        SIM_LOG_ERROR(_dev->arri._obj[11], 0, "Uncaught DML exception");
        num = v1340__ret_num;
    }
    return num;
}

static attr_value_t _DML_IFACE_arri__register_view__register_info__11(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t info;
    memset((void *)&info, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1341__ret_info UNUSED ;
        memset((void *)&v1341__ret_info, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__register_view__register_info(_dev, 11, reg, &v1341__ret_info))
        SIM_LOG_ERROR(_dev->arri._obj[11], 0, "Uncaught DML exception");
        info = v1341__ret_info;
    }
    return info;
}

static void  _DML_IFACE_arri__register_view__set_register_value__11(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__register_view__set_register_value(_dev, 11, reg, val))
    SIM_LOG_ERROR(_dev->arri._obj[11], 0, "Uncaught DML exception");
}

static bool _DML_IFACE_arri__register_view__big_endian_bitorder__12(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool big_endian = 0;
    {
        bool v1343__ret_big_endian UNUSED  = 0;
        if (_DML_M_arri__register_view__big_endian_bitorder(_dev, 12, &v1343__ret_big_endian))
        SIM_LOG_ERROR(_dev->arri._obj[12], 0, "Uncaught DML exception");
        big_endian = v1343__ret_big_endian;
    }
    return big_endian;
}

static char const *_DML_IFACE_arri__register_view__description__12(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *desc = NULL;
    {
        char const *v1344__ret_desc UNUSED  = NULL;
        if (_DML_M_arri__register_view__description(_dev, 12, &v1344__ret_desc))
        SIM_LOG_ERROR(_dev->arri._obj[12], 0, "Uncaught DML exception");
        desc = v1344__ret_desc;
    }
    return desc;
}

static uint64 _DML_IFACE_arri__register_view__get_register_value__12(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v1345__ret_val UNUSED  = 0;
        if (_DML_M_arri__register_view__get_register_value(_dev, 12, reg, &v1345__ret_val))
        SIM_LOG_ERROR(_dev->arri._obj[12], 0, "Uncaught DML exception");
        val = v1345__ret_val;
    }
    return val;
}

static uint32 _DML_IFACE_arri__register_view__number_of_registers__12(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 num = 0;
    {
        uint32 v1346__ret_num UNUSED  = 0;
        if (_DML_M_arri__register_view__number_of_registers(_dev, 12, &v1346__ret_num))
        SIM_LOG_ERROR(_dev->arri._obj[12], 0, "Uncaught DML exception");
        num = v1346__ret_num;
    }
    return num;
}

static attr_value_t _DML_IFACE_arri__register_view__register_info__12(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t info;
    memset((void *)&info, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1347__ret_info UNUSED ;
        memset((void *)&v1347__ret_info, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__register_view__register_info(_dev, 12, reg, &v1347__ret_info))
        SIM_LOG_ERROR(_dev->arri._obj[12], 0, "Uncaught DML exception");
        info = v1347__ret_info;
    }
    return info;
}

static void  _DML_IFACE_arri__register_view__set_register_value__12(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__register_view__set_register_value(_dev, 12, reg, val))
    SIM_LOG_ERROR(_dev->arri._obj[12], 0, "Uncaught DML exception");
}

static bool _DML_IFACE_arri__register_view__big_endian_bitorder__13(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool big_endian = 0;
    {
        bool v1349__ret_big_endian UNUSED  = 0;
        if (_DML_M_arri__register_view__big_endian_bitorder(_dev, 13, &v1349__ret_big_endian))
        SIM_LOG_ERROR(_dev->arri._obj[13], 0, "Uncaught DML exception");
        big_endian = v1349__ret_big_endian;
    }
    return big_endian;
}

static char const *_DML_IFACE_arri__register_view__description__13(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *desc = NULL;
    {
        char const *v1350__ret_desc UNUSED  = NULL;
        if (_DML_M_arri__register_view__description(_dev, 13, &v1350__ret_desc))
        SIM_LOG_ERROR(_dev->arri._obj[13], 0, "Uncaught DML exception");
        desc = v1350__ret_desc;
    }
    return desc;
}

static uint64 _DML_IFACE_arri__register_view__get_register_value__13(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v1351__ret_val UNUSED  = 0;
        if (_DML_M_arri__register_view__get_register_value(_dev, 13, reg, &v1351__ret_val))
        SIM_LOG_ERROR(_dev->arri._obj[13], 0, "Uncaught DML exception");
        val = v1351__ret_val;
    }
    return val;
}

static uint32 _DML_IFACE_arri__register_view__number_of_registers__13(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 num = 0;
    {
        uint32 v1352__ret_num UNUSED  = 0;
        if (_DML_M_arri__register_view__number_of_registers(_dev, 13, &v1352__ret_num))
        SIM_LOG_ERROR(_dev->arri._obj[13], 0, "Uncaught DML exception");
        num = v1352__ret_num;
    }
    return num;
}

static attr_value_t _DML_IFACE_arri__register_view__register_info__13(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t info;
    memset((void *)&info, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1353__ret_info UNUSED ;
        memset((void *)&v1353__ret_info, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__register_view__register_info(_dev, 13, reg, &v1353__ret_info))
        SIM_LOG_ERROR(_dev->arri._obj[13], 0, "Uncaught DML exception");
        info = v1353__ret_info;
    }
    return info;
}

static void  _DML_IFACE_arri__register_view__set_register_value__13(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__register_view__set_register_value(_dev, 13, reg, val))
    SIM_LOG_ERROR(_dev->arri._obj[13], 0, "Uncaught DML exception");
}

static bool _DML_IFACE_arri__register_view__big_endian_bitorder__14(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool big_endian = 0;
    {
        bool v1355__ret_big_endian UNUSED  = 0;
        if (_DML_M_arri__register_view__big_endian_bitorder(_dev, 14, &v1355__ret_big_endian))
        SIM_LOG_ERROR(_dev->arri._obj[14], 0, "Uncaught DML exception");
        big_endian = v1355__ret_big_endian;
    }
    return big_endian;
}

static char const *_DML_IFACE_arri__register_view__description__14(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *desc = NULL;
    {
        char const *v1356__ret_desc UNUSED  = NULL;
        if (_DML_M_arri__register_view__description(_dev, 14, &v1356__ret_desc))
        SIM_LOG_ERROR(_dev->arri._obj[14], 0, "Uncaught DML exception");
        desc = v1356__ret_desc;
    }
    return desc;
}

static uint64 _DML_IFACE_arri__register_view__get_register_value__14(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v1357__ret_val UNUSED  = 0;
        if (_DML_M_arri__register_view__get_register_value(_dev, 14, reg, &v1357__ret_val))
        SIM_LOG_ERROR(_dev->arri._obj[14], 0, "Uncaught DML exception");
        val = v1357__ret_val;
    }
    return val;
}

static uint32 _DML_IFACE_arri__register_view__number_of_registers__14(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 num = 0;
    {
        uint32 v1358__ret_num UNUSED  = 0;
        if (_DML_M_arri__register_view__number_of_registers(_dev, 14, &v1358__ret_num))
        SIM_LOG_ERROR(_dev->arri._obj[14], 0, "Uncaught DML exception");
        num = v1358__ret_num;
    }
    return num;
}

static attr_value_t _DML_IFACE_arri__register_view__register_info__14(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t info;
    memset((void *)&info, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1359__ret_info UNUSED ;
        memset((void *)&v1359__ret_info, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__register_view__register_info(_dev, 14, reg, &v1359__ret_info))
        SIM_LOG_ERROR(_dev->arri._obj[14], 0, "Uncaught DML exception");
        info = v1359__ret_info;
    }
    return info;
}

static void  _DML_IFACE_arri__register_view__set_register_value__14(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__register_view__set_register_value(_dev, 14, reg, val))
    SIM_LOG_ERROR(_dev->arri._obj[14], 0, "Uncaught DML exception");
}

static bool _DML_IFACE_arri__register_view__big_endian_bitorder__15(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool big_endian = 0;
    {
        bool v1361__ret_big_endian UNUSED  = 0;
        if (_DML_M_arri__register_view__big_endian_bitorder(_dev, 15, &v1361__ret_big_endian))
        SIM_LOG_ERROR(_dev->arri._obj[15], 0, "Uncaught DML exception");
        big_endian = v1361__ret_big_endian;
    }
    return big_endian;
}

static char const *_DML_IFACE_arri__register_view__description__15(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *desc = NULL;
    {
        char const *v1362__ret_desc UNUSED  = NULL;
        if (_DML_M_arri__register_view__description(_dev, 15, &v1362__ret_desc))
        SIM_LOG_ERROR(_dev->arri._obj[15], 0, "Uncaught DML exception");
        desc = v1362__ret_desc;
    }
    return desc;
}

static uint64 _DML_IFACE_arri__register_view__get_register_value__15(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v1363__ret_val UNUSED  = 0;
        if (_DML_M_arri__register_view__get_register_value(_dev, 15, reg, &v1363__ret_val))
        SIM_LOG_ERROR(_dev->arri._obj[15], 0, "Uncaught DML exception");
        val = v1363__ret_val;
    }
    return val;
}

static uint32 _DML_IFACE_arri__register_view__number_of_registers__15(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 num = 0;
    {
        uint32 v1364__ret_num UNUSED  = 0;
        if (_DML_M_arri__register_view__number_of_registers(_dev, 15, &v1364__ret_num))
        SIM_LOG_ERROR(_dev->arri._obj[15], 0, "Uncaught DML exception");
        num = v1364__ret_num;
    }
    return num;
}

static attr_value_t _DML_IFACE_arri__register_view__register_info__15(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t info;
    memset((void *)&info, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1365__ret_info UNUSED ;
        memset((void *)&v1365__ret_info, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__register_view__register_info(_dev, 15, reg, &v1365__ret_info))
        SIM_LOG_ERROR(_dev->arri._obj[15], 0, "Uncaught DML exception");
        info = v1365__ret_info;
    }
    return info;
}

static void  _DML_IFACE_arri__register_view__set_register_value__15(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_arri__register_view__set_register_value(_dev, 15, reg, val))
    SIM_LOG_ERROR(_dev->arri._obj[15], 0, "Uncaught DML exception");
}

static attr_value_t _DML_PIFACE_arri__register_view_catalog__register_names(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1367__ret_ret UNUSED ;
        memset((void *)&v1367__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__register_view_catalog__register_names(_dev, (_portobj->indices)[0], &v1367__ret_ret))
        SIM_LOG_ERROR(_dev->arri._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        ret = v1367__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_PIFACE_arri__register_view_catalog__register_offsets(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1368__ret_ret UNUSED ;
        memset((void *)&v1368__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__register_view_catalog__register_offsets(_dev, (_portobj->indices)[0], &v1368__ret_ret))
        SIM_LOG_ERROR(_dev->arri._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        ret = v1368__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_arri__register_view_catalog__register_names__0(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1369__ret_ret UNUSED ;
        memset((void *)&v1369__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__register_view_catalog__register_names(_dev, 0, &v1369__ret_ret))
        SIM_LOG_ERROR(_dev->arri._obj[0], 0, "Uncaught DML exception");
        ret = v1369__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_arri__register_view_catalog__register_offsets__0(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1370__ret_ret UNUSED ;
        memset((void *)&v1370__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__register_view_catalog__register_offsets(_dev, 0, &v1370__ret_ret))
        SIM_LOG_ERROR(_dev->arri._obj[0], 0, "Uncaught DML exception");
        ret = v1370__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_arri__register_view_catalog__register_names__1(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1371__ret_ret UNUSED ;
        memset((void *)&v1371__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__register_view_catalog__register_names(_dev, 1, &v1371__ret_ret))
        SIM_LOG_ERROR(_dev->arri._obj[1], 0, "Uncaught DML exception");
        ret = v1371__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_arri__register_view_catalog__register_offsets__1(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1372__ret_ret UNUSED ;
        memset((void *)&v1372__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__register_view_catalog__register_offsets(_dev, 1, &v1372__ret_ret))
        SIM_LOG_ERROR(_dev->arri._obj[1], 0, "Uncaught DML exception");
        ret = v1372__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_arri__register_view_catalog__register_names__2(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1373__ret_ret UNUSED ;
        memset((void *)&v1373__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__register_view_catalog__register_names(_dev, 2, &v1373__ret_ret))
        SIM_LOG_ERROR(_dev->arri._obj[2], 0, "Uncaught DML exception");
        ret = v1373__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_arri__register_view_catalog__register_offsets__2(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1374__ret_ret UNUSED ;
        memset((void *)&v1374__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__register_view_catalog__register_offsets(_dev, 2, &v1374__ret_ret))
        SIM_LOG_ERROR(_dev->arri._obj[2], 0, "Uncaught DML exception");
        ret = v1374__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_arri__register_view_catalog__register_names__3(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1375__ret_ret UNUSED ;
        memset((void *)&v1375__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__register_view_catalog__register_names(_dev, 3, &v1375__ret_ret))
        SIM_LOG_ERROR(_dev->arri._obj[3], 0, "Uncaught DML exception");
        ret = v1375__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_arri__register_view_catalog__register_offsets__3(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1376__ret_ret UNUSED ;
        memset((void *)&v1376__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__register_view_catalog__register_offsets(_dev, 3, &v1376__ret_ret))
        SIM_LOG_ERROR(_dev->arri._obj[3], 0, "Uncaught DML exception");
        ret = v1376__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_arri__register_view_catalog__register_names__4(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1377__ret_ret UNUSED ;
        memset((void *)&v1377__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__register_view_catalog__register_names(_dev, 4, &v1377__ret_ret))
        SIM_LOG_ERROR(_dev->arri._obj[4], 0, "Uncaught DML exception");
        ret = v1377__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_arri__register_view_catalog__register_offsets__4(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1378__ret_ret UNUSED ;
        memset((void *)&v1378__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__register_view_catalog__register_offsets(_dev, 4, &v1378__ret_ret))
        SIM_LOG_ERROR(_dev->arri._obj[4], 0, "Uncaught DML exception");
        ret = v1378__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_arri__register_view_catalog__register_names__5(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1379__ret_ret UNUSED ;
        memset((void *)&v1379__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__register_view_catalog__register_names(_dev, 5, &v1379__ret_ret))
        SIM_LOG_ERROR(_dev->arri._obj[5], 0, "Uncaught DML exception");
        ret = v1379__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_arri__register_view_catalog__register_offsets__5(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1380__ret_ret UNUSED ;
        memset((void *)&v1380__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__register_view_catalog__register_offsets(_dev, 5, &v1380__ret_ret))
        SIM_LOG_ERROR(_dev->arri._obj[5], 0, "Uncaught DML exception");
        ret = v1380__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_arri__register_view_catalog__register_names__6(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1381__ret_ret UNUSED ;
        memset((void *)&v1381__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__register_view_catalog__register_names(_dev, 6, &v1381__ret_ret))
        SIM_LOG_ERROR(_dev->arri._obj[6], 0, "Uncaught DML exception");
        ret = v1381__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_arri__register_view_catalog__register_offsets__6(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1382__ret_ret UNUSED ;
        memset((void *)&v1382__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__register_view_catalog__register_offsets(_dev, 6, &v1382__ret_ret))
        SIM_LOG_ERROR(_dev->arri._obj[6], 0, "Uncaught DML exception");
        ret = v1382__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_arri__register_view_catalog__register_names__7(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1383__ret_ret UNUSED ;
        memset((void *)&v1383__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__register_view_catalog__register_names(_dev, 7, &v1383__ret_ret))
        SIM_LOG_ERROR(_dev->arri._obj[7], 0, "Uncaught DML exception");
        ret = v1383__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_arri__register_view_catalog__register_offsets__7(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1384__ret_ret UNUSED ;
        memset((void *)&v1384__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__register_view_catalog__register_offsets(_dev, 7, &v1384__ret_ret))
        SIM_LOG_ERROR(_dev->arri._obj[7], 0, "Uncaught DML exception");
        ret = v1384__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_arri__register_view_catalog__register_names__8(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1385__ret_ret UNUSED ;
        memset((void *)&v1385__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__register_view_catalog__register_names(_dev, 8, &v1385__ret_ret))
        SIM_LOG_ERROR(_dev->arri._obj[8], 0, "Uncaught DML exception");
        ret = v1385__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_arri__register_view_catalog__register_offsets__8(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1386__ret_ret UNUSED ;
        memset((void *)&v1386__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__register_view_catalog__register_offsets(_dev, 8, &v1386__ret_ret))
        SIM_LOG_ERROR(_dev->arri._obj[8], 0, "Uncaught DML exception");
        ret = v1386__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_arri__register_view_catalog__register_names__9(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1387__ret_ret UNUSED ;
        memset((void *)&v1387__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__register_view_catalog__register_names(_dev, 9, &v1387__ret_ret))
        SIM_LOG_ERROR(_dev->arri._obj[9], 0, "Uncaught DML exception");
        ret = v1387__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_arri__register_view_catalog__register_offsets__9(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1388__ret_ret UNUSED ;
        memset((void *)&v1388__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__register_view_catalog__register_offsets(_dev, 9, &v1388__ret_ret))
        SIM_LOG_ERROR(_dev->arri._obj[9], 0, "Uncaught DML exception");
        ret = v1388__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_arri__register_view_catalog__register_names__10(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1389__ret_ret UNUSED ;
        memset((void *)&v1389__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__register_view_catalog__register_names(_dev, 10, &v1389__ret_ret))
        SIM_LOG_ERROR(_dev->arri._obj[10], 0, "Uncaught DML exception");
        ret = v1389__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_arri__register_view_catalog__register_offsets__10(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1390__ret_ret UNUSED ;
        memset((void *)&v1390__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__register_view_catalog__register_offsets(_dev, 10, &v1390__ret_ret))
        SIM_LOG_ERROR(_dev->arri._obj[10], 0, "Uncaught DML exception");
        ret = v1390__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_arri__register_view_catalog__register_names__11(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1391__ret_ret UNUSED ;
        memset((void *)&v1391__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__register_view_catalog__register_names(_dev, 11, &v1391__ret_ret))
        SIM_LOG_ERROR(_dev->arri._obj[11], 0, "Uncaught DML exception");
        ret = v1391__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_arri__register_view_catalog__register_offsets__11(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1392__ret_ret UNUSED ;
        memset((void *)&v1392__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__register_view_catalog__register_offsets(_dev, 11, &v1392__ret_ret))
        SIM_LOG_ERROR(_dev->arri._obj[11], 0, "Uncaught DML exception");
        ret = v1392__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_arri__register_view_catalog__register_names__12(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1393__ret_ret UNUSED ;
        memset((void *)&v1393__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__register_view_catalog__register_names(_dev, 12, &v1393__ret_ret))
        SIM_LOG_ERROR(_dev->arri._obj[12], 0, "Uncaught DML exception");
        ret = v1393__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_arri__register_view_catalog__register_offsets__12(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1394__ret_ret UNUSED ;
        memset((void *)&v1394__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__register_view_catalog__register_offsets(_dev, 12, &v1394__ret_ret))
        SIM_LOG_ERROR(_dev->arri._obj[12], 0, "Uncaught DML exception");
        ret = v1394__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_arri__register_view_catalog__register_names__13(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1395__ret_ret UNUSED ;
        memset((void *)&v1395__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__register_view_catalog__register_names(_dev, 13, &v1395__ret_ret))
        SIM_LOG_ERROR(_dev->arri._obj[13], 0, "Uncaught DML exception");
        ret = v1395__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_arri__register_view_catalog__register_offsets__13(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1396__ret_ret UNUSED ;
        memset((void *)&v1396__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__register_view_catalog__register_offsets(_dev, 13, &v1396__ret_ret))
        SIM_LOG_ERROR(_dev->arri._obj[13], 0, "Uncaught DML exception");
        ret = v1396__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_arri__register_view_catalog__register_names__14(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1397__ret_ret UNUSED ;
        memset((void *)&v1397__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__register_view_catalog__register_names(_dev, 14, &v1397__ret_ret))
        SIM_LOG_ERROR(_dev->arri._obj[14], 0, "Uncaught DML exception");
        ret = v1397__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_arri__register_view_catalog__register_offsets__14(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1398__ret_ret UNUSED ;
        memset((void *)&v1398__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__register_view_catalog__register_offsets(_dev, 14, &v1398__ret_ret))
        SIM_LOG_ERROR(_dev->arri._obj[14], 0, "Uncaught DML exception");
        ret = v1398__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_arri__register_view_catalog__register_names__15(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1399__ret_ret UNUSED ;
        memset((void *)&v1399__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__register_view_catalog__register_names(_dev, 15, &v1399__ret_ret))
        SIM_LOG_ERROR(_dev->arri._obj[15], 0, "Uncaught DML exception");
        ret = v1399__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_arri__register_view_catalog__register_offsets__15(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1400__ret_ret UNUSED ;
        memset((void *)&v1400__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_arri__register_view_catalog__register_offsets(_dev, 15, &v1400__ret_ret))
        SIM_LOG_ERROR(_dev->arri._obj[15], 0, "Uncaught DML exception");
        ret = v1400__ret_ret;
    }
    return ret;
}

static void  _DML_PIFACE_b__bank_instrumentation_subscribe__disable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_b__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, connection))
    SIM_LOG_ERROR(_dev->b._obj, 0, "Uncaught DML exception");
}

static void  _DML_PIFACE_b__bank_instrumentation_subscribe__enable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_b__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, connection))
    SIM_LOG_ERROR(_dev->b._obj, 0, "Uncaught DML exception");
}

static bank_callback_handle_t _DML_PIFACE_b__bank_instrumentation_subscribe__register_after_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1403__ret_handle UNUSED  = 0;
        if (_DML_M_b__bank_instrumentation_subscribe__register_after_read(_dev, connection, offset, size, after_read, user_data, &v1403__ret_handle))
        SIM_LOG_ERROR(_dev->b._obj, 0, "Uncaught DML exception");
        handle = v1403__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_PIFACE_b__bank_instrumentation_subscribe__register_after_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1404__ret_handle UNUSED  = 0;
        if (_DML_M_b__bank_instrumentation_subscribe__register_after_write(_dev, connection, offset, size, after_write, user_data, &v1404__ret_handle))
        SIM_LOG_ERROR(_dev->b._obj, 0, "Uncaught DML exception");
        handle = v1404__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_PIFACE_b__bank_instrumentation_subscribe__register_before_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1405__ret_handle UNUSED  = 0;
        if (_DML_M_b__bank_instrumentation_subscribe__register_before_read(_dev, connection, offset, size, before_read, user_data, &v1405__ret_handle))
        SIM_LOG_ERROR(_dev->b._obj, 0, "Uncaught DML exception");
        handle = v1405__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_PIFACE_b__bank_instrumentation_subscribe__register_before_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1406__ret_handle UNUSED  = 0;
        if (_DML_M_b__bank_instrumentation_subscribe__register_before_write(_dev, connection, offset, size, before_write, user_data, &v1406__ret_handle))
        SIM_LOG_ERROR(_dev->b._obj, 0, "Uncaught DML exception");
        handle = v1406__ret_handle;
    }
    return handle;
}

static void  _DML_PIFACE_b__bank_instrumentation_subscribe__remove_callback(conf_object_t *_obj, bank_callback_handle_t callback)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_b__bank_instrumentation_subscribe__remove_callback(_dev, callback))
    SIM_LOG_ERROR(_dev->b._obj, 0, "Uncaught DML exception");
}

static void  _DML_PIFACE_b__bank_instrumentation_subscribe__remove_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_b__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, connection))
    SIM_LOG_ERROR(_dev->b._obj, 0, "Uncaught DML exception");
}

static void  _DML_IFACE_b__bank_instrumentation_subscribe__disable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, connection))
    SIM_LOG_ERROR(_dev->b._obj, 0, "Uncaught DML exception");
}

static void  _DML_IFACE_b__bank_instrumentation_subscribe__enable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, connection))
    SIM_LOG_ERROR(_dev->b._obj, 0, "Uncaught DML exception");
}

static bank_callback_handle_t _DML_IFACE_b__bank_instrumentation_subscribe__register_after_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1411__ret_handle UNUSED  = 0;
        if (_DML_M_b__bank_instrumentation_subscribe__register_after_read(_dev, connection, offset, size, after_read, user_data, &v1411__ret_handle))
        SIM_LOG_ERROR(_dev->b._obj, 0, "Uncaught DML exception");
        handle = v1411__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_b__bank_instrumentation_subscribe__register_after_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1412__ret_handle UNUSED  = 0;
        if (_DML_M_b__bank_instrumentation_subscribe__register_after_write(_dev, connection, offset, size, after_write, user_data, &v1412__ret_handle))
        SIM_LOG_ERROR(_dev->b._obj, 0, "Uncaught DML exception");
        handle = v1412__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_b__bank_instrumentation_subscribe__register_before_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1413__ret_handle UNUSED  = 0;
        if (_DML_M_b__bank_instrumentation_subscribe__register_before_read(_dev, connection, offset, size, before_read, user_data, &v1413__ret_handle))
        SIM_LOG_ERROR(_dev->b._obj, 0, "Uncaught DML exception");
        handle = v1413__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_b__bank_instrumentation_subscribe__register_before_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1414__ret_handle UNUSED  = 0;
        if (_DML_M_b__bank_instrumentation_subscribe__register_before_write(_dev, connection, offset, size, before_write, user_data, &v1414__ret_handle))
        SIM_LOG_ERROR(_dev->b._obj, 0, "Uncaught DML exception");
        handle = v1414__ret_handle;
    }
    return handle;
}

static void  _DML_IFACE_b__bank_instrumentation_subscribe__remove_callback(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b__bank_instrumentation_subscribe__remove_callback(_dev, callback))
    SIM_LOG_ERROR(_dev->b._obj, 0, "Uncaught DML exception");
}

static void  _DML_IFACE_b__bank_instrumentation_subscribe__remove_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, connection))
    SIM_LOG_ERROR(_dev->b._obj, 0, "Uncaught DML exception");
}

static attr_value_t _DML_PIFACE_b__instrumentation_order__get_connections(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t connections;
    memset((void *)&connections, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1417__ret_connections UNUSED ;
        memset((void *)&v1417__ret_connections, 0, sizeof(attr_value_t ));
        if (_DML_M_b__instrumentation_order__get_connections(_dev, &v1417__ret_connections))
        SIM_LOG_ERROR(_dev->b._obj, 0, "Uncaught DML exception");
        connections = v1417__ret_connections;
    }
    return connections;
}

static bool _DML_PIFACE_b__instrumentation_order__move_before(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool success = 0;
    {
        bool v1418__ret_success UNUSED  = 0;
        if (_DML_M_b__instrumentation_order__move_before(_dev, connection, before, &v1418__ret_success))
        SIM_LOG_ERROR(_dev->b._obj, 0, "Uncaught DML exception");
        success = v1418__ret_success;
    }
    return success;
}

static attr_value_t _DML_IFACE_b__instrumentation_order__get_connections(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t connections;
    memset((void *)&connections, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1419__ret_connections UNUSED ;
        memset((void *)&v1419__ret_connections, 0, sizeof(attr_value_t ));
        if (_DML_M_b__instrumentation_order__get_connections(_dev, &v1419__ret_connections))
        SIM_LOG_ERROR(_dev->b._obj, 0, "Uncaught DML exception");
        connections = v1419__ret_connections;
    }
    return connections;
}

static bool _DML_IFACE_b__instrumentation_order__move_before(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool success = 0;
    {
        bool v1420__ret_success UNUSED  = 0;
        if (_DML_M_b__instrumentation_order__move_before(_dev, connection, before, &v1420__ret_success))
        SIM_LOG_ERROR(_dev->b._obj, 0, "Uncaught DML exception");
        success = v1420__ret_success;
    }
    return success;
}

static attr_value_t _DML_PIFACE_b__int_register__all_registers(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t vals;
    memset((void *)&vals, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1421__ret_vals UNUSED ;
        memset((void *)&v1421__ret_vals, 0, sizeof(attr_value_t ));
        if (_DML_M_b__int_register__all_registers(_dev, &v1421__ret_vals))
        SIM_LOG_ERROR(_dev->b._obj, 0, "Uncaught DML exception");
        vals = v1421__ret_vals;
    }
    return vals;
}

static char const *_DML_PIFACE_b__int_register__get_name(conf_object_t *_obj, int num)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    char const *name = NULL;
    {
        char const *v1422__ret_name UNUSED  = NULL;
        if (_DML_M_b__int_register__get_name(_dev, num, &v1422__ret_name))
        SIM_LOG_ERROR(_dev->b._obj, 0, "Uncaught DML exception");
        name = v1422__ret_name;
    }
    return name;
}

static int _DML_PIFACE_b__int_register__get_number(conf_object_t *_obj, char const *name)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    int num = 0;
    {
        int v1423__ret_num UNUSED  = 0;
        if (_DML_M_b__int_register__get_number(_dev, name, &v1423__ret_num))
        SIM_LOG_ERROR(_dev->b._obj, 0, "Uncaught DML exception");
        num = v1423__ret_num;
    }
    return num;
}

static uint64 _DML_PIFACE_b__int_register__read(conf_object_t *_obj, int num)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint64 val = 0;
    {
        uint64 v1424__ret_val UNUSED  = 0;
        if (_DML_M_b__int_register__read(_dev, num, &v1424__ret_val))
        SIM_LOG_ERROR(_dev->b._obj, 0, "Uncaught DML exception");
        val = v1424__ret_val;
    }
    return val;
}

static int _DML_PIFACE_b__int_register__register_info(conf_object_t *_obj, int reg, ireg_info_t reqinfo)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    int info = 0;
    {
        int v1425__ret_info UNUSED  = 0;
        if (_DML_M_b__int_register__register_info(_dev, reg, reqinfo, &v1425__ret_info))
        SIM_LOG_ERROR(_dev->b._obj, 0, "Uncaught DML exception");
        info = v1425__ret_info;
    }
    return info;
}

static void  _DML_PIFACE_b__int_register__write(conf_object_t *_obj, int num, uint64 val)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_b__int_register__write(_dev, num, val))
    SIM_LOG_ERROR(_dev->b._obj, 0, "Uncaught DML exception");
}

static attr_value_t _DML_IFACE_b__int_register__all_registers(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t vals;
    memset((void *)&vals, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1427__ret_vals UNUSED ;
        memset((void *)&v1427__ret_vals, 0, sizeof(attr_value_t ));
        if (_DML_M_b__int_register__all_registers(_dev, &v1427__ret_vals))
        SIM_LOG_ERROR(_dev->b._obj, 0, "Uncaught DML exception");
        vals = v1427__ret_vals;
    }
    return vals;
}

static char const *_DML_IFACE_b__int_register__get_name(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *name = NULL;
    {
        char const *v1428__ret_name UNUSED  = NULL;
        if (_DML_M_b__int_register__get_name(_dev, num, &v1428__ret_name))
        SIM_LOG_ERROR(_dev->b._obj, 0, "Uncaught DML exception");
        name = v1428__ret_name;
    }
    return name;
}

static int _DML_IFACE_b__int_register__get_number(conf_object_t *_obj, char const *name)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int num = 0;
    {
        int v1429__ret_num UNUSED  = 0;
        if (_DML_M_b__int_register__get_number(_dev, name, &v1429__ret_num))
        SIM_LOG_ERROR(_dev->b._obj, 0, "Uncaught DML exception");
        num = v1429__ret_num;
    }
    return num;
}

static uint64 _DML_IFACE_b__int_register__read(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v1430__ret_val UNUSED  = 0;
        if (_DML_M_b__int_register__read(_dev, num, &v1430__ret_val))
        SIM_LOG_ERROR(_dev->b._obj, 0, "Uncaught DML exception");
        val = v1430__ret_val;
    }
    return val;
}

static int _DML_IFACE_b__int_register__register_info(conf_object_t *_obj, int reg, ireg_info_t reqinfo)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int info = 0;
    {
        int v1431__ret_info UNUSED  = 0;
        if (_DML_M_b__int_register__register_info(_dev, reg, reqinfo, &v1431__ret_info))
        SIM_LOG_ERROR(_dev->b._obj, 0, "Uncaught DML exception");
        info = v1431__ret_info;
    }
    return info;
}

static void  _DML_IFACE_b__int_register__write(conf_object_t *_obj, int num, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b__int_register__write(_dev, num, val))
    SIM_LOG_ERROR(_dev->b._obj, 0, "Uncaught DML exception");
}

static exception_type_t _DML_PIFACE_b__io_memory__operation(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    exception_type_t ex = 0;
    {
        exception_type_t v1433__ret_ex UNUSED  = 0;
        if (_DML_M_b__io_memory__operation(_dev, mem_op, map_info, &v1433__ret_ex))
        SIM_LOG_ERROR(_dev->b._obj, 0, "Uncaught DML exception");
        ex = v1433__ret_ex;
    }
    return ex;
}

static exception_type_t _DML_IFACE_b__io_memory__operation(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t ex = 0;
    {
        exception_type_t v1434__ret_ex UNUSED  = 0;
        if (_DML_M_b__io_memory__operation(_dev, mem_op, map_info, &v1434__ret_ex))
        SIM_LOG_ERROR(_dev->b._obj, 0, "Uncaught DML exception");
        ex = v1434__ret_ex;
    }
    return ex;
}

static bool _DML_PIFACE_b__register_view__big_endian_bitorder(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool big_endian = 0;
    {
        bool v1435__ret_big_endian UNUSED  = 0;
        if (_DML_M_b__register_view__big_endian_bitorder(_dev, &v1435__ret_big_endian))
        SIM_LOG_ERROR(_dev->b._obj, 0, "Uncaught DML exception");
        big_endian = v1435__ret_big_endian;
    }
    return big_endian;
}

static char const *_DML_PIFACE_b__register_view__description(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    char const *desc = NULL;
    {
        char const *v1436__ret_desc UNUSED  = NULL;
        if (_DML_M_b__register_view__description(_dev, &v1436__ret_desc))
        SIM_LOG_ERROR(_dev->b._obj, 0, "Uncaught DML exception");
        desc = v1436__ret_desc;
    }
    return desc;
}

static uint64 _DML_PIFACE_b__register_view__get_register_value(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint64 val = 0;
    {
        uint64 v1437__ret_val UNUSED  = 0;
        if (_DML_M_b__register_view__get_register_value(_dev, reg, &v1437__ret_val))
        SIM_LOG_ERROR(_dev->b._obj, 0, "Uncaught DML exception");
        val = v1437__ret_val;
    }
    return val;
}

static uint32 _DML_PIFACE_b__register_view__number_of_registers(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint32 num = 0;
    {
        uint32 v1438__ret_num UNUSED  = 0;
        if (_DML_M_b__register_view__number_of_registers(_dev, &v1438__ret_num))
        SIM_LOG_ERROR(_dev->b._obj, 0, "Uncaught DML exception");
        num = v1438__ret_num;
    }
    return num;
}

static attr_value_t _DML_PIFACE_b__register_view__register_info(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t info;
    memset((void *)&info, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1439__ret_info UNUSED ;
        memset((void *)&v1439__ret_info, 0, sizeof(attr_value_t ));
        if (_DML_M_b__register_view__register_info(_dev, reg, &v1439__ret_info))
        SIM_LOG_ERROR(_dev->b._obj, 0, "Uncaught DML exception");
        info = v1439__ret_info;
    }
    return info;
}

static void  _DML_PIFACE_b__register_view__set_register_value(conf_object_t *_obj, uint32 reg, uint64 val)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_b__register_view__set_register_value(_dev, reg, val))
    SIM_LOG_ERROR(_dev->b._obj, 0, "Uncaught DML exception");
}

static bool _DML_IFACE_b__register_view__big_endian_bitorder(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool big_endian = 0;
    {
        bool v1441__ret_big_endian UNUSED  = 0;
        if (_DML_M_b__register_view__big_endian_bitorder(_dev, &v1441__ret_big_endian))
        SIM_LOG_ERROR(_dev->b._obj, 0, "Uncaught DML exception");
        big_endian = v1441__ret_big_endian;
    }
    return big_endian;
}

static char const *_DML_IFACE_b__register_view__description(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *desc = NULL;
    {
        char const *v1442__ret_desc UNUSED  = NULL;
        if (_DML_M_b__register_view__description(_dev, &v1442__ret_desc))
        SIM_LOG_ERROR(_dev->b._obj, 0, "Uncaught DML exception");
        desc = v1442__ret_desc;
    }
    return desc;
}

static uint64 _DML_IFACE_b__register_view__get_register_value(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v1443__ret_val UNUSED  = 0;
        if (_DML_M_b__register_view__get_register_value(_dev, reg, &v1443__ret_val))
        SIM_LOG_ERROR(_dev->b._obj, 0, "Uncaught DML exception");
        val = v1443__ret_val;
    }
    return val;
}

static uint32 _DML_IFACE_b__register_view__number_of_registers(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 num = 0;
    {
        uint32 v1444__ret_num UNUSED  = 0;
        if (_DML_M_b__register_view__number_of_registers(_dev, &v1444__ret_num))
        SIM_LOG_ERROR(_dev->b._obj, 0, "Uncaught DML exception");
        num = v1444__ret_num;
    }
    return num;
}

static attr_value_t _DML_IFACE_b__register_view__register_info(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t info;
    memset((void *)&info, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1445__ret_info UNUSED ;
        memset((void *)&v1445__ret_info, 0, sizeof(attr_value_t ));
        if (_DML_M_b__register_view__register_info(_dev, reg, &v1445__ret_info))
        SIM_LOG_ERROR(_dev->b._obj, 0, "Uncaught DML exception");
        info = v1445__ret_info;
    }
    return info;
}

static void  _DML_IFACE_b__register_view__set_register_value(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b__register_view__set_register_value(_dev, reg, val))
    SIM_LOG_ERROR(_dev->b._obj, 0, "Uncaught DML exception");
}

static attr_value_t _DML_PIFACE_b__register_view_catalog__register_names(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1447__ret_ret UNUSED ;
        memset((void *)&v1447__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_b__register_view_catalog__register_names(_dev, &v1447__ret_ret))
        SIM_LOG_ERROR(_dev->b._obj, 0, "Uncaught DML exception");
        ret = v1447__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_PIFACE_b__register_view_catalog__register_offsets(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1448__ret_ret UNUSED ;
        memset((void *)&v1448__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_b__register_view_catalog__register_offsets(_dev, &v1448__ret_ret))
        SIM_LOG_ERROR(_dev->b._obj, 0, "Uncaught DML exception");
        ret = v1448__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_b__register_view_catalog__register_names(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1449__ret_ret UNUSED ;
        memset((void *)&v1449__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_b__register_view_catalog__register_names(_dev, &v1449__ret_ret))
        SIM_LOG_ERROR(_dev->b._obj, 0, "Uncaught DML exception");
        ret = v1449__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_b__register_view_catalog__register_offsets(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1450__ret_ret UNUSED ;
        memset((void *)&v1450__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_b__register_view_catalog__register_offsets(_dev, &v1450__ret_ret))
        SIM_LOG_ERROR(_dev->b._obj, 0, "Uncaught DML exception");
        ret = v1450__ret_ret;
    }
    return ret;
}

static void  _DML_PIFACE_b2__bank_instrumentation_subscribe__disable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_b2__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, connection))
    SIM_LOG_ERROR(_dev->b2._obj, 0, "Uncaught DML exception");
}

static void  _DML_PIFACE_b2__bank_instrumentation_subscribe__enable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_b2__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, connection))
    SIM_LOG_ERROR(_dev->b2._obj, 0, "Uncaught DML exception");
}

static bank_callback_handle_t _DML_PIFACE_b2__bank_instrumentation_subscribe__register_after_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1453__ret_handle UNUSED  = 0;
        if (_DML_M_b2__bank_instrumentation_subscribe__register_after_read(_dev, connection, offset, size, after_read, user_data, &v1453__ret_handle))
        SIM_LOG_ERROR(_dev->b2._obj, 0, "Uncaught DML exception");
        handle = v1453__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_PIFACE_b2__bank_instrumentation_subscribe__register_after_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1454__ret_handle UNUSED  = 0;
        if (_DML_M_b2__bank_instrumentation_subscribe__register_after_write(_dev, connection, offset, size, after_write, user_data, &v1454__ret_handle))
        SIM_LOG_ERROR(_dev->b2._obj, 0, "Uncaught DML exception");
        handle = v1454__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_PIFACE_b2__bank_instrumentation_subscribe__register_before_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1455__ret_handle UNUSED  = 0;
        if (_DML_M_b2__bank_instrumentation_subscribe__register_before_read(_dev, connection, offset, size, before_read, user_data, &v1455__ret_handle))
        SIM_LOG_ERROR(_dev->b2._obj, 0, "Uncaught DML exception");
        handle = v1455__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_PIFACE_b2__bank_instrumentation_subscribe__register_before_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1456__ret_handle UNUSED  = 0;
        if (_DML_M_b2__bank_instrumentation_subscribe__register_before_write(_dev, connection, offset, size, before_write, user_data, &v1456__ret_handle))
        SIM_LOG_ERROR(_dev->b2._obj, 0, "Uncaught DML exception");
        handle = v1456__ret_handle;
    }
    return handle;
}

static void  _DML_PIFACE_b2__bank_instrumentation_subscribe__remove_callback(conf_object_t *_obj, bank_callback_handle_t callback)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_b2__bank_instrumentation_subscribe__remove_callback(_dev, callback))
    SIM_LOG_ERROR(_dev->b2._obj, 0, "Uncaught DML exception");
}

static void  _DML_PIFACE_b2__bank_instrumentation_subscribe__remove_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_b2__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, connection))
    SIM_LOG_ERROR(_dev->b2._obj, 0, "Uncaught DML exception");
}

static void  _DML_IFACE_b2__bank_instrumentation_subscribe__disable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b2__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, connection))
    SIM_LOG_ERROR(_dev->b2._obj, 0, "Uncaught DML exception");
}

static void  _DML_IFACE_b2__bank_instrumentation_subscribe__enable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b2__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, connection))
    SIM_LOG_ERROR(_dev->b2._obj, 0, "Uncaught DML exception");
}

static bank_callback_handle_t _DML_IFACE_b2__bank_instrumentation_subscribe__register_after_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1461__ret_handle UNUSED  = 0;
        if (_DML_M_b2__bank_instrumentation_subscribe__register_after_read(_dev, connection, offset, size, after_read, user_data, &v1461__ret_handle))
        SIM_LOG_ERROR(_dev->b2._obj, 0, "Uncaught DML exception");
        handle = v1461__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_b2__bank_instrumentation_subscribe__register_after_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1462__ret_handle UNUSED  = 0;
        if (_DML_M_b2__bank_instrumentation_subscribe__register_after_write(_dev, connection, offset, size, after_write, user_data, &v1462__ret_handle))
        SIM_LOG_ERROR(_dev->b2._obj, 0, "Uncaught DML exception");
        handle = v1462__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_b2__bank_instrumentation_subscribe__register_before_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1463__ret_handle UNUSED  = 0;
        if (_DML_M_b2__bank_instrumentation_subscribe__register_before_read(_dev, connection, offset, size, before_read, user_data, &v1463__ret_handle))
        SIM_LOG_ERROR(_dev->b2._obj, 0, "Uncaught DML exception");
        handle = v1463__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_b2__bank_instrumentation_subscribe__register_before_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1464__ret_handle UNUSED  = 0;
        if (_DML_M_b2__bank_instrumentation_subscribe__register_before_write(_dev, connection, offset, size, before_write, user_data, &v1464__ret_handle))
        SIM_LOG_ERROR(_dev->b2._obj, 0, "Uncaught DML exception");
        handle = v1464__ret_handle;
    }
    return handle;
}

static void  _DML_IFACE_b2__bank_instrumentation_subscribe__remove_callback(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b2__bank_instrumentation_subscribe__remove_callback(_dev, callback))
    SIM_LOG_ERROR(_dev->b2._obj, 0, "Uncaught DML exception");
}

static void  _DML_IFACE_b2__bank_instrumentation_subscribe__remove_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b2__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, connection))
    SIM_LOG_ERROR(_dev->b2._obj, 0, "Uncaught DML exception");
}

static attr_value_t _DML_PIFACE_b2__instrumentation_order__get_connections(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t connections;
    memset((void *)&connections, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1467__ret_connections UNUSED ;
        memset((void *)&v1467__ret_connections, 0, sizeof(attr_value_t ));
        if (_DML_M_b2__instrumentation_order__get_connections(_dev, &v1467__ret_connections))
        SIM_LOG_ERROR(_dev->b2._obj, 0, "Uncaught DML exception");
        connections = v1467__ret_connections;
    }
    return connections;
}

static bool _DML_PIFACE_b2__instrumentation_order__move_before(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool success = 0;
    {
        bool v1468__ret_success UNUSED  = 0;
        if (_DML_M_b2__instrumentation_order__move_before(_dev, connection, before, &v1468__ret_success))
        SIM_LOG_ERROR(_dev->b2._obj, 0, "Uncaught DML exception");
        success = v1468__ret_success;
    }
    return success;
}

static attr_value_t _DML_IFACE_b2__instrumentation_order__get_connections(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t connections;
    memset((void *)&connections, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1469__ret_connections UNUSED ;
        memset((void *)&v1469__ret_connections, 0, sizeof(attr_value_t ));
        if (_DML_M_b2__instrumentation_order__get_connections(_dev, &v1469__ret_connections))
        SIM_LOG_ERROR(_dev->b2._obj, 0, "Uncaught DML exception");
        connections = v1469__ret_connections;
    }
    return connections;
}

static bool _DML_IFACE_b2__instrumentation_order__move_before(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool success = 0;
    {
        bool v1470__ret_success UNUSED  = 0;
        if (_DML_M_b2__instrumentation_order__move_before(_dev, connection, before, &v1470__ret_success))
        SIM_LOG_ERROR(_dev->b2._obj, 0, "Uncaught DML exception");
        success = v1470__ret_success;
    }
    return success;
}

static attr_value_t _DML_PIFACE_b2__int_register__all_registers(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t vals;
    memset((void *)&vals, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1471__ret_vals UNUSED ;
        memset((void *)&v1471__ret_vals, 0, sizeof(attr_value_t ));
        if (_DML_M_b2__int_register__all_registers(_dev, &v1471__ret_vals))
        SIM_LOG_ERROR(_dev->b2._obj, 0, "Uncaught DML exception");
        vals = v1471__ret_vals;
    }
    return vals;
}

static char const *_DML_PIFACE_b2__int_register__get_name(conf_object_t *_obj, int num)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    char const *name = NULL;
    {
        char const *v1472__ret_name UNUSED  = NULL;
        if (_DML_M_b2__int_register__get_name(_dev, num, &v1472__ret_name))
        SIM_LOG_ERROR(_dev->b2._obj, 0, "Uncaught DML exception");
        name = v1472__ret_name;
    }
    return name;
}

static int _DML_PIFACE_b2__int_register__get_number(conf_object_t *_obj, char const *name)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    int num = 0;
    {
        int v1473__ret_num UNUSED  = 0;
        if (_DML_M_b2__int_register__get_number(_dev, name, &v1473__ret_num))
        SIM_LOG_ERROR(_dev->b2._obj, 0, "Uncaught DML exception");
        num = v1473__ret_num;
    }
    return num;
}

static uint64 _DML_PIFACE_b2__int_register__read(conf_object_t *_obj, int num)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint64 val = 0;
    {
        uint64 v1474__ret_val UNUSED  = 0;
        if (_DML_M_b2__int_register__read(_dev, num, &v1474__ret_val))
        SIM_LOG_ERROR(_dev->b2._obj, 0, "Uncaught DML exception");
        val = v1474__ret_val;
    }
    return val;
}

static int _DML_PIFACE_b2__int_register__register_info(conf_object_t *_obj, int reg, ireg_info_t reqinfo)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    int info = 0;
    {
        int v1475__ret_info UNUSED  = 0;
        if (_DML_M_b2__int_register__register_info(_dev, reg, reqinfo, &v1475__ret_info))
        SIM_LOG_ERROR(_dev->b2._obj, 0, "Uncaught DML exception");
        info = v1475__ret_info;
    }
    return info;
}

static void  _DML_PIFACE_b2__int_register__write(conf_object_t *_obj, int num, uint64 val)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_b2__int_register__write(_dev, num, val))
    SIM_LOG_ERROR(_dev->b2._obj, 0, "Uncaught DML exception");
}

static attr_value_t _DML_IFACE_b2__int_register__all_registers(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t vals;
    memset((void *)&vals, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1477__ret_vals UNUSED ;
        memset((void *)&v1477__ret_vals, 0, sizeof(attr_value_t ));
        if (_DML_M_b2__int_register__all_registers(_dev, &v1477__ret_vals))
        SIM_LOG_ERROR(_dev->b2._obj, 0, "Uncaught DML exception");
        vals = v1477__ret_vals;
    }
    return vals;
}

static char const *_DML_IFACE_b2__int_register__get_name(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *name = NULL;
    {
        char const *v1478__ret_name UNUSED  = NULL;
        if (_DML_M_b2__int_register__get_name(_dev, num, &v1478__ret_name))
        SIM_LOG_ERROR(_dev->b2._obj, 0, "Uncaught DML exception");
        name = v1478__ret_name;
    }
    return name;
}

static int _DML_IFACE_b2__int_register__get_number(conf_object_t *_obj, char const *name)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int num = 0;
    {
        int v1479__ret_num UNUSED  = 0;
        if (_DML_M_b2__int_register__get_number(_dev, name, &v1479__ret_num))
        SIM_LOG_ERROR(_dev->b2._obj, 0, "Uncaught DML exception");
        num = v1479__ret_num;
    }
    return num;
}

static uint64 _DML_IFACE_b2__int_register__read(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v1480__ret_val UNUSED  = 0;
        if (_DML_M_b2__int_register__read(_dev, num, &v1480__ret_val))
        SIM_LOG_ERROR(_dev->b2._obj, 0, "Uncaught DML exception");
        val = v1480__ret_val;
    }
    return val;
}

static int _DML_IFACE_b2__int_register__register_info(conf_object_t *_obj, int reg, ireg_info_t reqinfo)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int info = 0;
    {
        int v1481__ret_info UNUSED  = 0;
        if (_DML_M_b2__int_register__register_info(_dev, reg, reqinfo, &v1481__ret_info))
        SIM_LOG_ERROR(_dev->b2._obj, 0, "Uncaught DML exception");
        info = v1481__ret_info;
    }
    return info;
}

static void  _DML_IFACE_b2__int_register__write(conf_object_t *_obj, int num, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b2__int_register__write(_dev, num, val))
    SIM_LOG_ERROR(_dev->b2._obj, 0, "Uncaught DML exception");
}

static exception_type_t _DML_PIFACE_b2__io_memory__operation(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    exception_type_t ex = 0;
    {
        exception_type_t v1483__ret_ex UNUSED  = 0;
        if (_DML_M_b2__io_memory__operation(_dev, mem_op, map_info, &v1483__ret_ex))
        SIM_LOG_ERROR(_dev->b2._obj, 0, "Uncaught DML exception");
        ex = v1483__ret_ex;
    }
    return ex;
}

static exception_type_t _DML_IFACE_b2__io_memory__operation(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t ex = 0;
    {
        exception_type_t v1484__ret_ex UNUSED  = 0;
        if (_DML_M_b2__io_memory__operation(_dev, mem_op, map_info, &v1484__ret_ex))
        SIM_LOG_ERROR(_dev->b2._obj, 0, "Uncaught DML exception");
        ex = v1484__ret_ex;
    }
    return ex;
}

static bool _DML_PIFACE_b2__register_view__big_endian_bitorder(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool big_endian = 0;
    {
        bool v1485__ret_big_endian UNUSED  = 0;
        if (_DML_M_b2__register_view__big_endian_bitorder(_dev, &v1485__ret_big_endian))
        SIM_LOG_ERROR(_dev->b2._obj, 0, "Uncaught DML exception");
        big_endian = v1485__ret_big_endian;
    }
    return big_endian;
}

static char const *_DML_PIFACE_b2__register_view__description(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    char const *desc = NULL;
    {
        char const *v1486__ret_desc UNUSED  = NULL;
        if (_DML_M_b2__register_view__description(_dev, &v1486__ret_desc))
        SIM_LOG_ERROR(_dev->b2._obj, 0, "Uncaught DML exception");
        desc = v1486__ret_desc;
    }
    return desc;
}

static uint64 _DML_PIFACE_b2__register_view__get_register_value(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint64 val = 0;
    {
        uint64 v1487__ret_val UNUSED  = 0;
        if (_DML_M_b2__register_view__get_register_value(_dev, reg, &v1487__ret_val))
        SIM_LOG_ERROR(_dev->b2._obj, 0, "Uncaught DML exception");
        val = v1487__ret_val;
    }
    return val;
}

static uint32 _DML_PIFACE_b2__register_view__number_of_registers(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint32 num = 0;
    {
        uint32 v1488__ret_num UNUSED  = 0;
        if (_DML_M_b2__register_view__number_of_registers(_dev, &v1488__ret_num))
        SIM_LOG_ERROR(_dev->b2._obj, 0, "Uncaught DML exception");
        num = v1488__ret_num;
    }
    return num;
}

static attr_value_t _DML_PIFACE_b2__register_view__register_info(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t info;
    memset((void *)&info, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1489__ret_info UNUSED ;
        memset((void *)&v1489__ret_info, 0, sizeof(attr_value_t ));
        if (_DML_M_b2__register_view__register_info(_dev, reg, &v1489__ret_info))
        SIM_LOG_ERROR(_dev->b2._obj, 0, "Uncaught DML exception");
        info = v1489__ret_info;
    }
    return info;
}

static void  _DML_PIFACE_b2__register_view__set_register_value(conf_object_t *_obj, uint32 reg, uint64 val)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_b2__register_view__set_register_value(_dev, reg, val))
    SIM_LOG_ERROR(_dev->b2._obj, 0, "Uncaught DML exception");
}

static bool _DML_IFACE_b2__register_view__big_endian_bitorder(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool big_endian = 0;
    {
        bool v1491__ret_big_endian UNUSED  = 0;
        if (_DML_M_b2__register_view__big_endian_bitorder(_dev, &v1491__ret_big_endian))
        SIM_LOG_ERROR(_dev->b2._obj, 0, "Uncaught DML exception");
        big_endian = v1491__ret_big_endian;
    }
    return big_endian;
}

static char const *_DML_IFACE_b2__register_view__description(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *desc = NULL;
    {
        char const *v1492__ret_desc UNUSED  = NULL;
        if (_DML_M_b2__register_view__description(_dev, &v1492__ret_desc))
        SIM_LOG_ERROR(_dev->b2._obj, 0, "Uncaught DML exception");
        desc = v1492__ret_desc;
    }
    return desc;
}

static uint64 _DML_IFACE_b2__register_view__get_register_value(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v1493__ret_val UNUSED  = 0;
        if (_DML_M_b2__register_view__get_register_value(_dev, reg, &v1493__ret_val))
        SIM_LOG_ERROR(_dev->b2._obj, 0, "Uncaught DML exception");
        val = v1493__ret_val;
    }
    return val;
}

static uint32 _DML_IFACE_b2__register_view__number_of_registers(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 num = 0;
    {
        uint32 v1494__ret_num UNUSED  = 0;
        if (_DML_M_b2__register_view__number_of_registers(_dev, &v1494__ret_num))
        SIM_LOG_ERROR(_dev->b2._obj, 0, "Uncaught DML exception");
        num = v1494__ret_num;
    }
    return num;
}

static attr_value_t _DML_IFACE_b2__register_view__register_info(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t info;
    memset((void *)&info, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1495__ret_info UNUSED ;
        memset((void *)&v1495__ret_info, 0, sizeof(attr_value_t ));
        if (_DML_M_b2__register_view__register_info(_dev, reg, &v1495__ret_info))
        SIM_LOG_ERROR(_dev->b2._obj, 0, "Uncaught DML exception");
        info = v1495__ret_info;
    }
    return info;
}

static void  _DML_IFACE_b2__register_view__set_register_value(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b2__register_view__set_register_value(_dev, reg, val))
    SIM_LOG_ERROR(_dev->b2._obj, 0, "Uncaught DML exception");
}

static attr_value_t _DML_PIFACE_b2__register_view_catalog__register_names(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1497__ret_ret UNUSED ;
        memset((void *)&v1497__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_b2__register_view_catalog__register_names(_dev, &v1497__ret_ret))
        SIM_LOG_ERROR(_dev->b2._obj, 0, "Uncaught DML exception");
        ret = v1497__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_PIFACE_b2__register_view_catalog__register_offsets(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1498__ret_ret UNUSED ;
        memset((void *)&v1498__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_b2__register_view_catalog__register_offsets(_dev, &v1498__ret_ret))
        SIM_LOG_ERROR(_dev->b2._obj, 0, "Uncaught DML exception");
        ret = v1498__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_b2__register_view_catalog__register_names(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1499__ret_ret UNUSED ;
        memset((void *)&v1499__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_b2__register_view_catalog__register_names(_dev, &v1499__ret_ret))
        SIM_LOG_ERROR(_dev->b2._obj, 0, "Uncaught DML exception");
        ret = v1499__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_b2__register_view_catalog__register_offsets(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1500__ret_ret UNUSED ;
        memset((void *)&v1500__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_b2__register_view_catalog__register_offsets(_dev, &v1500__ret_ret))
        SIM_LOG_ERROR(_dev->b2._obj, 0, "Uncaught DML exception");
        ret = v1500__ret_ret;
    }
    return ret;
}

static void  _DML_PIFACE_miss__bank_instrumentation_subscribe__disable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_miss__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, connection))
    SIM_LOG_ERROR(_dev->miss._obj, 0, "Uncaught DML exception");
}

static void  _DML_PIFACE_miss__bank_instrumentation_subscribe__enable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_miss__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, connection))
    SIM_LOG_ERROR(_dev->miss._obj, 0, "Uncaught DML exception");
}

static bank_callback_handle_t _DML_PIFACE_miss__bank_instrumentation_subscribe__register_after_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1503__ret_handle UNUSED  = 0;
        if (_DML_M_miss__bank_instrumentation_subscribe__register_after_read(_dev, connection, offset, size, after_read, user_data, &v1503__ret_handle))
        SIM_LOG_ERROR(_dev->miss._obj, 0, "Uncaught DML exception");
        handle = v1503__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_PIFACE_miss__bank_instrumentation_subscribe__register_after_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1504__ret_handle UNUSED  = 0;
        if (_DML_M_miss__bank_instrumentation_subscribe__register_after_write(_dev, connection, offset, size, after_write, user_data, &v1504__ret_handle))
        SIM_LOG_ERROR(_dev->miss._obj, 0, "Uncaught DML exception");
        handle = v1504__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_PIFACE_miss__bank_instrumentation_subscribe__register_before_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1505__ret_handle UNUSED  = 0;
        if (_DML_M_miss__bank_instrumentation_subscribe__register_before_read(_dev, connection, offset, size, before_read, user_data, &v1505__ret_handle))
        SIM_LOG_ERROR(_dev->miss._obj, 0, "Uncaught DML exception");
        handle = v1505__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_PIFACE_miss__bank_instrumentation_subscribe__register_before_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1506__ret_handle UNUSED  = 0;
        if (_DML_M_miss__bank_instrumentation_subscribe__register_before_write(_dev, connection, offset, size, before_write, user_data, &v1506__ret_handle))
        SIM_LOG_ERROR(_dev->miss._obj, 0, "Uncaught DML exception");
        handle = v1506__ret_handle;
    }
    return handle;
}

static void  _DML_PIFACE_miss__bank_instrumentation_subscribe__remove_callback(conf_object_t *_obj, bank_callback_handle_t callback)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_miss__bank_instrumentation_subscribe__remove_callback(_dev, callback))
    SIM_LOG_ERROR(_dev->miss._obj, 0, "Uncaught DML exception");
}

static void  _DML_PIFACE_miss__bank_instrumentation_subscribe__remove_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_miss__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, connection))
    SIM_LOG_ERROR(_dev->miss._obj, 0, "Uncaught DML exception");
}

static void  _DML_IFACE_miss__bank_instrumentation_subscribe__disable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_miss__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, connection))
    SIM_LOG_ERROR(_dev->miss._obj, 0, "Uncaught DML exception");
}

static void  _DML_IFACE_miss__bank_instrumentation_subscribe__enable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_miss__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, connection))
    SIM_LOG_ERROR(_dev->miss._obj, 0, "Uncaught DML exception");
}

static bank_callback_handle_t _DML_IFACE_miss__bank_instrumentation_subscribe__register_after_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1511__ret_handle UNUSED  = 0;
        if (_DML_M_miss__bank_instrumentation_subscribe__register_after_read(_dev, connection, offset, size, after_read, user_data, &v1511__ret_handle))
        SIM_LOG_ERROR(_dev->miss._obj, 0, "Uncaught DML exception");
        handle = v1511__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_miss__bank_instrumentation_subscribe__register_after_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1512__ret_handle UNUSED  = 0;
        if (_DML_M_miss__bank_instrumentation_subscribe__register_after_write(_dev, connection, offset, size, after_write, user_data, &v1512__ret_handle))
        SIM_LOG_ERROR(_dev->miss._obj, 0, "Uncaught DML exception");
        handle = v1512__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_miss__bank_instrumentation_subscribe__register_before_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1513__ret_handle UNUSED  = 0;
        if (_DML_M_miss__bank_instrumentation_subscribe__register_before_read(_dev, connection, offset, size, before_read, user_data, &v1513__ret_handle))
        SIM_LOG_ERROR(_dev->miss._obj, 0, "Uncaught DML exception");
        handle = v1513__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_miss__bank_instrumentation_subscribe__register_before_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1514__ret_handle UNUSED  = 0;
        if (_DML_M_miss__bank_instrumentation_subscribe__register_before_write(_dev, connection, offset, size, before_write, user_data, &v1514__ret_handle))
        SIM_LOG_ERROR(_dev->miss._obj, 0, "Uncaught DML exception");
        handle = v1514__ret_handle;
    }
    return handle;
}

static void  _DML_IFACE_miss__bank_instrumentation_subscribe__remove_callback(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_miss__bank_instrumentation_subscribe__remove_callback(_dev, callback))
    SIM_LOG_ERROR(_dev->miss._obj, 0, "Uncaught DML exception");
}

static void  _DML_IFACE_miss__bank_instrumentation_subscribe__remove_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_miss__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, connection))
    SIM_LOG_ERROR(_dev->miss._obj, 0, "Uncaught DML exception");
}

static attr_value_t _DML_PIFACE_miss__instrumentation_order__get_connections(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t connections;
    memset((void *)&connections, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1517__ret_connections UNUSED ;
        memset((void *)&v1517__ret_connections, 0, sizeof(attr_value_t ));
        if (_DML_M_miss__instrumentation_order__get_connections(_dev, &v1517__ret_connections))
        SIM_LOG_ERROR(_dev->miss._obj, 0, "Uncaught DML exception");
        connections = v1517__ret_connections;
    }
    return connections;
}

static bool _DML_PIFACE_miss__instrumentation_order__move_before(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool success = 0;
    {
        bool v1518__ret_success UNUSED  = 0;
        if (_DML_M_miss__instrumentation_order__move_before(_dev, connection, before, &v1518__ret_success))
        SIM_LOG_ERROR(_dev->miss._obj, 0, "Uncaught DML exception");
        success = v1518__ret_success;
    }
    return success;
}

static attr_value_t _DML_IFACE_miss__instrumentation_order__get_connections(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t connections;
    memset((void *)&connections, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1519__ret_connections UNUSED ;
        memset((void *)&v1519__ret_connections, 0, sizeof(attr_value_t ));
        if (_DML_M_miss__instrumentation_order__get_connections(_dev, &v1519__ret_connections))
        SIM_LOG_ERROR(_dev->miss._obj, 0, "Uncaught DML exception");
        connections = v1519__ret_connections;
    }
    return connections;
}

static bool _DML_IFACE_miss__instrumentation_order__move_before(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool success = 0;
    {
        bool v1520__ret_success UNUSED  = 0;
        if (_DML_M_miss__instrumentation_order__move_before(_dev, connection, before, &v1520__ret_success))
        SIM_LOG_ERROR(_dev->miss._obj, 0, "Uncaught DML exception");
        success = v1520__ret_success;
    }
    return success;
}

static attr_value_t _DML_PIFACE_miss__int_register__all_registers(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t vals;
    memset((void *)&vals, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1521__ret_vals UNUSED ;
        memset((void *)&v1521__ret_vals, 0, sizeof(attr_value_t ));
        if (_DML_M_miss__int_register__all_registers(_dev, &v1521__ret_vals))
        SIM_LOG_ERROR(_dev->miss._obj, 0, "Uncaught DML exception");
        vals = v1521__ret_vals;
    }
    return vals;
}

static char const *_DML_PIFACE_miss__int_register__get_name(conf_object_t *_obj, int num)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    char const *name = NULL;
    {
        char const *v1522__ret_name UNUSED  = NULL;
        if (_DML_M_miss__int_register__get_name(_dev, num, &v1522__ret_name))
        SIM_LOG_ERROR(_dev->miss._obj, 0, "Uncaught DML exception");
        name = v1522__ret_name;
    }
    return name;
}

static int _DML_PIFACE_miss__int_register__get_number(conf_object_t *_obj, char const *name)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    int num = 0;
    {
        int v1523__ret_num UNUSED  = 0;
        if (_DML_M_miss__int_register__get_number(_dev, name, &v1523__ret_num))
        SIM_LOG_ERROR(_dev->miss._obj, 0, "Uncaught DML exception");
        num = v1523__ret_num;
    }
    return num;
}

static uint64 _DML_PIFACE_miss__int_register__read(conf_object_t *_obj, int num)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint64 val = 0;
    {
        uint64 v1524__ret_val UNUSED  = 0;
        if (_DML_M_miss__int_register__read(_dev, num, &v1524__ret_val))
        SIM_LOG_ERROR(_dev->miss._obj, 0, "Uncaught DML exception");
        val = v1524__ret_val;
    }
    return val;
}

static int _DML_PIFACE_miss__int_register__register_info(conf_object_t *_obj, int reg, ireg_info_t reqinfo)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    int info = 0;
    {
        int v1525__ret_info UNUSED  = 0;
        if (_DML_M_miss__int_register__register_info(_dev, reg, reqinfo, &v1525__ret_info))
        SIM_LOG_ERROR(_dev->miss._obj, 0, "Uncaught DML exception");
        info = v1525__ret_info;
    }
    return info;
}

static void  _DML_PIFACE_miss__int_register__write(conf_object_t *_obj, int num, uint64 val)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_miss__int_register__write(_dev, num, val))
    SIM_LOG_ERROR(_dev->miss._obj, 0, "Uncaught DML exception");
}

static attr_value_t _DML_IFACE_miss__int_register__all_registers(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t vals;
    memset((void *)&vals, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1527__ret_vals UNUSED ;
        memset((void *)&v1527__ret_vals, 0, sizeof(attr_value_t ));
        if (_DML_M_miss__int_register__all_registers(_dev, &v1527__ret_vals))
        SIM_LOG_ERROR(_dev->miss._obj, 0, "Uncaught DML exception");
        vals = v1527__ret_vals;
    }
    return vals;
}

static char const *_DML_IFACE_miss__int_register__get_name(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *name = NULL;
    {
        char const *v1528__ret_name UNUSED  = NULL;
        if (_DML_M_miss__int_register__get_name(_dev, num, &v1528__ret_name))
        SIM_LOG_ERROR(_dev->miss._obj, 0, "Uncaught DML exception");
        name = v1528__ret_name;
    }
    return name;
}

static int _DML_IFACE_miss__int_register__get_number(conf_object_t *_obj, char const *name)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int num = 0;
    {
        int v1529__ret_num UNUSED  = 0;
        if (_DML_M_miss__int_register__get_number(_dev, name, &v1529__ret_num))
        SIM_LOG_ERROR(_dev->miss._obj, 0, "Uncaught DML exception");
        num = v1529__ret_num;
    }
    return num;
}

static uint64 _DML_IFACE_miss__int_register__read(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v1530__ret_val UNUSED  = 0;
        if (_DML_M_miss__int_register__read(_dev, num, &v1530__ret_val))
        SIM_LOG_ERROR(_dev->miss._obj, 0, "Uncaught DML exception");
        val = v1530__ret_val;
    }
    return val;
}

static int _DML_IFACE_miss__int_register__register_info(conf_object_t *_obj, int reg, ireg_info_t reqinfo)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int info = 0;
    {
        int v1531__ret_info UNUSED  = 0;
        if (_DML_M_miss__int_register__register_info(_dev, reg, reqinfo, &v1531__ret_info))
        SIM_LOG_ERROR(_dev->miss._obj, 0, "Uncaught DML exception");
        info = v1531__ret_info;
    }
    return info;
}

static void  _DML_IFACE_miss__int_register__write(conf_object_t *_obj, int num, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_miss__int_register__write(_dev, num, val))
    SIM_LOG_ERROR(_dev->miss._obj, 0, "Uncaught DML exception");
}

static exception_type_t _DML_PIFACE_miss__io_memory__operation(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    exception_type_t ex = 0;
    {
        exception_type_t v1533__ret_ex UNUSED  = 0;
        if (_DML_M_miss__io_memory__operation(_dev, mem_op, map_info, &v1533__ret_ex))
        SIM_LOG_ERROR(_dev->miss._obj, 0, "Uncaught DML exception");
        ex = v1533__ret_ex;
    }
    return ex;
}

static exception_type_t _DML_IFACE_miss__io_memory__operation(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t ex = 0;
    {
        exception_type_t v1534__ret_ex UNUSED  = 0;
        if (_DML_M_miss__io_memory__operation(_dev, mem_op, map_info, &v1534__ret_ex))
        SIM_LOG_ERROR(_dev->miss._obj, 0, "Uncaught DML exception");
        ex = v1534__ret_ex;
    }
    return ex;
}

static bool _DML_PIFACE_miss__register_view__big_endian_bitorder(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool big_endian = 0;
    {
        bool v1535__ret_big_endian UNUSED  = 0;
        if (_DML_M_miss__register_view__big_endian_bitorder(_dev, &v1535__ret_big_endian))
        SIM_LOG_ERROR(_dev->miss._obj, 0, "Uncaught DML exception");
        big_endian = v1535__ret_big_endian;
    }
    return big_endian;
}

static char const *_DML_PIFACE_miss__register_view__description(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    char const *desc = NULL;
    {
        char const *v1536__ret_desc UNUSED  = NULL;
        if (_DML_M_miss__register_view__description(_dev, &v1536__ret_desc))
        SIM_LOG_ERROR(_dev->miss._obj, 0, "Uncaught DML exception");
        desc = v1536__ret_desc;
    }
    return desc;
}

static uint64 _DML_PIFACE_miss__register_view__get_register_value(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint64 val = 0;
    {
        uint64 v1537__ret_val UNUSED  = 0;
        if (_DML_M_miss__register_view__get_register_value(_dev, reg, &v1537__ret_val))
        SIM_LOG_ERROR(_dev->miss._obj, 0, "Uncaught DML exception");
        val = v1537__ret_val;
    }
    return val;
}

static uint32 _DML_PIFACE_miss__register_view__number_of_registers(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint32 num = 0;
    {
        uint32 v1538__ret_num UNUSED  = 0;
        if (_DML_M_miss__register_view__number_of_registers(_dev, &v1538__ret_num))
        SIM_LOG_ERROR(_dev->miss._obj, 0, "Uncaught DML exception");
        num = v1538__ret_num;
    }
    return num;
}

static attr_value_t _DML_PIFACE_miss__register_view__register_info(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t info;
    memset((void *)&info, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1539__ret_info UNUSED ;
        memset((void *)&v1539__ret_info, 0, sizeof(attr_value_t ));
        if (_DML_M_miss__register_view__register_info(_dev, reg, &v1539__ret_info))
        SIM_LOG_ERROR(_dev->miss._obj, 0, "Uncaught DML exception");
        info = v1539__ret_info;
    }
    return info;
}

static void  _DML_PIFACE_miss__register_view__set_register_value(conf_object_t *_obj, uint32 reg, uint64 val)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_miss__register_view__set_register_value(_dev, reg, val))
    SIM_LOG_ERROR(_dev->miss._obj, 0, "Uncaught DML exception");
}

static bool _DML_IFACE_miss__register_view__big_endian_bitorder(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool big_endian = 0;
    {
        bool v1541__ret_big_endian UNUSED  = 0;
        if (_DML_M_miss__register_view__big_endian_bitorder(_dev, &v1541__ret_big_endian))
        SIM_LOG_ERROR(_dev->miss._obj, 0, "Uncaught DML exception");
        big_endian = v1541__ret_big_endian;
    }
    return big_endian;
}

static char const *_DML_IFACE_miss__register_view__description(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *desc = NULL;
    {
        char const *v1542__ret_desc UNUSED  = NULL;
        if (_DML_M_miss__register_view__description(_dev, &v1542__ret_desc))
        SIM_LOG_ERROR(_dev->miss._obj, 0, "Uncaught DML exception");
        desc = v1542__ret_desc;
    }
    return desc;
}

static uint64 _DML_IFACE_miss__register_view__get_register_value(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v1543__ret_val UNUSED  = 0;
        if (_DML_M_miss__register_view__get_register_value(_dev, reg, &v1543__ret_val))
        SIM_LOG_ERROR(_dev->miss._obj, 0, "Uncaught DML exception");
        val = v1543__ret_val;
    }
    return val;
}

static uint32 _DML_IFACE_miss__register_view__number_of_registers(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 num = 0;
    {
        uint32 v1544__ret_num UNUSED  = 0;
        if (_DML_M_miss__register_view__number_of_registers(_dev, &v1544__ret_num))
        SIM_LOG_ERROR(_dev->miss._obj, 0, "Uncaught DML exception");
        num = v1544__ret_num;
    }
    return num;
}

static attr_value_t _DML_IFACE_miss__register_view__register_info(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t info;
    memset((void *)&info, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1545__ret_info UNUSED ;
        memset((void *)&v1545__ret_info, 0, sizeof(attr_value_t ));
        if (_DML_M_miss__register_view__register_info(_dev, reg, &v1545__ret_info))
        SIM_LOG_ERROR(_dev->miss._obj, 0, "Uncaught DML exception");
        info = v1545__ret_info;
    }
    return info;
}

static void  _DML_IFACE_miss__register_view__set_register_value(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_miss__register_view__set_register_value(_dev, reg, val))
    SIM_LOG_ERROR(_dev->miss._obj, 0, "Uncaught DML exception");
}

static attr_value_t _DML_PIFACE_miss__register_view_catalog__register_names(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1547__ret_ret UNUSED ;
        memset((void *)&v1547__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_miss__register_view_catalog__register_names(_dev, &v1547__ret_ret))
        SIM_LOG_ERROR(_dev->miss._obj, 0, "Uncaught DML exception");
        ret = v1547__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_PIFACE_miss__register_view_catalog__register_offsets(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1548__ret_ret UNUSED ;
        memset((void *)&v1548__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_miss__register_view_catalog__register_offsets(_dev, &v1548__ret_ret))
        SIM_LOG_ERROR(_dev->miss._obj, 0, "Uncaught DML exception");
        ret = v1548__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_miss__register_view_catalog__register_names(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1549__ret_ret UNUSED ;
        memset((void *)&v1549__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_miss__register_view_catalog__register_names(_dev, &v1549__ret_ret))
        SIM_LOG_ERROR(_dev->miss._obj, 0, "Uncaught DML exception");
        ret = v1549__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_miss__register_view_catalog__register_offsets(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1550__ret_ret UNUSED ;
        memset((void *)&v1550__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_miss__register_view_catalog__register_offsets(_dev, &v1550__ret_ret))
        SIM_LOG_ERROR(_dev->miss._obj, 0, "Uncaught DML exception");
        ret = v1550__ret_ret;
    }
    return ret;
}

static void  _DML_PIFACE_miss_access__bank_instrumentation_subscribe__disable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_miss_access__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, connection))
    SIM_LOG_ERROR(_dev->miss_access._obj, 0, "Uncaught DML exception");
}

static void  _DML_PIFACE_miss_access__bank_instrumentation_subscribe__enable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_miss_access__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, connection))
    SIM_LOG_ERROR(_dev->miss_access._obj, 0, "Uncaught DML exception");
}

static bank_callback_handle_t _DML_PIFACE_miss_access__bank_instrumentation_subscribe__register_after_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1553__ret_handle UNUSED  = 0;
        if (_DML_M_miss_access__bank_instrumentation_subscribe__register_after_read(_dev, connection, offset, size, after_read, user_data, &v1553__ret_handle))
        SIM_LOG_ERROR(_dev->miss_access._obj, 0, "Uncaught DML exception");
        handle = v1553__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_PIFACE_miss_access__bank_instrumentation_subscribe__register_after_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1554__ret_handle UNUSED  = 0;
        if (_DML_M_miss_access__bank_instrumentation_subscribe__register_after_write(_dev, connection, offset, size, after_write, user_data, &v1554__ret_handle))
        SIM_LOG_ERROR(_dev->miss_access._obj, 0, "Uncaught DML exception");
        handle = v1554__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_PIFACE_miss_access__bank_instrumentation_subscribe__register_before_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1555__ret_handle UNUSED  = 0;
        if (_DML_M_miss_access__bank_instrumentation_subscribe__register_before_read(_dev, connection, offset, size, before_read, user_data, &v1555__ret_handle))
        SIM_LOG_ERROR(_dev->miss_access._obj, 0, "Uncaught DML exception");
        handle = v1555__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_PIFACE_miss_access__bank_instrumentation_subscribe__register_before_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1556__ret_handle UNUSED  = 0;
        if (_DML_M_miss_access__bank_instrumentation_subscribe__register_before_write(_dev, connection, offset, size, before_write, user_data, &v1556__ret_handle))
        SIM_LOG_ERROR(_dev->miss_access._obj, 0, "Uncaught DML exception");
        handle = v1556__ret_handle;
    }
    return handle;
}

static void  _DML_PIFACE_miss_access__bank_instrumentation_subscribe__remove_callback(conf_object_t *_obj, bank_callback_handle_t callback)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_miss_access__bank_instrumentation_subscribe__remove_callback(_dev, callback))
    SIM_LOG_ERROR(_dev->miss_access._obj, 0, "Uncaught DML exception");
}

static void  _DML_PIFACE_miss_access__bank_instrumentation_subscribe__remove_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_miss_access__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, connection))
    SIM_LOG_ERROR(_dev->miss_access._obj, 0, "Uncaught DML exception");
}

static void  _DML_IFACE_miss_access__bank_instrumentation_subscribe__disable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_miss_access__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, connection))
    SIM_LOG_ERROR(_dev->miss_access._obj, 0, "Uncaught DML exception");
}

static void  _DML_IFACE_miss_access__bank_instrumentation_subscribe__enable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_miss_access__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, connection))
    SIM_LOG_ERROR(_dev->miss_access._obj, 0, "Uncaught DML exception");
}

static bank_callback_handle_t _DML_IFACE_miss_access__bank_instrumentation_subscribe__register_after_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1561__ret_handle UNUSED  = 0;
        if (_DML_M_miss_access__bank_instrumentation_subscribe__register_after_read(_dev, connection, offset, size, after_read, user_data, &v1561__ret_handle))
        SIM_LOG_ERROR(_dev->miss_access._obj, 0, "Uncaught DML exception");
        handle = v1561__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_miss_access__bank_instrumentation_subscribe__register_after_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1562__ret_handle UNUSED  = 0;
        if (_DML_M_miss_access__bank_instrumentation_subscribe__register_after_write(_dev, connection, offset, size, after_write, user_data, &v1562__ret_handle))
        SIM_LOG_ERROR(_dev->miss_access._obj, 0, "Uncaught DML exception");
        handle = v1562__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_miss_access__bank_instrumentation_subscribe__register_before_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1563__ret_handle UNUSED  = 0;
        if (_DML_M_miss_access__bank_instrumentation_subscribe__register_before_read(_dev, connection, offset, size, before_read, user_data, &v1563__ret_handle))
        SIM_LOG_ERROR(_dev->miss_access._obj, 0, "Uncaught DML exception");
        handle = v1563__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_miss_access__bank_instrumentation_subscribe__register_before_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1564__ret_handle UNUSED  = 0;
        if (_DML_M_miss_access__bank_instrumentation_subscribe__register_before_write(_dev, connection, offset, size, before_write, user_data, &v1564__ret_handle))
        SIM_LOG_ERROR(_dev->miss_access._obj, 0, "Uncaught DML exception");
        handle = v1564__ret_handle;
    }
    return handle;
}

static void  _DML_IFACE_miss_access__bank_instrumentation_subscribe__remove_callback(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_miss_access__bank_instrumentation_subscribe__remove_callback(_dev, callback))
    SIM_LOG_ERROR(_dev->miss_access._obj, 0, "Uncaught DML exception");
}

static void  _DML_IFACE_miss_access__bank_instrumentation_subscribe__remove_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_miss_access__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, connection))
    SIM_LOG_ERROR(_dev->miss_access._obj, 0, "Uncaught DML exception");
}

static attr_value_t _DML_PIFACE_miss_access__instrumentation_order__get_connections(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t connections;
    memset((void *)&connections, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1567__ret_connections UNUSED ;
        memset((void *)&v1567__ret_connections, 0, sizeof(attr_value_t ));
        if (_DML_M_miss_access__instrumentation_order__get_connections(_dev, &v1567__ret_connections))
        SIM_LOG_ERROR(_dev->miss_access._obj, 0, "Uncaught DML exception");
        connections = v1567__ret_connections;
    }
    return connections;
}

static bool _DML_PIFACE_miss_access__instrumentation_order__move_before(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool success = 0;
    {
        bool v1568__ret_success UNUSED  = 0;
        if (_DML_M_miss_access__instrumentation_order__move_before(_dev, connection, before, &v1568__ret_success))
        SIM_LOG_ERROR(_dev->miss_access._obj, 0, "Uncaught DML exception");
        success = v1568__ret_success;
    }
    return success;
}

static attr_value_t _DML_IFACE_miss_access__instrumentation_order__get_connections(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t connections;
    memset((void *)&connections, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1569__ret_connections UNUSED ;
        memset((void *)&v1569__ret_connections, 0, sizeof(attr_value_t ));
        if (_DML_M_miss_access__instrumentation_order__get_connections(_dev, &v1569__ret_connections))
        SIM_LOG_ERROR(_dev->miss_access._obj, 0, "Uncaught DML exception");
        connections = v1569__ret_connections;
    }
    return connections;
}

static bool _DML_IFACE_miss_access__instrumentation_order__move_before(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool success = 0;
    {
        bool v1570__ret_success UNUSED  = 0;
        if (_DML_M_miss_access__instrumentation_order__move_before(_dev, connection, before, &v1570__ret_success))
        SIM_LOG_ERROR(_dev->miss_access._obj, 0, "Uncaught DML exception");
        success = v1570__ret_success;
    }
    return success;
}

static attr_value_t _DML_PIFACE_miss_access__int_register__all_registers(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t vals;
    memset((void *)&vals, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1571__ret_vals UNUSED ;
        memset((void *)&v1571__ret_vals, 0, sizeof(attr_value_t ));
        if (_DML_M_miss_access__int_register__all_registers(_dev, &v1571__ret_vals))
        SIM_LOG_ERROR(_dev->miss_access._obj, 0, "Uncaught DML exception");
        vals = v1571__ret_vals;
    }
    return vals;
}

static char const *_DML_PIFACE_miss_access__int_register__get_name(conf_object_t *_obj, int num)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    char const *name = NULL;
    {
        char const *v1572__ret_name UNUSED  = NULL;
        if (_DML_M_miss_access__int_register__get_name(_dev, num, &v1572__ret_name))
        SIM_LOG_ERROR(_dev->miss_access._obj, 0, "Uncaught DML exception");
        name = v1572__ret_name;
    }
    return name;
}

static int _DML_PIFACE_miss_access__int_register__get_number(conf_object_t *_obj, char const *name)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    int num = 0;
    {
        int v1573__ret_num UNUSED  = 0;
        if (_DML_M_miss_access__int_register__get_number(_dev, name, &v1573__ret_num))
        SIM_LOG_ERROR(_dev->miss_access._obj, 0, "Uncaught DML exception");
        num = v1573__ret_num;
    }
    return num;
}

static uint64 _DML_PIFACE_miss_access__int_register__read(conf_object_t *_obj, int num)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint64 val = 0;
    {
        uint64 v1574__ret_val UNUSED  = 0;
        if (_DML_M_miss_access__int_register__read(_dev, num, &v1574__ret_val))
        SIM_LOG_ERROR(_dev->miss_access._obj, 0, "Uncaught DML exception");
        val = v1574__ret_val;
    }
    return val;
}

static int _DML_PIFACE_miss_access__int_register__register_info(conf_object_t *_obj, int reg, ireg_info_t reqinfo)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    int info = 0;
    {
        int v1575__ret_info UNUSED  = 0;
        if (_DML_M_miss_access__int_register__register_info(_dev, reg, reqinfo, &v1575__ret_info))
        SIM_LOG_ERROR(_dev->miss_access._obj, 0, "Uncaught DML exception");
        info = v1575__ret_info;
    }
    return info;
}

static void  _DML_PIFACE_miss_access__int_register__write(conf_object_t *_obj, int num, uint64 val)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_miss_access__int_register__write(_dev, num, val))
    SIM_LOG_ERROR(_dev->miss_access._obj, 0, "Uncaught DML exception");
}

static attr_value_t _DML_IFACE_miss_access__int_register__all_registers(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t vals;
    memset((void *)&vals, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1577__ret_vals UNUSED ;
        memset((void *)&v1577__ret_vals, 0, sizeof(attr_value_t ));
        if (_DML_M_miss_access__int_register__all_registers(_dev, &v1577__ret_vals))
        SIM_LOG_ERROR(_dev->miss_access._obj, 0, "Uncaught DML exception");
        vals = v1577__ret_vals;
    }
    return vals;
}

static char const *_DML_IFACE_miss_access__int_register__get_name(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *name = NULL;
    {
        char const *v1578__ret_name UNUSED  = NULL;
        if (_DML_M_miss_access__int_register__get_name(_dev, num, &v1578__ret_name))
        SIM_LOG_ERROR(_dev->miss_access._obj, 0, "Uncaught DML exception");
        name = v1578__ret_name;
    }
    return name;
}

static int _DML_IFACE_miss_access__int_register__get_number(conf_object_t *_obj, char const *name)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int num = 0;
    {
        int v1579__ret_num UNUSED  = 0;
        if (_DML_M_miss_access__int_register__get_number(_dev, name, &v1579__ret_num))
        SIM_LOG_ERROR(_dev->miss_access._obj, 0, "Uncaught DML exception");
        num = v1579__ret_num;
    }
    return num;
}

static uint64 _DML_IFACE_miss_access__int_register__read(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v1580__ret_val UNUSED  = 0;
        if (_DML_M_miss_access__int_register__read(_dev, num, &v1580__ret_val))
        SIM_LOG_ERROR(_dev->miss_access._obj, 0, "Uncaught DML exception");
        val = v1580__ret_val;
    }
    return val;
}

static int _DML_IFACE_miss_access__int_register__register_info(conf_object_t *_obj, int reg, ireg_info_t reqinfo)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int info = 0;
    {
        int v1581__ret_info UNUSED  = 0;
        if (_DML_M_miss_access__int_register__register_info(_dev, reg, reqinfo, &v1581__ret_info))
        SIM_LOG_ERROR(_dev->miss_access._obj, 0, "Uncaught DML exception");
        info = v1581__ret_info;
    }
    return info;
}

static void  _DML_IFACE_miss_access__int_register__write(conf_object_t *_obj, int num, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_miss_access__int_register__write(_dev, num, val))
    SIM_LOG_ERROR(_dev->miss_access._obj, 0, "Uncaught DML exception");
}

static exception_type_t _DML_PIFACE_miss_access__io_memory__operation(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    exception_type_t ex = 0;
    {
        exception_type_t v1583__ret_ex UNUSED  = 0;
        if (_DML_M_miss_access__io_memory__operation(_dev, mem_op, map_info, &v1583__ret_ex))
        SIM_LOG_ERROR(_dev->miss_access._obj, 0, "Uncaught DML exception");
        ex = v1583__ret_ex;
    }
    return ex;
}

static exception_type_t _DML_IFACE_miss_access__io_memory__operation(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t ex = 0;
    {
        exception_type_t v1584__ret_ex UNUSED  = 0;
        if (_DML_M_miss_access__io_memory__operation(_dev, mem_op, map_info, &v1584__ret_ex))
        SIM_LOG_ERROR(_dev->miss_access._obj, 0, "Uncaught DML exception");
        ex = v1584__ret_ex;
    }
    return ex;
}

static bool _DML_PIFACE_miss_access__register_view__big_endian_bitorder(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool big_endian = 0;
    {
        bool v1585__ret_big_endian UNUSED  = 0;
        if (_DML_M_miss_access__register_view__big_endian_bitorder(_dev, &v1585__ret_big_endian))
        SIM_LOG_ERROR(_dev->miss_access._obj, 0, "Uncaught DML exception");
        big_endian = v1585__ret_big_endian;
    }
    return big_endian;
}

static char const *_DML_PIFACE_miss_access__register_view__description(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    char const *desc = NULL;
    {
        char const *v1586__ret_desc UNUSED  = NULL;
        if (_DML_M_miss_access__register_view__description(_dev, &v1586__ret_desc))
        SIM_LOG_ERROR(_dev->miss_access._obj, 0, "Uncaught DML exception");
        desc = v1586__ret_desc;
    }
    return desc;
}

static uint64 _DML_PIFACE_miss_access__register_view__get_register_value(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint64 val = 0;
    {
        uint64 v1587__ret_val UNUSED  = 0;
        if (_DML_M_miss_access__register_view__get_register_value(_dev, reg, &v1587__ret_val))
        SIM_LOG_ERROR(_dev->miss_access._obj, 0, "Uncaught DML exception");
        val = v1587__ret_val;
    }
    return val;
}

static uint32 _DML_PIFACE_miss_access__register_view__number_of_registers(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint32 num = 0;
    {
        uint32 v1588__ret_num UNUSED  = 0;
        if (_DML_M_miss_access__register_view__number_of_registers(_dev, &v1588__ret_num))
        SIM_LOG_ERROR(_dev->miss_access._obj, 0, "Uncaught DML exception");
        num = v1588__ret_num;
    }
    return num;
}

static attr_value_t _DML_PIFACE_miss_access__register_view__register_info(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t info;
    memset((void *)&info, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1589__ret_info UNUSED ;
        memset((void *)&v1589__ret_info, 0, sizeof(attr_value_t ));
        if (_DML_M_miss_access__register_view__register_info(_dev, reg, &v1589__ret_info))
        SIM_LOG_ERROR(_dev->miss_access._obj, 0, "Uncaught DML exception");
        info = v1589__ret_info;
    }
    return info;
}

static void  _DML_PIFACE_miss_access__register_view__set_register_value(conf_object_t *_obj, uint32 reg, uint64 val)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_miss_access__register_view__set_register_value(_dev, reg, val))
    SIM_LOG_ERROR(_dev->miss_access._obj, 0, "Uncaught DML exception");
}

static bool _DML_IFACE_miss_access__register_view__big_endian_bitorder(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool big_endian = 0;
    {
        bool v1591__ret_big_endian UNUSED  = 0;
        if (_DML_M_miss_access__register_view__big_endian_bitorder(_dev, &v1591__ret_big_endian))
        SIM_LOG_ERROR(_dev->miss_access._obj, 0, "Uncaught DML exception");
        big_endian = v1591__ret_big_endian;
    }
    return big_endian;
}

static char const *_DML_IFACE_miss_access__register_view__description(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *desc = NULL;
    {
        char const *v1592__ret_desc UNUSED  = NULL;
        if (_DML_M_miss_access__register_view__description(_dev, &v1592__ret_desc))
        SIM_LOG_ERROR(_dev->miss_access._obj, 0, "Uncaught DML exception");
        desc = v1592__ret_desc;
    }
    return desc;
}

static uint64 _DML_IFACE_miss_access__register_view__get_register_value(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v1593__ret_val UNUSED  = 0;
        if (_DML_M_miss_access__register_view__get_register_value(_dev, reg, &v1593__ret_val))
        SIM_LOG_ERROR(_dev->miss_access._obj, 0, "Uncaught DML exception");
        val = v1593__ret_val;
    }
    return val;
}

static uint32 _DML_IFACE_miss_access__register_view__number_of_registers(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 num = 0;
    {
        uint32 v1594__ret_num UNUSED  = 0;
        if (_DML_M_miss_access__register_view__number_of_registers(_dev, &v1594__ret_num))
        SIM_LOG_ERROR(_dev->miss_access._obj, 0, "Uncaught DML exception");
        num = v1594__ret_num;
    }
    return num;
}

static attr_value_t _DML_IFACE_miss_access__register_view__register_info(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t info;
    memset((void *)&info, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1595__ret_info UNUSED ;
        memset((void *)&v1595__ret_info, 0, sizeof(attr_value_t ));
        if (_DML_M_miss_access__register_view__register_info(_dev, reg, &v1595__ret_info))
        SIM_LOG_ERROR(_dev->miss_access._obj, 0, "Uncaught DML exception");
        info = v1595__ret_info;
    }
    return info;
}

static void  _DML_IFACE_miss_access__register_view__set_register_value(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_miss_access__register_view__set_register_value(_dev, reg, val))
    SIM_LOG_ERROR(_dev->miss_access._obj, 0, "Uncaught DML exception");
}

static attr_value_t _DML_PIFACE_miss_access__register_view_catalog__register_names(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1597__ret_ret UNUSED ;
        memset((void *)&v1597__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_miss_access__register_view_catalog__register_names(_dev, &v1597__ret_ret))
        SIM_LOG_ERROR(_dev->miss_access._obj, 0, "Uncaught DML exception");
        ret = v1597__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_PIFACE_miss_access__register_view_catalog__register_offsets(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1598__ret_ret UNUSED ;
        memset((void *)&v1598__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_miss_access__register_view_catalog__register_offsets(_dev, &v1598__ret_ret))
        SIM_LOG_ERROR(_dev->miss_access._obj, 0, "Uncaught DML exception");
        ret = v1598__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_miss_access__register_view_catalog__register_names(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1599__ret_ret UNUSED ;
        memset((void *)&v1599__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_miss_access__register_view_catalog__register_names(_dev, &v1599__ret_ret))
        SIM_LOG_ERROR(_dev->miss_access._obj, 0, "Uncaught DML exception");
        ret = v1599__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_miss_access__register_view_catalog__register_offsets(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1600__ret_ret UNUSED ;
        memset((void *)&v1600__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_miss_access__register_view_catalog__register_offsets(_dev, &v1600__ret_ret))
        SIM_LOG_ERROR(_dev->miss_access._obj, 0, "Uncaught DML exception");
        ret = v1600__ret_ret;
    }
    return ret;
}

static void  _DML_PIFACE_read_access_memop__bank_instrumentation_subscribe__disable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_read_access_memop__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, connection))
    SIM_LOG_ERROR(_dev->read_access_memop._obj, 0, "Uncaught DML exception");
}

static void  _DML_PIFACE_read_access_memop__bank_instrumentation_subscribe__enable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_read_access_memop__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, connection))
    SIM_LOG_ERROR(_dev->read_access_memop._obj, 0, "Uncaught DML exception");
}

static bank_callback_handle_t _DML_PIFACE_read_access_memop__bank_instrumentation_subscribe__register_after_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1603__ret_handle UNUSED  = 0;
        if (_DML_M_read_access_memop__bank_instrumentation_subscribe__register_after_read(_dev, connection, offset, size, after_read, user_data, &v1603__ret_handle))
        SIM_LOG_ERROR(_dev->read_access_memop._obj, 0, "Uncaught DML exception");
        handle = v1603__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_PIFACE_read_access_memop__bank_instrumentation_subscribe__register_after_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1604__ret_handle UNUSED  = 0;
        if (_DML_M_read_access_memop__bank_instrumentation_subscribe__register_after_write(_dev, connection, offset, size, after_write, user_data, &v1604__ret_handle))
        SIM_LOG_ERROR(_dev->read_access_memop._obj, 0, "Uncaught DML exception");
        handle = v1604__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_PIFACE_read_access_memop__bank_instrumentation_subscribe__register_before_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1605__ret_handle UNUSED  = 0;
        if (_DML_M_read_access_memop__bank_instrumentation_subscribe__register_before_read(_dev, connection, offset, size, before_read, user_data, &v1605__ret_handle))
        SIM_LOG_ERROR(_dev->read_access_memop._obj, 0, "Uncaught DML exception");
        handle = v1605__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_PIFACE_read_access_memop__bank_instrumentation_subscribe__register_before_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1606__ret_handle UNUSED  = 0;
        if (_DML_M_read_access_memop__bank_instrumentation_subscribe__register_before_write(_dev, connection, offset, size, before_write, user_data, &v1606__ret_handle))
        SIM_LOG_ERROR(_dev->read_access_memop._obj, 0, "Uncaught DML exception");
        handle = v1606__ret_handle;
    }
    return handle;
}

static void  _DML_PIFACE_read_access_memop__bank_instrumentation_subscribe__remove_callback(conf_object_t *_obj, bank_callback_handle_t callback)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_read_access_memop__bank_instrumentation_subscribe__remove_callback(_dev, callback))
    SIM_LOG_ERROR(_dev->read_access_memop._obj, 0, "Uncaught DML exception");
}

static void  _DML_PIFACE_read_access_memop__bank_instrumentation_subscribe__remove_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_read_access_memop__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, connection))
    SIM_LOG_ERROR(_dev->read_access_memop._obj, 0, "Uncaught DML exception");
}

static void  _DML_IFACE_read_access_memop__bank_instrumentation_subscribe__disable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_read_access_memop__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, connection))
    SIM_LOG_ERROR(_dev->read_access_memop._obj, 0, "Uncaught DML exception");
}

static void  _DML_IFACE_read_access_memop__bank_instrumentation_subscribe__enable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_read_access_memop__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, connection))
    SIM_LOG_ERROR(_dev->read_access_memop._obj, 0, "Uncaught DML exception");
}

static bank_callback_handle_t _DML_IFACE_read_access_memop__bank_instrumentation_subscribe__register_after_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1611__ret_handle UNUSED  = 0;
        if (_DML_M_read_access_memop__bank_instrumentation_subscribe__register_after_read(_dev, connection, offset, size, after_read, user_data, &v1611__ret_handle))
        SIM_LOG_ERROR(_dev->read_access_memop._obj, 0, "Uncaught DML exception");
        handle = v1611__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_read_access_memop__bank_instrumentation_subscribe__register_after_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1612__ret_handle UNUSED  = 0;
        if (_DML_M_read_access_memop__bank_instrumentation_subscribe__register_after_write(_dev, connection, offset, size, after_write, user_data, &v1612__ret_handle))
        SIM_LOG_ERROR(_dev->read_access_memop._obj, 0, "Uncaught DML exception");
        handle = v1612__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_read_access_memop__bank_instrumentation_subscribe__register_before_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1613__ret_handle UNUSED  = 0;
        if (_DML_M_read_access_memop__bank_instrumentation_subscribe__register_before_read(_dev, connection, offset, size, before_read, user_data, &v1613__ret_handle))
        SIM_LOG_ERROR(_dev->read_access_memop._obj, 0, "Uncaught DML exception");
        handle = v1613__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_read_access_memop__bank_instrumentation_subscribe__register_before_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1614__ret_handle UNUSED  = 0;
        if (_DML_M_read_access_memop__bank_instrumentation_subscribe__register_before_write(_dev, connection, offset, size, before_write, user_data, &v1614__ret_handle))
        SIM_LOG_ERROR(_dev->read_access_memop._obj, 0, "Uncaught DML exception");
        handle = v1614__ret_handle;
    }
    return handle;
}

static void  _DML_IFACE_read_access_memop__bank_instrumentation_subscribe__remove_callback(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_read_access_memop__bank_instrumentation_subscribe__remove_callback(_dev, callback))
    SIM_LOG_ERROR(_dev->read_access_memop._obj, 0, "Uncaught DML exception");
}

static void  _DML_IFACE_read_access_memop__bank_instrumentation_subscribe__remove_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_read_access_memop__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, connection))
    SIM_LOG_ERROR(_dev->read_access_memop._obj, 0, "Uncaught DML exception");
}

static attr_value_t _DML_PIFACE_read_access_memop__instrumentation_order__get_connections(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t connections;
    memset((void *)&connections, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1617__ret_connections UNUSED ;
        memset((void *)&v1617__ret_connections, 0, sizeof(attr_value_t ));
        if (_DML_M_read_access_memop__instrumentation_order__get_connections(_dev, &v1617__ret_connections))
        SIM_LOG_ERROR(_dev->read_access_memop._obj, 0, "Uncaught DML exception");
        connections = v1617__ret_connections;
    }
    return connections;
}

static bool _DML_PIFACE_read_access_memop__instrumentation_order__move_before(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool success = 0;
    {
        bool v1618__ret_success UNUSED  = 0;
        if (_DML_M_read_access_memop__instrumentation_order__move_before(_dev, connection, before, &v1618__ret_success))
        SIM_LOG_ERROR(_dev->read_access_memop._obj, 0, "Uncaught DML exception");
        success = v1618__ret_success;
    }
    return success;
}

static attr_value_t _DML_IFACE_read_access_memop__instrumentation_order__get_connections(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t connections;
    memset((void *)&connections, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1619__ret_connections UNUSED ;
        memset((void *)&v1619__ret_connections, 0, sizeof(attr_value_t ));
        if (_DML_M_read_access_memop__instrumentation_order__get_connections(_dev, &v1619__ret_connections))
        SIM_LOG_ERROR(_dev->read_access_memop._obj, 0, "Uncaught DML exception");
        connections = v1619__ret_connections;
    }
    return connections;
}

static bool _DML_IFACE_read_access_memop__instrumentation_order__move_before(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool success = 0;
    {
        bool v1620__ret_success UNUSED  = 0;
        if (_DML_M_read_access_memop__instrumentation_order__move_before(_dev, connection, before, &v1620__ret_success))
        SIM_LOG_ERROR(_dev->read_access_memop._obj, 0, "Uncaught DML exception");
        success = v1620__ret_success;
    }
    return success;
}

static attr_value_t _DML_PIFACE_read_access_memop__int_register__all_registers(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t vals;
    memset((void *)&vals, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1621__ret_vals UNUSED ;
        memset((void *)&v1621__ret_vals, 0, sizeof(attr_value_t ));
        if (_DML_M_read_access_memop__int_register__all_registers(_dev, &v1621__ret_vals))
        SIM_LOG_ERROR(_dev->read_access_memop._obj, 0, "Uncaught DML exception");
        vals = v1621__ret_vals;
    }
    return vals;
}

static char const *_DML_PIFACE_read_access_memop__int_register__get_name(conf_object_t *_obj, int num)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    char const *name = NULL;
    {
        char const *v1622__ret_name UNUSED  = NULL;
        if (_DML_M_read_access_memop__int_register__get_name(_dev, num, &v1622__ret_name))
        SIM_LOG_ERROR(_dev->read_access_memop._obj, 0, "Uncaught DML exception");
        name = v1622__ret_name;
    }
    return name;
}

static int _DML_PIFACE_read_access_memop__int_register__get_number(conf_object_t *_obj, char const *name)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    int num = 0;
    {
        int v1623__ret_num UNUSED  = 0;
        if (_DML_M_read_access_memop__int_register__get_number(_dev, name, &v1623__ret_num))
        SIM_LOG_ERROR(_dev->read_access_memop._obj, 0, "Uncaught DML exception");
        num = v1623__ret_num;
    }
    return num;
}

static uint64 _DML_PIFACE_read_access_memop__int_register__read(conf_object_t *_obj, int num)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint64 val = 0;
    {
        uint64 v1624__ret_val UNUSED  = 0;
        if (_DML_M_read_access_memop__int_register__read(_dev, num, &v1624__ret_val))
        SIM_LOG_ERROR(_dev->read_access_memop._obj, 0, "Uncaught DML exception");
        val = v1624__ret_val;
    }
    return val;
}

static int _DML_PIFACE_read_access_memop__int_register__register_info(conf_object_t *_obj, int reg, ireg_info_t reqinfo)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    int info = 0;
    {
        int v1625__ret_info UNUSED  = 0;
        if (_DML_M_read_access_memop__int_register__register_info(_dev, reg, reqinfo, &v1625__ret_info))
        SIM_LOG_ERROR(_dev->read_access_memop._obj, 0, "Uncaught DML exception");
        info = v1625__ret_info;
    }
    return info;
}

static void  _DML_PIFACE_read_access_memop__int_register__write(conf_object_t *_obj, int num, uint64 val)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_read_access_memop__int_register__write(_dev, num, val))
    SIM_LOG_ERROR(_dev->read_access_memop._obj, 0, "Uncaught DML exception");
}

static attr_value_t _DML_IFACE_read_access_memop__int_register__all_registers(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t vals;
    memset((void *)&vals, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1627__ret_vals UNUSED ;
        memset((void *)&v1627__ret_vals, 0, sizeof(attr_value_t ));
        if (_DML_M_read_access_memop__int_register__all_registers(_dev, &v1627__ret_vals))
        SIM_LOG_ERROR(_dev->read_access_memop._obj, 0, "Uncaught DML exception");
        vals = v1627__ret_vals;
    }
    return vals;
}

static char const *_DML_IFACE_read_access_memop__int_register__get_name(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *name = NULL;
    {
        char const *v1628__ret_name UNUSED  = NULL;
        if (_DML_M_read_access_memop__int_register__get_name(_dev, num, &v1628__ret_name))
        SIM_LOG_ERROR(_dev->read_access_memop._obj, 0, "Uncaught DML exception");
        name = v1628__ret_name;
    }
    return name;
}

static int _DML_IFACE_read_access_memop__int_register__get_number(conf_object_t *_obj, char const *name)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int num = 0;
    {
        int v1629__ret_num UNUSED  = 0;
        if (_DML_M_read_access_memop__int_register__get_number(_dev, name, &v1629__ret_num))
        SIM_LOG_ERROR(_dev->read_access_memop._obj, 0, "Uncaught DML exception");
        num = v1629__ret_num;
    }
    return num;
}

static uint64 _DML_IFACE_read_access_memop__int_register__read(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v1630__ret_val UNUSED  = 0;
        if (_DML_M_read_access_memop__int_register__read(_dev, num, &v1630__ret_val))
        SIM_LOG_ERROR(_dev->read_access_memop._obj, 0, "Uncaught DML exception");
        val = v1630__ret_val;
    }
    return val;
}

static int _DML_IFACE_read_access_memop__int_register__register_info(conf_object_t *_obj, int reg, ireg_info_t reqinfo)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int info = 0;
    {
        int v1631__ret_info UNUSED  = 0;
        if (_DML_M_read_access_memop__int_register__register_info(_dev, reg, reqinfo, &v1631__ret_info))
        SIM_LOG_ERROR(_dev->read_access_memop._obj, 0, "Uncaught DML exception");
        info = v1631__ret_info;
    }
    return info;
}

static void  _DML_IFACE_read_access_memop__int_register__write(conf_object_t *_obj, int num, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_read_access_memop__int_register__write(_dev, num, val))
    SIM_LOG_ERROR(_dev->read_access_memop._obj, 0, "Uncaught DML exception");
}

static exception_type_t _DML_PIFACE_read_access_memop__io_memory__operation(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    exception_type_t ex = 0;
    {
        exception_type_t v1633__ret_ex UNUSED  = 0;
        if (_DML_M_read_access_memop__io_memory__operation(_dev, mem_op, map_info, &v1633__ret_ex))
        SIM_LOG_ERROR(_dev->read_access_memop._obj, 0, "Uncaught DML exception");
        ex = v1633__ret_ex;
    }
    return ex;
}

static exception_type_t _DML_IFACE_read_access_memop__io_memory__operation(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t ex = 0;
    {
        exception_type_t v1634__ret_ex UNUSED  = 0;
        if (_DML_M_read_access_memop__io_memory__operation(_dev, mem_op, map_info, &v1634__ret_ex))
        SIM_LOG_ERROR(_dev->read_access_memop._obj, 0, "Uncaught DML exception");
        ex = v1634__ret_ex;
    }
    return ex;
}

static bool _DML_PIFACE_read_access_memop__register_view__big_endian_bitorder(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool big_endian = 0;
    {
        bool v1635__ret_big_endian UNUSED  = 0;
        if (_DML_M_read_access_memop__register_view__big_endian_bitorder(_dev, &v1635__ret_big_endian))
        SIM_LOG_ERROR(_dev->read_access_memop._obj, 0, "Uncaught DML exception");
        big_endian = v1635__ret_big_endian;
    }
    return big_endian;
}

static char const *_DML_PIFACE_read_access_memop__register_view__description(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    char const *desc = NULL;
    {
        char const *v1636__ret_desc UNUSED  = NULL;
        if (_DML_M_read_access_memop__register_view__description(_dev, &v1636__ret_desc))
        SIM_LOG_ERROR(_dev->read_access_memop._obj, 0, "Uncaught DML exception");
        desc = v1636__ret_desc;
    }
    return desc;
}

static uint64 _DML_PIFACE_read_access_memop__register_view__get_register_value(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint64 val = 0;
    {
        uint64 v1637__ret_val UNUSED  = 0;
        if (_DML_M_read_access_memop__register_view__get_register_value(_dev, reg, &v1637__ret_val))
        SIM_LOG_ERROR(_dev->read_access_memop._obj, 0, "Uncaught DML exception");
        val = v1637__ret_val;
    }
    return val;
}

static uint32 _DML_PIFACE_read_access_memop__register_view__number_of_registers(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint32 num = 0;
    {
        uint32 v1638__ret_num UNUSED  = 0;
        if (_DML_M_read_access_memop__register_view__number_of_registers(_dev, &v1638__ret_num))
        SIM_LOG_ERROR(_dev->read_access_memop._obj, 0, "Uncaught DML exception");
        num = v1638__ret_num;
    }
    return num;
}

static attr_value_t _DML_PIFACE_read_access_memop__register_view__register_info(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t info;
    memset((void *)&info, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1639__ret_info UNUSED ;
        memset((void *)&v1639__ret_info, 0, sizeof(attr_value_t ));
        if (_DML_M_read_access_memop__register_view__register_info(_dev, reg, &v1639__ret_info))
        SIM_LOG_ERROR(_dev->read_access_memop._obj, 0, "Uncaught DML exception");
        info = v1639__ret_info;
    }
    return info;
}

static void  _DML_PIFACE_read_access_memop__register_view__set_register_value(conf_object_t *_obj, uint32 reg, uint64 val)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_read_access_memop__register_view__set_register_value(_dev, reg, val))
    SIM_LOG_ERROR(_dev->read_access_memop._obj, 0, "Uncaught DML exception");
}

static bool _DML_IFACE_read_access_memop__register_view__big_endian_bitorder(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool big_endian = 0;
    {
        bool v1641__ret_big_endian UNUSED  = 0;
        if (_DML_M_read_access_memop__register_view__big_endian_bitorder(_dev, &v1641__ret_big_endian))
        SIM_LOG_ERROR(_dev->read_access_memop._obj, 0, "Uncaught DML exception");
        big_endian = v1641__ret_big_endian;
    }
    return big_endian;
}

static char const *_DML_IFACE_read_access_memop__register_view__description(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *desc = NULL;
    {
        char const *v1642__ret_desc UNUSED  = NULL;
        if (_DML_M_read_access_memop__register_view__description(_dev, &v1642__ret_desc))
        SIM_LOG_ERROR(_dev->read_access_memop._obj, 0, "Uncaught DML exception");
        desc = v1642__ret_desc;
    }
    return desc;
}

static uint64 _DML_IFACE_read_access_memop__register_view__get_register_value(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v1643__ret_val UNUSED  = 0;
        if (_DML_M_read_access_memop__register_view__get_register_value(_dev, reg, &v1643__ret_val))
        SIM_LOG_ERROR(_dev->read_access_memop._obj, 0, "Uncaught DML exception");
        val = v1643__ret_val;
    }
    return val;
}

static uint32 _DML_IFACE_read_access_memop__register_view__number_of_registers(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 num = 0;
    {
        uint32 v1644__ret_num UNUSED  = 0;
        if (_DML_M_read_access_memop__register_view__number_of_registers(_dev, &v1644__ret_num))
        SIM_LOG_ERROR(_dev->read_access_memop._obj, 0, "Uncaught DML exception");
        num = v1644__ret_num;
    }
    return num;
}

static attr_value_t _DML_IFACE_read_access_memop__register_view__register_info(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t info;
    memset((void *)&info, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1645__ret_info UNUSED ;
        memset((void *)&v1645__ret_info, 0, sizeof(attr_value_t ));
        if (_DML_M_read_access_memop__register_view__register_info(_dev, reg, &v1645__ret_info))
        SIM_LOG_ERROR(_dev->read_access_memop._obj, 0, "Uncaught DML exception");
        info = v1645__ret_info;
    }
    return info;
}

static void  _DML_IFACE_read_access_memop__register_view__set_register_value(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_read_access_memop__register_view__set_register_value(_dev, reg, val))
    SIM_LOG_ERROR(_dev->read_access_memop._obj, 0, "Uncaught DML exception");
}

static attr_value_t _DML_PIFACE_read_access_memop__register_view_catalog__register_names(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1647__ret_ret UNUSED ;
        memset((void *)&v1647__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_read_access_memop__register_view_catalog__register_names(_dev, &v1647__ret_ret))
        SIM_LOG_ERROR(_dev->read_access_memop._obj, 0, "Uncaught DML exception");
        ret = v1647__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_PIFACE_read_access_memop__register_view_catalog__register_offsets(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1648__ret_ret UNUSED ;
        memset((void *)&v1648__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_read_access_memop__register_view_catalog__register_offsets(_dev, &v1648__ret_ret))
        SIM_LOG_ERROR(_dev->read_access_memop._obj, 0, "Uncaught DML exception");
        ret = v1648__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_read_access_memop__register_view_catalog__register_names(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1649__ret_ret UNUSED ;
        memset((void *)&v1649__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_read_access_memop__register_view_catalog__register_names(_dev, &v1649__ret_ret))
        SIM_LOG_ERROR(_dev->read_access_memop._obj, 0, "Uncaught DML exception");
        ret = v1649__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_read_access_memop__register_view_catalog__register_offsets(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1650__ret_ret UNUSED ;
        memset((void *)&v1650__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_read_access_memop__register_view_catalog__register_offsets(_dev, &v1650__ret_ret))
        SIM_LOG_ERROR(_dev->read_access_memop._obj, 0, "Uncaught DML exception");
        ret = v1650__ret_ret;
    }
    return ret;
}

static void  _DML_PIFACE_rw_access__bank_instrumentation_subscribe__disable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_rw_access__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, connection))
    SIM_LOG_ERROR(_dev->rw_access._obj, 0, "Uncaught DML exception");
}

static void  _DML_PIFACE_rw_access__bank_instrumentation_subscribe__enable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_rw_access__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, connection))
    SIM_LOG_ERROR(_dev->rw_access._obj, 0, "Uncaught DML exception");
}

static bank_callback_handle_t _DML_PIFACE_rw_access__bank_instrumentation_subscribe__register_after_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1653__ret_handle UNUSED  = 0;
        if (_DML_M_rw_access__bank_instrumentation_subscribe__register_after_read(_dev, connection, offset, size, after_read, user_data, &v1653__ret_handle))
        SIM_LOG_ERROR(_dev->rw_access._obj, 0, "Uncaught DML exception");
        handle = v1653__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_PIFACE_rw_access__bank_instrumentation_subscribe__register_after_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1654__ret_handle UNUSED  = 0;
        if (_DML_M_rw_access__bank_instrumentation_subscribe__register_after_write(_dev, connection, offset, size, after_write, user_data, &v1654__ret_handle))
        SIM_LOG_ERROR(_dev->rw_access._obj, 0, "Uncaught DML exception");
        handle = v1654__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_PIFACE_rw_access__bank_instrumentation_subscribe__register_before_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1655__ret_handle UNUSED  = 0;
        if (_DML_M_rw_access__bank_instrumentation_subscribe__register_before_read(_dev, connection, offset, size, before_read, user_data, &v1655__ret_handle))
        SIM_LOG_ERROR(_dev->rw_access._obj, 0, "Uncaught DML exception");
        handle = v1655__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_PIFACE_rw_access__bank_instrumentation_subscribe__register_before_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1656__ret_handle UNUSED  = 0;
        if (_DML_M_rw_access__bank_instrumentation_subscribe__register_before_write(_dev, connection, offset, size, before_write, user_data, &v1656__ret_handle))
        SIM_LOG_ERROR(_dev->rw_access._obj, 0, "Uncaught DML exception");
        handle = v1656__ret_handle;
    }
    return handle;
}

static void  _DML_PIFACE_rw_access__bank_instrumentation_subscribe__remove_callback(conf_object_t *_obj, bank_callback_handle_t callback)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_rw_access__bank_instrumentation_subscribe__remove_callback(_dev, callback))
    SIM_LOG_ERROR(_dev->rw_access._obj, 0, "Uncaught DML exception");
}

static void  _DML_PIFACE_rw_access__bank_instrumentation_subscribe__remove_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_rw_access__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, connection))
    SIM_LOG_ERROR(_dev->rw_access._obj, 0, "Uncaught DML exception");
}

static void  _DML_IFACE_rw_access__bank_instrumentation_subscribe__disable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_rw_access__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, connection))
    SIM_LOG_ERROR(_dev->rw_access._obj, 0, "Uncaught DML exception");
}

static void  _DML_IFACE_rw_access__bank_instrumentation_subscribe__enable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_rw_access__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, connection))
    SIM_LOG_ERROR(_dev->rw_access._obj, 0, "Uncaught DML exception");
}

static bank_callback_handle_t _DML_IFACE_rw_access__bank_instrumentation_subscribe__register_after_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1661__ret_handle UNUSED  = 0;
        if (_DML_M_rw_access__bank_instrumentation_subscribe__register_after_read(_dev, connection, offset, size, after_read, user_data, &v1661__ret_handle))
        SIM_LOG_ERROR(_dev->rw_access._obj, 0, "Uncaught DML exception");
        handle = v1661__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_rw_access__bank_instrumentation_subscribe__register_after_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1662__ret_handle UNUSED  = 0;
        if (_DML_M_rw_access__bank_instrumentation_subscribe__register_after_write(_dev, connection, offset, size, after_write, user_data, &v1662__ret_handle))
        SIM_LOG_ERROR(_dev->rw_access._obj, 0, "Uncaught DML exception");
        handle = v1662__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_rw_access__bank_instrumentation_subscribe__register_before_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1663__ret_handle UNUSED  = 0;
        if (_DML_M_rw_access__bank_instrumentation_subscribe__register_before_read(_dev, connection, offset, size, before_read, user_data, &v1663__ret_handle))
        SIM_LOG_ERROR(_dev->rw_access._obj, 0, "Uncaught DML exception");
        handle = v1663__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_rw_access__bank_instrumentation_subscribe__register_before_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1664__ret_handle UNUSED  = 0;
        if (_DML_M_rw_access__bank_instrumentation_subscribe__register_before_write(_dev, connection, offset, size, before_write, user_data, &v1664__ret_handle))
        SIM_LOG_ERROR(_dev->rw_access._obj, 0, "Uncaught DML exception");
        handle = v1664__ret_handle;
    }
    return handle;
}

static void  _DML_IFACE_rw_access__bank_instrumentation_subscribe__remove_callback(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_rw_access__bank_instrumentation_subscribe__remove_callback(_dev, callback))
    SIM_LOG_ERROR(_dev->rw_access._obj, 0, "Uncaught DML exception");
}

static void  _DML_IFACE_rw_access__bank_instrumentation_subscribe__remove_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_rw_access__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, connection))
    SIM_LOG_ERROR(_dev->rw_access._obj, 0, "Uncaught DML exception");
}

static attr_value_t _DML_PIFACE_rw_access__instrumentation_order__get_connections(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t connections;
    memset((void *)&connections, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1667__ret_connections UNUSED ;
        memset((void *)&v1667__ret_connections, 0, sizeof(attr_value_t ));
        if (_DML_M_rw_access__instrumentation_order__get_connections(_dev, &v1667__ret_connections))
        SIM_LOG_ERROR(_dev->rw_access._obj, 0, "Uncaught DML exception");
        connections = v1667__ret_connections;
    }
    return connections;
}

static bool _DML_PIFACE_rw_access__instrumentation_order__move_before(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool success = 0;
    {
        bool v1668__ret_success UNUSED  = 0;
        if (_DML_M_rw_access__instrumentation_order__move_before(_dev, connection, before, &v1668__ret_success))
        SIM_LOG_ERROR(_dev->rw_access._obj, 0, "Uncaught DML exception");
        success = v1668__ret_success;
    }
    return success;
}

static attr_value_t _DML_IFACE_rw_access__instrumentation_order__get_connections(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t connections;
    memset((void *)&connections, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1669__ret_connections UNUSED ;
        memset((void *)&v1669__ret_connections, 0, sizeof(attr_value_t ));
        if (_DML_M_rw_access__instrumentation_order__get_connections(_dev, &v1669__ret_connections))
        SIM_LOG_ERROR(_dev->rw_access._obj, 0, "Uncaught DML exception");
        connections = v1669__ret_connections;
    }
    return connections;
}

static bool _DML_IFACE_rw_access__instrumentation_order__move_before(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool success = 0;
    {
        bool v1670__ret_success UNUSED  = 0;
        if (_DML_M_rw_access__instrumentation_order__move_before(_dev, connection, before, &v1670__ret_success))
        SIM_LOG_ERROR(_dev->rw_access._obj, 0, "Uncaught DML exception");
        success = v1670__ret_success;
    }
    return success;
}

static attr_value_t _DML_PIFACE_rw_access__int_register__all_registers(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t vals;
    memset((void *)&vals, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1671__ret_vals UNUSED ;
        memset((void *)&v1671__ret_vals, 0, sizeof(attr_value_t ));
        if (_DML_M_rw_access__int_register__all_registers(_dev, &v1671__ret_vals))
        SIM_LOG_ERROR(_dev->rw_access._obj, 0, "Uncaught DML exception");
        vals = v1671__ret_vals;
    }
    return vals;
}

static char const *_DML_PIFACE_rw_access__int_register__get_name(conf_object_t *_obj, int num)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    char const *name = NULL;
    {
        char const *v1672__ret_name UNUSED  = NULL;
        if (_DML_M_rw_access__int_register__get_name(_dev, num, &v1672__ret_name))
        SIM_LOG_ERROR(_dev->rw_access._obj, 0, "Uncaught DML exception");
        name = v1672__ret_name;
    }
    return name;
}

static int _DML_PIFACE_rw_access__int_register__get_number(conf_object_t *_obj, char const *name)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    int num = 0;
    {
        int v1673__ret_num UNUSED  = 0;
        if (_DML_M_rw_access__int_register__get_number(_dev, name, &v1673__ret_num))
        SIM_LOG_ERROR(_dev->rw_access._obj, 0, "Uncaught DML exception");
        num = v1673__ret_num;
    }
    return num;
}

static uint64 _DML_PIFACE_rw_access__int_register__read(conf_object_t *_obj, int num)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint64 val = 0;
    {
        uint64 v1674__ret_val UNUSED  = 0;
        if (_DML_M_rw_access__int_register__read(_dev, num, &v1674__ret_val))
        SIM_LOG_ERROR(_dev->rw_access._obj, 0, "Uncaught DML exception");
        val = v1674__ret_val;
    }
    return val;
}

static int _DML_PIFACE_rw_access__int_register__register_info(conf_object_t *_obj, int reg, ireg_info_t reqinfo)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    int info = 0;
    {
        int v1675__ret_info UNUSED  = 0;
        if (_DML_M_rw_access__int_register__register_info(_dev, reg, reqinfo, &v1675__ret_info))
        SIM_LOG_ERROR(_dev->rw_access._obj, 0, "Uncaught DML exception");
        info = v1675__ret_info;
    }
    return info;
}

static void  _DML_PIFACE_rw_access__int_register__write(conf_object_t *_obj, int num, uint64 val)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_rw_access__int_register__write(_dev, num, val))
    SIM_LOG_ERROR(_dev->rw_access._obj, 0, "Uncaught DML exception");
}

static attr_value_t _DML_IFACE_rw_access__int_register__all_registers(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t vals;
    memset((void *)&vals, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1677__ret_vals UNUSED ;
        memset((void *)&v1677__ret_vals, 0, sizeof(attr_value_t ));
        if (_DML_M_rw_access__int_register__all_registers(_dev, &v1677__ret_vals))
        SIM_LOG_ERROR(_dev->rw_access._obj, 0, "Uncaught DML exception");
        vals = v1677__ret_vals;
    }
    return vals;
}

static char const *_DML_IFACE_rw_access__int_register__get_name(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *name = NULL;
    {
        char const *v1678__ret_name UNUSED  = NULL;
        if (_DML_M_rw_access__int_register__get_name(_dev, num, &v1678__ret_name))
        SIM_LOG_ERROR(_dev->rw_access._obj, 0, "Uncaught DML exception");
        name = v1678__ret_name;
    }
    return name;
}

static int _DML_IFACE_rw_access__int_register__get_number(conf_object_t *_obj, char const *name)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int num = 0;
    {
        int v1679__ret_num UNUSED  = 0;
        if (_DML_M_rw_access__int_register__get_number(_dev, name, &v1679__ret_num))
        SIM_LOG_ERROR(_dev->rw_access._obj, 0, "Uncaught DML exception");
        num = v1679__ret_num;
    }
    return num;
}

static uint64 _DML_IFACE_rw_access__int_register__read(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v1680__ret_val UNUSED  = 0;
        if (_DML_M_rw_access__int_register__read(_dev, num, &v1680__ret_val))
        SIM_LOG_ERROR(_dev->rw_access._obj, 0, "Uncaught DML exception");
        val = v1680__ret_val;
    }
    return val;
}

static int _DML_IFACE_rw_access__int_register__register_info(conf_object_t *_obj, int reg, ireg_info_t reqinfo)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int info = 0;
    {
        int v1681__ret_info UNUSED  = 0;
        if (_DML_M_rw_access__int_register__register_info(_dev, reg, reqinfo, &v1681__ret_info))
        SIM_LOG_ERROR(_dev->rw_access._obj, 0, "Uncaught DML exception");
        info = v1681__ret_info;
    }
    return info;
}

static void  _DML_IFACE_rw_access__int_register__write(conf_object_t *_obj, int num, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_rw_access__int_register__write(_dev, num, val))
    SIM_LOG_ERROR(_dev->rw_access._obj, 0, "Uncaught DML exception");
}

static exception_type_t _DML_PIFACE_rw_access__io_memory__operation(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    exception_type_t ex = 0;
    {
        exception_type_t v1683__ret_ex UNUSED  = 0;
        if (_DML_M_rw_access__io_memory__operation(_dev, mem_op, map_info, &v1683__ret_ex))
        SIM_LOG_ERROR(_dev->rw_access._obj, 0, "Uncaught DML exception");
        ex = v1683__ret_ex;
    }
    return ex;
}

static exception_type_t _DML_IFACE_rw_access__io_memory__operation(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t ex = 0;
    {
        exception_type_t v1684__ret_ex UNUSED  = 0;
        if (_DML_M_rw_access__io_memory__operation(_dev, mem_op, map_info, &v1684__ret_ex))
        SIM_LOG_ERROR(_dev->rw_access._obj, 0, "Uncaught DML exception");
        ex = v1684__ret_ex;
    }
    return ex;
}

static bool _DML_PIFACE_rw_access__register_view__big_endian_bitorder(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool big_endian = 0;
    {
        bool v1685__ret_big_endian UNUSED  = 0;
        if (_DML_M_rw_access__register_view__big_endian_bitorder(_dev, &v1685__ret_big_endian))
        SIM_LOG_ERROR(_dev->rw_access._obj, 0, "Uncaught DML exception");
        big_endian = v1685__ret_big_endian;
    }
    return big_endian;
}

static char const *_DML_PIFACE_rw_access__register_view__description(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    char const *desc = NULL;
    {
        char const *v1686__ret_desc UNUSED  = NULL;
        if (_DML_M_rw_access__register_view__description(_dev, &v1686__ret_desc))
        SIM_LOG_ERROR(_dev->rw_access._obj, 0, "Uncaught DML exception");
        desc = v1686__ret_desc;
    }
    return desc;
}

static uint64 _DML_PIFACE_rw_access__register_view__get_register_value(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint64 val = 0;
    {
        uint64 v1687__ret_val UNUSED  = 0;
        if (_DML_M_rw_access__register_view__get_register_value(_dev, reg, &v1687__ret_val))
        SIM_LOG_ERROR(_dev->rw_access._obj, 0, "Uncaught DML exception");
        val = v1687__ret_val;
    }
    return val;
}

static uint32 _DML_PIFACE_rw_access__register_view__number_of_registers(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint32 num = 0;
    {
        uint32 v1688__ret_num UNUSED  = 0;
        if (_DML_M_rw_access__register_view__number_of_registers(_dev, &v1688__ret_num))
        SIM_LOG_ERROR(_dev->rw_access._obj, 0, "Uncaught DML exception");
        num = v1688__ret_num;
    }
    return num;
}

static attr_value_t _DML_PIFACE_rw_access__register_view__register_info(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t info;
    memset((void *)&info, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1689__ret_info UNUSED ;
        memset((void *)&v1689__ret_info, 0, sizeof(attr_value_t ));
        if (_DML_M_rw_access__register_view__register_info(_dev, reg, &v1689__ret_info))
        SIM_LOG_ERROR(_dev->rw_access._obj, 0, "Uncaught DML exception");
        info = v1689__ret_info;
    }
    return info;
}

static void  _DML_PIFACE_rw_access__register_view__set_register_value(conf_object_t *_obj, uint32 reg, uint64 val)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_rw_access__register_view__set_register_value(_dev, reg, val))
    SIM_LOG_ERROR(_dev->rw_access._obj, 0, "Uncaught DML exception");
}

static bool _DML_IFACE_rw_access__register_view__big_endian_bitorder(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool big_endian = 0;
    {
        bool v1691__ret_big_endian UNUSED  = 0;
        if (_DML_M_rw_access__register_view__big_endian_bitorder(_dev, &v1691__ret_big_endian))
        SIM_LOG_ERROR(_dev->rw_access._obj, 0, "Uncaught DML exception");
        big_endian = v1691__ret_big_endian;
    }
    return big_endian;
}

static char const *_DML_IFACE_rw_access__register_view__description(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *desc = NULL;
    {
        char const *v1692__ret_desc UNUSED  = NULL;
        if (_DML_M_rw_access__register_view__description(_dev, &v1692__ret_desc))
        SIM_LOG_ERROR(_dev->rw_access._obj, 0, "Uncaught DML exception");
        desc = v1692__ret_desc;
    }
    return desc;
}

static uint64 _DML_IFACE_rw_access__register_view__get_register_value(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v1693__ret_val UNUSED  = 0;
        if (_DML_M_rw_access__register_view__get_register_value(_dev, reg, &v1693__ret_val))
        SIM_LOG_ERROR(_dev->rw_access._obj, 0, "Uncaught DML exception");
        val = v1693__ret_val;
    }
    return val;
}

static uint32 _DML_IFACE_rw_access__register_view__number_of_registers(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 num = 0;
    {
        uint32 v1694__ret_num UNUSED  = 0;
        if (_DML_M_rw_access__register_view__number_of_registers(_dev, &v1694__ret_num))
        SIM_LOG_ERROR(_dev->rw_access._obj, 0, "Uncaught DML exception");
        num = v1694__ret_num;
    }
    return num;
}

static attr_value_t _DML_IFACE_rw_access__register_view__register_info(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t info;
    memset((void *)&info, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1695__ret_info UNUSED ;
        memset((void *)&v1695__ret_info, 0, sizeof(attr_value_t ));
        if (_DML_M_rw_access__register_view__register_info(_dev, reg, &v1695__ret_info))
        SIM_LOG_ERROR(_dev->rw_access._obj, 0, "Uncaught DML exception");
        info = v1695__ret_info;
    }
    return info;
}

static void  _DML_IFACE_rw_access__register_view__set_register_value(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_rw_access__register_view__set_register_value(_dev, reg, val))
    SIM_LOG_ERROR(_dev->rw_access._obj, 0, "Uncaught DML exception");
}

static attr_value_t _DML_PIFACE_rw_access__register_view_catalog__register_names(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1697__ret_ret UNUSED ;
        memset((void *)&v1697__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_rw_access__register_view_catalog__register_names(_dev, &v1697__ret_ret))
        SIM_LOG_ERROR(_dev->rw_access._obj, 0, "Uncaught DML exception");
        ret = v1697__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_PIFACE_rw_access__register_view_catalog__register_offsets(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1698__ret_ret UNUSED ;
        memset((void *)&v1698__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_rw_access__register_view_catalog__register_offsets(_dev, &v1698__ret_ret))
        SIM_LOG_ERROR(_dev->rw_access._obj, 0, "Uncaught DML exception");
        ret = v1698__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_rw_access__register_view_catalog__register_names(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1699__ret_ret UNUSED ;
        memset((void *)&v1699__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_rw_access__register_view_catalog__register_names(_dev, &v1699__ret_ret))
        SIM_LOG_ERROR(_dev->rw_access._obj, 0, "Uncaught DML exception");
        ret = v1699__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_rw_access__register_view_catalog__register_offsets(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1700__ret_ret UNUSED ;
        memset((void *)&v1700__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_rw_access__register_view_catalog__register_offsets(_dev, &v1700__ret_ret))
        SIM_LOG_ERROR(_dev->rw_access._obj, 0, "Uncaught DML exception");
        ret = v1700__ret_ret;
    }
    return ret;
}

static void  _DML_PIFACE_write_access_memop__bank_instrumentation_subscribe__disable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_write_access_memop__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, connection))
    SIM_LOG_ERROR(_dev->write_access_memop._obj, 0, "Uncaught DML exception");
}

static void  _DML_PIFACE_write_access_memop__bank_instrumentation_subscribe__enable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_write_access_memop__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, connection))
    SIM_LOG_ERROR(_dev->write_access_memop._obj, 0, "Uncaught DML exception");
}

static bank_callback_handle_t _DML_PIFACE_write_access_memop__bank_instrumentation_subscribe__register_after_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1703__ret_handle UNUSED  = 0;
        if (_DML_M_write_access_memop__bank_instrumentation_subscribe__register_after_read(_dev, connection, offset, size, after_read, user_data, &v1703__ret_handle))
        SIM_LOG_ERROR(_dev->write_access_memop._obj, 0, "Uncaught DML exception");
        handle = v1703__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_PIFACE_write_access_memop__bank_instrumentation_subscribe__register_after_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1704__ret_handle UNUSED  = 0;
        if (_DML_M_write_access_memop__bank_instrumentation_subscribe__register_after_write(_dev, connection, offset, size, after_write, user_data, &v1704__ret_handle))
        SIM_LOG_ERROR(_dev->write_access_memop._obj, 0, "Uncaught DML exception");
        handle = v1704__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_PIFACE_write_access_memop__bank_instrumentation_subscribe__register_before_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1705__ret_handle UNUSED  = 0;
        if (_DML_M_write_access_memop__bank_instrumentation_subscribe__register_before_read(_dev, connection, offset, size, before_read, user_data, &v1705__ret_handle))
        SIM_LOG_ERROR(_dev->write_access_memop._obj, 0, "Uncaught DML exception");
        handle = v1705__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_PIFACE_write_access_memop__bank_instrumentation_subscribe__register_before_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1706__ret_handle UNUSED  = 0;
        if (_DML_M_write_access_memop__bank_instrumentation_subscribe__register_before_write(_dev, connection, offset, size, before_write, user_data, &v1706__ret_handle))
        SIM_LOG_ERROR(_dev->write_access_memop._obj, 0, "Uncaught DML exception");
        handle = v1706__ret_handle;
    }
    return handle;
}

static void  _DML_PIFACE_write_access_memop__bank_instrumentation_subscribe__remove_callback(conf_object_t *_obj, bank_callback_handle_t callback)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_write_access_memop__bank_instrumentation_subscribe__remove_callback(_dev, callback))
    SIM_LOG_ERROR(_dev->write_access_memop._obj, 0, "Uncaught DML exception");
}

static void  _DML_PIFACE_write_access_memop__bank_instrumentation_subscribe__remove_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_write_access_memop__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, connection))
    SIM_LOG_ERROR(_dev->write_access_memop._obj, 0, "Uncaught DML exception");
}

static void  _DML_IFACE_write_access_memop__bank_instrumentation_subscribe__disable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_write_access_memop__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, connection))
    SIM_LOG_ERROR(_dev->write_access_memop._obj, 0, "Uncaught DML exception");
}

static void  _DML_IFACE_write_access_memop__bank_instrumentation_subscribe__enable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_write_access_memop__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, connection))
    SIM_LOG_ERROR(_dev->write_access_memop._obj, 0, "Uncaught DML exception");
}

static bank_callback_handle_t _DML_IFACE_write_access_memop__bank_instrumentation_subscribe__register_after_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1711__ret_handle UNUSED  = 0;
        if (_DML_M_write_access_memop__bank_instrumentation_subscribe__register_after_read(_dev, connection, offset, size, after_read, user_data, &v1711__ret_handle))
        SIM_LOG_ERROR(_dev->write_access_memop._obj, 0, "Uncaught DML exception");
        handle = v1711__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_write_access_memop__bank_instrumentation_subscribe__register_after_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1712__ret_handle UNUSED  = 0;
        if (_DML_M_write_access_memop__bank_instrumentation_subscribe__register_after_write(_dev, connection, offset, size, after_write, user_data, &v1712__ret_handle))
        SIM_LOG_ERROR(_dev->write_access_memop._obj, 0, "Uncaught DML exception");
        handle = v1712__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_write_access_memop__bank_instrumentation_subscribe__register_before_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1713__ret_handle UNUSED  = 0;
        if (_DML_M_write_access_memop__bank_instrumentation_subscribe__register_before_read(_dev, connection, offset, size, before_read, user_data, &v1713__ret_handle))
        SIM_LOG_ERROR(_dev->write_access_memop._obj, 0, "Uncaught DML exception");
        handle = v1713__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_write_access_memop__bank_instrumentation_subscribe__register_before_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v1714__ret_handle UNUSED  = 0;
        if (_DML_M_write_access_memop__bank_instrumentation_subscribe__register_before_write(_dev, connection, offset, size, before_write, user_data, &v1714__ret_handle))
        SIM_LOG_ERROR(_dev->write_access_memop._obj, 0, "Uncaught DML exception");
        handle = v1714__ret_handle;
    }
    return handle;
}

static void  _DML_IFACE_write_access_memop__bank_instrumentation_subscribe__remove_callback(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_write_access_memop__bank_instrumentation_subscribe__remove_callback(_dev, callback))
    SIM_LOG_ERROR(_dev->write_access_memop._obj, 0, "Uncaught DML exception");
}

static void  _DML_IFACE_write_access_memop__bank_instrumentation_subscribe__remove_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_write_access_memop__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, connection))
    SIM_LOG_ERROR(_dev->write_access_memop._obj, 0, "Uncaught DML exception");
}

static attr_value_t _DML_PIFACE_write_access_memop__instrumentation_order__get_connections(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t connections;
    memset((void *)&connections, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1717__ret_connections UNUSED ;
        memset((void *)&v1717__ret_connections, 0, sizeof(attr_value_t ));
        if (_DML_M_write_access_memop__instrumentation_order__get_connections(_dev, &v1717__ret_connections))
        SIM_LOG_ERROR(_dev->write_access_memop._obj, 0, "Uncaught DML exception");
        connections = v1717__ret_connections;
    }
    return connections;
}

static bool _DML_PIFACE_write_access_memop__instrumentation_order__move_before(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool success = 0;
    {
        bool v1718__ret_success UNUSED  = 0;
        if (_DML_M_write_access_memop__instrumentation_order__move_before(_dev, connection, before, &v1718__ret_success))
        SIM_LOG_ERROR(_dev->write_access_memop._obj, 0, "Uncaught DML exception");
        success = v1718__ret_success;
    }
    return success;
}

static attr_value_t _DML_IFACE_write_access_memop__instrumentation_order__get_connections(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t connections;
    memset((void *)&connections, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1719__ret_connections UNUSED ;
        memset((void *)&v1719__ret_connections, 0, sizeof(attr_value_t ));
        if (_DML_M_write_access_memop__instrumentation_order__get_connections(_dev, &v1719__ret_connections))
        SIM_LOG_ERROR(_dev->write_access_memop._obj, 0, "Uncaught DML exception");
        connections = v1719__ret_connections;
    }
    return connections;
}

static bool _DML_IFACE_write_access_memop__instrumentation_order__move_before(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool success = 0;
    {
        bool v1720__ret_success UNUSED  = 0;
        if (_DML_M_write_access_memop__instrumentation_order__move_before(_dev, connection, before, &v1720__ret_success))
        SIM_LOG_ERROR(_dev->write_access_memop._obj, 0, "Uncaught DML exception");
        success = v1720__ret_success;
    }
    return success;
}

static attr_value_t _DML_PIFACE_write_access_memop__int_register__all_registers(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t vals;
    memset((void *)&vals, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1721__ret_vals UNUSED ;
        memset((void *)&v1721__ret_vals, 0, sizeof(attr_value_t ));
        if (_DML_M_write_access_memop__int_register__all_registers(_dev, &v1721__ret_vals))
        SIM_LOG_ERROR(_dev->write_access_memop._obj, 0, "Uncaught DML exception");
        vals = v1721__ret_vals;
    }
    return vals;
}

static char const *_DML_PIFACE_write_access_memop__int_register__get_name(conf_object_t *_obj, int num)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    char const *name = NULL;
    {
        char const *v1722__ret_name UNUSED  = NULL;
        if (_DML_M_write_access_memop__int_register__get_name(_dev, num, &v1722__ret_name))
        SIM_LOG_ERROR(_dev->write_access_memop._obj, 0, "Uncaught DML exception");
        name = v1722__ret_name;
    }
    return name;
}

static int _DML_PIFACE_write_access_memop__int_register__get_number(conf_object_t *_obj, char const *name)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    int num = 0;
    {
        int v1723__ret_num UNUSED  = 0;
        if (_DML_M_write_access_memop__int_register__get_number(_dev, name, &v1723__ret_num))
        SIM_LOG_ERROR(_dev->write_access_memop._obj, 0, "Uncaught DML exception");
        num = v1723__ret_num;
    }
    return num;
}

static uint64 _DML_PIFACE_write_access_memop__int_register__read(conf_object_t *_obj, int num)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint64 val = 0;
    {
        uint64 v1724__ret_val UNUSED  = 0;
        if (_DML_M_write_access_memop__int_register__read(_dev, num, &v1724__ret_val))
        SIM_LOG_ERROR(_dev->write_access_memop._obj, 0, "Uncaught DML exception");
        val = v1724__ret_val;
    }
    return val;
}

static int _DML_PIFACE_write_access_memop__int_register__register_info(conf_object_t *_obj, int reg, ireg_info_t reqinfo)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    int info = 0;
    {
        int v1725__ret_info UNUSED  = 0;
        if (_DML_M_write_access_memop__int_register__register_info(_dev, reg, reqinfo, &v1725__ret_info))
        SIM_LOG_ERROR(_dev->write_access_memop._obj, 0, "Uncaught DML exception");
        info = v1725__ret_info;
    }
    return info;
}

static void  _DML_PIFACE_write_access_memop__int_register__write(conf_object_t *_obj, int num, uint64 val)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_write_access_memop__int_register__write(_dev, num, val))
    SIM_LOG_ERROR(_dev->write_access_memop._obj, 0, "Uncaught DML exception");
}

static attr_value_t _DML_IFACE_write_access_memop__int_register__all_registers(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t vals;
    memset((void *)&vals, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1727__ret_vals UNUSED ;
        memset((void *)&v1727__ret_vals, 0, sizeof(attr_value_t ));
        if (_DML_M_write_access_memop__int_register__all_registers(_dev, &v1727__ret_vals))
        SIM_LOG_ERROR(_dev->write_access_memop._obj, 0, "Uncaught DML exception");
        vals = v1727__ret_vals;
    }
    return vals;
}

static char const *_DML_IFACE_write_access_memop__int_register__get_name(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *name = NULL;
    {
        char const *v1728__ret_name UNUSED  = NULL;
        if (_DML_M_write_access_memop__int_register__get_name(_dev, num, &v1728__ret_name))
        SIM_LOG_ERROR(_dev->write_access_memop._obj, 0, "Uncaught DML exception");
        name = v1728__ret_name;
    }
    return name;
}

static int _DML_IFACE_write_access_memop__int_register__get_number(conf_object_t *_obj, char const *name)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int num = 0;
    {
        int v1729__ret_num UNUSED  = 0;
        if (_DML_M_write_access_memop__int_register__get_number(_dev, name, &v1729__ret_num))
        SIM_LOG_ERROR(_dev->write_access_memop._obj, 0, "Uncaught DML exception");
        num = v1729__ret_num;
    }
    return num;
}

static uint64 _DML_IFACE_write_access_memop__int_register__read(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v1730__ret_val UNUSED  = 0;
        if (_DML_M_write_access_memop__int_register__read(_dev, num, &v1730__ret_val))
        SIM_LOG_ERROR(_dev->write_access_memop._obj, 0, "Uncaught DML exception");
        val = v1730__ret_val;
    }
    return val;
}

static int _DML_IFACE_write_access_memop__int_register__register_info(conf_object_t *_obj, int reg, ireg_info_t reqinfo)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int info = 0;
    {
        int v1731__ret_info UNUSED  = 0;
        if (_DML_M_write_access_memop__int_register__register_info(_dev, reg, reqinfo, &v1731__ret_info))
        SIM_LOG_ERROR(_dev->write_access_memop._obj, 0, "Uncaught DML exception");
        info = v1731__ret_info;
    }
    return info;
}

static void  _DML_IFACE_write_access_memop__int_register__write(conf_object_t *_obj, int num, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_write_access_memop__int_register__write(_dev, num, val))
    SIM_LOG_ERROR(_dev->write_access_memop._obj, 0, "Uncaught DML exception");
}

static exception_type_t _DML_PIFACE_write_access_memop__io_memory__operation(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    exception_type_t ex = 0;
    {
        exception_type_t v1733__ret_ex UNUSED  = 0;
        if (_DML_M_write_access_memop__io_memory__operation(_dev, mem_op, map_info, &v1733__ret_ex))
        SIM_LOG_ERROR(_dev->write_access_memop._obj, 0, "Uncaught DML exception");
        ex = v1733__ret_ex;
    }
    return ex;
}

static exception_type_t _DML_IFACE_write_access_memop__io_memory__operation(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t ex = 0;
    {
        exception_type_t v1734__ret_ex UNUSED  = 0;
        if (_DML_M_write_access_memop__io_memory__operation(_dev, mem_op, map_info, &v1734__ret_ex))
        SIM_LOG_ERROR(_dev->write_access_memop._obj, 0, "Uncaught DML exception");
        ex = v1734__ret_ex;
    }
    return ex;
}

static bool _DML_PIFACE_write_access_memop__register_view__big_endian_bitorder(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool big_endian = 0;
    {
        bool v1735__ret_big_endian UNUSED  = 0;
        if (_DML_M_write_access_memop__register_view__big_endian_bitorder(_dev, &v1735__ret_big_endian))
        SIM_LOG_ERROR(_dev->write_access_memop._obj, 0, "Uncaught DML exception");
        big_endian = v1735__ret_big_endian;
    }
    return big_endian;
}

static char const *_DML_PIFACE_write_access_memop__register_view__description(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    char const *desc = NULL;
    {
        char const *v1736__ret_desc UNUSED  = NULL;
        if (_DML_M_write_access_memop__register_view__description(_dev, &v1736__ret_desc))
        SIM_LOG_ERROR(_dev->write_access_memop._obj, 0, "Uncaught DML exception");
        desc = v1736__ret_desc;
    }
    return desc;
}

static uint64 _DML_PIFACE_write_access_memop__register_view__get_register_value(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint64 val = 0;
    {
        uint64 v1737__ret_val UNUSED  = 0;
        if (_DML_M_write_access_memop__register_view__get_register_value(_dev, reg, &v1737__ret_val))
        SIM_LOG_ERROR(_dev->write_access_memop._obj, 0, "Uncaught DML exception");
        val = v1737__ret_val;
    }
    return val;
}

static uint32 _DML_PIFACE_write_access_memop__register_view__number_of_registers(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint32 num = 0;
    {
        uint32 v1738__ret_num UNUSED  = 0;
        if (_DML_M_write_access_memop__register_view__number_of_registers(_dev, &v1738__ret_num))
        SIM_LOG_ERROR(_dev->write_access_memop._obj, 0, "Uncaught DML exception");
        num = v1738__ret_num;
    }
    return num;
}

static attr_value_t _DML_PIFACE_write_access_memop__register_view__register_info(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t info;
    memset((void *)&info, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1739__ret_info UNUSED ;
        memset((void *)&v1739__ret_info, 0, sizeof(attr_value_t ));
        if (_DML_M_write_access_memop__register_view__register_info(_dev, reg, &v1739__ret_info))
        SIM_LOG_ERROR(_dev->write_access_memop._obj, 0, "Uncaught DML exception");
        info = v1739__ret_info;
    }
    return info;
}

static void  _DML_PIFACE_write_access_memop__register_view__set_register_value(conf_object_t *_obj, uint32 reg, uint64 val)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_write_access_memop__register_view__set_register_value(_dev, reg, val))
    SIM_LOG_ERROR(_dev->write_access_memop._obj, 0, "Uncaught DML exception");
}

static bool _DML_IFACE_write_access_memop__register_view__big_endian_bitorder(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool big_endian = 0;
    {
        bool v1741__ret_big_endian UNUSED  = 0;
        if (_DML_M_write_access_memop__register_view__big_endian_bitorder(_dev, &v1741__ret_big_endian))
        SIM_LOG_ERROR(_dev->write_access_memop._obj, 0, "Uncaught DML exception");
        big_endian = v1741__ret_big_endian;
    }
    return big_endian;
}

static char const *_DML_IFACE_write_access_memop__register_view__description(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *desc = NULL;
    {
        char const *v1742__ret_desc UNUSED  = NULL;
        if (_DML_M_write_access_memop__register_view__description(_dev, &v1742__ret_desc))
        SIM_LOG_ERROR(_dev->write_access_memop._obj, 0, "Uncaught DML exception");
        desc = v1742__ret_desc;
    }
    return desc;
}

static uint64 _DML_IFACE_write_access_memop__register_view__get_register_value(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v1743__ret_val UNUSED  = 0;
        if (_DML_M_write_access_memop__register_view__get_register_value(_dev, reg, &v1743__ret_val))
        SIM_LOG_ERROR(_dev->write_access_memop._obj, 0, "Uncaught DML exception");
        val = v1743__ret_val;
    }
    return val;
}

static uint32 _DML_IFACE_write_access_memop__register_view__number_of_registers(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 num = 0;
    {
        uint32 v1744__ret_num UNUSED  = 0;
        if (_DML_M_write_access_memop__register_view__number_of_registers(_dev, &v1744__ret_num))
        SIM_LOG_ERROR(_dev->write_access_memop._obj, 0, "Uncaught DML exception");
        num = v1744__ret_num;
    }
    return num;
}

static attr_value_t _DML_IFACE_write_access_memop__register_view__register_info(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t info;
    memset((void *)&info, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1745__ret_info UNUSED ;
        memset((void *)&v1745__ret_info, 0, sizeof(attr_value_t ));
        if (_DML_M_write_access_memop__register_view__register_info(_dev, reg, &v1745__ret_info))
        SIM_LOG_ERROR(_dev->write_access_memop._obj, 0, "Uncaught DML exception");
        info = v1745__ret_info;
    }
    return info;
}

static void  _DML_IFACE_write_access_memop__register_view__set_register_value(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_write_access_memop__register_view__set_register_value(_dev, reg, val))
    SIM_LOG_ERROR(_dev->write_access_memop._obj, 0, "Uncaught DML exception");
}

static attr_value_t _DML_PIFACE_write_access_memop__register_view_catalog__register_names(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1747__ret_ret UNUSED ;
        memset((void *)&v1747__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_write_access_memop__register_view_catalog__register_names(_dev, &v1747__ret_ret))
        SIM_LOG_ERROR(_dev->write_access_memop._obj, 0, "Uncaught DML exception");
        ret = v1747__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_PIFACE_write_access_memop__register_view_catalog__register_offsets(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1748__ret_ret UNUSED ;
        memset((void *)&v1748__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_write_access_memop__register_view_catalog__register_offsets(_dev, &v1748__ret_ret))
        SIM_LOG_ERROR(_dev->write_access_memop._obj, 0, "Uncaught DML exception");
        ret = v1748__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_write_access_memop__register_view_catalog__register_names(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1749__ret_ret UNUSED ;
        memset((void *)&v1749__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_write_access_memop__register_view_catalog__register_names(_dev, &v1749__ret_ret))
        SIM_LOG_ERROR(_dev->write_access_memop._obj, 0, "Uncaught DML exception");
        ret = v1749__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_write_access_memop__register_view_catalog__register_offsets(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1750__ret_ret UNUSED ;
        memset((void *)&v1750__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_write_access_memop__register_view_catalog__register_offsets(_dev, &v1750__ret_ret))
        SIM_LOG_ERROR(_dev->write_access_memop._obj, 0, "Uncaught DML exception");
        ret = v1750__ret_ret;
    }
    return ret;
}

static conf_object_t *
test_alloc(conf_class_t *cls)
{
    test_t *_dev = MM_ZALLOC(1, test_t);
    _dev->_immediate_after_state = MM_ZALLOC(1, _dml_immediate_after_state_t);
    return &_dev->obj;
}

static lang_void *
test_init(conf_object_t *_obj)
{
    test_t *_dev = (test_t*)_obj;
    _init_port_objs(_dev);
    _init_static_vars(_dev);
    _init_data_objs(_dev);
    ht_init_int_table(&(_dev->_subsequent_log_ht));
    QINIT(_dev->_immediate_after_state->queue);
    if (_DML_M_init(_dev))
    return 0;
    if (_DML_M_hard_reset(_dev))
    return 0;
    SIM_add_notifier(_obj, Sim_Notify_Object_Delete, _obj, test_pre_delete, NULL);
    return _obj;
}

static void test_finalize(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t *)_obj;
}

static void test_objects_finalized(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t *)_obj;
    _dev->_immediate_after_state->warn_upon_deletion = true;
    _DML_execute_immediate_afters_now(_obj, _dev->_immediate_after_state);
}

static void test_pre_delete(conf_object_t *_subscriber, conf_object_t *_obj, lang_void *_data)
{
    test_t *_dev = (test_t *)_obj;
    _DML_pre_delete_cancel_immediate_afters(_obj, _dev->_immediate_after_state);
    #line 1954 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (!(SIM_object_clock(&_dev->obj) != NULL))
    #line 1954 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 1957 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 1957 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    else
    #line 1962 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    SIM_event_cancel_time(&_dev->obj, _send_now_evclass_80, &_dev->obj, NULL, NULL);
    #line 17123 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
    #line 1954 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (!(SIM_object_clock(&_dev->obj) != NULL))
    #line 1954 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 1957 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 1957 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    else
    #line 1962 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    SIM_event_cancel_time(&_dev->obj, _send_now_evclass_82, &_dev->obj, NULL, NULL);
    #line 17134 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
    #line 1954 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (!(SIM_object_clock(&_dev->obj) != NULL))
    #line 1954 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 1957 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 1957 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    else
    #line 1962 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    SIM_event_cancel_time(&_dev->obj, _send_now_evclass_115, &_dev->obj, NULL, NULL);
    #line 17145 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
    #line 1954 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (!(SIM_object_clock(&_dev->obj) != NULL))
    #line 1954 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 1957 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 1957 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    else
    #line 1962 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    SIM_event_cancel_time(&_dev->obj, _send_now_evclass_116, &_dev->obj, NULL, NULL);
    #line 17156 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
    #line 1954 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (!(SIM_object_clock(&_dev->obj) != NULL))
    #line 1954 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 1957 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 1957 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    else
    #line 1962 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    SIM_event_cancel_time(&_dev->obj, _send_now_evclass_117, &_dev->obj, NULL, NULL);
    #line 17167 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
    if (SIM_object_clock(_obj)) {
        _cancel_simple_delay_events(_obj, SIM_object_clock(_obj), NULL);
        _cancel_simple_delay_events(_obj, SIM_picosecond_clock(_obj), NULL);
    }
    test_deinit(_obj);
}

static void test_deinit(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t *)_obj;
    _DML_execute_immediate_afters_now(_obj, _dev->_immediate_after_state);
    _free_table(&_dev->_subsequent_log_ht);
    QFREE(_dev->_immediate_after_state->queue);
    if (likely(!_dev->_immediate_after_state->posted)) {
        MM_FREE(_dev->_immediate_after_state);
    } else {
        _dev->_immediate_after_state->deleted = true;
    }
}

static void test_dealloc(conf_object_t *dev)
{
    MM_FREE(dev);
}

static void  _DML_EV_custom_ev__callback(conf_object_t *_obj, void  *param)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_custom_ev__callback(_dev, param))
    SIM_LOG_ERROR(&_dev->obj, 0, "Uncaught DML exception");
}

static void  _DML_EV_custom_ev__destroy(conf_object_t *_obj, void  *data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_custom_ev__destroy(_dev, data))
    SIM_LOG_ERROR(&_dev->obj, 0, "Uncaught DML exception");
}

static attr_value_t _DML_EV_custom_ev__get_event_info(conf_object_t *_obj, void  *data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t attr;
    memset((void *)&attr, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1777__ret_attr UNUSED ;
        memset((void *)&v1777__ret_attr, 0, sizeof(attr_value_t ));
        if (_DML_M_custom_ev__get_event_info(_dev, data, &v1777__ret_attr))
        SIM_LOG_ERROR(&_dev->obj, 0, "Uncaught DML exception");
        attr = v1777__ret_attr;
    }
    return attr;
}

static void  *_DML_EV_custom_ev__set_event_info(conf_object_t *_obj, attr_value_t attr)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    void  *data = NULL;
    {
        void  *v1778__ret_data UNUSED  = NULL;
        if (_DML_M_custom_ev__set_event_info(_dev, attr, &v1778__ret_data))
        SIM_LOG_ERROR(&_dev->obj, 0, "Uncaught DML exception");
        data = v1778__ret_data;
    }
    return data;
}

static char *_DML_EV_custom_ev__describe_event(conf_object_t *_obj, void  *data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char *description = NULL;
    {
        char *v1779__ret_description UNUSED  = NULL;
        if (_DML_M_custom_ev__describe_event(_dev, data, &v1779__ret_description))
        SIM_LOG_ERROR(&_dev->obj, 0, "Uncaught DML exception");
        description = v1779__ret_description;
    }
    return description;
}

static void  _DML_EV_ev2__callback(conf_object_t *_obj, void  *param)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_ev2__callback(_dev, param))
    SIM_LOG_ERROR(&_dev->obj, 0, "Uncaught DML exception");
}

static void  _DML_EV_ev2__destroy(conf_object_t *_obj, void  *data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_ev2__destroy(_dev, data))
    SIM_LOG_ERROR(&_dev->obj, 0, "Uncaught DML exception");
}

static attr_value_t _DML_EV_ev2__get_event_info(conf_object_t *_obj, void  *data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t attr;
    memset((void *)&attr, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1782__ret_attr UNUSED ;
        memset((void *)&v1782__ret_attr, 0, sizeof(attr_value_t ));
        if (_DML_M_ev2__get_event_info(_dev, data, &v1782__ret_attr))
        SIM_LOG_ERROR(&_dev->obj, 0, "Uncaught DML exception");
        attr = v1782__ret_attr;
    }
    return attr;
}

static void  *_DML_EV_ev2__set_event_info(conf_object_t *_obj, attr_value_t attr)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    void  *data = NULL;
    {
        void  *v1783__ret_data UNUSED  = NULL;
        if (_DML_M_ev2__set_event_info(_dev, attr, &v1783__ret_data))
        SIM_LOG_ERROR(&_dev->obj, 0, "Uncaught DML exception");
        data = v1783__ret_data;
    }
    return data;
}

static char *_DML_EV_ev2__describe_event(conf_object_t *_obj, void  *data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char *description = NULL;
    {
        char *v1784__ret_description UNUSED  = NULL;
        if (_DML_M_ev2__describe_event(_dev, data, &v1784__ret_description))
        SIM_LOG_ERROR(&_dev->obj, 0, "Uncaught DML exception");
        description = v1784__ret_description;
    }
    return description;
}

static void  _DML_EV_simple_ev__callback(conf_object_t *_obj, void  *param)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_simple_ev__callback(_dev, param))
    SIM_LOG_ERROR(&_dev->obj, 0, "Uncaught DML exception");
}

static void  _DML_EV_simple_ev__destroy(conf_object_t *_obj, void  *data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_simple_ev__destroy(_dev, data))
    SIM_LOG_ERROR(&_dev->obj, 0, "Uncaught DML exception");
}

static attr_value_t _DML_EV_simple_ev__get_event_info(conf_object_t *_obj, void  *data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t info;
    memset((void *)&info, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1787__ret_info UNUSED ;
        memset((void *)&v1787__ret_info, 0, sizeof(attr_value_t ));
        if (_DML_M_simple_ev__get_event_info(_dev, data, &v1787__ret_info))
        SIM_LOG_ERROR(&_dev->obj, 0, "Uncaught DML exception");
        info = v1787__ret_info;
    }
    return info;
}

static void  *_DML_EV_simple_ev__set_event_info(conf_object_t *_obj, attr_value_t info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    void  *data = NULL;
    {
        void  *v1788__ret_data UNUSED  = NULL;
        if (_DML_M_simple_ev__set_event_info(_dev, info, &v1788__ret_data))
        SIM_LOG_ERROR(&_dev->obj, 0, "Uncaught DML exception");
        data = v1788__ret_data;
    }
    return data;
}

static char *_DML_EV_simple_ev__describe_event(conf_object_t *_obj, void  *data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char *description = NULL;
    {
        char *v1789__ret_description UNUSED  = NULL;
        if (_DML_M_simple_ev__describe_event(_dev, data, &v1789__ret_description))
        SIM_LOG_ERROR(&_dev->obj, 0, "Uncaught DML exception");
        description = v1789__ret_description;
    }
    return description;
}

static void  _DML_EV_simple_ev2__callback(conf_object_t *_obj, void  *param)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_simple_ev2__callback(_dev, param))
    SIM_LOG_ERROR(&_dev->obj, 0, "Uncaught DML exception");
}

static void  _DML_EV_simple_ev2__destroy(conf_object_t *_obj, void  *data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_simple_ev2__destroy(_dev, data))
    SIM_LOG_ERROR(&_dev->obj, 0, "Uncaught DML exception");
}

static attr_value_t _DML_EV_simple_ev2__get_event_info(conf_object_t *_obj, void  *data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t info;
    memset((void *)&info, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1792__ret_info UNUSED ;
        memset((void *)&v1792__ret_info, 0, sizeof(attr_value_t ));
        if (_DML_M_simple_ev2__get_event_info(_dev, data, &v1792__ret_info))
        SIM_LOG_ERROR(&_dev->obj, 0, "Uncaught DML exception");
        info = v1792__ret_info;
    }
    return info;
}

static void  *_DML_EV_simple_ev2__set_event_info(conf_object_t *_obj, attr_value_t info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    void  *data = NULL;
    {
        void  *v1793__ret_data UNUSED  = NULL;
        if (_DML_M_simple_ev2__set_event_info(_dev, info, &v1793__ret_data))
        SIM_LOG_ERROR(&_dev->obj, 0, "Uncaught DML exception");
        data = v1793__ret_data;
    }
    return data;
}

static char *_DML_EV_simple_ev2__describe_event(conf_object_t *_obj, void  *data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char *description = NULL;
    {
        char *v1794__ret_description UNUSED  = NULL;
        if (_DML_M_simple_ev2__describe_event(_dev, data, &v1794__ret_description))
        SIM_LOG_ERROR(&_dev->obj, 0, "Uncaught DML exception");
        description = v1794__ret_description;
    }
    return description;
}

static void  _DML_EV_uint64_ev__callback(conf_object_t *_obj, void  *param)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_uint64_ev__callback(_dev, param))
    SIM_LOG_ERROR(&_dev->obj, 0, "Uncaught DML exception");
}

static void  _DML_EV_uint64_ev__destroy(conf_object_t *_obj, void  *data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_uint64_ev__destroy(_dev, data))
    SIM_LOG_ERROR(&_dev->obj, 0, "Uncaught DML exception");
}

static attr_value_t _DML_EV_uint64_ev__get_event_info(conf_object_t *_obj, void  *data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t attr;
    memset((void *)&attr, 0, sizeof(attr_value_t ));
    {
        attr_value_t v1797__ret_attr UNUSED ;
        memset((void *)&v1797__ret_attr, 0, sizeof(attr_value_t ));
        if (_DML_M_uint64_ev__get_event_info(_dev, data, &v1797__ret_attr))
        SIM_LOG_ERROR(&_dev->obj, 0, "Uncaught DML exception");
        attr = v1797__ret_attr;
    }
    return attr;
}

static void  *_DML_EV_uint64_ev__set_event_info(conf_object_t *_obj, attr_value_t attr)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    void  *data = NULL;
    {
        void  *v1798__ret_data UNUSED  = NULL;
        if (_DML_M_uint64_ev__set_event_info(_dev, attr, &v1798__ret_data))
        SIM_LOG_ERROR(&_dev->obj, 0, "Uncaught DML exception");
        data = v1798__ret_data;
    }
    return data;
}

static char *_DML_EV_uint64_ev__describe_event(conf_object_t *_obj, void  *data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char *description = NULL;
    {
        char *v1799__ret_description UNUSED  = NULL;
        if (_DML_M_uint64_ev__describe_event(_dev, data, &v1799__ret_description))
        SIM_LOG_ERROR(&_dev->obj, 0, "Uncaught DML exception");
        description = v1799__ret_description;
    }
    return description;
}

static const _id_info_t _id_infos[124] UNUSED = {
    {"dev", NULL, 0, 1},
    {"a", NULL, 0, 2},
    {"ab", NULL, 0, 3},
    {"access.bank_instrumentation_subscribe", NULL, 0, 4},
    {"access.instrumentation_order", NULL, 0, 5},
    {"access.int_register", NULL, 0, 6},
    {"access.io_memory", NULL, 0, 7},
    {"access.register_view", NULL, 0, 8},
    {"access.register_view_catalog", NULL, 0, 9},
    {"access", NULL, 0, 10},
    {"ad", NULL, 0, 11},
    {"ai", NULL, 0, 12},
    {"arr[%u].bank_instrumentation_subscribe", (const uint32 []) {16}, 1, 13},
    {"arr[%u].instrumentation_order", (const uint32 []) {16}, 1, 14},
    {"arr[%u].int_register", (const uint32 []) {16}, 1, 15},
    {"arr[%u].io_memory", (const uint32 []) {16}, 1, 16},
    {"arr[%u].register_view", (const uint32 []) {16}, 1, 17},
    {"arr[%u].register_view_catalog", (const uint32 []) {16}, 1, 18},
    {"arr[%u]", (const uint32 []) {16}, 1, 19},
    {"arri[%u].bank_instrumentation_subscribe", (const uint32 []) {16}, 1, 20},
    {"arri[%u].instrumentation_order", (const uint32 []) {16}, 1, 21},
    {"arri[%u].int_register", (const uint32 []) {16}, 1, 22},
    {"arri[%u].io_memory", (const uint32 []) {16}, 1, 23},
    {"arri[%u].register_view", (const uint32 []) {16}, 1, 24},
    {"arri[%u].register_view_catalog", (const uint32 []) {16}, 1, 25},
    {"arri[%u]", (const uint32 []) {16}, 1, 26},
    {"au", NULL, 0, 27},
    {"au1", NULL, 0, 28},
    {"b.bank_instrumentation_subscribe", NULL, 0, 29},
    {"b.instrumentation_order", NULL, 0, 30},
    {"b.int_register", NULL, 0, 31},
    {"b.io_memory", NULL, 0, 32},
    {"b.r.f", NULL, 0, 33},
    {"b.r.f2[%u]", (const uint32 []) {3}, 1, 34},
    {"b.r.f3", NULL, 0, 35},
    {"b.r", NULL, 0, 36},
    {"b.r10", NULL, 0, 37},
    {"b.r10", NULL, 0, 38},
    {"b.r11", NULL, 0, 39},
    {"b.r11", NULL, 0, 40},
    {"b.r12", NULL, 0, 41},
    {"b.r12", NULL, 0, 42},
    {"b.r4.f0", NULL, 0, 43},
    {"b.r4.f1", NULL, 0, 44},
    {"b.r4.f2", NULL, 0, 45},
    {"b.r4.f3[%u]", (const uint32 []) {3}, 1, 46},
    {"b.r4", NULL, 0, 47},
    {"b.r6", NULL, 0, 48},
    {"b.r6", NULL, 0, 49},
    {"b.r8[%u]", (const uint32 []) {30}, 1, 50},
    {"b.r8[%u]", (const uint32 []) {30}, 1, 51},
    {"b.r9", NULL, 0, 52},
    {"b.r9", NULL, 0, 53},
    {"b.register_view", NULL, 0, 54},
    {"b.register_view_catalog", NULL, 0, 55},
    {"b", NULL, 0, 56},
    {"b2.bank_instrumentation_subscribe", NULL, 0, 57},
    {"b2.instrumentation_order", NULL, 0, 58},
    {"b2.int_register", NULL, 0, 59},
    {"b2.io_memory", NULL, 0, 60},
    {"b2.r.f2", NULL, 0, 61},
    {"b2.r", NULL, 0, 62},
    {"b2.r2", NULL, 0, 63},
    {"b2.r2", NULL, 0, 64},
    {"b2.r3", NULL, 0, 65},
    {"b2.r3", NULL, 0, 66},
    {"b2.r4", NULL, 0, 67},
    {"b2.r4", NULL, 0, 68},
    {"b2.r5", NULL, 0, 69},
    {"b2.r5", NULL, 0, 70},
    {"b2.r7", NULL, 0, 71},
    {"b2.r7", NULL, 0, 72},
    {"b2.register_view", NULL, 0, 73},
    {"b2.register_view_catalog", NULL, 0, 74},
    {"b2", NULL, 0, 75},
    {"c.signal", NULL, 0, 76},
    {"c", NULL, 0, 77},
    {"c2.signal", NULL, 0, 78},
    {"c2", NULL, 0, 79},
    {"custom_ev", NULL, 0, 80},
    {"enum_attr", NULL, 0, 81},
    {"ev2", NULL, 0, 82},
    {"miss.bank_instrumentation_subscribe", NULL, 0, 83},
    {"miss.instrumentation_order", NULL, 0, 84},
    {"miss.int_register", NULL, 0, 85},
    {"miss.io_memory", NULL, 0, 86},
    {"miss.register_view", NULL, 0, 87},
    {"miss.register_view_catalog", NULL, 0, 88},
    {"miss", NULL, 0, 89},
    {"miss_access.bank_instrumentation_subscribe", NULL, 0, 90},
    {"miss_access.instrumentation_order", NULL, 0, 91},
    {"miss_access.int_register", NULL, 0, 92},
    {"miss_access.io_memory", NULL, 0, 93},
    {"miss_access.register_view", NULL, 0, 94},
    {"miss_access.register_view_catalog", NULL, 0, 95},
    {"miss_access", NULL, 0, 96},
    {"p1", NULL, 0, 97},
    {"p2", NULL, 0, 98},
    {"p3", NULL, 0, 99},
    {"pp", NULL, 0, 100},
    {"read_access_memop.bank_instrumentation_subscribe", NULL, 0, 101},
    {"read_access_memop.instrumentation_order", NULL, 0, 102},
    {"read_access_memop.int_register", NULL, 0, 103},
    {"read_access_memop.io_memory", NULL, 0, 104},
    {"read_access_memop.register_view", NULL, 0, 105},
    {"read_access_memop.register_view_catalog", NULL, 0, 106},
    {"read_access_memop", NULL, 0, 107},
    {"rw_access.bank_instrumentation_subscribe", NULL, 0, 108},
    {"rw_access.instrumentation_order", NULL, 0, 109},
    {"rw_access.int_register", NULL, 0, 110},
    {"rw_access.io_memory", NULL, 0, 111},
    {"rw_access.register_view", NULL, 0, 112},
    {"rw_access.register_view_catalog", NULL, 0, 113},
    {"rw_access", NULL, 0, 114},
    {"simple_ev", NULL, 0, 115},
    {"simple_ev2", NULL, 0, 116},
    {"uint64_ev", NULL, 0, 117},
    {"write_access_memop.bank_instrumentation_subscribe", NULL, 0, 118},
    {"write_access_memop.instrumentation_order", NULL, 0, 119},
    {"write_access_memop.int_register", NULL, 0, 120},
    {"write_access_memop.io_memory", NULL, 0, 121},
    {"write_access_memop.register_view", NULL, 0, 122},
    {"write_access_memop.register_view_catalog", NULL, 0, 123},
    {"write_access_memop", NULL, 0, 124}
};
static ht_str_table_t _id_info_ht UNUSED = HT_STR_NULL(false);
static void * const _object_vtables[124] UNUSED = {(&_tr__dev__object), (&_tr_a__object), (&_tr_ab__object), (&_tr_access_bank_instrumentation_subscribe__object), (&_tr_access_instrumentation_order__object), (&_tr_access_int_register__object), (&_tr_access_io_memory__object), (&_tr_access_register_view__object), (&_tr_access_register_view_catalog__object), (&_tr_access__dml12_compat_io_memory_access.object), (&_tr_ad__object), (&_tr_ai__object), (&_tr_arr_bank_instrumentation_subscribe__object), (&_tr_arr_instrumentation_order__object), (&_tr_arr_int_register__object), (&_tr_arr_io_memory__object), (&_tr_arr_register_view__object), (&_tr_arr_register_view_catalog__object), (&_tr_arr__object), (&_tr_arri_bank_instrumentation_subscribe__object), (&_tr_arri_instrumentation_order__object), (&_tr_arri_int_register__object), (&_tr_arri_io_memory__object), (&_tr_arri_register_view__object), (&_tr_arri_register_view_catalog__object), (&_tr_arri__object), (&_tr_au__object), (&_tr_au1__object), (&_tr_b_bank_instrumentation_subscribe__object), (&_tr_b_instrumentation_order__object), (&_tr_b_int_register__object), (&_tr_b_io_memory__object), (&_tr_b_r_f__object), (&_tr_b_r_f2__object), (&_tr_b_r_f3__object), (&_tr_b_r__object), (&_tr_b_r10__object), (&_tr_b_r10__object), (&_tr_b_r11__object), (&_tr_b_r11__object), (&_tr_b_r12__object), (&_tr_b_r12__object), (&_tr_b_r4_f0__object), (&_tr_b_r4_f1__object), (&_tr_b_r4_f2__object), (&_tr_b_r4_f3__object), (&_tr_b_r4__object), (&_tr_b_r6__object), (&_tr_b_r6__object), (&_tr_b_r8__object), (&_tr_b_r8__object), (&_tr_b_r9__object), (&_tr_b_r9__object), (&_tr_b_register_view__object), (&_tr_b_register_view_catalog__object), (&_tr_b__object), (&_tr_b2_bank_instrumentation_subscribe__object), (&_tr_b2_instrumentation_order__object), (&_tr_b2_int_register__object), (&_tr_b2_io_memory__object), (&_tr_b2_r_f2__object), (&_tr_b2_r__object), (&_tr_b2_r2__object), (&_tr_b2_r2__object), (&_tr_b2_r3__object), (&_tr_b2_r3__object), (&_tr_b2_r4__object), (&_tr_b2_r4__object), (&_tr_b2_r5__object), (&_tr_b2_r5__object), (&_tr_b2_r7__object), (&_tr_b2_r7__object), (&_tr_b2_register_view__object), (&_tr_b2_register_view_catalog__object), (&_tr_b2__object), (&_tr_c_signal__object), (&_tr_c__object), (&_tr_c2_signal__object), (&_tr_c2__object), (&_tr_custom_ev__object), (&_tr_enum_attr__object), (&_tr_ev2__object), (&_tr_miss_bank_instrumentation_subscribe__object), (&_tr_miss_instrumentation_order__object), (&_tr_miss_int_register__object), (&_tr_miss_io_memory__object), (&_tr_miss_register_view__object), (&_tr_miss_register_view_catalog__object), (&_tr_miss__object), (&_tr_miss_access_bank_instrumentation_subscribe__object), (&_tr_miss_access_instrumentation_order__object), (&_tr_miss_access_int_register__object), (&_tr_miss_access_io_memory__object), (&_tr_miss_access_register_view__object), (&_tr_miss_access_register_view_catalog__object), (&_tr_miss_access__object), (&_tr_p1__object), (&_tr_p2__object), (&_tr_p3__object), (&_tr_pp__object), (&_tr_read_access_memop_bank_instrumentation_subscribe__object), (&_tr_read_access_memop_instrumentation_order__object), (&_tr_read_access_memop_int_register__object), (&_tr_read_access_memop_io_memory__object), (&_tr_read_access_memop_register_view__object), (&_tr_read_access_memop_register_view_catalog__object), (&_tr_read_access_memop__dml12_compat_io_memory_access.object), (&_tr_rw_access_bank_instrumentation_subscribe__object), (&_tr_rw_access_instrumentation_order__object), (&_tr_rw_access_int_register__object), (&_tr_rw_access_io_memory__object), (&_tr_rw_access_register_view__object), (&_tr_rw_access_register_view_catalog__object), (&_tr_rw_access__object), (&_tr_simple_ev__object), (&_tr_simple_ev2__object), (&_tr_uint64_ev__object), (&_tr_write_access_memop_bank_instrumentation_subscribe__object), (&_tr_write_access_memop_instrumentation_order__object), (&_tr_write_access_memop_int_register__object), (&_tr_write_access_memop_io_memory__object), (&_tr_write_access_memop_register_view__object), (&_tr_write_access_memop_register_view_catalog__object), (&_tr_write_access_memop__dml12_compat_io_memory_access.object)};
static void _startup_calls(void)
{
}
static void _init_data_objs(test_t *_dev)
{
    #line 274 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _dev->_has_state_callbacks = 0;
    #line 17603 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
    #line 273 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _dev->_issuing_state_callbacks = 0;
    #line 17606 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
}

void
hard_reset_test(test_t *_obj)
{
    test_t *_dev UNUSED = (test_t *)_obj;

    if (_DML_M_hard_reset(_dev))
    SIM_LOG_ERROR(&_dev->obj, 0, "Uncaught DML exception");
}

void
soft_reset_test(test_t *_obj)
{
    test_t *_dev UNUSED = (test_t *)_obj;

    if (_DML_M_soft_reset(_dev))
    SIM_LOG_ERROR(&_dev->obj, 0, "Uncaught DML exception");
}

/* init */
static bool _DML_M_init(test_t *_dev)
#line 429 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
{
    #line 429 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
    {
        int8 v1803_i1 UNUSED  = 0;
        #line 433 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
        if (_DML_M_p(_dev))
        #line 433 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
        return 1;
        if (_DML_M_m(_dev))
        #line 434 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
        return 1;
        if (_DML_M_pp__m(_dev, 0))
        #line 435 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
        return 1;
        int v1803_i UNUSED  = 0;
        {
            #line 437 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
            int v1809__ret_i UNUSED  = 0;
            #line 437 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
            if (_DML_M_o(_dev, &v1809__ret_i))
            #line 437 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
            return 1;
            #line 437 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
            v1803_i = v1809__ret_i;
            #line 17654 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
        }
        #line 438 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
        {
            #line 438 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
            void  *const v1810_x UNUSED  = NULL;
            #line 438 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
        }
        SIM_LOG_INFO(1, &_dev->obj, 0, "%lld %lld %lld", (uint64 )_dev->au, (uint64 )_dev->b.r6, (uint64 )_dev->b.r.f);
        #line 448 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
        v1803_i = 3;
        v1803_i = 0;
        v1803_i = 1;
        #line 454 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
        if (_dev->b.r6 == 5)
        #line 454 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
        _dev->b.r6 = 3;
        #line 17671 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
        else
        #line 454 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
        if (_dev->b2.r3 == 5)
        #line 454 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
        _dev->b2.r3 = 3;
        #line 17677 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
        else
        #line 454 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
        {
            #line 454 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
        }
        _dev->b.r6 = 4;
        #line 455 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
        _dev->b2.r3 = 4;
        #line 457 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
        if (_dev->b.r.f3 ? _dev->b.r.f2[0] && !_dev->b.r.f2[2] : 0)
        {
            #line 17689 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
        }
        #line 459 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
        if (_dev->c.signal != NULL)
        {
            #line 460 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
            if (!(((_dev->c.signal)->signal_lower != NULL)))
            (_dev->c.signal)->signal_raise(_dev->c.obj);
            #line 460 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
        }
        #line 465 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
        {
            #line 465 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
            void  *v1825_data UNUSED  = NULL;
            #line 1887 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                #line 1887 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                void  *v1827_data UNUSED  = v1825_data;
                #line 1912 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (SIM_object_clock(&_dev->obj) == (NULL))
                #line 1912 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    SIM_LOG_ERROR(&_dev->obj, 0, "simple_ev.post(): The 'queue' attribute is not set, not posting the event");
                    #line 1915 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    if (_DML_M_simple_ev__destroy(_dev, v1827_data))
                    #line 1915 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    return 1;
                }
                #line 1916 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                else
                {
                    #line 1917 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    conf_object_t *v1832_queue UNUSED  = SIM_object_clock(&_dev->obj);
                    #line 1917 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    void  *v1832_data UNUSED  = v1827_data;
                    #line 1921 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    {
                        #line 1927 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        SIM_event_post_cycle(v1832_queue, _send_now_evclass_115, &_dev->obj, 1, v1832_data);
                        #line 1934 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        sim_exception_t v1833_exc UNUSED  = SIM_clear_exception();
                        if (v1833_exc != 0)
                        #line 1935 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        {
                            SIM_LOG_ERROR(&_dev->obj, 0, "simple_ev: Error posting event on %s: %s", SIM_object_name(v1832_queue), SIM_last_error());
                            #line 1938 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                            if (_DML_M_simple_ev__destroy(_dev, v1832_data))
                            #line 1938 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                            return 1;
                        }
                    }
                    #line 1917 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 1887 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            #line 465 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
        }
        bool v1803_posted UNUSED  = 0;
        {
            #line 467 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
            bool v1836__ret_truth UNUSED  = 0;
            #line 467 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
            if (_DML_M_simple_ev__posted(_dev, NULL, &v1836__ret_truth))
            #line 467 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
            return 1;
            #line 467 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
            v1803_posted = v1836__ret_truth;
            #line 17756 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
        }
        #line 468 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
        uint64 v1803_next UNUSED  = 0;
        {
            #line 469 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
            cycles_t v1837__ret_when UNUSED  = 0;
            #line 469 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
            if (_DML_M_simple_ev__next(_dev, NULL, &v1837__ret_when))
            #line 469 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
            return 1;
            #line 469 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
            v1803_next = v1837__ret_when;
            #line 17769 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
        }
        #line 470 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
        if (_DML_M_simple_ev__remove(_dev, NULL))
        #line 470 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
        return 1;
        #line 472 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
        {
            #line 472 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
            void  *v1839_data UNUSED  = (void  *)91;
            #line 1887 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                #line 1887 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                void  *v1841_data UNUSED  = v1839_data;
                #line 1912 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (SIM_object_clock(&_dev->obj) == (NULL))
                #line 1912 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    SIM_LOG_ERROR(&_dev->obj, 0, "uint64_ev.post(): The 'queue' attribute is not set, not posting the event");
                    #line 1915 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    if (_DML_M_uint64_ev__destroy(_dev, v1841_data))
                    #line 1915 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    return 1;
                }
                #line 1916 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                else
                {
                    #line 1917 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    conf_object_t *v1846_queue UNUSED  = SIM_object_clock(&_dev->obj);
                    #line 1917 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    void  *v1846_data UNUSED  = v1841_data;
                    #line 1921 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    {
                        #line 1930 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        SIM_event_post_time(v1846_queue, _send_now_evclass_117, &_dev->obj, 1, v1846_data);
                        #line 1934 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        sim_exception_t v1847_exc UNUSED  = SIM_clear_exception();
                        if (v1847_exc != 0)
                        #line 1935 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        {
                            SIM_LOG_ERROR(&_dev->obj, 0, "uint64_ev: Error posting event on %s: %s", SIM_object_name(v1846_queue), SIM_last_error());
                            #line 1938 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                            if (_DML_M_uint64_ev__destroy(_dev, v1846_data))
                            #line 1938 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                            return 1;
                        }
                    }
                    #line 1917 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 1887 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            #line 472 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
        }
        {
            #line 473 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
            bool v1850__ret_truth UNUSED  = 0;
            #line 473 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
            if (_DML_M_uint64_ev__posted(_dev, (void  *)0, &v1850__ret_truth))
            #line 473 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
            return 1;
            #line 473 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
            v1803_posted = v1850__ret_truth;
            #line 17831 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
        }
        #line 474 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
        {
            #line 474 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
            double v1851__ret_when UNUSED  = 0x0.0p+0;
            #line 474 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
            if (_DML_M_uint64_ev__next(_dev, (void  *)74, &v1851__ret_when))
            #line 474 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
            return 1;
            #line 474 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
            v1803_next = v1851__ret_when;
            #line 17843 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
        }
        #line 475 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
        if (_DML_M_uint64_ev__remove(_dev, (void  *)4ULL))
        #line 475 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
        return 1;
    }
    #line 476 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
    return 0;
    #line 476 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
}
#line 17854 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* uint64_ev.remove */
static bool _DML_M_uint64_ev__remove(test_t *_dev, void  *data)
#line 1892 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    {
        #line 1893 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        void  *v1855_data UNUSED  = data;
        #line 1948 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        SIM_event_cancel_time(&_dev->obj, _send_now_evclass_117, &_dev->obj, DML_pointer_eq, v1855_data);
        #line 1893 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    return 0;
    #line 1894 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 17870 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* uint64_ev.next */
static bool _DML_M_uint64_ev__next(test_t *_dev, void  *data, double *when)
#line 1896 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1896 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    double v1857_when UNUSED  = 0x0.0p+0;
    {
        #line 1897 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        void  *v1859_data UNUSED  = data;
        #line 1995 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        double v1859_when UNUSED  = 0x0.0p+0;
        #line 1997 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v1859_when = SIM_event_find_next_time(&_dev->obj, _send_now_evclass_117, &_dev->obj, DML_pointer_eq, v1859_data);
        #line 1995 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v1857_when = v1859_when;
        #line 1897 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    *when = v1857_when;
    #line 1898 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1898 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 17894 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* uint64_ev.posted */
static bool _DML_M_uint64_ev__posted(test_t *_dev, void  *data, bool *truth)
#line 1889 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1889 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bool v1861_truth UNUSED  = 0;
    {
        #line 1890 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        void  *v1863_data UNUSED  = data;
        #line 2004 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        bool v1863_truth UNUSED  = 0;
        #line 2009 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            cycles_t v1865_when UNUSED  = SIM_event_find_next_cycle(&_dev->obj, _send_now_evclass_117, &_dev->obj, DML_pointer_eq, v1863_data);
            #line 2013 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v1863_truth = v1865_when >= 0;
        }
        #line 2004 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v1861_truth = v1863_truth;
        #line 1890 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    *truth = v1861_truth;
    #line 1891 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1891 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 17922 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* simple_ev.remove */
static bool _DML_M_simple_ev__remove(test_t *_dev, void  *data)
#line 1892 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    {
        #line 1893 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        void  *v1868_data UNUSED  = data;
        #line 1948 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        SIM_event_cancel_time(&_dev->obj, _send_now_evclass_115, &_dev->obj, DML_pointer_eq, v1868_data);
        #line 1893 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    return 0;
    #line 1894 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 17938 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* simple_ev.next */
static bool _DML_M_simple_ev__next(test_t *_dev, void  *data, cycles_t *when)
#line 1900 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1900 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    cycles_t v1870_when UNUSED  = 0;
    {
        #line 1901 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        void  *v1872_data UNUSED  = data;
        #line 1990 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        cycles_t v1872_when UNUSED  = 0;
        #line 1992 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v1872_when = SIM_event_find_next_cycle(&_dev->obj, _send_now_evclass_115, &_dev->obj, DML_pointer_eq, v1872_data);
        #line 1990 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v1870_when = v1872_when;
        #line 1901 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    *when = v1870_when;
    #line 1902 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1902 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 17962 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* simple_ev.posted */
static bool _DML_M_simple_ev__posted(test_t *_dev, void  *data, bool *truth)
#line 1889 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1889 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bool v1874_truth UNUSED  = 0;
    {
        #line 1890 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        void  *v1876_data UNUSED  = data;
        #line 2004 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        bool v1876_truth UNUSED  = 0;
        #line 2009 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            cycles_t v1878_when UNUSED  = SIM_event_find_next_cycle(&_dev->obj, _send_now_evclass_115, &_dev->obj, DML_pointer_eq, v1876_data);
            #line 2013 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v1876_truth = v1878_when >= 0;
        }
        #line 2004 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v1874_truth = v1876_truth;
        #line 1890 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    *truth = v1874_truth;
    #line 1891 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1891 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 17990 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* o */
static bool _DML_M_o(test_t *_dev, int *i)
#line 210 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
{
    #line 210 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
    int v1879_i UNUSED  = 0;
    {
        #line 211 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
        int v1881__ret_i UNUSED  = 0;
        #line 211 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
        if (_DML_M_templates__t__o(_dev, &v1881__ret_i))
        #line 211 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
        return 1;
        #line 211 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
        v1879_i = v1881__ret_i;
        #line 18007 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
    }
    #line 212 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
    *i = v1879_i;
    #line 212 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
    return 0;
    #line 212 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
}
#line 18015 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* templates__t__o */
static bool _DML_M_templates__t__o(test_t *_dev, int *i)
#line 173 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
{
    #line 173 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
    int v1882_i UNUSED  = 0;
    if (_DML_M_p(_dev))
    #line 174 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
    return 1;
    if (_DML_M_p(_dev))
    #line 175 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
    return 1;
    if (SIM_object_clock(&_dev->obj) == NULL)
        #line 176 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
        SIM_log_error(&_dev->obj, 0, "Attribute 'queue' is not set, ignoring delayed call");
        #line 176 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
    else {
        #line 176 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
        _simple_event_data_t *_data = MM_ZALLOC(1, _simple_event_data_t);
        #line 176 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
        _identity_t *_event_domains = MM_MALLOC(1, _identity_t);
        #line 176 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
        _event_domains[0] = ((_identity_t) {.id = 1, .encoded_index = 0});
        #line 176 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
        _data->no_domains = 1;
        #line 176 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
        _data->domains = _event_domains;
        #line 176 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
        SIM_event_post_time(SIM_object_clock(&_dev->obj), _evclass_p, &_dev->obj, 0x1.4cccccccccccdp+0 + 0x1.3333333333333p-2, (lang_void *)_data);
        #line 176 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
    }
    if (SIM_object_clock(&_dev->obj) == NULL)
        #line 177 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
        SIM_log_error(&_dev->obj, 0, "Attribute 'queue' is not set, ignoring delayed call");
        #line 177 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
    else {
        #line 177 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
        _simple_event_data_t *_data = MM_ZALLOC(1, _simple_event_data_t);
        #line 177 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
        _identity_t *_event_domains = MM_MALLOC(1, _identity_t);
        #line 177 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
        _event_domains[0] = ((_identity_t) {.id = 1, .encoded_index = 0});
        #line 177 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
        _data->no_domains = 1;
        #line 177 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
        _data->domains = _event_domains;
        #line 177 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
        SIM_event_post_time(SIM_object_clock(&_dev->obj), _evclass_p, &_dev->obj, 0x1.2666666666666p+1, (lang_void *)_data);
        #line 177 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
    }
    *i = v1882_i;
    #line 178 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
    return 0;
    #line 178 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
}
#line 18072 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* pp.m */
static bool _DML_M_pp__m(test_t *_dev, int jjj)
#line 146 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
{
    #line 150 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
    return 0;
    #line 150 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
}
#line 18082 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* m */
static bool _DML_M_m(test_t *_dev)
#line 202 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
{
    if (_DML_M_templates__t__m(_dev))
    #line 203 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
    return 1;
    SIM_LOG_INFO(1, &_dev->obj, 0, "foo");
    SIM_LOG_SPEC_VIOLATION(3, &_dev->obj, 0, "bar");
    SIM_LOG_UNIMPLEMENTED(1, &_dev->obj, 0, "baaz");
    SIM_LOG_CRITICAL(&_dev->obj, 0, "quux");
    return 0;
    #line 208 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
}
#line 18098 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* templates__t__m */
static bool _DML_M_templates__t__m(test_t *_dev)
#line 167 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
{
    #line 167 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
    {
        int v1892_i UNUSED  = 0;
        {
            #line 169 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
            int v1893__ret_i UNUSED  = 0;
            #line 169 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
            if (_DML_M_o(_dev, &v1893__ret_i))
            #line 169 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
            return 1;
            #line 169 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
            v1892_i = v1893__ret_i;
            #line 18116 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
        }
        #line 170 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
        {
            #line 170 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
            int v1894__ret_i UNUSED  = 0;
            #line 170 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
            int v1894__ret_e UNUSED  = 0;
            #line 170 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
            if (_DML_M_mo(_dev, &v1894__ret_i, &v1894__ret_e))
            #line 170 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
            return 1;
            #line 170 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
            v1892_i = v1894__ret_i;
            #line 170 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
            v1892_i = v1894__ret_e;
            #line 18132 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
        }
        #line 171 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
    }
    #line 171 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
    return 0;
    #line 171 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
}
#line 18140 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* mo */
static bool _DML_M_mo(test_t *_dev, int *i, int *e)
#line 241 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
{
    #line 241 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
    int v1895_i UNUSED  = 0;
    #line 241 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
    int v1895_e UNUSED  = 0;
    v1895_i = 3;
    v1895_e = 4;
    if (v1895_i == 3)
    goto exit174;
exit174: ;
    #line 246 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
    *i = v1895_i;
    #line 246 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
    *e = v1895_e;
    #line 246 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
    return 0;
    #line 246 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
}
#line 18163 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* p */
static bool _DML_M_p(test_t *_dev)
#line 214 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
{
    return 0;
    #line 215 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
}
#line 18172 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* write_access_memop.register_view_catalog.register_offsets */
static bool _DML_M_write_access_memop__register_view_catalog__register_offsets(test_t *_dev, attr_value_t *ret)
#line 1138 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1138 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    attr_value_t v1899_ret UNUSED ;
    #line 1138 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    memset((void *)&v1899_ret, 0, sizeof(attr_value_t ));
    #line 1138 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        uint64 v1900_table_size UNUSED  = 0;
        {
            #line 1140 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint32 v1901__ret_num UNUSED  = 0;
            #line 1140 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (_DML_M_write_access_memop__register_view__number_of_registers(_dev, &v1901__ret_num))
            #line 1140 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            return 1;
            #line 1140 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v1900_table_size = v1901__ret_num;
            #line 18194 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
        }
        #line 1141 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v1899_ret = SIM_alloc_attr_list(v1900_table_size);
        int v1900_i UNUSED  = 0;
        for (v1900_i = 0; v1900_i < v1900_table_size; (v1900_i)++)
        #line 1143 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            attr_value_t v1902_full_info UNUSED ;
            #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                attr_value_t v1903__ret_info UNUSED ;
                #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                memset((void *)&v1903__ret_info, 0, sizeof(attr_value_t ));
                #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_write_access_memop__register_view__register_info(_dev, v1900_i, &v1903__ret_info))
                #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                return 1;
                #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v1902_full_info = v1903__ret_info;
                #line 18215 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
            }
            #line 1148 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            SIM_attr_list_set_item(&v1899_ret, v1900_i, SIM_attr_copy(SIM_attr_list_item(v1902_full_info, 3)));
            SIM_attr_free(&v1902_full_info);
        }
    }
    #line 1151 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *ret = v1899_ret;
    #line 1151 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1151 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 18228 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* write_access_memop.register_view_catalog.register_names */
static bool _DML_M_write_access_memop__register_view_catalog__register_names(test_t *_dev, attr_value_t *ret)
#line 1124 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1124 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    attr_value_t v1904_ret UNUSED ;
    #line 1124 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    memset((void *)&v1904_ret, 0, sizeof(attr_value_t ));
    #line 1124 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        uint64 v1905_table_size UNUSED  = 0;
        {
            #line 1126 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint32 v1906__ret_num UNUSED  = 0;
            #line 1126 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (_DML_M_write_access_memop__register_view__number_of_registers(_dev, &v1906__ret_num))
            #line 1126 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            return 1;
            #line 1126 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v1905_table_size = v1906__ret_num;
            #line 18250 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
        }
        #line 1127 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v1904_ret = SIM_alloc_attr_list(v1905_table_size);
        int v1905_i UNUSED  = 0;
        for (v1905_i = 0; v1905_i < v1905_table_size; (v1905_i)++)
        #line 1129 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            attr_value_t v1907_full_info UNUSED ;
            #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                attr_value_t v1908__ret_info UNUSED ;
                #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                memset((void *)&v1908__ret_info, 0, sizeof(attr_value_t ));
                #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_write_access_memop__register_view__register_info(_dev, v1905_i, &v1908__ret_info))
                #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                return 1;
                #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v1907_full_info = v1908__ret_info;
                #line 18271 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
            }
            #line 1134 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            SIM_attr_list_set_item(&v1904_ret, v1905_i, SIM_attr_copy(SIM_attr_list_item(v1907_full_info, 0)));
            SIM_attr_free(&v1907_full_info);
        }
    }
    #line 1137 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *ret = v1904_ret;
    #line 1137 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1137 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 18284 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* write_access_memop.register_view.set_register_value */
static bool _DML_M_write_access_memop__register_view__set_register_value(test_t *_dev, uint32 reg, uint64 val)
#line 1105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v1910_args UNUSED ;
        #line 1106 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v1910_args, 0, sizeof(attr_value_t ));
        #line 1116 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v1910_args = SIM_make_attr_list(8, SIM_make_attr_string("test"), SIM_make_attr_string("write_access_memop"), SIM_make_attr_string("write_access_memop"), SIM_make_attr_uint64(reg), SIM_make_attr_object(&_dev->obj), SIM_make_attr_uint64(0), SIM_make_attr_boolean(1), SIM_make_attr_uint64(val));
        #line 1118 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        VT_call_python_module_function("register_view", "set_register_value", &v1910_args);
        #line 1120 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        SIM_attr_free(&v1910_args);
    }
    #line 1121 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1121 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 18306 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* write_access_memop.register_view.register_info */
static bool _DML_M_write_access_memop__register_view__register_info(test_t *_dev, uint32 reg, attr_value_t *info)
#line 1072 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1072 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    attr_value_t v1911_info UNUSED ;
    #line 1072 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    memset((void *)&v1911_info, 0, sizeof(attr_value_t ));
    #line 1072 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v1912_args UNUSED ;
        #line 1073 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v1912_args, 0, sizeof(attr_value_t ));
        #line 1078 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v1912_args = SIM_make_attr_list(3, SIM_make_attr_string("test"), SIM_make_attr_string("write_access_memop"), SIM_make_attr_uint64(reg));
        #line 1082 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v1911_info = VT_call_python_module_function("register_view", "register_info", &v1912_args);
        SIM_attr_free(&v1912_args);
    }
    #line 1084 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *info = v1911_info;
    #line 1084 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1084 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 18333 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* write_access_memop.register_view.number_of_registers */
static bool _DML_M_write_access_memop__register_view__number_of_registers(test_t *_dev, uint32 *num)
#line 1056 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1056 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    uint32 v1913_num UNUSED  = 0;
    #line 1056 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v1914_args UNUSED ;
        #line 1057 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v1914_args, 0, sizeof(attr_value_t ));
        #line 1061 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v1914_args = SIM_make_attr_list(2, SIM_make_attr_string("test"), SIM_make_attr_string("write_access_memop"));
        #line 1063 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v1914_ret UNUSED ;
        #line 1063 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v1914_ret, 0, sizeof(attr_value_t ));
        #line 1066 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v1914_ret = VT_call_python_module_function("register_view", "number_of_registers", &v1914_args);
        SIM_attr_free(&v1914_args);
        #line 1069 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v1913_num = SIM_attr_integer(v1914_ret);
        SIM_attr_free(&v1914_ret);
    }
    #line 1071 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *num = v1913_num;
    #line 1071 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1071 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 18365 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* write_access_memop.register_view.get_register_value */
static bool _DML_M_write_access_memop__register_view__get_register_value(test_t *_dev, uint32 reg, uint64 *val)
#line 1085 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1085 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    uint64 v1915_val UNUSED  = 0;
    #line 1085 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v1916_args UNUSED ;
        #line 1086 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v1916_args, 0, sizeof(attr_value_t ));
        #line 1095 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v1916_args = SIM_make_attr_list(7, SIM_make_attr_string("test"), SIM_make_attr_string("write_access_memop"), SIM_make_attr_string("write_access_memop"), SIM_make_attr_uint64(reg), SIM_make_attr_object(&_dev->obj), SIM_make_attr_uint64(0), SIM_make_attr_boolean(1));
        #line 1097 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v1916_ret UNUSED ;
        #line 1097 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v1916_ret, 0, sizeof(attr_value_t ));
        #line 1099 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v1916_ret = VT_call_python_module_function("register_view", "get_register_value", &v1916_args);
        SIM_attr_free(&v1916_args);
        #line 1102 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v1915_val = SIM_attr_integer(v1916_ret);
        SIM_attr_free(&v1916_ret);
    }
    #line 1104 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *val = v1915_val;
    #line 1104 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1104 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 18397 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* write_access_memop.register_view.description */
static bool _DML_M_write_access_memop__register_view__description(test_t *_dev, char const **desc)
#line 1026 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1026 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    char const *v1917_desc UNUSED  = NULL;
    #line 1026 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v1918_args UNUSED ;
        #line 1027 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v1918_args, 0, sizeof(attr_value_t ));
        #line 1031 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v1918_args = SIM_make_attr_list(2, SIM_make_attr_string("test"), SIM_make_attr_string("write_access_memop"));
        #line 1033 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v1918_ret UNUSED ;
        #line 1033 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v1918_ret, 0, sizeof(attr_value_t ));
        #line 1036 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v1918_ret = VT_call_python_module_function("register_view", "description", &v1918_args);
        SIM_attr_free(&v1918_args);
        v1917_desc = SIM_attr_string(v1918_ret);
    }
    #line 1039 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *desc = v1917_desc;
    #line 1039 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1039 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 18427 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* write_access_memop.register_view.big_endian_bitorder */
static bool _DML_M_write_access_memop__register_view__big_endian_bitorder(test_t *_dev, bool *big_endian)
#line 1040 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1040 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bool v1919_big_endian UNUSED  = 0;
    #line 1040 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v1920_args UNUSED ;
        #line 1041 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v1920_args, 0, sizeof(attr_value_t ));
        #line 1045 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v1920_args = SIM_make_attr_list(2, SIM_make_attr_string("test"), SIM_make_attr_string("write_access_memop"));
        #line 1047 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v1920_ret UNUSED ;
        #line 1047 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v1920_ret, 0, sizeof(attr_value_t ));
        #line 1050 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v1920_ret = VT_call_python_module_function("register_view", "big_endian_bitorder", &v1920_args);
        SIM_attr_free(&v1920_args);
        #line 1053 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v1919_big_endian = SIM_attr_boolean(v1920_ret);
        SIM_attr_free(&v1920_ret);
    }
    #line 1055 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *big_endian = v1919_big_endian;
    #line 1055 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1055 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 18459 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* write_access_memop.io_memory.operation */
static bool _DML_M_write_access_memop__io_memory__operation(test_t *_dev, generic_transaction_t *mem_op, map_info_t map_info, exception_type_t *ex)
#line 876 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 876 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    exception_type_t v1921_ex UNUSED  = 0;
    v1921_ex = 0x401;
    #line 879 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_DML_M_write_access_memop__access(_dev, mem_op, SIM_get_mem_op_physical_address(mem_op) - map_info.base + map_info.start, SIM_get_mem_op_size(mem_op)))
    #line 879 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    goto throw38;
    #line 884 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (false) throw38:
    #line 884 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v1921_ex = 0x407;
    *ex = v1921_ex;
    #line 885 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 885 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 18481 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* write_access_memop.access */
static bool _DML_M_write_access_memop__access(test_t *_dev, generic_transaction_t *memop, physical_address_t offset, physical_address_t size)
#line 72 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml12-compatibility.dml"
{
    if (!_DML_M_write_access_memop__io_memory_access(_dev, memop, offset, NULL))
    return 1;
    return 0;
    #line 75 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml12-compatibility.dml"
}
#line 18492 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* write_access_memop.io_memory_access */
static bool _DML_M_write_access_memop__io_memory_access(test_t *_dev, generic_transaction_t *memop, uint64 offset, void  *aux)
#line 204 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common-compat.dml"
{
    #line 211 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common-compat.dml"
    if (_DML_M_write_access_memop__old_write_access_memop(_dev, memop, offset, (uint64 )SIM_get_mem_op_size(memop), SIM_get_mem_op_value_le(memop)))
    #line 211 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common-compat.dml"
    goto throw39;
    #line 213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common-compat.dml"
    if (false) throw39:
    #line 213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common-compat.dml"
    return 0;
    #line 215 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common-compat.dml"
    return 1;
}
#line 18509 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* write_access_memop.old_write_access_memop */
static bool _DML_M_write_access_memop__old_write_access_memop(test_t *_dev, generic_transaction_t *memop, uint64 offset, uint64 size, uint64 value)
#line 220 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common-compat.dml"
{
    SIM_LOG_INFO(1LL, _dev->write_access_memop._obj, 0LL, "hello");
    return 0;
    #line 222 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common-compat.dml"
}
#line 18519 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* write_access_memop.int_register.write */
static bool _DML_M_write_access_memop__int_register__write(test_t *_dev, int num, uint64 val)
#line 916 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 18525 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
    return 0;
    #line 924 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 18529 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* write_access_memop.int_register.register_info */
static bool _DML_M_write_access_memop__int_register__register_info(test_t *_dev, int reg, ireg_info_t reqinfo, int *info)
#line 941 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 941 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    int v1930_info UNUSED  = 0;
    v1930_info = 0;
    *info = v1930_info;
    #line 943 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 943 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 18543 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* write_access_memop.int_register.read */
static bool _DML_M_write_access_memop__int_register__read(test_t *_dev, int num, uint64 *val)
#line 905 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 18549 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
    *val = 0ULL;
    return 0;
    #line 914 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 18554 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* write_access_memop.int_register.get_number */
static bool _DML_M_write_access_memop__int_register__get_number(test_t *_dev, char const *name, int *num)
#line 893 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 18560 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
    *num = (int32 )-1LL;
    return 0;
    #line 897 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 18565 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* write_access_memop.int_register.get_name */
static bool _DML_M_write_access_memop__int_register__get_name(test_t *_dev, int num, char const **name)
#line 899 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 18571 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
    *name = NULL;
    return 0;
    #line 903 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 18576 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* write_access_memop.int_register.all_registers */
static bool _DML_M_write_access_memop__int_register__all_registers(test_t *_dev, attr_value_t *vals)
#line 926 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 926 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    attr_value_t v1932_vals UNUSED ;
    #line 926 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    memset((void *)&v1932_vals, 0, sizeof(attr_value_t ));
    #line 926 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 929 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        int v1933_count UNUSED  = 0;
        #line 933 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v1932_vals = SIM_alloc_attr_list(v1933_count);
        v1933_count = 0;
        #line 939 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 939 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *vals = v1932_vals;
    #line 939 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 939 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 18601 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* write_access_memop.instrumentation_order.move_before */
static bool _DML_M_write_access_memop__instrumentation_order__move_before(test_t *_dev, conf_object_t *connection, conf_object_t *before, bool *success)
#line 1018 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1018 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bool v1934_success UNUSED  = 0;
    v1934_success = _move_before(connection, before, &_dev->write_access_memop._connections);
    *success = v1934_success;
    #line 1020 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1020 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 18615 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* write_access_memop.instrumentation_order.get_connections */
static bool _DML_M_write_access_memop__instrumentation_order__get_connections(test_t *_dev, attr_value_t *connections)
#line 1014 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1014 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    attr_value_t v1936_connections UNUSED ;
    #line 1014 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    memset((void *)&v1936_connections, 0, sizeof(attr_value_t ));
    v1936_connections = _get_connections(&_dev->write_access_memop._connections);
    *connections = v1936_connections;
    #line 1016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 18631 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* write_access_memop.bank_instrumentation_subscribe.remove_connection_callbacks */
static bool _DML_M_write_access_memop__bank_instrumentation_subscribe__remove_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 1002 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1004 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _remove_connection_callbacks(_DML_M_write_access_memop___non_anonymous_bank_obj(_dev), connection, &_dev->write_access_memop._connections);
    return 0;
    #line 1005 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 18642 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* write_access_memop._non_anonymous_bank_obj */
static conf_object_t *_DML_M_write_access_memop___non_anonymous_bank_obj(test_t *_dev)
#line 506 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 506 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    conf_object_t *bank_obj UNUSED  = NULL;
    #line 508 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_dev->write_access_memop._cached_bank_obj == (NULL))
    #line 508 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        char v1943_name[(uint64 )_dml_strlen("write_access_memop") + 6] UNUSED ;
        #line 509 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v1943_name, 0, sizeof(char [(uint64 )_dml_strlen("write_access_memop") + 6]));
        _dml_strcpy(v1943_name, "bank.");
        _dml_strcpy(v1943_name + 5, "write_access_memop");
        _dev->write_access_memop._cached_bank_obj = SIM_object_descendant(&_dev->obj, v1943_name);
    }
    bank_obj = _dev->write_access_memop._cached_bank_obj;
    #line 518 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return bank_obj;
    #line 518 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 18666 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* write_access_memop.bank_instrumentation_subscribe.remove_callback */
static bool _DML_M_write_access_memop__bank_instrumentation_subscribe__remove_callback(test_t *_dev, bank_callback_handle_t callback)
#line 995 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 999 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _remove_callback(callback, &_dev->write_access_memop._connections, &_dev->write_access_memop._before_read_callbacks, &_dev->write_access_memop._after_read_callbacks, &_dev->write_access_memop._before_write_callbacks, &_dev->write_access_memop._after_write_callbacks);
    return 0;
    #line 1000 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 18677 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* write_access_memop.bank_instrumentation_subscribe.register_before_write */
static bool _DML_M_write_access_memop__bank_instrumentation_subscribe__register_before_write(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data, bank_callback_handle_t *handle)
#line 977 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 977 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bank_callback_handle_t v1946_handle UNUSED  = 0;
    #line 981 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v1946_handle = _register_before_write(_DML_M_write_access_memop___non_anonymous_bank_obj(_dev), connection, offset, size, before_write, user_data, &_dev->write_access_memop._connections, &_dev->write_access_memop._before_write_callbacks);
    *handle = v1946_handle;
    #line 982 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 982 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 18692 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* write_access_memop.bank_instrumentation_subscribe.register_before_read */
static bool _DML_M_write_access_memop__bank_instrumentation_subscribe__register_before_read(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data, bank_callback_handle_t *handle)
#line 954 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 954 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bank_callback_handle_t v1948_handle UNUSED  = 0;
    #line 958 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v1948_handle = _register_before_read(_DML_M_write_access_memop___non_anonymous_bank_obj(_dev), connection, offset, size, before_read, user_data, &_dev->write_access_memop._connections, &_dev->write_access_memop._before_read_callbacks);
    *handle = v1948_handle;
    #line 959 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 959 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 18707 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* write_access_memop.bank_instrumentation_subscribe.register_after_write */
static bool _DML_M_write_access_memop__bank_instrumentation_subscribe__register_after_write(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data, bank_callback_handle_t *handle)
#line 988 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 988 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bank_callback_handle_t v1950_handle UNUSED  = 0;
    #line 992 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v1950_handle = _register_after_write(_DML_M_write_access_memop___non_anonymous_bank_obj(_dev), connection, offset, size, after_write, user_data, &_dev->write_access_memop._connections, &_dev->write_access_memop._after_write_callbacks);
    *handle = v1950_handle;
    #line 993 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 993 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 18722 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* write_access_memop.bank_instrumentation_subscribe.register_after_read */
static bool _DML_M_write_access_memop__bank_instrumentation_subscribe__register_after_read(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data, bank_callback_handle_t *handle)
#line 965 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 965 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bank_callback_handle_t v1952_handle UNUSED  = 0;
    #line 969 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v1952_handle = _register_after_read(_DML_M_write_access_memop___non_anonymous_bank_obj(_dev), connection, offset, size, after_read, user_data, &_dev->write_access_memop._connections, &_dev->write_access_memop._after_read_callbacks);
    *handle = v1952_handle;
    #line 970 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 970 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 18737 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* write_access_memop.bank_instrumentation_subscribe.enable_connection_callbacks */
static bool _DML_M_write_access_memop__bank_instrumentation_subscribe__enable_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 1006 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    _enable_connection_callbacks(connection, &_dev->write_access_memop._connections);
    return 0;
    #line 1008 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 18747 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* write_access_memop.bank_instrumentation_subscribe.disable_connection_callbacks */
static bool _DML_M_write_access_memop__bank_instrumentation_subscribe__disable_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 1009 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    _disable_connection_callbacks(connection, &_dev->write_access_memop._connections);
    return 0;
    #line 1011 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 18757 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* rw_access.register_view_catalog.register_offsets */
static bool _DML_M_rw_access__register_view_catalog__register_offsets(test_t *_dev, attr_value_t *ret)
#line 1138 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1138 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    attr_value_t v1958_ret UNUSED ;
    #line 1138 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    memset((void *)&v1958_ret, 0, sizeof(attr_value_t ));
    #line 1138 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        uint64 v1959_table_size UNUSED  = 0;
        {
            #line 1140 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint32 v1960__ret_num UNUSED  = 0;
            #line 1140 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (_DML_M_rw_access__register_view__number_of_registers(_dev, &v1960__ret_num))
            #line 1140 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            return 1;
            #line 1140 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v1959_table_size = v1960__ret_num;
            #line 18779 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
        }
        #line 1141 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v1958_ret = SIM_alloc_attr_list(v1959_table_size);
        int v1959_i UNUSED  = 0;
        for (v1959_i = 0; v1959_i < v1959_table_size; (v1959_i)++)
        #line 1143 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            attr_value_t v1961_full_info UNUSED ;
            #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                attr_value_t v1962__ret_info UNUSED ;
                #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                memset((void *)&v1962__ret_info, 0, sizeof(attr_value_t ));
                #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_rw_access__register_view__register_info(_dev, v1959_i, &v1962__ret_info))
                #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                return 1;
                #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v1961_full_info = v1962__ret_info;
                #line 18800 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
            }
            #line 1148 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            SIM_attr_list_set_item(&v1958_ret, v1959_i, SIM_attr_copy(SIM_attr_list_item(v1961_full_info, 3)));
            SIM_attr_free(&v1961_full_info);
        }
    }
    #line 1151 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *ret = v1958_ret;
    #line 1151 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1151 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 18813 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* rw_access.register_view_catalog.register_names */
static bool _DML_M_rw_access__register_view_catalog__register_names(test_t *_dev, attr_value_t *ret)
#line 1124 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1124 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    attr_value_t v1963_ret UNUSED ;
    #line 1124 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    memset((void *)&v1963_ret, 0, sizeof(attr_value_t ));
    #line 1124 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        uint64 v1964_table_size UNUSED  = 0;
        {
            #line 1126 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint32 v1965__ret_num UNUSED  = 0;
            #line 1126 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (_DML_M_rw_access__register_view__number_of_registers(_dev, &v1965__ret_num))
            #line 1126 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            return 1;
            #line 1126 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v1964_table_size = v1965__ret_num;
            #line 18835 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
        }
        #line 1127 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v1963_ret = SIM_alloc_attr_list(v1964_table_size);
        int v1964_i UNUSED  = 0;
        for (v1964_i = 0; v1964_i < v1964_table_size; (v1964_i)++)
        #line 1129 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            attr_value_t v1966_full_info UNUSED ;
            #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                attr_value_t v1967__ret_info UNUSED ;
                #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                memset((void *)&v1967__ret_info, 0, sizeof(attr_value_t ));
                #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_rw_access__register_view__register_info(_dev, v1964_i, &v1967__ret_info))
                #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                return 1;
                #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v1966_full_info = v1967__ret_info;
                #line 18856 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
            }
            #line 1134 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            SIM_attr_list_set_item(&v1963_ret, v1964_i, SIM_attr_copy(SIM_attr_list_item(v1966_full_info, 0)));
            SIM_attr_free(&v1966_full_info);
        }
    }
    #line 1137 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *ret = v1963_ret;
    #line 1137 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1137 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 18869 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* rw_access.register_view.set_register_value */
static bool _DML_M_rw_access__register_view__set_register_value(test_t *_dev, uint32 reg, uint64 val)
#line 1105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v1969_args UNUSED ;
        #line 1106 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v1969_args, 0, sizeof(attr_value_t ));
        #line 1116 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v1969_args = SIM_make_attr_list(8, SIM_make_attr_string("test"), SIM_make_attr_string("rw_access"), SIM_make_attr_string("rw_access"), SIM_make_attr_uint64(reg), SIM_make_attr_object(&_dev->obj), SIM_make_attr_uint64(0), SIM_make_attr_boolean(1), SIM_make_attr_uint64(val));
        #line 1118 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        VT_call_python_module_function("register_view", "set_register_value", &v1969_args);
        #line 1120 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        SIM_attr_free(&v1969_args);
    }
    #line 1121 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1121 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 18891 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* rw_access.register_view.register_info */
static bool _DML_M_rw_access__register_view__register_info(test_t *_dev, uint32 reg, attr_value_t *info)
#line 1072 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1072 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    attr_value_t v1970_info UNUSED ;
    #line 1072 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    memset((void *)&v1970_info, 0, sizeof(attr_value_t ));
    #line 1072 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v1971_args UNUSED ;
        #line 1073 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v1971_args, 0, sizeof(attr_value_t ));
        #line 1078 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v1971_args = SIM_make_attr_list(3, SIM_make_attr_string("test"), SIM_make_attr_string("rw_access"), SIM_make_attr_uint64(reg));
        #line 1082 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v1970_info = VT_call_python_module_function("register_view", "register_info", &v1971_args);
        SIM_attr_free(&v1971_args);
    }
    #line 1084 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *info = v1970_info;
    #line 1084 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1084 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 18918 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* rw_access.register_view.number_of_registers */
static bool _DML_M_rw_access__register_view__number_of_registers(test_t *_dev, uint32 *num)
#line 1056 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1056 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    uint32 v1972_num UNUSED  = 0;
    #line 1056 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v1973_args UNUSED ;
        #line 1057 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v1973_args, 0, sizeof(attr_value_t ));
        #line 1061 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v1973_args = SIM_make_attr_list(2, SIM_make_attr_string("test"), SIM_make_attr_string("rw_access"));
        #line 1063 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v1973_ret UNUSED ;
        #line 1063 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v1973_ret, 0, sizeof(attr_value_t ));
        #line 1066 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v1973_ret = VT_call_python_module_function("register_view", "number_of_registers", &v1973_args);
        SIM_attr_free(&v1973_args);
        #line 1069 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v1972_num = SIM_attr_integer(v1973_ret);
        SIM_attr_free(&v1973_ret);
    }
    #line 1071 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *num = v1972_num;
    #line 1071 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1071 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 18950 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* rw_access.register_view.get_register_value */
static bool _DML_M_rw_access__register_view__get_register_value(test_t *_dev, uint32 reg, uint64 *val)
#line 1085 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1085 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    uint64 v1974_val UNUSED  = 0;
    #line 1085 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v1975_args UNUSED ;
        #line 1086 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v1975_args, 0, sizeof(attr_value_t ));
        #line 1095 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v1975_args = SIM_make_attr_list(7, SIM_make_attr_string("test"), SIM_make_attr_string("rw_access"), SIM_make_attr_string("rw_access"), SIM_make_attr_uint64(reg), SIM_make_attr_object(&_dev->obj), SIM_make_attr_uint64(0), SIM_make_attr_boolean(1));
        #line 1097 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v1975_ret UNUSED ;
        #line 1097 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v1975_ret, 0, sizeof(attr_value_t ));
        #line 1099 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v1975_ret = VT_call_python_module_function("register_view", "get_register_value", &v1975_args);
        SIM_attr_free(&v1975_args);
        #line 1102 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v1974_val = SIM_attr_integer(v1975_ret);
        SIM_attr_free(&v1975_ret);
    }
    #line 1104 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *val = v1974_val;
    #line 1104 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1104 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 18982 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* rw_access.register_view.description */
static bool _DML_M_rw_access__register_view__description(test_t *_dev, char const **desc)
#line 1026 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1026 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    char const *v1976_desc UNUSED  = NULL;
    #line 1026 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v1977_args UNUSED ;
        #line 1027 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v1977_args, 0, sizeof(attr_value_t ));
        #line 1031 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v1977_args = SIM_make_attr_list(2, SIM_make_attr_string("test"), SIM_make_attr_string("rw_access"));
        #line 1033 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v1977_ret UNUSED ;
        #line 1033 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v1977_ret, 0, sizeof(attr_value_t ));
        #line 1036 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v1977_ret = VT_call_python_module_function("register_view", "description", &v1977_args);
        SIM_attr_free(&v1977_args);
        v1976_desc = SIM_attr_string(v1977_ret);
    }
    #line 1039 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *desc = v1976_desc;
    #line 1039 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1039 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 19012 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* rw_access.register_view.big_endian_bitorder */
static bool _DML_M_rw_access__register_view__big_endian_bitorder(test_t *_dev, bool *big_endian)
#line 1040 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1040 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bool v1978_big_endian UNUSED  = 0;
    #line 1040 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v1979_args UNUSED ;
        #line 1041 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v1979_args, 0, sizeof(attr_value_t ));
        #line 1045 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v1979_args = SIM_make_attr_list(2, SIM_make_attr_string("test"), SIM_make_attr_string("rw_access"));
        #line 1047 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v1979_ret UNUSED ;
        #line 1047 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v1979_ret, 0, sizeof(attr_value_t ));
        #line 1050 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v1979_ret = VT_call_python_module_function("register_view", "big_endian_bitorder", &v1979_args);
        SIM_attr_free(&v1979_args);
        #line 1053 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v1978_big_endian = SIM_attr_boolean(v1979_ret);
        SIM_attr_free(&v1979_ret);
    }
    #line 1055 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *big_endian = v1978_big_endian;
    #line 1055 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1055 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 19044 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* rw_access.io_memory.operation */
static bool _DML_M_rw_access__io_memory__operation(test_t *_dev, generic_transaction_t *mem_op, map_info_t map_info, exception_type_t *ex)
#line 876 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 876 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    exception_type_t v1980_ex UNUSED  = 0;
    v1980_ex = 0x401;
    #line 879 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_DML_M_rw_access__access(_dev, mem_op, SIM_get_mem_op_physical_address(mem_op) - map_info.base + map_info.start, SIM_get_mem_op_size(mem_op)))
    #line 879 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    goto throw40;
    #line 884 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (false) throw40:
    #line 884 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v1980_ex = 0x407;
    *ex = v1980_ex;
    #line 885 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 885 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 19066 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* rw_access.access */
static bool _DML_M_rw_access__access(test_t *_dev, generic_transaction_t *memop, physical_address_t offset, physical_address_t size)
#line 449 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    if (size > 8)
    #line 450 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        SIM_LOG_ERROR(_dev->rw_access._obj, 0, "Oversized access to %s", "rw_access");
        return 1;
    }
    if (SIM_mem_op_is_read(memop))
    {
        #line 455 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        generic_transaction_t *v1987_memop UNUSED  = memop;
        #line 455 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        physical_address_t v1987_offset UNUSED  = offset;
        #line 455 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        physical_address_t v1987_size UNUSED  = size;
        #line 487 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            bool v1988_success UNUSED  = 0;
            uint64 v1988_val UNUSED  = 0;
            {
                #line 490 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint64 v1989__ret__out1 UNUSED  = 0;
                #line 490 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v1988_success = _DML_M_rw_access__read_access(_dev, v1987_memop, v1987_offset, v1987_size, &v1989__ret__out1);
                #line 490 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v1988_val = v1989__ret__out1;
                #line 19097 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
            }
            #line 491 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (!v1988_success)
            {
                #line 617 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                bool v1991_success UNUSED  = 0;
                #line 617 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint64 v1991_value UNUSED  = 0;
                #line 619 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v1991_success = 0;
                #line 617 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v1988_success = v1991_success;
                #line 617 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v1988_val = v1991_value;
                #line 492 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            #line 494 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (!v1988_success)
            {
                #line 495 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                generic_transaction_t *v1994_memop UNUSED  = v1987_memop;
                #line 495 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                physical_address_t v1994_offset UNUSED  = v1987_offset;
                #line 495 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                physical_address_t v1994_size UNUSED  = v1987_size;
                #line 762 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                SIM_LOG_INFO(4, _dev->rw_access._obj, 0, "Missed in bank %s", "rw_access");
                #line 768 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                _DML_M_rw_access__log_miss(_dev, v1994_memop, v1994_offset, v1994_size);
                return 1;
                #line 495 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            else
            {
                #line 497 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                generic_transaction_t *v1999_memop UNUSED  = v1987_memop;
                #line 497 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint64 v1999_val UNUSED  = v1988_val;
                #line 502 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    #line 502 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    generic_transaction_t *v2001_memop UNUSED  = v1999_memop;
                    #line 502 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    uint64 v2001_value UNUSED  = v1999_val;
                    #line 478 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    SIM_set_mem_op_value_le(v2001_memop, v2001_value);
                    #line 502 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 497 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            #line 499 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 455 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    else
    #line 456 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        uint64 v2003_writeval UNUSED  = 0;
        {
            #line 458 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            generic_transaction_t *v2004_memop UNUSED  = memop;
            #line 463 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint64 v2004_writeval UNUSED  = 0;
            #line 467 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v2004_writeval = SIM_get_mem_op_value_le(v2004_memop);
            #line 463 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v2003_writeval = v2004_writeval;
            #line 458 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        {
            #line 459 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            generic_transaction_t *v2006_memop UNUSED  = memop;
            #line 459 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            physical_address_t v2006_offset UNUSED  = offset;
            #line 459 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            physical_address_t v2006_size UNUSED  = size;
            #line 459 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint64 v2006_value UNUSED  = v2003_writeval;
            #line 624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                bool v2007_success UNUSED  = 0;
                v2007_success = _DML_M_rw_access__write_access(_dev, v2006_memop, v2006_offset, v2006_size, v2006_value);
                if (!v2007_success)
                {
                    #line 724 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    bool v2010_success UNUSED  = 0;
                    #line 727 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    v2010_success = 0;
                    #line 724 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    v2007_success = v2010_success;
                    #line 628 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 630 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (!v2007_success)
                {
                    #line 631 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    generic_transaction_t *v2013_memop UNUSED  = v2006_memop;
                    #line 631 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    physical_address_t v2013_offset UNUSED  = v2006_offset;
                    #line 631 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    physical_address_t v2013_size UNUSED  = v2006_size;
                    #line 762 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    SIM_LOG_INFO(4, _dev->rw_access._obj, 0, "Missed in bank %s", "rw_access");
                    #line 768 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    _DML_M_rw_access__log_miss(_dev, v2013_memop, v2013_offset, v2013_size);
                    return 1;
                    #line 631 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                else
                {
                    #line 633 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 635 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            #line 459 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
    }
    return 0;
    #line 461 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 19218 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* rw_access.write_access */
static bool _DML_M_rw_access__write_access(test_t *_dev, generic_transaction_t *memop, physical_address_t offset, physical_address_t size, uint64 writevalue)
#line 270 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common-compat.dml"
{
    #line 272 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common-compat.dml"
    if (_DML_M_rw_access__write(_dev, offset, (DML_shlu(1ULL, (size) * 8ULL)) - 1ULL, writevalue, NULL))
    #line 272 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common-compat.dml"
    goto throw41;
    return 1;
    #line 275 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common-compat.dml"
    if (false) throw41:
    #line 275 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common-compat.dml"
    return 0;
    #line 277 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common-compat.dml"
}
#line 19235 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* rw_access.write */
static bool _DML_M_rw_access__write(test_t *_dev, uint64 offset, uint64 enabled_bytes, uint64 value, void  *aux)
#line 260 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common-compat.dml"
{
    #line 263 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common-compat.dml"
    if (!_DML_M_rw_access__old_write_access(_dev, offset, value))
    return 1;
    #line 266 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common-compat.dml"
    return 0;
    #line 266 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common-compat.dml"
}
#line 19248 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* rw_access.old_write_access */
static bool _DML_M_rw_access__old_write_access(test_t *_dev, uint64 offset, uint64 value)
#line 281 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common-compat.dml"
{
    bool v2026_ok UNUSED  = 0;
    {
        #line 283 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common-compat.dml"
        v2026_ok = 1;
        #line 283 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common-compat.dml"
    }
    SIM_LOG_INFO(1LL, _dev->rw_access._obj, 0LL, "hello");
    return v2026_ok;
}
#line 19263 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* rw_access.log_miss */
static void  _DML_M_rw_access__log_miss(test_t *_dev, generic_transaction_t *memop, physical_address_t offset, physical_address_t size)
#line 774 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    if (SIM_get_mem_op_inquiry(memop))
    goto exit218;
    if (SIM_mem_op_is_read(memop))
    SIM_LOG_SPEC_VIOLATION(1, _dev->rw_access._obj, Register_Read, "%lld byte read access at offset %#llx%s (addr %#llx) outside registers or misaligned access", (uint64 )size, (uint64 )offset, " in rw_access", (uint64 )SIM_get_mem_op_physical_address(memop));
    #line 783 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    else
    SIM_LOG_SPEC_VIOLATION(1, _dev->rw_access._obj, Register_Write, "%lld byte write access at offset %#llx%s (addr %#llx) outside registers or misaligned access", (uint64 )size, (uint64 )offset, " in rw_access", (uint64 )SIM_get_mem_op_physical_address(memop));
    #line 789 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
exit218: ;
    #line 789 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return;
    #line 789 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 19282 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* rw_access.read_access */
static bool _DML_M_rw_access__read_access(test_t *_dev, generic_transaction_t *memop, physical_address_t offset, physical_address_t size, uint64 *_out1)
#line 241 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common-compat.dml"
{
    {
        uint64 v2031_value UNUSED  = 0LL;
        {
            #line 244 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common-compat.dml"
            uint64 v2032__ret__out0 UNUSED  = 0LL;
            #line 244 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common-compat.dml"
            if (_DML_M_rw_access__read(_dev, offset, (DML_shlu(1ULL, (size) * 8ULL)) - 1ULL, NULL, &v2032__ret__out0))
            #line 244 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common-compat.dml"
            goto throw42;
            #line 244 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common-compat.dml"
            v2031_value = v2032__ret__out0;
            #line 19299 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
        }
        #line 245 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common-compat.dml"
        *_out1 = v2031_value;
        #line 245 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common-compat.dml"
        return 1;
    }
    #line 246 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common-compat.dml"
    if (false) throw42:
    #line 246 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common-compat.dml"
    {
        *_out1 = 0ULL;
        #line 247 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common-compat.dml"
        return 0;
    }
}
#line 19315 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* rw_access.read */
static bool _DML_M_rw_access__read(test_t *_dev, uint64 offset, uint64 enabled_bytes, void  *aux, uint64 *_out0)
#line 226 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common-compat.dml"
{
    bool v2034_ok UNUSED  = 0;
    uint64 v2034_value UNUSED  = 0LL;
    #line 231 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common-compat.dml"
    {
        #line 231 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common-compat.dml"
        uint64 v2035__ret__out1 UNUSED  = 0LL;
        #line 231 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common-compat.dml"
        v2034_ok = _DML_M_rw_access__old_read_access(_dev, offset, &v2035__ret__out1);
        #line 231 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common-compat.dml"
        v2034_value = v2035__ret__out1;
        #line 19331 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
    }
    #line 232 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common-compat.dml"
    if (!v2034_ok)
    return 1;
    #line 235 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common-compat.dml"
    *_out0 = v2034_value;
    #line 235 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common-compat.dml"
    return 0;
}
#line 19341 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* rw_access.old_read_access */
static bool _DML_M_rw_access__old_read_access(test_t *_dev, uint64 offset, uint64 *_out1)
#line 253 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common-compat.dml"
{
    bool v2037_success UNUSED  = 0;
    uint64 v2037_value UNUSED  = 0LL;
    SIM_LOG_INFO(1LL, _dev->rw_access._obj, 0LL, "hello");
    *_out1 = v2037_value;
    #line 257 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common-compat.dml"
    return v2037_success;
}
#line 19354 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* rw_access.int_register.write */
static bool _DML_M_rw_access__int_register__write(test_t *_dev, int num, uint64 val)
#line 916 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 19360 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
    return 0;
    #line 924 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 19364 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* rw_access.int_register.register_info */
static bool _DML_M_rw_access__int_register__register_info(test_t *_dev, int reg, ireg_info_t reqinfo, int *info)
#line 941 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 941 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    int v2038_info UNUSED  = 0;
    v2038_info = 0;
    *info = v2038_info;
    #line 943 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 943 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 19378 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* rw_access.int_register.read */
static bool _DML_M_rw_access__int_register__read(test_t *_dev, int num, uint64 *val)
#line 905 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 19384 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
    *val = 0ULL;
    return 0;
    #line 914 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 19389 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* rw_access.int_register.get_number */
static bool _DML_M_rw_access__int_register__get_number(test_t *_dev, char const *name, int *num)
#line 893 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 19395 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
    *num = (int32 )-1LL;
    return 0;
    #line 897 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 19400 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* rw_access.int_register.get_name */
static bool _DML_M_rw_access__int_register__get_name(test_t *_dev, int num, char const **name)
#line 899 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 19406 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
    *name = NULL;
    return 0;
    #line 903 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 19411 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* rw_access.int_register.all_registers */
static bool _DML_M_rw_access__int_register__all_registers(test_t *_dev, attr_value_t *vals)
#line 926 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 926 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    attr_value_t v2040_vals UNUSED ;
    #line 926 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    memset((void *)&v2040_vals, 0, sizeof(attr_value_t ));
    #line 926 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 929 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        int v2041_count UNUSED  = 0;
        #line 933 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2040_vals = SIM_alloc_attr_list(v2041_count);
        v2041_count = 0;
        #line 939 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 939 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *vals = v2040_vals;
    #line 939 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 939 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 19436 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* rw_access.instrumentation_order.move_before */
static bool _DML_M_rw_access__instrumentation_order__move_before(test_t *_dev, conf_object_t *connection, conf_object_t *before, bool *success)
#line 1018 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1018 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bool v2042_success UNUSED  = 0;
    v2042_success = _move_before(connection, before, &_dev->rw_access._connections);
    *success = v2042_success;
    #line 1020 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1020 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 19450 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* rw_access.instrumentation_order.get_connections */
static bool _DML_M_rw_access__instrumentation_order__get_connections(test_t *_dev, attr_value_t *connections)
#line 1014 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1014 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    attr_value_t v2044_connections UNUSED ;
    #line 1014 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    memset((void *)&v2044_connections, 0, sizeof(attr_value_t ));
    v2044_connections = _get_connections(&_dev->rw_access._connections);
    *connections = v2044_connections;
    #line 1016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 19466 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* rw_access.bank_instrumentation_subscribe.remove_connection_callbacks */
static bool _DML_M_rw_access__bank_instrumentation_subscribe__remove_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 1002 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1004 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _remove_connection_callbacks(_DML_M_rw_access___non_anonymous_bank_obj(_dev), connection, &_dev->rw_access._connections);
    return 0;
    #line 1005 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 19477 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* rw_access._non_anonymous_bank_obj */
static conf_object_t *_DML_M_rw_access___non_anonymous_bank_obj(test_t *_dev)
#line 506 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 506 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    conf_object_t *bank_obj UNUSED  = NULL;
    #line 508 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_dev->rw_access._cached_bank_obj == (NULL))
    #line 508 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        char v2051_name[(uint64 )_dml_strlen("rw_access") + 6] UNUSED ;
        #line 509 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v2051_name, 0, sizeof(char [(uint64 )_dml_strlen("rw_access") + 6]));
        _dml_strcpy(v2051_name, "bank.");
        _dml_strcpy(v2051_name + 5, "rw_access");
        _dev->rw_access._cached_bank_obj = SIM_object_descendant(&_dev->obj, v2051_name);
    }
    bank_obj = _dev->rw_access._cached_bank_obj;
    #line 518 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return bank_obj;
    #line 518 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 19501 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* rw_access.bank_instrumentation_subscribe.remove_callback */
static bool _DML_M_rw_access__bank_instrumentation_subscribe__remove_callback(test_t *_dev, bank_callback_handle_t callback)
#line 995 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 999 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _remove_callback(callback, &_dev->rw_access._connections, &_dev->rw_access._before_read_callbacks, &_dev->rw_access._after_read_callbacks, &_dev->rw_access._before_write_callbacks, &_dev->rw_access._after_write_callbacks);
    return 0;
    #line 1000 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 19512 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* rw_access.bank_instrumentation_subscribe.register_before_write */
static bool _DML_M_rw_access__bank_instrumentation_subscribe__register_before_write(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data, bank_callback_handle_t *handle)
#line 977 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 977 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bank_callback_handle_t v2054_handle UNUSED  = 0;
    #line 981 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v2054_handle = _register_before_write(_DML_M_rw_access___non_anonymous_bank_obj(_dev), connection, offset, size, before_write, user_data, &_dev->rw_access._connections, &_dev->rw_access._before_write_callbacks);
    *handle = v2054_handle;
    #line 982 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 982 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 19527 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* rw_access.bank_instrumentation_subscribe.register_before_read */
static bool _DML_M_rw_access__bank_instrumentation_subscribe__register_before_read(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data, bank_callback_handle_t *handle)
#line 954 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 954 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bank_callback_handle_t v2056_handle UNUSED  = 0;
    #line 958 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v2056_handle = _register_before_read(_DML_M_rw_access___non_anonymous_bank_obj(_dev), connection, offset, size, before_read, user_data, &_dev->rw_access._connections, &_dev->rw_access._before_read_callbacks);
    *handle = v2056_handle;
    #line 959 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 959 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 19542 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* rw_access.bank_instrumentation_subscribe.register_after_write */
static bool _DML_M_rw_access__bank_instrumentation_subscribe__register_after_write(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data, bank_callback_handle_t *handle)
#line 988 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 988 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bank_callback_handle_t v2058_handle UNUSED  = 0;
    #line 992 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v2058_handle = _register_after_write(_DML_M_rw_access___non_anonymous_bank_obj(_dev), connection, offset, size, after_write, user_data, &_dev->rw_access._connections, &_dev->rw_access._after_write_callbacks);
    *handle = v2058_handle;
    #line 993 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 993 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 19557 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* rw_access.bank_instrumentation_subscribe.register_after_read */
static bool _DML_M_rw_access__bank_instrumentation_subscribe__register_after_read(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data, bank_callback_handle_t *handle)
#line 965 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 965 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bank_callback_handle_t v2060_handle UNUSED  = 0;
    #line 969 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v2060_handle = _register_after_read(_DML_M_rw_access___non_anonymous_bank_obj(_dev), connection, offset, size, after_read, user_data, &_dev->rw_access._connections, &_dev->rw_access._after_read_callbacks);
    *handle = v2060_handle;
    #line 970 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 970 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 19572 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* rw_access.bank_instrumentation_subscribe.enable_connection_callbacks */
static bool _DML_M_rw_access__bank_instrumentation_subscribe__enable_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 1006 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    _enable_connection_callbacks(connection, &_dev->rw_access._connections);
    return 0;
    #line 1008 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 19582 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* rw_access.bank_instrumentation_subscribe.disable_connection_callbacks */
static bool _DML_M_rw_access__bank_instrumentation_subscribe__disable_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 1009 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    _disable_connection_callbacks(connection, &_dev->rw_access._connections);
    return 0;
    #line 1011 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 19592 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* read_access_memop.register_view_catalog.register_offsets */
static bool _DML_M_read_access_memop__register_view_catalog__register_offsets(test_t *_dev, attr_value_t *ret)
#line 1138 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1138 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    attr_value_t v2066_ret UNUSED ;
    #line 1138 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    memset((void *)&v2066_ret, 0, sizeof(attr_value_t ));
    #line 1138 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        uint64 v2067_table_size UNUSED  = 0;
        {
            #line 1140 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint32 v2068__ret_num UNUSED  = 0;
            #line 1140 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (_DML_M_read_access_memop__register_view__number_of_registers(_dev, &v2068__ret_num))
            #line 1140 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            return 1;
            #line 1140 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v2067_table_size = v2068__ret_num;
            #line 19614 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
        }
        #line 1141 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2066_ret = SIM_alloc_attr_list(v2067_table_size);
        int v2067_i UNUSED  = 0;
        for (v2067_i = 0; v2067_i < v2067_table_size; (v2067_i)++)
        #line 1143 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            attr_value_t v2069_full_info UNUSED ;
            #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                attr_value_t v2070__ret_info UNUSED ;
                #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                memset((void *)&v2070__ret_info, 0, sizeof(attr_value_t ));
                #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_read_access_memop__register_view__register_info(_dev, v2067_i, &v2070__ret_info))
                #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                return 1;
                #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v2069_full_info = v2070__ret_info;
                #line 19635 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
            }
            #line 1148 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            SIM_attr_list_set_item(&v2066_ret, v2067_i, SIM_attr_copy(SIM_attr_list_item(v2069_full_info, 3)));
            SIM_attr_free(&v2069_full_info);
        }
    }
    #line 1151 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *ret = v2066_ret;
    #line 1151 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1151 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 19648 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* read_access_memop.register_view_catalog.register_names */
static bool _DML_M_read_access_memop__register_view_catalog__register_names(test_t *_dev, attr_value_t *ret)
#line 1124 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1124 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    attr_value_t v2071_ret UNUSED ;
    #line 1124 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    memset((void *)&v2071_ret, 0, sizeof(attr_value_t ));
    #line 1124 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        uint64 v2072_table_size UNUSED  = 0;
        {
            #line 1126 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint32 v2073__ret_num UNUSED  = 0;
            #line 1126 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (_DML_M_read_access_memop__register_view__number_of_registers(_dev, &v2073__ret_num))
            #line 1126 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            return 1;
            #line 1126 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v2072_table_size = v2073__ret_num;
            #line 19670 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
        }
        #line 1127 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2071_ret = SIM_alloc_attr_list(v2072_table_size);
        int v2072_i UNUSED  = 0;
        for (v2072_i = 0; v2072_i < v2072_table_size; (v2072_i)++)
        #line 1129 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            attr_value_t v2074_full_info UNUSED ;
            #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                attr_value_t v2075__ret_info UNUSED ;
                #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                memset((void *)&v2075__ret_info, 0, sizeof(attr_value_t ));
                #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_read_access_memop__register_view__register_info(_dev, v2072_i, &v2075__ret_info))
                #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                return 1;
                #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v2074_full_info = v2075__ret_info;
                #line 19691 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
            }
            #line 1134 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            SIM_attr_list_set_item(&v2071_ret, v2072_i, SIM_attr_copy(SIM_attr_list_item(v2074_full_info, 0)));
            SIM_attr_free(&v2074_full_info);
        }
    }
    #line 1137 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *ret = v2071_ret;
    #line 1137 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1137 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 19704 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* read_access_memop.register_view.set_register_value */
static bool _DML_M_read_access_memop__register_view__set_register_value(test_t *_dev, uint32 reg, uint64 val)
#line 1105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v2077_args UNUSED ;
        #line 1106 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v2077_args, 0, sizeof(attr_value_t ));
        #line 1116 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2077_args = SIM_make_attr_list(8, SIM_make_attr_string("test"), SIM_make_attr_string("read_access_memop"), SIM_make_attr_string("read_access_memop"), SIM_make_attr_uint64(reg), SIM_make_attr_object(&_dev->obj), SIM_make_attr_uint64(0), SIM_make_attr_boolean(1), SIM_make_attr_uint64(val));
        #line 1118 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        VT_call_python_module_function("register_view", "set_register_value", &v2077_args);
        #line 1120 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        SIM_attr_free(&v2077_args);
    }
    #line 1121 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1121 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 19726 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* read_access_memop.register_view.register_info */
static bool _DML_M_read_access_memop__register_view__register_info(test_t *_dev, uint32 reg, attr_value_t *info)
#line 1072 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1072 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    attr_value_t v2078_info UNUSED ;
    #line 1072 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    memset((void *)&v2078_info, 0, sizeof(attr_value_t ));
    #line 1072 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v2079_args UNUSED ;
        #line 1073 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v2079_args, 0, sizeof(attr_value_t ));
        #line 1078 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2079_args = SIM_make_attr_list(3, SIM_make_attr_string("test"), SIM_make_attr_string("read_access_memop"), SIM_make_attr_uint64(reg));
        #line 1082 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2078_info = VT_call_python_module_function("register_view", "register_info", &v2079_args);
        SIM_attr_free(&v2079_args);
    }
    #line 1084 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *info = v2078_info;
    #line 1084 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1084 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 19753 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* read_access_memop.register_view.number_of_registers */
static bool _DML_M_read_access_memop__register_view__number_of_registers(test_t *_dev, uint32 *num)
#line 1056 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1056 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    uint32 v2080_num UNUSED  = 0;
    #line 1056 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v2081_args UNUSED ;
        #line 1057 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v2081_args, 0, sizeof(attr_value_t ));
        #line 1061 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2081_args = SIM_make_attr_list(2, SIM_make_attr_string("test"), SIM_make_attr_string("read_access_memop"));
        #line 1063 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v2081_ret UNUSED ;
        #line 1063 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v2081_ret, 0, sizeof(attr_value_t ));
        #line 1066 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2081_ret = VT_call_python_module_function("register_view", "number_of_registers", &v2081_args);
        SIM_attr_free(&v2081_args);
        #line 1069 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2080_num = SIM_attr_integer(v2081_ret);
        SIM_attr_free(&v2081_ret);
    }
    #line 1071 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *num = v2080_num;
    #line 1071 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1071 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 19785 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* read_access_memop.register_view.get_register_value */
static bool _DML_M_read_access_memop__register_view__get_register_value(test_t *_dev, uint32 reg, uint64 *val)
#line 1085 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1085 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    uint64 v2082_val UNUSED  = 0;
    #line 1085 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v2083_args UNUSED ;
        #line 1086 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v2083_args, 0, sizeof(attr_value_t ));
        #line 1095 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2083_args = SIM_make_attr_list(7, SIM_make_attr_string("test"), SIM_make_attr_string("read_access_memop"), SIM_make_attr_string("read_access_memop"), SIM_make_attr_uint64(reg), SIM_make_attr_object(&_dev->obj), SIM_make_attr_uint64(0), SIM_make_attr_boolean(1));
        #line 1097 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v2083_ret UNUSED ;
        #line 1097 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v2083_ret, 0, sizeof(attr_value_t ));
        #line 1099 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2083_ret = VT_call_python_module_function("register_view", "get_register_value", &v2083_args);
        SIM_attr_free(&v2083_args);
        #line 1102 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2082_val = SIM_attr_integer(v2083_ret);
        SIM_attr_free(&v2083_ret);
    }
    #line 1104 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *val = v2082_val;
    #line 1104 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1104 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 19817 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* read_access_memop.register_view.description */
static bool _DML_M_read_access_memop__register_view__description(test_t *_dev, char const **desc)
#line 1026 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1026 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    char const *v2084_desc UNUSED  = NULL;
    #line 1026 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v2085_args UNUSED ;
        #line 1027 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v2085_args, 0, sizeof(attr_value_t ));
        #line 1031 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2085_args = SIM_make_attr_list(2, SIM_make_attr_string("test"), SIM_make_attr_string("read_access_memop"));
        #line 1033 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v2085_ret UNUSED ;
        #line 1033 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v2085_ret, 0, sizeof(attr_value_t ));
        #line 1036 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2085_ret = VT_call_python_module_function("register_view", "description", &v2085_args);
        SIM_attr_free(&v2085_args);
        v2084_desc = SIM_attr_string(v2085_ret);
    }
    #line 1039 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *desc = v2084_desc;
    #line 1039 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1039 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 19847 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* read_access_memop.register_view.big_endian_bitorder */
static bool _DML_M_read_access_memop__register_view__big_endian_bitorder(test_t *_dev, bool *big_endian)
#line 1040 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1040 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bool v2086_big_endian UNUSED  = 0;
    #line 1040 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v2087_args UNUSED ;
        #line 1041 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v2087_args, 0, sizeof(attr_value_t ));
        #line 1045 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2087_args = SIM_make_attr_list(2, SIM_make_attr_string("test"), SIM_make_attr_string("read_access_memop"));
        #line 1047 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v2087_ret UNUSED ;
        #line 1047 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v2087_ret, 0, sizeof(attr_value_t ));
        #line 1050 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2087_ret = VT_call_python_module_function("register_view", "big_endian_bitorder", &v2087_args);
        SIM_attr_free(&v2087_args);
        #line 1053 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2086_big_endian = SIM_attr_boolean(v2087_ret);
        SIM_attr_free(&v2087_ret);
    }
    #line 1055 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *big_endian = v2086_big_endian;
    #line 1055 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1055 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 19879 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* read_access_memop.io_memory.operation */
static bool _DML_M_read_access_memop__io_memory__operation(test_t *_dev, generic_transaction_t *mem_op, map_info_t map_info, exception_type_t *ex)
#line 876 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 876 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    exception_type_t v2088_ex UNUSED  = 0;
    v2088_ex = 0x401;
    #line 879 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_DML_M_read_access_memop__access(_dev, mem_op, SIM_get_mem_op_physical_address(mem_op) - map_info.base + map_info.start, SIM_get_mem_op_size(mem_op)))
    #line 879 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    goto throw43;
    #line 884 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (false) throw43:
    #line 884 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v2088_ex = 0x407;
    *ex = v2088_ex;
    #line 885 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 885 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 19901 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* read_access_memop.access */
static bool _DML_M_read_access_memop__access(test_t *_dev, generic_transaction_t *memop, physical_address_t offset, physical_address_t size)
#line 72 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml12-compatibility.dml"
{
    if (!_DML_M_read_access_memop__io_memory_access(_dev, memop, offset, NULL))
    return 1;
    return 0;
    #line 75 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml12-compatibility.dml"
}
#line 19912 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* read_access_memop.io_memory_access */
static bool _DML_M_read_access_memop__io_memory_access(test_t *_dev, generic_transaction_t *memop, uint64 offset, void  *aux)
#line 184 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common-compat.dml"
{
    #line 188 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common-compat.dml"
    if (_DML_M_read_access_memop__old_read_access_memop(_dev, memop, offset, (uint64 )SIM_get_mem_op_size(memop)))
    #line 188 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common-compat.dml"
    goto throw44;
    #line 190 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common-compat.dml"
    if (false) throw44:
    #line 190 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common-compat.dml"
    return 0;
    #line 192 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common-compat.dml"
    return 1;
}
#line 19929 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* read_access_memop.old_read_access_memop */
static bool _DML_M_read_access_memop__old_read_access_memop(test_t *_dev, generic_transaction_t *memop, uint64 offset, uint64 size)
#line 197 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common-compat.dml"
{
    SIM_LOG_INFO(1LL, _dev->read_access_memop._obj, 0LL, "hello");
    return 0;
    #line 199 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common-compat.dml"
}
#line 19939 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* read_access_memop.int_register.write */
static bool _DML_M_read_access_memop__int_register__write(test_t *_dev, int num, uint64 val)
#line 916 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 19945 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
    return 0;
    #line 924 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 19949 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* read_access_memop.int_register.register_info */
static bool _DML_M_read_access_memop__int_register__register_info(test_t *_dev, int reg, ireg_info_t reqinfo, int *info)
#line 941 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 941 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    int v2097_info UNUSED  = 0;
    v2097_info = 0;
    *info = v2097_info;
    #line 943 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 943 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 19963 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* read_access_memop.int_register.read */
static bool _DML_M_read_access_memop__int_register__read(test_t *_dev, int num, uint64 *val)
#line 905 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 19969 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
    *val = 0ULL;
    return 0;
    #line 914 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 19974 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* read_access_memop.int_register.get_number */
static bool _DML_M_read_access_memop__int_register__get_number(test_t *_dev, char const *name, int *num)
#line 893 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 19980 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
    *num = (int32 )-1LL;
    return 0;
    #line 897 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 19985 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* read_access_memop.int_register.get_name */
static bool _DML_M_read_access_memop__int_register__get_name(test_t *_dev, int num, char const **name)
#line 899 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 19991 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
    *name = NULL;
    return 0;
    #line 903 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 19996 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* read_access_memop.int_register.all_registers */
static bool _DML_M_read_access_memop__int_register__all_registers(test_t *_dev, attr_value_t *vals)
#line 926 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 926 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    attr_value_t v2099_vals UNUSED ;
    #line 926 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    memset((void *)&v2099_vals, 0, sizeof(attr_value_t ));
    #line 926 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 929 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        int v2100_count UNUSED  = 0;
        #line 933 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2099_vals = SIM_alloc_attr_list(v2100_count);
        v2100_count = 0;
        #line 939 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 939 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *vals = v2099_vals;
    #line 939 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 939 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 20021 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* read_access_memop.instrumentation_order.move_before */
static bool _DML_M_read_access_memop__instrumentation_order__move_before(test_t *_dev, conf_object_t *connection, conf_object_t *before, bool *success)
#line 1018 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1018 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bool v2101_success UNUSED  = 0;
    v2101_success = _move_before(connection, before, &_dev->read_access_memop._connections);
    *success = v2101_success;
    #line 1020 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1020 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 20035 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* read_access_memop.instrumentation_order.get_connections */
static bool _DML_M_read_access_memop__instrumentation_order__get_connections(test_t *_dev, attr_value_t *connections)
#line 1014 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1014 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    attr_value_t v2103_connections UNUSED ;
    #line 1014 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    memset((void *)&v2103_connections, 0, sizeof(attr_value_t ));
    v2103_connections = _get_connections(&_dev->read_access_memop._connections);
    *connections = v2103_connections;
    #line 1016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 20051 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* read_access_memop.bank_instrumentation_subscribe.remove_connection_callbacks */
static bool _DML_M_read_access_memop__bank_instrumentation_subscribe__remove_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 1002 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1004 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _remove_connection_callbacks(_DML_M_read_access_memop___non_anonymous_bank_obj(_dev), connection, &_dev->read_access_memop._connections);
    return 0;
    #line 1005 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 20062 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* read_access_memop._non_anonymous_bank_obj */
static conf_object_t *_DML_M_read_access_memop___non_anonymous_bank_obj(test_t *_dev)
#line 506 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 506 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    conf_object_t *bank_obj UNUSED  = NULL;
    #line 508 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_dev->read_access_memop._cached_bank_obj == (NULL))
    #line 508 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        char v2110_name[(uint64 )_dml_strlen("read_access_memop") + 6] UNUSED ;
        #line 509 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v2110_name, 0, sizeof(char [(uint64 )_dml_strlen("read_access_memop") + 6]));
        _dml_strcpy(v2110_name, "bank.");
        _dml_strcpy(v2110_name + 5, "read_access_memop");
        _dev->read_access_memop._cached_bank_obj = SIM_object_descendant(&_dev->obj, v2110_name);
    }
    bank_obj = _dev->read_access_memop._cached_bank_obj;
    #line 518 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return bank_obj;
    #line 518 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 20086 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* read_access_memop.bank_instrumentation_subscribe.remove_callback */
static bool _DML_M_read_access_memop__bank_instrumentation_subscribe__remove_callback(test_t *_dev, bank_callback_handle_t callback)
#line 995 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 999 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _remove_callback(callback, &_dev->read_access_memop._connections, &_dev->read_access_memop._before_read_callbacks, &_dev->read_access_memop._after_read_callbacks, &_dev->read_access_memop._before_write_callbacks, &_dev->read_access_memop._after_write_callbacks);
    return 0;
    #line 1000 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 20097 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* read_access_memop.bank_instrumentation_subscribe.register_before_write */
static bool _DML_M_read_access_memop__bank_instrumentation_subscribe__register_before_write(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data, bank_callback_handle_t *handle)
#line 977 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 977 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bank_callback_handle_t v2113_handle UNUSED  = 0;
    #line 981 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v2113_handle = _register_before_write(_DML_M_read_access_memop___non_anonymous_bank_obj(_dev), connection, offset, size, before_write, user_data, &_dev->read_access_memop._connections, &_dev->read_access_memop._before_write_callbacks);
    *handle = v2113_handle;
    #line 982 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 982 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 20112 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* read_access_memop.bank_instrumentation_subscribe.register_before_read */
static bool _DML_M_read_access_memop__bank_instrumentation_subscribe__register_before_read(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data, bank_callback_handle_t *handle)
#line 954 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 954 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bank_callback_handle_t v2115_handle UNUSED  = 0;
    #line 958 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v2115_handle = _register_before_read(_DML_M_read_access_memop___non_anonymous_bank_obj(_dev), connection, offset, size, before_read, user_data, &_dev->read_access_memop._connections, &_dev->read_access_memop._before_read_callbacks);
    *handle = v2115_handle;
    #line 959 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 959 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 20127 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* read_access_memop.bank_instrumentation_subscribe.register_after_write */
static bool _DML_M_read_access_memop__bank_instrumentation_subscribe__register_after_write(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data, bank_callback_handle_t *handle)
#line 988 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 988 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bank_callback_handle_t v2117_handle UNUSED  = 0;
    #line 992 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v2117_handle = _register_after_write(_DML_M_read_access_memop___non_anonymous_bank_obj(_dev), connection, offset, size, after_write, user_data, &_dev->read_access_memop._connections, &_dev->read_access_memop._after_write_callbacks);
    *handle = v2117_handle;
    #line 993 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 993 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 20142 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* read_access_memop.bank_instrumentation_subscribe.register_after_read */
static bool _DML_M_read_access_memop__bank_instrumentation_subscribe__register_after_read(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data, bank_callback_handle_t *handle)
#line 965 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 965 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bank_callback_handle_t v2119_handle UNUSED  = 0;
    #line 969 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v2119_handle = _register_after_read(_DML_M_read_access_memop___non_anonymous_bank_obj(_dev), connection, offset, size, after_read, user_data, &_dev->read_access_memop._connections, &_dev->read_access_memop._after_read_callbacks);
    *handle = v2119_handle;
    #line 970 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 970 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 20157 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* read_access_memop.bank_instrumentation_subscribe.enable_connection_callbacks */
static bool _DML_M_read_access_memop__bank_instrumentation_subscribe__enable_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 1006 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    _enable_connection_callbacks(connection, &_dev->read_access_memop._connections);
    return 0;
    #line 1008 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 20167 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* read_access_memop.bank_instrumentation_subscribe.disable_connection_callbacks */
static bool _DML_M_read_access_memop__bank_instrumentation_subscribe__disable_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 1009 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    _disable_connection_callbacks(connection, &_dev->read_access_memop._connections);
    return 0;
    #line 1011 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 20177 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* miss_access.register_view_catalog.register_offsets */
static bool _DML_M_miss_access__register_view_catalog__register_offsets(test_t *_dev, attr_value_t *ret)
#line 1138 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1138 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    attr_value_t v2125_ret UNUSED ;
    #line 1138 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    memset((void *)&v2125_ret, 0, sizeof(attr_value_t ));
    #line 1138 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        uint64 v2126_table_size UNUSED  = 0;
        {
            #line 1140 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint32 v2127__ret_num UNUSED  = 0;
            #line 1140 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (_DML_M_miss_access__register_view__number_of_registers(_dev, &v2127__ret_num))
            #line 1140 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            return 1;
            #line 1140 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v2126_table_size = v2127__ret_num;
            #line 20199 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
        }
        #line 1141 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2125_ret = SIM_alloc_attr_list(v2126_table_size);
        int v2126_i UNUSED  = 0;
        for (v2126_i = 0; v2126_i < v2126_table_size; (v2126_i)++)
        #line 1143 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            attr_value_t v2128_full_info UNUSED ;
            #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                attr_value_t v2129__ret_info UNUSED ;
                #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                memset((void *)&v2129__ret_info, 0, sizeof(attr_value_t ));
                #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_miss_access__register_view__register_info(_dev, v2126_i, &v2129__ret_info))
                #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                return 1;
                #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v2128_full_info = v2129__ret_info;
                #line 20220 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
            }
            #line 1148 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            SIM_attr_list_set_item(&v2125_ret, v2126_i, SIM_attr_copy(SIM_attr_list_item(v2128_full_info, 3)));
            SIM_attr_free(&v2128_full_info);
        }
    }
    #line 1151 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *ret = v2125_ret;
    #line 1151 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1151 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 20233 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* miss_access.register_view_catalog.register_names */
static bool _DML_M_miss_access__register_view_catalog__register_names(test_t *_dev, attr_value_t *ret)
#line 1124 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1124 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    attr_value_t v2130_ret UNUSED ;
    #line 1124 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    memset((void *)&v2130_ret, 0, sizeof(attr_value_t ));
    #line 1124 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        uint64 v2131_table_size UNUSED  = 0;
        {
            #line 1126 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint32 v2132__ret_num UNUSED  = 0;
            #line 1126 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (_DML_M_miss_access__register_view__number_of_registers(_dev, &v2132__ret_num))
            #line 1126 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            return 1;
            #line 1126 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v2131_table_size = v2132__ret_num;
            #line 20255 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
        }
        #line 1127 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2130_ret = SIM_alloc_attr_list(v2131_table_size);
        int v2131_i UNUSED  = 0;
        for (v2131_i = 0; v2131_i < v2131_table_size; (v2131_i)++)
        #line 1129 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            attr_value_t v2133_full_info UNUSED ;
            #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                attr_value_t v2134__ret_info UNUSED ;
                #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                memset((void *)&v2134__ret_info, 0, sizeof(attr_value_t ));
                #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_miss_access__register_view__register_info(_dev, v2131_i, &v2134__ret_info))
                #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                return 1;
                #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v2133_full_info = v2134__ret_info;
                #line 20276 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
            }
            #line 1134 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            SIM_attr_list_set_item(&v2130_ret, v2131_i, SIM_attr_copy(SIM_attr_list_item(v2133_full_info, 0)));
            SIM_attr_free(&v2133_full_info);
        }
    }
    #line 1137 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *ret = v2130_ret;
    #line 1137 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1137 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 20289 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* miss_access.register_view.set_register_value */
static bool _DML_M_miss_access__register_view__set_register_value(test_t *_dev, uint32 reg, uint64 val)
#line 1105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v2136_args UNUSED ;
        #line 1106 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v2136_args, 0, sizeof(attr_value_t ));
        #line 1116 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2136_args = SIM_make_attr_list(8, SIM_make_attr_string("test"), SIM_make_attr_string("miss_access"), SIM_make_attr_string("miss_access"), SIM_make_attr_uint64(reg), SIM_make_attr_object(&_dev->obj), SIM_make_attr_uint64(0), SIM_make_attr_boolean(1), SIM_make_attr_uint64(val));
        #line 1118 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        VT_call_python_module_function("register_view", "set_register_value", &v2136_args);
        #line 1120 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        SIM_attr_free(&v2136_args);
    }
    #line 1121 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1121 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 20311 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* miss_access.register_view.register_info */
static bool _DML_M_miss_access__register_view__register_info(test_t *_dev, uint32 reg, attr_value_t *info)
#line 1072 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1072 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    attr_value_t v2137_info UNUSED ;
    #line 1072 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    memset((void *)&v2137_info, 0, sizeof(attr_value_t ));
    #line 1072 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v2138_args UNUSED ;
        #line 1073 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v2138_args, 0, sizeof(attr_value_t ));
        #line 1078 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2138_args = SIM_make_attr_list(3, SIM_make_attr_string("test"), SIM_make_attr_string("miss_access"), SIM_make_attr_uint64(reg));
        #line 1082 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2137_info = VT_call_python_module_function("register_view", "register_info", &v2138_args);
        SIM_attr_free(&v2138_args);
    }
    #line 1084 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *info = v2137_info;
    #line 1084 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1084 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 20338 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* miss_access.register_view.number_of_registers */
static bool _DML_M_miss_access__register_view__number_of_registers(test_t *_dev, uint32 *num)
#line 1056 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1056 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    uint32 v2139_num UNUSED  = 0;
    #line 1056 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v2140_args UNUSED ;
        #line 1057 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v2140_args, 0, sizeof(attr_value_t ));
        #line 1061 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2140_args = SIM_make_attr_list(2, SIM_make_attr_string("test"), SIM_make_attr_string("miss_access"));
        #line 1063 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v2140_ret UNUSED ;
        #line 1063 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v2140_ret, 0, sizeof(attr_value_t ));
        #line 1066 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2140_ret = VT_call_python_module_function("register_view", "number_of_registers", &v2140_args);
        SIM_attr_free(&v2140_args);
        #line 1069 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2139_num = SIM_attr_integer(v2140_ret);
        SIM_attr_free(&v2140_ret);
    }
    #line 1071 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *num = v2139_num;
    #line 1071 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1071 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 20370 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* miss_access.register_view.get_register_value */
static bool _DML_M_miss_access__register_view__get_register_value(test_t *_dev, uint32 reg, uint64 *val)
#line 1085 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1085 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    uint64 v2141_val UNUSED  = 0;
    #line 1085 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v2142_args UNUSED ;
        #line 1086 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v2142_args, 0, sizeof(attr_value_t ));
        #line 1095 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2142_args = SIM_make_attr_list(7, SIM_make_attr_string("test"), SIM_make_attr_string("miss_access"), SIM_make_attr_string("miss_access"), SIM_make_attr_uint64(reg), SIM_make_attr_object(&_dev->obj), SIM_make_attr_uint64(0), SIM_make_attr_boolean(1));
        #line 1097 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v2142_ret UNUSED ;
        #line 1097 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v2142_ret, 0, sizeof(attr_value_t ));
        #line 1099 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2142_ret = VT_call_python_module_function("register_view", "get_register_value", &v2142_args);
        SIM_attr_free(&v2142_args);
        #line 1102 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2141_val = SIM_attr_integer(v2142_ret);
        SIM_attr_free(&v2142_ret);
    }
    #line 1104 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *val = v2141_val;
    #line 1104 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1104 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 20402 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* miss_access.register_view.description */
static bool _DML_M_miss_access__register_view__description(test_t *_dev, char const **desc)
#line 1026 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1026 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    char const *v2143_desc UNUSED  = NULL;
    #line 1026 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v2144_args UNUSED ;
        #line 1027 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v2144_args, 0, sizeof(attr_value_t ));
        #line 1031 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2144_args = SIM_make_attr_list(2, SIM_make_attr_string("test"), SIM_make_attr_string("miss_access"));
        #line 1033 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v2144_ret UNUSED ;
        #line 1033 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v2144_ret, 0, sizeof(attr_value_t ));
        #line 1036 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2144_ret = VT_call_python_module_function("register_view", "description", &v2144_args);
        SIM_attr_free(&v2144_args);
        v2143_desc = SIM_attr_string(v2144_ret);
    }
    #line 1039 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *desc = v2143_desc;
    #line 1039 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1039 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 20432 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* miss_access.register_view.big_endian_bitorder */
static bool _DML_M_miss_access__register_view__big_endian_bitorder(test_t *_dev, bool *big_endian)
#line 1040 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1040 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bool v2145_big_endian UNUSED  = 0;
    #line 1040 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v2146_args UNUSED ;
        #line 1041 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v2146_args, 0, sizeof(attr_value_t ));
        #line 1045 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2146_args = SIM_make_attr_list(2, SIM_make_attr_string("test"), SIM_make_attr_string("miss_access"));
        #line 1047 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v2146_ret UNUSED ;
        #line 1047 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v2146_ret, 0, sizeof(attr_value_t ));
        #line 1050 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2146_ret = VT_call_python_module_function("register_view", "big_endian_bitorder", &v2146_args);
        SIM_attr_free(&v2146_args);
        #line 1053 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2145_big_endian = SIM_attr_boolean(v2146_ret);
        SIM_attr_free(&v2146_ret);
    }
    #line 1055 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *big_endian = v2145_big_endian;
    #line 1055 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1055 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 20464 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* miss_access.io_memory.operation */
static bool _DML_M_miss_access__io_memory__operation(test_t *_dev, generic_transaction_t *mem_op, map_info_t map_info, exception_type_t *ex)
#line 876 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 876 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    exception_type_t v2147_ex UNUSED  = 0;
    v2147_ex = 0x401;
    #line 879 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_DML_M_miss_access__access(_dev, mem_op, SIM_get_mem_op_physical_address(mem_op) - map_info.base + map_info.start, SIM_get_mem_op_size(mem_op)))
    #line 879 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    goto throw45;
    #line 884 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (false) throw45:
    #line 884 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v2147_ex = 0x407;
    *ex = v2147_ex;
    #line 885 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 885 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 20486 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* miss_access.access */
static bool _DML_M_miss_access__access(test_t *_dev, generic_transaction_t *memop, physical_address_t offset, physical_address_t size)
#line 449 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    if (size > 8)
    #line 450 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        SIM_LOG_ERROR(_dev->miss_access._obj, 0, "Oversized access to %s", "miss_access");
        return 1;
    }
    if (SIM_mem_op_is_read(memop))
    {
        #line 455 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        generic_transaction_t *v2154_memop UNUSED  = memop;
        #line 455 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        physical_address_t v2154_offset UNUSED  = offset;
        #line 455 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        physical_address_t v2154_size UNUSED  = size;
        #line 487 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            bool v2155_success UNUSED  = 0;
            uint64 v2155_val UNUSED  = 0;
            {
                #line 490 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                bool v2156__ret_success UNUSED  = 0;
                #line 490 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint64 v2156__ret_readvalue UNUSED  = 0;
                #line 490 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_miss_access__read_access(_dev, v2154_memop, v2154_offset, v2154_size, &v2156__ret_success, &v2156__ret_readvalue))
                #line 490 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                return 1;
                #line 490 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v2155_success = v2156__ret_success;
                #line 490 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v2155_val = v2156__ret_readvalue;
                #line 20523 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
            }
            #line 491 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (!v2155_success)
            {
                #line 617 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                bool v2158_success UNUSED  = 0;
                #line 617 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint64 v2158_value UNUSED  = 0;
                #line 619 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v2158_success = 0;
                #line 617 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v2155_success = v2158_success;
                #line 617 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v2155_val = v2158_value;
                #line 492 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            #line 494 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (!v2155_success)
            {
                #line 495 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                generic_transaction_t *v2161_memop UNUSED  = v2154_memop;
                #line 495 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                physical_address_t v2161_offset UNUSED  = v2154_offset;
                #line 495 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                physical_address_t v2161_size UNUSED  = v2154_size;
                #line 304 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common-compat.dml"
                if (SIM_mem_op_is_read(v2161_memop))
                #line 304 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common-compat.dml"
                {
                    uint64 v2162_value UNUSED  = 0LL;
                    {
                        #line 306 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common-compat.dml"
                        uint64 v2163__ret__out0 UNUSED  = 0LL;
                        #line 306 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common-compat.dml"
                        if (_DML_M_miss_access__unmapped_read(_dev, v2161_offset, (0xffffffffffffffffULL) & ((DML_shlu(1ULL, (((v2161_size) * 8ULL - 1ULL) - 0ULL) + 1ULL)) - 1ULL), NULL, &v2163__ret__out0))
                        #line 306 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common-compat.dml"
                        return 1;
                        #line 306 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common-compat.dml"
                        v2162_value = v2163__ret__out0;
                        #line 20563 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
                    }
                    #line 307 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common-compat.dml"
                }
                #line 307 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common-compat.dml"
                else
                #line 307 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common-compat.dml"
                {
                    uint64 v2164_value UNUSED  = 0LL;
                    {
                        #line 309 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common-compat.dml"
                        uint64 v2165__ret_writeval UNUSED  = 0LL;
                        #line 309 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common-compat.dml"
                        if (_DML_M_miss_access__get_write_value(_dev, v2161_memop, &v2165__ret_writeval))
                        #line 309 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common-compat.dml"
                        return 1;
                        #line 309 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common-compat.dml"
                        v2164_value = v2165__ret_writeval;
                        #line 20581 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
                    }
                    #line 310 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common-compat.dml"
                    if (_DML_M_miss_access__unmapped_write(_dev, v2161_offset, v2164_value, (0xffffffffffffffffULL) & ((DML_shlu(1ULL, (((v2161_size) * 8ULL - 1ULL) - 0ULL) + 1ULL)) - 1ULL), NULL))
                    #line 310 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common-compat.dml"
                    return 1;
                }
                #line 495 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            else
            {
                #line 497 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                generic_transaction_t *v2168_memop UNUSED  = v2154_memop;
                #line 497 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint64 v2168_val UNUSED  = v2155_val;
                #line 502 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    #line 502 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    generic_transaction_t *v2170_memop UNUSED  = v2168_memop;
                    #line 502 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    uint64 v2170_value UNUSED  = v2168_val;
                    #line 478 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    SIM_set_mem_op_value_le(v2170_memop, v2170_value);
                    #line 502 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 497 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            #line 499 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 455 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    else
    #line 456 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        uint64 v2172_writeval UNUSED  = 0;
        {
            #line 458 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            generic_transaction_t *v2173_memop UNUSED  = memop;
            #line 463 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint64 v2173_writeval UNUSED  = 0;
            #line 467 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v2173_writeval = SIM_get_mem_op_value_le(v2173_memop);
            #line 463 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v2172_writeval = v2173_writeval;
            #line 458 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        {
            #line 459 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            generic_transaction_t *v2175_memop UNUSED  = memop;
            #line 459 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            physical_address_t v2175_offset UNUSED  = offset;
            #line 459 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            physical_address_t v2175_size UNUSED  = size;
            #line 459 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint64 v2175_value UNUSED  = v2172_writeval;
            #line 624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                bool v2176_success UNUSED  = 0;
                {
                    #line 626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    bool v2177__ret_success UNUSED  = 0;
                    #line 626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    if (_DML_M_miss_access__write_access(_dev, v2175_memop, v2175_offset, v2175_size, v2175_value, &v2177__ret_success))
                    #line 626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    return 1;
                    #line 626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    v2176_success = v2177__ret_success;
                    #line 20648 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
                }
                #line 627 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (!v2176_success)
                {
                    #line 724 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    bool v2179_success UNUSED  = 0;
                    #line 727 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    v2179_success = 0;
                    #line 724 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    v2176_success = v2179_success;
                    #line 628 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 630 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (!v2176_success)
                {
                    #line 631 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    generic_transaction_t *v2182_memop UNUSED  = v2175_memop;
                    #line 631 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    physical_address_t v2182_offset UNUSED  = v2175_offset;
                    #line 631 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    physical_address_t v2182_size UNUSED  = v2175_size;
                    #line 304 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common-compat.dml"
                    if (SIM_mem_op_is_read(v2182_memop))
                    #line 304 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common-compat.dml"
                    {
                        uint64 v2183_value UNUSED  = 0LL;
                        {
                            #line 306 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common-compat.dml"
                            uint64 v2184__ret__out0 UNUSED  = 0LL;
                            #line 306 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common-compat.dml"
                            if (_DML_M_miss_access__unmapped_read(_dev, v2182_offset, (0xffffffffffffffffULL) & ((DML_shlu(1ULL, (((v2182_size) * 8ULL - 1ULL) - 0ULL) + 1ULL)) - 1ULL), NULL, &v2184__ret__out0))
                            #line 306 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common-compat.dml"
                            return 1;
                            #line 306 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common-compat.dml"
                            v2183_value = v2184__ret__out0;
                            #line 20684 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
                        }
                        #line 307 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common-compat.dml"
                    }
                    #line 307 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common-compat.dml"
                    else
                    #line 307 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common-compat.dml"
                    {
                        uint64 v2185_value UNUSED  = 0LL;
                        {
                            #line 309 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common-compat.dml"
                            uint64 v2186__ret_writeval UNUSED  = 0LL;
                            #line 309 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common-compat.dml"
                            if (_DML_M_miss_access__get_write_value(_dev, v2182_memop, &v2186__ret_writeval))
                            #line 309 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common-compat.dml"
                            return 1;
                            #line 309 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common-compat.dml"
                            v2185_value = v2186__ret_writeval;
                            #line 20702 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
                        }
                        #line 310 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common-compat.dml"
                        if (_DML_M_miss_access__unmapped_write(_dev, v2182_offset, v2185_value, (0xffffffffffffffffULL) & ((DML_shlu(1ULL, (((v2182_size) * 8ULL - 1ULL) - 0ULL) + 1ULL)) - 1ULL), NULL))
                        #line 310 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common-compat.dml"
                        return 1;
                    }
                    #line 631 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                else
                {
                    #line 633 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 635 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            #line 459 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
    }
    return 0;
    #line 461 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 20723 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* miss_access.write_access */
static bool _DML_M_miss_access__write_access(test_t *_dev, generic_transaction_t *memop, physical_address_t offset, physical_address_t size, uint64 writevalue, bool *success)
#line 644 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 644 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bool v2191_success UNUSED  = 0;
    #line 644 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        conf_object_t *v2192_bank_obj UNUSED  = NULL;
        v2192_bank_obj = _DML_M_miss_access___non_anonymous_bank_obj(_dev);
        #line 648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        bool v2192_suppress UNUSED  = 0;
        conf_object_t *v2192_ini UNUSED  = SIM_get_mem_op_initiator(memop);
        if (!SIM_get_mem_op_inquiry(memop))
        #line 653 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        _callback_before_write(v2192_bank_obj, v2192_ini, &offset, size, &writevalue, &v2192_suppress, &_dev->miss_access._connections, &_dev->miss_access._before_write_callbacks);
        #line 655 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (v2192_suppress)
        #line 655 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            v2191_success = 1;
            if (!SIM_get_mem_op_inquiry(memop))
            #line 659 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            _callback_after_write(v2192_bank_obj, v2192_ini, &offset, size, &v2191_success, &_dev->miss_access._connections, &_dev->miss_access._after_write_callbacks);
            #line 661 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            goto exit274;
        }
        #line 664 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            uint8 v2197_accessed_size UNUSED  = 0;
            {
                #line 666 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint8 v2198__ret_access_size UNUSED  = 0;
                #line 666 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_miss_access___write_one_reg(_dev, memop, offset, size, writevalue, &v2198__ret_access_size))
                #line 666 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                return 1;
                #line 666 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v2197_accessed_size = v2198__ret_access_size;
                #line 20764 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
            }
            #line 668 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v2191_success = v2197_accessed_size == size;
            if (!SIM_get_mem_op_inquiry(memop))
            #line 671 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            _callback_after_write(v2192_bank_obj, v2192_ini, &offset, size, &v2191_success, &_dev->miss_access._connections, &_dev->miss_access._after_write_callbacks);
            #line 673 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 708 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 708 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
exit274: ;
    #line 708 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *success = v2191_success;
    #line 708 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 708 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 20783 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* miss_access._write_one_reg */
static bool _DML_M_miss_access___write_one_reg(test_t *_dev, generic_transaction_t *memop, uint64 offset, int64 size, uint64 write_value, uint8 *access_size)
#line 712 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 20789 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
    bool v2201_success UNUSED  = 0;
    v2201_success = _DML_M_miss_access___unmapped_write_access(_dev, memop, (uint64 )(offset), (uint64 )(size), (uint64 )(write_value));
    *access_size = (uint8 )(v2201_success ? (size) : 0LL);
    return 0;
    #line 716 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 20796 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* miss_access._unmapped_write_access */
static bool _DML_M_miss_access___unmapped_write_access(test_t *_dev, generic_transaction_t *memop, physical_address_t offset, physical_address_t size, uint64 writevalue)
#line 755 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 751 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bool success UNUSED  = 0;
    #line 756 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    success = 0;
    return success;
    #line 757 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 20809 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* miss_access._non_anonymous_bank_obj */
static conf_object_t *_DML_M_miss_access___non_anonymous_bank_obj(test_t *_dev)
#line 506 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 506 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    conf_object_t *bank_obj UNUSED  = NULL;
    #line 508 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_dev->miss_access._cached_bank_obj == (NULL))
    #line 508 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        char v2208_name[(uint64 )_dml_strlen("miss_access") + 6] UNUSED ;
        #line 509 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v2208_name, 0, sizeof(char [(uint64 )_dml_strlen("miss_access") + 6]));
        _dml_strcpy(v2208_name, "bank.");
        _dml_strcpy(v2208_name + 5, "miss_access");
        _dev->miss_access._cached_bank_obj = SIM_object_descendant(&_dev->obj, v2208_name);
    }
    bank_obj = _dev->miss_access._cached_bank_obj;
    #line 518 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return bank_obj;
    #line 518 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 20833 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* miss_access.unmapped_write */
static bool _DML_M_miss_access__unmapped_write(test_t *_dev, uint64 offset, uint64 bits, uint64 value, void  *aux)
#line 297 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common-compat.dml"
{
    #line 299 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common-compat.dml"
    if (_DML_M_miss_access__old_miss_access(_dev, offset))
    #line 299 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common-compat.dml"
    return 1;
    return 0;
    #line 300 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common-compat.dml"
}
#line 20846 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* miss_access.old_miss_access */
static bool _DML_M_miss_access__old_miss_access(test_t *_dev, uint64 offset)
#line 315 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common-compat.dml"
{
    SIM_LOG_INFO(1LL, _dev->miss_access._obj, 0LL, "hello");
    return 0;
    #line 317 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common-compat.dml"
}
#line 20856 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* miss_access.get_write_value */
static bool _DML_M_miss_access__get_write_value(test_t *_dev, generic_transaction_t *memop, uint64 *writeval)
#line 463 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 463 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    uint64 v2212_writeval UNUSED  = 0;
    #line 467 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v2212_writeval = SIM_get_mem_op_value_le(memop);
    #line 472 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *writeval = v2212_writeval;
    #line 472 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 472 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 20872 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* miss_access.unmapped_read */
static bool _DML_M_miss_access__unmapped_read(test_t *_dev, uint64 offset, uint64 bits, void  *aux, uint64 *_out0)
#line 291 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common-compat.dml"
{
    #line 293 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common-compat.dml"
    if (_DML_M_miss_access__old_miss_access(_dev, offset))
    #line 293 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common-compat.dml"
    return 1;
    *_out0 = 0ULL;
    #line 294 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common-compat.dml"
    return 0;
}
#line 20886 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* miss_access.read_access */
static bool _DML_M_miss_access__read_access(test_t *_dev, generic_transaction_t *memop, physical_address_t offset, physical_address_t size, bool *success, uint64 *readvalue)
#line 522 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 522 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bool v2216_success UNUSED  = 0;
    #line 522 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    uint64 v2216_readvalue UNUSED  = 0;
    #line 522 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        conf_object_t *v2217_bank_obj UNUSED  = NULL;
        v2217_bank_obj = _DML_M_miss_access___non_anonymous_bank_obj(_dev);
        #line 526 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        bool v2217_inquiry UNUSED  = SIM_get_mem_op_inquiry(memop);
        bool v2217_inquiry_override UNUSED  = 0;
        conf_object_t *v2217_ini UNUSED  = SIM_get_mem_op_initiator(memop);
        if (!v2217_inquiry)
        #line 529 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            #line 532 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            _callback_before_read(v2217_bank_obj, v2217_ini, &v2217_inquiry_override, &offset, size, &_dev->miss_access._connections, &_dev->miss_access._before_read_callbacks);
            if (v2217_inquiry_override)
            #line 533 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                #line 535 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                SIM_set_mem_op_inquiry(memop, 1);
                v2217_inquiry = 1;
            }
        }
        {
            uint8 v2221_accessed_size UNUSED  = 0;
            {
                #line 541 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint8 v2222__ret_consumed_size UNUSED  = 0;
                #line 541 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint64 v2222__ret_readvalue UNUSED  = 0;
                #line 541 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_miss_access___read_one_reg(_dev, memop, offset, size, &v2222__ret_consumed_size, &v2222__ret_readvalue))
                #line 541 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                return 1;
                #line 541 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v2221_accessed_size = v2222__ret_consumed_size;
                #line 541 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v2216_readvalue = v2222__ret_readvalue;
                #line 20932 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
            }
            #line 543 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v2216_success = v2221_accessed_size == size;
            if (!v2217_inquiry || v2217_inquiry_override)
            #line 547 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            _callback_after_read(v2217_bank_obj, v2217_ini, &offset, size, &v2216_readvalue, &v2216_success, &_dev->miss_access._connections, &_dev->miss_access._after_read_callbacks);
            #line 549 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (v2217_inquiry_override)
            SIM_set_mem_op_inquiry(memop, 0);
            #line 552 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            goto exit278;
        }
        #line 601 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 601 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
exit278: ;
    #line 601 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *success = v2216_success;
    #line 601 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *readvalue = v2216_readvalue;
    #line 601 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 601 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 20957 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* miss_access._read_one_reg */
static bool _DML_M_miss_access___read_one_reg(test_t *_dev, generic_transaction_t *memop, uint64 offset, int64 access_size, uint8 *consumed_size, uint64 *readvalue)
#line 605 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 20963 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
    bool v2226_success UNUSED  = 0;
    {
        uint64 v2227__ret_readvalue UNUSED  = 0LL;
        v2226_success = _DML_M_miss_access___unmapped_read_access(_dev, memop, (uint64 )(offset), (uint64 )(access_size), &v2227__ret_readvalue);
        *readvalue = v2227__ret_readvalue;
    }
    *consumed_size = (uint8 )(v2226_success ? (access_size) : 0LL);
    return 0;
    #line 609 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 20974 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* miss_access._unmapped_read_access */
static bool _DML_M_miss_access___unmapped_read_access(test_t *_dev, generic_transaction_t *memop, physical_address_t offset, physical_address_t size, uint64 *readvalue)
#line 734 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 731 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bool success UNUSED  = 0;
    #line 731 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 731 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        *(readvalue) = 0;
        #line 731 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 746 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    success = 0;
    #line 748 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return success;
    #line 748 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 20994 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* miss_access.int_register.write */
static bool _DML_M_miss_access__int_register__write(test_t *_dev, int num, uint64 val)
#line 916 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 21000 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
    return 0;
    #line 924 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 21004 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* miss_access.int_register.register_info */
static bool _DML_M_miss_access__int_register__register_info(test_t *_dev, int reg, ireg_info_t reqinfo, int *info)
#line 941 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 941 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    int v2231_info UNUSED  = 0;
    v2231_info = 0;
    *info = v2231_info;
    #line 943 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 943 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 21018 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* miss_access.int_register.read */
static bool _DML_M_miss_access__int_register__read(test_t *_dev, int num, uint64 *val)
#line 905 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 21024 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
    *val = 0ULL;
    return 0;
    #line 914 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 21029 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* miss_access.int_register.get_number */
static bool _DML_M_miss_access__int_register__get_number(test_t *_dev, char const *name, int *num)
#line 893 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 21035 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
    *num = (int32 )-1LL;
    return 0;
    #line 897 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 21040 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* miss_access.int_register.get_name */
static bool _DML_M_miss_access__int_register__get_name(test_t *_dev, int num, char const **name)
#line 899 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 21046 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
    *name = NULL;
    return 0;
    #line 903 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 21051 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* miss_access.int_register.all_registers */
static bool _DML_M_miss_access__int_register__all_registers(test_t *_dev, attr_value_t *vals)
#line 926 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 926 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    attr_value_t v2233_vals UNUSED ;
    #line 926 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    memset((void *)&v2233_vals, 0, sizeof(attr_value_t ));
    #line 926 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 929 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        int v2234_count UNUSED  = 0;
        #line 933 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2233_vals = SIM_alloc_attr_list(v2234_count);
        v2234_count = 0;
        #line 939 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 939 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *vals = v2233_vals;
    #line 939 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 939 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 21076 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* miss_access.instrumentation_order.move_before */
static bool _DML_M_miss_access__instrumentation_order__move_before(test_t *_dev, conf_object_t *connection, conf_object_t *before, bool *success)
#line 1018 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1018 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bool v2235_success UNUSED  = 0;
    v2235_success = _move_before(connection, before, &_dev->miss_access._connections);
    *success = v2235_success;
    #line 1020 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1020 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 21090 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* miss_access.instrumentation_order.get_connections */
static bool _DML_M_miss_access__instrumentation_order__get_connections(test_t *_dev, attr_value_t *connections)
#line 1014 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1014 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    attr_value_t v2237_connections UNUSED ;
    #line 1014 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    memset((void *)&v2237_connections, 0, sizeof(attr_value_t ));
    v2237_connections = _get_connections(&_dev->miss_access._connections);
    *connections = v2237_connections;
    #line 1016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 21106 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* miss_access.bank_instrumentation_subscribe.remove_connection_callbacks */
static bool _DML_M_miss_access__bank_instrumentation_subscribe__remove_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 1002 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1004 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _remove_connection_callbacks(_DML_M_miss_access___non_anonymous_bank_obj(_dev), connection, &_dev->miss_access._connections);
    return 0;
    #line 1005 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 21117 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* miss_access.bank_instrumentation_subscribe.remove_callback */
static bool _DML_M_miss_access__bank_instrumentation_subscribe__remove_callback(test_t *_dev, bank_callback_handle_t callback)
#line 995 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 999 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _remove_callback(callback, &_dev->miss_access._connections, &_dev->miss_access._before_read_callbacks, &_dev->miss_access._after_read_callbacks, &_dev->miss_access._before_write_callbacks, &_dev->miss_access._after_write_callbacks);
    return 0;
    #line 1000 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 21128 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* miss_access.bank_instrumentation_subscribe.register_before_write */
static bool _DML_M_miss_access__bank_instrumentation_subscribe__register_before_write(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data, bank_callback_handle_t *handle)
#line 977 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 977 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bank_callback_handle_t v2243_handle UNUSED  = 0;
    #line 981 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v2243_handle = _register_before_write(_DML_M_miss_access___non_anonymous_bank_obj(_dev), connection, offset, size, before_write, user_data, &_dev->miss_access._connections, &_dev->miss_access._before_write_callbacks);
    *handle = v2243_handle;
    #line 982 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 982 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 21143 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* miss_access.bank_instrumentation_subscribe.register_before_read */
static bool _DML_M_miss_access__bank_instrumentation_subscribe__register_before_read(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data, bank_callback_handle_t *handle)
#line 954 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 954 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bank_callback_handle_t v2245_handle UNUSED  = 0;
    #line 958 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v2245_handle = _register_before_read(_DML_M_miss_access___non_anonymous_bank_obj(_dev), connection, offset, size, before_read, user_data, &_dev->miss_access._connections, &_dev->miss_access._before_read_callbacks);
    *handle = v2245_handle;
    #line 959 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 959 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 21158 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* miss_access.bank_instrumentation_subscribe.register_after_write */
static bool _DML_M_miss_access__bank_instrumentation_subscribe__register_after_write(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data, bank_callback_handle_t *handle)
#line 988 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 988 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bank_callback_handle_t v2247_handle UNUSED  = 0;
    #line 992 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v2247_handle = _register_after_write(_DML_M_miss_access___non_anonymous_bank_obj(_dev), connection, offset, size, after_write, user_data, &_dev->miss_access._connections, &_dev->miss_access._after_write_callbacks);
    *handle = v2247_handle;
    #line 993 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 993 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 21173 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* miss_access.bank_instrumentation_subscribe.register_after_read */
static bool _DML_M_miss_access__bank_instrumentation_subscribe__register_after_read(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data, bank_callback_handle_t *handle)
#line 965 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 965 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bank_callback_handle_t v2249_handle UNUSED  = 0;
    #line 969 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v2249_handle = _register_after_read(_DML_M_miss_access___non_anonymous_bank_obj(_dev), connection, offset, size, after_read, user_data, &_dev->miss_access._connections, &_dev->miss_access._after_read_callbacks);
    *handle = v2249_handle;
    #line 970 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 970 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 21188 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* miss_access.bank_instrumentation_subscribe.enable_connection_callbacks */
static bool _DML_M_miss_access__bank_instrumentation_subscribe__enable_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 1006 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    _enable_connection_callbacks(connection, &_dev->miss_access._connections);
    return 0;
    #line 1008 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 21198 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* miss_access.bank_instrumentation_subscribe.disable_connection_callbacks */
static bool _DML_M_miss_access__bank_instrumentation_subscribe__disable_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 1009 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    _disable_connection_callbacks(connection, &_dev->miss_access._connections);
    return 0;
    #line 1011 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 21208 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* miss.register_view_catalog.register_offsets */
static bool _DML_M_miss__register_view_catalog__register_offsets(test_t *_dev, attr_value_t *ret)
#line 1138 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1138 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    attr_value_t v2255_ret UNUSED ;
    #line 1138 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    memset((void *)&v2255_ret, 0, sizeof(attr_value_t ));
    #line 1138 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        uint64 v2256_table_size UNUSED  = 0;
        {
            #line 1140 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint32 v2257__ret_num UNUSED  = 0;
            #line 1140 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (_DML_M_miss__register_view__number_of_registers(_dev, &v2257__ret_num))
            #line 1140 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            return 1;
            #line 1140 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v2256_table_size = v2257__ret_num;
            #line 21230 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
        }
        #line 1141 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2255_ret = SIM_alloc_attr_list(v2256_table_size);
        int v2256_i UNUSED  = 0;
        for (v2256_i = 0; v2256_i < v2256_table_size; (v2256_i)++)
        #line 1143 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            attr_value_t v2258_full_info UNUSED ;
            #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                attr_value_t v2259__ret_info UNUSED ;
                #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                memset((void *)&v2259__ret_info, 0, sizeof(attr_value_t ));
                #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_miss__register_view__register_info(_dev, v2256_i, &v2259__ret_info))
                #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                return 1;
                #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v2258_full_info = v2259__ret_info;
                #line 21251 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
            }
            #line 1148 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            SIM_attr_list_set_item(&v2255_ret, v2256_i, SIM_attr_copy(SIM_attr_list_item(v2258_full_info, 3)));
            SIM_attr_free(&v2258_full_info);
        }
    }
    #line 1151 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *ret = v2255_ret;
    #line 1151 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1151 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 21264 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* miss.register_view_catalog.register_names */
static bool _DML_M_miss__register_view_catalog__register_names(test_t *_dev, attr_value_t *ret)
#line 1124 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1124 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    attr_value_t v2260_ret UNUSED ;
    #line 1124 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    memset((void *)&v2260_ret, 0, sizeof(attr_value_t ));
    #line 1124 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        uint64 v2261_table_size UNUSED  = 0;
        {
            #line 1126 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint32 v2262__ret_num UNUSED  = 0;
            #line 1126 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (_DML_M_miss__register_view__number_of_registers(_dev, &v2262__ret_num))
            #line 1126 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            return 1;
            #line 1126 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v2261_table_size = v2262__ret_num;
            #line 21286 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
        }
        #line 1127 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2260_ret = SIM_alloc_attr_list(v2261_table_size);
        int v2261_i UNUSED  = 0;
        for (v2261_i = 0; v2261_i < v2261_table_size; (v2261_i)++)
        #line 1129 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            attr_value_t v2263_full_info UNUSED ;
            #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                attr_value_t v2264__ret_info UNUSED ;
                #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                memset((void *)&v2264__ret_info, 0, sizeof(attr_value_t ));
                #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_miss__register_view__register_info(_dev, v2261_i, &v2264__ret_info))
                #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                return 1;
                #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v2263_full_info = v2264__ret_info;
                #line 21307 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
            }
            #line 1134 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            SIM_attr_list_set_item(&v2260_ret, v2261_i, SIM_attr_copy(SIM_attr_list_item(v2263_full_info, 0)));
            SIM_attr_free(&v2263_full_info);
        }
    }
    #line 1137 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *ret = v2260_ret;
    #line 1137 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1137 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 21320 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* miss.register_view.set_register_value */
static bool _DML_M_miss__register_view__set_register_value(test_t *_dev, uint32 reg, uint64 val)
#line 1105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v2266_args UNUSED ;
        #line 1106 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v2266_args, 0, sizeof(attr_value_t ));
        #line 1116 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2266_args = SIM_make_attr_list(8, SIM_make_attr_string("test"), SIM_make_attr_string("miss"), SIM_make_attr_string("miss"), SIM_make_attr_uint64(reg), SIM_make_attr_object(&_dev->obj), SIM_make_attr_uint64(0), SIM_make_attr_boolean(1), SIM_make_attr_uint64(val));
        #line 1118 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        VT_call_python_module_function("register_view", "set_register_value", &v2266_args);
        #line 1120 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        SIM_attr_free(&v2266_args);
    }
    #line 1121 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1121 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 21342 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* miss.register_view.register_info */
static bool _DML_M_miss__register_view__register_info(test_t *_dev, uint32 reg, attr_value_t *info)
#line 1072 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1072 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    attr_value_t v2267_info UNUSED ;
    #line 1072 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    memset((void *)&v2267_info, 0, sizeof(attr_value_t ));
    #line 1072 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v2268_args UNUSED ;
        #line 1073 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v2268_args, 0, sizeof(attr_value_t ));
        #line 1078 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2268_args = SIM_make_attr_list(3, SIM_make_attr_string("test"), SIM_make_attr_string("miss"), SIM_make_attr_uint64(reg));
        #line 1082 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2267_info = VT_call_python_module_function("register_view", "register_info", &v2268_args);
        SIM_attr_free(&v2268_args);
    }
    #line 1084 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *info = v2267_info;
    #line 1084 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1084 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 21369 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* miss.register_view.number_of_registers */
static bool _DML_M_miss__register_view__number_of_registers(test_t *_dev, uint32 *num)
#line 1056 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1056 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    uint32 v2269_num UNUSED  = 0;
    #line 1056 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v2270_args UNUSED ;
        #line 1057 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v2270_args, 0, sizeof(attr_value_t ));
        #line 1061 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2270_args = SIM_make_attr_list(2, SIM_make_attr_string("test"), SIM_make_attr_string("miss"));
        #line 1063 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v2270_ret UNUSED ;
        #line 1063 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v2270_ret, 0, sizeof(attr_value_t ));
        #line 1066 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2270_ret = VT_call_python_module_function("register_view", "number_of_registers", &v2270_args);
        SIM_attr_free(&v2270_args);
        #line 1069 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2269_num = SIM_attr_integer(v2270_ret);
        SIM_attr_free(&v2270_ret);
    }
    #line 1071 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *num = v2269_num;
    #line 1071 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1071 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 21401 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* miss.register_view.get_register_value */
static bool _DML_M_miss__register_view__get_register_value(test_t *_dev, uint32 reg, uint64 *val)
#line 1085 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1085 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    uint64 v2271_val UNUSED  = 0;
    #line 1085 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v2272_args UNUSED ;
        #line 1086 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v2272_args, 0, sizeof(attr_value_t ));
        #line 1095 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2272_args = SIM_make_attr_list(7, SIM_make_attr_string("test"), SIM_make_attr_string("miss"), SIM_make_attr_string("miss"), SIM_make_attr_uint64(reg), SIM_make_attr_object(&_dev->obj), SIM_make_attr_uint64(0), SIM_make_attr_boolean(1));
        #line 1097 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v2272_ret UNUSED ;
        #line 1097 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v2272_ret, 0, sizeof(attr_value_t ));
        #line 1099 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2272_ret = VT_call_python_module_function("register_view", "get_register_value", &v2272_args);
        SIM_attr_free(&v2272_args);
        #line 1102 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2271_val = SIM_attr_integer(v2272_ret);
        SIM_attr_free(&v2272_ret);
    }
    #line 1104 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *val = v2271_val;
    #line 1104 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1104 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 21433 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* miss.register_view.description */
static bool _DML_M_miss__register_view__description(test_t *_dev, char const **desc)
#line 1026 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1026 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    char const *v2273_desc UNUSED  = NULL;
    #line 1026 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v2274_args UNUSED ;
        #line 1027 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v2274_args, 0, sizeof(attr_value_t ));
        #line 1031 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2274_args = SIM_make_attr_list(2, SIM_make_attr_string("test"), SIM_make_attr_string("miss"));
        #line 1033 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v2274_ret UNUSED ;
        #line 1033 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v2274_ret, 0, sizeof(attr_value_t ));
        #line 1036 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2274_ret = VT_call_python_module_function("register_view", "description", &v2274_args);
        SIM_attr_free(&v2274_args);
        v2273_desc = SIM_attr_string(v2274_ret);
    }
    #line 1039 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *desc = v2273_desc;
    #line 1039 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1039 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 21463 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* miss.register_view.big_endian_bitorder */
static bool _DML_M_miss__register_view__big_endian_bitorder(test_t *_dev, bool *big_endian)
#line 1040 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1040 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bool v2275_big_endian UNUSED  = 0;
    #line 1040 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v2276_args UNUSED ;
        #line 1041 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v2276_args, 0, sizeof(attr_value_t ));
        #line 1045 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2276_args = SIM_make_attr_list(2, SIM_make_attr_string("test"), SIM_make_attr_string("miss"));
        #line 1047 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v2276_ret UNUSED ;
        #line 1047 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v2276_ret, 0, sizeof(attr_value_t ));
        #line 1050 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2276_ret = VT_call_python_module_function("register_view", "big_endian_bitorder", &v2276_args);
        SIM_attr_free(&v2276_args);
        #line 1053 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2275_big_endian = SIM_attr_boolean(v2276_ret);
        SIM_attr_free(&v2276_ret);
    }
    #line 1055 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *big_endian = v2275_big_endian;
    #line 1055 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1055 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 21495 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* miss.io_memory.operation */
static bool _DML_M_miss__io_memory__operation(test_t *_dev, generic_transaction_t *mem_op, map_info_t map_info, exception_type_t *ex)
#line 876 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 876 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    exception_type_t v2277_ex UNUSED  = 0;
    v2277_ex = 0x401;
    #line 879 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_DML_M_miss__access(_dev, mem_op, SIM_get_mem_op_physical_address(mem_op) - map_info.base + map_info.start, SIM_get_mem_op_size(mem_op)))
    #line 879 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    goto throw46;
    #line 884 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (false) throw46:
    #line 884 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v2277_ex = 0x407;
    *ex = v2277_ex;
    #line 885 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 885 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 21517 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* miss.access */
static bool _DML_M_miss__access(test_t *_dev, generic_transaction_t *memop, physical_address_t offset, physical_address_t size)
#line 449 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    if (size > 8)
    #line 450 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        SIM_LOG_ERROR(_dev->miss._obj, 0, "Oversized access to %s", "miss");
        return 1;
    }
    if (SIM_mem_op_is_read(memop))
    {
        #line 455 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        generic_transaction_t *v2284_memop UNUSED  = memop;
        #line 455 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        physical_address_t v2284_offset UNUSED  = offset;
        #line 455 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        physical_address_t v2284_size UNUSED  = size;
        #line 487 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            bool v2285_success UNUSED  = 0;
            uint64 v2285_val UNUSED  = 0;
            {
                #line 490 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                bool v2286__ret_success UNUSED  = 0;
                #line 490 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint64 v2286__ret_readvalue UNUSED  = 0;
                #line 490 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_miss__read_access(_dev, v2284_memop, v2284_offset, v2284_size, &v2286__ret_success, &v2286__ret_readvalue))
                #line 490 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                return 1;
                #line 490 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v2285_success = v2286__ret_success;
                #line 490 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v2285_val = v2286__ret_readvalue;
                #line 21554 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
            }
            #line 491 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (!v2285_success)
            {
                #line 492 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint64 v2288_offset UNUSED  = v2284_offset;
                #line 492 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint64 v2288_size UNUSED  = v2284_size;
                #line 142 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common-compat.dml"
                {
                    uint64 v2289_value UNUSED  = 0LL;
                    {
                        #line 144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common-compat.dml"
                        uint64 v2290__ret__out0 UNUSED  = 0LL;
                        #line 144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common-compat.dml"
                        if (_DML_M_miss__unmapped_read(_dev, v2288_offset, (0xffffffffffffffffULL) & ((DML_shlu(1ULL, (((v2288_size) * 8ULL - 1ULL) - 0ULL) + 1ULL)) - 1ULL), NULL, &v2290__ret__out0))
                        #line 144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common-compat.dml"
                        goto throw47;
                        #line 144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common-compat.dml"
                        v2289_value = v2290__ret__out0;
                        #line 21575 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
                    }
                    #line 145 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common-compat.dml"
                    v2285_success = 1;
                    #line 145 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common-compat.dml"
                    v2285_val = v2289_value;
                    #line 145 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common-compat.dml"
                    goto exit303;
                }
                #line 146 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common-compat.dml"
                if (false) throw47:
                #line 146 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common-compat.dml"
                {
                    v2285_success = 0;
                    #line 147 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common-compat.dml"
                    v2285_val = 0ULL;
                    #line 147 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common-compat.dml"
                    goto exit303;
                }
                #line 492 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            exit303: ;
                #line 492 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            #line 494 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (!v2285_success)
            {
                #line 495 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                generic_transaction_t *v2293_memop UNUSED  = v2284_memop;
                #line 495 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                physical_address_t v2293_offset UNUSED  = v2284_offset;
                #line 495 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                physical_address_t v2293_size UNUSED  = v2284_size;
                #line 762 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                SIM_LOG_INFO(4, _dev->miss._obj, 0, "Missed in bank %s", "miss");
                #line 768 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                _DML_M_miss__log_miss(_dev, v2293_memop, v2293_offset, v2293_size);
                return 1;
                #line 495 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            else
            {
                #line 497 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                generic_transaction_t *v2298_memop UNUSED  = v2284_memop;
                #line 497 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint64 v2298_val UNUSED  = v2285_val;
                #line 502 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    #line 502 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    generic_transaction_t *v2300_memop UNUSED  = v2298_memop;
                    #line 502 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    uint64 v2300_value UNUSED  = v2298_val;
                    #line 478 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    SIM_set_mem_op_value_le(v2300_memop, v2300_value);
                    #line 502 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 497 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            #line 499 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 455 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    else
    #line 456 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        uint64 v2302_writeval UNUSED  = 0;
        {
            #line 458 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            generic_transaction_t *v2303_memop UNUSED  = memop;
            #line 463 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint64 v2303_writeval UNUSED  = 0;
            #line 467 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v2303_writeval = SIM_get_mem_op_value_le(v2303_memop);
            #line 463 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v2302_writeval = v2303_writeval;
            #line 458 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        {
            #line 459 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            generic_transaction_t *v2305_memop UNUSED  = memop;
            #line 459 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            physical_address_t v2305_offset UNUSED  = offset;
            #line 459 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            physical_address_t v2305_size UNUSED  = size;
            #line 459 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint64 v2305_value UNUSED  = v2302_writeval;
            #line 624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                bool v2306_success UNUSED  = 0;
                {
                    #line 626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    bool v2307__ret_success UNUSED  = 0;
                    #line 626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    if (_DML_M_miss__write_access(_dev, v2305_memop, v2305_offset, v2305_size, v2305_value, &v2307__ret_success))
                    #line 626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    return 1;
                    #line 626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    v2306_success = v2307__ret_success;
                    #line 21672 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
                }
                #line 627 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (!v2306_success)
                {
                    #line 628 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    uint64 v2309_offset UNUSED  = v2305_offset;
                    #line 628 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    uint64 v2309_size UNUSED  = v2305_size;
                    #line 628 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    uint64 v2309_value UNUSED  = v2305_value;
                    #line 169 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common-compat.dml"
                    if (_DML_M_miss__unmapped_write(_dev, v2309_offset, v2309_value, (0xffffffffffffffffULL) & ((DML_shlu(1ULL, (((v2309_size) * 8ULL - 1ULL) - 0ULL) + 1ULL)) - 1ULL), NULL))
                    #line 169 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common-compat.dml"
                    goto throw48;
                    v2306_success = 1;
                    #line 170 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common-compat.dml"
                    goto exit309;
                    if (false) throw48:
                    #line 171 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common-compat.dml"
                    {
                        v2306_success = 0;
                        #line 172 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common-compat.dml"
                        goto exit309;
                    }
                    #line 628 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                exit309: ;
                    #line 628 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 630 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (!v2306_success)
                {
                    #line 631 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    generic_transaction_t *v2314_memop UNUSED  = v2305_memop;
                    #line 631 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    physical_address_t v2314_offset UNUSED  = v2305_offset;
                    #line 631 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    physical_address_t v2314_size UNUSED  = v2305_size;
                    #line 762 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    SIM_LOG_INFO(4, _dev->miss._obj, 0, "Missed in bank %s", "miss");
                    #line 768 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    _DML_M_miss__log_miss(_dev, v2314_memop, v2314_offset, v2314_size);
                    return 1;
                    #line 631 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                else
                {
                    #line 633 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 635 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            #line 459 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
    }
    return 0;
    #line 461 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 21729 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* miss.unmapped_write */
static bool _DML_M_miss__unmapped_write(test_t *_dev, uint64 offset, uint64 bits, uint64 value, void  *aux)
#line 161 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common-compat.dml"
{
    if (!_DML_M_miss__old_miss_write_access(_dev, offset, value))
    return 1;
    return 0;
    #line 164 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common-compat.dml"
}
#line 21740 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* miss.old_miss_write_access */
static bool _DML_M_miss__old_miss_write_access(test_t *_dev, uint64 offset, uint64 value)
#line 177 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common-compat.dml"
{
    return (value) == 5LL;
}
#line 21748 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* miss.write_access */
static bool _DML_M_miss__write_access(test_t *_dev, generic_transaction_t *memop, physical_address_t offset, physical_address_t size, uint64 writevalue, bool *success)
#line 644 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 644 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bool v2323_success UNUSED  = 0;
    #line 644 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        conf_object_t *v2324_bank_obj UNUSED  = NULL;
        v2324_bank_obj = _DML_M_miss___non_anonymous_bank_obj(_dev);
        #line 648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        bool v2324_suppress UNUSED  = 0;
        conf_object_t *v2324_ini UNUSED  = SIM_get_mem_op_initiator(memop);
        if (!SIM_get_mem_op_inquiry(memop))
        #line 653 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        _callback_before_write(v2324_bank_obj, v2324_ini, &offset, size, &writevalue, &v2324_suppress, &_dev->miss._connections, &_dev->miss._before_write_callbacks);
        #line 655 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (v2324_suppress)
        #line 655 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            v2323_success = 1;
            if (!SIM_get_mem_op_inquiry(memop))
            #line 659 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            _callback_after_write(v2324_bank_obj, v2324_ini, &offset, size, &v2323_success, &_dev->miss._connections, &_dev->miss._after_write_callbacks);
            #line 661 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            goto exit312;
        }
        #line 664 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            uint8 v2329_accessed_size UNUSED  = 0;
            {
                #line 666 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint8 v2330__ret_access_size UNUSED  = 0;
                #line 666 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_miss___write_one_reg(_dev, memop, offset, size, writevalue, &v2330__ret_access_size))
                #line 666 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                return 1;
                #line 666 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v2329_accessed_size = v2330__ret_access_size;
                #line 21789 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
            }
            #line 668 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v2323_success = v2329_accessed_size == size;
            if (!SIM_get_mem_op_inquiry(memop))
            #line 671 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            _callback_after_write(v2324_bank_obj, v2324_ini, &offset, size, &v2323_success, &_dev->miss._connections, &_dev->miss._after_write_callbacks);
            #line 673 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 708 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 708 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
exit312: ;
    #line 708 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *success = v2323_success;
    #line 708 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 708 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 21808 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* miss._write_one_reg */
static bool _DML_M_miss___write_one_reg(test_t *_dev, generic_transaction_t *memop, uint64 offset, int64 size, uint64 write_value, uint8 *access_size)
#line 712 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 21814 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
    bool v2333_success UNUSED  = 0;
    v2333_success = _DML_M_miss___unmapped_write_access(_dev, memop, (uint64 )(offset), (uint64 )(size), (uint64 )(write_value));
    *access_size = (uint8 )(v2333_success ? (size) : 0LL);
    return 0;
    #line 716 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 21821 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* miss._unmapped_write_access */
static bool _DML_M_miss___unmapped_write_access(test_t *_dev, generic_transaction_t *memop, physical_address_t offset, physical_address_t size, uint64 writevalue)
#line 755 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 751 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bool success UNUSED  = 0;
    #line 756 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    success = 0;
    return success;
    #line 757 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 21834 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* miss._non_anonymous_bank_obj */
static conf_object_t *_DML_M_miss___non_anonymous_bank_obj(test_t *_dev)
#line 506 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 506 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    conf_object_t *bank_obj UNUSED  = NULL;
    #line 508 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_dev->miss._cached_bank_obj == (NULL))
    #line 508 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        char v2340_name[(uint64 )_dml_strlen("miss") + 6] UNUSED ;
        #line 509 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v2340_name, 0, sizeof(char [(uint64 )_dml_strlen("miss") + 6]));
        _dml_strcpy(v2340_name, "bank.");
        _dml_strcpy(v2340_name + 5, "miss");
        _dev->miss._cached_bank_obj = SIM_object_descendant(&_dev->obj, v2340_name);
    }
    bank_obj = _dev->miss._cached_bank_obj;
    #line 518 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return bank_obj;
    #line 518 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 21858 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* miss.log_miss */
static void  _DML_M_miss__log_miss(test_t *_dev, generic_transaction_t *memop, physical_address_t offset, physical_address_t size)
#line 774 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    if (SIM_get_mem_op_inquiry(memop))
    goto exit315;
    if (SIM_mem_op_is_read(memop))
    SIM_LOG_SPEC_VIOLATION(1, _dev->miss._obj, Register_Read, "%lld byte read access at offset %#llx%s (addr %#llx) outside registers or misaligned access", (uint64 )size, (uint64 )offset, " in miss", (uint64 )SIM_get_mem_op_physical_address(memop));
    #line 783 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    else
    SIM_LOG_SPEC_VIOLATION(1, _dev->miss._obj, Register_Write, "%lld byte write access at offset %#llx%s (addr %#llx) outside registers or misaligned access", (uint64 )size, (uint64 )offset, " in miss", (uint64 )SIM_get_mem_op_physical_address(memop));
    #line 789 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
exit315: ;
    #line 789 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return;
    #line 789 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 21877 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* miss.unmapped_read */
static bool _DML_M_miss__unmapped_read(test_t *_dev, uint64 offset, uint64 bits, void  *aux, uint64 *_out0)
#line 131 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common-compat.dml"
{
    bool v2343_ok UNUSED  = 0;
    uint64 v2343_value UNUSED  = 0LL;
    {
        #line 134 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common-compat.dml"
        uint64 v2344__ret__out1 UNUSED  = 0LL;
        #line 134 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common-compat.dml"
        v2343_ok = _DML_M_miss__old_miss_read_access(_dev, offset, &v2344__ret__out1);
        #line 134 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common-compat.dml"
        v2343_value = v2344__ret__out1;
        #line 21892 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
    }
    #line 135 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common-compat.dml"
    if (!v2343_ok)
    return 1;
    *_out0 = v2343_value;
    #line 137 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common-compat.dml"
    return 0;
}
#line 21901 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* miss.old_miss_read_access */
static bool _DML_M_miss__old_miss_read_access(test_t *_dev, uint64 offset, uint64 *_out1)
#line 153 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common-compat.dml"
{
    bool v2345_success UNUSED  = 0;
    uint64 v2345_value UNUSED  = 0LL;
    {
        #line 156 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common-compat.dml"
        v2345_success = 1;
        #line 156 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common-compat.dml"
    }
    {
        #line 157 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common-compat.dml"
        v2345_value = 5ULL;
        #line 157 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common-compat.dml"
    }
    *_out1 = v2345_value;
    #line 158 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common-compat.dml"
    return v2345_success;
}
#line 21923 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* miss.read_access */
static bool _DML_M_miss__read_access(test_t *_dev, generic_transaction_t *memop, physical_address_t offset, physical_address_t size, bool *success, uint64 *readvalue)
#line 522 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 522 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bool v2348_success UNUSED  = 0;
    #line 522 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    uint64 v2348_readvalue UNUSED  = 0;
    #line 522 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        conf_object_t *v2349_bank_obj UNUSED  = NULL;
        v2349_bank_obj = _DML_M_miss___non_anonymous_bank_obj(_dev);
        #line 526 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        bool v2349_inquiry UNUSED  = SIM_get_mem_op_inquiry(memop);
        bool v2349_inquiry_override UNUSED  = 0;
        conf_object_t *v2349_ini UNUSED  = SIM_get_mem_op_initiator(memop);
        if (!v2349_inquiry)
        #line 529 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            #line 532 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            _callback_before_read(v2349_bank_obj, v2349_ini, &v2349_inquiry_override, &offset, size, &_dev->miss._connections, &_dev->miss._before_read_callbacks);
            if (v2349_inquiry_override)
            #line 533 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                #line 535 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                SIM_set_mem_op_inquiry(memop, 1);
                v2349_inquiry = 1;
            }
        }
        {
            uint8 v2353_accessed_size UNUSED  = 0;
            {
                #line 541 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint8 v2354__ret_consumed_size UNUSED  = 0;
                #line 541 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint64 v2354__ret_readvalue UNUSED  = 0;
                #line 541 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_miss___read_one_reg(_dev, memop, offset, size, &v2354__ret_consumed_size, &v2354__ret_readvalue))
                #line 541 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                return 1;
                #line 541 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v2353_accessed_size = v2354__ret_consumed_size;
                #line 541 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v2348_readvalue = v2354__ret_readvalue;
                #line 21969 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
            }
            #line 543 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v2348_success = v2353_accessed_size == size;
            if (!v2349_inquiry || v2349_inquiry_override)
            #line 547 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            _callback_after_read(v2349_bank_obj, v2349_ini, &offset, size, &v2348_readvalue, &v2348_success, &_dev->miss._connections, &_dev->miss._after_read_callbacks);
            #line 549 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (v2349_inquiry_override)
            SIM_set_mem_op_inquiry(memop, 0);
            #line 552 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            goto exit316;
        }
        #line 601 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 601 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
exit316: ;
    #line 601 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *success = v2348_success;
    #line 601 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *readvalue = v2348_readvalue;
    #line 601 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 601 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 21994 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* miss._read_one_reg */
static bool _DML_M_miss___read_one_reg(test_t *_dev, generic_transaction_t *memop, uint64 offset, int64 access_size, uint8 *consumed_size, uint64 *readvalue)
#line 605 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 22000 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
    bool v2358_success UNUSED  = 0;
    {
        uint64 v2359__ret_readvalue UNUSED  = 0LL;
        v2358_success = _DML_M_miss___unmapped_read_access(_dev, memop, (uint64 )(offset), (uint64 )(access_size), &v2359__ret_readvalue);
        *readvalue = v2359__ret_readvalue;
    }
    *consumed_size = (uint8 )(v2358_success ? (access_size) : 0LL);
    return 0;
    #line 609 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 22011 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* miss._unmapped_read_access */
static bool _DML_M_miss___unmapped_read_access(test_t *_dev, generic_transaction_t *memop, physical_address_t offset, physical_address_t size, uint64 *readvalue)
#line 734 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 731 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bool success UNUSED  = 0;
    #line 731 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 731 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        *(readvalue) = 0;
        #line 731 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 746 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    success = 0;
    #line 748 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return success;
    #line 748 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 22031 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* miss.int_register.write */
static bool _DML_M_miss__int_register__write(test_t *_dev, int num, uint64 val)
#line 916 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 22037 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
    return 0;
    #line 924 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 22041 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* miss.int_register.register_info */
static bool _DML_M_miss__int_register__register_info(test_t *_dev, int reg, ireg_info_t reqinfo, int *info)
#line 941 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 941 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    int v2363_info UNUSED  = 0;
    v2363_info = 0;
    *info = v2363_info;
    #line 943 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 943 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 22055 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* miss.int_register.read */
static bool _DML_M_miss__int_register__read(test_t *_dev, int num, uint64 *val)
#line 905 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 22061 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
    *val = 0ULL;
    return 0;
    #line 914 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 22066 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* miss.int_register.get_number */
static bool _DML_M_miss__int_register__get_number(test_t *_dev, char const *name, int *num)
#line 893 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 22072 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
    *num = (int32 )-1LL;
    return 0;
    #line 897 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 22077 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* miss.int_register.get_name */
static bool _DML_M_miss__int_register__get_name(test_t *_dev, int num, char const **name)
#line 899 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 22083 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
    *name = NULL;
    return 0;
    #line 903 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 22088 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* miss.int_register.all_registers */
static bool _DML_M_miss__int_register__all_registers(test_t *_dev, attr_value_t *vals)
#line 926 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 926 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    attr_value_t v2365_vals UNUSED ;
    #line 926 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    memset((void *)&v2365_vals, 0, sizeof(attr_value_t ));
    #line 926 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 929 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        int v2366_count UNUSED  = 0;
        #line 933 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2365_vals = SIM_alloc_attr_list(v2366_count);
        v2366_count = 0;
        #line 939 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 939 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *vals = v2365_vals;
    #line 939 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 939 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 22113 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* miss.instrumentation_order.move_before */
static bool _DML_M_miss__instrumentation_order__move_before(test_t *_dev, conf_object_t *connection, conf_object_t *before, bool *success)
#line 1018 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1018 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bool v2367_success UNUSED  = 0;
    v2367_success = _move_before(connection, before, &_dev->miss._connections);
    *success = v2367_success;
    #line 1020 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1020 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 22127 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* miss.instrumentation_order.get_connections */
static bool _DML_M_miss__instrumentation_order__get_connections(test_t *_dev, attr_value_t *connections)
#line 1014 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1014 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    attr_value_t v2369_connections UNUSED ;
    #line 1014 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    memset((void *)&v2369_connections, 0, sizeof(attr_value_t ));
    v2369_connections = _get_connections(&_dev->miss._connections);
    *connections = v2369_connections;
    #line 1016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 22143 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* miss.bank_instrumentation_subscribe.remove_connection_callbacks */
static bool _DML_M_miss__bank_instrumentation_subscribe__remove_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 1002 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1004 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _remove_connection_callbacks(_DML_M_miss___non_anonymous_bank_obj(_dev), connection, &_dev->miss._connections);
    return 0;
    #line 1005 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 22154 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* miss.bank_instrumentation_subscribe.remove_callback */
static bool _DML_M_miss__bank_instrumentation_subscribe__remove_callback(test_t *_dev, bank_callback_handle_t callback)
#line 995 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 999 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _remove_callback(callback, &_dev->miss._connections, &_dev->miss._before_read_callbacks, &_dev->miss._after_read_callbacks, &_dev->miss._before_write_callbacks, &_dev->miss._after_write_callbacks);
    return 0;
    #line 1000 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 22165 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* miss.bank_instrumentation_subscribe.register_before_write */
static bool _DML_M_miss__bank_instrumentation_subscribe__register_before_write(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data, bank_callback_handle_t *handle)
#line 977 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 977 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bank_callback_handle_t v2375_handle UNUSED  = 0;
    #line 981 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v2375_handle = _register_before_write(_DML_M_miss___non_anonymous_bank_obj(_dev), connection, offset, size, before_write, user_data, &_dev->miss._connections, &_dev->miss._before_write_callbacks);
    *handle = v2375_handle;
    #line 982 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 982 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 22180 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* miss.bank_instrumentation_subscribe.register_before_read */
static bool _DML_M_miss__bank_instrumentation_subscribe__register_before_read(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data, bank_callback_handle_t *handle)
#line 954 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 954 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bank_callback_handle_t v2377_handle UNUSED  = 0;
    #line 958 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v2377_handle = _register_before_read(_DML_M_miss___non_anonymous_bank_obj(_dev), connection, offset, size, before_read, user_data, &_dev->miss._connections, &_dev->miss._before_read_callbacks);
    *handle = v2377_handle;
    #line 959 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 959 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 22195 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* miss.bank_instrumentation_subscribe.register_after_write */
static bool _DML_M_miss__bank_instrumentation_subscribe__register_after_write(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data, bank_callback_handle_t *handle)
#line 988 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 988 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bank_callback_handle_t v2379_handle UNUSED  = 0;
    #line 992 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v2379_handle = _register_after_write(_DML_M_miss___non_anonymous_bank_obj(_dev), connection, offset, size, after_write, user_data, &_dev->miss._connections, &_dev->miss._after_write_callbacks);
    *handle = v2379_handle;
    #line 993 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 993 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 22210 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* miss.bank_instrumentation_subscribe.register_after_read */
static bool _DML_M_miss__bank_instrumentation_subscribe__register_after_read(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data, bank_callback_handle_t *handle)
#line 965 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 965 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bank_callback_handle_t v2381_handle UNUSED  = 0;
    #line 969 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v2381_handle = _register_after_read(_DML_M_miss___non_anonymous_bank_obj(_dev), connection, offset, size, after_read, user_data, &_dev->miss._connections, &_dev->miss._after_read_callbacks);
    *handle = v2381_handle;
    #line 970 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 970 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 22225 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* miss.bank_instrumentation_subscribe.enable_connection_callbacks */
static bool _DML_M_miss__bank_instrumentation_subscribe__enable_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 1006 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    _enable_connection_callbacks(connection, &_dev->miss._connections);
    return 0;
    #line 1008 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 22235 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* miss.bank_instrumentation_subscribe.disable_connection_callbacks */
static bool _DML_M_miss__bank_instrumentation_subscribe__disable_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 1009 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    _disable_connection_callbacks(connection, &_dev->miss._connections);
    return 0;
    #line 1011 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 22245 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b2.register_view_catalog.register_offsets */
static bool _DML_M_b2__register_view_catalog__register_offsets(test_t *_dev, attr_value_t *ret)
#line 1138 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1138 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    attr_value_t v2387_ret UNUSED ;
    #line 1138 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    memset((void *)&v2387_ret, 0, sizeof(attr_value_t ));
    #line 1138 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        uint64 v2388_table_size UNUSED  = 0;
        {
            #line 1140 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint32 v2389__ret_num UNUSED  = 0;
            #line 1140 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (_DML_M_b2__register_view__number_of_registers(_dev, &v2389__ret_num))
            #line 1140 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            return 1;
            #line 1140 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v2388_table_size = v2389__ret_num;
            #line 22267 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
        }
        #line 1141 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2387_ret = SIM_alloc_attr_list(v2388_table_size);
        int v2388_i UNUSED  = 0;
        for (v2388_i = 0; v2388_i < v2388_table_size; (v2388_i)++)
        #line 1143 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            attr_value_t v2390_full_info UNUSED ;
            #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                attr_value_t v2391__ret_info UNUSED ;
                #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                memset((void *)&v2391__ret_info, 0, sizeof(attr_value_t ));
                #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_b2__register_view__register_info(_dev, v2388_i, &v2391__ret_info))
                #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                return 1;
                #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v2390_full_info = v2391__ret_info;
                #line 22288 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
            }
            #line 1148 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            SIM_attr_list_set_item(&v2387_ret, v2388_i, SIM_attr_copy(SIM_attr_list_item(v2390_full_info, 3)));
            SIM_attr_free(&v2390_full_info);
        }
    }
    #line 1151 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *ret = v2387_ret;
    #line 1151 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1151 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 22301 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b2.register_view_catalog.register_names */
static bool _DML_M_b2__register_view_catalog__register_names(test_t *_dev, attr_value_t *ret)
#line 1124 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1124 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    attr_value_t v2392_ret UNUSED ;
    #line 1124 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    memset((void *)&v2392_ret, 0, sizeof(attr_value_t ));
    #line 1124 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        uint64 v2393_table_size UNUSED  = 0;
        {
            #line 1126 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint32 v2394__ret_num UNUSED  = 0;
            #line 1126 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (_DML_M_b2__register_view__number_of_registers(_dev, &v2394__ret_num))
            #line 1126 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            return 1;
            #line 1126 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v2393_table_size = v2394__ret_num;
            #line 22323 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
        }
        #line 1127 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2392_ret = SIM_alloc_attr_list(v2393_table_size);
        int v2393_i UNUSED  = 0;
        for (v2393_i = 0; v2393_i < v2393_table_size; (v2393_i)++)
        #line 1129 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            attr_value_t v2395_full_info UNUSED ;
            #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                attr_value_t v2396__ret_info UNUSED ;
                #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                memset((void *)&v2396__ret_info, 0, sizeof(attr_value_t ));
                #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_b2__register_view__register_info(_dev, v2393_i, &v2396__ret_info))
                #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                return 1;
                #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v2395_full_info = v2396__ret_info;
                #line 22344 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
            }
            #line 1134 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            SIM_attr_list_set_item(&v2392_ret, v2393_i, SIM_attr_copy(SIM_attr_list_item(v2395_full_info, 0)));
            SIM_attr_free(&v2395_full_info);
        }
    }
    #line 1137 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *ret = v2392_ret;
    #line 1137 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1137 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 22357 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b2.register_view.set_register_value */
static bool _DML_M_b2__register_view__set_register_value(test_t *_dev, uint32 reg, uint64 val)
#line 1105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v2398_args UNUSED ;
        #line 1106 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v2398_args, 0, sizeof(attr_value_t ));
        #line 1116 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2398_args = SIM_make_attr_list(8, SIM_make_attr_string("test"), SIM_make_attr_string("b2"), SIM_make_attr_string("b2"), SIM_make_attr_uint64(reg), SIM_make_attr_object(&_dev->obj), SIM_make_attr_uint64(0), SIM_make_attr_boolean(1), SIM_make_attr_uint64(val));
        #line 1118 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        VT_call_python_module_function("register_view", "set_register_value", &v2398_args);
        #line 1120 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        SIM_attr_free(&v2398_args);
    }
    #line 1121 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1121 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 22379 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b2.register_view.register_info */
static bool _DML_M_b2__register_view__register_info(test_t *_dev, uint32 reg, attr_value_t *info)
#line 1072 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1072 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    attr_value_t v2399_info UNUSED ;
    #line 1072 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    memset((void *)&v2399_info, 0, sizeof(attr_value_t ));
    #line 1072 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v2400_args UNUSED ;
        #line 1073 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v2400_args, 0, sizeof(attr_value_t ));
        #line 1078 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2400_args = SIM_make_attr_list(3, SIM_make_attr_string("test"), SIM_make_attr_string("b2"), SIM_make_attr_uint64(reg));
        #line 1082 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2399_info = VT_call_python_module_function("register_view", "register_info", &v2400_args);
        SIM_attr_free(&v2400_args);
    }
    #line 1084 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *info = v2399_info;
    #line 1084 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1084 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 22406 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b2.register_view.number_of_registers */
static bool _DML_M_b2__register_view__number_of_registers(test_t *_dev, uint32 *num)
#line 1056 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1056 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    uint32 v2401_num UNUSED  = 0;
    #line 1056 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v2402_args UNUSED ;
        #line 1057 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v2402_args, 0, sizeof(attr_value_t ));
        #line 1061 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2402_args = SIM_make_attr_list(2, SIM_make_attr_string("test"), SIM_make_attr_string("b2"));
        #line 1063 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v2402_ret UNUSED ;
        #line 1063 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v2402_ret, 0, sizeof(attr_value_t ));
        #line 1066 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2402_ret = VT_call_python_module_function("register_view", "number_of_registers", &v2402_args);
        SIM_attr_free(&v2402_args);
        #line 1069 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2401_num = SIM_attr_integer(v2402_ret);
        SIM_attr_free(&v2402_ret);
    }
    #line 1071 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *num = v2401_num;
    #line 1071 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1071 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 22438 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b2.register_view.get_register_value */
static bool _DML_M_b2__register_view__get_register_value(test_t *_dev, uint32 reg, uint64 *val)
#line 1085 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1085 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    uint64 v2403_val UNUSED  = 0;
    #line 1085 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v2404_args UNUSED ;
        #line 1086 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v2404_args, 0, sizeof(attr_value_t ));
        #line 1095 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2404_args = SIM_make_attr_list(7, SIM_make_attr_string("test"), SIM_make_attr_string("b2"), SIM_make_attr_string("b2"), SIM_make_attr_uint64(reg), SIM_make_attr_object(&_dev->obj), SIM_make_attr_uint64(0), SIM_make_attr_boolean(1));
        #line 1097 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v2404_ret UNUSED ;
        #line 1097 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v2404_ret, 0, sizeof(attr_value_t ));
        #line 1099 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2404_ret = VT_call_python_module_function("register_view", "get_register_value", &v2404_args);
        SIM_attr_free(&v2404_args);
        #line 1102 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2403_val = SIM_attr_integer(v2404_ret);
        SIM_attr_free(&v2404_ret);
    }
    #line 1104 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *val = v2403_val;
    #line 1104 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1104 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 22470 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b2.register_view.description */
static bool _DML_M_b2__register_view__description(test_t *_dev, char const **desc)
#line 1026 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1026 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    char const *v2405_desc UNUSED  = NULL;
    #line 1026 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v2406_args UNUSED ;
        #line 1027 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v2406_args, 0, sizeof(attr_value_t ));
        #line 1031 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2406_args = SIM_make_attr_list(2, SIM_make_attr_string("test"), SIM_make_attr_string("b2"));
        #line 1033 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v2406_ret UNUSED ;
        #line 1033 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v2406_ret, 0, sizeof(attr_value_t ));
        #line 1036 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2406_ret = VT_call_python_module_function("register_view", "description", &v2406_args);
        SIM_attr_free(&v2406_args);
        v2405_desc = SIM_attr_string(v2406_ret);
    }
    #line 1039 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *desc = v2405_desc;
    #line 1039 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1039 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 22500 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b2.register_view.big_endian_bitorder */
static bool _DML_M_b2__register_view__big_endian_bitorder(test_t *_dev, bool *big_endian)
#line 1040 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1040 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bool v2407_big_endian UNUSED  = 0;
    #line 1040 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v2408_args UNUSED ;
        #line 1041 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v2408_args, 0, sizeof(attr_value_t ));
        #line 1045 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2408_args = SIM_make_attr_list(2, SIM_make_attr_string("test"), SIM_make_attr_string("b2"));
        #line 1047 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v2408_ret UNUSED ;
        #line 1047 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v2408_ret, 0, sizeof(attr_value_t ));
        #line 1050 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2408_ret = VT_call_python_module_function("register_view", "big_endian_bitorder", &v2408_args);
        SIM_attr_free(&v2408_args);
        #line 1053 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2407_big_endian = SIM_attr_boolean(v2408_ret);
        SIM_attr_free(&v2408_ret);
    }
    #line 1055 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *big_endian = v2407_big_endian;
    #line 1055 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1055 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 22532 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b2.io_memory.operation */
static bool _DML_M_b2__io_memory__operation(test_t *_dev, generic_transaction_t *mem_op, map_info_t map_info, exception_type_t *ex)
#line 876 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 876 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    exception_type_t v2409_ex UNUSED  = 0;
    v2409_ex = 0x401;
    #line 879 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_DML_M_b2__access(_dev, mem_op, SIM_get_mem_op_physical_address(mem_op) - map_info.base + map_info.start, SIM_get_mem_op_size(mem_op)))
    #line 879 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    goto throw49;
    #line 884 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (false) throw49:
    #line 884 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v2409_ex = 0x407;
    *ex = v2409_ex;
    #line 885 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 885 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 22554 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b2.access */
static bool _DML_M_b2__access(test_t *_dev, generic_transaction_t *memop, physical_address_t offset, physical_address_t size)
#line 449 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    if (size > 8)
    #line 450 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        SIM_LOG_ERROR(_dev->b2._obj, 0, "Oversized access to %s", "b2");
        return 1;
    }
    if (SIM_mem_op_is_read(memop))
    {
        #line 455 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        generic_transaction_t *v2416_memop UNUSED  = memop;
        #line 455 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        physical_address_t v2416_offset UNUSED  = offset;
        #line 455 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        physical_address_t v2416_size UNUSED  = size;
        #line 487 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            bool v2417_success UNUSED  = 0;
            uint64 v2417_val UNUSED  = 0;
            {
                #line 490 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                bool v2418__ret_success UNUSED  = 0;
                #line 490 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint64 v2418__ret_readvalue UNUSED  = 0;
                #line 490 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_b2__read_access(_dev, v2416_memop, v2416_offset, v2416_size, &v2418__ret_success, &v2418__ret_readvalue))
                #line 490 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                return 1;
                #line 490 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v2417_success = v2418__ret_success;
                #line 490 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v2417_val = v2418__ret_readvalue;
                #line 22591 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
            }
            #line 491 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (!v2417_success)
            {
                #line 617 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                bool v2420_success UNUSED  = 0;
                #line 617 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint64 v2420_value UNUSED  = 0;
                #line 619 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v2420_success = 0;
                #line 617 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v2417_success = v2420_success;
                #line 617 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v2417_val = v2420_value;
                #line 492 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            #line 494 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (!v2417_success)
            {
                #line 495 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                generic_transaction_t *v2423_memop UNUSED  = v2416_memop;
                #line 495 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                physical_address_t v2423_offset UNUSED  = v2416_offset;
                #line 495 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                physical_address_t v2423_size UNUSED  = v2416_size;
                #line 762 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                SIM_LOG_INFO(4, _dev->b2._obj, 0, "Missed in bank %s", "b2");
                #line 768 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                _DML_M_b2__log_miss(_dev, v2423_memop, v2423_offset, v2423_size);
                return 1;
                #line 495 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            else
            {
                #line 497 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                generic_transaction_t *v2428_memop UNUSED  = v2416_memop;
                #line 497 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint64 v2428_val UNUSED  = v2417_val;
                #line 502 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    #line 502 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    generic_transaction_t *v2430_memop UNUSED  = v2428_memop;
                    #line 502 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    uint64 v2430_value UNUSED  = v2428_val;
                    #line 478 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    SIM_set_mem_op_value_le(v2430_memop, v2430_value);
                    #line 502 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 497 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            #line 499 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 455 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    else
    #line 456 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        uint64 v2432_writeval UNUSED  = 0;
        {
            #line 458 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            generic_transaction_t *v2433_memop UNUSED  = memop;
            #line 463 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint64 v2433_writeval UNUSED  = 0;
            #line 467 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v2433_writeval = SIM_get_mem_op_value_le(v2433_memop);
            #line 463 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v2432_writeval = v2433_writeval;
            #line 458 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        {
            #line 459 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            generic_transaction_t *v2435_memop UNUSED  = memop;
            #line 459 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            physical_address_t v2435_offset UNUSED  = offset;
            #line 459 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            physical_address_t v2435_size UNUSED  = size;
            #line 459 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint64 v2435_value UNUSED  = v2432_writeval;
            #line 624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                bool v2436_success UNUSED  = 0;
                {
                    #line 626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    bool v2437__ret_success UNUSED  = 0;
                    #line 626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    if (_DML_M_b2__write_access(_dev, v2435_memop, v2435_offset, v2435_size, v2435_value, &v2437__ret_success))
                    #line 626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    return 1;
                    #line 626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    v2436_success = v2437__ret_success;
                    #line 22682 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
                }
                #line 627 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (!v2436_success)
                {
                    #line 724 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    bool v2439_success UNUSED  = 0;
                    #line 727 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    v2439_success = 0;
                    #line 724 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    v2436_success = v2439_success;
                    #line 628 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 630 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (!v2436_success)
                {
                    #line 631 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    generic_transaction_t *v2442_memop UNUSED  = v2435_memop;
                    #line 631 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    physical_address_t v2442_offset UNUSED  = v2435_offset;
                    #line 631 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    physical_address_t v2442_size UNUSED  = v2435_size;
                    #line 762 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    SIM_LOG_INFO(4, _dev->b2._obj, 0, "Missed in bank %s", "b2");
                    #line 768 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    _DML_M_b2__log_miss(_dev, v2442_memop, v2442_offset, v2442_size);
                    return 1;
                    #line 631 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                else
                {
                    #line 633 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 635 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            #line 459 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
    }
    return 0;
    #line 461 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 22723 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b2.write_access */
static bool _DML_M_b2__write_access(test_t *_dev, generic_transaction_t *memop, physical_address_t offset, physical_address_t size, uint64 writevalue, bool *success)
#line 644 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 644 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bool v2449_success UNUSED  = 0;
    #line 644 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        conf_object_t *v2450_bank_obj UNUSED  = NULL;
        v2450_bank_obj = _DML_M_b2___non_anonymous_bank_obj(_dev);
        #line 648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        bool v2450_suppress UNUSED  = 0;
        conf_object_t *v2450_ini UNUSED  = SIM_get_mem_op_initiator(memop);
        if (!SIM_get_mem_op_inquiry(memop))
        #line 653 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        _callback_before_write(v2450_bank_obj, v2450_ini, &offset, size, &writevalue, &v2450_suppress, &_dev->b2._connections, &_dev->b2._before_write_callbacks);
        #line 655 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (v2450_suppress)
        #line 655 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            v2449_success = 1;
            if (!SIM_get_mem_op_inquiry(memop))
            #line 659 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            _callback_after_write(v2450_bank_obj, v2450_ini, &offset, size, &v2449_success, &_dev->b2._connections, &_dev->b2._after_write_callbacks);
            #line 661 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            goto exit350;
        }
        #line 664 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            uint8 v2455_accessed_size UNUSED  = 0;
            {
                #line 666 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint8 v2456__ret_access_size UNUSED  = 0;
                #line 666 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_b2___write_one_reg(_dev, memop, offset, size, writevalue, &v2456__ret_access_size))
                #line 666 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                return 1;
                #line 666 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v2455_accessed_size = v2456__ret_access_size;
                #line 22764 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
            }
            #line 668 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v2449_success = v2455_accessed_size == size;
            if (!SIM_get_mem_op_inquiry(memop))
            #line 671 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            _callback_after_write(v2450_bank_obj, v2450_ini, &offset, size, &v2449_success, &_dev->b2._connections, &_dev->b2._after_write_callbacks);
            #line 673 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 708 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 708 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
exit350: ;
    #line 708 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *success = v2449_success;
    #line 708 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 708 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 22783 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b2._write_one_reg */
static bool _DML_M_b2___write_one_reg(test_t *_dev, generic_transaction_t *memop, uint64 offset, int64 size, uint64 write_value, uint8 *access_size)
#line 712 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 22789 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
    static const struct { uint64 offset; int size;  bool (*fun)(test_t *, generic_transaction_t *, uint64);} regs0[6] = {
        {0ull, 1, _DML_M_b2__r___write_access_nopartial},
        {1ull, 1, _DML_M_b2__r2___write_access_nopartial},
        {2ull, 1, _DML_M_b2__r3___write_access_nopartial},
        {3ull, 1, _DML_M_b2__r4___write_access_nopartial},
        {4ull, 1, _DML_M_b2__r5___write_access_nopartial},
        {6ull, 1, _DML_M_b2__r7___write_access_nopartial},
    };
    for (int first = 0, last = 5; true; ) {
        int middle = (first + last) / 2;
        if (regs0[middle].offset < offset) {
            first = middle + 1;
        } else if (regs0[middle].offset == offset) {
            first = middle + 1;
            last = middle;
        } else {
            last = middle - 1;
            if (last == -1)
                break;
        }
        if (first > last) {
            int64 bytes = regs0[last].size;
            if (regs0[last].offset == offset && bytes <= size) {
                *access_size = bytes;
                return regs0[last].fun(_dev, memop, write_value & (DML_shlu(1, bytes * 8) - 1));
            }
            if (offset >= regs0[last].offset && offset < regs0[last].offset + regs0[last].size) {
                *access_size = 0LL;
                return false;
            }
            break;
        }
    }
    {
        bool v2459_success UNUSED  = 0;
        v2459_success = _DML_M_b2___unmapped_write_access(_dev, memop, (uint64 )(offset), (uint64 )(size), (uint64 )(write_value));
        *access_size = (uint8 )(v2459_success ? (size) : 0LL);
        return 0;
    }
    #line 716 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 22831 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b2._unmapped_write_access */
static bool _DML_M_b2___unmapped_write_access(test_t *_dev, generic_transaction_t *memop, physical_address_t offset, physical_address_t size, uint64 writevalue)
#line 755 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 751 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bool success UNUSED  = 0;
    #line 756 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    success = 0;
    return success;
    #line 757 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 22844 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b2.r7._write_access_nopartial */
static bool _DML_M_b2__r7___write_access_nopartial(test_t *_dev, generic_transaction_t *memop, uint64 value)
#line 1470 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    {
        #line 1471 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        uint64 v2465_value UNUSED  = value;
        #line 317 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml12-compatibility.dml"
        _DML_M_b2__r7__write_register(_dev, v2465_value, 255ULL, NULL);
        #line 1471 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    return 0;
    #line 1472 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 22860 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b2.r7.write_register */
static void  _DML_M_b2__r7__write_register(test_t *_dev, uint64 value, uint64 enabled_bytes, void  *aux)
#line 103 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common-compat.dml"
{
    SIM_LOG_INFO(1LL, _dev->b2._obj, 0LL, "write_access %lld", value);
    return;
    #line 105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common-compat.dml"
}
#line 22870 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b2.r5._write_access_nopartial */
static bool _DML_M_b2__r5___write_access_nopartial(test_t *_dev, generic_transaction_t *memop, uint64 value)
#line 1470 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    {
        #line 1471 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        uint64 v2470_value UNUSED  = value;
        #line 317 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml12-compatibility.dml"
        _DML_M_b2__r5__write_register(_dev, v2470_value, 255ULL, NULL);
        #line 1471 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    return 0;
    #line 1472 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 22886 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b2.r5.write_register */
static void  _DML_M_b2__r5__write_register(test_t *_dev, uint64 value, uint64 enabled_bytes, void  *aux)
#line 88 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common-compat.dml"
{
    _DML_M_b2__r5__write_register___default1(_dev, value, enabled_bytes, aux);
    SIM_LOG_INFO(1LL, _dev->b2._obj, 0LL, "after");
    return;
    #line 91 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common-compat.dml"
}
#line 22897 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b2.r5.write_register___default1 */
static void  _DML_M_b2__r5__write_register___default1(test_t *_dev, uint64 value, uint64 enabled_bits, void  *aux)
#line 346 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml12-compatibility.dml"
{
    generic_transaction_t v2473_memop UNUSED ;
    #line 347 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml12-compatibility.dml"
    memset((void *)&v2473_memop, 0, sizeof(generic_transaction_t ));
    int v2473_msb1 UNUSED  = 0LL;
    int v2473_lsb UNUSED  = 0LL;
    {
        #line 350 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml12-compatibility.dml"
        int v2474__ret__out1 UNUSED  = 0LL;
        #line 350 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml12-compatibility.dml"
        int v2474__ret__out2 UNUSED  = 0LL;
        #line 350 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml12-compatibility.dml"
        v2473_memop = _DML_M__make_write_memop(_dev, enabled_bits, &value, &v2474__ret__out1, &v2474__ret__out2);
        #line 350 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml12-compatibility.dml"
        v2473_msb1 = v2474__ret__out1;
        #line 350 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml12-compatibility.dml"
        v2473_lsb = v2474__ret__out2;
        #line 22919 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
    }
    #line 352 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml12-compatibility.dml"
    {
        #line 352 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml12-compatibility.dml"
        generic_transaction_t *v2476_memop UNUSED  = &v2473_memop;
        #line 352 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml12-compatibility.dml"
        uint64 v2476_value UNUSED  = (DML_shru(value, (uint64 )v2473_lsb)) & ((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v2473_msb1 - 1ULL) - (uint64 )v2473_lsb) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.2\\dml12-compatibility.dml", 352)) - 1ULL);
        #line 352 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml12-compatibility.dml"
    }
    {
        #line 353 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml12-compatibility.dml"
        generic_transaction_t *v2478_memop UNUSED  = &v2473_memop;
        #line 353 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml12-compatibility.dml"
        int v2478_msb1 UNUSED  = v2473_msb1;
        #line 353 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml12-compatibility.dml"
        int v2478_lsb UNUSED  = v2473_lsb;
        #line 353 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml12-compatibility.dml"
        uint8 v2478_value UNUSED  = (uint8 )((DML_shru(value, (uint64 )v2473_lsb)) & ((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v2473_msb1 - 1ULL) - (uint64 )v2473_lsb) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.2\\dml12-compatibility.dml", 353)) - 1ULL));
        #line 1496 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        SIM_LOG_INFO(4, _dev->b2._obj, Register_Write, "%s to register b2.r5 (addr %#llx) <- 0x%0*llx", SIM_get_mem_op_inquiry(v2478_memop) ? "Inquiry write" : "Write", (uint64 )SIM_get_mem_op_physical_address(v2478_memop), 2, (uint64 )v2478_value);
        #line 1531 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (v2478_lsb > 0 || v2478_msb1 - v2478_lsb < 8)
        #line 1531 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            #line 1533 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint8 v2482_fieldval UNUSED  = 0;
            {
                #line 1199 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint8 v2483_value UNUSED  = 0;
                {
                    #line 1361 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    uint8 v2485_value UNUSED  = 0;
                    v2485_value = 0;
                    #line 1380 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    v2485_value = _dev->b2.r5;
                    #line 1361 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    v2483_value = v2485_value;
                    #line 1200 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 1199 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v2482_fieldval = v2483_value;
                #line 1534 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            v2482_fieldval = DML_combine_bits(v2482_fieldval, (uint64 )v2478_value << v2478_lsb, (uint64 )((DML_shl(1ULL, (int64 )(v2478_msb1 - 1 - v2478_lsb + 1), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.2\\dml-builtins.dml", 1535)) - 1) << v2478_lsb);
            {
                #line 1536 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint8 v2489_value UNUSED  = v2482_fieldval;
                #line 1193 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    #line 1193 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    uint8 v2491_value UNUSED  = v2489_value;
                    #line 1311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    _dev->b2.r5 = v2491_value;
                    #line 1193 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 1536 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
        }
        #line 1537 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        else
        #line 1539 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            #line 1539 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint8 v2495_value UNUSED  = v2478_value;
            #line 1193 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                #line 1193 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint8 v2497_value UNUSED  = v2495_value;
                #line 1311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                _dev->b2.r5 = v2497_value;
                #line 1193 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            #line 1539 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 353 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml12-compatibility.dml"
    }
    {
        #line 354 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml12-compatibility.dml"
        generic_transaction_t *v2500_memop UNUSED  = &v2473_memop;
        #line 354 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml12-compatibility.dml"
    }
    #line 358 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml12-compatibility.dml"
    return;
    #line 358 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml12-compatibility.dml"
}
#line 23005 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* _make_write_memop */
static generic_transaction_t _DML_M__make_write_memop(test_t *_dev, uint64 enabled_bytes, uint64 *value, int *_out1, int *_out2)
#line 278 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml12-compatibility.dml"
{
    int v2502_msb1 UNUSED  = (int )(64ULL - (uint64 )COUNT_LEADING_ZEROS64(enabled_bytes));
    int v2502_lsb UNUSED  = (int )COUNT_TRAILING_ZEROS64(enabled_bytes);
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.2\\dml12-compatibility.dml", 281, ((((int64 )v2502_msb1) | ((int64 )v2502_lsb)) & (7LL)) == 0LL);
    bytes_t v2502_buf UNUSED ;
    #line 282 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml12-compatibility.dml"
    memset((void *)&v2502_buf, 0, sizeof(bytes_t ));
    {
        #line 283 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml12-compatibility.dml"
        v2502_buf.data = (uint8 const *)value;
        #line 283 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml12-compatibility.dml"
    }
    {
        #line 284 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml12-compatibility.dml"
        v2502_buf.len = DML_div((int64 )((uint64 )v2502_msb1 - (uint64 )v2502_lsb), 8LL, "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.2\\dml12-compatibility.dml", 284);
        #line 284 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml12-compatibility.dml"
    }
    generic_transaction_t v2502_memop UNUSED  = SIM_make_mem_op_write(0ULL, v2502_buf, 0, NULL);
    #line 287 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml12-compatibility.dml"
    *_out1 = v2502_msb1;
    #line 287 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml12-compatibility.dml"
    *_out2 = v2502_lsb;
    #line 287 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml12-compatibility.dml"
    return v2502_memop;
}
#line 23035 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b2.r4._write_access_nopartial */
static bool _DML_M_b2__r4___write_access_nopartial(test_t *_dev, generic_transaction_t *memop, uint64 value)
#line 1470 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    {
        #line 1471 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        generic_transaction_t *v2507_memop UNUSED  = memop;
        #line 1471 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        uint64 v2507_value UNUSED  = value;
        #line 1476 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (SIM_get_mem_op_inquiry(v2507_memop))
        #line 1476 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            if (_DML_M_b2__r4__before_set(_dev))
            #line 1477 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            return 1;
            #line 1484 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (_DML_M_b2__r4___set64(_dev, v2507_value))
            #line 1484 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            return 1;
            #line 1486 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (_DML_M_b2__r4__after_set(_dev))
            #line 1486 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            return 1;
        }
        #line 1487 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        else
        #line 1487 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            #line 1489 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                #line 1489 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                generic_transaction_t *v2517_memop UNUSED  = v2507_memop;
                #line 1489 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint8 v2517_value UNUSED  = v2507_value;
                #line 1496 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                SIM_LOG_INFO(4, _dev->b2._obj, Register_Write, "%s to register b2.r4 (addr %#llx) <- 0x%0*llx", SIM_get_mem_op_inquiry(v2517_memop) ? "Inquiry write" : "Write", (uint64 )SIM_get_mem_op_physical_address(v2517_memop), 2, (uint64 )v2517_value);
                #line 1554 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    #line 1554 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    uint8 v2521_value UNUSED  = v2517_value;
                    #line 1193 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    {
                        #line 1193 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        uint8 v2523_value UNUSED  = v2521_value;
                        #line 1311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        _dev->b2.r4 = v2523_value;
                        #line 1193 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    }
                    #line 1554 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 1489 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            #line 1491 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 1471 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    return 0;
    #line 1472 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 23097 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b2.r4.after_set */
static bool _DML_M_b2__r4__after_set(test_t *_dev)
#line 297 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    return 0;
    #line 298 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 23106 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b2.r4.before_set */
static bool _DML_M_b2__r4__before_set(test_t *_dev)
#line 294 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    return 0;
    #line 295 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 23115 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b2.r3._write_access_nopartial */
static bool _DML_M_b2__r3___write_access_nopartial(test_t *_dev, generic_transaction_t *memop, uint64 value)
#line 1470 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    {
        #line 1471 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        uint64 v2534_value UNUSED  = value;
        #line 317 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml12-compatibility.dml"
        _DML_M_b2__r3__write_register(_dev, v2534_value, 255ULL, NULL);
        #line 1471 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    return 0;
    #line 1472 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 23131 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b2.r3.write_register */
static void  _DML_M_b2__r3__write_register(test_t *_dev, uint64 foo, uint64 enabled_bytes, void  *aux)
#line 71 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common-compat.dml"
{
    SIM_LOG_INFO(1LL, _dev->b2._obj, 0LL, "before %lld", foo);
    _DML_M_b2__r3__write_register___default1(_dev, foo, enabled_bytes, aux);
    return;
    #line 74 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common-compat.dml"
}
#line 23142 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b2.r3.write_register___default1 */
static void  _DML_M_b2__r3__write_register___default1(test_t *_dev, uint64 value, uint64 enabled_bits, void  *aux)
#line 346 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml12-compatibility.dml"
{
    generic_transaction_t v2537_memop UNUSED ;
    #line 347 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml12-compatibility.dml"
    memset((void *)&v2537_memop, 0, sizeof(generic_transaction_t ));
    int v2537_msb1 UNUSED  = 0LL;
    int v2537_lsb UNUSED  = 0LL;
    {
        #line 350 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml12-compatibility.dml"
        int v2538__ret__out1 UNUSED  = 0LL;
        #line 350 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml12-compatibility.dml"
        int v2538__ret__out2 UNUSED  = 0LL;
        #line 350 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml12-compatibility.dml"
        v2537_memop = _DML_M__make_write_memop(_dev, enabled_bits, &value, &v2538__ret__out1, &v2538__ret__out2);
        #line 350 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml12-compatibility.dml"
        v2537_msb1 = v2538__ret__out1;
        #line 350 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml12-compatibility.dml"
        v2537_lsb = v2538__ret__out2;
        #line 23164 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
    }
    #line 352 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml12-compatibility.dml"
    {
        #line 352 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml12-compatibility.dml"
        generic_transaction_t *v2540_memop UNUSED  = &v2537_memop;
        #line 352 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml12-compatibility.dml"
        uint64 v2540_value UNUSED  = (DML_shru(value, (uint64 )v2537_lsb)) & ((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v2537_msb1 - 1ULL) - (uint64 )v2537_lsb) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.2\\dml12-compatibility.dml", 352)) - 1ULL);
        #line 352 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml12-compatibility.dml"
    }
    {
        #line 353 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml12-compatibility.dml"
        generic_transaction_t *v2542_memop UNUSED  = &v2537_memop;
        #line 353 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml12-compatibility.dml"
        int v2542_msb1 UNUSED  = v2537_msb1;
        #line 353 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml12-compatibility.dml"
        int v2542_lsb UNUSED  = v2537_lsb;
        #line 353 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml12-compatibility.dml"
        uint8 v2542_value UNUSED  = (uint8 )((DML_shru(value, (uint64 )v2537_lsb)) & ((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v2537_msb1 - 1ULL) - (uint64 )v2537_lsb) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.2\\dml12-compatibility.dml", 353)) - 1ULL));
        #line 1496 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        SIM_LOG_INFO(4, _dev->b2._obj, Register_Write, "%s to register b2.r3 (addr %#llx) <- 0x%0*llx", SIM_get_mem_op_inquiry(v2542_memop) ? "Inquiry write" : "Write", (uint64 )SIM_get_mem_op_physical_address(v2542_memop), 2, (uint64 )v2542_value);
        #line 1531 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (v2542_lsb > 0 || v2542_msb1 - v2542_lsb < 8)
        #line 1531 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            #line 1533 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint8 v2546_fieldval UNUSED  = 0;
            {
                #line 1199 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint8 v2547_value UNUSED  = 0;
                {
                    #line 1361 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    uint8 v2549_value UNUSED  = 0;
                    v2549_value = 0;
                    #line 1380 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    v2549_value = _dev->b2.r3;
                    #line 1361 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    v2547_value = v2549_value;
                    #line 1200 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 1199 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v2546_fieldval = v2547_value;
                #line 1534 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            v2546_fieldval = DML_combine_bits(v2546_fieldval, (uint64 )v2542_value << v2542_lsb, (uint64 )((DML_shl(1ULL, (int64 )(v2542_msb1 - 1 - v2542_lsb + 1), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.2\\dml-builtins.dml", 1535)) - 1) << v2542_lsb);
            {
                #line 1536 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint8 v2553_value UNUSED  = v2546_fieldval;
                #line 1193 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    #line 1193 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    uint8 v2555_value UNUSED  = v2553_value;
                    #line 1311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    _dev->b2.r3 = v2555_value;
                    #line 1193 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 1536 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
        }
        #line 1537 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        else
        #line 1539 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            #line 1539 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint8 v2559_value UNUSED  = v2542_value;
            #line 1193 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                #line 1193 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint8 v2561_value UNUSED  = v2559_value;
                #line 1311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                _dev->b2.r3 = v2561_value;
                #line 1193 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            #line 1539 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 353 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml12-compatibility.dml"
    }
    {
        #line 354 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml12-compatibility.dml"
        generic_transaction_t *v2564_memop UNUSED  = &v2537_memop;
        #line 354 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml12-compatibility.dml"
    }
    #line 358 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml12-compatibility.dml"
    return;
    #line 358 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml12-compatibility.dml"
}
#line 23250 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b2.r2._write_access_nopartial */
static bool _DML_M_b2__r2___write_access_nopartial(test_t *_dev, generic_transaction_t *memop, uint64 value)
#line 1470 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    {
        #line 1471 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        generic_transaction_t *v2568_memop UNUSED  = memop;
        #line 1471 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        uint64 v2568_value UNUSED  = value;
        #line 1476 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (SIM_get_mem_op_inquiry(v2568_memop))
        #line 1476 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            if (_DML_M_b2__r2__before_set(_dev))
            #line 1477 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            return 1;
            #line 1484 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (_DML_M_b2__r2___set64(_dev, v2568_value))
            #line 1484 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            return 1;
            #line 1486 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (_DML_M_b2__r2__after_set(_dev))
            #line 1486 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            return 1;
        }
        #line 1487 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        else
        #line 1487 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            #line 1489 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                #line 1489 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                generic_transaction_t *v2578_memop UNUSED  = v2568_memop;
                #line 1489 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint8 v2578_value UNUSED  = v2568_value;
                #line 1496 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                SIM_LOG_INFO(4, _dev->b2._obj, Register_Write, "%s to register b2.r2 (addr %#llx) <- 0x%0*llx", SIM_get_mem_op_inquiry(v2578_memop) ? "Inquiry write" : "Write", (uint64 )SIM_get_mem_op_physical_address(v2578_memop), 2, (uint64 )v2578_value);
                #line 1554 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    #line 1554 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    uint8 v2582_value UNUSED  = v2578_value;
                    #line 1193 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    {
                        #line 1193 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        uint8 v2584_value UNUSED  = v2582_value;
                        #line 1311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        _dev->b2.r2 = v2584_value;
                        #line 1193 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    }
                    #line 1554 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 1489 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            #line 1491 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 1471 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    return 0;
    #line 1472 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 23312 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b2.r2.after_set */
static bool _DML_M_b2__r2__after_set(test_t *_dev)
#line 297 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    return 0;
    #line 298 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 23321 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b2.r2.before_set */
static bool _DML_M_b2__r2__before_set(test_t *_dev)
#line 294 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    return 0;
    #line 295 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 23330 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b2.r._write_access_nopartial */
static bool _DML_M_b2__r___write_access_nopartial(test_t *_dev, generic_transaction_t *memop, uint64 value)
#line 1470 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    {
        #line 1471 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        uint64 v2595_value UNUSED  = value;
        #line 317 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml12-compatibility.dml"
        _DML_M_b2__r__write_register(_dev, v2595_value, 255ULL, NULL);
        #line 1471 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    return 0;
    #line 1472 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 23346 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b2.r.write_register */
static void  _DML_M_b2__r__write_register(test_t *_dev, uint64 foo, uint64 enabled_bytes, void  *aux)
#line 33 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common-compat.dml"
{
    SIM_LOG_INFO(1LL, _dev->b2._obj, 0LL, "before %lld", foo);
    _DML_M_b2__r__write_register___default1(_dev, foo, enabled_bytes, aux);
    SIM_LOG_INFO(1LL, _dev->b2._obj, 0LL, "after write");
    return;
    #line 37 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common-compat.dml"
}
#line 23358 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b2.r.write_register___default1 */
static void  _DML_M_b2__r__write_register___default1(test_t *_dev, uint64 value, uint64 enabled_bits, void  *aux)
#line 346 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml12-compatibility.dml"
{
    generic_transaction_t v2598_memop UNUSED ;
    #line 347 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml12-compatibility.dml"
    memset((void *)&v2598_memop, 0, sizeof(generic_transaction_t ));
    int v2598_msb1 UNUSED  = 0LL;
    int v2598_lsb UNUSED  = 0LL;
    {
        #line 350 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml12-compatibility.dml"
        int v2599__ret__out1 UNUSED  = 0LL;
        #line 350 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml12-compatibility.dml"
        int v2599__ret__out2 UNUSED  = 0LL;
        #line 350 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml12-compatibility.dml"
        v2598_memop = _DML_M__make_write_memop(_dev, enabled_bits, &value, &v2599__ret__out1, &v2599__ret__out2);
        #line 350 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml12-compatibility.dml"
        v2598_msb1 = v2599__ret__out1;
        #line 350 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml12-compatibility.dml"
        v2598_lsb = v2599__ret__out2;
        #line 23380 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
    }
    #line 352 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml12-compatibility.dml"
    {
        #line 352 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml12-compatibility.dml"
        generic_transaction_t *v2601_memop UNUSED  = &v2598_memop;
        #line 352 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml12-compatibility.dml"
        uint64 v2601_value UNUSED  = (DML_shru(value, (uint64 )v2598_lsb)) & ((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v2598_msb1 - 1ULL) - (uint64 )v2598_lsb) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.2\\dml12-compatibility.dml", 352)) - 1ULL);
        #line 352 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml12-compatibility.dml"
    }
    {
        #line 353 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml12-compatibility.dml"
        generic_transaction_t *v2603_memop UNUSED  = &v2598_memop;
        #line 353 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml12-compatibility.dml"
        int v2603_msb1 UNUSED  = v2598_msb1;
        #line 353 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml12-compatibility.dml"
        int v2603_lsb UNUSED  = v2598_lsb;
        #line 353 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml12-compatibility.dml"
        uint8 v2603_value UNUSED  = (uint8 )((DML_shru(value, (uint64 )v2598_lsb)) & ((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v2598_msb1 - 1ULL) - (uint64 )v2598_lsb) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.2\\dml12-compatibility.dml", 353)) - 1ULL));
        #line 1496 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        SIM_LOG_INFO(4, _dev->b2._obj, Register_Write, "%s to register b2.r (addr %#llx) <- 0x%0*llx", SIM_get_mem_op_inquiry(v2603_memop) ? "Inquiry write" : "Write", (uint64 )SIM_get_mem_op_physical_address(v2603_memop), 2, (uint64 )v2603_value);
        #line 1505 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (v2603_lsb <= 0LL)
        {
            #line 1506 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (v2603_lsb > 0LL || v2603_msb1 < 1)
            #line 1506 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                #line 1508 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint8 v2610_fieldval UNUSED  = 0;
                #line 1515 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    #line 1199 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    uint8 v2612_value UNUSED  = 0;
                    {
                        #line 1647 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        uint8 v2614_value UNUSED  = 0;
                        #line 1649 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        v2614_value = _dev->b2.r.f2;
                        #line 1647 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        v2612_value = v2614_value;
                        #line 1200 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    }
                    #line 1199 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    v2610_fieldval = DML_combine_bits(v2610_fieldval, v2612_value, 1);
                    #line 1515 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                v2610_fieldval = DML_combine_bits(v2610_fieldval, (uint64 )v2603_value << v2603_lsb, (uint64 )((DML_shl(1ULL, (int64 )(v2603_msb1 - 1 - v2603_lsb + 1), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.2\\dml-builtins.dml", 1516)) - 1) << v2603_lsb);
                {
                    #line 1517 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    uint64 v2616_value UNUSED  = (uint8 )((uint8 )(v2610_fieldval & 1));
                    #line 259 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml12-compatibility.dml"
                    _DML_M_b2__r__f2__write_field(_dev, v2616_value, 1ULL, NULL);
                    #line 1517 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 1519 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            #line 1519 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            else
            #line 1525 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                #line 1525 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint64 v2618_value UNUSED  = (uint8 )((uint8 )((uint64 )v2603_value << v2603_lsb & 1));
                #line 259 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml12-compatibility.dml"
                _DML_M_b2__r__f2__write_field(_dev, v2618_value, 1ULL, NULL);
                #line 1525 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            #line 1506 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 353 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml12-compatibility.dml"
    }
    {
        #line 354 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml12-compatibility.dml"
        generic_transaction_t *v2619_memop UNUSED  = &v2598_memop;
        #line 354 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml12-compatibility.dml"
    }
    #line 358 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml12-compatibility.dml"
    return;
    #line 358 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml12-compatibility.dml"
}
#line 23460 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b2.r.f2.write_field */
static void  _DML_M_b2__r__f2__write_field(test_t *_dev, uint64 value, uint64 enabled_bits, void  *aux)
#line 27 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common-compat.dml"
{
    SIM_LOG_INFO(1LL, _dev->b2._obj, 0LL, "write_access %lld", value);
    return;
    #line 29 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common-compat.dml"
}
#line 23470 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b2._non_anonymous_bank_obj */
static conf_object_t *_DML_M_b2___non_anonymous_bank_obj(test_t *_dev)
#line 506 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 506 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    conf_object_t *bank_obj UNUSED  = NULL;
    #line 508 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_dev->b2._cached_bank_obj == (NULL))
    #line 508 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        char v2625_name[(uint64 )_dml_strlen("b2") + 6] UNUSED ;
        #line 509 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v2625_name, 0, sizeof(char [(uint64 )_dml_strlen("b2") + 6]));
        _dml_strcpy(v2625_name, "bank.");
        _dml_strcpy(v2625_name + 5, "b2");
        _dev->b2._cached_bank_obj = SIM_object_descendant(&_dev->obj, v2625_name);
    }
    bank_obj = _dev->b2._cached_bank_obj;
    #line 518 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return bank_obj;
    #line 518 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 23494 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b2.log_miss */
static void  _DML_M_b2__log_miss(test_t *_dev, generic_transaction_t *memop, physical_address_t offset, physical_address_t size)
#line 774 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    if (SIM_get_mem_op_inquiry(memop))
    goto exit404;
    if (SIM_mem_op_is_read(memop))
    SIM_LOG_SPEC_VIOLATION(1, _dev->b2._obj, Register_Read, "%lld byte read access at offset %#llx%s (addr %#llx) outside registers or misaligned access", (uint64 )size, (uint64 )offset, " in b2", (uint64 )SIM_get_mem_op_physical_address(memop));
    #line 783 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    else
    SIM_LOG_SPEC_VIOLATION(1, _dev->b2._obj, Register_Write, "%lld byte write access at offset %#llx%s (addr %#llx) outside registers or misaligned access", (uint64 )size, (uint64 )offset, " in b2", (uint64 )SIM_get_mem_op_physical_address(memop));
    #line 789 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
exit404: ;
    #line 789 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return;
    #line 789 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 23513 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b2.read_access */
static bool _DML_M_b2__read_access(test_t *_dev, generic_transaction_t *memop, physical_address_t offset, physical_address_t size, bool *success, uint64 *readvalue)
#line 522 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 522 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bool v2628_success UNUSED  = 0;
    #line 522 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    uint64 v2628_readvalue UNUSED  = 0;
    #line 522 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        conf_object_t *v2629_bank_obj UNUSED  = NULL;
        v2629_bank_obj = _DML_M_b2___non_anonymous_bank_obj(_dev);
        #line 526 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        bool v2629_inquiry UNUSED  = SIM_get_mem_op_inquiry(memop);
        bool v2629_inquiry_override UNUSED  = 0;
        conf_object_t *v2629_ini UNUSED  = SIM_get_mem_op_initiator(memop);
        if (!v2629_inquiry)
        #line 529 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            #line 532 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            _callback_before_read(v2629_bank_obj, v2629_ini, &v2629_inquiry_override, &offset, size, &_dev->b2._connections, &_dev->b2._before_read_callbacks);
            if (v2629_inquiry_override)
            #line 533 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                #line 535 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                SIM_set_mem_op_inquiry(memop, 1);
                v2629_inquiry = 1;
            }
        }
        {
            uint8 v2633_accessed_size UNUSED  = 0;
            {
                #line 541 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint8 v2634__ret_consumed_size UNUSED  = 0;
                #line 541 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint64 v2634__ret_readvalue UNUSED  = 0;
                #line 541 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_b2___read_one_reg(_dev, memop, offset, size, &v2634__ret_consumed_size, &v2634__ret_readvalue))
                #line 541 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                return 1;
                #line 541 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v2633_accessed_size = v2634__ret_consumed_size;
                #line 541 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v2628_readvalue = v2634__ret_readvalue;
                #line 23559 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
            }
            #line 543 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v2628_success = v2633_accessed_size == size;
            if (!v2629_inquiry || v2629_inquiry_override)
            #line 547 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            _callback_after_read(v2629_bank_obj, v2629_ini, &offset, size, &v2628_readvalue, &v2628_success, &_dev->b2._connections, &_dev->b2._after_read_callbacks);
            #line 549 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (v2629_inquiry_override)
            SIM_set_mem_op_inquiry(memop, 0);
            #line 552 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            goto exit405;
        }
        #line 601 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 601 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
exit405: ;
    #line 601 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *success = v2628_success;
    #line 601 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *readvalue = v2628_readvalue;
    #line 601 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 601 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 23584 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b2._read_one_reg */
static bool _DML_M_b2___read_one_reg(test_t *_dev, generic_transaction_t *memop, uint64 offset, int64 access_size, uint8 *consumed_size, uint64 *readvalue)
#line 605 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 23590 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
    static const struct { uint64 offset; int size;  bool (*fun)(test_t *, generic_transaction_t *, uint64 *);} regs0[6] = {
        {0ull, 1, _DML_M_b2__r___read_access_nopartial},
        {1ull, 1, _DML_M_b2__r2___read_access_nopartial},
        {2ull, 1, _DML_M_b2__r3___read_access_nopartial},
        {3ull, 1, _DML_M_b2__r4___read_access_nopartial},
        {4ull, 1, _DML_M_b2__r5___read_access_nopartial},
        {6ull, 1, _DML_M_b2__r7___read_access_nopartial},
    };
    for (int first = 0, last = 5; true; ) {
        int middle = (first + last) / 2;
        if (regs0[middle].offset < offset) {
            first = middle + 1;
        } else if (regs0[middle].offset == offset) {
            first = middle + 1;
            last = middle;
        } else {
            last = middle - 1;
            if (last == -1)
                break;
        }
        if (first > last) {
            int64 bytes = regs0[last].size;
            if (regs0[last].offset == offset && bytes <= access_size) {
                *consumed_size = bytes;
                uint64 val = 0;
                bool ret = regs0[last].fun(_dev, memop, &val);
                if (ret) return true;
                *readvalue = val;
                return false;
            }
            if (offset >= regs0[last].offset && offset < regs0[last].offset + regs0[last].size) {
                *consumed_size = 0LL;
                return false;
            }
            break;
        }
    }
    {
        bool v2638_success UNUSED  = 0;
        {
            uint64 v2639__ret_readvalue UNUSED  = 0LL;
            v2638_success = _DML_M_b2___unmapped_read_access(_dev, memop, (uint64 )(offset), (uint64 )(access_size), &v2639__ret_readvalue);
            *readvalue = v2639__ret_readvalue;
        }
        *consumed_size = (uint8 )(v2638_success ? (access_size) : 0LL);
        return 0;
    }
    #line 609 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 23640 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b2._unmapped_read_access */
static bool _DML_M_b2___unmapped_read_access(test_t *_dev, generic_transaction_t *memop, physical_address_t offset, physical_address_t size, uint64 *readvalue)
#line 734 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 731 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bool success UNUSED  = 0;
    #line 731 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 731 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        *(readvalue) = 0;
        #line 731 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 746 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    success = 0;
    #line 748 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return success;
    #line 748 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 23660 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b2.r7._read_access_nopartial */
static bool _DML_M_b2__r7___read_access_nopartial(test_t *_dev, generic_transaction_t *memop, uint64 *value)
#line 1404 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1404 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    uint64 v2643_value UNUSED  = 0;
    #line 301 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml12-compatibility.dml"
    v2643_value = _DML_M_b2__r7__read_register(_dev, 255ULL, NULL);
    #line 301 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml12-compatibility.dml"
    goto exit408;
    #line 1405 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
exit408: ;
    *value = v2643_value;
    #line 1406 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1406 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 23679 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b2.r7.read_register */
static uint64 _DML_M_b2__r7__read_register(test_t *_dev, uint64 enabled_bytes, void  *aux)
#line 96 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common-compat.dml"
{
    uint64 v2648_value UNUSED  = 0LL;
    SIM_LOG_INFO(1LL, _dev->b2._obj, 0LL, "read_access");
    return v2648_value;
}
#line 23689 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b2.r5._read_access_nopartial */
static bool _DML_M_b2__r5___read_access_nopartial(test_t *_dev, generic_transaction_t *memop, uint64 *value)
#line 1404 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1404 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    uint64 v2649_value UNUSED  = 0;
    {
        #line 1405 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        generic_transaction_t *v2651_memop UNUSED  = memop;
        #line 1408 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        uint64 v2651_value UNUSED  = 0;
        #line 1410 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (SIM_get_mem_op_inquiry(v2651_memop))
        #line 1410 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            uint64 v2653_full_value UNUSED  = 0;
            {
                #line 1412 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint64 v2654__ret_value UNUSED  = 0;
                #line 1412 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_b2__r5___get64(_dev, &v2654__ret_value))
                #line 1412 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                return 1;
                #line 1412 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v2653_full_value = v2654__ret_value;
                #line 23716 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
            }
            #line 1416 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v2651_value = v2653_full_value;
            #line 1418 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 1418 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        else
        #line 1418 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            #line 1420 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                #line 1420 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                generic_transaction_t *v2659_memop UNUSED  = v2651_memop;
                #line 1425 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint8 v2659_value UNUSED  = 0;
                #line 1455 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    #line 1171 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    uint8 v2663_value UNUSED  = 0;
                    {
                        #line 1298 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        uint8 v2665_value UNUSED  = 0;
                        #line 1300 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        v2665_value = _dev->b2.r5;
                        #line 1298 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        v2663_value = v2665_value;
                        #line 1172 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    }
                    #line 1171 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    v2659_value = v2663_value;
                    #line 1455 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 1459 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                SIM_LOG_INFO(4, _dev->b2._obj, Register_Read, "%s from register b2.r5 (addr %#llx) -> 0x%0*llx", SIM_get_mem_op_inquiry(v2659_memop) ? "Inquiry read" : "Read", (uint64 )SIM_get_mem_op_physical_address(v2659_memop), 2, (uint64 )v2659_value);
                #line 1425 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v2651_value = v2659_value;
                #line 1420 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            #line 1422 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 1408 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2649_value = v2651_value;
        #line 1405 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    *value = v2649_value;
    #line 1406 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1406 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 23766 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b2.r4._read_access_nopartial */
static bool _DML_M_b2__r4___read_access_nopartial(test_t *_dev, generic_transaction_t *memop, uint64 *value)
#line 1404 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1404 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    uint64 v2670_value UNUSED  = 0;
    #line 301 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml12-compatibility.dml"
    v2670_value = _DML_M_b2__r4__read_register(_dev, 255ULL, NULL);
    #line 301 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml12-compatibility.dml"
    goto exit417;
    #line 1405 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
exit417: ;
    *value = v2670_value;
    #line 1406 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1406 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 23785 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b2.r4.read_register */
static uint64 _DML_M_b2__r4__read_register(test_t *_dev, uint64 enabled_bytes, void  *aux)
#line 79 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common-compat.dml"
{
    uint64 v2675_value UNUSED  = _DML_M_b2__r4__read_register___default1(_dev, enabled_bytes, aux);
    SIM_LOG_INFO(1LL, _dev->b2._obj, 0LL, "after read");
    return v2675_value;
}
#line 23795 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b2.r4.read_register___default1 */
static uint64 _DML_M_b2__r4__read_register___default1(test_t *_dev, uint64 enabled_bits, void  *aux)
#line 328 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml12-compatibility.dml"
{
    uint64 v2676_value UNUSED  = 0LL;
    generic_transaction_t v2676_memop UNUSED ;
    #line 330 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml12-compatibility.dml"
    memset((void *)&v2676_memop, 0, sizeof(generic_transaction_t ));
    int v2676_msb1 UNUSED  = 0LL;
    int v2676_lsb UNUSED  = 0LL;
    {
        #line 333 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml12-compatibility.dml"
        int v2677__ret__out1 UNUSED  = 0LL;
        #line 333 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml12-compatibility.dml"
        int v2677__ret__out2 UNUSED  = 0LL;
        #line 333 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml12-compatibility.dml"
        v2676_memop = _DML_M__make_read_memop(_dev, enabled_bits, &v2676_value, &v2677__ret__out1, &v2677__ret__out2);
        #line 333 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml12-compatibility.dml"
        v2676_msb1 = v2677__ret__out1;
        #line 333 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml12-compatibility.dml"
        v2676_lsb = v2677__ret__out2;
        #line 23818 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
    }
    #line 335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml12-compatibility.dml"
    {
        #line 335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml12-compatibility.dml"
        generic_transaction_t *v2679_memop UNUSED  = &v2676_memop;
        #line 335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml12-compatibility.dml"
    }
    {
        #line 336 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml12-compatibility.dml"
        generic_transaction_t *v2681_memop UNUSED  = &v2676_memop;
        #line 336 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml12-compatibility.dml"
        int v2681_msb1 UNUSED  = v2676_msb1;
        #line 336 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml12-compatibility.dml"
        int v2681_lsb UNUSED  = v2676_lsb;
        #line 1425 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        uint8 v2681_value UNUSED  = 0;
        {
            #line 1428 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint8 v2683_fieldval UNUSED  = 0;
            #line 1440 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                #line 1171 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint8 v2685_value UNUSED  = 0;
                {
                    #line 1298 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    uint8 v2687_value UNUSED  = 0;
                    #line 1300 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    v2687_value = _dev->b2.r4;
                    #line 1298 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    v2685_value = v2687_value;
                    #line 1172 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 1171 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v2683_fieldval = v2685_value;
                #line 1440 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            #line 1442 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v2681_value = (uint64 )(v2683_fieldval >> v2681_lsb & ((DML_shl(1ULL, (int64 )(v2681_msb1 - 1 - v2681_lsb + 1), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.2\\dml-builtins.dml", 1442)) - 1));
        }
        #line 1459 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        SIM_LOG_INFO(4, _dev->b2._obj, Register_Read, "%s from register b2.r4 (addr %#llx) -> 0x%0*llx", SIM_get_mem_op_inquiry(v2681_memop) ? "Inquiry read" : "Read", (uint64 )SIM_get_mem_op_physical_address(v2681_memop), 2, (uint64 )v2681_value);
        #line 1425 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2676_value = v2681_value;
        #line 336 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml12-compatibility.dml"
    }
    {
        #line 337 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml12-compatibility.dml"
        generic_transaction_t *v2690_memop UNUSED  = &v2676_memop;
        #line 337 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml12-compatibility.dml"
    }
    #line 342 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml12-compatibility.dml"
    return DML_shlu(v2676_value, (uint64 )v2676_lsb);
}
#line 23872 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* _make_read_memop */
static generic_transaction_t _DML_M__make_read_memop(test_t *_dev, uint64 enabled_bytes, uint64 *dest, int *_out1, int *_out2)
#line 265 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml12-compatibility.dml"
{
    int v2692_msb1 UNUSED  = (int )(64ULL - (uint64 )COUNT_LEADING_ZEROS64(enabled_bytes));
    int v2692_lsb UNUSED  = (int )COUNT_TRAILING_ZEROS64(enabled_bytes);
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.2\\dml12-compatibility.dml", 268, ((((int64 )v2692_msb1) | ((int64 )v2692_lsb)) & (7LL)) == 0LL);
    buffer_t v2692_buf UNUSED ;
    #line 269 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml12-compatibility.dml"
    memset((void *)&v2692_buf, 0, sizeof(buffer_t ));
    {
        #line 270 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml12-compatibility.dml"
        v2692_buf.len = DML_div((int64 )((uint64 )v2692_msb1 - (uint64 )v2692_lsb), 8LL, "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.2\\dml12-compatibility.dml", 270);
        #line 270 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml12-compatibility.dml"
    }
    {
        #line 271 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml12-compatibility.dml"
        v2692_buf.data = (uint8 *)dest;
        #line 271 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml12-compatibility.dml"
    }
    generic_transaction_t v2692_memop UNUSED  = SIM_make_mem_op_read(0ULL, v2692_buf, 0, NULL);
    #line 274 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml12-compatibility.dml"
    *_out1 = v2692_msb1;
    #line 274 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml12-compatibility.dml"
    *_out2 = v2692_lsb;
    #line 274 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml12-compatibility.dml"
    return v2692_memop;
}
#line 23902 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b2.r3._read_access_nopartial */
static bool _DML_M_b2__r3___read_access_nopartial(test_t *_dev, generic_transaction_t *memop, uint64 *value)
#line 1404 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1404 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    uint64 v2695_value UNUSED  = 0;
    {
        #line 1405 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        generic_transaction_t *v2697_memop UNUSED  = memop;
        #line 1408 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        uint64 v2697_value UNUSED  = 0;
        #line 1410 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (SIM_get_mem_op_inquiry(v2697_memop))
        #line 1410 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            uint64 v2699_full_value UNUSED  = 0;
            {
                #line 1412 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint64 v2700__ret_value UNUSED  = 0;
                #line 1412 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_b2__r3___get64(_dev, &v2700__ret_value))
                #line 1412 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                return 1;
                #line 1412 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v2699_full_value = v2700__ret_value;
                #line 23929 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
            }
            #line 1416 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v2697_value = v2699_full_value;
            #line 1418 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 1418 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        else
        #line 1418 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            #line 1420 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                #line 1420 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                generic_transaction_t *v2705_memop UNUSED  = v2697_memop;
                #line 1425 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint8 v2705_value UNUSED  = 0;
                #line 1455 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    #line 1171 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    uint8 v2709_value UNUSED  = 0;
                    {
                        #line 1298 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        uint8 v2711_value UNUSED  = 0;
                        #line 1300 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        v2711_value = _dev->b2.r3;
                        #line 1298 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        v2709_value = v2711_value;
                        #line 1172 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    }
                    #line 1171 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    v2705_value = v2709_value;
                    #line 1455 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 1459 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                SIM_LOG_INFO(4, _dev->b2._obj, Register_Read, "%s from register b2.r3 (addr %#llx) -> 0x%0*llx", SIM_get_mem_op_inquiry(v2705_memop) ? "Inquiry read" : "Read", (uint64 )SIM_get_mem_op_physical_address(v2705_memop), 2, (uint64 )v2705_value);
                #line 1425 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v2697_value = v2705_value;
                #line 1420 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            #line 1422 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 1408 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2695_value = v2697_value;
        #line 1405 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    *value = v2695_value;
    #line 1406 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1406 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 23979 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b2.r2._read_access_nopartial */
static bool _DML_M_b2__r2___read_access_nopartial(test_t *_dev, generic_transaction_t *memop, uint64 *value)
#line 1404 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1404 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    uint64 v2716_value UNUSED  = 0;
    #line 301 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml12-compatibility.dml"
    v2716_value = _DML_M_b2__r2__read_register(_dev, 255ULL, NULL);
    #line 301 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml12-compatibility.dml"
    goto exit431;
    #line 1405 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
exit431: ;
    *value = v2716_value;
    #line 1406 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1406 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 23998 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b2.r2.read_register */
static uint64 _DML_M_b2__r2__read_register(test_t *_dev, uint64 enabled_bytes, void  *aux)
#line 63 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common-compat.dml"
{
    SIM_LOG_INFO(1LL, _dev->b2._obj, 0LL, "before read");
    return _DML_M_b2__r2__read_register___default1(_dev, enabled_bytes, aux);
}
#line 24007 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b2.r2.read_register___default1 */
static uint64 _DML_M_b2__r2__read_register___default1(test_t *_dev, uint64 enabled_bits, void  *aux)
#line 328 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml12-compatibility.dml"
{
    uint64 v2723_value UNUSED  = 0LL;
    generic_transaction_t v2723_memop UNUSED ;
    #line 330 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml12-compatibility.dml"
    memset((void *)&v2723_memop, 0, sizeof(generic_transaction_t ));
    int v2723_msb1 UNUSED  = 0LL;
    int v2723_lsb UNUSED  = 0LL;
    {
        #line 333 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml12-compatibility.dml"
        int v2724__ret__out1 UNUSED  = 0LL;
        #line 333 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml12-compatibility.dml"
        int v2724__ret__out2 UNUSED  = 0LL;
        #line 333 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml12-compatibility.dml"
        v2723_memop = _DML_M__make_read_memop(_dev, enabled_bits, &v2723_value, &v2724__ret__out1, &v2724__ret__out2);
        #line 333 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml12-compatibility.dml"
        v2723_msb1 = v2724__ret__out1;
        #line 333 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml12-compatibility.dml"
        v2723_lsb = v2724__ret__out2;
        #line 24030 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
    }
    #line 335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml12-compatibility.dml"
    {
        #line 335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml12-compatibility.dml"
        generic_transaction_t *v2726_memop UNUSED  = &v2723_memop;
        #line 335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml12-compatibility.dml"
    }
    {
        #line 336 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml12-compatibility.dml"
        generic_transaction_t *v2728_memop UNUSED  = &v2723_memop;
        #line 336 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml12-compatibility.dml"
        int v2728_msb1 UNUSED  = v2723_msb1;
        #line 336 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml12-compatibility.dml"
        int v2728_lsb UNUSED  = v2723_lsb;
        #line 1425 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        uint8 v2728_value UNUSED  = 0;
        {
            #line 1428 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint8 v2730_fieldval UNUSED  = 0;
            #line 1440 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                #line 1171 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint8 v2732_value UNUSED  = 0;
                {
                    #line 1298 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    uint8 v2734_value UNUSED  = 0;
                    #line 1300 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    v2734_value = _dev->b2.r2;
                    #line 1298 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    v2732_value = v2734_value;
                    #line 1172 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 1171 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v2730_fieldval = v2732_value;
                #line 1440 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            #line 1442 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v2728_value = (uint64 )(v2730_fieldval >> v2728_lsb & ((DML_shl(1ULL, (int64 )(v2728_msb1 - 1 - v2728_lsb + 1), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.2\\dml-builtins.dml", 1442)) - 1));
        }
        #line 1459 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        SIM_LOG_INFO(4, _dev->b2._obj, Register_Read, "%s from register b2.r2 (addr %#llx) -> 0x%0*llx", SIM_get_mem_op_inquiry(v2728_memop) ? "Inquiry read" : "Read", (uint64 )SIM_get_mem_op_physical_address(v2728_memop), 2, (uint64 )v2728_value);
        #line 1425 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2723_value = v2728_value;
        #line 336 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml12-compatibility.dml"
    }
    {
        #line 337 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml12-compatibility.dml"
        generic_transaction_t *v2737_memop UNUSED  = &v2723_memop;
        #line 337 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml12-compatibility.dml"
    }
    #line 342 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml12-compatibility.dml"
    return DML_shlu(v2723_value, (uint64 )v2723_lsb);
}
#line 24084 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b2.r._read_access_nopartial */
static bool _DML_M_b2__r___read_access_nopartial(test_t *_dev, generic_transaction_t *memop, uint64 *value)
#line 1404 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1404 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    uint64 v2739_value UNUSED  = 0;
    #line 301 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml12-compatibility.dml"
    v2739_value = _DML_M_b2__r__read_register(_dev, 255ULL, NULL);
    #line 301 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml12-compatibility.dml"
    goto exit438;
    #line 1405 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
exit438: ;
    *value = v2739_value;
    #line 1406 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1406 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 24103 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b2.r.read_register */
static uint64 _DML_M_b2__r__read_register(test_t *_dev, uint64 enabled_bytes, void  *aux)
#line 40 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common-compat.dml"
{
    SIM_LOG_INFO(1LL, _dev->b2._obj, 0LL, "before read");
    uint64 v2744_value UNUSED  = _DML_M_b2__r__read_register___default1(_dev, enabled_bytes, aux);
    SIM_LOG_INFO(1LL, _dev->b2._obj, 0LL, "after read");
    return v2744_value;
}
#line 24114 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b2.r.read_register___default1 */
static uint64 _DML_M_b2__r__read_register___default1(test_t *_dev, uint64 enabled_bits, void  *aux)
#line 328 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml12-compatibility.dml"
{
    uint64 v2745_value UNUSED  = 0LL;
    generic_transaction_t v2745_memop UNUSED ;
    #line 330 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml12-compatibility.dml"
    memset((void *)&v2745_memop, 0, sizeof(generic_transaction_t ));
    int v2745_msb1 UNUSED  = 0LL;
    int v2745_lsb UNUSED  = 0LL;
    {
        #line 333 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml12-compatibility.dml"
        int v2746__ret__out1 UNUSED  = 0LL;
        #line 333 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml12-compatibility.dml"
        int v2746__ret__out2 UNUSED  = 0LL;
        #line 333 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml12-compatibility.dml"
        v2745_memop = _DML_M__make_read_memop(_dev, enabled_bits, &v2745_value, &v2746__ret__out1, &v2746__ret__out2);
        #line 333 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml12-compatibility.dml"
        v2745_msb1 = v2746__ret__out1;
        #line 333 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml12-compatibility.dml"
        v2745_lsb = v2746__ret__out2;
        #line 24137 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
    }
    #line 335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml12-compatibility.dml"
    {
        #line 335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml12-compatibility.dml"
        generic_transaction_t *v2748_memop UNUSED  = &v2745_memop;
        #line 335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml12-compatibility.dml"
    }
    {
        #line 336 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml12-compatibility.dml"
        generic_transaction_t *v2750_memop UNUSED  = &v2745_memop;
        #line 336 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml12-compatibility.dml"
        int v2750_msb1 UNUSED  = v2745_msb1;
        #line 336 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml12-compatibility.dml"
        int v2750_lsb UNUSED  = v2745_lsb;
        #line 1425 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        uint8 v2750_value UNUSED  = 0;
        {
            #line 1428 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint8 v2752_fieldval UNUSED  = 0;
            #line 1435 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                #line 238 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml12-compatibility.dml"
                uint64 v2757_value UNUSED  = 0LL;
                {
                    #line 239 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml12-compatibility.dml"
                    v2757_value = _DML_M_b2__r__f2__read_field(_dev, 1ULL, NULL);
                    #line 239 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml12-compatibility.dml"
                }
                v2752_fieldval = DML_combine_bits(v2752_fieldval, (int64 )((uint8 )((v2757_value) & (1ULL))), 1);
                #line 240 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml12-compatibility.dml"
                goto exit441;
                #line 1435 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            exit441: ;
                #line 1435 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            #line 1442 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v2750_value = (uint64 )(v2752_fieldval >> v2750_lsb & ((DML_shl(1ULL, (int64 )(v2750_msb1 - 1 - v2750_lsb + 1), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.2\\dml-builtins.dml", 1442)) - 1));
        }
        #line 1459 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        SIM_LOG_INFO(4, _dev->b2._obj, Register_Read, "%s from register b2.r (addr %#llx) -> 0x%0*llx", SIM_get_mem_op_inquiry(v2750_memop) ? "Inquiry read" : "Read", (uint64 )SIM_get_mem_op_physical_address(v2750_memop), 2, (uint64 )v2750_value);
        #line 1425 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2745_value = v2750_value;
        #line 336 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml12-compatibility.dml"
    }
    {
        #line 337 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml12-compatibility.dml"
        generic_transaction_t *v2759_memop UNUSED  = &v2745_memop;
        #line 337 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml12-compatibility.dml"
    }
    #line 342 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml12-compatibility.dml"
    return DML_shlu(v2745_value, (uint64 )v2745_lsb);
}
#line 24190 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b2.r.f2.read_field */
static uint64 _DML_M_b2__r__f2__read_field(test_t *_dev, uint64 enabled_bits, void  *aux)
#line 19 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common-compat.dml"
{
    uint64 v2761_value UNUSED  = 0LL;
    SIM_LOG_INFO(1LL, _dev->b2._obj, 0LL, "read_access");
    return v2761_value;
}
#line 24200 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b2.int_register.write */
static bool _DML_M_b2__int_register__write(test_t *_dev, int num, uint64 val)
#line 916 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 24206 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
    return 0;
    #line 924 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 24210 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b2.int_register.register_info */
static bool _DML_M_b2__int_register__register_info(test_t *_dev, int reg, ireg_info_t reqinfo, int *info)
#line 941 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 941 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    int v2762_info UNUSED  = 0;
    v2762_info = 0;
    *info = v2762_info;
    #line 943 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 943 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 24224 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b2.int_register.read */
static bool _DML_M_b2__int_register__read(test_t *_dev, int num, uint64 *val)
#line 905 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 24230 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
    *val = 0ULL;
    return 0;
    #line 914 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 24235 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b2.int_register.get_number */
static bool _DML_M_b2__int_register__get_number(test_t *_dev, char const *name, int *num)
#line 893 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 24241 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
    *num = (int32 )-1LL;
    return 0;
    #line 897 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 24246 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b2.int_register.get_name */
static bool _DML_M_b2__int_register__get_name(test_t *_dev, int num, char const **name)
#line 899 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 24252 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
    *name = NULL;
    return 0;
    #line 903 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 24257 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b2.int_register.all_registers */
static bool _DML_M_b2__int_register__all_registers(test_t *_dev, attr_value_t *vals)
#line 926 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 926 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    attr_value_t v2764_vals UNUSED ;
    #line 926 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    memset((void *)&v2764_vals, 0, sizeof(attr_value_t ));
    #line 926 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 929 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        int v2765_count UNUSED  = 0;
        #line 933 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2764_vals = SIM_alloc_attr_list(v2765_count);
        v2765_count = 0;
        #line 939 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 939 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *vals = v2764_vals;
    #line 939 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 939 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 24282 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b2.instrumentation_order.move_before */
static bool _DML_M_b2__instrumentation_order__move_before(test_t *_dev, conf_object_t *connection, conf_object_t *before, bool *success)
#line 1018 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1018 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bool v2766_success UNUSED  = 0;
    v2766_success = _move_before(connection, before, &_dev->b2._connections);
    *success = v2766_success;
    #line 1020 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1020 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 24296 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b2.instrumentation_order.get_connections */
static bool _DML_M_b2__instrumentation_order__get_connections(test_t *_dev, attr_value_t *connections)
#line 1014 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1014 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    attr_value_t v2768_connections UNUSED ;
    #line 1014 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    memset((void *)&v2768_connections, 0, sizeof(attr_value_t ));
    v2768_connections = _get_connections(&_dev->b2._connections);
    *connections = v2768_connections;
    #line 1016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 24312 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b2.bank_instrumentation_subscribe.remove_connection_callbacks */
static bool _DML_M_b2__bank_instrumentation_subscribe__remove_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 1002 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1004 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _remove_connection_callbacks(_DML_M_b2___non_anonymous_bank_obj(_dev), connection, &_dev->b2._connections);
    return 0;
    #line 1005 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 24323 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b2.bank_instrumentation_subscribe.remove_callback */
static bool _DML_M_b2__bank_instrumentation_subscribe__remove_callback(test_t *_dev, bank_callback_handle_t callback)
#line 995 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 999 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _remove_callback(callback, &_dev->b2._connections, &_dev->b2._before_read_callbacks, &_dev->b2._after_read_callbacks, &_dev->b2._before_write_callbacks, &_dev->b2._after_write_callbacks);
    return 0;
    #line 1000 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 24334 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b2.bank_instrumentation_subscribe.register_before_write */
static bool _DML_M_b2__bank_instrumentation_subscribe__register_before_write(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data, bank_callback_handle_t *handle)
#line 977 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 977 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bank_callback_handle_t v2774_handle UNUSED  = 0;
    #line 981 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v2774_handle = _register_before_write(_DML_M_b2___non_anonymous_bank_obj(_dev), connection, offset, size, before_write, user_data, &_dev->b2._connections, &_dev->b2._before_write_callbacks);
    *handle = v2774_handle;
    #line 982 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 982 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 24349 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b2.bank_instrumentation_subscribe.register_before_read */
static bool _DML_M_b2__bank_instrumentation_subscribe__register_before_read(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data, bank_callback_handle_t *handle)
#line 954 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 954 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bank_callback_handle_t v2776_handle UNUSED  = 0;
    #line 958 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v2776_handle = _register_before_read(_DML_M_b2___non_anonymous_bank_obj(_dev), connection, offset, size, before_read, user_data, &_dev->b2._connections, &_dev->b2._before_read_callbacks);
    *handle = v2776_handle;
    #line 959 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 959 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 24364 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b2.bank_instrumentation_subscribe.register_after_write */
static bool _DML_M_b2__bank_instrumentation_subscribe__register_after_write(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data, bank_callback_handle_t *handle)
#line 988 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 988 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bank_callback_handle_t v2778_handle UNUSED  = 0;
    #line 992 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v2778_handle = _register_after_write(_DML_M_b2___non_anonymous_bank_obj(_dev), connection, offset, size, after_write, user_data, &_dev->b2._connections, &_dev->b2._after_write_callbacks);
    *handle = v2778_handle;
    #line 993 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 993 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 24379 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b2.bank_instrumentation_subscribe.register_after_read */
static bool _DML_M_b2__bank_instrumentation_subscribe__register_after_read(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data, bank_callback_handle_t *handle)
#line 965 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 965 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bank_callback_handle_t v2780_handle UNUSED  = 0;
    #line 969 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v2780_handle = _register_after_read(_DML_M_b2___non_anonymous_bank_obj(_dev), connection, offset, size, after_read, user_data, &_dev->b2._connections, &_dev->b2._after_read_callbacks);
    *handle = v2780_handle;
    #line 970 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 970 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 24394 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b2.bank_instrumentation_subscribe.enable_connection_callbacks */
static bool _DML_M_b2__bank_instrumentation_subscribe__enable_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 1006 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    _enable_connection_callbacks(connection, &_dev->b2._connections);
    return 0;
    #line 1008 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 24404 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b2.bank_instrumentation_subscribe.disable_connection_callbacks */
static bool _DML_M_b2__bank_instrumentation_subscribe__disable_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 1009 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    _disable_connection_callbacks(connection, &_dev->b2._connections);
    return 0;
    #line 1011 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 24414 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b.register_view_catalog.register_offsets */
static bool _DML_M_b__register_view_catalog__register_offsets(test_t *_dev, attr_value_t *ret)
#line 1138 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1138 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    attr_value_t v2786_ret UNUSED ;
    #line 1138 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    memset((void *)&v2786_ret, 0, sizeof(attr_value_t ));
    #line 1138 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        uint64 v2787_table_size UNUSED  = 0;
        {
            #line 1140 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint32 v2788__ret_num UNUSED  = 0;
            #line 1140 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (_DML_M_b__register_view__number_of_registers(_dev, &v2788__ret_num))
            #line 1140 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            return 1;
            #line 1140 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v2787_table_size = v2788__ret_num;
            #line 24436 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
        }
        #line 1141 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2786_ret = SIM_alloc_attr_list(v2787_table_size);
        int v2787_i UNUSED  = 0;
        for (v2787_i = 0; v2787_i < v2787_table_size; (v2787_i)++)
        #line 1143 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            attr_value_t v2789_full_info UNUSED ;
            #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                attr_value_t v2790__ret_info UNUSED ;
                #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                memset((void *)&v2790__ret_info, 0, sizeof(attr_value_t ));
                #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_b__register_view__register_info(_dev, v2787_i, &v2790__ret_info))
                #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                return 1;
                #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v2789_full_info = v2790__ret_info;
                #line 24457 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
            }
            #line 1148 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            SIM_attr_list_set_item(&v2786_ret, v2787_i, SIM_attr_copy(SIM_attr_list_item(v2789_full_info, 3)));
            SIM_attr_free(&v2789_full_info);
        }
    }
    #line 1151 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *ret = v2786_ret;
    #line 1151 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1151 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 24470 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b.register_view_catalog.register_names */
static bool _DML_M_b__register_view_catalog__register_names(test_t *_dev, attr_value_t *ret)
#line 1124 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1124 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    attr_value_t v2791_ret UNUSED ;
    #line 1124 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    memset((void *)&v2791_ret, 0, sizeof(attr_value_t ));
    #line 1124 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        uint64 v2792_table_size UNUSED  = 0;
        {
            #line 1126 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint32 v2793__ret_num UNUSED  = 0;
            #line 1126 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (_DML_M_b__register_view__number_of_registers(_dev, &v2793__ret_num))
            #line 1126 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            return 1;
            #line 1126 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v2792_table_size = v2793__ret_num;
            #line 24492 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
        }
        #line 1127 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2791_ret = SIM_alloc_attr_list(v2792_table_size);
        int v2792_i UNUSED  = 0;
        for (v2792_i = 0; v2792_i < v2792_table_size; (v2792_i)++)
        #line 1129 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            attr_value_t v2794_full_info UNUSED ;
            #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                attr_value_t v2795__ret_info UNUSED ;
                #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                memset((void *)&v2795__ret_info, 0, sizeof(attr_value_t ));
                #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_b__register_view__register_info(_dev, v2792_i, &v2795__ret_info))
                #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                return 1;
                #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v2794_full_info = v2795__ret_info;
                #line 24513 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
            }
            #line 1134 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            SIM_attr_list_set_item(&v2791_ret, v2792_i, SIM_attr_copy(SIM_attr_list_item(v2794_full_info, 0)));
            SIM_attr_free(&v2794_full_info);
        }
    }
    #line 1137 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *ret = v2791_ret;
    #line 1137 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1137 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 24526 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b.register_view.set_register_value */
static bool _DML_M_b__register_view__set_register_value(test_t *_dev, uint32 reg, uint64 val)
#line 1105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v2797_args UNUSED ;
        #line 1106 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v2797_args, 0, sizeof(attr_value_t ));
        #line 1116 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2797_args = SIM_make_attr_list(8, SIM_make_attr_string("test"), SIM_make_attr_string("b"), SIM_make_attr_string("b"), SIM_make_attr_uint64(reg), SIM_make_attr_object(&_dev->obj), SIM_make_attr_uint64(3), SIM_make_attr_boolean(1), SIM_make_attr_uint64(val));
        #line 1118 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        VT_call_python_module_function("register_view", "set_register_value", &v2797_args);
        #line 1120 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        SIM_attr_free(&v2797_args);
    }
    #line 1121 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1121 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 24548 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b.register_view.register_info */
static bool _DML_M_b__register_view__register_info(test_t *_dev, uint32 reg, attr_value_t *info)
#line 1072 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1072 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    attr_value_t v2798_info UNUSED ;
    #line 1072 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    memset((void *)&v2798_info, 0, sizeof(attr_value_t ));
    #line 1072 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v2799_args UNUSED ;
        #line 1073 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v2799_args, 0, sizeof(attr_value_t ));
        #line 1078 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2799_args = SIM_make_attr_list(3, SIM_make_attr_string("test"), SIM_make_attr_string("b"), SIM_make_attr_uint64(reg));
        #line 1082 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2798_info = VT_call_python_module_function("register_view", "register_info", &v2799_args);
        SIM_attr_free(&v2799_args);
    }
    #line 1084 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *info = v2798_info;
    #line 1084 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1084 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 24575 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b.register_view.number_of_registers */
static bool _DML_M_b__register_view__number_of_registers(test_t *_dev, uint32 *num)
#line 1056 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1056 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    uint32 v2800_num UNUSED  = 0;
    #line 1056 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v2801_args UNUSED ;
        #line 1057 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v2801_args, 0, sizeof(attr_value_t ));
        #line 1061 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2801_args = SIM_make_attr_list(2, SIM_make_attr_string("test"), SIM_make_attr_string("b"));
        #line 1063 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v2801_ret UNUSED ;
        #line 1063 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v2801_ret, 0, sizeof(attr_value_t ));
        #line 1066 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2801_ret = VT_call_python_module_function("register_view", "number_of_registers", &v2801_args);
        SIM_attr_free(&v2801_args);
        #line 1069 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2800_num = SIM_attr_integer(v2801_ret);
        SIM_attr_free(&v2801_ret);
    }
    #line 1071 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *num = v2800_num;
    #line 1071 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1071 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 24607 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b.register_view.get_register_value */
static bool _DML_M_b__register_view__get_register_value(test_t *_dev, uint32 reg, uint64 *val)
#line 1085 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1085 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    uint64 v2802_val UNUSED  = 0;
    #line 1085 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v2803_args UNUSED ;
        #line 1086 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v2803_args, 0, sizeof(attr_value_t ));
        #line 1095 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2803_args = SIM_make_attr_list(7, SIM_make_attr_string("test"), SIM_make_attr_string("b"), SIM_make_attr_string("b"), SIM_make_attr_uint64(reg), SIM_make_attr_object(&_dev->obj), SIM_make_attr_uint64(3), SIM_make_attr_boolean(1));
        #line 1097 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v2803_ret UNUSED ;
        #line 1097 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v2803_ret, 0, sizeof(attr_value_t ));
        #line 1099 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2803_ret = VT_call_python_module_function("register_view", "get_register_value", &v2803_args);
        SIM_attr_free(&v2803_args);
        #line 1102 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2802_val = SIM_attr_integer(v2803_ret);
        SIM_attr_free(&v2803_ret);
    }
    #line 1104 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *val = v2802_val;
    #line 1104 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1104 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 24639 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b.register_view.description */
static bool _DML_M_b__register_view__description(test_t *_dev, char const **desc)
#line 1026 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1026 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    char const *v2804_desc UNUSED  = NULL;
    #line 1026 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v2805_args UNUSED ;
        #line 1027 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v2805_args, 0, sizeof(attr_value_t ));
        #line 1031 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2805_args = SIM_make_attr_list(2, SIM_make_attr_string("test"), SIM_make_attr_string("b"));
        #line 1033 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v2805_ret UNUSED ;
        #line 1033 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v2805_ret, 0, sizeof(attr_value_t ));
        #line 1036 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2805_ret = VT_call_python_module_function("register_view", "description", &v2805_args);
        SIM_attr_free(&v2805_args);
        v2804_desc = SIM_attr_string(v2805_ret);
    }
    #line 1039 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *desc = v2804_desc;
    #line 1039 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1039 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 24669 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b.register_view.big_endian_bitorder */
static bool _DML_M_b__register_view__big_endian_bitorder(test_t *_dev, bool *big_endian)
#line 1040 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1040 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bool v2806_big_endian UNUSED  = 0;
    #line 1040 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v2807_args UNUSED ;
        #line 1041 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v2807_args, 0, sizeof(attr_value_t ));
        #line 1045 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2807_args = SIM_make_attr_list(2, SIM_make_attr_string("test"), SIM_make_attr_string("b"));
        #line 1047 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v2807_ret UNUSED ;
        #line 1047 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v2807_ret, 0, sizeof(attr_value_t ));
        #line 1050 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2807_ret = VT_call_python_module_function("register_view", "big_endian_bitorder", &v2807_args);
        SIM_attr_free(&v2807_args);
        #line 1053 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v2806_big_endian = SIM_attr_boolean(v2807_ret);
        SIM_attr_free(&v2807_ret);
    }
    #line 1055 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *big_endian = v2806_big_endian;
    #line 1055 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1055 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 24701 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b.io_memory.operation */
static bool _DML_M_b__io_memory__operation(test_t *_dev, generic_transaction_t *mem_op, map_info_t map_info, exception_type_t *ex)
#line 876 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 876 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    exception_type_t v2808_ex UNUSED  = 0;
    v2808_ex = 0x401;
    #line 879 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_DML_M_b__access(_dev, mem_op, SIM_get_mem_op_physical_address(mem_op) - map_info.base + map_info.start, SIM_get_mem_op_size(mem_op)))
    #line 879 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    goto throw50;
    #line 884 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (false) throw50:
    #line 884 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v2808_ex = 0x407;
    *ex = v2808_ex;
    #line 885 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 885 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 24723 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b.access */
static bool _DML_M_b__access(test_t *_dev, generic_transaction_t *memop, physical_address_t offset, physical_address_t size)
#line 449 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    if (size > 8)
    #line 450 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        SIM_LOG_ERROR(_dev->b._obj, 0, "Oversized access to %s", "b");
        return 1;
    }
    if (SIM_mem_op_is_read(memop))
    {
        #line 455 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        generic_transaction_t *v2815_memop UNUSED  = memop;
        #line 455 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        physical_address_t v2815_offset UNUSED  = offset;
        #line 455 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        physical_address_t v2815_size UNUSED  = size;
        #line 487 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            bool v2816_success UNUSED  = 0;
            uint64 v2816_val UNUSED  = 0;
            {
                #line 490 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                bool v2817__ret_success UNUSED  = 0;
                #line 490 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint64 v2817__ret_readvalue UNUSED  = 0;
                #line 490 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_b__read_access(_dev, v2815_memop, v2815_offset, v2815_size, &v2817__ret_success, &v2817__ret_readvalue))
                #line 490 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                return 1;
                #line 490 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v2816_success = v2817__ret_success;
                #line 490 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v2816_val = v2817__ret_readvalue;
                #line 24760 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
            }
            #line 491 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (!v2816_success)
            {
                #line 617 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                bool v2819_success UNUSED  = 0;
                #line 617 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint64 v2819_value UNUSED  = 0;
                #line 619 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v2819_success = 0;
                #line 617 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v2816_success = v2819_success;
                #line 617 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v2816_val = v2819_value;
                #line 492 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            #line 494 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (!v2816_success)
            {
                #line 495 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                generic_transaction_t *v2822_memop UNUSED  = v2815_memop;
                #line 495 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                physical_address_t v2822_offset UNUSED  = v2815_offset;
                #line 495 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                physical_address_t v2822_size UNUSED  = v2815_size;
                #line 762 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                SIM_LOG_INFO(4, _dev->b._obj, 0, "Missed in bank %s", "b");
                #line 768 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                _DML_M_b__log_miss(_dev, v2822_memop, v2822_offset, v2822_size);
                return 1;
                #line 495 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            else
            {
                #line 497 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                generic_transaction_t *v2827_memop UNUSED  = v2815_memop;
                #line 497 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint64 v2827_val UNUSED  = v2816_val;
                #line 502 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    #line 502 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    generic_transaction_t *v2829_memop UNUSED  = v2827_memop;
                    #line 502 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    uint64 v2829_value UNUSED  = v2827_val;
                    #line 478 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    SIM_set_mem_op_value_le(v2829_memop, v2829_value);
                    #line 502 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 497 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            #line 499 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 455 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    else
    #line 456 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        uint64 v2831_writeval UNUSED  = 0;
        {
            #line 458 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            generic_transaction_t *v2832_memop UNUSED  = memop;
            #line 463 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint64 v2832_writeval UNUSED  = 0;
            #line 467 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v2832_writeval = SIM_get_mem_op_value_le(v2832_memop);
            #line 463 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v2831_writeval = v2832_writeval;
            #line 458 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        {
            #line 459 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            generic_transaction_t *v2834_memop UNUSED  = memop;
            #line 459 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            physical_address_t v2834_offset UNUSED  = offset;
            #line 459 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            physical_address_t v2834_size UNUSED  = size;
            #line 459 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint64 v2834_value UNUSED  = v2831_writeval;
            #line 624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                bool v2835_success UNUSED  = 0;
                {
                    #line 626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    bool v2836__ret_success UNUSED  = 0;
                    #line 626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    if (_DML_M_b__write_access(_dev, v2834_memop, v2834_offset, v2834_size, v2834_value, &v2836__ret_success))
                    #line 626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    return 1;
                    #line 626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    v2835_success = v2836__ret_success;
                    #line 24851 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
                }
                #line 627 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (!v2835_success)
                {
                    #line 724 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    bool v2838_success UNUSED  = 0;
                    #line 727 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    v2838_success = 0;
                    #line 724 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    v2835_success = v2838_success;
                    #line 628 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 630 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (!v2835_success)
                {
                    #line 631 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    generic_transaction_t *v2841_memop UNUSED  = v2834_memop;
                    #line 631 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    physical_address_t v2841_offset UNUSED  = v2834_offset;
                    #line 631 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    physical_address_t v2841_size UNUSED  = v2834_size;
                    #line 762 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    SIM_LOG_INFO(4, _dev->b._obj, 0, "Missed in bank %s", "b");
                    #line 768 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    _DML_M_b__log_miss(_dev, v2841_memop, v2841_offset, v2841_size);
                    return 1;
                    #line 631 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                else
                {
                    #line 633 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 635 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            #line 459 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
    }
    return 0;
    #line 461 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 24892 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b.write_access */
static bool _DML_M_b__write_access(test_t *_dev, generic_transaction_t *memop, physical_address_t offset, physical_address_t size, uint64 writevalue, bool *success)
#line 644 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 644 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bool v2848_success UNUSED  = 0;
    #line 644 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        conf_object_t *v2849_bank_obj UNUSED  = NULL;
        v2849_bank_obj = _DML_M_b___non_anonymous_bank_obj(_dev);
        #line 648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        bool v2849_suppress UNUSED  = 0;
        conf_object_t *v2849_ini UNUSED  = SIM_get_mem_op_initiator(memop);
        if (!SIM_get_mem_op_inquiry(memop))
        #line 653 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        _callback_before_write(v2849_bank_obj, v2849_ini, &offset, size, &writevalue, &v2849_suppress, &_dev->b._connections, &_dev->b._before_write_callbacks);
        #line 655 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (v2849_suppress)
        #line 655 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            v2848_success = 1;
            if (!SIM_get_mem_op_inquiry(memop))
            #line 659 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            _callback_after_write(v2849_bank_obj, v2849_ini, &offset, size, &v2848_success, &_dev->b._connections, &_dev->b._after_write_callbacks);
            #line 661 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            goto exit475;
        }
        #line 673 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            physical_address_t v2854_remaining_offset UNUSED  = offset;
            physical_address_t v2854_remaining_size UNUSED  = size;
            do
            #line 676 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                uint8 v2855_accessed_size UNUSED  = 0;
                {
                    #line 678 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    uint8 v2856__ret_access_size UNUSED  = 0;
                    #line 678 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    if (_DML_M_b___write_one_reg(_dev, memop, v2854_remaining_offset, v2854_remaining_size, writevalue, &v2856__ret_access_size))
                    #line 678 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    return 1;
                    #line 678 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    v2855_accessed_size = v2856__ret_access_size;
                    #line 24938 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
                }
                #line 680 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (v2855_accessed_size == 0)
                #line 680 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    v2848_success = 0;
                    if (!SIM_get_mem_op_inquiry(memop))
                    #line 685 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    _callback_after_write(v2849_bank_obj, v2849_ini, &offset, size, &v2848_success, &_dev->b._connections, &_dev->b._after_write_callbacks);
                    #line 687 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    goto exit475;
                }
                if (v2854_remaining_size <= v2855_accessed_size)
                #line 689 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    v2848_success = v2854_remaining_size == v2855_accessed_size;
                    if (!SIM_get_mem_op_inquiry(memop))
                    #line 694 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    _callback_after_write(v2849_bank_obj, v2849_ini, &offset, size, &v2848_success, &_dev->b._connections, &_dev->b._after_write_callbacks);
                    #line 696 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    goto exit475;
                }
                #line 699 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v2854_remaining_size = v2854_remaining_size - v2855_accessed_size;
                #line 701 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                writevalue = writevalue >> (v2855_accessed_size * 8);
                #line 705 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v2854_remaining_offset = v2854_remaining_offset + v2855_accessed_size;
            }
            #line 706 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            while (1);
        }
    }
    #line 708 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
exit475: ;
    #line 708 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *success = v2848_success;
    #line 708 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 708 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 24980 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b._write_one_reg */
static bool _DML_M_b___write_one_reg(test_t *_dev, generic_transaction_t *memop, uint64 offset, int64 size, uint64 write_value, uint8 *access_size)
#line 712 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 24986 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
    static const struct { uint64 offset; int size;  bool (*fun)(test_t *, generic_transaction_t *, uint64);} regs0[3] = {
        {0ull, 1, _DML_M_b__r___write_access_nopartial},
        {3ull, 1, _DML_M_b__r4___write_access_nopartial},
        {5ull, 1, _DML_M_b__r6___write_access_nopartial},
    };
    for (int first = 0, last = 2; true; ) {
        int middle = (first + last) / 2;
        if (regs0[middle].offset < offset) {
            first = middle + 1;
        } else if (regs0[middle].offset == offset) {
            first = middle + 1;
            last = middle;
        } else {
            last = middle - 1;
            if (last == -1)
                break;
        }
        if (first > last) {
            int64 bytes = regs0[last].size;
            if (regs0[last].offset == offset && bytes <= size) {
                *access_size = bytes;
                return regs0[last].fun(_dev, memop, write_value & (DML_shlu(1, bytes * 8) - 1));
            }
            if (offset >= regs0[last].offset && offset < regs0[last].offset + regs0[last].size) {
                *access_size = 0LL;
                return false;
            }
            break;
        }
    }
    static const struct { uint64 offset; int size; int idx0;  bool (*fun)(test_t *, uint32, generic_transaction_t *, uint64);} regs1[30] = {
        {10ull, 1, 0, _DML_M_b__r8___write_access_nopartial},
        {11ull, 1, 1, _DML_M_b__r8___write_access_nopartial},
        {12ull, 1, 2, _DML_M_b__r8___write_access_nopartial},
        {13ull, 1, 3, _DML_M_b__r8___write_access_nopartial},
        {14ull, 1, 4, _DML_M_b__r8___write_access_nopartial},
        {15ull, 1, 5, _DML_M_b__r8___write_access_nopartial},
        {16ull, 1, 6, _DML_M_b__r8___write_access_nopartial},
        {17ull, 1, 7, _DML_M_b__r8___write_access_nopartial},
        {18ull, 1, 8, _DML_M_b__r8___write_access_nopartial},
        {19ull, 1, 9, _DML_M_b__r8___write_access_nopartial},
        {20ull, 1, 10, _DML_M_b__r8___write_access_nopartial},
        {21ull, 1, 11, _DML_M_b__r8___write_access_nopartial},
        {22ull, 1, 12, _DML_M_b__r8___write_access_nopartial},
        {23ull, 1, 13, _DML_M_b__r8___write_access_nopartial},
        {24ull, 1, 14, _DML_M_b__r8___write_access_nopartial},
        {25ull, 1, 15, _DML_M_b__r8___write_access_nopartial},
        {26ull, 1, 16, _DML_M_b__r8___write_access_nopartial},
        {27ull, 1, 17, _DML_M_b__r8___write_access_nopartial},
        {28ull, 1, 18, _DML_M_b__r8___write_access_nopartial},
        {29ull, 1, 19, _DML_M_b__r8___write_access_nopartial},
        {30ull, 1, 20, _DML_M_b__r8___write_access_nopartial},
        {31ull, 1, 21, _DML_M_b__r8___write_access_nopartial},
        {32ull, 1, 22, _DML_M_b__r8___write_access_nopartial},
        {33ull, 1, 23, _DML_M_b__r8___write_access_nopartial},
        {34ull, 1, 24, _DML_M_b__r8___write_access_nopartial},
        {35ull, 1, 25, _DML_M_b__r8___write_access_nopartial},
        {36ull, 1, 26, _DML_M_b__r8___write_access_nopartial},
        {37ull, 1, 27, _DML_M_b__r8___write_access_nopartial},
        {38ull, 1, 28, _DML_M_b__r8___write_access_nopartial},
        {39ull, 1, 29, _DML_M_b__r8___write_access_nopartial},
    };
    for (int first = 0, last = 29; true; ) {
        int middle = (first + last) / 2;
        if (regs1[middle].offset < offset) {
            first = middle + 1;
        } else if (regs1[middle].offset == offset) {
            first = middle + 1;
            last = middle;
        } else {
            last = middle - 1;
            if (last == -1)
                break;
        }
        if (first > last) {
            int64 bytes = regs1[last].size;
            if (regs1[last].offset == offset && bytes <= size) {
                *access_size = bytes;
                return regs1[last].fun(_dev, regs1[last].idx0, memop, write_value & (DML_shlu(1, bytes * 8) - 1));
            }
            if (offset >= regs1[last].offset && offset < regs1[last].offset + regs1[last].size) {
                *access_size = 0LL;
                return false;
            }
            break;
        }
    }
    {
        bool v2863_success UNUSED  = 0;
        v2863_success = _DML_M_b___unmapped_write_access(_dev, memop, (uint64 )(offset), 1ULL, (write_value) & (255ULL));
        *access_size = (uint8 )(v2863_success ? 1LL : 0LL);
        return 0;
    }
    #line 716 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 25082 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b._unmapped_write_access */
static bool _DML_M_b___unmapped_write_access(test_t *_dev, generic_transaction_t *memop, physical_address_t offset, physical_address_t size, uint64 writevalue)
#line 755 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 751 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bool success UNUSED  = 0;
    #line 756 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    success = 1;
    return success;
    #line 757 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 25095 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b.r8[$i]._write_access_nopartial */
static bool _DML_M_b__r8___write_access_nopartial(test_t *_dev, uint32 _idx0, generic_transaction_t *memop, uint64 value)
#line 1470 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    {
        #line 1471 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        generic_transaction_t *v2869_memop UNUSED  = memop;
        #line 1471 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        uint64 v2869_value UNUSED  = value;
        #line 1476 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (SIM_get_mem_op_inquiry(v2869_memop))
        #line 1476 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            if (_DML_M_b__r8__before_set(_dev, _idx0))
            #line 1477 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            return 1;
            #line 1484 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (_DML_M_b__r8___set64(_dev, _idx0, v2869_value))
            #line 1484 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            return 1;
            #line 1486 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (_DML_M_b__r8__after_set(_dev, _idx0))
            #line 1486 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            return 1;
        }
        #line 1487 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        else
        #line 1487 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            #line 1489 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                #line 1489 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                generic_transaction_t *v2879_memop UNUSED  = v2869_memop;
                #line 1489 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint8 v2879_value UNUSED  = v2869_value;
                #line 1496 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                SIM_LOG_INFO(4, _dev->b._obj, Register_Write, "%s to register b.r8[%u] (addr %#llx) <- 0x%0*llx", SIM_get_mem_op_inquiry(v2879_memop) ? "Inquiry write" : "Write", (uint32 )(_idx0), (uint64 )SIM_get_mem_op_physical_address(v2879_memop), 2, (uint64 )v2879_value);
                #line 1554 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    #line 1554 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    uint8 v2883_value UNUSED  = v2879_value;
                    #line 1193 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    {
                        #line 1193 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        uint8 v2885_value UNUSED  = v2883_value;
                        #line 1311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        _dev->b.r8[_idx0] = v2885_value;
                        #line 1193 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    }
                    #line 1554 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 1489 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            #line 1491 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 1471 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    return 0;
    #line 1472 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 25157 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b.r8[$i].after_set */
static bool _DML_M_b__r8__after_set(test_t *_dev, uint32 _idx0)
#line 297 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    return 0;
    #line 298 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 25166 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b.r8[$i].before_set */
static bool _DML_M_b__r8__before_set(test_t *_dev, uint32 _idx0)
#line 294 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    return 0;
    #line 295 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 25175 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b.r6._write_access_nopartial */
static bool _DML_M_b__r6___write_access_nopartial(test_t *_dev, generic_transaction_t *memop, uint64 value)
#line 1470 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    {
        #line 1471 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        generic_transaction_t *v2896_memop UNUSED  = memop;
        #line 1471 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        uint64 v2896_value UNUSED  = value;
        #line 1476 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (SIM_get_mem_op_inquiry(v2896_memop))
        #line 1476 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            if (_DML_M_b__r6__before_set(_dev))
            #line 1477 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            return 1;
            #line 1484 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (_DML_M_b__r6___set64(_dev, v2896_value))
            #line 1484 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            return 1;
            #line 1486 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (_DML_M_b__r6__after_set(_dev))
            #line 1486 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            return 1;
        }
        #line 1487 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        else
        #line 1487 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            #line 1489 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                #line 1489 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                generic_transaction_t *v2906_memop UNUSED  = v2896_memop;
                #line 1489 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint8 v2906_value UNUSED  = v2896_value;
                #line 1496 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                SIM_LOG_INFO(4, _dev->b._obj, Register_Write, "%s to register b.r6 (addr %#llx) <- 0x%0*llx", SIM_get_mem_op_inquiry(v2906_memop) ? "Inquiry write" : "Write", (uint64 )SIM_get_mem_op_physical_address(v2906_memop), 2, (uint64 )v2906_value);
                #line 1554 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    #line 1554 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    uint8 v2910_val UNUSED  = v2906_value;
                    #line 77 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
                    _dev->b.r6 = v2910_val;
                    {
                        #line 78 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
                        uint8 v2912_value UNUSED  = v2910_val;
                        #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        {
                            #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                            uint8 v2914_value UNUSED  = v2912_value;
                            #line 1353 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                            _dev->b.r6 = v2914_value;
                            #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        }
                        #line 78 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
                    }
                    #line 1554 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 1489 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            #line 1491 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 1471 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    return 0;
    #line 1472 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 25244 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b.r6.after_set */
static bool _DML_M_b__r6__after_set(test_t *_dev)
#line 297 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    return 0;
    #line 298 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 25253 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b.r6.before_set */
static bool _DML_M_b__r6__before_set(test_t *_dev)
#line 294 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    return 0;
    #line 295 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 25262 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b.r4._write_access_nopartial */
static bool _DML_M_b__r4___write_access_nopartial(test_t *_dev, generic_transaction_t *memop, uint64 value)
#line 1470 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    {
        #line 1471 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        generic_transaction_t *v2926_memop UNUSED  = memop;
        #line 1471 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        uint64 v2926_value UNUSED  = value;
        #line 1476 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (SIM_get_mem_op_inquiry(v2926_memop))
        #line 1476 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            if (_DML_M_b__r4__before_set(_dev))
            #line 1477 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            return 1;
            #line 1484 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (_DML_M_b__r4___set64(_dev, v2926_value))
            #line 1484 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            return 1;
            #line 1486 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (_DML_M_b__r4__after_set(_dev))
            #line 1486 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            return 1;
        }
        #line 1487 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        else
        #line 1487 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            #line 1489 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                #line 1489 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                generic_transaction_t *v2936_memop UNUSED  = v2926_memop;
                #line 1489 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint8 v2936_value UNUSED  = v2926_value;
                #line 1496 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                SIM_LOG_INFO(4, _dev->b._obj, Register_Write, "%s to register b.r4 (addr %#llx) <- 0x%0*llx", SIM_get_mem_op_inquiry(v2936_memop) ? "Inquiry write" : "Write", (uint64 )SIM_get_mem_op_physical_address(v2936_memop), 2, (uint64 )v2936_value);
                #line 1550 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    #line 1550 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    uint8 v2942_value UNUSED  = (uint8 )((uint8 )(v2936_value & 1));
                    #line 1661 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    {
                        #line 1661 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        uint8 v2944_value UNUSED  = v2942_value;
                        #line 541 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\utility.dml"
                        if (v2944_value != _dev->b.r4.f0)
                        #line 541 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\utility.dml"
                        {
                            SIM_LOG_UNIMPLEMENTED(_dev->static0_log_level, _dev->b._obj, Register_Write, "Write to unimplemented field b.r4.f0 (%#llx) (value written = 0x%0*llx, contents = 0x%0*llx), will not warn again.", 3ULL, 2, (uint64 )v2944_value, 2, (uint64 )_dev->b.r4.f0);
                            #line 548 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\utility.dml"
                            _dev->static0_log_level = 2;
                        }
                        _dev->b.r4.f0 = v2944_value;
                        #line 1661 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    }
                    #line 1550 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 1550 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    #line 1550 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    uint8 v2949_value UNUSED  = (uint8 )((uint8 )(v2936_value >> 1 & 1));
                    #line 1661 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    {
                        #line 1661 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        uint8 v2951_value UNUSED  = v2949_value;
                        #line 1193 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        {
                            #line 1193 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                            uint8 v2953_value UNUSED  = v2951_value;
                            #line 1634 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                            _dev->b.r4.f1 = v2953_value;
                            #line 1193 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        }
                        #line 1661 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    }
                    #line 1550 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 1550 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    #line 1550 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    uint8 v2957_value UNUSED  = (uint8 )((uint8 )(v2936_value >> 2 & 1));
                    #line 1661 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    {
                        #line 1661 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        uint8 v2959_value UNUSED  = v2957_value;
                        #line 541 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\utility.dml"
                        if (v2959_value != _dev->b.r4.f2)
                        #line 541 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\utility.dml"
                        {
                            SIM_LOG_UNIMPLEMENTED(_dev->static1_log_level, _dev->b._obj, Register_Write, "Write to unimplemented field b.r4.f2 (%#llx) (value written = 0x%0*llx, contents = 0x%0*llx), will not warn again.", 3ULL, 2, (uint64 )v2959_value, 2, (uint64 )_dev->b.r4.f2);
                            #line 548 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\utility.dml"
                            _dev->static1_log_level = 4;
                        }
                        _dev->b.r4.f2 = v2959_value;
                        #line 1661 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    }
                    #line 1550 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 1550 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    #line 1550 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    uint8 v2964_value UNUSED  = (uint8 )((uint8 )(v2936_value >> 5 & 1));
                    #line 1661 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    {
                        #line 1661 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        uint8 v2966_value UNUSED  = v2964_value;
                        #line 541 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\utility.dml"
                        if (v2966_value != _dev->b.r4.f3[0])
                        #line 541 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\utility.dml"
                        {
                            SIM_LOG_UNIMPLEMENTED(_dev->static2_log_level[0], _dev->b._obj, Register_Write, "Write to unimplemented field b.r4.f3[%u] (%#llx) (value written = 0x%0*llx, contents = 0x%0*llx), will not warn again.", 0, 3ULL, 2, (uint64 )v2966_value, 2, (uint64 )_dev->b.r4.f3[0]);
                            #line 548 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\utility.dml"
                            _dev->static2_log_level[0] = 2;
                        }
                        _dev->b.r4.f3[0] = v2966_value;
                        #line 1661 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    }
                    #line 1550 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 1550 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    #line 1550 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    uint8 v2971_value UNUSED  = (uint8 )((uint8 )(v2936_value >> 6 & 1));
                    #line 1661 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    {
                        #line 1661 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        uint8 v2973_value UNUSED  = v2971_value;
                        #line 541 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\utility.dml"
                        if (v2973_value != _dev->b.r4.f3[1])
                        #line 541 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\utility.dml"
                        {
                            SIM_LOG_UNIMPLEMENTED(_dev->static3_log_level[1], _dev->b._obj, Register_Write, "Write to unimplemented field b.r4.f3[%u] (%#llx) (value written = 0x%0*llx, contents = 0x%0*llx), will not warn again.", 1, 3ULL, 2, (uint64 )v2973_value, 2, (uint64 )_dev->b.r4.f3[1]);
                            #line 548 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\utility.dml"
                            _dev->static3_log_level[1] = 2;
                        }
                        _dev->b.r4.f3[1] = v2973_value;
                        #line 1661 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    }
                    #line 1550 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 1550 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    #line 1550 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    uint8 v2978_value UNUSED  = (uint8 )(v2936_value >> 7 & 1);
                    #line 1661 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    {
                        #line 1661 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        uint8 v2980_value UNUSED  = v2978_value;
                        #line 541 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\utility.dml"
                        if (v2980_value != _dev->b.r4.f3[2])
                        #line 541 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\utility.dml"
                        {
                            SIM_LOG_UNIMPLEMENTED(_dev->static4_log_level[2], _dev->b._obj, Register_Write, "Write to unimplemented field b.r4.f3[%u] (%#llx) (value written = 0x%0*llx, contents = 0x%0*llx), will not warn again.", 2, 3ULL, 2, (uint64 )v2980_value, 2, (uint64 )_dev->b.r4.f3[2]);
                            #line 548 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\utility.dml"
                            _dev->static4_log_level[2] = 2;
                        }
                        _dev->b.r4.f3[2] = v2980_value;
                        #line 1661 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    }
                    #line 1550 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 1489 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            #line 1491 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 1471 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    return 0;
    #line 1472 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 25435 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b.r4.after_set */
static bool _DML_M_b__r4__after_set(test_t *_dev)
#line 297 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    return 0;
    #line 298 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 25444 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b.r4.before_set */
static bool _DML_M_b__r4__before_set(test_t *_dev)
#line 294 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    return 0;
    #line 295 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 25453 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b.r._write_access_nopartial */
static bool _DML_M_b__r___write_access_nopartial(test_t *_dev, generic_transaction_t *memop, uint64 value)
#line 1470 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    {
        #line 1471 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        generic_transaction_t *v2991_memop UNUSED  = memop;
        #line 1471 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        uint64 v2991_value UNUSED  = value;
        #line 1476 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (SIM_get_mem_op_inquiry(v2991_memop))
        #line 1476 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            if (_DML_M_b__r__before_set(_dev))
            #line 1477 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            return 1;
            #line 1484 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (_DML_M_b__r___set64(_dev, v2991_value))
            #line 1484 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            return 1;
            #line 1486 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (_DML_M_b__r__after_set(_dev))
            #line 1486 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            return 1;
        }
        #line 1487 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        else
        #line 1487 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            #line 1489 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                #line 1489 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                generic_transaction_t *v3001_memop UNUSED  = v2991_memop;
                #line 1489 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint8 v3001_value UNUSED  = v2991_value;
                #line 1496 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                SIM_LOG_INFO(4, _dev->b._obj, Register_Write, "%s to register b.r (addr %#llx) <- 0x%0*llx", SIM_get_mem_op_inquiry(v3001_memop) ? "Inquiry write" : "Write", (uint64 )SIM_get_mem_op_physical_address(v3001_memop), 2, (uint64 )v3001_value);
                #line 1550 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    #line 1550 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    uint8 v3007_value UNUSED  = (uint8 )((uint8 )(v3001_value >> 2 & 1));
                    #line 1661 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    {
                        #line 1661 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        uint8 v3009_value UNUSED  = v3007_value;
                        #line 56 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
                        if (v3009_value)
                        #line 56 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
                        {
                            #line 25504 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
                        }
                        #line 57 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
                        if (_DML_M_b__r__f3__write_action(_dev, v3009_value))
                        #line 57 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
                        return 1;
                        #line 1661 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    }
                    #line 1550 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 1550 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    #line 1550 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    uint8 v3014_value UNUSED  = (uint8 )(v3001_value >> 3 & 3);
                    #line 1661 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    {
                        #line 1661 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        uint8 v3016_val UNUSED  = v3014_value;
                        #line 42 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
                        {
                            int v3017_f UNUSED  = 0;
                            _dev->b.r.f = v3016_val + _dev->b.r.f;
                        }
                        #line 1661 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    }
                    #line 1550 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 1550 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    #line 1550 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    uint8 v3020_value UNUSED  = (uint8 )((uint8 )(v3001_value >> 5 & 1));
                    #line 1661 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    {
                        #line 1661 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        uint8 v3022_value UNUSED  = v3020_value;
                        #line 1193 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        {
                            #line 1193 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                            uint8 v3024_value UNUSED  = v3022_value;
                            #line 1634 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                            _dev->b.r.f2[0] = v3024_value;
                            #line 1193 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        }
                        #line 1661 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    }
                    #line 1550 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 1550 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    #line 1550 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    uint8 v3028_value UNUSED  = (uint8 )((uint8 )(v3001_value >> 6 & 1));
                    #line 1661 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    {
                        #line 1661 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        uint8 v3030_value UNUSED  = v3028_value;
                        #line 1193 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        {
                            #line 1193 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                            uint8 v3032_value UNUSED  = v3030_value;
                            #line 1634 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                            _dev->b.r.f2[1] = v3032_value;
                            #line 1193 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        }
                        #line 1661 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    }
                    #line 1550 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 1550 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    #line 1550 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    uint8 v3036_value UNUSED  = (uint8 )(v3001_value >> 7 & 1);
                    #line 1661 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    {
                        #line 1661 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        uint8 v3038_value UNUSED  = v3036_value;
                        #line 1193 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        {
                            #line 1193 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                            uint8 v3040_value UNUSED  = v3038_value;
                            #line 1634 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                            _dev->b.r.f2[2] = v3040_value;
                            #line 1193 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        }
                        #line 1661 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    }
                    #line 1550 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 1489 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            #line 1491 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 1471 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    return 0;
    #line 1472 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 25600 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b.r.f3.write_action */
static bool _DML_M_b__r__f3__write_action(test_t *_dev, uint8 value)
#line 59 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
{
    if (!_dev->b.r.f3)
    _dev->b.r.f = 2;
    return 0;
    #line 62 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
}
#line 25611 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b.r.after_set */
static bool _DML_M_b__r__after_set(test_t *_dev)
#line 297 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    return 0;
    #line 298 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 25620 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b.r.before_set */
static bool _DML_M_b__r__before_set(test_t *_dev)
#line 294 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    return 0;
    #line 295 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 25629 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b._non_anonymous_bank_obj */
static conf_object_t *_DML_M_b___non_anonymous_bank_obj(test_t *_dev)
#line 506 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 506 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    conf_object_t *bank_obj UNUSED  = NULL;
    #line 508 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_dev->b._cached_bank_obj == (NULL))
    #line 508 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        char v3053_name[(uint64 )_dml_strlen("b") + 6] UNUSED ;
        #line 509 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v3053_name, 0, sizeof(char [(uint64 )_dml_strlen("b") + 6]));
        _dml_strcpy(v3053_name, "bank.");
        _dml_strcpy(v3053_name + 5, "b");
        _dev->b._cached_bank_obj = SIM_object_descendant(&_dev->obj, v3053_name);
    }
    bank_obj = _dev->b._cached_bank_obj;
    #line 518 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return bank_obj;
    #line 518 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 25653 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b.log_miss */
static void  _DML_M_b__log_miss(test_t *_dev, generic_transaction_t *memop, physical_address_t offset, physical_address_t size)
#line 774 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    if (SIM_get_mem_op_inquiry(memop))
    goto exit538;
    if (SIM_mem_op_is_read(memop))
    SIM_LOG_SPEC_VIOLATION(1, _dev->b._obj, Register_Read, "%lld byte read access at offset %#llx%s (addr %#llx) outside registers or misaligned access", (uint64 )size, (uint64 )offset, " in b", (uint64 )SIM_get_mem_op_physical_address(memop));
    #line 783 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    else
    SIM_LOG_SPEC_VIOLATION(1, _dev->b._obj, Register_Write, "%lld byte write access at offset %#llx%s (addr %#llx) outside registers or misaligned access", (uint64 )size, (uint64 )offset, " in b", (uint64 )SIM_get_mem_op_physical_address(memop));
    #line 789 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
exit538: ;
    #line 789 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return;
    #line 789 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 25672 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b.read_access */
static bool _DML_M_b__read_access(test_t *_dev, generic_transaction_t *memop, physical_address_t offset, physical_address_t size, bool *success, uint64 *readvalue)
#line 522 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 522 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bool v3056_success UNUSED  = 0;
    #line 522 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    uint64 v3056_readvalue UNUSED  = 0;
    #line 522 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        conf_object_t *v3057_bank_obj UNUSED  = NULL;
        v3057_bank_obj = _DML_M_b___non_anonymous_bank_obj(_dev);
        #line 526 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        bool v3057_inquiry UNUSED  = SIM_get_mem_op_inquiry(memop);
        bool v3057_inquiry_override UNUSED  = 0;
        conf_object_t *v3057_ini UNUSED  = SIM_get_mem_op_initiator(memop);
        if (!v3057_inquiry)
        #line 529 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            #line 532 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            _callback_before_read(v3057_bank_obj, v3057_ini, &v3057_inquiry_override, &offset, size, &_dev->b._connections, &_dev->b._before_read_callbacks);
            if (v3057_inquiry_override)
            #line 533 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                #line 535 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                SIM_set_mem_op_inquiry(memop, 1);
                v3057_inquiry = 1;
            }
        }
        #line 553 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            #line 558 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint64 v3061_boff UNUSED  = 0;
            physical_address_t v3061_remaining_size UNUSED  = size;
            physical_address_t v3061_remaining_offset UNUSED  = offset;
            do
            #line 561 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                uint8 v3062_accessed_size UNUSED  = 0;
                uint64 v3062_regval UNUSED  = 0;
                {
                    #line 564 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    uint8 v3063__ret_consumed_size UNUSED  = 0;
                    #line 564 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    uint64 v3063__ret_readvalue UNUSED  = 0;
                    #line 564 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    if (_DML_M_b___read_one_reg(_dev, memop, v3061_remaining_offset, v3061_remaining_size, &v3063__ret_consumed_size, &v3063__ret_readvalue))
                    #line 564 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    return 1;
                    #line 564 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    v3062_accessed_size = v3063__ret_consumed_size;
                    #line 564 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    v3062_regval = v3063__ret_readvalue;
                    #line 25727 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
                }
                #line 566 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (v3062_accessed_size == 0)
                #line 566 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    v3056_success = 0;
                    if (!v3057_inquiry || v3057_inquiry_override)
                    #line 571 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    _callback_after_read(v3057_bank_obj, v3057_ini, &offset, size, &v3056_readvalue, &v3056_success, &_dev->b._connections, &_dev->b._after_read_callbacks);
                    #line 573 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    if (v3057_inquiry_override)
                    SIM_set_mem_op_inquiry(memop, 0);
                    #line 576 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    goto exit539;
                }
                #line 579 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v3056_readvalue = v3056_readvalue | v3062_regval << v3061_boff;
                v3061_boff = v3061_boff + v3062_accessed_size * 8;
                #line 585 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (v3061_remaining_size <= v3062_accessed_size)
                #line 585 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    v3056_success = v3061_remaining_size == v3062_accessed_size;
                    if (!v3057_inquiry || v3057_inquiry_override)
                    #line 590 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    _callback_after_read(v3057_bank_obj, v3057_ini, &offset, size, &v3056_readvalue, &v3056_success, &_dev->b._connections, &_dev->b._after_read_callbacks);
                    #line 592 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    if (v3057_inquiry_override)
                    SIM_set_mem_op_inquiry(memop, 0);
                    #line 595 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    goto exit539;
                }
                v3061_remaining_size = v3061_remaining_size - v3062_accessed_size;
                v3061_remaining_offset = v3061_remaining_offset + v3062_accessed_size;
            }
            #line 599 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            while (1);
        }
    }
    #line 601 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
exit539: ;
    #line 601 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *success = v3056_success;
    #line 601 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *readvalue = v3056_readvalue;
    #line 601 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 601 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 25777 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b._read_one_reg */
static bool _DML_M_b___read_one_reg(test_t *_dev, generic_transaction_t *memop, uint64 offset, int64 access_size, uint8 *consumed_size, uint64 *readvalue)
#line 605 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 25783 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
    static const struct { uint64 offset; int size;  bool (*fun)(test_t *, generic_transaction_t *, uint64 *);} regs0[3] = {
        {0ull, 1, _DML_M_b__r___read_access_nopartial},
        {3ull, 1, _DML_M_b__r4___read_access_nopartial},
        {5ull, 1, _DML_M_b__r6___read_access_nopartial},
    };
    for (int first = 0, last = 2; true; ) {
        int middle = (first + last) / 2;
        if (regs0[middle].offset < offset) {
            first = middle + 1;
        } else if (regs0[middle].offset == offset) {
            first = middle + 1;
            last = middle;
        } else {
            last = middle - 1;
            if (last == -1)
                break;
        }
        if (first > last) {
            int64 bytes = regs0[last].size;
            if (regs0[last].offset == offset && bytes <= access_size) {
                *consumed_size = bytes;
                uint64 val = 0;
                bool ret = regs0[last].fun(_dev, memop, &val);
                if (ret) return true;
                *readvalue = val;
                return false;
            }
            if (offset >= regs0[last].offset && offset < regs0[last].offset + regs0[last].size) {
                *consumed_size = 0LL;
                return false;
            }
            break;
        }
    }
    static const struct { uint64 offset; int size; int idx0;  bool (*fun)(test_t *, uint32, generic_transaction_t *, uint64 *);} regs1[30] = {
        {10ull, 1, 0, _DML_M_b__r8___read_access_nopartial},
        {11ull, 1, 1, _DML_M_b__r8___read_access_nopartial},
        {12ull, 1, 2, _DML_M_b__r8___read_access_nopartial},
        {13ull, 1, 3, _DML_M_b__r8___read_access_nopartial},
        {14ull, 1, 4, _DML_M_b__r8___read_access_nopartial},
        {15ull, 1, 5, _DML_M_b__r8___read_access_nopartial},
        {16ull, 1, 6, _DML_M_b__r8___read_access_nopartial},
        {17ull, 1, 7, _DML_M_b__r8___read_access_nopartial},
        {18ull, 1, 8, _DML_M_b__r8___read_access_nopartial},
        {19ull, 1, 9, _DML_M_b__r8___read_access_nopartial},
        {20ull, 1, 10, _DML_M_b__r8___read_access_nopartial},
        {21ull, 1, 11, _DML_M_b__r8___read_access_nopartial},
        {22ull, 1, 12, _DML_M_b__r8___read_access_nopartial},
        {23ull, 1, 13, _DML_M_b__r8___read_access_nopartial},
        {24ull, 1, 14, _DML_M_b__r8___read_access_nopartial},
        {25ull, 1, 15, _DML_M_b__r8___read_access_nopartial},
        {26ull, 1, 16, _DML_M_b__r8___read_access_nopartial},
        {27ull, 1, 17, _DML_M_b__r8___read_access_nopartial},
        {28ull, 1, 18, _DML_M_b__r8___read_access_nopartial},
        {29ull, 1, 19, _DML_M_b__r8___read_access_nopartial},
        {30ull, 1, 20, _DML_M_b__r8___read_access_nopartial},
        {31ull, 1, 21, _DML_M_b__r8___read_access_nopartial},
        {32ull, 1, 22, _DML_M_b__r8___read_access_nopartial},
        {33ull, 1, 23, _DML_M_b__r8___read_access_nopartial},
        {34ull, 1, 24, _DML_M_b__r8___read_access_nopartial},
        {35ull, 1, 25, _DML_M_b__r8___read_access_nopartial},
        {36ull, 1, 26, _DML_M_b__r8___read_access_nopartial},
        {37ull, 1, 27, _DML_M_b__r8___read_access_nopartial},
        {38ull, 1, 28, _DML_M_b__r8___read_access_nopartial},
        {39ull, 1, 29, _DML_M_b__r8___read_access_nopartial},
    };
    for (int first = 0, last = 29; true; ) {
        int middle = (first + last) / 2;
        if (regs1[middle].offset < offset) {
            first = middle + 1;
        } else if (regs1[middle].offset == offset) {
            first = middle + 1;
            last = middle;
        } else {
            last = middle - 1;
            if (last == -1)
                break;
        }
        if (first > last) {
            int64 bytes = regs1[last].size;
            if (regs1[last].offset == offset && bytes <= access_size) {
                *consumed_size = bytes;
                uint64 val = 0;
                bool ret = regs1[last].fun(_dev, regs1[last].idx0, memop, &val);
                if (ret) return true;
                *readvalue = val;
                return false;
            }
            if (offset >= regs1[last].offset && offset < regs1[last].offset + regs1[last].size) {
                *consumed_size = 0LL;
                return false;
            }
            break;
        }
    }
    {
        bool v3072_success UNUSED  = 0;
        {
            uint64 v3073__ret_readvalue UNUSED  = 0LL;
            v3072_success = _DML_M_b___unmapped_read_access(_dev, memop, (uint64 )(offset), 1ULL, &v3073__ret_readvalue);
            *readvalue = v3073__ret_readvalue;
        }
        *consumed_size = (uint8 )(v3072_success ? 1LL : 0LL);
        return 0;
    }
    #line 609 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 25891 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b._unmapped_read_access */
static bool _DML_M_b___unmapped_read_access(test_t *_dev, generic_transaction_t *memop, physical_address_t offset, physical_address_t size, uint64 *readvalue)
#line 734 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 731 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bool success UNUSED  = 0;
    #line 731 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 731 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        *(readvalue) = 0;
        #line 731 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 743 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *(readvalue) = 252;
    success = 1;
    #line 748 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return success;
    #line 748 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 25912 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b.r8[$i]._read_access_nopartial */
static bool _DML_M_b__r8___read_access_nopartial(test_t *_dev, uint32 _idx0, generic_transaction_t *memop, uint64 *value)
#line 1404 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1404 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    uint64 v3077_value UNUSED  = 0;
    {
        #line 1405 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        generic_transaction_t *v3079_memop UNUSED  = memop;
        #line 1408 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        uint64 v3079_value UNUSED  = 0;
        #line 1410 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (SIM_get_mem_op_inquiry(v3079_memop))
        #line 1410 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            uint64 v3081_full_value UNUSED  = 0;
            {
                #line 1412 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint64 v3082__ret_value UNUSED  = 0;
                #line 1412 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_b__r8___get64(_dev, _idx0, &v3082__ret_value))
                #line 1412 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                return 1;
                #line 1412 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v3081_full_value = v3082__ret_value;
                #line 25939 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
            }
            #line 1416 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v3079_value = v3081_full_value;
            #line 1418 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 1418 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        else
        #line 1418 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            #line 1420 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                #line 1420 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                generic_transaction_t *v3087_memop UNUSED  = v3079_memop;
                #line 1425 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint8 v3087_value UNUSED  = 0;
                #line 1455 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    #line 1171 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    uint8 v3091_value UNUSED  = 0;
                    {
                        #line 1298 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        uint8 v3093_value UNUSED  = 0;
                        #line 1300 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        v3093_value = _dev->b.r8[_idx0];
                        #line 1298 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        v3091_value = v3093_value;
                        #line 1172 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    }
                    #line 1171 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    v3087_value = v3091_value;
                    #line 1455 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 1459 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                SIM_LOG_INFO(4, _dev->b._obj, Register_Read, "%s from register b.r8[%u] (addr %#llx) -> 0x%0*llx", SIM_get_mem_op_inquiry(v3087_memop) ? "Inquiry read" : "Read", (uint32 )(_idx0), (uint64 )SIM_get_mem_op_physical_address(v3087_memop), 2, (uint64 )v3087_value);
                #line 1425 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v3079_value = v3087_value;
                #line 1420 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            #line 1422 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 1408 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v3077_value = v3079_value;
        #line 1405 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    *value = v3077_value;
    #line 1406 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1406 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 25989 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b.r6._read_access_nopartial */
static bool _DML_M_b__r6___read_access_nopartial(test_t *_dev, generic_transaction_t *memop, uint64 *value)
#line 1404 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1404 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    uint64 v3098_value UNUSED  = 0;
    {
        #line 1405 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        generic_transaction_t *v3100_memop UNUSED  = memop;
        #line 1408 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        uint64 v3100_value UNUSED  = 0;
        #line 1410 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (SIM_get_mem_op_inquiry(v3100_memop))
        #line 1410 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            uint64 v3102_full_value UNUSED  = 0;
            {
                #line 1412 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint64 v3103__ret_value UNUSED  = 0;
                #line 1412 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_b__r6___get64(_dev, &v3103__ret_value))
                #line 1412 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                return 1;
                #line 1412 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v3102_full_value = v3103__ret_value;
                #line 26016 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
            }
            #line 1416 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v3100_value = v3102_full_value;
            #line 1418 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 1418 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        else
        #line 1418 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            #line 1420 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                #line 1420 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                generic_transaction_t *v3108_memop UNUSED  = v3100_memop;
                #line 1425 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint8 v3108_value UNUSED  = 0;
                #line 1455 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    #line 72 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
                    uint8 v3112_val UNUSED  = 0;
                    {
                        #line 1199 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        uint8 v3114_value UNUSED  = 0;
                        {
                            #line 1361 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                            uint8 v3116_value UNUSED  = 0;
                            v3116_value = 0;
                            #line 1380 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                            v3116_value = _dev->b.r6;
                            #line 1361 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                            v3114_value = v3116_value;
                            #line 1200 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        }
                        #line 1199 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        v3112_val = v3114_value;
                        #line 73 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
                    }
                    v3112_val = _dev->b.r6;
                    #line 72 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
                    v3108_value = v3112_val;
                    #line 1455 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 1459 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                SIM_LOG_INFO(4, _dev->b._obj, Register_Read, "%s from register b.r6 (addr %#llx) -> 0x%0*llx", SIM_get_mem_op_inquiry(v3108_memop) ? "Inquiry read" : "Read", (uint64 )SIM_get_mem_op_physical_address(v3108_memop), 2, (uint64 )v3108_value);
                #line 1425 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v3100_value = v3108_value;
                #line 1420 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            #line 1422 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 1408 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v3098_value = v3100_value;
        #line 1405 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    *value = v3098_value;
    #line 1406 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1406 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 26075 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b.r4._read_access_nopartial */
static bool _DML_M_b__r4___read_access_nopartial(test_t *_dev, generic_transaction_t *memop, uint64 *value)
#line 1404 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1404 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    uint64 v3122_value UNUSED  = 0;
    {
        #line 1405 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        generic_transaction_t *v3124_memop UNUSED  = memop;
        #line 1408 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        uint64 v3124_value UNUSED  = 0;
        #line 1410 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (SIM_get_mem_op_inquiry(v3124_memop))
        #line 1410 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            uint64 v3126_full_value UNUSED  = 0;
            {
                #line 1412 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint64 v3127__ret_value UNUSED  = 0;
                #line 1412 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_b__r4___get64(_dev, &v3127__ret_value))
                #line 1412 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                return 1;
                #line 1412 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v3126_full_value = v3127__ret_value;
                #line 26102 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
            }
            #line 1416 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v3124_value = v3126_full_value;
            #line 1418 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 1418 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        else
        #line 1418 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            #line 1420 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                #line 1420 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                generic_transaction_t *v3132_memop UNUSED  = v3124_memop;
                #line 1425 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint8 v3132_value UNUSED  = 0;
                #line 1451 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    #line 1656 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    uint8 v3138_value UNUSED  = 0;
                    {
                        #line 1171 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        uint8 v3140_value UNUSED  = 0;
                        {
                            #line 1625 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                            uint8 v3142_value UNUSED  = 0;
                            #line 1627 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                            v3142_value = _dev->b.r4.f0;
                            #line 1625 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                            v3140_value = v3142_value;
                            #line 1172 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        }
                        #line 1171 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        v3138_value = v3140_value;
                        #line 1657 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    }
                    #line 1656 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    v3132_value = DML_combine_bits(v3132_value, v3138_value, 1);
                    #line 1451 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 1451 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    #line 1656 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    uint8 v3146_value UNUSED  = 0;
                    {
                        #line 1171 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        uint8 v3148_value UNUSED  = 0;
                        {
                            #line 1625 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                            uint8 v3150_value UNUSED  = 0;
                            #line 1627 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                            v3150_value = _dev->b.r4.f1;
                            #line 1625 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                            v3148_value = v3150_value;
                            #line 1172 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        }
                        #line 1171 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        v3146_value = v3148_value;
                        #line 1657 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    }
                    #line 1656 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    v3132_value = DML_combine_bits(v3132_value, (uint64 )v3146_value << 1, 2);
                    #line 1451 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 1451 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    #line 1656 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    uint8 v3154_value UNUSED  = 0;
                    {
                        #line 1171 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        uint8 v3156_value UNUSED  = 0;
                        {
                            #line 1625 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                            uint8 v3158_value UNUSED  = 0;
                            #line 1627 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                            v3158_value = _dev->b.r4.f2;
                            #line 1625 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                            v3156_value = v3158_value;
                            #line 1172 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        }
                        #line 1171 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        v3154_value = v3156_value;
                        #line 1657 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    }
                    #line 1656 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    v3132_value = DML_combine_bits(v3132_value, (uint64 )v3154_value << 2, 4);
                    #line 1451 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 1451 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    #line 1656 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    uint8 v3162_value UNUSED  = 0;
                    {
                        #line 1171 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        uint8 v3164_value UNUSED  = 0;
                        {
                            #line 1625 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                            uint8 v3166_value UNUSED  = 0;
                            #line 1627 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                            v3166_value = _dev->b.r4.f3[0];
                            #line 1625 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                            v3164_value = v3166_value;
                            #line 1172 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        }
                        #line 1171 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        v3162_value = v3164_value;
                        #line 1657 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    }
                    #line 1656 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    v3132_value = DML_combine_bits(v3132_value, (uint64 )v3162_value << 5, 32);
                    #line 1451 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 1451 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    #line 1656 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    uint8 v3170_value UNUSED  = 0;
                    {
                        #line 1171 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        uint8 v3172_value UNUSED  = 0;
                        {
                            #line 1625 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                            uint8 v3174_value UNUSED  = 0;
                            #line 1627 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                            v3174_value = _dev->b.r4.f3[1];
                            #line 1625 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                            v3172_value = v3174_value;
                            #line 1172 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        }
                        #line 1171 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        v3170_value = v3172_value;
                        #line 1657 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    }
                    #line 1656 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    v3132_value = DML_combine_bits(v3132_value, (uint64 )v3170_value << 6, 64);
                    #line 1451 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 1451 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    #line 1656 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    uint8 v3178_value UNUSED  = 0;
                    {
                        #line 1171 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        uint8 v3180_value UNUSED  = 0;
                        {
                            #line 1625 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                            uint8 v3182_value UNUSED  = 0;
                            #line 1627 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                            v3182_value = _dev->b.r4.f3[2];
                            #line 1625 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                            v3180_value = v3182_value;
                            #line 1172 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        }
                        #line 1171 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        v3178_value = v3180_value;
                        #line 1657 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    }
                    #line 1656 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    v3132_value = DML_combine_bits(v3132_value, (uint64 )v3178_value << 7, 128);
                    #line 1451 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 1459 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                SIM_LOG_INFO(4, _dev->b._obj, Register_Read, "%s from register b.r4 (addr %#llx) -> 0x%0*llx", SIM_get_mem_op_inquiry(v3132_memop) ? "Inquiry read" : "Read", (uint64 )SIM_get_mem_op_physical_address(v3132_memop), 2, (uint64 )v3132_value);
                #line 1425 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v3124_value = v3132_value;
                #line 1420 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            #line 1422 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 1408 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v3122_value = v3124_value;
        #line 1405 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    *value = v3122_value;
    #line 1406 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1406 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 26279 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b.r._read_access_nopartial */
static bool _DML_M_b__r___read_access_nopartial(test_t *_dev, generic_transaction_t *memop, uint64 *value)
#line 1404 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1404 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    uint64 v3186_value UNUSED  = 0;
    {
        #line 1405 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        generic_transaction_t *v3188_memop UNUSED  = memop;
        #line 1408 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        uint64 v3188_value UNUSED  = 0;
        #line 1410 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (SIM_get_mem_op_inquiry(v3188_memop))
        #line 1410 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            uint64 v3190_full_value UNUSED  = 0;
            {
                #line 1412 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint64 v3191__ret_value UNUSED  = 0;
                #line 1412 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_b__r___get64(_dev, &v3191__ret_value))
                #line 1412 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                return 1;
                #line 1412 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v3190_full_value = v3191__ret_value;
                #line 26306 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
            }
            #line 1416 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v3188_value = v3190_full_value;
            #line 1418 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 1418 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        else
        #line 1418 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            #line 1420 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                #line 1420 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                generic_transaction_t *v3196_memop UNUSED  = v3188_memop;
                #line 1425 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint8 v3196_value UNUSED  = 0;
                #line 1451 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    #line 1656 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    uint8 v3202_value UNUSED  = 0;
                    {
                        #line 1171 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        uint8 v3204_value UNUSED  = 0;
                        {
                            #line 1625 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                            uint8 v3206_value UNUSED  = 0;
                            #line 1627 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                            v3206_value = _dev->b.r.f3;
                            #line 1625 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                            v3204_value = v3206_value;
                            #line 1172 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        }
                        #line 1171 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        v3202_value = v3204_value;
                        #line 1657 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    }
                    #line 1656 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    v3196_value = DML_combine_bits(v3196_value, (uint64 )v3202_value << 2, 4);
                    #line 1451 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 1451 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    #line 1656 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    uint8 v3210_value UNUSED  = 0;
                    {
                        #line 38 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
                        uint8 v3212_val UNUSED  = 0;
                        #line 38 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
                        {
                            int v3213_r2 UNUSED  = 0;
                            v3212_val = _dev->b.r.f + _dev->b.r6;
                        }
                        #line 38 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
                        v3210_value = v3212_val;
                        #line 1657 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    }
                    #line 1656 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    v3196_value = DML_combine_bits(v3196_value, (uint64 )v3210_value << 3, 24);
                    #line 1451 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 1451 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    #line 1656 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    uint8 v3216_value UNUSED  = 0;
                    {
                        #line 1171 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        uint8 v3218_value UNUSED  = 0;
                        {
                            #line 1625 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                            uint8 v3220_value UNUSED  = 0;
                            #line 1627 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                            v3220_value = _dev->b.r.f2[0];
                            #line 1625 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                            v3218_value = v3220_value;
                            #line 1172 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        }
                        #line 1171 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        v3216_value = v3218_value;
                        #line 1657 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    }
                    #line 1656 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    v3196_value = DML_combine_bits(v3196_value, (uint64 )v3216_value << 5, 32);
                    #line 1451 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 1451 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    #line 1656 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    uint8 v3224_value UNUSED  = 0;
                    {
                        #line 1171 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        uint8 v3226_value UNUSED  = 0;
                        {
                            #line 1625 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                            uint8 v3228_value UNUSED  = 0;
                            #line 1627 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                            v3228_value = _dev->b.r.f2[1];
                            #line 1625 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                            v3226_value = v3228_value;
                            #line 1172 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        }
                        #line 1171 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        v3224_value = v3226_value;
                        #line 1657 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    }
                    #line 1656 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    v3196_value = DML_combine_bits(v3196_value, (uint64 )v3224_value << 6, 64);
                    #line 1451 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 1451 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    #line 1656 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    uint8 v3232_value UNUSED  = 0;
                    {
                        #line 1171 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        uint8 v3234_value UNUSED  = 0;
                        {
                            #line 1625 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                            uint8 v3236_value UNUSED  = 0;
                            #line 1627 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                            v3236_value = _dev->b.r.f2[2];
                            #line 1625 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                            v3234_value = v3236_value;
                            #line 1172 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        }
                        #line 1171 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        v3232_value = v3234_value;
                        #line 1657 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    }
                    #line 1656 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    v3196_value = DML_combine_bits(v3196_value, (uint64 )v3232_value << 7, 128);
                    #line 1451 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 1459 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                SIM_LOG_INFO(4, _dev->b._obj, Register_Read, "%s from register b.r (addr %#llx) -> 0x%0*llx", SIM_get_mem_op_inquiry(v3196_memop) ? "Inquiry read" : "Read", (uint64 )SIM_get_mem_op_physical_address(v3196_memop), 2, (uint64 )v3196_value);
                #line 1425 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v3188_value = v3196_value;
                #line 1420 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            #line 1422 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 1408 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v3186_value = v3188_value;
        #line 1405 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    *value = v3186_value;
    #line 1406 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1406 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 26455 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b.int_register.write */
static bool _DML_M_b__int_register__write(test_t *_dev, int num, uint64 val)
#line 916 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 26461 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
    return 0;
    #line 924 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 26465 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b.int_register.register_info */
static bool _DML_M_b__int_register__register_info(test_t *_dev, int reg, ireg_info_t reqinfo, int *info)
#line 941 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 941 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    int v3240_info UNUSED  = 0;
    v3240_info = 0;
    *info = v3240_info;
    #line 943 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 943 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 26479 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b.int_register.read */
static bool _DML_M_b__int_register__read(test_t *_dev, int num, uint64 *val)
#line 905 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 26485 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
    *val = 0ULL;
    return 0;
    #line 914 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 26490 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b.int_register.get_number */
static bool _DML_M_b__int_register__get_number(test_t *_dev, char const *name, int *num)
#line 893 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 26496 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
    *num = (int32 )-1LL;
    return 0;
    #line 897 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 26501 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b.int_register.get_name */
static bool _DML_M_b__int_register__get_name(test_t *_dev, int num, char const **name)
#line 899 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 26507 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
    *name = NULL;
    return 0;
    #line 903 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 26512 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b.int_register.all_registers */
static bool _DML_M_b__int_register__all_registers(test_t *_dev, attr_value_t *vals)
#line 926 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 926 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    attr_value_t v3242_vals UNUSED ;
    #line 926 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    memset((void *)&v3242_vals, 0, sizeof(attr_value_t ));
    #line 926 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 929 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        int v3243_count UNUSED  = 0;
        #line 933 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v3242_vals = SIM_alloc_attr_list(v3243_count);
        v3243_count = 0;
        #line 939 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 939 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *vals = v3242_vals;
    #line 939 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 939 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 26537 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b.instrumentation_order.move_before */
static bool _DML_M_b__instrumentation_order__move_before(test_t *_dev, conf_object_t *connection, conf_object_t *before, bool *success)
#line 1018 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1018 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bool v3244_success UNUSED  = 0;
    v3244_success = _move_before(connection, before, &_dev->b._connections);
    *success = v3244_success;
    #line 1020 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1020 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 26551 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b.instrumentation_order.get_connections */
static bool _DML_M_b__instrumentation_order__get_connections(test_t *_dev, attr_value_t *connections)
#line 1014 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1014 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    attr_value_t v3246_connections UNUSED ;
    #line 1014 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    memset((void *)&v3246_connections, 0, sizeof(attr_value_t ));
    v3246_connections = _get_connections(&_dev->b._connections);
    *connections = v3246_connections;
    #line 1016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 26567 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b.bank_instrumentation_subscribe.remove_connection_callbacks */
static bool _DML_M_b__bank_instrumentation_subscribe__remove_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 1002 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1004 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _remove_connection_callbacks(_DML_M_b___non_anonymous_bank_obj(_dev), connection, &_dev->b._connections);
    return 0;
    #line 1005 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 26578 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b.bank_instrumentation_subscribe.remove_callback */
static bool _DML_M_b__bank_instrumentation_subscribe__remove_callback(test_t *_dev, bank_callback_handle_t callback)
#line 995 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 999 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _remove_callback(callback, &_dev->b._connections, &_dev->b._before_read_callbacks, &_dev->b._after_read_callbacks, &_dev->b._before_write_callbacks, &_dev->b._after_write_callbacks);
    return 0;
    #line 1000 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 26589 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b.bank_instrumentation_subscribe.register_before_write */
static bool _DML_M_b__bank_instrumentation_subscribe__register_before_write(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data, bank_callback_handle_t *handle)
#line 977 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 977 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bank_callback_handle_t v3252_handle UNUSED  = 0;
    #line 981 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v3252_handle = _register_before_write(_DML_M_b___non_anonymous_bank_obj(_dev), connection, offset, size, before_write, user_data, &_dev->b._connections, &_dev->b._before_write_callbacks);
    *handle = v3252_handle;
    #line 982 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 982 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 26604 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b.bank_instrumentation_subscribe.register_before_read */
static bool _DML_M_b__bank_instrumentation_subscribe__register_before_read(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data, bank_callback_handle_t *handle)
#line 954 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 954 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bank_callback_handle_t v3254_handle UNUSED  = 0;
    #line 958 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v3254_handle = _register_before_read(_DML_M_b___non_anonymous_bank_obj(_dev), connection, offset, size, before_read, user_data, &_dev->b._connections, &_dev->b._before_read_callbacks);
    *handle = v3254_handle;
    #line 959 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 959 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 26619 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b.bank_instrumentation_subscribe.register_after_write */
static bool _DML_M_b__bank_instrumentation_subscribe__register_after_write(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data, bank_callback_handle_t *handle)
#line 988 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 988 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bank_callback_handle_t v3256_handle UNUSED  = 0;
    #line 992 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v3256_handle = _register_after_write(_DML_M_b___non_anonymous_bank_obj(_dev), connection, offset, size, after_write, user_data, &_dev->b._connections, &_dev->b._after_write_callbacks);
    *handle = v3256_handle;
    #line 993 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 993 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 26634 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b.bank_instrumentation_subscribe.register_after_read */
static bool _DML_M_b__bank_instrumentation_subscribe__register_after_read(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data, bank_callback_handle_t *handle)
#line 965 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 965 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bank_callback_handle_t v3258_handle UNUSED  = 0;
    #line 969 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v3258_handle = _register_after_read(_DML_M_b___non_anonymous_bank_obj(_dev), connection, offset, size, after_read, user_data, &_dev->b._connections, &_dev->b._after_read_callbacks);
    *handle = v3258_handle;
    #line 970 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 970 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 26649 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b.bank_instrumentation_subscribe.enable_connection_callbacks */
static bool _DML_M_b__bank_instrumentation_subscribe__enable_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 1006 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    _enable_connection_callbacks(connection, &_dev->b._connections);
    return 0;
    #line 1008 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 26659 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b.bank_instrumentation_subscribe.disable_connection_callbacks */
static bool _DML_M_b__bank_instrumentation_subscribe__disable_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 1009 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    _disable_connection_callbacks(connection, &_dev->b._connections);
    return 0;
    #line 1011 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 26669 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* arri[$i].register_view_catalog.register_offsets */
static bool _DML_M_arri__register_view_catalog__register_offsets(test_t *_dev, uint32 _idx0, attr_value_t *ret)
#line 1138 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1138 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    attr_value_t v3264_ret UNUSED ;
    #line 1138 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    memset((void *)&v3264_ret, 0, sizeof(attr_value_t ));
    #line 1138 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        uint64 v3265_table_size UNUSED  = 0;
        {
            #line 1140 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint32 v3266__ret_num UNUSED  = 0;
            #line 1140 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (_DML_M_arri__register_view__number_of_registers(_dev, _idx0, &v3266__ret_num))
            #line 1140 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            return 1;
            #line 1140 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v3265_table_size = v3266__ret_num;
            #line 26691 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
        }
        #line 1141 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v3264_ret = SIM_alloc_attr_list(v3265_table_size);
        int v3265_i UNUSED  = 0;
        for (v3265_i = 0; v3265_i < v3265_table_size; (v3265_i)++)
        #line 1143 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            attr_value_t v3267_full_info UNUSED ;
            #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                attr_value_t v3268__ret_info UNUSED ;
                #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                memset((void *)&v3268__ret_info, 0, sizeof(attr_value_t ));
                #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_arri__register_view__register_info(_dev, _idx0, v3265_i, &v3268__ret_info))
                #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                return 1;
                #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v3267_full_info = v3268__ret_info;
                #line 26712 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
            }
            #line 1148 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            SIM_attr_list_set_item(&v3264_ret, v3265_i, SIM_attr_copy(SIM_attr_list_item(v3267_full_info, 3)));
            SIM_attr_free(&v3267_full_info);
        }
    }
    #line 1151 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *ret = v3264_ret;
    #line 1151 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1151 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 26725 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* arri[$i].register_view_catalog.register_names */
static bool _DML_M_arri__register_view_catalog__register_names(test_t *_dev, uint32 _idx0, attr_value_t *ret)
#line 1124 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1124 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    attr_value_t v3269_ret UNUSED ;
    #line 1124 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    memset((void *)&v3269_ret, 0, sizeof(attr_value_t ));
    #line 1124 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        uint64 v3270_table_size UNUSED  = 0;
        {
            #line 1126 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint32 v3271__ret_num UNUSED  = 0;
            #line 1126 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (_DML_M_arri__register_view__number_of_registers(_dev, _idx0, &v3271__ret_num))
            #line 1126 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            return 1;
            #line 1126 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v3270_table_size = v3271__ret_num;
            #line 26747 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
        }
        #line 1127 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v3269_ret = SIM_alloc_attr_list(v3270_table_size);
        int v3270_i UNUSED  = 0;
        for (v3270_i = 0; v3270_i < v3270_table_size; (v3270_i)++)
        #line 1129 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            attr_value_t v3272_full_info UNUSED ;
            #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                attr_value_t v3273__ret_info UNUSED ;
                #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                memset((void *)&v3273__ret_info, 0, sizeof(attr_value_t ));
                #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_arri__register_view__register_info(_dev, _idx0, v3270_i, &v3273__ret_info))
                #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                return 1;
                #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v3272_full_info = v3273__ret_info;
                #line 26768 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
            }
            #line 1134 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            SIM_attr_list_set_item(&v3269_ret, v3270_i, SIM_attr_copy(SIM_attr_list_item(v3272_full_info, 0)));
            SIM_attr_free(&v3272_full_info);
        }
    }
    #line 1137 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *ret = v3269_ret;
    #line 1137 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1137 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 26781 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* arri[$i].register_view.set_register_value */
static bool _DML_M_arri__register_view__set_register_value(test_t *_dev, uint32 _idx0, uint32 reg, uint64 val)
#line 1105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v3275_args UNUSED ;
        #line 1106 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v3275_args, 0, sizeof(attr_value_t ));
        #line 1116 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v3275_args = SIM_make_attr_list(8, SIM_make_attr_string("test"), SIM_make_attr_string("arri"), SIM_make_attr_string(__qname(&_dev->_qname_cache, "arri[%u]", (int)_idx0)), SIM_make_attr_uint64(reg), SIM_make_attr_object(&_dev->obj), SIM_make_attr_uint64(0), SIM_make_attr_boolean(1), SIM_make_attr_uint64(val));
        #line 1118 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        VT_call_python_module_function("register_view", "set_register_value", &v3275_args);
        #line 1120 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        SIM_attr_free(&v3275_args);
    }
    #line 1121 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1121 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 26803 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* arri[$i].register_view.register_info */
static bool _DML_M_arri__register_view__register_info(test_t *_dev, uint32 _idx0, uint32 reg, attr_value_t *info)
#line 1072 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1072 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    attr_value_t v3276_info UNUSED ;
    #line 1072 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    memset((void *)&v3276_info, 0, sizeof(attr_value_t ));
    #line 1072 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v3277_args UNUSED ;
        #line 1073 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v3277_args, 0, sizeof(attr_value_t ));
        #line 1078 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v3277_args = SIM_make_attr_list(3, SIM_make_attr_string("test"), SIM_make_attr_string(__qname(&_dev->_qname_cache, "arri[%u]", (int)_idx0)), SIM_make_attr_uint64(reg));
        #line 1082 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v3276_info = VT_call_python_module_function("register_view", "register_info", &v3277_args);
        SIM_attr_free(&v3277_args);
    }
    #line 1084 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *info = v3276_info;
    #line 1084 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1084 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 26830 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* arri[$i].register_view.number_of_registers */
static bool _DML_M_arri__register_view__number_of_registers(test_t *_dev, uint32 _idx0, uint32 *num)
#line 1056 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1056 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    uint32 v3278_num UNUSED  = 0;
    #line 1056 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v3279_args UNUSED ;
        #line 1057 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v3279_args, 0, sizeof(attr_value_t ));
        #line 1061 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v3279_args = SIM_make_attr_list(2, SIM_make_attr_string("test"), SIM_make_attr_string(__qname(&_dev->_qname_cache, "arri[%u]", (int)_idx0)));
        #line 1063 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v3279_ret UNUSED ;
        #line 1063 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v3279_ret, 0, sizeof(attr_value_t ));
        #line 1066 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v3279_ret = VT_call_python_module_function("register_view", "number_of_registers", &v3279_args);
        SIM_attr_free(&v3279_args);
        #line 1069 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v3278_num = SIM_attr_integer(v3279_ret);
        SIM_attr_free(&v3279_ret);
    }
    #line 1071 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *num = v3278_num;
    #line 1071 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1071 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 26862 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* arri[$i].register_view.get_register_value */
static bool _DML_M_arri__register_view__get_register_value(test_t *_dev, uint32 _idx0, uint32 reg, uint64 *val)
#line 1085 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1085 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    uint64 v3280_val UNUSED  = 0;
    #line 1085 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v3281_args UNUSED ;
        #line 1086 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v3281_args, 0, sizeof(attr_value_t ));
        #line 1095 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v3281_args = SIM_make_attr_list(7, SIM_make_attr_string("test"), SIM_make_attr_string("arri"), SIM_make_attr_string(__qname(&_dev->_qname_cache, "arri[%u]", (int)_idx0)), SIM_make_attr_uint64(reg), SIM_make_attr_object(&_dev->obj), SIM_make_attr_uint64(0), SIM_make_attr_boolean(1));
        #line 1097 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v3281_ret UNUSED ;
        #line 1097 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v3281_ret, 0, sizeof(attr_value_t ));
        #line 1099 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v3281_ret = VT_call_python_module_function("register_view", "get_register_value", &v3281_args);
        SIM_attr_free(&v3281_args);
        #line 1102 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v3280_val = SIM_attr_integer(v3281_ret);
        SIM_attr_free(&v3281_ret);
    }
    #line 1104 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *val = v3280_val;
    #line 1104 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1104 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 26894 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* arri[$i].register_view.description */
static bool _DML_M_arri__register_view__description(test_t *_dev, uint32 _idx0, char const **desc)
#line 1026 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1026 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    char const *v3282_desc UNUSED  = NULL;
    #line 1026 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v3283_args UNUSED ;
        #line 1027 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v3283_args, 0, sizeof(attr_value_t ));
        #line 1031 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v3283_args = SIM_make_attr_list(2, SIM_make_attr_string("test"), SIM_make_attr_string(__qname(&_dev->_qname_cache, "arri[%u]", (int)_idx0)));
        #line 1033 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v3283_ret UNUSED ;
        #line 1033 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v3283_ret, 0, sizeof(attr_value_t ));
        #line 1036 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v3283_ret = VT_call_python_module_function("register_view", "description", &v3283_args);
        SIM_attr_free(&v3283_args);
        v3282_desc = SIM_attr_string(v3283_ret);
    }
    #line 1039 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *desc = v3282_desc;
    #line 1039 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1039 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 26924 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* arri[$i].register_view.big_endian_bitorder */
static bool _DML_M_arri__register_view__big_endian_bitorder(test_t *_dev, uint32 _idx0, bool *big_endian)
#line 1040 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1040 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bool v3284_big_endian UNUSED  = 0;
    #line 1040 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v3285_args UNUSED ;
        #line 1041 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v3285_args, 0, sizeof(attr_value_t ));
        #line 1045 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v3285_args = SIM_make_attr_list(2, SIM_make_attr_string("test"), SIM_make_attr_string(__qname(&_dev->_qname_cache, "arri[%u]", (int)_idx0)));
        #line 1047 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v3285_ret UNUSED ;
        #line 1047 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v3285_ret, 0, sizeof(attr_value_t ));
        #line 1050 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v3285_ret = VT_call_python_module_function("register_view", "big_endian_bitorder", &v3285_args);
        SIM_attr_free(&v3285_args);
        #line 1053 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v3284_big_endian = SIM_attr_boolean(v3285_ret);
        SIM_attr_free(&v3285_ret);
    }
    #line 1055 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *big_endian = v3284_big_endian;
    #line 1055 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1055 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 26956 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* arri[$i].io_memory.operation */
static bool _DML_M_arri__io_memory__operation(test_t *_dev, uint32 _idx0, generic_transaction_t *mem_op, map_info_t map_info, exception_type_t *ex)
#line 876 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 876 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    exception_type_t v3286_ex UNUSED  = 0;
    v3286_ex = 0x401;
    #line 879 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_DML_M_arri__access(_dev, _idx0, mem_op, SIM_get_mem_op_physical_address(mem_op) - map_info.base + map_info.start, SIM_get_mem_op_size(mem_op)))
    #line 879 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    goto throw51;
    #line 884 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (false) throw51:
    #line 884 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v3286_ex = 0x407;
    *ex = v3286_ex;
    #line 885 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 885 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 26978 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* arri[$i].access */
static bool _DML_M_arri__access(test_t *_dev, uint32 _idx0, generic_transaction_t *memop, physical_address_t offset, physical_address_t size)
#line 449 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    if (size > 8)
    #line 450 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        SIM_LOG_ERROR(_dev->arri._obj[_idx0], 0, "Oversized access to %s", "arri");
        return 1;
    }
    if (SIM_mem_op_is_read(memop))
    {
        #line 455 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        generic_transaction_t *v3293_memop UNUSED  = memop;
        #line 455 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        physical_address_t v3293_offset UNUSED  = offset;
        #line 455 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        physical_address_t v3293_size UNUSED  = size;
        #line 487 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            bool v3294_success UNUSED  = 0;
            uint64 v3294_val UNUSED  = 0;
            {
                #line 490 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                bool v3295__ret_success UNUSED  = 0;
                #line 490 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint64 v3295__ret_readvalue UNUSED  = 0;
                #line 490 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_arri__read_access(_dev, _idx0, v3293_memop, v3293_offset, v3293_size, &v3295__ret_success, &v3295__ret_readvalue))
                #line 490 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                return 1;
                #line 490 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v3294_success = v3295__ret_success;
                #line 490 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v3294_val = v3295__ret_readvalue;
                #line 27015 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
            }
            #line 491 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (!v3294_success)
            {
                #line 617 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                bool v3297_success UNUSED  = 0;
                #line 617 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint64 v3297_value UNUSED  = 0;
                #line 619 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v3297_success = 0;
                #line 617 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v3294_success = v3297_success;
                #line 617 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v3294_val = v3297_value;
                #line 492 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            #line 494 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (!v3294_success)
            {
                #line 495 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                generic_transaction_t *v3300_memop UNUSED  = v3293_memop;
                #line 495 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                physical_address_t v3300_offset UNUSED  = v3293_offset;
                #line 495 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                physical_address_t v3300_size UNUSED  = v3293_size;
                #line 762 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                SIM_LOG_INFO(4, _dev->arri._obj[_idx0], 0, "Missed in bank %s", "arri");
                #line 768 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                _DML_M_arri__log_miss(_dev, _idx0, v3300_memop, v3300_offset, v3300_size);
                return 1;
                #line 495 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            else
            {
                #line 497 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                generic_transaction_t *v3305_memop UNUSED  = v3293_memop;
                #line 497 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint64 v3305_val UNUSED  = v3294_val;
                #line 502 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    #line 502 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    generic_transaction_t *v3307_memop UNUSED  = v3305_memop;
                    #line 502 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    uint64 v3307_value UNUSED  = v3305_val;
                    #line 478 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    SIM_set_mem_op_value_le(v3307_memop, v3307_value);
                    #line 502 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 497 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            #line 499 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 455 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    else
    #line 456 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        uint64 v3309_writeval UNUSED  = 0;
        {
            #line 458 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            generic_transaction_t *v3310_memop UNUSED  = memop;
            #line 463 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint64 v3310_writeval UNUSED  = 0;
            #line 467 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v3310_writeval = SIM_get_mem_op_value_le(v3310_memop);
            #line 463 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v3309_writeval = v3310_writeval;
            #line 458 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        {
            #line 459 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            generic_transaction_t *v3312_memop UNUSED  = memop;
            #line 459 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            physical_address_t v3312_offset UNUSED  = offset;
            #line 459 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            physical_address_t v3312_size UNUSED  = size;
            #line 459 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint64 v3312_value UNUSED  = v3309_writeval;
            #line 624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                bool v3313_success UNUSED  = 0;
                {
                    #line 626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    bool v3314__ret_success UNUSED  = 0;
                    #line 626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    if (_DML_M_arri__write_access(_dev, _idx0, v3312_memop, v3312_offset, v3312_size, v3312_value, &v3314__ret_success))
                    #line 626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    return 1;
                    #line 626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    v3313_success = v3314__ret_success;
                    #line 27106 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
                }
                #line 627 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (!v3313_success)
                {
                    #line 724 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    bool v3316_success UNUSED  = 0;
                    #line 727 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    v3316_success = 0;
                    #line 724 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    v3313_success = v3316_success;
                    #line 628 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 630 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (!v3313_success)
                {
                    #line 631 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    generic_transaction_t *v3319_memop UNUSED  = v3312_memop;
                    #line 631 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    physical_address_t v3319_offset UNUSED  = v3312_offset;
                    #line 631 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    physical_address_t v3319_size UNUSED  = v3312_size;
                    #line 762 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    SIM_LOG_INFO(4, _dev->arri._obj[_idx0], 0, "Missed in bank %s", "arri");
                    #line 768 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    _DML_M_arri__log_miss(_dev, _idx0, v3319_memop, v3319_offset, v3319_size);
                    return 1;
                    #line 631 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                else
                {
                    #line 633 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 635 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            #line 459 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
    }
    return 0;
    #line 461 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 27147 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* arri[$i].write_access */
static bool _DML_M_arri__write_access(test_t *_dev, uint32 _idx0, generic_transaction_t *memop, physical_address_t offset, physical_address_t size, uint64 writevalue, bool *success)
#line 644 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 644 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bool v3326_success UNUSED  = 0;
    #line 644 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        conf_object_t *v3327_bank_obj UNUSED  = NULL;
        v3327_bank_obj = _DML_M_arri___non_anonymous_bank_obj(_dev, _idx0);
        #line 648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        bool v3327_suppress UNUSED  = 0;
        conf_object_t *v3327_ini UNUSED  = SIM_get_mem_op_initiator(memop);
        if (!SIM_get_mem_op_inquiry(memop))
        #line 653 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        _callback_before_write(v3327_bank_obj, v3327_ini, &offset, size, &writevalue, &v3327_suppress, &_dev->arri._connections[_idx0], &_dev->arri._before_write_callbacks[_idx0]);
        #line 655 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (v3327_suppress)
        #line 655 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            v3326_success = 1;
            if (!SIM_get_mem_op_inquiry(memop))
            #line 659 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            _callback_after_write(v3327_bank_obj, v3327_ini, &offset, size, &v3326_success, &_dev->arri._connections[_idx0], &_dev->arri._after_write_callbacks[_idx0]);
            #line 661 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            goto exit630;
        }
        #line 664 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            uint8 v3332_accessed_size UNUSED  = 0;
            {
                #line 666 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint8 v3333__ret_access_size UNUSED  = 0;
                #line 666 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_arri___write_one_reg(_dev, _idx0, memop, offset, size, writevalue, &v3333__ret_access_size))
                #line 666 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                return 1;
                #line 666 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v3332_accessed_size = v3333__ret_access_size;
                #line 27188 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
            }
            #line 668 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v3326_success = v3332_accessed_size == size;
            if (!SIM_get_mem_op_inquiry(memop))
            #line 671 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            _callback_after_write(v3327_bank_obj, v3327_ini, &offset, size, &v3326_success, &_dev->arri._connections[_idx0], &_dev->arri._after_write_callbacks[_idx0]);
            #line 673 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 708 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 708 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
exit630: ;
    #line 708 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *success = v3326_success;
    #line 708 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 708 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 27207 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* arri[$i]._write_one_reg */
static bool _DML_M_arri___write_one_reg(test_t *_dev, uint32 _idx0, generic_transaction_t *memop, uint64 offset, int64 size, uint64 write_value, uint8 *access_size)
#line 712 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 27213 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
    bool v3336_success UNUSED  = 0;
    v3336_success = _DML_M_arri___unmapped_write_access(_dev, (uint32 )(_idx0), memop, (uint64 )(offset), (uint64 )(size), (uint64 )(write_value));
    *access_size = (uint8 )(v3336_success ? (size) : 0LL);
    return 0;
    #line 716 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 27220 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* arri[$i]._unmapped_write_access */
static bool _DML_M_arri___unmapped_write_access(test_t *_dev, uint32 _idx0, generic_transaction_t *memop, physical_address_t offset, physical_address_t size, uint64 writevalue)
#line 755 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 751 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bool success UNUSED  = 0;
    #line 756 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    success = 0;
    return success;
    #line 757 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 27233 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* arri[$i]._non_anonymous_bank_obj */
static conf_object_t *_DML_M_arri___non_anonymous_bank_obj(test_t *_dev, uint32 _idx0)
#line 506 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 506 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    conf_object_t *bank_obj UNUSED  = NULL;
    #line 508 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_dev->arri._cached_bank_obj[_idx0] == (NULL))
    #line 508 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        char v3343_name[(uint64 )_dml_strlen(__qname(&_dev->_qname_cache, "arri[%u]", (int)_idx0)) + 6] UNUSED ;
        #line 509 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v3343_name, 0, sizeof(char [(uint64 )_dml_strlen(__qname(&_dev->_qname_cache, "arri[%u]", (int)_idx0)) + 6]));
        _dml_strcpy(v3343_name, "bank.");
        _dml_strcpy(v3343_name + 5, __qname(&_dev->_qname_cache, "arri[%u]", (int)_idx0));
        _dev->arri._cached_bank_obj[_idx0] = SIM_object_descendant(&_dev->obj, v3343_name);
    }
    bank_obj = _dev->arri._cached_bank_obj[_idx0];
    #line 518 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return bank_obj;
    #line 518 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 27257 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* arri[$i].log_miss */
static void  _DML_M_arri__log_miss(test_t *_dev, uint32 _idx0, generic_transaction_t *memop, physical_address_t offset, physical_address_t size)
#line 774 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    if (SIM_get_mem_op_inquiry(memop))
    goto exit633;
    if (SIM_mem_op_is_read(memop))
    SIM_LOG_SPEC_VIOLATION(1, _dev->arri._obj[_idx0], Register_Read, "%lld byte read access at offset %#llx%s (addr %#llx) outside registers or misaligned access", (uint64 )size, (uint64 )offset, " in arri", (uint64 )SIM_get_mem_op_physical_address(memop));
    #line 783 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    else
    SIM_LOG_SPEC_VIOLATION(1, _dev->arri._obj[_idx0], Register_Write, "%lld byte write access at offset %#llx%s (addr %#llx) outside registers or misaligned access", (uint64 )size, (uint64 )offset, " in arri", (uint64 )SIM_get_mem_op_physical_address(memop));
    #line 789 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
exit633: ;
    #line 789 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return;
    #line 789 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 27276 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* arri[$i].read_access */
static bool _DML_M_arri__read_access(test_t *_dev, uint32 _idx0, generic_transaction_t *memop, physical_address_t offset, physical_address_t size, bool *success, uint64 *readvalue)
#line 522 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 522 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bool v3346_success UNUSED  = 0;
    #line 522 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    uint64 v3346_readvalue UNUSED  = 0;
    #line 522 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        conf_object_t *v3347_bank_obj UNUSED  = NULL;
        v3347_bank_obj = _DML_M_arri___non_anonymous_bank_obj(_dev, _idx0);
        #line 526 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        bool v3347_inquiry UNUSED  = SIM_get_mem_op_inquiry(memop);
        bool v3347_inquiry_override UNUSED  = 0;
        conf_object_t *v3347_ini UNUSED  = SIM_get_mem_op_initiator(memop);
        if (!v3347_inquiry)
        #line 529 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            #line 532 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            _callback_before_read(v3347_bank_obj, v3347_ini, &v3347_inquiry_override, &offset, size, &_dev->arri._connections[_idx0], &_dev->arri._before_read_callbacks[_idx0]);
            if (v3347_inquiry_override)
            #line 533 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                #line 535 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                SIM_set_mem_op_inquiry(memop, 1);
                v3347_inquiry = 1;
            }
        }
        {
            uint8 v3351_accessed_size UNUSED  = 0;
            {
                #line 541 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint8 v3352__ret_consumed_size UNUSED  = 0;
                #line 541 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint64 v3352__ret_readvalue UNUSED  = 0;
                #line 541 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_arri___read_one_reg(_dev, _idx0, memop, offset, size, &v3352__ret_consumed_size, &v3352__ret_readvalue))
                #line 541 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                return 1;
                #line 541 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v3351_accessed_size = v3352__ret_consumed_size;
                #line 541 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v3346_readvalue = v3352__ret_readvalue;
                #line 27322 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
            }
            #line 543 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v3346_success = v3351_accessed_size == size;
            if (!v3347_inquiry || v3347_inquiry_override)
            #line 547 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            _callback_after_read(v3347_bank_obj, v3347_ini, &offset, size, &v3346_readvalue, &v3346_success, &_dev->arri._connections[_idx0], &_dev->arri._after_read_callbacks[_idx0]);
            #line 549 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (v3347_inquiry_override)
            SIM_set_mem_op_inquiry(memop, 0);
            #line 552 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            goto exit634;
        }
        #line 601 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 601 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
exit634: ;
    #line 601 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *success = v3346_success;
    #line 601 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *readvalue = v3346_readvalue;
    #line 601 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 601 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 27347 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* arri[$i]._read_one_reg */
static bool _DML_M_arri___read_one_reg(test_t *_dev, uint32 _idx0, generic_transaction_t *memop, uint64 offset, int64 access_size, uint8 *consumed_size, uint64 *readvalue)
#line 605 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 27353 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
    bool v3356_success UNUSED  = 0;
    {
        uint64 v3357__ret_readvalue UNUSED  = 0LL;
        v3356_success = _DML_M_arri___unmapped_read_access(_dev, (uint32 )(_idx0), memop, (uint64 )(offset), (uint64 )(access_size), &v3357__ret_readvalue);
        *readvalue = v3357__ret_readvalue;
    }
    *consumed_size = (uint8 )(v3356_success ? (access_size) : 0LL);
    return 0;
    #line 609 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 27364 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* arri[$i]._unmapped_read_access */
static bool _DML_M_arri___unmapped_read_access(test_t *_dev, uint32 _idx0, generic_transaction_t *memop, physical_address_t offset, physical_address_t size, uint64 *readvalue)
#line 734 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 731 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bool success UNUSED  = 0;
    #line 731 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 731 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        *(readvalue) = 0;
        #line 731 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 746 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    success = 0;
    #line 748 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return success;
    #line 748 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 27384 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* arri[$i].int_register.write */
static bool _DML_M_arri__int_register__write(test_t *_dev, uint32 _idx0, int num, uint64 val)
#line 916 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 27390 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
    return 0;
    #line 924 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 27394 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* arri[$i].int_register.register_info */
static bool _DML_M_arri__int_register__register_info(test_t *_dev, uint32 _idx0, int reg, ireg_info_t reqinfo, int *info)
#line 941 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 941 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    int v3361_info UNUSED  = 0;
    v3361_info = 0;
    *info = v3361_info;
    #line 943 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 943 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 27408 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* arri[$i].int_register.read */
static bool _DML_M_arri__int_register__read(test_t *_dev, uint32 _idx0, int num, uint64 *val)
#line 905 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 27414 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
    *val = 0ULL;
    return 0;
    #line 914 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 27419 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* arri[$i].int_register.get_number */
static bool _DML_M_arri__int_register__get_number(test_t *_dev, uint32 _idx0, char const *name, int *num)
#line 893 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 27425 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
    *num = (int32 )-1LL;
    return 0;
    #line 897 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 27430 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* arri[$i].int_register.get_name */
static bool _DML_M_arri__int_register__get_name(test_t *_dev, uint32 _idx0, int num, char const **name)
#line 899 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 27436 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
    *name = NULL;
    return 0;
    #line 903 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 27441 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* arri[$i].int_register.all_registers */
static bool _DML_M_arri__int_register__all_registers(test_t *_dev, uint32 _idx0, attr_value_t *vals)
#line 926 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 926 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    attr_value_t v3363_vals UNUSED ;
    #line 926 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    memset((void *)&v3363_vals, 0, sizeof(attr_value_t ));
    #line 926 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 929 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        int v3364_count UNUSED  = 0;
        #line 933 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v3363_vals = SIM_alloc_attr_list(v3364_count);
        v3364_count = 0;
        #line 939 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 939 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *vals = v3363_vals;
    #line 939 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 939 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 27466 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* arri[$i].instrumentation_order.move_before */
static bool _DML_M_arri__instrumentation_order__move_before(test_t *_dev, uint32 _idx0, conf_object_t *connection, conf_object_t *before, bool *success)
#line 1018 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1018 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bool v3365_success UNUSED  = 0;
    v3365_success = _move_before(connection, before, &_dev->arri._connections[_idx0]);
    *success = v3365_success;
    #line 1020 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1020 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 27480 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* arri[$i].instrumentation_order.get_connections */
static bool _DML_M_arri__instrumentation_order__get_connections(test_t *_dev, uint32 _idx0, attr_value_t *connections)
#line 1014 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1014 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    attr_value_t v3367_connections UNUSED ;
    #line 1014 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    memset((void *)&v3367_connections, 0, sizeof(attr_value_t ));
    v3367_connections = _get_connections(&_dev->arri._connections[_idx0]);
    *connections = v3367_connections;
    #line 1016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 27496 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* arri[$i].bank_instrumentation_subscribe.remove_connection_callbacks */
static bool _DML_M_arri__bank_instrumentation_subscribe__remove_connection_callbacks(test_t *_dev, uint32 _idx0, conf_object_t *connection)
#line 1002 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1004 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _remove_connection_callbacks(_DML_M_arri___non_anonymous_bank_obj(_dev, _idx0), connection, &_dev->arri._connections[_idx0]);
    return 0;
    #line 1005 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 27507 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* arri[$i].bank_instrumentation_subscribe.remove_callback */
static bool _DML_M_arri__bank_instrumentation_subscribe__remove_callback(test_t *_dev, uint32 _idx0, bank_callback_handle_t callback)
#line 995 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 999 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _remove_callback(callback, &_dev->arri._connections[_idx0], &_dev->arri._before_read_callbacks[_idx0], &_dev->arri._after_read_callbacks[_idx0], &_dev->arri._before_write_callbacks[_idx0], &_dev->arri._after_write_callbacks[_idx0]);
    return 0;
    #line 1000 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 27518 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* arri[$i].bank_instrumentation_subscribe.register_before_write */
static bool _DML_M_arri__bank_instrumentation_subscribe__register_before_write(test_t *_dev, uint32 _idx0, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data, bank_callback_handle_t *handle)
#line 977 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 977 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bank_callback_handle_t v3373_handle UNUSED  = 0;
    #line 981 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v3373_handle = _register_before_write(_DML_M_arri___non_anonymous_bank_obj(_dev, _idx0), connection, offset, size, before_write, user_data, &_dev->arri._connections[_idx0], &_dev->arri._before_write_callbacks[_idx0]);
    *handle = v3373_handle;
    #line 982 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 982 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 27533 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* arri[$i].bank_instrumentation_subscribe.register_before_read */
static bool _DML_M_arri__bank_instrumentation_subscribe__register_before_read(test_t *_dev, uint32 _idx0, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data, bank_callback_handle_t *handle)
#line 954 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 954 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bank_callback_handle_t v3375_handle UNUSED  = 0;
    #line 958 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v3375_handle = _register_before_read(_DML_M_arri___non_anonymous_bank_obj(_dev, _idx0), connection, offset, size, before_read, user_data, &_dev->arri._connections[_idx0], &_dev->arri._before_read_callbacks[_idx0]);
    *handle = v3375_handle;
    #line 959 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 959 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 27548 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* arri[$i].bank_instrumentation_subscribe.register_after_write */
static bool _DML_M_arri__bank_instrumentation_subscribe__register_after_write(test_t *_dev, uint32 _idx0, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data, bank_callback_handle_t *handle)
#line 988 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 988 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bank_callback_handle_t v3377_handle UNUSED  = 0;
    #line 992 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v3377_handle = _register_after_write(_DML_M_arri___non_anonymous_bank_obj(_dev, _idx0), connection, offset, size, after_write, user_data, &_dev->arri._connections[_idx0], &_dev->arri._after_write_callbacks[_idx0]);
    *handle = v3377_handle;
    #line 993 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 993 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 27563 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* arri[$i].bank_instrumentation_subscribe.register_after_read */
static bool _DML_M_arri__bank_instrumentation_subscribe__register_after_read(test_t *_dev, uint32 _idx0, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data, bank_callback_handle_t *handle)
#line 965 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 965 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bank_callback_handle_t v3379_handle UNUSED  = 0;
    #line 969 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v3379_handle = _register_after_read(_DML_M_arri___non_anonymous_bank_obj(_dev, _idx0), connection, offset, size, after_read, user_data, &_dev->arri._connections[_idx0], &_dev->arri._after_read_callbacks[_idx0]);
    *handle = v3379_handle;
    #line 970 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 970 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 27578 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* arri[$i].bank_instrumentation_subscribe.enable_connection_callbacks */
static bool _DML_M_arri__bank_instrumentation_subscribe__enable_connection_callbacks(test_t *_dev, uint32 _idx0, conf_object_t *connection)
#line 1006 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    _enable_connection_callbacks(connection, &_dev->arri._connections[_idx0]);
    return 0;
    #line 1008 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 27588 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* arri[$i].bank_instrumentation_subscribe.disable_connection_callbacks */
static bool _DML_M_arri__bank_instrumentation_subscribe__disable_connection_callbacks(test_t *_dev, uint32 _idx0, conf_object_t *connection)
#line 1009 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    _disable_connection_callbacks(connection, &_dev->arri._connections[_idx0]);
    return 0;
    #line 1011 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 27598 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* arr[$j].register_view_catalog.register_offsets */
static bool _DML_M_arr__register_view_catalog__register_offsets(test_t *_dev, uint32 _idx0, attr_value_t *ret)
#line 1138 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1138 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    attr_value_t v3385_ret UNUSED ;
    #line 1138 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    memset((void *)&v3385_ret, 0, sizeof(attr_value_t ));
    #line 1138 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        uint64 v3386_table_size UNUSED  = 0;
        {
            #line 1140 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint32 v3387__ret_num UNUSED  = 0;
            #line 1140 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (_DML_M_arr__register_view__number_of_registers(_dev, _idx0, &v3387__ret_num))
            #line 1140 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            return 1;
            #line 1140 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v3386_table_size = v3387__ret_num;
            #line 27620 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
        }
        #line 1141 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v3385_ret = SIM_alloc_attr_list(v3386_table_size);
        int v3386_i UNUSED  = 0;
        for (v3386_i = 0; v3386_i < v3386_table_size; (v3386_i)++)
        #line 1143 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            attr_value_t v3388_full_info UNUSED ;
            #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                attr_value_t v3389__ret_info UNUSED ;
                #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                memset((void *)&v3389__ret_info, 0, sizeof(attr_value_t ));
                #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_arr__register_view__register_info(_dev, _idx0, v3386_i, &v3389__ret_info))
                #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                return 1;
                #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v3388_full_info = v3389__ret_info;
                #line 27641 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
            }
            #line 1148 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            SIM_attr_list_set_item(&v3385_ret, v3386_i, SIM_attr_copy(SIM_attr_list_item(v3388_full_info, 3)));
            SIM_attr_free(&v3388_full_info);
        }
    }
    #line 1151 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *ret = v3385_ret;
    #line 1151 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1151 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 27654 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* arr[$j].register_view_catalog.register_names */
static bool _DML_M_arr__register_view_catalog__register_names(test_t *_dev, uint32 _idx0, attr_value_t *ret)
#line 1124 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1124 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    attr_value_t v3390_ret UNUSED ;
    #line 1124 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    memset((void *)&v3390_ret, 0, sizeof(attr_value_t ));
    #line 1124 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        uint64 v3391_table_size UNUSED  = 0;
        {
            #line 1126 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint32 v3392__ret_num UNUSED  = 0;
            #line 1126 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (_DML_M_arr__register_view__number_of_registers(_dev, _idx0, &v3392__ret_num))
            #line 1126 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            return 1;
            #line 1126 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v3391_table_size = v3392__ret_num;
            #line 27676 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
        }
        #line 1127 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v3390_ret = SIM_alloc_attr_list(v3391_table_size);
        int v3391_i UNUSED  = 0;
        for (v3391_i = 0; v3391_i < v3391_table_size; (v3391_i)++)
        #line 1129 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            attr_value_t v3393_full_info UNUSED ;
            #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                attr_value_t v3394__ret_info UNUSED ;
                #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                memset((void *)&v3394__ret_info, 0, sizeof(attr_value_t ));
                #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_arr__register_view__register_info(_dev, _idx0, v3391_i, &v3394__ret_info))
                #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                return 1;
                #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v3393_full_info = v3394__ret_info;
                #line 27697 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
            }
            #line 1134 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            SIM_attr_list_set_item(&v3390_ret, v3391_i, SIM_attr_copy(SIM_attr_list_item(v3393_full_info, 0)));
            SIM_attr_free(&v3393_full_info);
        }
    }
    #line 1137 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *ret = v3390_ret;
    #line 1137 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1137 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 27710 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* arr[$j].register_view.set_register_value */
static bool _DML_M_arr__register_view__set_register_value(test_t *_dev, uint32 _idx0, uint32 reg, uint64 val)
#line 1105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v3396_args UNUSED ;
        #line 1106 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v3396_args, 0, sizeof(attr_value_t ));
        #line 1116 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v3396_args = SIM_make_attr_list(8, SIM_make_attr_string("test"), SIM_make_attr_string("arr"), SIM_make_attr_string(__qname(&_dev->_qname_cache, "arr[%u]", (int)_idx0)), SIM_make_attr_uint64(reg), SIM_make_attr_object(&_dev->obj), SIM_make_attr_uint64(0), SIM_make_attr_boolean(1), SIM_make_attr_uint64(val));
        #line 1118 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        VT_call_python_module_function("register_view", "set_register_value", &v3396_args);
        #line 1120 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        SIM_attr_free(&v3396_args);
    }
    #line 1121 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1121 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 27732 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* arr[$j].register_view.register_info */
static bool _DML_M_arr__register_view__register_info(test_t *_dev, uint32 _idx0, uint32 reg, attr_value_t *info)
#line 1072 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1072 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    attr_value_t v3397_info UNUSED ;
    #line 1072 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    memset((void *)&v3397_info, 0, sizeof(attr_value_t ));
    #line 1072 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v3398_args UNUSED ;
        #line 1073 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v3398_args, 0, sizeof(attr_value_t ));
        #line 1078 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v3398_args = SIM_make_attr_list(3, SIM_make_attr_string("test"), SIM_make_attr_string(__qname(&_dev->_qname_cache, "arr[%u]", (int)_idx0)), SIM_make_attr_uint64(reg));
        #line 1082 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v3397_info = VT_call_python_module_function("register_view", "register_info", &v3398_args);
        SIM_attr_free(&v3398_args);
    }
    #line 1084 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *info = v3397_info;
    #line 1084 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1084 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 27759 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* arr[$j].register_view.number_of_registers */
static bool _DML_M_arr__register_view__number_of_registers(test_t *_dev, uint32 _idx0, uint32 *num)
#line 1056 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1056 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    uint32 v3399_num UNUSED  = 0;
    #line 1056 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v3400_args UNUSED ;
        #line 1057 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v3400_args, 0, sizeof(attr_value_t ));
        #line 1061 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v3400_args = SIM_make_attr_list(2, SIM_make_attr_string("test"), SIM_make_attr_string(__qname(&_dev->_qname_cache, "arr[%u]", (int)_idx0)));
        #line 1063 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v3400_ret UNUSED ;
        #line 1063 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v3400_ret, 0, sizeof(attr_value_t ));
        #line 1066 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v3400_ret = VT_call_python_module_function("register_view", "number_of_registers", &v3400_args);
        SIM_attr_free(&v3400_args);
        #line 1069 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v3399_num = SIM_attr_integer(v3400_ret);
        SIM_attr_free(&v3400_ret);
    }
    #line 1071 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *num = v3399_num;
    #line 1071 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1071 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 27791 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* arr[$j].register_view.get_register_value */
static bool _DML_M_arr__register_view__get_register_value(test_t *_dev, uint32 _idx0, uint32 reg, uint64 *val)
#line 1085 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1085 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    uint64 v3401_val UNUSED  = 0;
    #line 1085 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v3402_args UNUSED ;
        #line 1086 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v3402_args, 0, sizeof(attr_value_t ));
        #line 1095 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v3402_args = SIM_make_attr_list(7, SIM_make_attr_string("test"), SIM_make_attr_string("arr"), SIM_make_attr_string(__qname(&_dev->_qname_cache, "arr[%u]", (int)_idx0)), SIM_make_attr_uint64(reg), SIM_make_attr_object(&_dev->obj), SIM_make_attr_uint64(0), SIM_make_attr_boolean(1));
        #line 1097 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v3402_ret UNUSED ;
        #line 1097 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v3402_ret, 0, sizeof(attr_value_t ));
        #line 1099 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v3402_ret = VT_call_python_module_function("register_view", "get_register_value", &v3402_args);
        SIM_attr_free(&v3402_args);
        #line 1102 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v3401_val = SIM_attr_integer(v3402_ret);
        SIM_attr_free(&v3402_ret);
    }
    #line 1104 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *val = v3401_val;
    #line 1104 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1104 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 27823 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* arr[$j].register_view.description */
static bool _DML_M_arr__register_view__description(test_t *_dev, uint32 _idx0, char const **desc)
#line 1026 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1026 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    char const *v3403_desc UNUSED  = NULL;
    #line 1026 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v3404_args UNUSED ;
        #line 1027 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v3404_args, 0, sizeof(attr_value_t ));
        #line 1031 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v3404_args = SIM_make_attr_list(2, SIM_make_attr_string("test"), SIM_make_attr_string(__qname(&_dev->_qname_cache, "arr[%u]", (int)_idx0)));
        #line 1033 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v3404_ret UNUSED ;
        #line 1033 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v3404_ret, 0, sizeof(attr_value_t ));
        #line 1036 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v3404_ret = VT_call_python_module_function("register_view", "description", &v3404_args);
        SIM_attr_free(&v3404_args);
        v3403_desc = SIM_attr_string(v3404_ret);
    }
    #line 1039 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *desc = v3403_desc;
    #line 1039 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1039 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 27853 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* arr[$j].register_view.big_endian_bitorder */
static bool _DML_M_arr__register_view__big_endian_bitorder(test_t *_dev, uint32 _idx0, bool *big_endian)
#line 1040 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1040 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bool v3405_big_endian UNUSED  = 0;
    #line 1040 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v3406_args UNUSED ;
        #line 1041 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v3406_args, 0, sizeof(attr_value_t ));
        #line 1045 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v3406_args = SIM_make_attr_list(2, SIM_make_attr_string("test"), SIM_make_attr_string(__qname(&_dev->_qname_cache, "arr[%u]", (int)_idx0)));
        #line 1047 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v3406_ret UNUSED ;
        #line 1047 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v3406_ret, 0, sizeof(attr_value_t ));
        #line 1050 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v3406_ret = VT_call_python_module_function("register_view", "big_endian_bitorder", &v3406_args);
        SIM_attr_free(&v3406_args);
        #line 1053 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v3405_big_endian = SIM_attr_boolean(v3406_ret);
        SIM_attr_free(&v3406_ret);
    }
    #line 1055 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *big_endian = v3405_big_endian;
    #line 1055 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1055 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 27885 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* arr[$j].io_memory.operation */
static bool _DML_M_arr__io_memory__operation(test_t *_dev, uint32 _idx0, generic_transaction_t *mem_op, map_info_t map_info, exception_type_t *ex)
#line 876 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 876 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    exception_type_t v3407_ex UNUSED  = 0;
    v3407_ex = 0x401;
    #line 879 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_DML_M_arr__access(_dev, _idx0, mem_op, SIM_get_mem_op_physical_address(mem_op) - map_info.base + map_info.start, SIM_get_mem_op_size(mem_op)))
    #line 879 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    goto throw52;
    #line 884 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (false) throw52:
    #line 884 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v3407_ex = 0x407;
    *ex = v3407_ex;
    #line 885 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 885 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 27907 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* arr[$j].access */
static bool _DML_M_arr__access(test_t *_dev, uint32 _idx0, generic_transaction_t *memop, physical_address_t offset, physical_address_t size)
#line 449 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    if (size > 8)
    #line 450 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        SIM_LOG_ERROR(_dev->arr._obj[_idx0], 0, "Oversized access to %s", "arr");
        return 1;
    }
    if (SIM_mem_op_is_read(memop))
    {
        #line 455 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        generic_transaction_t *v3414_memop UNUSED  = memop;
        #line 455 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        physical_address_t v3414_offset UNUSED  = offset;
        #line 455 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        physical_address_t v3414_size UNUSED  = size;
        #line 487 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            bool v3415_success UNUSED  = 0;
            uint64 v3415_val UNUSED  = 0;
            {
                #line 490 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                bool v3416__ret_success UNUSED  = 0;
                #line 490 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint64 v3416__ret_readvalue UNUSED  = 0;
                #line 490 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_arr__read_access(_dev, _idx0, v3414_memop, v3414_offset, v3414_size, &v3416__ret_success, &v3416__ret_readvalue))
                #line 490 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                return 1;
                #line 490 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v3415_success = v3416__ret_success;
                #line 490 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v3415_val = v3416__ret_readvalue;
                #line 27944 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
            }
            #line 491 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (!v3415_success)
            {
                #line 617 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                bool v3418_success UNUSED  = 0;
                #line 617 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint64 v3418_value UNUSED  = 0;
                #line 619 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v3418_success = 0;
                #line 617 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v3415_success = v3418_success;
                #line 617 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v3415_val = v3418_value;
                #line 492 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            #line 494 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (!v3415_success)
            {
                #line 495 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                generic_transaction_t *v3421_memop UNUSED  = v3414_memop;
                #line 495 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                physical_address_t v3421_offset UNUSED  = v3414_offset;
                #line 495 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                physical_address_t v3421_size UNUSED  = v3414_size;
                #line 762 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                SIM_LOG_INFO(4, _dev->arr._obj[_idx0], 0, "Missed in bank %s", "arr");
                #line 768 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                _DML_M_arr__log_miss(_dev, _idx0, v3421_memop, v3421_offset, v3421_size);
                return 1;
                #line 495 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            else
            {
                #line 497 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                generic_transaction_t *v3426_memop UNUSED  = v3414_memop;
                #line 497 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint64 v3426_val UNUSED  = v3415_val;
                #line 502 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    #line 502 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    generic_transaction_t *v3428_memop UNUSED  = v3426_memop;
                    #line 502 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    uint64 v3428_value UNUSED  = v3426_val;
                    #line 478 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    SIM_set_mem_op_value_le(v3428_memop, v3428_value);
                    #line 502 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 497 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            #line 499 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 455 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    else
    #line 456 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        uint64 v3430_writeval UNUSED  = 0;
        {
            #line 458 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            generic_transaction_t *v3431_memop UNUSED  = memop;
            #line 463 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint64 v3431_writeval UNUSED  = 0;
            #line 467 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v3431_writeval = SIM_get_mem_op_value_le(v3431_memop);
            #line 463 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v3430_writeval = v3431_writeval;
            #line 458 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        {
            #line 459 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            generic_transaction_t *v3433_memop UNUSED  = memop;
            #line 459 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            physical_address_t v3433_offset UNUSED  = offset;
            #line 459 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            physical_address_t v3433_size UNUSED  = size;
            #line 459 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint64 v3433_value UNUSED  = v3430_writeval;
            #line 624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                bool v3434_success UNUSED  = 0;
                {
                    #line 626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    bool v3435__ret_success UNUSED  = 0;
                    #line 626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    if (_DML_M_arr__write_access(_dev, _idx0, v3433_memop, v3433_offset, v3433_size, v3433_value, &v3435__ret_success))
                    #line 626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    return 1;
                    #line 626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    v3434_success = v3435__ret_success;
                    #line 28035 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
                }
                #line 627 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (!v3434_success)
                {
                    #line 724 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    bool v3437_success UNUSED  = 0;
                    #line 727 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    v3437_success = 0;
                    #line 724 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    v3434_success = v3437_success;
                    #line 628 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 630 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (!v3434_success)
                {
                    #line 631 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    generic_transaction_t *v3440_memop UNUSED  = v3433_memop;
                    #line 631 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    physical_address_t v3440_offset UNUSED  = v3433_offset;
                    #line 631 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    physical_address_t v3440_size UNUSED  = v3433_size;
                    #line 762 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    SIM_LOG_INFO(4, _dev->arr._obj[_idx0], 0, "Missed in bank %s", "arr");
                    #line 768 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    _DML_M_arr__log_miss(_dev, _idx0, v3440_memop, v3440_offset, v3440_size);
                    return 1;
                    #line 631 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                else
                {
                    #line 633 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 635 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            #line 459 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
    }
    return 0;
    #line 461 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 28076 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* arr[$j].write_access */
static bool _DML_M_arr__write_access(test_t *_dev, uint32 _idx0, generic_transaction_t *memop, physical_address_t offset, physical_address_t size, uint64 writevalue, bool *success)
#line 644 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 644 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bool v3447_success UNUSED  = 0;
    #line 644 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        conf_object_t *v3448_bank_obj UNUSED  = NULL;
        v3448_bank_obj = _DML_M_arr___non_anonymous_bank_obj(_dev, _idx0);
        #line 648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        bool v3448_suppress UNUSED  = 0;
        conf_object_t *v3448_ini UNUSED  = SIM_get_mem_op_initiator(memop);
        if (!SIM_get_mem_op_inquiry(memop))
        #line 653 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        _callback_before_write(v3448_bank_obj, v3448_ini, &offset, size, &writevalue, &v3448_suppress, &_dev->arr._connections[_idx0], &_dev->arr._before_write_callbacks[_idx0]);
        #line 655 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (v3448_suppress)
        #line 655 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            v3447_success = 1;
            if (!SIM_get_mem_op_inquiry(memop))
            #line 659 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            _callback_after_write(v3448_bank_obj, v3448_ini, &offset, size, &v3447_success, &_dev->arr._connections[_idx0], &_dev->arr._after_write_callbacks[_idx0]);
            #line 661 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            goto exit668;
        }
        #line 664 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            uint8 v3453_accessed_size UNUSED  = 0;
            {
                #line 666 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint8 v3454__ret_access_size UNUSED  = 0;
                #line 666 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_arr___write_one_reg(_dev, _idx0, memop, offset, size, writevalue, &v3454__ret_access_size))
                #line 666 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                return 1;
                #line 666 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v3453_accessed_size = v3454__ret_access_size;
                #line 28117 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
            }
            #line 668 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v3447_success = v3453_accessed_size == size;
            if (!SIM_get_mem_op_inquiry(memop))
            #line 671 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            _callback_after_write(v3448_bank_obj, v3448_ini, &offset, size, &v3447_success, &_dev->arr._connections[_idx0], &_dev->arr._after_write_callbacks[_idx0]);
            #line 673 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 708 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 708 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
exit668: ;
    #line 708 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *success = v3447_success;
    #line 708 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 708 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 28136 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* arr[$j]._write_one_reg */
static bool _DML_M_arr___write_one_reg(test_t *_dev, uint32 _idx0, generic_transaction_t *memop, uint64 offset, int64 size, uint64 write_value, uint8 *access_size)
#line 712 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 28142 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
    bool v3457_success UNUSED  = 0;
    v3457_success = _DML_M_arr___unmapped_write_access(_dev, (uint32 )(_idx0), memop, (uint64 )(offset), (uint64 )(size), (uint64 )(write_value));
    *access_size = (uint8 )(v3457_success ? (size) : 0LL);
    return 0;
    #line 716 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 28149 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* arr[$j]._unmapped_write_access */
static bool _DML_M_arr___unmapped_write_access(test_t *_dev, uint32 _idx0, generic_transaction_t *memop, physical_address_t offset, physical_address_t size, uint64 writevalue)
#line 755 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 751 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bool success UNUSED  = 0;
    #line 756 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    success = 0;
    return success;
    #line 757 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 28162 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* arr[$j]._non_anonymous_bank_obj */
static conf_object_t *_DML_M_arr___non_anonymous_bank_obj(test_t *_dev, uint32 _idx0)
#line 506 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 506 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    conf_object_t *bank_obj UNUSED  = NULL;
    #line 508 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_dev->arr._cached_bank_obj[_idx0] == (NULL))
    #line 508 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        char v3464_name[(uint64 )_dml_strlen(__qname(&_dev->_qname_cache, "arr[%u]", (int)_idx0)) + 6] UNUSED ;
        #line 509 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v3464_name, 0, sizeof(char [(uint64 )_dml_strlen(__qname(&_dev->_qname_cache, "arr[%u]", (int)_idx0)) + 6]));
        _dml_strcpy(v3464_name, "bank.");
        _dml_strcpy(v3464_name + 5, __qname(&_dev->_qname_cache, "arr[%u]", (int)_idx0));
        _dev->arr._cached_bank_obj[_idx0] = SIM_object_descendant(&_dev->obj, v3464_name);
    }
    bank_obj = _dev->arr._cached_bank_obj[_idx0];
    #line 518 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return bank_obj;
    #line 518 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 28186 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* arr[$j].log_miss */
static void  _DML_M_arr__log_miss(test_t *_dev, uint32 _idx0, generic_transaction_t *memop, physical_address_t offset, physical_address_t size)
#line 774 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    if (SIM_get_mem_op_inquiry(memop))
    goto exit671;
    if (SIM_mem_op_is_read(memop))
    SIM_LOG_SPEC_VIOLATION(1, _dev->arr._obj[_idx0], Register_Read, "%lld byte read access at offset %#llx%s (addr %#llx) outside registers or misaligned access", (uint64 )size, (uint64 )offset, " in arr", (uint64 )SIM_get_mem_op_physical_address(memop));
    #line 783 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    else
    SIM_LOG_SPEC_VIOLATION(1, _dev->arr._obj[_idx0], Register_Write, "%lld byte write access at offset %#llx%s (addr %#llx) outside registers or misaligned access", (uint64 )size, (uint64 )offset, " in arr", (uint64 )SIM_get_mem_op_physical_address(memop));
    #line 789 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
exit671: ;
    #line 789 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return;
    #line 789 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 28205 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* arr[$j].read_access */
static bool _DML_M_arr__read_access(test_t *_dev, uint32 _idx0, generic_transaction_t *memop, physical_address_t offset, physical_address_t size, bool *success, uint64 *readvalue)
#line 522 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 522 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bool v3467_success UNUSED  = 0;
    #line 522 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    uint64 v3467_readvalue UNUSED  = 0;
    #line 522 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        conf_object_t *v3468_bank_obj UNUSED  = NULL;
        v3468_bank_obj = _DML_M_arr___non_anonymous_bank_obj(_dev, _idx0);
        #line 526 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        bool v3468_inquiry UNUSED  = SIM_get_mem_op_inquiry(memop);
        bool v3468_inquiry_override UNUSED  = 0;
        conf_object_t *v3468_ini UNUSED  = SIM_get_mem_op_initiator(memop);
        if (!v3468_inquiry)
        #line 529 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            #line 532 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            _callback_before_read(v3468_bank_obj, v3468_ini, &v3468_inquiry_override, &offset, size, &_dev->arr._connections[_idx0], &_dev->arr._before_read_callbacks[_idx0]);
            if (v3468_inquiry_override)
            #line 533 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                #line 535 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                SIM_set_mem_op_inquiry(memop, 1);
                v3468_inquiry = 1;
            }
        }
        {
            uint8 v3472_accessed_size UNUSED  = 0;
            {
                #line 541 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint8 v3473__ret_consumed_size UNUSED  = 0;
                #line 541 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint64 v3473__ret_readvalue UNUSED  = 0;
                #line 541 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_arr___read_one_reg(_dev, _idx0, memop, offset, size, &v3473__ret_consumed_size, &v3473__ret_readvalue))
                #line 541 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                return 1;
                #line 541 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v3472_accessed_size = v3473__ret_consumed_size;
                #line 541 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v3467_readvalue = v3473__ret_readvalue;
                #line 28251 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
            }
            #line 543 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v3467_success = v3472_accessed_size == size;
            if (!v3468_inquiry || v3468_inquiry_override)
            #line 547 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            _callback_after_read(v3468_bank_obj, v3468_ini, &offset, size, &v3467_readvalue, &v3467_success, &_dev->arr._connections[_idx0], &_dev->arr._after_read_callbacks[_idx0]);
            #line 549 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (v3468_inquiry_override)
            SIM_set_mem_op_inquiry(memop, 0);
            #line 552 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            goto exit672;
        }
        #line 601 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 601 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
exit672: ;
    #line 601 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *success = v3467_success;
    #line 601 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *readvalue = v3467_readvalue;
    #line 601 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 601 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 28276 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* arr[$j]._read_one_reg */
static bool _DML_M_arr___read_one_reg(test_t *_dev, uint32 _idx0, generic_transaction_t *memop, uint64 offset, int64 access_size, uint8 *consumed_size, uint64 *readvalue)
#line 605 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 28282 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
    bool v3477_success UNUSED  = 0;
    {
        uint64 v3478__ret_readvalue UNUSED  = 0LL;
        v3477_success = _DML_M_arr___unmapped_read_access(_dev, (uint32 )(_idx0), memop, (uint64 )(offset), (uint64 )(access_size), &v3478__ret_readvalue);
        *readvalue = v3478__ret_readvalue;
    }
    *consumed_size = (uint8 )(v3477_success ? (access_size) : 0LL);
    return 0;
    #line 609 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 28293 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* arr[$j]._unmapped_read_access */
static bool _DML_M_arr___unmapped_read_access(test_t *_dev, uint32 _idx0, generic_transaction_t *memop, physical_address_t offset, physical_address_t size, uint64 *readvalue)
#line 734 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 731 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bool success UNUSED  = 0;
    #line 731 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 731 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        *(readvalue) = 0;
        #line 731 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 746 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    success = 0;
    #line 748 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return success;
    #line 748 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 28313 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* arr[$j].int_register.write */
static bool _DML_M_arr__int_register__write(test_t *_dev, uint32 _idx0, int num, uint64 val)
#line 916 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 28319 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
    return 0;
    #line 924 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 28323 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* arr[$j].int_register.register_info */
static bool _DML_M_arr__int_register__register_info(test_t *_dev, uint32 _idx0, int reg, ireg_info_t reqinfo, int *info)
#line 941 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 941 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    int v3482_info UNUSED  = 0;
    v3482_info = 0;
    *info = v3482_info;
    #line 943 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 943 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 28337 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* arr[$j].int_register.read */
static bool _DML_M_arr__int_register__read(test_t *_dev, uint32 _idx0, int num, uint64 *val)
#line 905 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 28343 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
    *val = 0ULL;
    return 0;
    #line 914 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 28348 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* arr[$j].int_register.get_number */
static bool _DML_M_arr__int_register__get_number(test_t *_dev, uint32 _idx0, char const *name, int *num)
#line 893 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 28354 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
    *num = (int32 )-1LL;
    return 0;
    #line 897 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 28359 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* arr[$j].int_register.get_name */
static bool _DML_M_arr__int_register__get_name(test_t *_dev, uint32 _idx0, int num, char const **name)
#line 899 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 28365 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
    *name = NULL;
    return 0;
    #line 903 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 28370 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* arr[$j].int_register.all_registers */
static bool _DML_M_arr__int_register__all_registers(test_t *_dev, uint32 _idx0, attr_value_t *vals)
#line 926 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 926 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    attr_value_t v3484_vals UNUSED ;
    #line 926 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    memset((void *)&v3484_vals, 0, sizeof(attr_value_t ));
    #line 926 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 929 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        int v3485_count UNUSED  = 0;
        #line 933 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v3484_vals = SIM_alloc_attr_list(v3485_count);
        v3485_count = 0;
        #line 939 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 939 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *vals = v3484_vals;
    #line 939 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 939 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 28395 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* arr[$j].instrumentation_order.move_before */
static bool _DML_M_arr__instrumentation_order__move_before(test_t *_dev, uint32 _idx0, conf_object_t *connection, conf_object_t *before, bool *success)
#line 1018 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1018 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bool v3486_success UNUSED  = 0;
    v3486_success = _move_before(connection, before, &_dev->arr._connections[_idx0]);
    *success = v3486_success;
    #line 1020 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1020 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 28409 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* arr[$j].instrumentation_order.get_connections */
static bool _DML_M_arr__instrumentation_order__get_connections(test_t *_dev, uint32 _idx0, attr_value_t *connections)
#line 1014 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1014 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    attr_value_t v3488_connections UNUSED ;
    #line 1014 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    memset((void *)&v3488_connections, 0, sizeof(attr_value_t ));
    v3488_connections = _get_connections(&_dev->arr._connections[_idx0]);
    *connections = v3488_connections;
    #line 1016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 28425 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* arr[$j].bank_instrumentation_subscribe.remove_connection_callbacks */
static bool _DML_M_arr__bank_instrumentation_subscribe__remove_connection_callbacks(test_t *_dev, uint32 _idx0, conf_object_t *connection)
#line 1002 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1004 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _remove_connection_callbacks(_DML_M_arr___non_anonymous_bank_obj(_dev, _idx0), connection, &_dev->arr._connections[_idx0]);
    return 0;
    #line 1005 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 28436 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* arr[$j].bank_instrumentation_subscribe.remove_callback */
static bool _DML_M_arr__bank_instrumentation_subscribe__remove_callback(test_t *_dev, uint32 _idx0, bank_callback_handle_t callback)
#line 995 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 999 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _remove_callback(callback, &_dev->arr._connections[_idx0], &_dev->arr._before_read_callbacks[_idx0], &_dev->arr._after_read_callbacks[_idx0], &_dev->arr._before_write_callbacks[_idx0], &_dev->arr._after_write_callbacks[_idx0]);
    return 0;
    #line 1000 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 28447 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* arr[$j].bank_instrumentation_subscribe.register_before_write */
static bool _DML_M_arr__bank_instrumentation_subscribe__register_before_write(test_t *_dev, uint32 _idx0, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data, bank_callback_handle_t *handle)
#line 977 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 977 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bank_callback_handle_t v3494_handle UNUSED  = 0;
    #line 981 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v3494_handle = _register_before_write(_DML_M_arr___non_anonymous_bank_obj(_dev, _idx0), connection, offset, size, before_write, user_data, &_dev->arr._connections[_idx0], &_dev->arr._before_write_callbacks[_idx0]);
    *handle = v3494_handle;
    #line 982 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 982 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 28462 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* arr[$j].bank_instrumentation_subscribe.register_before_read */
static bool _DML_M_arr__bank_instrumentation_subscribe__register_before_read(test_t *_dev, uint32 _idx0, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data, bank_callback_handle_t *handle)
#line 954 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 954 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bank_callback_handle_t v3496_handle UNUSED  = 0;
    #line 958 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v3496_handle = _register_before_read(_DML_M_arr___non_anonymous_bank_obj(_dev, _idx0), connection, offset, size, before_read, user_data, &_dev->arr._connections[_idx0], &_dev->arr._before_read_callbacks[_idx0]);
    *handle = v3496_handle;
    #line 959 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 959 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 28477 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* arr[$j].bank_instrumentation_subscribe.register_after_write */
static bool _DML_M_arr__bank_instrumentation_subscribe__register_after_write(test_t *_dev, uint32 _idx0, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data, bank_callback_handle_t *handle)
#line 988 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 988 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bank_callback_handle_t v3498_handle UNUSED  = 0;
    #line 992 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v3498_handle = _register_after_write(_DML_M_arr___non_anonymous_bank_obj(_dev, _idx0), connection, offset, size, after_write, user_data, &_dev->arr._connections[_idx0], &_dev->arr._after_write_callbacks[_idx0]);
    *handle = v3498_handle;
    #line 993 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 993 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 28492 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* arr[$j].bank_instrumentation_subscribe.register_after_read */
static bool _DML_M_arr__bank_instrumentation_subscribe__register_after_read(test_t *_dev, uint32 _idx0, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data, bank_callback_handle_t *handle)
#line 965 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 965 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bank_callback_handle_t v3500_handle UNUSED  = 0;
    #line 969 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v3500_handle = _register_after_read(_DML_M_arr___non_anonymous_bank_obj(_dev, _idx0), connection, offset, size, after_read, user_data, &_dev->arr._connections[_idx0], &_dev->arr._after_read_callbacks[_idx0]);
    *handle = v3500_handle;
    #line 970 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 970 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 28507 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* arr[$j].bank_instrumentation_subscribe.enable_connection_callbacks */
static bool _DML_M_arr__bank_instrumentation_subscribe__enable_connection_callbacks(test_t *_dev, uint32 _idx0, conf_object_t *connection)
#line 1006 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    _enable_connection_callbacks(connection, &_dev->arr._connections[_idx0]);
    return 0;
    #line 1008 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 28517 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* arr[$j].bank_instrumentation_subscribe.disable_connection_callbacks */
static bool _DML_M_arr__bank_instrumentation_subscribe__disable_connection_callbacks(test_t *_dev, uint32 _idx0, conf_object_t *connection)
#line 1009 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    _disable_connection_callbacks(connection, &_dev->arr._connections[_idx0]);
    return 0;
    #line 1011 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 28527 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* access.register_view_catalog.register_offsets */
static bool _DML_M_access__register_view_catalog__register_offsets(test_t *_dev, attr_value_t *ret)
#line 1138 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1138 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    attr_value_t v3506_ret UNUSED ;
    #line 1138 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    memset((void *)&v3506_ret, 0, sizeof(attr_value_t ));
    #line 1138 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        uint64 v3507_table_size UNUSED  = 0;
        {
            #line 1140 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint32 v3508__ret_num UNUSED  = 0;
            #line 1140 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (_DML_M_access__register_view__number_of_registers(_dev, &v3508__ret_num))
            #line 1140 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            return 1;
            #line 1140 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v3507_table_size = v3508__ret_num;
            #line 28549 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
        }
        #line 1141 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v3506_ret = SIM_alloc_attr_list(v3507_table_size);
        int v3507_i UNUSED  = 0;
        for (v3507_i = 0; v3507_i < v3507_table_size; (v3507_i)++)
        #line 1143 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            attr_value_t v3509_full_info UNUSED ;
            #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                attr_value_t v3510__ret_info UNUSED ;
                #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                memset((void *)&v3510__ret_info, 0, sizeof(attr_value_t ));
                #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_access__register_view__register_info(_dev, v3507_i, &v3510__ret_info))
                #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                return 1;
                #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v3509_full_info = v3510__ret_info;
                #line 28570 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
            }
            #line 1148 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            SIM_attr_list_set_item(&v3506_ret, v3507_i, SIM_attr_copy(SIM_attr_list_item(v3509_full_info, 3)));
            SIM_attr_free(&v3509_full_info);
        }
    }
    #line 1151 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *ret = v3506_ret;
    #line 1151 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1151 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 28583 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* access.register_view_catalog.register_names */
static bool _DML_M_access__register_view_catalog__register_names(test_t *_dev, attr_value_t *ret)
#line 1124 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1124 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    attr_value_t v3511_ret UNUSED ;
    #line 1124 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    memset((void *)&v3511_ret, 0, sizeof(attr_value_t ));
    #line 1124 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        uint64 v3512_table_size UNUSED  = 0;
        {
            #line 1126 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint32 v3513__ret_num UNUSED  = 0;
            #line 1126 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (_DML_M_access__register_view__number_of_registers(_dev, &v3513__ret_num))
            #line 1126 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            return 1;
            #line 1126 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v3512_table_size = v3513__ret_num;
            #line 28605 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
        }
        #line 1127 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v3511_ret = SIM_alloc_attr_list(v3512_table_size);
        int v3512_i UNUSED  = 0;
        for (v3512_i = 0; v3512_i < v3512_table_size; (v3512_i)++)
        #line 1129 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            attr_value_t v3514_full_info UNUSED ;
            #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                attr_value_t v3515__ret_info UNUSED ;
                #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                memset((void *)&v3515__ret_info, 0, sizeof(attr_value_t ));
                #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_access__register_view__register_info(_dev, v3512_i, &v3515__ret_info))
                #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                return 1;
                #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v3514_full_info = v3515__ret_info;
                #line 28626 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
            }
            #line 1134 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            SIM_attr_list_set_item(&v3511_ret, v3512_i, SIM_attr_copy(SIM_attr_list_item(v3514_full_info, 0)));
            SIM_attr_free(&v3514_full_info);
        }
    }
    #line 1137 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *ret = v3511_ret;
    #line 1137 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1137 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 28639 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* access.register_view.set_register_value */
static bool _DML_M_access__register_view__set_register_value(test_t *_dev, uint32 reg, uint64 val)
#line 1105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v3517_args UNUSED ;
        #line 1106 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v3517_args, 0, sizeof(attr_value_t ));
        #line 1116 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v3517_args = SIM_make_attr_list(8, SIM_make_attr_string("test"), SIM_make_attr_string("access"), SIM_make_attr_string("access"), SIM_make_attr_uint64(reg), SIM_make_attr_object(&_dev->obj), SIM_make_attr_uint64(0), SIM_make_attr_boolean(1), SIM_make_attr_uint64(val));
        #line 1118 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        VT_call_python_module_function("register_view", "set_register_value", &v3517_args);
        #line 1120 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        SIM_attr_free(&v3517_args);
    }
    #line 1121 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1121 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 28661 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* access.register_view.register_info */
static bool _DML_M_access__register_view__register_info(test_t *_dev, uint32 reg, attr_value_t *info)
#line 1072 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1072 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    attr_value_t v3518_info UNUSED ;
    #line 1072 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    memset((void *)&v3518_info, 0, sizeof(attr_value_t ));
    #line 1072 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v3519_args UNUSED ;
        #line 1073 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v3519_args, 0, sizeof(attr_value_t ));
        #line 1078 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v3519_args = SIM_make_attr_list(3, SIM_make_attr_string("test"), SIM_make_attr_string("access"), SIM_make_attr_uint64(reg));
        #line 1082 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v3518_info = VT_call_python_module_function("register_view", "register_info", &v3519_args);
        SIM_attr_free(&v3519_args);
    }
    #line 1084 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *info = v3518_info;
    #line 1084 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1084 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 28688 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* access.register_view.number_of_registers */
static bool _DML_M_access__register_view__number_of_registers(test_t *_dev, uint32 *num)
#line 1056 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1056 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    uint32 v3520_num UNUSED  = 0;
    #line 1056 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v3521_args UNUSED ;
        #line 1057 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v3521_args, 0, sizeof(attr_value_t ));
        #line 1061 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v3521_args = SIM_make_attr_list(2, SIM_make_attr_string("test"), SIM_make_attr_string("access"));
        #line 1063 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v3521_ret UNUSED ;
        #line 1063 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v3521_ret, 0, sizeof(attr_value_t ));
        #line 1066 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v3521_ret = VT_call_python_module_function("register_view", "number_of_registers", &v3521_args);
        SIM_attr_free(&v3521_args);
        #line 1069 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v3520_num = SIM_attr_integer(v3521_ret);
        SIM_attr_free(&v3521_ret);
    }
    #line 1071 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *num = v3520_num;
    #line 1071 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1071 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 28720 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* access.register_view.get_register_value */
static bool _DML_M_access__register_view__get_register_value(test_t *_dev, uint32 reg, uint64 *val)
#line 1085 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1085 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    uint64 v3522_val UNUSED  = 0;
    #line 1085 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v3523_args UNUSED ;
        #line 1086 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v3523_args, 0, sizeof(attr_value_t ));
        #line 1095 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v3523_args = SIM_make_attr_list(7, SIM_make_attr_string("test"), SIM_make_attr_string("access"), SIM_make_attr_string("access"), SIM_make_attr_uint64(reg), SIM_make_attr_object(&_dev->obj), SIM_make_attr_uint64(0), SIM_make_attr_boolean(1));
        #line 1097 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v3523_ret UNUSED ;
        #line 1097 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v3523_ret, 0, sizeof(attr_value_t ));
        #line 1099 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v3523_ret = VT_call_python_module_function("register_view", "get_register_value", &v3523_args);
        SIM_attr_free(&v3523_args);
        #line 1102 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v3522_val = SIM_attr_integer(v3523_ret);
        SIM_attr_free(&v3523_ret);
    }
    #line 1104 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *val = v3522_val;
    #line 1104 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1104 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 28752 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* access.register_view.description */
static bool _DML_M_access__register_view__description(test_t *_dev, char const **desc)
#line 1026 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1026 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    char const *v3524_desc UNUSED  = NULL;
    #line 1026 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v3525_args UNUSED ;
        #line 1027 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v3525_args, 0, sizeof(attr_value_t ));
        #line 1031 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v3525_args = SIM_make_attr_list(2, SIM_make_attr_string("test"), SIM_make_attr_string("access"));
        #line 1033 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v3525_ret UNUSED ;
        #line 1033 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v3525_ret, 0, sizeof(attr_value_t ));
        #line 1036 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v3525_ret = VT_call_python_module_function("register_view", "description", &v3525_args);
        SIM_attr_free(&v3525_args);
        v3524_desc = SIM_attr_string(v3525_ret);
    }
    #line 1039 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *desc = v3524_desc;
    #line 1039 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1039 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 28782 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* access.register_view.big_endian_bitorder */
static bool _DML_M_access__register_view__big_endian_bitorder(test_t *_dev, bool *big_endian)
#line 1040 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1040 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bool v3526_big_endian UNUSED  = 0;
    #line 1040 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v3527_args UNUSED ;
        #line 1041 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v3527_args, 0, sizeof(attr_value_t ));
        #line 1045 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v3527_args = SIM_make_attr_list(2, SIM_make_attr_string("test"), SIM_make_attr_string("access"));
        #line 1047 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v3527_ret UNUSED ;
        #line 1047 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v3527_ret, 0, sizeof(attr_value_t ));
        #line 1050 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v3527_ret = VT_call_python_module_function("register_view", "big_endian_bitorder", &v3527_args);
        SIM_attr_free(&v3527_args);
        #line 1053 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v3526_big_endian = SIM_attr_boolean(v3527_ret);
        SIM_attr_free(&v3527_ret);
    }
    #line 1055 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *big_endian = v3526_big_endian;
    #line 1055 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1055 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 28814 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* access.io_memory.operation */
static bool _DML_M_access__io_memory__operation(test_t *_dev, generic_transaction_t *mem_op, map_info_t map_info, exception_type_t *ex)
#line 876 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 876 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    exception_type_t v3528_ex UNUSED  = 0;
    v3528_ex = 0x401;
    #line 879 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_DML_M_access__access(_dev, mem_op, SIM_get_mem_op_physical_address(mem_op) - map_info.base + map_info.start, SIM_get_mem_op_size(mem_op)))
    #line 879 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    goto throw53;
    #line 884 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (false) throw53:
    #line 884 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v3528_ex = 0x407;
    *ex = v3528_ex;
    #line 885 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 885 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 28836 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* access.access */
static bool _DML_M_access__access(test_t *_dev, generic_transaction_t *memop, physical_address_t offset, physical_address_t size)
#line 72 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml12-compatibility.dml"
{
    if (!_DML_M_access__io_memory_access(_dev, memop, offset, NULL))
    return 1;
    return 0;
    #line 75 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml12-compatibility.dml"
}
#line 28847 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* access.io_memory_access */
static bool _DML_M_access__io_memory_access(test_t *_dev, generic_transaction_t *memop, uint64 offset, void  *aux)
#line 111 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common-compat.dml"
{
    #line 115 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common-compat.dml"
    if (_DML_M_access__old_access(_dev, memop, offset, (uint64 )SIM_get_mem_op_size(memop)))
    #line 115 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common-compat.dml"
    goto throw54;
    #line 117 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common-compat.dml"
    if (false) throw54:
    #line 117 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common-compat.dml"
    return 0;
    #line 119 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common-compat.dml"
    return 1;
}
#line 28864 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* access.old_access */
static bool _DML_M_access__old_access(test_t *_dev, generic_transaction_t *memop, uint64 offset, uint64 size)
#line 124 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common-compat.dml"
{
    SIM_LOG_INFO(1LL, _dev->access._obj, 0LL, "hello");
    return 0;
    #line 126 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common-compat.dml"
}
#line 28874 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* access.int_register.write */
static bool _DML_M_access__int_register__write(test_t *_dev, int num, uint64 val)
#line 916 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 28880 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
    return 0;
    #line 924 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 28884 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* access.int_register.register_info */
static bool _DML_M_access__int_register__register_info(test_t *_dev, int reg, ireg_info_t reqinfo, int *info)
#line 941 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 941 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    int v3537_info UNUSED  = 0;
    v3537_info = 0;
    *info = v3537_info;
    #line 943 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 943 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 28898 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* access.int_register.read */
static bool _DML_M_access__int_register__read(test_t *_dev, int num, uint64 *val)
#line 905 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 28904 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
    *val = 0ULL;
    return 0;
    #line 914 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 28909 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* access.int_register.get_number */
static bool _DML_M_access__int_register__get_number(test_t *_dev, char const *name, int *num)
#line 893 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 28915 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
    *num = (int32 )-1LL;
    return 0;
    #line 897 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 28920 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* access.int_register.get_name */
static bool _DML_M_access__int_register__get_name(test_t *_dev, int num, char const **name)
#line 899 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 28926 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
    *name = NULL;
    return 0;
    #line 903 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 28931 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* access.int_register.all_registers */
static bool _DML_M_access__int_register__all_registers(test_t *_dev, attr_value_t *vals)
#line 926 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 926 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    attr_value_t v3539_vals UNUSED ;
    #line 926 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    memset((void *)&v3539_vals, 0, sizeof(attr_value_t ));
    #line 926 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 929 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        int v3540_count UNUSED  = 0;
        #line 933 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v3539_vals = SIM_alloc_attr_list(v3540_count);
        v3540_count = 0;
        #line 939 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 939 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *vals = v3539_vals;
    #line 939 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 939 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 28956 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* access.instrumentation_order.move_before */
static bool _DML_M_access__instrumentation_order__move_before(test_t *_dev, conf_object_t *connection, conf_object_t *before, bool *success)
#line 1018 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1018 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bool v3541_success UNUSED  = 0;
    v3541_success = _move_before(connection, before, &_dev->access._connections);
    *success = v3541_success;
    #line 1020 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1020 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 28970 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* access.instrumentation_order.get_connections */
static bool _DML_M_access__instrumentation_order__get_connections(test_t *_dev, attr_value_t *connections)
#line 1014 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1014 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    attr_value_t v3543_connections UNUSED ;
    #line 1014 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    memset((void *)&v3543_connections, 0, sizeof(attr_value_t ));
    v3543_connections = _get_connections(&_dev->access._connections);
    *connections = v3543_connections;
    #line 1016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 28986 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* access.bank_instrumentation_subscribe.remove_connection_callbacks */
static bool _DML_M_access__bank_instrumentation_subscribe__remove_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 1002 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1004 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _remove_connection_callbacks(_DML_M_access___non_anonymous_bank_obj(_dev), connection, &_dev->access._connections);
    return 0;
    #line 1005 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 28997 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* access._non_anonymous_bank_obj */
static conf_object_t *_DML_M_access___non_anonymous_bank_obj(test_t *_dev)
#line 506 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 506 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    conf_object_t *bank_obj UNUSED  = NULL;
    #line 508 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_dev->access._cached_bank_obj == (NULL))
    #line 508 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        char v3550_name[(uint64 )_dml_strlen("access") + 6] UNUSED ;
        #line 509 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v3550_name, 0, sizeof(char [(uint64 )_dml_strlen("access") + 6]));
        _dml_strcpy(v3550_name, "bank.");
        _dml_strcpy(v3550_name + 5, "access");
        _dev->access._cached_bank_obj = SIM_object_descendant(&_dev->obj, v3550_name);
    }
    bank_obj = _dev->access._cached_bank_obj;
    #line 518 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return bank_obj;
    #line 518 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 29021 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* access.bank_instrumentation_subscribe.remove_callback */
static bool _DML_M_access__bank_instrumentation_subscribe__remove_callback(test_t *_dev, bank_callback_handle_t callback)
#line 995 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 999 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _remove_callback(callback, &_dev->access._connections, &_dev->access._before_read_callbacks, &_dev->access._after_read_callbacks, &_dev->access._before_write_callbacks, &_dev->access._after_write_callbacks);
    return 0;
    #line 1000 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 29032 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* access.bank_instrumentation_subscribe.register_before_write */
static bool _DML_M_access__bank_instrumentation_subscribe__register_before_write(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data, bank_callback_handle_t *handle)
#line 977 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 977 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bank_callback_handle_t v3553_handle UNUSED  = 0;
    #line 981 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v3553_handle = _register_before_write(_DML_M_access___non_anonymous_bank_obj(_dev), connection, offset, size, before_write, user_data, &_dev->access._connections, &_dev->access._before_write_callbacks);
    *handle = v3553_handle;
    #line 982 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 982 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 29047 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* access.bank_instrumentation_subscribe.register_before_read */
static bool _DML_M_access__bank_instrumentation_subscribe__register_before_read(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data, bank_callback_handle_t *handle)
#line 954 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 954 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bank_callback_handle_t v3555_handle UNUSED  = 0;
    #line 958 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v3555_handle = _register_before_read(_DML_M_access___non_anonymous_bank_obj(_dev), connection, offset, size, before_read, user_data, &_dev->access._connections, &_dev->access._before_read_callbacks);
    *handle = v3555_handle;
    #line 959 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 959 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 29062 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* access.bank_instrumentation_subscribe.register_after_write */
static bool _DML_M_access__bank_instrumentation_subscribe__register_after_write(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data, bank_callback_handle_t *handle)
#line 988 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 988 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bank_callback_handle_t v3557_handle UNUSED  = 0;
    #line 992 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v3557_handle = _register_after_write(_DML_M_access___non_anonymous_bank_obj(_dev), connection, offset, size, after_write, user_data, &_dev->access._connections, &_dev->access._after_write_callbacks);
    *handle = v3557_handle;
    #line 993 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 993 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 29077 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* access.bank_instrumentation_subscribe.register_after_read */
static bool _DML_M_access__bank_instrumentation_subscribe__register_after_read(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data, bank_callback_handle_t *handle)
#line 965 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 965 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bank_callback_handle_t v3559_handle UNUSED  = 0;
    #line 969 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v3559_handle = _register_after_read(_DML_M_access___non_anonymous_bank_obj(_dev), connection, offset, size, after_read, user_data, &_dev->access._connections, &_dev->access._after_read_callbacks);
    *handle = v3559_handle;
    #line 970 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 970 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 29092 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* access.bank_instrumentation_subscribe.enable_connection_callbacks */
static bool _DML_M_access__bank_instrumentation_subscribe__enable_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 1006 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    _enable_connection_callbacks(connection, &_dev->access._connections);
    return 0;
    #line 1008 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 29102 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* access.bank_instrumentation_subscribe.disable_connection_callbacks */
static bool _DML_M_access__bank_instrumentation_subscribe__disable_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 1009 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    _disable_connection_callbacks(connection, &_dev->access._connections);
    return 0;
    #line 1011 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 29112 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* enum_attr.after_set */
static bool _DML_M_enum_attr__after_set(test_t *_dev)
#line 297 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    return 0;
    #line 298 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 29121 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* enum_attr.set */
static bool _DML_M_enum_attr__set(test_t *_dev, attr_value_t v)
#line 305 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
{
    _dev->enum_attr = SIM_attr_string(v)[0] == 122 ? 0 : 1;
    return 0;
    #line 307 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
}
#line 29131 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* enum_attr.before_set */
static bool _DML_M_enum_attr__before_set(test_t *_dev)
#line 294 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    return 0;
    #line 295 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 29140 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b2.r7._get64 */
static bool _DML_M_b2__r7___get64(test_t *_dev, uint64 *value)
#line 1394 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1394 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    uint64 v3571_value UNUSED  = 0;
    {
        #line 1199 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        uint8 v3573_value UNUSED  = 0;
        {
            #line 1361 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint8 v3575_value UNUSED  = 0;
            v3575_value = 0;
            #line 1380 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v3575_value = _dev->b2.r7;
            #line 1361 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v3573_value = v3575_value;
            #line 1200 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 1199 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v3571_value = v3573_value;
        #line 1395 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    *value = v3571_value;
    #line 1396 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1396 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 29170 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b2.r7._set64 */
static bool _DML_M_b2__r7___set64(test_t *_dev, uint64 value)
#line 1389 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    {
        #line 1390 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        uint64 v3581_value UNUSED  = value;
        #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint64 v3583_value UNUSED  = v3581_value;
            #line 1353 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            _dev->b2.r7 = v3583_value;
            #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 1390 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    return 0;
    #line 1391 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 29192 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b2.r5._get64 */
static bool _DML_M_b2__r5___get64(test_t *_dev, uint64 *value)
#line 1394 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1394 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    uint64 v3587_value UNUSED  = 0;
    {
        #line 1199 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        uint8 v3589_value UNUSED  = 0;
        {
            #line 1361 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint8 v3591_value UNUSED  = 0;
            v3591_value = 0;
            #line 1380 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v3591_value = _dev->b2.r5;
            #line 1361 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v3589_value = v3591_value;
            #line 1200 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 1199 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v3587_value = v3589_value;
        #line 1395 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    *value = v3587_value;
    #line 1396 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1396 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 29222 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b2.r5._set64 */
static bool _DML_M_b2__r5___set64(test_t *_dev, uint64 value)
#line 1389 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    {
        #line 1390 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        uint64 v3597_value UNUSED  = value;
        #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint64 v3599_value UNUSED  = v3597_value;
            #line 1353 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            _dev->b2.r5 = v3599_value;
            #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 1390 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    return 0;
    #line 1391 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 29244 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b2.r4._get64 */
static bool _DML_M_b2__r4___get64(test_t *_dev, uint64 *value)
#line 1394 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1394 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    uint64 v3603_value UNUSED  = 0;
    {
        #line 1199 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        uint8 v3605_value UNUSED  = 0;
        {
            #line 1361 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint8 v3607_value UNUSED  = 0;
            v3607_value = 0;
            #line 1380 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v3607_value = _dev->b2.r4;
            #line 1361 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v3605_value = v3607_value;
            #line 1200 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 1199 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v3603_value = v3605_value;
        #line 1395 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    *value = v3603_value;
    #line 1396 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1396 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 29274 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b2.r4._set64 */
static bool _DML_M_b2__r4___set64(test_t *_dev, uint64 value)
#line 1389 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    {
        #line 1390 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        uint64 v3613_value UNUSED  = value;
        #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint64 v3615_value UNUSED  = v3613_value;
            #line 1353 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            _dev->b2.r4 = v3615_value;
            #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 1390 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    return 0;
    #line 1391 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 29296 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b2.r3._get64 */
static bool _DML_M_b2__r3___get64(test_t *_dev, uint64 *value)
#line 1394 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1394 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    uint64 v3619_value UNUSED  = 0;
    {
        #line 1199 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        uint8 v3621_value UNUSED  = 0;
        {
            #line 1361 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint8 v3623_value UNUSED  = 0;
            v3623_value = 0;
            #line 1380 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v3623_value = _dev->b2.r3;
            #line 1361 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v3621_value = v3623_value;
            #line 1200 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 1199 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v3619_value = v3621_value;
        #line 1395 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    *value = v3619_value;
    #line 1396 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1396 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 29326 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b2.r3._set64 */
static bool _DML_M_b2__r3___set64(test_t *_dev, uint64 value)
#line 1389 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    {
        #line 1390 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        uint64 v3629_value UNUSED  = value;
        #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint64 v3631_value UNUSED  = v3629_value;
            #line 1353 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            _dev->b2.r3 = v3631_value;
            #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 1390 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    return 0;
    #line 1391 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 29348 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b2.r2._get64 */
static bool _DML_M_b2__r2___get64(test_t *_dev, uint64 *value)
#line 1394 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1394 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    uint64 v3635_value UNUSED  = 0;
    {
        #line 1199 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        uint8 v3637_value UNUSED  = 0;
        {
            #line 1361 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint8 v3639_value UNUSED  = 0;
            v3639_value = 0;
            #line 1380 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v3639_value = _dev->b2.r2;
            #line 1361 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v3637_value = v3639_value;
            #line 1200 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 1199 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v3635_value = v3637_value;
        #line 1395 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    *value = v3635_value;
    #line 1396 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1396 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 29378 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b2.r2._set64 */
static bool _DML_M_b2__r2___set64(test_t *_dev, uint64 value)
#line 1389 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    {
        #line 1390 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        uint64 v3645_value UNUSED  = value;
        #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint64 v3647_value UNUSED  = v3645_value;
            #line 1353 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            _dev->b2.r2 = v3647_value;
            #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 1390 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    return 0;
    #line 1391 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 29400 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b2.r._get64 */
static bool _DML_M_b2__r___get64(test_t *_dev, uint64 *value)
#line 1394 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1394 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    uint64 v3651_value UNUSED  = 0;
    {
        #line 1199 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        uint8 v3653_value UNUSED  = 0;
        {
            #line 1361 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint8 v3655_value UNUSED  = 0;
            v3655_value = 0;
            {
                uint8 v3657_fieldval UNUSED  = 0;
                #line 1373 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    #line 1199 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    uint8 v3661_value UNUSED  = 0;
                    {
                        #line 1647 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        uint8 v3663_value UNUSED  = 0;
                        #line 1649 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        v3663_value = _dev->b2.r.f2;
                        #line 1647 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        v3661_value = v3663_value;
                        #line 1200 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    }
                    #line 1199 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    v3657_fieldval = DML_combine_bits(v3657_fieldval, v3661_value, 1);
                    #line 1373 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 1376 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v3655_value = v3657_fieldval;
            }
            #line 1361 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v3653_value = v3655_value;
            #line 1200 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 1199 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v3651_value = v3653_value;
        #line 1395 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    *value = v3651_value;
    #line 1396 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1396 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 29450 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b2.r._set64 */
static bool _DML_M_b2__r___set64(test_t *_dev, uint64 value)
#line 1389 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    {
        #line 1390 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        uint64 v3667_value UNUSED  = value;
        #line 47 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common-compat.dml"
        SIM_LOG_INFO(1LL, _dev->b2._obj, 0LL, "before set");
        {
            #line 48 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common-compat.dml"
            uint64 v3668_value UNUSED  = v3667_value;
            #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint64 v3670_value UNUSED  = v3668_value;
                #line 1348 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    #line 1348 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    uint8 v3675_value UNUSED  = (uint8 )((uint8 )(v3670_value & 1));
                    #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    {
                        #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        uint8 v3677_value UNUSED  = v3675_value;
                        #line 1641 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        _dev->b2.r.f2 = v3677_value;
                        #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    }
                    #line 1348 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            #line 48 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common-compat.dml"
        }
        SIM_LOG_INFO(1LL, _dev->b2._obj, 0LL, "after set");
        #line 1390 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    return 0;
    #line 1391 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 29492 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b.r9._get64 */
static bool _DML_M_b__r9___get64(test_t *_dev, uint64 *value)
#line 1394 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1394 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    uint64 v3679_value UNUSED  = 0;
    {
        #line 1199 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        uint8 v3681_value UNUSED  = 0;
        {
            #line 1361 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint8 v3683_value UNUSED  = 0;
            v3683_value = 0;
            #line 1380 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v3683_value = _dev->b.r9;
            #line 1361 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v3681_value = v3683_value;
            #line 1200 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 1199 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v3679_value = v3681_value;
        #line 1395 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    *value = v3679_value;
    #line 1396 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1396 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 29522 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b.r9._set64 */
static bool _DML_M_b__r9___set64(test_t *_dev, uint64 value)
#line 1389 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    {
        #line 1390 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        uint64 v3689_value UNUSED  = value;
        #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint64 v3691_value UNUSED  = v3689_value;
            #line 1353 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            _dev->b.r9 = v3691_value;
            #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 1390 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    return 0;
    #line 1391 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 29544 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b.r8[$i]._get64 */
static bool _DML_M_b__r8___get64(test_t *_dev, uint32 _idx0, uint64 *value)
#line 1394 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1394 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    uint64 v3695_value UNUSED  = 0;
    {
        #line 1199 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        uint8 v3697_value UNUSED  = 0;
        {
            #line 1361 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint8 v3699_value UNUSED  = 0;
            v3699_value = 0;
            #line 1380 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v3699_value = _dev->b.r8[_idx0];
            #line 1361 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v3697_value = v3699_value;
            #line 1200 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 1199 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v3695_value = v3697_value;
        #line 1395 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    *value = v3695_value;
    #line 1396 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1396 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 29574 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b.r8[$i]._set64 */
static bool _DML_M_b__r8___set64(test_t *_dev, uint32 _idx0, uint64 value)
#line 1389 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    {
        #line 1390 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        uint64 v3705_value UNUSED  = value;
        #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint64 v3707_value UNUSED  = v3705_value;
            #line 1353 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            _dev->b.r8[_idx0] = v3707_value;
            #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 1390 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    return 0;
    #line 1391 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 29596 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b.r6._get64 */
static bool _DML_M_b__r6___get64(test_t *_dev, uint64 *value)
#line 1394 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1394 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    uint64 v3711_value UNUSED  = 0;
    {
        #line 1199 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        uint8 v3713_value UNUSED  = 0;
        {
            #line 1361 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint8 v3715_value UNUSED  = 0;
            v3715_value = 0;
            #line 1380 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v3715_value = _dev->b.r6;
            #line 1361 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v3713_value = v3715_value;
            #line 1200 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 1199 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v3711_value = v3713_value;
        #line 1395 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    *value = v3711_value;
    #line 1396 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1396 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 29626 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b.r6._set64 */
static bool _DML_M_b__r6___set64(test_t *_dev, uint64 value)
#line 1389 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    {
        #line 1390 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        uint64 v3721_value UNUSED  = value;
        #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint64 v3723_value UNUSED  = v3721_value;
            #line 1353 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            _dev->b.r6 = v3723_value;
            #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 1390 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    return 0;
    #line 1391 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 29648 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b.r4._get64 */
static bool _DML_M_b__r4___get64(test_t *_dev, uint64 *value)
#line 1394 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1394 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    uint64 v3727_value UNUSED  = 0;
    {
        #line 1199 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        uint8 v3729_value UNUSED  = 0;
        {
            #line 1361 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint8 v3731_value UNUSED  = 0;
            v3731_value = 0;
            {
                uint8 v3733_fieldval UNUSED  = 0;
                #line 1373 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    #line 1199 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    uint8 v3737_value UNUSED  = 0;
                    {
                        #line 1647 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        uint8 v3739_value UNUSED  = 0;
                        #line 1649 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        v3739_value = _dev->b.r4.f0;
                        #line 1647 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        v3737_value = v3739_value;
                        #line 1200 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    }
                    #line 1199 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    v3733_fieldval = DML_combine_bits(v3733_fieldval, v3737_value, 1);
                    #line 1373 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 1373 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    #line 1199 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    uint8 v3744_value UNUSED  = 0;
                    {
                        #line 1647 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        uint8 v3746_value UNUSED  = 0;
                        #line 1649 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        v3746_value = _dev->b.r4.f1;
                        #line 1647 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        v3744_value = v3746_value;
                        #line 1200 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    }
                    #line 1199 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    v3733_fieldval = DML_combine_bits(v3733_fieldval, (uint64 )v3744_value << 1, 2);
                    #line 1373 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 1373 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    #line 1199 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    uint8 v3751_value UNUSED  = 0;
                    {
                        #line 1647 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        uint8 v3753_value UNUSED  = 0;
                        #line 1649 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        v3753_value = _dev->b.r4.f2;
                        #line 1647 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        v3751_value = v3753_value;
                        #line 1200 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    }
                    #line 1199 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    v3733_fieldval = DML_combine_bits(v3733_fieldval, (uint64 )v3751_value << 2, 4);
                    #line 1373 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 1373 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    #line 1199 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    uint8 v3758_value UNUSED  = 0;
                    {
                        #line 1647 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        uint8 v3760_value UNUSED  = 0;
                        #line 1649 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        v3760_value = _dev->b.r4.f3[0];
                        #line 1647 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        v3758_value = v3760_value;
                        #line 1200 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    }
                    #line 1199 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    v3733_fieldval = DML_combine_bits(v3733_fieldval, (uint64 )v3758_value << 5, 32);
                    #line 1373 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 1373 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    #line 1199 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    uint8 v3765_value UNUSED  = 0;
                    {
                        #line 1647 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        uint8 v3767_value UNUSED  = 0;
                        #line 1649 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        v3767_value = _dev->b.r4.f3[1];
                        #line 1647 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        v3765_value = v3767_value;
                        #line 1200 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    }
                    #line 1199 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    v3733_fieldval = DML_combine_bits(v3733_fieldval, (uint64 )v3765_value << 6, 64);
                    #line 1373 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 1373 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    #line 1199 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    uint8 v3772_value UNUSED  = 0;
                    {
                        #line 1647 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        uint8 v3774_value UNUSED  = 0;
                        #line 1649 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        v3774_value = _dev->b.r4.f3[2];
                        #line 1647 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        v3772_value = v3774_value;
                        #line 1200 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    }
                    #line 1199 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    v3733_fieldval = DML_combine_bits(v3733_fieldval, (uint64 )v3772_value << 7, 128);
                    #line 1373 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 1376 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v3731_value = v3733_fieldval;
            }
            #line 1361 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v3729_value = v3731_value;
            #line 1200 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 1199 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v3727_value = v3729_value;
        #line 1395 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    *value = v3727_value;
    #line 1396 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1396 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 29783 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b.r4._set64 */
static bool _DML_M_b__r4___set64(test_t *_dev, uint64 value)
#line 1389 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    {
        #line 1390 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        uint64 v3778_value UNUSED  = value;
        #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint64 v3780_value UNUSED  = v3778_value;
            #line 1348 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                #line 1348 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint8 v3785_value UNUSED  = (uint8 )((uint8 )(v3780_value & 1));
                #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    uint8 v3787_value UNUSED  = v3785_value;
                    #line 1641 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    _dev->b.r4.f0 = v3787_value;
                    #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 1348 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            #line 1348 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                #line 1348 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint8 v3791_value UNUSED  = (uint8 )((uint8 )(v3780_value >> 1 & 1));
                #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    uint8 v3793_value UNUSED  = v3791_value;
                    #line 1641 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    _dev->b.r4.f1 = v3793_value;
                    #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 1348 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            #line 1348 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                #line 1348 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint8 v3797_value UNUSED  = (uint8 )((uint8 )(v3780_value >> 2 & 1));
                #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    uint8 v3799_value UNUSED  = v3797_value;
                    #line 1641 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    _dev->b.r4.f2 = v3799_value;
                    #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 1348 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            #line 1348 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                #line 1348 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint8 v3803_value UNUSED  = (uint8 )((uint8 )(v3780_value >> 5 & 1));
                #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    uint8 v3805_value UNUSED  = v3803_value;
                    #line 1641 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    _dev->b.r4.f3[0] = v3805_value;
                    #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 1348 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            #line 1348 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                #line 1348 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint8 v3809_value UNUSED  = (uint8 )((uint8 )(v3780_value >> 6 & 1));
                #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    uint8 v3811_value UNUSED  = v3809_value;
                    #line 1641 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    _dev->b.r4.f3[1] = v3811_value;
                    #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 1348 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            #line 1348 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                #line 1348 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint8 v3815_value UNUSED  = (uint8 )((uint8 )(v3780_value >> 7 & 1));
                #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    uint8 v3817_value UNUSED  = v3815_value;
                    #line 1641 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    _dev->b.r4.f3[2] = v3817_value;
                    #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 1348 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 1390 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    return 0;
    #line 1391 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 29887 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b.r12._get64 */
static bool _DML_M_b__r12___get64(test_t *_dev, uint64 *value)
#line 1394 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1394 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    uint64 v3819_value UNUSED  = 0;
    {
        #line 1199 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        uint8 v3821_value UNUSED  = 0;
        {
            #line 1361 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint8 v3823_value UNUSED  = 0;
            v3823_value = 0;
            #line 1380 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v3823_value = _dev->b.r12;
            #line 1361 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v3821_value = v3823_value;
            #line 1200 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 1199 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v3819_value = v3821_value;
        #line 1395 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    *value = v3819_value;
    #line 1396 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1396 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 29917 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b.r12._set64 */
static bool _DML_M_b__r12___set64(test_t *_dev, uint64 value)
#line 1389 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    {
        #line 1390 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        uint64 v3829_value UNUSED  = value;
        #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint64 v3831_value UNUSED  = v3829_value;
            #line 1353 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            _dev->b.r12 = v3831_value;
            #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 1390 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    return 0;
    #line 1391 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 29939 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b.r11._get64 */
static bool _DML_M_b__r11___get64(test_t *_dev, uint64 *value)
#line 1394 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1394 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    uint64 v3835_value UNUSED  = 0;
    {
        #line 1199 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        uint8 v3837_value UNUSED  = 0;
        {
            #line 1361 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint8 v3839_value UNUSED  = 0;
            v3839_value = 0;
            #line 1380 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v3839_value = _dev->b.r11;
            #line 1361 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v3837_value = v3839_value;
            #line 1200 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 1199 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v3835_value = v3837_value;
        #line 1395 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    *value = v3835_value;
    #line 1396 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1396 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 29969 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b.r11._set64 */
static bool _DML_M_b__r11___set64(test_t *_dev, uint64 value)
#line 1389 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    {
        #line 1390 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        uint64 v3845_value UNUSED  = value;
        #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint64 v3847_value UNUSED  = v3845_value;
            #line 1353 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            _dev->b.r11 = v3847_value;
            #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 1390 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    return 0;
    #line 1391 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 29991 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b.r10._get64 */
static bool _DML_M_b__r10___get64(test_t *_dev, uint64 *value)
#line 1394 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1394 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    uint64 v3851_value UNUSED  = 0;
    {
        #line 1199 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        uint8 v3853_value UNUSED  = 0;
        {
            #line 1361 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint8 v3855_value UNUSED  = 0;
            v3855_value = 0;
            #line 1380 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v3855_value = _dev->b.r10;
            #line 1361 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v3853_value = v3855_value;
            #line 1200 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 1199 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v3851_value = v3853_value;
        #line 1395 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    *value = v3851_value;
    #line 1396 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1396 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 30021 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b.r10._set64 */
static bool _DML_M_b__r10___set64(test_t *_dev, uint64 value)
#line 1389 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    {
        #line 1390 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        uint64 v3861_value UNUSED  = value;
        #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint64 v3863_value UNUSED  = v3861_value;
            #line 1353 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            _dev->b.r10 = v3863_value;
            #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 1390 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    return 0;
    #line 1391 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 30043 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b.r._get64 */
static bool _DML_M_b__r___get64(test_t *_dev, uint64 *value)
#line 1394 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1394 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    uint64 v3867_value UNUSED  = 0;
    {
        #line 1199 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        uint8 v3869_value UNUSED  = 0;
        {
            #line 1361 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint8 v3871_value UNUSED  = 0;
            v3871_value = 0;
            {
                uint8 v3873_fieldval UNUSED  = 0;
                #line 1373 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    #line 1199 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    uint8 v3877_value UNUSED  = 0;
                    {
                        #line 1647 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        uint8 v3879_value UNUSED  = 0;
                        #line 1649 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        v3879_value = _dev->b.r.f3;
                        #line 1647 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        v3877_value = v3879_value;
                        #line 1200 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    }
                    #line 1199 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    v3873_fieldval = DML_combine_bits(v3873_fieldval, (uint64 )v3877_value << 2, 4);
                    #line 1373 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 1373 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    #line 1199 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    uint8 v3884_value UNUSED  = 0;
                    {
                        #line 1647 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        uint8 v3886_value UNUSED  = 0;
                        #line 1649 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        v3886_value = _dev->b.r.f;
                        #line 1647 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        v3884_value = v3886_value;
                        #line 1200 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    }
                    #line 1199 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    v3873_fieldval = DML_combine_bits(v3873_fieldval, (uint64 )v3884_value << 3, 24);
                    #line 1373 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 1373 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    #line 1199 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    uint8 v3891_value UNUSED  = 0;
                    {
                        #line 1647 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        uint8 v3893_value UNUSED  = 0;
                        #line 1649 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        v3893_value = _dev->b.r.f2[0];
                        #line 1647 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        v3891_value = v3893_value;
                        #line 1200 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    }
                    #line 1199 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    v3873_fieldval = DML_combine_bits(v3873_fieldval, (uint64 )v3891_value << 5, 32);
                    #line 1373 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 1373 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    #line 1199 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    uint8 v3898_value UNUSED  = 0;
                    {
                        #line 1647 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        uint8 v3900_value UNUSED  = 0;
                        #line 1649 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        v3900_value = _dev->b.r.f2[1];
                        #line 1647 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        v3898_value = v3900_value;
                        #line 1200 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    }
                    #line 1199 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    v3873_fieldval = DML_combine_bits(v3873_fieldval, (uint64 )v3898_value << 6, 64);
                    #line 1373 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 1373 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    #line 1199 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    uint8 v3905_value UNUSED  = 0;
                    {
                        #line 1647 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        uint8 v3907_value UNUSED  = 0;
                        #line 1649 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        v3907_value = _dev->b.r.f2[2];
                        #line 1647 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        v3905_value = v3907_value;
                        #line 1200 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    }
                    #line 1199 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    v3873_fieldval = DML_combine_bits(v3873_fieldval, (uint64 )v3905_value << 7, 128);
                    #line 1373 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 1376 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v3871_value = v3873_fieldval;
            }
            #line 1361 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v3869_value = v3871_value;
            #line 1200 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 1199 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v3867_value = v3869_value;
        #line 1395 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    *value = v3867_value;
    #line 1396 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1396 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 30161 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b.r._set64 */
static bool _DML_M_b__r___set64(test_t *_dev, uint64 value)
#line 1389 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    {
        #line 1390 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        uint64 v3911_value UNUSED  = value;
        #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint64 v3913_value UNUSED  = v3911_value;
            #line 1348 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                #line 1348 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint8 v3918_value UNUSED  = (uint8 )((uint8 )(v3913_value >> 2 & 1));
                #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    uint8 v3920_value UNUSED  = v3918_value;
                    #line 1641 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    _dev->b.r.f3 = v3920_value;
                    #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 1348 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            #line 1348 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                #line 1348 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint8 v3924_val UNUSED  = (uint8 )(v3913_value >> 3 & 3);
                #line 47 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
                {
                    #line 47 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
                    uint8 v3926_value UNUSED  = v3924_val;
                    #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    {
                        #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        uint8 v3928_value UNUSED  = v3926_value;
                        #line 1641 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        _dev->b.r.f = v3928_value;
                        #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    }
                    #line 47 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
                }
                #line 1348 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            #line 1348 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                #line 1348 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint8 v3932_value UNUSED  = (uint8 )((uint8 )(v3913_value >> 5 & 1));
                #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    uint8 v3934_value UNUSED  = v3932_value;
                    #line 1641 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    _dev->b.r.f2[0] = v3934_value;
                    #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 1348 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            #line 1348 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                #line 1348 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint8 v3938_value UNUSED  = (uint8 )((uint8 )(v3913_value >> 6 & 1));
                #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    uint8 v3940_value UNUSED  = v3938_value;
                    #line 1641 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    _dev->b.r.f2[1] = v3940_value;
                    #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 1348 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            #line 1348 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                #line 1348 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint8 v3944_value UNUSED  = (uint8 )((uint8 )(v3913_value >> 7 & 1));
                #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    uint8 v3946_value UNUSED  = v3944_value;
                    #line 1641 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    _dev->b.r.f2[2] = v3946_value;
                    #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 1348 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 1390 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    return 0;
    #line 1391 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 30257 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* au1.after_set */
static bool _DML_M_au1__after_set(test_t *_dev)
#line 297 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    return 0;
    #line 298 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 30266 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* au1.set */
static bool _DML_M_au1__set(test_t *_dev, attr_value_t value)
#line 359 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 365 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _dev->au1 = SIM_attr_integer(value);
    #line 375 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 375 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 30278 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* au1.before_set */
static bool _DML_M_au1__before_set(test_t *_dev)
#line 294 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    return 0;
    #line 295 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 30287 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* au.after_set */
static bool _DML_M_au__after_set(test_t *_dev)
#line 297 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    return 0;
    #line 298 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 30296 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* au.set */
static bool _DML_M_au__set(test_t *_dev, attr_value_t value)
#line 359 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 365 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _dev->au = SIM_attr_integer(value);
    #line 375 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 375 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 30308 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* au.before_set */
static bool _DML_M_au__before_set(test_t *_dev)
#line 294 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    return 0;
    #line 295 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 30317 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* ai.after_set */
static bool _DML_M_ai__after_set(test_t *_dev)
#line 281 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
{
    #line 281 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
    {
        SIM_LOG_INFO(1, &_dev->obj, 0, "after set attr");
        int v3961_au UNUSED  = _dev->ai;
        _dev->au = v3961_au;
    }
    #line 285 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
    return 0;
    #line 285 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
}
#line 30333 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* ai.set */
static bool _DML_M_ai__set(test_t *_dev, attr_value_t value)
#line 359 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 365 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _dev->ai = SIM_attr_integer(value);
    #line 375 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 375 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 30345 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* ai.before_set */
static bool _DML_M_ai__before_set(test_t *_dev)
#line 278 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
{
    SIM_LOG_INFO(1, &_dev->obj, 0, "before set attr");
    return 0;
    #line 280 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
}
#line 30355 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* ad.after_set */
static bool _DML_M_ad__after_set(test_t *_dev)
#line 297 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    return 0;
    #line 298 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 30364 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* ad.set */
static bool _DML_M_ad__set(test_t *_dev, attr_value_t value)
#line 359 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 372 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _dev->ad = SIM_attr_floating(value);
    #line 375 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 375 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 30376 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* ad.before_set */
static bool _DML_M_ad__before_set(test_t *_dev)
#line 294 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    return 0;
    #line 295 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 30385 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* ab.after_set */
static bool _DML_M_ab__after_set(test_t *_dev)
#line 297 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    return 0;
    #line 298 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 30394 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* ab.set */
static bool _DML_M_ab__set(test_t *_dev, attr_value_t value)
#line 359 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 363 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _dev->ab = SIM_attr_boolean(value);
    #line 375 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 375 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 30406 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* ab.before_set */
static bool _DML_M_ab__before_set(test_t *_dev)
#line 294 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    return 0;
    #line 295 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 30415 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* a.after_set */
static bool _DML_M_a__after_set(test_t *_dev)
#line 297 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    return 0;
    #line 298 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 30424 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* a.set */
static bool _DML_M_a__set(test_t *_dev, attr_value_t val)
#line 270 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
{
    return 0;
    #line 271 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
}
#line 30433 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* a.before_set */
static bool _DML_M_a__before_set(test_t *_dev)
#line 294 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    return 0;
    #line 295 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 30442 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* uint64_ev.set_event_info */
static bool _DML_M_uint64_ev__set_event_info(test_t *_dev, attr_value_t attr, void  **data)
#line 399 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
{
    #line 399 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
    void  *v3984_data UNUSED  = NULL;
    v3984_data = (void  *)SIM_attr_integer(attr);
    *data = v3984_data;
    #line 401 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
    return 0;
    #line 401 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
}
#line 30456 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* uint64_ev.get_event_info */
static bool _DML_M_uint64_ev__get_event_info(test_t *_dev, void  *data, attr_value_t *attr)
#line 395 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
{
    #line 395 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
    attr_value_t v3986_attr UNUSED ;
    #line 395 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
    memset((void *)&v3986_attr, 0, sizeof(attr_value_t ));
    v3986_attr = SIM_make_attr_uint64((uintptr_t )((uint64 )data));
    *attr = v3986_attr;
    #line 397 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
    return 0;
    #line 397 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
}
#line 30472 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* uint64_ev.destroy */
static bool _DML_M_uint64_ev__destroy(test_t *_dev, void  *data)
#line 1837 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    return 0;
    #line 1838 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 30481 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* uint64_ev.describe_event */
static bool _DML_M_uint64_ev__describe_event(test_t *_dev, void  *data, char **description)
#line 1815 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1815 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    char *v3990_description UNUSED  = NULL;
    #line 1819 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v3990_description = MM_STRDUP("uint64_ev");
    *description = v3990_description;
    #line 1820 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1820 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 30496 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* uint64_ev.callback */
static bool _DML_M_uint64_ev__callback(test_t *_dev, void  *param)
#line 1969 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1982 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1982 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 30506 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* simple_ev2.set_event_info */
static bool _DML_M_simple_ev2__set_event_info(test_t *_dev, attr_value_t info, void  **data)
#line 1830 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1830 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    void  *v3997_data UNUSED  = NULL;
    if (!SIM_attr_is_nil(info))
    SIM_LOG_ERROR(&_dev->obj, 0, "Strange event info");
    #line 1834 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v3997_data = NULL;
    *data = v3997_data;
    #line 1835 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1835 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 30523 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* simple_ev2.get_event_info */
static bool _DML_M_simple_ev2__get_event_info(test_t *_dev, void  *data, attr_value_t *info)
#line 1822 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1822 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    attr_value_t v4000_info UNUSED ;
    #line 1822 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    memset((void *)&v4000_info, 0, sizeof(attr_value_t ));
    if (data != (NULL))
    SIM_LOG_ERROR(&_dev->obj, 0, "simple_ev2.get_event_info(): Don't know how to handle non-NULL event data");
    #line 1827 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v4000_info = SIM_make_attr_nil();
    *info = v4000_info;
    #line 1828 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1828 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 30542 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* simple_ev2.destroy */
static bool _DML_M_simple_ev2__destroy(test_t *_dev, void  *data)
#line 1837 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    return 0;
    #line 1838 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 30551 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* simple_ev2.describe_event */
static bool _DML_M_simple_ev2__describe_event(test_t *_dev, void  *data, char **description)
#line 1815 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1815 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    char *v4004_description UNUSED  = NULL;
    #line 1819 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v4004_description = MM_STRDUP("simple_ev2");
    *description = v4004_description;
    #line 1820 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1820 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 30566 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* simple_ev2.callback */
static bool _DML_M_simple_ev2__callback(test_t *_dev, void  *param)
#line 1969 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1982 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1982 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 30576 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* simple_ev.set_event_info */
static bool _DML_M_simple_ev__set_event_info(test_t *_dev, attr_value_t info, void  **data)
#line 1830 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1830 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    void  *v4011_data UNUSED  = NULL;
    if (!SIM_attr_is_nil(info))
    SIM_LOG_ERROR(&_dev->obj, 0, "Strange event info");
    #line 1834 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v4011_data = NULL;
    *data = v4011_data;
    #line 1835 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1835 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 30593 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* simple_ev.get_event_info */
static bool _DML_M_simple_ev__get_event_info(test_t *_dev, void  *data, attr_value_t *info)
#line 1822 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1822 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    attr_value_t v4014_info UNUSED ;
    #line 1822 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    memset((void *)&v4014_info, 0, sizeof(attr_value_t ));
    if (data != (NULL))
    SIM_LOG_ERROR(&_dev->obj, 0, "simple_ev.get_event_info(): Don't know how to handle non-NULL event data");
    #line 1827 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v4014_info = SIM_make_attr_nil();
    *info = v4014_info;
    #line 1828 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1828 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 30612 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* simple_ev.destroy */
static bool _DML_M_simple_ev__destroy(test_t *_dev, void  *data)
#line 1837 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    return 0;
    #line 1838 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 30621 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* simple_ev.describe_event */
static bool _DML_M_simple_ev__describe_event(test_t *_dev, void  *data, char **description)
#line 1815 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1815 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    char *v4018_description UNUSED  = NULL;
    #line 1819 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v4018_description = MM_STRDUP("simple_ev");
    *description = v4018_description;
    #line 1820 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1820 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 30636 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* simple_ev.callback */
static bool _DML_M_simple_ev__callback(test_t *_dev, void  *param)
#line 1969 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1982 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1982 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 30646 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* ev2.set_event_info */
static bool _DML_M_ev2__set_event_info(test_t *_dev, attr_value_t attr, void  **data)
#line 419 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
{
    #line 419 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
    void  *v4025_data UNUSED  = NULL;
    *data = v4025_data;
    #line 420 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
    return 0;
    #line 420 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
}
#line 30659 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* ev2.get_event_info */
static bool _DML_M_ev2__get_event_info(test_t *_dev, void  *data, attr_value_t *attr)
#line 416 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
{
    #line 416 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
    attr_value_t v4027_attr UNUSED ;
    #line 416 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
    memset((void *)&v4027_attr, 0, sizeof(attr_value_t ));
    v4027_attr = SIM_make_attr_nil();
    *attr = v4027_attr;
    #line 418 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
    return 0;
    #line 418 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
}
#line 30675 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* ev2.destroy */
static bool _DML_M_ev2__destroy(test_t *_dev, void  *data)
#line 421 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
{
    #line 421 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
    return 0;
    #line 421 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
}
#line 30685 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* ev2.describe_event */
static bool _DML_M_ev2__describe_event(test_t *_dev, void  *data, char **description)
#line 1815 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1815 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    char *v4031_description UNUSED  = NULL;
    #line 1819 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v4031_description = MM_STRDUP("ev2");
    *description = v4031_description;
    #line 1820 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1820 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 30700 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* ev2.callback */
static bool _DML_M_ev2__callback(test_t *_dev, void  *param)
#line 1969 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1982 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1982 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 30710 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* custom_ev.set_event_info */
static bool _DML_M_custom_ev__set_event_info(test_t *_dev, attr_value_t attr, void  **data)
#line 409 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
{
    #line 409 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
    void  *v4038_data UNUSED  = NULL;
    *data = v4038_data;
    #line 410 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
    return 0;
    #line 410 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
}
#line 30723 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* custom_ev.get_event_info */
static bool _DML_M_custom_ev__get_event_info(test_t *_dev, void  *data, attr_value_t *attr)
#line 406 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
{
    #line 406 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
    attr_value_t v4040_attr UNUSED ;
    #line 406 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
    memset((void *)&v4040_attr, 0, sizeof(attr_value_t ));
    v4040_attr = SIM_make_attr_nil();
    *attr = v4040_attr;
    #line 408 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
    return 0;
    #line 408 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
}
#line 30739 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* custom_ev.destroy */
static bool _DML_M_custom_ev__destroy(test_t *_dev, void  *data)
#line 411 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
{
    #line 411 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
    return 0;
    #line 411 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
}
#line 30749 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* custom_ev.describe_event */
static bool _DML_M_custom_ev__describe_event(test_t *_dev, void  *data, char **description)
#line 1815 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1815 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    char *v4044_description UNUSED  = NULL;
    #line 1819 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v4044_description = MM_STRDUP("custom_ev");
    *description = v4044_description;
    #line 1820 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1820 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 30764 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* custom_ev.callback */
static bool _DML_M_custom_ev__callback(test_t *_dev, void  *param)
#line 1969 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1982 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1982 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 30774 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* soft_reset */
static bool _DML_M_soft_reset(test_t *_dev)
#line 13 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting-import.dml"
{
    if (_DML_M_templates___soft_reset__soft_reset(_dev))
    #line 14 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting-import.dml"
    return 1;
    return 0;
    #line 15 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting-import.dml"
}
#line 30786 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* templates___soft_reset__soft_reset */
static bool _DML_M_templates___soft_reset__soft_reset(test_t *_dev)
#line 1216 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 268 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_DML_M_access__soft_reset(_dev))
    #line 268 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 1;
    #line 267 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 267 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        int32 _ai37_0;
        #line 267 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        for (_ai37_0 = 0; (_ai37_0) < 16; ({
            #line 267 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            ++_ai37_0;
            #line 267 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
         }))
        if (_DML_M_arr__soft_reset(_dev, _ai37_0))
        #line 268 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        return 1;
        #line 30809 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
    }
    #line 267 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 267 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        int32 _ai37_0;
        #line 267 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        for (_ai37_0 = 0; (_ai37_0) < 16; ({
            #line 267 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            ++_ai37_0;
            #line 267 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
         }))
        if (_DML_M_arri__soft_reset(_dev, _ai37_0))
        #line 268 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        return 1;
        #line 30824 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
    }
    #line 268 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_DML_M_b__soft_reset(_dev))
    #line 268 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 1;
    #line 268 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_DML_M_b2__soft_reset(_dev))
    #line 268 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 1;
    #line 268 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_DML_M_miss__soft_reset(_dev))
    #line 268 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 1;
    #line 268 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_DML_M_miss_access__soft_reset(_dev))
    #line 268 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 1;
    #line 268 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_DML_M_read_access_memop__soft_reset(_dev))
    #line 268 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 1;
    #line 268 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_DML_M_rw_access__soft_reset(_dev))
    #line 268 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 1;
    #line 268 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_DML_M_write_access_memop__soft_reset(_dev))
    #line 268 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 1;
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 30858 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* write_access_memop.soft_reset */
static bool _DML_M_write_access_memop__soft_reset(test_t *_dev)
#line 1216 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 30868 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* rw_access.soft_reset */
static bool _DML_M_rw_access__soft_reset(test_t *_dev)
#line 1216 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 30878 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* read_access_memop.soft_reset */
static bool _DML_M_read_access_memop__soft_reset(test_t *_dev)
#line 1216 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 30888 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* miss_access.soft_reset */
static bool _DML_M_miss_access__soft_reset(test_t *_dev)
#line 1216 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 30898 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* miss.soft_reset */
static bool _DML_M_miss__soft_reset(test_t *_dev)
#line 1216 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 30908 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b2.soft_reset */
static bool _DML_M_b2__soft_reset(test_t *_dev)
#line 1216 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 443 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _DML_M_b2__r__soft_reset(_dev);
    #line 443 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_DML_M_b2__r2__soft_reset(_dev))
    #line 443 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 1;
    #line 443 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_DML_M_b2__r3__soft_reset(_dev))
    #line 443 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 1;
    #line 443 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_DML_M_b2__r4__soft_reset(_dev))
    #line 443 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 1;
    #line 443 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_DML_M_b2__r5__soft_reset(_dev))
    #line 443 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 1;
    #line 443 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_DML_M_b2__r7__soft_reset(_dev))
    #line 443 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 1;
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 30940 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b2.r7.soft_reset */
static bool _DML_M_b2__r7__soft_reset(test_t *_dev)
#line 1216 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1290 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _dev->b2.r7 = 0;
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 30952 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b2.r5.soft_reset */
static bool _DML_M_b2__r5__soft_reset(test_t *_dev)
#line 1216 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1290 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _dev->b2.r5 = 0;
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 30964 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b2.r4.soft_reset */
static bool _DML_M_b2__r4__soft_reset(test_t *_dev)
#line 1216 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1290 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _dev->b2.r4 = 0;
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 30976 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b2.r3.soft_reset */
static bool _DML_M_b2__r3__soft_reset(test_t *_dev)
#line 1216 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1290 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _dev->b2.r3 = 0;
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 30988 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b2.r2.soft_reset */
static bool _DML_M_b2__r2__soft_reset(test_t *_dev)
#line 1216 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1290 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _dev->b2.r2 = 0;
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 31000 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b2.r.soft_reset */
static void  _DML_M_b2__r__soft_reset(test_t *_dev)
#line 51 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common-compat.dml"
{
    if (_DML_M_b2__r__templates___soft_reset__soft_reset(_dev))
    #line 52 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common-compat.dml"
    goto throw55;
    #line 52 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common-compat.dml"
    if (false) throw55:
    #line 52 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common-compat.dml"
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\misc\\porting-common-compat.dml", 52, 0);
    SIM_LOG_INFO(1LL, _dev->b2._obj, 0LL, "after soft");
    return;
    #line 54 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common-compat.dml"
}
#line 31017 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b2.r.templates___soft_reset__soft_reset */
static bool _DML_M_b2__r__templates___soft_reset__soft_reset(test_t *_dev)
#line 1216 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1622 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _dev->b2.r.f2 = 0;
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 31029 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b.soft_reset */
static bool _DML_M_b__soft_reset(test_t *_dev)
#line 118 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
{
    SIM_LOG_INFO(1, _dev->b._obj, 0, "hard reset %lld", (uint64 )_dev->b.r8[5]);
    if (_DML_M_b__templates___soft_reset__soft_reset(_dev))
    #line 120 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
    return 1;
    return 0;
    #line 121 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
}
#line 31042 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b.templates___soft_reset__soft_reset */
static bool _DML_M_b__templates___soft_reset__soft_reset(test_t *_dev)
#line 1216 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 443 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_DML_M_b__r__soft_reset(_dev))
    #line 443 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 1;
    #line 443 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_DML_M_b__r4__soft_reset(_dev))
    #line 443 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 1;
    #line 443 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_DML_M_b__r6__soft_reset(_dev))
    #line 443 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 1;
    #line 442 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 442 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        int32 _ai51_0;
        #line 442 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        for (_ai51_0 = 0; (_ai51_0) < 30; ({
            #line 442 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            ++_ai51_0;
            #line 442 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
         }))
        if (_DML_M_b__r8__soft_reset(_dev, _ai51_0))
        #line 443 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        return 1;
        #line 31073 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
    }
    #line 445 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_DML_M_b__r10__soft_reset(_dev))
    #line 445 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 1;
    #line 445 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_DML_M_b__r11__soft_reset(_dev))
    #line 445 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 1;
    #line 445 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_DML_M_b__r12__soft_reset(_dev))
    #line 445 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 1;
    #line 445 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_DML_M_b__r9__soft_reset(_dev))
    #line 445 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 1;
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 31095 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b.r9.soft_reset */
static bool _DML_M_b__r9__soft_reset(test_t *_dev)
#line 1216 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1290 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _dev->b.r9 = 0;
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 31107 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b.r12.soft_reset */
static bool _DML_M_b__r12__soft_reset(test_t *_dev)
#line 1216 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1290 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _dev->b.r12 = 0;
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 31119 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b.r11.soft_reset */
static bool _DML_M_b__r11__soft_reset(test_t *_dev)
#line 1216 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1290 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _dev->b.r11 = 0;
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 31131 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b.r10.soft_reset */
static bool _DML_M_b__r10__soft_reset(test_t *_dev)
#line 1216 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1290 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _dev->b.r10 = 0;
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 31143 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b.r8[$i].soft_reset */
static bool _DML_M_b__r8__soft_reset(test_t *_dev, uint32 _idx0)
#line 1216 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1290 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _dev->b.r8[_idx0] = 0;
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 31155 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b.r6.soft_reset */
static bool _DML_M_b__r6__soft_reset(test_t *_dev)
#line 1216 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1290 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _dev->b.r6 = 0;
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 31167 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b.r4.soft_reset */
static bool _DML_M_b__r4__soft_reset(test_t *_dev)
#line 1216 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1622 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _dev->b.r4.f0 = 0;
    #line 1622 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _dev->b.r4.f1 = 0;
    #line 1622 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _dev->b.r4.f2 = 0;
    #line 1622 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _dev->b.r4.f3[0] = 0;
    #line 1622 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _dev->b.r4.f3[1] = 0;
    #line 1622 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _dev->b.r4.f3[2] = 0;
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 31189 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b.r.soft_reset */
static bool _DML_M_b__r__soft_reset(test_t *_dev)
#line 1216 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1622 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _dev->b.r.f3 = 0;
    #line 1620 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _dev->b.r.f = 4;
    #line 1622 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _dev->b.r.f2[0] = 0;
    #line 1622 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _dev->b.r.f2[1] = 0;
    #line 1622 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _dev->b.r.f2[2] = 0;
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 31209 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* arri[$i].soft_reset */
static bool _DML_M_arri__soft_reset(test_t *_dev, uint32 _idx0)
#line 1216 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 31219 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* arr[$j].soft_reset */
static bool _DML_M_arr__soft_reset(test_t *_dev, uint32 _idx0)
#line 1216 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 31229 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* access.soft_reset */
static bool _DML_M_access__soft_reset(test_t *_dev)
#line 1216 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 31239 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* hard_reset */
static bool _DML_M_hard_reset(test_t *_dev)
#line 10 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting-import.dml"
{
    if (_DML_M_templates___hard_reset__hard_reset(_dev))
    #line 11 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting-import.dml"
    return 1;
    return 0;
    #line 12 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting-import.dml"
}
#line 31251 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* templates___hard_reset__hard_reset */
static bool _DML_M_templates___hard_reset__hard_reset(test_t *_dev)
#line 1211 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 264 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_DML_M_access__hard_reset(_dev))
    #line 264 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 1;
    #line 263 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 263 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        int32 _ai61_0;
        #line 263 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        for (_ai61_0 = 0; (_ai61_0) < 16; ({
            #line 263 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            ++_ai61_0;
            #line 263 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
         }))
        if (_DML_M_arr__hard_reset(_dev, _ai61_0))
        #line 264 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        return 1;
        #line 31274 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
    }
    #line 263 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 263 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        int32 _ai61_0;
        #line 263 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        for (_ai61_0 = 0; (_ai61_0) < 16; ({
            #line 263 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            ++_ai61_0;
            #line 263 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
         }))
        if (_DML_M_arri__hard_reset(_dev, _ai61_0))
        #line 264 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        return 1;
        #line 31289 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
    }
    #line 264 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_DML_M_b__hard_reset(_dev))
    #line 264 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 1;
    #line 264 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_DML_M_b2__hard_reset(_dev))
    #line 264 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 1;
    #line 264 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_DML_M_miss__hard_reset(_dev))
    #line 264 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 1;
    #line 264 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_DML_M_miss_access__hard_reset(_dev))
    #line 264 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 1;
    #line 264 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_DML_M_read_access_memop__hard_reset(_dev))
    #line 264 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 1;
    #line 264 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_DML_M_rw_access__hard_reset(_dev))
    #line 264 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 1;
    #line 264 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_DML_M_write_access_memop__hard_reset(_dev))
    #line 264 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 1;
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 31323 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* write_access_memop.hard_reset */
static bool _DML_M_write_access_memop__hard_reset(test_t *_dev)
#line 1211 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 31333 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* rw_access.hard_reset */
static bool _DML_M_rw_access__hard_reset(test_t *_dev)
#line 1211 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 31343 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* read_access_memop.hard_reset */
static bool _DML_M_read_access_memop__hard_reset(test_t *_dev)
#line 1211 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 31353 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* miss_access.hard_reset */
static bool _DML_M_miss_access__hard_reset(test_t *_dev)
#line 1211 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 31363 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* miss.hard_reset */
static bool _DML_M_miss__hard_reset(test_t *_dev)
#line 1211 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 31373 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b2.hard_reset */
static bool _DML_M_b2__hard_reset(test_t *_dev)
#line 1211 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 436 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _DML_M_b2__r__hard_reset(_dev);
    #line 436 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_DML_M_b2__r2__hard_reset(_dev))
    #line 436 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 1;
    #line 436 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_DML_M_b2__r3__hard_reset(_dev))
    #line 436 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 1;
    #line 436 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_DML_M_b2__r4__hard_reset(_dev))
    #line 436 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 1;
    #line 436 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_DML_M_b2__r5__hard_reset(_dev))
    #line 436 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 1;
    #line 436 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_DML_M_b2__r7__hard_reset(_dev))
    #line 436 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 1;
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 31405 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b2.r7.hard_reset */
static bool _DML_M_b2__r7__hard_reset(test_t *_dev)
#line 1211 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1277 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _dev->b2.r7 = 0;
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 31417 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b2.r5.hard_reset */
static bool _DML_M_b2__r5__hard_reset(test_t *_dev)
#line 1211 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1277 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _dev->b2.r5 = 0;
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 31429 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b2.r4.hard_reset */
static bool _DML_M_b2__r4__hard_reset(test_t *_dev)
#line 1211 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1277 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _dev->b2.r4 = 0;
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 31441 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b2.r3.hard_reset */
static bool _DML_M_b2__r3__hard_reset(test_t *_dev)
#line 1211 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1277 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _dev->b2.r3 = 0;
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 31453 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b2.r2.hard_reset */
static bool _DML_M_b2__r2__hard_reset(test_t *_dev)
#line 1211 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1277 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _dev->b2.r2 = 0;
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 31465 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b2.r.hard_reset */
static void  _DML_M_b2__r__hard_reset(test_t *_dev)
#line 55 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common-compat.dml"
{
    if (_DML_M_b2__r__templates___hard_reset__hard_reset(_dev))
    #line 56 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common-compat.dml"
    goto throw56;
    #line 56 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common-compat.dml"
    if (false) throw56:
    #line 56 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common-compat.dml"
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\misc\\porting-common-compat.dml", 56, 0);
    SIM_LOG_INFO(1LL, _dev->b2._obj, 0LL, "after hard");
    return;
    #line 58 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\porting-common-compat.dml"
}
#line 31482 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b2.r.templates___hard_reset__hard_reset */
static bool _DML_M_b2__r__templates___hard_reset__hard_reset(test_t *_dev)
#line 1211 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _dev->b2.r.f2 = 0;
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 31494 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b.hard_reset */
static bool _DML_M_b__hard_reset(test_t *_dev)
#line 122 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
{
    SIM_LOG_INFO(1, _dev->b._obj, 0, "soft reset");
    if (_DML_M_b__templates___hard_reset__hard_reset(_dev))
    #line 124 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
    return 1;
    return 0;
    #line 125 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\porting.dml"
}
#line 31507 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b.templates___hard_reset__hard_reset */
static bool _DML_M_b__templates___hard_reset__hard_reset(test_t *_dev)
#line 1211 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 436 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_DML_M_b__r__hard_reset(_dev))
    #line 436 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 1;
    #line 436 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_DML_M_b__r4__hard_reset(_dev))
    #line 436 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 1;
    #line 436 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_DML_M_b__r6__hard_reset(_dev))
    #line 436 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 1;
    #line 435 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 435 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        int32 _ai75_0;
        #line 435 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        for (_ai75_0 = 0; (_ai75_0) < 30; ({
            #line 435 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            ++_ai75_0;
            #line 435 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
         }))
        if (_DML_M_b__r8__hard_reset(_dev, _ai75_0))
        #line 436 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        return 1;
        #line 31538 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"
    }
    #line 438 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_DML_M_b__r10__hard_reset(_dev))
    #line 438 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 1;
    #line 438 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_DML_M_b__r11__hard_reset(_dev))
    #line 438 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 1;
    #line 438 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_DML_M_b__r12__hard_reset(_dev))
    #line 438 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 1;
    #line 438 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_DML_M_b__r9__hard_reset(_dev))
    #line 438 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 1;
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 31560 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b.r9.hard_reset */
static bool _DML_M_b__r9__hard_reset(test_t *_dev)
#line 1211 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1277 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _dev->b.r9 = 0;
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 31572 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b.r12.hard_reset */
static bool _DML_M_b__r12__hard_reset(test_t *_dev)
#line 1211 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1277 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _dev->b.r12 = 0;
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 31584 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b.r11.hard_reset */
static bool _DML_M_b__r11__hard_reset(test_t *_dev)
#line 1211 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1277 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _dev->b.r11 = 0;
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 31596 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b.r10.hard_reset */
static bool _DML_M_b__r10__hard_reset(test_t *_dev)
#line 1211 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1277 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _dev->b.r10 = 0;
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 31608 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b.r8[$i].hard_reset */
static bool _DML_M_b__r8__hard_reset(test_t *_dev, uint32 _idx0)
#line 1211 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1277 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _dev->b.r8[_idx0] = 0;
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 31620 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b.r6.hard_reset */
static bool _DML_M_b__r6__hard_reset(test_t *_dev)
#line 1211 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1277 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _dev->b.r6 = 0;
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 31632 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b.r4.hard_reset */
static bool _DML_M_b__r4__hard_reset(test_t *_dev)
#line 1211 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _dev->b.r4.f0 = 0;
    #line 1614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _dev->b.r4.f1 = 0;
    #line 1614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _dev->b.r4.f2 = 0;
    #line 1614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _dev->b.r4.f3[0] = 0;
    #line 1614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _dev->b.r4.f3[1] = 0;
    #line 1614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _dev->b.r4.f3[2] = 0;
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 31654 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* b.r.hard_reset */
static bool _DML_M_b__r__hard_reset(test_t *_dev)
#line 1211 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _dev->b.r.f3 = 0;
    #line 1612 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _dev->b.r.f = 3;
    #line 1614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _dev->b.r.f2[0] = 0;
    #line 1614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _dev->b.r.f2[1] = 0;
    #line 1614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _dev->b.r.f2[2] = 0;
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 31674 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* arri[$i].hard_reset */
static bool _DML_M_arri__hard_reset(test_t *_dev, uint32 _idx0)
#line 1211 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 31684 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* arr[$j].hard_reset */
static bool _DML_M_arr__hard_reset(test_t *_dev, uint32 _idx0)
#line 1211 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 31694 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

/* access.hard_reset */
static bool _DML_M_access__hard_reset(test_t *_dev)
#line 1211 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 31704 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\misc\\porting_compat\\T_porting_compat.c"

conf_class_t *
_initialize_T_porting_compat(void)
{

    const class_info_t funcs = {
        .alloc = test_alloc,
        .init = test_init,
        .finalize = test_finalize,
        .objects_finalized = test_objects_finalized,
        .dealloc = test_dealloc,
        .description = "test device",
    };

    conf_class_t *class = SIM_create_class("test", &funcs);
    _dev_class = class;
    if (SIM_clear_exception() != SimExc_No_Exception) {
        fprintf(stderr, "Failed to register class test: %s\n", SIM_last_error());
        return NULL;
    }

    _initialize_traits();
    _initialize_identity_ht();
    _initialize_vtable_hts();
    _initialize_typeseq_after_on_hook_hts();
    _register_events(class);
    _port_class_access = _register_port_class("test.access", NULL, NULL);
    SIM_register_port(class, "bank.access", _port_class_access, NULL);
    _port_class_arr = _register_port_class("test.arr", NULL, NULL);
    for (int _i0 = 0; _i0 < 16; ++_i0) {
        strbuf_t portname = sb_newf("bank.arr[%d]", _i0);
        SIM_register_port(class, sb_str(&portname), _port_class_arr, NULL);
        sb_free(&portname);
    }
    _port_class_arri = _register_port_class("test.arri", NULL, NULL);
    for (int _i0 = 0; _i0 < 16; ++_i0) {
        strbuf_t portname = sb_newf("bank.arri[%d]", _i0);
        SIM_register_port(class, sb_str(&portname), _port_class_arri, NULL);
        sb_free(&portname);
    }
    _port_class_b = _register_port_class("test.b", NULL, NULL);
    SIM_register_port(class, "bank.b", _port_class_b, NULL);
    _port_class_b2 = _register_port_class("test.b2", NULL, NULL);
    SIM_register_port(class, "bank.b2", _port_class_b2, NULL);
    _port_class_miss = _register_port_class("test.miss", NULL, NULL);
    SIM_register_port(class, "bank.miss", _port_class_miss, NULL);
    _port_class_miss_access = _register_port_class("test.miss_access", NULL, NULL);
    SIM_register_port(class, "bank.miss_access", _port_class_miss_access, NULL);
    _port_class_p1 = _register_port_class("test.p1", NULL, NULL);
    SIM_register_port(class, "port.p1", _port_class_p1, NULL);
    _port_class_p2 = _register_port_class("test.p2", NULL, NULL);
    SIM_register_port(class, "port.p2", _port_class_p2, NULL);
    _port_class_p3 = _register_port_class("test.p3", NULL, NULL);
    SIM_register_port(class, "port.p3", _port_class_p3, NULL);
    _port_class_pp = _register_port_class("test.pp", NULL, NULL);
    SIM_register_port(class, "port.pp", _port_class_pp, NULL);
    _port_class_read_access_memop = _register_port_class("test.read_access_memop", NULL, NULL);
    SIM_register_port(class, "bank.read_access_memop", _port_class_read_access_memop, NULL);
    _port_class_rw_access = _register_port_class("test.rw_access", NULL, NULL);
    SIM_register_port(class, "bank.rw_access", _port_class_rw_access, NULL);
    _port_class_write_access_memop = _register_port_class("test.write_access_memop", NULL, NULL);
    SIM_register_port(class, "bank.write_access_memop", _port_class_write_access_memop, NULL);
    _DML_register_attribute(class, "a", get_a, NULL, set_a, NULL, Sim_Attr_Optional|Sim_Attr_Internal, "n", "Undocumented");
    _DML_register_attribute(class, "ab", get_ab, NULL, set_ab, NULL, Sim_Attr_Optional|Sim_Attr_Internal, "b", "Undocumented");
    _DML_register_attribute(class, "ad", get_ad, NULL, set_ad, NULL, Sim_Attr_Optional|Sim_Attr_Internal, "f", "Undocumented");
    _DML_register_attribute(class, "ai", get_ai, NULL, set_ai, NULL, Sim_Attr_Optional, "i", "xyz");
    _DML_register_attribute(class, "au", get_au, NULL, set_au, NULL, Sim_Attr_Optional|Sim_Attr_Internal, "i", "Undocumented");
    _DML_register_attribute(class, "au1", get_au1, NULL, set_au1, NULL, Sim_Attr_Optional|Sim_Attr_Internal, "i", "Undocumented");
    _register_port_attr(class, _port_class_b, offsetof(test_t, b._obj), true, "b", "r", get_b_r, set_b_r, Sim_Attr_Optional|Sim_Attr_Internal, "i", "register b.r");
    _register_port_attr(class, _port_class_b, offsetof(test_t, b._obj), true, "b", "r10", get_b_r10, set_b_r10, Sim_Attr_Optional|Sim_Attr_Internal, "i", "register b.r10");
    _register_port_attr(class, _port_class_b, offsetof(test_t, b._obj), true, "b", "r11", get_b_r11, set_b_r11, Sim_Attr_Optional|Sim_Attr_Internal, "i", "register b.r11");
    _register_port_attr(class, _port_class_b, offsetof(test_t, b._obj), true, "b", "r12", get_b_r12, set_b_r12, Sim_Attr_Optional|Sim_Attr_Internal, "i", "register b.r12");
    _register_port_attr(class, _port_class_b, offsetof(test_t, b._obj), true, "b", "r4", get_b_r4, set_b_r4, Sim_Attr_Optional|Sim_Attr_Internal, "i", "register b.r4");
    _register_port_attr(class, _port_class_b, offsetof(test_t, b._obj), true, "b", "r6", get_b_r6, set_b_r6, Sim_Attr_Optional|Sim_Attr_Internal, "i", "register b.r6");
    _register_port_attr(class, _port_class_b, offsetof(test_t, b._obj), true, "b", "r8", get_b_r8, set_b_r8, Sim_Attr_Optional|Sim_Attr_Internal, "[i{30}]", "register b.r8[$i]");
    _register_port_attr(class, _port_class_b, offsetof(test_t, b._obj), true, "b", "r9", get_b_r9, set_b_r9, Sim_Attr_Optional|Sim_Attr_Internal, "i", "register b.r9");
    _register_port_attr(class, _port_class_b2, offsetof(test_t, b2._obj), true, "b2", "r", get_b2_r, set_b2_r, Sim_Attr_Optional|Sim_Attr_Internal, "i", "register b2.r");
    _register_port_attr(class, _port_class_b2, offsetof(test_t, b2._obj), true, "b2", "r2", get_b2_r2, set_b2_r2, Sim_Attr_Optional|Sim_Attr_Internal, "i", "register b2.r2");
    _register_port_attr(class, _port_class_b2, offsetof(test_t, b2._obj), true, "b2", "r3", get_b2_r3, set_b2_r3, Sim_Attr_Optional|Sim_Attr_Internal, "i", "register b2.r3");
    _register_port_attr(class, _port_class_b2, offsetof(test_t, b2._obj), true, "b2", "r4", get_b2_r4, set_b2_r4, Sim_Attr_Optional|Sim_Attr_Internal, "i", "register b2.r4");
    _register_port_attr(class, _port_class_b2, offsetof(test_t, b2._obj), true, "b2", "r5", get_b2_r5, set_b2_r5, Sim_Attr_Optional|Sim_Attr_Internal, "i", "register b2.r5");
    _register_port_attr(class, _port_class_b2, offsetof(test_t, b2._obj), true, "b2", "r7", get_b2_r7, set_b2_r7, Sim_Attr_Optional|Sim_Attr_Internal, "i", "register b2.r7");
    _DML_register_attribute(class, "c", get_c, NULL, set_c, NULL, Sim_Attr_Optional|Sim_Attr_Internal, "o|[os]|n", "Undocumented");
    _DML_register_attribute(class, "c2", get_c2, NULL, set_c2, NULL, Sim_Attr_Optional|Sim_Attr_Internal, "o|[os]|n", "Undocumented\012\012Required interfaces: <iface>signal</iface>.");
    _DML_register_attribute(class, "enum_attr", get_enum_attr, NULL, set_enum_attr, NULL, Sim_Attr_Optional|Sim_Attr_Internal, "s", "Undocumented");
    {
        static const bank_instrumentation_subscribe_interface_t bank_instrumentation_subscribe_interface = {
        .disable_connection_callbacks = &_DML_PIFACE_access__bank_instrumentation_subscribe__disable_connection_callbacks,
        .enable_connection_callbacks = &_DML_PIFACE_access__bank_instrumentation_subscribe__enable_connection_callbacks,
        .register_after_read = &_DML_PIFACE_access__bank_instrumentation_subscribe__register_after_read,
        .register_after_write = &_DML_PIFACE_access__bank_instrumentation_subscribe__register_after_write,
        .register_before_read = &_DML_PIFACE_access__bank_instrumentation_subscribe__register_before_read,
        .register_before_write = &_DML_PIFACE_access__bank_instrumentation_subscribe__register_before_write,
        .remove_callback = &_DML_PIFACE_access__bank_instrumentation_subscribe__remove_callback,
        .remove_connection_callbacks = &_DML_PIFACE_access__bank_instrumentation_subscribe__remove_connection_callbacks,
    };
        SIM_register_interface(_port_class_access, "bank_instrumentation_subscribe", &bank_instrumentation_subscribe_interface);
        static const bank_instrumentation_subscribe_interface_t port_iface = {
        .disable_connection_callbacks = &_DML_IFACE_access__bank_instrumentation_subscribe__disable_connection_callbacks,
        .enable_connection_callbacks = &_DML_IFACE_access__bank_instrumentation_subscribe__enable_connection_callbacks,
        .register_after_read = &_DML_IFACE_access__bank_instrumentation_subscribe__register_after_read,
        .register_after_write = &_DML_IFACE_access__bank_instrumentation_subscribe__register_after_write,
        .register_before_read = &_DML_IFACE_access__bank_instrumentation_subscribe__register_before_read,
        .register_before_write = &_DML_IFACE_access__bank_instrumentation_subscribe__register_before_write,
        .remove_callback = &_DML_IFACE_access__bank_instrumentation_subscribe__remove_callback,
        .remove_connection_callbacks = &_DML_IFACE_access__bank_instrumentation_subscribe__remove_connection_callbacks,
    };
        SIM_register_port_interface(class, "bank_instrumentation_subscribe", &port_iface, "access", NULL);
    }
    {
        static const instrumentation_order_interface_t instrumentation_order_interface = {
        .get_connections = &_DML_PIFACE_access__instrumentation_order__get_connections,
        .move_before = &_DML_PIFACE_access__instrumentation_order__move_before,
    };
        SIM_register_interface(_port_class_access, "instrumentation_order", &instrumentation_order_interface);
        static const instrumentation_order_interface_t port_iface = {
        .get_connections = &_DML_IFACE_access__instrumentation_order__get_connections,
        .move_before = &_DML_IFACE_access__instrumentation_order__move_before,
    };
        SIM_register_port_interface(class, "instrumentation_order", &port_iface, "access", NULL);
    }
    {
        static const int_register_interface_t int_register_interface = {
        .all_registers = &_DML_PIFACE_access__int_register__all_registers,
        .get_name = &_DML_PIFACE_access__int_register__get_name,
        .get_number = &_DML_PIFACE_access__int_register__get_number,
        .read = &_DML_PIFACE_access__int_register__read,
        .register_info = &_DML_PIFACE_access__int_register__register_info,
        .write = &_DML_PIFACE_access__int_register__write,
    };
        SIM_register_interface(_port_class_access, "int_register", &int_register_interface);
        static const int_register_interface_t port_iface = {
        .all_registers = &_DML_IFACE_access__int_register__all_registers,
        .get_name = &_DML_IFACE_access__int_register__get_name,
        .get_number = &_DML_IFACE_access__int_register__get_number,
        .read = &_DML_IFACE_access__int_register__read,
        .register_info = &_DML_IFACE_access__int_register__register_info,
        .write = &_DML_IFACE_access__int_register__write,
    };
        SIM_register_port_interface(class, "int_register", &port_iface, "access", NULL);
    }
    {
        static const io_memory_interface_t io_memory_interface = {
        .operation = &_DML_PIFACE_access__io_memory__operation,
    };
        SIM_register_interface(_port_class_access, "io_memory", &io_memory_interface);
        static const io_memory_interface_t port_iface = {
        .operation = &_DML_IFACE_access__io_memory__operation,
    };
        SIM_register_port_interface(class, "io_memory", &port_iface, "access", NULL);
    }
    {
        static const register_view_interface_t register_view_interface = {
        .big_endian_bitorder = &_DML_PIFACE_access__register_view__big_endian_bitorder,
        .description = &_DML_PIFACE_access__register_view__description,
        .get_register_value = &_DML_PIFACE_access__register_view__get_register_value,
        .number_of_registers = &_DML_PIFACE_access__register_view__number_of_registers,
        .register_info = &_DML_PIFACE_access__register_view__register_info,
        .set_register_value = &_DML_PIFACE_access__register_view__set_register_value,
    };
        SIM_register_interface(_port_class_access, "register_view", &register_view_interface);
        static const register_view_interface_t port_iface = {
        .big_endian_bitorder = &_DML_IFACE_access__register_view__big_endian_bitorder,
        .description = &_DML_IFACE_access__register_view__description,
        .get_register_value = &_DML_IFACE_access__register_view__get_register_value,
        .number_of_registers = &_DML_IFACE_access__register_view__number_of_registers,
        .register_info = &_DML_IFACE_access__register_view__register_info,
        .set_register_value = &_DML_IFACE_access__register_view__set_register_value,
    };
        SIM_register_port_interface(class, "register_view", &port_iface, "access", NULL);
    }
    {
        static const register_view_catalog_interface_t register_view_catalog_interface = {
        .register_names = &_DML_PIFACE_access__register_view_catalog__register_names,
        .register_offsets = &_DML_PIFACE_access__register_view_catalog__register_offsets,
    };
        SIM_register_interface(_port_class_access, "register_view_catalog", &register_view_catalog_interface);
        static const register_view_catalog_interface_t port_iface = {
        .register_names = &_DML_IFACE_access__register_view_catalog__register_names,
        .register_offsets = &_DML_IFACE_access__register_view_catalog__register_offsets,
    };
        SIM_register_port_interface(class, "register_view_catalog", &port_iface, "access", NULL);
    }
    {
        static const bank_instrumentation_subscribe_interface_t bank_instrumentation_subscribe_interface = {
        .disable_connection_callbacks = &_DML_PIFACE_arr__bank_instrumentation_subscribe__disable_connection_callbacks,
        .enable_connection_callbacks = &_DML_PIFACE_arr__bank_instrumentation_subscribe__enable_connection_callbacks,
        .register_after_read = &_DML_PIFACE_arr__bank_instrumentation_subscribe__register_after_read,
        .register_after_write = &_DML_PIFACE_arr__bank_instrumentation_subscribe__register_after_write,
        .register_before_read = &_DML_PIFACE_arr__bank_instrumentation_subscribe__register_before_read,
        .register_before_write = &_DML_PIFACE_arr__bank_instrumentation_subscribe__register_before_write,
        .remove_callback = &_DML_PIFACE_arr__bank_instrumentation_subscribe__remove_callback,
        .remove_connection_callbacks = &_DML_PIFACE_arr__bank_instrumentation_subscribe__remove_connection_callbacks,
    };
        SIM_register_interface(_port_class_arr, "bank_instrumentation_subscribe", &bank_instrumentation_subscribe_interface);
        static const bank_instrumentation_subscribe_interface_t ifaces[16] = {{
        .disable_connection_callbacks = &_DML_IFACE_arr__bank_instrumentation_subscribe__disable_connection_callbacks__0,
        .enable_connection_callbacks = &_DML_IFACE_arr__bank_instrumentation_subscribe__enable_connection_callbacks__0,
        .register_after_read = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_after_read__0,
        .register_after_write = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_after_write__0,
        .register_before_read = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_before_read__0,
        .register_before_write = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_before_write__0,
        .remove_callback = &_DML_IFACE_arr__bank_instrumentation_subscribe__remove_callback__0,
        .remove_connection_callbacks = &_DML_IFACE_arr__bank_instrumentation_subscribe__remove_connection_callbacks__0,
    },
{
        .disable_connection_callbacks = &_DML_IFACE_arr__bank_instrumentation_subscribe__disable_connection_callbacks__1,
        .enable_connection_callbacks = &_DML_IFACE_arr__bank_instrumentation_subscribe__enable_connection_callbacks__1,
        .register_after_read = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_after_read__1,
        .register_after_write = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_after_write__1,
        .register_before_read = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_before_read__1,
        .register_before_write = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_before_write__1,
        .remove_callback = &_DML_IFACE_arr__bank_instrumentation_subscribe__remove_callback__1,
        .remove_connection_callbacks = &_DML_IFACE_arr__bank_instrumentation_subscribe__remove_connection_callbacks__1,
    },
{
        .disable_connection_callbacks = &_DML_IFACE_arr__bank_instrumentation_subscribe__disable_connection_callbacks__2,
        .enable_connection_callbacks = &_DML_IFACE_arr__bank_instrumentation_subscribe__enable_connection_callbacks__2,
        .register_after_read = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_after_read__2,
        .register_after_write = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_after_write__2,
        .register_before_read = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_before_read__2,
        .register_before_write = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_before_write__2,
        .remove_callback = &_DML_IFACE_arr__bank_instrumentation_subscribe__remove_callback__2,
        .remove_connection_callbacks = &_DML_IFACE_arr__bank_instrumentation_subscribe__remove_connection_callbacks__2,
    },
{
        .disable_connection_callbacks = &_DML_IFACE_arr__bank_instrumentation_subscribe__disable_connection_callbacks__3,
        .enable_connection_callbacks = &_DML_IFACE_arr__bank_instrumentation_subscribe__enable_connection_callbacks__3,
        .register_after_read = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_after_read__3,
        .register_after_write = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_after_write__3,
        .register_before_read = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_before_read__3,
        .register_before_write = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_before_write__3,
        .remove_callback = &_DML_IFACE_arr__bank_instrumentation_subscribe__remove_callback__3,
        .remove_connection_callbacks = &_DML_IFACE_arr__bank_instrumentation_subscribe__remove_connection_callbacks__3,
    },
{
        .disable_connection_callbacks = &_DML_IFACE_arr__bank_instrumentation_subscribe__disable_connection_callbacks__4,
        .enable_connection_callbacks = &_DML_IFACE_arr__bank_instrumentation_subscribe__enable_connection_callbacks__4,
        .register_after_read = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_after_read__4,
        .register_after_write = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_after_write__4,
        .register_before_read = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_before_read__4,
        .register_before_write = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_before_write__4,
        .remove_callback = &_DML_IFACE_arr__bank_instrumentation_subscribe__remove_callback__4,
        .remove_connection_callbacks = &_DML_IFACE_arr__bank_instrumentation_subscribe__remove_connection_callbacks__4,
    },
{
        .disable_connection_callbacks = &_DML_IFACE_arr__bank_instrumentation_subscribe__disable_connection_callbacks__5,
        .enable_connection_callbacks = &_DML_IFACE_arr__bank_instrumentation_subscribe__enable_connection_callbacks__5,
        .register_after_read = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_after_read__5,
        .register_after_write = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_after_write__5,
        .register_before_read = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_before_read__5,
        .register_before_write = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_before_write__5,
        .remove_callback = &_DML_IFACE_arr__bank_instrumentation_subscribe__remove_callback__5,
        .remove_connection_callbacks = &_DML_IFACE_arr__bank_instrumentation_subscribe__remove_connection_callbacks__5,
    },
{
        .disable_connection_callbacks = &_DML_IFACE_arr__bank_instrumentation_subscribe__disable_connection_callbacks__6,
        .enable_connection_callbacks = &_DML_IFACE_arr__bank_instrumentation_subscribe__enable_connection_callbacks__6,
        .register_after_read = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_after_read__6,
        .register_after_write = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_after_write__6,
        .register_before_read = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_before_read__6,
        .register_before_write = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_before_write__6,
        .remove_callback = &_DML_IFACE_arr__bank_instrumentation_subscribe__remove_callback__6,
        .remove_connection_callbacks = &_DML_IFACE_arr__bank_instrumentation_subscribe__remove_connection_callbacks__6,
    },
{
        .disable_connection_callbacks = &_DML_IFACE_arr__bank_instrumentation_subscribe__disable_connection_callbacks__7,
        .enable_connection_callbacks = &_DML_IFACE_arr__bank_instrumentation_subscribe__enable_connection_callbacks__7,
        .register_after_read = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_after_read__7,
        .register_after_write = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_after_write__7,
        .register_before_read = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_before_read__7,
        .register_before_write = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_before_write__7,
        .remove_callback = &_DML_IFACE_arr__bank_instrumentation_subscribe__remove_callback__7,
        .remove_connection_callbacks = &_DML_IFACE_arr__bank_instrumentation_subscribe__remove_connection_callbacks__7,
    },
{
        .disable_connection_callbacks = &_DML_IFACE_arr__bank_instrumentation_subscribe__disable_connection_callbacks__8,
        .enable_connection_callbacks = &_DML_IFACE_arr__bank_instrumentation_subscribe__enable_connection_callbacks__8,
        .register_after_read = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_after_read__8,
        .register_after_write = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_after_write__8,
        .register_before_read = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_before_read__8,
        .register_before_write = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_before_write__8,
        .remove_callback = &_DML_IFACE_arr__bank_instrumentation_subscribe__remove_callback__8,
        .remove_connection_callbacks = &_DML_IFACE_arr__bank_instrumentation_subscribe__remove_connection_callbacks__8,
    },
{
        .disable_connection_callbacks = &_DML_IFACE_arr__bank_instrumentation_subscribe__disable_connection_callbacks__9,
        .enable_connection_callbacks = &_DML_IFACE_arr__bank_instrumentation_subscribe__enable_connection_callbacks__9,
        .register_after_read = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_after_read__9,
        .register_after_write = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_after_write__9,
        .register_before_read = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_before_read__9,
        .register_before_write = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_before_write__9,
        .remove_callback = &_DML_IFACE_arr__bank_instrumentation_subscribe__remove_callback__9,
        .remove_connection_callbacks = &_DML_IFACE_arr__bank_instrumentation_subscribe__remove_connection_callbacks__9,
    },
{
        .disable_connection_callbacks = &_DML_IFACE_arr__bank_instrumentation_subscribe__disable_connection_callbacks__10,
        .enable_connection_callbacks = &_DML_IFACE_arr__bank_instrumentation_subscribe__enable_connection_callbacks__10,
        .register_after_read = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_after_read__10,
        .register_after_write = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_after_write__10,
        .register_before_read = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_before_read__10,
        .register_before_write = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_before_write__10,
        .remove_callback = &_DML_IFACE_arr__bank_instrumentation_subscribe__remove_callback__10,
        .remove_connection_callbacks = &_DML_IFACE_arr__bank_instrumentation_subscribe__remove_connection_callbacks__10,
    },
{
        .disable_connection_callbacks = &_DML_IFACE_arr__bank_instrumentation_subscribe__disable_connection_callbacks__11,
        .enable_connection_callbacks = &_DML_IFACE_arr__bank_instrumentation_subscribe__enable_connection_callbacks__11,
        .register_after_read = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_after_read__11,
        .register_after_write = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_after_write__11,
        .register_before_read = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_before_read__11,
        .register_before_write = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_before_write__11,
        .remove_callback = &_DML_IFACE_arr__bank_instrumentation_subscribe__remove_callback__11,
        .remove_connection_callbacks = &_DML_IFACE_arr__bank_instrumentation_subscribe__remove_connection_callbacks__11,
    },
{
        .disable_connection_callbacks = &_DML_IFACE_arr__bank_instrumentation_subscribe__disable_connection_callbacks__12,
        .enable_connection_callbacks = &_DML_IFACE_arr__bank_instrumentation_subscribe__enable_connection_callbacks__12,
        .register_after_read = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_after_read__12,
        .register_after_write = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_after_write__12,
        .register_before_read = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_before_read__12,
        .register_before_write = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_before_write__12,
        .remove_callback = &_DML_IFACE_arr__bank_instrumentation_subscribe__remove_callback__12,
        .remove_connection_callbacks = &_DML_IFACE_arr__bank_instrumentation_subscribe__remove_connection_callbacks__12,
    },
{
        .disable_connection_callbacks = &_DML_IFACE_arr__bank_instrumentation_subscribe__disable_connection_callbacks__13,
        .enable_connection_callbacks = &_DML_IFACE_arr__bank_instrumentation_subscribe__enable_connection_callbacks__13,
        .register_after_read = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_after_read__13,
        .register_after_write = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_after_write__13,
        .register_before_read = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_before_read__13,
        .register_before_write = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_before_write__13,
        .remove_callback = &_DML_IFACE_arr__bank_instrumentation_subscribe__remove_callback__13,
        .remove_connection_callbacks = &_DML_IFACE_arr__bank_instrumentation_subscribe__remove_connection_callbacks__13,
    },
{
        .disable_connection_callbacks = &_DML_IFACE_arr__bank_instrumentation_subscribe__disable_connection_callbacks__14,
        .enable_connection_callbacks = &_DML_IFACE_arr__bank_instrumentation_subscribe__enable_connection_callbacks__14,
        .register_after_read = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_after_read__14,
        .register_after_write = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_after_write__14,
        .register_before_read = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_before_read__14,
        .register_before_write = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_before_write__14,
        .remove_callback = &_DML_IFACE_arr__bank_instrumentation_subscribe__remove_callback__14,
        .remove_connection_callbacks = &_DML_IFACE_arr__bank_instrumentation_subscribe__remove_connection_callbacks__14,
    },
{
        .disable_connection_callbacks = &_DML_IFACE_arr__bank_instrumentation_subscribe__disable_connection_callbacks__15,
        .enable_connection_callbacks = &_DML_IFACE_arr__bank_instrumentation_subscribe__enable_connection_callbacks__15,
        .register_after_read = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_after_read__15,
        .register_after_write = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_after_write__15,
        .register_before_read = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_before_read__15,
        .register_before_write = &_DML_IFACE_arr__bank_instrumentation_subscribe__register_before_write__15,
        .remove_callback = &_DML_IFACE_arr__bank_instrumentation_subscribe__remove_callback__15,
        .remove_connection_callbacks = &_DML_IFACE_arr__bank_instrumentation_subscribe__remove_connection_callbacks__15,
    }
};
        interface_array_t iface_vect = VNULL;
        for (int i0 = 0; i0 < 16; i0++)
            VADD(iface_vect, &ifaces[i0]);
        VT_register_port_array_interface(class, "bank_instrumentation_subscribe", &iface_vect, "arr", NULL);
        VFREE(iface_vect);
    }
    {
        static const instrumentation_order_interface_t instrumentation_order_interface = {
        .get_connections = &_DML_PIFACE_arr__instrumentation_order__get_connections,
        .move_before = &_DML_PIFACE_arr__instrumentation_order__move_before,
    };
        SIM_register_interface(_port_class_arr, "instrumentation_order", &instrumentation_order_interface);
        static const instrumentation_order_interface_t ifaces[16] = {{
        .get_connections = &_DML_IFACE_arr__instrumentation_order__get_connections__0,
        .move_before = &_DML_IFACE_arr__instrumentation_order__move_before__0,
    },
{
        .get_connections = &_DML_IFACE_arr__instrumentation_order__get_connections__1,
        .move_before = &_DML_IFACE_arr__instrumentation_order__move_before__1,
    },
{
        .get_connections = &_DML_IFACE_arr__instrumentation_order__get_connections__2,
        .move_before = &_DML_IFACE_arr__instrumentation_order__move_before__2,
    },
{
        .get_connections = &_DML_IFACE_arr__instrumentation_order__get_connections__3,
        .move_before = &_DML_IFACE_arr__instrumentation_order__move_before__3,
    },
{
        .get_connections = &_DML_IFACE_arr__instrumentation_order__get_connections__4,
        .move_before = &_DML_IFACE_arr__instrumentation_order__move_before__4,
    },
{
        .get_connections = &_DML_IFACE_arr__instrumentation_order__get_connections__5,
        .move_before = &_DML_IFACE_arr__instrumentation_order__move_before__5,
    },
{
        .get_connections = &_DML_IFACE_arr__instrumentation_order__get_connections__6,
        .move_before = &_DML_IFACE_arr__instrumentation_order__move_before__6,
    },
{
        .get_connections = &_DML_IFACE_arr__instrumentation_order__get_connections__7,
        .move_before = &_DML_IFACE_arr__instrumentation_order__move_before__7,
    },
{
        .get_connections = &_DML_IFACE_arr__instrumentation_order__get_connections__8,
        .move_before = &_DML_IFACE_arr__instrumentation_order__move_before__8,
    },
{
        .get_connections = &_DML_IFACE_arr__instrumentation_order__get_connections__9,
        .move_before = &_DML_IFACE_arr__instrumentation_order__move_before__9,
    },
{
        .get_connections = &_DML_IFACE_arr__instrumentation_order__get_connections__10,
        .move_before = &_DML_IFACE_arr__instrumentation_order__move_before__10,
    },
{
        .get_connections = &_DML_IFACE_arr__instrumentation_order__get_connections__11,
        .move_before = &_DML_IFACE_arr__instrumentation_order__move_before__11,
    },
{
        .get_connections = &_DML_IFACE_arr__instrumentation_order__get_connections__12,
        .move_before = &_DML_IFACE_arr__instrumentation_order__move_before__12,
    },
{
        .get_connections = &_DML_IFACE_arr__instrumentation_order__get_connections__13,
        .move_before = &_DML_IFACE_arr__instrumentation_order__move_before__13,
    },
{
        .get_connections = &_DML_IFACE_arr__instrumentation_order__get_connections__14,
        .move_before = &_DML_IFACE_arr__instrumentation_order__move_before__14,
    },
{
        .get_connections = &_DML_IFACE_arr__instrumentation_order__get_connections__15,
        .move_before = &_DML_IFACE_arr__instrumentation_order__move_before__15,
    }
};
        interface_array_t iface_vect = VNULL;
        for (int i0 = 0; i0 < 16; i0++)
            VADD(iface_vect, &ifaces[i0]);
        VT_register_port_array_interface(class, "instrumentation_order", &iface_vect, "arr", NULL);
        VFREE(iface_vect);
    }
    {
        static const int_register_interface_t int_register_interface = {
        .all_registers = &_DML_PIFACE_arr__int_register__all_registers,
        .get_name = &_DML_PIFACE_arr__int_register__get_name,
        .get_number = &_DML_PIFACE_arr__int_register__get_number,
        .read = &_DML_PIFACE_arr__int_register__read,
        .register_info = &_DML_PIFACE_arr__int_register__register_info,
        .write = &_DML_PIFACE_arr__int_register__write,
    };
        SIM_register_interface(_port_class_arr, "int_register", &int_register_interface);
        static const int_register_interface_t ifaces[16] = {{
        .all_registers = &_DML_IFACE_arr__int_register__all_registers__0,
        .get_name = &_DML_IFACE_arr__int_register__get_name__0,
        .get_number = &_DML_IFACE_arr__int_register__get_number__0,
        .read = &_DML_IFACE_arr__int_register__read__0,
        .register_info = &_DML_IFACE_arr__int_register__register_info__0,
        .write = &_DML_IFACE_arr__int_register__write__0,
    },
{
        .all_registers = &_DML_IFACE_arr__int_register__all_registers__1,
        .get_name = &_DML_IFACE_arr__int_register__get_name__1,
        .get_number = &_DML_IFACE_arr__int_register__get_number__1,
        .read = &_DML_IFACE_arr__int_register__read__1,
        .register_info = &_DML_IFACE_arr__int_register__register_info__1,
        .write = &_DML_IFACE_arr__int_register__write__1,
    },
{
        .all_registers = &_DML_IFACE_arr__int_register__all_registers__2,
        .get_name = &_DML_IFACE_arr__int_register__get_name__2,
        .get_number = &_DML_IFACE_arr__int_register__get_number__2,
        .read = &_DML_IFACE_arr__int_register__read__2,
        .register_info = &_DML_IFACE_arr__int_register__register_info__2,
        .write = &_DML_IFACE_arr__int_register__write__2,
    },
{
        .all_registers = &_DML_IFACE_arr__int_register__all_registers__3,
        .get_name = &_DML_IFACE_arr__int_register__get_name__3,
        .get_number = &_DML_IFACE_arr__int_register__get_number__3,
        .read = &_DML_IFACE_arr__int_register__read__3,
        .register_info = &_DML_IFACE_arr__int_register__register_info__3,
        .write = &_DML_IFACE_arr__int_register__write__3,
    },
{
        .all_registers = &_DML_IFACE_arr__int_register__all_registers__4,
        .get_name = &_DML_IFACE_arr__int_register__get_name__4,
        .get_number = &_DML_IFACE_arr__int_register__get_number__4,
        .read = &_DML_IFACE_arr__int_register__read__4,
        .register_info = &_DML_IFACE_arr__int_register__register_info__4,
        .write = &_DML_IFACE_arr__int_register__write__4,
    },
{
        .all_registers = &_DML_IFACE_arr__int_register__all_registers__5,
        .get_name = &_DML_IFACE_arr__int_register__get_name__5,
        .get_number = &_DML_IFACE_arr__int_register__get_number__5,
        .read = &_DML_IFACE_arr__int_register__read__5,
        .register_info = &_DML_IFACE_arr__int_register__register_info__5,
        .write = &_DML_IFACE_arr__int_register__write__5,
    },
{
        .all_registers = &_DML_IFACE_arr__int_register__all_registers__6,
        .get_name = &_DML_IFACE_arr__int_register__get_name__6,
        .get_number = &_DML_IFACE_arr__int_register__get_number__6,
        .read = &_DML_IFACE_arr__int_register__read__6,
        .register_info = &_DML_IFACE_arr__int_register__register_info__6,
        .write = &_DML_IFACE_arr__int_register__write__6,
    },
{
        .all_registers = &_DML_IFACE_arr__int_register__all_registers__7,
        .get_name = &_DML_IFACE_arr__int_register__get_name__7,
        .get_number = &_DML_IFACE_arr__int_register__get_number__7,
        .read = &_DML_IFACE_arr__int_register__read__7,
        .register_info = &_DML_IFACE_arr__int_register__register_info__7,
        .write = &_DML_IFACE_arr__int_register__write__7,
    },
{
        .all_registers = &_DML_IFACE_arr__int_register__all_registers__8,
        .get_name = &_DML_IFACE_arr__int_register__get_name__8,
        .get_number = &_DML_IFACE_arr__int_register__get_number__8,
        .read = &_DML_IFACE_arr__int_register__read__8,
        .register_info = &_DML_IFACE_arr__int_register__register_info__8,
        .write = &_DML_IFACE_arr__int_register__write__8,
    },
{
        .all_registers = &_DML_IFACE_arr__int_register__all_registers__9,
        .get_name = &_DML_IFACE_arr__int_register__get_name__9,
        .get_number = &_DML_IFACE_arr__int_register__get_number__9,
        .read = &_DML_IFACE_arr__int_register__read__9,
        .register_info = &_DML_IFACE_arr__int_register__register_info__9,
        .write = &_DML_IFACE_arr__int_register__write__9,
    },
{
        .all_registers = &_DML_IFACE_arr__int_register__all_registers__10,
        .get_name = &_DML_IFACE_arr__int_register__get_name__10,
        .get_number = &_DML_IFACE_arr__int_register__get_number__10,
        .read = &_DML_IFACE_arr__int_register__read__10,
        .register_info = &_DML_IFACE_arr__int_register__register_info__10,
        .write = &_DML_IFACE_arr__int_register__write__10,
    },
{
        .all_registers = &_DML_IFACE_arr__int_register__all_registers__11,
        .get_name = &_DML_IFACE_arr__int_register__get_name__11,
        .get_number = &_DML_IFACE_arr__int_register__get_number__11,
        .read = &_DML_IFACE_arr__int_register__read__11,
        .register_info = &_DML_IFACE_arr__int_register__register_info__11,
        .write = &_DML_IFACE_arr__int_register__write__11,
    },
{
        .all_registers = &_DML_IFACE_arr__int_register__all_registers__12,
        .get_name = &_DML_IFACE_arr__int_register__get_name__12,
        .get_number = &_DML_IFACE_arr__int_register__get_number__12,
        .read = &_DML_IFACE_arr__int_register__read__12,
        .register_info = &_DML_IFACE_arr__int_register__register_info__12,
        .write = &_DML_IFACE_arr__int_register__write__12,
    },
{
        .all_registers = &_DML_IFACE_arr__int_register__all_registers__13,
        .get_name = &_DML_IFACE_arr__int_register__get_name__13,
        .get_number = &_DML_IFACE_arr__int_register__get_number__13,
        .read = &_DML_IFACE_arr__int_register__read__13,
        .register_info = &_DML_IFACE_arr__int_register__register_info__13,
        .write = &_DML_IFACE_arr__int_register__write__13,
    },
{
        .all_registers = &_DML_IFACE_arr__int_register__all_registers__14,
        .get_name = &_DML_IFACE_arr__int_register__get_name__14,
        .get_number = &_DML_IFACE_arr__int_register__get_number__14,
        .read = &_DML_IFACE_arr__int_register__read__14,
        .register_info = &_DML_IFACE_arr__int_register__register_info__14,
        .write = &_DML_IFACE_arr__int_register__write__14,
    },
{
        .all_registers = &_DML_IFACE_arr__int_register__all_registers__15,
        .get_name = &_DML_IFACE_arr__int_register__get_name__15,
        .get_number = &_DML_IFACE_arr__int_register__get_number__15,
        .read = &_DML_IFACE_arr__int_register__read__15,
        .register_info = &_DML_IFACE_arr__int_register__register_info__15,
        .write = &_DML_IFACE_arr__int_register__write__15,
    }
};
        interface_array_t iface_vect = VNULL;
        for (int i0 = 0; i0 < 16; i0++)
            VADD(iface_vect, &ifaces[i0]);
        VT_register_port_array_interface(class, "int_register", &iface_vect, "arr", NULL);
        VFREE(iface_vect);
    }
    {
        static const io_memory_interface_t io_memory_interface = {
        .operation = &_DML_PIFACE_arr__io_memory__operation,
    };
        SIM_register_interface(_port_class_arr, "io_memory", &io_memory_interface);
        static const io_memory_interface_t ifaces[16] = {{
        .operation = &_DML_IFACE_arr__io_memory__operation__0,
    },
{
        .operation = &_DML_IFACE_arr__io_memory__operation__1,
    },
{
        .operation = &_DML_IFACE_arr__io_memory__operation__2,
    },
{
        .operation = &_DML_IFACE_arr__io_memory__operation__3,
    },
{
        .operation = &_DML_IFACE_arr__io_memory__operation__4,
    },
{
        .operation = &_DML_IFACE_arr__io_memory__operation__5,
    },
{
        .operation = &_DML_IFACE_arr__io_memory__operation__6,
    },
{
        .operation = &_DML_IFACE_arr__io_memory__operation__7,
    },
{
        .operation = &_DML_IFACE_arr__io_memory__operation__8,
    },
{
        .operation = &_DML_IFACE_arr__io_memory__operation__9,
    },
{
        .operation = &_DML_IFACE_arr__io_memory__operation__10,
    },
{
        .operation = &_DML_IFACE_arr__io_memory__operation__11,
    },
{
        .operation = &_DML_IFACE_arr__io_memory__operation__12,
    },
{
        .operation = &_DML_IFACE_arr__io_memory__operation__13,
    },
{
        .operation = &_DML_IFACE_arr__io_memory__operation__14,
    },
{
        .operation = &_DML_IFACE_arr__io_memory__operation__15,
    }
};
        interface_array_t iface_vect = VNULL;
        for (int i0 = 0; i0 < 16; i0++)
            VADD(iface_vect, &ifaces[i0]);
        VT_register_port_array_interface(class, "io_memory", &iface_vect, "arr", NULL);
        VFREE(iface_vect);
    }
    {
        static const register_view_interface_t register_view_interface = {
        .big_endian_bitorder = &_DML_PIFACE_arr__register_view__big_endian_bitorder,
        .description = &_DML_PIFACE_arr__register_view__description,
        .get_register_value = &_DML_PIFACE_arr__register_view__get_register_value,
        .number_of_registers = &_DML_PIFACE_arr__register_view__number_of_registers,
        .register_info = &_DML_PIFACE_arr__register_view__register_info,
        .set_register_value = &_DML_PIFACE_arr__register_view__set_register_value,
    };
        SIM_register_interface(_port_class_arr, "register_view", &register_view_interface);
        static const register_view_interface_t ifaces[16] = {{
        .big_endian_bitorder = &_DML_IFACE_arr__register_view__big_endian_bitorder__0,
        .description = &_DML_IFACE_arr__register_view__description__0,
        .get_register_value = &_DML_IFACE_arr__register_view__get_register_value__0,
        .number_of_registers = &_DML_IFACE_arr__register_view__number_of_registers__0,
        .register_info = &_DML_IFACE_arr__register_view__register_info__0,
        .set_register_value = &_DML_IFACE_arr__register_view__set_register_value__0,
    },
{
        .big_endian_bitorder = &_DML_IFACE_arr__register_view__big_endian_bitorder__1,
        .description = &_DML_IFACE_arr__register_view__description__1,
        .get_register_value = &_DML_IFACE_arr__register_view__get_register_value__1,
        .number_of_registers = &_DML_IFACE_arr__register_view__number_of_registers__1,
        .register_info = &_DML_IFACE_arr__register_view__register_info__1,
        .set_register_value = &_DML_IFACE_arr__register_view__set_register_value__1,
    },
{
        .big_endian_bitorder = &_DML_IFACE_arr__register_view__big_endian_bitorder__2,
        .description = &_DML_IFACE_arr__register_view__description__2,
        .get_register_value = &_DML_IFACE_arr__register_view__get_register_value__2,
        .number_of_registers = &_DML_IFACE_arr__register_view__number_of_registers__2,
        .register_info = &_DML_IFACE_arr__register_view__register_info__2,
        .set_register_value = &_DML_IFACE_arr__register_view__set_register_value__2,
    },
{
        .big_endian_bitorder = &_DML_IFACE_arr__register_view__big_endian_bitorder__3,
        .description = &_DML_IFACE_arr__register_view__description__3,
        .get_register_value = &_DML_IFACE_arr__register_view__get_register_value__3,
        .number_of_registers = &_DML_IFACE_arr__register_view__number_of_registers__3,
        .register_info = &_DML_IFACE_arr__register_view__register_info__3,
        .set_register_value = &_DML_IFACE_arr__register_view__set_register_value__3,
    },
{
        .big_endian_bitorder = &_DML_IFACE_arr__register_view__big_endian_bitorder__4,
        .description = &_DML_IFACE_arr__register_view__description__4,
        .get_register_value = &_DML_IFACE_arr__register_view__get_register_value__4,
        .number_of_registers = &_DML_IFACE_arr__register_view__number_of_registers__4,
        .register_info = &_DML_IFACE_arr__register_view__register_info__4,
        .set_register_value = &_DML_IFACE_arr__register_view__set_register_value__4,
    },
{
        .big_endian_bitorder = &_DML_IFACE_arr__register_view__big_endian_bitorder__5,
        .description = &_DML_IFACE_arr__register_view__description__5,
        .get_register_value = &_DML_IFACE_arr__register_view__get_register_value__5,
        .number_of_registers = &_DML_IFACE_arr__register_view__number_of_registers__5,
        .register_info = &_DML_IFACE_arr__register_view__register_info__5,
        .set_register_value = &_DML_IFACE_arr__register_view__set_register_value__5,
    },
{
        .big_endian_bitorder = &_DML_IFACE_arr__register_view__big_endian_bitorder__6,
        .description = &_DML_IFACE_arr__register_view__description__6,
        .get_register_value = &_DML_IFACE_arr__register_view__get_register_value__6,
        .number_of_registers = &_DML_IFACE_arr__register_view__number_of_registers__6,
        .register_info = &_DML_IFACE_arr__register_view__register_info__6,
        .set_register_value = &_DML_IFACE_arr__register_view__set_register_value__6,
    },
{
        .big_endian_bitorder = &_DML_IFACE_arr__register_view__big_endian_bitorder__7,
        .description = &_DML_IFACE_arr__register_view__description__7,
        .get_register_value = &_DML_IFACE_arr__register_view__get_register_value__7,
        .number_of_registers = &_DML_IFACE_arr__register_view__number_of_registers__7,
        .register_info = &_DML_IFACE_arr__register_view__register_info__7,
        .set_register_value = &_DML_IFACE_arr__register_view__set_register_value__7,
    },
{
        .big_endian_bitorder = &_DML_IFACE_arr__register_view__big_endian_bitorder__8,
        .description = &_DML_IFACE_arr__register_view__description__8,
        .get_register_value = &_DML_IFACE_arr__register_view__get_register_value__8,
        .number_of_registers = &_DML_IFACE_arr__register_view__number_of_registers__8,
        .register_info = &_DML_IFACE_arr__register_view__register_info__8,
        .set_register_value = &_DML_IFACE_arr__register_view__set_register_value__8,
    },
{
        .big_endian_bitorder = &_DML_IFACE_arr__register_view__big_endian_bitorder__9,
        .description = &_DML_IFACE_arr__register_view__description__9,
        .get_register_value = &_DML_IFACE_arr__register_view__get_register_value__9,
        .number_of_registers = &_DML_IFACE_arr__register_view__number_of_registers__9,
        .register_info = &_DML_IFACE_arr__register_view__register_info__9,
        .set_register_value = &_DML_IFACE_arr__register_view__set_register_value__9,
    },
{
        .big_endian_bitorder = &_DML_IFACE_arr__register_view__big_endian_bitorder__10,
        .description = &_DML_IFACE_arr__register_view__description__10,
        .get_register_value = &_DML_IFACE_arr__register_view__get_register_value__10,
        .number_of_registers = &_DML_IFACE_arr__register_view__number_of_registers__10,
        .register_info = &_DML_IFACE_arr__register_view__register_info__10,
        .set_register_value = &_DML_IFACE_arr__register_view__set_register_value__10,
    },
{
        .big_endian_bitorder = &_DML_IFACE_arr__register_view__big_endian_bitorder__11,
        .description = &_DML_IFACE_arr__register_view__description__11,
        .get_register_value = &_DML_IFACE_arr__register_view__get_register_value__11,
        .number_of_registers = &_DML_IFACE_arr__register_view__number_of_registers__11,
        .register_info = &_DML_IFACE_arr__register_view__register_info__11,
        .set_register_value = &_DML_IFACE_arr__register_view__set_register_value__11,
    },
{
        .big_endian_bitorder = &_DML_IFACE_arr__register_view__big_endian_bitorder__12,
        .description = &_DML_IFACE_arr__register_view__description__12,
        .get_register_value = &_DML_IFACE_arr__register_view__get_register_value__12,
        .number_of_registers = &_DML_IFACE_arr__register_view__number_of_registers__12,
        .register_info = &_DML_IFACE_arr__register_view__register_info__12,
        .set_register_value = &_DML_IFACE_arr__register_view__set_register_value__12,
    },
{
        .big_endian_bitorder = &_DML_IFACE_arr__register_view__big_endian_bitorder__13,
        .description = &_DML_IFACE_arr__register_view__description__13,
        .get_register_value = &_DML_IFACE_arr__register_view__get_register_value__13,
        .number_of_registers = &_DML_IFACE_arr__register_view__number_of_registers__13,
        .register_info = &_DML_IFACE_arr__register_view__register_info__13,
        .set_register_value = &_DML_IFACE_arr__register_view__set_register_value__13,
    },
{
        .big_endian_bitorder = &_DML_IFACE_arr__register_view__big_endian_bitorder__14,
        .description = &_DML_IFACE_arr__register_view__description__14,
        .get_register_value = &_DML_IFACE_arr__register_view__get_register_value__14,
        .number_of_registers = &_DML_IFACE_arr__register_view__number_of_registers__14,
        .register_info = &_DML_IFACE_arr__register_view__register_info__14,
        .set_register_value = &_DML_IFACE_arr__register_view__set_register_value__14,
    },
{
        .big_endian_bitorder = &_DML_IFACE_arr__register_view__big_endian_bitorder__15,
        .description = &_DML_IFACE_arr__register_view__description__15,
        .get_register_value = &_DML_IFACE_arr__register_view__get_register_value__15,
        .number_of_registers = &_DML_IFACE_arr__register_view__number_of_registers__15,
        .register_info = &_DML_IFACE_arr__register_view__register_info__15,
        .set_register_value = &_DML_IFACE_arr__register_view__set_register_value__15,
    }
};
        interface_array_t iface_vect = VNULL;
        for (int i0 = 0; i0 < 16; i0++)
            VADD(iface_vect, &ifaces[i0]);
        VT_register_port_array_interface(class, "register_view", &iface_vect, "arr", NULL);
        VFREE(iface_vect);
    }
    {
        static const register_view_catalog_interface_t register_view_catalog_interface = {
        .register_names = &_DML_PIFACE_arr__register_view_catalog__register_names,
        .register_offsets = &_DML_PIFACE_arr__register_view_catalog__register_offsets,
    };
        SIM_register_interface(_port_class_arr, "register_view_catalog", &register_view_catalog_interface);
        static const register_view_catalog_interface_t ifaces[16] = {{
        .register_names = &_DML_IFACE_arr__register_view_catalog__register_names__0,
        .register_offsets = &_DML_IFACE_arr__register_view_catalog__register_offsets__0,
    },
{
        .register_names = &_DML_IFACE_arr__register_view_catalog__register_names__1,
        .register_offsets = &_DML_IFACE_arr__register_view_catalog__register_offsets__1,
    },
{
        .register_names = &_DML_IFACE_arr__register_view_catalog__register_names__2,
        .register_offsets = &_DML_IFACE_arr__register_view_catalog__register_offsets__2,
    },
{
        .register_names = &_DML_IFACE_arr__register_view_catalog__register_names__3,
        .register_offsets = &_DML_IFACE_arr__register_view_catalog__register_offsets__3,
    },
{
        .register_names = &_DML_IFACE_arr__register_view_catalog__register_names__4,
        .register_offsets = &_DML_IFACE_arr__register_view_catalog__register_offsets__4,
    },
{
        .register_names = &_DML_IFACE_arr__register_view_catalog__register_names__5,
        .register_offsets = &_DML_IFACE_arr__register_view_catalog__register_offsets__5,
    },
{
        .register_names = &_DML_IFACE_arr__register_view_catalog__register_names__6,
        .register_offsets = &_DML_IFACE_arr__register_view_catalog__register_offsets__6,
    },
{
        .register_names = &_DML_IFACE_arr__register_view_catalog__register_names__7,
        .register_offsets = &_DML_IFACE_arr__register_view_catalog__register_offsets__7,
    },
{
        .register_names = &_DML_IFACE_arr__register_view_catalog__register_names__8,
        .register_offsets = &_DML_IFACE_arr__register_view_catalog__register_offsets__8,
    },
{
        .register_names = &_DML_IFACE_arr__register_view_catalog__register_names__9,
        .register_offsets = &_DML_IFACE_arr__register_view_catalog__register_offsets__9,
    },
{
        .register_names = &_DML_IFACE_arr__register_view_catalog__register_names__10,
        .register_offsets = &_DML_IFACE_arr__register_view_catalog__register_offsets__10,
    },
{
        .register_names = &_DML_IFACE_arr__register_view_catalog__register_names__11,
        .register_offsets = &_DML_IFACE_arr__register_view_catalog__register_offsets__11,
    },
{
        .register_names = &_DML_IFACE_arr__register_view_catalog__register_names__12,
        .register_offsets = &_DML_IFACE_arr__register_view_catalog__register_offsets__12,
    },
{
        .register_names = &_DML_IFACE_arr__register_view_catalog__register_names__13,
        .register_offsets = &_DML_IFACE_arr__register_view_catalog__register_offsets__13,
    },
{
        .register_names = &_DML_IFACE_arr__register_view_catalog__register_names__14,
        .register_offsets = &_DML_IFACE_arr__register_view_catalog__register_offsets__14,
    },
{
        .register_names = &_DML_IFACE_arr__register_view_catalog__register_names__15,
        .register_offsets = &_DML_IFACE_arr__register_view_catalog__register_offsets__15,
    }
};
        interface_array_t iface_vect = VNULL;
        for (int i0 = 0; i0 < 16; i0++)
            VADD(iface_vect, &ifaces[i0]);
        VT_register_port_array_interface(class, "register_view_catalog", &iface_vect, "arr", NULL);
        VFREE(iface_vect);
    }
    {
        static const bank_instrumentation_subscribe_interface_t bank_instrumentation_subscribe_interface = {
        .disable_connection_callbacks = &_DML_PIFACE_arri__bank_instrumentation_subscribe__disable_connection_callbacks,
        .enable_connection_callbacks = &_DML_PIFACE_arri__bank_instrumentation_subscribe__enable_connection_callbacks,
        .register_after_read = &_DML_PIFACE_arri__bank_instrumentation_subscribe__register_after_read,
        .register_after_write = &_DML_PIFACE_arri__bank_instrumentation_subscribe__register_after_write,
        .register_before_read = &_DML_PIFACE_arri__bank_instrumentation_subscribe__register_before_read,
        .register_before_write = &_DML_PIFACE_arri__bank_instrumentation_subscribe__register_before_write,
        .remove_callback = &_DML_PIFACE_arri__bank_instrumentation_subscribe__remove_callback,
        .remove_connection_callbacks = &_DML_PIFACE_arri__bank_instrumentation_subscribe__remove_connection_callbacks,
    };
        SIM_register_interface(_port_class_arri, "bank_instrumentation_subscribe", &bank_instrumentation_subscribe_interface);
        static const bank_instrumentation_subscribe_interface_t ifaces[16] = {{
        .disable_connection_callbacks = &_DML_IFACE_arri__bank_instrumentation_subscribe__disable_connection_callbacks__0,
        .enable_connection_callbacks = &_DML_IFACE_arri__bank_instrumentation_subscribe__enable_connection_callbacks__0,
        .register_after_read = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_after_read__0,
        .register_after_write = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_after_write__0,
        .register_before_read = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_before_read__0,
        .register_before_write = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_before_write__0,
        .remove_callback = &_DML_IFACE_arri__bank_instrumentation_subscribe__remove_callback__0,
        .remove_connection_callbacks = &_DML_IFACE_arri__bank_instrumentation_subscribe__remove_connection_callbacks__0,
    },
{
        .disable_connection_callbacks = &_DML_IFACE_arri__bank_instrumentation_subscribe__disable_connection_callbacks__1,
        .enable_connection_callbacks = &_DML_IFACE_arri__bank_instrumentation_subscribe__enable_connection_callbacks__1,
        .register_after_read = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_after_read__1,
        .register_after_write = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_after_write__1,
        .register_before_read = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_before_read__1,
        .register_before_write = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_before_write__1,
        .remove_callback = &_DML_IFACE_arri__bank_instrumentation_subscribe__remove_callback__1,
        .remove_connection_callbacks = &_DML_IFACE_arri__bank_instrumentation_subscribe__remove_connection_callbacks__1,
    },
{
        .disable_connection_callbacks = &_DML_IFACE_arri__bank_instrumentation_subscribe__disable_connection_callbacks__2,
        .enable_connection_callbacks = &_DML_IFACE_arri__bank_instrumentation_subscribe__enable_connection_callbacks__2,
        .register_after_read = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_after_read__2,
        .register_after_write = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_after_write__2,
        .register_before_read = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_before_read__2,
        .register_before_write = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_before_write__2,
        .remove_callback = &_DML_IFACE_arri__bank_instrumentation_subscribe__remove_callback__2,
        .remove_connection_callbacks = &_DML_IFACE_arri__bank_instrumentation_subscribe__remove_connection_callbacks__2,
    },
{
        .disable_connection_callbacks = &_DML_IFACE_arri__bank_instrumentation_subscribe__disable_connection_callbacks__3,
        .enable_connection_callbacks = &_DML_IFACE_arri__bank_instrumentation_subscribe__enable_connection_callbacks__3,
        .register_after_read = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_after_read__3,
        .register_after_write = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_after_write__3,
        .register_before_read = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_before_read__3,
        .register_before_write = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_before_write__3,
        .remove_callback = &_DML_IFACE_arri__bank_instrumentation_subscribe__remove_callback__3,
        .remove_connection_callbacks = &_DML_IFACE_arri__bank_instrumentation_subscribe__remove_connection_callbacks__3,
    },
{
        .disable_connection_callbacks = &_DML_IFACE_arri__bank_instrumentation_subscribe__disable_connection_callbacks__4,
        .enable_connection_callbacks = &_DML_IFACE_arri__bank_instrumentation_subscribe__enable_connection_callbacks__4,
        .register_after_read = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_after_read__4,
        .register_after_write = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_after_write__4,
        .register_before_read = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_before_read__4,
        .register_before_write = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_before_write__4,
        .remove_callback = &_DML_IFACE_arri__bank_instrumentation_subscribe__remove_callback__4,
        .remove_connection_callbacks = &_DML_IFACE_arri__bank_instrumentation_subscribe__remove_connection_callbacks__4,
    },
{
        .disable_connection_callbacks = &_DML_IFACE_arri__bank_instrumentation_subscribe__disable_connection_callbacks__5,
        .enable_connection_callbacks = &_DML_IFACE_arri__bank_instrumentation_subscribe__enable_connection_callbacks__5,
        .register_after_read = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_after_read__5,
        .register_after_write = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_after_write__5,
        .register_before_read = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_before_read__5,
        .register_before_write = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_before_write__5,
        .remove_callback = &_DML_IFACE_arri__bank_instrumentation_subscribe__remove_callback__5,
        .remove_connection_callbacks = &_DML_IFACE_arri__bank_instrumentation_subscribe__remove_connection_callbacks__5,
    },
{
        .disable_connection_callbacks = &_DML_IFACE_arri__bank_instrumentation_subscribe__disable_connection_callbacks__6,
        .enable_connection_callbacks = &_DML_IFACE_arri__bank_instrumentation_subscribe__enable_connection_callbacks__6,
        .register_after_read = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_after_read__6,
        .register_after_write = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_after_write__6,
        .register_before_read = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_before_read__6,
        .register_before_write = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_before_write__6,
        .remove_callback = &_DML_IFACE_arri__bank_instrumentation_subscribe__remove_callback__6,
        .remove_connection_callbacks = &_DML_IFACE_arri__bank_instrumentation_subscribe__remove_connection_callbacks__6,
    },
{
        .disable_connection_callbacks = &_DML_IFACE_arri__bank_instrumentation_subscribe__disable_connection_callbacks__7,
        .enable_connection_callbacks = &_DML_IFACE_arri__bank_instrumentation_subscribe__enable_connection_callbacks__7,
        .register_after_read = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_after_read__7,
        .register_after_write = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_after_write__7,
        .register_before_read = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_before_read__7,
        .register_before_write = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_before_write__7,
        .remove_callback = &_DML_IFACE_arri__bank_instrumentation_subscribe__remove_callback__7,
        .remove_connection_callbacks = &_DML_IFACE_arri__bank_instrumentation_subscribe__remove_connection_callbacks__7,
    },
{
        .disable_connection_callbacks = &_DML_IFACE_arri__bank_instrumentation_subscribe__disable_connection_callbacks__8,
        .enable_connection_callbacks = &_DML_IFACE_arri__bank_instrumentation_subscribe__enable_connection_callbacks__8,
        .register_after_read = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_after_read__8,
        .register_after_write = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_after_write__8,
        .register_before_read = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_before_read__8,
        .register_before_write = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_before_write__8,
        .remove_callback = &_DML_IFACE_arri__bank_instrumentation_subscribe__remove_callback__8,
        .remove_connection_callbacks = &_DML_IFACE_arri__bank_instrumentation_subscribe__remove_connection_callbacks__8,
    },
{
        .disable_connection_callbacks = &_DML_IFACE_arri__bank_instrumentation_subscribe__disable_connection_callbacks__9,
        .enable_connection_callbacks = &_DML_IFACE_arri__bank_instrumentation_subscribe__enable_connection_callbacks__9,
        .register_after_read = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_after_read__9,
        .register_after_write = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_after_write__9,
        .register_before_read = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_before_read__9,
        .register_before_write = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_before_write__9,
        .remove_callback = &_DML_IFACE_arri__bank_instrumentation_subscribe__remove_callback__9,
        .remove_connection_callbacks = &_DML_IFACE_arri__bank_instrumentation_subscribe__remove_connection_callbacks__9,
    },
{
        .disable_connection_callbacks = &_DML_IFACE_arri__bank_instrumentation_subscribe__disable_connection_callbacks__10,
        .enable_connection_callbacks = &_DML_IFACE_arri__bank_instrumentation_subscribe__enable_connection_callbacks__10,
        .register_after_read = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_after_read__10,
        .register_after_write = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_after_write__10,
        .register_before_read = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_before_read__10,
        .register_before_write = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_before_write__10,
        .remove_callback = &_DML_IFACE_arri__bank_instrumentation_subscribe__remove_callback__10,
        .remove_connection_callbacks = &_DML_IFACE_arri__bank_instrumentation_subscribe__remove_connection_callbacks__10,
    },
{
        .disable_connection_callbacks = &_DML_IFACE_arri__bank_instrumentation_subscribe__disable_connection_callbacks__11,
        .enable_connection_callbacks = &_DML_IFACE_arri__bank_instrumentation_subscribe__enable_connection_callbacks__11,
        .register_after_read = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_after_read__11,
        .register_after_write = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_after_write__11,
        .register_before_read = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_before_read__11,
        .register_before_write = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_before_write__11,
        .remove_callback = &_DML_IFACE_arri__bank_instrumentation_subscribe__remove_callback__11,
        .remove_connection_callbacks = &_DML_IFACE_arri__bank_instrumentation_subscribe__remove_connection_callbacks__11,
    },
{
        .disable_connection_callbacks = &_DML_IFACE_arri__bank_instrumentation_subscribe__disable_connection_callbacks__12,
        .enable_connection_callbacks = &_DML_IFACE_arri__bank_instrumentation_subscribe__enable_connection_callbacks__12,
        .register_after_read = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_after_read__12,
        .register_after_write = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_after_write__12,
        .register_before_read = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_before_read__12,
        .register_before_write = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_before_write__12,
        .remove_callback = &_DML_IFACE_arri__bank_instrumentation_subscribe__remove_callback__12,
        .remove_connection_callbacks = &_DML_IFACE_arri__bank_instrumentation_subscribe__remove_connection_callbacks__12,
    },
{
        .disable_connection_callbacks = &_DML_IFACE_arri__bank_instrumentation_subscribe__disable_connection_callbacks__13,
        .enable_connection_callbacks = &_DML_IFACE_arri__bank_instrumentation_subscribe__enable_connection_callbacks__13,
        .register_after_read = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_after_read__13,
        .register_after_write = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_after_write__13,
        .register_before_read = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_before_read__13,
        .register_before_write = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_before_write__13,
        .remove_callback = &_DML_IFACE_arri__bank_instrumentation_subscribe__remove_callback__13,
        .remove_connection_callbacks = &_DML_IFACE_arri__bank_instrumentation_subscribe__remove_connection_callbacks__13,
    },
{
        .disable_connection_callbacks = &_DML_IFACE_arri__bank_instrumentation_subscribe__disable_connection_callbacks__14,
        .enable_connection_callbacks = &_DML_IFACE_arri__bank_instrumentation_subscribe__enable_connection_callbacks__14,
        .register_after_read = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_after_read__14,
        .register_after_write = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_after_write__14,
        .register_before_read = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_before_read__14,
        .register_before_write = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_before_write__14,
        .remove_callback = &_DML_IFACE_arri__bank_instrumentation_subscribe__remove_callback__14,
        .remove_connection_callbacks = &_DML_IFACE_arri__bank_instrumentation_subscribe__remove_connection_callbacks__14,
    },
{
        .disable_connection_callbacks = &_DML_IFACE_arri__bank_instrumentation_subscribe__disable_connection_callbacks__15,
        .enable_connection_callbacks = &_DML_IFACE_arri__bank_instrumentation_subscribe__enable_connection_callbacks__15,
        .register_after_read = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_after_read__15,
        .register_after_write = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_after_write__15,
        .register_before_read = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_before_read__15,
        .register_before_write = &_DML_IFACE_arri__bank_instrumentation_subscribe__register_before_write__15,
        .remove_callback = &_DML_IFACE_arri__bank_instrumentation_subscribe__remove_callback__15,
        .remove_connection_callbacks = &_DML_IFACE_arri__bank_instrumentation_subscribe__remove_connection_callbacks__15,
    }
};
        interface_array_t iface_vect = VNULL;
        for (int i0 = 0; i0 < 16; i0++)
            VADD(iface_vect, &ifaces[i0]);
        VT_register_port_array_interface(class, "bank_instrumentation_subscribe", &iface_vect, "arri", NULL);
        VFREE(iface_vect);
    }
    {
        static const instrumentation_order_interface_t instrumentation_order_interface = {
        .get_connections = &_DML_PIFACE_arri__instrumentation_order__get_connections,
        .move_before = &_DML_PIFACE_arri__instrumentation_order__move_before,
    };
        SIM_register_interface(_port_class_arri, "instrumentation_order", &instrumentation_order_interface);
        static const instrumentation_order_interface_t ifaces[16] = {{
        .get_connections = &_DML_IFACE_arri__instrumentation_order__get_connections__0,
        .move_before = &_DML_IFACE_arri__instrumentation_order__move_before__0,
    },
{
        .get_connections = &_DML_IFACE_arri__instrumentation_order__get_connections__1,
        .move_before = &_DML_IFACE_arri__instrumentation_order__move_before__1,
    },
{
        .get_connections = &_DML_IFACE_arri__instrumentation_order__get_connections__2,
        .move_before = &_DML_IFACE_arri__instrumentation_order__move_before__2,
    },
{
        .get_connections = &_DML_IFACE_arri__instrumentation_order__get_connections__3,
        .move_before = &_DML_IFACE_arri__instrumentation_order__move_before__3,
    },
{
        .get_connections = &_DML_IFACE_arri__instrumentation_order__get_connections__4,
        .move_before = &_DML_IFACE_arri__instrumentation_order__move_before__4,
    },
{
        .get_connections = &_DML_IFACE_arri__instrumentation_order__get_connections__5,
        .move_before = &_DML_IFACE_arri__instrumentation_order__move_before__5,
    },
{
        .get_connections = &_DML_IFACE_arri__instrumentation_order__get_connections__6,
        .move_before = &_DML_IFACE_arri__instrumentation_order__move_before__6,
    },
{
        .get_connections = &_DML_IFACE_arri__instrumentation_order__get_connections__7,
        .move_before = &_DML_IFACE_arri__instrumentation_order__move_before__7,
    },
{
        .get_connections = &_DML_IFACE_arri__instrumentation_order__get_connections__8,
        .move_before = &_DML_IFACE_arri__instrumentation_order__move_before__8,
    },
{
        .get_connections = &_DML_IFACE_arri__instrumentation_order__get_connections__9,
        .move_before = &_DML_IFACE_arri__instrumentation_order__move_before__9,
    },
{
        .get_connections = &_DML_IFACE_arri__instrumentation_order__get_connections__10,
        .move_before = &_DML_IFACE_arri__instrumentation_order__move_before__10,
    },
{
        .get_connections = &_DML_IFACE_arri__instrumentation_order__get_connections__11,
        .move_before = &_DML_IFACE_arri__instrumentation_order__move_before__11,
    },
{
        .get_connections = &_DML_IFACE_arri__instrumentation_order__get_connections__12,
        .move_before = &_DML_IFACE_arri__instrumentation_order__move_before__12,
    },
{
        .get_connections = &_DML_IFACE_arri__instrumentation_order__get_connections__13,
        .move_before = &_DML_IFACE_arri__instrumentation_order__move_before__13,
    },
{
        .get_connections = &_DML_IFACE_arri__instrumentation_order__get_connections__14,
        .move_before = &_DML_IFACE_arri__instrumentation_order__move_before__14,
    },
{
        .get_connections = &_DML_IFACE_arri__instrumentation_order__get_connections__15,
        .move_before = &_DML_IFACE_arri__instrumentation_order__move_before__15,
    }
};
        interface_array_t iface_vect = VNULL;
        for (int i0 = 0; i0 < 16; i0++)
            VADD(iface_vect, &ifaces[i0]);
        VT_register_port_array_interface(class, "instrumentation_order", &iface_vect, "arri", NULL);
        VFREE(iface_vect);
    }
    {
        static const int_register_interface_t int_register_interface = {
        .all_registers = &_DML_PIFACE_arri__int_register__all_registers,
        .get_name = &_DML_PIFACE_arri__int_register__get_name,
        .get_number = &_DML_PIFACE_arri__int_register__get_number,
        .read = &_DML_PIFACE_arri__int_register__read,
        .register_info = &_DML_PIFACE_arri__int_register__register_info,
        .write = &_DML_PIFACE_arri__int_register__write,
    };
        SIM_register_interface(_port_class_arri, "int_register", &int_register_interface);
        static const int_register_interface_t ifaces[16] = {{
        .all_registers = &_DML_IFACE_arri__int_register__all_registers__0,
        .get_name = &_DML_IFACE_arri__int_register__get_name__0,
        .get_number = &_DML_IFACE_arri__int_register__get_number__0,
        .read = &_DML_IFACE_arri__int_register__read__0,
        .register_info = &_DML_IFACE_arri__int_register__register_info__0,
        .write = &_DML_IFACE_arri__int_register__write__0,
    },
{
        .all_registers = &_DML_IFACE_arri__int_register__all_registers__1,
        .get_name = &_DML_IFACE_arri__int_register__get_name__1,
        .get_number = &_DML_IFACE_arri__int_register__get_number__1,
        .read = &_DML_IFACE_arri__int_register__read__1,
        .register_info = &_DML_IFACE_arri__int_register__register_info__1,
        .write = &_DML_IFACE_arri__int_register__write__1,
    },
{
        .all_registers = &_DML_IFACE_arri__int_register__all_registers__2,
        .get_name = &_DML_IFACE_arri__int_register__get_name__2,
        .get_number = &_DML_IFACE_arri__int_register__get_number__2,
        .read = &_DML_IFACE_arri__int_register__read__2,
        .register_info = &_DML_IFACE_arri__int_register__register_info__2,
        .write = &_DML_IFACE_arri__int_register__write__2,
    },
{
        .all_registers = &_DML_IFACE_arri__int_register__all_registers__3,
        .get_name = &_DML_IFACE_arri__int_register__get_name__3,
        .get_number = &_DML_IFACE_arri__int_register__get_number__3,
        .read = &_DML_IFACE_arri__int_register__read__3,
        .register_info = &_DML_IFACE_arri__int_register__register_info__3,
        .write = &_DML_IFACE_arri__int_register__write__3,
    },
{
        .all_registers = &_DML_IFACE_arri__int_register__all_registers__4,
        .get_name = &_DML_IFACE_arri__int_register__get_name__4,
        .get_number = &_DML_IFACE_arri__int_register__get_number__4,
        .read = &_DML_IFACE_arri__int_register__read__4,
        .register_info = &_DML_IFACE_arri__int_register__register_info__4,
        .write = &_DML_IFACE_arri__int_register__write__4,
    },
{
        .all_registers = &_DML_IFACE_arri__int_register__all_registers__5,
        .get_name = &_DML_IFACE_arri__int_register__get_name__5,
        .get_number = &_DML_IFACE_arri__int_register__get_number__5,
        .read = &_DML_IFACE_arri__int_register__read__5,
        .register_info = &_DML_IFACE_arri__int_register__register_info__5,
        .write = &_DML_IFACE_arri__int_register__write__5,
    },
{
        .all_registers = &_DML_IFACE_arri__int_register__all_registers__6,
        .get_name = &_DML_IFACE_arri__int_register__get_name__6,
        .get_number = &_DML_IFACE_arri__int_register__get_number__6,
        .read = &_DML_IFACE_arri__int_register__read__6,
        .register_info = &_DML_IFACE_arri__int_register__register_info__6,
        .write = &_DML_IFACE_arri__int_register__write__6,
    },
{
        .all_registers = &_DML_IFACE_arri__int_register__all_registers__7,
        .get_name = &_DML_IFACE_arri__int_register__get_name__7,
        .get_number = &_DML_IFACE_arri__int_register__get_number__7,
        .read = &_DML_IFACE_arri__int_register__read__7,
        .register_info = &_DML_IFACE_arri__int_register__register_info__7,
        .write = &_DML_IFACE_arri__int_register__write__7,
    },
{
        .all_registers = &_DML_IFACE_arri__int_register__all_registers__8,
        .get_name = &_DML_IFACE_arri__int_register__get_name__8,
        .get_number = &_DML_IFACE_arri__int_register__get_number__8,
        .read = &_DML_IFACE_arri__int_register__read__8,
        .register_info = &_DML_IFACE_arri__int_register__register_info__8,
        .write = &_DML_IFACE_arri__int_register__write__8,
    },
{
        .all_registers = &_DML_IFACE_arri__int_register__all_registers__9,
        .get_name = &_DML_IFACE_arri__int_register__get_name__9,
        .get_number = &_DML_IFACE_arri__int_register__get_number__9,
        .read = &_DML_IFACE_arri__int_register__read__9,
        .register_info = &_DML_IFACE_arri__int_register__register_info__9,
        .write = &_DML_IFACE_arri__int_register__write__9,
    },
{
        .all_registers = &_DML_IFACE_arri__int_register__all_registers__10,
        .get_name = &_DML_IFACE_arri__int_register__get_name__10,
        .get_number = &_DML_IFACE_arri__int_register__get_number__10,
        .read = &_DML_IFACE_arri__int_register__read__10,
        .register_info = &_DML_IFACE_arri__int_register__register_info__10,
        .write = &_DML_IFACE_arri__int_register__write__10,
    },
{
        .all_registers = &_DML_IFACE_arri__int_register__all_registers__11,
        .get_name = &_DML_IFACE_arri__int_register__get_name__11,
        .get_number = &_DML_IFACE_arri__int_register__get_number__11,
        .read = &_DML_IFACE_arri__int_register__read__11,
        .register_info = &_DML_IFACE_arri__int_register__register_info__11,
        .write = &_DML_IFACE_arri__int_register__write__11,
    },
{
        .all_registers = &_DML_IFACE_arri__int_register__all_registers__12,
        .get_name = &_DML_IFACE_arri__int_register__get_name__12,
        .get_number = &_DML_IFACE_arri__int_register__get_number__12,
        .read = &_DML_IFACE_arri__int_register__read__12,
        .register_info = &_DML_IFACE_arri__int_register__register_info__12,
        .write = &_DML_IFACE_arri__int_register__write__12,
    },
{
        .all_registers = &_DML_IFACE_arri__int_register__all_registers__13,
        .get_name = &_DML_IFACE_arri__int_register__get_name__13,
        .get_number = &_DML_IFACE_arri__int_register__get_number__13,
        .read = &_DML_IFACE_arri__int_register__read__13,
        .register_info = &_DML_IFACE_arri__int_register__register_info__13,
        .write = &_DML_IFACE_arri__int_register__write__13,
    },
{
        .all_registers = &_DML_IFACE_arri__int_register__all_registers__14,
        .get_name = &_DML_IFACE_arri__int_register__get_name__14,
        .get_number = &_DML_IFACE_arri__int_register__get_number__14,
        .read = &_DML_IFACE_arri__int_register__read__14,
        .register_info = &_DML_IFACE_arri__int_register__register_info__14,
        .write = &_DML_IFACE_arri__int_register__write__14,
    },
{
        .all_registers = &_DML_IFACE_arri__int_register__all_registers__15,
        .get_name = &_DML_IFACE_arri__int_register__get_name__15,
        .get_number = &_DML_IFACE_arri__int_register__get_number__15,
        .read = &_DML_IFACE_arri__int_register__read__15,
        .register_info = &_DML_IFACE_arri__int_register__register_info__15,
        .write = &_DML_IFACE_arri__int_register__write__15,
    }
};
        interface_array_t iface_vect = VNULL;
        for (int i0 = 0; i0 < 16; i0++)
            VADD(iface_vect, &ifaces[i0]);
        VT_register_port_array_interface(class, "int_register", &iface_vect, "arri", NULL);
        VFREE(iface_vect);
    }
    {
        static const io_memory_interface_t io_memory_interface = {
        .operation = &_DML_PIFACE_arri__io_memory__operation,
    };
        SIM_register_interface(_port_class_arri, "io_memory", &io_memory_interface);
        static const io_memory_interface_t ifaces[16] = {{
        .operation = &_DML_IFACE_arri__io_memory__operation__0,
    },
{
        .operation = &_DML_IFACE_arri__io_memory__operation__1,
    },
{
        .operation = &_DML_IFACE_arri__io_memory__operation__2,
    },
{
        .operation = &_DML_IFACE_arri__io_memory__operation__3,
    },
{
        .operation = &_DML_IFACE_arri__io_memory__operation__4,
    },
{
        .operation = &_DML_IFACE_arri__io_memory__operation__5,
    },
{
        .operation = &_DML_IFACE_arri__io_memory__operation__6,
    },
{
        .operation = &_DML_IFACE_arri__io_memory__operation__7,
    },
{
        .operation = &_DML_IFACE_arri__io_memory__operation__8,
    },
{
        .operation = &_DML_IFACE_arri__io_memory__operation__9,
    },
{
        .operation = &_DML_IFACE_arri__io_memory__operation__10,
    },
{
        .operation = &_DML_IFACE_arri__io_memory__operation__11,
    },
{
        .operation = &_DML_IFACE_arri__io_memory__operation__12,
    },
{
        .operation = &_DML_IFACE_arri__io_memory__operation__13,
    },
{
        .operation = &_DML_IFACE_arri__io_memory__operation__14,
    },
{
        .operation = &_DML_IFACE_arri__io_memory__operation__15,
    }
};
        interface_array_t iface_vect = VNULL;
        for (int i0 = 0; i0 < 16; i0++)
            VADD(iface_vect, &ifaces[i0]);
        VT_register_port_array_interface(class, "io_memory", &iface_vect, "arri", NULL);
        VFREE(iface_vect);
    }
    {
        static const register_view_interface_t register_view_interface = {
        .big_endian_bitorder = &_DML_PIFACE_arri__register_view__big_endian_bitorder,
        .description = &_DML_PIFACE_arri__register_view__description,
        .get_register_value = &_DML_PIFACE_arri__register_view__get_register_value,
        .number_of_registers = &_DML_PIFACE_arri__register_view__number_of_registers,
        .register_info = &_DML_PIFACE_arri__register_view__register_info,
        .set_register_value = &_DML_PIFACE_arri__register_view__set_register_value,
    };
        SIM_register_interface(_port_class_arri, "register_view", &register_view_interface);
        static const register_view_interface_t ifaces[16] = {{
        .big_endian_bitorder = &_DML_IFACE_arri__register_view__big_endian_bitorder__0,
        .description = &_DML_IFACE_arri__register_view__description__0,
        .get_register_value = &_DML_IFACE_arri__register_view__get_register_value__0,
        .number_of_registers = &_DML_IFACE_arri__register_view__number_of_registers__0,
        .register_info = &_DML_IFACE_arri__register_view__register_info__0,
        .set_register_value = &_DML_IFACE_arri__register_view__set_register_value__0,
    },
{
        .big_endian_bitorder = &_DML_IFACE_arri__register_view__big_endian_bitorder__1,
        .description = &_DML_IFACE_arri__register_view__description__1,
        .get_register_value = &_DML_IFACE_arri__register_view__get_register_value__1,
        .number_of_registers = &_DML_IFACE_arri__register_view__number_of_registers__1,
        .register_info = &_DML_IFACE_arri__register_view__register_info__1,
        .set_register_value = &_DML_IFACE_arri__register_view__set_register_value__1,
    },
{
        .big_endian_bitorder = &_DML_IFACE_arri__register_view__big_endian_bitorder__2,
        .description = &_DML_IFACE_arri__register_view__description__2,
        .get_register_value = &_DML_IFACE_arri__register_view__get_register_value__2,
        .number_of_registers = &_DML_IFACE_arri__register_view__number_of_registers__2,
        .register_info = &_DML_IFACE_arri__register_view__register_info__2,
        .set_register_value = &_DML_IFACE_arri__register_view__set_register_value__2,
    },
{
        .big_endian_bitorder = &_DML_IFACE_arri__register_view__big_endian_bitorder__3,
        .description = &_DML_IFACE_arri__register_view__description__3,
        .get_register_value = &_DML_IFACE_arri__register_view__get_register_value__3,
        .number_of_registers = &_DML_IFACE_arri__register_view__number_of_registers__3,
        .register_info = &_DML_IFACE_arri__register_view__register_info__3,
        .set_register_value = &_DML_IFACE_arri__register_view__set_register_value__3,
    },
{
        .big_endian_bitorder = &_DML_IFACE_arri__register_view__big_endian_bitorder__4,
        .description = &_DML_IFACE_arri__register_view__description__4,
        .get_register_value = &_DML_IFACE_arri__register_view__get_register_value__4,
        .number_of_registers = &_DML_IFACE_arri__register_view__number_of_registers__4,
        .register_info = &_DML_IFACE_arri__register_view__register_info__4,
        .set_register_value = &_DML_IFACE_arri__register_view__set_register_value__4,
    },
{
        .big_endian_bitorder = &_DML_IFACE_arri__register_view__big_endian_bitorder__5,
        .description = &_DML_IFACE_arri__register_view__description__5,
        .get_register_value = &_DML_IFACE_arri__register_view__get_register_value__5,
        .number_of_registers = &_DML_IFACE_arri__register_view__number_of_registers__5,
        .register_info = &_DML_IFACE_arri__register_view__register_info__5,
        .set_register_value = &_DML_IFACE_arri__register_view__set_register_value__5,
    },
{
        .big_endian_bitorder = &_DML_IFACE_arri__register_view__big_endian_bitorder__6,
        .description = &_DML_IFACE_arri__register_view__description__6,
        .get_register_value = &_DML_IFACE_arri__register_view__get_register_value__6,
        .number_of_registers = &_DML_IFACE_arri__register_view__number_of_registers__6,
        .register_info = &_DML_IFACE_arri__register_view__register_info__6,
        .set_register_value = &_DML_IFACE_arri__register_view__set_register_value__6,
    },
{
        .big_endian_bitorder = &_DML_IFACE_arri__register_view__big_endian_bitorder__7,
        .description = &_DML_IFACE_arri__register_view__description__7,
        .get_register_value = &_DML_IFACE_arri__register_view__get_register_value__7,
        .number_of_registers = &_DML_IFACE_arri__register_view__number_of_registers__7,
        .register_info = &_DML_IFACE_arri__register_view__register_info__7,
        .set_register_value = &_DML_IFACE_arri__register_view__set_register_value__7,
    },
{
        .big_endian_bitorder = &_DML_IFACE_arri__register_view__big_endian_bitorder__8,
        .description = &_DML_IFACE_arri__register_view__description__8,
        .get_register_value = &_DML_IFACE_arri__register_view__get_register_value__8,
        .number_of_registers = &_DML_IFACE_arri__register_view__number_of_registers__8,
        .register_info = &_DML_IFACE_arri__register_view__register_info__8,
        .set_register_value = &_DML_IFACE_arri__register_view__set_register_value__8,
    },
{
        .big_endian_bitorder = &_DML_IFACE_arri__register_view__big_endian_bitorder__9,
        .description = &_DML_IFACE_arri__register_view__description__9,
        .get_register_value = &_DML_IFACE_arri__register_view__get_register_value__9,
        .number_of_registers = &_DML_IFACE_arri__register_view__number_of_registers__9,
        .register_info = &_DML_IFACE_arri__register_view__register_info__9,
        .set_register_value = &_DML_IFACE_arri__register_view__set_register_value__9,
    },
{
        .big_endian_bitorder = &_DML_IFACE_arri__register_view__big_endian_bitorder__10,
        .description = &_DML_IFACE_arri__register_view__description__10,
        .get_register_value = &_DML_IFACE_arri__register_view__get_register_value__10,
        .number_of_registers = &_DML_IFACE_arri__register_view__number_of_registers__10,
        .register_info = &_DML_IFACE_arri__register_view__register_info__10,
        .set_register_value = &_DML_IFACE_arri__register_view__set_register_value__10,
    },
{
        .big_endian_bitorder = &_DML_IFACE_arri__register_view__big_endian_bitorder__11,
        .description = &_DML_IFACE_arri__register_view__description__11,
        .get_register_value = &_DML_IFACE_arri__register_view__get_register_value__11,
        .number_of_registers = &_DML_IFACE_arri__register_view__number_of_registers__11,
        .register_info = &_DML_IFACE_arri__register_view__register_info__11,
        .set_register_value = &_DML_IFACE_arri__register_view__set_register_value__11,
    },
{
        .big_endian_bitorder = &_DML_IFACE_arri__register_view__big_endian_bitorder__12,
        .description = &_DML_IFACE_arri__register_view__description__12,
        .get_register_value = &_DML_IFACE_arri__register_view__get_register_value__12,
        .number_of_registers = &_DML_IFACE_arri__register_view__number_of_registers__12,
        .register_info = &_DML_IFACE_arri__register_view__register_info__12,
        .set_register_value = &_DML_IFACE_arri__register_view__set_register_value__12,
    },
{
        .big_endian_bitorder = &_DML_IFACE_arri__register_view__big_endian_bitorder__13,
        .description = &_DML_IFACE_arri__register_view__description__13,
        .get_register_value = &_DML_IFACE_arri__register_view__get_register_value__13,
        .number_of_registers = &_DML_IFACE_arri__register_view__number_of_registers__13,
        .register_info = &_DML_IFACE_arri__register_view__register_info__13,
        .set_register_value = &_DML_IFACE_arri__register_view__set_register_value__13,
    },
{
        .big_endian_bitorder = &_DML_IFACE_arri__register_view__big_endian_bitorder__14,
        .description = &_DML_IFACE_arri__register_view__description__14,
        .get_register_value = &_DML_IFACE_arri__register_view__get_register_value__14,
        .number_of_registers = &_DML_IFACE_arri__register_view__number_of_registers__14,
        .register_info = &_DML_IFACE_arri__register_view__register_info__14,
        .set_register_value = &_DML_IFACE_arri__register_view__set_register_value__14,
    },
{
        .big_endian_bitorder = &_DML_IFACE_arri__register_view__big_endian_bitorder__15,
        .description = &_DML_IFACE_arri__register_view__description__15,
        .get_register_value = &_DML_IFACE_arri__register_view__get_register_value__15,
        .number_of_registers = &_DML_IFACE_arri__register_view__number_of_registers__15,
        .register_info = &_DML_IFACE_arri__register_view__register_info__15,
        .set_register_value = &_DML_IFACE_arri__register_view__set_register_value__15,
    }
};
        interface_array_t iface_vect = VNULL;
        for (int i0 = 0; i0 < 16; i0++)
            VADD(iface_vect, &ifaces[i0]);
        VT_register_port_array_interface(class, "register_view", &iface_vect, "arri", NULL);
        VFREE(iface_vect);
    }
    {
        static const register_view_catalog_interface_t register_view_catalog_interface = {
        .register_names = &_DML_PIFACE_arri__register_view_catalog__register_names,
        .register_offsets = &_DML_PIFACE_arri__register_view_catalog__register_offsets,
    };
        SIM_register_interface(_port_class_arri, "register_view_catalog", &register_view_catalog_interface);
        static const register_view_catalog_interface_t ifaces[16] = {{
        .register_names = &_DML_IFACE_arri__register_view_catalog__register_names__0,
        .register_offsets = &_DML_IFACE_arri__register_view_catalog__register_offsets__0,
    },
{
        .register_names = &_DML_IFACE_arri__register_view_catalog__register_names__1,
        .register_offsets = &_DML_IFACE_arri__register_view_catalog__register_offsets__1,
    },
{
        .register_names = &_DML_IFACE_arri__register_view_catalog__register_names__2,
        .register_offsets = &_DML_IFACE_arri__register_view_catalog__register_offsets__2,
    },
{
        .register_names = &_DML_IFACE_arri__register_view_catalog__register_names__3,
        .register_offsets = &_DML_IFACE_arri__register_view_catalog__register_offsets__3,
    },
{
        .register_names = &_DML_IFACE_arri__register_view_catalog__register_names__4,
        .register_offsets = &_DML_IFACE_arri__register_view_catalog__register_offsets__4,
    },
{
        .register_names = &_DML_IFACE_arri__register_view_catalog__register_names__5,
        .register_offsets = &_DML_IFACE_arri__register_view_catalog__register_offsets__5,
    },
{
        .register_names = &_DML_IFACE_arri__register_view_catalog__register_names__6,
        .register_offsets = &_DML_IFACE_arri__register_view_catalog__register_offsets__6,
    },
{
        .register_names = &_DML_IFACE_arri__register_view_catalog__register_names__7,
        .register_offsets = &_DML_IFACE_arri__register_view_catalog__register_offsets__7,
    },
{
        .register_names = &_DML_IFACE_arri__register_view_catalog__register_names__8,
        .register_offsets = &_DML_IFACE_arri__register_view_catalog__register_offsets__8,
    },
{
        .register_names = &_DML_IFACE_arri__register_view_catalog__register_names__9,
        .register_offsets = &_DML_IFACE_arri__register_view_catalog__register_offsets__9,
    },
{
        .register_names = &_DML_IFACE_arri__register_view_catalog__register_names__10,
        .register_offsets = &_DML_IFACE_arri__register_view_catalog__register_offsets__10,
    },
{
        .register_names = &_DML_IFACE_arri__register_view_catalog__register_names__11,
        .register_offsets = &_DML_IFACE_arri__register_view_catalog__register_offsets__11,
    },
{
        .register_names = &_DML_IFACE_arri__register_view_catalog__register_names__12,
        .register_offsets = &_DML_IFACE_arri__register_view_catalog__register_offsets__12,
    },
{
        .register_names = &_DML_IFACE_arri__register_view_catalog__register_names__13,
        .register_offsets = &_DML_IFACE_arri__register_view_catalog__register_offsets__13,
    },
{
        .register_names = &_DML_IFACE_arri__register_view_catalog__register_names__14,
        .register_offsets = &_DML_IFACE_arri__register_view_catalog__register_offsets__14,
    },
{
        .register_names = &_DML_IFACE_arri__register_view_catalog__register_names__15,
        .register_offsets = &_DML_IFACE_arri__register_view_catalog__register_offsets__15,
    }
};
        interface_array_t iface_vect = VNULL;
        for (int i0 = 0; i0 < 16; i0++)
            VADD(iface_vect, &ifaces[i0]);
        VT_register_port_array_interface(class, "register_view_catalog", &iface_vect, "arri", NULL);
        VFREE(iface_vect);
    }
    {
        static const bank_instrumentation_subscribe_interface_t bank_instrumentation_subscribe_interface = {
        .disable_connection_callbacks = &_DML_PIFACE_b__bank_instrumentation_subscribe__disable_connection_callbacks,
        .enable_connection_callbacks = &_DML_PIFACE_b__bank_instrumentation_subscribe__enable_connection_callbacks,
        .register_after_read = &_DML_PIFACE_b__bank_instrumentation_subscribe__register_after_read,
        .register_after_write = &_DML_PIFACE_b__bank_instrumentation_subscribe__register_after_write,
        .register_before_read = &_DML_PIFACE_b__bank_instrumentation_subscribe__register_before_read,
        .register_before_write = &_DML_PIFACE_b__bank_instrumentation_subscribe__register_before_write,
        .remove_callback = &_DML_PIFACE_b__bank_instrumentation_subscribe__remove_callback,
        .remove_connection_callbacks = &_DML_PIFACE_b__bank_instrumentation_subscribe__remove_connection_callbacks,
    };
        SIM_register_interface(_port_class_b, "bank_instrumentation_subscribe", &bank_instrumentation_subscribe_interface);
        static const bank_instrumentation_subscribe_interface_t port_iface = {
        .disable_connection_callbacks = &_DML_IFACE_b__bank_instrumentation_subscribe__disable_connection_callbacks,
        .enable_connection_callbacks = &_DML_IFACE_b__bank_instrumentation_subscribe__enable_connection_callbacks,
        .register_after_read = &_DML_IFACE_b__bank_instrumentation_subscribe__register_after_read,
        .register_after_write = &_DML_IFACE_b__bank_instrumentation_subscribe__register_after_write,
        .register_before_read = &_DML_IFACE_b__bank_instrumentation_subscribe__register_before_read,
        .register_before_write = &_DML_IFACE_b__bank_instrumentation_subscribe__register_before_write,
        .remove_callback = &_DML_IFACE_b__bank_instrumentation_subscribe__remove_callback,
        .remove_connection_callbacks = &_DML_IFACE_b__bank_instrumentation_subscribe__remove_connection_callbacks,
    };
        SIM_register_port_interface(class, "bank_instrumentation_subscribe", &port_iface, "b", NULL);
    }
    {
        static const instrumentation_order_interface_t instrumentation_order_interface = {
        .get_connections = &_DML_PIFACE_b__instrumentation_order__get_connections,
        .move_before = &_DML_PIFACE_b__instrumentation_order__move_before,
    };
        SIM_register_interface(_port_class_b, "instrumentation_order", &instrumentation_order_interface);
        static const instrumentation_order_interface_t port_iface = {
        .get_connections = &_DML_IFACE_b__instrumentation_order__get_connections,
        .move_before = &_DML_IFACE_b__instrumentation_order__move_before,
    };
        SIM_register_port_interface(class, "instrumentation_order", &port_iface, "b", NULL);
    }
    {
        static const int_register_interface_t int_register_interface = {
        .all_registers = &_DML_PIFACE_b__int_register__all_registers,
        .get_name = &_DML_PIFACE_b__int_register__get_name,
        .get_number = &_DML_PIFACE_b__int_register__get_number,
        .read = &_DML_PIFACE_b__int_register__read,
        .register_info = &_DML_PIFACE_b__int_register__register_info,
        .write = &_DML_PIFACE_b__int_register__write,
    };
        SIM_register_interface(_port_class_b, "int_register", &int_register_interface);
        static const int_register_interface_t port_iface = {
        .all_registers = &_DML_IFACE_b__int_register__all_registers,
        .get_name = &_DML_IFACE_b__int_register__get_name,
        .get_number = &_DML_IFACE_b__int_register__get_number,
        .read = &_DML_IFACE_b__int_register__read,
        .register_info = &_DML_IFACE_b__int_register__register_info,
        .write = &_DML_IFACE_b__int_register__write,
    };
        SIM_register_port_interface(class, "int_register", &port_iface, "b", NULL);
    }
    {
        static const io_memory_interface_t io_memory_interface = {
        .operation = &_DML_PIFACE_b__io_memory__operation,
    };
        SIM_register_interface(_port_class_b, "io_memory", &io_memory_interface);
        static const io_memory_interface_t port_iface = {
        .operation = &_DML_IFACE_b__io_memory__operation,
    };
        SIM_register_port_interface(class, "io_memory", &port_iface, "b", NULL);
    }
    {
        static const register_view_interface_t register_view_interface = {
        .big_endian_bitorder = &_DML_PIFACE_b__register_view__big_endian_bitorder,
        .description = &_DML_PIFACE_b__register_view__description,
        .get_register_value = &_DML_PIFACE_b__register_view__get_register_value,
        .number_of_registers = &_DML_PIFACE_b__register_view__number_of_registers,
        .register_info = &_DML_PIFACE_b__register_view__register_info,
        .set_register_value = &_DML_PIFACE_b__register_view__set_register_value,
    };
        SIM_register_interface(_port_class_b, "register_view", &register_view_interface);
        static const register_view_interface_t port_iface = {
        .big_endian_bitorder = &_DML_IFACE_b__register_view__big_endian_bitorder,
        .description = &_DML_IFACE_b__register_view__description,
        .get_register_value = &_DML_IFACE_b__register_view__get_register_value,
        .number_of_registers = &_DML_IFACE_b__register_view__number_of_registers,
        .register_info = &_DML_IFACE_b__register_view__register_info,
        .set_register_value = &_DML_IFACE_b__register_view__set_register_value,
    };
        SIM_register_port_interface(class, "register_view", &port_iface, "b", NULL);
    }
    {
        static const register_view_catalog_interface_t register_view_catalog_interface = {
        .register_names = &_DML_PIFACE_b__register_view_catalog__register_names,
        .register_offsets = &_DML_PIFACE_b__register_view_catalog__register_offsets,
    };
        SIM_register_interface(_port_class_b, "register_view_catalog", &register_view_catalog_interface);
        static const register_view_catalog_interface_t port_iface = {
        .register_names = &_DML_IFACE_b__register_view_catalog__register_names,
        .register_offsets = &_DML_IFACE_b__register_view_catalog__register_offsets,
    };
        SIM_register_port_interface(class, "register_view_catalog", &port_iface, "b", NULL);
    }
    {
        static const bank_instrumentation_subscribe_interface_t bank_instrumentation_subscribe_interface = {
        .disable_connection_callbacks = &_DML_PIFACE_b2__bank_instrumentation_subscribe__disable_connection_callbacks,
        .enable_connection_callbacks = &_DML_PIFACE_b2__bank_instrumentation_subscribe__enable_connection_callbacks,
        .register_after_read = &_DML_PIFACE_b2__bank_instrumentation_subscribe__register_after_read,
        .register_after_write = &_DML_PIFACE_b2__bank_instrumentation_subscribe__register_after_write,
        .register_before_read = &_DML_PIFACE_b2__bank_instrumentation_subscribe__register_before_read,
        .register_before_write = &_DML_PIFACE_b2__bank_instrumentation_subscribe__register_before_write,
        .remove_callback = &_DML_PIFACE_b2__bank_instrumentation_subscribe__remove_callback,
        .remove_connection_callbacks = &_DML_PIFACE_b2__bank_instrumentation_subscribe__remove_connection_callbacks,
    };
        SIM_register_interface(_port_class_b2, "bank_instrumentation_subscribe", &bank_instrumentation_subscribe_interface);
        static const bank_instrumentation_subscribe_interface_t port_iface = {
        .disable_connection_callbacks = &_DML_IFACE_b2__bank_instrumentation_subscribe__disable_connection_callbacks,
        .enable_connection_callbacks = &_DML_IFACE_b2__bank_instrumentation_subscribe__enable_connection_callbacks,
        .register_after_read = &_DML_IFACE_b2__bank_instrumentation_subscribe__register_after_read,
        .register_after_write = &_DML_IFACE_b2__bank_instrumentation_subscribe__register_after_write,
        .register_before_read = &_DML_IFACE_b2__bank_instrumentation_subscribe__register_before_read,
        .register_before_write = &_DML_IFACE_b2__bank_instrumentation_subscribe__register_before_write,
        .remove_callback = &_DML_IFACE_b2__bank_instrumentation_subscribe__remove_callback,
        .remove_connection_callbacks = &_DML_IFACE_b2__bank_instrumentation_subscribe__remove_connection_callbacks,
    };
        SIM_register_port_interface(class, "bank_instrumentation_subscribe", &port_iface, "b2", NULL);
    }
    {
        static const instrumentation_order_interface_t instrumentation_order_interface = {
        .get_connections = &_DML_PIFACE_b2__instrumentation_order__get_connections,
        .move_before = &_DML_PIFACE_b2__instrumentation_order__move_before,
    };
        SIM_register_interface(_port_class_b2, "instrumentation_order", &instrumentation_order_interface);
        static const instrumentation_order_interface_t port_iface = {
        .get_connections = &_DML_IFACE_b2__instrumentation_order__get_connections,
        .move_before = &_DML_IFACE_b2__instrumentation_order__move_before,
    };
        SIM_register_port_interface(class, "instrumentation_order", &port_iface, "b2", NULL);
    }
    {
        static const int_register_interface_t int_register_interface = {
        .all_registers = &_DML_PIFACE_b2__int_register__all_registers,
        .get_name = &_DML_PIFACE_b2__int_register__get_name,
        .get_number = &_DML_PIFACE_b2__int_register__get_number,
        .read = &_DML_PIFACE_b2__int_register__read,
        .register_info = &_DML_PIFACE_b2__int_register__register_info,
        .write = &_DML_PIFACE_b2__int_register__write,
    };
        SIM_register_interface(_port_class_b2, "int_register", &int_register_interface);
        static const int_register_interface_t port_iface = {
        .all_registers = &_DML_IFACE_b2__int_register__all_registers,
        .get_name = &_DML_IFACE_b2__int_register__get_name,
        .get_number = &_DML_IFACE_b2__int_register__get_number,
        .read = &_DML_IFACE_b2__int_register__read,
        .register_info = &_DML_IFACE_b2__int_register__register_info,
        .write = &_DML_IFACE_b2__int_register__write,
    };
        SIM_register_port_interface(class, "int_register", &port_iface, "b2", NULL);
    }
    {
        static const io_memory_interface_t io_memory_interface = {
        .operation = &_DML_PIFACE_b2__io_memory__operation,
    };
        SIM_register_interface(_port_class_b2, "io_memory", &io_memory_interface);
        static const io_memory_interface_t port_iface = {
        .operation = &_DML_IFACE_b2__io_memory__operation,
    };
        SIM_register_port_interface(class, "io_memory", &port_iface, "b2", NULL);
    }
    {
        static const register_view_interface_t register_view_interface = {
        .big_endian_bitorder = &_DML_PIFACE_b2__register_view__big_endian_bitorder,
        .description = &_DML_PIFACE_b2__register_view__description,
        .get_register_value = &_DML_PIFACE_b2__register_view__get_register_value,
        .number_of_registers = &_DML_PIFACE_b2__register_view__number_of_registers,
        .register_info = &_DML_PIFACE_b2__register_view__register_info,
        .set_register_value = &_DML_PIFACE_b2__register_view__set_register_value,
    };
        SIM_register_interface(_port_class_b2, "register_view", &register_view_interface);
        static const register_view_interface_t port_iface = {
        .big_endian_bitorder = &_DML_IFACE_b2__register_view__big_endian_bitorder,
        .description = &_DML_IFACE_b2__register_view__description,
        .get_register_value = &_DML_IFACE_b2__register_view__get_register_value,
        .number_of_registers = &_DML_IFACE_b2__register_view__number_of_registers,
        .register_info = &_DML_IFACE_b2__register_view__register_info,
        .set_register_value = &_DML_IFACE_b2__register_view__set_register_value,
    };
        SIM_register_port_interface(class, "register_view", &port_iface, "b2", NULL);
    }
    {
        static const register_view_catalog_interface_t register_view_catalog_interface = {
        .register_names = &_DML_PIFACE_b2__register_view_catalog__register_names,
        .register_offsets = &_DML_PIFACE_b2__register_view_catalog__register_offsets,
    };
        SIM_register_interface(_port_class_b2, "register_view_catalog", &register_view_catalog_interface);
        static const register_view_catalog_interface_t port_iface = {
        .register_names = &_DML_IFACE_b2__register_view_catalog__register_names,
        .register_offsets = &_DML_IFACE_b2__register_view_catalog__register_offsets,
    };
        SIM_register_port_interface(class, "register_view_catalog", &port_iface, "b2", NULL);
    }
    {
        static const bank_instrumentation_subscribe_interface_t bank_instrumentation_subscribe_interface = {
        .disable_connection_callbacks = &_DML_PIFACE_miss__bank_instrumentation_subscribe__disable_connection_callbacks,
        .enable_connection_callbacks = &_DML_PIFACE_miss__bank_instrumentation_subscribe__enable_connection_callbacks,
        .register_after_read = &_DML_PIFACE_miss__bank_instrumentation_subscribe__register_after_read,
        .register_after_write = &_DML_PIFACE_miss__bank_instrumentation_subscribe__register_after_write,
        .register_before_read = &_DML_PIFACE_miss__bank_instrumentation_subscribe__register_before_read,
        .register_before_write = &_DML_PIFACE_miss__bank_instrumentation_subscribe__register_before_write,
        .remove_callback = &_DML_PIFACE_miss__bank_instrumentation_subscribe__remove_callback,
        .remove_connection_callbacks = &_DML_PIFACE_miss__bank_instrumentation_subscribe__remove_connection_callbacks,
    };
        SIM_register_interface(_port_class_miss, "bank_instrumentation_subscribe", &bank_instrumentation_subscribe_interface);
        static const bank_instrumentation_subscribe_interface_t port_iface = {
        .disable_connection_callbacks = &_DML_IFACE_miss__bank_instrumentation_subscribe__disable_connection_callbacks,
        .enable_connection_callbacks = &_DML_IFACE_miss__bank_instrumentation_subscribe__enable_connection_callbacks,
        .register_after_read = &_DML_IFACE_miss__bank_instrumentation_subscribe__register_after_read,
        .register_after_write = &_DML_IFACE_miss__bank_instrumentation_subscribe__register_after_write,
        .register_before_read = &_DML_IFACE_miss__bank_instrumentation_subscribe__register_before_read,
        .register_before_write = &_DML_IFACE_miss__bank_instrumentation_subscribe__register_before_write,
        .remove_callback = &_DML_IFACE_miss__bank_instrumentation_subscribe__remove_callback,
        .remove_connection_callbacks = &_DML_IFACE_miss__bank_instrumentation_subscribe__remove_connection_callbacks,
    };
        SIM_register_port_interface(class, "bank_instrumentation_subscribe", &port_iface, "miss", NULL);
    }
    {
        static const instrumentation_order_interface_t instrumentation_order_interface = {
        .get_connections = &_DML_PIFACE_miss__instrumentation_order__get_connections,
        .move_before = &_DML_PIFACE_miss__instrumentation_order__move_before,
    };
        SIM_register_interface(_port_class_miss, "instrumentation_order", &instrumentation_order_interface);
        static const instrumentation_order_interface_t port_iface = {
        .get_connections = &_DML_IFACE_miss__instrumentation_order__get_connections,
        .move_before = &_DML_IFACE_miss__instrumentation_order__move_before,
    };
        SIM_register_port_interface(class, "instrumentation_order", &port_iface, "miss", NULL);
    }
    {
        static const int_register_interface_t int_register_interface = {
        .all_registers = &_DML_PIFACE_miss__int_register__all_registers,
        .get_name = &_DML_PIFACE_miss__int_register__get_name,
        .get_number = &_DML_PIFACE_miss__int_register__get_number,
        .read = &_DML_PIFACE_miss__int_register__read,
        .register_info = &_DML_PIFACE_miss__int_register__register_info,
        .write = &_DML_PIFACE_miss__int_register__write,
    };
        SIM_register_interface(_port_class_miss, "int_register", &int_register_interface);
        static const int_register_interface_t port_iface = {
        .all_registers = &_DML_IFACE_miss__int_register__all_registers,
        .get_name = &_DML_IFACE_miss__int_register__get_name,
        .get_number = &_DML_IFACE_miss__int_register__get_number,
        .read = &_DML_IFACE_miss__int_register__read,
        .register_info = &_DML_IFACE_miss__int_register__register_info,
        .write = &_DML_IFACE_miss__int_register__write,
    };
        SIM_register_port_interface(class, "int_register", &port_iface, "miss", NULL);
    }
    {
        static const io_memory_interface_t io_memory_interface = {
        .operation = &_DML_PIFACE_miss__io_memory__operation,
    };
        SIM_register_interface(_port_class_miss, "io_memory", &io_memory_interface);
        static const io_memory_interface_t port_iface = {
        .operation = &_DML_IFACE_miss__io_memory__operation,
    };
        SIM_register_port_interface(class, "io_memory", &port_iface, "miss", NULL);
    }
    {
        static const register_view_interface_t register_view_interface = {
        .big_endian_bitorder = &_DML_PIFACE_miss__register_view__big_endian_bitorder,
        .description = &_DML_PIFACE_miss__register_view__description,
        .get_register_value = &_DML_PIFACE_miss__register_view__get_register_value,
        .number_of_registers = &_DML_PIFACE_miss__register_view__number_of_registers,
        .register_info = &_DML_PIFACE_miss__register_view__register_info,
        .set_register_value = &_DML_PIFACE_miss__register_view__set_register_value,
    };
        SIM_register_interface(_port_class_miss, "register_view", &register_view_interface);
        static const register_view_interface_t port_iface = {
        .big_endian_bitorder = &_DML_IFACE_miss__register_view__big_endian_bitorder,
        .description = &_DML_IFACE_miss__register_view__description,
        .get_register_value = &_DML_IFACE_miss__register_view__get_register_value,
        .number_of_registers = &_DML_IFACE_miss__register_view__number_of_registers,
        .register_info = &_DML_IFACE_miss__register_view__register_info,
        .set_register_value = &_DML_IFACE_miss__register_view__set_register_value,
    };
        SIM_register_port_interface(class, "register_view", &port_iface, "miss", NULL);
    }
    {
        static const register_view_catalog_interface_t register_view_catalog_interface = {
        .register_names = &_DML_PIFACE_miss__register_view_catalog__register_names,
        .register_offsets = &_DML_PIFACE_miss__register_view_catalog__register_offsets,
    };
        SIM_register_interface(_port_class_miss, "register_view_catalog", &register_view_catalog_interface);
        static const register_view_catalog_interface_t port_iface = {
        .register_names = &_DML_IFACE_miss__register_view_catalog__register_names,
        .register_offsets = &_DML_IFACE_miss__register_view_catalog__register_offsets,
    };
        SIM_register_port_interface(class, "register_view_catalog", &port_iface, "miss", NULL);
    }
    {
        static const bank_instrumentation_subscribe_interface_t bank_instrumentation_subscribe_interface = {
        .disable_connection_callbacks = &_DML_PIFACE_miss_access__bank_instrumentation_subscribe__disable_connection_callbacks,
        .enable_connection_callbacks = &_DML_PIFACE_miss_access__bank_instrumentation_subscribe__enable_connection_callbacks,
        .register_after_read = &_DML_PIFACE_miss_access__bank_instrumentation_subscribe__register_after_read,
        .register_after_write = &_DML_PIFACE_miss_access__bank_instrumentation_subscribe__register_after_write,
        .register_before_read = &_DML_PIFACE_miss_access__bank_instrumentation_subscribe__register_before_read,
        .register_before_write = &_DML_PIFACE_miss_access__bank_instrumentation_subscribe__register_before_write,
        .remove_callback = &_DML_PIFACE_miss_access__bank_instrumentation_subscribe__remove_callback,
        .remove_connection_callbacks = &_DML_PIFACE_miss_access__bank_instrumentation_subscribe__remove_connection_callbacks,
    };
        SIM_register_interface(_port_class_miss_access, "bank_instrumentation_subscribe", &bank_instrumentation_subscribe_interface);
        static const bank_instrumentation_subscribe_interface_t port_iface = {
        .disable_connection_callbacks = &_DML_IFACE_miss_access__bank_instrumentation_subscribe__disable_connection_callbacks,
        .enable_connection_callbacks = &_DML_IFACE_miss_access__bank_instrumentation_subscribe__enable_connection_callbacks,
        .register_after_read = &_DML_IFACE_miss_access__bank_instrumentation_subscribe__register_after_read,
        .register_after_write = &_DML_IFACE_miss_access__bank_instrumentation_subscribe__register_after_write,
        .register_before_read = &_DML_IFACE_miss_access__bank_instrumentation_subscribe__register_before_read,
        .register_before_write = &_DML_IFACE_miss_access__bank_instrumentation_subscribe__register_before_write,
        .remove_callback = &_DML_IFACE_miss_access__bank_instrumentation_subscribe__remove_callback,
        .remove_connection_callbacks = &_DML_IFACE_miss_access__bank_instrumentation_subscribe__remove_connection_callbacks,
    };
        SIM_register_port_interface(class, "bank_instrumentation_subscribe", &port_iface, "miss_access", NULL);
    }
    {
        static const instrumentation_order_interface_t instrumentation_order_interface = {
        .get_connections = &_DML_PIFACE_miss_access__instrumentation_order__get_connections,
        .move_before = &_DML_PIFACE_miss_access__instrumentation_order__move_before,
    };
        SIM_register_interface(_port_class_miss_access, "instrumentation_order", &instrumentation_order_interface);
        static const instrumentation_order_interface_t port_iface = {
        .get_connections = &_DML_IFACE_miss_access__instrumentation_order__get_connections,
        .move_before = &_DML_IFACE_miss_access__instrumentation_order__move_before,
    };
        SIM_register_port_interface(class, "instrumentation_order", &port_iface, "miss_access", NULL);
    }
    {
        static const int_register_interface_t int_register_interface = {
        .all_registers = &_DML_PIFACE_miss_access__int_register__all_registers,
        .get_name = &_DML_PIFACE_miss_access__int_register__get_name,
        .get_number = &_DML_PIFACE_miss_access__int_register__get_number,
        .read = &_DML_PIFACE_miss_access__int_register__read,
        .register_info = &_DML_PIFACE_miss_access__int_register__register_info,
        .write = &_DML_PIFACE_miss_access__int_register__write,
    };
        SIM_register_interface(_port_class_miss_access, "int_register", &int_register_interface);
        static const int_register_interface_t port_iface = {
        .all_registers = &_DML_IFACE_miss_access__int_register__all_registers,
        .get_name = &_DML_IFACE_miss_access__int_register__get_name,
        .get_number = &_DML_IFACE_miss_access__int_register__get_number,
        .read = &_DML_IFACE_miss_access__int_register__read,
        .register_info = &_DML_IFACE_miss_access__int_register__register_info,
        .write = &_DML_IFACE_miss_access__int_register__write,
    };
        SIM_register_port_interface(class, "int_register", &port_iface, "miss_access", NULL);
    }
    {
        static const io_memory_interface_t io_memory_interface = {
        .operation = &_DML_PIFACE_miss_access__io_memory__operation,
    };
        SIM_register_interface(_port_class_miss_access, "io_memory", &io_memory_interface);
        static const io_memory_interface_t port_iface = {
        .operation = &_DML_IFACE_miss_access__io_memory__operation,
    };
        SIM_register_port_interface(class, "io_memory", &port_iface, "miss_access", NULL);
    }
    {
        static const register_view_interface_t register_view_interface = {
        .big_endian_bitorder = &_DML_PIFACE_miss_access__register_view__big_endian_bitorder,
        .description = &_DML_PIFACE_miss_access__register_view__description,
        .get_register_value = &_DML_PIFACE_miss_access__register_view__get_register_value,
        .number_of_registers = &_DML_PIFACE_miss_access__register_view__number_of_registers,
        .register_info = &_DML_PIFACE_miss_access__register_view__register_info,
        .set_register_value = &_DML_PIFACE_miss_access__register_view__set_register_value,
    };
        SIM_register_interface(_port_class_miss_access, "register_view", &register_view_interface);
        static const register_view_interface_t port_iface = {
        .big_endian_bitorder = &_DML_IFACE_miss_access__register_view__big_endian_bitorder,
        .description = &_DML_IFACE_miss_access__register_view__description,
        .get_register_value = &_DML_IFACE_miss_access__register_view__get_register_value,
        .number_of_registers = &_DML_IFACE_miss_access__register_view__number_of_registers,
        .register_info = &_DML_IFACE_miss_access__register_view__register_info,
        .set_register_value = &_DML_IFACE_miss_access__register_view__set_register_value,
    };
        SIM_register_port_interface(class, "register_view", &port_iface, "miss_access", NULL);
    }
    {
        static const register_view_catalog_interface_t register_view_catalog_interface = {
        .register_names = &_DML_PIFACE_miss_access__register_view_catalog__register_names,
        .register_offsets = &_DML_PIFACE_miss_access__register_view_catalog__register_offsets,
    };
        SIM_register_interface(_port_class_miss_access, "register_view_catalog", &register_view_catalog_interface);
        static const register_view_catalog_interface_t port_iface = {
        .register_names = &_DML_IFACE_miss_access__register_view_catalog__register_names,
        .register_offsets = &_DML_IFACE_miss_access__register_view_catalog__register_offsets,
    };
        SIM_register_port_interface(class, "register_view_catalog", &port_iface, "miss_access", NULL);
    }
    {
        static const bank_instrumentation_subscribe_interface_t bank_instrumentation_subscribe_interface = {
        .disable_connection_callbacks = &_DML_PIFACE_read_access_memop__bank_instrumentation_subscribe__disable_connection_callbacks,
        .enable_connection_callbacks = &_DML_PIFACE_read_access_memop__bank_instrumentation_subscribe__enable_connection_callbacks,
        .register_after_read = &_DML_PIFACE_read_access_memop__bank_instrumentation_subscribe__register_after_read,
        .register_after_write = &_DML_PIFACE_read_access_memop__bank_instrumentation_subscribe__register_after_write,
        .register_before_read = &_DML_PIFACE_read_access_memop__bank_instrumentation_subscribe__register_before_read,
        .register_before_write = &_DML_PIFACE_read_access_memop__bank_instrumentation_subscribe__register_before_write,
        .remove_callback = &_DML_PIFACE_read_access_memop__bank_instrumentation_subscribe__remove_callback,
        .remove_connection_callbacks = &_DML_PIFACE_read_access_memop__bank_instrumentation_subscribe__remove_connection_callbacks,
    };
        SIM_register_interface(_port_class_read_access_memop, "bank_instrumentation_subscribe", &bank_instrumentation_subscribe_interface);
        static const bank_instrumentation_subscribe_interface_t port_iface = {
        .disable_connection_callbacks = &_DML_IFACE_read_access_memop__bank_instrumentation_subscribe__disable_connection_callbacks,
        .enable_connection_callbacks = &_DML_IFACE_read_access_memop__bank_instrumentation_subscribe__enable_connection_callbacks,
        .register_after_read = &_DML_IFACE_read_access_memop__bank_instrumentation_subscribe__register_after_read,
        .register_after_write = &_DML_IFACE_read_access_memop__bank_instrumentation_subscribe__register_after_write,
        .register_before_read = &_DML_IFACE_read_access_memop__bank_instrumentation_subscribe__register_before_read,
        .register_before_write = &_DML_IFACE_read_access_memop__bank_instrumentation_subscribe__register_before_write,
        .remove_callback = &_DML_IFACE_read_access_memop__bank_instrumentation_subscribe__remove_callback,
        .remove_connection_callbacks = &_DML_IFACE_read_access_memop__bank_instrumentation_subscribe__remove_connection_callbacks,
    };
        SIM_register_port_interface(class, "bank_instrumentation_subscribe", &port_iface, "read_access_memop", NULL);
    }
    {
        static const instrumentation_order_interface_t instrumentation_order_interface = {
        .get_connections = &_DML_PIFACE_read_access_memop__instrumentation_order__get_connections,
        .move_before = &_DML_PIFACE_read_access_memop__instrumentation_order__move_before,
    };
        SIM_register_interface(_port_class_read_access_memop, "instrumentation_order", &instrumentation_order_interface);
        static const instrumentation_order_interface_t port_iface = {
        .get_connections = &_DML_IFACE_read_access_memop__instrumentation_order__get_connections,
        .move_before = &_DML_IFACE_read_access_memop__instrumentation_order__move_before,
    };
        SIM_register_port_interface(class, "instrumentation_order", &port_iface, "read_access_memop", NULL);
    }
    {
        static const int_register_interface_t int_register_interface = {
        .all_registers = &_DML_PIFACE_read_access_memop__int_register__all_registers,
        .get_name = &_DML_PIFACE_read_access_memop__int_register__get_name,
        .get_number = &_DML_PIFACE_read_access_memop__int_register__get_number,
        .read = &_DML_PIFACE_read_access_memop__int_register__read,
        .register_info = &_DML_PIFACE_read_access_memop__int_register__register_info,
        .write = &_DML_PIFACE_read_access_memop__int_register__write,
    };
        SIM_register_interface(_port_class_read_access_memop, "int_register", &int_register_interface);
        static const int_register_interface_t port_iface = {
        .all_registers = &_DML_IFACE_read_access_memop__int_register__all_registers,
        .get_name = &_DML_IFACE_read_access_memop__int_register__get_name,
        .get_number = &_DML_IFACE_read_access_memop__int_register__get_number,
        .read = &_DML_IFACE_read_access_memop__int_register__read,
        .register_info = &_DML_IFACE_read_access_memop__int_register__register_info,
        .write = &_DML_IFACE_read_access_memop__int_register__write,
    };
        SIM_register_port_interface(class, "int_register", &port_iface, "read_access_memop", NULL);
    }
    {
        static const io_memory_interface_t io_memory_interface = {
        .operation = &_DML_PIFACE_read_access_memop__io_memory__operation,
    };
        SIM_register_interface(_port_class_read_access_memop, "io_memory", &io_memory_interface);
        static const io_memory_interface_t port_iface = {
        .operation = &_DML_IFACE_read_access_memop__io_memory__operation,
    };
        SIM_register_port_interface(class, "io_memory", &port_iface, "read_access_memop", NULL);
    }
    {
        static const register_view_interface_t register_view_interface = {
        .big_endian_bitorder = &_DML_PIFACE_read_access_memop__register_view__big_endian_bitorder,
        .description = &_DML_PIFACE_read_access_memop__register_view__description,
        .get_register_value = &_DML_PIFACE_read_access_memop__register_view__get_register_value,
        .number_of_registers = &_DML_PIFACE_read_access_memop__register_view__number_of_registers,
        .register_info = &_DML_PIFACE_read_access_memop__register_view__register_info,
        .set_register_value = &_DML_PIFACE_read_access_memop__register_view__set_register_value,
    };
        SIM_register_interface(_port_class_read_access_memop, "register_view", &register_view_interface);
        static const register_view_interface_t port_iface = {
        .big_endian_bitorder = &_DML_IFACE_read_access_memop__register_view__big_endian_bitorder,
        .description = &_DML_IFACE_read_access_memop__register_view__description,
        .get_register_value = &_DML_IFACE_read_access_memop__register_view__get_register_value,
        .number_of_registers = &_DML_IFACE_read_access_memop__register_view__number_of_registers,
        .register_info = &_DML_IFACE_read_access_memop__register_view__register_info,
        .set_register_value = &_DML_IFACE_read_access_memop__register_view__set_register_value,
    };
        SIM_register_port_interface(class, "register_view", &port_iface, "read_access_memop", NULL);
    }
    {
        static const register_view_catalog_interface_t register_view_catalog_interface = {
        .register_names = &_DML_PIFACE_read_access_memop__register_view_catalog__register_names,
        .register_offsets = &_DML_PIFACE_read_access_memop__register_view_catalog__register_offsets,
    };
        SIM_register_interface(_port_class_read_access_memop, "register_view_catalog", &register_view_catalog_interface);
        static const register_view_catalog_interface_t port_iface = {
        .register_names = &_DML_IFACE_read_access_memop__register_view_catalog__register_names,
        .register_offsets = &_DML_IFACE_read_access_memop__register_view_catalog__register_offsets,
    };
        SIM_register_port_interface(class, "register_view_catalog", &port_iface, "read_access_memop", NULL);
    }
    {
        static const bank_instrumentation_subscribe_interface_t bank_instrumentation_subscribe_interface = {
        .disable_connection_callbacks = &_DML_PIFACE_rw_access__bank_instrumentation_subscribe__disable_connection_callbacks,
        .enable_connection_callbacks = &_DML_PIFACE_rw_access__bank_instrumentation_subscribe__enable_connection_callbacks,
        .register_after_read = &_DML_PIFACE_rw_access__bank_instrumentation_subscribe__register_after_read,
        .register_after_write = &_DML_PIFACE_rw_access__bank_instrumentation_subscribe__register_after_write,
        .register_before_read = &_DML_PIFACE_rw_access__bank_instrumentation_subscribe__register_before_read,
        .register_before_write = &_DML_PIFACE_rw_access__bank_instrumentation_subscribe__register_before_write,
        .remove_callback = &_DML_PIFACE_rw_access__bank_instrumentation_subscribe__remove_callback,
        .remove_connection_callbacks = &_DML_PIFACE_rw_access__bank_instrumentation_subscribe__remove_connection_callbacks,
    };
        SIM_register_interface(_port_class_rw_access, "bank_instrumentation_subscribe", &bank_instrumentation_subscribe_interface);
        static const bank_instrumentation_subscribe_interface_t port_iface = {
        .disable_connection_callbacks = &_DML_IFACE_rw_access__bank_instrumentation_subscribe__disable_connection_callbacks,
        .enable_connection_callbacks = &_DML_IFACE_rw_access__bank_instrumentation_subscribe__enable_connection_callbacks,
        .register_after_read = &_DML_IFACE_rw_access__bank_instrumentation_subscribe__register_after_read,
        .register_after_write = &_DML_IFACE_rw_access__bank_instrumentation_subscribe__register_after_write,
        .register_before_read = &_DML_IFACE_rw_access__bank_instrumentation_subscribe__register_before_read,
        .register_before_write = &_DML_IFACE_rw_access__bank_instrumentation_subscribe__register_before_write,
        .remove_callback = &_DML_IFACE_rw_access__bank_instrumentation_subscribe__remove_callback,
        .remove_connection_callbacks = &_DML_IFACE_rw_access__bank_instrumentation_subscribe__remove_connection_callbacks,
    };
        SIM_register_port_interface(class, "bank_instrumentation_subscribe", &port_iface, "rw_access", NULL);
    }
    {
        static const instrumentation_order_interface_t instrumentation_order_interface = {
        .get_connections = &_DML_PIFACE_rw_access__instrumentation_order__get_connections,
        .move_before = &_DML_PIFACE_rw_access__instrumentation_order__move_before,
    };
        SIM_register_interface(_port_class_rw_access, "instrumentation_order", &instrumentation_order_interface);
        static const instrumentation_order_interface_t port_iface = {
        .get_connections = &_DML_IFACE_rw_access__instrumentation_order__get_connections,
        .move_before = &_DML_IFACE_rw_access__instrumentation_order__move_before,
    };
        SIM_register_port_interface(class, "instrumentation_order", &port_iface, "rw_access", NULL);
    }
    {
        static const int_register_interface_t int_register_interface = {
        .all_registers = &_DML_PIFACE_rw_access__int_register__all_registers,
        .get_name = &_DML_PIFACE_rw_access__int_register__get_name,
        .get_number = &_DML_PIFACE_rw_access__int_register__get_number,
        .read = &_DML_PIFACE_rw_access__int_register__read,
        .register_info = &_DML_PIFACE_rw_access__int_register__register_info,
        .write = &_DML_PIFACE_rw_access__int_register__write,
    };
        SIM_register_interface(_port_class_rw_access, "int_register", &int_register_interface);
        static const int_register_interface_t port_iface = {
        .all_registers = &_DML_IFACE_rw_access__int_register__all_registers,
        .get_name = &_DML_IFACE_rw_access__int_register__get_name,
        .get_number = &_DML_IFACE_rw_access__int_register__get_number,
        .read = &_DML_IFACE_rw_access__int_register__read,
        .register_info = &_DML_IFACE_rw_access__int_register__register_info,
        .write = &_DML_IFACE_rw_access__int_register__write,
    };
        SIM_register_port_interface(class, "int_register", &port_iface, "rw_access", NULL);
    }
    {
        static const io_memory_interface_t io_memory_interface = {
        .operation = &_DML_PIFACE_rw_access__io_memory__operation,
    };
        SIM_register_interface(_port_class_rw_access, "io_memory", &io_memory_interface);
        static const io_memory_interface_t port_iface = {
        .operation = &_DML_IFACE_rw_access__io_memory__operation,
    };
        SIM_register_port_interface(class, "io_memory", &port_iface, "rw_access", NULL);
    }
    {
        static const register_view_interface_t register_view_interface = {
        .big_endian_bitorder = &_DML_PIFACE_rw_access__register_view__big_endian_bitorder,
        .description = &_DML_PIFACE_rw_access__register_view__description,
        .get_register_value = &_DML_PIFACE_rw_access__register_view__get_register_value,
        .number_of_registers = &_DML_PIFACE_rw_access__register_view__number_of_registers,
        .register_info = &_DML_PIFACE_rw_access__register_view__register_info,
        .set_register_value = &_DML_PIFACE_rw_access__register_view__set_register_value,
    };
        SIM_register_interface(_port_class_rw_access, "register_view", &register_view_interface);
        static const register_view_interface_t port_iface = {
        .big_endian_bitorder = &_DML_IFACE_rw_access__register_view__big_endian_bitorder,
        .description = &_DML_IFACE_rw_access__register_view__description,
        .get_register_value = &_DML_IFACE_rw_access__register_view__get_register_value,
        .number_of_registers = &_DML_IFACE_rw_access__register_view__number_of_registers,
        .register_info = &_DML_IFACE_rw_access__register_view__register_info,
        .set_register_value = &_DML_IFACE_rw_access__register_view__set_register_value,
    };
        SIM_register_port_interface(class, "register_view", &port_iface, "rw_access", NULL);
    }
    {
        static const register_view_catalog_interface_t register_view_catalog_interface = {
        .register_names = &_DML_PIFACE_rw_access__register_view_catalog__register_names,
        .register_offsets = &_DML_PIFACE_rw_access__register_view_catalog__register_offsets,
    };
        SIM_register_interface(_port_class_rw_access, "register_view_catalog", &register_view_catalog_interface);
        static const register_view_catalog_interface_t port_iface = {
        .register_names = &_DML_IFACE_rw_access__register_view_catalog__register_names,
        .register_offsets = &_DML_IFACE_rw_access__register_view_catalog__register_offsets,
    };
        SIM_register_port_interface(class, "register_view_catalog", &port_iface, "rw_access", NULL);
    }
    {
        static const bank_instrumentation_subscribe_interface_t bank_instrumentation_subscribe_interface = {
        .disable_connection_callbacks = &_DML_PIFACE_write_access_memop__bank_instrumentation_subscribe__disable_connection_callbacks,
        .enable_connection_callbacks = &_DML_PIFACE_write_access_memop__bank_instrumentation_subscribe__enable_connection_callbacks,
        .register_after_read = &_DML_PIFACE_write_access_memop__bank_instrumentation_subscribe__register_after_read,
        .register_after_write = &_DML_PIFACE_write_access_memop__bank_instrumentation_subscribe__register_after_write,
        .register_before_read = &_DML_PIFACE_write_access_memop__bank_instrumentation_subscribe__register_before_read,
        .register_before_write = &_DML_PIFACE_write_access_memop__bank_instrumentation_subscribe__register_before_write,
        .remove_callback = &_DML_PIFACE_write_access_memop__bank_instrumentation_subscribe__remove_callback,
        .remove_connection_callbacks = &_DML_PIFACE_write_access_memop__bank_instrumentation_subscribe__remove_connection_callbacks,
    };
        SIM_register_interface(_port_class_write_access_memop, "bank_instrumentation_subscribe", &bank_instrumentation_subscribe_interface);
        static const bank_instrumentation_subscribe_interface_t port_iface = {
        .disable_connection_callbacks = &_DML_IFACE_write_access_memop__bank_instrumentation_subscribe__disable_connection_callbacks,
        .enable_connection_callbacks = &_DML_IFACE_write_access_memop__bank_instrumentation_subscribe__enable_connection_callbacks,
        .register_after_read = &_DML_IFACE_write_access_memop__bank_instrumentation_subscribe__register_after_read,
        .register_after_write = &_DML_IFACE_write_access_memop__bank_instrumentation_subscribe__register_after_write,
        .register_before_read = &_DML_IFACE_write_access_memop__bank_instrumentation_subscribe__register_before_read,
        .register_before_write = &_DML_IFACE_write_access_memop__bank_instrumentation_subscribe__register_before_write,
        .remove_callback = &_DML_IFACE_write_access_memop__bank_instrumentation_subscribe__remove_callback,
        .remove_connection_callbacks = &_DML_IFACE_write_access_memop__bank_instrumentation_subscribe__remove_connection_callbacks,
    };
        SIM_register_port_interface(class, "bank_instrumentation_subscribe", &port_iface, "write_access_memop", NULL);
    }
    {
        static const instrumentation_order_interface_t instrumentation_order_interface = {
        .get_connections = &_DML_PIFACE_write_access_memop__instrumentation_order__get_connections,
        .move_before = &_DML_PIFACE_write_access_memop__instrumentation_order__move_before,
    };
        SIM_register_interface(_port_class_write_access_memop, "instrumentation_order", &instrumentation_order_interface);
        static const instrumentation_order_interface_t port_iface = {
        .get_connections = &_DML_IFACE_write_access_memop__instrumentation_order__get_connections,
        .move_before = &_DML_IFACE_write_access_memop__instrumentation_order__move_before,
    };
        SIM_register_port_interface(class, "instrumentation_order", &port_iface, "write_access_memop", NULL);
    }
    {
        static const int_register_interface_t int_register_interface = {
        .all_registers = &_DML_PIFACE_write_access_memop__int_register__all_registers,
        .get_name = &_DML_PIFACE_write_access_memop__int_register__get_name,
        .get_number = &_DML_PIFACE_write_access_memop__int_register__get_number,
        .read = &_DML_PIFACE_write_access_memop__int_register__read,
        .register_info = &_DML_PIFACE_write_access_memop__int_register__register_info,
        .write = &_DML_PIFACE_write_access_memop__int_register__write,
    };
        SIM_register_interface(_port_class_write_access_memop, "int_register", &int_register_interface);
        static const int_register_interface_t port_iface = {
        .all_registers = &_DML_IFACE_write_access_memop__int_register__all_registers,
        .get_name = &_DML_IFACE_write_access_memop__int_register__get_name,
        .get_number = &_DML_IFACE_write_access_memop__int_register__get_number,
        .read = &_DML_IFACE_write_access_memop__int_register__read,
        .register_info = &_DML_IFACE_write_access_memop__int_register__register_info,
        .write = &_DML_IFACE_write_access_memop__int_register__write,
    };
        SIM_register_port_interface(class, "int_register", &port_iface, "write_access_memop", NULL);
    }
    {
        static const io_memory_interface_t io_memory_interface = {
        .operation = &_DML_PIFACE_write_access_memop__io_memory__operation,
    };
        SIM_register_interface(_port_class_write_access_memop, "io_memory", &io_memory_interface);
        static const io_memory_interface_t port_iface = {
        .operation = &_DML_IFACE_write_access_memop__io_memory__operation,
    };
        SIM_register_port_interface(class, "io_memory", &port_iface, "write_access_memop", NULL);
    }
    {
        static const register_view_interface_t register_view_interface = {
        .big_endian_bitorder = &_DML_PIFACE_write_access_memop__register_view__big_endian_bitorder,
        .description = &_DML_PIFACE_write_access_memop__register_view__description,
        .get_register_value = &_DML_PIFACE_write_access_memop__register_view__get_register_value,
        .number_of_registers = &_DML_PIFACE_write_access_memop__register_view__number_of_registers,
        .register_info = &_DML_PIFACE_write_access_memop__register_view__register_info,
        .set_register_value = &_DML_PIFACE_write_access_memop__register_view__set_register_value,
    };
        SIM_register_interface(_port_class_write_access_memop, "register_view", &register_view_interface);
        static const register_view_interface_t port_iface = {
        .big_endian_bitorder = &_DML_IFACE_write_access_memop__register_view__big_endian_bitorder,
        .description = &_DML_IFACE_write_access_memop__register_view__description,
        .get_register_value = &_DML_IFACE_write_access_memop__register_view__get_register_value,
        .number_of_registers = &_DML_IFACE_write_access_memop__register_view__number_of_registers,
        .register_info = &_DML_IFACE_write_access_memop__register_view__register_info,
        .set_register_value = &_DML_IFACE_write_access_memop__register_view__set_register_value,
    };
        SIM_register_port_interface(class, "register_view", &port_iface, "write_access_memop", NULL);
    }
    {
        static const register_view_catalog_interface_t register_view_catalog_interface = {
        .register_names = &_DML_PIFACE_write_access_memop__register_view_catalog__register_names,
        .register_offsets = &_DML_PIFACE_write_access_memop__register_view_catalog__register_offsets,
    };
        SIM_register_interface(_port_class_write_access_memop, "register_view_catalog", &register_view_catalog_interface);
        static const register_view_catalog_interface_t port_iface = {
        .register_names = &_DML_IFACE_write_access_memop__register_view_catalog__register_names,
        .register_offsets = &_DML_IFACE_write_access_memop__register_view_catalog__register_offsets,
    };
        SIM_register_port_interface(class, "register_view_catalog", &port_iface, "write_access_memop", NULL);
    }

    const char *const log_groups[] = {
        "Register_Read",
        "Register_Write",
        NULL
    };
    SIM_log_register_groups(class, log_groups);
    SIM_log_register_groups(_port_class_access, log_groups);
    SIM_log_register_groups(_port_class_arr, log_groups);
    SIM_log_register_groups(_port_class_arri, log_groups);
    SIM_log_register_groups(_port_class_b, log_groups);
    SIM_log_register_groups(_port_class_b2, log_groups);
    SIM_log_register_groups(_port_class_miss, log_groups);
    SIM_log_register_groups(_port_class_miss_access, log_groups);
    SIM_log_register_groups(_port_class_p1, log_groups);
    SIM_log_register_groups(_port_class_p2, log_groups);
    SIM_log_register_groups(_port_class_p3, log_groups);
    SIM_log_register_groups(_port_class_pp, log_groups);
    SIM_log_register_groups(_port_class_read_access_memop, log_groups);
    SIM_log_register_groups(_port_class_rw_access, log_groups);
    SIM_log_register_groups(_port_class_write_access_memop, log_groups);

    _startup_calls();
    return class;
}

static void _initialize_vtable_hts(void)
{
}
static void __attribute__((optimize("O0")))
_tinit_object(struct _object *_ret)
{
}
static void __attribute__((optimize("O0")))
_tinit_dml12_compat_io_memory_access(struct _dml12_compat_io_memory_access *_ret)
{
    _tinit_object(&_ret->object);
}
static void __attribute__((optimize("O0"))) _initialize_traits0(void)
{
    _tinit_object(&_tr__dev__object);
    _tinit_object(&_tr_a__object);
    _tinit_object(&_tr_ab__object);
    _tinit_dml12_compat_io_memory_access(&_tr_access__dml12_compat_io_memory_access);
    _tinit_object(&_tr_access_bank_instrumentation_subscribe__object);
    _tinit_object(&_tr_access_instrumentation_order__object);
    _tinit_object(&_tr_access_int_register__object);
    _tinit_object(&_tr_access_io_memory__object);
    _tinit_object(&_tr_access_register_view__object);
    _tinit_object(&_tr_access_register_view_catalog__object);
    _tinit_object(&_tr_ad__object);
    _tinit_object(&_tr_ai__object);
    _tinit_object(&_tr_arr__object);
    _tinit_object(&_tr_arr_bank_instrumentation_subscribe__object);
    _tinit_object(&_tr_arr_instrumentation_order__object);
    _tinit_object(&_tr_arr_int_register__object);
    _tinit_object(&_tr_arr_io_memory__object);
    _tinit_object(&_tr_arr_register_view__object);
    _tinit_object(&_tr_arr_register_view_catalog__object);
    _tinit_object(&_tr_arri__object);
}
static void __attribute__((optimize("O0"))) _initialize_traits1(void)
{
    _tinit_object(&_tr_arri_bank_instrumentation_subscribe__object);
    _tinit_object(&_tr_arri_instrumentation_order__object);
    _tinit_object(&_tr_arri_int_register__object);
    _tinit_object(&_tr_arri_io_memory__object);
    _tinit_object(&_tr_arri_register_view__object);
    _tinit_object(&_tr_arri_register_view_catalog__object);
    _tinit_object(&_tr_au__object);
    _tinit_object(&_tr_au1__object);
    _tinit_object(&_tr_b__object);
    _tinit_object(&_tr_b_bank_instrumentation_subscribe__object);
    _tinit_object(&_tr_b_instrumentation_order__object);
    _tinit_object(&_tr_b_int_register__object);
    _tinit_object(&_tr_b_io_memory__object);
    _tinit_object(&_tr_b_r__object);
    _tinit_object(&_tr_b_r_f__object);
    _tinit_object(&_tr_b_r_f2__object);
    _tinit_object(&_tr_b_r_f3__object);
    _tinit_object(&_tr_b_r10__object);
    _tinit_object(&_tr_b_r10__object);
    _tinit_object(&_tr_b_r11__object);
}
static void __attribute__((optimize("O0"))) _initialize_traits2(void)
{
    _tinit_object(&_tr_b_r11__object);
    _tinit_object(&_tr_b_r12__object);
    _tinit_object(&_tr_b_r12__object);
    _tinit_object(&_tr_b_r4__object);
    _tinit_object(&_tr_b_r4_f0__object);
    _tinit_object(&_tr_b_r4_f1__object);
    _tinit_object(&_tr_b_r4_f2__object);
    _tinit_object(&_tr_b_r4_f3__object);
    _tinit_object(&_tr_b_r6__object);
    _tinit_object(&_tr_b_r6__object);
    _tinit_object(&_tr_b_r8__object);
    _tinit_object(&_tr_b_r8__object);
    _tinit_object(&_tr_b_r9__object);
    _tinit_object(&_tr_b_r9__object);
    _tinit_object(&_tr_b_register_view__object);
    _tinit_object(&_tr_b_register_view_catalog__object);
    _tinit_object(&_tr_b2__object);
    _tinit_object(&_tr_b2_bank_instrumentation_subscribe__object);
    _tinit_object(&_tr_b2_instrumentation_order__object);
    _tinit_object(&_tr_b2_int_register__object);
}
static void __attribute__((optimize("O0"))) _initialize_traits3(void)
{
    _tinit_object(&_tr_b2_io_memory__object);
    _tinit_object(&_tr_b2_r__object);
    _tinit_object(&_tr_b2_r_f2__object);
    _tinit_object(&_tr_b2_r2__object);
    _tinit_object(&_tr_b2_r2__object);
    _tinit_object(&_tr_b2_r3__object);
    _tinit_object(&_tr_b2_r3__object);
    _tinit_object(&_tr_b2_r4__object);
    _tinit_object(&_tr_b2_r4__object);
    _tinit_object(&_tr_b2_r5__object);
    _tinit_object(&_tr_b2_r5__object);
    _tinit_object(&_tr_b2_r7__object);
    _tinit_object(&_tr_b2_r7__object);
    _tinit_object(&_tr_b2_register_view__object);
    _tinit_object(&_tr_b2_register_view_catalog__object);
    _tinit_object(&_tr_c__object);
    _tinit_object(&_tr_c_signal__object);
    _tinit_object(&_tr_c2__object);
    _tinit_object(&_tr_c2_signal__object);
    _tinit_object(&_tr_custom_ev__object);
}
static void __attribute__((optimize("O0"))) _initialize_traits4(void)
{
    _tinit_object(&_tr_enum_attr__object);
    _tinit_object(&_tr_ev2__object);
    _tinit_object(&_tr_miss__object);
    _tinit_object(&_tr_miss_bank_instrumentation_subscribe__object);
    _tinit_object(&_tr_miss_instrumentation_order__object);
    _tinit_object(&_tr_miss_int_register__object);
    _tinit_object(&_tr_miss_io_memory__object);
    _tinit_object(&_tr_miss_register_view__object);
    _tinit_object(&_tr_miss_register_view_catalog__object);
    _tinit_object(&_tr_miss_access__object);
    _tinit_object(&_tr_miss_access_bank_instrumentation_subscribe__object);
    _tinit_object(&_tr_miss_access_instrumentation_order__object);
    _tinit_object(&_tr_miss_access_int_register__object);
    _tinit_object(&_tr_miss_access_io_memory__object);
    _tinit_object(&_tr_miss_access_register_view__object);
    _tinit_object(&_tr_miss_access_register_view_catalog__object);
    _tinit_object(&_tr_p1__object);
    _tinit_object(&_tr_p2__object);
    _tinit_object(&_tr_p3__object);
    _tinit_object(&_tr_pp__object);
}
static void __attribute__((optimize("O0"))) _initialize_traits5(void)
{
    _tinit_dml12_compat_io_memory_access(&_tr_read_access_memop__dml12_compat_io_memory_access);
    _tinit_object(&_tr_read_access_memop_bank_instrumentation_subscribe__object);
    _tinit_object(&_tr_read_access_memop_instrumentation_order__object);
    _tinit_object(&_tr_read_access_memop_int_register__object);
    _tinit_object(&_tr_read_access_memop_io_memory__object);
    _tinit_object(&_tr_read_access_memop_register_view__object);
    _tinit_object(&_tr_read_access_memop_register_view_catalog__object);
    _tinit_object(&_tr_rw_access__object);
    _tinit_object(&_tr_rw_access_bank_instrumentation_subscribe__object);
    _tinit_object(&_tr_rw_access_instrumentation_order__object);
    _tinit_object(&_tr_rw_access_int_register__object);
    _tinit_object(&_tr_rw_access_io_memory__object);
    _tinit_object(&_tr_rw_access_register_view__object);
    _tinit_object(&_tr_rw_access_register_view_catalog__object);
    _tinit_object(&_tr_simple_ev__object);
    _tinit_object(&_tr_simple_ev2__object);
    _tinit_object(&_tr_uint64_ev__object);
    _tinit_dml12_compat_io_memory_access(&_tr_write_access_memop__dml12_compat_io_memory_access);
    _tinit_object(&_tr_write_access_memop_bank_instrumentation_subscribe__object);
    _tinit_object(&_tr_write_access_memop_instrumentation_order__object);
}
static void __attribute__((optimize("O0"))) _initialize_traits6(void)
{
    _tinit_object(&_tr_write_access_memop_int_register__object);
    _tinit_object(&_tr_write_access_memop_io_memory__object);
    _tinit_object(&_tr_write_access_memop_register_view__object);
    _tinit_object(&_tr_write_access_memop_register_view_catalog__object);
}
static void __attribute__((optimize("O0"))) _initialize_traits(void)
{
    _initialize_traits0();
    _initialize_traits1();
    _initialize_traits2();
    _initialize_traits3();
    _initialize_traits4();
    _initialize_traits5();
    _initialize_traits6();
}
static const _vtable_list_t *const _each__object UNUSED = NULL;
static const _vtable_list_t *const _each__dml12_compat_io_memory_access UNUSED = NULL;
static const _vtable_list_t *const _each__dml12_compat_write_register UNUSED = NULL;
static const _vtable_list_t *const _each__dml12_compat_read_register UNUSED = NULL;
static const _vtable_list_t *const _each__dml12_compat_write_field UNUSED = NULL;
static const _vtable_list_t *const _each__write_field UNUSED = NULL;
static const _vtable_list_t *const _each__dml12_compat_read_field UNUSED = NULL;
static const _vtable_list_t *const _each__read_field UNUSED = NULL;
static const _vtable_list_t *const _each__init_val UNUSED = NULL;
static const _vtable_list_t *const _each___banned_init_val UNUSED = NULL;
static const _vtable_list_t *const _each__bool_attr UNUSED = NULL;
static const _vtable_list_t *const _each__uint64_attr UNUSED = NULL;
static const _vtable_list_t *const _each__int64_attr UNUSED = NULL;
static const _vtable_list_t *const _each__double_attr UNUSED = NULL;
static const _vtable_list_t *const _each__pseudo_attr UNUSED = NULL;
static const _vtable_list_t *const _each__read_only_attr UNUSED = NULL;
static const _vtable_list_t *const _each__write_only_attr UNUSED = NULL;
static const _vtable_list_t *const _each__hard_reset UNUSED = NULL;
static const _vtable_list_t *const _each__hreset UNUSED = NULL;
static const _vtable_list_t *const _each__soft_reset UNUSED = NULL;
static const _vtable_list_t *const _each__sreset UNUSED = NULL;
static const _vtable_list_t *const _each___simple_event UNUSED = NULL;
static const _vtable_list_t *const _each___uint64_event UNUSED = NULL;
static const _vtable_list_t *const _each__simple_cycle_event UNUSED = NULL;
static const _vtable_list_t *const _each__simple_time_event UNUSED = NULL;
static const _vtable_list_t *const _each__uint64_cycle_event UNUSED = NULL;
static const _vtable_list_t *const _each__uint64_time_event UNUSED = NULL;
static const _vtable_list_t *const _each__custom_cycle_event UNUSED = NULL;
static const _vtable_list_t *const _each__custom_time_event UNUSED = NULL;
static const _vtable_list_t *const _each__soft_reset_val UNUSED = NULL;
static const _vtable_list_t *const _each__get UNUSED = NULL;
static const _vtable_list_t *const _each__set UNUSED = NULL;
static const _vtable_list_t *const _each__init UNUSED = NULL;
static const _vtable_list_t *const _each__documentation UNUSED = NULL;
static const _vtable_list_t *const _each__limitations UNUSED = NULL;
static const _vtable_list_t *const _each__name UNUSED = NULL;
static const _vtable_list_t *const _each__desc UNUSED = NULL;
static const _vtable_list_t *const _each__shown_desc UNUSED = NULL;
static const _vtable_list_t *const _each__miss_pattern_bank UNUSED = NULL;
static const _vtable_list_t *const _each__function_mapped_bank UNUSED = NULL;
static const _vtable_list_t *const _each__bank_obj UNUSED = NULL;
static const _vtable_list_t *const _each__unimpl UNUSED = NULL;
static const _vtable_list_t *const _each__silent_unimpl UNUSED = NULL;
static const _vtable_list_t *const _each__read_unimpl UNUSED = NULL;
static const _vtable_list_t *const _each__write_unimpl UNUSED = NULL;
static void _initialize_typeseq_after_on_hook_hts(void)
{
}
static void _simple_event_0_callback(conf_object_t *_obj, lang_void *_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _simple_event_data_t *data = (_simple_event_data_t *)_data;
    if (_DML_M_p(_dev))
    SIM_LOG_ERROR(&_dev->obj, 0, "Uncaught DML exception");
    if (data) {
        _free_simple_event_data(*data);
        MM_FREE(data);
    }
}

static attr_value_t _simple_event_only_domains_get_value(conf_object_t *_obj, lang_void *data)
{
    return _serialize_simple_event_data(0, NULL, _id_infos, (_simple_event_data_t *)data);
}

static lang_void *_simple_event_only_domains_set_value(conf_object_t *_obj, attr_value_t val)
{
    _simple_event_data_t *out;
    set_error_t error = _deserialize_simple_event_data(NULL, 0, 0, NULL, &_id_info_ht, val, &out);
    if (error != Sim_Set_Ok) {
        out = NULL;
    }
    return out;
}

static void _cancel_simple_delay_events(conf_object_t *_obj, conf_object_t *_clock, const _identity_t *_domain)
{
    int (*_pred)(lang_void *, lang_void *) UNUSED = _domain ? _simple_event_predicate : NULL;
    SIM_event_cancel_time(_clock, _evclass_p, _obj, _pred, (lang_void *)_domain);
}
static void _cancel_simple_events(conf_object_t *_obj, _identity_t _domain)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (!SIM_marked_for_deletion(_obj) && SIM_object_clock(_obj)) {
        _cancel_simple_delay_events(_obj, SIM_object_clock(_obj), &_domain);
        _cancel_simple_delay_events(_obj, SIM_picosecond_clock(_obj), &_domain);
    }
    _DML_cancel_afters_in_detached_hook_queues(_dev->_detached_hook_queue_stack, _domain);
}

static void _initialize_identity_ht(void)
{
    ht_insert_str(&_id_info_ht, "test", &_id_infos[0]);
    for (uint64 i = 0; i < 124; ++i) {
        ht_insert_str(&_id_info_ht, _id_infos[i].logname, &_id_infos[i]);
    }
}
static void _register_events(conf_class_t *class)
{
    _send_now_evclass_80 = SIM_register_event("custom_ev", class, 0, _DML_EV_custom_ev__callback, _DML_EV_custom_ev__destroy, _DML_EV_custom_ev__get_event_info, _DML_EV_custom_ev__set_event_info, _DML_EV_custom_ev__describe_event);
    _send_now_evclass_82 = SIM_register_event("ev2", class, 0, _DML_EV_ev2__callback, _DML_EV_ev2__destroy, _DML_EV_ev2__get_event_info, _DML_EV_ev2__set_event_info, _DML_EV_ev2__describe_event);
    _send_now_evclass_115 = SIM_register_event("simple_ev", class, 0, _DML_EV_simple_ev__callback, _DML_EV_simple_ev__destroy, _DML_EV_simple_ev__get_event_info, _DML_EV_simple_ev__set_event_info, _DML_EV_simple_ev__describe_event);
    _send_now_evclass_116 = SIM_register_event("simple_ev2", class, 0, _DML_EV_simple_ev2__callback, _DML_EV_simple_ev2__destroy, _DML_EV_simple_ev2__get_event_info, _DML_EV_simple_ev2__set_event_info, _DML_EV_simple_ev2__describe_event);
    _send_now_evclass_117 = SIM_register_event("uint64_ev", class, 0, _DML_EV_uint64_ev__callback, _DML_EV_uint64_ev__destroy, _DML_EV_uint64_ev__get_event_info, _DML_EV_uint64_ev__set_event_info, _DML_EV_uint64_ev__describe_event);
    _evclass_p = SIM_register_event("p", class, 0, _simple_event_0_callback, _destroy_simple_event_data, _simple_event_only_domains_get_value, _simple_event_only_domains_set_value, NULL);
}

static void _init_port_objs(test_t *_dev)
{
    _dev->access._obj = _init_port_object(&_dev->obj, "bank.access", 0, NULL);
    for (int _i0 = 0; _i0 < 16; ++_i0) {
        strbuf_t portname = sb_newf("bank.arr[%d]", _i0);
        _dev->arr._obj[_i0] = _init_port_object(&_dev->obj, sb_str(&portname), 1, _indices_[_i0]);
        sb_free(&portname);
    }
    for (int _i0 = 0; _i0 < 16; ++_i0) {
        strbuf_t portname = sb_newf("bank.arri[%d]", _i0);
        _dev->arri._obj[_i0] = _init_port_object(&_dev->obj, sb_str(&portname), 1, _indices_[_i0]);
        sb_free(&portname);
    }
    _dev->b._obj = _init_port_object(&_dev->obj, "bank.b", 0, NULL);
    _dev->b2._obj = _init_port_object(&_dev->obj, "bank.b2", 0, NULL);
    _dev->miss._obj = _init_port_object(&_dev->obj, "bank.miss", 0, NULL);
    _dev->miss_access._obj = _init_port_object(&_dev->obj, "bank.miss_access", 0, NULL);
    _dev->p1._obj = _init_port_object(&_dev->obj, "port.p1", 0, NULL);
    _dev->p2._obj = _init_port_object(&_dev->obj, "port.p2", 0, NULL);
    _dev->p3._obj = _init_port_object(&_dev->obj, "port.p3", 0, NULL);
    _dev->pp._obj = _init_port_object(&_dev->obj, "port.pp", 0, NULL);
    _dev->read_access_memop._obj = _init_port_object(&_dev->obj, "bank.read_access_memop", 0, NULL);
    _dev->rw_access._obj = _init_port_object(&_dev->obj, "bank.rw_access", 0, NULL);
    _dev->write_access_memop._obj = _init_port_object(&_dev->obj, "bank.write_access_memop", 0, NULL);
}
static void _init_static_vars(test_t *_dev)
{
    _dev->static0_log_level = 1;
    _dev->static1_log_level = 3;
    memcpy((void *)_dev->static2_log_level, (uint8 [3]){1, 1, 1}, sizeof _dev->static2_log_level);
    memcpy((void *)_dev->static3_log_level, (uint8 [3]){1, 1, 1}, sizeof _dev->static3_log_level);
    memcpy((void *)_dev->static4_log_level, (uint8 [3]){1, 1, 1}, sizeof _dev->static4_log_level);
}

// DML serialization functions
static UNUSED bool hard_reset(test_t *_dev)
{
    return _DML_M_hard_reset(_dev);
}
static UNUSED bool soft_reset(test_t *_dev)
{
    return _DML_M_soft_reset(_dev);
}
static UNUSED bool custom_ev__callback(test_t *_dev, void  *param)
{
    return _DML_M_custom_ev__callback(_dev, param);
}
static UNUSED bool custom_ev__describe_event(test_t *_dev, void  *data, char **description)
{
    return _DML_M_custom_ev__describe_event(_dev, data, description);
}
static UNUSED bool custom_ev__destroy(test_t *_dev, void  *data)
{
    return _DML_M_custom_ev__destroy(_dev, data);
}
static UNUSED bool custom_ev__get_event_info(test_t *_dev, void  *data, attr_value_t *attr)
{
    return _DML_M_custom_ev__get_event_info(_dev, data, attr);
}
static UNUSED bool custom_ev__set_event_info(test_t *_dev, attr_value_t attr, void  **data)
{
    return _DML_M_custom_ev__set_event_info(_dev, attr, data);
}
static UNUSED bool ev2__callback(test_t *_dev, void  *param)
{
    return _DML_M_ev2__callback(_dev, param);
}
static UNUSED bool ev2__describe_event(test_t *_dev, void  *data, char **description)
{
    return _DML_M_ev2__describe_event(_dev, data, description);
}
static UNUSED bool ev2__destroy(test_t *_dev, void  *data)
{
    return _DML_M_ev2__destroy(_dev, data);
}
static UNUSED bool ev2__get_event_info(test_t *_dev, void  *data, attr_value_t *attr)
{
    return _DML_M_ev2__get_event_info(_dev, data, attr);
}
static UNUSED bool ev2__set_event_info(test_t *_dev, attr_value_t attr, void  **data)
{
    return _DML_M_ev2__set_event_info(_dev, attr, data);
}
static UNUSED bool simple_ev__callback(test_t *_dev, void  *param)
{
    return _DML_M_simple_ev__callback(_dev, param);
}
static UNUSED bool simple_ev__describe_event(test_t *_dev, void  *data, char **description)
{
    return _DML_M_simple_ev__describe_event(_dev, data, description);
}
static UNUSED bool simple_ev__destroy(test_t *_dev, void  *data)
{
    return _DML_M_simple_ev__destroy(_dev, data);
}
static UNUSED bool simple_ev__get_event_info(test_t *_dev, void  *data, attr_value_t *info)
{
    return _DML_M_simple_ev__get_event_info(_dev, data, info);
}
static UNUSED bool simple_ev__set_event_info(test_t *_dev, attr_value_t info, void  **data)
{
    return _DML_M_simple_ev__set_event_info(_dev, info, data);
}
static UNUSED bool simple_ev2__callback(test_t *_dev, void  *param)
{
    return _DML_M_simple_ev2__callback(_dev, param);
}
static UNUSED bool simple_ev2__describe_event(test_t *_dev, void  *data, char **description)
{
    return _DML_M_simple_ev2__describe_event(_dev, data, description);
}
static UNUSED bool simple_ev2__destroy(test_t *_dev, void  *data)
{
    return _DML_M_simple_ev2__destroy(_dev, data);
}
static UNUSED bool simple_ev2__get_event_info(test_t *_dev, void  *data, attr_value_t *info)
{
    return _DML_M_simple_ev2__get_event_info(_dev, data, info);
}
static UNUSED bool simple_ev2__set_event_info(test_t *_dev, attr_value_t info, void  **data)
{
    return _DML_M_simple_ev2__set_event_info(_dev, info, data);
}
static UNUSED bool uint64_ev__callback(test_t *_dev, void  *param)
{
    return _DML_M_uint64_ev__callback(_dev, param);
}
static UNUSED bool uint64_ev__describe_event(test_t *_dev, void  *data, char **description)
{
    return _DML_M_uint64_ev__describe_event(_dev, data, description);
}
static UNUSED bool uint64_ev__destroy(test_t *_dev, void  *data)
{
    return _DML_M_uint64_ev__destroy(_dev, data);
}
static UNUSED bool uint64_ev__get_event_info(test_t *_dev, void  *data, attr_value_t *attr)
{
    return _DML_M_uint64_ev__get_event_info(_dev, data, attr);
}
static UNUSED bool uint64_ev__set_event_info(test_t *_dev, attr_value_t attr, void  **data)
{
    return _DML_M_uint64_ev__set_event_info(_dev, attr, data);
}
static const uint32 _indices_[16][1] UNUSED = {{0},
    {1},
    {2},
    {3},
    {4},
    {5},
    {6},
    {7},
    {8},
    {9},
    {10},
    {11},
    {12},
    {13},
    {14},
    {15}};

