INFO-FLOW: Workspace C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1 opened at Thu Jun 06 02:10:45 +0200 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     config_clock -quiet -name default -uncertainty 1.25 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib F:/xilinx-/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.142 sec.
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.251 sec.
Execute         source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.255 sec.
Command     ap_source done; 0.256 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib F:/xilinx-/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu7ev-ffvc1156-1lv-i 
Execute       add_library xilinx/zynquplus/zynquplus:xczu7ev:-ffvc1156:-1lv-i 
Execute         get_default_platform 
Execute         license_isbetapart xczu7ev 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 28800} {LUT 230400}   {FF 460800}  {DSP48E 1728}  {BRAM 624}  {URAM 96}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 28800} {LUT 230400}   {FF 460800}  {DSP48E 1728}  {BRAM 624}  {URAM 96}  
Execute     config_chip_info -quiet -speed slow 
Execute     config_compile -no_signed_zeros=0 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
Execute     config_compile -unsafe_math_optimizations=0 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
Execute     config_schedule -effort=medium 
Execute     config_schedule -enable_dsp_full_reg=0 
Execute     config_schedule -relax_ii_for_timing=0 
Execute     config_schedule -verbose=0 
Execute     config_bind -effort=medium 
Execute     config_sdx -optimization_level=none 
Execute       get_config_export -vivado_synth_design_args 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_synth_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute       get_config_bind -effort 
Execute       get_config_schedule -effort 
Execute     config_sdx -target=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_sdx -optimization_level=none 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
Execute       config_sdx -optimization_level=none 
Execute         get_config_export -vivado_synth_design_args 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_synth_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute         get_config_bind -effort 
Execute         get_config_schedule -effort 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -name_max_length 
Execute       get_config_schedule -relax_ii_for_timing 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -auto_prefix 
Execute       get_config_rtl -enable_maxiConservative 
Execute       get_config_interface -m_axi_addr64 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute       set_clock_uncertainty default 
Command   open_solution done; 0.583 sec.
Execute   set_part xczu7ev-ffvc1156-1lv-i 
Execute     add_library xilinx/zynquplus/zynquplus:xczu7ev:-ffvc1156:-1lv-i 
Execute       get_default_platform 
Execute       license_isbetapart xczu7ev 
Command       license_isbetapart done; error code: 1; 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 28800} {LUT 230400}   {FF 460800}  {DSP48E 1728}  {BRAM 624}  {URAM 96}  
Execute       config_chip_info -quiet -speed slow 
Execute     add_library xilinx/zynquplus/zynquplus_fpv7 
Execute       get_default_platform 
Execute     get_default_platform 
Execute   create_clock -period 10 -name default 
Execute   config_compile -no_signed_zeros=0 -unsafe_math_optimizations=0 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
Execute   config_schedule -effort medium -enable_dsp_full_reg=0 -relax_ii_for_timing=0 -verbose=0 
Execute   config_bind -effort medium 
Execute   config_sdx -optimization_level none -target none 
Execute     get_config_export -vivado_synth_design_args 
Execute     get_config_export -vivado_impl_strategy 
Execute     get_config_export -vivado_synth_strategy 
Execute     get_config_export -vivado_phys_opt 
Execute     get_config_bind -effort 
Execute     get_config_schedule -effort 
Execute     get_config_compile -pipeline_loops 
Execute     get_config_compile -name_max_length 
Execute     get_config_schedule -relax_ii_for_timing 
Execute     get_config_schedule -enable_dsp_full_reg 
Execute     get_config_rtl -register_reset_num 
Execute     get_config_rtl -auto_prefix 
Execute     get_config_rtl -enable_maxiConservative 
Execute     get_config_interface -m_axi_addr64 
Execute     send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute     set_clock_uncertainty default 
Execute   set_clock_uncertainty 12.5% 
Execute   source ./gp_project/solution1/directives.tcl 
Execute     set_directive_pipeline conv_ref/conv_ref_label0 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute     set_directive_pipeline conv_ref/conv_ref_label1 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute     set_directive_pipeline conv_ref/conv_ref_label2 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute     set_directive_pipeline maxpooling/maxpooling_label2 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute     set_directive_pipeline reluCBS2/relu_label2 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute     set_directive_pipeline LRNCBS3/LRN_label1 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute     set_directive_pipeline reluCBS3/relu_label2 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute     set_directive_pipeline relu/relu_label2 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute     set_directive_pipeline LRN/LRN_label0 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute     set_directive_pipeline LRNCBS2/LRN_label0 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute     set_directive_pipeline convCBS2/convCBS2_label1 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute     set_directive_pipeline convCBS2/conv_ref_label1 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute     set_directive_pipeline convCBS3/convCBS3_label0 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute     set_directive_pipeline convCBS3/conv_ref_label1 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute     set_directive_pipeline convCBS2/convCBS2_label0 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute     set_directive_pipeline CBSELAN1/convCBS3_label0 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute     set_directive_pipeline CBSInput_ELAN1/convCBS3_label0 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute     set_directive_pipeline CBSInput_ELAN1/CBSInput_ELAN1_label0 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute     set_directive_pipeline CBSInput_ELAN1/CBSInput_ELAN1_label1 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute     set_directive_pipeline CBSELAN1/CBSELAN1_label3 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute     set_directive_pipeline CBSELAN1/CBSELAN1_label4 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute     set_directive_pipeline CBSELAN1/CBSELAN1_label5 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute     set_directive_pipeline CBSELAN1/conv_ref_label1 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute     set_directive_pipeline MaxPoolingMP1/MaxPoolingMP1_label4 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute     set_directive_pipeline convMP1/convMP1_label5 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute     set_directive_pipeline convMP1/convMP1_label2 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute     set_directive_resource -core XPM_MEMORY -memory_style uram ELAN1 output1 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredoutput1 core=XPM_MEMORY uram=positionBoolean0memory_style 
Execute     set_directive_resource -core XPM_MEMORY -memory_style uram ELAN1 output2 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredoutput1 core=XPM_MEMORY uram=positionBoolean0memory_style 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredoutput2 core=XPM_MEMORY uram=positionBoolean0memory_style 
Execute     set_directive_resource -core XPM_MEMORY -memory_style uram ELAN1 output3 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredoutput1 core=XPM_MEMORY uram=positionBoolean0memory_style 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredoutput2 core=XPM_MEMORY uram=positionBoolean0memory_style 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredoutput3 core=XPM_MEMORY uram=positionBoolean0memory_style 
Command   ap_source done; 0.218 sec.
Execute   csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -lm 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     config_compile -blackbox  
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS3.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling gp_project/reluCBS3.cpp as C++
Execute       get_default_platform 
Execute       is_encrypted gp_project/reluCBS3.cpp 
Execute       get_default_platform 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "F:/xilinx-/Vivado/2018.3/msys" -hls  -fno-exceptions  -D__llvm__  -E "gp_project/reluCBS3.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "F:/xilinx-/Vivado/2018.3/common/technology/autopilot" -I "F:/xilinx-/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/reluCBS3.pp.0.cpp" 
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain F:/xilinx-/Vivado/2018.3/msys -hls -fno-exceptions -D__llvm__ -E gp_project/reluCBS3.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I F:/xilinx-/Vivado/2018.3/common/technology/autopilot -I F:/xilinx-/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/reluCBS3.pp.0.cpp
Command       clang done; 4.31 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/reluCBS3.pp.0.cpp std=gnu++98 
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/reluCBS3.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.241 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/reluCBS3.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "F:/xilinx-/Vivado/2018.3/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "F:/xilinx-/Vivado/2018.3/common/technology/autopilot" -I "F:/xilinx-/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/reluCBS3.pp.0.cpp"  -o "C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain F:/xilinx-/Vivado/2018.3/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I F:/xilinx-/Vivado/2018.3/common/technology/autopilot -I F:/xilinx-/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/reluCBS3.pp.0.cpp -o C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/useless.bc
Command       clang done; 2.831 sec.
INFO-FLOW: Done: GCC PP time: 8.4 seconds per iteration
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredoutput1 core=XPM_MEMORY uram=positionBoolean0memory_style 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredoutput2 core=XPM_MEMORY uram=positionBoolean0memory_style 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredoutput3 core=XPM_MEMORY uram=positionBoolean0memory_style 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredoutput1 core=XPM_MEMORY uram=positionBoolean0memory_style 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredoutput2 core=XPM_MEMORY uram=positionBoolean0memory_style 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredoutput3 core=XPM_MEMORY uram=positionBoolean0memory_style 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/reluCBS3.pp.0.cpp std=gnu++98 -directive=C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/reluCBS3.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.719 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/reluCBS3.pp.0.cpp std=gnu++98 -directive=C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/all.directive.json -quiet -fix-errors C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/reluCBS3.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.498 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/xilinx-dataflow-lawyer.reluCBS3.pp.0.cpp.diag.yml C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/reluCBS3.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/xilinx-dataflow-lawyer.reluCBS3.pp.0.cpp.out.log 2> C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/xilinx-dataflow-lawyer.reluCBS3.pp.0.cpp.err.log 
Command       ap_eval done; 1.072 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/reluCBS3.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/tidy-3.1.reluCBS3.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/reluCBS3.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/tidy-3.1.reluCBS3.pp.0.cpp.out.log 2> C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/tidy-3.1.reluCBS3.pp.0.cpp.err.log 
Command         ap_eval done; 1.631 sec.
Execute         ap_eval exec -ignorestderr F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/reluCBS3.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/xilinx-legacy-rewriter.reluCBS3.pp.0.cpp.out.log 2> C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/xilinx-legacy-rewriter.reluCBS3.pp.0.cpp.err.log 
Command         ap_eval done; 1.09 sec.
Command       tidy_31 done; 2.741 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 5.3 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/reluCBS3.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/reluCBS3.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.834 sec.
Execute       get_default_platform 
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/reluCBS3.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain F:/xilinx-/Vivado/2018.3/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/reluCBS3.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "F:/xilinx-/Vivado/2018.3/common/technology/autopilot" -I "F:/xilinx-/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/reluCBS3.bc" 
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain F:/xilinx-/Vivado/2018.3/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/reluCBS3.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I F:/xilinx-/Vivado/2018.3/common/technology/autopilot -I F:/xilinx-/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/reluCBS3.bc
Command       clang done; 1.775 sec.
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS2.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling gp_project/reluCBS2.cpp as C++
Execute       get_default_platform 
Execute       is_encrypted gp_project/reluCBS2.cpp 
Execute       get_default_platform 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "F:/xilinx-/Vivado/2018.3/msys" -hls  -fno-exceptions  -D__llvm__  -E "gp_project/reluCBS2.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "F:/xilinx-/Vivado/2018.3/common/technology/autopilot" -I "F:/xilinx-/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/reluCBS2.pp.0.cpp" 
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain F:/xilinx-/Vivado/2018.3/msys -hls -fno-exceptions -D__llvm__ -E gp_project/reluCBS2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I F:/xilinx-/Vivado/2018.3/common/technology/autopilot -I F:/xilinx-/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/reluCBS2.pp.0.cpp
Command       clang done; 1.074 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/reluCBS2.pp.0.cpp std=gnu++98 
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/reluCBS2.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.622 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/reluCBS2.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "F:/xilinx-/Vivado/2018.3/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "F:/xilinx-/Vivado/2018.3/common/technology/autopilot" -I "F:/xilinx-/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/reluCBS2.pp.0.cpp"  -o "C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain F:/xilinx-/Vivado/2018.3/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I F:/xilinx-/Vivado/2018.3/common/technology/autopilot -I F:/xilinx-/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/reluCBS2.pp.0.cpp -o C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/useless.bc
Command       clang done; 1.403 sec.
INFO-FLOW: Done: GCC PP time: 3.1 seconds per iteration
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredoutput1 core=XPM_MEMORY uram=positionBoolean0memory_style 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredoutput2 core=XPM_MEMORY uram=positionBoolean0memory_style 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredoutput3 core=XPM_MEMORY uram=positionBoolean0memory_style 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredoutput1 core=XPM_MEMORY uram=positionBoolean0memory_style 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredoutput2 core=XPM_MEMORY uram=positionBoolean0memory_style 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredoutput3 core=XPM_MEMORY uram=positionBoolean0memory_style 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/reluCBS2.pp.0.cpp std=gnu++98 -directive=C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/reluCBS2.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.582 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/reluCBS2.pp.0.cpp std=gnu++98 -directive=C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/all.directive.json -quiet -fix-errors C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/reluCBS2.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.227 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/xilinx-dataflow-lawyer.reluCBS2.pp.0.cpp.diag.yml C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/reluCBS2.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/xilinx-dataflow-lawyer.reluCBS2.pp.0.cpp.out.log 2> C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/xilinx-dataflow-lawyer.reluCBS2.pp.0.cpp.err.log 
Command       ap_eval done; 0.557 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/reluCBS2.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/tidy-3.1.reluCBS2.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/reluCBS2.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/tidy-3.1.reluCBS2.pp.0.cpp.out.log 2> C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/tidy-3.1.reluCBS2.pp.0.cpp.err.log 
Command         ap_eval done; 1.358 sec.
Execute         ap_eval exec -ignorestderr F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/reluCBS2.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/xilinx-legacy-rewriter.reluCBS2.pp.0.cpp.out.log 2> C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/xilinx-legacy-rewriter.reluCBS2.pp.0.cpp.err.log 
Command         ap_eval done; 0.536 sec.
Command       tidy_31 done; 1.909 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 3.7 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/reluCBS2.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/reluCBS2.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.7 sec.
Execute       get_default_platform 
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/reluCBS2.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain F:/xilinx-/Vivado/2018.3/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/reluCBS2.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "F:/xilinx-/Vivado/2018.3/common/technology/autopilot" -I "F:/xilinx-/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/reluCBS2.bc" 
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain F:/xilinx-/Vivado/2018.3/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/reluCBS2.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I F:/xilinx-/Vivado/2018.3/common/technology/autopilot -I F:/xilinx-/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/reluCBS2.bc
Command       clang done; 1.523 sec.
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling gp_project/relu.cpp as C++
Execute       get_default_platform 
Execute       is_encrypted gp_project/relu.cpp 
Execute       get_default_platform 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "F:/xilinx-/Vivado/2018.3/msys" -hls  -fno-exceptions  -D__llvm__  -E "gp_project/relu.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "F:/xilinx-/Vivado/2018.3/common/technology/autopilot" -I "F:/xilinx-/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/relu.pp.0.cpp" 
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain F:/xilinx-/Vivado/2018.3/msys -hls -fno-exceptions -D__llvm__ -E gp_project/relu.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I F:/xilinx-/Vivado/2018.3/common/technology/autopilot -I F:/xilinx-/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/relu.pp.0.cpp
Command       clang done; 1.008 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/relu.pp.0.cpp std=gnu++98 
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/relu.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.623 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/relu.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "F:/xilinx-/Vivado/2018.3/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "F:/xilinx-/Vivado/2018.3/common/technology/autopilot" -I "F:/xilinx-/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/relu.pp.0.cpp"  -o "C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain F:/xilinx-/Vivado/2018.3/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I F:/xilinx-/Vivado/2018.3/common/technology/autopilot -I F:/xilinx-/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/relu.pp.0.cpp -o C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/useless.bc
Command       clang done; 1.5 sec.
INFO-FLOW: Done: GCC PP time: 3.1 seconds per iteration
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredoutput1 core=XPM_MEMORY uram=positionBoolean0memory_style 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredoutput2 core=XPM_MEMORY uram=positionBoolean0memory_style 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredoutput3 core=XPM_MEMORY uram=positionBoolean0memory_style 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredoutput1 core=XPM_MEMORY uram=positionBoolean0memory_style 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredoutput2 core=XPM_MEMORY uram=positionBoolean0memory_style 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredoutput3 core=XPM_MEMORY uram=positionBoolean0memory_style 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/relu.pp.0.cpp std=gnu++98 -directive=C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/relu.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.582 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/relu.pp.0.cpp std=gnu++98 -directive=C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/all.directive.json -quiet -fix-errors C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/relu.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.352 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/xilinx-dataflow-lawyer.relu.pp.0.cpp.diag.yml C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/relu.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/xilinx-dataflow-lawyer.relu.pp.0.cpp.out.log 2> C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/xilinx-dataflow-lawyer.relu.pp.0.cpp.err.log 
Command       ap_eval done; 0.538 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/relu.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/tidy-3.1.relu.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/relu.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/tidy-3.1.relu.pp.0.cpp.out.log 2> C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/tidy-3.1.relu.pp.0.cpp.err.log 
Command         ap_eval done; 1.341 sec.
Execute         ap_eval exec -ignorestderr F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/relu.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/xilinx-legacy-rewriter.relu.pp.0.cpp.out.log 2> C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/xilinx-legacy-rewriter.relu.pp.0.cpp.err.log 
Command         ap_eval done; 0.534 sec.
Command       tidy_31 done; 1.892 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 3.8 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/relu.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/relu.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.703 sec.
Execute       get_default_platform 
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/relu.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain F:/xilinx-/Vivado/2018.3/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/relu.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "F:/xilinx-/Vivado/2018.3/common/technology/autopilot" -I "F:/xilinx-/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/relu.bc" 
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain F:/xilinx-/Vivado/2018.3/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/relu.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I F:/xilinx-/Vivado/2018.3/common/technology/autopilot -I F:/xilinx-/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/relu.bc
Command       clang done; 1.446 sec.
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling gp_project/maxpooling.cpp as C++
Execute       get_default_platform 
Execute       is_encrypted gp_project/maxpooling.cpp 
Execute       get_default_platform 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "F:/xilinx-/Vivado/2018.3/msys" -hls  -fno-exceptions  -D__llvm__  -E "gp_project/maxpooling.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "F:/xilinx-/Vivado/2018.3/common/technology/autopilot" -I "F:/xilinx-/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/maxpooling.pp.0.cpp" 
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain F:/xilinx-/Vivado/2018.3/msys -hls -fno-exceptions -D__llvm__ -E gp_project/maxpooling.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I F:/xilinx-/Vivado/2018.3/common/technology/autopilot -I F:/xilinx-/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/maxpooling.pp.0.cpp
Command       clang done; 1.006 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/maxpooling.pp.0.cpp std=gnu++98 
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/maxpooling.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.614 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/maxpooling.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "F:/xilinx-/Vivado/2018.3/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "F:/xilinx-/Vivado/2018.3/common/technology/autopilot" -I "F:/xilinx-/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/maxpooling.pp.0.cpp"  -o "C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain F:/xilinx-/Vivado/2018.3/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I F:/xilinx-/Vivado/2018.3/common/technology/autopilot -I F:/xilinx-/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/maxpooling.pp.0.cpp -o C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/useless.bc
Command       clang done; 1.5 sec.
INFO-FLOW: Done: GCC PP time: 3.1 seconds per iteration
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredoutput1 core=XPM_MEMORY uram=positionBoolean0memory_style 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredoutput2 core=XPM_MEMORY uram=positionBoolean0memory_style 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredoutput3 core=XPM_MEMORY uram=positionBoolean0memory_style 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredoutput1 core=XPM_MEMORY uram=positionBoolean0memory_style 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredoutput2 core=XPM_MEMORY uram=positionBoolean0memory_style 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredoutput3 core=XPM_MEMORY uram=positionBoolean0memory_style 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/maxpooling.pp.0.cpp std=gnu++98 -directive=C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/maxpooling.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.569 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/maxpooling.pp.0.cpp std=gnu++98 -directive=C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/all.directive.json -quiet -fix-errors C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/maxpooling.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.209 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/xilinx-dataflow-lawyer.maxpooling.pp.0.cpp.diag.yml C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/maxpooling.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/xilinx-dataflow-lawyer.maxpooling.pp.0.cpp.out.log 2> C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/xilinx-dataflow-lawyer.maxpooling.pp.0.cpp.err.log 
Command       ap_eval done; 0.527 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/maxpooling.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/tidy-3.1.maxpooling.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/maxpooling.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/tidy-3.1.maxpooling.pp.0.cpp.out.log 2> C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/tidy-3.1.maxpooling.pp.0.cpp.err.log 
Command         ap_eval done; 1.336 sec.
Execute         ap_eval exec -ignorestderr F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/maxpooling.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/xilinx-legacy-rewriter.maxpooling.pp.0.cpp.out.log 2> C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/xilinx-legacy-rewriter.maxpooling.pp.0.cpp.err.log 
Command         ap_eval done; 0.521 sec.
Command       tidy_31 done; 1.872 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 3.6 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/maxpooling.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/maxpooling.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.693 sec.
Execute       get_default_platform 
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/maxpooling.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain F:/xilinx-/Vivado/2018.3/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/maxpooling.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "F:/xilinx-/Vivado/2018.3/common/technology/autopilot" -I "F:/xilinx-/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/maxpooling.bc" 
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain F:/xilinx-/Vivado/2018.3/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/maxpooling.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I F:/xilinx-/Vivado/2018.3/common/technology/autopilot -I F:/xilinx-/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/maxpooling.bc
Command       clang done; 1.422 sec.
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_test.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling gp_project/conv_test.cpp as C++
Execute       get_default_platform 
Execute       is_encrypted gp_project/conv_test.cpp 
Execute       get_default_platform 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "F:/xilinx-/Vivado/2018.3/msys" -hls  -fno-exceptions  -D__llvm__  -E "gp_project/conv_test.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "F:/xilinx-/Vivado/2018.3/common/technology/autopilot" -I "F:/xilinx-/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/conv_test.pp.0.cpp" 
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain F:/xilinx-/Vivado/2018.3/msys -hls -fno-exceptions -D__llvm__ -E gp_project/conv_test.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I F:/xilinx-/Vivado/2018.3/common/technology/autopilot -I F:/xilinx-/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/conv_test.pp.0.cpp
Command       clang done; 1.066 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/conv_test.pp.0.cpp std=gnu++98 
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/conv_test.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.656 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/conv_test.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "F:/xilinx-/Vivado/2018.3/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "F:/xilinx-/Vivado/2018.3/common/technology/autopilot" -I "F:/xilinx-/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/conv_test.pp.0.cpp"  -o "C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain F:/xilinx-/Vivado/2018.3/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I F:/xilinx-/Vivado/2018.3/common/technology/autopilot -I F:/xilinx-/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/conv_test.pp.0.cpp -o C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/useless.bc
Command       clang done; 1.45 sec.
INFO-FLOW: Done: GCC PP time: 3.2 seconds per iteration
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredoutput1 core=XPM_MEMORY uram=positionBoolean0memory_style 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredoutput2 core=XPM_MEMORY uram=positionBoolean0memory_style 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredoutput3 core=XPM_MEMORY uram=positionBoolean0memory_style 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredoutput1 core=XPM_MEMORY uram=positionBoolean0memory_style 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredoutput2 core=XPM_MEMORY uram=positionBoolean0memory_style 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredoutput3 core=XPM_MEMORY uram=positionBoolean0memory_style 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/conv_test.pp.0.cpp std=gnu++98 -directive=C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/conv_test.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.527 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/conv_test.pp.0.cpp std=gnu++98 -directive=C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/all.directive.json -quiet -fix-errors C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/conv_test.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.518 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/xilinx-dataflow-lawyer.conv_test.pp.0.cpp.diag.yml C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/conv_test.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/xilinx-dataflow-lawyer.conv_test.pp.0.cpp.out.log 2> C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/xilinx-dataflow-lawyer.conv_test.pp.0.cpp.err.log 
Command       ap_eval done; 0.559 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/conv_test.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/tidy-3.1.conv_test.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/conv_test.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/tidy-3.1.conv_test.pp.0.cpp.out.log 2> C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/tidy-3.1.conv_test.pp.0.cpp.err.log 
Command         ap_eval done; 1.296 sec.
Execute         ap_eval exec -ignorestderr F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/conv_test.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/xilinx-legacy-rewriter.conv_test.pp.0.cpp.out.log 2> C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/xilinx-legacy-rewriter.conv_test.pp.0.cpp.err.log 
Command         ap_eval done; 0.642 sec.
Command       tidy_31 done; 1.965 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 3 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/conv_test.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/conv_test.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.733 sec.
Execute       get_default_platform 
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/conv_test.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain F:/xilinx-/Vivado/2018.3/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/conv_test.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "F:/xilinx-/Vivado/2018.3/common/technology/autopilot" -I "F:/xilinx-/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/conv_test.bc" 
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain F:/xilinx-/Vivado/2018.3/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/conv_test.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I F:/xilinx-/Vivado/2018.3/common/technology/autopilot -I F:/xilinx-/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/conv_test.bc
Command       clang done; 1.42 sec.
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling gp_project/conv_ref.cpp as C++
Execute       get_default_platform 
Execute       is_encrypted gp_project/conv_ref.cpp 
Execute       get_default_platform 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "F:/xilinx-/Vivado/2018.3/msys" -hls  -fno-exceptions  -D__llvm__  -E "gp_project/conv_ref.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "F:/xilinx-/Vivado/2018.3/common/technology/autopilot" -I "F:/xilinx-/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/conv_ref.pp.0.cpp" 
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain F:/xilinx-/Vivado/2018.3/msys -hls -fno-exceptions -D__llvm__ -E gp_project/conv_ref.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I F:/xilinx-/Vivado/2018.3/common/technology/autopilot -I F:/xilinx-/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/conv_ref.pp.0.cpp
Command       clang done; 1.005 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/conv_ref.pp.0.cpp std=gnu++98 
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/conv_ref.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.687 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/conv_ref.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "F:/xilinx-/Vivado/2018.3/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "F:/xilinx-/Vivado/2018.3/common/technology/autopilot" -I "F:/xilinx-/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/conv_ref.pp.0.cpp"  -o "C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain F:/xilinx-/Vivado/2018.3/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I F:/xilinx-/Vivado/2018.3/common/technology/autopilot -I F:/xilinx-/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/conv_ref.pp.0.cpp -o C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/useless.bc
Command       clang done; 1.475 sec.
INFO-FLOW: Done: GCC PP time: 3.2 seconds per iteration
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredoutput1 core=XPM_MEMORY uram=positionBoolean0memory_style 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredoutput2 core=XPM_MEMORY uram=positionBoolean0memory_style 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredoutput3 core=XPM_MEMORY uram=positionBoolean0memory_style 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredoutput1 core=XPM_MEMORY uram=positionBoolean0memory_style 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredoutput2 core=XPM_MEMORY uram=positionBoolean0memory_style 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredoutput3 core=XPM_MEMORY uram=positionBoolean0memory_style 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/conv_ref.pp.0.cpp std=gnu++98 -directive=C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/conv_ref.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.636 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/conv_ref.pp.0.cpp std=gnu++98 -directive=C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/all.directive.json -quiet -fix-errors C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/conv_ref.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.355 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/xilinx-dataflow-lawyer.conv_ref.pp.0.cpp.diag.yml C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/conv_ref.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/xilinx-dataflow-lawyer.conv_ref.pp.0.cpp.out.log 2> C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/xilinx-dataflow-lawyer.conv_ref.pp.0.cpp.err.log 
Command       ap_eval done; 0.651 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/conv_ref.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/tidy-3.1.conv_ref.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/conv_ref.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/tidy-3.1.conv_ref.pp.0.cpp.out.log 2> C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/tidy-3.1.conv_ref.pp.0.cpp.err.log 
Command         ap_eval done; 1.409 sec.
Execute         ap_eval exec -ignorestderr F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/conv_ref.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/xilinx-legacy-rewriter.conv_ref.pp.0.cpp.out.log 2> C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/xilinx-legacy-rewriter.conv_ref.pp.0.cpp.err.log 
Command         ap_eval done; 0.575 sec.
Command       tidy_31 done; 2.011 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 4 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/conv_ref.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/conv_ref.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.772 sec.
Execute       get_default_platform 
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/conv_ref.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain F:/xilinx-/Vivado/2018.3/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/conv_ref.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "F:/xilinx-/Vivado/2018.3/common/technology/autopilot" -I "F:/xilinx-/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/conv_ref.bc" 
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain F:/xilinx-/Vivado/2018.3/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/conv_ref.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I F:/xilinx-/Vivado/2018.3/common/technology/autopilot -I F:/xilinx-/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/conv_ref.bc
Command       clang done; 1.607 sec.
INFO: [HLS 200-10] Analyzing design file 'gp_project/convMP1.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling gp_project/convMP1.cpp as C++
Execute       get_default_platform 
Execute       is_encrypted gp_project/convMP1.cpp 
Execute       get_default_platform 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "F:/xilinx-/Vivado/2018.3/msys" -hls  -fno-exceptions  -D__llvm__  -E "gp_project/convMP1.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "F:/xilinx-/Vivado/2018.3/common/technology/autopilot" -I "F:/xilinx-/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/convMP1.pp.0.cpp" 
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain F:/xilinx-/Vivado/2018.3/msys -hls -fno-exceptions -D__llvm__ -E gp_project/convMP1.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I F:/xilinx-/Vivado/2018.3/common/technology/autopilot -I F:/xilinx-/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/convMP1.pp.0.cpp
Command       clang done; 1.007 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/convMP1.pp.0.cpp std=gnu++98 
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/convMP1.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.672 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/convMP1.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "F:/xilinx-/Vivado/2018.3/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "F:/xilinx-/Vivado/2018.3/common/technology/autopilot" -I "F:/xilinx-/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/convMP1.pp.0.cpp"  -o "C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain F:/xilinx-/Vivado/2018.3/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I F:/xilinx-/Vivado/2018.3/common/technology/autopilot -I F:/xilinx-/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/convMP1.pp.0.cpp -o C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/useless.bc
Command       clang done; 1.41 sec.
INFO-FLOW: Done: GCC PP time: 3.1 seconds per iteration
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredoutput1 core=XPM_MEMORY uram=positionBoolean0memory_style 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredoutput2 core=XPM_MEMORY uram=positionBoolean0memory_style 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredoutput3 core=XPM_MEMORY uram=positionBoolean0memory_style 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredoutput1 core=XPM_MEMORY uram=positionBoolean0memory_style 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredoutput2 core=XPM_MEMORY uram=positionBoolean0memory_style 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredoutput3 core=XPM_MEMORY uram=positionBoolean0memory_style 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/convMP1.pp.0.cpp std=gnu++98 -directive=C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/convMP1.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.622 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/convMP1.pp.0.cpp std=gnu++98 -directive=C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/all.directive.json -quiet -fix-errors C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/convMP1.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.348 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/xilinx-dataflow-lawyer.convMP1.pp.0.cpp.diag.yml C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/convMP1.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/xilinx-dataflow-lawyer.convMP1.pp.0.cpp.out.log 2> C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/xilinx-dataflow-lawyer.convMP1.pp.0.cpp.err.log 
Command       ap_eval done; 0.601 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/convMP1.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/tidy-3.1.convMP1.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/convMP1.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/tidy-3.1.convMP1.pp.0.cpp.out.log 2> C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/tidy-3.1.convMP1.pp.0.cpp.err.log 
Command         ap_eval done; 1.423 sec.
Execute         ap_eval exec -ignorestderr F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/convMP1.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/xilinx-legacy-rewriter.convMP1.pp.0.cpp.out.log 2> C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/xilinx-legacy-rewriter.convMP1.pp.0.cpp.err.log 
Command         ap_eval done; 0.577 sec.
Command       tidy_31 done; 2.02 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 4 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/convMP1.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/convMP1.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.772 sec.
Execute       get_default_platform 
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/convMP1.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain F:/xilinx-/Vivado/2018.3/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/convMP1.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "F:/xilinx-/Vivado/2018.3/common/technology/autopilot" -I "F:/xilinx-/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/convMP1.bc" 
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain F:/xilinx-/Vivado/2018.3/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/convMP1.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I F:/xilinx-/Vivado/2018.3/common/technology/autopilot -I F:/xilinx-/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/convMP1.bc
Command       clang done; 1.525 sec.
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS3.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling gp_project/convCBS3.cpp as C++
Execute       get_default_platform 
Execute       is_encrypted gp_project/convCBS3.cpp 
Execute       get_default_platform 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "F:/xilinx-/Vivado/2018.3/msys" -hls  -fno-exceptions  -D__llvm__  -E "gp_project/convCBS3.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "F:/xilinx-/Vivado/2018.3/common/technology/autopilot" -I "F:/xilinx-/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/convCBS3.pp.0.cpp" 
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain F:/xilinx-/Vivado/2018.3/msys -hls -fno-exceptions -D__llvm__ -E gp_project/convCBS3.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I F:/xilinx-/Vivado/2018.3/common/technology/autopilot -I F:/xilinx-/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/convCBS3.pp.0.cpp
Command       clang done; 1.004 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/convCBS3.pp.0.cpp std=gnu++98 
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/convCBS3.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.671 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/convCBS3.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "F:/xilinx-/Vivado/2018.3/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "F:/xilinx-/Vivado/2018.3/common/technology/autopilot" -I "F:/xilinx-/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/convCBS3.pp.0.cpp"  -o "C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain F:/xilinx-/Vivado/2018.3/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I F:/xilinx-/Vivado/2018.3/common/technology/autopilot -I F:/xilinx-/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/convCBS3.pp.0.cpp -o C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/useless.bc
Command       clang done; 1.405 sec.
INFO-FLOW: Done: GCC PP time: 3.1 seconds per iteration
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredoutput1 core=XPM_MEMORY uram=positionBoolean0memory_style 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredoutput2 core=XPM_MEMORY uram=positionBoolean0memory_style 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredoutput3 core=XPM_MEMORY uram=positionBoolean0memory_style 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredoutput1 core=XPM_MEMORY uram=positionBoolean0memory_style 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredoutput2 core=XPM_MEMORY uram=positionBoolean0memory_style 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredoutput3 core=XPM_MEMORY uram=positionBoolean0memory_style 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/convCBS3.pp.0.cpp std=gnu++98 -directive=C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/convCBS3.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.625 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/convCBS3.pp.0.cpp std=gnu++98 -directive=C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/all.directive.json -quiet -fix-errors C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/convCBS3.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.337 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/xilinx-dataflow-lawyer.convCBS3.pp.0.cpp.diag.yml C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/convCBS3.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/xilinx-dataflow-lawyer.convCBS3.pp.0.cpp.out.log 2> C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/xilinx-dataflow-lawyer.convCBS3.pp.0.cpp.err.log 
Command       ap_eval done; 0.587 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/convCBS3.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/tidy-3.1.convCBS3.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/convCBS3.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/tidy-3.1.convCBS3.pp.0.cpp.out.log 2> C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/tidy-3.1.convCBS3.pp.0.cpp.err.log 
Command         ap_eval done; 1.494 sec.
Execute         ap_eval exec -ignorestderr F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/convCBS3.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/xilinx-legacy-rewriter.convCBS3.pp.0.cpp.out.log 2> C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/xilinx-legacy-rewriter.convCBS3.pp.0.cpp.err.log 
Command         ap_eval done; 0.626 sec.
Command       tidy_31 done; 2.145 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 4.1 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/convCBS3.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/convCBS3.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.77 sec.
Execute       get_default_platform 
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/convCBS3.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain F:/xilinx-/Vivado/2018.3/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/convCBS3.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "F:/xilinx-/Vivado/2018.3/common/technology/autopilot" -I "F:/xilinx-/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/convCBS3.bc" 
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain F:/xilinx-/Vivado/2018.3/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/convCBS3.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I F:/xilinx-/Vivado/2018.3/common/technology/autopilot -I F:/xilinx-/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/convCBS3.bc
Command       clang done; 1.528 sec.
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS2.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling gp_project/convCBS2.cpp as C++
Execute       get_default_platform 
Execute       is_encrypted gp_project/convCBS2.cpp 
Execute       get_default_platform 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "F:/xilinx-/Vivado/2018.3/msys" -hls  -fno-exceptions  -D__llvm__  -E "gp_project/convCBS2.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "F:/xilinx-/Vivado/2018.3/common/technology/autopilot" -I "F:/xilinx-/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/convCBS2.pp.0.cpp" 
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain F:/xilinx-/Vivado/2018.3/msys -hls -fno-exceptions -D__llvm__ -E gp_project/convCBS2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I F:/xilinx-/Vivado/2018.3/common/technology/autopilot -I F:/xilinx-/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/convCBS2.pp.0.cpp
Command       clang done; 1.01 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/convCBS2.pp.0.cpp std=gnu++98 
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/convCBS2.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.67 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/convCBS2.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "F:/xilinx-/Vivado/2018.3/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "F:/xilinx-/Vivado/2018.3/common/technology/autopilot" -I "F:/xilinx-/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/convCBS2.pp.0.cpp"  -o "C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain F:/xilinx-/Vivado/2018.3/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I F:/xilinx-/Vivado/2018.3/common/technology/autopilot -I F:/xilinx-/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/convCBS2.pp.0.cpp -o C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/useless.bc
Command       clang done; 1.41 sec.
INFO-FLOW: Done: GCC PP time: 3.1 seconds per iteration
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredoutput1 core=XPM_MEMORY uram=positionBoolean0memory_style 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredoutput2 core=XPM_MEMORY uram=positionBoolean0memory_style 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredoutput3 core=XPM_MEMORY uram=positionBoolean0memory_style 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredoutput1 core=XPM_MEMORY uram=positionBoolean0memory_style 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredoutput2 core=XPM_MEMORY uram=positionBoolean0memory_style 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredoutput3 core=XPM_MEMORY uram=positionBoolean0memory_style 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/convCBS2.pp.0.cpp std=gnu++98 -directive=C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/convCBS2.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.627 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/convCBS2.pp.0.cpp std=gnu++98 -directive=C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/all.directive.json -quiet -fix-errors C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/convCBS2.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.287 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/xilinx-dataflow-lawyer.convCBS2.pp.0.cpp.diag.yml C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/convCBS2.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/xilinx-dataflow-lawyer.convCBS2.pp.0.cpp.out.log 2> C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/xilinx-dataflow-lawyer.convCBS2.pp.0.cpp.err.log 
Command       ap_eval done; 0.588 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/convCBS2.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/tidy-3.1.convCBS2.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/convCBS2.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/tidy-3.1.convCBS2.pp.0.cpp.out.log 2> C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/tidy-3.1.convCBS2.pp.0.cpp.err.log 
Command         ap_eval done; 1.419 sec.
Execute         ap_eval exec -ignorestderr F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/convCBS2.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/xilinx-legacy-rewriter.convCBS2.pp.0.cpp.out.log 2> C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/xilinx-legacy-rewriter.convCBS2.pp.0.cpp.err.log 
Command         ap_eval done; 0.581 sec.
Command       tidy_31 done; 2.02 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 3.9 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/convCBS2.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/convCBS2.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.778 sec.
Execute       get_default_platform 
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/convCBS2.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain F:/xilinx-/Vivado/2018.3/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/convCBS2.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "F:/xilinx-/Vivado/2018.3/common/technology/autopilot" -I "F:/xilinx-/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/convCBS2.bc" 
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain F:/xilinx-/Vivado/2018.3/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/convCBS2.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I F:/xilinx-/Vivado/2018.3/common/technology/autopilot -I F:/xilinx-/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/convCBS2.bc
Command       clang done; 1.547 sec.
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv1_test.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling gp_project/conv1_test.cpp as C++
Execute       get_default_platform 
Execute       is_encrypted gp_project/conv1_test.cpp 
Execute       get_default_platform 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "F:/xilinx-/Vivado/2018.3/msys" -hls  -fno-exceptions  -D__llvm__  -E "gp_project/conv1_test.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "F:/xilinx-/Vivado/2018.3/common/technology/autopilot" -I "F:/xilinx-/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/conv1_test.pp.0.cpp" 
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain F:/xilinx-/Vivado/2018.3/msys -hls -fno-exceptions -D__llvm__ -E gp_project/conv1_test.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I F:/xilinx-/Vivado/2018.3/common/technology/autopilot -I F:/xilinx-/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/conv1_test.pp.0.cpp
Command       clang done; 1.024 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/conv1_test.pp.0.cpp std=gnu++98 
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/conv1_test.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.553 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/conv1_test.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "F:/xilinx-/Vivado/2018.3/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "F:/xilinx-/Vivado/2018.3/common/technology/autopilot" -I "F:/xilinx-/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/conv1_test.pp.0.cpp"  -o "C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain F:/xilinx-/Vivado/2018.3/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I F:/xilinx-/Vivado/2018.3/common/technology/autopilot -I F:/xilinx-/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/conv1_test.pp.0.cpp -o C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/useless.bc
Command       clang done; 1.41 sec.
INFO-FLOW: Done: GCC PP time: 3 seconds per iteration
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredoutput1 core=XPM_MEMORY uram=positionBoolean0memory_style 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredoutput2 core=XPM_MEMORY uram=positionBoolean0memory_style 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredoutput3 core=XPM_MEMORY uram=positionBoolean0memory_style 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredoutput1 core=XPM_MEMORY uram=positionBoolean0memory_style 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredoutput2 core=XPM_MEMORY uram=positionBoolean0memory_style 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredoutput3 core=XPM_MEMORY uram=positionBoolean0memory_style 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/conv1_test.pp.0.cpp std=gnu++98 -directive=C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/conv1_test.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.518 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/conv1_test.pp.0.cpp std=gnu++98 -directive=C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/all.directive.json -quiet -fix-errors C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/conv1_test.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.518 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/xilinx-dataflow-lawyer.conv1_test.pp.0.cpp.diag.yml C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/conv1_test.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/xilinx-dataflow-lawyer.conv1_test.pp.0.cpp.out.log 2> C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/xilinx-dataflow-lawyer.conv1_test.pp.0.cpp.err.log 
Command       ap_eval done; 0.505 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/conv1_test.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/tidy-3.1.conv1_test.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/conv1_test.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/tidy-3.1.conv1_test.pp.0.cpp.out.log 2> C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/tidy-3.1.conv1_test.pp.0.cpp.err.log 
Command         ap_eval done; 1.29 sec.
Execute         ap_eval exec -ignorestderr F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/conv1_test.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/xilinx-legacy-rewriter.conv1_test.pp.0.cpp.out.log 2> C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/xilinx-legacy-rewriter.conv1_test.pp.0.cpp.err.log 
Command         ap_eval done; 0.478 sec.
Command       tidy_31 done; 1.796 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 2.8 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/conv1_test.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/conv1_test.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.61 sec.
Execute       get_default_platform 
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/conv1_test.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain F:/xilinx-/Vivado/2018.3/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/conv1_test.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "F:/xilinx-/Vivado/2018.3/common/technology/autopilot" -I "F:/xilinx-/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/conv1_test.bc" 
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain F:/xilinx-/Vivado/2018.3/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/conv1_test.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I F:/xilinx-/Vivado/2018.3/common/technology/autopilot -I F:/xilinx-/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/conv1_test.bc
Command       clang done; 1.408 sec.
INFO: [HLS 200-10] Analyzing design file 'gp_project/catELAN1.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling gp_project/catELAN1.cpp as C++
Execute       get_default_platform 
Execute       is_encrypted gp_project/catELAN1.cpp 
Execute       get_default_platform 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "F:/xilinx-/Vivado/2018.3/msys" -hls  -fno-exceptions  -D__llvm__  -E "gp_project/catELAN1.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "F:/xilinx-/Vivado/2018.3/common/technology/autopilot" -I "F:/xilinx-/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/catELAN1.pp.0.cpp" 
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain F:/xilinx-/Vivado/2018.3/msys -hls -fno-exceptions -D__llvm__ -E gp_project/catELAN1.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I F:/xilinx-/Vivado/2018.3/common/technology/autopilot -I F:/xilinx-/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/catELAN1.pp.0.cpp
Command       clang done; 1.01 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/catELAN1.pp.0.cpp std=gnu++98 
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/catELAN1.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.588 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/catELAN1.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "F:/xilinx-/Vivado/2018.3/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "F:/xilinx-/Vivado/2018.3/common/technology/autopilot" -I "F:/xilinx-/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/catELAN1.pp.0.cpp"  -o "C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain F:/xilinx-/Vivado/2018.3/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I F:/xilinx-/Vivado/2018.3/common/technology/autopilot -I F:/xilinx-/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/catELAN1.pp.0.cpp -o C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/useless.bc
Command       clang done; 1.37 sec.
INFO-FLOW: Done: GCC PP time: 3 seconds per iteration
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredoutput1 core=XPM_MEMORY uram=positionBoolean0memory_style 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredoutput2 core=XPM_MEMORY uram=positionBoolean0memory_style 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredoutput3 core=XPM_MEMORY uram=positionBoolean0memory_style 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredoutput1 core=XPM_MEMORY uram=positionBoolean0memory_style 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredoutput2 core=XPM_MEMORY uram=positionBoolean0memory_style 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredoutput3 core=XPM_MEMORY uram=positionBoolean0memory_style 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/catELAN1.pp.0.cpp std=gnu++98 -directive=C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/catELAN1.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.519 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/catELAN1.pp.0.cpp std=gnu++98 -directive=C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/all.directive.json -quiet -fix-errors C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/catELAN1.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.516 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/xilinx-dataflow-lawyer.catELAN1.pp.0.cpp.diag.yml C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/catELAN1.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/xilinx-dataflow-lawyer.catELAN1.pp.0.cpp.out.log 2> C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/xilinx-dataflow-lawyer.catELAN1.pp.0.cpp.err.log 
Command       ap_eval done; 0.533 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/catELAN1.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/tidy-3.1.catELAN1.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/catELAN1.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/tidy-3.1.catELAN1.pp.0.cpp.out.log 2> C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/tidy-3.1.catELAN1.pp.0.cpp.err.log 
Command         ap_eval done; 1.337 sec.
Execute         ap_eval exec -ignorestderr F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/catELAN1.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/xilinx-legacy-rewriter.catELAN1.pp.0.cpp.out.log 2> C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/xilinx-legacy-rewriter.catELAN1.pp.0.cpp.err.log 
Command         ap_eval done; 0.477 sec.
Command       tidy_31 done; 1.841 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 2.9 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/catELAN1.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/catELAN1.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.619 sec.
Execute       get_default_platform 
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/catELAN1.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain F:/xilinx-/Vivado/2018.3/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/catELAN1.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "F:/xilinx-/Vivado/2018.3/common/technology/autopilot" -I "F:/xilinx-/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/catELAN1.bc" 
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain F:/xilinx-/Vivado/2018.3/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/catELAN1.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I F:/xilinx-/Vivado/2018.3/common/technology/autopilot -I F:/xilinx-/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/catELAN1.bc
Command       clang done; 1.408 sec.
INFO: [HLS 200-10] Analyzing design file 'gp_project/MaxPoolingMP1.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling gp_project/MaxPoolingMP1.cpp as C++
Execute       get_default_platform 
Execute       is_encrypted gp_project/MaxPoolingMP1.cpp 
Execute       get_default_platform 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "F:/xilinx-/Vivado/2018.3/msys" -hls  -fno-exceptions  -D__llvm__  -E "gp_project/MaxPoolingMP1.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "F:/xilinx-/Vivado/2018.3/common/technology/autopilot" -I "F:/xilinx-/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/MaxPoolingMP1.pp.0.cpp" 
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain F:/xilinx-/Vivado/2018.3/msys -hls -fno-exceptions -D__llvm__ -E gp_project/MaxPoolingMP1.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I F:/xilinx-/Vivado/2018.3/common/technology/autopilot -I F:/xilinx-/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/MaxPoolingMP1.pp.0.cpp
Command       clang done; 1.006 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/MaxPoolingMP1.pp.0.cpp std=gnu++98 
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/MaxPoolingMP1.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.61 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/MaxPoolingMP1.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "F:/xilinx-/Vivado/2018.3/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "F:/xilinx-/Vivado/2018.3/common/technology/autopilot" -I "F:/xilinx-/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/MaxPoolingMP1.pp.0.cpp"  -o "C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain F:/xilinx-/Vivado/2018.3/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I F:/xilinx-/Vivado/2018.3/common/technology/autopilot -I F:/xilinx-/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/MaxPoolingMP1.pp.0.cpp -o C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/useless.bc
Command       clang done; 1.382 sec.
INFO-FLOW: Done: GCC PP time: 3 seconds per iteration
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredoutput1 core=XPM_MEMORY uram=positionBoolean0memory_style 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredoutput2 core=XPM_MEMORY uram=positionBoolean0memory_style 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredoutput3 core=XPM_MEMORY uram=positionBoolean0memory_style 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredoutput1 core=XPM_MEMORY uram=positionBoolean0memory_style 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredoutput2 core=XPM_MEMORY uram=positionBoolean0memory_style 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredoutput3 core=XPM_MEMORY uram=positionBoolean0memory_style 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/MaxPoolingMP1.pp.0.cpp std=gnu++98 -directive=C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/MaxPoolingMP1.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.573 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/MaxPoolingMP1.pp.0.cpp std=gnu++98 -directive=C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/all.directive.json -quiet -fix-errors C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/MaxPoolingMP1.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.2 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/xilinx-dataflow-lawyer.MaxPoolingMP1.pp.0.cpp.diag.yml C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/MaxPoolingMP1.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/xilinx-dataflow-lawyer.MaxPoolingMP1.pp.0.cpp.out.log 2> C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/xilinx-dataflow-lawyer.MaxPoolingMP1.pp.0.cpp.err.log 
Command       ap_eval done; 0.539 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/MaxPoolingMP1.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/tidy-3.1.MaxPoolingMP1.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/MaxPoolingMP1.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/tidy-3.1.MaxPoolingMP1.pp.0.cpp.out.log 2> C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/tidy-3.1.MaxPoolingMP1.pp.0.cpp.err.log 
Command         ap_eval done; 1.352 sec.
Execute         ap_eval exec -ignorestderr F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/MaxPoolingMP1.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/xilinx-legacy-rewriter.MaxPoolingMP1.pp.0.cpp.out.log 2> C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/xilinx-legacy-rewriter.MaxPoolingMP1.pp.0.cpp.err.log 
Command         ap_eval done; 0.527 sec.
Command       tidy_31 done; 1.897 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 3.6 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/MaxPoolingMP1.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/MaxPoolingMP1.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.693 sec.
Execute       get_default_platform 
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/MaxPoolingMP1.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain F:/xilinx-/Vivado/2018.3/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/MaxPoolingMP1.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "F:/xilinx-/Vivado/2018.3/common/technology/autopilot" -I "F:/xilinx-/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/MaxPoolingMP1.bc" 
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain F:/xilinx-/Vivado/2018.3/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/MaxPoolingMP1.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I F:/xilinx-/Vivado/2018.3/common/technology/autopilot -I F:/xilinx-/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/MaxPoolingMP1.bc
Command       clang done; 1.471 sec.
INFO: [HLS 200-10] Analyzing design file 'gp_project/MP1.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling gp_project/MP1.cpp as C++
Execute       get_default_platform 
Execute       is_encrypted gp_project/MP1.cpp 
Execute       get_default_platform 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "F:/xilinx-/Vivado/2018.3/msys" -hls  -fno-exceptions  -D__llvm__  -E "gp_project/MP1.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "F:/xilinx-/Vivado/2018.3/common/technology/autopilot" -I "F:/xilinx-/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/MP1.pp.0.cpp" 
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain F:/xilinx-/Vivado/2018.3/msys -hls -fno-exceptions -D__llvm__ -E gp_project/MP1.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I F:/xilinx-/Vivado/2018.3/common/technology/autopilot -I F:/xilinx-/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/MP1.pp.0.cpp
Command       clang done; 1.009 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/MP1.pp.0.cpp std=gnu++98 
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/MP1.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.557 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/MP1.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "F:/xilinx-/Vivado/2018.3/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "F:/xilinx-/Vivado/2018.3/common/technology/autopilot" -I "F:/xilinx-/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/MP1.pp.0.cpp"  -o "C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain F:/xilinx-/Vivado/2018.3/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I F:/xilinx-/Vivado/2018.3/common/technology/autopilot -I F:/xilinx-/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/MP1.pp.0.cpp -o C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/useless.bc
Command       clang done; 1.356 sec.
INFO-FLOW: Done: GCC PP time: 2.9 seconds per iteration
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredoutput1 core=XPM_MEMORY uram=positionBoolean0memory_style 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredoutput2 core=XPM_MEMORY uram=positionBoolean0memory_style 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredoutput3 core=XPM_MEMORY uram=positionBoolean0memory_style 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredoutput1 core=XPM_MEMORY uram=positionBoolean0memory_style 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredoutput2 core=XPM_MEMORY uram=positionBoolean0memory_style 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredoutput3 core=XPM_MEMORY uram=positionBoolean0memory_style 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/MP1.pp.0.cpp std=gnu++98 -directive=C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/MP1.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.529 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/MP1.pp.0.cpp std=gnu++98 -directive=C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/all.directive.json -quiet -fix-errors C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/MP1.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.514 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/xilinx-dataflow-lawyer.MP1.pp.0.cpp.diag.yml C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/MP1.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/xilinx-dataflow-lawyer.MP1.pp.0.cpp.out.log 2> C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/xilinx-dataflow-lawyer.MP1.pp.0.cpp.err.log 
Command       ap_eval done; 0.475 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/MP1.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/tidy-3.1.MP1.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/MP1.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/tidy-3.1.MP1.pp.0.cpp.out.log 2> C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/tidy-3.1.MP1.pp.0.cpp.err.log 
Command         ap_eval done; 1.321 sec.
Execute         ap_eval exec -ignorestderr F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/MP1.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/xilinx-legacy-rewriter.MP1.pp.0.cpp.out.log 2> C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/xilinx-legacy-rewriter.MP1.pp.0.cpp.err.log 
Command         ap_eval done; 0.548 sec.
Command       tidy_31 done; 1.889 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 2.9 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/MP1.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/MP1.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.613 sec.
Execute       get_default_platform 
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/MP1.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain F:/xilinx-/Vivado/2018.3/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/MP1.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "F:/xilinx-/Vivado/2018.3/common/technology/autopilot" -I "F:/xilinx-/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/MP1.bc" 
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain F:/xilinx-/Vivado/2018.3/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/MP1.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I F:/xilinx-/Vivado/2018.3/common/technology/autopilot -I F:/xilinx-/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/MP1.bc
Command       clang done; 1.482 sec.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS3.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling gp_project/LRNCBS3.cpp as C++
Execute       get_default_platform 
Execute       is_encrypted gp_project/LRNCBS3.cpp 
Execute       get_default_platform 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "F:/xilinx-/Vivado/2018.3/msys" -hls  -fno-exceptions  -D__llvm__  -E "gp_project/LRNCBS3.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "F:/xilinx-/Vivado/2018.3/common/technology/autopilot" -I "F:/xilinx-/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/LRNCBS3.pp.0.cpp" 
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain F:/xilinx-/Vivado/2018.3/msys -hls -fno-exceptions -D__llvm__ -E gp_project/LRNCBS3.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I F:/xilinx-/Vivado/2018.3/common/technology/autopilot -I F:/xilinx-/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/LRNCBS3.pp.0.cpp
Command       clang done; 1.538 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/LRNCBS3.pp.0.cpp std=gnu++98 
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/LRNCBS3.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.107 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/LRNCBS3.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "F:/xilinx-/Vivado/2018.3/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "F:/xilinx-/Vivado/2018.3/common/technology/autopilot" -I "F:/xilinx-/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/LRNCBS3.pp.0.cpp"  -o "C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain F:/xilinx-/Vivado/2018.3/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I F:/xilinx-/Vivado/2018.3/common/technology/autopilot -I F:/xilinx-/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/LRNCBS3.pp.0.cpp -o C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/useless.bc
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS3.cpp:1:
gp_project/LRNCBS3.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS3.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
Command       clang done; 2.119 sec.
INFO-FLOW: Done: GCC PP time: 4.8 seconds per iteration
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredoutput1 core=XPM_MEMORY uram=positionBoolean0memory_style 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredoutput2 core=XPM_MEMORY uram=positionBoolean0memory_style 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredoutput3 core=XPM_MEMORY uram=positionBoolean0memory_style 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredoutput1 core=XPM_MEMORY uram=positionBoolean0memory_style 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredoutput2 core=XPM_MEMORY uram=positionBoolean0memory_style 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredoutput3 core=XPM_MEMORY uram=positionBoolean0memory_style 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/LRNCBS3.pp.0.cpp std=gnu++98 -directive=C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/LRNCBS3.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.094 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/LRNCBS3.pp.0.cpp std=gnu++98 -directive=C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/all.directive.json -quiet -fix-errors C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/LRNCBS3.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.7 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/xilinx-dataflow-lawyer.LRNCBS3.pp.0.cpp.diag.yml C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/LRNCBS3.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/xilinx-dataflow-lawyer.LRNCBS3.pp.0.cpp.out.log 2> C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/xilinx-dataflow-lawyer.LRNCBS3.pp.0.cpp.err.log 
Command       ap_eval done; 1.083 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/LRNCBS3.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/tidy-3.1.LRNCBS3.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/LRNCBS3.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/tidy-3.1.LRNCBS3.pp.0.cpp.out.log 2> C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/tidy-3.1.LRNCBS3.pp.0.cpp.err.log 
Command         ap_eval done; 1.528 sec.
Execute         ap_eval exec -ignorestderr F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/LRNCBS3.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/xilinx-legacy-rewriter.LRNCBS3.pp.0.cpp.out.log 2> C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/xilinx-legacy-rewriter.LRNCBS3.pp.0.cpp.err.log 
Command         ap_eval done; 0.783 sec.
Command       tidy_31 done; 2.33 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 5.1 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/LRNCBS3.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/LRNCBS3.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.848 sec.
Execute       get_default_platform 
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/LRNCBS3.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain F:/xilinx-/Vivado/2018.3/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/LRNCBS3.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "F:/xilinx-/Vivado/2018.3/common/technology/autopilot" -I "F:/xilinx-/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/LRNCBS3.bc" 
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain F:/xilinx-/Vivado/2018.3/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/LRNCBS3.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I F:/xilinx-/Vivado/2018.3/common/technology/autopilot -I F:/xilinx-/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/LRNCBS3.bc
Command       clang done; 1.527 sec.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS2.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling gp_project/LRNCBS2.cpp as C++
Execute       get_default_platform 
Execute       is_encrypted gp_project/LRNCBS2.cpp 
Execute       get_default_platform 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "F:/xilinx-/Vivado/2018.3/msys" -hls  -fno-exceptions  -D__llvm__  -E "gp_project/LRNCBS2.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "F:/xilinx-/Vivado/2018.3/common/technology/autopilot" -I "F:/xilinx-/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/LRNCBS2.pp.0.cpp" 
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain F:/xilinx-/Vivado/2018.3/msys -hls -fno-exceptions -D__llvm__ -E gp_project/LRNCBS2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I F:/xilinx-/Vivado/2018.3/common/technology/autopilot -I F:/xilinx-/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/LRNCBS2.pp.0.cpp
Command       clang done; 1.025 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/LRNCBS2.pp.0.cpp std=gnu++98 
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/LRNCBS2.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.759 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/LRNCBS2.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "F:/xilinx-/Vivado/2018.3/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "F:/xilinx-/Vivado/2018.3/common/technology/autopilot" -I "F:/xilinx-/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/LRNCBS2.pp.0.cpp"  -o "C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain F:/xilinx-/Vivado/2018.3/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I F:/xilinx-/Vivado/2018.3/common/technology/autopilot -I F:/xilinx-/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/LRNCBS2.pp.0.cpp -o C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/useless.bc
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS2.cpp:1:
gp_project/LRNCBS2.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS2.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
Command       clang done; 1.469 sec.
INFO-FLOW: Done: GCC PP time: 3.3 seconds per iteration
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredoutput1 core=XPM_MEMORY uram=positionBoolean0memory_style 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredoutput2 core=XPM_MEMORY uram=positionBoolean0memory_style 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredoutput3 core=XPM_MEMORY uram=positionBoolean0memory_style 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredoutput1 core=XPM_MEMORY uram=positionBoolean0memory_style 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredoutput2 core=XPM_MEMORY uram=positionBoolean0memory_style 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredoutput3 core=XPM_MEMORY uram=positionBoolean0memory_style 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/LRNCBS2.pp.0.cpp std=gnu++98 -directive=C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/LRNCBS2.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.735 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/LRNCBS2.pp.0.cpp std=gnu++98 -directive=C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/all.directive.json -quiet -fix-errors C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/LRNCBS2.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.58 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/xilinx-dataflow-lawyer.LRNCBS2.pp.0.cpp.diag.yml C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/LRNCBS2.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/xilinx-dataflow-lawyer.LRNCBS2.pp.0.cpp.out.log 2> C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/xilinx-dataflow-lawyer.LRNCBS2.pp.0.cpp.err.log 
Command       ap_eval done; 0.642 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/LRNCBS2.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/tidy-3.1.LRNCBS2.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/LRNCBS2.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/tidy-3.1.LRNCBS2.pp.0.cpp.out.log 2> C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/tidy-3.1.LRNCBS2.pp.0.cpp.err.log 
Command         ap_eval done; 1.532 sec.
Execute         ap_eval exec -ignorestderr F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/LRNCBS2.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/xilinx-legacy-rewriter.LRNCBS2.pp.0.cpp.out.log 2> C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/xilinx-legacy-rewriter.LRNCBS2.pp.0.cpp.err.log 
Command         ap_eval done; 0.632 sec.
Command       tidy_31 done; 2.187 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 4.4 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/LRNCBS2.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/LRNCBS2.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.927 sec.
Execute       get_default_platform 
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/LRNCBS2.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain F:/xilinx-/Vivado/2018.3/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/LRNCBS2.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "F:/xilinx-/Vivado/2018.3/common/technology/autopilot" -I "F:/xilinx-/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/LRNCBS2.bc" 
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain F:/xilinx-/Vivado/2018.3/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/LRNCBS2.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I F:/xilinx-/Vivado/2018.3/common/technology/autopilot -I F:/xilinx-/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/LRNCBS2.bc
Command       clang done; 1.522 sec.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRN.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling gp_project/LRN.cpp as C++
Execute       get_default_platform 
Execute       is_encrypted gp_project/LRN.cpp 
Execute       get_default_platform 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "F:/xilinx-/Vivado/2018.3/msys" -hls  -fno-exceptions  -D__llvm__  -E "gp_project/LRN.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "F:/xilinx-/Vivado/2018.3/common/technology/autopilot" -I "F:/xilinx-/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/LRN.pp.0.cpp" 
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain F:/xilinx-/Vivado/2018.3/msys -hls -fno-exceptions -D__llvm__ -E gp_project/LRN.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I F:/xilinx-/Vivado/2018.3/common/technology/autopilot -I F:/xilinx-/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/LRN.pp.0.cpp
Command       clang done; 1.082 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/LRN.pp.0.cpp std=gnu++98 
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/LRN.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.752 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/LRN.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "F:/xilinx-/Vivado/2018.3/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "F:/xilinx-/Vivado/2018.3/common/technology/autopilot" -I "F:/xilinx-/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/LRN.pp.0.cpp"  -o "C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain F:/xilinx-/Vivado/2018.3/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I F:/xilinx-/Vivado/2018.3/common/technology/autopilot -I F:/xilinx-/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/LRN.pp.0.cpp -o C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/useless.bc
WARNING: [HLS 200-40] In file included from gp_project/LRN.cpp:1:
gp_project/LRN.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRN.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
Command       clang done; 1.455 sec.
INFO-FLOW: Done: GCC PP time: 3.3 seconds per iteration
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredoutput1 core=XPM_MEMORY uram=positionBoolean0memory_style 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredoutput2 core=XPM_MEMORY uram=positionBoolean0memory_style 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredoutput3 core=XPM_MEMORY uram=positionBoolean0memory_style 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredoutput1 core=XPM_MEMORY uram=positionBoolean0memory_style 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredoutput2 core=XPM_MEMORY uram=positionBoolean0memory_style 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredoutput3 core=XPM_MEMORY uram=positionBoolean0memory_style 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/LRN.pp.0.cpp std=gnu++98 -directive=C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/LRN.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.813 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/LRN.pp.0.cpp std=gnu++98 -directive=C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/all.directive.json -quiet -fix-errors C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/LRN.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.572 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/xilinx-dataflow-lawyer.LRN.pp.0.cpp.diag.yml C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/LRN.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/xilinx-dataflow-lawyer.LRN.pp.0.cpp.out.log 2> C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/xilinx-dataflow-lawyer.LRN.pp.0.cpp.err.log 
Command       ap_eval done; 0.652 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/LRN.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/tidy-3.1.LRN.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/LRN.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/tidy-3.1.LRN.pp.0.cpp.out.log 2> C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/tidy-3.1.LRN.pp.0.cpp.err.log 
Command         ap_eval done; 2.218 sec.
Execute         ap_eval exec -ignorestderr F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/LRN.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/xilinx-legacy-rewriter.LRN.pp.0.cpp.out.log 2> C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/xilinx-legacy-rewriter.LRN.pp.0.cpp.err.log 
Command         ap_eval done; 0.756 sec.
Command       tidy_31 done; 2.997 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 5.3 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/LRN.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/LRN.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.904 sec.
Execute       get_default_platform 
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/LRN.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain F:/xilinx-/Vivado/2018.3/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/LRN.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "F:/xilinx-/Vivado/2018.3/common/technology/autopilot" -I "F:/xilinx-/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/LRN.bc" 
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain F:/xilinx-/Vivado/2018.3/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/LRN.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I F:/xilinx-/Vivado/2018.3/common/technology/autopilot -I F:/xilinx-/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/LRN.bc
Command       clang done; 1.548 sec.
INFO: [HLS 200-10] Analyzing design file 'gp_project/ELAN1.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling gp_project/ELAN1.cpp as C++
Execute       get_default_platform 
Execute       is_encrypted gp_project/ELAN1.cpp 
Execute       get_default_platform 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "F:/xilinx-/Vivado/2018.3/msys" -hls  -fno-exceptions  -D__llvm__  -E "gp_project/ELAN1.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "F:/xilinx-/Vivado/2018.3/common/technology/autopilot" -I "F:/xilinx-/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/ELAN1.pp.0.cpp" 
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain F:/xilinx-/Vivado/2018.3/msys -hls -fno-exceptions -D__llvm__ -E gp_project/ELAN1.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I F:/xilinx-/Vivado/2018.3/common/technology/autopilot -I F:/xilinx-/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/ELAN1.pp.0.cpp
Command       clang done; 1.057 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/ELAN1.pp.0.cpp std=gnu++98 
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/ELAN1.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.635 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/ELAN1.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "F:/xilinx-/Vivado/2018.3/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "F:/xilinx-/Vivado/2018.3/common/technology/autopilot" -I "F:/xilinx-/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/ELAN1.pp.0.cpp"  -o "C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain F:/xilinx-/Vivado/2018.3/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I F:/xilinx-/Vivado/2018.3/common/technology/autopilot -I F:/xilinx-/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/ELAN1.pp.0.cpp -o C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/useless.bc
Command       clang done; 1.372 sec.
INFO-FLOW: Done: GCC PP time: 3.1 seconds per iteration
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredoutput1 core=XPM_MEMORY uram=positionBoolean0memory_style 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredoutput2 core=XPM_MEMORY uram=positionBoolean0memory_style 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredoutput3 core=XPM_MEMORY uram=positionBoolean0memory_style 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredoutput1 core=XPM_MEMORY uram=positionBoolean0memory_style 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredoutput2 core=XPM_MEMORY uram=positionBoolean0memory_style 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredoutput3 core=XPM_MEMORY uram=positionBoolean0memory_style 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/ELAN1.pp.0.cpp std=gnu++98 -directive=C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/ELAN1.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.611 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/ELAN1.pp.0.cpp std=gnu++98 -directive=C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/all.directive.json -quiet -fix-errors C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/ELAN1.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.616 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/xilinx-dataflow-lawyer.ELAN1.pp.0.cpp.diag.yml C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/ELAN1.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/xilinx-dataflow-lawyer.ELAN1.pp.0.cpp.out.log 2> C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/xilinx-dataflow-lawyer.ELAN1.pp.0.cpp.err.log 
Command       ap_eval done; 0.529 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/ELAN1.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/tidy-3.1.ELAN1.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/ELAN1.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/tidy-3.1.ELAN1.pp.0.cpp.out.log 2> C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/tidy-3.1.ELAN1.pp.0.cpp.err.log 
Command         ap_eval done; 1.412 sec.
Execute         ap_eval exec -ignorestderr F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/ELAN1.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/xilinx-legacy-rewriter.ELAN1.pp.0.cpp.out.log 2> C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/xilinx-legacy-rewriter.ELAN1.pp.0.cpp.err.log 
Command         ap_eval done; 0.52 sec.
Command       tidy_31 done; 1.972 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 3.1 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/ELAN1.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/ELAN1.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.696 sec.
Execute       get_default_platform 
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/ELAN1.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain F:/xilinx-/Vivado/2018.3/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/ELAN1.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "F:/xilinx-/Vivado/2018.3/common/technology/autopilot" -I "F:/xilinx-/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/ELAN1.bc" 
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain F:/xilinx-/Vivado/2018.3/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/ELAN1.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I F:/xilinx-/Vivado/2018.3/common/technology/autopilot -I F:/xilinx-/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/ELAN1.bc
Command       clang done; 1.475 sec.
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBSInput_ELAN1.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling gp_project/CBSInput_ELAN1.cpp as C++
Execute       get_default_platform 
Execute       is_encrypted gp_project/CBSInput_ELAN1.cpp 
Execute       get_default_platform 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "F:/xilinx-/Vivado/2018.3/msys" -hls  -fno-exceptions  -D__llvm__  -E "gp_project/CBSInput_ELAN1.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "F:/xilinx-/Vivado/2018.3/common/technology/autopilot" -I "F:/xilinx-/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/CBSInput_ELAN1.pp.0.cpp" 
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain F:/xilinx-/Vivado/2018.3/msys -hls -fno-exceptions -D__llvm__ -E gp_project/CBSInput_ELAN1.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I F:/xilinx-/Vivado/2018.3/common/technology/autopilot -I F:/xilinx-/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/CBSInput_ELAN1.pp.0.cpp
Command       clang done; 1.026 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/CBSInput_ELAN1.pp.0.cpp std=gnu++98 
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/CBSInput_ELAN1.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.877 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/CBSInput_ELAN1.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "F:/xilinx-/Vivado/2018.3/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "F:/xilinx-/Vivado/2018.3/common/technology/autopilot" -I "F:/xilinx-/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/CBSInput_ELAN1.pp.0.cpp"  -o "C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain F:/xilinx-/Vivado/2018.3/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I F:/xilinx-/Vivado/2018.3/common/technology/autopilot -I F:/xilinx-/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/CBSInput_ELAN1.pp.0.cpp -o C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/useless.bc
WARNING: [HLS 200-40] In file included from gp_project/CBSInput_ELAN1.cpp:1:
gp_project/CBSInput_ELAN1.cpp:42:13: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
 int beta = 0.75;
     ~~~~   ^~~~
gp_project/CBSInput_ELAN1.cpp:43:14: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
 int alpha = 0.0001;
     ~~~~~   ^~~~~~
2 warnings generated.
Command       clang done; 1.488 sec.
INFO-FLOW: Done: GCC PP time: 3.4 seconds per iteration
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredoutput1 core=XPM_MEMORY uram=positionBoolean0memory_style 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredoutput2 core=XPM_MEMORY uram=positionBoolean0memory_style 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredoutput3 core=XPM_MEMORY uram=positionBoolean0memory_style 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredoutput1 core=XPM_MEMORY uram=positionBoolean0memory_style 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredoutput2 core=XPM_MEMORY uram=positionBoolean0memory_style 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredoutput3 core=XPM_MEMORY uram=positionBoolean0memory_style 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/CBSInput_ELAN1.pp.0.cpp std=gnu++98 -directive=C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/CBSInput_ELAN1.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.743 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/CBSInput_ELAN1.pp.0.cpp std=gnu++98 -directive=C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/all.directive.json -quiet -fix-errors C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/CBSInput_ELAN1.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.457 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/xilinx-dataflow-lawyer.CBSInput_ELAN1.pp.0.cpp.diag.yml C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/CBSInput_ELAN1.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/xilinx-dataflow-lawyer.CBSInput_ELAN1.pp.0.cpp.out.log 2> C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/xilinx-dataflow-lawyer.CBSInput_ELAN1.pp.0.cpp.err.log 
Command       ap_eval done; 0.777 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/CBSInput_ELAN1.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/tidy-3.1.CBSInput_ELAN1.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/CBSInput_ELAN1.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/tidy-3.1.CBSInput_ELAN1.pp.0.cpp.out.log 2> C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/tidy-3.1.CBSInput_ELAN1.pp.0.cpp.err.log 
Command         ap_eval done; 1.603 sec.
Execute         ap_eval exec -ignorestderr F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/CBSInput_ELAN1.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/xilinx-legacy-rewriter.CBSInput_ELAN1.pp.0.cpp.out.log 2> C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/xilinx-legacy-rewriter.CBSInput_ELAN1.pp.0.cpp.err.log 
Command         ap_eval done; 0.763 sec.
Command       tidy_31 done; 2.391 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 4.6 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/CBSInput_ELAN1.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/CBSInput_ELAN1.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.923 sec.
Execute       get_default_platform 
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/CBSInput_ELAN1.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain F:/xilinx-/Vivado/2018.3/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/CBSInput_ELAN1.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "F:/xilinx-/Vivado/2018.3/common/technology/autopilot" -I "F:/xilinx-/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/CBSInput_ELAN1.bc" 
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain F:/xilinx-/Vivado/2018.3/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/CBSInput_ELAN1.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I F:/xilinx-/Vivado/2018.3/common/technology/autopilot -I F:/xilinx-/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/CBSInput_ELAN1.bc
Command       clang done; 1.552 sec.
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBSELAN1.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling gp_project/CBSELAN1.cpp as C++
Execute       get_default_platform 
Execute       is_encrypted gp_project/CBSELAN1.cpp 
Execute       get_default_platform 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "F:/xilinx-/Vivado/2018.3/msys" -hls  -fno-exceptions  -D__llvm__  -E "gp_project/CBSELAN1.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "F:/xilinx-/Vivado/2018.3/common/technology/autopilot" -I "F:/xilinx-/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/CBSELAN1.pp.0.cpp" 
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain F:/xilinx-/Vivado/2018.3/msys -hls -fno-exceptions -D__llvm__ -E gp_project/CBSELAN1.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I F:/xilinx-/Vivado/2018.3/common/technology/autopilot -I F:/xilinx-/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/CBSELAN1.pp.0.cpp
Command       clang done; 1.023 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/CBSELAN1.pp.0.cpp std=gnu++98 
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/CBSELAN1.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.802 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/CBSELAN1.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "F:/xilinx-/Vivado/2018.3/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "F:/xilinx-/Vivado/2018.3/common/technology/autopilot" -I "F:/xilinx-/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/CBSELAN1.pp.0.cpp"  -o "C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain F:/xilinx-/Vivado/2018.3/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I F:/xilinx-/Vivado/2018.3/common/technology/autopilot -I F:/xilinx-/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/CBSELAN1.pp.0.cpp -o C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/useless.bc
WARNING: [HLS 200-40] In file included from gp_project/CBSELAN1.cpp:1:
gp_project/CBSELAN1.cpp:46:13: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
 int beta = 0.75;
     ~~~~   ^~~~
gp_project/CBSELAN1.cpp:47:14: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
 int alpha = 0.0001;
     ~~~~~   ^~~~~~
2 warnings generated.
Command       clang done; 1.491 sec.
INFO-FLOW: Done: GCC PP time: 3.3 seconds per iteration
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredoutput1 core=XPM_MEMORY uram=positionBoolean0memory_style 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredoutput2 core=XPM_MEMORY uram=positionBoolean0memory_style 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredoutput3 core=XPM_MEMORY uram=positionBoolean0memory_style 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredoutput1 core=XPM_MEMORY uram=positionBoolean0memory_style 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredoutput2 core=XPM_MEMORY uram=positionBoolean0memory_style 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredoutput3 core=XPM_MEMORY uram=positionBoolean0memory_style 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/CBSELAN1.pp.0.cpp std=gnu++98 -directive=C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/CBSELAN1.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.742 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/CBSELAN1.pp.0.cpp std=gnu++98 -directive=C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/all.directive.json -quiet -fix-errors C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/CBSELAN1.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.548 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/xilinx-dataflow-lawyer.CBSELAN1.pp.0.cpp.diag.yml C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/CBSELAN1.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/xilinx-dataflow-lawyer.CBSELAN1.pp.0.cpp.out.log 2> C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/xilinx-dataflow-lawyer.CBSELAN1.pp.0.cpp.err.log 
Command       ap_eval done; 0.703 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/CBSELAN1.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/tidy-3.1.CBSELAN1.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/CBSELAN1.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/tidy-3.1.CBSELAN1.pp.0.cpp.out.log 2> C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/tidy-3.1.CBSELAN1.pp.0.cpp.err.log 
Command         ap_eval done; 1.601 sec.
Execute         ap_eval exec -ignorestderr F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/CBSELAN1.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/xilinx-legacy-rewriter.CBSELAN1.pp.0.cpp.out.log 2> C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/xilinx-legacy-rewriter.CBSELAN1.pp.0.cpp.err.log 
Command         ap_eval done; 0.679 sec.
Command       tidy_31 done; 2.304 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 4.6 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/CBSELAN1.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/CBSELAN1.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.928 sec.
Execute       get_default_platform 
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/CBSELAN1.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain F:/xilinx-/Vivado/2018.3/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/CBSELAN1.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "F:/xilinx-/Vivado/2018.3/common/technology/autopilot" -I "F:/xilinx-/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/CBSELAN1.bc" 
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain F:/xilinx-/Vivado/2018.3/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/CBSELAN1.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I F:/xilinx-/Vivado/2018.3/common/technology/autopilot -I F:/xilinx-/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/CBSELAN1.bc
Command       clang done; 1.558 sec.
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS3.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling gp_project/CBS3.cpp as C++
Execute       get_default_platform 
Execute       is_encrypted gp_project/CBS3.cpp 
Execute       get_default_platform 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "F:/xilinx-/Vivado/2018.3/msys" -hls  -fno-exceptions  -D__llvm__  -E "gp_project/CBS3.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "F:/xilinx-/Vivado/2018.3/common/technology/autopilot" -I "F:/xilinx-/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/CBS3.pp.0.cpp" 
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain F:/xilinx-/Vivado/2018.3/msys -hls -fno-exceptions -D__llvm__ -E gp_project/CBS3.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I F:/xilinx-/Vivado/2018.3/common/technology/autopilot -I F:/xilinx-/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/CBS3.pp.0.cpp
Command       clang done; 1.009 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/CBS3.pp.0.cpp std=gnu++98 
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/CBS3.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.552 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/CBS3.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "F:/xilinx-/Vivado/2018.3/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "F:/xilinx-/Vivado/2018.3/common/technology/autopilot" -I "F:/xilinx-/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/CBS3.pp.0.cpp"  -o "C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain F:/xilinx-/Vivado/2018.3/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I F:/xilinx-/Vivado/2018.3/common/technology/autopilot -I F:/xilinx-/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/CBS3.pp.0.cpp -o C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/useless.bc
Command       clang done; 1.359 sec.
INFO-FLOW: Done: GCC PP time: 2.9 seconds per iteration
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredoutput1 core=XPM_MEMORY uram=positionBoolean0memory_style 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredoutput2 core=XPM_MEMORY uram=positionBoolean0memory_style 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredoutput3 core=XPM_MEMORY uram=positionBoolean0memory_style 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredoutput1 core=XPM_MEMORY uram=positionBoolean0memory_style 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredoutput2 core=XPM_MEMORY uram=positionBoolean0memory_style 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredoutput3 core=XPM_MEMORY uram=positionBoolean0memory_style 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/CBS3.pp.0.cpp std=gnu++98 -directive=C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/CBS3.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.532 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/CBS3.pp.0.cpp std=gnu++98 -directive=C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/all.directive.json -quiet -fix-errors C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/CBS3.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.516 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/xilinx-dataflow-lawyer.CBS3.pp.0.cpp.diag.yml C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/CBS3.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/xilinx-dataflow-lawyer.CBS3.pp.0.cpp.out.log 2> C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/xilinx-dataflow-lawyer.CBS3.pp.0.cpp.err.log 
Command       ap_eval done; 0.479 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/CBS3.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/tidy-3.1.CBS3.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/CBS3.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/tidy-3.1.CBS3.pp.0.cpp.out.log 2> C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/tidy-3.1.CBS3.pp.0.cpp.err.log 
Command         ap_eval done; 1.331 sec.
Execute         ap_eval exec -ignorestderr F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/CBS3.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/xilinx-legacy-rewriter.CBS3.pp.0.cpp.out.log 2> C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/xilinx-legacy-rewriter.CBS3.pp.0.cpp.err.log 
Command         ap_eval done; 0.47 sec.
Command       tidy_31 done; 1.82 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 2.8 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/CBS3.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/CBS3.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.62 sec.
Execute       get_default_platform 
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/CBS3.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain F:/xilinx-/Vivado/2018.3/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/CBS3.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "F:/xilinx-/Vivado/2018.3/common/technology/autopilot" -I "F:/xilinx-/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/CBS3.bc" 
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain F:/xilinx-/Vivado/2018.3/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/CBS3.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I F:/xilinx-/Vivado/2018.3/common/technology/autopilot -I F:/xilinx-/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/CBS3.bc
Command       clang done; 1.402 sec.
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS2.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling gp_project/CBS2.cpp as C++
Execute       get_default_platform 
Execute       is_encrypted gp_project/CBS2.cpp 
Execute       get_default_platform 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "F:/xilinx-/Vivado/2018.3/msys" -hls  -fno-exceptions  -D__llvm__  -E "gp_project/CBS2.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "F:/xilinx-/Vivado/2018.3/common/technology/autopilot" -I "F:/xilinx-/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/CBS2.pp.0.cpp" 
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain F:/xilinx-/Vivado/2018.3/msys -hls -fno-exceptions -D__llvm__ -E gp_project/CBS2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I F:/xilinx-/Vivado/2018.3/common/technology/autopilot -I F:/xilinx-/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/CBS2.pp.0.cpp
Command       clang done; 1.005 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/CBS2.pp.0.cpp std=gnu++98 
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/CBS2.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.556 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/CBS2.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "F:/xilinx-/Vivado/2018.3/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "F:/xilinx-/Vivado/2018.3/common/technology/autopilot" -I "F:/xilinx-/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/CBS2.pp.0.cpp"  -o "C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain F:/xilinx-/Vivado/2018.3/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I F:/xilinx-/Vivado/2018.3/common/technology/autopilot -I F:/xilinx-/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/CBS2.pp.0.cpp -o C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/useless.bc
Command       clang done; 1.458 sec.
INFO-FLOW: Done: GCC PP time: 3 seconds per iteration
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredoutput1 core=XPM_MEMORY uram=positionBoolean0memory_style 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredoutput2 core=XPM_MEMORY uram=positionBoolean0memory_style 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredoutput3 core=XPM_MEMORY uram=positionBoolean0memory_style 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredoutput1 core=XPM_MEMORY uram=positionBoolean0memory_style 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredoutput2 core=XPM_MEMORY uram=positionBoolean0memory_style 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredoutput3 core=XPM_MEMORY uram=positionBoolean0memory_style 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/CBS2.pp.0.cpp std=gnu++98 -directive=C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/CBS2.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.524 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/CBS2.pp.0.cpp std=gnu++98 -directive=C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/all.directive.json -quiet -fix-errors C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/CBS2.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.512 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/xilinx-dataflow-lawyer.CBS2.pp.0.cpp.diag.yml C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/CBS2.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/xilinx-dataflow-lawyer.CBS2.pp.0.cpp.out.log 2> C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/xilinx-dataflow-lawyer.CBS2.pp.0.cpp.err.log 
Command       ap_eval done; 0.486 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/CBS2.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/tidy-3.1.CBS2.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/CBS2.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/tidy-3.1.CBS2.pp.0.cpp.out.log 2> C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/tidy-3.1.CBS2.pp.0.cpp.err.log 
Command         ap_eval done; 1.291 sec.
Execute         ap_eval exec -ignorestderr F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/CBS2.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/xilinx-legacy-rewriter.CBS2.pp.0.cpp.out.log 2> C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/xilinx-legacy-rewriter.CBS2.pp.0.cpp.err.log 
Command         ap_eval done; 0.524 sec.
Command       tidy_31 done; 1.837 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 2.8 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/CBS2.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/CBS2.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.61 sec.
Execute       get_default_platform 
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/CBS2.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain F:/xilinx-/Vivado/2018.3/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/CBS2.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "F:/xilinx-/Vivado/2018.3/common/technology/autopilot" -I "F:/xilinx-/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/CBS2.bc" 
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain F:/xilinx-/Vivado/2018.3/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/CBS2.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I F:/xilinx-/Vivado/2018.3/common/technology/autopilot -I F:/xilinx-/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/CBS2.bc
Command       clang done; 1.438 sec.
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS1.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling gp_project/CBS1.cpp as C++
Execute       get_default_platform 
Execute       is_encrypted gp_project/CBS1.cpp 
Execute       get_default_platform 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "F:/xilinx-/Vivado/2018.3/msys" -hls  -fno-exceptions  -D__llvm__  -E "gp_project/CBS1.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "F:/xilinx-/Vivado/2018.3/common/technology/autopilot" -I "F:/xilinx-/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/CBS1.pp.0.cpp" 
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain F:/xilinx-/Vivado/2018.3/msys -hls -fno-exceptions -D__llvm__ -E gp_project/CBS1.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I F:/xilinx-/Vivado/2018.3/common/technology/autopilot -I F:/xilinx-/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/CBS1.pp.0.cpp
Command       clang done; 1.148 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/CBS1.pp.0.cpp std=gnu++98 
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/CBS1.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.554 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/CBS1.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "F:/xilinx-/Vivado/2018.3/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "F:/xilinx-/Vivado/2018.3/common/technology/autopilot" -I "F:/xilinx-/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/CBS1.pp.0.cpp"  -o "C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain F:/xilinx-/Vivado/2018.3/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I F:/xilinx-/Vivado/2018.3/common/technology/autopilot -I F:/xilinx-/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/CBS1.pp.0.cpp -o C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/useless.bc
Command       clang done; 1.364 sec.
INFO-FLOW: Done: GCC PP time: 3.1 seconds per iteration
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredoutput1 core=XPM_MEMORY uram=positionBoolean0memory_style 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredoutput2 core=XPM_MEMORY uram=positionBoolean0memory_style 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredoutput3 core=XPM_MEMORY uram=positionBoolean0memory_style 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredoutput1 core=XPM_MEMORY uram=positionBoolean0memory_style 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredoutput2 core=XPM_MEMORY uram=positionBoolean0memory_style 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredoutput3 core=XPM_MEMORY uram=positionBoolean0memory_style 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/CBS1.pp.0.cpp std=gnu++98 -directive=C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/CBS1.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.512 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/CBS1.pp.0.cpp std=gnu++98 -directive=C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/all.directive.json -quiet -fix-errors C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/CBS1.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.523 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/xilinx-dataflow-lawyer.CBS1.pp.0.cpp.diag.yml C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/CBS1.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/xilinx-dataflow-lawyer.CBS1.pp.0.cpp.out.log 2> C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/xilinx-dataflow-lawyer.CBS1.pp.0.cpp.err.log 
Command       ap_eval done; 0.485 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/CBS1.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/tidy-3.1.CBS1.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/CBS1.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/tidy-3.1.CBS1.pp.0.cpp.out.log 2> C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/tidy-3.1.CBS1.pp.0.cpp.err.log 
Command         ap_eval done; 1.369 sec.
Execute         ap_eval exec -ignorestderr F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/CBS1.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/xilinx-legacy-rewriter.CBS1.pp.0.cpp.out.log 2> C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/xilinx-legacy-rewriter.CBS1.pp.0.cpp.err.log 
Command         ap_eval done; 0.476 sec.
Command       tidy_31 done; 1.864 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 2.9 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/CBS1.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/CBS1.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.613 sec.
Execute       get_default_platform 
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/CBS1.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain F:/xilinx-/Vivado/2018.3/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/CBS1.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "F:/xilinx-/Vivado/2018.3/common/technology/autopilot" -I "F:/xilinx-/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/CBS1.bc" 
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain F:/xilinx-/Vivado/2018.3/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/CBS1.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I F:/xilinx-/Vivado/2018.3/common/technology/autopilot -I F:/xilinx-/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/CBS1.bc
Command       clang done; 1.406 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/reluCBS3.g.bc C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/reluCBS2.g.bc C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/relu.g.bc C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/maxpooling.g.bc C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/conv_test.g.bc C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/conv_ref.g.bc C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/convMP1.g.bc C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/convCBS3.g.bc C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/convCBS2.g.bc C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/conv1_test.g.bc C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/catELAN1.g.bc C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/MaxPoolingMP1.g.bc C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/MP1.g.bc C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/LRNCBS3.g.bc C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/LRNCBS2.g.bc C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/LRN.g.bc C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/ELAN1.g.bc C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/CBSInput_ELAN1.g.bc C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/CBSELAN1.g.bc C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/CBS3.g.bc C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/CBS2.g.bc C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/CBS1.g.bc -hls-opt -except-internalize conv_test -LF:/xilinx-/Vivado/2018.3/win64/lib -lhlsm -lhlsmc++ -o C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 16.638 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:04:09 . Memory (MB): peak = 108.445 ; gain = 22.945
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:04:09 . Memory (MB): peak = 108.445 ; gain = 22.945
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/a.pp.bc -o C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/a.pp.0.bc -f 
Command         transform done; 2.589 sec.
Execute         llvm-ld C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/a.pp.0.bc -disable-opt -LF:/xilinx-/Vivado/2018.3/win64/lib -lfloatconversion -o C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 3.278 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -lower-blackbox -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top conv_test -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/a.g.0.bc -o C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 2.501 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:04:18 . Memory (MB): peak = 294.004 ; gain = 208.504
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/a.g.1.bc -o C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 4.8 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/a.g.2.prechk.bc -o C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command         transform done; 1.051 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:04:24 . Memory (MB): peak = 449.988 ; gain = 364.488
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/a.g.1.bc to C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -ptrArgReplace -mem2reg -instcombine -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -instcombine -dce -global-constprop -deadargelim -mem2reg -instcombine -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -instcombine -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -inst-simplify -dce -norm-name -function-inline -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/a.o.1.bc -o C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling small iteration loop 'memset_image_padded' in function 'conv_test' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'conv_ref_label3' (gp_project/conv_test.cpp:30) in function 'conv_test' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'conv_ref_label0' (gp_project/conv_test.cpp:42) in function 'conv_test' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'padding_r_label3' (gp_project/conv_test.cpp:5) in function 'padding_r_test' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'padding_r_label2' (gp_project/conv_test.cpp:12) in function 'padding_r_test' automatically.
INFO: [HLS 200-489] Unrolling loop 'memset_image_padded' in function 'conv_test' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'conv_ref_label3' (gp_project/conv_test.cpp:30) in function 'conv_test' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'conv_ref_label0' (gp_project/conv_test.cpp:42) in function 'conv_test' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'padding_r_label3' (gp_project/conv_test.cpp:5) in function 'padding_r_test' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'padding_r_label2' (gp_project/conv_test.cpp:12) in function 'padding_r_test' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'image_padded' (gp_project/conv_test.cpp:25) in dimension 3 automatically.
Command         transform done; 2.331 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/a.o.1.tmp.bc -o C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
Command         transform done; 6.74 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:04:33 . Memory (MB): peak = 633.070 ; gain = 547.570
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -instcombine -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -bitwidth -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -cdfg-build C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/a.o.2.bc -o C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command         transform done; 1.621 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:04:34 . Memory (MB): peak = 699.074 ; gain = 613.574
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 24.992 sec.
Command     elaborate done; 271.856 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'conv_test' ...
Execute       ap_set_top_model conv_test 
Execute       get_model_list conv_test -filter all-wo-channel -topdown 
Execute       preproc_iomode -model conv_test 
Execute       preproc_iomode -model padding_r_test 
Execute       get_model_list conv_test -filter all-wo-channel 
INFO-FLOW: Model list for configure: padding_r_test conv_test
INFO-FLOW: Configuring Module : padding_r_test ...
Execute       set_default_model padding_r_test 
Execute       apply_spec_resource_limit padding_r_test 
INFO-FLOW: Configuring Module : conv_test ...
Execute       set_default_model conv_test 
Execute       apply_spec_resource_limit conv_test 
INFO-FLOW: Model list for preprocess: padding_r_test conv_test
INFO-FLOW: Preprocessing Module: padding_r_test ...
Execute       set_default_model padding_r_test 
Execute       cdfg_preprocess -model padding_r_test 
Execute       rtl_gen_preprocess padding_r_test 
INFO-FLOW: Preprocessing Module: conv_test ...
Execute       set_default_model conv_test 
Execute       cdfg_preprocess -model conv_test 
Execute       rtl_gen_preprocess conv_test 
WARNING: [SYN 201-107] Renaming port name 'conv_test/image' to 'conv_test/image_r' to avoid the conflict with HDL keywords or other object names.
INFO-FLOW: Model list for synthesis: padding_r_test conv_test
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding_r_test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model padding_r_test 
Execute       schedule -model padding_r_test 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.481 sec.
INFO: [HLS 200-111]  Elapsed time: 275.096 seconds; current allocated memory: 621.803 MB.
Execute       report -o C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/padding_r_test.verbose.sched.rpt -verbose -f 
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
Command       report done; 0.18 sec.
Execute       db_write -o C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/padding_r_test.sched.adb -f 
Command       db_write done; 0.217 sec.
INFO-FLOW: Finish scheduling padding_r_test.
Execute       set_default_model padding_r_test 
Execute       bind -model padding_r_test 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=padding_r_test
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.224 sec.
INFO: [HLS 200-111]  Elapsed time: 0.75 seconds; current allocated memory: 621.985 MB.
Execute       report -o C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/padding_r_test.verbose.bind.rpt -verbose -f 
Execute       db_write -o C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/padding_r_test.bind.adb -f 
INFO-FLOW: Finish binding padding_r_test.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv_test 
Execute       schedule -model conv_test 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.103 sec.
INFO: [HLS 200-111]  Elapsed time: 0.342 seconds; current allocated memory: 622.291 MB.
Execute       report -o C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/conv_test.verbose.sched.rpt -verbose -f 
Execute       db_write -o C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/conv_test.sched.adb -f 
INFO-FLOW: Finish scheduling conv_test.
Execute       set_default_model conv_test 
Execute       bind -model conv_test 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=conv_test
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.251 seconds; current allocated memory: 622.574 MB.
Execute       report -o C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/conv_test.verbose.bind.rpt -verbose -f 
Command       report done; 0.205 sec.
Execute       db_write -o C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/conv_test.bind.adb -f 
INFO-FLOW: Finish binding conv_test.
Execute       get_model_list conv_test -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess padding_r_test 
Execute       rtl_gen_preprocess conv_test 
INFO-FLOW: Model list for RTL generation: padding_r_test conv_test
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding_r_test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model padding_r_test -vendor xilinx -mg_file C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/padding_r_test.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding_r_test'.
Command       create_rtl_model done; 0.906 sec.
INFO: [HLS 200-111]  Elapsed time: 1.288 seconds; current allocated memory: 622.929 MB.
Execute       source C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/conv_test.rtl_wrap.cfg.tcl 
Execute       gen_rtl padding_r_test -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/syn/systemc/padding_r_test -synmodules padding_r_test conv_test 
Execute       gen_rtl padding_r_test -style xilinx -f -lang vhdl -o C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/syn/vhdl/padding_r_test 
Command       gen_rtl done; 0.141 sec.
Execute       gen_rtl padding_r_test -style xilinx -f -lang vlog -o C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/syn/verilog/padding_r_test 
Execute       gen_tb_info padding_r_test -o C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/padding_r_test -p C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db 
Execute       report -model padding_r_test -o C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/syn/report/padding_r_test_csynth.rpt -f 
Execute       report -model padding_r_test -o C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/syn/report/padding_r_test_csynth.xml -f -x 
Execute       report -model padding_r_test -o C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/padding_r_test.verbose.rpt -verbose -f 
Execute       db_write -model padding_r_test -o C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/padding_r_test.adb -f 
Command       db_write done; 0.128 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model conv_test -vendor xilinx -mg_file C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/conv_test.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_test/image_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_test/weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_test/output_conv' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv_test' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'conv_test_image_padded_0' to 'conv_test_image_pbkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_test'.
Command       create_rtl_model done; 0.137 sec.
INFO: [HLS 200-111]  Elapsed time: 1.014 seconds; current allocated memory: 623.524 MB.
Execute       source C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/conv_test.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv_test -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/syn/systemc/conv_test -synmodules padding_r_test conv_test 
Execute       gen_rtl conv_test -istop -style xilinx -f -lang vhdl -o C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/syn/vhdl/conv_test 
Execute       gen_rtl conv_test -istop -style xilinx -f -lang vlog -o C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/syn/verilog/conv_test 
Execute       export_constraint_db -o C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/conv_test.constraint.tcl -f -tool general 
Execute       report -model conv_test -o C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/conv_test.design.xml -verbose -f -dv 
Execute       report -model conv_test -o C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/conv_test.sdaccel.xml -verbose -f -sdaccel 
Execute       gen_tb_info conv_test -o C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/conv_test -p C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db 
Execute       report -model conv_test -o C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/syn/report/conv_test_csynth.rpt -f 
Execute       report -model conv_test -o C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/syn/report/conv_test_csynth.xml -f -x 
Execute       report -model conv_test -o C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/conv_test.verbose.rpt -verbose -f 
Command       report done; 0.139 sec.
Execute       db_write -model conv_test -o C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/conv_test.adb -f 
Execute       sc_get_clocks conv_test 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain conv_test 
INFO-FLOW: Model list for RTL component generation: padding_r_test conv_test
INFO-FLOW: Handling components in module [padding_r_test] ... 
Execute       source C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/padding_r_test.compgen.tcl 
INFO-FLOW: Handling components in module [conv_test] ... 
Execute       source C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/conv_test.compgen.tcl 
INFO-FLOW: Found component conv_test_image_pbkb.
INFO-FLOW: Append model conv_test_image_pbkb
INFO-FLOW: Append model padding_r_test
INFO-FLOW: Append model conv_test
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: conv_test_image_pbkb padding_r_test conv_test
INFO-FLOW: To file: write model conv_test_image_pbkb
INFO-FLOW: To file: write model padding_r_test
INFO-FLOW: To file: write model conv_test
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1
Execute       source C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/global.setting.tcl
Execute       source F:/xilinx-/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute         source F:/xilinx-/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source F:/xilinx-/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute       source F:/xilinx-/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute       source F:/xilinx-/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/global.setting.tcl 
Execute       source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute         source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute             source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute             source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute             source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute             source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute               source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute             source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute             source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.107 sec.
Execute             source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 0.276 sec.
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.302 sec.
Command       ap_source done; 0.303 sec.
Execute       source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute         source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/padding_r_test.compgen.tcl 
Execute       source C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/conv_test.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'conv_test_image_pbkb_ram (RAM)' using block RAMs.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1
Execute       source C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/global.setting.tcl
Execute       source F:/xilinx-/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute         source F:/xilinx-/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source F:/xilinx-/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute       source F:/xilinx-/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute       source F:/xilinx-/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/global.setting.tcl 
Execute       source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute         source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute             source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute             source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute             source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute             source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute               source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute             source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute             source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute             source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 0.15 sec.
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.153 sec.
Command       ap_source done; 0.153 sec.
Execute       source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute         source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=conv_test xml_exists=0
Execute       source C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/conv_test.rtl_wrap.cfg.tcl 
Execute       source C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/conv_test.rtl_wrap.cfg.tcl 
Execute       source C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/conv_test.rtl_wrap.cfg.tcl 
Execute       source C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/conv_test.tbgen.tcl 
Execute       source C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/conv_test.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/padding_r_test.compgen.tcl 
Execute       source C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/conv_test.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/padding_r_test.compgen.tcl 
Execute       source C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/conv_test.compgen.tcl 
Execute         source C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/conv_test.tbgen.tcl 
Execute         source C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/conv_test.tbgen.tcl 
Execute         source C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/conv_test.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/padding_r_test.compgen.tcl 
Execute       source C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/conv_test.compgen.tcl 
Execute       source C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/conv_test.constraint.tcl 
Execute       source C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/conv_test.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=8
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=3
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=3 #gSsdmPorts=8
Execute       source C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/conv_test.tbgen.tcl 
Execute       source C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/conv_test.tbgen.tcl 
Execute       source C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       get_config_export -xo 
Execute       source C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/conv_test.constraint.tcl 
Execute       sc_get_clocks conv_test 
Execute       source C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       ::config_rtl 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist: C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:13 ; elapsed = 00:04:41 . Memory (MB): peak = 699.074 ; gain = 613.574
INFO: [SYSC 207-301] Generating SystemC RTL for conv_test.
INFO: [VHDL 208-304] Generating VHDL RTL for conv_test.
INFO: [VLOG 209-307] Generating Verilog RTL for conv_test.
Command     autosyn done; 7.185 sec.
Execute     get_part 
Execute     get_config_export -sdx_tcl 
Command   csynth_design done; 279.071 sec.
Command ap_source done; 280.547 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1 opened at Thu Jun 06 02:16:05 +0200 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     config_clock -quiet -name default -uncertainty 1.25 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib F:/xilinx-/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Command       ap_source done; 0.103 sec.
Execute       source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Command       ap_source done; 0.106 sec.
Execute       source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Command     import_lib done; 0.277 sec.
Execute     source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.163 sec.
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.38 sec.
Execute         source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.405 sec.
Command     ap_source done; 0.414 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib F:/xilinx-/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Command     ap_source done; 0.102 sec.
Execute     set_part xczu7ev-ffvc1156-1lv-i 
Execute       add_library xilinx/zynquplus/zynquplus:xczu7ev:-ffvc1156:-1lv-i 
Execute         get_default_platform 
Execute         license_isbetapart xczu7ev 
Command         license_isbetapart done; error code: 1; 0.147 sec.
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 28800} {LUT 230400}   {FF 460800}  {DSP48E 1728}  {BRAM 624}  {URAM 96}  
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.166 sec.
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
Execute       get_default_platform 
Command     set_part done; 0.285 sec.
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 28800} {LUT 230400}   {FF 460800}  {DSP48E 1728}  {BRAM 624}  {URAM 96}  
Execute     config_chip_info -quiet -speed slow 
Execute     config_compile -no_signed_zeros=0 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
Execute     config_compile -unsafe_math_optimizations=0 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
Execute     config_schedule -effort=medium 
Execute     config_schedule -enable_dsp_full_reg=0 
Execute     config_schedule -relax_ii_for_timing=0 
Execute     config_schedule -verbose=0 
Execute     config_bind -effort=medium 
Execute     config_sdx -optimization_level=none 
Execute       get_config_export -vivado_synth_design_args 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_synth_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute       get_config_bind -effort 
Execute       get_config_schedule -effort 
Execute     config_sdx -target=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_sdx -optimization_level=none 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
Execute       config_sdx -optimization_level=none 
Execute         get_config_export -vivado_synth_design_args 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_synth_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute         get_config_bind -effort 
Execute         get_config_schedule -effort 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -name_max_length 
Execute       get_config_schedule -relax_ii_for_timing 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -auto_prefix 
Execute       get_config_rtl -enable_maxiConservative 
Execute       get_config_interface -m_axi_addr64 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute       set_clock_uncertainty default 
Command   open_solution done; 1.35 sec.
Execute   cosim_design 
Execute     source C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/global.setting.tcl
Execute     source F:/xilinx-/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute       source F:/xilinx-/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source F:/xilinx-/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute     source F:/xilinx-/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute     source F:/xilinx-/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.148 sec.
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.225 sec.
Execute         source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.23 sec.
Command     ap_source done; 0.23 sec.
Execute     source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     source C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/conv_test.rtl_wrap.cfg.tcl 
Execute     source C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/conv_test.tbgen.tcl 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/CBS1_tb.cpp 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/reluCBS3.cpp 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/reluCBS2.cpp 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/relu.h 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/relu.cpp 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/maxpooling.h 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/maxpooling.cpp 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/conv_test.h 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/conv_test.cpp 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/conv_ref.h 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/conv_ref.cpp 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/convMP1.cpp 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/convCBS3.cpp 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/convCBS2.cpp 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/conv1_test.cpp 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/catELAN1.cpp 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/archConv1.h 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/arch.h 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/MaxPoolingMP1.cpp 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/MP1.cpp 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/LRNCBS3.cpp 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/LRNCBS2.cpp 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/LRN.h 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/LRN.cpp 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/ELAN1.cpp 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/CBSInput_ELAN1.cpp 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/CBSELAN1.cpp 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/CBS3.cpp 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/CBS2.cpp 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/CBS1.cpp 
Execute     source C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/conv_test.tbgen.tcl 
Execute     source C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/conv_test.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     get_default_platform 
INFO-FLOW: TB processing: C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/CBS1_tb.cpp C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/CBS1_tb.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/CBS1_tb.cpp_pre.cpp std=c++11 
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/CBS1_tb.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 3.779 sec.
INFO-FLOW: Marker-Pragma convertor: C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/CBS1_tb.cpp_pre.cpp C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/CBS1_tb.cpp_pre.cpp.line.cpp ./sim/autowrap/testbench/line.tmp 1
INFO-FLOW: Converting Markers to Pragmas...
INFO-FLOW: Marker-Pragma convertor: C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/CBS1_tb.cpp_pre.cpp.tb.cpp.line C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/CBS1_tb.cpp_pre.cpp.tb.cpp ./sim/autowrap/testbench/line.tmp 0
INFO-FLOW: Converting Pragmas to Markers...
Execute     get_default_platform 
INFO-FLOW: TB processing: C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/reluCBS3.cpp C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/reluCBS3.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/reluCBS3.cpp_pre.cpp std=c++11 
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/reluCBS3.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 1.249 sec.
INFO-FLOW: Marker-Pragma convertor: C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/reluCBS3.cpp_pre.cpp C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/reluCBS3.cpp_pre.cpp.line.cpp ./sim/autowrap/testbench/line.tmp 1
INFO-FLOW: Converting Markers to Pragmas...
INFO-FLOW: Marker-Pragma convertor: C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/reluCBS3.cpp_pre.cpp.tb.cpp.line C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/reluCBS3.cpp_pre.cpp.tb.cpp ./sim/autowrap/testbench/line.tmp 0
INFO-FLOW: Converting Pragmas to Markers...
Execute     get_default_platform 
INFO-FLOW: TB processing: C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/reluCBS2.cpp C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/reluCBS2.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/reluCBS2.cpp_pre.cpp std=c++11 
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/reluCBS2.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 1.223 sec.
INFO-FLOW: Marker-Pragma convertor: C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/reluCBS2.cpp_pre.cpp C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/reluCBS2.cpp_pre.cpp.line.cpp ./sim/autowrap/testbench/line.tmp 1
INFO-FLOW: Converting Markers to Pragmas...
INFO-FLOW: Marker-Pragma convertor: C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/reluCBS2.cpp_pre.cpp.tb.cpp.line C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/reluCBS2.cpp_pre.cpp.tb.cpp ./sim/autowrap/testbench/line.tmp 0
INFO-FLOW: Converting Pragmas to Markers...
Execute     get_default_platform 
INFO-FLOW: TB processing: C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/relu.cpp C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/relu.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/relu.cpp_pre.cpp std=c++11 
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/relu.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 1.158 sec.
INFO-FLOW: Marker-Pragma convertor: C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/relu.cpp_pre.cpp C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/relu.cpp_pre.cpp.line.cpp ./sim/autowrap/testbench/line.tmp 1
INFO-FLOW: Converting Markers to Pragmas...
INFO-FLOW: Marker-Pragma convertor: C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/relu.cpp_pre.cpp.tb.cpp.line C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/relu.cpp_pre.cpp.tb.cpp ./sim/autowrap/testbench/line.tmp 0
INFO-FLOW: Converting Pragmas to Markers...
Execute     get_default_platform 
INFO-FLOW: TB processing: C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/maxpooling.cpp C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/maxpooling.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/maxpooling.cpp_pre.cpp std=c++11 
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/maxpooling.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 1.224 sec.
INFO-FLOW: Marker-Pragma convertor: C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/maxpooling.cpp_pre.cpp C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/maxpooling.cpp_pre.cpp.line.cpp ./sim/autowrap/testbench/line.tmp 1
INFO-FLOW: Converting Markers to Pragmas...
INFO-FLOW: Marker-Pragma convertor: C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/maxpooling.cpp_pre.cpp.tb.cpp.line C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/maxpooling.cpp_pre.cpp.tb.cpp ./sim/autowrap/testbench/line.tmp 0
INFO-FLOW: Converting Pragmas to Markers...
Execute     get_default_platform 
INFO-FLOW: TB processing: C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/conv_test.cpp C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/conv_test.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/conv_test.cpp_pre.cpp std=c++11 
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/conv_test.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 0.887 sec.
INFO-FLOW: Marker-Pragma convertor: C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/conv_test.cpp_pre.cpp C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/conv_test.cpp_pre.cpp.line.cpp ./sim/autowrap/testbench/line.tmp 1
INFO-FLOW: Converting Markers to Pragmas...
INFO-FLOW: Marker-Pragma convertor: C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/conv_test.cpp_pre.cpp.tb.cpp.line C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/conv_test.cpp_pre.cpp.tb.cpp ./sim/autowrap/testbench/line.tmp 0
INFO-FLOW: Converting Pragmas to Markers...
Execute     get_default_platform 
INFO-FLOW: TB processing: C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/conv_ref.cpp C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/conv_ref.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/conv_ref.cpp_pre.cpp std=c++11 
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/conv_ref.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 1.326 sec.
INFO-FLOW: Marker-Pragma convertor: C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/conv_ref.cpp_pre.cpp C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/conv_ref.cpp_pre.cpp.line.cpp ./sim/autowrap/testbench/line.tmp 1
INFO-FLOW: Converting Markers to Pragmas...
INFO-FLOW: Marker-Pragma convertor: C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/conv_ref.cpp_pre.cpp.tb.cpp.line C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/conv_ref.cpp_pre.cpp.tb.cpp ./sim/autowrap/testbench/line.tmp 0
INFO-FLOW: Converting Pragmas to Markers...
Execute     get_default_platform 
INFO-FLOW: TB processing: C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/convMP1.cpp C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/convMP1.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/convMP1.cpp_pre.cpp std=c++11 
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/convMP1.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 1.343 sec.
INFO-FLOW: Marker-Pragma convertor: C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/convMP1.cpp_pre.cpp C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/convMP1.cpp_pre.cpp.line.cpp ./sim/autowrap/testbench/line.tmp 1
INFO-FLOW: Converting Markers to Pragmas...
INFO-FLOW: Marker-Pragma convertor: C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/convMP1.cpp_pre.cpp.tb.cpp.line C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/convMP1.cpp_pre.cpp.tb.cpp ./sim/autowrap/testbench/line.tmp 0
INFO-FLOW: Converting Pragmas to Markers...
Execute     get_default_platform 
INFO-FLOW: TB processing: C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/convCBS3.cpp C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/convCBS3.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/convCBS3.cpp_pre.cpp std=c++11 
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/convCBS3.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 1.29 sec.
INFO-FLOW: Marker-Pragma convertor: C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/convCBS3.cpp_pre.cpp C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/convCBS3.cpp_pre.cpp.line.cpp ./sim/autowrap/testbench/line.tmp 1
INFO-FLOW: Converting Markers to Pragmas...
INFO-FLOW: Marker-Pragma convertor: C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/convCBS3.cpp_pre.cpp.tb.cpp.line C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/convCBS3.cpp_pre.cpp.tb.cpp ./sim/autowrap/testbench/line.tmp 0
INFO-FLOW: Converting Pragmas to Markers...
Execute     get_default_platform 
INFO-FLOW: TB processing: C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/convCBS2.cpp C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/convCBS2.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/convCBS2.cpp_pre.cpp std=c++11 
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/convCBS2.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 1.414 sec.
INFO-FLOW: Marker-Pragma convertor: C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/convCBS2.cpp_pre.cpp C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/convCBS2.cpp_pre.cpp.line.cpp ./sim/autowrap/testbench/line.tmp 1
INFO-FLOW: Converting Markers to Pragmas...
INFO-FLOW: Marker-Pragma convertor: C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/convCBS2.cpp_pre.cpp.tb.cpp.line C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/convCBS2.cpp_pre.cpp.tb.cpp ./sim/autowrap/testbench/line.tmp 0
INFO-FLOW: Converting Pragmas to Markers...
Execute     get_default_platform 
INFO-FLOW: TB processing: C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/conv1_test.cpp C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/conv1_test.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/conv1_test.cpp_pre.cpp std=c++11 
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/conv1_test.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 0.901 sec.
INFO-FLOW: Marker-Pragma convertor: C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/conv1_test.cpp_pre.cpp C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/conv1_test.cpp_pre.cpp.line.cpp ./sim/autowrap/testbench/line.tmp 1
INFO-FLOW: Converting Markers to Pragmas...
INFO-FLOW: Marker-Pragma convertor: C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/conv1_test.cpp_pre.cpp.tb.cpp.line C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/conv1_test.cpp_pre.cpp.tb.cpp ./sim/autowrap/testbench/line.tmp 0
INFO-FLOW: Converting Pragmas to Markers...
Execute     get_default_platform 
INFO-FLOW: TB processing: C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/catELAN1.cpp C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/catELAN1.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/catELAN1.cpp_pre.cpp std=c++11 
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/catELAN1.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 0.97 sec.
INFO-FLOW: Marker-Pragma convertor: C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/catELAN1.cpp_pre.cpp C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/catELAN1.cpp_pre.cpp.line.cpp ./sim/autowrap/testbench/line.tmp 1
INFO-FLOW: Converting Markers to Pragmas...
INFO-FLOW: Marker-Pragma convertor: C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/catELAN1.cpp_pre.cpp.tb.cpp.line C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/catELAN1.cpp_pre.cpp.tb.cpp ./sim/autowrap/testbench/line.tmp 0
INFO-FLOW: Converting Pragmas to Markers...
Execute     get_default_platform 
INFO-FLOW: TB processing: C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/MaxPoolingMP1.cpp C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/MaxPoolingMP1.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/MaxPoolingMP1.cpp_pre.cpp std=c++11 
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/MaxPoolingMP1.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 1.115 sec.
INFO-FLOW: Marker-Pragma convertor: C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/MaxPoolingMP1.cpp_pre.cpp C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/MaxPoolingMP1.cpp_pre.cpp.line.cpp ./sim/autowrap/testbench/line.tmp 1
INFO-FLOW: Converting Markers to Pragmas...
INFO-FLOW: Marker-Pragma convertor: C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/MaxPoolingMP1.cpp_pre.cpp.tb.cpp.line C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/MaxPoolingMP1.cpp_pre.cpp.tb.cpp ./sim/autowrap/testbench/line.tmp 0
INFO-FLOW: Converting Pragmas to Markers...
Execute     get_default_platform 
INFO-FLOW: TB processing: C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/MP1.cpp C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/MP1.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/MP1.cpp_pre.cpp std=c++11 
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/MP1.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 0.902 sec.
INFO-FLOW: Marker-Pragma convertor: C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/MP1.cpp_pre.cpp C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/MP1.cpp_pre.cpp.line.cpp ./sim/autowrap/testbench/line.tmp 1
INFO-FLOW: Converting Markers to Pragmas...
INFO-FLOW: Marker-Pragma convertor: C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/MP1.cpp_pre.cpp.tb.cpp.line C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/MP1.cpp_pre.cpp.tb.cpp ./sim/autowrap/testbench/line.tmp 0
INFO-FLOW: Converting Pragmas to Markers...
Execute     get_default_platform 
INFO-FLOW: TB processing: C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/LRNCBS3.cpp C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/LRNCBS3.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/LRNCBS3.cpp_pre.cpp std=c++11 
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/LRNCBS3.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 2.12 sec.
INFO-FLOW: Marker-Pragma convertor: C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/LRNCBS3.cpp_pre.cpp C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/LRNCBS3.cpp_pre.cpp.line.cpp ./sim/autowrap/testbench/line.tmp 1
INFO-FLOW: Converting Markers to Pragmas...
INFO-FLOW: Marker-Pragma convertor: C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/LRNCBS3.cpp_pre.cpp.tb.cpp.line C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/LRNCBS3.cpp_pre.cpp.tb.cpp ./sim/autowrap/testbench/line.tmp 0
INFO-FLOW: Converting Pragmas to Markers...
Execute     get_default_platform 
INFO-FLOW: TB processing: C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/LRNCBS2.cpp C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/LRNCBS2.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/LRNCBS2.cpp_pre.cpp std=c++11 
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/LRNCBS2.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 1.412 sec.
INFO-FLOW: Marker-Pragma convertor: C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/LRNCBS2.cpp_pre.cpp C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/LRNCBS2.cpp_pre.cpp.line.cpp ./sim/autowrap/testbench/line.tmp 1
INFO-FLOW: Converting Markers to Pragmas...
INFO-FLOW: Marker-Pragma convertor: C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/LRNCBS2.cpp_pre.cpp.tb.cpp.line C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/LRNCBS2.cpp_pre.cpp.tb.cpp ./sim/autowrap/testbench/line.tmp 0
INFO-FLOW: Converting Pragmas to Markers...
Execute     get_default_platform 
INFO-FLOW: TB processing: C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/LRN.cpp C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/LRN.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/LRN.cpp_pre.cpp std=c++11 
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/LRN.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 1.416 sec.
INFO-FLOW: Marker-Pragma convertor: C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/LRN.cpp_pre.cpp C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/LRN.cpp_pre.cpp.line.cpp ./sim/autowrap/testbench/line.tmp 1
INFO-FLOW: Converting Markers to Pragmas...
INFO-FLOW: Marker-Pragma convertor: C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/LRN.cpp_pre.cpp.tb.cpp.line C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/LRN.cpp_pre.cpp.tb.cpp ./sim/autowrap/testbench/line.tmp 0
INFO-FLOW: Converting Pragmas to Markers...
Execute     get_default_platform 
INFO-FLOW: TB processing: C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/ELAN1.cpp C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/ELAN1.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/ELAN1.cpp_pre.cpp std=c++11 
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/ELAN1.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 1.034 sec.
INFO-FLOW: Marker-Pragma convertor: C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/ELAN1.cpp_pre.cpp C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/ELAN1.cpp_pre.cpp.line.cpp ./sim/autowrap/testbench/line.tmp 1
INFO-FLOW: Converting Markers to Pragmas...
INFO-FLOW: Marker-Pragma convertor: C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/ELAN1.cpp_pre.cpp.tb.cpp.line C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/ELAN1.cpp_pre.cpp.tb.cpp ./sim/autowrap/testbench/line.tmp 0
INFO-FLOW: Converting Pragmas to Markers...
Execute     get_default_platform 
INFO-FLOW: TB processing: C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/CBSInput_ELAN1.cpp C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/CBSInput_ELAN1.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/CBSInput_ELAN1.cpp_pre.cpp std=c++11 
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/CBSInput_ELAN1.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 1.811 sec.
INFO-FLOW: Marker-Pragma convertor: C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/CBSInput_ELAN1.cpp_pre.cpp C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/CBSInput_ELAN1.cpp_pre.cpp.line.cpp ./sim/autowrap/testbench/line.tmp 1
INFO-FLOW: Converting Markers to Pragmas...
INFO-FLOW: Marker-Pragma convertor: C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/CBSInput_ELAN1.cpp_pre.cpp.tb.cpp.line C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/CBSInput_ELAN1.cpp_pre.cpp.tb.cpp ./sim/autowrap/testbench/line.tmp 0
INFO-FLOW: Converting Pragmas to Markers...
Execute     get_default_platform 
INFO-FLOW: TB processing: C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/CBSELAN1.cpp C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/CBSELAN1.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/CBSELAN1.cpp_pre.cpp std=c++11 
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/CBSELAN1.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 1.582 sec.
INFO-FLOW: Marker-Pragma convertor: C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/CBSELAN1.cpp_pre.cpp C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/CBSELAN1.cpp_pre.cpp.line.cpp ./sim/autowrap/testbench/line.tmp 1
INFO-FLOW: Converting Markers to Pragmas...
INFO-FLOW: Marker-Pragma convertor: C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/CBSELAN1.cpp_pre.cpp.tb.cpp.line C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/CBSELAN1.cpp_pre.cpp.tb.cpp ./sim/autowrap/testbench/line.tmp 0
INFO-FLOW: Converting Pragmas to Markers...
Execute     get_default_platform 
INFO-FLOW: TB processing: C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/CBS3.cpp C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/CBS3.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/CBS3.cpp_pre.cpp std=c++11 
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/CBS3.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 0.907 sec.
INFO-FLOW: Marker-Pragma convertor: C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/CBS3.cpp_pre.cpp C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/CBS3.cpp_pre.cpp.line.cpp ./sim/autowrap/testbench/line.tmp 1
INFO-FLOW: Converting Markers to Pragmas...
INFO-FLOW: Marker-Pragma convertor: C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/CBS3.cpp_pre.cpp.tb.cpp.line C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/CBS3.cpp_pre.cpp.tb.cpp ./sim/autowrap/testbench/line.tmp 0
INFO-FLOW: Converting Pragmas to Markers...
Execute     get_default_platform 
INFO-FLOW: TB processing: C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/CBS2.cpp C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/CBS2.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/CBS2.cpp_pre.cpp std=c++11 
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/CBS2.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 0.902 sec.
INFO-FLOW: Marker-Pragma convertor: C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/CBS2.cpp_pre.cpp C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/CBS2.cpp_pre.cpp.line.cpp ./sim/autowrap/testbench/line.tmp 1
INFO-FLOW: Converting Markers to Pragmas...
INFO-FLOW: Marker-Pragma convertor: C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/CBS2.cpp_pre.cpp.tb.cpp.line C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/CBS2.cpp_pre.cpp.tb.cpp ./sim/autowrap/testbench/line.tmp 0
INFO-FLOW: Converting Pragmas to Markers...
Execute     get_default_platform 
INFO-FLOW: TB processing: C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/CBS1.cpp C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/CBS1.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/CBS1.cpp_pre.cpp std=c++11 
INFO-FLOW: exec F:/xilinx-/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/CBS1.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 1.229 sec.
INFO-FLOW: Marker-Pragma convertor: C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/CBS1.cpp_pre.cpp C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/CBS1.cpp_pre.cpp.line.cpp ./sim/autowrap/testbench/line.tmp 1
INFO-FLOW: Converting Markers to Pragmas...
INFO-FLOW: Marker-Pragma convertor: C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/CBS1.cpp_pre.cpp.tb.cpp.line C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/CBS1.cpp_pre.cpp.tb.cpp ./sim/autowrap/testbench/line.tmp 0
INFO-FLOW: Converting Pragmas to Markers...
Execute     source C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/./sim/autowrap/testbench/tb.status.tcl 
Execute     source C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/conv_test.rtl_wrap.cfg.tcl 
Execute     source C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/conv_test.rtl_wrap.cfg.tcl 
Execute     source C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/conv_test.rtl_wrap.cfg.tcl 
Execute     source C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/conv_test.tbgen.tcl 
Execute     source C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/conv_test.tbgen.tcl 
Execute     get_default_platform 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 2.789 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     get_default_platform 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/conv_test.tbgen.tcl 
Execute     source C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/conv_test.tbgen.tcl 
Execute     source C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/conv_test.tbgen.tcl 
Execute     source C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/conv_test.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/conv_test.tbgen.tcl 
Execute     source C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/conv_test.tbgen.tcl 
Execute     source C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/conv_test.tbgen.tcl 
Execute     source C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/conv_test.tbgen.tcl 
Execute     source C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/conv_test.tbgen.tcl 
Execute     source C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/conv_test.tbgen.tcl 
Execute     source C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/conv_test.tbgen.tcl 
Execute     source C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/conv_test.tbgen.tcl 
Execute     source C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/conv_test.tbgen.tcl 
Execute     source C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/conv_test.tbgen.tcl 
Execute     source C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/conv_test.tbgen.tcl 
Execute     source C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/conv_test.tbgen.tcl 
Execute     source C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/conv_test.tbgen.tcl 
Execute     source C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/conv_test.tbgen.tcl 
Execute     source C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/conv_test.tbgen.tcl 
Execute     source C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/conv_test.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/conv_test.tbgen.tcl 
Execute     source C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/conv_test.tbgen.tcl 
Execute     source C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/conv_test.tbgen.tcl 
Execute     source C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/conv_test.tbgen.tcl 
Execute     source C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/conv_test.tbgen.tcl 
Execute     source C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/conv_test.tbgen.tcl 
Execute     source C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/conv_test.tbgen.tcl 
Execute     source C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/conv_test.tbgen.tcl 
Execute     source C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/conv_test.tbgen.tcl 
Execute     source C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/conv_test.tbgen.tcl 
Execute     source C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/conv_test.tbgen.tcl 
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 109.707 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command   cosim_design done; 765.016 sec.
Command ap_source done; 766.451 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1 opened at Thu Jun 06 02:52:25 +0200 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     config_clock -quiet -name default -uncertainty 1.25 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib F:/xilinx-/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Command       ap_source done; 0.165 sec.
Execute       source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Command           ap_source done; 0.15 sec.
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Command         ap_source done; 0.206 sec.
Execute         source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Command       ap_source done; 0.48 sec.
Execute       source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Command     import_lib done; 0.998 sec.
Execute     source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Command             ap_source done; 0.16 sec.
Command           ap_source done; 0.205 sec.
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.218 sec.
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.66 sec.
Execute         source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.79 sec.
Command     ap_source done; 0.791 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib F:/xilinx-/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Command       ap_source done; 0.109 sec.
Execute       source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Command     import_lib done; 0.197 sec.
Execute     source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu7ev-ffvc1156-1lv-i 
Execute       add_library xilinx/zynquplus/zynquplus:xczu7ev:-ffvc1156:-1lv-i 
Execute         get_default_platform 
Execute         license_isbetapart xczu7ev 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 28800} {LUT 230400}   {FF 460800}  {DSP48E 1728}  {BRAM 624}  {URAM 96}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
Execute       get_default_platform 
Command     set_part done; 0.186 sec.
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 28800} {LUT 230400}   {FF 460800}  {DSP48E 1728}  {BRAM 624}  {URAM 96}  
Execute     config_chip_info -quiet -speed slow 
Execute     config_compile -no_signed_zeros=0 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
Execute     config_compile -unsafe_math_optimizations=0 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
Execute     config_schedule -effort=medium 
Execute     config_schedule -enable_dsp_full_reg=0 
Execute     config_schedule -relax_ii_for_timing=0 
Execute     config_schedule -verbose=0 
Execute     config_bind -effort=medium 
Execute     config_sdx -optimization_level=none 
Execute       get_config_export -vivado_synth_design_args 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_synth_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute       get_config_bind -effort 
Execute       get_config_schedule -effort 
Execute     config_sdx -target=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_sdx -optimization_level=none 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
Execute       config_sdx -optimization_level=none 
Execute         get_config_export -vivado_synth_design_args 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_synth_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute         get_config_bind -effort 
Execute         get_config_schedule -effort 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -name_max_length 
Execute       get_config_schedule -relax_ii_for_timing 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -auto_prefix 
Execute       get_config_rtl -enable_maxiConservative 
Execute       get_config_interface -m_axi_addr64 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute       set_clock_uncertainty default 
Command   open_solution done; 2.456 sec.
Execute   csim_design -setup -use_gcc -quiet 
Execute     source C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/CBS1_tb.cpp 
Execute     is_xip C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/CBS1_tb.cpp 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/CBS1.cpp 
Execute     is_xip C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/CBS1.cpp 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/CBS2.cpp 
Execute     is_xip C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/CBS2.cpp 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/CBS3.cpp 
Execute     is_xip C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/CBS3.cpp 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/CBSELAN1.cpp 
Execute     is_xip C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/CBSELAN1.cpp 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/CBSInput_ELAN1.cpp 
Execute     is_xip C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/CBSInput_ELAN1.cpp 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/ELAN1.cpp 
Execute     is_xip C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/ELAN1.cpp 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/LRN.cpp 
Execute     is_xip C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/LRN.cpp 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/LRN.h 
Execute     is_xip C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/LRN.h 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/LRNCBS2.cpp 
Execute     is_xip C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/LRNCBS2.cpp 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/LRNCBS3.cpp 
Execute     is_xip C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/LRNCBS3.cpp 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/MP1.cpp 
Execute     is_xip C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/MP1.cpp 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/MaxPoolingMP1.cpp 
Execute     is_xip C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/MaxPoolingMP1.cpp 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/arch.h 
Execute     is_xip C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/arch.h 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/archConv1.h 
Execute     is_xip C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/archConv1.h 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/catELAN1.cpp 
Execute     is_xip C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/catELAN1.cpp 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/conv1_test.cpp 
Execute     is_xip C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/conv1_test.cpp 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/convCBS2.cpp 
Execute     is_xip C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/convCBS2.cpp 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/convCBS3.cpp 
Execute     is_xip C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/convCBS3.cpp 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/convMP1.cpp 
Execute     is_xip C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/convMP1.cpp 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/conv_ref.cpp 
Execute     is_xip C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/conv_ref.cpp 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/conv_ref.h 
Execute     is_xip C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/conv_ref.h 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/conv_test.cpp 
Execute     is_xip C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/conv_test.cpp 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/conv_test.h 
Execute     is_xip C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/conv_test.h 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/maxpooling.cpp 
Execute     is_xip C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/maxpooling.cpp 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/maxpooling.h 
Execute     is_xip C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/maxpooling.h 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/relu.cpp 
Execute     is_xip C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/relu.cpp 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/relu.h 
Execute     is_xip C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/relu.h 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/reluCBS2.cpp 
Execute     is_xip C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/reluCBS2.cpp 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/reluCBS3.cpp 
Execute     is_xip C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/reluCBS3.cpp 
Execute     get_default_platform 
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 59.807 sec.
Command ap_source done; 62.321 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1 opened at Thu Jun 06 02:56:32 +0200 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     config_clock -quiet -name default -uncertainty 1.25 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib F:/xilinx-/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.163 sec.
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.235 sec.
Execute         source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.238 sec.
Command     ap_source done; 0.238 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib F:/xilinx-/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu7ev-ffvc1156-1lv-i 
Execute       add_library xilinx/zynquplus/zynquplus:xczu7ev:-ffvc1156:-1lv-i 
Execute         get_default_platform 
Execute         license_isbetapart xczu7ev 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 28800} {LUT 230400}   {FF 460800}  {DSP48E 1728}  {BRAM 624}  {URAM 96}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
Execute       get_default_platform 
Command     set_part done; 0.139 sec.
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 28800} {LUT 230400}   {FF 460800}  {DSP48E 1728}  {BRAM 624}  {URAM 96}  
Execute     config_chip_info -quiet -speed slow 
Execute     config_compile -no_signed_zeros=0 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
Execute     config_compile -unsafe_math_optimizations=0 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
Execute     config_schedule -effort=medium 
Execute     config_schedule -enable_dsp_full_reg=0 
Execute     config_schedule -relax_ii_for_timing=0 
Execute     config_schedule -verbose=0 
Execute     config_bind -effort=medium 
Execute     config_sdx -optimization_level=none 
Execute       get_config_export -vivado_synth_design_args 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_synth_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute       get_config_bind -effort 
Execute       get_config_schedule -effort 
Execute     config_sdx -target=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_sdx -optimization_level=none 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
Execute       config_sdx -optimization_level=none 
Execute         get_config_export -vivado_synth_design_args 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_synth_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute         get_config_bind -effort 
Execute         get_config_schedule -effort 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -name_max_length 
Execute       get_config_schedule -relax_ii_for_timing 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -auto_prefix 
Execute       get_config_rtl -enable_maxiConservative 
Execute       get_config_interface -m_axi_addr64 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute       set_clock_uncertainty default 
Command   open_solution done; 0.612 sec.
Execute   csim_design -setup -use_gcc -quiet 
Execute     source C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/CBS1_tb.cpp 
Execute     is_xip C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/CBS1_tb.cpp 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/CBS1.cpp 
Execute     is_xip C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/CBS1.cpp 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/CBS2.cpp 
Execute     is_xip C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/CBS2.cpp 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/CBS3.cpp 
Execute     is_xip C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/CBS3.cpp 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/CBSELAN1.cpp 
Execute     is_xip C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/CBSELAN1.cpp 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/CBSInput_ELAN1.cpp 
Execute     is_xip C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/CBSInput_ELAN1.cpp 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/ELAN1.cpp 
Execute     is_xip C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/ELAN1.cpp 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/LRN.cpp 
Execute     is_xip C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/LRN.cpp 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/LRN.h 
Execute     is_xip C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/LRN.h 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/LRNCBS2.cpp 
Execute     is_xip C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/LRNCBS2.cpp 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/LRNCBS3.cpp 
Execute     is_xip C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/LRNCBS3.cpp 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/MP1.cpp 
Execute     is_xip C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/MP1.cpp 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/MaxPoolingMP1.cpp 
Execute     is_xip C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/MaxPoolingMP1.cpp 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/arch.h 
Execute     is_xip C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/arch.h 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/archConv1.h 
Execute     is_xip C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/archConv1.h 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/catELAN1.cpp 
Execute     is_xip C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/catELAN1.cpp 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/conv1_test.cpp 
Execute     is_xip C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/conv1_test.cpp 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/convCBS2.cpp 
Execute     is_xip C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/convCBS2.cpp 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/convCBS3.cpp 
Execute     is_xip C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/convCBS3.cpp 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/convMP1.cpp 
Execute     is_xip C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/convMP1.cpp 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/conv_ref.cpp 
Execute     is_xip C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/conv_ref.cpp 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/conv_ref.h 
Execute     is_xip C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/conv_ref.h 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/conv_test.cpp 
Execute     is_xip C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/conv_test.cpp 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/conv_test.h 
Execute     is_xip C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/conv_test.h 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/maxpooling.cpp 
Execute     is_xip C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/maxpooling.cpp 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/maxpooling.h 
Execute     is_xip C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/maxpooling.h 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/relu.cpp 
Execute     is_xip C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/relu.cpp 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/relu.h 
Execute     is_xip C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/relu.h 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/reluCBS2.cpp 
Execute     is_xip C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/reluCBS2.cpp 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/reluCBS3.cpp 
Execute     is_xip C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/reluCBS3.cpp 
Execute     get_default_platform 
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 6.26 sec.
Command ap_source done; error code: 1; 6.913 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1 opened at Thu Jun 06 03:00:03 +0200 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     config_clock -quiet -name default -uncertainty 1.25 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib F:/xilinx-/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.156 sec.
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.236 sec.
Execute         source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.24 sec.
Command     ap_source done; 0.241 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib F:/xilinx-/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu7ev-ffvc1156-1lv-i 
Execute       add_library xilinx/zynquplus/zynquplus:xczu7ev:-ffvc1156:-1lv-i 
Execute         get_default_platform 
Execute         license_isbetapart xczu7ev 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 28800} {LUT 230400}   {FF 460800}  {DSP48E 1728}  {BRAM 624}  {URAM 96}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
Execute       get_default_platform 
Command     set_part done; 0.102 sec.
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 28800} {LUT 230400}   {FF 460800}  {DSP48E 1728}  {BRAM 624}  {URAM 96}  
Execute     config_chip_info -quiet -speed slow 
Execute     config_compile -no_signed_zeros=0 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
Execute     config_compile -unsafe_math_optimizations=0 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
Execute     config_schedule -effort=medium 
Execute     config_schedule -enable_dsp_full_reg=0 
Execute     config_schedule -relax_ii_for_timing=0 
Execute     config_schedule -verbose=0 
Execute     config_bind -effort=medium 
Execute     config_sdx -optimization_level=none 
Execute       get_config_export -vivado_synth_design_args 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_synth_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute       get_config_bind -effort 
Execute       get_config_schedule -effort 
Execute     config_sdx -target=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_sdx -optimization_level=none 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
Execute       config_sdx -optimization_level=none 
Execute         get_config_export -vivado_synth_design_args 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_synth_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute         get_config_bind -effort 
Execute         get_config_schedule -effort 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -name_max_length 
Execute       get_config_schedule -relax_ii_for_timing 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -auto_prefix 
Execute       get_config_rtl -enable_maxiConservative 
Execute       get_config_interface -m_axi_addr64 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute       set_clock_uncertainty default 
Command   open_solution done; 0.534 sec.
Execute   csim_design -setup -use_gcc -quiet 
Execute     source C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/CBS1_tb.cpp 
Execute     is_xip C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/CBS1_tb.cpp 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/CBS1.cpp 
Execute     is_xip C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/CBS1.cpp 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/CBS2.cpp 
Execute     is_xip C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/CBS2.cpp 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/CBS3.cpp 
Execute     is_xip C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/CBS3.cpp 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/CBSELAN1.cpp 
Execute     is_xip C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/CBSELAN1.cpp 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/CBSInput_ELAN1.cpp 
Execute     is_xip C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/CBSInput_ELAN1.cpp 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/ELAN1.cpp 
Execute     is_xip C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/ELAN1.cpp 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/LRN.cpp 
Execute     is_xip C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/LRN.cpp 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/LRN.h 
Execute     is_xip C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/LRN.h 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/LRNCBS2.cpp 
Execute     is_xip C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/LRNCBS2.cpp 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/LRNCBS3.cpp 
Execute     is_xip C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/LRNCBS3.cpp 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/MP1.cpp 
Execute     is_xip C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/MP1.cpp 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/MaxPoolingMP1.cpp 
Execute     is_xip C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/MaxPoolingMP1.cpp 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/arch.h 
Execute     is_xip C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/arch.h 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/archConv1.h 
Execute     is_xip C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/archConv1.h 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/catELAN1.cpp 
Execute     is_xip C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/catELAN1.cpp 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/conv1_test.cpp 
Execute     is_xip C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/conv1_test.cpp 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/convCBS2.cpp 
Execute     is_xip C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/convCBS2.cpp 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/convCBS3.cpp 
Execute     is_xip C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/convCBS3.cpp 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/convMP1.cpp 
Execute     is_xip C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/convMP1.cpp 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/conv_ref.cpp 
Execute     is_xip C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/conv_ref.cpp 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/conv_ref.h 
Execute     is_xip C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/conv_ref.h 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/conv_test.cpp 
Execute     is_xip C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/conv_test.cpp 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/conv_test.h 
Execute     is_xip C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/conv_test.h 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/maxpooling.cpp 
Execute     is_xip C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/maxpooling.cpp 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/maxpooling.h 
Execute     is_xip C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/maxpooling.h 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/relu.cpp 
Execute     is_xip C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/relu.cpp 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/relu.h 
Execute     is_xip C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/relu.h 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/reluCBS2.cpp 
Execute     is_xip C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/reluCBS2.cpp 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/reluCBS3.cpp 
Execute     is_xip C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/reluCBS3.cpp 
Execute     get_default_platform 
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 10.563 sec.
Command ap_source done; 11.121 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1 opened at Thu Jun 06 03:02:32 +0200 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     config_clock -quiet -name default -uncertainty 1.25 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib F:/xilinx-/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.213 sec.
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.306 sec.
Execute         source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.312 sec.
Command     ap_source done; 0.313 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib F:/xilinx-/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu7ev-ffvc1156-1lv-i 
Execute       add_library xilinx/zynquplus/zynquplus:xczu7ev:-ffvc1156:-1lv-i 
Execute         get_default_platform 
Execute         license_isbetapart xczu7ev 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 28800} {LUT 230400}   {FF 460800}  {DSP48E 1728}  {BRAM 624}  {URAM 96}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
Execute       get_default_platform 
Command     set_part done; 0.162 sec.
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 28800} {LUT 230400}   {FF 460800}  {DSP48E 1728}  {BRAM 624}  {URAM 96}  
Execute     config_chip_info -quiet -speed slow 
Execute     config_compile -no_signed_zeros=0 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
Execute     config_compile -unsafe_math_optimizations=0 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
Execute     config_schedule -effort=medium 
Execute     config_schedule -enable_dsp_full_reg=0 
Execute     config_schedule -relax_ii_for_timing=0 
Execute     config_schedule -verbose=0 
Execute     config_bind -effort=medium 
Execute     config_sdx -optimization_level=none 
Execute       get_config_export -vivado_synth_design_args 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_synth_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute       get_config_bind -effort 
Execute       get_config_schedule -effort 
Execute     config_sdx -target=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_sdx -optimization_level=none 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
Execute       config_sdx -optimization_level=none 
Execute         get_config_export -vivado_synth_design_args 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_synth_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute         get_config_bind -effort 
Execute         get_config_schedule -effort 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -name_max_length 
Execute       get_config_schedule -relax_ii_for_timing 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -auto_prefix 
Execute       get_config_rtl -enable_maxiConservative 
Execute       get_config_interface -m_axi_addr64 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute       set_clock_uncertainty default 
Command   open_solution done; 1.408 sec.
Execute   csim_design -quiet 
Execute     source C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/CBS1_tb.cpp 
Execute     is_xip C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/CBS1_tb.cpp 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/CBS1.cpp 
Execute     is_xip C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/CBS1.cpp 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/CBS2.cpp 
Execute     is_xip C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/CBS2.cpp 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/CBS3.cpp 
Execute     is_xip C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/CBS3.cpp 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/CBSELAN1.cpp 
Execute     is_xip C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/CBSELAN1.cpp 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/CBSInput_ELAN1.cpp 
Execute     is_xip C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/CBSInput_ELAN1.cpp 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/ELAN1.cpp 
Execute     is_xip C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/ELAN1.cpp 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/LRN.cpp 
Execute     is_xip C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/LRN.cpp 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/LRN.h 
Execute     is_xip C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/LRN.h 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/LRNCBS2.cpp 
Execute     is_xip C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/LRNCBS2.cpp 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/LRNCBS3.cpp 
Execute     is_xip C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/LRNCBS3.cpp 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/MP1.cpp 
Execute     is_xip C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/MP1.cpp 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/MaxPoolingMP1.cpp 
Execute     is_xip C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/MaxPoolingMP1.cpp 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/arch.h 
Execute     is_xip C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/arch.h 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/archConv1.h 
Execute     is_xip C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/archConv1.h 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/catELAN1.cpp 
Execute     is_xip C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/catELAN1.cpp 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/conv1_test.cpp 
Execute     is_xip C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/conv1_test.cpp 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/convCBS2.cpp 
Execute     is_xip C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/convCBS2.cpp 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/convCBS3.cpp 
Execute     is_xip C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/convCBS3.cpp 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/convMP1.cpp 
Execute     is_xip C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/convMP1.cpp 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/conv_ref.cpp 
Execute     is_xip C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/conv_ref.cpp 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/conv_ref.h 
Execute     is_xip C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/conv_ref.h 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/conv_test.cpp 
Execute     is_xip C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/conv_test.cpp 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/conv_test.h 
Execute     is_xip C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/conv_test.h 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/maxpooling.cpp 
Execute     is_xip C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/maxpooling.cpp 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/maxpooling.h 
Execute     is_xip C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/maxpooling.h 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/relu.cpp 
Execute     is_xip C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/relu.cpp 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/relu.h 
Execute     is_xip C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/relu.h 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/reluCBS2.cpp 
Execute     is_xip C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/reluCBS2.cpp 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/reluCBS3.cpp 
Execute     is_xip C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/reluCBS3.cpp 
Execute     get_default_platform 
Execute     source run_sim.tcl 
Command     ap_source done; 1.871 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 86.597 sec.
Command ap_source done; 88.057 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1 opened at Thu Jun 06 03:12:10 +0200 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     config_clock -quiet -name default -uncertainty 1.25 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib F:/xilinx-/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.148 sec.
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.231 sec.
Execute         source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.236 sec.
Command     ap_source done; 0.236 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib F:/xilinx-/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source F:/xilinx-/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu7ev-ffvc1156-1lv-i 
Execute       add_library xilinx/zynquplus/zynquplus:xczu7ev:-ffvc1156:-1lv-i 
Execute         get_default_platform 
Execute         license_isbetapart xczu7ev 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 28800} {LUT 230400}   {FF 460800}  {DSP48E 1728}  {BRAM 624}  {URAM 96}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
Execute       get_default_platform 
Command     set_part done; 0.103 sec.
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 28800} {LUT 230400}   {FF 460800}  {DSP48E 1728}  {BRAM 624}  {URAM 96}  
Execute     config_chip_info -quiet -speed slow 
Execute     config_compile -no_signed_zeros=0 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
Execute     config_compile -unsafe_math_optimizations=0 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
Execute     config_schedule -effort=medium 
Execute     config_schedule -enable_dsp_full_reg=0 
Execute     config_schedule -relax_ii_for_timing=0 
Execute     config_schedule -verbose=0 
Execute     config_bind -effort=medium 
Execute     config_sdx -optimization_level=none 
Execute       get_config_export -vivado_synth_design_args 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_synth_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute       get_config_bind -effort 
Execute       get_config_schedule -effort 
Execute     config_sdx -target=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_sdx -optimization_level=none 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
Execute       config_sdx -optimization_level=none 
Execute         get_config_export -vivado_synth_design_args 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_synth_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute         get_config_bind -effort 
Execute         get_config_schedule -effort 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -name_max_length 
Execute       get_config_schedule -relax_ii_for_timing 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -auto_prefix 
Execute       get_config_rtl -enable_maxiConservative 
Execute       get_config_interface -m_axi_addr64 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute       set_clock_uncertainty default 
Command   open_solution done; 0.563 sec.
Execute   csim_design -quiet 
Execute     source C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/CBS1_tb.cpp 
Execute     is_xip C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/CBS1_tb.cpp 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/CBS1.cpp 
Execute     is_xip C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/CBS1.cpp 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/CBS2.cpp 
Execute     is_xip C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/CBS2.cpp 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/CBS3.cpp 
Execute     is_xip C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/CBS3.cpp 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/CBSELAN1.cpp 
Execute     is_xip C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/CBSELAN1.cpp 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/CBSInput_ELAN1.cpp 
Execute     is_xip C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/CBSInput_ELAN1.cpp 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/ELAN1.cpp 
Execute     is_xip C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/ELAN1.cpp 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/LRN.cpp 
Execute     is_xip C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/LRN.cpp 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/LRN.h 
Execute     is_xip C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/LRN.h 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/LRNCBS2.cpp 
Execute     is_xip C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/LRNCBS2.cpp 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/LRNCBS3.cpp 
Execute     is_xip C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/LRNCBS3.cpp 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/MP1.cpp 
Execute     is_xip C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/MP1.cpp 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/MaxPoolingMP1.cpp 
Execute     is_xip C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/MaxPoolingMP1.cpp 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/arch.h 
Execute     is_xip C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/arch.h 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/archConv1.h 
Execute     is_xip C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/archConv1.h 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/catELAN1.cpp 
Execute     is_xip C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/catELAN1.cpp 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/conv1_test.cpp 
Execute     is_xip C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/conv1_test.cpp 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/convCBS2.cpp 
Execute     is_xip C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/convCBS2.cpp 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/convCBS3.cpp 
Execute     is_xip C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/convCBS3.cpp 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/convMP1.cpp 
Execute     is_xip C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/convMP1.cpp 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/conv_ref.cpp 
Execute     is_xip C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/conv_ref.cpp 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/conv_ref.h 
Execute     is_xip C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/conv_ref.h 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/conv_test.cpp 
Execute     is_xip C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/conv_test.cpp 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/conv_test.h 
Execute     is_xip C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/conv_test.h 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/maxpooling.cpp 
Execute     is_xip C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/maxpooling.cpp 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/maxpooling.h 
Execute     is_xip C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/maxpooling.h 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/relu.cpp 
Execute     is_xip C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/relu.cpp 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/relu.h 
Execute     is_xip C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/relu.h 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/reluCBS2.cpp 
Execute     is_xip C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/reluCBS2.cpp 
Execute     is_encrypted C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/reluCBS3.cpp 
Execute     is_xip C:/Users/DELL/AppData/Roaming/Xilinx/Vivado/gp_project/reluCBS3.cpp 
Execute     get_default_platform 
Execute     source run_sim.tcl 
Command     ap_source done; 0.594 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 11.804 sec.
Command ap_source done; 12.397 sec.
Execute cleanup_all 
