C fence2-sb_R_seq_cst_relaxed_W_release_seq_cst

{
[x] = 0;
[y] = 0;
}

P0 (atomic_int* y, atomic_int* x) {
 atomic_store_explicit(x,1,memory_order_release);
 atomic_thread_fence(memory_order_seq_cst);
 int r0 = atomic_load_explicit(y,memory_order_seq_cst);
}

P1 (atomic_int* y, atomic_int* x) {
 atomic_store_explicit(y,1,memory_order_seq_cst);
 int r1 = atomic_load_explicit(x,memory_order_relaxed);
}

exists (0:r0=0 /\ 1:r1=0)
