-makelib xcelium_lib/blk_mem_gen_v8_4_5 \
  "../../../../../Module/Cache/BlockDesign/Cache02Data/ipshared/25a8/simulation/blk_mem_gen_v8_4.v" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/Cache02Data/ip/Cache02Data_blk_mem_gen_0_0/sim/Cache02Data_blk_mem_gen_0_0.v" \
  "../../../bd/Cache02Data/sim/Cache02Data.v" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  glbl.v
-endlib

