
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2020.3 <build 62942>)
| Date         : Sun Oct 30 20:15:21 2022
| Design       : top
| Device       : PGL22G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Pre-silicon
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 sys_clk                  20.000       {0 5}          Declared                 0           1  {sys_clk}
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                          13.461       {0 6.73}       Generated (sys_clk)    262           0  {video_pll_m0/u_pll_e1/goppll/CLKOUT1}
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                          2.692        {0 1.346}      Generated (sys_clk)     49           0  {video_pll_m0/u_pll_e1/goppll/CLKOUT0}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                             74.289 MHz     155.690 MHz         13.461          6.423          7.038
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                            371.471 MHz     519.751 MHz          2.692          1.924          0.768
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                                                     7.038       0.000              0            835
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                     0.768       0.000              0             93
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                    -1.862     -46.521             28             28
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                                                     0.226       0.000              0            835
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                     0.448       0.000              0             93
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                    -0.029      -0.084              3             28
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                                                     5.807       0.000              0            262
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                    -0.196      -1.568              8             49
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                                                     8.382       0.000              0            835
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                     1.155       0.000              0             93
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                    -1.431     -35.652             28             28
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                                                     0.261       0.000              0            835
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                     0.390       0.000              0             93
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                     0.042       0.000              0             28
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                                                     6.139       0.000              0            262
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                    -0.217      -1.736              8             49
====================================================================================================

Slow Corner: 1100mV 85C
****************************************************************************************************
====================================================================================================

Startpoint  : dvi_encoder_m0/encg/n0q_m[0]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/encg/cnt[4]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.269
  Launch Clock Delay      :  7.372
  Clock Pessimism Removal :  1.068

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.523       5.093 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         video_clk_w      
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.802       7.372         video_clk        
 CLMA_114_304/CLK                                                          r       dvi_encoder_m0/encg/n0q_m[0]/opit_0_L5Q_perm/CLK

 CLMA_114_304/Q1                   tco                   0.261       7.633 r       dvi_encoder_m0/encg/n0q_m[0]/opit_0_L5Q_perm/Q
                                   net (fanout=10)       0.796       8.429         dvi_encoder_m0/encg/nb9 [0]
 CLMS_102_301/Y1                   td                    0.416       8.845 r       dvi_encoder_m0/encg/N94.eq_0/gateop_A2/Y1
                                   net (fanout=1)        0.581       9.426         _N3              
 CLMA_106_296/Y0                   td                    0.164       9.590 r       dvi_encoder_m0/encg/N237_1/gateop_perm/Z
                                   net (fanout=18)       0.463      10.053         dvi_encoder_m0/encg/N228
 CLMA_98_297/Y0                    td                    0.164      10.217 r       dvi_encoder_m0/encg/N243_7[1]/gateop_perm/Z
                                   net (fanout=1)        0.603      10.820         dvi_encoder_m0/encg/nb9 [1]
                                                         0.387      11.207 r       dvi_encoder_m0/encg/N243_8_1/gateop_A2/Cout
                                                         0.000      11.207         dvi_encoder_m0/encg/_N513
 CLMA_98_289/Y3                    td                    0.380      11.587 r       dvi_encoder_m0/encg/N243_8_3/gateop_A2/Y1
                                   net (fanout=2)        0.669      12.256         dvi_encoder_m0/encg/nb6 [3]
 CLMS_94_313/COUT                  td                    0.431      12.687 r       dvi_encoder_m0/encg/N243_5.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.687         dvi_encoder_m0/encg/dvi_encoder_m0/encg/N243_5.co [4]
 CLMS_94_317/Y0                    td                    0.198      12.885 r       dvi_encoder_m0/encg/N243_5.fsub_5/gateop_perm/Y
                                   net (fanout=1)        0.593      13.478         dvi_encoder_m0/encg/nb5 [4]
 CLMA_98_300/D4                                                            r       dvi_encoder_m0/encg/cnt[4]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  13.478         Logic Levels: 6  
                                                                                   Logic: 2.401ns(39.322%), Route: 3.705ns(60.678%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        13.461      13.461 r                        
 B5                                                      0.000      13.461 r       sys_clk (port)   
                                   net (fanout=1)        0.093      13.554         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      14.489 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.489         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      14.545 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      15.653         _N9              
 USCM_74_104/CLK_USCM              td                    0.000      15.653 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.690      17.343         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.444      17.787 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      18.192         video_clk_w      
 USCM_74_106/CLK_USCM              td                    0.000      18.192 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.538      19.730         video_clk        
 CLMA_98_300/CLK                                                           r       dvi_encoder_m0/encg/cnt[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         1.068      20.798                          
 clock uncertainty                                      -0.150      20.648                          

 Setup time                                             -0.132      20.516                          

 Data required time                                                 20.516                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.516                          
 Data arrival time                                                 -13.478                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.038                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encg/n0q_m[0]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/encg/cnt[3]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.269
  Launch Clock Delay      :  7.372
  Clock Pessimism Removal :  1.068

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.523       5.093 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         video_clk_w      
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.802       7.372         video_clk        
 CLMA_114_304/CLK                                                          r       dvi_encoder_m0/encg/n0q_m[0]/opit_0_L5Q_perm/CLK

 CLMA_114_304/Q1                   tco                   0.261       7.633 r       dvi_encoder_m0/encg/n0q_m[0]/opit_0_L5Q_perm/Q
                                   net (fanout=10)       0.796       8.429         dvi_encoder_m0/encg/nb9 [0]
 CLMS_102_301/Y1                   td                    0.416       8.845 r       dvi_encoder_m0/encg/N94.eq_0/gateop_A2/Y1
                                   net (fanout=1)        0.581       9.426         _N3              
 CLMA_106_296/Y0                   td                    0.164       9.590 r       dvi_encoder_m0/encg/N237_1/gateop_perm/Z
                                   net (fanout=18)       0.463      10.053         dvi_encoder_m0/encg/N228
 CLMA_98_297/Y0                    td                    0.164      10.217 r       dvi_encoder_m0/encg/N243_7[1]/gateop_perm/Z
                                   net (fanout=1)        0.603      10.820         dvi_encoder_m0/encg/nb9 [1]
                                                         0.387      11.207 r       dvi_encoder_m0/encg/N243_8_1/gateop_A2/Cout
                                                         0.000      11.207         dvi_encoder_m0/encg/_N513
 CLMA_98_289/Y3                    td                    0.380      11.587 r       dvi_encoder_m0/encg/N243_8_3/gateop_A2/Y1
                                   net (fanout=2)        0.669      12.256         dvi_encoder_m0/encg/nb6 [3]
 CLMS_94_313/Y3                    td                    0.381      12.637 r       dvi_encoder_m0/encg/N243_5.fsub_3/gateop_A2/Y1
                                   net (fanout=1)        0.593      13.230         dvi_encoder_m0/encg/nb5 [3]
 CLMA_98_300/B4                                                            r       dvi_encoder_m0/encg/cnt[3]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  13.230         Logic Levels: 5  
                                                                                   Logic: 2.153ns(36.753%), Route: 3.705ns(63.247%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        13.461      13.461 r                        
 B5                                                      0.000      13.461 r       sys_clk (port)   
                                   net (fanout=1)        0.093      13.554         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      14.489 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.489         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      14.545 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      15.653         _N9              
 USCM_74_104/CLK_USCM              td                    0.000      15.653 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.690      17.343         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.444      17.787 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      18.192         video_clk_w      
 USCM_74_106/CLK_USCM              td                    0.000      18.192 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.538      19.730         video_clk        
 CLMA_98_300/CLK                                                           r       dvi_encoder_m0/encg/cnt[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         1.068      20.798                          
 clock uncertainty                                      -0.150      20.648                          

 Setup time                                             -0.133      20.515                          

 Data required time                                                 20.515                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.515                          
 Data arrival time                                                 -13.230                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.285                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encg/n0q_m[0]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/encg/cnt[2]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.269
  Launch Clock Delay      :  7.372
  Clock Pessimism Removal :  1.068

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.523       5.093 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         video_clk_w      
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.802       7.372         video_clk        
 CLMA_114_304/CLK                                                          r       dvi_encoder_m0/encg/n0q_m[0]/opit_0_L5Q_perm/CLK

 CLMA_114_304/Q1                   tco                   0.261       7.633 r       dvi_encoder_m0/encg/n0q_m[0]/opit_0_L5Q_perm/Q
                                   net (fanout=10)       0.796       8.429         dvi_encoder_m0/encg/nb9 [0]
 CLMS_102_301/Y1                   td                    0.416       8.845 r       dvi_encoder_m0/encg/N94.eq_0/gateop_A2/Y1
                                   net (fanout=1)        0.581       9.426         _N3              
 CLMA_106_296/Y0                   td                    0.164       9.590 r       dvi_encoder_m0/encg/N237_1/gateop_perm/Z
                                   net (fanout=18)       0.463      10.053         dvi_encoder_m0/encg/N228
 CLMA_98_297/Y0                    td                    0.164      10.217 r       dvi_encoder_m0/encg/N243_7[1]/gateop_perm/Z
                                   net (fanout=1)        0.603      10.820         dvi_encoder_m0/encg/nb9 [1]
                                                         0.387      11.207 r       dvi_encoder_m0/encg/N243_8_1/gateop_A2/Cout
                                                         0.000      11.207         dvi_encoder_m0/encg/_N513
 CLMA_98_289/Y2                    td                    0.198      11.405 r       dvi_encoder_m0/encg/N243_8_3/gateop_A2/Y0
                                   net (fanout=2)        0.627      12.032         dvi_encoder_m0/encg/nb6 [2]
 CLMS_94_313/Y2                    td                    0.389      12.421 r       dvi_encoder_m0/encg/N243_5.fsub_3/gateop_A2/Y0
                                   net (fanout=1)        0.588      13.009         dvi_encoder_m0/encg/nb5 [2]
 CLMA_98_300/A4                                                            r       dvi_encoder_m0/encg/cnt[2]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  13.009         Logic Levels: 5  
                                                                                   Logic: 1.979ns(35.107%), Route: 3.658ns(64.893%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        13.461      13.461 r                        
 B5                                                      0.000      13.461 r       sys_clk (port)   
                                   net (fanout=1)        0.093      13.554         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      14.489 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.489         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      14.545 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      15.653         _N9              
 USCM_74_104/CLK_USCM              td                    0.000      15.653 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.690      17.343         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.444      17.787 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      18.192         video_clk_w      
 USCM_74_106/CLK_USCM              td                    0.000      18.192 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.538      19.730         video_clk        
 CLMA_98_300/CLK                                                           r       dvi_encoder_m0/encg/cnt[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         1.068      20.798                          
 clock uncertainty                                      -0.150      20.648                          

 Setup time                                             -0.130      20.518                          

 Data required time                                                 20.518                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.518                          
 Data arrival time                                                 -13.009                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.509                          
====================================================================================================

====================================================================================================

Startpoint  : osd_display_m0/osd_ram_addr[9]/opit_0_A2Q21/CLK
Endpoint    : osd_display_m0/osd_rom_m0/U_ipml_rom_osd_rom/U_ipml_spram_osd_rom/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADA0[9]
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.045  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.377
  Launch Clock Delay      :  6.264
  Clock Pessimism Removal :  -1.068

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.690       3.882         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.444       4.326 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         video_clk_w      
 USCM_74_106/CLK_USCM              td                    0.000       4.731 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.533       6.264         video_clk        
 CLMA_118_292/CLK                                                          r       osd_display_m0/osd_ram_addr[9]/opit_0_A2Q21/CLK

 CLMA_118_292/Q1                   tco                   0.223       6.487 f       osd_display_m0/osd_ram_addr[9]/opit_0_A2Q21/Q1
                                   net (fanout=3)        0.190       6.677         osd_display_m0/osd_ram_addr [9]
 DRM_122_288/ADA0[9]                                                       f       osd_display_m0/osd_rom_m0/U_ipml_rom_osd_rom/U_ipml_spram_osd_rom/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADA0[9]

 Data arrival time                                                   6.677         Logic Levels: 0  
                                                                                   Logic: 0.223ns(53.995%), Route: 0.190ns(46.005%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.523       5.093 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         video_clk_w      
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.807       7.377         video_clk        
 DRM_122_288/CLKA[0]                                                       r       osd_display_m0/osd_rom_m0/U_ipml_rom_osd_rom/U_ipml_spram_osd_rom/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -1.068       6.309                          
 clock uncertainty                                       0.000       6.309                          

 Hold time                                               0.142       6.451                          

 Data required time                                                  6.451                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.451                          
 Data arrival time                                                  -6.677                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.226                          
====================================================================================================

====================================================================================================

Startpoint  : osd_display_m0/osd_ram_addr[13]/opit_0_A2Q21/CLK
Endpoint    : osd_display_m0/osd_rom_m0/U_ipml_rom_osd_rom/U_ipml_spram_osd_rom/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADA0[12]
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.050  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.377
  Launch Clock Delay      :  6.259
  Clock Pessimism Removal :  -1.068

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.690       3.882         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.444       4.326 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         video_clk_w      
 USCM_74_106/CLK_USCM              td                    0.000       4.731 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.528       6.259         video_clk        
 CLMA_118_296/CLK                                                          r       osd_display_m0/osd_ram_addr[13]/opit_0_A2Q21/CLK

 CLMA_118_296/Q0                   tco                   0.223       6.482 f       osd_display_m0/osd_ram_addr[13]/opit_0_A2Q21/Q0
                                   net (fanout=3)        0.244       6.726         osd_display_m0/osd_ram_addr [12]
 DRM_122_288/ADA0[12]                                                      f       osd_display_m0/osd_rom_m0/U_ipml_rom_osd_rom/U_ipml_spram_osd_rom/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADA0[12]

 Data arrival time                                                   6.726         Logic Levels: 0  
                                                                                   Logic: 0.223ns(47.752%), Route: 0.244ns(52.248%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.523       5.093 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         video_clk_w      
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.807       7.377         video_clk        
 DRM_122_288/CLKA[0]                                                       r       osd_display_m0/osd_rom_m0/U_ipml_rom_osd_rom/U_ipml_spram_osd_rom/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -1.068       6.309                          
 clock uncertainty                                       0.000       6.309                          

 Hold time                                               0.142       6.451                          

 Data required time                                                  6.451                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.451                          
 Data arrival time                                                  -6.726                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.275                          
====================================================================================================

====================================================================================================

Startpoint  : osd_display_m0/timing_gen_xy_m0/i_data_d0[13]/opit_0/CLK
Endpoint    : osd_display_m0/timing_gen_xy_m0/i_data_d1[13]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.023  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.410
  Launch Clock Delay      :  6.300
  Clock Pessimism Removal :  -1.087

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.690       3.882         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.444       4.326 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         video_clk_w      
 USCM_74_106/CLK_USCM              td                    0.000       4.731 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.569       6.300         video_clk        
 CLMA_126_268/CLK                                                          r       osd_display_m0/timing_gen_xy_m0/i_data_d0[13]/opit_0/CLK

 CLMA_126_268/Q0                   tco                   0.223       6.523 f       osd_display_m0/timing_gen_xy_m0/i_data_d0[13]/opit_0/Q
                                   net (fanout=1)        0.114       6.637         osd_display_m0/timing_gen_xy_m0/i_data_d0 [13]
 CLMS_126_277/AD                                                           f       osd_display_m0/timing_gen_xy_m0/i_data_d1[13]/opit_0/D

 Data arrival time                                                   6.637         Logic Levels: 0  
                                                                                   Logic: 0.223ns(66.172%), Route: 0.114ns(33.828%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.523       5.093 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         video_clk_w      
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.840       7.410         video_clk        
 CLMS_126_277/CLK                                                          r       osd_display_m0/timing_gen_xy_m0/i_data_d1[13]/opit_0/CLK
 clock pessimism                                        -1.087       6.323                          
 clock uncertainty                                       0.000       6.323                          

 Hold time                                               0.033       6.356                          

 Data required time                                                  6.356                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.356                          
 Data arrival time                                                  -6.637                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.281                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2h[0]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/opit_1_IOL/D[0]
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.021  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.316
  Launch Clock Delay      :  7.405
  Clock Pessimism Removal :  1.068

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477       5.568         video_clk5x_w    
 USCM_74_105/CLK_USCM              td                    0.000       5.568 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.837       7.405         video_clk5x      
 CLMA_142_328/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2h[0]/opit_0_L5Q_perm/CLK

 CLMA_142_328/Q0                   tco                   0.261       7.666 r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2h[0]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.750       8.416         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2h [0]
 CLMA_146_353/Y1                   td                    0.169       8.585 r       dvi_encoder_m0/serdes_4b_10to1_m0/N69/gateop_perm/Z
                                   net (fanout=1)        0.417       9.002         dvi_encoder_m0/serdes_4b_10to1_m0/N69
 IOL_151_349/TX_DATA[0]                                                    r       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/opit_1_IOL/D[0]

 Data arrival time                                                   9.002         Logic Levels: 1  
                                                                                   Logic: 0.430ns(26.925%), Route: 1.167ns(73.075%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.692       2.692 r                        
 B5                                                      0.000       2.692 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.785         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       3.720 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.720         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       3.776 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       4.884         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       4.884 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.690       6.574         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442       7.016 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405       7.421         video_clk5x_w    
 USCM_74_105/CLK_USCM              td                    0.000       7.421 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.587       9.008         video_clk5x      
 IOL_151_349/CLK_SYS                                                       r       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/opit_1_IOL/SYSCLK
 clock pessimism                                         1.068      10.076                          
 clock uncertainty                                      -0.150       9.926                          

 Setup time                                             -0.156       9.770                          

 Data required time                                                  9.770                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.770                          
 Data arrival time                                                  -9.002                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.768                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[0]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft4/opit_1_IOL/D[0]
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.043  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.281
  Launch Clock Delay      :  7.392
  Clock Pessimism Removal :  1.068

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477       5.568         video_clk5x_w    
 USCM_74_105/CLK_USCM              td                    0.000       5.568 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.824       7.392         video_clk5x      
 CLMA_138_297/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[0]/opit_0_L5Q_perm/CLK

 CLMA_138_297/Q0                   tco                   0.261       7.653 r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[0]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.582       8.235         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h [0]
 CLMA_146_300/Y2                   td                    0.165       8.400 r       dvi_encoder_m0/serdes_4b_10to1_m0/N60/gateop_perm/Z
                                   net (fanout=1)        0.418       8.818         dvi_encoder_m0/serdes_4b_10to1_m0/N60
 IOL_151_297/TX_DATA[0]                                                    r       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft4/opit_1_IOL/D[0]

 Data arrival time                                                   8.818         Logic Levels: 1  
                                                                                   Logic: 0.426ns(29.874%), Route: 1.000ns(70.126%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.692       2.692 r                        
 B5                                                      0.000       2.692 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.785         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       3.720 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.720         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       3.776 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       4.884         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       4.884 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.690       6.574         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442       7.016 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405       7.421         video_clk5x_w    
 USCM_74_105/CLK_USCM              td                    0.000       7.421 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.552       8.973         video_clk5x      
 IOL_151_297/CLK_SYS                                                       r       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft4/opit_1_IOL/SYSCLK
 clock pessimism                                         1.068      10.041                          
 clock uncertainty                                      -0.150       9.891                          

 Setup time                                             -0.156       9.735                          

 Data required time                                                  9.735                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.735                          
 Data arrival time                                                  -8.818                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.917                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[0]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft7/opit_1_IOL/D[1]
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.281
  Launch Clock Delay      :  7.379
  Clock Pessimism Removal :  1.068

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477       5.568         video_clk5x_w    
 USCM_74_105/CLK_USCM              td                    0.000       5.568 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.811       7.379         video_clk5x      
 CLMS_134_313/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[0]/opit_0_L5Q_perm/CLK

 CLMS_134_313/Q0                   tco                   0.261       7.640 r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[0]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.596       8.236         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l [0]
 CLMA_146_321/Y0                   td                    0.164       8.400 r       dvi_encoder_m0/serdes_4b_10to1_m0/N86/gateop_perm/Z
                                   net (fanout=1)        0.414       8.814         dvi_encoder_m0/serdes_4b_10to1_m0/N86
 IOL_151_321/TX_DATA[1]                                                    r       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft7/opit_1_IOL/D[1]

 Data arrival time                                                   8.814         Logic Levels: 1  
                                                                                   Logic: 0.425ns(29.617%), Route: 1.010ns(70.383%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.692       2.692 r                        
 B5                                                      0.000       2.692 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.785         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       3.720 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.720         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       3.776 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       4.884         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       4.884 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.690       6.574         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442       7.016 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405       7.421         video_clk5x_w    
 USCM_74_105/CLK_USCM              td                    0.000       7.421 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.552       8.973         video_clk5x      
 IOL_151_321/CLK_SYS                                                       r       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft7/opit_1_IOL/SYSCLK
 clock pessimism                                         1.068      10.041                          
 clock uncertainty                                      -0.150       9.891                          

 Setup time                                             -0.156       9.735                          

 Data required time                                                  9.735                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.735                          
 Data arrival time                                                  -8.814                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.921                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.382
  Launch Clock Delay      :  6.262
  Clock Pessimism Removal :  -1.120

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.690       3.882         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442       4.324 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405       4.729         video_clk5x_w    
 USCM_74_105/CLK_USCM              td                    0.000       4.729 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.533       6.262         video_clk5x      
 CLMA_138_304/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/CLK

 CLMA_138_304/Q0                   tco                   0.223       6.485 f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.144       6.629         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5 [0]
 CLMA_138_304/A4                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   6.629         Logic Levels: 0  
                                                                                   Logic: 0.223ns(60.763%), Route: 0.144ns(39.237%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477       5.568         video_clk5x_w    
 USCM_74_105/CLK_USCM              td                    0.000       5.568 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.814       7.382         video_clk5x      
 CLMA_138_304/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -1.120       6.262                          
 clock uncertainty                                       0.000       6.262                          

 Hold time                                              -0.081       6.181                          

 Data required time                                                  6.181                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.181                          
 Data arrival time                                                  -6.629                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.448                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[2]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.382
  Launch Clock Delay      :  6.262
  Clock Pessimism Removal :  -1.120

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.690       3.882         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442       4.324 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405       4.729         video_clk5x_w    
 USCM_74_105/CLK_USCM              td                    0.000       4.729 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.533       6.262         video_clk5x      
 CLMA_138_304/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/CLK

 CLMA_138_304/Q0                   tco                   0.223       6.485 f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.144       6.629         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5 [0]
 CLMA_138_304/C4                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[2]/opit_0_L5Q_perm/L4

 Data arrival time                                                   6.629         Logic Levels: 0  
                                                                                   Logic: 0.223ns(60.763%), Route: 0.144ns(39.237%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477       5.568         video_clk5x_w    
 USCM_74_105/CLK_USCM              td                    0.000       5.568 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.814       7.382         video_clk5x      
 CLMA_138_304/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -1.120       6.262                          
 clock uncertainty                                       0.000       6.262                          

 Hold time                                              -0.082       6.180                          

 Data required time                                                  6.180                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.180                          
 Data arrival time                                                  -6.629                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.449                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[1]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.382
  Launch Clock Delay      :  6.262
  Clock Pessimism Removal :  -1.120

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.690       3.882         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442       4.324 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405       4.729         video_clk5x_w    
 USCM_74_105/CLK_USCM              td                    0.000       4.729 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.533       6.262         video_clk5x      
 CLMA_138_304/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/CLK

 CLMA_138_304/Q0                   tco                   0.223       6.485 f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.144       6.629         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5 [0]
 CLMA_138_304/B4                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[1]/opit_0_L5Q_perm/L4

 Data arrival time                                                   6.629         Logic Levels: 0  
                                                                                   Logic: 0.223ns(60.763%), Route: 0.144ns(39.237%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477       5.568         video_clk5x_w    
 USCM_74_105/CLK_USCM              td                    0.000       5.568 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.814       7.382         video_clk5x      
 CLMA_138_304/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -1.120       6.262                          
 clock uncertainty                                       0.000       6.262                          

 Hold time                                              -0.084       6.178                          

 Data required time                                                  6.178                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.178                          
 Data arrival time                                                  -6.629                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.451                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encb/dout[9]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[4]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.434  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.253
  Launch Clock Delay      :  7.375
  Clock Pessimism Removal :  0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                     36223.551   36223.551 r                        
 B5                                                      0.000   36223.551 r       sys_clk (port)   
                                   net (fanout=1)        0.093   36223.644         sys_clk          
 IOBD_0_298/DIN                    td                    1.100   36224.744 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   36224.744         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067   36224.811 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304   36226.115         _N9              
 USCM_74_104/CLK_USCM              td                    0.000   36226.115 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        2.006   36228.121         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.523   36228.644 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477   36229.121         video_clk_w      
 USCM_74_106/CLK_USCM              td                    0.000   36229.121 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.805   36230.926         video_clk        
 CLMS_126_305/CLK                                                          r       dvi_encoder_m0/encb/dout[9]/opit_0_inv_MUX4TO1Q/CLK

 CLMS_126_305/Q0                   tco                   0.261   36231.187 r       dvi_encoder_m0/encb/dout[9]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=1)        0.888   36232.075         dvi_encoder_m0/blue [9]
 CLMA_126_304/A4                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[4]/opit_0_L5Q_perm/L4

 Data arrival time                                               36232.075         Logic Levels: 0  
                                                                                   Logic: 0.261ns(22.715%), Route: 0.888ns(77.285%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     36223.552   36223.552 r                        
 B5                                                      0.000   36223.552 r       sys_clk (port)   
                                   net (fanout=1)        0.093   36223.645         sys_clk          
 IOBD_0_298/DIN                    td                    0.935   36224.580 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   36224.580         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056   36224.636 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108   36225.744         _N9              
 USCM_74_104/CLK_USCM              td                    0.000   36225.744 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.690   36227.434         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442   36227.876 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405   36228.281         video_clk5x_w    
 USCM_74_105/CLK_USCM              td                    0.000   36228.281 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.524   36229.805         video_clk5x      
 CLMA_126_304/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.688   36230.493                          
 clock uncertainty                                      -0.150   36230.343                          

 Setup time                                             -0.130   36230.213                          

 Data required time                                              36230.213                          
----------------------------------------------------------------------------------------------------
 Data required time                                              36230.213                          
 Data arrival time                                              -36232.075                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.862                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encb/dout[2]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[1]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.434  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.259
  Launch Clock Delay      :  7.381
  Clock Pessimism Removal :  0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                     36223.551   36223.551 r                        
 B5                                                      0.000   36223.551 r       sys_clk (port)   
                                   net (fanout=1)        0.093   36223.644         sys_clk          
 IOBD_0_298/DIN                    td                    1.100   36224.744 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   36224.744         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067   36224.811 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304   36226.115         _N9              
 USCM_74_104/CLK_USCM              td                    0.000   36226.115 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        2.006   36228.121         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.523   36228.644 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477   36229.121         video_clk_w      
 USCM_74_106/CLK_USCM              td                    0.000   36229.121 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.811   36230.932         video_clk        
 CLMS_134_305/CLK                                                          r       dvi_encoder_m0/encb/dout[2]/opit_0_inv_MUX4TO1Q/CLK

 CLMS_134_305/Q2                   tco                   0.261   36231.193 r       dvi_encoder_m0/encb/dout[2]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=1)        0.884   36232.077         dvi_encoder_m0/blue [2]
 CLMA_134_304/C4                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[1]/opit_0_L5Q_perm/L4

 Data arrival time                                               36232.077         Logic Levels: 0  
                                                                                   Logic: 0.261ns(22.795%), Route: 0.884ns(77.205%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     36223.552   36223.552 r                        
 B5                                                      0.000   36223.552 r       sys_clk (port)   
                                   net (fanout=1)        0.093   36223.645         sys_clk          
 IOBD_0_298/DIN                    td                    0.935   36224.580 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   36224.580         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056   36224.636 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108   36225.744         _N9              
 USCM_74_104/CLK_USCM              td                    0.000   36225.744 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.690   36227.434         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442   36227.876 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405   36228.281         video_clk5x_w    
 USCM_74_105/CLK_USCM              td                    0.000   36228.281 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.530   36229.811         video_clk5x      
 CLMA_134_304/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.688   36230.499                          
 clock uncertainty                                      -0.150   36230.349                          

 Setup time                                             -0.133   36230.216                          

 Data required time                                              36230.216                          
----------------------------------------------------------------------------------------------------
 Data required time                                              36230.216                          
 Data arrival time                                              -36232.077                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.861                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encg/dout[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[3]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.434  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.247
  Launch Clock Delay      :  7.369
  Clock Pessimism Removal :  0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                     36223.551   36223.551 r                        
 B5                                                      0.000   36223.551 r       sys_clk (port)   
                                   net (fanout=1)        0.093   36223.644         sys_clk          
 IOBD_0_298/DIN                    td                    1.100   36224.744 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   36224.744         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067   36224.811 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304   36226.115         _N9              
 USCM_74_104/CLK_USCM              td                    0.000   36226.115 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        2.006   36228.121         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.523   36228.644 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477   36229.121         video_clk_w      
 USCM_74_106/CLK_USCM              td                    0.000   36229.121 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.799   36230.920         video_clk        
 CLMA_118_305/CLK                                                          r       dvi_encoder_m0/encg/dout[7]/opit_0_inv_L5Q_perm/CLK

 CLMA_118_305/Q2                   tco                   0.261   36231.181 r       dvi_encoder_m0/encg/dout[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.884   36232.065         dvi_encoder_m0/red [7]
 CLMA_118_304/C4                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[3]/opit_0_L5Q_perm/L4

 Data arrival time                                               36232.065         Logic Levels: 0  
                                                                                   Logic: 0.261ns(22.795%), Route: 0.884ns(77.205%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     36223.552   36223.552 r                        
 B5                                                      0.000   36223.552 r       sys_clk (port)   
                                   net (fanout=1)        0.093   36223.645         sys_clk          
 IOBD_0_298/DIN                    td                    0.935   36224.580 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   36224.580         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056   36224.636 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108   36225.744         _N9              
 USCM_74_104/CLK_USCM              td                    0.000   36225.744 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.690   36227.434         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442   36227.876 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405   36228.281         video_clk5x_w    
 USCM_74_105/CLK_USCM              td                    0.000   36228.281 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.518   36229.799         video_clk5x      
 CLMA_118_304/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.688   36230.487                          
 clock uncertainty                                      -0.150   36230.337                          

 Setup time                                             -0.133   36230.204                          

 Data required time                                              36230.204                          
----------------------------------------------------------------------------------------------------
 Data required time                                              36230.204                          
 Data arrival time                                              -36232.065                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.861                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encg/dout[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2h[2]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.427  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.377
  Launch Clock Delay      :  6.262
  Clock Pessimism Removal :  -0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.690       3.882         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.444       4.326 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         video_clk_w      
 USCM_74_106/CLK_USCM              td                    0.000       4.731 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.531       6.262         video_clk        
 CLMS_114_297/CLK                                                          r       dvi_encoder_m0/encg/dout[4]/opit_0_inv_L5Q_perm/CLK

 CLMS_114_297/Q0                   tco                   0.223       6.485 f       dvi_encoder_m0/encg/dout[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.244       6.729         dvi_encoder_m0/red [4]
 CLMA_118_297/A4                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2h[2]/opit_0_L5Q_perm/L4

 Data arrival time                                                   6.729         Logic Levels: 0  
                                                                                   Logic: 0.223ns(47.752%), Route: 0.244ns(52.248%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477       5.568         video_clk5x_w    
 USCM_74_105/CLK_USCM              td                    0.000       5.568 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.809       7.377         video_clk5x      
 CLMA_118_297/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2h[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.688       6.689                          
 clock uncertainty                                       0.150       6.839                          

 Hold time                                              -0.081       6.758                          

 Data required time                                                  6.758                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.758                          
 Data arrival time                                                  -6.729                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.029                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encr/dout[9]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l[4]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.427  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.392
  Launch Clock Delay      :  6.277
  Clock Pessimism Removal :  -0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.690       3.882         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.444       4.326 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         video_clk_w      
 USCM_74_106/CLK_USCM              td                    0.000       4.731 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.546       6.277         video_clk        
 CLMS_114_285/CLK                                                          r       dvi_encoder_m0/encr/dout[9]/opit_0_inv_MUX4TO1Q/CLK

 CLMS_114_285/Q0                   tco                   0.223       6.500 f       dvi_encoder_m0/encr/dout[9]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=1)        0.245       6.745         dvi_encoder_m0/green [9]
 CLMA_118_285/A4                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l[4]/opit_0_L5Q_perm/L4

 Data arrival time                                                   6.745         Logic Levels: 0  
                                                                                   Logic: 0.223ns(47.650%), Route: 0.245ns(52.350%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477       5.568         video_clk5x_w    
 USCM_74_105/CLK_USCM              td                    0.000       5.568 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.824       7.392         video_clk5x      
 CLMA_118_285/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.688       6.704                          
 clock uncertainty                                       0.150       6.854                          

 Hold time                                              -0.081       6.773                          

 Data required time                                                  6.773                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.773                          
 Data arrival time                                                  -6.745                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.028                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encg/dout[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[1]/opit_0_L5Q/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.427  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.373
  Launch Clock Delay      :  6.258
  Clock Pessimism Removal :  -0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.690       3.882         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.444       4.326 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         video_clk_w      
 USCM_74_106/CLK_USCM              td                    0.000       4.731 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.527       6.258         video_clk        
 CLMA_130_312/CLK                                                          r       dvi_encoder_m0/encg/dout[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_130_312/Q3                   tco                   0.223       6.481 f       dvi_encoder_m0/encg/dout[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.244       6.725         dvi_encoder_m0/red [3]
 CLMA_126_312/D4                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[1]/opit_0_L5Q/L4

 Data arrival time                                                   6.725         Logic Levels: 0  
                                                                                   Logic: 0.223ns(47.752%), Route: 0.244ns(52.248%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477       5.568         video_clk5x_w    
 USCM_74_105/CLK_USCM              td                    0.000       5.568 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.805       7.373         video_clk5x      
 CLMA_126_312/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[1]/opit_0_L5Q/CLK
 clock pessimism                                        -0.688       6.685                          
 clock uncertainty                                       0.150       6.835                          

 Hold time                                              -0.083       6.752                          

 Data required time                                                  6.752                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.752                          
 Data arrival time                                                  -6.725                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.027                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/opit_1_IOL/SYSCLK
Endpoint    : tmds_data_n[2] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (falling edge)
                                                         0.000       0.000 f                        
 B5                                                      0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.200       1.293 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.293         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.066       1.359 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.310       2.669         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       2.669 f       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        2.021       4.690         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.211 f       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.485       5.696         video_clk5x_w    
 USCM_74_105/CLK_USCM              td                    0.000       5.696 f       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.835       7.531         video_clk5x      
 IOL_151_349/CLK_SYS                                                       f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/opit_1_IOL/SYSCLK

 IOL_151_349/DO                    tco                   0.463       7.994 r       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/opit_1_IOL/PADO
                                   net (fanout=1)        0.000       7.994         dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/ntO
 IOBS_152_349/PAD                  td                    2.104      10.098 r       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/opit_0/O
                                   net (fanout=1)        0.096      10.194         nt_tmds_data_n[2]
 A10                                                                       r       tmds_data_n[2] (port)

 Data arrival time                                                  10.194         Logic Levels: 1  
                                                                                   Logic: 2.567ns(96.395%), Route: 0.096ns(3.605%)
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft1/opit_1_IOL/SYSCLK
Endpoint    : tmds_data_p[2] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (falling edge)
                                                         0.000       0.000 f                        
 B5                                                      0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.200       1.293 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.293         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.066       1.359 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.310       2.669         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       2.669 f       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        2.021       4.690         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.211 f       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.485       5.696         video_clk5x_w    
 USCM_74_105/CLK_USCM              td                    0.000       5.696 f       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.835       7.531         video_clk5x      
 IOL_151_350/CLK_SYS                                                       f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft1/opit_1_IOL/SYSCLK

 IOL_151_350/DO                    tco                   0.463       7.994 r       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft1/opit_1_IOL/PADO
                                   net (fanout=1)        0.000       7.994         dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft1/ntO
 IOBD_152_350/PAD                  td                    2.104      10.098 r       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft1/opit_0/O
                                   net (fanout=1)        0.092      10.190         nt_tmds_data_p[2]
 B10                                                                       r       tmds_data_p[2] (port)

 Data arrival time                                                  10.190         Logic Levels: 1  
                                                                                   Logic: 2.567ns(96.540%), Route: 0.092ns(3.460%)
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft6/opit_1_IOL/SYSCLK
Endpoint    : tmds_data_n[1] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (falling edge)
                                                         0.000       0.000 f                        
 B5                                                      0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.200       1.293 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.293         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.066       1.359 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.310       2.669         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       2.669 f       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        2.021       4.690         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.211 f       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.485       5.696         video_clk5x_w    
 USCM_74_105/CLK_USCM              td                    0.000       5.696 f       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.820       7.516         video_clk5x      
 IOL_151_337/CLK_SYS                                                       f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft6/opit_1_IOL/SYSCLK

 IOL_151_337/DO                    tco                   0.463       7.979 r       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft6/opit_1_IOL/PADO
                                   net (fanout=1)        0.000       7.979         dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft6/ntO
 IOBS_152_337/PAD                  td                    2.104      10.083 r       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft6/opit_0/O
                                   net (fanout=1)        0.095      10.178         nt_tmds_data_n[1]
 A11                                                                       r       tmds_data_n[1] (port)

 Data arrival time                                                  10.178         Logic Levels: 1  
                                                                                   Logic: 2.567ns(96.431%), Route: 0.095ns(3.569%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : color_bar_m0/h_cnt[3]/opit_0_inv_A2Q21/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 f       rst_n (port)     
                                   net (fanout=1)        0.145       0.145         rst_n            
 IOBD_152_106/DIN                  td                    1.020       1.165 f       rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         rst_n_ibuf/ntD   
 IOL_151_106/RX_DATA_DD            td                    0.095       1.260 f       rst_n_ibuf/opit_1/OUT
                                   net (fanout=53)       1.741       3.001         nt_rst_n         
 CLMA_126_252/RS                                                           f       color_bar_m0/h_cnt[3]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   3.001         Logic Levels: 2  
                                                                                   Logic: 1.115ns(37.154%), Route: 1.886ns(62.846%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : color_bar_m0/h_cnt[1]/opit_0_inv_A2Q21/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 f       rst_n (port)     
                                   net (fanout=1)        0.145       0.145         rst_n            
 IOBD_152_106/DIN                  td                    1.020       1.165 f       rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         rst_n_ibuf/ntD   
 IOL_151_106/RX_DATA_DD            td                    0.095       1.260 f       rst_n_ibuf/opit_1/OUT
                                   net (fanout=53)       1.741       3.001         nt_rst_n         
 CLMA_126_252/RS                                                           f       color_bar_m0/h_cnt[1]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   3.001         Logic Levels: 2  
                                                                                   Logic: 1.115ns(37.154%), Route: 1.886ns(62.846%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : color_bar_m0/h_active/opit_0_inv_L5Q_perm/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 f       rst_n (port)     
                                   net (fanout=1)        0.145       0.145         rst_n            
 IOBD_152_106/DIN                  td                    1.020       1.165 f       rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         rst_n_ibuf/ntD   
 IOL_151_106/RX_DATA_DD            td                    0.095       1.260 f       rst_n_ibuf/opit_1/OUT
                                   net (fanout=53)       1.838       3.098         nt_rst_n         
 CLMS_126_257/RS                                                           f       color_bar_m0/h_active/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.098         Logic Levels: 2  
                                                                                   Logic: 1.115ns(35.991%), Route: 1.983ns(64.009%)
====================================================================================================

{sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.807       6.705           0.898           High Pulse Width  DRM_122_288/CLKA[0]     osd_display_m0/osd_rom_m0/U_ipml_rom_osd_rom/U_ipml_spram_osd_rom/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 5.807       6.705           0.898           High Pulse Width  DRM_122_288/CLKB[0]     osd_display_m0/osd_rom_m0/U_ipml_rom_osd_rom/U_ipml_spram_osd_rom/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 5.834       6.732           0.898           Low Pulse Width   DRM_122_288/CLKB[0]     osd_display_m0/osd_rom_m0/U_ipml_rom_osd_rom/U_ipml_spram_osd_rom/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
====================================================================================================

{sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 -0.196      1.321           1.517           High Pulse Width  IOL_151_349/CLK_SYS     dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/opit_1_IOL/SYSCLK
 -0.196      1.321           1.517           High Pulse Width  IOL_151_321/CLK_SYS     dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft7/opit_1_IOL/SYSCLK
 -0.196      1.321           1.517           High Pulse Width  IOL_151_322/CLK_SYS     dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft3/opit_1_IOL/SYSCLK
====================================================================================================

====================================================================================================
Fast Corner: 1200mV 0C
****************************************************************************************************
====================================================================================================

Startpoint  : dvi_encoder_m0/encg/n1q_m[1]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/encg/cnt[4]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.021  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.177
  Launch Clock Delay      :  5.943
  Clock Pessimism Removal :  0.745

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.651       3.718         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.390       4.108 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         video_clk_w      
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.467       5.943         video_clk        
 CLMA_118_300/CLK                                                          r       dvi_encoder_m0/encg/n1q_m[1]/opit_0_L5Q_perm/CLK

 CLMA_118_300/Q2                   tco                   0.209       6.152 r       dvi_encoder_m0/encg/n1q_m[1]/opit_0_L5Q_perm/Q
                                   net (fanout=7)        0.523       6.675         dvi_encoder_m0/encg/n1q_m [1]
 CLMS_102_301/Y1                   td                    0.420       7.095 r       dvi_encoder_m0/encg/N94.eq_0/gateop_A2/Y1
                                   net (fanout=1)        0.471       7.566         _N3              
 CLMA_106_296/Y0                   td                    0.131       7.697 r       dvi_encoder_m0/encg/N237_1/gateop_perm/Z
                                   net (fanout=18)       0.364       8.061         dvi_encoder_m0/encg/N228
 CLMA_98_297/Y0                    td                    0.131       8.192 r       dvi_encoder_m0/encg/N243_7[1]/gateop_perm/Z
                                   net (fanout=1)        0.468       8.660         dvi_encoder_m0/encg/nb9 [1]
                                                         0.310       8.970 r       dvi_encoder_m0/encg/N243_8_1/gateop_A2/Cout
                                                         0.000       8.970         dvi_encoder_m0/encg/_N513
 CLMA_98_289/Y3                    td                    0.305       9.275 r       dvi_encoder_m0/encg/N243_8_3/gateop_A2/Y1
                                   net (fanout=2)        0.515       9.790         dvi_encoder_m0/encg/nb6 [3]
 CLMS_94_313/COUT                  td                    0.346      10.136 r       dvi_encoder_m0/encg/N243_5.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.136         dvi_encoder_m0/encg/dvi_encoder_m0/encg/N243_5.co [4]
 CLMS_94_317/Y0                    td                    0.158      10.294 r       dvi_encoder_m0/encg/N243_5.fsub_5/gateop_perm/Y
                                   net (fanout=1)        0.484      10.778         dvi_encoder_m0/encg/nb5 [4]
 CLMA_98_300/D4                                                            r       dvi_encoder_m0/encg/cnt[4]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  10.778         Logic Levels: 6  
                                                                                   Logic: 2.010ns(41.572%), Route: 2.825ns(58.428%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        13.461      13.461 r                        
 B5                                                      0.000      13.461 r       sys_clk (port)   
                                   net (fanout=1)        0.093      13.554         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      14.335 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.335         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      14.376 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      15.270         _N9              
 USCM_74_104/CLK_USCM              td                    0.000      15.270 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.425      16.695         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.340      17.035 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      17.354         video_clk_w      
 USCM_74_106/CLK_USCM              td                    0.000      17.354 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.284      18.638         video_clk        
 CLMA_98_300/CLK                                                           r       dvi_encoder_m0/encg/cnt[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.745      19.383                          
 clock uncertainty                                      -0.150      19.233                          

 Setup time                                             -0.073      19.160                          

 Data required time                                                 19.160                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 19.160                          
 Data arrival time                                                 -10.778                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.382                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encg/n1q_m[1]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/encg/cnt[3]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.021  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.177
  Launch Clock Delay      :  5.943
  Clock Pessimism Removal :  0.745

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.651       3.718         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.390       4.108 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         video_clk_w      
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.467       5.943         video_clk        
 CLMA_118_300/CLK                                                          r       dvi_encoder_m0/encg/n1q_m[1]/opit_0_L5Q_perm/CLK

 CLMA_118_300/Q2                   tco                   0.209       6.152 r       dvi_encoder_m0/encg/n1q_m[1]/opit_0_L5Q_perm/Q
                                   net (fanout=7)        0.523       6.675         dvi_encoder_m0/encg/n1q_m [1]
 CLMS_102_301/Y1                   td                    0.420       7.095 r       dvi_encoder_m0/encg/N94.eq_0/gateop_A2/Y1
                                   net (fanout=1)        0.471       7.566         _N3              
 CLMA_106_296/Y0                   td                    0.131       7.697 r       dvi_encoder_m0/encg/N237_1/gateop_perm/Z
                                   net (fanout=18)       0.364       8.061         dvi_encoder_m0/encg/N228
 CLMA_98_297/Y0                    td                    0.131       8.192 r       dvi_encoder_m0/encg/N243_7[1]/gateop_perm/Z
                                   net (fanout=1)        0.468       8.660         dvi_encoder_m0/encg/nb9 [1]
                                                         0.310       8.970 r       dvi_encoder_m0/encg/N243_8_1/gateop_A2/Cout
                                                         0.000       8.970         dvi_encoder_m0/encg/_N513
 CLMA_98_289/Y3                    td                    0.305       9.275 r       dvi_encoder_m0/encg/N243_8_3/gateop_A2/Y1
                                   net (fanout=2)        0.515       9.790         dvi_encoder_m0/encg/nb6 [3]
 CLMS_94_313/Y3                    td                    0.305      10.095 r       dvi_encoder_m0/encg/N243_5.fsub_3/gateop_A2/Y1
                                   net (fanout=1)        0.459      10.554         dvi_encoder_m0/encg/nb5 [3]
 CLMA_98_300/B4                                                            r       dvi_encoder_m0/encg/cnt[3]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  10.554         Logic Levels: 5  
                                                                                   Logic: 1.811ns(39.276%), Route: 2.800ns(60.724%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        13.461      13.461 r                        
 B5                                                      0.000      13.461 r       sys_clk (port)   
                                   net (fanout=1)        0.093      13.554         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      14.335 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.335         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      14.376 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      15.270         _N9              
 USCM_74_104/CLK_USCM              td                    0.000      15.270 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.425      16.695         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.340      17.035 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      17.354         video_clk_w      
 USCM_74_106/CLK_USCM              td                    0.000      17.354 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.284      18.638         video_clk        
 CLMA_98_300/CLK                                                           r       dvi_encoder_m0/encg/cnt[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.745      19.383                          
 clock uncertainty                                      -0.150      19.233                          

 Setup time                                             -0.073      19.160                          

 Data required time                                                 19.160                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 19.160                          
 Data arrival time                                                 -10.554                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.606                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encr/n1q_m[1]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/encr/cnt[3]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.039  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.189
  Launch Clock Delay      :  5.973
  Clock Pessimism Removal :  0.745

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.651       3.718         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.390       4.108 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         video_clk_w      
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.497       5.973         video_clk        
 CLMA_126_280/CLK                                                          r       dvi_encoder_m0/encr/n1q_m[1]/opit_0_L5Q_perm/CLK

 CLMA_126_280/Q2                   tco                   0.209       6.182 r       dvi_encoder_m0/encr/n1q_m[1]/opit_0_L5Q_perm/Q
                                   net (fanout=7)        0.484       6.666         dvi_encoder_m0/encr/n1q_m [1]
 CLMA_118_277/Y1                   td                    0.420       7.086 r       dvi_encoder_m0/encr/N94.eq_0/gateop_A2/Y1
                                   net (fanout=1)        0.355       7.441         _N6              
 CLMA_114_276/Y0                   td                    0.131       7.572 r       dvi_encoder_m0/encr/N237_1/gateop_perm/Z
                                   net (fanout=20)       0.252       7.824         dvi_encoder_m0/encr/N228
 CLMA_114_276/Y2                   td                    0.132       7.956 r       dvi_encoder_m0/encr/N243_7[1]/gateop_perm/Z
                                   net (fanout=1)        0.479       8.435         dvi_encoder_m0/encr/nb9 [1]
 CLMA_114_288/Y1                   td                    0.307       8.742 r       dvi_encoder_m0/encr/N243_8_1/gateop_A2/Y1
                                   net (fanout=1)        0.533       9.275         dvi_encoder_m0/encr/nb6 [1]
                                                         0.307       9.582 r       dvi_encoder_m0/encr/N243_5.fsub_1/gateop_A2/Cout
                                                         0.000       9.582         dvi_encoder_m0/encr/dvi_encoder_m0/encr/N243_5.co [2]
 CLMA_106_289/Y3                   td                    0.305       9.887 r       dvi_encoder_m0/encr/N243_5.fsub_3/gateop_A2/Y1
                                   net (fanout=1)        0.578      10.465         dvi_encoder_m0/encr/nb5 [3]
 CLMA_106_285/C4                                                           r       dvi_encoder_m0/encr/cnt[3]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  10.465         Logic Levels: 5  
                                                                                   Logic: 1.811ns(40.316%), Route: 2.681ns(59.684%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        13.461      13.461 r                        
 B5                                                      0.000      13.461 r       sys_clk (port)   
                                   net (fanout=1)        0.093      13.554         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      14.335 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.335         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      14.376 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      15.270         _N9              
 USCM_74_104/CLK_USCM              td                    0.000      15.270 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.425      16.695         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.340      17.035 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      17.354         video_clk_w      
 USCM_74_106/CLK_USCM              td                    0.000      17.354 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.296      18.650         video_clk        
 CLMA_106_285/CLK                                                          r       dvi_encoder_m0/encr/cnt[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.745      19.395                          
 clock uncertainty                                      -0.150      19.245                          

 Setup time                                             -0.073      19.172                          

 Data required time                                                 19.172                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 19.172                          
 Data arrival time                                                 -10.465                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.707                          
====================================================================================================

====================================================================================================

Startpoint  : osd_display_m0/timing_gen_xy_m0/i_data_d0[13]/opit_0/CLK
Endpoint    : osd_display_m0/timing_gen_xy_m0/i_data_d1[13]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.017  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.977
  Launch Clock Delay      :  5.204
  Clock Pessimism Removal :  -0.756

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.425       3.234         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.340       3.574 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         video_clk_w      
 USCM_74_106/CLK_USCM              td                    0.000       3.893 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.311       5.204         video_clk        
 CLMA_126_268/CLK                                                          r       osd_display_m0/timing_gen_xy_m0/i_data_d0[13]/opit_0/CLK

 CLMA_126_268/Q0                   tco                   0.197       5.401 f       osd_display_m0/timing_gen_xy_m0/i_data_d0[13]/opit_0/Q
                                   net (fanout=1)        0.109       5.510         osd_display_m0/timing_gen_xy_m0/i_data_d0 [13]
 CLMS_126_277/AD                                                           f       osd_display_m0/timing_gen_xy_m0/i_data_d1[13]/opit_0/D

 Data arrival time                                                   5.510         Logic Levels: 0  
                                                                                   Logic: 0.197ns(64.379%), Route: 0.109ns(35.621%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.651       3.718         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.390       4.108 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         video_clk_w      
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.501       5.977         video_clk        
 CLMS_126_277/CLK                                                          r       osd_display_m0/timing_gen_xy_m0/i_data_d1[13]/opit_0/CLK
 clock pessimism                                        -0.756       5.221                          
 clock uncertainty                                       0.000       5.221                          

 Hold time                                               0.028       5.249                          

 Data required time                                                  5.249                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.249                          
 Data arrival time                                                  -5.510                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.261                          
====================================================================================================

====================================================================================================

Startpoint  : osd_display_m0/osd_ram_addr[9]/opit_0_A2Q21/CLK
Endpoint    : osd_display_m0/osd_rom_m0/U_ipml_rom_osd_rom/U_ipml_spram_osd_rom/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADA0[9]
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.032  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.946
  Launch Clock Delay      :  5.169
  Clock Pessimism Removal :  -0.745

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.425       3.234         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.340       3.574 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         video_clk_w      
 USCM_74_106/CLK_USCM              td                    0.000       3.893 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.276       5.169         video_clk        
 CLMA_118_292/CLK                                                          r       osd_display_m0/osd_ram_addr[9]/opit_0_A2Q21/CLK

 CLMA_118_292/Q1                   tco                   0.197       5.366 f       osd_display_m0/osd_ram_addr[9]/opit_0_A2Q21/Q1
                                   net (fanout=3)        0.182       5.548         osd_display_m0/osd_ram_addr [9]
 DRM_122_288/ADA0[9]                                                       f       osd_display_m0/osd_rom_m0/U_ipml_rom_osd_rom/U_ipml_spram_osd_rom/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADA0[9]

 Data arrival time                                                   5.548         Logic Levels: 0  
                                                                                   Logic: 0.197ns(51.979%), Route: 0.182ns(48.021%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.651       3.718         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.390       4.108 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         video_clk_w      
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.470       5.946         video_clk        
 DRM_122_288/CLKA[0]                                                       r       osd_display_m0/osd_rom_m0/U_ipml_rom_osd_rom/U_ipml_spram_osd_rom/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.745       5.201                          
 clock uncertainty                                       0.000       5.201                          

 Hold time                                               0.063       5.264                          

 Data required time                                                  5.264                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.264                          
 Data arrival time                                                  -5.548                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.284                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encb/c0_q/opit_0/CLK
Endpoint    : dvi_encoder_m0/encb/c0_reg/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.954
  Launch Clock Delay      :  5.171
  Clock Pessimism Removal :  -0.783

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.425       3.234         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.340       3.574 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         video_clk_w      
 USCM_74_106/CLK_USCM              td                    0.000       3.893 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.278       5.171         video_clk        
 CLMA_126_296/CLK                                                          r       dvi_encoder_m0/encb/c0_q/opit_0/CLK

 CLMA_126_296/Q3                   tco                   0.197       5.368 f       dvi_encoder_m0/encb/c0_q/opit_0/Q
                                   net (fanout=1)        0.139       5.507         dvi_encoder_m0/encb/c0_q
 CLMA_126_296/CD                                                           f       dvi_encoder_m0/encb/c0_reg/opit_0/D

 Data arrival time                                                   5.507         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.631%), Route: 0.139ns(41.369%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.651       3.718         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.390       4.108 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         video_clk_w      
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.478       5.954         video_clk        
 CLMA_126_296/CLK                                                          r       dvi_encoder_m0/encb/c0_reg/opit_0/CLK
 clock pessimism                                        -0.783       5.171                          
 clock uncertainty                                       0.000       5.171                          

 Hold time                                               0.027       5.198                          

 Data required time                                                  5.198                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.198                          
 Data arrival time                                                  -5.507                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.309                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2h[0]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/opit_1_IOL/D[0]
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.008  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.223
  Launch Clock Delay      :  5.976
  Clock Pessimism Removal :  0.745

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.651       3.718         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389       4.107 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368       4.475         video_clk5x_w    
 USCM_74_105/CLK_USCM              td                    0.000       4.475 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.501       5.976         video_clk5x      
 CLMA_142_328/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2h[0]/opit_0_L5Q_perm/CLK

 CLMA_142_328/Q0                   tco                   0.209       6.185 r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2h[0]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.598       6.783         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2h [0]
 CLMA_146_353/Y1                   td                    0.135       6.918 r       dvi_encoder_m0/serdes_4b_10to1_m0/N69/gateop_perm/Z
                                   net (fanout=1)        0.355       7.273         dvi_encoder_m0/serdes_4b_10to1_m0/N69
 IOL_151_349/TX_DATA[0]                                                    r       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/opit_1_IOL/D[0]

 Data arrival time                                                   7.273         Logic Levels: 1  
                                                                                   Logic: 0.344ns(26.523%), Route: 0.953ns(73.477%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.692       2.692 r                        
 B5                                                      0.000       2.692 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.785         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       3.566 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.566         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       3.607 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       4.501         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       4.501 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.425       5.926         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339       6.265 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319       6.584         video_clk5x_w    
 USCM_74_105/CLK_USCM              td                    0.000       6.584 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.331       7.915         video_clk5x      
 IOL_151_349/CLK_SYS                                                       r       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/opit_1_IOL/SYSCLK
 clock pessimism                                         0.745       8.660                          
 clock uncertainty                                      -0.150       8.510                          

 Setup time                                             -0.082       8.428                          

 Data required time                                                  8.428                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.428                          
 Data arrival time                                                  -7.273                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.155                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[0]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft4/opit_1_IOL/D[0]
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.191
  Launch Clock Delay      :  5.964
  Clock Pessimism Removal :  0.745

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.651       3.718         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389       4.107 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368       4.475         video_clk5x_w    
 USCM_74_105/CLK_USCM              td                    0.000       4.475 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.489       5.964         video_clk5x      
 CLMA_138_297/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[0]/opit_0_L5Q_perm/CLK

 CLMA_138_297/Q0                   tco                   0.209       6.173 r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[0]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.473       6.646         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h [0]
 CLMA_146_300/Y2                   td                    0.132       6.778 r       dvi_encoder_m0/serdes_4b_10to1_m0/N60/gateop_perm/Z
                                   net (fanout=1)        0.357       7.135         dvi_encoder_m0/serdes_4b_10to1_m0/N60
 IOL_151_297/TX_DATA[0]                                                    r       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft4/opit_1_IOL/D[0]

 Data arrival time                                                   7.135         Logic Levels: 1  
                                                                                   Logic: 0.341ns(29.120%), Route: 0.830ns(70.880%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.692       2.692 r                        
 B5                                                      0.000       2.692 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.785         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       3.566 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.566         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       3.607 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       4.501         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       4.501 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.425       5.926         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339       6.265 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319       6.584         video_clk5x_w    
 USCM_74_105/CLK_USCM              td                    0.000       6.584 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.299       7.883         video_clk5x      
 IOL_151_297/CLK_SYS                                                       r       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft4/opit_1_IOL/SYSCLK
 clock pessimism                                         0.745       8.628                          
 clock uncertainty                                      -0.150       8.478                          

 Setup time                                             -0.082       8.396                          

 Data required time                                                  8.396                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.396                          
 Data arrival time                                                  -7.135                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.261                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[0]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft6/opit_1_IOL/D[0]
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.209
  Launch Clock Delay      :  5.967
  Clock Pessimism Removal :  0.745

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.651       3.718         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389       4.107 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368       4.475         video_clk5x_w    
 USCM_74_105/CLK_USCM              td                    0.000       4.475 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.492       5.967         video_clk5x      
 CLMS_142_321/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[0]/opit_0_L5Q_perm/CLK

 CLMS_142_321/Q1                   tco                   0.209       6.176 r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[0]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.485       6.661         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h [0]
 CLMA_146_337/Y1                   td                    0.135       6.796 r       dvi_encoder_m0/serdes_4b_10to1_m0/N78/gateop_perm/Z
                                   net (fanout=1)        0.351       7.147         dvi_encoder_m0/serdes_4b_10to1_m0/N78
 IOL_151_337/TX_DATA[0]                                                    r       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft6/opit_1_IOL/D[0]

 Data arrival time                                                   7.147         Logic Levels: 1  
                                                                                   Logic: 0.344ns(29.153%), Route: 0.836ns(70.847%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.692       2.692 r                        
 B5                                                      0.000       2.692 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.785         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       3.566 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.566         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       3.607 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       4.501         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       4.501 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.425       5.926         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339       6.265 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319       6.584         video_clk5x_w    
 USCM_74_105/CLK_USCM              td                    0.000       6.584 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.317       7.901         video_clk5x      
 IOL_151_337/CLK_SYS                                                       r       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft6/opit_1_IOL/SYSCLK
 clock pessimism                                         0.745       8.646                          
 clock uncertainty                                      -0.150       8.496                          

 Setup time                                             -0.082       8.414                          

 Data required time                                                  8.414                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.414                          
 Data arrival time                                                  -7.147                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.267                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.955
  Launch Clock Delay      :  5.171
  Clock Pessimism Removal :  -0.784

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.425       3.234         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339       3.573 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319       3.892         video_clk5x_w    
 USCM_74_105/CLK_USCM              td                    0.000       3.892 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.279       5.171         video_clk5x      
 CLMA_138_304/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/CLK

 CLMA_138_304/Q0                   tco                   0.197       5.368 f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.138       5.506         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5 [0]
 CLMA_138_304/A4                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.506         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.806%), Route: 0.138ns(41.194%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.651       3.718         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389       4.107 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368       4.475         video_clk5x_w    
 USCM_74_105/CLK_USCM              td                    0.000       4.475 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.480       5.955         video_clk5x      
 CLMA_138_304/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.784       5.171                          
 clock uncertainty                                       0.000       5.171                          

 Hold time                                              -0.055       5.116                          

 Data required time                                                  5.116                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.116                          
 Data arrival time                                                  -5.506                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.390                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[2]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.955
  Launch Clock Delay      :  5.171
  Clock Pessimism Removal :  -0.783

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.425       3.234         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339       3.573 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319       3.892         video_clk5x_w    
 USCM_74_105/CLK_USCM              td                    0.000       3.892 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.279       5.171         video_clk5x      
 CLMA_138_304/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/CLK

 CLMA_138_304/Q0                   tco                   0.197       5.368 f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.138       5.506         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5 [0]
 CLMA_138_304/C4                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[2]/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.506         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.806%), Route: 0.138ns(41.194%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.651       3.718         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389       4.107 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368       4.475         video_clk5x_w    
 USCM_74_105/CLK_USCM              td                    0.000       4.475 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.480       5.955         video_clk5x      
 CLMA_138_304/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.783       5.172                          
 clock uncertainty                                       0.000       5.172                          

 Hold time                                              -0.056       5.116                          

 Data required time                                                  5.116                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.116                          
 Data arrival time                                                  -5.506                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.390                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[1]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.955
  Launch Clock Delay      :  5.171
  Clock Pessimism Removal :  -0.783

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.425       3.234         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339       3.573 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319       3.892         video_clk5x_w    
 USCM_74_105/CLK_USCM              td                    0.000       3.892 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.279       5.171         video_clk5x      
 CLMA_138_304/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/CLK

 CLMA_138_304/Q0                   tco                   0.197       5.368 f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.138       5.506         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5 [0]
 CLMA_138_304/B4                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[1]/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.506         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.806%), Route: 0.138ns(41.194%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.651       3.718         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389       4.107 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368       4.475         video_clk5x_w    
 USCM_74_105/CLK_USCM              td                    0.000       4.475 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.480       5.955         video_clk5x      
 CLMA_138_304/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.783       5.172                          
 clock uncertainty                                       0.000       5.172                          

 Hold time                                              -0.057       5.115                          

 Data required time                                                  5.115                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.115                          
 Data arrival time                                                  -5.506                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.391                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encb/dout[2]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[1]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.300  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.168
  Launch Clock Delay      :  5.952
  Clock Pessimism Removal :  0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                     36223.551   36223.551 r                        
 B5                                                      0.000   36223.551 r       sys_clk (port)   
                                   net (fanout=1)        0.093   36223.644         sys_clk          
 IOBD_0_298/DIN                    td                    0.898   36224.542 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   36224.542         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047   36224.589 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029   36225.618         _N9              
 USCM_74_104/CLK_USCM              td                    0.000   36225.618 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.651   36227.269         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.390   36227.659 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368   36228.027         video_clk_w      
 USCM_74_106/CLK_USCM              td                    0.000   36228.027 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.476   36229.503         video_clk        
 CLMS_134_305/CLK                                                          r       dvi_encoder_m0/encb/dout[2]/opit_0_inv_MUX4TO1Q/CLK

 CLMS_134_305/Q2                   tco                   0.209   36229.712 r       dvi_encoder_m0/encb/dout[2]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=1)        0.700   36230.412         dvi_encoder_m0/blue [2]
 CLMA_134_304/C4                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[1]/opit_0_L5Q_perm/L4

 Data arrival time                                               36230.412         Logic Levels: 0  
                                                                                   Logic: 0.209ns(22.992%), Route: 0.700ns(77.008%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     36223.552   36223.552 r                        
 B5                                                      0.000   36223.552 r       sys_clk (port)   
                                   net (fanout=1)        0.093   36223.645         sys_clk          
 IOBD_0_298/DIN                    td                    0.781   36224.426 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   36224.426         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041   36224.467 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894   36225.361         _N9              
 USCM_74_104/CLK_USCM              td                    0.000   36225.361 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.425   36226.786         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339   36227.125 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319   36227.444         video_clk5x_w    
 USCM_74_105/CLK_USCM              td                    0.000   36227.444 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.276   36228.720         video_clk5x      
 CLMA_134_304/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.484   36229.204                          
 clock uncertainty                                      -0.150   36229.054                          

 Setup time                                             -0.073   36228.981                          

 Data required time                                              36228.981                          
----------------------------------------------------------------------------------------------------
 Data required time                                              36228.981                          
 Data arrival time                                              -36230.412                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.431                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encg/dout[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[3]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.300  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.154
  Launch Clock Delay      :  5.938
  Clock Pessimism Removal :  0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                     36223.551   36223.551 r                        
 B5                                                      0.000   36223.551 r       sys_clk (port)   
                                   net (fanout=1)        0.093   36223.644         sys_clk          
 IOBD_0_298/DIN                    td                    0.898   36224.542 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   36224.542         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047   36224.589 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029   36225.618         _N9              
 USCM_74_104/CLK_USCM              td                    0.000   36225.618 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.651   36227.269         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.390   36227.659 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368   36228.027         video_clk_w      
 USCM_74_106/CLK_USCM              td                    0.000   36228.027 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.462   36229.489         video_clk        
 CLMA_118_305/CLK                                                          r       dvi_encoder_m0/encg/dout[7]/opit_0_inv_L5Q_perm/CLK

 CLMA_118_305/Q2                   tco                   0.209   36229.698 r       dvi_encoder_m0/encg/dout[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.695   36230.393         dvi_encoder_m0/red [7]
 CLMA_118_304/C4                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[3]/opit_0_L5Q_perm/L4

 Data arrival time                                               36230.393         Logic Levels: 0  
                                                                                   Logic: 0.209ns(23.119%), Route: 0.695ns(76.881%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     36223.552   36223.552 r                        
 B5                                                      0.000   36223.552 r       sys_clk (port)   
                                   net (fanout=1)        0.093   36223.645         sys_clk          
 IOBD_0_298/DIN                    td                    0.781   36224.426 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   36224.426         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041   36224.467 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894   36225.361         _N9              
 USCM_74_104/CLK_USCM              td                    0.000   36225.361 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.425   36226.786         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339   36227.125 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319   36227.444         video_clk5x_w    
 USCM_74_105/CLK_USCM              td                    0.000   36227.444 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.262   36228.706         video_clk5x      
 CLMA_118_304/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.484   36229.190                          
 clock uncertainty                                      -0.150   36229.040                          

 Setup time                                             -0.073   36228.967                          

 Data required time                                              36228.967                          
----------------------------------------------------------------------------------------------------
 Data required time                                              36228.967                          
 Data arrival time                                              -36230.393                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.426                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encb/dout[9]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[4]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.300  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.161
  Launch Clock Delay      :  5.945
  Clock Pessimism Removal :  0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                     36223.551   36223.551 r                        
 B5                                                      0.000   36223.551 r       sys_clk (port)   
                                   net (fanout=1)        0.093   36223.644         sys_clk          
 IOBD_0_298/DIN                    td                    0.898   36224.542 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   36224.542         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047   36224.589 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029   36225.618         _N9              
 USCM_74_104/CLK_USCM              td                    0.000   36225.618 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.651   36227.269         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.390   36227.659 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368   36228.027         video_clk_w      
 USCM_74_106/CLK_USCM              td                    0.000   36228.027 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.469   36229.496         video_clk        
 CLMS_126_305/CLK                                                          r       dvi_encoder_m0/encb/dout[9]/opit_0_inv_MUX4TO1Q/CLK

 CLMS_126_305/Q0                   tco                   0.209   36229.705 r       dvi_encoder_m0/encb/dout[9]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=1)        0.693   36230.398         dvi_encoder_m0/blue [9]
 CLMA_126_304/A4                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[4]/opit_0_L5Q_perm/L4

 Data arrival time                                               36230.398         Logic Levels: 0  
                                                                                   Logic: 0.209ns(23.171%), Route: 0.693ns(76.829%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     36223.552   36223.552 r                        
 B5                                                      0.000   36223.552 r       sys_clk (port)   
                                   net (fanout=1)        0.093   36223.645         sys_clk          
 IOBD_0_298/DIN                    td                    0.781   36224.426 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   36224.426         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041   36224.467 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894   36225.361         _N9              
 USCM_74_104/CLK_USCM              td                    0.000   36225.361 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.425   36226.786         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339   36227.125 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319   36227.444         video_clk5x_w    
 USCM_74_105/CLK_USCM              td                    0.000   36227.444 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.269   36228.713         video_clk5x      
 CLMA_126_304/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.484   36229.197                          
 clock uncertainty                                      -0.150   36229.047                          

 Setup time                                             -0.071   36228.976                          

 Data required time                                              36228.976                          
----------------------------------------------------------------------------------------------------
 Data required time                                              36228.976                          
 Data arrival time                                              -36230.398                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.422                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encg/dout[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2h[2]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.295  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.947
  Launch Clock Delay      :  5.168
  Clock Pessimism Removal :  -0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.425       3.234         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.340       3.574 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         video_clk_w      
 USCM_74_106/CLK_USCM              td                    0.000       3.893 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.275       5.168         video_clk        
 CLMS_114_297/CLK                                                          r       dvi_encoder_m0/encg/dout[4]/opit_0_inv_L5Q_perm/CLK

 CLMS_114_297/Q0                   tco                   0.197       5.365 f       dvi_encoder_m0/encg/dout[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.235       5.600         dvi_encoder_m0/red [4]
 CLMA_118_297/A4                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2h[2]/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.600         Logic Levels: 0  
                                                                                   Logic: 0.197ns(45.602%), Route: 0.235ns(54.398%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.651       3.718         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389       4.107 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368       4.475         video_clk5x_w    
 USCM_74_105/CLK_USCM              td                    0.000       4.475 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.472       5.947         video_clk5x      
 CLMA_118_297/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2h[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.484       5.463                          
 clock uncertainty                                       0.150       5.613                          

 Hold time                                              -0.055       5.558                          

 Data required time                                                  5.558                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.558                          
 Data arrival time                                                  -5.600                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.042                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encg/dout[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[1]/opit_0_L5Q/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.294  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.944
  Launch Clock Delay      :  5.166
  Clock Pessimism Removal :  -0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.425       3.234         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.340       3.574 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         video_clk_w      
 USCM_74_106/CLK_USCM              td                    0.000       3.893 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.273       5.166         video_clk        
 CLMA_130_312/CLK                                                          r       dvi_encoder_m0/encg/dout[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_130_312/Q3                   tco                   0.197       5.363 f       dvi_encoder_m0/encg/dout[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.233       5.596         dvi_encoder_m0/red [3]
 CLMA_126_312/D4                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[1]/opit_0_L5Q/L4

 Data arrival time                                                   5.596         Logic Levels: 0  
                                                                                   Logic: 0.197ns(45.814%), Route: 0.233ns(54.186%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.651       3.718         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389       4.107 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368       4.475         video_clk5x_w    
 USCM_74_105/CLK_USCM              td                    0.000       4.475 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.469       5.944         video_clk5x      
 CLMA_126_312/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[1]/opit_0_L5Q/CLK
 clock pessimism                                        -0.484       5.460                          
 clock uncertainty                                       0.150       5.610                          

 Hold time                                              -0.056       5.554                          

 Data required time                                                  5.554                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.554                          
 Data arrival time                                                  -5.596                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.042                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encr/dout[9]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l[4]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.294  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.960
  Launch Clock Delay      :  5.182
  Clock Pessimism Removal :  -0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.425       3.234         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.340       3.574 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         video_clk_w      
 USCM_74_106/CLK_USCM              td                    0.000       3.893 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.289       5.182         video_clk        
 CLMS_114_285/CLK                                                          r       dvi_encoder_m0/encr/dout[9]/opit_0_inv_MUX4TO1Q/CLK

 CLMS_114_285/Q0                   tco                   0.197       5.379 f       dvi_encoder_m0/encr/dout[9]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=1)        0.235       5.614         dvi_encoder_m0/green [9]
 CLMA_118_285/A4                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l[4]/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.614         Logic Levels: 0  
                                                                                   Logic: 0.197ns(45.602%), Route: 0.235ns(54.398%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.651       3.718         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389       4.107 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368       4.475         video_clk5x_w    
 USCM_74_105/CLK_USCM              td                    0.000       4.475 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.485       5.960         video_clk5x      
 CLMA_118_285/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.484       5.476                          
 clock uncertainty                                       0.150       5.626                          

 Hold time                                              -0.055       5.571                          

 Data required time                                                  5.571                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.571                          
 Data arrival time                                                  -5.614                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.043                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/opit_1_IOL/SYSCLK
Endpoint    : tmds_data_n[2] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (falling edge)
                                                         0.000       0.000 f                        
 B5                                                      0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.959       1.052 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.052         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.099 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.023       2.122         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       2.122 f       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.653       3.775         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389       4.164 f       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368       4.532         video_clk5x_w    
 USCM_74_105/CLK_USCM              td                    0.000       4.532 f       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.485       6.017         video_clk5x      
 IOL_151_349/CLK_SYS                                                       f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/opit_1_IOL/SYSCLK

 IOL_151_349/DO                    tco                   0.336       6.353 f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/opit_1_IOL/PADO
                                   net (fanout=1)        0.000       6.353         dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/ntO
 IOBS_152_349/PAD                  td                    1.896       8.249 f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/opit_0/O
                                   net (fanout=1)        0.096       8.345         nt_tmds_data_n[2]
 A10                                                                       f       tmds_data_n[2] (port)

 Data arrival time                                                   8.345         Logic Levels: 1  
                                                                                   Logic: 2.232ns(95.876%), Route: 0.096ns(4.124%)
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft1/opit_1_IOL/SYSCLK
Endpoint    : tmds_data_p[2] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (falling edge)
                                                         0.000       0.000 f                        
 B5                                                      0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.959       1.052 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.052         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.099 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.023       2.122         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       2.122 f       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.653       3.775         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389       4.164 f       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368       4.532         video_clk5x_w    
 USCM_74_105/CLK_USCM              td                    0.000       4.532 f       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.485       6.017         video_clk5x      
 IOL_151_350/CLK_SYS                                                       f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft1/opit_1_IOL/SYSCLK

 IOL_151_350/DO                    tco                   0.336       6.353 f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft1/opit_1_IOL/PADO
                                   net (fanout=1)        0.000       6.353         dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft1/ntO
 IOBD_152_350/PAD                  td                    1.896       8.249 f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft1/opit_0/O
                                   net (fanout=1)        0.092       8.341         nt_tmds_data_p[2]
 B10                                                                       f       tmds_data_p[2] (port)

 Data arrival time                                                   8.341         Logic Levels: 1  
                                                                                   Logic: 2.232ns(96.041%), Route: 0.092ns(3.959%)
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft6/opit_1_IOL/SYSCLK
Endpoint    : tmds_data_n[1] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (falling edge)
                                                         0.000       0.000 f                        
 B5                                                      0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.959       1.052 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.052         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.099 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.023       2.122         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       2.122 f       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.653       3.775         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389       4.164 f       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368       4.532         video_clk5x_w    
 USCM_74_105/CLK_USCM              td                    0.000       4.532 f       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.472       6.004         video_clk5x      
 IOL_151_337/CLK_SYS                                                       f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft6/opit_1_IOL/SYSCLK

 IOL_151_337/DO                    tco                   0.336       6.340 f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft6/opit_1_IOL/PADO
                                   net (fanout=1)        0.000       6.340         dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft6/ntO
 IOBS_152_337/PAD                  td                    1.896       8.236 f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft6/opit_0/O
                                   net (fanout=1)        0.095       8.331         nt_tmds_data_n[1]
 A11                                                                       f       tmds_data_n[1] (port)

 Data arrival time                                                   8.331         Logic Levels: 1  
                                                                                   Logic: 2.232ns(95.917%), Route: 0.095ns(4.083%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : color_bar_m0/h_cnt[3]/opit_0_inv_A2Q21/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst_n (port)     
                                   net (fanout=1)        0.145       0.145         rst_n            
 IOBD_152_106/DIN                  td                    0.781       0.926 r       rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.926         rst_n_ibuf/ntD   
 IOL_151_106/RX_DATA_DD            td                    0.071       0.997 r       rst_n_ibuf/opit_1/OUT
                                   net (fanout=53)       1.528       2.525         nt_rst_n         
 CLMA_126_252/RS                                                           r       color_bar_m0/h_cnt[3]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   2.525         Logic Levels: 2  
                                                                                   Logic: 0.852ns(33.743%), Route: 1.673ns(66.257%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : color_bar_m0/h_cnt[1]/opit_0_inv_A2Q21/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst_n (port)     
                                   net (fanout=1)        0.145       0.145         rst_n            
 IOBD_152_106/DIN                  td                    0.781       0.926 r       rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.926         rst_n_ibuf/ntD   
 IOL_151_106/RX_DATA_DD            td                    0.071       0.997 r       rst_n_ibuf/opit_1/OUT
                                   net (fanout=53)       1.528       2.525         nt_rst_n         
 CLMA_126_252/RS                                                           r       color_bar_m0/h_cnt[1]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   2.525         Logic Levels: 2  
                                                                                   Logic: 0.852ns(33.743%), Route: 1.673ns(66.257%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : color_bar_m0/h_active/opit_0_inv_L5Q_perm/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst_n (port)     
                                   net (fanout=1)        0.145       0.145         rst_n            
 IOBD_152_106/DIN                  td                    0.781       0.926 r       rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.926         rst_n_ibuf/ntD   
 IOL_151_106/RX_DATA_DD            td                    0.071       0.997 r       rst_n_ibuf/opit_1/OUT
                                   net (fanout=53)       1.620       2.617         nt_rst_n         
 CLMS_126_257/RS                                                           r       color_bar_m0/h_active/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   2.617         Logic Levels: 2  
                                                                                   Logic: 0.852ns(32.556%), Route: 1.765ns(67.444%)
====================================================================================================

{sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 6.139       6.692           0.553           High Pulse Width  DRM_122_288/CLKB[0]     osd_display_m0/osd_rom_m0/U_ipml_rom_osd_rom/U_ipml_spram_osd_rom/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 6.139       6.692           0.553           High Pulse Width  DRM_122_288/CLKA[0]     osd_display_m0/osd_rom_m0/U_ipml_rom_osd_rom/U_ipml_spram_osd_rom/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 6.192       6.745           0.553           Low Pulse Width   DRM_122_288/CLKB[0]     osd_display_m0/osd_rom_m0/U_ipml_rom_osd_rom/U_ipml_spram_osd_rom/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
====================================================================================================

{sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 -0.217      1.300           1.517           High Pulse Width  IOL_151_350/CLK_SYS     dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft1/opit_1_IOL/SYSCLK
 -0.217      1.300           1.517           High Pulse Width  IOL_151_321/CLK_SYS     dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft7/opit_1_IOL/SYSCLK
 -0.217      1.300           1.517           High Pulse Width  IOL_151_298/CLK_SYS     dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft0/opit_1_IOL/SYSCLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+-------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                     
+-------------------------------------------------------------------------------------------------------------+
| Input      | D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/place_route/top_pnr.adf       
| Output     | D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/report_timing/top_rtp.adf     
|            | D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/report_timing/top.rtr         
+-------------------------------------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 285,605,888 bytes
Total CPU  time to report_timing completion : 4.109 sec
Total real time to report_timing completion : 5.000 sec
