<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="http://llhd.io/" target="_blank">moore</a></h3>
<pre class="test-passed">
description: Tests imported from yosys
rc: 0 (means success: 1)
should_fail: 0
tags: yosys
incdirs: /tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/asicworld
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_first_counter.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_first_counter.v</a>
time_elapsed: 0.008s
ram usage: 10396 KB
</pre>
<pre class="log">

moore -I /tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/asicworld -e first_counter <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_first_counter.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_first_counter.v</a>
warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_first_counter.v.html#l-38" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_first_counter.v:38</a>:16-20:
   | 
   |   if (reset == 1&#39;b1) begin
   |                ^^^^       
   = note: Casts `1&#39;b1` from `bit [0:0]` to `logic [0:0]`
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_first_counter.v.html#l-38" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_first_counter.v:38</a>:16-20:
   | 
   |   if (reset == 1&#39;b1) begin
   |                ^^^^       

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_first_counter.v.html#l-39" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_first_counter.v:39</a>:20-27:
   | 
   |     counter_out &lt;= 4&#39;b0000;
   |                    ^^^^^^^ 
   = note: Casts `4&#39;b0000` from `bit [3:0]` to `logic [3:0]`
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_first_counter.v.html#l-39" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_first_counter.v:39</a>:20-27:
   | 
   |     counter_out &lt;= 4&#39;b0000;
   |                    ^^^^^^^ 

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_first_counter.v.html#l-42" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_first_counter.v:42</a>:22-26:
   | 
   |   else if (enable == 1&#39;b1) begin
   |                      ^^^^       
   = note: Casts `1&#39;b1` from `bit [0:0]` to `logic [0:0]`
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_first_counter.v.html#l-42" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_first_counter.v:42</a>:22-26:
   | 
   |   else if (enable == 1&#39;b1) begin
   |                      ^^^^       

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_first_counter.v.html#l-43" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_first_counter.v:43</a>:34-35:
   | 
   |     counter_out &lt;= counter_out + 1;
   |                                  ^ 
   = note: Casts `1` from `int unsigned` to `integer unsigned`
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_first_counter.v.html#l-43" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_first_counter.v:43</a>:34-35:
   | 
   |     counter_out &lt;= counter_out + 1;
   |                                  ^ 

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_first_counter.v.html#l-43" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_first_counter.v:43</a>:34-35:
   | 
   |     counter_out &lt;= counter_out + 1;
   |                                  ^ 
   = note: Casts `1` from `int` to `int unsigned`
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_first_counter.v.html#l-43" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_first_counter.v:43</a>:34-35:
   | 
   |     counter_out &lt;= counter_out + 1;
   |                                  ^ 

proc %first_counter.always.116.0 (i1$ %clock, i1$ %reset, i1$ %enable) -&gt; (i4$ %counter_out) {
init:
    %clock1 = prb i1$ %clock
    wait %check, %clock
check:
    %clock2 = prb i1$ %clock
    %0 = const i1 0
    %1 = eq i1 %clock1, %0
    %2 = neq i1 %clock2, %0
    %posedge = and i1 %1, %2
    br %posedge, %init, %event
event:
    %reset1 = prb i1$ %reset
    %3 = const i1 1
    %4 = eq i1 %reset1, %3
    %5 = neq i1 %4, %0
    %6 = const time 0s 1d
    br %5, %if_false, %if_true
if_true:
    %7 = const i4 0
    drv i4$ %counter_out, %7, %6
    br %init
if_false:
    %enable1 = prb i1$ %enable
    %8 = eq i1 %enable1, %3
    %9 = neq i1 %8, %0
    br %9, %init, %if_true1
if_true1:
    %10 = const i32 0
    %counter_out1 = prb i4$ %counter_out
    %11 = inss i32 %10, i4 %counter_out1, 0, 4
    %12 = const i32 1
    %13 = add i32 %11, %12
    %14 = exts i4, i32 %13, 0, 4
    drv i4$ %counter_out, %14, %6
    br %init
}

entity @first_counter (i1$ %clock, i1$ %reset, i1$ %enable) -&gt; (i4$ %counter_out) {
    inst %first_counter.always.116.0 (i1$ %clock, i1$ %reset, i1$ %enable) -&gt; (i4$ %counter_out)
    halt
}

</pre>
</body>