<!-- set: ai sw=1 ts=1 sta et -->
<interconnect>
 <direct name="D"   input="BEL_FF-FF.D"   output="DFF.D"/>
 <direct name="Q"   input="DFF.Q"         output="BEL_FF-FF.Q"/>
 <direct name="EN"  input="BEL_FF-FF.EN"  output="DFF.E"/>
 <direct name="CLK" input="BEL_FF-FF.CLK" output="DFF.C"/>
 <direct name="SR"  input="BEL_FF-FF.SR"  output="DFF.S"/>
</interconnect>
