#ifndef PHY_REG_C_ANA_TRX_CAL_BOT_LANE_H
#define PHY_REG_C_ANA_TRX_CAL_BOT_LANE_H



// 0x0	TRX_IVREF_VDDR_0		trx_ivref_vddr_0
typedef union {
	struct {
		uint8_t TRX_IVREF_VDDR_TOP_START_LANE            : 1;	/*      0     r/w 1'h0*/
		uint8_t TRX_IVREF_VDDR_UPDN_RD_LANE              : 1;	/*      1       r 1'h0*/
		uint8_t TRX_IVREF_VDDR_AUTO_ZERO_CLK_EXT_LANE    : 1;	/*      2     r/w 1'h0*/
		uint8_t TRX_IVREF_VDDR_CMP_CTRL_EXT_LANE_3_0     : 4;	/*  [6:3]     r/w 4'h0*/
		uint8_t TRX_IVREF_VDDR_COMN_EXT_EN_LANE          : 1;	/*      7     r/w 1'h0*/
	} BF;
	struct{uint8_t B0:8;uint8_t B1:8;uint8_t B2:8;uint8_t B3:8;}BT;
	uint32_t VAL;
} TRX_IVREF_VDDR_0_t;
__xdata __at( 0x1e00 ) volatile TRX_IVREF_VDDR_0_t TRX_IVREF_VDDR_0;
#define reg_TRX_IVREF_VDDR_TOP_START_LANE  TRX_IVREF_VDDR_0.BF.TRX_IVREF_VDDR_TOP_START_LANE
#define reg_TRX_IVREF_VDDR_UPDN_RD_LANE  TRX_IVREF_VDDR_0.BF.TRX_IVREF_VDDR_UPDN_RD_LANE
#define reg_TRX_IVREF_VDDR_AUTO_ZERO_CLK_EXT_LANE  TRX_IVREF_VDDR_0.BF.TRX_IVREF_VDDR_AUTO_ZERO_CLK_EXT_LANE
#define reg_TRX_IVREF_VDDR_CMP_CTRL_EXT_LANE_3_0  TRX_IVREF_VDDR_0.BF.TRX_IVREF_VDDR_CMP_CTRL_EXT_LANE_3_0
#define reg_TRX_IVREF_VDDR_COMN_EXT_EN_LANE  TRX_IVREF_VDDR_0.BF.TRX_IVREF_VDDR_COMN_EXT_EN_LANE

// 0x1	TRX_IVREF_VDDR_1		trx_ivref_vddr_1
typedef union {
	struct {
		uint8_t RESERVED_0                               : 2;	/*  [1:0]     r/w   0*/
		uint8_t TRX_IVREF_VDDR_TOP_CONT_DONE_LANE        : 1;	/*      2       r 1'h0*/
		uint8_t TRX_IVREF_VDDR_TOP_DONE_LANE             : 1;	/*      3       r 1'h0*/
		uint8_t TRX_IVREF_VDDR_TESTBUS_CORE_SEL_LANE_2_0 : 3;	/*  [6:4]     r/w 3'h0*/
		uint8_t TRX_IVREF_VDDR_TOP_CONT_START_LANE       : 1;	/*      7     r/w 1'h0*/
	} BF;
	struct{uint8_t B0:8;uint8_t B1:8;uint8_t B2:8;uint8_t B3:8;}BT;
	uint32_t VAL;
} TRX_IVREF_VDDR_1_t;
__xdata __at( 0x1e04 ) volatile TRX_IVREF_VDDR_1_t TRX_IVREF_VDDR_1;
#define reg_TRX_IVREF_VDDR_TOP_CONT_DONE_LANE  TRX_IVREF_VDDR_1.BF.TRX_IVREF_VDDR_TOP_CONT_DONE_LANE
#define reg_TRX_IVREF_VDDR_TOP_DONE_LANE  TRX_IVREF_VDDR_1.BF.TRX_IVREF_VDDR_TOP_DONE_LANE
#define reg_TRX_IVREF_VDDR_TESTBUS_CORE_SEL_LANE_2_0  TRX_IVREF_VDDR_1.BF.TRX_IVREF_VDDR_TESTBUS_CORE_SEL_LANE_2_0
#define reg_TRX_IVREF_VDDR_TOP_CONT_START_LANE  TRX_IVREF_VDDR_1.BF.TRX_IVREF_VDDR_TOP_CONT_START_LANE

// 0x2	TRX_VDDR_CLKTOP_DLL_CAL_0		trx_vddr_clktop_dll_cal_0
typedef union {
	struct {
		uint8_t TRX_VDDR_CLKTOP_DLL_CAL_DIR_INV_LANE     : 1;	/*      0     r/w 1'h0*/
		uint8_t TRX_VDDR_CLKTOP_DLL_CAL_CONT_NUM_LANE_3_0 : 4;	/*  [4:1]     r/w 4'h0*/
		uint8_t TRX_VDDR_CLKTOP_DLL_CAL_BYPASS_EN_LANE   : 1;	/*      5     r/w 1'h0*/
		uint8_t TRX_VDDR_CLKTOP_DLL_CAL_CONT_EN_LANE     : 1;	/*      6     r/w 1'h0*/
		uint8_t TRX_VDDR_CLKTOP_DLL_CAL_SINGLE_EN_LANE   : 1;	/*      7     r/w 1'h1*/
	} BF;
	struct{uint8_t B0:8;uint8_t B1:8;uint8_t B2:8;uint8_t B3:8;}BT;
	uint32_t VAL;
} TRX_VDDR_CLKTOP_DLL_CAL_0_t;
__xdata __at( 0x1e08 ) volatile TRX_VDDR_CLKTOP_DLL_CAL_0_t TRX_VDDR_CLKTOP_DLL_CAL_0;
#define reg_TRX_VDDR_CLKTOP_DLL_CAL_DIR_INV_LANE  TRX_VDDR_CLKTOP_DLL_CAL_0.BF.TRX_VDDR_CLKTOP_DLL_CAL_DIR_INV_LANE
#define reg_TRX_VDDR_CLKTOP_DLL_CAL_CONT_NUM_LANE_3_0  TRX_VDDR_CLKTOP_DLL_CAL_0.BF.TRX_VDDR_CLKTOP_DLL_CAL_CONT_NUM_LANE_3_0
#define reg_TRX_VDDR_CLKTOP_DLL_CAL_BYPASS_EN_LANE  TRX_VDDR_CLKTOP_DLL_CAL_0.BF.TRX_VDDR_CLKTOP_DLL_CAL_BYPASS_EN_LANE
#define reg_TRX_VDDR_CLKTOP_DLL_CAL_CONT_EN_LANE  TRX_VDDR_CLKTOP_DLL_CAL_0.BF.TRX_VDDR_CLKTOP_DLL_CAL_CONT_EN_LANE
#define reg_TRX_VDDR_CLKTOP_DLL_CAL_SINGLE_EN_LANE  TRX_VDDR_CLKTOP_DLL_CAL_0.BF.TRX_VDDR_CLKTOP_DLL_CAL_SINGLE_EN_LANE

// 0x3	TRX_VDDR_CLKTOP_DLL_CAL_1		trx_vddr_clktop_dll_cal_1
typedef union {
	struct {
		uint8_t TRX_VDDR_CLKTOP_DLL_CAL_RESULT_AVG_EN_LANE : 1;	/*      0     r/w 1'h0*/
		uint8_t TRX_VDDR_CLKTOP_DLL_CAL_SINGLE_MODE_STEPSIZE_LANE_2_0 : 3;	/*  [3:1]     r/w 3'h0*/
		uint8_t TRX_VDDR_CLKTOP_DLL_CAL_CMP_CTRL_LANE_3_0 : 4;	/*  [7:4]     r/w 4'h0*/
	} BF;
	struct{uint8_t B0:8;uint8_t B1:8;uint8_t B2:8;uint8_t B3:8;}BT;
	uint32_t VAL;
} TRX_VDDR_CLKTOP_DLL_CAL_1_t;
__xdata __at( 0x1e0c ) volatile TRX_VDDR_CLKTOP_DLL_CAL_1_t TRX_VDDR_CLKTOP_DLL_CAL_1;
#define reg_TRX_VDDR_CLKTOP_DLL_CAL_RESULT_AVG_EN_LANE  TRX_VDDR_CLKTOP_DLL_CAL_1.BF.TRX_VDDR_CLKTOP_DLL_CAL_RESULT_AVG_EN_LANE
#define reg_TRX_VDDR_CLKTOP_DLL_CAL_SINGLE_MODE_STEPSIZE_LANE_2_0  TRX_VDDR_CLKTOP_DLL_CAL_1.BF.TRX_VDDR_CLKTOP_DLL_CAL_SINGLE_MODE_STEPSIZE_LANE_2_0
#define reg_TRX_VDDR_CLKTOP_DLL_CAL_CMP_CTRL_LANE_3_0  TRX_VDDR_CLKTOP_DLL_CAL_1.BF.TRX_VDDR_CLKTOP_DLL_CAL_CMP_CTRL_LANE_3_0

// 0x4	TRX_VDDR_CLKTOP_DLL_CAL_2		trx_vddr_clktop_dll_cal_2
typedef union {
	struct {
		uint8_t TRX_VDDR_CLKTOP_DLL_CAL_TOGGLE_TIMES_LANE_2_0 : 3;	/*  [2:0]     r/w 3'h1*/
		uint8_t TRX_VDDR_CLKTOP_DLL_CAL_UPDN_TOGGLE_DIR_SEL_LANE_1_0 : 2;	/*  [4:3]     r/w 2'h0*/
		uint8_t TRX_VDDR_CLKTOP_DLL_CAL_CONT_MODE_STEPSIZE_LANE_2_0 : 3;	/*  [7:5]     r/w 3'h1*/
	} BF;
	struct{uint8_t B0:8;uint8_t B1:8;uint8_t B2:8;uint8_t B3:8;}BT;
	uint32_t VAL;
} TRX_VDDR_CLKTOP_DLL_CAL_2_t;
__xdata __at( 0x1e10 ) volatile TRX_VDDR_CLKTOP_DLL_CAL_2_t TRX_VDDR_CLKTOP_DLL_CAL_2;
#define reg_TRX_VDDR_CLKTOP_DLL_CAL_TOGGLE_TIMES_LANE_2_0  TRX_VDDR_CLKTOP_DLL_CAL_2.BF.TRX_VDDR_CLKTOP_DLL_CAL_TOGGLE_TIMES_LANE_2_0
#define reg_TRX_VDDR_CLKTOP_DLL_CAL_UPDN_TOGGLE_DIR_SEL_LANE_1_0  TRX_VDDR_CLKTOP_DLL_CAL_2.BF.TRX_VDDR_CLKTOP_DLL_CAL_UPDN_TOGGLE_DIR_SEL_LANE_1_0
#define reg_TRX_VDDR_CLKTOP_DLL_CAL_CONT_MODE_STEPSIZE_LANE_2_0  TRX_VDDR_CLKTOP_DLL_CAL_2.BF.TRX_VDDR_CLKTOP_DLL_CAL_CONT_MODE_STEPSIZE_LANE_2_0

// 0x5	TRX_VDDR_CLKTOP_DLL_CAL_3		trx_vddr_clktop_dll_cal_3
typedef union {
	struct {
		uint8_t TRX_VDDR_CLKTOP_DLL_CAL_SAMPLE_PULSE_DIV_LANE_7_0 : 8;	/*  [7:0]     r/w 8'h8*/
	} BF;
	struct{uint8_t B0:8;uint8_t B1:8;uint8_t B2:8;uint8_t B3:8;}BT;
	uint32_t VAL;
} TRX_VDDR_CLKTOP_DLL_CAL_3_t;
__xdata __at( 0x1e14 ) volatile TRX_VDDR_CLKTOP_DLL_CAL_3_t TRX_VDDR_CLKTOP_DLL_CAL_3;
#define reg_TRX_VDDR_CLKTOP_DLL_CAL_SAMPLE_PULSE_DIV_LANE_7_0  TRX_VDDR_CLKTOP_DLL_CAL_3.BF.TRX_VDDR_CLKTOP_DLL_CAL_SAMPLE_PULSE_DIV_LANE_7_0

// 0x6	TRX_VDDR_CLKTOP_DLL_CAL_4		trx_vddr_clktop_dll_cal_4
typedef union {
	struct {
		uint8_t TRX_VDDR_CLKTOP_DLL_CAL_INDV_EXT_EN_LANE : 1;	/*      0     r/w 1'h0*/
		uint8_t TRX_VDDR_CLKTOP_DLL_CAL_TIMEOUT_CHK_DIS_LANE : 1;	/*      1     r/w 1'h0*/
		uint8_t TRX_VDDR_CLKTOP_DLL_CAL_TIMEOUT_STEPS_LANE_2_0 : 3;	/*  [4:2]     r/w 3'h3*/
		uint8_t TRX_VDDR_CLKTOP_DLL_CAL_AUTO_ZERO_CLK_H_2M_PULSE_CNT_LANE_2_0 : 3;	/*  [7:5]     r/w 3'h1*/
	} BF;
	struct{uint8_t B0:8;uint8_t B1:8;uint8_t B2:8;uint8_t B3:8;}BT;
	uint32_t VAL;
} TRX_VDDR_CLKTOP_DLL_CAL_4_t;
__xdata __at( 0x1e18 ) volatile TRX_VDDR_CLKTOP_DLL_CAL_4_t TRX_VDDR_CLKTOP_DLL_CAL_4;
#define reg_TRX_VDDR_CLKTOP_DLL_CAL_INDV_EXT_EN_LANE  TRX_VDDR_CLKTOP_DLL_CAL_4.BF.TRX_VDDR_CLKTOP_DLL_CAL_INDV_EXT_EN_LANE
#define reg_TRX_VDDR_CLKTOP_DLL_CAL_TIMEOUT_CHK_DIS_LANE  TRX_VDDR_CLKTOP_DLL_CAL_4.BF.TRX_VDDR_CLKTOP_DLL_CAL_TIMEOUT_CHK_DIS_LANE
#define reg_TRX_VDDR_CLKTOP_DLL_CAL_TIMEOUT_STEPS_LANE_2_0  TRX_VDDR_CLKTOP_DLL_CAL_4.BF.TRX_VDDR_CLKTOP_DLL_CAL_TIMEOUT_STEPS_LANE_2_0
#define reg_TRX_VDDR_CLKTOP_DLL_CAL_AUTO_ZERO_CLK_H_2M_PULSE_CNT_LANE_2_0  TRX_VDDR_CLKTOP_DLL_CAL_4.BF.TRX_VDDR_CLKTOP_DLL_CAL_AUTO_ZERO_CLK_H_2M_PULSE_CNT_LANE_2_0

// 0x7	TRX_VDDR_CLKTOP_DLL_CAL_5		trx_vddr_clktop_dll_cal_5
typedef union {
	struct {
		uint8_t TRX_VDDR_CLKTOP_DLL_CAL_CAL_DONE_RD_LANE : 1;	/*      0       r 1'h0*/
		uint8_t TRX_VDDR_CLKTOP_DLL_CAL_DUMMY_CLK_EXT_LANE : 1;	/*      1     r/w 1'h0*/
		uint8_t TRX_VDDR_CLKTOP_DLL_CAL_CAL_EN_EXT_LANE  : 1;	/*      2     r/w 1'h0*/
		uint8_t TRX_VDDR_CLKTOP_DLL_CAL_VAL_MAX_LANE_4_0 : 5;	/*  [7:3]     r/w 5'h1f*/
	} BF;
	struct{uint8_t B0:8;uint8_t B1:8;uint8_t B2:8;uint8_t B3:8;}BT;
	uint32_t VAL;
} TRX_VDDR_CLKTOP_DLL_CAL_5_t;
__xdata __at( 0x1e1c ) volatile TRX_VDDR_CLKTOP_DLL_CAL_5_t TRX_VDDR_CLKTOP_DLL_CAL_5;
#define reg_TRX_VDDR_CLKTOP_DLL_CAL_CAL_DONE_RD_LANE  TRX_VDDR_CLKTOP_DLL_CAL_5.BF.TRX_VDDR_CLKTOP_DLL_CAL_CAL_DONE_RD_LANE
#define reg_TRX_VDDR_CLKTOP_DLL_CAL_DUMMY_CLK_EXT_LANE  TRX_VDDR_CLKTOP_DLL_CAL_5.BF.TRX_VDDR_CLKTOP_DLL_CAL_DUMMY_CLK_EXT_LANE
#define reg_TRX_VDDR_CLKTOP_DLL_CAL_CAL_EN_EXT_LANE  TRX_VDDR_CLKTOP_DLL_CAL_5.BF.TRX_VDDR_CLKTOP_DLL_CAL_CAL_EN_EXT_LANE
#define reg_TRX_VDDR_CLKTOP_DLL_CAL_VAL_MAX_LANE_4_0  TRX_VDDR_CLKTOP_DLL_CAL_5.BF.TRX_VDDR_CLKTOP_DLL_CAL_VAL_MAX_LANE_4_0

// 0x8	TRX_VDDR_CLKTOP_DLL_CAL_6		trx_vddr_clktop_dll_cal_6
typedef union {
	struct {
		uint8_t TRX_VDDR_CLKTOP_DLL_CAL_UNDERFLOW_RD_LANE : 1;	/*      0       r 1'h0*/
		uint8_t TRX_VDDR_CLKTOP_DLL_CAL_OVERFLOW_RD_LANE : 1;	/*      1       r 1'h0*/
		uint8_t TRX_VDDR_CLKTOP_DLL_CAL_TIMEOUT_RD_LANE  : 1;	/*      2       r 1'h0*/
		uint8_t TRX_VDDR_CLKTOP_DLL_CAL_VAL_MIN_LANE_4_0 : 5;	/*  [7:3]     r/w 5'h0*/
	} BF;
	struct{uint8_t B0:8;uint8_t B1:8;uint8_t B2:8;uint8_t B3:8;}BT;
	uint32_t VAL;
} TRX_VDDR_CLKTOP_DLL_CAL_6_t;
__xdata __at( 0x1e20 ) volatile TRX_VDDR_CLKTOP_DLL_CAL_6_t TRX_VDDR_CLKTOP_DLL_CAL_6;
#define reg_TRX_VDDR_CLKTOP_DLL_CAL_UNDERFLOW_RD_LANE  TRX_VDDR_CLKTOP_DLL_CAL_6.BF.TRX_VDDR_CLKTOP_DLL_CAL_UNDERFLOW_RD_LANE
#define reg_TRX_VDDR_CLKTOP_DLL_CAL_OVERFLOW_RD_LANE  TRX_VDDR_CLKTOP_DLL_CAL_6.BF.TRX_VDDR_CLKTOP_DLL_CAL_OVERFLOW_RD_LANE
#define reg_TRX_VDDR_CLKTOP_DLL_CAL_TIMEOUT_RD_LANE  TRX_VDDR_CLKTOP_DLL_CAL_6.BF.TRX_VDDR_CLKTOP_DLL_CAL_TIMEOUT_RD_LANE
#define reg_TRX_VDDR_CLKTOP_DLL_CAL_VAL_MIN_LANE_4_0  TRX_VDDR_CLKTOP_DLL_CAL_6.BF.TRX_VDDR_CLKTOP_DLL_CAL_VAL_MIN_LANE_4_0

// 0x9	TRX_VDDR_CLKTOP_DLL_CAL_7		trx_vddr_clktop_dll_cal_7
typedef union {
	struct {
		uint8_t RESERVED_0                               : 3;	/*  [2:0]     r/w   0*/
		uint8_t TRX_VDDR_CLKTOP_DLL_CAL_RESULT_EXT_LANE_4_0 : 5;	/*  [7:3]     r/w 5'hf*/
	} BF;
	struct{uint8_t B0:8;uint8_t B1:8;uint8_t B2:8;uint8_t B3:8;}BT;
	uint32_t VAL;
} TRX_VDDR_CLKTOP_DLL_CAL_7_t;
__xdata __at( 0x1e24 ) volatile TRX_VDDR_CLKTOP_DLL_CAL_7_t TRX_VDDR_CLKTOP_DLL_CAL_7;
#define reg_TRX_VDDR_CLKTOP_DLL_CAL_RESULT_EXT_LANE_4_0  TRX_VDDR_CLKTOP_DLL_CAL_7.BF.TRX_VDDR_CLKTOP_DLL_CAL_RESULT_EXT_LANE_4_0

// 0xa	TRX_VDDR_CLKTOP_DLL_CAL_8		trx_vddr_clktop_dll_cal_8
typedef union {
	struct {
		uint8_t RESERVED_0                               : 3;	/*  [2:0]     r/w   0*/
		uint8_t TRX_VDDR_CLKTOP_DLL_CAL_RESULT_RD_LANE_4_0 : 5;	/*  [7:3]       r 5'h0*/
	} BF;
	struct{uint8_t B0:8;uint8_t B1:8;uint8_t B2:8;uint8_t B3:8;}BT;
	uint32_t VAL;
} TRX_VDDR_CLKTOP_DLL_CAL_8_t;
__xdata __at( 0x1e28 ) volatile TRX_VDDR_CLKTOP_DLL_CAL_8_t TRX_VDDR_CLKTOP_DLL_CAL_8;
#define reg_TRX_VDDR_CLKTOP_DLL_CAL_RESULT_RD_LANE_4_0  TRX_VDDR_CLKTOP_DLL_CAL_8.BF.TRX_VDDR_CLKTOP_DLL_CAL_RESULT_RD_LANE_4_0

// 0xb	TRX_VDDR_CLKTOP_PI_CAL_0		trx_vddr_clktop_pi_cal_0
typedef union {
	struct {
		uint8_t TRX_VDDR_CLKTOP_PI_CAL_DIR_INV_LANE      : 1;	/*      0     r/w 1'h0*/
		uint8_t TRX_VDDR_CLKTOP_PI_CAL_CONT_NUM_LANE_3_0 : 4;	/*  [4:1]     r/w 4'h0*/
		uint8_t TRX_VDDR_CLKTOP_PI_CAL_BYPASS_EN_LANE    : 1;	/*      5     r/w 1'h0*/
		uint8_t TRX_VDDR_CLKTOP_PI_CAL_CONT_EN_LANE      : 1;	/*      6     r/w 1'h0*/
		uint8_t TRX_VDDR_CLKTOP_PI_CAL_SINGLE_EN_LANE    : 1;	/*      7     r/w 1'h1*/
	} BF;
	struct{uint8_t B0:8;uint8_t B1:8;uint8_t B2:8;uint8_t B3:8;}BT;
	uint32_t VAL;
} TRX_VDDR_CLKTOP_PI_CAL_0_t;
__xdata __at( 0x1e2c ) volatile TRX_VDDR_CLKTOP_PI_CAL_0_t TRX_VDDR_CLKTOP_PI_CAL_0;
#define reg_TRX_VDDR_CLKTOP_PI_CAL_DIR_INV_LANE  TRX_VDDR_CLKTOP_PI_CAL_0.BF.TRX_VDDR_CLKTOP_PI_CAL_DIR_INV_LANE
#define reg_TRX_VDDR_CLKTOP_PI_CAL_CONT_NUM_LANE_3_0  TRX_VDDR_CLKTOP_PI_CAL_0.BF.TRX_VDDR_CLKTOP_PI_CAL_CONT_NUM_LANE_3_0
#define reg_TRX_VDDR_CLKTOP_PI_CAL_BYPASS_EN_LANE  TRX_VDDR_CLKTOP_PI_CAL_0.BF.TRX_VDDR_CLKTOP_PI_CAL_BYPASS_EN_LANE
#define reg_TRX_VDDR_CLKTOP_PI_CAL_CONT_EN_LANE  TRX_VDDR_CLKTOP_PI_CAL_0.BF.TRX_VDDR_CLKTOP_PI_CAL_CONT_EN_LANE
#define reg_TRX_VDDR_CLKTOP_PI_CAL_SINGLE_EN_LANE  TRX_VDDR_CLKTOP_PI_CAL_0.BF.TRX_VDDR_CLKTOP_PI_CAL_SINGLE_EN_LANE

// 0xc	TRX_VDDR_CLKTOP_PI_CAL_1		trx_vddr_clktop_pi_cal_1
typedef union {
	struct {
		uint8_t TRX_VDDR_CLKTOP_PI_CAL_RESULT_AVG_EN_LANE : 1;	/*      0     r/w 1'h0*/
		uint8_t TRX_VDDR_CLKTOP_PI_CAL_SINGLE_MODE_STEPSIZE_LANE_2_0 : 3;	/*  [3:1]     r/w 3'h0*/
		uint8_t TRX_VDDR_CLKTOP_PI_CAL_CMP_CTRL_LANE_3_0 : 4;	/*  [7:4]     r/w 4'h1*/
	} BF;
	struct{uint8_t B0:8;uint8_t B1:8;uint8_t B2:8;uint8_t B3:8;}BT;
	uint32_t VAL;
} TRX_VDDR_CLKTOP_PI_CAL_1_t;
__xdata __at( 0x1e30 ) volatile TRX_VDDR_CLKTOP_PI_CAL_1_t TRX_VDDR_CLKTOP_PI_CAL_1;
#define reg_TRX_VDDR_CLKTOP_PI_CAL_RESULT_AVG_EN_LANE  TRX_VDDR_CLKTOP_PI_CAL_1.BF.TRX_VDDR_CLKTOP_PI_CAL_RESULT_AVG_EN_LANE
#define reg_TRX_VDDR_CLKTOP_PI_CAL_SINGLE_MODE_STEPSIZE_LANE_2_0  TRX_VDDR_CLKTOP_PI_CAL_1.BF.TRX_VDDR_CLKTOP_PI_CAL_SINGLE_MODE_STEPSIZE_LANE_2_0
#define reg_TRX_VDDR_CLKTOP_PI_CAL_CMP_CTRL_LANE_3_0  TRX_VDDR_CLKTOP_PI_CAL_1.BF.TRX_VDDR_CLKTOP_PI_CAL_CMP_CTRL_LANE_3_0

// 0xd	TRX_VDDR_CLKTOP_PI_CAL_2		trx_vddr_clktop_pi_cal_2
typedef union {
	struct {
		uint8_t TRX_VDDR_CLKTOP_PI_CAL_TOGGLE_TIMES_LANE_2_0 : 3;	/*  [2:0]     r/w 3'h1*/
		uint8_t TRX_VDDR_CLKTOP_PI_CAL_UPDN_TOGGLE_DIR_SEL_LANE_1_0 : 2;	/*  [4:3]     r/w 2'h0*/
		uint8_t TRX_VDDR_CLKTOP_PI_CAL_CONT_MODE_STEPSIZE_LANE_2_0 : 3;	/*  [7:5]     r/w 3'h1*/
	} BF;
	struct{uint8_t B0:8;uint8_t B1:8;uint8_t B2:8;uint8_t B3:8;}BT;
	uint32_t VAL;
} TRX_VDDR_CLKTOP_PI_CAL_2_t;
__xdata __at( 0x1e34 ) volatile TRX_VDDR_CLKTOP_PI_CAL_2_t TRX_VDDR_CLKTOP_PI_CAL_2;
#define reg_TRX_VDDR_CLKTOP_PI_CAL_TOGGLE_TIMES_LANE_2_0  TRX_VDDR_CLKTOP_PI_CAL_2.BF.TRX_VDDR_CLKTOP_PI_CAL_TOGGLE_TIMES_LANE_2_0
#define reg_TRX_VDDR_CLKTOP_PI_CAL_UPDN_TOGGLE_DIR_SEL_LANE_1_0  TRX_VDDR_CLKTOP_PI_CAL_2.BF.TRX_VDDR_CLKTOP_PI_CAL_UPDN_TOGGLE_DIR_SEL_LANE_1_0
#define reg_TRX_VDDR_CLKTOP_PI_CAL_CONT_MODE_STEPSIZE_LANE_2_0  TRX_VDDR_CLKTOP_PI_CAL_2.BF.TRX_VDDR_CLKTOP_PI_CAL_CONT_MODE_STEPSIZE_LANE_2_0

// 0xe	TRX_VDDR_CLKTOP_PI_CAL_3		trx_vddr_clktop_pi_cal_3
typedef union {
	struct {
		uint8_t TRX_VDDR_CLKTOP_PI_CAL_SAMPLE_PULSE_DIV_LANE_7_0 : 8;	/*  [7:0]     r/w 8'h8*/
	} BF;
	struct{uint8_t B0:8;uint8_t B1:8;uint8_t B2:8;uint8_t B3:8;}BT;
	uint32_t VAL;
} TRX_VDDR_CLKTOP_PI_CAL_3_t;
__xdata __at( 0x1e38 ) volatile TRX_VDDR_CLKTOP_PI_CAL_3_t TRX_VDDR_CLKTOP_PI_CAL_3;
#define reg_TRX_VDDR_CLKTOP_PI_CAL_SAMPLE_PULSE_DIV_LANE_7_0  TRX_VDDR_CLKTOP_PI_CAL_3.BF.TRX_VDDR_CLKTOP_PI_CAL_SAMPLE_PULSE_DIV_LANE_7_0

// 0xf	TRX_VDDR_CLKTOP_PI_CAL_4		trx_vddr_clktop_pi_cal_4
typedef union {
	struct {
		uint8_t TRX_VDDR_CLKTOP_PI_CAL_INDV_EXT_EN_LANE  : 1;	/*      0     r/w 1'h0*/
		uint8_t TRX_VDDR_CLKTOP_PI_CAL_TIMEOUT_CHK_DIS_LANE : 1;	/*      1     r/w 1'h0*/
		uint8_t TRX_VDDR_CLKTOP_PI_CAL_TIMEOUT_STEPS_LANE_2_0 : 3;	/*  [4:2]     r/w 3'h3*/
		uint8_t TRX_VDDR_CLKTOP_PI_CAL_AUTO_ZERO_CLK_H_2M_PULSE_CNT_LANE_2_0 : 3;	/*  [7:5]     r/w 3'h1*/
	} BF;
	struct{uint8_t B0:8;uint8_t B1:8;uint8_t B2:8;uint8_t B3:8;}BT;
	uint32_t VAL;
} TRX_VDDR_CLKTOP_PI_CAL_4_t;
__xdata __at( 0x1e3c ) volatile TRX_VDDR_CLKTOP_PI_CAL_4_t TRX_VDDR_CLKTOP_PI_CAL_4;
#define reg_TRX_VDDR_CLKTOP_PI_CAL_INDV_EXT_EN_LANE  TRX_VDDR_CLKTOP_PI_CAL_4.BF.TRX_VDDR_CLKTOP_PI_CAL_INDV_EXT_EN_LANE
#define reg_TRX_VDDR_CLKTOP_PI_CAL_TIMEOUT_CHK_DIS_LANE  TRX_VDDR_CLKTOP_PI_CAL_4.BF.TRX_VDDR_CLKTOP_PI_CAL_TIMEOUT_CHK_DIS_LANE
#define reg_TRX_VDDR_CLKTOP_PI_CAL_TIMEOUT_STEPS_LANE_2_0  TRX_VDDR_CLKTOP_PI_CAL_4.BF.TRX_VDDR_CLKTOP_PI_CAL_TIMEOUT_STEPS_LANE_2_0
#define reg_TRX_VDDR_CLKTOP_PI_CAL_AUTO_ZERO_CLK_H_2M_PULSE_CNT_LANE_2_0  TRX_VDDR_CLKTOP_PI_CAL_4.BF.TRX_VDDR_CLKTOP_PI_CAL_AUTO_ZERO_CLK_H_2M_PULSE_CNT_LANE_2_0

// 0x10	TRX_VDDR_CLKTOP_PI_CAL_5		trx_vddr_clktop_pi_cal_5
typedef union {
	struct {
		uint8_t TRX_VDDR_CLKTOP_PI_CAL_CAL_DONE_RD_LANE  : 1;	/*      0       r 1'h0*/
		uint8_t TRX_VDDR_CLKTOP_PI_CAL_DUMMY_CLK_EXT_LANE : 1;	/*      1     r/w 1'h0*/
		uint8_t TRX_VDDR_CLKTOP_PI_CAL_CAL_EN_EXT_LANE   : 1;	/*      2     r/w 1'h0*/
		uint8_t TRX_VDDR_CLKTOP_PI_CAL_VAL_MAX_LANE_4_0  : 5;	/*  [7:3]     r/w 5'h1f*/
	} BF;
	struct{uint8_t B0:8;uint8_t B1:8;uint8_t B2:8;uint8_t B3:8;}BT;
	uint32_t VAL;
} TRX_VDDR_CLKTOP_PI_CAL_5_t;
__xdata __at( 0x1e40 ) volatile TRX_VDDR_CLKTOP_PI_CAL_5_t TRX_VDDR_CLKTOP_PI_CAL_5;
#define reg_TRX_VDDR_CLKTOP_PI_CAL_CAL_DONE_RD_LANE  TRX_VDDR_CLKTOP_PI_CAL_5.BF.TRX_VDDR_CLKTOP_PI_CAL_CAL_DONE_RD_LANE
#define reg_TRX_VDDR_CLKTOP_PI_CAL_DUMMY_CLK_EXT_LANE  TRX_VDDR_CLKTOP_PI_CAL_5.BF.TRX_VDDR_CLKTOP_PI_CAL_DUMMY_CLK_EXT_LANE
#define reg_TRX_VDDR_CLKTOP_PI_CAL_CAL_EN_EXT_LANE  TRX_VDDR_CLKTOP_PI_CAL_5.BF.TRX_VDDR_CLKTOP_PI_CAL_CAL_EN_EXT_LANE
#define reg_TRX_VDDR_CLKTOP_PI_CAL_VAL_MAX_LANE_4_0  TRX_VDDR_CLKTOP_PI_CAL_5.BF.TRX_VDDR_CLKTOP_PI_CAL_VAL_MAX_LANE_4_0

// 0x11	TRX_VDDR_CLKTOP_PI_CAL_6		trx_vddr_clktop_pi_cal_6
typedef union {
	struct {
		uint8_t TRX_VDDR_CLKTOP_PI_CAL_UNDERFLOW_RD_LANE : 1;	/*      0       r 1'h0*/
		uint8_t TRX_VDDR_CLKTOP_PI_CAL_OVERFLOW_RD_LANE  : 1;	/*      1       r 1'h0*/
		uint8_t TRX_VDDR_CLKTOP_PI_CAL_TIMEOUT_RD_LANE   : 1;	/*      2       r 1'h0*/
		uint8_t TRX_VDDR_CLKTOP_PI_CAL_VAL_MIN_LANE_4_0  : 5;	/*  [7:3]     r/w 5'h0*/
	} BF;
	struct{uint8_t B0:8;uint8_t B1:8;uint8_t B2:8;uint8_t B3:8;}BT;
	uint32_t VAL;
} TRX_VDDR_CLKTOP_PI_CAL_6_t;
__xdata __at( 0x1e44 ) volatile TRX_VDDR_CLKTOP_PI_CAL_6_t TRX_VDDR_CLKTOP_PI_CAL_6;
#define reg_TRX_VDDR_CLKTOP_PI_CAL_UNDERFLOW_RD_LANE  TRX_VDDR_CLKTOP_PI_CAL_6.BF.TRX_VDDR_CLKTOP_PI_CAL_UNDERFLOW_RD_LANE
#define reg_TRX_VDDR_CLKTOP_PI_CAL_OVERFLOW_RD_LANE  TRX_VDDR_CLKTOP_PI_CAL_6.BF.TRX_VDDR_CLKTOP_PI_CAL_OVERFLOW_RD_LANE
#define reg_TRX_VDDR_CLKTOP_PI_CAL_TIMEOUT_RD_LANE  TRX_VDDR_CLKTOP_PI_CAL_6.BF.TRX_VDDR_CLKTOP_PI_CAL_TIMEOUT_RD_LANE
#define reg_TRX_VDDR_CLKTOP_PI_CAL_VAL_MIN_LANE_4_0  TRX_VDDR_CLKTOP_PI_CAL_6.BF.TRX_VDDR_CLKTOP_PI_CAL_VAL_MIN_LANE_4_0

// 0x12	TRX_VDDR_CLKTOP_PI_CAL_7		trx_vddr_clktop_pi_cal_7
typedef union {
	struct {
		uint8_t RESERVED_0                               : 3;	/*  [2:0]     r/w   0*/
		uint8_t TRX_VDDR_CLKTOP_PI_CAL_RESULT_EXT_LANE_4_0 : 5;	/*  [7:3]     r/w 5'hf*/
	} BF;
	struct{uint8_t B0:8;uint8_t B1:8;uint8_t B2:8;uint8_t B3:8;}BT;
	uint32_t VAL;
} TRX_VDDR_CLKTOP_PI_CAL_7_t;
__xdata __at( 0x1e48 ) volatile TRX_VDDR_CLKTOP_PI_CAL_7_t TRX_VDDR_CLKTOP_PI_CAL_7;
#define reg_TRX_VDDR_CLKTOP_PI_CAL_RESULT_EXT_LANE_4_0  TRX_VDDR_CLKTOP_PI_CAL_7.BF.TRX_VDDR_CLKTOP_PI_CAL_RESULT_EXT_LANE_4_0

// 0x13	TRX_VDDR_CLKTOP_PI_CAL_8		trx_vddr_clktop_pi_cal_8
typedef union {
	struct {
		uint8_t RESERVED_0                               : 3;	/*  [2:0]     r/w   0*/
		uint8_t TRX_VDDR_CLKTOP_PI_CAL_RESULT_RD_LANE_4_0 : 5;	/*  [7:3]       r 5'h0*/
	} BF;
	struct{uint8_t B0:8;uint8_t B1:8;uint8_t B2:8;uint8_t B3:8;}BT;
	uint32_t VAL;
} TRX_VDDR_CLKTOP_PI_CAL_8_t;
__xdata __at( 0x1e4c ) volatile TRX_VDDR_CLKTOP_PI_CAL_8_t TRX_VDDR_CLKTOP_PI_CAL_8;
#define reg_TRX_VDDR_CLKTOP_PI_CAL_RESULT_RD_LANE_4_0  TRX_VDDR_CLKTOP_PI_CAL_8.BF.TRX_VDDR_CLKTOP_PI_CAL_RESULT_RD_LANE_4_0

// 0x14	TRX_VDDR_CLKTOP_PI_EOM_CAL_0		trx_vddr_clktop_pi_eom_cal_0
typedef union {
	struct {
		uint8_t TRX_VDDR_CLKTOP_PI_EOM_CAL_DIR_INV_LANE  : 1;	/*      0     r/w 1'h0*/
		uint8_t TRX_VDDR_CLKTOP_PI_EOM_CAL_CONT_NUM_LANE_3_0 : 4;	/*  [4:1]     r/w 4'h0*/
		uint8_t TRX_VDDR_CLKTOP_PI_EOM_CAL_BYPASS_EN_LANE : 1;	/*      5     r/w 1'h0*/
		uint8_t TRX_VDDR_CLKTOP_PI_EOM_CAL_CONT_EN_LANE  : 1;	/*      6     r/w 1'h0*/
		uint8_t TRX_VDDR_CLKTOP_PI_EOM_CAL_SINGLE_EN_LANE : 1;	/*      7     r/w 1'h1*/
	} BF;
	struct{uint8_t B0:8;uint8_t B1:8;uint8_t B2:8;uint8_t B3:8;}BT;
	uint32_t VAL;
} TRX_VDDR_CLKTOP_PI_EOM_CAL_0_t;
__xdata __at( 0x1e50 ) volatile TRX_VDDR_CLKTOP_PI_EOM_CAL_0_t TRX_VDDR_CLKTOP_PI_EOM_CAL_0;
#define reg_TRX_VDDR_CLKTOP_PI_EOM_CAL_DIR_INV_LANE  TRX_VDDR_CLKTOP_PI_EOM_CAL_0.BF.TRX_VDDR_CLKTOP_PI_EOM_CAL_DIR_INV_LANE
#define reg_TRX_VDDR_CLKTOP_PI_EOM_CAL_CONT_NUM_LANE_3_0  TRX_VDDR_CLKTOP_PI_EOM_CAL_0.BF.TRX_VDDR_CLKTOP_PI_EOM_CAL_CONT_NUM_LANE_3_0
#define reg_TRX_VDDR_CLKTOP_PI_EOM_CAL_BYPASS_EN_LANE  TRX_VDDR_CLKTOP_PI_EOM_CAL_0.BF.TRX_VDDR_CLKTOP_PI_EOM_CAL_BYPASS_EN_LANE
#define reg_TRX_VDDR_CLKTOP_PI_EOM_CAL_CONT_EN_LANE  TRX_VDDR_CLKTOP_PI_EOM_CAL_0.BF.TRX_VDDR_CLKTOP_PI_EOM_CAL_CONT_EN_LANE
#define reg_TRX_VDDR_CLKTOP_PI_EOM_CAL_SINGLE_EN_LANE  TRX_VDDR_CLKTOP_PI_EOM_CAL_0.BF.TRX_VDDR_CLKTOP_PI_EOM_CAL_SINGLE_EN_LANE

// 0x15	TRX_VDDR_CLKTOP_PI_EOM_CAL_1		trx_vddr_clktop_pi_eom_cal_1
typedef union {
	struct {
		uint8_t TRX_VDDR_CLKTOP_PI_EOM_CAL_RESULT_AVG_EN_LANE : 1;	/*      0     r/w 1'h0*/
		uint8_t TRX_VDDR_CLKTOP_PI_EOM_CAL_SINGLE_MODE_STEPSIZE_LANE_2_0 : 3;	/*  [3:1]     r/w 3'h0*/
		uint8_t TRX_VDDR_CLKTOP_PI_EOM_CAL_CMP_CTRL_LANE_3_0 : 4;	/*  [7:4]     r/w 4'h2*/
	} BF;
	struct{uint8_t B0:8;uint8_t B1:8;uint8_t B2:8;uint8_t B3:8;}BT;
	uint32_t VAL;
} TRX_VDDR_CLKTOP_PI_EOM_CAL_1_t;
__xdata __at( 0x1e54 ) volatile TRX_VDDR_CLKTOP_PI_EOM_CAL_1_t TRX_VDDR_CLKTOP_PI_EOM_CAL_1;
#define reg_TRX_VDDR_CLKTOP_PI_EOM_CAL_RESULT_AVG_EN_LANE  TRX_VDDR_CLKTOP_PI_EOM_CAL_1.BF.TRX_VDDR_CLKTOP_PI_EOM_CAL_RESULT_AVG_EN_LANE
#define reg_TRX_VDDR_CLKTOP_PI_EOM_CAL_SINGLE_MODE_STEPSIZE_LANE_2_0  TRX_VDDR_CLKTOP_PI_EOM_CAL_1.BF.TRX_VDDR_CLKTOP_PI_EOM_CAL_SINGLE_MODE_STEPSIZE_LANE_2_0
#define reg_TRX_VDDR_CLKTOP_PI_EOM_CAL_CMP_CTRL_LANE_3_0  TRX_VDDR_CLKTOP_PI_EOM_CAL_1.BF.TRX_VDDR_CLKTOP_PI_EOM_CAL_CMP_CTRL_LANE_3_0

// 0x16	TRX_VDDR_CLKTOP_PI_EOM_CAL_2		trx_vddr_clktop_pi_eom_cal_2
typedef union {
	struct {
		uint8_t TRX_VDDR_CLKTOP_PI_EOM_CAL_TOGGLE_TIMES_LANE_2_0 : 3;	/*  [2:0]     r/w 3'h1*/
		uint8_t TRX_VDDR_CLKTOP_PI_EOM_CAL_UPDN_TOGGLE_DIR_SEL_LANE_1_0 : 2;	/*  [4:3]     r/w 2'h0*/
		uint8_t TRX_VDDR_CLKTOP_PI_EOM_CAL_CONT_MODE_STEPSIZE_LANE_2_0 : 3;	/*  [7:5]     r/w 3'h1*/
	} BF;
	struct{uint8_t B0:8;uint8_t B1:8;uint8_t B2:8;uint8_t B3:8;}BT;
	uint32_t VAL;
} TRX_VDDR_CLKTOP_PI_EOM_CAL_2_t;
__xdata __at( 0x1e58 ) volatile TRX_VDDR_CLKTOP_PI_EOM_CAL_2_t TRX_VDDR_CLKTOP_PI_EOM_CAL_2;
#define reg_TRX_VDDR_CLKTOP_PI_EOM_CAL_TOGGLE_TIMES_LANE_2_0  TRX_VDDR_CLKTOP_PI_EOM_CAL_2.BF.TRX_VDDR_CLKTOP_PI_EOM_CAL_TOGGLE_TIMES_LANE_2_0
#define reg_TRX_VDDR_CLKTOP_PI_EOM_CAL_UPDN_TOGGLE_DIR_SEL_LANE_1_0  TRX_VDDR_CLKTOP_PI_EOM_CAL_2.BF.TRX_VDDR_CLKTOP_PI_EOM_CAL_UPDN_TOGGLE_DIR_SEL_LANE_1_0
#define reg_TRX_VDDR_CLKTOP_PI_EOM_CAL_CONT_MODE_STEPSIZE_LANE_2_0  TRX_VDDR_CLKTOP_PI_EOM_CAL_2.BF.TRX_VDDR_CLKTOP_PI_EOM_CAL_CONT_MODE_STEPSIZE_LANE_2_0

// 0x17	TRX_VDDR_CLKTOP_PI_EOM_CAL_3		trx_vddr_clktop_pi_eom_cal_3
typedef union {
	struct {
		uint8_t TRX_VDDR_CLKTOP_PI_EOM_CAL_SAMPLE_PULSE_DIV_LANE_7_0 : 8;	/*  [7:0]     r/w 8'h8*/
	} BF;
	struct{uint8_t B0:8;uint8_t B1:8;uint8_t B2:8;uint8_t B3:8;}BT;
	uint32_t VAL;
} TRX_VDDR_CLKTOP_PI_EOM_CAL_3_t;
__xdata __at( 0x1e5c ) volatile TRX_VDDR_CLKTOP_PI_EOM_CAL_3_t TRX_VDDR_CLKTOP_PI_EOM_CAL_3;
#define reg_TRX_VDDR_CLKTOP_PI_EOM_CAL_SAMPLE_PULSE_DIV_LANE_7_0  TRX_VDDR_CLKTOP_PI_EOM_CAL_3.BF.TRX_VDDR_CLKTOP_PI_EOM_CAL_SAMPLE_PULSE_DIV_LANE_7_0

// 0x18	TRX_VDDR_CLKTOP_PI_EOM_CAL_4		trx_vddr_clktop_pi_eom_cal_4
typedef union {
	struct {
		uint8_t TRX_VDDR_CLKTOP_PI_EOM_CAL_INDV_EXT_EN_LANE : 1;	/*      0     r/w 1'h0*/
		uint8_t TRX_VDDR_CLKTOP_PI_EOM_CAL_TIMEOUT_CHK_DIS_LANE : 1;	/*      1     r/w 1'h0*/
		uint8_t TRX_VDDR_CLKTOP_PI_EOM_CAL_TIMEOUT_STEPS_LANE_2_0 : 3;	/*  [4:2]     r/w 3'h3*/
		uint8_t TRX_VDDR_CLKTOP_PI_EOM_CAL_AUTO_ZERO_CLK_H_2M_PULSE_CNT_LANE_2_0 : 3;	/*  [7:5]     r/w 3'h1*/
	} BF;
	struct{uint8_t B0:8;uint8_t B1:8;uint8_t B2:8;uint8_t B3:8;}BT;
	uint32_t VAL;
} TRX_VDDR_CLKTOP_PI_EOM_CAL_4_t;
__xdata __at( 0x1e60 ) volatile TRX_VDDR_CLKTOP_PI_EOM_CAL_4_t TRX_VDDR_CLKTOP_PI_EOM_CAL_4;
#define reg_TRX_VDDR_CLKTOP_PI_EOM_CAL_INDV_EXT_EN_LANE  TRX_VDDR_CLKTOP_PI_EOM_CAL_4.BF.TRX_VDDR_CLKTOP_PI_EOM_CAL_INDV_EXT_EN_LANE
#define reg_TRX_VDDR_CLKTOP_PI_EOM_CAL_TIMEOUT_CHK_DIS_LANE  TRX_VDDR_CLKTOP_PI_EOM_CAL_4.BF.TRX_VDDR_CLKTOP_PI_EOM_CAL_TIMEOUT_CHK_DIS_LANE
#define reg_TRX_VDDR_CLKTOP_PI_EOM_CAL_TIMEOUT_STEPS_LANE_2_0  TRX_VDDR_CLKTOP_PI_EOM_CAL_4.BF.TRX_VDDR_CLKTOP_PI_EOM_CAL_TIMEOUT_STEPS_LANE_2_0
#define reg_TRX_VDDR_CLKTOP_PI_EOM_CAL_AUTO_ZERO_CLK_H_2M_PULSE_CNT_LANE_2_0  TRX_VDDR_CLKTOP_PI_EOM_CAL_4.BF.TRX_VDDR_CLKTOP_PI_EOM_CAL_AUTO_ZERO_CLK_H_2M_PULSE_CNT_LANE_2_0

// 0x19	TRX_VDDR_CLKTOP_PI_EOM_CAL_5		trx_vddr_clktop_pi_eom_cal_5
typedef union {
	struct {
		uint8_t TRX_VDDR_CLKTOP_PI_EOM_CAL_CAL_DONE_RD_LANE : 1;	/*      0       r 1'h0*/
		uint8_t TRX_VDDR_CLKTOP_PI_EOM_CAL_DUMMY_CLK_EXT_LANE : 1;	/*      1     r/w 1'h0*/
		uint8_t TRX_VDDR_CLKTOP_PI_EOM_CAL_CAL_EN_EXT_LANE : 1;	/*      2     r/w 1'h0*/
		uint8_t TRX_VDDR_CLKTOP_PI_EOM_CAL_VAL_MAX_LANE_4_0 : 5;	/*  [7:3]     r/w 5'h1f*/
	} BF;
	struct{uint8_t B0:8;uint8_t B1:8;uint8_t B2:8;uint8_t B3:8;}BT;
	uint32_t VAL;
} TRX_VDDR_CLKTOP_PI_EOM_CAL_5_t;
__xdata __at( 0x1e64 ) volatile TRX_VDDR_CLKTOP_PI_EOM_CAL_5_t TRX_VDDR_CLKTOP_PI_EOM_CAL_5;
#define reg_TRX_VDDR_CLKTOP_PI_EOM_CAL_CAL_DONE_RD_LANE  TRX_VDDR_CLKTOP_PI_EOM_CAL_5.BF.TRX_VDDR_CLKTOP_PI_EOM_CAL_CAL_DONE_RD_LANE
#define reg_TRX_VDDR_CLKTOP_PI_EOM_CAL_DUMMY_CLK_EXT_LANE  TRX_VDDR_CLKTOP_PI_EOM_CAL_5.BF.TRX_VDDR_CLKTOP_PI_EOM_CAL_DUMMY_CLK_EXT_LANE
#define reg_TRX_VDDR_CLKTOP_PI_EOM_CAL_CAL_EN_EXT_LANE  TRX_VDDR_CLKTOP_PI_EOM_CAL_5.BF.TRX_VDDR_CLKTOP_PI_EOM_CAL_CAL_EN_EXT_LANE
#define reg_TRX_VDDR_CLKTOP_PI_EOM_CAL_VAL_MAX_LANE_4_0  TRX_VDDR_CLKTOP_PI_EOM_CAL_5.BF.TRX_VDDR_CLKTOP_PI_EOM_CAL_VAL_MAX_LANE_4_0

// 0x1a	TRX_VDDR_CLKTOP_PI_EOM_CAL_6		trx_vddr_clktop_pi_eom_cal_6
typedef union {
	struct {
		uint8_t TRX_VDDR_CLKTOP_PI_EOM_CAL_UNDERFLOW_RD_LANE : 1;	/*      0       r 1'h0*/
		uint8_t TRX_VDDR_CLKTOP_PI_EOM_CAL_OVERFLOW_RD_LANE : 1;	/*      1       r 1'h0*/
		uint8_t TRX_VDDR_CLKTOP_PI_EOM_CAL_TIMEOUT_RD_LANE : 1;	/*      2       r 1'h0*/
		uint8_t TRX_VDDR_CLKTOP_PI_EOM_CAL_VAL_MIN_LANE_4_0 : 5;	/*  [7:3]     r/w 5'h0*/
	} BF;
	struct{uint8_t B0:8;uint8_t B1:8;uint8_t B2:8;uint8_t B3:8;}BT;
	uint32_t VAL;
} TRX_VDDR_CLKTOP_PI_EOM_CAL_6_t;
__xdata __at( 0x1e68 ) volatile TRX_VDDR_CLKTOP_PI_EOM_CAL_6_t TRX_VDDR_CLKTOP_PI_EOM_CAL_6;
#define reg_TRX_VDDR_CLKTOP_PI_EOM_CAL_UNDERFLOW_RD_LANE  TRX_VDDR_CLKTOP_PI_EOM_CAL_6.BF.TRX_VDDR_CLKTOP_PI_EOM_CAL_UNDERFLOW_RD_LANE
#define reg_TRX_VDDR_CLKTOP_PI_EOM_CAL_OVERFLOW_RD_LANE  TRX_VDDR_CLKTOP_PI_EOM_CAL_6.BF.TRX_VDDR_CLKTOP_PI_EOM_CAL_OVERFLOW_RD_LANE
#define reg_TRX_VDDR_CLKTOP_PI_EOM_CAL_TIMEOUT_RD_LANE  TRX_VDDR_CLKTOP_PI_EOM_CAL_6.BF.TRX_VDDR_CLKTOP_PI_EOM_CAL_TIMEOUT_RD_LANE
#define reg_TRX_VDDR_CLKTOP_PI_EOM_CAL_VAL_MIN_LANE_4_0  TRX_VDDR_CLKTOP_PI_EOM_CAL_6.BF.TRX_VDDR_CLKTOP_PI_EOM_CAL_VAL_MIN_LANE_4_0

// 0x1b	TRX_VDDR_CLKTOP_PI_EOM_CAL_7		trx_vddr_clktop_pi_eom_cal_7
typedef union {
	struct {
		uint8_t RESERVED_0                               : 3;	/*  [2:0]     r/w   0*/
		uint8_t TRX_VDDR_CLKTOP_PI_EOM_CAL_RESULT_EXT_LANE_4_0 : 5;	/*  [7:3]     r/w 5'hf*/
	} BF;
	struct{uint8_t B0:8;uint8_t B1:8;uint8_t B2:8;uint8_t B3:8;}BT;
	uint32_t VAL;
} TRX_VDDR_CLKTOP_PI_EOM_CAL_7_t;
__xdata __at( 0x1e6c ) volatile TRX_VDDR_CLKTOP_PI_EOM_CAL_7_t TRX_VDDR_CLKTOP_PI_EOM_CAL_7;
#define reg_TRX_VDDR_CLKTOP_PI_EOM_CAL_RESULT_EXT_LANE_4_0  TRX_VDDR_CLKTOP_PI_EOM_CAL_7.BF.TRX_VDDR_CLKTOP_PI_EOM_CAL_RESULT_EXT_LANE_4_0

// 0x1c	TRX_VDDR_CLKTOP_PI_EOM_CAL_8		trx_vddr_clktop_pi_eom_cal_8
typedef union {
	struct {
		uint8_t RESERVED_0                               : 3;	/*  [2:0]     r/w   0*/
		uint8_t TRX_VDDR_CLKTOP_PI_EOM_CAL_RESULT_RD_LANE_4_0 : 5;	/*  [7:3]       r 5'h0*/
	} BF;
	struct{uint8_t B0:8;uint8_t B1:8;uint8_t B2:8;uint8_t B3:8;}BT;
	uint32_t VAL;
} TRX_VDDR_CLKTOP_PI_EOM_CAL_8_t;
__xdata __at( 0x1e70 ) volatile TRX_VDDR_CLKTOP_PI_EOM_CAL_8_t TRX_VDDR_CLKTOP_PI_EOM_CAL_8;
#define reg_TRX_VDDR_CLKTOP_PI_EOM_CAL_RESULT_RD_LANE_4_0  TRX_VDDR_CLKTOP_PI_EOM_CAL_8.BF.TRX_VDDR_CLKTOP_PI_EOM_CAL_RESULT_RD_LANE_4_0

// 0x1d	TRX_VDDR_CLKTOP_A90_CAL_0		trx_vddr_clktop_a90_cal_0
typedef union {
	struct {
		uint8_t TRX_VDDR_CLKTOP_A90_CAL_DIR_INV_LANE     : 1;	/*      0     r/w 1'h0*/
		uint8_t TRX_VDDR_CLKTOP_A90_CAL_CONT_NUM_LANE_3_0 : 4;	/*  [4:1]     r/w 4'h0*/
		uint8_t TRX_VDDR_CLKTOP_A90_CAL_BYPASS_EN_LANE   : 1;	/*      5     r/w 1'h0*/
		uint8_t TRX_VDDR_CLKTOP_A90_CAL_CONT_EN_LANE     : 1;	/*      6     r/w 1'h0*/
		uint8_t TRX_VDDR_CLKTOP_A90_CAL_SINGLE_EN_LANE   : 1;	/*      7     r/w 1'h1*/
	} BF;
	struct{uint8_t B0:8;uint8_t B1:8;uint8_t B2:8;uint8_t B3:8;}BT;
	uint32_t VAL;
} TRX_VDDR_CLKTOP_A90_CAL_0_t;
__xdata __at( 0x1e74 ) volatile TRX_VDDR_CLKTOP_A90_CAL_0_t TRX_VDDR_CLKTOP_A90_CAL_0;
#define reg_TRX_VDDR_CLKTOP_A90_CAL_DIR_INV_LANE  TRX_VDDR_CLKTOP_A90_CAL_0.BF.TRX_VDDR_CLKTOP_A90_CAL_DIR_INV_LANE
#define reg_TRX_VDDR_CLKTOP_A90_CAL_CONT_NUM_LANE_3_0  TRX_VDDR_CLKTOP_A90_CAL_0.BF.TRX_VDDR_CLKTOP_A90_CAL_CONT_NUM_LANE_3_0
#define reg_TRX_VDDR_CLKTOP_A90_CAL_BYPASS_EN_LANE  TRX_VDDR_CLKTOP_A90_CAL_0.BF.TRX_VDDR_CLKTOP_A90_CAL_BYPASS_EN_LANE
#define reg_TRX_VDDR_CLKTOP_A90_CAL_CONT_EN_LANE  TRX_VDDR_CLKTOP_A90_CAL_0.BF.TRX_VDDR_CLKTOP_A90_CAL_CONT_EN_LANE
#define reg_TRX_VDDR_CLKTOP_A90_CAL_SINGLE_EN_LANE  TRX_VDDR_CLKTOP_A90_CAL_0.BF.TRX_VDDR_CLKTOP_A90_CAL_SINGLE_EN_LANE

// 0x1e	TRX_VDDR_CLKTOP_A90_CAL_1		trx_vddr_clktop_a90_cal_1
typedef union {
	struct {
		uint8_t TRX_VDDR_CLKTOP_A90_CAL_RESULT_AVG_EN_LANE : 1;	/*      0     r/w 1'h0*/
		uint8_t TRX_VDDR_CLKTOP_A90_CAL_SINGLE_MODE_STEPSIZE_LANE_2_0 : 3;	/*  [3:1]     r/w 3'h0*/
		uint8_t TRX_VDDR_CLKTOP_A90_CAL_CMP_CTRL_LANE_3_0 : 4;	/*  [7:4]     r/w 4'h3*/
	} BF;
	struct{uint8_t B0:8;uint8_t B1:8;uint8_t B2:8;uint8_t B3:8;}BT;
	uint32_t VAL;
} TRX_VDDR_CLKTOP_A90_CAL_1_t;
__xdata __at( 0x1e78 ) volatile TRX_VDDR_CLKTOP_A90_CAL_1_t TRX_VDDR_CLKTOP_A90_CAL_1;
#define reg_TRX_VDDR_CLKTOP_A90_CAL_RESULT_AVG_EN_LANE  TRX_VDDR_CLKTOP_A90_CAL_1.BF.TRX_VDDR_CLKTOP_A90_CAL_RESULT_AVG_EN_LANE
#define reg_TRX_VDDR_CLKTOP_A90_CAL_SINGLE_MODE_STEPSIZE_LANE_2_0  TRX_VDDR_CLKTOP_A90_CAL_1.BF.TRX_VDDR_CLKTOP_A90_CAL_SINGLE_MODE_STEPSIZE_LANE_2_0
#define reg_TRX_VDDR_CLKTOP_A90_CAL_CMP_CTRL_LANE_3_0  TRX_VDDR_CLKTOP_A90_CAL_1.BF.TRX_VDDR_CLKTOP_A90_CAL_CMP_CTRL_LANE_3_0

// 0x1f	TRX_VDDR_CLKTOP_A90_CAL_2		trx_vddr_clktop_a90_cal_2
typedef union {
	struct {
		uint8_t TRX_VDDR_CLKTOP_A90_CAL_TOGGLE_TIMES_LANE_2_0 : 3;	/*  [2:0]     r/w 3'h1*/
		uint8_t TRX_VDDR_CLKTOP_A90_CAL_UPDN_TOGGLE_DIR_SEL_LANE_1_0 : 2;	/*  [4:3]     r/w 2'h0*/
		uint8_t TRX_VDDR_CLKTOP_A90_CAL_CONT_MODE_STEPSIZE_LANE_2_0 : 3;	/*  [7:5]     r/w 3'h1*/
	} BF;
	struct{uint8_t B0:8;uint8_t B1:8;uint8_t B2:8;uint8_t B3:8;}BT;
	uint32_t VAL;
} TRX_VDDR_CLKTOP_A90_CAL_2_t;
__xdata __at( 0x1e7c ) volatile TRX_VDDR_CLKTOP_A90_CAL_2_t TRX_VDDR_CLKTOP_A90_CAL_2;
#define reg_TRX_VDDR_CLKTOP_A90_CAL_TOGGLE_TIMES_LANE_2_0  TRX_VDDR_CLKTOP_A90_CAL_2.BF.TRX_VDDR_CLKTOP_A90_CAL_TOGGLE_TIMES_LANE_2_0
#define reg_TRX_VDDR_CLKTOP_A90_CAL_UPDN_TOGGLE_DIR_SEL_LANE_1_0  TRX_VDDR_CLKTOP_A90_CAL_2.BF.TRX_VDDR_CLKTOP_A90_CAL_UPDN_TOGGLE_DIR_SEL_LANE_1_0
#define reg_TRX_VDDR_CLKTOP_A90_CAL_CONT_MODE_STEPSIZE_LANE_2_0  TRX_VDDR_CLKTOP_A90_CAL_2.BF.TRX_VDDR_CLKTOP_A90_CAL_CONT_MODE_STEPSIZE_LANE_2_0

// 0x20	TRX_VDDR_CLKTOP_A90_CAL_3		trx_vddr_clktop_a90_cal_3
typedef union {
	struct {
		uint8_t TRX_VDDR_CLKTOP_A90_CAL_SAMPLE_PULSE_DIV_LANE_7_0 : 8;	/*  [7:0]     r/w 8'h8*/
	} BF;
	struct{uint8_t B0:8;uint8_t B1:8;uint8_t B2:8;uint8_t B3:8;}BT;
	uint32_t VAL;
} TRX_VDDR_CLKTOP_A90_CAL_3_t;
__xdata __at( 0x1e80 ) volatile TRX_VDDR_CLKTOP_A90_CAL_3_t TRX_VDDR_CLKTOP_A90_CAL_3;
#define reg_TRX_VDDR_CLKTOP_A90_CAL_SAMPLE_PULSE_DIV_LANE_7_0  TRX_VDDR_CLKTOP_A90_CAL_3.BF.TRX_VDDR_CLKTOP_A90_CAL_SAMPLE_PULSE_DIV_LANE_7_0

// 0x21	TRX_VDDR_CLKTOP_A90_CAL_4		trx_vddr_clktop_a90_cal_4
typedef union {
	struct {
		uint8_t TRX_VDDR_CLKTOP_A90_CAL_INDV_EXT_EN_LANE : 1;	/*      0     r/w 1'h0*/
		uint8_t TRX_VDDR_CLKTOP_A90_CAL_TIMEOUT_CHK_DIS_LANE : 1;	/*      1     r/w 1'h0*/
		uint8_t TRX_VDDR_CLKTOP_A90_CAL_TIMEOUT_STEPS_LANE_2_0 : 3;	/*  [4:2]     r/w 3'h3*/
		uint8_t TRX_VDDR_CLKTOP_A90_CAL_AUTO_ZERO_CLK_H_2M_PULSE_CNT_LANE_2_0 : 3;	/*  [7:5]     r/w 3'h1*/
	} BF;
	struct{uint8_t B0:8;uint8_t B1:8;uint8_t B2:8;uint8_t B3:8;}BT;
	uint32_t VAL;
} TRX_VDDR_CLKTOP_A90_CAL_4_t;
__xdata __at( 0x1e84 ) volatile TRX_VDDR_CLKTOP_A90_CAL_4_t TRX_VDDR_CLKTOP_A90_CAL_4;
#define reg_TRX_VDDR_CLKTOP_A90_CAL_INDV_EXT_EN_LANE  TRX_VDDR_CLKTOP_A90_CAL_4.BF.TRX_VDDR_CLKTOP_A90_CAL_INDV_EXT_EN_LANE
#define reg_TRX_VDDR_CLKTOP_A90_CAL_TIMEOUT_CHK_DIS_LANE  TRX_VDDR_CLKTOP_A90_CAL_4.BF.TRX_VDDR_CLKTOP_A90_CAL_TIMEOUT_CHK_DIS_LANE
#define reg_TRX_VDDR_CLKTOP_A90_CAL_TIMEOUT_STEPS_LANE_2_0  TRX_VDDR_CLKTOP_A90_CAL_4.BF.TRX_VDDR_CLKTOP_A90_CAL_TIMEOUT_STEPS_LANE_2_0
#define reg_TRX_VDDR_CLKTOP_A90_CAL_AUTO_ZERO_CLK_H_2M_PULSE_CNT_LANE_2_0  TRX_VDDR_CLKTOP_A90_CAL_4.BF.TRX_VDDR_CLKTOP_A90_CAL_AUTO_ZERO_CLK_H_2M_PULSE_CNT_LANE_2_0

// 0x22	TRX_VDDR_CLKTOP_A90_CAL_5		trx_vddr_clktop_a90_cal_5
typedef union {
	struct {
		uint8_t TRX_VDDR_CLKTOP_A90_CAL_CAL_DONE_RD_LANE : 1;	/*      0       r 1'h0*/
		uint8_t TRX_VDDR_CLKTOP_A90_CAL_DUMMY_CLK_EXT_LANE : 1;	/*      1     r/w 1'h0*/
		uint8_t TRX_VDDR_CLKTOP_A90_CAL_CAL_EN_EXT_LANE  : 1;	/*      2     r/w 1'h0*/
		uint8_t TRX_VDDR_CLKTOP_A90_CAL_VAL_MAX_LANE_4_0 : 5;	/*  [7:3]     r/w 5'h1f*/
	} BF;
	struct{uint8_t B0:8;uint8_t B1:8;uint8_t B2:8;uint8_t B3:8;}BT;
	uint32_t VAL;
} TRX_VDDR_CLKTOP_A90_CAL_5_t;
__xdata __at( 0x1e88 ) volatile TRX_VDDR_CLKTOP_A90_CAL_5_t TRX_VDDR_CLKTOP_A90_CAL_5;
#define reg_TRX_VDDR_CLKTOP_A90_CAL_CAL_DONE_RD_LANE  TRX_VDDR_CLKTOP_A90_CAL_5.BF.TRX_VDDR_CLKTOP_A90_CAL_CAL_DONE_RD_LANE
#define reg_TRX_VDDR_CLKTOP_A90_CAL_DUMMY_CLK_EXT_LANE  TRX_VDDR_CLKTOP_A90_CAL_5.BF.TRX_VDDR_CLKTOP_A90_CAL_DUMMY_CLK_EXT_LANE
#define reg_TRX_VDDR_CLKTOP_A90_CAL_CAL_EN_EXT_LANE  TRX_VDDR_CLKTOP_A90_CAL_5.BF.TRX_VDDR_CLKTOP_A90_CAL_CAL_EN_EXT_LANE
#define reg_TRX_VDDR_CLKTOP_A90_CAL_VAL_MAX_LANE_4_0  TRX_VDDR_CLKTOP_A90_CAL_5.BF.TRX_VDDR_CLKTOP_A90_CAL_VAL_MAX_LANE_4_0

// 0x23	TRX_VDDR_CLKTOP_A90_CAL_6		trx_vddr_clktop_a90_cal_6
typedef union {
	struct {
		uint8_t TRX_VDDR_CLKTOP_A90_CAL_UNDERFLOW_RD_LANE : 1;	/*      0       r 1'h0*/
		uint8_t TRX_VDDR_CLKTOP_A90_CAL_OVERFLOW_RD_LANE : 1;	/*      1       r 1'h0*/
		uint8_t TRX_VDDR_CLKTOP_A90_CAL_TIMEOUT_RD_LANE  : 1;	/*      2       r 1'h0*/
		uint8_t TRX_VDDR_CLKTOP_A90_CAL_VAL_MIN_LANE_4_0 : 5;	/*  [7:3]     r/w 5'h0*/
	} BF;
	struct{uint8_t B0:8;uint8_t B1:8;uint8_t B2:8;uint8_t B3:8;}BT;
	uint32_t VAL;
} TRX_VDDR_CLKTOP_A90_CAL_6_t;
__xdata __at( 0x1e8c ) volatile TRX_VDDR_CLKTOP_A90_CAL_6_t TRX_VDDR_CLKTOP_A90_CAL_6;
#define reg_TRX_VDDR_CLKTOP_A90_CAL_UNDERFLOW_RD_LANE  TRX_VDDR_CLKTOP_A90_CAL_6.BF.TRX_VDDR_CLKTOP_A90_CAL_UNDERFLOW_RD_LANE
#define reg_TRX_VDDR_CLKTOP_A90_CAL_OVERFLOW_RD_LANE  TRX_VDDR_CLKTOP_A90_CAL_6.BF.TRX_VDDR_CLKTOP_A90_CAL_OVERFLOW_RD_LANE
#define reg_TRX_VDDR_CLKTOP_A90_CAL_TIMEOUT_RD_LANE  TRX_VDDR_CLKTOP_A90_CAL_6.BF.TRX_VDDR_CLKTOP_A90_CAL_TIMEOUT_RD_LANE
#define reg_TRX_VDDR_CLKTOP_A90_CAL_VAL_MIN_LANE_4_0  TRX_VDDR_CLKTOP_A90_CAL_6.BF.TRX_VDDR_CLKTOP_A90_CAL_VAL_MIN_LANE_4_0

// 0x24	TRX_VDDR_CLKTOP_A90_CAL_7		trx_vddr_clktop_a90_cal_7
typedef union {
	struct {
		uint8_t RESERVED_0                               : 3;	/*  [2:0]     r/w   0*/
		uint8_t TRX_VDDR_CLKTOP_A90_CAL_RESULT_EXT_LANE_4_0 : 5;	/*  [7:3]     r/w 5'hf*/
	} BF;
	struct{uint8_t B0:8;uint8_t B1:8;uint8_t B2:8;uint8_t B3:8;}BT;
	uint32_t VAL;
} TRX_VDDR_CLKTOP_A90_CAL_7_t;
__xdata __at( 0x1e90 ) volatile TRX_VDDR_CLKTOP_A90_CAL_7_t TRX_VDDR_CLKTOP_A90_CAL_7;
#define reg_TRX_VDDR_CLKTOP_A90_CAL_RESULT_EXT_LANE_4_0  TRX_VDDR_CLKTOP_A90_CAL_7.BF.TRX_VDDR_CLKTOP_A90_CAL_RESULT_EXT_LANE_4_0

// 0x25	TRX_VDDR_CLKTOP_A90_CAL_8		trx_vddr_clktop_a90_cal_8
typedef union {
	struct {
		uint8_t RESERVED_0                               : 3;	/*  [2:0]     r/w   0*/
		uint8_t TRX_VDDR_CLKTOP_A90_CAL_RESULT_RD_LANE_4_0 : 5;	/*  [7:3]       r 5'h0*/
	} BF;
	struct{uint8_t B0:8;uint8_t B1:8;uint8_t B2:8;uint8_t B3:8;}BT;
	uint32_t VAL;
} TRX_VDDR_CLKTOP_A90_CAL_8_t;
__xdata __at( 0x1e94 ) volatile TRX_VDDR_CLKTOP_A90_CAL_8_t TRX_VDDR_CLKTOP_A90_CAL_8;
#define reg_TRX_VDDR_CLKTOP_A90_CAL_RESULT_RD_LANE_4_0  TRX_VDDR_CLKTOP_A90_CAL_8.BF.TRX_VDDR_CLKTOP_A90_CAL_RESULT_RD_LANE_4_0

// 0x26	TRX_VDDR_CLKTOP_DIV2_CAL_0		trx_vddr_clktop_div2_cal_0
typedef union {
	struct {
		uint8_t TRX_VDDR_CLKTOP_DIV2_CAL_DIR_INV_LANE    : 1;	/*      0     r/w 1'h0*/
		uint8_t TRX_VDDR_CLKTOP_DIV2_CAL_CONT_NUM_LANE_3_0 : 4;	/*  [4:1]     r/w 4'h0*/
		uint8_t TRX_VDDR_CLKTOP_DIV2_CAL_BYPASS_EN_LANE  : 1;	/*      5     r/w 1'h0*/
		uint8_t TRX_VDDR_CLKTOP_DIV2_CAL_CONT_EN_LANE    : 1;	/*      6     r/w 1'h0*/
		uint8_t TRX_VDDR_CLKTOP_DIV2_CAL_SINGLE_EN_LANE  : 1;	/*      7     r/w 1'h1*/
	} BF;
	struct{uint8_t B0:8;uint8_t B1:8;uint8_t B2:8;uint8_t B3:8;}BT;
	uint32_t VAL;
} TRX_VDDR_CLKTOP_DIV2_CAL_0_t;
__xdata __at( 0x1e98 ) volatile TRX_VDDR_CLKTOP_DIV2_CAL_0_t TRX_VDDR_CLKTOP_DIV2_CAL_0;
#define reg_TRX_VDDR_CLKTOP_DIV2_CAL_DIR_INV_LANE  TRX_VDDR_CLKTOP_DIV2_CAL_0.BF.TRX_VDDR_CLKTOP_DIV2_CAL_DIR_INV_LANE
#define reg_TRX_VDDR_CLKTOP_DIV2_CAL_CONT_NUM_LANE_3_0  TRX_VDDR_CLKTOP_DIV2_CAL_0.BF.TRX_VDDR_CLKTOP_DIV2_CAL_CONT_NUM_LANE_3_0
#define reg_TRX_VDDR_CLKTOP_DIV2_CAL_BYPASS_EN_LANE  TRX_VDDR_CLKTOP_DIV2_CAL_0.BF.TRX_VDDR_CLKTOP_DIV2_CAL_BYPASS_EN_LANE
#define reg_TRX_VDDR_CLKTOP_DIV2_CAL_CONT_EN_LANE  TRX_VDDR_CLKTOP_DIV2_CAL_0.BF.TRX_VDDR_CLKTOP_DIV2_CAL_CONT_EN_LANE
#define reg_TRX_VDDR_CLKTOP_DIV2_CAL_SINGLE_EN_LANE  TRX_VDDR_CLKTOP_DIV2_CAL_0.BF.TRX_VDDR_CLKTOP_DIV2_CAL_SINGLE_EN_LANE

// 0x27	TRX_VDDR_CLKTOP_DIV2_CAL_1		trx_vddr_clktop_div2_cal_1
typedef union {
	struct {
		uint8_t TRX_VDDR_CLKTOP_DIV2_CAL_RESULT_AVG_EN_LANE : 1;	/*      0     r/w 1'h0*/
		uint8_t TRX_VDDR_CLKTOP_DIV2_CAL_SINGLE_MODE_STEPSIZE_LANE_2_0 : 3;	/*  [3:1]     r/w 3'h0*/
		uint8_t TRX_VDDR_CLKTOP_DIV2_CAL_CMP_CTRL_LANE_3_0 : 4;	/*  [7:4]     r/w 4'h4*/
	} BF;
	struct{uint8_t B0:8;uint8_t B1:8;uint8_t B2:8;uint8_t B3:8;}BT;
	uint32_t VAL;
} TRX_VDDR_CLKTOP_DIV2_CAL_1_t;
__xdata __at( 0x1e9c ) volatile TRX_VDDR_CLKTOP_DIV2_CAL_1_t TRX_VDDR_CLKTOP_DIV2_CAL_1;
#define reg_TRX_VDDR_CLKTOP_DIV2_CAL_RESULT_AVG_EN_LANE  TRX_VDDR_CLKTOP_DIV2_CAL_1.BF.TRX_VDDR_CLKTOP_DIV2_CAL_RESULT_AVG_EN_LANE
#define reg_TRX_VDDR_CLKTOP_DIV2_CAL_SINGLE_MODE_STEPSIZE_LANE_2_0  TRX_VDDR_CLKTOP_DIV2_CAL_1.BF.TRX_VDDR_CLKTOP_DIV2_CAL_SINGLE_MODE_STEPSIZE_LANE_2_0
#define reg_TRX_VDDR_CLKTOP_DIV2_CAL_CMP_CTRL_LANE_3_0  TRX_VDDR_CLKTOP_DIV2_CAL_1.BF.TRX_VDDR_CLKTOP_DIV2_CAL_CMP_CTRL_LANE_3_0

// 0x28	TRX_VDDR_CLKTOP_DIV2_CAL_2		trx_vddr_clktop_div2_cal_2
typedef union {
	struct {
		uint8_t TRX_VDDR_CLKTOP_DIV2_CAL_TOGGLE_TIMES_LANE_2_0 : 3;	/*  [2:0]     r/w 3'h1*/
		uint8_t TRX_VDDR_CLKTOP_DIV2_CAL_UPDN_TOGGLE_DIR_SEL_LANE_1_0 : 2;	/*  [4:3]     r/w 2'h0*/
		uint8_t TRX_VDDR_CLKTOP_DIV2_CAL_CONT_MODE_STEPSIZE_LANE_2_0 : 3;	/*  [7:5]     r/w 3'h1*/
	} BF;
	struct{uint8_t B0:8;uint8_t B1:8;uint8_t B2:8;uint8_t B3:8;}BT;
	uint32_t VAL;
} TRX_VDDR_CLKTOP_DIV2_CAL_2_t;
__xdata __at( 0x1ea0 ) volatile TRX_VDDR_CLKTOP_DIV2_CAL_2_t TRX_VDDR_CLKTOP_DIV2_CAL_2;
#define reg_TRX_VDDR_CLKTOP_DIV2_CAL_TOGGLE_TIMES_LANE_2_0  TRX_VDDR_CLKTOP_DIV2_CAL_2.BF.TRX_VDDR_CLKTOP_DIV2_CAL_TOGGLE_TIMES_LANE_2_0
#define reg_TRX_VDDR_CLKTOP_DIV2_CAL_UPDN_TOGGLE_DIR_SEL_LANE_1_0  TRX_VDDR_CLKTOP_DIV2_CAL_2.BF.TRX_VDDR_CLKTOP_DIV2_CAL_UPDN_TOGGLE_DIR_SEL_LANE_1_0
#define reg_TRX_VDDR_CLKTOP_DIV2_CAL_CONT_MODE_STEPSIZE_LANE_2_0  TRX_VDDR_CLKTOP_DIV2_CAL_2.BF.TRX_VDDR_CLKTOP_DIV2_CAL_CONT_MODE_STEPSIZE_LANE_2_0

// 0x29	TRX_VDDR_CLKTOP_DIV2_CAL_3		trx_vddr_clktop_div2_cal_3
typedef union {
	struct {
		uint8_t TRX_VDDR_CLKTOP_DIV2_CAL_SAMPLE_PULSE_DIV_LANE_7_0 : 8;	/*  [7:0]     r/w 8'h8*/
	} BF;
	struct{uint8_t B0:8;uint8_t B1:8;uint8_t B2:8;uint8_t B3:8;}BT;
	uint32_t VAL;
} TRX_VDDR_CLKTOP_DIV2_CAL_3_t;
__xdata __at( 0x1ea4 ) volatile TRX_VDDR_CLKTOP_DIV2_CAL_3_t TRX_VDDR_CLKTOP_DIV2_CAL_3;
#define reg_TRX_VDDR_CLKTOP_DIV2_CAL_SAMPLE_PULSE_DIV_LANE_7_0  TRX_VDDR_CLKTOP_DIV2_CAL_3.BF.TRX_VDDR_CLKTOP_DIV2_CAL_SAMPLE_PULSE_DIV_LANE_7_0

// 0x2a	TRX_VDDR_CLKTOP_DIV2_CAL_4		trx_vddr_clktop_div2_cal_4
typedef union {
	struct {
		uint8_t TRX_VDDR_CLKTOP_DIV2_CAL_INDV_EXT_EN_LANE : 1;	/*      0     r/w 1'h0*/
		uint8_t TRX_VDDR_CLKTOP_DIV2_CAL_TIMEOUT_CHK_DIS_LANE : 1;	/*      1     r/w 1'h0*/
		uint8_t TRX_VDDR_CLKTOP_DIV2_CAL_TIMEOUT_STEPS_LANE_2_0 : 3;	/*  [4:2]     r/w 3'h3*/
		uint8_t TRX_VDDR_CLKTOP_DIV2_CAL_AUTO_ZERO_CLK_H_2M_PULSE_CNT_LANE_2_0 : 3;	/*  [7:5]     r/w 3'h1*/
	} BF;
	struct{uint8_t B0:8;uint8_t B1:8;uint8_t B2:8;uint8_t B3:8;}BT;
	uint32_t VAL;
} TRX_VDDR_CLKTOP_DIV2_CAL_4_t;
__xdata __at( 0x1ea8 ) volatile TRX_VDDR_CLKTOP_DIV2_CAL_4_t TRX_VDDR_CLKTOP_DIV2_CAL_4;
#define reg_TRX_VDDR_CLKTOP_DIV2_CAL_INDV_EXT_EN_LANE  TRX_VDDR_CLKTOP_DIV2_CAL_4.BF.TRX_VDDR_CLKTOP_DIV2_CAL_INDV_EXT_EN_LANE
#define reg_TRX_VDDR_CLKTOP_DIV2_CAL_TIMEOUT_CHK_DIS_LANE  TRX_VDDR_CLKTOP_DIV2_CAL_4.BF.TRX_VDDR_CLKTOP_DIV2_CAL_TIMEOUT_CHK_DIS_LANE
#define reg_TRX_VDDR_CLKTOP_DIV2_CAL_TIMEOUT_STEPS_LANE_2_0  TRX_VDDR_CLKTOP_DIV2_CAL_4.BF.TRX_VDDR_CLKTOP_DIV2_CAL_TIMEOUT_STEPS_LANE_2_0
#define reg_TRX_VDDR_CLKTOP_DIV2_CAL_AUTO_ZERO_CLK_H_2M_PULSE_CNT_LANE_2_0  TRX_VDDR_CLKTOP_DIV2_CAL_4.BF.TRX_VDDR_CLKTOP_DIV2_CAL_AUTO_ZERO_CLK_H_2M_PULSE_CNT_LANE_2_0

// 0x2b	TRX_VDDR_CLKTOP_DIV2_CAL_5		trx_vddr_clktop_div2_cal_5
typedef union {
	struct {
		uint8_t TRX_VDDR_CLKTOP_DIV2_CAL_CAL_DONE_RD_LANE : 1;	/*      0       r 1'h0*/
		uint8_t TRX_VDDR_CLKTOP_DIV2_CAL_DUMMY_CLK_EXT_LANE : 1;	/*      1     r/w 1'h0*/
		uint8_t TRX_VDDR_CLKTOP_DIV2_CAL_CAL_EN_EXT_LANE : 1;	/*      2     r/w 1'h0*/
		uint8_t TRX_VDDR_CLKTOP_DIV2_CAL_VAL_MAX_LANE_4_0 : 5;	/*  [7:3]     r/w 5'h1f*/
	} BF;
	struct{uint8_t B0:8;uint8_t B1:8;uint8_t B2:8;uint8_t B3:8;}BT;
	uint32_t VAL;
} TRX_VDDR_CLKTOP_DIV2_CAL_5_t;
__xdata __at( 0x1eac ) volatile TRX_VDDR_CLKTOP_DIV2_CAL_5_t TRX_VDDR_CLKTOP_DIV2_CAL_5;
#define reg_TRX_VDDR_CLKTOP_DIV2_CAL_CAL_DONE_RD_LANE  TRX_VDDR_CLKTOP_DIV2_CAL_5.BF.TRX_VDDR_CLKTOP_DIV2_CAL_CAL_DONE_RD_LANE
#define reg_TRX_VDDR_CLKTOP_DIV2_CAL_DUMMY_CLK_EXT_LANE  TRX_VDDR_CLKTOP_DIV2_CAL_5.BF.TRX_VDDR_CLKTOP_DIV2_CAL_DUMMY_CLK_EXT_LANE
#define reg_TRX_VDDR_CLKTOP_DIV2_CAL_CAL_EN_EXT_LANE  TRX_VDDR_CLKTOP_DIV2_CAL_5.BF.TRX_VDDR_CLKTOP_DIV2_CAL_CAL_EN_EXT_LANE
#define reg_TRX_VDDR_CLKTOP_DIV2_CAL_VAL_MAX_LANE_4_0  TRX_VDDR_CLKTOP_DIV2_CAL_5.BF.TRX_VDDR_CLKTOP_DIV2_CAL_VAL_MAX_LANE_4_0

// 0x2c	TRX_VDDR_CLKTOP_DIV2_CAL_6		trx_vddr_clktop_div2_cal_6
typedef union {
	struct {
		uint8_t TRX_VDDR_CLKTOP_DIV2_CAL_UNDERFLOW_RD_LANE : 1;	/*      0       r 1'h0*/
		uint8_t TRX_VDDR_CLKTOP_DIV2_CAL_OVERFLOW_RD_LANE : 1;	/*      1       r 1'h0*/
		uint8_t TRX_VDDR_CLKTOP_DIV2_CAL_TIMEOUT_RD_LANE : 1;	/*      2       r 1'h0*/
		uint8_t TRX_VDDR_CLKTOP_DIV2_CAL_VAL_MIN_LANE_4_0 : 5;	/*  [7:3]     r/w 5'h0*/
	} BF;
	struct{uint8_t B0:8;uint8_t B1:8;uint8_t B2:8;uint8_t B3:8;}BT;
	uint32_t VAL;
} TRX_VDDR_CLKTOP_DIV2_CAL_6_t;
__xdata __at( 0x1eb0 ) volatile TRX_VDDR_CLKTOP_DIV2_CAL_6_t TRX_VDDR_CLKTOP_DIV2_CAL_6;
#define reg_TRX_VDDR_CLKTOP_DIV2_CAL_UNDERFLOW_RD_LANE  TRX_VDDR_CLKTOP_DIV2_CAL_6.BF.TRX_VDDR_CLKTOP_DIV2_CAL_UNDERFLOW_RD_LANE
#define reg_TRX_VDDR_CLKTOP_DIV2_CAL_OVERFLOW_RD_LANE  TRX_VDDR_CLKTOP_DIV2_CAL_6.BF.TRX_VDDR_CLKTOP_DIV2_CAL_OVERFLOW_RD_LANE
#define reg_TRX_VDDR_CLKTOP_DIV2_CAL_TIMEOUT_RD_LANE  TRX_VDDR_CLKTOP_DIV2_CAL_6.BF.TRX_VDDR_CLKTOP_DIV2_CAL_TIMEOUT_RD_LANE
#define reg_TRX_VDDR_CLKTOP_DIV2_CAL_VAL_MIN_LANE_4_0  TRX_VDDR_CLKTOP_DIV2_CAL_6.BF.TRX_VDDR_CLKTOP_DIV2_CAL_VAL_MIN_LANE_4_0

// 0x2d	TRX_VDDR_CLKTOP_DIV2_CAL_7		trx_vddr_clktop_div2_cal_7
typedef union {
	struct {
		uint8_t RESERVED_0                               : 3;	/*  [2:0]     r/w   0*/
		uint8_t TRX_VDDR_CLKTOP_DIV2_CAL_RESULT_EXT_LANE_4_0 : 5;	/*  [7:3]     r/w 5'hf*/
	} BF;
	struct{uint8_t B0:8;uint8_t B1:8;uint8_t B2:8;uint8_t B3:8;}BT;
	uint32_t VAL;
} TRX_VDDR_CLKTOP_DIV2_CAL_7_t;
__xdata __at( 0x1eb4 ) volatile TRX_VDDR_CLKTOP_DIV2_CAL_7_t TRX_VDDR_CLKTOP_DIV2_CAL_7;
#define reg_TRX_VDDR_CLKTOP_DIV2_CAL_RESULT_EXT_LANE_4_0  TRX_VDDR_CLKTOP_DIV2_CAL_7.BF.TRX_VDDR_CLKTOP_DIV2_CAL_RESULT_EXT_LANE_4_0

// 0x2e	TRX_VDDR_CLKTOP_DIV2_CAL_8		trx_vddr_clktop_div2_cal_8
typedef union {
	struct {
		uint8_t RESERVED_0                               : 3;	/*  [2:0]     r/w   0*/
		uint8_t TRX_VDDR_CLKTOP_DIV2_CAL_RESULT_RD_LANE_4_0 : 5;	/*  [7:3]       r 5'h0*/
	} BF;
	struct{uint8_t B0:8;uint8_t B1:8;uint8_t B2:8;uint8_t B3:8;}BT;
	uint32_t VAL;
} TRX_VDDR_CLKTOP_DIV2_CAL_8_t;
__xdata __at( 0x1eb8 ) volatile TRX_VDDR_CLKTOP_DIV2_CAL_8_t TRX_VDDR_CLKTOP_DIV2_CAL_8;
#define reg_TRX_VDDR_CLKTOP_DIV2_CAL_RESULT_RD_LANE_4_0  TRX_VDDR_CLKTOP_DIV2_CAL_8.BF.TRX_VDDR_CLKTOP_DIV2_CAL_RESULT_RD_LANE_4_0

// 0x2f	TRX_VDDR_CLKTOP_SKEW_CAL_0		trx_vddr_clktop_skew_cal_0
typedef union {
	struct {
		uint8_t TRX_VDDR_CLKTOP_SKEW_CAL_DIR_INV_LANE    : 1;	/*      0     r/w 1'h0*/
		uint8_t TRX_VDDR_CLKTOP_SKEW_CAL_CONT_NUM_LANE_3_0 : 4;	/*  [4:1]     r/w 4'h0*/
		uint8_t TRX_VDDR_CLKTOP_SKEW_CAL_BYPASS_EN_LANE  : 1;	/*      5     r/w 1'h0*/
		uint8_t TRX_VDDR_CLKTOP_SKEW_CAL_CONT_EN_LANE    : 1;	/*      6     r/w 1'h0*/
		uint8_t TRX_VDDR_CLKTOP_SKEW_CAL_SINGLE_EN_LANE  : 1;	/*      7     r/w 1'h1*/
	} BF;
	struct{uint8_t B0:8;uint8_t B1:8;uint8_t B2:8;uint8_t B3:8;}BT;
	uint32_t VAL;
} TRX_VDDR_CLKTOP_SKEW_CAL_0_t;
__xdata __at( 0x1ebc ) volatile TRX_VDDR_CLKTOP_SKEW_CAL_0_t TRX_VDDR_CLKTOP_SKEW_CAL_0;
#define reg_TRX_VDDR_CLKTOP_SKEW_CAL_DIR_INV_LANE  TRX_VDDR_CLKTOP_SKEW_CAL_0.BF.TRX_VDDR_CLKTOP_SKEW_CAL_DIR_INV_LANE
#define reg_TRX_VDDR_CLKTOP_SKEW_CAL_CONT_NUM_LANE_3_0  TRX_VDDR_CLKTOP_SKEW_CAL_0.BF.TRX_VDDR_CLKTOP_SKEW_CAL_CONT_NUM_LANE_3_0
#define reg_TRX_VDDR_CLKTOP_SKEW_CAL_BYPASS_EN_LANE  TRX_VDDR_CLKTOP_SKEW_CAL_0.BF.TRX_VDDR_CLKTOP_SKEW_CAL_BYPASS_EN_LANE
#define reg_TRX_VDDR_CLKTOP_SKEW_CAL_CONT_EN_LANE  TRX_VDDR_CLKTOP_SKEW_CAL_0.BF.TRX_VDDR_CLKTOP_SKEW_CAL_CONT_EN_LANE
#define reg_TRX_VDDR_CLKTOP_SKEW_CAL_SINGLE_EN_LANE  TRX_VDDR_CLKTOP_SKEW_CAL_0.BF.TRX_VDDR_CLKTOP_SKEW_CAL_SINGLE_EN_LANE

// 0x30	TRX_VDDR_CLKTOP_SKEW_CAL_1		trx_vddr_clktop_skew_cal_1
typedef union {
	struct {
		uint8_t TRX_VDDR_CLKTOP_SKEW_CAL_RESULT_AVG_EN_LANE : 1;	/*      0     r/w 1'h0*/
		uint8_t TRX_VDDR_CLKTOP_SKEW_CAL_SINGLE_MODE_STEPSIZE_LANE_2_0 : 3;	/*  [3:1]     r/w 3'h0*/
		uint8_t TRX_VDDR_CLKTOP_SKEW_CAL_CMP_CTRL_LANE_3_0 : 4;	/*  [7:4]     r/w 4'h5*/
	} BF;
	struct{uint8_t B0:8;uint8_t B1:8;uint8_t B2:8;uint8_t B3:8;}BT;
	uint32_t VAL;
} TRX_VDDR_CLKTOP_SKEW_CAL_1_t;
__xdata __at( 0x1ec0 ) volatile TRX_VDDR_CLKTOP_SKEW_CAL_1_t TRX_VDDR_CLKTOP_SKEW_CAL_1;
#define reg_TRX_VDDR_CLKTOP_SKEW_CAL_RESULT_AVG_EN_LANE  TRX_VDDR_CLKTOP_SKEW_CAL_1.BF.TRX_VDDR_CLKTOP_SKEW_CAL_RESULT_AVG_EN_LANE
#define reg_TRX_VDDR_CLKTOP_SKEW_CAL_SINGLE_MODE_STEPSIZE_LANE_2_0  TRX_VDDR_CLKTOP_SKEW_CAL_1.BF.TRX_VDDR_CLKTOP_SKEW_CAL_SINGLE_MODE_STEPSIZE_LANE_2_0
#define reg_TRX_VDDR_CLKTOP_SKEW_CAL_CMP_CTRL_LANE_3_0  TRX_VDDR_CLKTOP_SKEW_CAL_1.BF.TRX_VDDR_CLKTOP_SKEW_CAL_CMP_CTRL_LANE_3_0

// 0x31	TRX_VDDR_CLKTOP_SKEW_CAL_2		trx_vddr_clktop_skew_cal_2
typedef union {
	struct {
		uint8_t TRX_VDDR_CLKTOP_SKEW_CAL_TOGGLE_TIMES_LANE_2_0 : 3;	/*  [2:0]     r/w 3'h1*/
		uint8_t TRX_VDDR_CLKTOP_SKEW_CAL_UPDN_TOGGLE_DIR_SEL_LANE_1_0 : 2;	/*  [4:3]     r/w 2'h0*/
		uint8_t TRX_VDDR_CLKTOP_SKEW_CAL_CONT_MODE_STEPSIZE_LANE_2_0 : 3;	/*  [7:5]     r/w 3'h1*/
	} BF;
	struct{uint8_t B0:8;uint8_t B1:8;uint8_t B2:8;uint8_t B3:8;}BT;
	uint32_t VAL;
} TRX_VDDR_CLKTOP_SKEW_CAL_2_t;
__xdata __at( 0x1ec4 ) volatile TRX_VDDR_CLKTOP_SKEW_CAL_2_t TRX_VDDR_CLKTOP_SKEW_CAL_2;
#define reg_TRX_VDDR_CLKTOP_SKEW_CAL_TOGGLE_TIMES_LANE_2_0  TRX_VDDR_CLKTOP_SKEW_CAL_2.BF.TRX_VDDR_CLKTOP_SKEW_CAL_TOGGLE_TIMES_LANE_2_0
#define reg_TRX_VDDR_CLKTOP_SKEW_CAL_UPDN_TOGGLE_DIR_SEL_LANE_1_0  TRX_VDDR_CLKTOP_SKEW_CAL_2.BF.TRX_VDDR_CLKTOP_SKEW_CAL_UPDN_TOGGLE_DIR_SEL_LANE_1_0
#define reg_TRX_VDDR_CLKTOP_SKEW_CAL_CONT_MODE_STEPSIZE_LANE_2_0  TRX_VDDR_CLKTOP_SKEW_CAL_2.BF.TRX_VDDR_CLKTOP_SKEW_CAL_CONT_MODE_STEPSIZE_LANE_2_0

// 0x32	TRX_VDDR_CLKTOP_SKEW_CAL_3		trx_vddr_clktop_skew_cal_3
typedef union {
	struct {
		uint8_t TRX_VDDR_CLKTOP_SKEW_CAL_SAMPLE_PULSE_DIV_LANE_7_0 : 8;	/*  [7:0]     r/w 8'h8*/
	} BF;
	struct{uint8_t B0:8;uint8_t B1:8;uint8_t B2:8;uint8_t B3:8;}BT;
	uint32_t VAL;
} TRX_VDDR_CLKTOP_SKEW_CAL_3_t;
__xdata __at( 0x1ec8 ) volatile TRX_VDDR_CLKTOP_SKEW_CAL_3_t TRX_VDDR_CLKTOP_SKEW_CAL_3;
#define reg_TRX_VDDR_CLKTOP_SKEW_CAL_SAMPLE_PULSE_DIV_LANE_7_0  TRX_VDDR_CLKTOP_SKEW_CAL_3.BF.TRX_VDDR_CLKTOP_SKEW_CAL_SAMPLE_PULSE_DIV_LANE_7_0

// 0x33	TRX_VDDR_CLKTOP_SKEW_CAL_4		trx_vddr_clktop_skew_cal_4
typedef union {
	struct {
		uint8_t TRX_VDDR_CLKTOP_SKEW_CAL_INDV_EXT_EN_LANE : 1;	/*      0     r/w 1'h0*/
		uint8_t TRX_VDDR_CLKTOP_SKEW_CAL_TIMEOUT_CHK_DIS_LANE : 1;	/*      1     r/w 1'h0*/
		uint8_t TRX_VDDR_CLKTOP_SKEW_CAL_TIMEOUT_STEPS_LANE_2_0 : 3;	/*  [4:2]     r/w 3'h3*/
		uint8_t TRX_VDDR_CLKTOP_SKEW_CAL_AUTO_ZERO_CLK_H_2M_PULSE_CNT_LANE_2_0 : 3;	/*  [7:5]     r/w 3'h1*/
	} BF;
	struct{uint8_t B0:8;uint8_t B1:8;uint8_t B2:8;uint8_t B3:8;}BT;
	uint32_t VAL;
} TRX_VDDR_CLKTOP_SKEW_CAL_4_t;
__xdata __at( 0x1ecc ) volatile TRX_VDDR_CLKTOP_SKEW_CAL_4_t TRX_VDDR_CLKTOP_SKEW_CAL_4;
#define reg_TRX_VDDR_CLKTOP_SKEW_CAL_INDV_EXT_EN_LANE  TRX_VDDR_CLKTOP_SKEW_CAL_4.BF.TRX_VDDR_CLKTOP_SKEW_CAL_INDV_EXT_EN_LANE
#define reg_TRX_VDDR_CLKTOP_SKEW_CAL_TIMEOUT_CHK_DIS_LANE  TRX_VDDR_CLKTOP_SKEW_CAL_4.BF.TRX_VDDR_CLKTOP_SKEW_CAL_TIMEOUT_CHK_DIS_LANE
#define reg_TRX_VDDR_CLKTOP_SKEW_CAL_TIMEOUT_STEPS_LANE_2_0  TRX_VDDR_CLKTOP_SKEW_CAL_4.BF.TRX_VDDR_CLKTOP_SKEW_CAL_TIMEOUT_STEPS_LANE_2_0
#define reg_TRX_VDDR_CLKTOP_SKEW_CAL_AUTO_ZERO_CLK_H_2M_PULSE_CNT_LANE_2_0  TRX_VDDR_CLKTOP_SKEW_CAL_4.BF.TRX_VDDR_CLKTOP_SKEW_CAL_AUTO_ZERO_CLK_H_2M_PULSE_CNT_LANE_2_0

// 0x34	TRX_VDDR_CLKTOP_SKEW_CAL_5		trx_vddr_clktop_skew_cal_5
typedef union {
	struct {
		uint8_t TRX_VDDR_CLKTOP_SKEW_CAL_CAL_DONE_RD_LANE : 1;	/*      0       r 1'h0*/
		uint8_t TRX_VDDR_CLKTOP_SKEW_CAL_DUMMY_CLK_EXT_LANE : 1;	/*      1     r/w 1'h0*/
		uint8_t TRX_VDDR_CLKTOP_SKEW_CAL_CAL_EN_EXT_LANE : 1;	/*      2     r/w 1'h0*/
		uint8_t TRX_VDDR_CLKTOP_SKEW_CAL_VAL_MAX_LANE_4_0 : 5;	/*  [7:3]     r/w 5'h1f*/
	} BF;
	struct{uint8_t B0:8;uint8_t B1:8;uint8_t B2:8;uint8_t B3:8;}BT;
	uint32_t VAL;
} TRX_VDDR_CLKTOP_SKEW_CAL_5_t;
__xdata __at( 0x1ed0 ) volatile TRX_VDDR_CLKTOP_SKEW_CAL_5_t TRX_VDDR_CLKTOP_SKEW_CAL_5;
#define reg_TRX_VDDR_CLKTOP_SKEW_CAL_CAL_DONE_RD_LANE  TRX_VDDR_CLKTOP_SKEW_CAL_5.BF.TRX_VDDR_CLKTOP_SKEW_CAL_CAL_DONE_RD_LANE
#define reg_TRX_VDDR_CLKTOP_SKEW_CAL_DUMMY_CLK_EXT_LANE  TRX_VDDR_CLKTOP_SKEW_CAL_5.BF.TRX_VDDR_CLKTOP_SKEW_CAL_DUMMY_CLK_EXT_LANE
#define reg_TRX_VDDR_CLKTOP_SKEW_CAL_CAL_EN_EXT_LANE  TRX_VDDR_CLKTOP_SKEW_CAL_5.BF.TRX_VDDR_CLKTOP_SKEW_CAL_CAL_EN_EXT_LANE
#define reg_TRX_VDDR_CLKTOP_SKEW_CAL_VAL_MAX_LANE_4_0  TRX_VDDR_CLKTOP_SKEW_CAL_5.BF.TRX_VDDR_CLKTOP_SKEW_CAL_VAL_MAX_LANE_4_0

// 0x35	TRX_VDDR_CLKTOP_SKEW_CAL_6		trx_vddr_clktop_skew_cal_6
typedef union {
	struct {
		uint8_t TRX_VDDR_CLKTOP_SKEW_CAL_UNDERFLOW_RD_LANE : 1;	/*      0       r 1'h0*/
		uint8_t TRX_VDDR_CLKTOP_SKEW_CAL_OVERFLOW_RD_LANE : 1;	/*      1       r 1'h0*/
		uint8_t TRX_VDDR_CLKTOP_SKEW_CAL_TIMEOUT_RD_LANE : 1;	/*      2       r 1'h0*/
		uint8_t TRX_VDDR_CLKTOP_SKEW_CAL_VAL_MIN_LANE_4_0 : 5;	/*  [7:3]     r/w 5'h0*/
	} BF;
	struct{uint8_t B0:8;uint8_t B1:8;uint8_t B2:8;uint8_t B3:8;}BT;
	uint32_t VAL;
} TRX_VDDR_CLKTOP_SKEW_CAL_6_t;
__xdata __at( 0x1ed4 ) volatile TRX_VDDR_CLKTOP_SKEW_CAL_6_t TRX_VDDR_CLKTOP_SKEW_CAL_6;
#define reg_TRX_VDDR_CLKTOP_SKEW_CAL_UNDERFLOW_RD_LANE  TRX_VDDR_CLKTOP_SKEW_CAL_6.BF.TRX_VDDR_CLKTOP_SKEW_CAL_UNDERFLOW_RD_LANE
#define reg_TRX_VDDR_CLKTOP_SKEW_CAL_OVERFLOW_RD_LANE  TRX_VDDR_CLKTOP_SKEW_CAL_6.BF.TRX_VDDR_CLKTOP_SKEW_CAL_OVERFLOW_RD_LANE
#define reg_TRX_VDDR_CLKTOP_SKEW_CAL_TIMEOUT_RD_LANE  TRX_VDDR_CLKTOP_SKEW_CAL_6.BF.TRX_VDDR_CLKTOP_SKEW_CAL_TIMEOUT_RD_LANE
#define reg_TRX_VDDR_CLKTOP_SKEW_CAL_VAL_MIN_LANE_4_0  TRX_VDDR_CLKTOP_SKEW_CAL_6.BF.TRX_VDDR_CLKTOP_SKEW_CAL_VAL_MIN_LANE_4_0

// 0x36	TRX_VDDR_CLKTOP_SKEW_CAL_7		trx_vddr_clktop_skew_cal_7
typedef union {
	struct {
		uint8_t RESERVED_0                               : 3;	/*  [2:0]     r/w   0*/
		uint8_t TRX_VDDR_CLKTOP_SKEW_CAL_RESULT_EXT_LANE_4_0 : 5;	/*  [7:3]     r/w 5'hf*/
	} BF;
	struct{uint8_t B0:8;uint8_t B1:8;uint8_t B2:8;uint8_t B3:8;}BT;
	uint32_t VAL;
} TRX_VDDR_CLKTOP_SKEW_CAL_7_t;
__xdata __at( 0x1ed8 ) volatile TRX_VDDR_CLKTOP_SKEW_CAL_7_t TRX_VDDR_CLKTOP_SKEW_CAL_7;
#define reg_TRX_VDDR_CLKTOP_SKEW_CAL_RESULT_EXT_LANE_4_0  TRX_VDDR_CLKTOP_SKEW_CAL_7.BF.TRX_VDDR_CLKTOP_SKEW_CAL_RESULT_EXT_LANE_4_0

// 0x37	TRX_VDDR_CLKTOP_SKEW_CAL_8		trx_vddr_clktop_skew_cal_8
typedef union {
	struct {
		uint8_t RESERVED_0                               : 3;	/*  [2:0]     r/w   0*/
		uint8_t TRX_VDDR_CLKTOP_SKEW_CAL_RESULT_RD_LANE_4_0 : 5;	/*  [7:3]       r 5'h0*/
	} BF;
	struct{uint8_t B0:8;uint8_t B1:8;uint8_t B2:8;uint8_t B3:8;}BT;
	uint32_t VAL;
} TRX_VDDR_CLKTOP_SKEW_CAL_8_t;
__xdata __at( 0x1edc ) volatile TRX_VDDR_CLKTOP_SKEW_CAL_8_t TRX_VDDR_CLKTOP_SKEW_CAL_8;
#define reg_TRX_VDDR_CLKTOP_SKEW_CAL_RESULT_RD_LANE_4_0  TRX_VDDR_CLKTOP_SKEW_CAL_8.BF.TRX_VDDR_CLKTOP_SKEW_CAL_RESULT_RD_LANE_4_0

// 0x38	TRX_VDDR_ADC_THCLK_CAL_0		trx_vddr_adc_thclk_cal_0
typedef union {
	struct {
		uint8_t TRX_VDDR_ADC_THCLK_CAL_DIR_INV_LANE      : 1;	/*      0     r/w 1'h0*/
		uint8_t TRX_VDDR_ADC_THCLK_CAL_CONT_NUM_LANE_3_0 : 4;	/*  [4:1]     r/w 4'h0*/
		uint8_t TRX_VDDR_ADC_THCLK_CAL_BYPASS_EN_LANE    : 1;	/*      5     r/w 1'h0*/
		uint8_t TRX_VDDR_ADC_THCLK_CAL_CONT_EN_LANE      : 1;	/*      6     r/w 1'h0*/
		uint8_t TRX_VDDR_ADC_THCLK_CAL_SINGLE_EN_LANE    : 1;	/*      7     r/w 1'h1*/
	} BF;
	struct{uint8_t B0:8;uint8_t B1:8;uint8_t B2:8;uint8_t B3:8;}BT;
	uint32_t VAL;
} TRX_VDDR_ADC_THCLK_CAL_0_t;
__xdata __at( 0x1ee0 ) volatile TRX_VDDR_ADC_THCLK_CAL_0_t TRX_VDDR_ADC_THCLK_CAL_0;
#define reg_TRX_VDDR_ADC_THCLK_CAL_DIR_INV_LANE  TRX_VDDR_ADC_THCLK_CAL_0.BF.TRX_VDDR_ADC_THCLK_CAL_DIR_INV_LANE
#define reg_TRX_VDDR_ADC_THCLK_CAL_CONT_NUM_LANE_3_0  TRX_VDDR_ADC_THCLK_CAL_0.BF.TRX_VDDR_ADC_THCLK_CAL_CONT_NUM_LANE_3_0
#define reg_TRX_VDDR_ADC_THCLK_CAL_BYPASS_EN_LANE  TRX_VDDR_ADC_THCLK_CAL_0.BF.TRX_VDDR_ADC_THCLK_CAL_BYPASS_EN_LANE
#define reg_TRX_VDDR_ADC_THCLK_CAL_CONT_EN_LANE  TRX_VDDR_ADC_THCLK_CAL_0.BF.TRX_VDDR_ADC_THCLK_CAL_CONT_EN_LANE
#define reg_TRX_VDDR_ADC_THCLK_CAL_SINGLE_EN_LANE  TRX_VDDR_ADC_THCLK_CAL_0.BF.TRX_VDDR_ADC_THCLK_CAL_SINGLE_EN_LANE

// 0x39	TRX_VDDR_ADC_THCLK_CAL_1		trx_vddr_adc_thclk_cal_1
typedef union {
	struct {
		uint8_t TRX_VDDR_ADC_THCLK_CAL_RESULT_AVG_EN_LANE : 1;	/*      0     r/w 1'h0*/
		uint8_t TRX_VDDR_ADC_THCLK_CAL_SINGLE_MODE_STEPSIZE_LANE_2_0 : 3;	/*  [3:1]     r/w 3'h0*/
		uint8_t TRX_VDDR_ADC_THCLK_CAL_CMP_CTRL_LANE_3_0 : 4;	/*  [7:4]     r/w 4'h6*/
	} BF;
	struct{uint8_t B0:8;uint8_t B1:8;uint8_t B2:8;uint8_t B3:8;}BT;
	uint32_t VAL;
} TRX_VDDR_ADC_THCLK_CAL_1_t;
__xdata __at( 0x1ee4 ) volatile TRX_VDDR_ADC_THCLK_CAL_1_t TRX_VDDR_ADC_THCLK_CAL_1;
#define reg_TRX_VDDR_ADC_THCLK_CAL_RESULT_AVG_EN_LANE  TRX_VDDR_ADC_THCLK_CAL_1.BF.TRX_VDDR_ADC_THCLK_CAL_RESULT_AVG_EN_LANE
#define reg_TRX_VDDR_ADC_THCLK_CAL_SINGLE_MODE_STEPSIZE_LANE_2_0  TRX_VDDR_ADC_THCLK_CAL_1.BF.TRX_VDDR_ADC_THCLK_CAL_SINGLE_MODE_STEPSIZE_LANE_2_0
#define reg_TRX_VDDR_ADC_THCLK_CAL_CMP_CTRL_LANE_3_0  TRX_VDDR_ADC_THCLK_CAL_1.BF.TRX_VDDR_ADC_THCLK_CAL_CMP_CTRL_LANE_3_0

// 0x3a	TRX_VDDR_ADC_THCLK_CAL_2		trx_vddr_adc_thclk_cal_2
typedef union {
	struct {
		uint8_t TRX_VDDR_ADC_THCLK_CAL_TOGGLE_TIMES_LANE_2_0 : 3;	/*  [2:0]     r/w 3'h1*/
		uint8_t TRX_VDDR_ADC_THCLK_CAL_UPDN_TOGGLE_DIR_SEL_LANE_1_0 : 2;	/*  [4:3]     r/w 2'h0*/
		uint8_t TRX_VDDR_ADC_THCLK_CAL_CONT_MODE_STEPSIZE_LANE_2_0 : 3;	/*  [7:5]     r/w 3'h1*/
	} BF;
	struct{uint8_t B0:8;uint8_t B1:8;uint8_t B2:8;uint8_t B3:8;}BT;
	uint32_t VAL;
} TRX_VDDR_ADC_THCLK_CAL_2_t;
__xdata __at( 0x1ee8 ) volatile TRX_VDDR_ADC_THCLK_CAL_2_t TRX_VDDR_ADC_THCLK_CAL_2;
#define reg_TRX_VDDR_ADC_THCLK_CAL_TOGGLE_TIMES_LANE_2_0  TRX_VDDR_ADC_THCLK_CAL_2.BF.TRX_VDDR_ADC_THCLK_CAL_TOGGLE_TIMES_LANE_2_0
#define reg_TRX_VDDR_ADC_THCLK_CAL_UPDN_TOGGLE_DIR_SEL_LANE_1_0  TRX_VDDR_ADC_THCLK_CAL_2.BF.TRX_VDDR_ADC_THCLK_CAL_UPDN_TOGGLE_DIR_SEL_LANE_1_0
#define reg_TRX_VDDR_ADC_THCLK_CAL_CONT_MODE_STEPSIZE_LANE_2_0  TRX_VDDR_ADC_THCLK_CAL_2.BF.TRX_VDDR_ADC_THCLK_CAL_CONT_MODE_STEPSIZE_LANE_2_0

// 0x3b	TRX_VDDR_ADC_THCLK_CAL_3		trx_vddr_adc_thclk_cal_3
typedef union {
	struct {
		uint8_t TRX_VDDR_ADC_THCLK_CAL_SAMPLE_PULSE_DIV_LANE_7_0 : 8;	/*  [7:0]     r/w 8'h8*/
	} BF;
	struct{uint8_t B0:8;uint8_t B1:8;uint8_t B2:8;uint8_t B3:8;}BT;
	uint32_t VAL;
} TRX_VDDR_ADC_THCLK_CAL_3_t;
__xdata __at( 0x1eec ) volatile TRX_VDDR_ADC_THCLK_CAL_3_t TRX_VDDR_ADC_THCLK_CAL_3;
#define reg_TRX_VDDR_ADC_THCLK_CAL_SAMPLE_PULSE_DIV_LANE_7_0  TRX_VDDR_ADC_THCLK_CAL_3.BF.TRX_VDDR_ADC_THCLK_CAL_SAMPLE_PULSE_DIV_LANE_7_0

// 0x3c	TRX_VDDR_ADC_THCLK_CAL_4		trx_vddr_adc_thclk_cal_4
typedef union {
	struct {
		uint8_t TRX_VDDR_ADC_THCLK_CAL_INDV_EXT_EN_LANE  : 1;	/*      0     r/w 1'h0*/
		uint8_t TRX_VDDR_ADC_THCLK_CAL_TIMEOUT_CHK_DIS_LANE : 1;	/*      1     r/w 1'h0*/
		uint8_t TRX_VDDR_ADC_THCLK_CAL_TIMEOUT_STEPS_LANE_2_0 : 3;	/*  [4:2]     r/w 3'h3*/
		uint8_t TRX_VDDR_ADC_THCLK_CAL_AUTO_ZERO_CLK_H_2M_PULSE_CNT_LANE_2_0 : 3;	/*  [7:5]     r/w 3'h1*/
	} BF;
	struct{uint8_t B0:8;uint8_t B1:8;uint8_t B2:8;uint8_t B3:8;}BT;
	uint32_t VAL;
} TRX_VDDR_ADC_THCLK_CAL_4_t;
__xdata __at( 0x1ef0 ) volatile TRX_VDDR_ADC_THCLK_CAL_4_t TRX_VDDR_ADC_THCLK_CAL_4;
#define reg_TRX_VDDR_ADC_THCLK_CAL_INDV_EXT_EN_LANE  TRX_VDDR_ADC_THCLK_CAL_4.BF.TRX_VDDR_ADC_THCLK_CAL_INDV_EXT_EN_LANE
#define reg_TRX_VDDR_ADC_THCLK_CAL_TIMEOUT_CHK_DIS_LANE  TRX_VDDR_ADC_THCLK_CAL_4.BF.TRX_VDDR_ADC_THCLK_CAL_TIMEOUT_CHK_DIS_LANE
#define reg_TRX_VDDR_ADC_THCLK_CAL_TIMEOUT_STEPS_LANE_2_0  TRX_VDDR_ADC_THCLK_CAL_4.BF.TRX_VDDR_ADC_THCLK_CAL_TIMEOUT_STEPS_LANE_2_0
#define reg_TRX_VDDR_ADC_THCLK_CAL_AUTO_ZERO_CLK_H_2M_PULSE_CNT_LANE_2_0  TRX_VDDR_ADC_THCLK_CAL_4.BF.TRX_VDDR_ADC_THCLK_CAL_AUTO_ZERO_CLK_H_2M_PULSE_CNT_LANE_2_0

// 0x3d	TRX_VDDR_ADC_THCLK_CAL_5		trx_vddr_adc_thclk_cal_5
typedef union {
	struct {
		uint8_t TRX_VDDR_ADC_THCLK_CAL_CAL_DONE_RD_LANE  : 1;	/*      0       r 1'h0*/
		uint8_t TRX_VDDR_ADC_THCLK_CAL_DUMMY_CLK_EXT_LANE : 1;	/*      1     r/w 1'h0*/
		uint8_t TRX_VDDR_ADC_THCLK_CAL_CAL_EN_EXT_LANE   : 1;	/*      2     r/w 1'h0*/
		uint8_t TRX_VDDR_ADC_THCLK_CAL_VAL_MAX_LANE_4_0  : 5;	/*  [7:3]     r/w 5'h1f*/
	} BF;
	struct{uint8_t B0:8;uint8_t B1:8;uint8_t B2:8;uint8_t B3:8;}BT;
	uint32_t VAL;
} TRX_VDDR_ADC_THCLK_CAL_5_t;
__xdata __at( 0x1ef4 ) volatile TRX_VDDR_ADC_THCLK_CAL_5_t TRX_VDDR_ADC_THCLK_CAL_5;
#define reg_TRX_VDDR_ADC_THCLK_CAL_CAL_DONE_RD_LANE  TRX_VDDR_ADC_THCLK_CAL_5.BF.TRX_VDDR_ADC_THCLK_CAL_CAL_DONE_RD_LANE
#define reg_TRX_VDDR_ADC_THCLK_CAL_DUMMY_CLK_EXT_LANE  TRX_VDDR_ADC_THCLK_CAL_5.BF.TRX_VDDR_ADC_THCLK_CAL_DUMMY_CLK_EXT_LANE
#define reg_TRX_VDDR_ADC_THCLK_CAL_CAL_EN_EXT_LANE  TRX_VDDR_ADC_THCLK_CAL_5.BF.TRX_VDDR_ADC_THCLK_CAL_CAL_EN_EXT_LANE
#define reg_TRX_VDDR_ADC_THCLK_CAL_VAL_MAX_LANE_4_0  TRX_VDDR_ADC_THCLK_CAL_5.BF.TRX_VDDR_ADC_THCLK_CAL_VAL_MAX_LANE_4_0

// 0x3e	TRX_VDDR_ADC_THCLK_CAL_6		trx_vddr_adc_thclk_cal_6
typedef union {
	struct {
		uint8_t TRX_VDDR_ADC_THCLK_CAL_UNDERFLOW_RD_LANE : 1;	/*      0       r 1'h0*/
		uint8_t TRX_VDDR_ADC_THCLK_CAL_OVERFLOW_RD_LANE  : 1;	/*      1       r 1'h0*/
		uint8_t TRX_VDDR_ADC_THCLK_CAL_TIMEOUT_RD_LANE   : 1;	/*      2       r 1'h0*/
		uint8_t TRX_VDDR_ADC_THCLK_CAL_VAL_MIN_LANE_4_0  : 5;	/*  [7:3]     r/w 5'h0*/
	} BF;
	struct{uint8_t B0:8;uint8_t B1:8;uint8_t B2:8;uint8_t B3:8;}BT;
	uint32_t VAL;
} TRX_VDDR_ADC_THCLK_CAL_6_t;
__xdata __at( 0x1ef8 ) volatile TRX_VDDR_ADC_THCLK_CAL_6_t TRX_VDDR_ADC_THCLK_CAL_6;
#define reg_TRX_VDDR_ADC_THCLK_CAL_UNDERFLOW_RD_LANE  TRX_VDDR_ADC_THCLK_CAL_6.BF.TRX_VDDR_ADC_THCLK_CAL_UNDERFLOW_RD_LANE
#define reg_TRX_VDDR_ADC_THCLK_CAL_OVERFLOW_RD_LANE  TRX_VDDR_ADC_THCLK_CAL_6.BF.TRX_VDDR_ADC_THCLK_CAL_OVERFLOW_RD_LANE
#define reg_TRX_VDDR_ADC_THCLK_CAL_TIMEOUT_RD_LANE  TRX_VDDR_ADC_THCLK_CAL_6.BF.TRX_VDDR_ADC_THCLK_CAL_TIMEOUT_RD_LANE
#define reg_TRX_VDDR_ADC_THCLK_CAL_VAL_MIN_LANE_4_0  TRX_VDDR_ADC_THCLK_CAL_6.BF.TRX_VDDR_ADC_THCLK_CAL_VAL_MIN_LANE_4_0

// 0x3f	TRX_VDDR_ADC_THCLK_CAL_7		trx_vddr_adc_thclk_cal_7
typedef union {
	struct {
		uint8_t RESERVED_0                               : 3;	/*  [2:0]     r/w   0*/
		uint8_t TRX_VDDR_ADC_THCLK_CAL_RESULT_EXT_LANE_4_0 : 5;	/*  [7:3]     r/w 5'hf*/
	} BF;
	struct{uint8_t B0:8;uint8_t B1:8;uint8_t B2:8;uint8_t B3:8;}BT;
	uint32_t VAL;
} TRX_VDDR_ADC_THCLK_CAL_7_t;
__xdata __at( 0x1efc ) volatile TRX_VDDR_ADC_THCLK_CAL_7_t TRX_VDDR_ADC_THCLK_CAL_7;
#define reg_TRX_VDDR_ADC_THCLK_CAL_RESULT_EXT_LANE_4_0  TRX_VDDR_ADC_THCLK_CAL_7.BF.TRX_VDDR_ADC_THCLK_CAL_RESULT_EXT_LANE_4_0

// 0x40	TRX_VDDR_ADC_THCLK_CAL_8		trx_vddr_adc_thclk_cal_8
typedef union {
	struct {
		uint8_t RESERVED_0                               : 3;	/*  [2:0]     r/w   0*/
		uint8_t TRX_VDDR_ADC_THCLK_CAL_RESULT_RD_LANE_4_0 : 5;	/*  [7:3]       r 5'h0*/
	} BF;
	struct{uint8_t B0:8;uint8_t B1:8;uint8_t B2:8;uint8_t B3:8;}BT;
	uint32_t VAL;
} TRX_VDDR_ADC_THCLK_CAL_8_t;
__xdata __at( 0x1f00 ) volatile TRX_VDDR_ADC_THCLK_CAL_8_t TRX_VDDR_ADC_THCLK_CAL_8;
#define reg_TRX_VDDR_ADC_THCLK_CAL_RESULT_RD_LANE_4_0  TRX_VDDR_ADC_THCLK_CAL_8.BF.TRX_VDDR_ADC_THCLK_CAL_RESULT_RD_LANE_4_0

// 0x41	TRX_VDDR_ADC_DRV_CAL_0		trx_vddr_adc_drv_cal_0
typedef union {
	struct {
		uint8_t TRX_VDDR_ADC_DRV_CAL_DIR_INV_LANE        : 1;	/*      0     r/w 1'h0*/
		uint8_t TRX_VDDR_ADC_DRV_CAL_CONT_NUM_LANE_3_0   : 4;	/*  [4:1]     r/w 4'h0*/
		uint8_t TRX_VDDR_ADC_DRV_CAL_BYPASS_EN_LANE      : 1;	/*      5     r/w 1'h0*/
		uint8_t TRX_VDDR_ADC_DRV_CAL_CONT_EN_LANE        : 1;	/*      6     r/w 1'h0*/
		uint8_t TRX_VDDR_ADC_DRV_CAL_SINGLE_EN_LANE      : 1;	/*      7     r/w 1'h1*/
	} BF;
	struct{uint8_t B0:8;uint8_t B1:8;uint8_t B2:8;uint8_t B3:8;}BT;
	uint32_t VAL;
} TRX_VDDR_ADC_DRV_CAL_0_t;
__xdata __at( 0x1f04 ) volatile TRX_VDDR_ADC_DRV_CAL_0_t TRX_VDDR_ADC_DRV_CAL_0;
#define reg_TRX_VDDR_ADC_DRV_CAL_DIR_INV_LANE  TRX_VDDR_ADC_DRV_CAL_0.BF.TRX_VDDR_ADC_DRV_CAL_DIR_INV_LANE
#define reg_TRX_VDDR_ADC_DRV_CAL_CONT_NUM_LANE_3_0  TRX_VDDR_ADC_DRV_CAL_0.BF.TRX_VDDR_ADC_DRV_CAL_CONT_NUM_LANE_3_0
#define reg_TRX_VDDR_ADC_DRV_CAL_BYPASS_EN_LANE  TRX_VDDR_ADC_DRV_CAL_0.BF.TRX_VDDR_ADC_DRV_CAL_BYPASS_EN_LANE
#define reg_TRX_VDDR_ADC_DRV_CAL_CONT_EN_LANE  TRX_VDDR_ADC_DRV_CAL_0.BF.TRX_VDDR_ADC_DRV_CAL_CONT_EN_LANE
#define reg_TRX_VDDR_ADC_DRV_CAL_SINGLE_EN_LANE  TRX_VDDR_ADC_DRV_CAL_0.BF.TRX_VDDR_ADC_DRV_CAL_SINGLE_EN_LANE

// 0x42	TRX_VDDR_ADC_DRV_CAL_1		trx_vddr_adc_drv_cal_1
typedef union {
	struct {
		uint8_t TRX_VDDR_ADC_DRV_CAL_RESULT_AVG_EN_LANE  : 1;	/*      0     r/w 1'h0*/
		uint8_t TRX_VDDR_ADC_DRV_CAL_SINGLE_MODE_STEPSIZE_LANE_2_0 : 3;	/*  [3:1]     r/w 3'h0*/
		uint8_t TRX_VDDR_ADC_DRV_CAL_CMP_CTRL_LANE_3_0   : 4;	/*  [7:4]     r/w 4'h7*/
	} BF;
	struct{uint8_t B0:8;uint8_t B1:8;uint8_t B2:8;uint8_t B3:8;}BT;
	uint32_t VAL;
} TRX_VDDR_ADC_DRV_CAL_1_t;
__xdata __at( 0x1f08 ) volatile TRX_VDDR_ADC_DRV_CAL_1_t TRX_VDDR_ADC_DRV_CAL_1;
#define reg_TRX_VDDR_ADC_DRV_CAL_RESULT_AVG_EN_LANE  TRX_VDDR_ADC_DRV_CAL_1.BF.TRX_VDDR_ADC_DRV_CAL_RESULT_AVG_EN_LANE
#define reg_TRX_VDDR_ADC_DRV_CAL_SINGLE_MODE_STEPSIZE_LANE_2_0  TRX_VDDR_ADC_DRV_CAL_1.BF.TRX_VDDR_ADC_DRV_CAL_SINGLE_MODE_STEPSIZE_LANE_2_0
#define reg_TRX_VDDR_ADC_DRV_CAL_CMP_CTRL_LANE_3_0  TRX_VDDR_ADC_DRV_CAL_1.BF.TRX_VDDR_ADC_DRV_CAL_CMP_CTRL_LANE_3_0

// 0x43	TRX_VDDR_ADC_DRV_CAL_2		trx_vddr_adc_drv_cal_2
typedef union {
	struct {
		uint8_t TRX_VDDR_ADC_DRV_CAL_TOGGLE_TIMES_LANE_2_0 : 3;	/*  [2:0]     r/w 3'h1*/
		uint8_t TRX_VDDR_ADC_DRV_CAL_UPDN_TOGGLE_DIR_SEL_LANE_1_0 : 2;	/*  [4:3]     r/w 2'h0*/
		uint8_t TRX_VDDR_ADC_DRV_CAL_CONT_MODE_STEPSIZE_LANE_2_0 : 3;	/*  [7:5]     r/w 3'h1*/
	} BF;
	struct{uint8_t B0:8;uint8_t B1:8;uint8_t B2:8;uint8_t B3:8;}BT;
	uint32_t VAL;
} TRX_VDDR_ADC_DRV_CAL_2_t;
__xdata __at( 0x1f0c ) volatile TRX_VDDR_ADC_DRV_CAL_2_t TRX_VDDR_ADC_DRV_CAL_2;
#define reg_TRX_VDDR_ADC_DRV_CAL_TOGGLE_TIMES_LANE_2_0  TRX_VDDR_ADC_DRV_CAL_2.BF.TRX_VDDR_ADC_DRV_CAL_TOGGLE_TIMES_LANE_2_0
#define reg_TRX_VDDR_ADC_DRV_CAL_UPDN_TOGGLE_DIR_SEL_LANE_1_0  TRX_VDDR_ADC_DRV_CAL_2.BF.TRX_VDDR_ADC_DRV_CAL_UPDN_TOGGLE_DIR_SEL_LANE_1_0
#define reg_TRX_VDDR_ADC_DRV_CAL_CONT_MODE_STEPSIZE_LANE_2_0  TRX_VDDR_ADC_DRV_CAL_2.BF.TRX_VDDR_ADC_DRV_CAL_CONT_MODE_STEPSIZE_LANE_2_0

// 0x44	TRX_VDDR_ADC_DRV_CAL_3		trx_vddr_adc_drv_cal_3
typedef union {
	struct {
		uint8_t TRX_VDDR_ADC_DRV_CAL_SAMPLE_PULSE_DIV_LANE_7_0 : 8;	/*  [7:0]     r/w 8'h8*/
	} BF;
	struct{uint8_t B0:8;uint8_t B1:8;uint8_t B2:8;uint8_t B3:8;}BT;
	uint32_t VAL;
} TRX_VDDR_ADC_DRV_CAL_3_t;
__xdata __at( 0x1f10 ) volatile TRX_VDDR_ADC_DRV_CAL_3_t TRX_VDDR_ADC_DRV_CAL_3;
#define reg_TRX_VDDR_ADC_DRV_CAL_SAMPLE_PULSE_DIV_LANE_7_0  TRX_VDDR_ADC_DRV_CAL_3.BF.TRX_VDDR_ADC_DRV_CAL_SAMPLE_PULSE_DIV_LANE_7_0

// 0x45	TRX_VDDR_ADC_DRV_CAL_4		trx_vddr_adc_drv_cal_4
typedef union {
	struct {
		uint8_t TRX_VDDR_ADC_DRV_CAL_INDV_EXT_EN_LANE    : 1;	/*      0     r/w 1'h0*/
		uint8_t TRX_VDDR_ADC_DRV_CAL_TIMEOUT_CHK_DIS_LANE : 1;	/*      1     r/w 1'h0*/
		uint8_t TRX_VDDR_ADC_DRV_CAL_TIMEOUT_STEPS_LANE_2_0 : 3;	/*  [4:2]     r/w 3'h3*/
		uint8_t TRX_VDDR_ADC_DRV_CAL_AUTO_ZERO_CLK_H_2M_PULSE_CNT_LANE_2_0 : 3;	/*  [7:5]     r/w 3'h1*/
	} BF;
	struct{uint8_t B0:8;uint8_t B1:8;uint8_t B2:8;uint8_t B3:8;}BT;
	uint32_t VAL;
} TRX_VDDR_ADC_DRV_CAL_4_t;
__xdata __at( 0x1f14 ) volatile TRX_VDDR_ADC_DRV_CAL_4_t TRX_VDDR_ADC_DRV_CAL_4;
#define reg_TRX_VDDR_ADC_DRV_CAL_INDV_EXT_EN_LANE  TRX_VDDR_ADC_DRV_CAL_4.BF.TRX_VDDR_ADC_DRV_CAL_INDV_EXT_EN_LANE
#define reg_TRX_VDDR_ADC_DRV_CAL_TIMEOUT_CHK_DIS_LANE  TRX_VDDR_ADC_DRV_CAL_4.BF.TRX_VDDR_ADC_DRV_CAL_TIMEOUT_CHK_DIS_LANE
#define reg_TRX_VDDR_ADC_DRV_CAL_TIMEOUT_STEPS_LANE_2_0  TRX_VDDR_ADC_DRV_CAL_4.BF.TRX_VDDR_ADC_DRV_CAL_TIMEOUT_STEPS_LANE_2_0
#define reg_TRX_VDDR_ADC_DRV_CAL_AUTO_ZERO_CLK_H_2M_PULSE_CNT_LANE_2_0  TRX_VDDR_ADC_DRV_CAL_4.BF.TRX_VDDR_ADC_DRV_CAL_AUTO_ZERO_CLK_H_2M_PULSE_CNT_LANE_2_0

// 0x46	TRX_VDDR_ADC_DRV_CAL_5		trx_vddr_adc_drv_cal_5
typedef union {
	struct {
		uint8_t TRX_VDDR_ADC_DRV_CAL_CAL_DONE_RD_LANE    : 1;	/*      0       r 1'h0*/
		uint8_t TRX_VDDR_ADC_DRV_CAL_DUMMY_CLK_EXT_LANE  : 1;	/*      1     r/w 1'h0*/
		uint8_t TRX_VDDR_ADC_DRV_CAL_CAL_EN_EXT_LANE     : 1;	/*      2     r/w 1'h0*/
		uint8_t TRX_VDDR_ADC_DRV_CAL_VAL_MAX_LANE_4_0    : 5;	/*  [7:3]     r/w 5'h1f*/
	} BF;
	struct{uint8_t B0:8;uint8_t B1:8;uint8_t B2:8;uint8_t B3:8;}BT;
	uint32_t VAL;
} TRX_VDDR_ADC_DRV_CAL_5_t;
__xdata __at( 0x1f18 ) volatile TRX_VDDR_ADC_DRV_CAL_5_t TRX_VDDR_ADC_DRV_CAL_5;
#define reg_TRX_VDDR_ADC_DRV_CAL_CAL_DONE_RD_LANE  TRX_VDDR_ADC_DRV_CAL_5.BF.TRX_VDDR_ADC_DRV_CAL_CAL_DONE_RD_LANE
#define reg_TRX_VDDR_ADC_DRV_CAL_DUMMY_CLK_EXT_LANE  TRX_VDDR_ADC_DRV_CAL_5.BF.TRX_VDDR_ADC_DRV_CAL_DUMMY_CLK_EXT_LANE
#define reg_TRX_VDDR_ADC_DRV_CAL_CAL_EN_EXT_LANE  TRX_VDDR_ADC_DRV_CAL_5.BF.TRX_VDDR_ADC_DRV_CAL_CAL_EN_EXT_LANE
#define reg_TRX_VDDR_ADC_DRV_CAL_VAL_MAX_LANE_4_0  TRX_VDDR_ADC_DRV_CAL_5.BF.TRX_VDDR_ADC_DRV_CAL_VAL_MAX_LANE_4_0

// 0x47	TRX_VDDR_ADC_DRV_CAL_6		trx_vddr_adc_drv_cal_6
typedef union {
	struct {
		uint8_t TRX_VDDR_ADC_DRV_CAL_UNDERFLOW_RD_LANE   : 1;	/*      0       r 1'h0*/
		uint8_t TRX_VDDR_ADC_DRV_CAL_OVERFLOW_RD_LANE    : 1;	/*      1       r 1'h0*/
		uint8_t TRX_VDDR_ADC_DRV_CAL_TIMEOUT_RD_LANE     : 1;	/*      2       r 1'h0*/
		uint8_t TRX_VDDR_ADC_DRV_CAL_VAL_MIN_LANE_4_0    : 5;	/*  [7:3]     r/w 5'h0*/
	} BF;
	struct{uint8_t B0:8;uint8_t B1:8;uint8_t B2:8;uint8_t B3:8;}BT;
	uint32_t VAL;
} TRX_VDDR_ADC_DRV_CAL_6_t;
__xdata __at( 0x1f1c ) volatile TRX_VDDR_ADC_DRV_CAL_6_t TRX_VDDR_ADC_DRV_CAL_6;
#define reg_TRX_VDDR_ADC_DRV_CAL_UNDERFLOW_RD_LANE  TRX_VDDR_ADC_DRV_CAL_6.BF.TRX_VDDR_ADC_DRV_CAL_UNDERFLOW_RD_LANE
#define reg_TRX_VDDR_ADC_DRV_CAL_OVERFLOW_RD_LANE  TRX_VDDR_ADC_DRV_CAL_6.BF.TRX_VDDR_ADC_DRV_CAL_OVERFLOW_RD_LANE
#define reg_TRX_VDDR_ADC_DRV_CAL_TIMEOUT_RD_LANE  TRX_VDDR_ADC_DRV_CAL_6.BF.TRX_VDDR_ADC_DRV_CAL_TIMEOUT_RD_LANE
#define reg_TRX_VDDR_ADC_DRV_CAL_VAL_MIN_LANE_4_0  TRX_VDDR_ADC_DRV_CAL_6.BF.TRX_VDDR_ADC_DRV_CAL_VAL_MIN_LANE_4_0

// 0x48	TRX_VDDR_ADC_DRV_CAL_7		trx_vddr_adc_drv_cal_7
typedef union {
	struct {
		uint8_t RESERVED_0                               : 3;	/*  [2:0]     r/w   0*/
		uint8_t TRX_VDDR_ADC_DRV_CAL_RESULT_EXT_LANE_4_0 : 5;	/*  [7:3]     r/w 5'hf*/
	} BF;
	struct{uint8_t B0:8;uint8_t B1:8;uint8_t B2:8;uint8_t B3:8;}BT;
	uint32_t VAL;
} TRX_VDDR_ADC_DRV_CAL_7_t;
__xdata __at( 0x1f20 ) volatile TRX_VDDR_ADC_DRV_CAL_7_t TRX_VDDR_ADC_DRV_CAL_7;
#define reg_TRX_VDDR_ADC_DRV_CAL_RESULT_EXT_LANE_4_0  TRX_VDDR_ADC_DRV_CAL_7.BF.TRX_VDDR_ADC_DRV_CAL_RESULT_EXT_LANE_4_0

// 0x49	TRX_VDDR_ADC_DRV_CAL_8		trx_vddr_adc_drv_cal_8
typedef union {
	struct {
		uint8_t RESERVED_0                               : 3;	/*  [2:0]     r/w   0*/
		uint8_t TRX_VDDR_ADC_DRV_CAL_RESULT_RD_LANE_4_0  : 5;	/*  [7:3]       r 5'h0*/
	} BF;
	struct{uint8_t B0:8;uint8_t B1:8;uint8_t B2:8;uint8_t B3:8;}BT;
	uint32_t VAL;
} TRX_VDDR_ADC_DRV_CAL_8_t;
__xdata __at( 0x1f24 ) volatile TRX_VDDR_ADC_DRV_CAL_8_t TRX_VDDR_ADC_DRV_CAL_8;
#define reg_TRX_VDDR_ADC_DRV_CAL_RESULT_RD_LANE_4_0  TRX_VDDR_ADC_DRV_CAL_8.BF.TRX_VDDR_ADC_DRV_CAL_RESULT_RD_LANE_4_0

// 0x4a	TRX_VDDR_CTLE_LCL_VDDL_CAL_0		trx_vddr_ctle_lcl_vddl_cal_0
typedef union {
	struct {
		uint8_t TRX_VDDR_CTLE_LCL_VDDL_CAL_DIR_INV_LANE  : 1;	/*      0     r/w 1'h0*/
		uint8_t TRX_VDDR_CTLE_LCL_VDDL_CAL_CONT_NUM_LANE_3_0 : 4;	/*  [4:1]     r/w 4'h0*/
		uint8_t TRX_VDDR_CTLE_LCL_VDDL_CAL_BYPASS_EN_LANE : 1;	/*      5     r/w 1'h0*/
		uint8_t TRX_VDDR_CTLE_LCL_VDDL_CAL_CONT_EN_LANE  : 1;	/*      6     r/w 1'h0*/
		uint8_t TRX_VDDR_CTLE_LCL_VDDL_CAL_SINGLE_EN_LANE : 1;	/*      7     r/w 1'h1*/
	} BF;
	struct{uint8_t B0:8;uint8_t B1:8;uint8_t B2:8;uint8_t B3:8;}BT;
	uint32_t VAL;
} TRX_VDDR_CTLE_LCL_VDDL_CAL_0_t;
__xdata __at( 0x1f28 ) volatile TRX_VDDR_CTLE_LCL_VDDL_CAL_0_t TRX_VDDR_CTLE_LCL_VDDL_CAL_0;
#define reg_TRX_VDDR_CTLE_LCL_VDDL_CAL_DIR_INV_LANE  TRX_VDDR_CTLE_LCL_VDDL_CAL_0.BF.TRX_VDDR_CTLE_LCL_VDDL_CAL_DIR_INV_LANE
#define reg_TRX_VDDR_CTLE_LCL_VDDL_CAL_CONT_NUM_LANE_3_0  TRX_VDDR_CTLE_LCL_VDDL_CAL_0.BF.TRX_VDDR_CTLE_LCL_VDDL_CAL_CONT_NUM_LANE_3_0
#define reg_TRX_VDDR_CTLE_LCL_VDDL_CAL_BYPASS_EN_LANE  TRX_VDDR_CTLE_LCL_VDDL_CAL_0.BF.TRX_VDDR_CTLE_LCL_VDDL_CAL_BYPASS_EN_LANE
#define reg_TRX_VDDR_CTLE_LCL_VDDL_CAL_CONT_EN_LANE  TRX_VDDR_CTLE_LCL_VDDL_CAL_0.BF.TRX_VDDR_CTLE_LCL_VDDL_CAL_CONT_EN_LANE
#define reg_TRX_VDDR_CTLE_LCL_VDDL_CAL_SINGLE_EN_LANE  TRX_VDDR_CTLE_LCL_VDDL_CAL_0.BF.TRX_VDDR_CTLE_LCL_VDDL_CAL_SINGLE_EN_LANE

// 0x4b	TRX_VDDR_CTLE_LCL_VDDL_CAL_1		trx_vddr_ctle_lcl_vddl_cal_1
typedef union {
	struct {
		uint8_t TRX_VDDR_CTLE_LCL_VDDL_CAL_RESULT_AVG_EN_LANE : 1;	/*      0     r/w 1'h0*/
		uint8_t TRX_VDDR_CTLE_LCL_VDDL_CAL_SINGLE_MODE_STEPSIZE_LANE_2_0 : 3;	/*  [3:1]     r/w 3'h0*/
		uint8_t TRX_VDDR_CTLE_LCL_VDDL_CAL_CMP_CTRL_LANE_3_0 : 4;	/*  [7:4]     r/w 4'h8*/
	} BF;
	struct{uint8_t B0:8;uint8_t B1:8;uint8_t B2:8;uint8_t B3:8;}BT;
	uint32_t VAL;
} TRX_VDDR_CTLE_LCL_VDDL_CAL_1_t;
__xdata __at( 0x1f2c ) volatile TRX_VDDR_CTLE_LCL_VDDL_CAL_1_t TRX_VDDR_CTLE_LCL_VDDL_CAL_1;
#define reg_TRX_VDDR_CTLE_LCL_VDDL_CAL_RESULT_AVG_EN_LANE  TRX_VDDR_CTLE_LCL_VDDL_CAL_1.BF.TRX_VDDR_CTLE_LCL_VDDL_CAL_RESULT_AVG_EN_LANE
#define reg_TRX_VDDR_CTLE_LCL_VDDL_CAL_SINGLE_MODE_STEPSIZE_LANE_2_0  TRX_VDDR_CTLE_LCL_VDDL_CAL_1.BF.TRX_VDDR_CTLE_LCL_VDDL_CAL_SINGLE_MODE_STEPSIZE_LANE_2_0
#define reg_TRX_VDDR_CTLE_LCL_VDDL_CAL_CMP_CTRL_LANE_3_0  TRX_VDDR_CTLE_LCL_VDDL_CAL_1.BF.TRX_VDDR_CTLE_LCL_VDDL_CAL_CMP_CTRL_LANE_3_0

// 0x4c	TRX_VDDR_CTLE_LCL_VDDL_CAL_2		trx_vddr_ctle_lcl_vddl_cal_2
typedef union {
	struct {
		uint8_t TRX_VDDR_CTLE_LCL_VDDL_CAL_TOGGLE_TIMES_LANE_2_0 : 3;	/*  [2:0]     r/w 3'h1*/
		uint8_t TRX_VDDR_CTLE_LCL_VDDL_CAL_UPDN_TOGGLE_DIR_SEL_LANE_1_0 : 2;	/*  [4:3]     r/w 2'h0*/
		uint8_t TRX_VDDR_CTLE_LCL_VDDL_CAL_CONT_MODE_STEPSIZE_LANE_2_0 : 3;	/*  [7:5]     r/w 3'h1*/
	} BF;
	struct{uint8_t B0:8;uint8_t B1:8;uint8_t B2:8;uint8_t B3:8;}BT;
	uint32_t VAL;
} TRX_VDDR_CTLE_LCL_VDDL_CAL_2_t;
__xdata __at( 0x1f30 ) volatile TRX_VDDR_CTLE_LCL_VDDL_CAL_2_t TRX_VDDR_CTLE_LCL_VDDL_CAL_2;
#define reg_TRX_VDDR_CTLE_LCL_VDDL_CAL_TOGGLE_TIMES_LANE_2_0  TRX_VDDR_CTLE_LCL_VDDL_CAL_2.BF.TRX_VDDR_CTLE_LCL_VDDL_CAL_TOGGLE_TIMES_LANE_2_0
#define reg_TRX_VDDR_CTLE_LCL_VDDL_CAL_UPDN_TOGGLE_DIR_SEL_LANE_1_0  TRX_VDDR_CTLE_LCL_VDDL_CAL_2.BF.TRX_VDDR_CTLE_LCL_VDDL_CAL_UPDN_TOGGLE_DIR_SEL_LANE_1_0
#define reg_TRX_VDDR_CTLE_LCL_VDDL_CAL_CONT_MODE_STEPSIZE_LANE_2_0  TRX_VDDR_CTLE_LCL_VDDL_CAL_2.BF.TRX_VDDR_CTLE_LCL_VDDL_CAL_CONT_MODE_STEPSIZE_LANE_2_0

// 0x4d	TRX_VDDR_CTLE_LCL_VDDL_CAL_3		trx_vddr_ctle_lcl_vddl_cal_3
typedef union {
	struct {
		uint8_t TRX_VDDR_CTLE_LCL_VDDL_CAL_SAMPLE_PULSE_DIV_LANE_7_0 : 8;	/*  [7:0]     r/w 8'h8*/
	} BF;
	struct{uint8_t B0:8;uint8_t B1:8;uint8_t B2:8;uint8_t B3:8;}BT;
	uint32_t VAL;
} TRX_VDDR_CTLE_LCL_VDDL_CAL_3_t;
__xdata __at( 0x1f34 ) volatile TRX_VDDR_CTLE_LCL_VDDL_CAL_3_t TRX_VDDR_CTLE_LCL_VDDL_CAL_3;
#define reg_TRX_VDDR_CTLE_LCL_VDDL_CAL_SAMPLE_PULSE_DIV_LANE_7_0  TRX_VDDR_CTLE_LCL_VDDL_CAL_3.BF.TRX_VDDR_CTLE_LCL_VDDL_CAL_SAMPLE_PULSE_DIV_LANE_7_0

// 0x4e	TRX_VDDR_CTLE_LCL_VDDL_CAL_4		trx_vddr_ctle_lcl_vddl_cal_4
typedef union {
	struct {
		uint8_t TRX_VDDR_CTLE_LCL_VDDL_CAL_INDV_EXT_EN_LANE : 1;	/*      0     r/w 1'h0*/
		uint8_t TRX_VDDR_CTLE_LCL_VDDL_CAL_TIMEOUT_CHK_DIS_LANE : 1;	/*      1     r/w 1'h0*/
		uint8_t TRX_VDDR_CTLE_LCL_VDDL_CAL_TIMEOUT_STEPS_LANE_2_0 : 3;	/*  [4:2]     r/w 3'h3*/
		uint8_t TRX_VDDR_CTLE_LCL_VDDL_CAL_AUTO_ZERO_CLK_H_2M_PULSE_CNT_LANE_2_0 : 3;	/*  [7:5]     r/w 3'h1*/
	} BF;
	struct{uint8_t B0:8;uint8_t B1:8;uint8_t B2:8;uint8_t B3:8;}BT;
	uint32_t VAL;
} TRX_VDDR_CTLE_LCL_VDDL_CAL_4_t;
__xdata __at( 0x1f38 ) volatile TRX_VDDR_CTLE_LCL_VDDL_CAL_4_t TRX_VDDR_CTLE_LCL_VDDL_CAL_4;
#define reg_TRX_VDDR_CTLE_LCL_VDDL_CAL_INDV_EXT_EN_LANE  TRX_VDDR_CTLE_LCL_VDDL_CAL_4.BF.TRX_VDDR_CTLE_LCL_VDDL_CAL_INDV_EXT_EN_LANE
#define reg_TRX_VDDR_CTLE_LCL_VDDL_CAL_TIMEOUT_CHK_DIS_LANE  TRX_VDDR_CTLE_LCL_VDDL_CAL_4.BF.TRX_VDDR_CTLE_LCL_VDDL_CAL_TIMEOUT_CHK_DIS_LANE
#define reg_TRX_VDDR_CTLE_LCL_VDDL_CAL_TIMEOUT_STEPS_LANE_2_0  TRX_VDDR_CTLE_LCL_VDDL_CAL_4.BF.TRX_VDDR_CTLE_LCL_VDDL_CAL_TIMEOUT_STEPS_LANE_2_0
#define reg_TRX_VDDR_CTLE_LCL_VDDL_CAL_AUTO_ZERO_CLK_H_2M_PULSE_CNT_LANE_2_0  TRX_VDDR_CTLE_LCL_VDDL_CAL_4.BF.TRX_VDDR_CTLE_LCL_VDDL_CAL_AUTO_ZERO_CLK_H_2M_PULSE_CNT_LANE_2_0

// 0x4f	TRX_VDDR_CTLE_LCL_VDDL_CAL_5		trx_vddr_ctle_lcl_vddl_cal_5
typedef union {
	struct {
		uint8_t TRX_VDDR_CTLE_LCL_VDDL_CAL_CAL_DONE_RD_LANE : 1;	/*      0       r 1'h0*/
		uint8_t TRX_VDDR_CTLE_LCL_VDDL_CAL_DUMMY_CLK_EXT_LANE : 1;	/*      1     r/w 1'h0*/
		uint8_t TRX_VDDR_CTLE_LCL_VDDL_CAL_CAL_EN_EXT_LANE : 1;	/*      2     r/w 1'h0*/
		uint8_t TRX_VDDR_CTLE_LCL_VDDL_CAL_VAL_MAX_LANE_4_0 : 5;	/*  [7:3]     r/w 5'h1f*/
	} BF;
	struct{uint8_t B0:8;uint8_t B1:8;uint8_t B2:8;uint8_t B3:8;}BT;
	uint32_t VAL;
} TRX_VDDR_CTLE_LCL_VDDL_CAL_5_t;
__xdata __at( 0x1f3c ) volatile TRX_VDDR_CTLE_LCL_VDDL_CAL_5_t TRX_VDDR_CTLE_LCL_VDDL_CAL_5;
#define reg_TRX_VDDR_CTLE_LCL_VDDL_CAL_CAL_DONE_RD_LANE  TRX_VDDR_CTLE_LCL_VDDL_CAL_5.BF.TRX_VDDR_CTLE_LCL_VDDL_CAL_CAL_DONE_RD_LANE
#define reg_TRX_VDDR_CTLE_LCL_VDDL_CAL_DUMMY_CLK_EXT_LANE  TRX_VDDR_CTLE_LCL_VDDL_CAL_5.BF.TRX_VDDR_CTLE_LCL_VDDL_CAL_DUMMY_CLK_EXT_LANE
#define reg_TRX_VDDR_CTLE_LCL_VDDL_CAL_CAL_EN_EXT_LANE  TRX_VDDR_CTLE_LCL_VDDL_CAL_5.BF.TRX_VDDR_CTLE_LCL_VDDL_CAL_CAL_EN_EXT_LANE
#define reg_TRX_VDDR_CTLE_LCL_VDDL_CAL_VAL_MAX_LANE_4_0  TRX_VDDR_CTLE_LCL_VDDL_CAL_5.BF.TRX_VDDR_CTLE_LCL_VDDL_CAL_VAL_MAX_LANE_4_0

// 0x50	TRX_VDDR_CTLE_LCL_VDDL_CAL_6		trx_vddr_ctle_lcl_vddl_cal_6
typedef union {
	struct {
		uint8_t TRX_VDDR_CTLE_LCL_VDDL_CAL_UNDERFLOW_RD_LANE : 1;	/*      0       r 1'h0*/
		uint8_t TRX_VDDR_CTLE_LCL_VDDL_CAL_OVERFLOW_RD_LANE : 1;	/*      1       r 1'h0*/
		uint8_t TRX_VDDR_CTLE_LCL_VDDL_CAL_TIMEOUT_RD_LANE : 1;	/*      2       r 1'h0*/
		uint8_t TRX_VDDR_CTLE_LCL_VDDL_CAL_VAL_MIN_LANE_4_0 : 5;	/*  [7:3]     r/w 5'h0*/
	} BF;
	struct{uint8_t B0:8;uint8_t B1:8;uint8_t B2:8;uint8_t B3:8;}BT;
	uint32_t VAL;
} TRX_VDDR_CTLE_LCL_VDDL_CAL_6_t;
__xdata __at( 0x1f40 ) volatile TRX_VDDR_CTLE_LCL_VDDL_CAL_6_t TRX_VDDR_CTLE_LCL_VDDL_CAL_6;
#define reg_TRX_VDDR_CTLE_LCL_VDDL_CAL_UNDERFLOW_RD_LANE  TRX_VDDR_CTLE_LCL_VDDL_CAL_6.BF.TRX_VDDR_CTLE_LCL_VDDL_CAL_UNDERFLOW_RD_LANE
#define reg_TRX_VDDR_CTLE_LCL_VDDL_CAL_OVERFLOW_RD_LANE  TRX_VDDR_CTLE_LCL_VDDL_CAL_6.BF.TRX_VDDR_CTLE_LCL_VDDL_CAL_OVERFLOW_RD_LANE
#define reg_TRX_VDDR_CTLE_LCL_VDDL_CAL_TIMEOUT_RD_LANE  TRX_VDDR_CTLE_LCL_VDDL_CAL_6.BF.TRX_VDDR_CTLE_LCL_VDDL_CAL_TIMEOUT_RD_LANE
#define reg_TRX_VDDR_CTLE_LCL_VDDL_CAL_VAL_MIN_LANE_4_0  TRX_VDDR_CTLE_LCL_VDDL_CAL_6.BF.TRX_VDDR_CTLE_LCL_VDDL_CAL_VAL_MIN_LANE_4_0

// 0x51	TRX_VDDR_CTLE_LCL_VDDL_CAL_7		trx_vddr_ctle_lcl_vddl_cal_7
typedef union {
	struct {
		uint8_t RESERVED_0                               : 3;	/*  [2:0]     r/w   0*/
		uint8_t TRX_VDDR_CTLE_LCL_VDDL_CAL_RESULT_EXT_LANE_4_0 : 5;	/*  [7:3]     r/w 5'hf*/
	} BF;
	struct{uint8_t B0:8;uint8_t B1:8;uint8_t B2:8;uint8_t B3:8;}BT;
	uint32_t VAL;
} TRX_VDDR_CTLE_LCL_VDDL_CAL_7_t;
__xdata __at( 0x1f44 ) volatile TRX_VDDR_CTLE_LCL_VDDL_CAL_7_t TRX_VDDR_CTLE_LCL_VDDL_CAL_7;
#define reg_TRX_VDDR_CTLE_LCL_VDDL_CAL_RESULT_EXT_LANE_4_0  TRX_VDDR_CTLE_LCL_VDDL_CAL_7.BF.TRX_VDDR_CTLE_LCL_VDDL_CAL_RESULT_EXT_LANE_4_0

// 0x52	TRX_VDDR_CTLE_LCL_VDDL_CAL_8		trx_vddr_ctle_lcl_vddl_cal_8
typedef union {
	struct {
		uint8_t RESERVED_0                               : 3;	/*  [2:0]     r/w   0*/
		uint8_t TRX_VDDR_CTLE_LCL_VDDL_CAL_RESULT_RD_LANE_4_0 : 5;	/*  [7:3]       r 5'h0*/
	} BF;
	struct{uint8_t B0:8;uint8_t B1:8;uint8_t B2:8;uint8_t B3:8;}BT;
	uint32_t VAL;
} TRX_VDDR_CTLE_LCL_VDDL_CAL_8_t;
__xdata __at( 0x1f48 ) volatile TRX_VDDR_CTLE_LCL_VDDL_CAL_8_t TRX_VDDR_CTLE_LCL_VDDL_CAL_8;
#define reg_TRX_VDDR_CTLE_LCL_VDDL_CAL_RESULT_RD_LANE_4_0  TRX_VDDR_CTLE_LCL_VDDL_CAL_8.BF.TRX_VDDR_CTLE_LCL_VDDL_CAL_RESULT_RD_LANE_4_0

// 0x53	TRX_VDDR_CLKTOP_VDDL_CAL_0		trx_vddr_clktop_vddl_cal_0
typedef union {
	struct {
		uint8_t TRX_VDDR_CLKTOP_VDDL_CAL_DIR_INV_LANE    : 1;	/*      0     r/w 1'h0*/
		uint8_t TRX_VDDR_CLKTOP_VDDL_CAL_CONT_NUM_LANE_3_0 : 4;	/*  [4:1]     r/w 4'h0*/
		uint8_t TRX_VDDR_CLKTOP_VDDL_CAL_BYPASS_EN_LANE  : 1;	/*      5     r/w 1'h0*/
		uint8_t TRX_VDDR_CLKTOP_VDDL_CAL_CONT_EN_LANE    : 1;	/*      6     r/w 1'h0*/
		uint8_t TRX_VDDR_CLKTOP_VDDL_CAL_SINGLE_EN_LANE  : 1;	/*      7     r/w 1'h1*/
	} BF;
	struct{uint8_t B0:8;uint8_t B1:8;uint8_t B2:8;uint8_t B3:8;}BT;
	uint32_t VAL;
} TRX_VDDR_CLKTOP_VDDL_CAL_0_t;
__xdata __at( 0x1f4c ) volatile TRX_VDDR_CLKTOP_VDDL_CAL_0_t TRX_VDDR_CLKTOP_VDDL_CAL_0;
#define reg_TRX_VDDR_CLKTOP_VDDL_CAL_DIR_INV_LANE  TRX_VDDR_CLKTOP_VDDL_CAL_0.BF.TRX_VDDR_CLKTOP_VDDL_CAL_DIR_INV_LANE
#define reg_TRX_VDDR_CLKTOP_VDDL_CAL_CONT_NUM_LANE_3_0  TRX_VDDR_CLKTOP_VDDL_CAL_0.BF.TRX_VDDR_CLKTOP_VDDL_CAL_CONT_NUM_LANE_3_0
#define reg_TRX_VDDR_CLKTOP_VDDL_CAL_BYPASS_EN_LANE  TRX_VDDR_CLKTOP_VDDL_CAL_0.BF.TRX_VDDR_CLKTOP_VDDL_CAL_BYPASS_EN_LANE
#define reg_TRX_VDDR_CLKTOP_VDDL_CAL_CONT_EN_LANE  TRX_VDDR_CLKTOP_VDDL_CAL_0.BF.TRX_VDDR_CLKTOP_VDDL_CAL_CONT_EN_LANE
#define reg_TRX_VDDR_CLKTOP_VDDL_CAL_SINGLE_EN_LANE  TRX_VDDR_CLKTOP_VDDL_CAL_0.BF.TRX_VDDR_CLKTOP_VDDL_CAL_SINGLE_EN_LANE

// 0x54	TRX_VDDR_CLKTOP_VDDL_CAL_1		trx_vddr_clktop_vddl_cal_1
typedef union {
	struct {
		uint8_t TRX_VDDR_CLKTOP_VDDL_CAL_RESULT_AVG_EN_LANE : 1;	/*      0     r/w 1'h0*/
		uint8_t TRX_VDDR_CLKTOP_VDDL_CAL_SINGLE_MODE_STEPSIZE_LANE_2_0 : 3;	/*  [3:1]     r/w 3'h0*/
		uint8_t TRX_VDDR_CLKTOP_VDDL_CAL_CMP_CTRL_LANE_3_0 : 4;	/*  [7:4]     r/w 4'h9*/
	} BF;
	struct{uint8_t B0:8;uint8_t B1:8;uint8_t B2:8;uint8_t B3:8;}BT;
	uint32_t VAL;
} TRX_VDDR_CLKTOP_VDDL_CAL_1_t;
__xdata __at( 0x1f50 ) volatile TRX_VDDR_CLKTOP_VDDL_CAL_1_t TRX_VDDR_CLKTOP_VDDL_CAL_1;
#define reg_TRX_VDDR_CLKTOP_VDDL_CAL_RESULT_AVG_EN_LANE  TRX_VDDR_CLKTOP_VDDL_CAL_1.BF.TRX_VDDR_CLKTOP_VDDL_CAL_RESULT_AVG_EN_LANE
#define reg_TRX_VDDR_CLKTOP_VDDL_CAL_SINGLE_MODE_STEPSIZE_LANE_2_0  TRX_VDDR_CLKTOP_VDDL_CAL_1.BF.TRX_VDDR_CLKTOP_VDDL_CAL_SINGLE_MODE_STEPSIZE_LANE_2_0
#define reg_TRX_VDDR_CLKTOP_VDDL_CAL_CMP_CTRL_LANE_3_0  TRX_VDDR_CLKTOP_VDDL_CAL_1.BF.TRX_VDDR_CLKTOP_VDDL_CAL_CMP_CTRL_LANE_3_0

// 0x55	TRX_VDDR_CLKTOP_VDDL_CAL_2		trx_vddr_clktop_vddl_cal_2
typedef union {
	struct {
		uint8_t TRX_VDDR_CLKTOP_VDDL_CAL_TOGGLE_TIMES_LANE_2_0 : 3;	/*  [2:0]     r/w 3'h1*/
		uint8_t TRX_VDDR_CLKTOP_VDDL_CAL_UPDN_TOGGLE_DIR_SEL_LANE_1_0 : 2;	/*  [4:3]     r/w 2'h0*/
		uint8_t TRX_VDDR_CLKTOP_VDDL_CAL_CONT_MODE_STEPSIZE_LANE_2_0 : 3;	/*  [7:5]     r/w 3'h1*/
	} BF;
	struct{uint8_t B0:8;uint8_t B1:8;uint8_t B2:8;uint8_t B3:8;}BT;
	uint32_t VAL;
} TRX_VDDR_CLKTOP_VDDL_CAL_2_t;
__xdata __at( 0x1f54 ) volatile TRX_VDDR_CLKTOP_VDDL_CAL_2_t TRX_VDDR_CLKTOP_VDDL_CAL_2;
#define reg_TRX_VDDR_CLKTOP_VDDL_CAL_TOGGLE_TIMES_LANE_2_0  TRX_VDDR_CLKTOP_VDDL_CAL_2.BF.TRX_VDDR_CLKTOP_VDDL_CAL_TOGGLE_TIMES_LANE_2_0
#define reg_TRX_VDDR_CLKTOP_VDDL_CAL_UPDN_TOGGLE_DIR_SEL_LANE_1_0  TRX_VDDR_CLKTOP_VDDL_CAL_2.BF.TRX_VDDR_CLKTOP_VDDL_CAL_UPDN_TOGGLE_DIR_SEL_LANE_1_0
#define reg_TRX_VDDR_CLKTOP_VDDL_CAL_CONT_MODE_STEPSIZE_LANE_2_0  TRX_VDDR_CLKTOP_VDDL_CAL_2.BF.TRX_VDDR_CLKTOP_VDDL_CAL_CONT_MODE_STEPSIZE_LANE_2_0

// 0x56	TRX_VDDR_CLKTOP_VDDL_CAL_3		trx_vddr_clktop_vddl_cal_3
typedef union {
	struct {
		uint8_t TRX_VDDR_CLKTOP_VDDL_CAL_SAMPLE_PULSE_DIV_LANE_7_0 : 8;	/*  [7:0]     r/w 8'h8*/
	} BF;
	struct{uint8_t B0:8;uint8_t B1:8;uint8_t B2:8;uint8_t B3:8;}BT;
	uint32_t VAL;
} TRX_VDDR_CLKTOP_VDDL_CAL_3_t;
__xdata __at( 0x1f58 ) volatile TRX_VDDR_CLKTOP_VDDL_CAL_3_t TRX_VDDR_CLKTOP_VDDL_CAL_3;
#define reg_TRX_VDDR_CLKTOP_VDDL_CAL_SAMPLE_PULSE_DIV_LANE_7_0  TRX_VDDR_CLKTOP_VDDL_CAL_3.BF.TRX_VDDR_CLKTOP_VDDL_CAL_SAMPLE_PULSE_DIV_LANE_7_0

// 0x57	TRX_VDDR_CLKTOP_VDDL_CAL_4		trx_vddr_clktop_vddl_cal_4
typedef union {
	struct {
		uint8_t TRX_VDDR_CLKTOP_VDDL_CAL_INDV_EXT_EN_LANE : 1;	/*      0     r/w 1'h0*/
		uint8_t TRX_VDDR_CLKTOP_VDDL_CAL_TIMEOUT_CHK_DIS_LANE : 1;	/*      1     r/w 1'h0*/
		uint8_t TRX_VDDR_CLKTOP_VDDL_CAL_TIMEOUT_STEPS_LANE_2_0 : 3;	/*  [4:2]     r/w 3'h3*/
		uint8_t TRX_VDDR_CLKTOP_VDDL_CAL_AUTO_ZERO_CLK_H_2M_PULSE_CNT_LANE_2_0 : 3;	/*  [7:5]     r/w 3'h1*/
	} BF;
	struct{uint8_t B0:8;uint8_t B1:8;uint8_t B2:8;uint8_t B3:8;}BT;
	uint32_t VAL;
} TRX_VDDR_CLKTOP_VDDL_CAL_4_t;
__xdata __at( 0x1f5c ) volatile TRX_VDDR_CLKTOP_VDDL_CAL_4_t TRX_VDDR_CLKTOP_VDDL_CAL_4;
#define reg_TRX_VDDR_CLKTOP_VDDL_CAL_INDV_EXT_EN_LANE  TRX_VDDR_CLKTOP_VDDL_CAL_4.BF.TRX_VDDR_CLKTOP_VDDL_CAL_INDV_EXT_EN_LANE
#define reg_TRX_VDDR_CLKTOP_VDDL_CAL_TIMEOUT_CHK_DIS_LANE  TRX_VDDR_CLKTOP_VDDL_CAL_4.BF.TRX_VDDR_CLKTOP_VDDL_CAL_TIMEOUT_CHK_DIS_LANE
#define reg_TRX_VDDR_CLKTOP_VDDL_CAL_TIMEOUT_STEPS_LANE_2_0  TRX_VDDR_CLKTOP_VDDL_CAL_4.BF.TRX_VDDR_CLKTOP_VDDL_CAL_TIMEOUT_STEPS_LANE_2_0
#define reg_TRX_VDDR_CLKTOP_VDDL_CAL_AUTO_ZERO_CLK_H_2M_PULSE_CNT_LANE_2_0  TRX_VDDR_CLKTOP_VDDL_CAL_4.BF.TRX_VDDR_CLKTOP_VDDL_CAL_AUTO_ZERO_CLK_H_2M_PULSE_CNT_LANE_2_0

// 0x58	TRX_VDDR_CLKTOP_VDDL_CAL_5		trx_vddr_clktop_vddl_cal_5
typedef union {
	struct {
		uint8_t TRX_VDDR_CLKTOP_VDDL_CAL_CAL_DONE_RD_LANE : 1;	/*      0       r 1'h0*/
		uint8_t TRX_VDDR_CLKTOP_VDDL_CAL_DUMMY_CLK_EXT_LANE : 1;	/*      1     r/w 1'h0*/
		uint8_t TRX_VDDR_CLKTOP_VDDL_CAL_CAL_EN_EXT_LANE : 1;	/*      2     r/w 1'h0*/
		uint8_t TRX_VDDR_CLKTOP_VDDL_CAL_VAL_MAX_LANE_4_0 : 5;	/*  [7:3]     r/w 5'h1f*/
	} BF;
	struct{uint8_t B0:8;uint8_t B1:8;uint8_t B2:8;uint8_t B3:8;}BT;
	uint32_t VAL;
} TRX_VDDR_CLKTOP_VDDL_CAL_5_t;
__xdata __at( 0x1f60 ) volatile TRX_VDDR_CLKTOP_VDDL_CAL_5_t TRX_VDDR_CLKTOP_VDDL_CAL_5;
#define reg_TRX_VDDR_CLKTOP_VDDL_CAL_CAL_DONE_RD_LANE  TRX_VDDR_CLKTOP_VDDL_CAL_5.BF.TRX_VDDR_CLKTOP_VDDL_CAL_CAL_DONE_RD_LANE
#define reg_TRX_VDDR_CLKTOP_VDDL_CAL_DUMMY_CLK_EXT_LANE  TRX_VDDR_CLKTOP_VDDL_CAL_5.BF.TRX_VDDR_CLKTOP_VDDL_CAL_DUMMY_CLK_EXT_LANE
#define reg_TRX_VDDR_CLKTOP_VDDL_CAL_CAL_EN_EXT_LANE  TRX_VDDR_CLKTOP_VDDL_CAL_5.BF.TRX_VDDR_CLKTOP_VDDL_CAL_CAL_EN_EXT_LANE
#define reg_TRX_VDDR_CLKTOP_VDDL_CAL_VAL_MAX_LANE_4_0  TRX_VDDR_CLKTOP_VDDL_CAL_5.BF.TRX_VDDR_CLKTOP_VDDL_CAL_VAL_MAX_LANE_4_0

// 0x59	TRX_VDDR_CLKTOP_VDDL_CAL_6		trx_vddr_clktop_vddl_cal_6
typedef union {
	struct {
		uint8_t TRX_VDDR_CLKTOP_VDDL_CAL_UNDERFLOW_RD_LANE : 1;	/*      0       r 1'h0*/
		uint8_t TRX_VDDR_CLKTOP_VDDL_CAL_OVERFLOW_RD_LANE : 1;	/*      1       r 1'h0*/
		uint8_t TRX_VDDR_CLKTOP_VDDL_CAL_TIMEOUT_RD_LANE : 1;	/*      2       r 1'h0*/
		uint8_t TRX_VDDR_CLKTOP_VDDL_CAL_VAL_MIN_LANE_4_0 : 5;	/*  [7:3]     r/w 5'h0*/
	} BF;
	struct{uint8_t B0:8;uint8_t B1:8;uint8_t B2:8;uint8_t B3:8;}BT;
	uint32_t VAL;
} TRX_VDDR_CLKTOP_VDDL_CAL_6_t;
__xdata __at( 0x1f64 ) volatile TRX_VDDR_CLKTOP_VDDL_CAL_6_t TRX_VDDR_CLKTOP_VDDL_CAL_6;
#define reg_TRX_VDDR_CLKTOP_VDDL_CAL_UNDERFLOW_RD_LANE  TRX_VDDR_CLKTOP_VDDL_CAL_6.BF.TRX_VDDR_CLKTOP_VDDL_CAL_UNDERFLOW_RD_LANE
#define reg_TRX_VDDR_CLKTOP_VDDL_CAL_OVERFLOW_RD_LANE  TRX_VDDR_CLKTOP_VDDL_CAL_6.BF.TRX_VDDR_CLKTOP_VDDL_CAL_OVERFLOW_RD_LANE
#define reg_TRX_VDDR_CLKTOP_VDDL_CAL_TIMEOUT_RD_LANE  TRX_VDDR_CLKTOP_VDDL_CAL_6.BF.TRX_VDDR_CLKTOP_VDDL_CAL_TIMEOUT_RD_LANE
#define reg_TRX_VDDR_CLKTOP_VDDL_CAL_VAL_MIN_LANE_4_0  TRX_VDDR_CLKTOP_VDDL_CAL_6.BF.TRX_VDDR_CLKTOP_VDDL_CAL_VAL_MIN_LANE_4_0

// 0x5a	TRX_VDDR_CLKTOP_VDDL_CAL_7		trx_vddr_clktop_vddl_cal_7
typedef union {
	struct {
		uint8_t RESERVED_0                               : 3;	/*  [2:0]     r/w   0*/
		uint8_t TRX_VDDR_CLKTOP_VDDL_CAL_RESULT_EXT_LANE_4_0 : 5;	/*  [7:3]     r/w 5'hf*/
	} BF;
	struct{uint8_t B0:8;uint8_t B1:8;uint8_t B2:8;uint8_t B3:8;}BT;
	uint32_t VAL;
} TRX_VDDR_CLKTOP_VDDL_CAL_7_t;
__xdata __at( 0x1f68 ) volatile TRX_VDDR_CLKTOP_VDDL_CAL_7_t TRX_VDDR_CLKTOP_VDDL_CAL_7;
#define reg_TRX_VDDR_CLKTOP_VDDL_CAL_RESULT_EXT_LANE_4_0  TRX_VDDR_CLKTOP_VDDL_CAL_7.BF.TRX_VDDR_CLKTOP_VDDL_CAL_RESULT_EXT_LANE_4_0

// 0x5b	TRX_VDDR_CLKTOP_VDDL_CAL_8		trx_vddr_clktop_vddl_cal_8
typedef union {
	struct {
		uint8_t RESERVED_0                               : 3;	/*  [2:0]     r/w   0*/
		uint8_t TRX_VDDR_CLKTOP_VDDL_CAL_RESULT_RD_LANE_4_0 : 5;	/*  [7:3]       r 5'h0*/
	} BF;
	struct{uint8_t B0:8;uint8_t B1:8;uint8_t B2:8;uint8_t B3:8;}BT;
	uint32_t VAL;
} TRX_VDDR_CLKTOP_VDDL_CAL_8_t;
__xdata __at( 0x1f6c ) volatile TRX_VDDR_CLKTOP_VDDL_CAL_8_t TRX_VDDR_CLKTOP_VDDL_CAL_8;
#define reg_TRX_VDDR_CLKTOP_VDDL_CAL_RESULT_RD_LANE_4_0  TRX_VDDR_CLKTOP_VDDL_CAL_8.BF.TRX_VDDR_CLKTOP_VDDL_CAL_RESULT_RD_LANE_4_0

// 0x5c	TRX_VDDR_TXDATA_CAL_0		trx_vddr_txdata_cal_0
typedef union {
	struct {
		uint8_t TRX_VDDR_TXDATA_CAL_DIR_INV_LANE         : 1;	/*      0     r/w 1'h0*/
		uint8_t TRX_VDDR_TXDATA_CAL_CONT_NUM_LANE_3_0    : 4;	/*  [4:1]     r/w 4'h0*/
		uint8_t TRX_VDDR_TXDATA_CAL_BYPASS_EN_LANE       : 1;	/*      5     r/w 1'h0*/
		uint8_t TRX_VDDR_TXDATA_CAL_CONT_EN_LANE         : 1;	/*      6     r/w 1'h1*/
		uint8_t TRX_VDDR_TXDATA_CAL_SINGLE_EN_LANE       : 1;	/*      7     r/w 1'h1*/
	} BF;
	struct{uint8_t B0:8;uint8_t B1:8;uint8_t B2:8;uint8_t B3:8;}BT;
	uint32_t VAL;
} TRX_VDDR_TXDATA_CAL_0_t;
__xdata __at( 0x1f70 ) volatile TRX_VDDR_TXDATA_CAL_0_t TRX_VDDR_TXDATA_CAL_0;
#define reg_TRX_VDDR_TXDATA_CAL_DIR_INV_LANE  TRX_VDDR_TXDATA_CAL_0.BF.TRX_VDDR_TXDATA_CAL_DIR_INV_LANE
#define reg_TRX_VDDR_TXDATA_CAL_CONT_NUM_LANE_3_0  TRX_VDDR_TXDATA_CAL_0.BF.TRX_VDDR_TXDATA_CAL_CONT_NUM_LANE_3_0
#define reg_TRX_VDDR_TXDATA_CAL_BYPASS_EN_LANE  TRX_VDDR_TXDATA_CAL_0.BF.TRX_VDDR_TXDATA_CAL_BYPASS_EN_LANE
#define reg_TRX_VDDR_TXDATA_CAL_CONT_EN_LANE  TRX_VDDR_TXDATA_CAL_0.BF.TRX_VDDR_TXDATA_CAL_CONT_EN_LANE
#define reg_TRX_VDDR_TXDATA_CAL_SINGLE_EN_LANE  TRX_VDDR_TXDATA_CAL_0.BF.TRX_VDDR_TXDATA_CAL_SINGLE_EN_LANE

// 0x5d	TRX_VDDR_TXDATA_CAL_1		trx_vddr_txdata_cal_1
typedef union {
	struct {
		uint8_t TRX_VDDR_TXDATA_CAL_RESULT_AVG_EN_LANE   : 1;	/*      0     r/w 1'h0*/
		uint8_t TRX_VDDR_TXDATA_CAL_SINGLE_MODE_STEPSIZE_LANE_2_0 : 3;	/*  [3:1]     r/w 3'h0*/
		uint8_t TRX_VDDR_TXDATA_CAL_CMP_CTRL_LANE_3_0    : 4;	/*  [7:4]     r/w 4'ha*/
	} BF;
	struct{uint8_t B0:8;uint8_t B1:8;uint8_t B2:8;uint8_t B3:8;}BT;
	uint32_t VAL;
} TRX_VDDR_TXDATA_CAL_1_t;
__xdata __at( 0x1f74 ) volatile TRX_VDDR_TXDATA_CAL_1_t TRX_VDDR_TXDATA_CAL_1;
#define reg_TRX_VDDR_TXDATA_CAL_RESULT_AVG_EN_LANE  TRX_VDDR_TXDATA_CAL_1.BF.TRX_VDDR_TXDATA_CAL_RESULT_AVG_EN_LANE
#define reg_TRX_VDDR_TXDATA_CAL_SINGLE_MODE_STEPSIZE_LANE_2_0  TRX_VDDR_TXDATA_CAL_1.BF.TRX_VDDR_TXDATA_CAL_SINGLE_MODE_STEPSIZE_LANE_2_0
#define reg_TRX_VDDR_TXDATA_CAL_CMP_CTRL_LANE_3_0  TRX_VDDR_TXDATA_CAL_1.BF.TRX_VDDR_TXDATA_CAL_CMP_CTRL_LANE_3_0

// 0x5e	TRX_VDDR_TXDATA_CAL_2		trx_vddr_txdata_cal_2
typedef union {
	struct {
		uint8_t TRX_VDDR_TXDATA_CAL_TOGGLE_TIMES_LANE_2_0 : 3;	/*  [2:0]     r/w 3'h1*/
		uint8_t TRX_VDDR_TXDATA_CAL_UPDN_TOGGLE_DIR_SEL_LANE_1_0 : 2;	/*  [4:3]     r/w 2'h0*/
		uint8_t TRX_VDDR_TXDATA_CAL_CONT_MODE_STEPSIZE_LANE_2_0 : 3;	/*  [7:5]     r/w 3'h1*/
	} BF;
	struct{uint8_t B0:8;uint8_t B1:8;uint8_t B2:8;uint8_t B3:8;}BT;
	uint32_t VAL;
} TRX_VDDR_TXDATA_CAL_2_t;
__xdata __at( 0x1f78 ) volatile TRX_VDDR_TXDATA_CAL_2_t TRX_VDDR_TXDATA_CAL_2;
#define reg_TRX_VDDR_TXDATA_CAL_TOGGLE_TIMES_LANE_2_0  TRX_VDDR_TXDATA_CAL_2.BF.TRX_VDDR_TXDATA_CAL_TOGGLE_TIMES_LANE_2_0
#define reg_TRX_VDDR_TXDATA_CAL_UPDN_TOGGLE_DIR_SEL_LANE_1_0  TRX_VDDR_TXDATA_CAL_2.BF.TRX_VDDR_TXDATA_CAL_UPDN_TOGGLE_DIR_SEL_LANE_1_0
#define reg_TRX_VDDR_TXDATA_CAL_CONT_MODE_STEPSIZE_LANE_2_0  TRX_VDDR_TXDATA_CAL_2.BF.TRX_VDDR_TXDATA_CAL_CONT_MODE_STEPSIZE_LANE_2_0

// 0x5f	TRX_VDDR_TXDATA_CAL_3		trx_vddr_txdata_cal_3
typedef union {
	struct {
		uint8_t TRX_VDDR_TXDATA_CAL_SAMPLE_PULSE_DIV_LANE_7_0 : 8;	/*  [7:0]     r/w 8'h8*/
	} BF;
	struct{uint8_t B0:8;uint8_t B1:8;uint8_t B2:8;uint8_t B3:8;}BT;
	uint32_t VAL;
} TRX_VDDR_TXDATA_CAL_3_t;
__xdata __at( 0x1f7c ) volatile TRX_VDDR_TXDATA_CAL_3_t TRX_VDDR_TXDATA_CAL_3;
#define reg_TRX_VDDR_TXDATA_CAL_SAMPLE_PULSE_DIV_LANE_7_0  TRX_VDDR_TXDATA_CAL_3.BF.TRX_VDDR_TXDATA_CAL_SAMPLE_PULSE_DIV_LANE_7_0

// 0x60	TRX_VDDR_TXDATA_CAL_4		trx_vddr_txdata_cal_4
typedef union {
	struct {
		uint8_t TRX_VDDR_TXDATA_CAL_INDV_EXT_EN_LANE     : 1;	/*      0     r/w 1'h0*/
		uint8_t TRX_VDDR_TXDATA_CAL_TIMEOUT_CHK_DIS_LANE : 1;	/*      1     r/w 1'h0*/
		uint8_t TRX_VDDR_TXDATA_CAL_TIMEOUT_STEPS_LANE_2_0 : 3;	/*  [4:2]     r/w 3'h3*/
		uint8_t TRX_VDDR_TXDATA_CAL_AUTO_ZERO_CLK_H_2M_PULSE_CNT_LANE_2_0 : 3;	/*  [7:5]     r/w 3'h1*/
	} BF;
	struct{uint8_t B0:8;uint8_t B1:8;uint8_t B2:8;uint8_t B3:8;}BT;
	uint32_t VAL;
} TRX_VDDR_TXDATA_CAL_4_t;
__xdata __at( 0x1f80 ) volatile TRX_VDDR_TXDATA_CAL_4_t TRX_VDDR_TXDATA_CAL_4;
#define reg_TRX_VDDR_TXDATA_CAL_INDV_EXT_EN_LANE  TRX_VDDR_TXDATA_CAL_4.BF.TRX_VDDR_TXDATA_CAL_INDV_EXT_EN_LANE
#define reg_TRX_VDDR_TXDATA_CAL_TIMEOUT_CHK_DIS_LANE  TRX_VDDR_TXDATA_CAL_4.BF.TRX_VDDR_TXDATA_CAL_TIMEOUT_CHK_DIS_LANE
#define reg_TRX_VDDR_TXDATA_CAL_TIMEOUT_STEPS_LANE_2_0  TRX_VDDR_TXDATA_CAL_4.BF.TRX_VDDR_TXDATA_CAL_TIMEOUT_STEPS_LANE_2_0
#define reg_TRX_VDDR_TXDATA_CAL_AUTO_ZERO_CLK_H_2M_PULSE_CNT_LANE_2_0  TRX_VDDR_TXDATA_CAL_4.BF.TRX_VDDR_TXDATA_CAL_AUTO_ZERO_CLK_H_2M_PULSE_CNT_LANE_2_0

// 0x61	TRX_VDDR_TXDATA_CAL_5		trx_vddr_txdata_cal_5
typedef union {
	struct {
		uint8_t TRX_VDDR_TXDATA_CAL_CAL_DONE_RD_LANE     : 1;	/*      0       r 1'h0*/
		uint8_t TRX_VDDR_TXDATA_CAL_DUMMY_CLK_EXT_LANE   : 1;	/*      1     r/w 1'h0*/
		uint8_t TRX_VDDR_TXDATA_CAL_CAL_EN_EXT_LANE      : 1;	/*      2     r/w 1'h0*/
		uint8_t TRX_VDDR_TXDATA_CAL_VAL_MAX_LANE_4_0     : 5;	/*  [7:3]     r/w 5'h1f*/
	} BF;
	struct{uint8_t B0:8;uint8_t B1:8;uint8_t B2:8;uint8_t B3:8;}BT;
	uint32_t VAL;
} TRX_VDDR_TXDATA_CAL_5_t;
__xdata __at( 0x1f84 ) volatile TRX_VDDR_TXDATA_CAL_5_t TRX_VDDR_TXDATA_CAL_5;
#define reg_TRX_VDDR_TXDATA_CAL_CAL_DONE_RD_LANE  TRX_VDDR_TXDATA_CAL_5.BF.TRX_VDDR_TXDATA_CAL_CAL_DONE_RD_LANE
#define reg_TRX_VDDR_TXDATA_CAL_DUMMY_CLK_EXT_LANE  TRX_VDDR_TXDATA_CAL_5.BF.TRX_VDDR_TXDATA_CAL_DUMMY_CLK_EXT_LANE
#define reg_TRX_VDDR_TXDATA_CAL_CAL_EN_EXT_LANE  TRX_VDDR_TXDATA_CAL_5.BF.TRX_VDDR_TXDATA_CAL_CAL_EN_EXT_LANE
#define reg_TRX_VDDR_TXDATA_CAL_VAL_MAX_LANE_4_0  TRX_VDDR_TXDATA_CAL_5.BF.TRX_VDDR_TXDATA_CAL_VAL_MAX_LANE_4_0

// 0x62	TRX_VDDR_TXDATA_CAL_6		trx_vddr_txdata_cal_6
typedef union {
	struct {
		uint8_t TRX_VDDR_TXDATA_CAL_UNDERFLOW_RD_LANE    : 1;	/*      0       r 1'h0*/
		uint8_t TRX_VDDR_TXDATA_CAL_OVERFLOW_RD_LANE     : 1;	/*      1       r 1'h0*/
		uint8_t TRX_VDDR_TXDATA_CAL_TIMEOUT_RD_LANE      : 1;	/*      2       r 1'h0*/
		uint8_t TRX_VDDR_TXDATA_CAL_VAL_MIN_LANE_4_0     : 5;	/*  [7:3]     r/w 5'h0*/
	} BF;
	struct{uint8_t B0:8;uint8_t B1:8;uint8_t B2:8;uint8_t B3:8;}BT;
	uint32_t VAL;
} TRX_VDDR_TXDATA_CAL_6_t;
__xdata __at( 0x1f88 ) volatile TRX_VDDR_TXDATA_CAL_6_t TRX_VDDR_TXDATA_CAL_6;
#define reg_TRX_VDDR_TXDATA_CAL_UNDERFLOW_RD_LANE  TRX_VDDR_TXDATA_CAL_6.BF.TRX_VDDR_TXDATA_CAL_UNDERFLOW_RD_LANE
#define reg_TRX_VDDR_TXDATA_CAL_OVERFLOW_RD_LANE  TRX_VDDR_TXDATA_CAL_6.BF.TRX_VDDR_TXDATA_CAL_OVERFLOW_RD_LANE
#define reg_TRX_VDDR_TXDATA_CAL_TIMEOUT_RD_LANE  TRX_VDDR_TXDATA_CAL_6.BF.TRX_VDDR_TXDATA_CAL_TIMEOUT_RD_LANE
#define reg_TRX_VDDR_TXDATA_CAL_VAL_MIN_LANE_4_0  TRX_VDDR_TXDATA_CAL_6.BF.TRX_VDDR_TXDATA_CAL_VAL_MIN_LANE_4_0

// 0x63	TRX_VDDR_TXDATA_CAL_7		trx_vddr_txdata_cal_7
typedef union {
	struct {
		uint8_t RESERVED_0                               : 3;	/*  [2:0]     r/w   0*/
		uint8_t TRX_VDDR_TXDATA_CAL_RESULT_EXT_LANE_4_0  : 5;	/*  [7:3]     r/w 5'hf*/
	} BF;
	struct{uint8_t B0:8;uint8_t B1:8;uint8_t B2:8;uint8_t B3:8;}BT;
	uint32_t VAL;
} TRX_VDDR_TXDATA_CAL_7_t;
__xdata __at( 0x1f8c ) volatile TRX_VDDR_TXDATA_CAL_7_t TRX_VDDR_TXDATA_CAL_7;
#define reg_TRX_VDDR_TXDATA_CAL_RESULT_EXT_LANE_4_0  TRX_VDDR_TXDATA_CAL_7.BF.TRX_VDDR_TXDATA_CAL_RESULT_EXT_LANE_4_0

// 0x64	TRX_VDDR_TXDATA_CAL_8		trx_vddr_txdata_cal_8
typedef union {
	struct {
		uint8_t RESERVED_0                               : 3;	/*  [2:0]     r/w   0*/
		uint8_t TRX_VDDR_TXDATA_CAL_RESULT_RD_LANE_4_0   : 5;	/*  [7:3]       r 5'h0*/
	} BF;
	struct{uint8_t B0:8;uint8_t B1:8;uint8_t B2:8;uint8_t B3:8;}BT;
	uint32_t VAL;
} TRX_VDDR_TXDATA_CAL_8_t;
__xdata __at( 0x1f90 ) volatile TRX_VDDR_TXDATA_CAL_8_t TRX_VDDR_TXDATA_CAL_8;
#define reg_TRX_VDDR_TXDATA_CAL_RESULT_RD_LANE_4_0  TRX_VDDR_TXDATA_CAL_8.BF.TRX_VDDR_TXDATA_CAL_RESULT_RD_LANE_4_0

// 0x65	TRX_VDDR_TXCLK_CAL_0		trx_vddr_txclk_cal_0
typedef union {
	struct {
		uint8_t TRX_VDDR_TXCLK_CAL_DIR_INV_LANE          : 1;	/*      0     r/w 1'h0*/
		uint8_t TRX_VDDR_TXCLK_CAL_CONT_NUM_LANE_3_0     : 4;	/*  [4:1]     r/w 4'h0*/
		uint8_t TRX_VDDR_TXCLK_CAL_BYPASS_EN_LANE        : 1;	/*      5     r/w 1'h0*/
		uint8_t TRX_VDDR_TXCLK_CAL_CONT_EN_LANE          : 1;	/*      6     r/w 1'h1*/
		uint8_t TRX_VDDR_TXCLK_CAL_SINGLE_EN_LANE        : 1;	/*      7     r/w 1'h1*/
	} BF;
	struct{uint8_t B0:8;uint8_t B1:8;uint8_t B2:8;uint8_t B3:8;}BT;
	uint32_t VAL;
} TRX_VDDR_TXCLK_CAL_0_t;
__xdata __at( 0x1f94 ) volatile TRX_VDDR_TXCLK_CAL_0_t TRX_VDDR_TXCLK_CAL_0;
#define reg_TRX_VDDR_TXCLK_CAL_DIR_INV_LANE  TRX_VDDR_TXCLK_CAL_0.BF.TRX_VDDR_TXCLK_CAL_DIR_INV_LANE
#define reg_TRX_VDDR_TXCLK_CAL_CONT_NUM_LANE_3_0  TRX_VDDR_TXCLK_CAL_0.BF.TRX_VDDR_TXCLK_CAL_CONT_NUM_LANE_3_0
#define reg_TRX_VDDR_TXCLK_CAL_BYPASS_EN_LANE  TRX_VDDR_TXCLK_CAL_0.BF.TRX_VDDR_TXCLK_CAL_BYPASS_EN_LANE
#define reg_TRX_VDDR_TXCLK_CAL_CONT_EN_LANE  TRX_VDDR_TXCLK_CAL_0.BF.TRX_VDDR_TXCLK_CAL_CONT_EN_LANE
#define reg_TRX_VDDR_TXCLK_CAL_SINGLE_EN_LANE  TRX_VDDR_TXCLK_CAL_0.BF.TRX_VDDR_TXCLK_CAL_SINGLE_EN_LANE

// 0x66	TRX_VDDR_TXCLK_CAL_1		trx_vddr_txclk_cal_1
typedef union {
	struct {
		uint8_t TRX_VDDR_TXCLK_CAL_RESULT_AVG_EN_LANE    : 1;	/*      0     r/w 1'h0*/
		uint8_t TRX_VDDR_TXCLK_CAL_SINGLE_MODE_STEPSIZE_LANE_2_0 : 3;	/*  [3:1]     r/w 3'h0*/
		uint8_t TRX_VDDR_TXCLK_CAL_CMP_CTRL_LANE_3_0     : 4;	/*  [7:4]     r/w 4'hb*/
	} BF;
	struct{uint8_t B0:8;uint8_t B1:8;uint8_t B2:8;uint8_t B3:8;}BT;
	uint32_t VAL;
} TRX_VDDR_TXCLK_CAL_1_t;
__xdata __at( 0x1f98 ) volatile TRX_VDDR_TXCLK_CAL_1_t TRX_VDDR_TXCLK_CAL_1;
#define reg_TRX_VDDR_TXCLK_CAL_RESULT_AVG_EN_LANE  TRX_VDDR_TXCLK_CAL_1.BF.TRX_VDDR_TXCLK_CAL_RESULT_AVG_EN_LANE
#define reg_TRX_VDDR_TXCLK_CAL_SINGLE_MODE_STEPSIZE_LANE_2_0  TRX_VDDR_TXCLK_CAL_1.BF.TRX_VDDR_TXCLK_CAL_SINGLE_MODE_STEPSIZE_LANE_2_0
#define reg_TRX_VDDR_TXCLK_CAL_CMP_CTRL_LANE_3_0  TRX_VDDR_TXCLK_CAL_1.BF.TRX_VDDR_TXCLK_CAL_CMP_CTRL_LANE_3_0

// 0x67	TRX_VDDR_TXCLK_CAL_2		trx_vddr_txclk_cal_2
typedef union {
	struct {
		uint8_t TRX_VDDR_TXCLK_CAL_TOGGLE_TIMES_LANE_2_0 : 3;	/*  [2:0]     r/w 3'h1*/
		uint8_t TRX_VDDR_TXCLK_CAL_UPDN_TOGGLE_DIR_SEL_LANE_1_0 : 2;	/*  [4:3]     r/w 2'h0*/
		uint8_t TRX_VDDR_TXCLK_CAL_CONT_MODE_STEPSIZE_LANE_2_0 : 3;	/*  [7:5]     r/w 3'h1*/
	} BF;
	struct{uint8_t B0:8;uint8_t B1:8;uint8_t B2:8;uint8_t B3:8;}BT;
	uint32_t VAL;
} TRX_VDDR_TXCLK_CAL_2_t;
__xdata __at( 0x1f9c ) volatile TRX_VDDR_TXCLK_CAL_2_t TRX_VDDR_TXCLK_CAL_2;
#define reg_TRX_VDDR_TXCLK_CAL_TOGGLE_TIMES_LANE_2_0  TRX_VDDR_TXCLK_CAL_2.BF.TRX_VDDR_TXCLK_CAL_TOGGLE_TIMES_LANE_2_0
#define reg_TRX_VDDR_TXCLK_CAL_UPDN_TOGGLE_DIR_SEL_LANE_1_0  TRX_VDDR_TXCLK_CAL_2.BF.TRX_VDDR_TXCLK_CAL_UPDN_TOGGLE_DIR_SEL_LANE_1_0
#define reg_TRX_VDDR_TXCLK_CAL_CONT_MODE_STEPSIZE_LANE_2_0  TRX_VDDR_TXCLK_CAL_2.BF.TRX_VDDR_TXCLK_CAL_CONT_MODE_STEPSIZE_LANE_2_0

// 0x68	TRX_VDDR_TXCLK_CAL_3		trx_vddr_txclk_cal_3
typedef union {
	struct {
		uint8_t TRX_VDDR_TXCLK_CAL_SAMPLE_PULSE_DIV_LANE_7_0 : 8;	/*  [7:0]     r/w 8'h8*/
	} BF;
	struct{uint8_t B0:8;uint8_t B1:8;uint8_t B2:8;uint8_t B3:8;}BT;
	uint32_t VAL;
} TRX_VDDR_TXCLK_CAL_3_t;
__xdata __at( 0x1fa0 ) volatile TRX_VDDR_TXCLK_CAL_3_t TRX_VDDR_TXCLK_CAL_3;
#define reg_TRX_VDDR_TXCLK_CAL_SAMPLE_PULSE_DIV_LANE_7_0  TRX_VDDR_TXCLK_CAL_3.BF.TRX_VDDR_TXCLK_CAL_SAMPLE_PULSE_DIV_LANE_7_0

// 0x69	TRX_VDDR_TXCLK_CAL_4		trx_vddr_txclk_cal_4
typedef union {
	struct {
		uint8_t TRX_VDDR_TXCLK_CAL_INDV_EXT_EN_LANE      : 1;	/*      0     r/w 1'h0*/
		uint8_t TRX_VDDR_TXCLK_CAL_TIMEOUT_CHK_DIS_LANE  : 1;	/*      1     r/w 1'h0*/
		uint8_t TRX_VDDR_TXCLK_CAL_TIMEOUT_STEPS_LANE_2_0 : 3;	/*  [4:2]     r/w 3'h3*/
		uint8_t TRX_VDDR_TXCLK_CAL_AUTO_ZERO_CLK_H_2M_PULSE_CNT_LANE_2_0 : 3;	/*  [7:5]     r/w 3'h1*/
	} BF;
	struct{uint8_t B0:8;uint8_t B1:8;uint8_t B2:8;uint8_t B3:8;}BT;
	uint32_t VAL;
} TRX_VDDR_TXCLK_CAL_4_t;
__xdata __at( 0x1fa4 ) volatile TRX_VDDR_TXCLK_CAL_4_t TRX_VDDR_TXCLK_CAL_4;
#define reg_TRX_VDDR_TXCLK_CAL_INDV_EXT_EN_LANE  TRX_VDDR_TXCLK_CAL_4.BF.TRX_VDDR_TXCLK_CAL_INDV_EXT_EN_LANE
#define reg_TRX_VDDR_TXCLK_CAL_TIMEOUT_CHK_DIS_LANE  TRX_VDDR_TXCLK_CAL_4.BF.TRX_VDDR_TXCLK_CAL_TIMEOUT_CHK_DIS_LANE
#define reg_TRX_VDDR_TXCLK_CAL_TIMEOUT_STEPS_LANE_2_0  TRX_VDDR_TXCLK_CAL_4.BF.TRX_VDDR_TXCLK_CAL_TIMEOUT_STEPS_LANE_2_0
#define reg_TRX_VDDR_TXCLK_CAL_AUTO_ZERO_CLK_H_2M_PULSE_CNT_LANE_2_0  TRX_VDDR_TXCLK_CAL_4.BF.TRX_VDDR_TXCLK_CAL_AUTO_ZERO_CLK_H_2M_PULSE_CNT_LANE_2_0

// 0x6a	TRX_VDDR_TXCLK_CAL_5		trx_vddr_txclk_cal_5
typedef union {
	struct {
		uint8_t TRX_VDDR_TXCLK_CAL_CAL_DONE_RD_LANE      : 1;	/*      0       r 1'h0*/
		uint8_t TRX_VDDR_TXCLK_CAL_DUMMY_CLK_EXT_LANE    : 1;	/*      1     r/w 1'h0*/
		uint8_t TRX_VDDR_TXCLK_CAL_CAL_EN_EXT_LANE       : 1;	/*      2     r/w 1'h0*/
		uint8_t TRX_VDDR_TXCLK_CAL_VAL_MAX_LANE_4_0      : 5;	/*  [7:3]     r/w 5'h1f*/
	} BF;
	struct{uint8_t B0:8;uint8_t B1:8;uint8_t B2:8;uint8_t B3:8;}BT;
	uint32_t VAL;
} TRX_VDDR_TXCLK_CAL_5_t;
__xdata __at( 0x1fa8 ) volatile TRX_VDDR_TXCLK_CAL_5_t TRX_VDDR_TXCLK_CAL_5;
#define reg_TRX_VDDR_TXCLK_CAL_CAL_DONE_RD_LANE  TRX_VDDR_TXCLK_CAL_5.BF.TRX_VDDR_TXCLK_CAL_CAL_DONE_RD_LANE
#define reg_TRX_VDDR_TXCLK_CAL_DUMMY_CLK_EXT_LANE  TRX_VDDR_TXCLK_CAL_5.BF.TRX_VDDR_TXCLK_CAL_DUMMY_CLK_EXT_LANE
#define reg_TRX_VDDR_TXCLK_CAL_CAL_EN_EXT_LANE  TRX_VDDR_TXCLK_CAL_5.BF.TRX_VDDR_TXCLK_CAL_CAL_EN_EXT_LANE
#define reg_TRX_VDDR_TXCLK_CAL_VAL_MAX_LANE_4_0  TRX_VDDR_TXCLK_CAL_5.BF.TRX_VDDR_TXCLK_CAL_VAL_MAX_LANE_4_0

// 0x6b	TRX_VDDR_TXCLK_CAL_6		trx_vddr_txclk_cal_6
typedef union {
	struct {
		uint8_t TRX_VDDR_TXCLK_CAL_UNDERFLOW_RD_LANE     : 1;	/*      0       r 1'h0*/
		uint8_t TRX_VDDR_TXCLK_CAL_OVERFLOW_RD_LANE      : 1;	/*      1       r 1'h0*/
		uint8_t TRX_VDDR_TXCLK_CAL_TIMEOUT_RD_LANE       : 1;	/*      2       r 1'h0*/
		uint8_t TRX_VDDR_TXCLK_CAL_VAL_MIN_LANE_4_0      : 5;	/*  [7:3]     r/w 5'h0*/
	} BF;
	struct{uint8_t B0:8;uint8_t B1:8;uint8_t B2:8;uint8_t B3:8;}BT;
	uint32_t VAL;
} TRX_VDDR_TXCLK_CAL_6_t;
__xdata __at( 0x1fac ) volatile TRX_VDDR_TXCLK_CAL_6_t TRX_VDDR_TXCLK_CAL_6;
#define reg_TRX_VDDR_TXCLK_CAL_UNDERFLOW_RD_LANE  TRX_VDDR_TXCLK_CAL_6.BF.TRX_VDDR_TXCLK_CAL_UNDERFLOW_RD_LANE
#define reg_TRX_VDDR_TXCLK_CAL_OVERFLOW_RD_LANE  TRX_VDDR_TXCLK_CAL_6.BF.TRX_VDDR_TXCLK_CAL_OVERFLOW_RD_LANE
#define reg_TRX_VDDR_TXCLK_CAL_TIMEOUT_RD_LANE  TRX_VDDR_TXCLK_CAL_6.BF.TRX_VDDR_TXCLK_CAL_TIMEOUT_RD_LANE
#define reg_TRX_VDDR_TXCLK_CAL_VAL_MIN_LANE_4_0  TRX_VDDR_TXCLK_CAL_6.BF.TRX_VDDR_TXCLK_CAL_VAL_MIN_LANE_4_0

// 0x6c	TRX_VDDR_TXCLK_CAL_7		trx_vddr_txclk_cal_7
typedef union {
	struct {
		uint8_t RESERVED_0                               : 3;	/*  [2:0]     r/w   0*/
		uint8_t TRX_VDDR_TXCLK_CAL_RESULT_EXT_LANE_4_0   : 5;	/*  [7:3]     r/w 5'hf*/
	} BF;
	struct{uint8_t B0:8;uint8_t B1:8;uint8_t B2:8;uint8_t B3:8;}BT;
	uint32_t VAL;
} TRX_VDDR_TXCLK_CAL_7_t;
__xdata __at( 0x1fb0 ) volatile TRX_VDDR_TXCLK_CAL_7_t TRX_VDDR_TXCLK_CAL_7;
#define reg_TRX_VDDR_TXCLK_CAL_RESULT_EXT_LANE_4_0  TRX_VDDR_TXCLK_CAL_7.BF.TRX_VDDR_TXCLK_CAL_RESULT_EXT_LANE_4_0

// 0x6d	TRX_VDDR_TXCLK_CAL_8		trx_vddr_txclk_cal_8
typedef union {
	struct {
		uint8_t RESERVED_0                               : 3;	/*  [2:0]     r/w   0*/
		uint8_t TRX_VDDR_TXCLK_CAL_RESULT_RD_LANE_4_0    : 5;	/*  [7:3]       r 5'h0*/
	} BF;
	struct{uint8_t B0:8;uint8_t B1:8;uint8_t B2:8;uint8_t B3:8;}BT;
	uint32_t VAL;
} TRX_VDDR_TXCLK_CAL_8_t;
__xdata __at( 0x1fb4 ) volatile TRX_VDDR_TXCLK_CAL_8_t TRX_VDDR_TXCLK_CAL_8;
#define reg_TRX_VDDR_TXCLK_CAL_RESULT_RD_LANE_4_0  TRX_VDDR_TXCLK_CAL_8.BF.TRX_VDDR_TXCLK_CAL_RESULT_RD_LANE_4_0

// 0x6e	TRX_VDDR_TXPRE_CAL_0		trx_vddr_txpre_cal_0
typedef union {
	struct {
		uint8_t TRX_VDDR_TXPRE_CAL_DIR_INV_LANE          : 1;	/*      0     r/w 1'h0*/
		uint8_t TRX_VDDR_TXPRE_CAL_CONT_NUM_LANE_3_0     : 4;	/*  [4:1]     r/w 4'h0*/
		uint8_t TRX_VDDR_TXPRE_CAL_BYPASS_EN_LANE        : 1;	/*      5     r/w 1'h0*/
		uint8_t TRX_VDDR_TXPRE_CAL_CONT_EN_LANE          : 1;	/*      6     r/w 1'h1*/
		uint8_t TRX_VDDR_TXPRE_CAL_SINGLE_EN_LANE        : 1;	/*      7     r/w 1'h1*/
	} BF;
	struct{uint8_t B0:8;uint8_t B1:8;uint8_t B2:8;uint8_t B3:8;}BT;
	uint32_t VAL;
} TRX_VDDR_TXPRE_CAL_0_t;
__xdata __at( 0x1fb8 ) volatile TRX_VDDR_TXPRE_CAL_0_t TRX_VDDR_TXPRE_CAL_0;
#define reg_TRX_VDDR_TXPRE_CAL_DIR_INV_LANE  TRX_VDDR_TXPRE_CAL_0.BF.TRX_VDDR_TXPRE_CAL_DIR_INV_LANE
#define reg_TRX_VDDR_TXPRE_CAL_CONT_NUM_LANE_3_0  TRX_VDDR_TXPRE_CAL_0.BF.TRX_VDDR_TXPRE_CAL_CONT_NUM_LANE_3_0
#define reg_TRX_VDDR_TXPRE_CAL_BYPASS_EN_LANE  TRX_VDDR_TXPRE_CAL_0.BF.TRX_VDDR_TXPRE_CAL_BYPASS_EN_LANE
#define reg_TRX_VDDR_TXPRE_CAL_CONT_EN_LANE  TRX_VDDR_TXPRE_CAL_0.BF.TRX_VDDR_TXPRE_CAL_CONT_EN_LANE
#define reg_TRX_VDDR_TXPRE_CAL_SINGLE_EN_LANE  TRX_VDDR_TXPRE_CAL_0.BF.TRX_VDDR_TXPRE_CAL_SINGLE_EN_LANE

// 0x6f	TRX_VDDR_TXPRE_CAL_1		trx_vddr_txpre_cal_1
typedef union {
	struct {
		uint8_t TRX_VDDR_TXPRE_CAL_RESULT_AVG_EN_LANE    : 1;	/*      0     r/w 1'h0*/
		uint8_t TRX_VDDR_TXPRE_CAL_SINGLE_MODE_STEPSIZE_LANE_2_0 : 3;	/*  [3:1]     r/w 3'h0*/
		uint8_t TRX_VDDR_TXPRE_CAL_CMP_CTRL_LANE_3_0     : 4;	/*  [7:4]     r/w 4'hc*/
	} BF;
	struct{uint8_t B0:8;uint8_t B1:8;uint8_t B2:8;uint8_t B3:8;}BT;
	uint32_t VAL;
} TRX_VDDR_TXPRE_CAL_1_t;
__xdata __at( 0x1fbc ) volatile TRX_VDDR_TXPRE_CAL_1_t TRX_VDDR_TXPRE_CAL_1;
#define reg_TRX_VDDR_TXPRE_CAL_RESULT_AVG_EN_LANE  TRX_VDDR_TXPRE_CAL_1.BF.TRX_VDDR_TXPRE_CAL_RESULT_AVG_EN_LANE
#define reg_TRX_VDDR_TXPRE_CAL_SINGLE_MODE_STEPSIZE_LANE_2_0  TRX_VDDR_TXPRE_CAL_1.BF.TRX_VDDR_TXPRE_CAL_SINGLE_MODE_STEPSIZE_LANE_2_0
#define reg_TRX_VDDR_TXPRE_CAL_CMP_CTRL_LANE_3_0  TRX_VDDR_TXPRE_CAL_1.BF.TRX_VDDR_TXPRE_CAL_CMP_CTRL_LANE_3_0

// 0x70	TRX_VDDR_TXPRE_CAL_2		trx_vddr_txpre_cal_2
typedef union {
	struct {
		uint8_t TRX_VDDR_TXPRE_CAL_TOGGLE_TIMES_LANE_2_0 : 3;	/*  [2:0]     r/w 3'h1*/
		uint8_t TRX_VDDR_TXPRE_CAL_UPDN_TOGGLE_DIR_SEL_LANE_1_0 : 2;	/*  [4:3]     r/w 2'h0*/
		uint8_t TRX_VDDR_TXPRE_CAL_CONT_MODE_STEPSIZE_LANE_2_0 : 3;	/*  [7:5]     r/w 3'h1*/
	} BF;
	struct{uint8_t B0:8;uint8_t B1:8;uint8_t B2:8;uint8_t B3:8;}BT;
	uint32_t VAL;
} TRX_VDDR_TXPRE_CAL_2_t;
__xdata __at( 0x1fc0 ) volatile TRX_VDDR_TXPRE_CAL_2_t TRX_VDDR_TXPRE_CAL_2;
#define reg_TRX_VDDR_TXPRE_CAL_TOGGLE_TIMES_LANE_2_0  TRX_VDDR_TXPRE_CAL_2.BF.TRX_VDDR_TXPRE_CAL_TOGGLE_TIMES_LANE_2_0
#define reg_TRX_VDDR_TXPRE_CAL_UPDN_TOGGLE_DIR_SEL_LANE_1_0  TRX_VDDR_TXPRE_CAL_2.BF.TRX_VDDR_TXPRE_CAL_UPDN_TOGGLE_DIR_SEL_LANE_1_0
#define reg_TRX_VDDR_TXPRE_CAL_CONT_MODE_STEPSIZE_LANE_2_0  TRX_VDDR_TXPRE_CAL_2.BF.TRX_VDDR_TXPRE_CAL_CONT_MODE_STEPSIZE_LANE_2_0

// 0x71	TRX_VDDR_TXPRE_CAL_3		trx_vddr_txpre_cal_3
typedef union {
	struct {
		uint8_t TRX_VDDR_TXPRE_CAL_SAMPLE_PULSE_DIV_LANE_7_0 : 8;	/*  [7:0]     r/w 8'h8*/
	} BF;
	struct{uint8_t B0:8;uint8_t B1:8;uint8_t B2:8;uint8_t B3:8;}BT;
	uint32_t VAL;
} TRX_VDDR_TXPRE_CAL_3_t;
__xdata __at( 0x1fc4 ) volatile TRX_VDDR_TXPRE_CAL_3_t TRX_VDDR_TXPRE_CAL_3;
#define reg_TRX_VDDR_TXPRE_CAL_SAMPLE_PULSE_DIV_LANE_7_0  TRX_VDDR_TXPRE_CAL_3.BF.TRX_VDDR_TXPRE_CAL_SAMPLE_PULSE_DIV_LANE_7_0

// 0x72	TRX_VDDR_TXPRE_CAL_4		trx_vddr_txpre_cal_4
typedef union {
	struct {
		uint8_t TRX_VDDR_TXPRE_CAL_INDV_EXT_EN_LANE      : 1;	/*      0     r/w 1'h0*/
		uint8_t TRX_VDDR_TXPRE_CAL_TIMEOUT_CHK_DIS_LANE  : 1;	/*      1     r/w 1'h0*/
		uint8_t TRX_VDDR_TXPRE_CAL_TIMEOUT_STEPS_LANE_2_0 : 3;	/*  [4:2]     r/w 3'h3*/
		uint8_t TRX_VDDR_TXPRE_CAL_AUTO_ZERO_CLK_H_2M_PULSE_CNT_LANE_2_0 : 3;	/*  [7:5]     r/w 3'h1*/
	} BF;
	struct{uint8_t B0:8;uint8_t B1:8;uint8_t B2:8;uint8_t B3:8;}BT;
	uint32_t VAL;
} TRX_VDDR_TXPRE_CAL_4_t;
__xdata __at( 0x1fc8 ) volatile TRX_VDDR_TXPRE_CAL_4_t TRX_VDDR_TXPRE_CAL_4;
#define reg_TRX_VDDR_TXPRE_CAL_INDV_EXT_EN_LANE  TRX_VDDR_TXPRE_CAL_4.BF.TRX_VDDR_TXPRE_CAL_INDV_EXT_EN_LANE
#define reg_TRX_VDDR_TXPRE_CAL_TIMEOUT_CHK_DIS_LANE  TRX_VDDR_TXPRE_CAL_4.BF.TRX_VDDR_TXPRE_CAL_TIMEOUT_CHK_DIS_LANE
#define reg_TRX_VDDR_TXPRE_CAL_TIMEOUT_STEPS_LANE_2_0  TRX_VDDR_TXPRE_CAL_4.BF.TRX_VDDR_TXPRE_CAL_TIMEOUT_STEPS_LANE_2_0
#define reg_TRX_VDDR_TXPRE_CAL_AUTO_ZERO_CLK_H_2M_PULSE_CNT_LANE_2_0  TRX_VDDR_TXPRE_CAL_4.BF.TRX_VDDR_TXPRE_CAL_AUTO_ZERO_CLK_H_2M_PULSE_CNT_LANE_2_0

// 0x73	TRX_VDDR_TXPRE_CAL_5		trx_vddr_txpre_cal_5
typedef union {
	struct {
		uint8_t TRX_VDDR_TXPRE_CAL_CAL_DONE_RD_LANE      : 1;	/*      0       r 1'h0*/
		uint8_t TRX_VDDR_TXPRE_CAL_DUMMY_CLK_EXT_LANE    : 1;	/*      1     r/w 1'h0*/
		uint8_t TRX_VDDR_TXPRE_CAL_CAL_EN_EXT_LANE       : 1;	/*      2     r/w 1'h0*/
		uint8_t TRX_VDDR_TXPRE_CAL_VAL_MAX_LANE_4_0      : 5;	/*  [7:3]     r/w 5'h1f*/
	} BF;
	struct{uint8_t B0:8;uint8_t B1:8;uint8_t B2:8;uint8_t B3:8;}BT;
	uint32_t VAL;
} TRX_VDDR_TXPRE_CAL_5_t;
__xdata __at( 0x1fcc ) volatile TRX_VDDR_TXPRE_CAL_5_t TRX_VDDR_TXPRE_CAL_5;
#define reg_TRX_VDDR_TXPRE_CAL_CAL_DONE_RD_LANE  TRX_VDDR_TXPRE_CAL_5.BF.TRX_VDDR_TXPRE_CAL_CAL_DONE_RD_LANE
#define reg_TRX_VDDR_TXPRE_CAL_DUMMY_CLK_EXT_LANE  TRX_VDDR_TXPRE_CAL_5.BF.TRX_VDDR_TXPRE_CAL_DUMMY_CLK_EXT_LANE
#define reg_TRX_VDDR_TXPRE_CAL_CAL_EN_EXT_LANE  TRX_VDDR_TXPRE_CAL_5.BF.TRX_VDDR_TXPRE_CAL_CAL_EN_EXT_LANE
#define reg_TRX_VDDR_TXPRE_CAL_VAL_MAX_LANE_4_0  TRX_VDDR_TXPRE_CAL_5.BF.TRX_VDDR_TXPRE_CAL_VAL_MAX_LANE_4_0

// 0x74	TRX_VDDR_TXPRE_CAL_6		trx_vddr_txpre_cal_6
typedef union {
	struct {
		uint8_t TRX_VDDR_TXPRE_CAL_UNDERFLOW_RD_LANE     : 1;	/*      0       r 1'h0*/
		uint8_t TRX_VDDR_TXPRE_CAL_OVERFLOW_RD_LANE      : 1;	/*      1       r 1'h0*/
		uint8_t TRX_VDDR_TXPRE_CAL_TIMEOUT_RD_LANE       : 1;	/*      2       r 1'h0*/
		uint8_t TRX_VDDR_TXPRE_CAL_VAL_MIN_LANE_4_0      : 5;	/*  [7:3]     r/w 5'h0*/
	} BF;
	struct{uint8_t B0:8;uint8_t B1:8;uint8_t B2:8;uint8_t B3:8;}BT;
	uint32_t VAL;
} TRX_VDDR_TXPRE_CAL_6_t;
__xdata __at( 0x1fd0 ) volatile TRX_VDDR_TXPRE_CAL_6_t TRX_VDDR_TXPRE_CAL_6;
#define reg_TRX_VDDR_TXPRE_CAL_UNDERFLOW_RD_LANE  TRX_VDDR_TXPRE_CAL_6.BF.TRX_VDDR_TXPRE_CAL_UNDERFLOW_RD_LANE
#define reg_TRX_VDDR_TXPRE_CAL_OVERFLOW_RD_LANE  TRX_VDDR_TXPRE_CAL_6.BF.TRX_VDDR_TXPRE_CAL_OVERFLOW_RD_LANE
#define reg_TRX_VDDR_TXPRE_CAL_TIMEOUT_RD_LANE  TRX_VDDR_TXPRE_CAL_6.BF.TRX_VDDR_TXPRE_CAL_TIMEOUT_RD_LANE
#define reg_TRX_VDDR_TXPRE_CAL_VAL_MIN_LANE_4_0  TRX_VDDR_TXPRE_CAL_6.BF.TRX_VDDR_TXPRE_CAL_VAL_MIN_LANE_4_0

// 0x75	TRX_VDDR_TXPRE_CAL_7		trx_vddr_txpre_cal_7
typedef union {
	struct {
		uint8_t RESERVED_0                               : 3;	/*  [2:0]     r/w   0*/
		uint8_t TRX_VDDR_TXPRE_CAL_RESULT_EXT_LANE_4_0   : 5;	/*  [7:3]     r/w 5'hf*/
	} BF;
	struct{uint8_t B0:8;uint8_t B1:8;uint8_t B2:8;uint8_t B3:8;}BT;
	uint32_t VAL;
} TRX_VDDR_TXPRE_CAL_7_t;
__xdata __at( 0x1fd4 ) volatile TRX_VDDR_TXPRE_CAL_7_t TRX_VDDR_TXPRE_CAL_7;
#define reg_TRX_VDDR_TXPRE_CAL_RESULT_EXT_LANE_4_0  TRX_VDDR_TXPRE_CAL_7.BF.TRX_VDDR_TXPRE_CAL_RESULT_EXT_LANE_4_0

// 0x76	TRX_VDDR_TXPRE_CAL_8		trx_vddr_txpre_cal_8
typedef union {
	struct {
		uint8_t RESERVED_0                               : 3;	/*  [2:0]     r/w   0*/
		uint8_t TRX_VDDR_TXPRE_CAL_RESULT_RD_LANE_4_0    : 5;	/*  [7:3]       r 5'h0*/
	} BF;
	struct{uint8_t B0:8;uint8_t B1:8;uint8_t B2:8;uint8_t B3:8;}BT;
	uint32_t VAL;
} TRX_VDDR_TXPRE_CAL_8_t;
__xdata __at( 0x1fd8 ) volatile TRX_VDDR_TXPRE_CAL_8_t TRX_VDDR_TXPRE_CAL_8;
#define reg_TRX_VDDR_TXPRE_CAL_RESULT_RD_LANE_4_0  TRX_VDDR_TXPRE_CAL_8.BF.TRX_VDDR_TXPRE_CAL_RESULT_RD_LANE_4_0

#endif
