=====
SETUP
-4.872
24.629
19.757
f18a_core_inst/inst_tiles/y_next_r_8_s0
0.244
0.702
f18a_core_inst/inst_tiles/addr1_7_s0
2.561
3.660
f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_linebuf1_11_1_s
10.165
10.425
f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s28
12.213
13.312
f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s13
13.312
13.461
f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s6
13.461
13.624
f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s2
13.624
13.787
f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s0
13.787
13.950
f18a_core_inst/inst_color/addr2_next_0_s8
16.067
17.099
f18a_core_inst/inst_color/addr2_next_0_s5
17.104
18.136
f18a_core_inst/inst_color/addr2_next_3_s1
19.614
20.713
f18a_core_inst/inst_color/addr2_next_3_s0
22.167
23.199
f18a_core_inst/inst_color/colram_tile_b_s[3]_ADBREG_G_2_s
24.629
=====
SETUP
-4.374
24.488
20.114
f18a_core_inst/inst_tiles/y_next_r_8_s0
0.244
0.702
f18a_core_inst/inst_tiles/addr1_7_s0
2.561
3.660
f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_linebuf1_11_1_s
10.165
10.425
f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s28
12.213
13.312
f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s13
13.312
13.461
f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s6
13.461
13.624
f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s2
13.624
13.787
f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s0
13.787
13.950
f18a_core_inst/inst_color/addr2_next_0_s8
16.067
17.099
f18a_core_inst/inst_color/addr2_next_0_s5
17.104
18.136
f18a_core_inst/inst_color/addr2_next_3_s1
19.614
20.713
f18a_core_inst/inst_color/addr2_next_3_s0
22.167
23.199
f18a_core_inst/inst_color/colram_colram_0_0_s
24.488
=====
SETUP
-4.247
24.004
19.757
f18a_core_inst/inst_tiles/y_next_r_8_s0
0.244
0.702
f18a_core_inst/inst_tiles/addr1_7_s0
2.561
3.660
f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_linebuf1_11_1_s
10.165
10.425
f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s28
12.213
13.312
f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s13
13.312
13.461
f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s6
13.461
13.624
f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s2
13.624
13.787
f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s0
13.787
13.950
f18a_core_inst/inst_color/addr2_next_0_s8
16.067
17.099
f18a_core_inst/inst_color/addr2_next_0_s5
17.104
18.136
f18a_core_inst/inst_color/addr2_next_2_s1
19.614
20.436
f18a_core_inst/inst_color/addr2_next_2_s0
21.576
22.398
f18a_core_inst/inst_color/colram_tile_b_s[3]_ADBREG_G_3_s
24.004
=====
SETUP
-4.190
23.947
19.757
f18a_core_inst/inst_tiles/y_next_r_8_s0
0.244
0.702
f18a_core_inst/inst_tiles/addr1_7_s0
2.561
3.660
f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_linebuf1_11_1_s
10.165
10.425
f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s28
12.213
13.312
f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s13
13.312
13.461
f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s6
13.461
13.624
f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s2
13.624
13.787
f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s0
13.787
13.950
f18a_core_inst/inst_color/addr2_next_0_s8
16.067
17.099
f18a_core_inst/inst_color/addr2_next_0_s5
17.104
18.136
f18a_core_inst/inst_color/addr2_next_0_s1
19.610
20.236
f18a_core_inst/inst_color/addr2_next_0_s0
21.689
22.511
f18a_core_inst/inst_color/colram_tile_b_s[3]_ADBREG_G_5_s
23.947
=====
SETUP
-4.094
23.851
19.757
f18a_core_inst/inst_tiles/y_next_r_8_s0
0.244
0.702
f18a_core_inst/inst_tiles/addr1_7_s0
2.561
3.660
f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_linebuf1_11_1_s
10.165
10.425
f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s28
12.213
13.312
f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s13
13.312
13.461
f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s6
13.461
13.624
f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s2
13.624
13.787
f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s0
13.787
13.950
f18a_core_inst/inst_color/addr2_next_0_s8
16.067
17.099
f18a_core_inst/inst_color/addr2_next_0_s5
17.104
18.136
f18a_core_inst/inst_color/addr2_next_5_s1
19.614
20.240
f18a_core_inst/inst_color/addr2_next_5_s0
22.178
22.803
f18a_core_inst/inst_color/colram_tile_b_s[3]_ADBREG_G_0_s
23.851
=====
SETUP
-3.991
24.105
20.114
f18a_core_inst/inst_tiles/y_next_r_8_s0
0.244
0.702
f18a_core_inst/inst_tiles/addr1_7_s0
2.561
3.660
f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_linebuf1_11_1_s
10.165
10.425
f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s28
12.213
13.312
f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s13
13.312
13.461
f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s6
13.461
13.624
f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s2
13.624
13.787
f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s0
13.787
13.950
f18a_core_inst/inst_color/addr2_next_0_s8
16.067
17.099
f18a_core_inst/inst_color/addr2_next_0_s5
17.104
18.136
f18a_core_inst/inst_color/addr2_next_5_s1
19.614
20.240
f18a_core_inst/inst_color/addr2_next_5_s0
22.178
22.804
f18a_core_inst/inst_color/colram_colram_0_0_s
24.105
=====
SETUP
-3.578
23.692
20.114
f18a_core_inst/inst_tiles/y_next_r_8_s0
0.244
0.702
f18a_core_inst/inst_tiles/addr1_7_s0
2.561
3.660
f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_linebuf1_11_1_s
10.165
10.425
f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s28
12.213
13.312
f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s13
13.312
13.461
f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s6
13.461
13.624
f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s2
13.624
13.787
f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s0
13.787
13.950
f18a_core_inst/inst_color/addr2_next_0_s8
16.067
17.099
f18a_core_inst/inst_color/addr2_next_0_s5
17.104
18.136
f18a_core_inst/inst_color/addr2_next_2_s1
19.614
20.436
f18a_core_inst/inst_color/addr2_next_2_s0
21.576
22.398
f18a_core_inst/inst_color/colram_colram_0_0_s
23.692
=====
SETUP
-3.208
23.321
20.114
f18a_core_inst/inst_tiles/y_next_r_8_s0
0.244
0.702
f18a_core_inst/inst_tiles/addr1_7_s0
2.561
3.660
f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_linebuf1_11_1_s
10.165
10.425
f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s28
12.213
13.312
f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s13
13.312
13.461
f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s6
13.461
13.624
f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s2
13.624
13.787
f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s0
13.787
13.950
f18a_core_inst/inst_color/addr2_next_0_s8
16.067
17.099
f18a_core_inst/inst_color/addr2_next_0_s5
17.104
18.136
f18a_core_inst/inst_color/addr2_next_0_s1
19.610
20.236
f18a_core_inst/inst_color/addr2_next_0_s0
21.689
22.511
f18a_core_inst/inst_color/colram_colram_0_0_s
23.321
=====
SETUP
-2.728
22.842
20.114
f18a_core_inst/inst_tiles/y_next_r_8_s0
0.244
0.702
f18a_core_inst/inst_tiles/addr1_7_s0
2.561
3.660
f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_linebuf1_11_1_s
10.165
10.425
f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s28
12.213
13.312
f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s13
13.312
13.461
f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s6
13.461
13.624
f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s2
13.624
13.787
f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s0
13.787
13.950
f18a_core_inst/inst_color/addr2_next_0_s8
16.067
17.099
f18a_core_inst/inst_color/addr2_next_0_s5
17.104
18.130
f18a_core_inst/inst_color/addr2_next_1_s1
18.551
19.612
f18a_core_inst/inst_color/addr2_next_1_s0
20.031
21.063
f18a_core_inst/inst_color/colram_colram_0_0_s
22.842
=====
SETUP
-2.381
22.138
19.757
f18a_core_inst/inst_tiles/y_next_r_8_s0
0.244
0.702
f18a_core_inst/inst_tiles/addr1_7_s0
2.561
3.660
f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_linebuf1_11_1_s
10.165
10.425
f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s28
12.213
13.312
f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s13
13.312
13.461
f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s6
13.461
13.624
f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s2
13.624
13.787
f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s0
13.787
13.950
f18a_core_inst/inst_color/addr2_next_0_s8
16.067
17.099
f18a_core_inst/inst_color/addr2_next_0_s5
17.104
18.136
f18a_core_inst/inst_color/addr2_next_4_s1
18.636
19.262
f18a_core_inst/inst_color/addr2_next_4_s0
20.067
21.093
f18a_core_inst/inst_color/colram_tile_b_s[3]_ADBREG_G_1_s
22.138
=====
SETUP
-2.296
22.409
20.114
f18a_core_inst/inst_tiles/y_next_r_8_s0
0.244
0.702
f18a_core_inst/inst_tiles/addr1_7_s0
2.561
3.660
f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_linebuf1_11_1_s
10.165
10.425
f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s28
12.213
13.312
f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s13
13.312
13.461
f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s6
13.461
13.624
f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s2
13.624
13.787
f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s0
13.787
13.950
f18a_core_inst/inst_color/addr2_next_0_s8
16.067
17.099
f18a_core_inst/inst_color/addr2_next_0_s5
17.104
18.136
f18a_core_inst/inst_color/addr2_next_4_s1
18.636
19.262
f18a_core_inst/inst_color/addr2_next_4_s0
20.067
21.099
f18a_core_inst/inst_color/colram_colram_0_0_s
22.409
=====
SETUP
-2.274
22.031
19.757
f18a_core_inst/inst_tiles/y_next_r_8_s0
0.244
0.702
f18a_core_inst/inst_tiles/addr1_7_s0
2.561
3.660
f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_linebuf1_11_1_s
10.165
10.425
f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s28
12.213
13.312
f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s13
13.312
13.461
f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s6
13.461
13.624
f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s2
13.624
13.787
f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s0
13.787
13.950
f18a_core_inst/inst_color/addr2_next_0_s8
16.067
17.099
f18a_core_inst/inst_color/addr2_next_0_s5
17.104
18.130
f18a_core_inst/inst_color/addr2_next_1_s1
18.551
19.612
f18a_core_inst/inst_color/addr2_next_1_s0
20.031
21.063
f18a_core_inst/inst_color/colram_tile_b_s[3]_ADBREG_G_4_s
22.031
=====
SETUP
-0.814
1117.442
1116.629
n153_s0
1116.816
1117.442
clk_grom_s0
1117.442
=====
SETUP
-0.087
8.265
8.178
SPI_MCP3202/r_STATE_1_s1
0.244
0.702
SPI_MCP3202/n303_s8
1.059
2.158
SPI_MCP3202/n292_s6
3.485
4.584
SPI_MCP3202/n294_s7
5.409
6.441
SPI_MCP3202/n298_s5
6.452
7.478
SPI_MCP3202/r_DATA_3_s0
8.265
=====
SETUP
-0.036
7.857
7.821
SPI_MCP3202/sample_counter_10_s0
0.244
0.702
SPI_MCP3202/n257_s12
1.533
2.632
SPI_MCP3202/n257_s10
2.638
3.264
SPI_MCP3202/n257_s7
4.409
5.435
SPI_MCP3202/n303_s9
5.857
6.483
SPI_MCP3202/n304_s6
6.825
7.857
SPI_MCP3202/r_STATE_0_s2
7.857
=====
SETUP
0.228
7.593
7.821
SPI_MCP3202/sample_counter_10_s0
0.244
0.702
SPI_MCP3202/n257_s12
1.533
2.632
SPI_MCP3202/n257_s10
2.638
3.264
SPI_MCP3202/n257_s7
4.409
5.435
SPI_MCP3202/n303_s9
5.857
6.483
SPI_MCP3202/n303_s11
6.494
7.593
SPI_MCP3202/r_STATE_1_s1
7.593
=====
SETUP
0.259
7.919
8.178
SPI_MCP3202/r_STATE_1_s1
0.244
0.702
SPI_MCP3202/n303_s8
1.059
2.158
SPI_MCP3202/n292_s6
3.485
4.584
SPI_MCP3202/n293_s5
5.404
6.430
SPI_MCP3202/r_DATA_8_s0
7.919
=====
SETUP
0.363
7.814
8.178
SPI_MCP3202/r_STATE_1_s1
0.244
0.702
SPI_MCP3202/n303_s8
1.059
2.158
SPI_MCP3202/n292_s6
3.485
4.584
SPI_MCP3202/n294_s7
5.409
6.441
SPI_MCP3202/n294_s5
6.452
7.478
SPI_MCP3202/r_DATA_7_s0
7.814
=====
SETUP
0.409
7.413
7.821
SPI_MCP3202/sample_counter_10_s0
0.244
0.702
SPI_MCP3202/n257_s12
1.533
2.632
SPI_MCP3202/n257_s10
2.638
3.264
SPI_MCP3202/n257_s7
4.409
5.441
SPI_MCP3202/r_CS_s12
6.591
7.413
SPI_MCP3202/r_CS_s10
7.413
=====
SETUP
0.421
7.756
8.178
SPI_MCP3202/sample_counter_5_s0
0.244
0.702
SPI_MCP3202/r_STATE_1_s9
1.526
2.625
SPI_MCP3202/r_STATE_1_s8
2.630
3.662
SPI_MCP3202/r_STATE_1_s6
5.121
5.747
SPI_MCP3202/r_STATE_1_s4
5.753
6.575
SPI_MCP3202/r_STATE_1_s3
6.580
7.382
SPI_MCP3202/r_STATE_0_s2
7.756
=====
SETUP
0.421
7.756
8.178
SPI_MCP3202/sample_counter_5_s0
0.244
0.702
SPI_MCP3202/r_STATE_1_s9
1.526
2.625
SPI_MCP3202/r_STATE_1_s8
2.630
3.662
SPI_MCP3202/r_STATE_1_s6
5.121
5.747
SPI_MCP3202/r_STATE_1_s4
5.753
6.575
SPI_MCP3202/r_STATE_1_s3
6.580
7.382
SPI_MCP3202/r_STATE_1_s1
7.756
=====
SETUP
0.466
7.355
7.821
SPI_MCP3202/sample_counter_10_s0
0.244
0.702
SPI_MCP3202/n257_s12
1.533
2.632
SPI_MCP3202/n257_s10
2.638
3.264
SPI_MCP3202/n257_s7
4.409
5.441
SPI_MCP3202/n257_s5
6.256
7.355
SPI_MCP3202/r_MOSI_s1
7.355
=====
SETUP
0.494
7.327
7.821
SPI_MCP3202/sample_counter_0_s1
0.244
0.702
SPI_MCP3202/n15_s6
1.212
2.244
SPI_MCP3202/n12_s4
2.266
3.298
SPI_MCP3202/n9_s4
3.320
4.419
SPI_MCP3202/n9_s3
6.228
7.327
SPI_MCP3202/sample_counter_9_s0
7.327
=====
SETUP
0.544
7.633
8.178
SPI_MCP3202/r_STATE_1_s1
0.244
0.702
SPI_MCP3202/n303_s8
1.059
2.158
SPI_MCP3202/n292_s6
3.485
4.584
SPI_MCP3202/n295_s5
5.889
6.514
SPI_MCP3202/r_DATA_6_s0
7.633
=====
SETUP
0.561
7.260
7.821
SPI_MCP3202/sample_counter_0_s1
0.244
0.702
SPI_MCP3202/n15_s6
1.212
2.244
SPI_MCP3202/n12_s4
2.266
3.298
SPI_MCP3202/n9_s4
3.320
4.419
SPI_MCP3202/n8_s3
6.228
7.260
SPI_MCP3202/sample_counter_10_s0
7.260
=====
HOLD
0.160
0.374
0.215
n153_s0
0.002
0.374
clk_grom_s0
0.374
=====
HOLD
0.160
0.374
0.215
n126_s1
0.002
0.374
clk_cpu_s0
0.374
=====
HOLD
0.286
0.518
0.232
f18a_core_inst/inst_cpu/inst_gpu/gwe_reg_s0
0.185
0.518
f18a_core_inst/inst_cpu/inst_gpu/gpuram_gpuram_0_0_s
0.518
=====
HOLD
0.527
0.757
0.230
SPI_MCP3202/r_DV_s1
0.185
0.518
sample_5_s0
0.757
=====
HOLD
0.527
0.757
0.230
SPI_MCP3202/r_DV_s1
0.185
0.518
sample_6_s0
0.757
=====
HOLD
0.559
0.759
0.200
f18a_core_inst/inst_tiles/fifo_wr_cnt_r_1_s0
0.185
0.518
f18a_core_inst/inst_tiles/fifo_fifo_0_1_s
0.759
=====
HOLD
0.563
0.763
0.200
f18a_core_inst/inst_tiles/trig_start_r_s0
0.185
0.518
f18a_core_inst/inst_tiles/fifo_rd_cnt_r_2_s0
0.763
=====
HOLD
0.708
0.892
0.185
SPI_MCP3202/r_CS_s10
0.185
0.518
SPI_MCP3202/r_CS_s12
0.520
0.892
SPI_MCP3202/r_CS_s10
0.892
=====
HOLD
0.708
0.892
0.185
hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/cycle_time_stamp_0_s1
0.185
0.518
hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/n50_s4
0.520
0.892
hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/cycle_time_stamp_0_s1
0.892
=====
HOLD
0.708
2.250
1.542
hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1
1.542
1.876
hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/n22_s2
1.878
2.250
hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1
2.250
=====
HOLD
0.708
2.250
1.542
hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0
1.542
1.876
hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/n15_s2
1.878
2.250
hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0
2.250
=====
HOLD
0.708
0.892
0.185
hdmi/true_hdmi_output.packet_picker/frame_counter_7_s0
0.185
0.518
hdmi/true_hdmi_output.packet_picker/n915_s0
0.520
0.892
hdmi/true_hdmi_output.packet_picker/frame_counter_7_s0
0.892
=====
HOLD
0.708
2.250
1.542
hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s0
1.542
1.876
hdmi/true_hdmi_output.packet_picker/n750_s2
1.878
2.250
hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s0
2.250
=====
HOLD
0.708
0.892
0.185
f18a_core_inst/inst_sprites/sprt_state_8_s0
0.185
0.518
f18a_core_inst/inst_sprites/n543_s7
0.520
0.892
f18a_core_inst/inst_sprites/sprt_state_8_s0
0.892
=====
HOLD
0.708
0.892
0.185
f18a_core_inst/inst_tiles/bml_xcnt_r_1_s0
0.185
0.518
f18a_core_inst/inst_tiles/bml_xcnt_x_1_s5
0.520
0.892
f18a_core_inst/inst_tiles/bml_xcnt_r_1_s0
0.892
=====
HOLD
0.708
0.892
0.185
f18a_core_inst/inst_tiles/fifo_rd_cnt_r_0_s0
0.185
0.518
f18a_core_inst/inst_tiles/n948_s0
0.520
0.892
f18a_core_inst/inst_tiles/fifo_rd_cnt_r_0_s0
0.892
=====
HOLD
0.708
0.892
0.185
f18a_core_inst/inst_cpu/inst_gpu/inst_divide/count_1_s0
0.185
0.518
f18a_core_inst/inst_cpu/inst_gpu/inst_divide/n158_s6
0.520
0.892
f18a_core_inst/inst_cpu/inst_gpu/inst_divide/count_1_s0
0.892
=====
HOLD
0.708
0.892
0.185
f18a_core_inst/inst_cpu/inst_gpu/spi_counter_2_s0
0.185
0.518
f18a_core_inst/inst_cpu/inst_gpu/n163_s0
0.520
0.892
f18a_core_inst/inst_cpu/inst_gpu/spi_counter_2_s0
0.892
=====
HOLD
0.708
0.892
0.185
f18a_core_inst/inst_cpu/power_on_trig_s1
0.185
0.518
f18a_core_inst/inst_cpu/power_on_trig_s3
0.520
0.892
f18a_core_inst/inst_cpu/power_on_trig_s1
0.892
=====
HOLD
0.708
0.892
0.185
cpuclk_divider_2_s0
0.185
0.518
n119_s0
0.520
0.892
cpuclk_divider_2_s0
0.892
=====
HOLD
0.708
0.892
0.185
gromclk_divider_0_s0
0.185
0.518
n145_s2
0.520
0.892
gromclk_divider_0_s0
0.892
=====
HOLD
0.709
0.893
0.185
hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/cycle_time_stamp_counter_0_s0
0.185
0.518
hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/n50_s6
0.521
0.893
hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/cycle_time_stamp_counter_0_s0
0.893
=====
HOLD
0.709
0.893
0.185
hdmi/true_hdmi_output.packet_picker/frame_counter_5_s0
0.185
0.518
hdmi/true_hdmi_output.packet_picker/n907_s3
0.521
0.893
hdmi/true_hdmi_output.packet_picker/frame_counter_5_s0
0.893
=====
HOLD
0.709
0.893
0.185
hdmi/cy_5_s1
0.185
0.518
hdmi/n345_s4
0.521
0.893
hdmi/cy_5_s1
0.893
=====
HOLD
0.709
0.893
0.185
hdmi/cy_8_s1
0.185
0.518
hdmi/n342_s4
0.521
0.893
hdmi/cy_8_s1
0.893
