

================================================================
== Vivado HLS Report for 'fire2_fill_buffer'
================================================================
* Date:           Sat Apr 29 16:14:31 2017

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        fire_module
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      4.08|        0.63|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  115|  115|  115|  115|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  113|  113|         9|          7|          1|    16|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     34|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    150|
|Register         |        -|      -|     168|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     168|    184|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |d_1_fu_570_p2        |     +    |      0|  0|   5|           5|           1|
    |tmp_70_fu_610_p2     |     +    |      0|  0|   7|           7|           7|
    |tmp_73_fu_668_p2     |     +    |      0|  0|   8|           8|           8|
    |ap_sig_bdd_382       |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_660       |    and   |      0|  0|   1|           1|           1|
    |exitcond2_fu_564_p2  |   icmp   |      0|  0|   3|           5|           6|
    |ap_sig_bdd_323       |    or    |      0|  0|   1|           1|           1|
    |tmp_67_fu_582_p2     |    xor   |      0|  0|   8|           5|           6|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  34|          33|          31|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                              |   4|         10|    1|         10|
    |ap_reg_phiprechg_tmp_4_reg_526pp0_it0  |  80|         16|   16|        256|
    |d_phi_fu_518_p4                        |   5|          2|    5|         10|
    |d_reg_514                              |   5|          2|    5|         10|
    |window_buffer_address0                 |  16|          8|    8|         64|
    |window_buffer_address1                 |   8|          7|    8|         56|
    |window_buffer_d0                       |  16|          4|   16|         64|
    |window_buffer_d1                       |  16|          5|   16|         80|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 150|         54|   75|        550|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                               |   9|   0|    9|          0|
    |ap_reg_phiprechg_tmp_4_reg_526pp0_it0   |  16|   0|   16|          0|
    |ap_reg_ppiten_pp0_it0                   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1                   |   1|   0|    1|          0|
    |ap_reg_ppstg_exitcond2_reg_686_pp0_it1  |   1|   0|    1|          0|
    |ap_reg_ppstg_tmp_67_reg_704_pp0_it1     |   5|   0|    5|          0|
    |d_1_reg_690                             |   5|   0|    5|          0|
    |d_reg_514                               |   5|   0|    5|          0|
    |exitcond2_reg_686                       |   1|   0|    1|          0|
    |line_buffer_0_54_load_reg_748           |  16|   0|   16|          0|
    |line_buffer_1_54_load_reg_741           |  16|   0|   16|          0|
    |line_buffer_2_54_load_reg_855           |  16|   0|   16|          0|
    |tmp_104_reg_732                         |   4|   0|    4|          0|
    |tmp_67_reg_704                          |   5|   0|    5|          0|
    |tmp_70_reg_736                          |   7|   0|    7|          0|
    |tmp_73_reg_860                          |   8|   0|    8|          0|
    |tmp_reg_695                             |   5|   0|   64|         59|
    |window_buffer_addr_10_reg_716           |   5|   0|    8|          3|
    |window_buffer_addr_1_reg_845            |   5|   0|    8|          3|
    |window_buffer_addr_reg_710              |   5|   0|    8|          3|
    |window_buffer_load_1_reg_840            |  16|   0|   16|          0|
    |window_buffer_load_reg_835              |  16|   0|   16|          0|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   | 168|   0|  236|         68|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+--------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+----------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                      |  in |    1| ap_ctrl_hs |  fire2_fill_buffer | return value |
|ap_rst                      |  in |    1| ap_ctrl_hs |  fire2_fill_buffer | return value |
|ap_start                    |  in |    1| ap_ctrl_hs |  fire2_fill_buffer | return value |
|ap_done                     | out |    1| ap_ctrl_hs |  fire2_fill_buffer | return value |
|ap_idle                     | out |    1| ap_ctrl_hs |  fire2_fill_buffer | return value |
|ap_ready                    | out |    1| ap_ctrl_hs |  fire2_fill_buffer | return value |
|matrix_e3x3_i_0_V_dout      |  in |   16|   ap_fifo  |  matrix_e3x3_i_0_V |    pointer   |
|matrix_e3x3_i_0_V_empty_n   |  in |    1|   ap_fifo  |  matrix_e3x3_i_0_V |    pointer   |
|matrix_e3x3_i_0_V_read      | out |    1|   ap_fifo  |  matrix_e3x3_i_0_V |    pointer   |
|matrix_e3x3_i_1_V_dout      |  in |   16|   ap_fifo  |  matrix_e3x3_i_1_V |    pointer   |
|matrix_e3x3_i_1_V_empty_n   |  in |    1|   ap_fifo  |  matrix_e3x3_i_1_V |    pointer   |
|matrix_e3x3_i_1_V_read      | out |    1|   ap_fifo  |  matrix_e3x3_i_1_V |    pointer   |
|matrix_e3x3_i_2_V_dout      |  in |   16|   ap_fifo  |  matrix_e3x3_i_2_V |    pointer   |
|matrix_e3x3_i_2_V_empty_n   |  in |    1|   ap_fifo  |  matrix_e3x3_i_2_V |    pointer   |
|matrix_e3x3_i_2_V_read      | out |    1|   ap_fifo  |  matrix_e3x3_i_2_V |    pointer   |
|matrix_e3x3_i_3_V_dout      |  in |   16|   ap_fifo  |  matrix_e3x3_i_3_V |    pointer   |
|matrix_e3x3_i_3_V_empty_n   |  in |    1|   ap_fifo  |  matrix_e3x3_i_3_V |    pointer   |
|matrix_e3x3_i_3_V_read      | out |    1|   ap_fifo  |  matrix_e3x3_i_3_V |    pointer   |
|matrix_e3x3_i_4_V_dout      |  in |   16|   ap_fifo  |  matrix_e3x3_i_4_V |    pointer   |
|matrix_e3x3_i_4_V_empty_n   |  in |    1|   ap_fifo  |  matrix_e3x3_i_4_V |    pointer   |
|matrix_e3x3_i_4_V_read      | out |    1|   ap_fifo  |  matrix_e3x3_i_4_V |    pointer   |
|matrix_e3x3_i_5_V_dout      |  in |   16|   ap_fifo  |  matrix_e3x3_i_5_V |    pointer   |
|matrix_e3x3_i_5_V_empty_n   |  in |    1|   ap_fifo  |  matrix_e3x3_i_5_V |    pointer   |
|matrix_e3x3_i_5_V_read      | out |    1|   ap_fifo  |  matrix_e3x3_i_5_V |    pointer   |
|matrix_e3x3_i_6_V_dout      |  in |   16|   ap_fifo  |  matrix_e3x3_i_6_V |    pointer   |
|matrix_e3x3_i_6_V_empty_n   |  in |    1|   ap_fifo  |  matrix_e3x3_i_6_V |    pointer   |
|matrix_e3x3_i_6_V_read      | out |    1|   ap_fifo  |  matrix_e3x3_i_6_V |    pointer   |
|matrix_e3x3_i_7_V_dout      |  in |   16|   ap_fifo  |  matrix_e3x3_i_7_V |    pointer   |
|matrix_e3x3_i_7_V_empty_n   |  in |    1|   ap_fifo  |  matrix_e3x3_i_7_V |    pointer   |
|matrix_e3x3_i_7_V_read      | out |    1|   ap_fifo  |  matrix_e3x3_i_7_V |    pointer   |
|matrix_e3x3_i_8_V_dout      |  in |   16|   ap_fifo  |  matrix_e3x3_i_8_V |    pointer   |
|matrix_e3x3_i_8_V_empty_n   |  in |    1|   ap_fifo  |  matrix_e3x3_i_8_V |    pointer   |
|matrix_e3x3_i_8_V_read      | out |    1|   ap_fifo  |  matrix_e3x3_i_8_V |    pointer   |
|matrix_e3x3_i_9_V_dout      |  in |   16|   ap_fifo  |  matrix_e3x3_i_9_V |    pointer   |
|matrix_e3x3_i_9_V_empty_n   |  in |    1|   ap_fifo  |  matrix_e3x3_i_9_V |    pointer   |
|matrix_e3x3_i_9_V_read      | out |    1|   ap_fifo  |  matrix_e3x3_i_9_V |    pointer   |
|matrix_e3x3_i_10_V_dout     |  in |   16|   ap_fifo  | matrix_e3x3_i_10_V |    pointer   |
|matrix_e3x3_i_10_V_empty_n  |  in |    1|   ap_fifo  | matrix_e3x3_i_10_V |    pointer   |
|matrix_e3x3_i_10_V_read     | out |    1|   ap_fifo  | matrix_e3x3_i_10_V |    pointer   |
|matrix_e3x3_i_11_V_dout     |  in |   16|   ap_fifo  | matrix_e3x3_i_11_V |    pointer   |
|matrix_e3x3_i_11_V_empty_n  |  in |    1|   ap_fifo  | matrix_e3x3_i_11_V |    pointer   |
|matrix_e3x3_i_11_V_read     | out |    1|   ap_fifo  | matrix_e3x3_i_11_V |    pointer   |
|matrix_e3x3_i_12_V_dout     |  in |   16|   ap_fifo  | matrix_e3x3_i_12_V |    pointer   |
|matrix_e3x3_i_12_V_empty_n  |  in |    1|   ap_fifo  | matrix_e3x3_i_12_V |    pointer   |
|matrix_e3x3_i_12_V_read     | out |    1|   ap_fifo  | matrix_e3x3_i_12_V |    pointer   |
|matrix_e3x3_i_13_V_dout     |  in |   16|   ap_fifo  | matrix_e3x3_i_13_V |    pointer   |
|matrix_e3x3_i_13_V_empty_n  |  in |    1|   ap_fifo  | matrix_e3x3_i_13_V |    pointer   |
|matrix_e3x3_i_13_V_read     | out |    1|   ap_fifo  | matrix_e3x3_i_13_V |    pointer   |
|matrix_e3x3_i_14_V_dout     |  in |   16|   ap_fifo  | matrix_e3x3_i_14_V |    pointer   |
|matrix_e3x3_i_14_V_empty_n  |  in |    1|   ap_fifo  | matrix_e3x3_i_14_V |    pointer   |
|matrix_e3x3_i_14_V_read     | out |    1|   ap_fifo  | matrix_e3x3_i_14_V |    pointer   |
|matrix_e3x3_i_15_V_dout     |  in |   16|   ap_fifo  | matrix_e3x3_i_15_V |    pointer   |
|matrix_e3x3_i_15_V_empty_n  |  in |    1|   ap_fifo  | matrix_e3x3_i_15_V |    pointer   |
|matrix_e3x3_i_15_V_read     | out |    1|   ap_fifo  | matrix_e3x3_i_15_V |    pointer   |
|line_buffer_0_0_address0    | out |    4|  ap_memory |   line_buffer_0_0  |     array    |
|line_buffer_0_0_ce0         | out |    1|  ap_memory |   line_buffer_0_0  |     array    |
|line_buffer_0_0_we0         | out |    1|  ap_memory |   line_buffer_0_0  |     array    |
|line_buffer_0_0_d0          | out |   16|  ap_memory |   line_buffer_0_0  |     array    |
|line_buffer_0_54_address0   | out |    4|  ap_memory |  line_buffer_0_54  |     array    |
|line_buffer_0_54_ce0        | out |    1|  ap_memory |  line_buffer_0_54  |     array    |
|line_buffer_0_54_q0         |  in |   16|  ap_memory |  line_buffer_0_54  |     array    |
|line_buffer_1_0_address0    | out |    4|  ap_memory |   line_buffer_1_0  |     array    |
|line_buffer_1_0_ce0         | out |    1|  ap_memory |   line_buffer_1_0  |     array    |
|line_buffer_1_0_we0         | out |    1|  ap_memory |   line_buffer_1_0  |     array    |
|line_buffer_1_0_d0          | out |   16|  ap_memory |   line_buffer_1_0  |     array    |
|line_buffer_1_54_address0   | out |    4|  ap_memory |  line_buffer_1_54  |     array    |
|line_buffer_1_54_ce0        | out |    1|  ap_memory |  line_buffer_1_54  |     array    |
|line_buffer_1_54_q0         |  in |   16|  ap_memory |  line_buffer_1_54  |     array    |
|line_buffer_2_0_address0    | out |    4|  ap_memory |   line_buffer_2_0  |     array    |
|line_buffer_2_0_ce0         | out |    1|  ap_memory |   line_buffer_2_0  |     array    |
|line_buffer_2_0_we0         | out |    1|  ap_memory |   line_buffer_2_0  |     array    |
|line_buffer_2_0_d0          | out |   16|  ap_memory |   line_buffer_2_0  |     array    |
|line_buffer_2_54_address0   | out |    4|  ap_memory |  line_buffer_2_54  |     array    |
|line_buffer_2_54_ce0        | out |    1|  ap_memory |  line_buffer_2_54  |     array    |
|line_buffer_2_54_q0         |  in |   16|  ap_memory |  line_buffer_2_54  |     array    |
|window_buffer_address0      | out |    8|  ap_memory |    window_buffer   |     array    |
|window_buffer_ce0           | out |    1|  ap_memory |    window_buffer   |     array    |
|window_buffer_we0           | out |    1|  ap_memory |    window_buffer   |     array    |
|window_buffer_d0            | out |   16|  ap_memory |    window_buffer   |     array    |
|window_buffer_q0            |  in |   16|  ap_memory |    window_buffer   |     array    |
|window_buffer_address1      | out |    8|  ap_memory |    window_buffer   |     array    |
|window_buffer_ce1           | out |    1|  ap_memory |    window_buffer   |     array    |
|window_buffer_we1           | out |    1|  ap_memory |    window_buffer   |     array    |
|window_buffer_d1            | out |   16|  ap_memory |    window_buffer   |     array    |
|window_buffer_q1            |  in |   16|  ap_memory |    window_buffer   |     array    |
+----------------------------+-----+-----+------------+--------------------+--------------+

