onerror {resume}
quietly WaveActivateNextPane {} 0
add wave -noupdate /pipelined_cpu_testbench/ClockDelay
add wave -noupdate /pipelined_cpu_testbench/reset
add wave -noupdate /pipelined_cpu_testbench/clk
add wave -noupdate /pipelined_cpu_testbench/dut/instruction_decode/instr_ID
add wave -noupdate /pipelined_cpu_testbench/dut/instruction_decode/register/ReadData2
add wave -noupdate /pipelined_cpu_testbench/dut/instruction_decode/instr_addr_ID
add wave -noupdate /pipelined_cpu_testbench/dut/instruction_fetch/branchVal
add wave -noupdate /pipelined_cpu_testbench/dut/instruction_fetch/BrTaken
add wave -noupdate /pipelined_cpu_testbench/dut/instruction_fetch/next_instr_addr
add wave -noupdate /pipelined_cpu_testbench/dut/fwd/forwardA
add wave -noupdate /pipelined_cpu_testbench/dut/fwd/forwardB
add wave -noupdate -childformat {{{/pipelined_cpu_testbench/dut/instruction_decode/register/registers[6]} -radix decimal} {{/pipelined_cpu_testbench/dut/instruction_decode/register/registers[5]} -radix decimal} {{/pipelined_cpu_testbench/dut/instruction_decode/register/registers[4]} -radix decimal} {{/pipelined_cpu_testbench/dut/instruction_decode/register/registers[3]} -radix decimal} {{/pipelined_cpu_testbench/dut/instruction_decode/register/registers[2]} -radix decimal} {{/pipelined_cpu_testbench/dut/instruction_decode/register/registers[1]} -radix decimal} {{/pipelined_cpu_testbench/dut/instruction_decode/register/registers[0]} -radix decimal -childformat {{{[63]} -radix decimal} {{[62]} -radix decimal} {{[61]} -radix decimal} {{[60]} -radix decimal} {{[59]} -radix decimal} {{[58]} -radix decimal} {{[57]} -radix decimal} {{[56]} -radix decimal} {{[55]} -radix decimal} {{[54]} -radix decimal} {{[53]} -radix decimal} {{[52]} -radix decimal} {{[51]} -radix decimal} {{[50]} -radix decimal} {{[49]} -radix decimal} {{[48]} -radix decimal} {{[47]} -radix decimal} {{[46]} -radix decimal} {{[45]} -radix decimal} {{[44]} -radix decimal} {{[43]} -radix decimal} {{[42]} -radix decimal} {{[41]} -radix decimal} {{[40]} -radix decimal} {{[39]} -radix decimal} {{[38]} -radix decimal} {{[37]} -radix decimal} {{[36]} -radix decimal} {{[35]} -radix decimal} {{[34]} -radix decimal} {{[33]} -radix decimal} {{[32]} -radix decimal} {{[31]} -radix decimal} {{[30]} -radix decimal} {{[29]} -radix decimal} {{[28]} -radix decimal} {{[27]} -radix decimal} {{[26]} -radix decimal} {{[25]} -radix decimal} {{[24]} -radix decimal} {{[23]} -radix decimal} {{[22]} -radix decimal} {{[21]} -radix decimal} {{[20]} -radix decimal} {{[19]} -radix decimal} {{[18]} -radix decimal} {{[17]} -radix decimal} {{[16]} -radix decimal} {{[15]} -radix decimal} {{[14]} -radix decimal} {{[13]} -radix decimal} {{[12]} -radix decimal} {{[11]} -radix decimal} {{[10]} -radix decimal} {{[9]} -radix decimal} {{[8]} -radix decimal} {{[7]} -radix decimal} {{[6]} -radix decimal} {{[5]} -radix decimal} {{[4]} -radix decimal} {{[3]} -radix decimal} {{[2]} -radix decimal} {{[1]} -radix decimal} {{[0]} -radix decimal}}}} -expand -subitemconfig {{/pipelined_cpu_testbench/dut/instruction_decode/register/registers[6]} {-height 15 -radix decimal} {/pipelined_cpu_testbench/dut/instruction_decode/register/registers[5]} {-height 15 -radix decimal} {/pipelined_cpu_testbench/dut/instruction_decode/register/registers[4]} {-height 15 -radix decimal} {/pipelined_cpu_testbench/dut/instruction_decode/register/registers[3]} {-height 15 -radix decimal} {/pipelined_cpu_testbench/dut/instruction_decode/register/registers[2]} {-height 15 -radix decimal} {/pipelined_cpu_testbench/dut/instruction_decode/register/registers[1]} {-height 15 -radix decimal} {/pipelined_cpu_testbench/dut/instruction_decode/register/registers[0]} {-height 15 -radix decimal -childformat {{{[63]} -radix decimal} {{[62]} -radix decimal} {{[61]} -radix decimal} {{[60]} -radix decimal} {{[59]} -radix decimal} {{[58]} -radix decimal} {{[57]} -radix decimal} {{[56]} -radix decimal} {{[55]} -radix decimal} {{[54]} -radix decimal} {{[53]} -radix decimal} {{[52]} -radix decimal} {{[51]} -radix decimal} {{[50]} -radix decimal} {{[49]} -radix decimal} {{[48]} -radix decimal} {{[47]} -radix decimal} {{[46]} -radix decimal} {{[45]} -radix decimal} {{[44]} -radix decimal} {{[43]} -radix decimal} {{[42]} -radix decimal} {{[41]} -radix decimal} {{[40]} -radix decimal} {{[39]} -radix decimal} {{[38]} -radix decimal} {{[37]} -radix decimal} {{[36]} -radix decimal} {{[35]} -radix decimal} {{[34]} -radix decimal} {{[33]} -radix decimal} {{[32]} -radix decimal} {{[31]} -radix decimal} {{[30]} -radix decimal} {{[29]} -radix decimal} {{[28]} -radix decimal} {{[27]} -radix decimal} {{[26]} -radix decimal} {{[25]} -radix decimal} {{[24]} -radix decimal} {{[23]} -radix decimal} {{[22]} -radix decimal} {{[21]} -radix decimal} {{[20]} -radix decimal} {{[19]} -radix decimal} {{[18]} -radix decimal} {{[17]} -radix decimal} {{[16]} -radix decimal} {{[15]} -radix decimal} {{[14]} -radix decimal} {{[13]} -radix decimal} {{[12]} -radix decimal} {{[11]} -radix decimal} {{[10]} -radix decimal} {{[9]} -radix decimal} {{[8]} -radix decimal} {{[7]} -radix decimal} {{[6]} -radix decimal} {{[5]} -radix decimal} {{[4]} -radix decimal} {{[3]} -radix decimal} {{[2]} -radix decimal} {{[1]} -radix decimal} {{[0]} -radix decimal}} -expand} {/pipelined_cpu_testbench/dut/instruction_decode/register/registers[0][63]} {-radix decimal} {/pipelined_cpu_testbench/dut/instruction_decode/register/registers[0][62]} {-radix decimal} {/pipelined_cpu_testbench/dut/instruction_decode/register/registers[0][61]} {-radix decimal} {/pipelined_cpu_testbench/dut/instruction_decode/register/registers[0][60]} {-radix decimal} {/pipelined_cpu_testbench/dut/instruction_decode/register/registers[0][59]} {-radix decimal} {/pipelined_cpu_testbench/dut/instruction_decode/register/registers[0][58]} {-radix decimal} {/pipelined_cpu_testbench/dut/instruction_decode/register/registers[0][57]} {-radix decimal} {/pipelined_cpu_testbench/dut/instruction_decode/register/registers[0][56]} {-radix decimal} {/pipelined_cpu_testbench/dut/instruction_decode/register/registers[0][55]} {-radix decimal} {/pipelined_cpu_testbench/dut/instruction_decode/register/registers[0][54]} {-radix decimal} {/pipelined_cpu_testbench/dut/instruction_decode/register/registers[0][53]} {-radix decimal} {/pipelined_cpu_testbench/dut/instruction_decode/register/registers[0][52]} {-radix decimal} {/pipelined_cpu_testbench/dut/instruction_decode/register/registers[0][51]} {-radix decimal} {/pipelined_cpu_testbench/dut/instruction_decode/register/registers[0][50]} {-radix decimal} {/pipelined_cpu_testbench/dut/instruction_decode/register/registers[0][49]} {-radix decimal} {/pipelined_cpu_testbench/dut/instruction_decode/register/registers[0][48]} {-radix decimal} {/pipelined_cpu_testbench/dut/instruction_decode/register/registers[0][47]} {-radix decimal} {/pipelined_cpu_testbench/dut/instruction_decode/register/registers[0][46]} {-radix decimal} {/pipelined_cpu_testbench/dut/instruction_decode/register/registers[0][45]} {-radix decimal} {/pipelined_cpu_testbench/dut/instruction_decode/register/registers[0][44]} {-radix decimal} {/pipelined_cpu_testbench/dut/instruction_decode/register/registers[0][43]} {-radix decimal} {/pipelined_cpu_testbench/dut/instruction_decode/register/registers[0][42]} {-radix decimal} {/pipelined_cpu_testbench/dut/instruction_decode/register/registers[0][41]} {-radix decimal} {/pipelined_cpu_testbench/dut/instruction_decode/register/registers[0][40]} {-radix decimal} {/pipelined_cpu_testbench/dut/instruction_decode/register/registers[0][39]} {-radix decimal} {/pipelined_cpu_testbench/dut/instruction_decode/register/registers[0][38]} {-radix decimal} {/pipelined_cpu_testbench/dut/instruction_decode/register/registers[0][37]} {-radix decimal} {/pipelined_cpu_testbench/dut/instruction_decode/register/registers[0][36]} {-radix decimal} {/pipelined_cpu_testbench/dut/instruction_decode/register/registers[0][35]} {-radix decimal} {/pipelined_cpu_testbench/dut/instruction_decode/register/registers[0][34]} {-radix decimal} {/pipelined_cpu_testbench/dut/instruction_decode/register/registers[0][33]} {-radix decimal} {/pipelined_cpu_testbench/dut/instruction_decode/register/registers[0][32]} {-radix decimal} {/pipelined_cpu_testbench/dut/instruction_decode/register/registers[0][31]} {-radix decimal} {/pipelined_cpu_testbench/dut/instruction_decode/register/registers[0][30]} {-radix decimal} {/pipelined_cpu_testbench/dut/instruction_decode/register/registers[0][29]} {-radix decimal} {/pipelined_cpu_testbench/dut/instruction_decode/register/registers[0][28]} {-radix decimal} {/pipelined_cpu_testbench/dut/instruction_decode/register/registers[0][27]} {-radix decimal} {/pipelined_cpu_testbench/dut/instruction_decode/register/registers[0][26]} {-radix decimal} {/pipelined_cpu_testbench/dut/instruction_decode/register/registers[0][25]} {-radix decimal} {/pipelined_cpu_testbench/dut/instruction_decode/register/registers[0][24]} {-radix decimal} {/pipelined_cpu_testbench/dut/instruction_decode/register/registers[0][23]} {-radix decimal} {/pipelined_cpu_testbench/dut/instruction_decode/register/registers[0][22]} {-radix decimal} {/pipelined_cpu_testbench/dut/instruction_decode/register/registers[0][21]} {-radix decimal} {/pipelined_cpu_testbench/dut/instruction_decode/register/registers[0][20]} {-radix decimal} {/pipelined_cpu_testbench/dut/instruction_decode/register/registers[0][19]} {-radix decimal} {/pipelined_cpu_testbench/dut/instruction_decode/register/registers[0][18]} {-radix decimal} {/pipelined_cpu_testbench/dut/instruction_decode/register/registers[0][17]} {-radix decimal} {/pipelined_cpu_testbench/dut/instruction_decode/register/registers[0][16]} {-radix decimal} {/pipelined_cpu_testbench/dut/instruction_decode/register/registers[0][15]} {-radix decimal} {/pipelined_cpu_testbench/dut/instruction_decode/register/registers[0][14]} {-radix decimal} {/pipelined_cpu_testbench/dut/instruction_decode/register/registers[0][13]} {-radix decimal} {/pipelined_cpu_testbench/dut/instruction_decode/register/registers[0][12]} {-radix decimal} {/pipelined_cpu_testbench/dut/instruction_decode/register/registers[0][11]} {-radix decimal} {/pipelined_cpu_testbench/dut/instruction_decode/register/registers[0][10]} {-radix decimal} {/pipelined_cpu_testbench/dut/instruction_decode/register/registers[0][9]} {-radix decimal} {/pipelined_cpu_testbench/dut/instruction_decode/register/registers[0][8]} {-radix decimal} {/pipelined_cpu_testbench/dut/instruction_decode/register/registers[0][7]} {-radix decimal} {/pipelined_cpu_testbench/dut/instruction_decode/register/registers[0][6]} {-radix decimal} {/pipelined_cpu_testbench/dut/instruction_decode/register/registers[0][5]} {-radix decimal} {/pipelined_cpu_testbench/dut/instruction_decode/register/registers[0][4]} {-radix decimal} {/pipelined_cpu_testbench/dut/instruction_decode/register/registers[0][3]} {-radix decimal} {/pipelined_cpu_testbench/dut/instruction_decode/register/registers[0][2]} {-radix decimal} {/pipelined_cpu_testbench/dut/instruction_decode/register/registers[0][1]} {-radix decimal} {/pipelined_cpu_testbench/dut/instruction_decode/register/registers[0][0]} {-radix decimal}} /pipelined_cpu_testbench/dut/instruction_decode/register/registers
add wave -noupdate /pipelined_cpu_testbench/dut/instruction_decode/register/ReadData1
add wave -noupdate -radix binary /pipelined_cpu_testbench/dut/fwd/Aa
add wave -noupdate -radix decimal /pipelined_cpu_testbench/dut/fwd/Ab
add wave -noupdate /pipelined_cpu_testbench/dut/fwd/RegWrite_MEM
add wave -noupdate /pipelined_cpu_testbench/dut/fwd/WriteRegister_MEM
add wave -noupdate /pipelined_cpu_testbench/dut/fwd/RegWrite_EX
add wave -noupdate /pipelined_cpu_testbench/dut/fwd/WriteRegister_EX
add wave -noupdate /pipelined_cpu_testbench/dut/instruction_decode/Rn
add wave -noupdate /pipelined_cpu_testbench/dut/instruction_decode/Reg2Loc_out
add wave -noupdate /pipelined_cpu_testbench/dut/instruction_decode/shiftSel
add wave -noupdate /pipelined_cpu_testbench/dut/instruction_decode/Da
add wave -noupdate /pipelined_cpu_testbench/dut/instruction_decode/Db
add wave -noupdate /pipelined_cpu_testbench/dut/instruction_decode/Da_ID
add wave -noupdate /pipelined_cpu_testbench/dut/instruction_decode/Db_ID
add wave -noupdate /pipelined_cpu_testbench/dut/instruction_decode/WriteData_WB
add wave -noupdate /pipelined_cpu_testbench/dut/instruction_decode/WriteData_EX
add wave -noupdate /pipelined_cpu_testbench/dut/instruction_decode/WriteData_MEM
add wave -noupdate /pipelined_cpu_testbench/dut/execute/alu_operation/A
add wave -noupdate /pipelined_cpu_testbench/dut/execute/alu_operation/B
add wave -noupdate /pipelined_cpu_testbench/dut/execute/alu_operation/cntrl
add wave -noupdate /pipelined_cpu_testbench/dut/execute/ALUOp_EX
add wave -noupdate -radix decimal /pipelined_cpu_testbench/dut/execute/ALU_out_EX
add wave -noupdate /pipelined_cpu_testbench/dut/execute/Da_EX
add wave -noupdate /pipelined_cpu_testbench/dut/execute/Db_EX
add wave -noupdate /pipelined_cpu_testbench/dut/execute/ALUzeroFlag
add wave -noupdate /pipelined_cpu_testbench/dut/instruction_decode/WriteRegister_ID
add wave -noupdate /pipelined_cpu_testbench/dut/flags/setFlag
add wave -noupdate /pipelined_cpu_testbench/dut/flags/Flags
add wave -noupdate /pipelined_cpu_testbench/dut/execute/ALU_neg
add wave -noupdate /pipelined_cpu_testbench/dut/execute/ALU_cout
add wave -noupdate /pipelined_cpu_testbench/dut/execute/ALU_ov
add wave -noupdate /pipelined_cpu_testbench/dut/accelerate/accel_zero
add wave -noupdate /pipelined_cpu_testbench/dut/accelerate/accel_lt
TreeUpdate [SetDefaultTree]
WaveRestoreCursors {{Cursor 1} {220000 ps} 0}
quietly wave cursor active 1
configure wave -namecolwidth 150
configure wave -valuecolwidth 353
configure wave -justifyvalue left
configure wave -signalnamewidth 1
configure wave -snapdistance 10
configure wave -datasetprefix 0
configure wave -rowmargin 4
configure wave -childrowmargin 2
configure wave -gridoffset 0
configure wave -gridperiod 1
configure wave -griddelta 40
configure wave -timeline 0
configure wave -timelineunits ps
update
WaveRestoreZoom {0 ps} {789856 ps}
