
---------- Begin Simulation Statistics ----------
final_tick                                79832115000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 370802                       # Simulator instruction rate (inst/s)
host_mem_usage                                 693808                       # Number of bytes of host memory used
host_op_rate                                   371530                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   269.69                       # Real time elapsed on the host
host_tick_rate                              296018775                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196363                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.079832                       # Number of seconds simulated
sim_ticks                                 79832115000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.616951                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2095587                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2103645                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81389                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3728209                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                292                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             998                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              706                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4478304                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65354                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          168                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196363                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.596642                       # CPI: cycles per instruction
system.cpu.discardedOps                        190740                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42610459                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43403208                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11001557                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        27493827                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.626314                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        159664230                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531400     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693601     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950624     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196363                       # Class of committed instruction
system.cpu.tickCycles                       132170403                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        75865                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        184655                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           80                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       421131                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          268                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       843521                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            268                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  79832115000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              29599                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        49601                       # Transaction distribution
system.membus.trans_dist::CleanEvict            26258                       # Transaction distribution
system.membus.trans_dist::ReadExReq             79197                       # Transaction distribution
system.membus.trans_dist::ReadExResp            79197                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         29599                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       293451                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 293451                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     20274816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                20274816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            108796                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  108796    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              108796                       # Request fanout histogram
system.membus.respLayer1.occupancy         1015172000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           606458000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.8                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  79832115000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            215165                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       438638                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          302                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           58316                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           207227                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          207226                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           540                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       214625                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1382                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1264530                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1265912                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       107776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    103793664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              103901440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           76127                       # Total snoops (count)
system.tol2bus.snoopTraffic                   6348928                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           498519                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000702                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.026488                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 498169     99.93%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    350      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             498519                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1200438500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1054629995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1350000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  79832115000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  125                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               313466                       # number of demand (read+write) hits
system.l2.demand_hits::total                   313591                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 125                       # number of overall hits
system.l2.overall_hits::.cpu.data              313466                       # number of overall hits
system.l2.overall_hits::total                  313591                       # number of overall hits
system.l2.demand_misses::.cpu.inst                415                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             108386                       # number of demand (read+write) misses
system.l2.demand_misses::total                 108801                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               415                       # number of overall misses
system.l2.overall_misses::.cpu.data            108386                       # number of overall misses
system.l2.overall_misses::total                108801                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     35400000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   9739890000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       9775290000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     35400000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   9739890000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      9775290000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              540                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           421852                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               422392                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             540                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          421852                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              422392                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.768519                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.256929                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.257583                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.768519                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.256929                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.257583                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 85301.204819                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 89862.989685                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 89845.589655                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 85301.204819                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 89862.989685                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 89845.589655                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               49601                       # number of writebacks
system.l2.writebacks::total                     49601                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           415                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        108381                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            108796                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          415                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       108381                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           108796                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     31250000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   8655716500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   8686966500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     31250000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   8655716500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   8686966500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.768519                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.256917                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.257571                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.768519                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.256917                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.257571                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 75301.204819                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 79863.781475                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79846.377624                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 75301.204819                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 79863.781475                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79846.377624                       # average overall mshr miss latency
system.l2.replacements                          76127                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       389037                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           389037                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       389037                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       389037                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          289                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              289                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          289                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          289                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            128030                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                128030                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           79197                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               79197                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   7262712000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7262712000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        207227                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            207227                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.382175                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.382175                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 91704.382742                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 91704.382742                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        79197                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          79197                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   6470742000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6470742000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.382175                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.382175                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 81704.382742                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 81704.382742                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            125                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                125                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          415                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              415                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     35400000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     35400000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          540                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            540                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.768519                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.768519                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 85301.204819                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85301.204819                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          415                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          415                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     31250000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     31250000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.768519                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.768519                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 75301.204819                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75301.204819                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        185436                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            185436                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        29189                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           29189                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   2477178000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   2477178000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       214625                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        214625                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.136000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.136000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 84866.833396                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84866.833396                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        29184                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        29184                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   2184974500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2184974500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.135977                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.135977                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 74868.917900                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74868.917900                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  79832115000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 31564.656022                       # Cycle average of tags in use
system.l2.tags.total_refs                      843436                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    108895                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.745406                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     82000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      54.826992                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        77.895352                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     31431.933677                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001673                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002377                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.959226                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.963277                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2589                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        30177                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  13603951                       # Number of tag accesses
system.l2.tags.data_accesses                 13603951                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  79832115000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          53120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       13872768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           13925888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        53120                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         53120                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      6348928                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         6348928                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             415                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          108381                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              108796                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        49601                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              49601                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            665396                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         173774276                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             174439673                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       665396                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           665396                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       79528496                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             79528496                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       79528496                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           665396                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        173774276                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            253968168                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     99202.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       830.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    216758.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002742289750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6043                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6043                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              385546                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              93266                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      108796                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      49601                       # Number of write requests accepted
system.mem_ctrls.readBursts                    217592                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    99202                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      4                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             13812                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             13792                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             13750                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             13576                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             13534                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             13482                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             13458                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             13600                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             13608                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             13592                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            13660                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            13634                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            13590                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13468                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            13470                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            13562                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              6272                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              6274                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              6318                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6298                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              6204                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              6166                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              6176                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6269                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              6184                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6142                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             6138                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             6144                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             6118                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             6144                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             6144                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             6188                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.65                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3791216000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1087940000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              7870991000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     17423.83                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36173.83                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   184552                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   86055                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.82                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                86.75                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                217592                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                99202                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   91187                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   91428                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   17601                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   17361                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6075                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6088                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6072                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6074                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6045                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   2325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        46160                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    439.191681                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   280.133188                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   394.183915                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1141      2.47%      2.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24287     52.61%     55.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2407      5.21%     60.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1247      2.70%     63.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1060      2.30%     65.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1653      3.58%     68.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1185      2.57%     71.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          996      2.16%     73.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        12184     26.40%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        46160                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         6043                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      35.972861                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     25.600764                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    118.362822                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          6042     99.98%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8704-9215            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6043                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6043                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.412212                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.391520                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.848522                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4842     80.13%     80.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                7      0.12%     80.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1147     18.98%     99.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                6      0.10%     99.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               33      0.55%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                8      0.13%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6043                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               13925632                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     256                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 6347456                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                13925888                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6348928                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       174.44                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        79.51                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    174.44                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     79.53                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.98                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.36                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.62                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   79150842000                       # Total gap between requests
system.mem_ctrls.avgGap                     499699.12                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        53120                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     13872512                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      6347456                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 665396.375882062013                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 173771069.449932545424                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 79510056.823622927070                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          830                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       216762                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        99202                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     26338000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   7844653000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1706130026000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     31732.53                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     36190.17                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  17198544.65                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    85.42                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            163191840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             86738520                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           775289760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          256834440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6301289280.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      14862319080                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      18139895040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        40585557960                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        508.386355                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  46985418750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2665520000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  30181176250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            166390560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             88438680                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           778288560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          260879940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6301289280.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      15030241080                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      17998487040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        40624015140                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        508.868081                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  46616961000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2665520000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  30549634000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     79832115000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  79832115000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      8050322                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          8050322                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      8050322                       # number of overall hits
system.cpu.icache.overall_hits::total         8050322                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          540                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            540                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          540                       # number of overall misses
system.cpu.icache.overall_misses::total           540                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     38158000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     38158000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     38158000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     38158000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      8050862                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      8050862                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      8050862                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      8050862                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000067                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000067                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000067                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000067                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 70662.962963                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 70662.962963                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 70662.962963                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 70662.962963                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          302                       # number of writebacks
system.cpu.icache.writebacks::total               302                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          540                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          540                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          540                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          540                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     37618000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     37618000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     37618000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     37618000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000067                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000067                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000067                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000067                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 69662.962963                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 69662.962963                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 69662.962963                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 69662.962963                       # average overall mshr miss latency
system.cpu.icache.replacements                    302                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      8050322                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         8050322                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          540                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           540                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     38158000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     38158000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      8050862                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      8050862                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000067                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000067                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 70662.962963                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 70662.962963                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          540                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          540                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     37618000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     37618000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000067                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000067                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 69662.962963                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 69662.962963                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  79832115000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           203.848855                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             8050862                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               540                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          14909.003704                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   203.848855                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.796285                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.796285                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          238                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           52                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          186                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.929688                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          16102264                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         16102264                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  79832115000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  79832115000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  79832115000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51601721                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51601721                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51602321                       # number of overall hits
system.cpu.dcache.overall_hits::total        51602321                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       453221                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         453221                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       461040                       # number of overall misses
system.cpu.dcache.overall_misses::total        461040                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  16203832000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  16203832000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  16203832000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  16203832000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52054942                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52054942                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52063361                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52063361                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.008707                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.008707                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.008855                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.008855                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 35752.606344                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 35752.606344                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 35146.260628                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 35146.260628                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       389037                       # number of writebacks
system.cpu.dcache.writebacks::total            389037                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        35324                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        35324                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        35324                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        35324                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       417897                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       417897                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       421852                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       421852                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  13341547000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  13341547000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  13676844500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  13676844500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.008028                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.008028                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.008103                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.008103                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 31925.443351                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 31925.443351                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 32420.954505                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 32420.954505                       # average overall mshr miss latency
system.cpu.dcache.replacements                 420827                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40891522                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40891522                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       213328                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        213328                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   4787466000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   4787466000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41104850                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41104850                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005190                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005190                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 22441.807920                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 22441.807920                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2658                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2658                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       210670                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       210670                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   4422272000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   4422272000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005125                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005125                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 20991.465325                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 20991.465325                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10710199                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10710199                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       239893                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       239893                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  11416366000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  11416366000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950092                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950092                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.021908                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.021908                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 47589.408611                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 47589.408611                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        32666                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        32666                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       207227                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       207227                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   8919275000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   8919275000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.018925                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.018925                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 43041.085380                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 43041.085380                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          600                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           600                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7819                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7819                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.928733                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.928733                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         3955                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         3955                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    335297500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    335297500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.469771                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.469771                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 84778.128951                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 84778.128951                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  79832115000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1005.632247                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52024248                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            421851                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            123.323752                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            186500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1005.632247                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.982063                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.982063                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          303                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          516                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          199                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         833436843                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        833436843                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  79832115000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  79832115000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
