//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-29190527
// Cuda compilation tools, release 11.1, V11.1.105
// Based on LLVM 3.4svn
//

.version 7.1
.target sm_80
.address_size 64

	// .globl	Fused_Cast_split_Cast_split_Cast_split_Cast_split_Cast_split_Cast_split_Cast__more_parallel_14076359616044591419_kernel0

.visible .entry Fused_Cast_split_Cast_split_Cast_split_Cast_split_Cast_split_Cast_split_Cast__more_parallel_14076359616044591419_kernel0(
	.param .u64 Fused_Cast_split_Cast_split_Cast_split_Cast_split_Cast_split_Cast_split_Cast__more_parallel_14076359616044591419_kernel0_param_0,
	.param .u64 Fused_Cast_split_Cast_split_Cast_split_Cast_split_Cast_split_Cast_split_Cast__more_parallel_14076359616044591419_kernel0_param_1,
	.param .u64 Fused_Cast_split_Cast_split_Cast_split_Cast_split_Cast_split_Cast_split_Cast__more_parallel_14076359616044591419_kernel0_param_2,
	.param .u64 Fused_Cast_split_Cast_split_Cast_split_Cast_split_Cast_split_Cast_split_Cast__more_parallel_14076359616044591419_kernel0_param_3,
	.param .u64 Fused_Cast_split_Cast_split_Cast_split_Cast_split_Cast_split_Cast_split_Cast__more_parallel_14076359616044591419_kernel0_param_4,
	.param .u64 Fused_Cast_split_Cast_split_Cast_split_Cast_split_Cast_split_Cast_split_Cast__more_parallel_14076359616044591419_kernel0_param_5,
	.param .u64 Fused_Cast_split_Cast_split_Cast_split_Cast_split_Cast_split_Cast_split_Cast__more_parallel_14076359616044591419_kernel0_param_6,
	.param .u64 Fused_Cast_split_Cast_split_Cast_split_Cast_split_Cast_split_Cast_split_Cast__more_parallel_14076359616044591419_kernel0_param_7,
	.param .u64 Fused_Cast_split_Cast_split_Cast_split_Cast_split_Cast_split_Cast_split_Cast__more_parallel_14076359616044591419_kernel0_param_8,
	.param .u64 Fused_Cast_split_Cast_split_Cast_split_Cast_split_Cast_split_Cast_split_Cast__more_parallel_14076359616044591419_kernel0_param_9,
	.param .u64 Fused_Cast_split_Cast_split_Cast_split_Cast_split_Cast_split_Cast_split_Cast__more_parallel_14076359616044591419_kernel0_param_10,
	.param .u64 Fused_Cast_split_Cast_split_Cast_split_Cast_split_Cast_split_Cast_split_Cast__more_parallel_14076359616044591419_kernel0_param_11,
	.param .u64 Fused_Cast_split_Cast_split_Cast_split_Cast_split_Cast_split_Cast_split_Cast__more_parallel_14076359616044591419_kernel0_param_12,
	.param .u64 Fused_Cast_split_Cast_split_Cast_split_Cast_split_Cast_split_Cast_split_Cast__more_parallel_14076359616044591419_kernel0_param_13,
	.param .u64 Fused_Cast_split_Cast_split_Cast_split_Cast_split_Cast_split_Cast_split_Cast__more_parallel_14076359616044591419_kernel0_param_14
)
{
	.reg .pred 	%p<13>;
	.reg .b16 	%rs<25>;
	.reg .f32 	%f<53>;
	.reg .b32 	%r<159>;
	.reg .b64 	%rd<60>;


	ld.param.u64 	%rd1, [Fused_Cast_split_Cast_split_Cast_split_Cast_split_Cast_split_Cast_split_Cast__more_parallel_14076359616044591419_kernel0_param_0];
	ld.param.u64 	%rd2, [Fused_Cast_split_Cast_split_Cast_split_Cast_split_Cast_split_Cast_split_Cast__more_parallel_14076359616044591419_kernel0_param_1];
	ld.param.u64 	%rd3, [Fused_Cast_split_Cast_split_Cast_split_Cast_split_Cast_split_Cast_split_Cast__more_parallel_14076359616044591419_kernel0_param_2];
	ld.param.u64 	%rd4, [Fused_Cast_split_Cast_split_Cast_split_Cast_split_Cast_split_Cast_split_Cast__more_parallel_14076359616044591419_kernel0_param_3];
	ld.param.u64 	%rd5, [Fused_Cast_split_Cast_split_Cast_split_Cast_split_Cast_split_Cast_split_Cast__more_parallel_14076359616044591419_kernel0_param_4];
	ld.param.u64 	%rd6, [Fused_Cast_split_Cast_split_Cast_split_Cast_split_Cast_split_Cast_split_Cast__more_parallel_14076359616044591419_kernel0_param_5];
	ld.param.u64 	%rd7, [Fused_Cast_split_Cast_split_Cast_split_Cast_split_Cast_split_Cast_split_Cast__more_parallel_14076359616044591419_kernel0_param_6];
	ld.param.u64 	%rd8, [Fused_Cast_split_Cast_split_Cast_split_Cast_split_Cast_split_Cast_split_Cast__more_parallel_14076359616044591419_kernel0_param_7];
	ld.param.u64 	%rd9, [Fused_Cast_split_Cast_split_Cast_split_Cast_split_Cast_split_Cast_split_Cast__more_parallel_14076359616044591419_kernel0_param_8];
	ld.param.u64 	%rd10, [Fused_Cast_split_Cast_split_Cast_split_Cast_split_Cast_split_Cast_split_Cast__more_parallel_14076359616044591419_kernel0_param_9];
	ld.param.u64 	%rd11, [Fused_Cast_split_Cast_split_Cast_split_Cast_split_Cast_split_Cast_split_Cast__more_parallel_14076359616044591419_kernel0_param_10];
	ld.param.u64 	%rd12, [Fused_Cast_split_Cast_split_Cast_split_Cast_split_Cast_split_Cast_split_Cast__more_parallel_14076359616044591419_kernel0_param_11];
	ld.param.u64 	%rd13, [Fused_Cast_split_Cast_split_Cast_split_Cast_split_Cast_split_Cast_split_Cast__more_parallel_14076359616044591419_kernel0_param_12];
	ld.param.u64 	%rd14, [Fused_Cast_split_Cast_split_Cast_split_Cast_split_Cast_split_Cast_split_Cast__more_parallel_14076359616044591419_kernel0_param_13];
	ld.param.u64 	%rd15, [Fused_Cast_split_Cast_split_Cast_split_Cast_split_Cast_split_Cast_split_Cast__more_parallel_14076359616044591419_kernel0_param_14];
	mov.u32 	%r1, %ctaid.x;
	setp.lt.s32	%p1, %r1, 8;
	mov.u32 	%r2, %tid.x;
	@%p1 bra 	BB0_17;
	bra.uni 	BB0_1;

BB0_17:
	setp.gt.s32	%p12, %r2, 31;
	@%p12 bra 	BB0_19;

	shl.b32 	%r143, %r1, 7;
	shl.b32 	%r144, %r2, 2;
	add.s32 	%r145, %r144, %r143;
	cvta.to.global.u64 	%rd54, %rd1;
	mul.wide.s32 	%rd55, %r145, 4;
	add.s64 	%rd56, %rd54, %rd55;
	ld.global.nc.v4.f32 	{%f49, %f50, %f51, %f52}, [%rd56];
	shr.s32 	%r146, %r1, 31;
	shr.u32 	%r147, %r146, 29;
	add.s32 	%r148, %r1, %r147;
	and.b32  	%r149, %r148, 33554424;
	sub.s32 	%r150, %r1, %r149;
	shl.b32 	%r151, %r150, 7;
	shr.s32 	%r152, %r2, 31;
	shr.u32 	%r153, %r152, 27;
	add.s32 	%r154, %r2, %r153;
	and.b32  	%r155, %r154, 1073741792;
	sub.s32 	%r156, %r2, %r155;
	shl.b32 	%r157, %r156, 2;
	add.s32 	%r158, %r157, %r151;
	cvta.to.global.u64 	%rd57, %rd8;
	mul.wide.s32 	%rd58, %r158, 2;
	add.s64 	%rd59, %rd57, %rd58;
	// inline asm
	{  cvt.rn.f16.f32 %rs24, %f52;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs23, %f51;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs22, %f50;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs21, %f49;}

	// inline asm
	st.global.v4.u16 	[%rd59], {%rs21, %rs22, %rs23, %rs24};
	bra.uni 	BB0_19;

BB0_1:
	setp.lt.s32	%p2, %r1, 16;
	@%p2 bra 	BB0_15;
	bra.uni 	BB0_2;

BB0_15:
	setp.gt.s32	%p11, %r2, 31;
	@%p11 bra 	BB0_19;

	shr.s32 	%r121, %r1, 31;
	shr.u32 	%r122, %r121, 29;
	add.s32 	%r123, %r1, %r122;
	and.b32  	%r124, %r123, 33554424;
	sub.s32 	%r125, %r1, %r124;
	shl.b32 	%r126, %r125, 7;
	shl.b32 	%r127, %r2, 2;
	add.s32 	%r128, %r126, %r127;
	cvta.to.global.u64 	%rd48, %rd2;
	mul.wide.s32 	%rd49, %r128, 4;
	add.s64 	%rd50, %rd48, %rd49;
	ld.global.nc.v4.f32 	{%f41, %f42, %f43, %f44}, [%rd50];
	add.s32 	%r129, %r1, -8;
	shr.s32 	%r130, %r129, 31;
	shr.u32 	%r131, %r130, 29;
	add.s32 	%r132, %r129, %r131;
	and.b32  	%r133, %r132, 33554424;
	sub.s32 	%r134, %r129, %r133;
	shl.b32 	%r135, %r134, 7;
	shr.s32 	%r136, %r2, 31;
	shr.u32 	%r137, %r136, 27;
	add.s32 	%r138, %r2, %r137;
	and.b32  	%r139, %r138, 1073741792;
	sub.s32 	%r140, %r2, %r139;
	shl.b32 	%r141, %r140, 2;
	add.s32 	%r142, %r141, %r135;
	cvta.to.global.u64 	%rd51, %rd9;
	mul.wide.s32 	%rd52, %r142, 2;
	add.s64 	%rd53, %rd51, %rd52;
	// inline asm
	{  cvt.rn.f16.f32 %rs20, %f44;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs19, %f43;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs18, %f42;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs17, %f41;}

	// inline asm
	st.global.v4.u16 	[%rd53], {%rs17, %rs18, %rs19, %rs20};
	bra.uni 	BB0_19;

BB0_2:
	setp.lt.s32	%p3, %r1, 24;
	@%p3 bra 	BB0_13;
	bra.uni 	BB0_3;

BB0_13:
	setp.gt.s32	%p10, %r2, 31;
	@%p10 bra 	BB0_19;

	shr.s32 	%r99, %r1, 31;
	shr.u32 	%r100, %r99, 29;
	add.s32 	%r101, %r1, %r100;
	and.b32  	%r102, %r101, 33554424;
	sub.s32 	%r103, %r1, %r102;
	shl.b32 	%r104, %r103, 7;
	shl.b32 	%r105, %r2, 2;
	add.s32 	%r106, %r104, %r105;
	cvta.to.global.u64 	%rd42, %rd3;
	mul.wide.s32 	%rd43, %r106, 4;
	add.s64 	%rd44, %rd42, %rd43;
	ld.global.nc.v4.f32 	{%f33, %f34, %f35, %f36}, [%rd44];
	add.s32 	%r107, %r1, -16;
	shr.s32 	%r108, %r107, 31;
	shr.u32 	%r109, %r108, 29;
	add.s32 	%r110, %r107, %r109;
	and.b32  	%r111, %r110, 33554424;
	sub.s32 	%r112, %r107, %r111;
	shl.b32 	%r113, %r112, 7;
	shr.s32 	%r114, %r2, 31;
	shr.u32 	%r115, %r114, 27;
	add.s32 	%r116, %r2, %r115;
	and.b32  	%r117, %r116, 1073741792;
	sub.s32 	%r118, %r2, %r117;
	shl.b32 	%r119, %r118, 2;
	add.s32 	%r120, %r119, %r113;
	cvta.to.global.u64 	%rd45, %rd10;
	mul.wide.s32 	%rd46, %r120, 2;
	add.s64 	%rd47, %rd45, %rd46;
	// inline asm
	{  cvt.rn.f16.f32 %rs16, %f36;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs15, %f35;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs14, %f34;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs13, %f33;}

	// inline asm
	st.global.v4.u16 	[%rd47], {%rs13, %rs14, %rs15, %rs16};
	bra.uni 	BB0_19;

BB0_3:
	setp.lt.s32	%p4, %r1, 32;
	@%p4 bra 	BB0_11;
	bra.uni 	BB0_4;

BB0_11:
	setp.gt.s32	%p9, %r2, 31;
	@%p9 bra 	BB0_19;

	shr.s32 	%r77, %r1, 31;
	shr.u32 	%r78, %r77, 29;
	add.s32 	%r79, %r1, %r78;
	and.b32  	%r80, %r79, 33554424;
	sub.s32 	%r81, %r1, %r80;
	shl.b32 	%r82, %r81, 7;
	shl.b32 	%r83, %r2, 2;
	add.s32 	%r84, %r82, %r83;
	cvta.to.global.u64 	%rd36, %rd4;
	mul.wide.s32 	%rd37, %r84, 4;
	add.s64 	%rd38, %rd36, %rd37;
	ld.global.nc.v4.f32 	{%f25, %f26, %f27, %f28}, [%rd38];
	add.s32 	%r85, %r1, -24;
	shr.s32 	%r86, %r85, 31;
	shr.u32 	%r87, %r86, 29;
	add.s32 	%r88, %r85, %r87;
	and.b32  	%r89, %r88, 33554424;
	sub.s32 	%r90, %r85, %r89;
	shl.b32 	%r91, %r90, 7;
	shr.s32 	%r92, %r2, 31;
	shr.u32 	%r93, %r92, 27;
	add.s32 	%r94, %r2, %r93;
	and.b32  	%r95, %r94, 1073741792;
	sub.s32 	%r96, %r2, %r95;
	shl.b32 	%r97, %r96, 2;
	add.s32 	%r98, %r97, %r91;
	cvta.to.global.u64 	%rd39, %rd11;
	mul.wide.s32 	%rd40, %r98, 2;
	add.s64 	%rd41, %rd39, %rd40;
	// inline asm
	{  cvt.rn.f16.f32 %rs12, %f28;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs11, %f27;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs10, %f26;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs9, %f25;}

	// inline asm
	st.global.v4.u16 	[%rd41], {%rs9, %rs10, %rs11, %rs12};
	bra.uni 	BB0_19;

BB0_4:
	setp.lt.s32	%p5, %r1, 40;
	@%p5 bra 	BB0_9;
	bra.uni 	BB0_5;

BB0_9:
	setp.gt.s32	%p8, %r2, 31;
	@%p8 bra 	BB0_19;

	shr.s32 	%r55, %r1, 31;
	shr.u32 	%r56, %r55, 29;
	add.s32 	%r57, %r1, %r56;
	and.b32  	%r58, %r57, 33554424;
	sub.s32 	%r59, %r1, %r58;
	shl.b32 	%r60, %r59, 7;
	shl.b32 	%r61, %r2, 2;
	add.s32 	%r62, %r60, %r61;
	cvta.to.global.u64 	%rd30, %rd5;
	mul.wide.s32 	%rd31, %r62, 4;
	add.s64 	%rd32, %rd30, %rd31;
	ld.global.nc.v4.f32 	{%f17, %f18, %f19, %f20}, [%rd32];
	add.s32 	%r63, %r1, -32;
	shr.s32 	%r64, %r63, 31;
	shr.u32 	%r65, %r64, 29;
	add.s32 	%r66, %r63, %r65;
	and.b32  	%r67, %r66, 33554424;
	sub.s32 	%r68, %r63, %r67;
	shl.b32 	%r69, %r68, 7;
	shr.s32 	%r70, %r2, 31;
	shr.u32 	%r71, %r70, 27;
	add.s32 	%r72, %r2, %r71;
	and.b32  	%r73, %r72, 1073741792;
	sub.s32 	%r74, %r2, %r73;
	shl.b32 	%r75, %r74, 2;
	add.s32 	%r76, %r75, %r69;
	cvta.to.global.u64 	%rd33, %rd12;
	mul.wide.s32 	%rd34, %r76, 2;
	add.s64 	%rd35, %rd33, %rd34;
	// inline asm
	{  cvt.rn.f16.f32 %rs8, %f20;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs7, %f19;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs6, %f18;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs5, %f17;}

	// inline asm
	st.global.v4.u16 	[%rd35], {%rs5, %rs6, %rs7, %rs8};
	bra.uni 	BB0_19;

BB0_5:
	setp.lt.s32	%p6, %r1, 48;
	@%p6 bra 	BB0_7;
	bra.uni 	BB0_6;

BB0_7:
	setp.gt.s32	%p7, %r2, 31;
	@%p7 bra 	BB0_19;

	shr.s32 	%r33, %r1, 31;
	shr.u32 	%r34, %r33, 29;
	add.s32 	%r35, %r1, %r34;
	and.b32  	%r36, %r35, 33554424;
	sub.s32 	%r37, %r1, %r36;
	shl.b32 	%r38, %r37, 7;
	shl.b32 	%r39, %r2, 2;
	add.s32 	%r40, %r38, %r39;
	cvta.to.global.u64 	%rd24, %rd6;
	mul.wide.s32 	%rd25, %r40, 4;
	add.s64 	%rd26, %rd24, %rd25;
	ld.global.nc.v4.f32 	{%f9, %f10, %f11, %f12}, [%rd26];
	add.s32 	%r41, %r1, -40;
	shr.s32 	%r42, %r41, 31;
	shr.u32 	%r43, %r42, 29;
	add.s32 	%r44, %r41, %r43;
	and.b32  	%r45, %r44, 33554424;
	sub.s32 	%r46, %r41, %r45;
	shl.b32 	%r47, %r46, 7;
	shr.s32 	%r48, %r2, 31;
	shr.u32 	%r49, %r48, 27;
	add.s32 	%r50, %r2, %r49;
	and.b32  	%r51, %r50, 1073741792;
	sub.s32 	%r52, %r2, %r51;
	shl.b32 	%r53, %r52, 2;
	add.s32 	%r54, %r53, %r47;
	cvta.to.global.u64 	%rd27, %rd13;
	mul.wide.s32 	%rd28, %r54, 2;
	add.s64 	%rd29, %rd27, %rd28;
	// inline asm
	{  cvt.rn.f16.f32 %rs4, %f12;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs3, %f11;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs2, %f10;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs1, %f9;}

	// inline asm
	st.global.v4.u16 	[%rd29], {%rs1, %rs2, %rs3, %rs4};
	bra.uni 	BB0_19;

BB0_6:
	mul.hi.s32 	%r3, %r1, 715827883;
	shr.u32 	%r4, %r3, 31;
	add.s32 	%r5, %r3, %r4;
	mul.lo.s32 	%r6, %r5, 6;
	sub.s32 	%r7, %r1, %r6;
	shl.b32 	%r8, %r7, 10;
	shl.b32 	%r9, %r2, 2;
	add.s32 	%r10, %r8, %r9;
	cvta.to.global.u64 	%rd16, %rd7;
	mul.wide.s32 	%rd17, %r10, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.global.nc.v4.u32 	{%r11, %r12, %r13, %r14}, [%rd18];
	add.s32 	%r19, %r1, -48;
	mul.hi.s32 	%r20, %r19, 715827883;
	shr.u32 	%r21, %r20, 31;
	add.s32 	%r22, %r20, %r21;
	mul.lo.s32 	%r23, %r22, 6;
	sub.s32 	%r24, %r19, %r23;
	shl.b32 	%r25, %r24, 10;
	shr.s32 	%r26, %r2, 31;
	shr.u32 	%r27, %r26, 24;
	add.s32 	%r28, %r2, %r27;
	and.b32  	%r29, %r28, 1073741568;
	sub.s32 	%r30, %r2, %r29;
	shl.b32 	%r31, %r30, 2;
	add.s32 	%r32, %r31, %r25;
	cvta.to.global.u64 	%rd19, %rd15;
	mul.wide.s32 	%rd20, %r32, 4;
	add.s64 	%rd21, %rd19, %rd20;
	cvt.rn.f32.s32	%f1, %r14;
	cvt.rn.f32.s32	%f2, %r13;
	cvt.rn.f32.s32	%f3, %r12;
	cvt.rn.f32.s32	%f4, %r11;
	st.global.v4.f32 	[%rd21], {%f4, %f3, %f2, %f1};
	cvta.to.global.u64 	%rd22, %rd14;
	add.s64 	%rd23, %rd22, %rd20;
	st.global.v4.f32 	[%rd23], {%f4, %f3, %f2, %f1};

BB0_19:
	ret;
}


