#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Jul 31 16:31:06 2020
# Process ID: 4188
# Current directory: D:/FPGA/Camera_Demo2/Camera_Demo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12044 D:\FPGA\Camera_Demo2\Camera_Demo\Camera_Demo.xpr
# Log file: D:/FPGA/Camera_Demo2/Camera_Demo/vivado.log
# Journal file: D:/FPGA/Camera_Demo2/Camera_Demo\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/FPGA/Camera_Demo2/Camera_Demo/Camera_Demo.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'E:/FPGA-Demo-Project/Camera_Demo/tcl/Elimate_Constraints_Error.tcl'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/Camera_Demo2/Camera_Demo/IP_Core'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/vivado1/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 996.730 ; gain = 131.191
update_compile_order -fileset sources_1
close [ open D:/FPGA/Camera_Demo2/Camera_Demo/Camera_Demo.srcs/sources_1/new/USER_TOP.v w ]
add_files D:/FPGA/Camera_Demo2/Camera_Demo/Camera_Demo.srcs/sources_1/new/USER_TOP.v
update_compile_order -fileset sources_1
reset_run synth_1
update_compile_order -fileset sources_1
launch_runs impl_1 -jobs 8
[Fri Jul 31 16:40:51 2020] Launched synth_1...
Run output will be captured here: D:/FPGA/Camera_Demo2/Camera_Demo/Camera_Demo.runs/synth_1/runme.log
[Fri Jul 31 16:40:51 2020] Launched impl_1...
Run output will be captured here: D:/FPGA/Camera_Demo2/Camera_Demo/Camera_Demo.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Jul 31 16:42:59 2020] Launched impl_1...
Run output will be captured here: D:/FPGA/Camera_Demo2/Camera_Demo/Camera_Demo.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210251A08870
set_property PROGRAM.FILE {D:/FPGA/Camera_Demo2/Camera_Demo/Camera_Demo.runs/impl_1/Camera_Demo.bit} [get_hw_devices xc7s15_0]
current_hw_device [get_hw_devices xc7s15_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7s15_0] 0]
INFO: [Labtools 27-1435] Device xc7s15 (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property PROGRAM.FILE {D:/FPGA/Camera_Demo2/Camera_Demo/Camera_Demo.runs/impl_1/Camera_Demo.bit} [get_hw_devices xc7s15_0]
program_hw_devices [get_hw_devices xc7s15_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s15_0] 0]
INFO: [Labtools 27-1434] Device xc7s15 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210251A08870
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210251A08870
INFO: [Labtools 27-1434] Device xc7s15 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
reset_run synth_1
launch_runs impl_1 -jobs 8
[Fri Jul 31 16:48:42 2020] Launched synth_1...
Run output will be captured here: D:/FPGA/Camera_Demo2/Camera_Demo/Camera_Demo.runs/synth_1/runme.log
[Fri Jul 31 16:48:42 2020] Launched impl_1...
Run output will be captured here: D:/FPGA/Camera_Demo2/Camera_Demo/Camera_Demo.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Jul 31 16:51:09 2020] Launched impl_1...
Run output will be captured here: D:/FPGA/Camera_Demo2/Camera_Demo/Camera_Demo.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property PROGRAM.FILE {D:/FPGA/Camera_Demo2/Camera_Demo/Camera_Demo.runs/impl_1/Camera_Demo.bit} [get_hw_devices xc7s15_0]
program_hw_devices [get_hw_devices xc7s15_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s15_0] 0]
INFO: [Labtools 27-1434] Device xc7s15 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -jobs 8
[Fri Jul 31 16:53:19 2020] Launched synth_1...
Run output will be captured here: D:/FPGA/Camera_Demo2/Camera_Demo/Camera_Demo.runs/synth_1/runme.log
[Fri Jul 31 16:53:19 2020] Launched impl_1...
Run output will be captured here: D:/FPGA/Camera_Demo2/Camera_Demo/Camera_Demo.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Jul 31 16:55:42 2020] Launched impl_1...
Run output will be captured here: D:/FPGA/Camera_Demo2/Camera_Demo/Camera_Demo.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property PROGRAM.FILE {D:/FPGA/Camera_Demo2/Camera_Demo/Camera_Demo.runs/impl_1/Camera_Demo.bit} [get_hw_devices xc7s15_0]
program_hw_devices [get_hw_devices xc7s15_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s15_0] 0]
INFO: [Labtools 27-1434] Device xc7s15 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -jobs 8
[Fri Jul 31 17:02:01 2020] Launched synth_1...
Run output will be captured here: D:/FPGA/Camera_Demo2/Camera_Demo/Camera_Demo.runs/synth_1/runme.log
[Fri Jul 31 17:02:01 2020] Launched impl_1...
Run output will be captured here: D:/FPGA/Camera_Demo2/Camera_Demo/Camera_Demo.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Jul 31 17:04:22 2020] Launched impl_1...
Run output will be captured here: D:/FPGA/Camera_Demo2/Camera_Demo/Camera_Demo.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property PROGRAM.FILE {D:/FPGA/Camera_Demo2/Camera_Demo/Camera_Demo.runs/impl_1/Camera_Demo.bit} [get_hw_devices xc7s15_0]
program_hw_devices [get_hw_devices xc7s15_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s15_0] 0]
INFO: [Labtools 27-1434] Device xc7s15 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210251A08870
exit
INFO: [Common 17-206] Exiting Vivado at Sat Aug  1 00:08:40 2020...
