/vol/synopsys/fpga/O-2018.09-SP1/bin/m_altera  -prodtype  synplify_premier  -encrypt  -pro  -rundir  /home/dcc3637/Courses/CE_387/assignment4/uvm/sv/rev_1   -part EP4CE115FI29-7    -maxfan 30 -verification_mode 0 -infer_seqShift -pipe -fixgatedclocks 1 -fixgeneratedclocks 1 -syn_altera_model on -mif_files_dirs " " -synthesis_strategy advanced -continue_on_error -validate_mif_files -reporting_ctd 1 -RWCheckOnRam 1 -summaryfile /home/dcc3637/Courses/CE_387/assignment4/uvm/sv/rev_1/synlog/report/sobel_timing.xml -merge_inferred_clocks 0  -map  -licensetype  synplifypremierdp   -autoconstraint  -freq 1.000   -taquery  /home/dcc3637/Courses/CE_387/assignment4/uvm/sv/rev_1/sobel.rpt  -inld  /home/dcc3637/Courses/CE_387/assignment4/uvm/sv/rev_1/sobel.srd  -devicelib  /vol/synopsys/fpga/O-2018.09-SP1/lib/altera/altera.v  -devicelib  /vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/cycloneive.v  -devicelib  /vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v  -devicelib  /vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_lpm.v  -devicelib  /vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_primitives.v  -osyn  /home/dcc3637/Courses/CE_387/assignment4/uvm/sv/rev_1/sobel_ta.srm  -prjdir  /home/dcc3637/Courses/CE_387/assignment4/uvm/sv/  -prjname  proj_1  -log  /home/dcc3637/Courses/CE_387/assignment4/uvm/sv/rev_1/sobel.ta  -sn  2018.09  -jobname  "timing" 
relcom:/vol/synopsys/fpga/O-2018.09-SP1/bin/m_altera -prodtype synplify_premier -encrypt -pro -rundir ../../rev_1 -part EP4CE115FI29-7 -maxfan 30 -verification_mode 0 -infer_seqShift -pipe -fixgatedclocks 1 -fixgeneratedclocks 1 -syn_altera_model on -mif_files_dirs " " -synthesis_strategy advanced -continue_on_error -validate_mif_files -reporting_ctd 1 -RWCheckOnRam 1 -summaryfile ../synlog/report/sobel_timing.xml -merge_inferred_clocks 0 -map -licensetype synplifypremierdp -autoconstraint -freq 1.000 -taquery ../sobel.rpt -inld ../sobel.srd -devicelib /vol/synopsys/fpga/O-2018.09-SP1/lib/altera/altera.v -devicelib /vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/cycloneive.v -devicelib /vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v -devicelib /vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_lpm.v -devicelib /vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_primitives.v -osyn ../sobel_ta.srm -prjdir ../../ -prjname proj_1 -log ../sobel.ta -sn 2018.09 -jobname "timing"
rc:1 success:1 runtime:0
file:../sobel.rpt|io:i|time:1738817503|size:175|exec:0|csum:E1FA23042B9297641EC914D0CF0FE70B
file:../sobel.srd|io:i|time:1738817046|size:77599|exec:0|csum:ADA6875AD1C7A6B0366740F364ECD94E
file:/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/altera.v|io:i|time:1543381811|size:761|exec:0|csum:530DBF8BEE396EFE8B33F0255371F1EA
file:/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/cycloneive.v|io:i|time:1543381840|size:248626|exec:0|csum:B7FC851277DB49C2CA5F418047EB2E4F
file:/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v|io:i|time:1543381839|size:2618882|exec:0|csum:84794777C52804010B1D63698E285DB9
file:/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_lpm.v|io:i|time:1543381839|size:14867|exec:0|csum:01D82E1D5975CD832C9D765243E5182D
file:/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_primitives.v|io:i|time:1543381839|size:35286|exec:0|csum:C0AAD8CA21730C472D624582C058B929
file:../sobel_ta.srm|io:o|time:1738817503|size:107967|exec:0|csum:
file:../sobel.ta|io:o|time:1738817503|size:95422|exec:0|csum:
file:/vol/synopsys/fpga/O-2018.09-SP1/linux_a_64/m_altera|io:i|time:1543382473|size:31613712|exec:1|csum:5FBEB6EEDF3364EAF4B7F14711D19D39
file:/vol/synopsys/fpga/O-2018.09-SP1/bin/m_altera|io:i|time:1543381999|size:347|exec:1|csum:04851DFC0CBB288ED81DA3E420127D0D
