{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus II " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 5.1 Build 176 10/26/2005 SJ Web Edition " "Info: Version 5.1 Build 176 10/26/2005 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 24 22:38:00 2006 " "Info: Processing started: Mon Jul 24 22:38:00 2006" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Ozy_Janus -c Ozy_Janus --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Ozy_Janus -c Ozy_Janus --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "5 " "Warning: Found 5 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_emd:auto_generated\|safe_q\[2\] " "Info: Detected ripple clock \"clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_emd:auto_generated\|safe_q\[2\]\" as buffer" {  } { { "db/cntr_emd.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/cntr_emd.tdf" 85 8 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_emd:auto_generated\|safe_q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_emd:auto_generated\|safe_q\[8\] " "Info: Detected ripple clock \"clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_emd:auto_generated\|safe_q\[8\]\" as buffer" {  } { { "db/cntr_emd.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/cntr_emd.tdf" 85 8 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_emd:auto_generated\|safe_q\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "Tx_read_clock " "Info: Detected ripple clock \"Tx_read_clock\" as buffer" {  } { { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 550 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "Tx_read_clock" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "data_flag " "Info: Detected ripple clock \"data_flag\" as buffer" {  } { { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 260 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "data_flag" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "FX2_SLRD~reg0 " "Info: Detected ripple clock \"FX2_SLRD~reg0\" as buffer" {  } { { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 640 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "FX2_SLRD~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "FX2_CLK register Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_gd41:auto_generated\|rdptr_g\[8\] register Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_gd41:auto_generated\|a_graycounter_p96:rdptr_g1p\|power_modified_counter_values\[10\] 34.696 ns " "Info: Slack time is 34.696 ns for clock \"FX2_CLK\" between source register \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_gd41:auto_generated\|rdptr_g\[8\]\" and destination register \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_gd41:auto_generated\|a_graycounter_p96:rdptr_g1p\|power_modified_counter_values\[10\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "143.47 MHz 6.97 ns " "Info: Fmax is 143.47 MHz (period= 6.97 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "41.402 ns + Largest register register " "Info: + Largest register to register requirement is 41.402 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "41.666 ns + " "Info: + Setup relationship between source and destination is 41.666 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 41.666 ns " "Info: + Latch edge is 41.666 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination FX2_CLK 41.666 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"FX2_CLK\" is 41.666 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source FX2_CLK 41.666 ns 0.000 ns  50 " "Info: Clock period of Source clock \"FX2_CLK\" is 41.666 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Largest " "Info: + Largest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "FX2_CLK destination 5.395 ns + Shortest register " "Info: + Shortest clock path from clock \"FX2_CLK\" to destination register is 5.395 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns FX2_CLK 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "" { FX2_CLK } "NODE_NAME" } "" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 209 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.283 ns FX2_CLK~clkctrl 2 COMB CLKCTRL_G2 65 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.283 ns; Loc. = CLKCTRL_G2; Fanout = 65; COMB Node = 'FX2_CLK~clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "0.143 ns" { FX2_CLK FX2_CLK~clkctrl } "NODE_NAME" } "" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 209 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.812 ns) + CELL(0.970 ns) 3.065 ns Tx_read_clock 3 REG LCFF_X1_Y6_N21 2 " "Info: 3: + IC(0.812 ns) + CELL(0.970 ns) = 3.065 ns; Loc. = LCFF_X1_Y6_N21; Fanout = 2; REG Node = 'Tx_read_clock'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "1.782 ns" { FX2_CLK~clkctrl Tx_read_clock } "NODE_NAME" } "" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 550 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.814 ns) + CELL(0.000 ns) 3.879 ns Tx_read_clock~clkctrl 4 COMB CLKCTRL_G1 151 " "Info: 4: + IC(0.814 ns) + CELL(0.000 ns) = 3.879 ns; Loc. = CLKCTRL_G1; Fanout = 151; COMB Node = 'Tx_read_clock~clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "0.814 ns" { Tx_read_clock Tx_read_clock~clkctrl } "NODE_NAME" } "" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 550 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.850 ns) + CELL(0.666 ns) 5.395 ns Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_gd41:auto_generated\|a_graycounter_p96:rdptr_g1p\|power_modified_counter_values\[10\] 5 REG LCFF_X17_Y12_N31 10 " "Info: 5: + IC(0.850 ns) + CELL(0.666 ns) = 5.395 ns; Loc. = LCFF_X17_Y12_N31; Fanout = 10; REG Node = 'Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_gd41:auto_generated\|a_graycounter_p96:rdptr_g1p\|power_modified_counter_values\[10\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "1.516 ns" { Tx_read_clock~clkctrl Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[10] } "NODE_NAME" } "" } } { "db/a_graycounter_p96.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/a_graycounter_p96.tdf" 96 31 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.776 ns ( 51.46 % ) " "Info: Total cell delay = 2.776 ns ( 51.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.619 ns ( 48.54 % ) " "Info: Total interconnect delay = 2.619 ns ( 48.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "5.395 ns" { FX2_CLK FX2_CLK~clkctrl Tx_read_clock Tx_read_clock~clkctrl Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[10] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "5.395 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl Tx_read_clock Tx_read_clock~clkctrl Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[10] } { 0.000ns 0.000ns 0.143ns 0.812ns 0.814ns 0.850ns } { 0.000ns 1.140ns 0.000ns 0.970ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "FX2_CLK source 5.395 ns - Longest register " "Info: - Longest clock path from clock \"FX2_CLK\" to source register is 5.395 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns FX2_CLK 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "" { FX2_CLK } "NODE_NAME" } "" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 209 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.283 ns FX2_CLK~clkctrl 2 COMB CLKCTRL_G2 65 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.283 ns; Loc. = CLKCTRL_G2; Fanout = 65; COMB Node = 'FX2_CLK~clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "0.143 ns" { FX2_CLK FX2_CLK~clkctrl } "NODE_NAME" } "" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 209 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.812 ns) + CELL(0.970 ns) 3.065 ns Tx_read_clock 3 REG LCFF_X1_Y6_N21 2 " "Info: 3: + IC(0.812 ns) + CELL(0.970 ns) = 3.065 ns; Loc. = LCFF_X1_Y6_N21; Fanout = 2; REG Node = 'Tx_read_clock'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "1.782 ns" { FX2_CLK~clkctrl Tx_read_clock } "NODE_NAME" } "" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 550 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.814 ns) + CELL(0.000 ns) 3.879 ns Tx_read_clock~clkctrl 4 COMB CLKCTRL_G1 151 " "Info: 4: + IC(0.814 ns) + CELL(0.000 ns) = 3.879 ns; Loc. = CLKCTRL_G1; Fanout = 151; COMB Node = 'Tx_read_clock~clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "0.814 ns" { Tx_read_clock Tx_read_clock~clkctrl } "NODE_NAME" } "" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 550 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.850 ns) + CELL(0.666 ns) 5.395 ns Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_gd41:auto_generated\|rdptr_g\[8\] 5 REG LCFF_X17_Y12_N7 2 " "Info: 5: + IC(0.850 ns) + CELL(0.666 ns) = 5.395 ns; Loc. = LCFF_X17_Y12_N7; Fanout = 2; REG Node = 'Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_gd41:auto_generated\|rdptr_g\[8\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "1.516 ns" { Tx_read_clock~clkctrl Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8] } "NODE_NAME" } "" } } { "db/dcfifo_gd41.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/dcfifo_gd41.tdf" 71 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.776 ns ( 51.46 % ) " "Info: Total cell delay = 2.776 ns ( 51.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.619 ns ( 48.54 % ) " "Info: Total interconnect delay = 2.619 ns ( 48.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "5.395 ns" { FX2_CLK FX2_CLK~clkctrl Tx_read_clock Tx_read_clock~clkctrl Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "5.395 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl Tx_read_clock Tx_read_clock~clkctrl Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8] } { 0.000ns 0.000ns 0.143ns 0.812ns 0.814ns 0.850ns } { 0.000ns 1.140ns 0.000ns 0.970ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "5.395 ns" { FX2_CLK FX2_CLK~clkctrl Tx_read_clock Tx_read_clock~clkctrl Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[10] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "5.395 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl Tx_read_clock Tx_read_clock~clkctrl Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[10] } { 0.000ns 0.000ns 0.143ns 0.812ns 0.814ns 0.850ns } { 0.000ns 1.140ns 0.000ns 0.970ns 0.000ns 0.666ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "5.395 ns" { FX2_CLK FX2_CLK~clkctrl Tx_read_clock Tx_read_clock~clkctrl Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "5.395 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl Tx_read_clock Tx_read_clock~clkctrl Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8] } { 0.000ns 0.000ns 0.143ns 0.812ns 0.814ns 0.850ns } { 0.000ns 1.140ns 0.000ns 0.970ns 0.000ns 0.666ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "db/dcfifo_gd41.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/dcfifo_gd41.tdf" 71 9 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns - " "Info: - Micro setup delay of destination is -0.040 ns" {  } { { "db/a_graycounter_p96.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/a_graycounter_p96.tdf" 96 31 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "5.395 ns" { FX2_CLK FX2_CLK~clkctrl Tx_read_clock Tx_read_clock~clkctrl Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[10] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "5.395 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl Tx_read_clock Tx_read_clock~clkctrl Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[10] } { 0.000ns 0.000ns 0.143ns 0.812ns 0.814ns 0.850ns } { 0.000ns 1.140ns 0.000ns 0.970ns 0.000ns 0.666ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "5.395 ns" { FX2_CLK FX2_CLK~clkctrl Tx_read_clock Tx_read_clock~clkctrl Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "5.395 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl Tx_read_clock Tx_read_clock~clkctrl Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8] } { 0.000ns 0.000ns 0.143ns 0.812ns 0.814ns 0.850ns } { 0.000ns 1.140ns 0.000ns 0.970ns 0.000ns 0.666ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.706 ns - Longest register register " "Info: - Longest register to register delay is 6.706 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_gd41:auto_generated\|rdptr_g\[8\] 1 REG LCFF_X17_Y12_N7 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y12_N7; Fanout = 2; REG Node = 'Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_gd41:auto_generated\|rdptr_g\[8\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "" { Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8] } "NODE_NAME" } "" } } { "db/dcfifo_gd41.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/dcfifo_gd41.tdf" 71 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.472 ns) + CELL(0.646 ns) 1.118 ns Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_gd41:auto_generated\|rdempty_eq_comp_aeb_int~78 2 COMB LCCOMB_X17_Y12_N4 1 " "Info: 2: + IC(0.472 ns) + CELL(0.646 ns) = 1.118 ns; Loc. = LCCOMB_X17_Y12_N4; Fanout = 1; COMB Node = 'Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_gd41:auto_generated\|rdempty_eq_comp_aeb_int~78'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "1.118 ns" { Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8] Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdempty_eq_comp_aeb_int~78 } "NODE_NAME" } "" } } { "db/dcfifo_gd41.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/dcfifo_gd41.tdf" 79 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.370 ns) 2.160 ns Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_gd41:auto_generated\|rdempty_eq_comp_aeb_int~81 3 COMB LCCOMB_X18_Y12_N6 1 " "Info: 3: + IC(0.672 ns) + CELL(0.370 ns) = 2.160 ns; Loc. = LCCOMB_X18_Y12_N6; Fanout = 1; COMB Node = 'Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_gd41:auto_generated\|rdempty_eq_comp_aeb_int~81'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "1.042 ns" { Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdempty_eq_comp_aeb_int~78 Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdempty_eq_comp_aeb_int~81 } "NODE_NAME" } "" } } { "db/dcfifo_gd41.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/dcfifo_gd41.tdf" 79 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.394 ns) + CELL(0.651 ns) 3.205 ns Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_gd41:auto_generated\|rdempty_eq_comp_aeb_int~0 4 COMB LCCOMB_X18_Y12_N0 28 " "Info: 4: + IC(0.394 ns) + CELL(0.651 ns) = 3.205 ns; Loc. = LCCOMB_X18_Y12_N0; Fanout = 28; COMB Node = 'Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_gd41:auto_generated\|rdempty_eq_comp_aeb_int~0'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "1.045 ns" { Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdempty_eq_comp_aeb_int~81 Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdempty_eq_comp_aeb_int~0 } "NODE_NAME" } "" } } { "db/dcfifo_gd41.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/dcfifo_gd41.tdf" 79 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.390 ns) + CELL(0.206 ns) 3.801 ns Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_gd41:auto_generated\|rdcnt_addr_ena 5 COMB LCCOMB_X18_Y12_N4 92 " "Info: 5: + IC(0.390 ns) + CELL(0.206 ns) = 3.801 ns; Loc. = LCCOMB_X18_Y12_N4; Fanout = 92; COMB Node = 'Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_gd41:auto_generated\|rdcnt_addr_ena'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "0.596 ns" { Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdempty_eq_comp_aeb_int~0 Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdcnt_addr_ena } "NODE_NAME" } "" } } { "db/dcfifo_gd41.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/dcfifo_gd41.tdf" 89 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.706 ns) + CELL(0.621 ns) 5.128 ns Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_gd41:auto_generated\|a_graycounter_p96:rdptr_g1p\|parity~COUT 6 COMB LCCOMB_X17_Y12_N8 2 " "Info: 6: + IC(0.706 ns) + CELL(0.621 ns) = 5.128 ns; Loc. = LCCOMB_X17_Y12_N8; Fanout = 2; COMB Node = 'Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_gd41:auto_generated\|a_graycounter_p96:rdptr_g1p\|parity~COUT'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "1.327 ns" { Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdcnt_addr_ena Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|parity~COUT } "NODE_NAME" } "" } } { "db/a_graycounter_p96.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/a_graycounter_p96.tdf" 90 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.214 ns Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_gd41:auto_generated\|a_graycounter_p96:rdptr_g1p\|countera0~COUT 7 COMB LCCOMB_X17_Y12_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 5.214 ns; Loc. = LCCOMB_X17_Y12_N10; Fanout = 2; COMB Node = 'Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_gd41:auto_generated\|a_graycounter_p96:rdptr_g1p\|countera0~COUT'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "0.086 ns" { Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|parity~COUT Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera0~COUT } "NODE_NAME" } "" } } { "db/a_graycounter_p96.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/a_graycounter_p96.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.300 ns Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_gd41:auto_generated\|a_graycounter_p96:rdptr_g1p\|countera1~COUT 8 COMB LCCOMB_X17_Y12_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 5.300 ns; Loc. = LCCOMB_X17_Y12_N12; Fanout = 2; COMB Node = 'Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_gd41:auto_generated\|a_graycounter_p96:rdptr_g1p\|countera1~COUT'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "0.086 ns" { Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera0~COUT Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera1~COUT } "NODE_NAME" } "" } } { "db/a_graycounter_p96.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/a_graycounter_p96.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 5.490 ns Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_gd41:auto_generated\|a_graycounter_p96:rdptr_g1p\|countera2~COUT 9 COMB LCCOMB_X17_Y12_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.190 ns) = 5.490 ns; Loc. = LCCOMB_X17_Y12_N14; Fanout = 2; COMB Node = 'Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_gd41:auto_generated\|a_graycounter_p96:rdptr_g1p\|countera2~COUT'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "0.190 ns" { Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera1~COUT Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera2~COUT } "NODE_NAME" } "" } } { "db/a_graycounter_p96.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/a_graycounter_p96.tdf" 45 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.576 ns Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_gd41:auto_generated\|a_graycounter_p96:rdptr_g1p\|countera3~COUT 10 COMB LCCOMB_X17_Y12_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 5.576 ns; Loc. = LCCOMB_X17_Y12_N16; Fanout = 2; COMB Node = 'Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_gd41:auto_generated\|a_graycounter_p96:rdptr_g1p\|countera3~COUT'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "0.086 ns" { Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera2~COUT Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera3~COUT } "NODE_NAME" } "" } } { "db/a_graycounter_p96.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/a_graycounter_p96.tdf" 50 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.662 ns Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_gd41:auto_generated\|a_graycounter_p96:rdptr_g1p\|countera4~COUT 11 COMB LCCOMB_X17_Y12_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 5.662 ns; Loc. = LCCOMB_X17_Y12_N18; Fanout = 2; COMB Node = 'Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_gd41:auto_generated\|a_graycounter_p96:rdptr_g1p\|countera4~COUT'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "0.086 ns" { Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera3~COUT Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera4~COUT } "NODE_NAME" } "" } } { "db/a_graycounter_p96.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/a_graycounter_p96.tdf" 55 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.748 ns Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_gd41:auto_generated\|a_graycounter_p96:rdptr_g1p\|countera5~COUT 12 COMB LCCOMB_X17_Y12_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 5.748 ns; Loc. = LCCOMB_X17_Y12_N20; Fanout = 2; COMB Node = 'Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_gd41:auto_generated\|a_graycounter_p96:rdptr_g1p\|countera5~COUT'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "0.086 ns" { Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera4~COUT Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera5~COUT } "NODE_NAME" } "" } } { "db/a_graycounter_p96.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/a_graycounter_p96.tdf" 60 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.834 ns Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_gd41:auto_generated\|a_graycounter_p96:rdptr_g1p\|countera6~COUT 13 COMB LCCOMB_X17_Y12_N22 2 " "Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 5.834 ns; Loc. = LCCOMB_X17_Y12_N22; Fanout = 2; COMB Node = 'Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_gd41:auto_generated\|a_graycounter_p96:rdptr_g1p\|countera6~COUT'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "0.086 ns" { Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera5~COUT Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera6~COUT } "NODE_NAME" } "" } } { "db/a_graycounter_p96.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/a_graycounter_p96.tdf" 65 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.920 ns Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_gd41:auto_generated\|a_graycounter_p96:rdptr_g1p\|countera7~COUT 14 COMB LCCOMB_X17_Y12_N24 2 " "Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 5.920 ns; Loc. = LCCOMB_X17_Y12_N24; Fanout = 2; COMB Node = 'Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_gd41:auto_generated\|a_graycounter_p96:rdptr_g1p\|countera7~COUT'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "0.086 ns" { Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera6~COUT Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera7~COUT } "NODE_NAME" } "" } } { "db/a_graycounter_p96.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/a_graycounter_p96.tdf" 70 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 6.006 ns Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_gd41:auto_generated\|a_graycounter_p96:rdptr_g1p\|countera8~COUT 15 COMB LCCOMB_X17_Y12_N26 2 " "Info: 15: + IC(0.000 ns) + CELL(0.086 ns) = 6.006 ns; Loc. = LCCOMB_X17_Y12_N26; Fanout = 2; COMB Node = 'Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_gd41:auto_generated\|a_graycounter_p96:rdptr_g1p\|countera8~COUT'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "0.086 ns" { Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera7~COUT Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera8~COUT } "NODE_NAME" } "" } } { "db/a_graycounter_p96.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/a_graycounter_p96.tdf" 75 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 6.092 ns Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_gd41:auto_generated\|a_graycounter_p96:rdptr_g1p\|countera9~COUT 16 COMB LCCOMB_X17_Y12_N28 1 " "Info: 16: + IC(0.000 ns) + CELL(0.086 ns) = 6.092 ns; Loc. = LCCOMB_X17_Y12_N28; Fanout = 1; COMB Node = 'Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_gd41:auto_generated\|a_graycounter_p96:rdptr_g1p\|countera9~COUT'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "0.086 ns" { Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera8~COUT Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera9~COUT } "NODE_NAME" } "" } } { "db/a_graycounter_p96.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/a_graycounter_p96.tdf" 80 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 6.598 ns Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_gd41:auto_generated\|a_graycounter_p96:rdptr_g1p\|countera10 17 COMB LCCOMB_X17_Y12_N30 1 " "Info: 17: + IC(0.000 ns) + CELL(0.506 ns) = 6.598 ns; Loc. = LCCOMB_X17_Y12_N30; Fanout = 1; COMB Node = 'Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_gd41:auto_generated\|a_graycounter_p96:rdptr_g1p\|countera10'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "0.506 ns" { Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera9~COUT Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera10 } "NODE_NAME" } "" } } { "db/a_graycounter_p96.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/a_graycounter_p96.tdf" 85 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 6.706 ns Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_gd41:auto_generated\|a_graycounter_p96:rdptr_g1p\|power_modified_counter_values\[10\] 18 REG LCFF_X17_Y12_N31 10 " "Info: 18: + IC(0.000 ns) + CELL(0.108 ns) = 6.706 ns; Loc. = LCFF_X17_Y12_N31; Fanout = 10; REG Node = 'Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_gd41:auto_generated\|a_graycounter_p96:rdptr_g1p\|power_modified_counter_values\[10\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "0.108 ns" { Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera10 Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[10] } "NODE_NAME" } "" } } { "db/a_graycounter_p96.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/a_graycounter_p96.tdf" 96 31 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.072 ns ( 60.72 % ) " "Info: Total cell delay = 4.072 ns ( 60.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.634 ns ( 39.28 % ) " "Info: Total interconnect delay = 2.634 ns ( 39.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "6.706 ns" { Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8] Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdempty_eq_comp_aeb_int~78 Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdempty_eq_comp_aeb_int~81 Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdempty_eq_comp_aeb_int~0 Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdcnt_addr_ena Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|parity~COUT Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera0~COUT Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera1~COUT Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera2~COUT Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera3~COUT Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera4~COUT Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera5~COUT Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera6~COUT Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera7~COUT Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera8~COUT Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera9~COUT Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera10 Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[10] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "6.706 ns" { Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8] Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdempty_eq_comp_aeb_int~78 Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdempty_eq_comp_aeb_int~81 Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdempty_eq_comp_aeb_int~0 Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdcnt_addr_ena Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|parity~COUT Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera0~COUT Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera1~COUT Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera2~COUT Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera3~COUT Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera4~COUT Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera5~COUT Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera6~COUT Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera7~COUT Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera8~COUT Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera9~COUT Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera10 Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[10] } { 0.000ns 0.472ns 0.672ns 0.394ns 0.390ns 0.706ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.646ns 0.370ns 0.651ns 0.206ns 0.621ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.108ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "5.395 ns" { FX2_CLK FX2_CLK~clkctrl Tx_read_clock Tx_read_clock~clkctrl Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[10] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "5.395 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl Tx_read_clock Tx_read_clock~clkctrl Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[10] } { 0.000ns 0.000ns 0.143ns 0.812ns 0.814ns 0.850ns } { 0.000ns 1.140ns 0.000ns 0.970ns 0.000ns 0.666ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "5.395 ns" { FX2_CLK FX2_CLK~clkctrl Tx_read_clock Tx_read_clock~clkctrl Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "5.395 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl Tx_read_clock Tx_read_clock~clkctrl Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8] } { 0.000ns 0.000ns 0.143ns 0.812ns 0.814ns 0.850ns } { 0.000ns 1.140ns 0.000ns 0.970ns 0.000ns 0.666ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "6.706 ns" { Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8] Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdempty_eq_comp_aeb_int~78 Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdempty_eq_comp_aeb_int~81 Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdempty_eq_comp_aeb_int~0 Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdcnt_addr_ena Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|parity~COUT Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera0~COUT Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera1~COUT Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera2~COUT Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera3~COUT Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera4~COUT Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera5~COUT Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera6~COUT Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera7~COUT Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera8~COUT Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera9~COUT Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera10 Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[10] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "6.706 ns" { Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8] Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdempty_eq_comp_aeb_int~78 Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdempty_eq_comp_aeb_int~81 Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdempty_eq_comp_aeb_int~0 Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdcnt_addr_ena Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|parity~COUT Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera0~COUT Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera1~COUT Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera2~COUT Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera3~COUT Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera4~COUT Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera5~COUT Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera6~COUT Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera7~COUT Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera8~COUT Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera9~COUT Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera10 Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[10] } { 0.000ns 0.472ns 0.672ns 0.394ns 0.390ns 0.706ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.646ns 0.370ns 0.651ns 0.206ns 0.621ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.108ns } } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "BCLK memory Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_ts51:auto_generated\|altsyncram_2kp:fifo_ram\|altsyncram_8p41:altsyncram3\|q_a\[9\] register sync_count\[8\] 33.425 ns " "Info: Slack time is 33.425 ns for clock \"BCLK\" between source memory \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_ts51:auto_generated\|altsyncram_2kp:fifo_ram\|altsyncram_8p41:altsyncram3\|q_a\[9\]\" and destination register \"sync_count\[8\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "68.82 MHz 14.53 ns " "Info: Fmax is 68.82 MHz (period= 14.53 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "39.955 ns + Largest memory register " "Info: + Largest memory to register requirement is 39.955 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "40.690 ns + " "Info: + Setup relationship between source and destination is 40.690 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 40.690 ns " "Info: + Latch edge is 40.690 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination BCLK 81.380 ns 40.690 ns inverted 50 " "Info: Clock period of Destination clock \"BCLK\" is 81.380 ns with inverted offset of 40.690 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source BCLK 81.380 ns 0.000 ns  50 " "Info: Clock period of Source clock \"BCLK\" is 81.380 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.515 ns + Largest " "Info: + Largest clock skew is -0.515 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "BCLK destination 3.569 ns + Shortest register " "Info: + Shortest clock path from clock \"BCLK\" to destination register is 3.569 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 0.975 ns BCLK 1 CLK PIN_127 488 " "Info: 1: + IC(0.000 ns) + CELL(0.975 ns) = 0.975 ns; Loc. = PIN_127; Fanout = 488; CLK Node = 'BCLK'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "" { BCLK } "NODE_NAME" } "" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 210 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.928 ns) + CELL(0.666 ns) 3.569 ns sync_count\[8\] 2 REG LCFF_X19_Y6_N19 3 " "Info: 2: + IC(1.928 ns) + CELL(0.666 ns) = 3.569 ns; Loc. = LCFF_X19_Y6_N19; Fanout = 3; REG Node = 'sync_count\[8\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "2.594 ns" { BCLK sync_count[8] } "NODE_NAME" } "" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 849 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.641 ns ( 45.98 % ) " "Info: Total cell delay = 1.641 ns ( 45.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.928 ns ( 54.02 % ) " "Info: Total interconnect delay = 1.928 ns ( 54.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "3.569 ns" { BCLK sync_count[8] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "3.569 ns" { BCLK BCLK~combout sync_count[8] } { 0.000ns 0.000ns 1.928ns } { 0.000ns 0.975ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "BCLK source 4.084 ns - Longest memory " "Info: - Longest clock path from clock \"BCLK\" to source memory is 4.084 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 0.975 ns BCLK 1 CLK PIN_127 488 " "Info: 1: + IC(0.000 ns) + CELL(0.975 ns) = 0.975 ns; Loc. = PIN_127; Fanout = 488; CLK Node = 'BCLK'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "" { BCLK } "NODE_NAME" } "" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 210 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.294 ns) + CELL(0.815 ns) 4.084 ns Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_ts51:auto_generated\|altsyncram_2kp:fifo_ram\|altsyncram_8p41:altsyncram3\|q_a\[9\] 2 MEM M4K_X23_Y9 6 " "Info: 2: + IC(2.294 ns) + CELL(0.815 ns) = 4.084 ns; Loc. = M4K_X23_Y9; Fanout = 6; MEM Node = 'Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_ts51:auto_generated\|altsyncram_2kp:fifo_ram\|altsyncram_8p41:altsyncram3\|q_a\[9\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "3.109 ns" { BCLK Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[9] } "NODE_NAME" } "" } } { "db/altsyncram_8p41.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/altsyncram_8p41.tdf" 46 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.790 ns ( 43.83 % ) " "Info: Total cell delay = 1.790 ns ( 43.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.294 ns ( 56.17 % ) " "Info: Total interconnect delay = 2.294 ns ( 56.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "4.084 ns" { BCLK Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[9] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "4.084 ns" { BCLK BCLK~combout Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[9] } { 0.000ns 0.000ns 2.294ns } { 0.000ns 0.975ns 0.815ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "3.569 ns" { BCLK sync_count[8] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "3.569 ns" { BCLK BCLK~combout sync_count[8] } { 0.000ns 0.000ns 1.928ns } { 0.000ns 0.975ns 0.666ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "4.084 ns" { BCLK Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[9] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "4.084 ns" { BCLK BCLK~combout Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[9] } { 0.000ns 0.000ns 2.294ns } { 0.000ns 0.975ns 0.815ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.260 ns - " "Info: - Micro clock to output delay of source is 0.260 ns" {  } { { "db/altsyncram_8p41.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/altsyncram_8p41.tdf" 46 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns - " "Info: - Micro setup delay of destination is -0.040 ns" {  } { { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 849 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "3.569 ns" { BCLK sync_count[8] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "3.569 ns" { BCLK BCLK~combout sync_count[8] } { 0.000ns 0.000ns 1.928ns } { 0.000ns 0.975ns 0.666ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "4.084 ns" { BCLK Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[9] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "4.084 ns" { BCLK BCLK~combout Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[9] } { 0.000ns 0.000ns 2.294ns } { 0.000ns 0.975ns 0.815ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.530 ns - Longest memory register " "Info: - Longest memory to register delay is 6.530 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.109 ns) 0.109 ns Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_ts51:auto_generated\|altsyncram_2kp:fifo_ram\|altsyncram_8p41:altsyncram3\|q_a\[9\] 1 MEM M4K_X23_Y9 6 " "Info: 1: + IC(0.000 ns) + CELL(0.109 ns) = 0.109 ns; Loc. = M4K_X23_Y9; Fanout = 6; MEM Node = 'Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_ts51:auto_generated\|altsyncram_2kp:fifo_ram\|altsyncram_8p41:altsyncram3\|q_a\[9\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[9] } "NODE_NAME" } "" } } { "db/altsyncram_8p41.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/altsyncram_8p41.tdf" 46 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.437 ns) + CELL(0.589 ns) 2.135 ns rtl~357 2 COMB LCCOMB_X18_Y6_N18 1 " "Info: 2: + IC(1.437 ns) + CELL(0.589 ns) = 2.135 ns; Loc. = LCCOMB_X18_Y6_N18; Fanout = 1; COMB Node = 'rtl~357'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "2.026 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[9] rtl~357 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.589 ns) 3.109 ns rtl~358 3 COMB LCCOMB_X18_Y6_N2 7 " "Info: 3: + IC(0.385 ns) + CELL(0.589 ns) = 3.109 ns; Loc. = LCCOMB_X18_Y6_N2; Fanout = 7; COMB Node = 'rtl~358'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "0.974 ns" { rtl~357 rtl~358 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.723 ns) + CELL(0.651 ns) 4.483 ns Select~5657 4 COMB LCCOMB_X19_Y6_N24 2 " "Info: 4: + IC(0.723 ns) + CELL(0.651 ns) = 4.483 ns; Loc. = LCCOMB_X19_Y6_N24; Fanout = 2; COMB Node = 'Select~5657'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "1.374 ns" { rtl~358 Select~5657 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.655 ns) + CELL(0.206 ns) 5.344 ns sync_count\[8\]~262 5 COMB LCCOMB_X19_Y6_N28 9 " "Info: 5: + IC(0.655 ns) + CELL(0.206 ns) = 5.344 ns; Loc. = LCCOMB_X19_Y6_N28; Fanout = 9; COMB Node = 'sync_count\[8\]~262'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "0.861 ns" { Select~5657 sync_count[8]~262 } "NODE_NAME" } "" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 849 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.855 ns) 6.530 ns sync_count\[8\] 6 REG LCFF_X19_Y6_N19 3 " "Info: 6: + IC(0.331 ns) + CELL(0.855 ns) = 6.530 ns; Loc. = LCFF_X19_Y6_N19; Fanout = 3; REG Node = 'sync_count\[8\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "1.186 ns" { sync_count[8]~262 sync_count[8] } "NODE_NAME" } "" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 849 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.999 ns ( 45.93 % ) " "Info: Total cell delay = 2.999 ns ( 45.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.531 ns ( 54.07 % ) " "Info: Total interconnect delay = 3.531 ns ( 54.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "6.530 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[9] rtl~357 rtl~358 Select~5657 sync_count[8]~262 sync_count[8] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "6.530 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[9] rtl~357 rtl~358 Select~5657 sync_count[8]~262 sync_count[8] } { 0.000ns 1.437ns 0.385ns 0.723ns 0.655ns 0.331ns } { 0.109ns 0.589ns 0.589ns 0.651ns 0.206ns 0.855ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "3.569 ns" { BCLK sync_count[8] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "3.569 ns" { BCLK BCLK~combout sync_count[8] } { 0.000ns 0.000ns 1.928ns } { 0.000ns 0.975ns 0.666ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "4.084 ns" { BCLK Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[9] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "4.084 ns" { BCLK BCLK~combout Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[9] } { 0.000ns 0.000ns 2.294ns } { 0.000ns 0.975ns 0.815ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "6.530 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[9] rtl~357 rtl~358 Select~5657 sync_count[8]~262 sync_count[8] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "6.530 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[9] rtl~357 rtl~358 Select~5657 sync_count[8]~262 sync_count[8] } { 0.000ns 1.437ns 0.385ns 0.723ns 0.655ns 0.331ns } { 0.109ns 0.589ns 0.589ns 0.651ns 0.206ns 0.855ns } } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "CLK_24MHZ register clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_emd:auto_generated\|safe_q\[8\] register I2SAudioOut:I2SAO\|local_left_sample\[14\] 20.673 ns " "Info: Slack time is 20.673 ns for clock \"CLK_24MHZ\" between source register \"clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_emd:auto_generated\|safe_q\[8\]\" and destination register \"I2SAudioOut:I2SAO\|local_left_sample\[14\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "23.695 ns + Largest register register " "Info: + Largest register to register requirement is 23.695 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "20.345 ns + " "Info: + Setup relationship between source and destination is 20.345 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 20.345 ns " "Info: + Latch edge is 20.345 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLK_24MHZ 40.690 ns 20.345 ns inverted 50 " "Info: Clock period of Destination clock \"CLK_24MHZ\" is 40.690 ns with inverted offset of 20.345 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLK_24MHZ 40.690 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLK_24MHZ\" is 40.690 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.614 ns + Largest " "Info: + Largest clock skew is 3.614 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_24MHZ destination 11.760 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK_24MHZ\" to destination register is 11.760 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 0.975 ns CLK_24MHZ 1 CLK PIN_120 76 " "Info: 1: + IC(0.000 ns) + CELL(0.975 ns) = 0.975 ns; Loc. = PIN_120; Fanout = 76; CLK Node = 'CLK_24MHZ'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "" { CLK_24MHZ } "NODE_NAME" } "" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 208 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.505 ns) + CELL(0.970 ns) 8.450 ns clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_emd:auto_generated\|safe_q\[2\] 2 REG LCFF_X13_Y7_N11 5 " "Info: 2: + IC(6.505 ns) + CELL(0.970 ns) = 8.450 ns; Loc. = LCFF_X13_Y7_N11; Fanout = 5; REG Node = 'clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_emd:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "7.475 ns" { CLK_24MHZ clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2] } "NODE_NAME" } "" } } { "db/cntr_emd.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/cntr_emd.tdf" 85 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.811 ns) + CELL(0.000 ns) 10.261 ns clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_emd:auto_generated\|safe_q\[2\]~clkctrl 3 COMB CLKCTRL_G7 79 " "Info: 3: + IC(1.811 ns) + CELL(0.000 ns) = 10.261 ns; Loc. = CLKCTRL_G7; Fanout = 79; COMB Node = 'clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_emd:auto_generated\|safe_q\[2\]~clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "1.811 ns" { clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]~clkctrl } "NODE_NAME" } "" } } { "db/cntr_emd.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/cntr_emd.tdf" 85 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.833 ns) + CELL(0.666 ns) 11.760 ns I2SAudioOut:I2SAO\|local_left_sample\[14\] 4 REG LCFF_X13_Y8_N5 1 " "Info: 4: + IC(0.833 ns) + CELL(0.666 ns) = 11.760 ns; Loc. = LCFF_X13_Y8_N5; Fanout = 1; REG Node = 'I2SAudioOut:I2SAO\|local_left_sample\[14\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "1.499 ns" { clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]~clkctrl I2SAudioOut:I2SAO|local_left_sample[14] } "NODE_NAME" } "" } } { "DigAudioOut48k16bI2S.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/DigAudioOut48k16bI2S.v" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.611 ns ( 22.20 % ) " "Info: Total cell delay = 2.611 ns ( 22.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.149 ns ( 77.80 % ) " "Info: Total interconnect delay = 9.149 ns ( 77.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "11.760 ns" { CLK_24MHZ clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]~clkctrl I2SAudioOut:I2SAO|local_left_sample[14] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "11.760 ns" { CLK_24MHZ CLK_24MHZ~combout clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]~clkctrl I2SAudioOut:I2SAO|local_left_sample[14] } { 0.000ns 0.000ns 6.505ns 1.811ns 0.833ns } { 0.000ns 0.975ns 0.970ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_24MHZ source 8.146 ns - Longest register " "Info: - Longest clock path from clock \"CLK_24MHZ\" to source register is 8.146 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 0.975 ns CLK_24MHZ 1 CLK PIN_120 76 " "Info: 1: + IC(0.000 ns) + CELL(0.975 ns) = 0.975 ns; Loc. = PIN_120; Fanout = 76; CLK Node = 'CLK_24MHZ'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "" { CLK_24MHZ } "NODE_NAME" } "" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 208 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.505 ns) + CELL(0.666 ns) 8.146 ns clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_emd:auto_generated\|safe_q\[8\] 2 REG LCFF_X13_Y7_N23 19 " "Info: 2: + IC(6.505 ns) + CELL(0.666 ns) = 8.146 ns; Loc. = LCFF_X13_Y7_N23; Fanout = 19; REG Node = 'clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_emd:auto_generated\|safe_q\[8\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "7.171 ns" { CLK_24MHZ clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] } "NODE_NAME" } "" } } { "db/cntr_emd.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/cntr_emd.tdf" 85 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.641 ns ( 20.14 % ) " "Info: Total cell delay = 1.641 ns ( 20.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.505 ns ( 79.86 % ) " "Info: Total interconnect delay = 6.505 ns ( 79.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "8.146 ns" { CLK_24MHZ clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "8.146 ns" { CLK_24MHZ CLK_24MHZ~combout clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] } { 0.000ns 0.000ns 6.505ns } { 0.000ns 0.975ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "11.760 ns" { CLK_24MHZ clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]~clkctrl I2SAudioOut:I2SAO|local_left_sample[14] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "11.760 ns" { CLK_24MHZ CLK_24MHZ~combout clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]~clkctrl I2SAudioOut:I2SAO|local_left_sample[14] } { 0.000ns 0.000ns 6.505ns 1.811ns 0.833ns } { 0.000ns 0.975ns 0.970ns 0.000ns 0.666ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "8.146 ns" { CLK_24MHZ clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "8.146 ns" { CLK_24MHZ CLK_24MHZ~combout clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] } { 0.000ns 0.000ns 6.505ns } { 0.000ns 0.975ns 0.666ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "db/cntr_emd.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/cntr_emd.tdf" 85 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns - " "Info: - Micro setup delay of destination is -0.040 ns" {  } { { "DigAudioOut48k16bI2S.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/DigAudioOut48k16bI2S.v" 60 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "11.760 ns" { CLK_24MHZ clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]~clkctrl I2SAudioOut:I2SAO|local_left_sample[14] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "11.760 ns" { CLK_24MHZ CLK_24MHZ~combout clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]~clkctrl I2SAudioOut:I2SAO|local_left_sample[14] } { 0.000ns 0.000ns 6.505ns 1.811ns 0.833ns } { 0.000ns 0.975ns 0.970ns 0.000ns 0.666ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "8.146 ns" { CLK_24MHZ clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "8.146 ns" { CLK_24MHZ CLK_24MHZ~combout clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] } { 0.000ns 0.000ns 6.505ns } { 0.000ns 0.975ns 0.666ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.022 ns - Longest register register " "Info: - Longest register to register delay is 3.022 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_emd:auto_generated\|safe_q\[8\] 1 REG LCFF_X13_Y7_N23 19 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y7_N23; Fanout = 19; REG Node = 'clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_emd:auto_generated\|safe_q\[8\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "" { clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] } "NODE_NAME" } "" } } { "db/cntr_emd.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/cntr_emd.tdf" 85 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.469 ns) + CELL(0.624 ns) 1.093 ns I2SAudioOut:I2SAO\|local_left_sample\[15\]~0 2 COMB LCCOMB_X13_Y7_N0 32 " "Info: 2: + IC(0.469 ns) + CELL(0.624 ns) = 1.093 ns; Loc. = LCCOMB_X13_Y7_N0; Fanout = 32; COMB Node = 'I2SAudioOut:I2SAO\|local_left_sample\[15\]~0'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "1.093 ns" { clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] I2SAudioOut:I2SAO|local_left_sample[15]~0 } "NODE_NAME" } "" } } { "DigAudioOut48k16bI2S.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/DigAudioOut48k16bI2S.v" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.074 ns) + CELL(0.855 ns) 3.022 ns I2SAudioOut:I2SAO\|local_left_sample\[14\] 3 REG LCFF_X13_Y8_N5 1 " "Info: 3: + IC(1.074 ns) + CELL(0.855 ns) = 3.022 ns; Loc. = LCFF_X13_Y8_N5; Fanout = 1; REG Node = 'I2SAudioOut:I2SAO\|local_left_sample\[14\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "1.929 ns" { I2SAudioOut:I2SAO|local_left_sample[15]~0 I2SAudioOut:I2SAO|local_left_sample[14] } "NODE_NAME" } "" } } { "DigAudioOut48k16bI2S.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/DigAudioOut48k16bI2S.v" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.479 ns ( 48.94 % ) " "Info: Total cell delay = 1.479 ns ( 48.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.543 ns ( 51.06 % ) " "Info: Total interconnect delay = 1.543 ns ( 51.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "3.022 ns" { clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] I2SAudioOut:I2SAO|local_left_sample[15]~0 I2SAudioOut:I2SAO|local_left_sample[14] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "3.022 ns" { clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] I2SAudioOut:I2SAO|local_left_sample[15]~0 I2SAudioOut:I2SAO|local_left_sample[14] } { 0.000ns 0.469ns 1.074ns } { 0.000ns 0.624ns 0.855ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "11.760 ns" { CLK_24MHZ clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]~clkctrl I2SAudioOut:I2SAO|local_left_sample[14] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "11.760 ns" { CLK_24MHZ CLK_24MHZ~combout clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]~clkctrl I2SAudioOut:I2SAO|local_left_sample[14] } { 0.000ns 0.000ns 6.505ns 1.811ns 0.833ns } { 0.000ns 0.975ns 0.970ns 0.000ns 0.666ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "8.146 ns" { CLK_24MHZ clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "8.146 ns" { CLK_24MHZ CLK_24MHZ~combout clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] } { 0.000ns 0.000ns 6.505ns } { 0.000ns 0.975ns 0.666ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "3.022 ns" { clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] I2SAudioOut:I2SAO|local_left_sample[15]~0 I2SAudioOut:I2SAO|local_left_sample[14] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "3.022 ns" { clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] I2SAudioOut:I2SAO|local_left_sample[15]~0 I2SAudioOut:I2SAO|local_left_sample[14] } { 0.000ns 0.469ns 1.074ns } { 0.000ns 0.624ns 0.855ns } } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CBCLK " "Info: No valid register-to-register data paths exist for clock \"CBCLK\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "FX2_CLK register Rx_register\[13\] memory Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_ts51:auto_generated\|altsyncram_2kp:fifo_ram\|altsyncram_8p41:altsyncram3\|ram_block4a13~portb_datain_reg0 722 ps " "Info: Minimum slack time is 722 ps for clock \"FX2_CLK\" between source register \"Rx_register\[13\]\" and destination memory \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_ts51:auto_generated\|altsyncram_2kp:fifo_ram\|altsyncram_8p41:altsyncram3\|ram_block4a13~portb_datain_reg0\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.421 ns + Shortest register memory " "Info: + Shortest register to memory delay is 3.421 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Rx_register\[13\] 1 REG LCFF_X6_Y6_N25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X6_Y6_N25; Fanout = 1; REG Node = 'Rx_register\[13\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "" { Rx_register[13] } "NODE_NAME" } "" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 640 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.291 ns) + CELL(0.130 ns) 3.421 ns Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_ts51:auto_generated\|altsyncram_2kp:fifo_ram\|altsyncram_8p41:altsyncram3\|ram_block4a13~portb_datain_reg0 2 MEM M4K_X11_Y6 1 " "Info: 2: + IC(3.291 ns) + CELL(0.130 ns) = 3.421 ns; Loc. = M4K_X11_Y6; Fanout = 1; MEM Node = 'Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_ts51:auto_generated\|altsyncram_2kp:fifo_ram\|altsyncram_8p41:altsyncram3\|ram_block4a13~portb_datain_reg0'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "3.421 ns" { Rx_register[13] Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a13~portb_datain_reg0 } "NODE_NAME" } "" } } { "db/altsyncram_8p41.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/altsyncram_8p41.tdf" 455 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.130 ns ( 3.80 % ) " "Info: Total cell delay = 0.130 ns ( 3.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.291 ns ( 96.20 % ) " "Info: Total interconnect delay = 3.291 ns ( 96.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "3.421 ns" { Rx_register[13] Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a13~portb_datain_reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "3.421 ns" { Rx_register[13] Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a13~portb_datain_reg0 } { 0.000ns 3.291ns } { 0.000ns 0.130ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "2.699 ns - Smallest register memory " "Info: - Smallest register to memory requirement is 2.699 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination FX2_CLK 41.666 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"FX2_CLK\" is 41.666 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source FX2_CLK 41.666 ns 0.000 ns  50 " "Info: Clock period of Source clock \"FX2_CLK\" is 41.666 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.736 ns + Smallest " "Info: + Smallest clock skew is 2.736 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "FX2_CLK destination 5.498 ns + Longest memory " "Info: + Longest clock path from clock \"FX2_CLK\" to destination memory is 5.498 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns FX2_CLK 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "" { FX2_CLK } "NODE_NAME" } "" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 209 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.283 ns FX2_CLK~clkctrl 2 COMB CLKCTRL_G2 65 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.283 ns; Loc. = CLKCTRL_G2; Fanout = 65; COMB Node = 'FX2_CLK~clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "0.143 ns" { FX2_CLK FX2_CLK~clkctrl } "NODE_NAME" } "" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 209 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.812 ns) + CELL(0.970 ns) 3.065 ns FX2_SLRD~reg0 3 REG LCFF_X1_Y6_N29 3 " "Info: 3: + IC(0.812 ns) + CELL(0.970 ns) = 3.065 ns; Loc. = LCFF_X1_Y6_N29; Fanout = 3; REG Node = 'FX2_SLRD~reg0'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "1.782 ns" { FX2_CLK~clkctrl FX2_SLRD~reg0 } "NODE_NAME" } "" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 640 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.825 ns) + CELL(0.000 ns) 3.890 ns FX2_SLRD~reg0clkctrl 4 COMB CLKCTRL_G0 312 " "Info: 4: + IC(0.825 ns) + CELL(0.000 ns) = 3.890 ns; Loc. = CLKCTRL_G0; Fanout = 312; COMB Node = 'FX2_SLRD~reg0clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "0.825 ns" { FX2_SLRD~reg0 FX2_SLRD~reg0clkctrl } "NODE_NAME" } "" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 216 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.750 ns) + CELL(0.858 ns) 5.498 ns Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_ts51:auto_generated\|altsyncram_2kp:fifo_ram\|altsyncram_8p41:altsyncram3\|ram_block4a13~portb_datain_reg0 5 MEM M4K_X11_Y6 1 " "Info: 5: + IC(0.750 ns) + CELL(0.858 ns) = 5.498 ns; Loc. = M4K_X11_Y6; Fanout = 1; MEM Node = 'Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_ts51:auto_generated\|altsyncram_2kp:fifo_ram\|altsyncram_8p41:altsyncram3\|ram_block4a13~portb_datain_reg0'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "1.608 ns" { FX2_SLRD~reg0clkctrl Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a13~portb_datain_reg0 } "NODE_NAME" } "" } } { "db/altsyncram_8p41.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/altsyncram_8p41.tdf" 455 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.968 ns ( 53.98 % ) " "Info: Total cell delay = 2.968 ns ( 53.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.530 ns ( 46.02 % ) " "Info: Total interconnect delay = 2.530 ns ( 46.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "5.498 ns" { FX2_CLK FX2_CLK~clkctrl FX2_SLRD~reg0 FX2_SLRD~reg0clkctrl Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a13~portb_datain_reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "5.498 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl FX2_SLRD~reg0 FX2_SLRD~reg0clkctrl Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a13~portb_datain_reg0 } { 0.000ns 0.000ns 0.143ns 0.812ns 0.825ns 0.750ns } { 0.000ns 1.140ns 0.000ns 0.970ns 0.000ns 0.858ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "FX2_CLK source 2.762 ns - Shortest register " "Info: - Shortest clock path from clock \"FX2_CLK\" to source register is 2.762 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns FX2_CLK 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "" { FX2_CLK } "NODE_NAME" } "" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 209 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.283 ns FX2_CLK~clkctrl 2 COMB CLKCTRL_G2 65 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.283 ns; Loc. = CLKCTRL_G2; Fanout = 65; COMB Node = 'FX2_CLK~clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "0.143 ns" { FX2_CLK FX2_CLK~clkctrl } "NODE_NAME" } "" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 209 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.813 ns) + CELL(0.666 ns) 2.762 ns Rx_register\[13\] 3 REG LCFF_X6_Y6_N25 1 " "Info: 3: + IC(0.813 ns) + CELL(0.666 ns) = 2.762 ns; Loc. = LCFF_X6_Y6_N25; Fanout = 1; REG Node = 'Rx_register\[13\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "1.479 ns" { FX2_CLK~clkctrl Rx_register[13] } "NODE_NAME" } "" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 640 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 65.39 % ) " "Info: Total cell delay = 1.806 ns ( 65.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.956 ns ( 34.61 % ) " "Info: Total interconnect delay = 0.956 ns ( 34.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "2.762 ns" { FX2_CLK FX2_CLK~clkctrl Rx_register[13] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.762 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl Rx_register[13] } { 0.000ns 0.000ns 0.143ns 0.813ns } { 0.000ns 1.140ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "5.498 ns" { FX2_CLK FX2_CLK~clkctrl FX2_SLRD~reg0 FX2_SLRD~reg0clkctrl Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a13~portb_datain_reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "5.498 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl FX2_SLRD~reg0 FX2_SLRD~reg0clkctrl Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a13~portb_datain_reg0 } { 0.000ns 0.000ns 0.143ns 0.812ns 0.825ns 0.750ns } { 0.000ns 1.140ns 0.000ns 0.970ns 0.000ns 0.858ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "2.762 ns" { FX2_CLK FX2_CLK~clkctrl Rx_register[13] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.762 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl Rx_register[13] } { 0.000ns 0.000ns 0.143ns 0.813ns } { 0.000ns 1.140ns 0.000ns 0.666ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 640 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.267 ns + " "Info: + Micro hold delay of destination is 0.267 ns" {  } { { "db/altsyncram_8p41.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/altsyncram_8p41.tdf" 455 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "5.498 ns" { FX2_CLK FX2_CLK~clkctrl FX2_SLRD~reg0 FX2_SLRD~reg0clkctrl Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a13~portb_datain_reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "5.498 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl FX2_SLRD~reg0 FX2_SLRD~reg0clkctrl Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a13~portb_datain_reg0 } { 0.000ns 0.000ns 0.143ns 0.812ns 0.825ns 0.750ns } { 0.000ns 1.140ns 0.000ns 0.970ns 0.000ns 0.858ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "2.762 ns" { FX2_CLK FX2_CLK~clkctrl Rx_register[13] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.762 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl Rx_register[13] } { 0.000ns 0.000ns 0.143ns 0.813ns } { 0.000ns 1.140ns 0.000ns 0.666ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "3.421 ns" { Rx_register[13] Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a13~portb_datain_reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "3.421 ns" { Rx_register[13] Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a13~portb_datain_reg0 } { 0.000ns 3.291ns } { 0.000ns 0.130ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "5.498 ns" { FX2_CLK FX2_CLK~clkctrl FX2_SLRD~reg0 FX2_SLRD~reg0clkctrl Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a13~portb_datain_reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "5.498 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl FX2_SLRD~reg0 FX2_SLRD~reg0clkctrl Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a13~portb_datain_reg0 } { 0.000ns 0.000ns 0.143ns 0.812ns 0.825ns 0.750ns } { 0.000ns 1.140ns 0.000ns 0.970ns 0.000ns 0.858ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "2.762 ns" { FX2_CLK FX2_CLK~clkctrl Rx_register[13] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.762 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl Rx_register[13] } { 0.000ns 0.000ns 0.143ns 0.813ns } { 0.000ns 1.140ns 0.000ns 0.666ns } } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "BCLK register AD_state\[0\] register AD_state\[0\] 499 ps " "Info: Minimum slack time is 499 ps for clock \"BCLK\" between source register \"AD_state\[0\]\" and destination register \"AD_state\[0\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.501 ns + Shortest register register " "Info: + Shortest register to register delay is 0.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns AD_state\[0\] 1 REG LCFF_X24_Y8_N5 33 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y8_N5; Fanout = 33; REG Node = 'AD_state\[0\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "" { AD_state[0] } "NODE_NAME" } "" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 487 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns Select~5730 2 COMB LCCOMB_X24_Y8_N4 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X24_Y8_N4; Fanout = 1; COMB Node = 'Select~5730'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "0.393 ns" { AD_state[0] Select~5730 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.501 ns AD_state\[0\] 3 REG LCFF_X24_Y8_N5 33 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X24_Y8_N5; Fanout = 33; REG Node = 'AD_state\[0\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "0.108 ns" { Select~5730 AD_state[0] } "NODE_NAME" } "" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 487 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.501 ns ( 100.00 % ) " "Info: Total cell delay = 0.501 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "0.501 ns" { AD_state[0] Select~5730 AD_state[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "0.501 ns" { AD_state[0] Select~5730 AD_state[0] } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.002 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.002 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination BCLK 81.380 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"BCLK\" is 81.380 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source BCLK 81.380 ns 0.000 ns  50 " "Info: Clock period of Source clock \"BCLK\" is 81.380 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "BCLK destination 3.495 ns + Longest register " "Info: + Longest clock path from clock \"BCLK\" to destination register is 3.495 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 0.975 ns BCLK 1 CLK PIN_127 488 " "Info: 1: + IC(0.000 ns) + CELL(0.975 ns) = 0.975 ns; Loc. = PIN_127; Fanout = 488; CLK Node = 'BCLK'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "" { BCLK } "NODE_NAME" } "" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 210 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.854 ns) + CELL(0.666 ns) 3.495 ns AD_state\[0\] 2 REG LCFF_X24_Y8_N5 33 " "Info: 2: + IC(1.854 ns) + CELL(0.666 ns) = 3.495 ns; Loc. = LCFF_X24_Y8_N5; Fanout = 33; REG Node = 'AD_state\[0\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "2.520 ns" { BCLK AD_state[0] } "NODE_NAME" } "" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 487 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.641 ns ( 46.95 % ) " "Info: Total cell delay = 1.641 ns ( 46.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.854 ns ( 53.05 % ) " "Info: Total interconnect delay = 1.854 ns ( 53.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "3.495 ns" { BCLK AD_state[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "3.495 ns" { BCLK BCLK~combout AD_state[0] } { 0.000ns 0.000ns 1.854ns } { 0.000ns 0.975ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "BCLK source 3.495 ns - Shortest register " "Info: - Shortest clock path from clock \"BCLK\" to source register is 3.495 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 0.975 ns BCLK 1 CLK PIN_127 488 " "Info: 1: + IC(0.000 ns) + CELL(0.975 ns) = 0.975 ns; Loc. = PIN_127; Fanout = 488; CLK Node = 'BCLK'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "" { BCLK } "NODE_NAME" } "" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 210 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.854 ns) + CELL(0.666 ns) 3.495 ns AD_state\[0\] 2 REG LCFF_X24_Y8_N5 33 " "Info: 2: + IC(1.854 ns) + CELL(0.666 ns) = 3.495 ns; Loc. = LCFF_X24_Y8_N5; Fanout = 33; REG Node = 'AD_state\[0\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "2.520 ns" { BCLK AD_state[0] } "NODE_NAME" } "" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 487 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.641 ns ( 46.95 % ) " "Info: Total cell delay = 1.641 ns ( 46.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.854 ns ( 53.05 % ) " "Info: Total interconnect delay = 1.854 ns ( 53.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "3.495 ns" { BCLK AD_state[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "3.495 ns" { BCLK BCLK~combout AD_state[0] } { 0.000ns 0.000ns 1.854ns } { 0.000ns 0.975ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "3.495 ns" { BCLK AD_state[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "3.495 ns" { BCLK BCLK~combout AD_state[0] } { 0.000ns 0.000ns 1.854ns } { 0.000ns 0.975ns 0.666ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "3.495 ns" { BCLK AD_state[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "3.495 ns" { BCLK BCLK~combout AD_state[0] } { 0.000ns 0.000ns 1.854ns } { 0.000ns 0.975ns 0.666ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 487 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 487 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "3.495 ns" { BCLK AD_state[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "3.495 ns" { BCLK BCLK~combout AD_state[0] } { 0.000ns 0.000ns 1.854ns } { 0.000ns 0.975ns 0.666ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "3.495 ns" { BCLK AD_state[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "3.495 ns" { BCLK BCLK~combout AD_state[0] } { 0.000ns 0.000ns 1.854ns } { 0.000ns 0.975ns 0.666ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "0.501 ns" { AD_state[0] Select~5730 AD_state[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "0.501 ns" { AD_state[0] Select~5730 AD_state[0] } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "3.495 ns" { BCLK AD_state[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "3.495 ns" { BCLK BCLK~combout AD_state[0] } { 0.000ns 0.000ns 1.854ns } { 0.000ns 0.975ns 0.666ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "3.495 ns" { BCLK AD_state[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "3.495 ns" { BCLK BCLK~combout AD_state[0] } { 0.000ns 0.000ns 1.854ns } { 0.000ns 0.975ns 0.666ns } } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "CLK_24MHZ register TX_state\[3\] register TX_state\[3\] 499 ps " "Info: Minimum slack time is 499 ps for clock \"CLK_24MHZ\" between source register \"TX_state\[3\]\" and destination register \"TX_state\[3\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.501 ns + Shortest register register " "Info: + Shortest register to register delay is 0.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns TX_state\[3\] 1 REG LCFF_X21_Y5_N27 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y5_N27; Fanout = 8; REG Node = 'TX_state\[3\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "" { TX_state[3] } "NODE_NAME" } "" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 520 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns TX_state~115 2 COMB LCCOMB_X21_Y5_N26 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X21_Y5_N26; Fanout = 1; COMB Node = 'TX_state~115'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "0.393 ns" { TX_state[3] TX_state~115 } "NODE_NAME" } "" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 500 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.501 ns TX_state\[3\] 3 REG LCFF_X21_Y5_N27 8 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X21_Y5_N27; Fanout = 8; REG Node = 'TX_state\[3\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "0.108 ns" { TX_state~115 TX_state[3] } "NODE_NAME" } "" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 520 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.501 ns ( 100.00 % ) " "Info: Total cell delay = 0.501 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "0.501 ns" { TX_state[3] TX_state~115 TX_state[3] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "0.501 ns" { TX_state[3] TX_state~115 TX_state[3] } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.002 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.002 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLK_24MHZ 40.690 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLK_24MHZ\" is 40.690 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLK_24MHZ 40.690 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLK_24MHZ\" is 40.690 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_24MHZ destination 11.765 ns + Longest register " "Info: + Longest clock path from clock \"CLK_24MHZ\" to destination register is 11.765 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 0.975 ns CLK_24MHZ 1 CLK PIN_120 76 " "Info: 1: + IC(0.000 ns) + CELL(0.975 ns) = 0.975 ns; Loc. = PIN_120; Fanout = 76; CLK Node = 'CLK_24MHZ'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "" { CLK_24MHZ } "NODE_NAME" } "" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 208 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.505 ns) + CELL(0.970 ns) 8.450 ns clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_emd:auto_generated\|safe_q\[2\] 2 REG LCFF_X13_Y7_N11 5 " "Info: 2: + IC(6.505 ns) + CELL(0.970 ns) = 8.450 ns; Loc. = LCFF_X13_Y7_N11; Fanout = 5; REG Node = 'clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_emd:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "7.475 ns" { CLK_24MHZ clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2] } "NODE_NAME" } "" } } { "db/cntr_emd.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/cntr_emd.tdf" 85 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.811 ns) + CELL(0.000 ns) 10.261 ns clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_emd:auto_generated\|safe_q\[2\]~clkctrl 3 COMB CLKCTRL_G7 79 " "Info: 3: + IC(1.811 ns) + CELL(0.000 ns) = 10.261 ns; Loc. = CLKCTRL_G7; Fanout = 79; COMB Node = 'clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_emd:auto_generated\|safe_q\[2\]~clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "1.811 ns" { clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]~clkctrl } "NODE_NAME" } "" } } { "db/cntr_emd.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/cntr_emd.tdf" 85 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.838 ns) + CELL(0.666 ns) 11.765 ns TX_state\[3\] 4 REG LCFF_X21_Y5_N27 8 " "Info: 4: + IC(0.838 ns) + CELL(0.666 ns) = 11.765 ns; Loc. = LCFF_X21_Y5_N27; Fanout = 8; REG Node = 'TX_state\[3\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "1.504 ns" { clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]~clkctrl TX_state[3] } "NODE_NAME" } "" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 520 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.611 ns ( 22.19 % ) " "Info: Total cell delay = 2.611 ns ( 22.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.154 ns ( 77.81 % ) " "Info: Total interconnect delay = 9.154 ns ( 77.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "11.765 ns" { CLK_24MHZ clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]~clkctrl TX_state[3] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "11.765 ns" { CLK_24MHZ CLK_24MHZ~combout clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]~clkctrl TX_state[3] } { 0.000ns 0.000ns 6.505ns 1.811ns 0.838ns } { 0.000ns 0.975ns 0.970ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_24MHZ source 11.765 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK_24MHZ\" to source register is 11.765 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 0.975 ns CLK_24MHZ 1 CLK PIN_120 76 " "Info: 1: + IC(0.000 ns) + CELL(0.975 ns) = 0.975 ns; Loc. = PIN_120; Fanout = 76; CLK Node = 'CLK_24MHZ'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "" { CLK_24MHZ } "NODE_NAME" } "" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 208 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.505 ns) + CELL(0.970 ns) 8.450 ns clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_emd:auto_generated\|safe_q\[2\] 2 REG LCFF_X13_Y7_N11 5 " "Info: 2: + IC(6.505 ns) + CELL(0.970 ns) = 8.450 ns; Loc. = LCFF_X13_Y7_N11; Fanout = 5; REG Node = 'clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_emd:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "7.475 ns" { CLK_24MHZ clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2] } "NODE_NAME" } "" } } { "db/cntr_emd.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/cntr_emd.tdf" 85 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.811 ns) + CELL(0.000 ns) 10.261 ns clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_emd:auto_generated\|safe_q\[2\]~clkctrl 3 COMB CLKCTRL_G7 79 " "Info: 3: + IC(1.811 ns) + CELL(0.000 ns) = 10.261 ns; Loc. = CLKCTRL_G7; Fanout = 79; COMB Node = 'clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_emd:auto_generated\|safe_q\[2\]~clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "1.811 ns" { clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]~clkctrl } "NODE_NAME" } "" } } { "db/cntr_emd.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/cntr_emd.tdf" 85 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.838 ns) + CELL(0.666 ns) 11.765 ns TX_state\[3\] 4 REG LCFF_X21_Y5_N27 8 " "Info: 4: + IC(0.838 ns) + CELL(0.666 ns) = 11.765 ns; Loc. = LCFF_X21_Y5_N27; Fanout = 8; REG Node = 'TX_state\[3\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "1.504 ns" { clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]~clkctrl TX_state[3] } "NODE_NAME" } "" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 520 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.611 ns ( 22.19 % ) " "Info: Total cell delay = 2.611 ns ( 22.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.154 ns ( 77.81 % ) " "Info: Total interconnect delay = 9.154 ns ( 77.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "11.765 ns" { CLK_24MHZ clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]~clkctrl TX_state[3] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "11.765 ns" { CLK_24MHZ CLK_24MHZ~combout clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]~clkctrl TX_state[3] } { 0.000ns 0.000ns 6.505ns 1.811ns 0.838ns } { 0.000ns 0.975ns 0.970ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "11.765 ns" { CLK_24MHZ clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]~clkctrl TX_state[3] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "11.765 ns" { CLK_24MHZ CLK_24MHZ~combout clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]~clkctrl TX_state[3] } { 0.000ns 0.000ns 6.505ns 1.811ns 0.838ns } { 0.000ns 0.975ns 0.970ns 0.000ns 0.666ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "11.765 ns" { CLK_24MHZ clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]~clkctrl TX_state[3] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "11.765 ns" { CLK_24MHZ CLK_24MHZ~combout clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]~clkctrl TX_state[3] } { 0.000ns 0.000ns 6.505ns 1.811ns 0.838ns } { 0.000ns 0.975ns 0.970ns 0.000ns 0.666ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 520 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 520 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "11.765 ns" { CLK_24MHZ clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]~clkctrl TX_state[3] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "11.765 ns" { CLK_24MHZ CLK_24MHZ~combout clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]~clkctrl TX_state[3] } { 0.000ns 0.000ns 6.505ns 1.811ns 0.838ns } { 0.000ns 0.975ns 0.970ns 0.000ns 0.666ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "11.765 ns" { CLK_24MHZ clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]~clkctrl TX_state[3] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "11.765 ns" { CLK_24MHZ CLK_24MHZ~combout clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]~clkctrl TX_state[3] } { 0.000ns 0.000ns 6.505ns 1.811ns 0.838ns } { 0.000ns 0.975ns 0.970ns 0.000ns 0.666ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "0.501 ns" { TX_state[3] TX_state~115 TX_state[3] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "0.501 ns" { TX_state[3] TX_state~115 TX_state[3] } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "11.765 ns" { CLK_24MHZ clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]~clkctrl TX_state[3] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "11.765 ns" { CLK_24MHZ CLK_24MHZ~combout clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]~clkctrl TX_state[3] } { 0.000ns 0.000ns 6.505ns 1.811ns 0.838ns } { 0.000ns 0.975ns 0.970ns 0.000ns 0.666ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "11.765 ns" { CLK_24MHZ clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]~clkctrl TX_state[3] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "11.765 ns" { CLK_24MHZ CLK_24MHZ~combout clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]~clkctrl TX_state[3] } { 0.000ns 0.000ns 6.505ns 1.811ns 0.838ns } { 0.000ns 0.975ns 0.970ns 0.000ns 0.666ns } } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0}
{ "Info" "ITDB_TSU_RESULT" "RX_wait\[2\] FX2_flags\[0\] FX2_CLK 8.333 ns register " "Info: tsu for register \"RX_wait\[2\]\" (data pin = \"FX2_flags\[0\]\", clock pin = \"FX2_CLK\") is 8.333 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.149 ns + Longest pin register " "Info: + Longest pin to register delay is 11.149 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns FX2_flags\[0\] 1 PIN PIN_198 3 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_198; Fanout = 3; PIN Node = 'FX2_flags\[0\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "" { FX2_flags[0] } "NODE_NAME" } "" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 214 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.253 ns) + CELL(0.202 ns) 7.439 ns Select~5739 2 COMB LCCOMB_X1_Y6_N18 8 " "Info: 2: + IC(6.253 ns) + CELL(0.202 ns) = 7.439 ns; Loc. = LCCOMB_X1_Y6_N18; Fanout = 8; COMB Node = 'Select~5739'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "6.455 ns" { FX2_flags[0] Select~5739 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.855 ns) + CELL(0.855 ns) 11.149 ns RX_wait\[2\] 3 REG LCFF_X25_Y6_N13 3 " "Info: 3: + IC(2.855 ns) + CELL(0.855 ns) = 11.149 ns; Loc. = LCFF_X25_Y6_N13; Fanout = 3; REG Node = 'RX_wait\[2\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "3.710 ns" { Select~5739 RX_wait[2] } "NODE_NAME" } "" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 640 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.041 ns ( 18.31 % ) " "Info: Total cell delay = 2.041 ns ( 18.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.108 ns ( 81.69 % ) " "Info: Total interconnect delay = 9.108 ns ( 81.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "11.149 ns" { FX2_flags[0] Select~5739 RX_wait[2] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "11.149 ns" { FX2_flags[0] FX2_flags[0]~combout Select~5739 RX_wait[2] } { 0.000ns 0.000ns 6.253ns 2.855ns } { 0.000ns 0.984ns 0.202ns 0.855ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 640 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "FX2_CLK destination 2.776 ns - Shortest register " "Info: - Shortest clock path from clock \"FX2_CLK\" to destination register is 2.776 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns FX2_CLK 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "" { FX2_CLK } "NODE_NAME" } "" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 209 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.283 ns FX2_CLK~clkctrl 2 COMB CLKCTRL_G2 65 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.283 ns; Loc. = CLKCTRL_G2; Fanout = 65; COMB Node = 'FX2_CLK~clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "0.143 ns" { FX2_CLK FX2_CLK~clkctrl } "NODE_NAME" } "" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 209 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.666 ns) 2.776 ns RX_wait\[2\] 3 REG LCFF_X25_Y6_N13 3 " "Info: 3: + IC(0.827 ns) + CELL(0.666 ns) = 2.776 ns; Loc. = LCFF_X25_Y6_N13; Fanout = 3; REG Node = 'RX_wait\[2\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "1.493 ns" { FX2_CLK~clkctrl RX_wait[2] } "NODE_NAME" } "" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 640 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 65.06 % ) " "Info: Total cell delay = 1.806 ns ( 65.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.970 ns ( 34.94 % ) " "Info: Total interconnect delay = 0.970 ns ( 34.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "2.776 ns" { FX2_CLK FX2_CLK~clkctrl RX_wait[2] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.776 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl RX_wait[2] } { 0.000ns 0.000ns 0.143ns 0.827ns } { 0.000ns 1.140ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "11.149 ns" { FX2_flags[0] Select~5739 RX_wait[2] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "11.149 ns" { FX2_flags[0] FX2_flags[0]~combout Select~5739 RX_wait[2] } { 0.000ns 0.000ns 6.253ns 2.855ns } { 0.000ns 0.984ns 0.202ns 0.855ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "2.776 ns" { FX2_CLK FX2_CLK~clkctrl RX_wait[2] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.776 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl RX_wait[2] } { 0.000ns 0.000ns 0.143ns 0.827ns } { 0.000ns 1.140ns 0.000ns 0.666ns } } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK_24MHZ CDIN I2SAudioOut:I2SAO\|outbit_o 17.276 ns register " "Info: tco from clock \"CLK_24MHZ\" to destination pin \"CDIN\" through register \"I2SAudioOut:I2SAO\|outbit_o\" is 17.276 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_24MHZ source 11.760 ns + Longest register " "Info: + Longest clock path from clock \"CLK_24MHZ\" to source register is 11.760 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 0.975 ns CLK_24MHZ 1 CLK PIN_120 76 " "Info: 1: + IC(0.000 ns) + CELL(0.975 ns) = 0.975 ns; Loc. = PIN_120; Fanout = 76; CLK Node = 'CLK_24MHZ'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "" { CLK_24MHZ } "NODE_NAME" } "" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 208 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.505 ns) + CELL(0.970 ns) 8.450 ns clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_emd:auto_generated\|safe_q\[2\] 2 REG LCFF_X13_Y7_N11 5 " "Info: 2: + IC(6.505 ns) + CELL(0.970 ns) = 8.450 ns; Loc. = LCFF_X13_Y7_N11; Fanout = 5; REG Node = 'clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_emd:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "7.475 ns" { CLK_24MHZ clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2] } "NODE_NAME" } "" } } { "db/cntr_emd.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/cntr_emd.tdf" 85 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.811 ns) + CELL(0.000 ns) 10.261 ns clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_emd:auto_generated\|safe_q\[2\]~clkctrl 3 COMB CLKCTRL_G7 79 " "Info: 3: + IC(1.811 ns) + CELL(0.000 ns) = 10.261 ns; Loc. = CLKCTRL_G7; Fanout = 79; COMB Node = 'clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_emd:auto_generated\|safe_q\[2\]~clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "1.811 ns" { clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]~clkctrl } "NODE_NAME" } "" } } { "db/cntr_emd.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/cntr_emd.tdf" 85 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.833 ns) + CELL(0.666 ns) 11.760 ns I2SAudioOut:I2SAO\|outbit_o 4 REG LCFF_X13_Y8_N27 1 " "Info: 4: + IC(0.833 ns) + CELL(0.666 ns) = 11.760 ns; Loc. = LCFF_X13_Y8_N27; Fanout = 1; REG Node = 'I2SAudioOut:I2SAO\|outbit_o'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "1.499 ns" { clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]~clkctrl I2SAudioOut:I2SAO|outbit_o } "NODE_NAME" } "" } } { "DigAudioOut48k16bI2S.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/DigAudioOut48k16bI2S.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.611 ns ( 22.20 % ) " "Info: Total cell delay = 2.611 ns ( 22.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.149 ns ( 77.80 % ) " "Info: Total interconnect delay = 9.149 ns ( 77.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "11.760 ns" { CLK_24MHZ clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]~clkctrl I2SAudioOut:I2SAO|outbit_o } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "11.760 ns" { CLK_24MHZ CLK_24MHZ~combout clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]~clkctrl I2SAudioOut:I2SAO|outbit_o } { 0.000ns 0.000ns 6.505ns 1.811ns 0.833ns } { 0.000ns 0.975ns 0.970ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "DigAudioOut48k16bI2S.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/DigAudioOut48k16bI2S.v" 23 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.212 ns + Longest register pin " "Info: + Longest register to pin delay is 5.212 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns I2SAudioOut:I2SAO\|outbit_o 1 REG LCFF_X13_Y8_N27 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y8_N27; Fanout = 1; REG Node = 'I2SAudioOut:I2SAO\|outbit_o'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "" { I2SAudioOut:I2SAO|outbit_o } "NODE_NAME" } "" } } { "DigAudioOut48k16bI2S.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/DigAudioOut48k16bI2S.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.116 ns) + CELL(3.096 ns) 5.212 ns CDIN 2 PIN PIN_116 0 " "Info: 2: + IC(2.116 ns) + CELL(3.096 ns) = 5.212 ns; Loc. = PIN_116; Fanout = 0; PIN Node = 'CDIN'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "5.212 ns" { I2SAudioOut:I2SAO|outbit_o CDIN } "NODE_NAME" } "" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 222 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.096 ns ( 59.40 % ) " "Info: Total cell delay = 3.096 ns ( 59.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.116 ns ( 40.60 % ) " "Info: Total interconnect delay = 2.116 ns ( 40.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "5.212 ns" { I2SAudioOut:I2SAO|outbit_o CDIN } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "5.212 ns" { I2SAudioOut:I2SAO|outbit_o CDIN } { 0.000ns 2.116ns } { 0.000ns 3.096ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "11.760 ns" { CLK_24MHZ clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]~clkctrl I2SAudioOut:I2SAO|outbit_o } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "11.760 ns" { CLK_24MHZ CLK_24MHZ~combout clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]~clkctrl I2SAudioOut:I2SAO|outbit_o } { 0.000ns 0.000ns 6.505ns 1.811ns 0.833ns } { 0.000ns 0.975ns 0.970ns 0.000ns 0.666ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "5.212 ns" { I2SAudioOut:I2SAO|outbit_o CDIN } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "5.212 ns" { I2SAudioOut:I2SAO|outbit_o CDIN } { 0.000ns 2.116ns } { 0.000ns 3.096ns } } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "FX2_flags\[2\] LED\[1\] 11.626 ns Longest " "Info: Longest tpd from source pin \"FX2_flags\[2\]\" to destination pin \"LED\[1\]\" is 11.626 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns FX2_flags\[2\] 1 PIN PIN_5 6 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_5; Fanout = 6; PIN Node = 'FX2_flags\[2\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "" { FX2_flags[2] } "NODE_NAME" } "" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 214 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.355 ns) + CELL(3.276 ns) 11.626 ns LED\[1\] 2 PIN PIN_68 0 " "Info: 2: + IC(7.355 ns) + CELL(3.276 ns) = 11.626 ns; Loc. = PIN_68; Fanout = 0; PIN Node = 'LED\[1\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "10.631 ns" { FX2_flags[2] LED[1] } "NODE_NAME" } "" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 218 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.271 ns ( 36.74 % ) " "Info: Total cell delay = 4.271 ns ( 36.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.355 ns ( 63.26 % ) " "Info: Total interconnect delay = 7.355 ns ( 63.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "11.626 ns" { FX2_flags[2] LED[1] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "11.626 ns" { FX2_flags[2] FX2_flags[2]~combout LED[1] } { 0.000ns 0.000ns 7.355ns } { 0.000ns 0.995ns 3.276ns } } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0}
{ "Info" "ITDB_TH_RESULT" "Tx_q\[0\] CDOUT CLK_24MHZ 4.795 ns register " "Info: th for register \"Tx_q\[0\]\" (data pin = \"CDOUT\", clock pin = \"CLK_24MHZ\") is 4.795 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_24MHZ destination 11.766 ns + Longest register " "Info: + Longest clock path from clock \"CLK_24MHZ\" to destination register is 11.766 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 0.975 ns CLK_24MHZ 1 CLK PIN_120 76 " "Info: 1: + IC(0.000 ns) + CELL(0.975 ns) = 0.975 ns; Loc. = PIN_120; Fanout = 76; CLK Node = 'CLK_24MHZ'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "" { CLK_24MHZ } "NODE_NAME" } "" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 208 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.505 ns) + CELL(0.970 ns) 8.450 ns clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_emd:auto_generated\|safe_q\[2\] 2 REG LCFF_X13_Y7_N11 5 " "Info: 2: + IC(6.505 ns) + CELL(0.970 ns) = 8.450 ns; Loc. = LCFF_X13_Y7_N11; Fanout = 5; REG Node = 'clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_emd:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "7.475 ns" { CLK_24MHZ clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2] } "NODE_NAME" } "" } } { "db/cntr_emd.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/cntr_emd.tdf" 85 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.811 ns) + CELL(0.000 ns) 10.261 ns clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_emd:auto_generated\|safe_q\[2\]~clkctrl 3 COMB CLKCTRL_G7 79 " "Info: 3: + IC(1.811 ns) + CELL(0.000 ns) = 10.261 ns; Loc. = CLKCTRL_G7; Fanout = 79; COMB Node = 'clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_emd:auto_generated\|safe_q\[2\]~clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "1.811 ns" { clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]~clkctrl } "NODE_NAME" } "" } } { "db/cntr_emd.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/cntr_emd.tdf" 85 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.839 ns) + CELL(0.666 ns) 11.766 ns Tx_q\[0\] 4 REG LCFF_X22_Y5_N17 2 " "Info: 4: + IC(0.839 ns) + CELL(0.666 ns) = 11.766 ns; Loc. = LCFF_X22_Y5_N17; Fanout = 2; REG Node = 'Tx_q\[0\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "1.505 ns" { clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]~clkctrl Tx_q[0] } "NODE_NAME" } "" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 520 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.611 ns ( 22.19 % ) " "Info: Total cell delay = 2.611 ns ( 22.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.155 ns ( 77.81 % ) " "Info: Total interconnect delay = 9.155 ns ( 77.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "11.766 ns" { CLK_24MHZ clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]~clkctrl Tx_q[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "11.766 ns" { CLK_24MHZ CLK_24MHZ~combout clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]~clkctrl Tx_q[0] } { 0.000ns 0.000ns 6.505ns 1.811ns 0.839ns } { 0.000ns 0.975ns 0.970ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 520 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.277 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.277 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns CDOUT 1 PIN PIN_117 1 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_117; Fanout = 1; PIN Node = 'CDOUT'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "" { CDOUT } "NODE_NAME" } "" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 223 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.978 ns) + CELL(0.206 ns) 7.169 ns Tx_q\[0\]~feeder 2 COMB LCCOMB_X22_Y5_N16 1 " "Info: 2: + IC(5.978 ns) + CELL(0.206 ns) = 7.169 ns; Loc. = LCCOMB_X22_Y5_N16; Fanout = 1; COMB Node = 'Tx_q\[0\]~feeder'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "6.184 ns" { CDOUT Tx_q[0]~feeder } "NODE_NAME" } "" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 520 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 7.277 ns Tx_q\[0\] 3 REG LCFF_X22_Y5_N17 2 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 7.277 ns; Loc. = LCFF_X22_Y5_N17; Fanout = 2; REG Node = 'Tx_q\[0\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "0.108 ns" { Tx_q[0]~feeder Tx_q[0] } "NODE_NAME" } "" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 520 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.299 ns ( 17.85 % ) " "Info: Total cell delay = 1.299 ns ( 17.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.978 ns ( 82.15 % ) " "Info: Total interconnect delay = 5.978 ns ( 82.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "7.277 ns" { CDOUT Tx_q[0]~feeder Tx_q[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "7.277 ns" { CDOUT CDOUT~combout Tx_q[0]~feeder Tx_q[0] } { 0.000ns 0.000ns 5.978ns 0.000ns } { 0.000ns 0.985ns 0.206ns 0.108ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "11.766 ns" { CLK_24MHZ clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]~clkctrl Tx_q[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "11.766 ns" { CLK_24MHZ CLK_24MHZ~combout clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]~clkctrl Tx_q[0] } { 0.000ns 0.000ns 6.505ns 1.811ns 0.839ns } { 0.000ns 0.975ns 0.970ns 0.000ns 0.666ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Ozy_Janus" "UNKNOWN" "V1" "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/Ozy_Janus.quartus_db" { Floorplan "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/" "" "7.277 ns" { CDOUT Tx_q[0]~feeder Tx_q[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "7.277 ns" { CDOUT CDOUT~combout Tx_q[0]~feeder Tx_q[0] } { 0.000ns 0.000ns 5.978ns 0.000ns } { 0.000ns 0.985ns 0.206ns 0.108ns } } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITAN_REQUIREMENTS_MET" "" "Info: All timing requirements were met. See Report window for more details." {  } {  } 0 0 "All timing requirements were met. See Report window for more details." 0 0}
{ "Warning" "WTAN_INVALID_ASSIGNMENTS_FOUND" "" "Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details" {  } {  } 0 0 "Found invalid timing assignments -- see Ignored Timing Assignments report for details" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 24 22:38:02 2006 " "Info: Processing ended: Mon Jul 24 22:38:02 2006" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
