Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (win64) Build 3900603 Fri Jun 16 19:31:24 MDT 2023
| Date         : Sat Jan 17 06:17:22 2026
| Host         : Cesar running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Comparador_timing_summary_routed.rpt -pb Comparador_timing_summary_routed.pb -rpx Comparador_timing_summary_routed.rpx -warn_on_violation
| Design       : Comparador
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    3          inf        0.000                      0                    3           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 EntradaB[2]
                            (input port)
  Destination:            SalidaMayor
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.272ns  (logic 5.786ns (43.592%)  route 7.487ns (56.408%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  EntradaB[2] (IN)
                         net (fo=0)                   0.000     0.000    EntradaB[2]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EntradaB_IBUF[2]_inst/O
                         net (fo=3, routed)           4.163     5.620    EntradaB_IBUF[2]
    SLICE_X1Y19          LUT4 (Prop_lut4_I1_O)        0.124     5.744 r  SalidaMayor_OBUF_inst_i_9/O
                         net (fo=1, routed)           0.000     5.744    SalidaMayor_OBUF_inst_i_9_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.294 r  SalidaMayor_OBUF_inst_i_2/CO[3]
                         net (fo=2, routed)           0.982     7.277    SalidaMayor0
    SLICE_X0Y19          LUT6 (Prop_lut6_I5_O)        0.124     7.401 r  SalidaMayor_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.342     9.742    SalidaMayor_OBUF
    E19                  OBUF (Prop_obuf_I_O)         3.530    13.272 r  SalidaMayor_OBUF_inst/O
                         net (fo=0)                   0.000    13.272    SalidaMayor
    E19                                                               r  SalidaMayor (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EntradaB[6]
                            (input port)
  Destination:            SalidaIgual
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.504ns  (logic 5.208ns (41.650%)  route 7.296ns (58.350%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  EntradaB[6] (IN)
                         net (fo=0)                   0.000     0.000    EntradaB[6]
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  EntradaB_IBUF[6]_inst/O
                         net (fo=3, routed)           4.327     5.782    EntradaB_IBUF[6]
    SLICE_X2Y19          LUT4 (Prop_lut4_I1_O)        0.124     5.906 f  SalidaIgual_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.842     6.748    SalidaIgual_OBUF_inst_i_2_n_0
    SLICE_X0Y19          LUT5 (Prop_lut5_I0_O)        0.124     6.872 r  SalidaIgual_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.127     8.999    SalidaIgual_OBUF
    U16                  OBUF (Prop_obuf_I_O)         3.505    12.504 r  SalidaIgual_OBUF_inst/O
                         net (fo=0)                   0.000    12.504    SalidaIgual
    U16                                                               r  SalidaIgual (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EntradaB[2]
                            (input port)
  Destination:            SalidaMenor
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.358ns  (logic 5.757ns (46.583%)  route 6.601ns (53.417%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  EntradaB[2] (IN)
                         net (fo=0)                   0.000     0.000    EntradaB[2]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EntradaB_IBUF[2]_inst/O
                         net (fo=3, routed)           4.163     5.620    EntradaB_IBUF[2]
    SLICE_X1Y19          LUT4 (Prop_lut4_I1_O)        0.124     5.744 r  SalidaMayor_OBUF_inst_i_9/O
                         net (fo=1, routed)           0.000     5.744    SalidaMayor_OBUF_inst_i_9_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.294 f  SalidaMayor_OBUF_inst_i_2/CO[3]
                         net (fo=2, routed)           0.742     7.037    SalidaMayor0
    SLICE_X0Y19          LUT6 (Prop_lut6_I5_O)        0.124     7.161 r  SalidaMenor_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.697     8.857    SalidaMenor_OBUF
    U19                  OBUF (Prop_obuf_I_O)         3.501    12.358 r  SalidaMenor_OBUF_inst/O
                         net (fo=0)                   0.000    12.358    SalidaMenor
    U19                                                               r  SalidaMenor (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 EntradaA[3]
                            (input port)
  Destination:            SalidaMenor
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.459ns  (logic 1.464ns (59.523%)  route 0.995ns (40.477%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  EntradaA[3] (IN)
                         net (fo=0)                   0.000     0.000    EntradaA[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  EntradaA_IBUF[3]_inst/O
                         net (fo=5, routed)           0.651     0.868    EntradaA_IBUF[3]
    SLICE_X0Y19          LUT6 (Prop_lut6_I1_O)        0.045     0.913 r  SalidaMenor_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.345     1.257    SalidaMenor_OBUF
    U19                  OBUF (Prop_obuf_I_O)         1.202     2.459 r  SalidaMenor_OBUF_inst/O
                         net (fo=0)                   0.000     2.459    SalidaMenor
    U19                                                               r  SalidaMenor (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EntradaA[3]
                            (input port)
  Destination:            SalidaIgual
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.645ns  (logic 1.468ns (55.476%)  route 1.178ns (44.524%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  EntradaA[3] (IN)
                         net (fo=0)                   0.000     0.000    EntradaA[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  EntradaA_IBUF[3]_inst/O
                         net (fo=5, routed)           0.644     0.860    EntradaA_IBUF[3]
    SLICE_X0Y19          LUT5 (Prop_lut5_I1_O)        0.045     0.905 r  SalidaIgual_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.534     1.439    SalidaIgual_OBUF
    U16                  OBUF (Prop_obuf_I_O)         1.206     2.645 r  SalidaIgual_OBUF_inst/O
                         net (fo=0)                   0.000     2.645    SalidaIgual
    U16                                                               r  SalidaIgual (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EntradaA[3]
                            (input port)
  Destination:            SalidaMayor
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.777ns  (logic 1.492ns (53.739%)  route 1.285ns (46.261%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  EntradaA[3] (IN)
                         net (fo=0)                   0.000     0.000    EntradaA[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  EntradaA_IBUF[3]_inst/O
                         net (fo=5, routed)           0.642     0.859    EntradaA_IBUF[3]
    SLICE_X0Y19          LUT6 (Prop_lut6_I1_O)        0.045     0.904 r  SalidaMayor_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.643     1.546    SalidaMayor_OBUF
    E19                  OBUF (Prop_obuf_I_O)         1.231     2.777 r  SalidaMayor_OBUF_inst/O
                         net (fo=0)                   0.000     2.777    SalidaMayor
    E19                                                               r  SalidaMayor (OUT)
  -------------------------------------------------------------------    -------------------





