v1
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,Phase_OSC:OSC_0|lpm_mult:Mult0|mult_dms:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,Phase_OSC:OSC_1|lpm_mult:Mult0|mult_dms:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,Phase_OSC:OSC_3|lpm_mult:Mult0|mult_dms:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,Phase_OSC:OSC_2|lpm_mult:Mult0|mult_dms:auto_generated|mac_out2,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,,,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|finalsoc_sdram_pll:sdram_pll|finalsoc_sdram_pll_altpll_a9g2:sd1|wire_pll7_clk[0],Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|finalsoc_sdram_pll:sdram_pll|finalsoc_sdram_pll_altpll_a9g2:sd1|wire_pll7_clk[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|vs,rhythm_game:Space_Jam|deltatime[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|vs,rhythm_game:Space_Jam|deltatime[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|vs,rhythm_game:Space_Jam|deltatime[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|vs,rhythm_game:Space_Jam|deltatime[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|vs,rhythm_game:Space_Jam|deltatime[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|vs,rhythm_game:Space_Jam|deltatime[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|vs,rhythm_game:Space_Jam|deltatime[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|vs,rhythm_game:Space_Jam|deltatime[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|vs,rhythm_game:Space_Jam|deltatime[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|vs,rhythm_game:Space_Jam|deltatime[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|vs,rhythm_game:Space_Jam|deltatime[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|vs,rhythm_game:Space_Jam|deltatime[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|vs,rhythm_game:Space_Jam|deltatime[3],Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,vga_controller:vga_controller_final|vs,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|W_alu_result[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|E_shift_rot_result[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|E_shift_rot_result[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|E_shift_rot_result[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|E_shift_rot_result[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|E_shift_rot_result[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|E_shift_rot_result[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|E_shift_rot_result[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|E_src1[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|E_src2[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|E_shift_rot_result[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|E_shift_rot_result[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|E_shift_rot_result[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|E_shift_rot_result[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|E_shift_rot_result[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|E_shift_rot_result[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|E_shift_rot_result[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|E_shift_rot_result[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|E_shift_rot_result[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|E_shift_rot_result[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|E_shift_rot_result[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|E_shift_rot_result[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|E_shift_rot_result[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|E_shift_rot_result[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|E_shift_rot_result[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|E_shift_rot_result[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|E_shift_rot_result[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|E_shift_rot_result[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|E_src1[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|E_src1[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|E_src1[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|E_src1[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|E_src1[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|E_src1[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|E_src1[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|E_src1[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|E_src1[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|E_src1[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|E_src1[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|E_src1[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|E_src2[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|E_src1[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|E_src2[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|E_src1[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|E_src2[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|E_src1[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|E_src2[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|E_src1[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|E_src2[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|E_src1[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|E_src2[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|E_src1[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|E_src2[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|E_src1[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|E_src2[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|E_src1[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|E_src2[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|E_src1[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|E_src2[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|E_src1[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|E_src2[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|E_shift_rot_result[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|E_src1[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|E_src1[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|E_src1[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|R_ctrl_st,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|W_alu_result[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|W_alu_result[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|W_alu_result[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|W_alu_result[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|W_alu_result[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|W_alu_result[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|W_alu_result[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|W_alu_result[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|W_alu_result[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|W_alu_result[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|W_alu_result[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|W_alu_result[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|W_alu_result[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|W_alu_result[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|W_alu_result[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|W_alu_result[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|W_alu_result[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|W_alu_result[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|W_alu_result[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|W_alu_result[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|W_alu_result[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|W_alu_result[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|W_alu_result[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|W_alu_result[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|W_alu_result[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|W_alu_result[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|d_write_OTERM85,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|d_write_OTERM83,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|d_write_OTERM81,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted_OTERM79,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted_OTERM77,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted_OTERM75,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted_OTERM73,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_router:router_001|Equal0~4_OTERM71,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_router:router_001|Equal17~0_OTERM69,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|R_wr_dst_reg_OTERM65,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|R_wr_dst_reg_OTERM63,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|R_wr_dst_reg_OTERM61,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_rxshifter:u_rxshifter|mst_rx_sda_out_OTERM57,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_rxshifter:u_rxshifter|mst_rx_sda_out_OTERM55,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer_OTERM53,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer_OTERM51,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer_OTERM49,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer_OTERM47,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_spi_0:spi_0|EOP_OTERM45,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_spi_0:spi_0|EOP_OTERM43,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_router:router_001|Equal1~1_OTERM27,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_demux:cmd_demux_001|src17_valid~6_OTERM25,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_router:router_001|Equal1~2_OTERM21,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_router:router_001|Equal1~0_OTERM19,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_router:router_001|Equal8~0_OTERM17,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_router:router_001|Equal1~3_OTERM15,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_router:router_001|Equal12~0_OTERM13,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_router:router_001|Equal16~0_OTERM11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_router:router_001|Equal5~1_OTERM7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|uav_read_OTERM5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|W_valid_OTERM3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|E_valid_from_R_OTERM1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_det:u_condt_det|bus_state.BUS_BUSY,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|d_writedata[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|d_writedata[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|d_writedata[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|d_writedata[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|d_writedata[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|d_writedata[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|d_writedata[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|d_writedata[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[73],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[73],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalsoc_jtag_uart_0_alt_jtag_atlantic|rdata[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalsoc_jtag_uart_0_alt_jtag_atlantic|rdata[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_spi_0:spi_0|tx_holding_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_spi_0:spi_0|tx_holding_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalsoc_jtag_uart_0_alt_jtag_atlantic|rdata[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_spi_0:spi_0|tx_holding_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalsoc_jtag_uart_0_alt_jtag_atlantic|rdata[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_spi_0:spi_0|tx_holding_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_spi_0:spi_0|MISO_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_spksupp:u_spksupp|sda_doublesync_a,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_spi_0:spi_0|spi_slave_select_holding_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_spi_0:spi_0|spi_slave_select_holding_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_spi_0:spi_0|spi_slave_select_holding_reg[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_spi_0:spi_0|spi_slave_select_holding_reg[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_spi_0:spi_0|spi_slave_select_holding_reg[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_spi_0:spi_0|spi_slave_select_holding_reg[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_spi_0:spi_0|spi_slave_select_holding_reg[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_spi_0:spi_0|spi_slave_select_holding_reg[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_spi_0:spi_0|spi_slave_select_holding_reg[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_spi_0:spi_0|spi_slave_select_holding_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_spi_0:spi_0|spi_slave_select_holding_reg[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_det:u_condt_det|sda_int_edge_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_clk_cnt:u_clk_cnt|tbuf_cnt_complete,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_spksupp:u_spksupp|scl_doublesync_a,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_det:u_condt_det|bus_state.BUS_COUNTING,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|load_restart_scl_low_cnt,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txshifter:u_txshifter|load_mst_tx_scl_low_cnt,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_rxshifter:u_rxshifter|load_mst_rx_scl_low_cnt,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_det:u_condt_det|bus_state.BUS_LOAD_CNT,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|load_stop_scl_low_cnt,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|load_restart_setup_cnt,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|load_stop_setup_cnt,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|load_restart_hold_cnt,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txshifter:u_txshifter|load_mst_tx_scl_high_cnt,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_rxshifter:u_rxshifter|load_mst_rx_scl_high_cnt,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|load_start_hold_cnt,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_spi_0:spi_0|tx_holding_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalsoc_jtag_uart_0_alt_jtag_atlantic|rdata[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[74],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[74],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_spi_0:spi_0|spi_slave_select_holding_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_spi_0:spi_0|shift_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_spi_0:spi_0|spi_slave_select_holding_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_spi_0:spi_0|shift_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_spi_0:spi_0|spi_slave_select_holding_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_spi_0:spi_0|shift_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_spi_0:spi_0|spi_slave_select_holding_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_spi_0:spi_0|shift_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_sdram_pll:sdram_pll|finalsoc_sdram_pll_stdsync_sv6:stdsync2|finalsoc_sdram_pll_dffpipe_l2c:dffpipe3|dffe4a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_spksupp:u_spksupp|sda_in_synced,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalsoc_jtag_uart_0_alt_jtag_atlantic|jupdate2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalsoc_jtag_uart_0_alt_jtag_atlantic|jupdate1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalsoc_jtag_uart_0_alt_jtag_atlantic|write2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalsoc_jtag_uart_0_alt_jtag_atlantic|write1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|force_reload,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_spi_0:spi_0|rd_strobe,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_spi_0:spi_0|data_rd_strobe,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_spi_0:spi_0|rx_holding_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_spi_0:spi_0|endofpacketvalue_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_spi_0:spi_0|spi_slave_select_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|counter_snapshot[38],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|counter_snapshot[54],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|counter_snapshot[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|counter_snapshot[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|period_halfword_2_register[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|period_halfword_3_register[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|period_halfword_0_register[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|period_halfword_1_register[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_spi_0:spi_0|rx_holding_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_spi_0:spi_0|endofpacketvalue_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_spi_0:spi_0|spi_slave_select_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|counter_snapshot[39],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|counter_snapshot[55],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|counter_snapshot[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|counter_snapshot[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|period_halfword_2_register[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|period_halfword_3_register[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|period_halfword_0_register[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|period_halfword_1_register[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_spi_0:spi_0|spi_slave_select_reg[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_spi_0:spi_0|endofpacketvalue_reg[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|counter_snapshot[41],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|counter_snapshot[57],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|counter_snapshot[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|counter_snapshot[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|period_halfword_2_register[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|period_halfword_3_register[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|period_halfword_0_register[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|period_halfword_1_register[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_spi_0:spi_0|spi_slave_select_reg[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_spi_0:spi_0|endofpacketvalue_reg[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|counter_snapshot[40],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|counter_snapshot[56],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|counter_snapshot[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|counter_snapshot[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|period_halfword_2_register[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|period_halfword_3_register[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|period_halfword_0_register[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|period_halfword_1_register[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_spi_0:spi_0|spi_slave_select_reg[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_spi_0:spi_0|endofpacketvalue_reg[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|counter_snapshot[44],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|counter_snapshot[60],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|counter_snapshot[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|counter_snapshot[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|period_halfword_2_register[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|period_halfword_3_register[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|period_halfword_0_register[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|period_halfword_1_register[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_spi_0:spi_0|spi_slave_select_reg[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_spi_0:spi_0|endofpacketvalue_reg[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|counter_snapshot[45],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|counter_snapshot[61],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|counter_snapshot[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|counter_snapshot[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|period_halfword_2_register[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|period_halfword_3_register[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|period_halfword_0_register[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|period_halfword_1_register[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|counter_snapshot[43],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|counter_snapshot[59],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|counter_snapshot[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|counter_snapshot[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|period_halfword_2_register[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|period_halfword_3_register[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|period_halfword_0_register[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|period_halfword_1_register[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_spi_0:spi_0|spi_slave_select_reg[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_spi_0:spi_0|endofpacketvalue_reg[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_spi_0:spi_0|spi_slave_select_reg[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_spi_0:spi_0|endofpacketvalue_reg[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|counter_snapshot[47],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|counter_snapshot[63],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|counter_snapshot[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|counter_snapshot[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|period_halfword_2_register[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|period_halfword_3_register[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|period_halfword_0_register[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|period_halfword_1_register[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_spi_0:spi_0|spi_slave_select_reg[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_spi_0:spi_0|endofpacketvalue_reg[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|counter_snapshot[46],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|counter_snapshot[62],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|counter_snapshot[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|counter_snapshot[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|period_halfword_2_register[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|period_halfword_3_register[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|period_halfword_0_register[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|period_halfword_1_register[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|counter_snapshot[37],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|counter_snapshot[53],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|counter_snapshot[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|counter_snapshot[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|period_halfword_2_register[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|period_halfword_3_register[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|period_halfword_0_register[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|period_halfword_1_register[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_spi_0:spi_0|endofpacketvalue_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_spi_0:spi_0|spi_slave_select_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_spi_0:spi_0|rx_holding_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_spi_0:spi_0|endofpacketvalue_reg[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_spi_0:spi_0|spi_slave_select_reg[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|counter_snapshot[42],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|counter_snapshot[58],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|counter_snapshot[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|counter_snapshot[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|period_halfword_2_register[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|period_halfword_3_register[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|period_halfword_0_register[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|period_halfword_1_register[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_clk_cnt:u_clk_cnt|start_hold_cnt_complete,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|start_hold_cnt_en,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|restart_setup_cnt_en,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_det:u_condt_det|bus_idle,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|mst_fsm_state.PRE_START,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txshifter:u_txshifter|mst_tx_chk_ack,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_spksupp:u_spksupp|scl_in_synced,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|stop_setup_cnt_en,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_spi_0:spi_0|tx_holding_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_spi_0:spi_0|shift_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|finalsoc_jtag_uart_0_scfifo_w:the_finalsoc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count|counter_reg_bit[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|finalsoc_jtag_uart_0_scfifo_w:the_finalsoc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count|counter_reg_bit[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|finalsoc_jtag_uart_0_scfifo_w:the_finalsoc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count|counter_reg_bit[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|finalsoc_jtag_uart_0_scfifo_w:the_finalsoc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count|counter_reg_bit[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|finalsoc_jtag_uart_0_scfifo_w:the_finalsoc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count|counter_reg_bit[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|finalsoc_jtag_uart_0_scfifo_w:the_finalsoc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count|counter_reg_bit[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|finalsoc_jtag_uart_0_scfifo_w:the_finalsoc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr|counter_reg_bit[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|finalsoc_jtag_uart_0_scfifo_w:the_finalsoc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr|counter_reg_bit[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|finalsoc_jtag_uart_0_scfifo_w:the_finalsoc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr|counter_reg_bit[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|finalsoc_jtag_uart_0_scfifo_w:the_finalsoc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr|counter_reg_bit[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|finalsoc_jtag_uart_0_scfifo_w:the_finalsoc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr|counter_reg_bit[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|finalsoc_jtag_uart_0_scfifo_w:the_finalsoc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr|counter_reg_bit[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|fifo_wr,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|finalsoc_jtag_uart_0_scfifo_w:the_finalsoc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalsoc_jtag_uart_0_alt_jtag_atlantic|rdata[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[106],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[106],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[85],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|d_byteenable[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|d_byteenable[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|counter_snapshot[52],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|counter_snapshot[36],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|counter_snapshot[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|counter_snapshot[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|period_halfword_3_register[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|period_halfword_2_register[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|period_halfword_1_register[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|period_halfword_0_register[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_spi_0:spi_0|rx_holding_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_spi_0:spi_0|endofpacketvalue_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_spi_0:spi_0|spi_slave_select_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|control_register[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|counter_snapshot[35],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|counter_snapshot[51],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|counter_snapshot[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|counter_snapshot[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|period_halfword_2_register[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|period_halfword_3_register[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|period_halfword_0_register[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|period_halfword_1_register[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_spi_0:spi_0|rx_holding_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_spi_0:spi_0|endofpacketvalue_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_spi_0:spi_0|spi_slave_select_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_spi_0:spi_0|rx_holding_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_spi_0:spi_0|spi_slave_select_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_spi_0:spi_0|endofpacketvalue_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|control_register[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|counter_snapshot[34],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|counter_snapshot[50],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|counter_snapshot[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|counter_snapshot[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|period_halfword_2_register[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|period_halfword_3_register[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|period_halfword_0_register[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|period_halfword_1_register[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_spi_0:spi_0|rx_holding_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_spi_0:spi_0|spi_slave_select_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_spi_0:spi_0|endofpacketvalue_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|counter_snapshot[33],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|counter_snapshot[49],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|counter_snapshot[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|counter_snapshot[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|period_halfword_2_register[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|period_halfword_3_register[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|period_halfword_0_register[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|period_halfword_1_register[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|counter_is_running,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|control_register[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_spi_0:spi_0|rx_holding_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_spi_0:spi_0|endofpacketvalue_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_sdram_pll:sdram_pll|finalsoc_sdram_pll_stdsync_sv6:stdsync2|finalsoc_sdram_pll_dffpipe_l2c:dffpipe3|dffe5a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|counter_snapshot[32],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|counter_snapshot[48],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|counter_snapshot[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|counter_snapshot[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|period_halfword_2_register[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|period_halfword_3_register[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|period_halfword_0_register[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|period_halfword_1_register[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|finalsoc_jtag_uart_0_scfifo_r:the_finalsoc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count|counter_reg_bit[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|finalsoc_jtag_uart_0_scfifo_r:the_finalsoc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count|counter_reg_bit[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|finalsoc_jtag_uart_0_scfifo_r:the_finalsoc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count|counter_reg_bit[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|finalsoc_jtag_uart_0_scfifo_r:the_finalsoc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count|counter_reg_bit[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|finalsoc_jtag_uart_0_scfifo_r:the_finalsoc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count|counter_reg_bit[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|finalsoc_jtag_uart_0_scfifo_r:the_finalsoc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count|counter_reg_bit[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|finalsoc_jtag_uart_0_scfifo_r:the_finalsoc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr|counter_reg_bit[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|finalsoc_jtag_uart_0_scfifo_r:the_finalsoc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr|counter_reg_bit[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|finalsoc_jtag_uart_0_scfifo_r:the_finalsoc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr|counter_reg_bit[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|finalsoc_jtag_uart_0_scfifo_r:the_finalsoc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr|counter_reg_bit[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|finalsoc_jtag_uart_0_scfifo_r:the_finalsoc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr|counter_reg_bit[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|finalsoc_jtag_uart_0_scfifo_r:the_finalsoc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr|counter_reg_bit[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalsoc_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalsoc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|ctrl_en_dly,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_spksupp:u_spksupp|sda_int_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_det:u_condt_det|scl_int_edge_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|sent_7bit_addr,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|rw_cmd,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo|empty_d1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo|empty_d2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalsoc_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|delayed_unxcounter_is_zeroxx0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_spi_0:spi_0|iTRDY_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_spi_0:spi_0|iROE_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_spi_0:spi_0|RRDY,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_spi_0:spi_0|iRRDY_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_spi_0:spi_0|iEOP_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_spi_0:spi_0|ROE,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_spi_0:spi_0|iTOE_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_spi_0:spi_0|TOE,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_spi_0:spi_0|iE_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|finalsoc_jtag_uart_0_scfifo_r:the_finalsoc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw|counter_reg_bit[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|finalsoc_jtag_uart_0_scfifo_r:the_finalsoc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw|counter_reg_bit[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|finalsoc_jtag_uart_0_scfifo_r:the_finalsoc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw|counter_reg_bit[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|finalsoc_jtag_uart_0_scfifo_r:the_finalsoc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw|counter_reg_bit[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|finalsoc_jtag_uart_0_scfifo_r:the_finalsoc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw|counter_reg_bit[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_spi_0:spi_0|data_to_cpu[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_hex_digits_pio:keyvol_1|data_out[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_hex_digits_pio:keyvol_2|data_out[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_hex_digits_pio:keyvol_3|data_out[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|readdata[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_keycode:keycode|data_out[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|scl_low[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|scl_high[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_rxshifter:u_rxshifter|rx_shifter[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_spi_0:spi_0|data_to_cpu[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_hex_digits_pio:keyvol_1|data_out[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_hex_digits_pio:keyvol_2|data_out[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_hex_digits_pio:keyvol_3|data_out[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_hex_digits_pio:keyvol_0|data_out[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|readdata[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_keycode:keycode|data_out[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|scl_low[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|scl_high[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_rxshifter:u_rxshifter|rx_shifter[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_hex_digits_pio:keyvol_3|data_out[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_spi_0:spi_0|data_to_cpu[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_hex_digits_pio:keyvol_1|data_out[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_hex_digits_pio:keyvol_2|data_out[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_hex_digits_pio:keyvol_0|data_out[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|readdata[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|scl_low[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|scl_high[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_hex_digits_pio:keyvol_2|data_out[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_hex_digits_pio:keyvol_3|data_out[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_spi_0:spi_0|data_to_cpu[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_hex_digits_pio:keyvol_1|data_out[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|scl_low[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|scl_high[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_hex_digits_pio:keyvol_0|data_out[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|readdata[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_hex_digits_pio:keyvol_2|data_out[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_hex_digits_pio:keyvol_3|data_out[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_spi_0:spi_0|data_to_cpu[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_hex_digits_pio:keyvol_1|data_out[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_hex_digits_pio:keyvol_0|data_out[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|readdata[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|finalsoc_jtag_uart_0_scfifo_r:the_finalsoc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|scl_low[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|scl_high[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|finalsoc_jtag_uart_0_scfifo_r:the_finalsoc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw|counter_reg_bit[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_hex_digits_pio:keyvol_3|data_out[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_spi_0:spi_0|data_to_cpu[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_hex_digits_pio:keyvol_1|data_out[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_hex_digits_pio:keyvol_2|data_out[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_hex_digits_pio:keyvol_0|data_out[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|readdata[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|scl_low[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|scl_high[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|scl_low[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|scl_high[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_hex_digits_pio:keyvol_0|data_out[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_hex_digits_pio:keyvol_1|data_out[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|readdata[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_spi_0:spi_0|data_to_cpu[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_hex_digits_pio:keyvol_2|data_out[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_hex_digits_pio:keyvol_3|data_out[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_spi_0:spi_0|data_to_cpu[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_hex_digits_pio:keyvol_2|data_out[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_hex_digits_pio:keyvol_3|data_out[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_hex_digits_pio:keyvol_1|data_out[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_hex_digits_pio:keyvol_0|data_out[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|readdata[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|scl_low[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|scl_high[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|rvalid,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|scl_low[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|scl_high[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_spi_0:spi_0|data_to_cpu[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_hex_digits_pio:keyvol_2|data_out[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_hex_digits_pio:keyvol_3|data_out[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_hex_digits_pio:keyvol_0|data_out[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_hex_digits_pio:keyvol_1|data_out[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|readdata[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|woverflow,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_hex_digits_pio:keyvol_2|data_out[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_hex_digits_pio:keyvol_3|data_out[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_hex_digits_pio:keyvol_1|data_out[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|readdata[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_keycode:keycode|data_out[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|scl_high[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|scl_low[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_rxshifter:u_rxshifter|rx_shifter[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_hex_digits_pio:keyvol_2|data_out[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_hex_digits_pio:keyvol_3|data_out[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_spi_0:spi_0|data_to_cpu[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_hex_digits_pio:keyvol_1|data_out[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|scl_low[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|scl_high[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_hex_digits_pio:keyvol_0|data_out[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|readdata[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|ac,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|finalsoc_jtag_uart_0_scfifo_w:the_finalsoc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw|counter_reg_bit[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|finalsoc_jtag_uart_0_scfifo_w:the_finalsoc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw|counter_reg_bit[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|finalsoc_jtag_uart_0_scfifo_w:the_finalsoc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw|counter_reg_bit[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|finalsoc_jtag_uart_0_scfifo_w:the_finalsoc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw|counter_reg_bit[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|finalsoc_jtag_uart_0_scfifo_w:the_finalsoc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw|counter_reg_bit[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|finalsoc_jtag_uart_0_scfifo_w:the_finalsoc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw|counter_reg_bit[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|finalsoc_jtag_uart_0_scfifo_w:the_finalsoc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|b_full,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|R_ctrl_shift_logical,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|R_ctrl_rot_right,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|start_done,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_det:u_condt_det|mst_arb_lost_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_rxshifter:u_rxshifter|mst_rx_shift_done_gen_dly,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txshifter:u_txshifter|mst_tx_shift_done_gen_dly,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|mst_fsm_state.BUS_HOLD,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|stop_state.STOP_LOAD,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|stop_state.STOP_IDLE,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|stop_scl_low_cnt_en,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_clk_cnt:u_clk_cnt|stop_scl_low_cnt_complete,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|restart_done,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_clk_cnt:u_clk_cnt|restart_hold_cnt_complete,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|restart_hold_cnt_en,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txshifter:u_txshifter|mst_tx_shift_done_gen,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|restart_state.RESTART_IDLE,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|mst_fsm_state.GEN_RESTART_7BIT,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|restart_scl_low_cnt_en,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_clk_cnt:u_clk_cnt|restart_setup_cnt_complete,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|restart_state.RESTART_SETUP,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|restart_state.RESTART_LOAD,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_clk_cnt:u_clk_cnt|restart_scl_low_cnt_complete,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|mst_fsm_state.GEN_START,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txshifter:u_txshifter|tx_shiftfsm_state.TX_CLK_LOAD,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txshifter:u_txshifter|tx_shifter[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txshifter:u_txshifter|tx_shifter[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txshifter:u_txshifter|tx_shifter[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txshifter:u_txshifter|tx_shifter[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txshifter:u_txshifter|tx_shifter[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txshifter:u_txshifter|tx_shifter[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txshifter:u_txshifter|tx_shifter[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txshifter:u_txshifter|tx_shifter[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txshifter:u_txshifter|mst_tx_scl_low_cnt_en,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_clk_cnt:u_clk_cnt|mst_tx_scl_low_cnt_complete,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txshifter:u_txshifter|mst_tx_scl_high_cnt_en,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_clk_cnt:u_clk_cnt|mst_tx_scl_high_cnt_complete,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txshifter:u_txshifter|tx_shiftfsm_state.TX_CLK_HIGH,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txshifter:u_txshifter|tx_shiftbit_counter[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txshifter:u_txshifter|tx_shiftbit_counter[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txshifter:u_txshifter|tx_shiftbit_counter[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|mst_tx_en,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txshifter:u_txshifter|tx_shiftbit_counter[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txshifter:u_txshifter|tx_shiftfsm_state.TX_IDLE,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_rxshifter:u_rxshifter|rx_shiftfsm_state.RX_CLK_LOAD,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_rxshifter:u_rxshifter|rx_shiftfsm_state.IDLE,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_rxshifter:u_rxshifter|mst_rx_scl_low_cnt_en,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_clk_cnt:u_clk_cnt|mst_rx_scl_low_cnt_complete,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_rxshifter:u_rxshifter|rx_shiftbit_counter[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_rxshifter:u_rxshifter|rx_shiftbit_counter[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_rxshifter:u_rxshifter|rx_shiftbit_counter[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_rxshifter:u_rxshifter|rx_shiftbit_counter[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|mst_fsm_state.TX_BYTE,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|gen_7bit_addr_state,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_det:u_condt_det|ack_det,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|mst_fsm_state.RX_BYTE,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_rxshifter:u_rxshifter|rx_shiftfsm_state.RX_CLK_HIGH,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_spksupp:u_spksupp|scl_int_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_rxshifter:u_rxshifter|mst_rx_scl_high_cnt_en,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_clk_cnt:u_clk_cnt|mst_rx_scl_high_cnt_complete,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_rxshifter:u_rxshifter|rx_shiftfsm_state.RX_HOLD,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|mstfsm_b2b_rxshift,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_rxshifter:u_rxshifter|mst_rx_shift_done_gen,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|rx_hold_flag,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo|read_address[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo|read_address[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo|write_address[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo|write_address[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo|empty_d1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo|empty_d2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txshifter:u_txshifter|tx_shifter[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txshifter:u_txshifter|tx_shifter[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|stop_done,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|stop_state.STOP_SETUP,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_clk_cnt:u_clk_cnt|stop_setup_cnt_complete,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|mst_fsm_state.GEN_STOP,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_spi_0:spi_0|tx_holding_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_spi_0:spi_0|shift_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_spi_0:spi_0|data_wr_strobe,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalsoc_jtag_uart_0_alt_jtag_atlantic|rst2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalsoc_jtag_uart_0_alt_jtag_atlantic|read2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalsoc_jtag_uart_0_alt_jtag_atlantic|read1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalsoc_jtag_uart_0_alt_jtag_atlantic|r_ena1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|r_val,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalsoc_jtag_uart_0_alt_jtag_atlantic|rdata[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|finalsoc_jtag_uart_0_scfifo_r:the_finalsoc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|b_full,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[34],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[34],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[35],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[35],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|d_byteenable[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|d_byteenable[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[108],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[108],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_hex_digits_pio:keyvol_2|data_out[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_hex_digits_pio:keyvol_3|data_out[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_hex_digits_pio:keyvol_1|data_out[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|readdata[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_keycode:keycode|data_out[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|scl_high[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|scl_low[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|rx_over,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|iser[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_rxshifter:u_rxshifter|rx_shifter[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_spi_0:spi_0|data_to_cpu[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_hex_digits_pio:keyvol_2|data_out[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_hex_digits_pio:keyvol_3|data_out[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_hex_digits_pio:keyvol_1|data_out[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|readdata[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_keycode:keycode|data_out[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_hex_digits_pio:hex_digits_pio|data_out[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|scl_high[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|scl_low[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|iser[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_rxshifter:u_rxshifter|rx_shifter[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_spi_0:spi_0|data_to_cpu[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_spi_0:spi_0|data_to_cpu[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_hex_digits_pio:keyvol_1|data_out[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_hex_digits_pio:keyvol_2|data_out[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_hex_digits_pio:keyvol_3|data_out[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|readdata[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_keycode:keycode|data_out[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_hex_digits_pio:hex_digits_pio|data_out[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|scl_high[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|scl_low[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|nack_det,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|iser[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_rxshifter:u_rxshifter|rx_shifter[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_key:key|readdata[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_spi_0:spi_0|data_to_cpu[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_sdram_pll:sdram_pll|pfdena_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_hex_digits_pio:keyvol_2|data_out[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_hex_digits_pio:keyvol_3|data_out[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_hex_digits_pio:keyvol_1|data_out[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|readdata[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_keycode:keycode|data_out[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_hex_digits_pio:hex_digits_pio|data_out[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|ctrl[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|ctrl[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|scl_low[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|scl_high[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|ctrl[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|iser[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_rxshifter:u_rxshifter|rx_shifter[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_usb_gpx:usb_irq|readdata[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_spi_0:spi_0|data_to_cpu[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_sdram_pll:sdram_pll|finalsoc_sdram_pll_stdsync_sv6:stdsync2|finalsoc_sdram_pll_dffpipe_l2c:dffpipe3|dffe6a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_hex_digits_pio:keyvol_2|data_out[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_hex_digits_pio:keyvol_3|data_out[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_hex_digits_pio:keyvol_1|data_out[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|readdata[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_keycode:keycode|data_out[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_hex_digits_pio:hex_digits_pio|data_out[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|read_0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|rx_data_rden_dly,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|rx_data_fifo_lvl_rden_dly,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|tfr_cmd_fifo_lvl_rden_dly,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|sda_hold_rden_dly,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|iser[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|iser_rden_dly,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|ctrl_rden_dly,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|scl_high[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|scl_low[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|scl_high_rden_dly,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|scl_low_rden_dly,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|mst_fsm_state.PRE_IDLE,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|idle_state,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|status_rden_dly,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo|internal_used[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|ctrl[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo|internal_used[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo|internal_used[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|ctrl[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|ctrl[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|isr_rden_dly,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_rxshifter:u_rxshifter|rx_shifter[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_rxshifter:u_rxshifter|push_rx_fifo_en_flp,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|mst_rx_en,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo|internal_used[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo|internal_used[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo|internal_used[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo|read_address[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo|read_address[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo|write_address[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo|write_address[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_key:key|readdata[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalsoc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|R_ctrl_wrctl_inst,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalsoc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|fifo_AF,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|pause_irq,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|ien_AF,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|ien_AE,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|fifo_AE,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalsoc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|control_register[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|timeout_occurred,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalsoc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_spi_0:spi_0|irq_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalsoc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|intr,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|R_ctrl_ld_signed,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|W_ienable_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|W_ienable_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|W_ienable_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|W_ienable_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator|av_readdata_pre[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keyvol_1_s1_translator|av_readdata_pre[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keyvol_2_s1_translator|av_readdata_pre[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keyvol_3_s1_translator|av_readdata_pre[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keyvol_0_s1_translator|av_readdata_pre[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator|av_readdata_pre[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|av_readdata_pre[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator|av_readdata_pre[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|readdata_dly2[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator|av_readdata_pre[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keyvol_1_s1_translator|av_readdata_pre[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keyvol_2_s1_translator|av_readdata_pre[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keyvol_3_s1_translator|av_readdata_pre[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keyvol_0_s1_translator|av_readdata_pre[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator|av_readdata_pre[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|av_readdata_pre[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator|av_readdata_pre[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|readdata_dly2[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keyvol_3_s1_translator|av_readdata_pre[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator|av_readdata_pre[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keyvol_1_s1_translator|av_readdata_pre[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keyvol_2_s1_translator|av_readdata_pre[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keyvol_0_s1_translator|av_readdata_pre[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator|av_readdata_pre[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator|av_readdata_pre[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|readdata_dly2[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keyvol_2_s1_translator|av_readdata_pre[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keyvol_3_s1_translator|av_readdata_pre[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator|av_readdata_pre[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keyvol_1_s1_translator|av_readdata_pre[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|readdata_dly2[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keyvol_0_s1_translator|av_readdata_pre[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator|av_readdata_pre[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator|av_readdata_pre[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keyvol_2_s1_translator|av_readdata_pre[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keyvol_3_s1_translator|av_readdata_pre[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator|av_readdata_pre[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keyvol_1_s1_translator|av_readdata_pre[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator|av_readdata_pre[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keyvol_0_s1_translator|av_readdata_pre[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator|av_readdata_pre[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|readdata_dly2[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keyvol_3_s1_translator|av_readdata_pre[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator|av_readdata_pre[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keyvol_1_s1_translator|av_readdata_pre[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keyvol_2_s1_translator|av_readdata_pre[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator|av_readdata_pre[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keyvol_0_s1_translator|av_readdata_pre[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator|av_readdata_pre[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|readdata_dly2[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|readdata_dly2[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator|av_readdata_pre[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keyvol_0_s1_translator|av_readdata_pre[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keyvol_1_s1_translator|av_readdata_pre[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator|av_readdata_pre[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator|av_readdata_pre[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keyvol_2_s1_translator|av_readdata_pre[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keyvol_3_s1_translator|av_readdata_pre[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator|av_readdata_pre[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keyvol_2_s1_translator|av_readdata_pre[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keyvol_3_s1_translator|av_readdata_pre[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keyvol_1_s1_translator|av_readdata_pre[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keyvol_0_s1_translator|av_readdata_pre[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator|av_readdata_pre[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|readdata_dly2[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|readdata_dly2[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator|av_readdata_pre[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keyvol_2_s1_translator|av_readdata_pre[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keyvol_3_s1_translator|av_readdata_pre[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keyvol_0_s1_translator|av_readdata_pre[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keyvol_1_s1_translator|av_readdata_pre[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator|av_readdata_pre[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keyvol_2_s1_translator|av_readdata_pre[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keyvol_3_s1_translator|av_readdata_pre[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keyvol_0_s1_translator|av_readdata_pre[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keyvol_1_s1_translator|av_readdata_pre[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator|av_readdata_pre[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|av_readdata_pre[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator|av_readdata_pre[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|readdata_dly2[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator|av_readdata_pre[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keyvol_2_s1_translator|av_readdata_pre[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keyvol_3_s1_translator|av_readdata_pre[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator|av_readdata_pre[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keyvol_1_s1_translator|av_readdata_pre[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|readdata_dly2[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keyvol_0_s1_translator|av_readdata_pre[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator|av_readdata_pre[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator|av_readdata_pre[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[2][67],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[2][85],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|D_valid,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|W_bstatus_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|W_estatus_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|mst_fsm_state.POP_TX_FIFO,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|pop_tx_fifo_state_dly,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|sda_hold[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|sda_hold[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|sda_hold[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|sda_hold[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|sda_hold[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|sda_hold[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|sda_hold[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|sda_hold[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|sda_hold[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|sda_hold[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|sda_hold[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|sda_hold[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|sda_hold[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|sda_hold[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|sda_hold[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|sda_hold[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txout:u_txout|sda_hold_cnt[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txout:u_txout|sda_hold_cnt[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txout:u_txout|sda_hold_cnt[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txout:u_txout|sda_hold_cnt[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txout:u_txout|sda_hold_cnt[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txout:u_txout|sda_hold_cnt[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txout:u_txout|sda_hold_cnt[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txout:u_txout|sda_hold_cnt[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txout:u_txout|sda_hold_cnt[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txout:u_txout|sda_hold_cnt[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txout:u_txout|sda_hold_cnt[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txout:u_txout|sda_hold_cnt[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txout:u_txout|sda_hold_cnt[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txout:u_txout|sda_hold_cnt[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txout:u_txout|sda_hold_cnt[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txout:u_txout|sda_hold_cnt[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txout:u_txout|clk_oe_nxt_dly,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|stop_scl_out,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|restart_scl_out,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txshifter:u_txshifter|mst_tx_scl_out,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_rxshifter:u_rxshifter|mst_rx_scl_out,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|restart_sda_out,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|start_sda_out,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txshifter:u_txshifter|mst_tx_sda_out,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|stop_sda_out,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_spi_0:spi_0|tx_holding_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_spi_0:spi_0|shift_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_spi_0:spi_0|slowcount[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_spi_0:spi_0|slowcount[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_spi_0:spi_0|slowcount[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_spi_0:spi_0|slowcount[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_spi_0:spi_0|state[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_spi_0:spi_0|state[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_spi_0:spi_0|state[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_spi_0:spi_0|state[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_spi_0:spi_0|state[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_spi_0:spi_0|wr_strobe,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_spi_0:spi_0|tx_holding_primed,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_spi_0:spi_0|spi_slave_select_holding_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalsoc_jtag_uart_0_alt_jtag_atlantic|rdata[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalsoc_jtag_uart_0_alt_jtag_atlantic|rvalid0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|t_dav,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[45],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[45],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[44],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[44],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[43],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[43],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[42],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[42],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[41],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[41],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[40],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[40],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[59],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[59],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[60],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[60],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[57],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[57],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[55],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[55],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[56],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[56],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[53],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[53],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[54],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[54],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[51],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[51],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[52],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[52],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[49],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[49],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[50],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[50],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[48],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[48],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[61],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[61],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[47],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[47],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[67],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[67],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[32],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[32],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[33],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[33],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[66],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_hex_digits_pio:keyvol_0|data_out[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_hex_digits_pio:keyvol_0|data_out[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_hex_digits_pio:keyvol_0|data_out[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_hex_digits_pio:keyvol_0|data_out[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_hex_digits_pio:keyvol_0|data_out[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_hex_digits_pio:keyvol_0|data_out[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_hex_digits_pio:keyvol_0|data_out[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keyvol_2_s1_translator|av_readdata_pre[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keyvol_3_s1_translator|av_readdata_pre[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keyvol_0_s1_translator|av_readdata_pre[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keyvol_1_s1_translator|av_readdata_pre[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator|av_readdata_pre[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|av_readdata_pre[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator|av_readdata_pre[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|readdata_dly2[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator|av_readdata_pre[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keyvol_2_s1_translator|av_readdata_pre[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keyvol_3_s1_translator|av_readdata_pre[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keyvol_0_s1_translator|av_readdata_pre[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keyvol_1_s1_translator|av_readdata_pre[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator|av_readdata_pre[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|av_readdata_pre[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator|av_readdata_pre[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|readdata_dly2[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator|av_readdata_pre[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator|av_readdata_pre[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keyvol_1_s1_translator|av_readdata_pre[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keyvol_2_s1_translator|av_readdata_pre[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keyvol_3_s1_translator|av_readdata_pre[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keyvol_0_s1_translator|av_readdata_pre[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator|av_readdata_pre[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|av_readdata_pre[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator|av_readdata_pre[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|readdata_dly2[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator|av_readdata_pre[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|av_readdata_pre[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keyvol_2_s1_translator|av_readdata_pre[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keyvol_3_s1_translator|av_readdata_pre[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keyvol_0_s1_translator|av_readdata_pre[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keyvol_1_s1_translator|av_readdata_pre[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator|av_readdata_pre[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|av_readdata_pre[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator|av_readdata_pre[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|readdata_dly2[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator|av_readdata_pre[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator|av_readdata_pre[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|av_readdata_pre[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keyvol_2_s1_translator|av_readdata_pre[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keyvol_3_s1_translator|av_readdata_pre[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keyvol_0_s1_translator|av_readdata_pre[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keyvol_1_s1_translator|av_readdata_pre[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator|av_readdata_pre[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|av_readdata_pre[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator|av_readdata_pre[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|rx_data_rden_dly2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|readdata_dly2[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|hbreak_pending,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|W_status_reg_pie,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|W_ipending_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|W_ipending_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|W_ipending_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|W_ipending_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|hbreak_enabled,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|W_control_rd_data[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|W_control_rd_data[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|W_control_rd_data[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|W_control_rd_data[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|av_ld_aligning_data,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|R_compare_op[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|E_src1[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|E_src1[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|E_src1[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|E_src1[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|E_invert_arith_src_msb,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|E_src2[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|R_compare_op[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|D_iw[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|D_iw[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|D_iw[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|D_iw[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|D_iw[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|D_iw[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|D_iw[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|D_iw[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|D_iw[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|R_ctrl_unsigned_lo_imm16,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|D_iw[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|R_ctrl_shift_rot_right,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|D_iw[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|D_iw[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|D_iw[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|R_ctrl_retaddr,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|R_ctrl_jmp_direct,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|D_iw[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|D_iw[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|D_iw[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|D_iw[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|D_iw[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|D_iw[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|D_iw[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|D_iw[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|R_ctrl_src_imm5_shift_rot,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|R_src2_use_imm,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|D_iw[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|R_ctrl_force_src2_zero,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|R_ctrl_hi_imm16,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_014|packet_in_progress,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_014|altera_merlin_arbitrator:arb|top_priority_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_014|altera_merlin_arbitrator:arb|top_priority_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_003|packet_in_progress,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_006|packet_in_progress,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_016|packet_in_progress,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_016|altera_merlin_arbitrator:arb|top_priority_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_016|altera_merlin_arbitrator:arb|top_priority_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_012|packet_in_progress,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_012|altera_merlin_arbitrator:arb|top_priority_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_012|altera_merlin_arbitrator:arb|top_priority_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_011|packet_in_progress,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_011|altera_merlin_arbitrator:arb|top_priority_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_011|altera_merlin_arbitrator:arb|top_priority_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_001|packet_in_progress,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_009|packet_in_progress,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_002|packet_in_progress,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_004|packet_in_progress,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux|packet_in_progress,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_018|packet_in_progress,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_018|altera_merlin_arbitrator:arb|top_priority_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_018|altera_merlin_arbitrator:arb|top_priority_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_008|packet_in_progress,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb|top_priority_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb|top_priority_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_017|packet_in_progress,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_017|altera_merlin_arbitrator:arb|top_priority_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_017|altera_merlin_arbitrator:arb|top_priority_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_007|packet_in_progress,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_015|packet_in_progress,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_015|altera_merlin_arbitrator:arb|top_priority_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_015|altera_merlin_arbitrator:arb|top_priority_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_3_s1_agent_rsp_fifo|mem[1][67],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_3_s1_agent_rsp_fifo|mem_used[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_3_s1_agent_rsp_fifo|mem[1][85],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_2_s1_agent_rsp_fifo|mem[1][67],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_2_s1_agent_rsp_fifo|mem_used[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_2_s1_agent_rsp_fifo|mem[1][85],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_1_s1_agent_rsp_fifo|mem[1][67],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_1_s1_agent_rsp_fifo|mem_used[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_1_s1_agent_rsp_fifo|mem[1][85],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_0_s1_agent_rsp_fifo|mem[1][67],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_0_s1_agent_rsp_fifo|mem_used[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_0_s1_agent_rsp_fifo|mem[1][85],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][67],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][85],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][67],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem_used[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][85],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][67],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][85],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][67],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][85],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][67],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][85],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[1][67],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem_used[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem_used[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[1][85],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_0_csr_translator|read_latency_shift_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][67],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem_used[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][85],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][67],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem_used[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][85],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][67],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem_used[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][85],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][67],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][85],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][67],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][85],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][67],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][85],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][67],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem_used[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][85],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][67],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem_used[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][85],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|R_valid,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|D_iw[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|D_iw[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|D_iw[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|D_iw[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|D_iw[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|R_dst_regnum[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|R_dst_regnum[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|R_dst_regnum[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|R_dst_regnum[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|R_dst_regnum[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|W_control_rd_data[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txout:u_txout|clk_oe,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txout:u_txout|data_oe,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_spi_0:spi_0|SCLK_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_spi_0:spi_0|shift_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_spi_0:spi_0|SSO_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_spi_0:spi_0|transmitting,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_spi_0:spi_0|stateZero,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_spi_0:spi_0|spi_slave_select_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_usb_rst:usb_rst|data_out,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalsoc_jtag_uart_0_alt_jtag_atlantic|rvalid,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem_used[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_010|packet_in_progress,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_010|altera_merlin_arbitrator:arb|top_priority_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_010|altera_merlin_arbitrator:arb|top_priority_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|D_iw[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|D_iw[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|D_iw[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|D_iw[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|D_iw[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem_used[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_002|saved_grant[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_018|saved_grant[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux|saved_grant[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_003|saved_grant[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|R_ctrl_br,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|W_cmp_result,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|R_ctrl_br_uncond,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|R_ctrl_uncond_cti_non_br,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|R_ctrl_break,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|R_ctrl_exception,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|R_ctrl_ld,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|E_src2[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|E_src2[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|E_src2[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|E_src2[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|E_src2[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|E_src2[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|E_src2[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|E_src2[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|E_src2[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|E_src2[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|E_src2[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|R_ctrl_shift_rot,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|R_ctrl_br_cmp,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|R_ctrl_rd_ctl_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|R_ctrl_logic,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|R_logic_op[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|R_logic_op[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|E_src1[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|E_src2[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|E_src1[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|E_src2[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|E_src2[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|E_src2[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|E_alu_sub,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|E_src2[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keyvol_0_s1_translator|wait_latency_counter[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_014|saved_grant[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keyvol_0_s1_translator|wait_latency_counter[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_0_s1_agent_rsp_fifo|mem_used[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_014|saved_grant[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_003|saved_grant[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|wait_latency_counter[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem_used[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_006|saved_grant[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_006|saved_grant[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|wait_latency_counter[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keyvol_2_s1_translator|wait_latency_counter[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_2_s1_agent_rsp_fifo|mem_used[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_016|saved_grant[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keyvol_2_s1_translator|wait_latency_counter[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_016|saved_grant[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem_used[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_012|saved_grant[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_012|saved_grant[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_011|saved_grant[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_011|saved_grant[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_001|saved_grant[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_001|saved_grant[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator|wait_latency_counter[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem_used[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_009|saved_grant[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_009|saved_grant[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator|wait_latency_counter[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem_used[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_002|saved_grant[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux|saved_grant[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|av_waitrequest,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator|wait_latency_counter[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator|wait_latency_counter[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem_used[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_018|saved_grant[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|wait_latency_counter[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem_used[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_008|saved_grant[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_008|saved_grant[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|wait_latency_counter[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keyvol_3_s1_translator|wait_latency_counter[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_3_s1_agent_rsp_fifo|mem_used[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_017|saved_grant[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keyvol_3_s1_translator|wait_latency_counter[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_017|saved_grant[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|wait_latency_counter[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem_used[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_007|saved_grant[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_007|saved_grant[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|wait_latency_counter[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keyvol_1_s1_translator|wait_latency_counter[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_1_s1_agent_rsp_fifo|mem_used[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_015|saved_grant[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keyvol_1_s1_translator|wait_latency_counter[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_015|saved_grant[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_3_s1_agent_rsp_fifo|mem[0][67],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_3_s1_agent_rsp_fifo|mem[0][85],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keyvol_3_s1_translator|read_latency_shift_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_2_s1_agent_rsp_fifo|mem[0][67],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_2_s1_agent_rsp_fifo|mem[0][85],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keyvol_2_s1_translator|read_latency_shift_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_1_s1_agent_rsp_fifo|mem[0][67],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_1_s1_agent_rsp_fifo|mem[0][85],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keyvol_1_s1_translator|read_latency_shift_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_0_s1_agent_rsp_fifo|mem[0][67],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keyvol_0_s1_agent_rsp_fifo|mem[0][85],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keyvol_0_s1_translator|read_latency_shift_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][67],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][85],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator|read_latency_shift_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][67],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][85],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|read_latency_shift_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][67],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][85],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|read_latency_shift_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][67],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][85],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator|read_latency_shift_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][67],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][85],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[0][67],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[0][85],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_0_csr_translator|read_latency_shift_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][67],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][85],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator|read_latency_shift_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][67],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][85],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|read_latency_shift_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][67],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][85],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|read_latency_shift_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][67],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][85],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|read_latency_shift_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][67],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][85],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|read_latency_shift_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][67],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][85],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][67],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][85],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator|read_latency_shift_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|read_latency_shift_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][67],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][85],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|E_new_inst,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_013|packet_in_progress,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_013|altera_merlin_arbitrator:arb|top_priority_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_013|altera_merlin_arbitrator:arb|top_priority_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_sdram_pll:sdram_pll|prev_reset,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|d_writedata[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|d_writedata[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|d_writedata[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|d_writedata[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|d_writedata[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|d_writedata[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator|wait_latency_counter[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator|wait_latency_counter[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem_used[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_010|saved_grant[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_010|saved_grant[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|d_writedata[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|d_writedata[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|d_writedata[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|d_writedata[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|d_writedata[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|d_writedata[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|d_writedata[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|d_writedata[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|d_writedata[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator|wait_latency_counter[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator|wait_latency_counter[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|F_pc[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|F_pc[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem_used[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|F_pc[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|F_pc[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|F_pc[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|F_pc[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|F_pc[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|F_pc[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|F_pc[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|F_pc[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|F_pc[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|F_pc[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|F_pc[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|F_pc[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|F_pc[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|F_pc[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|F_pc[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|F_pc[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|F_pc[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|F_pc[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|F_pc[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|F_pc[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|F_pc[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|F_pc[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|F_pc[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|i_read,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|F_pc[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|d_read,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalsoc_jtag_uart_0_alt_jtag_atlantic|rst1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_013|saved_grant[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_013|saved_grant[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|d_writedata[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_leds_pio:leds_pio|data_out[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_leds_pio:leds_pio|data_out[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_hex_digits_pio:hex_digits_pio|data_out[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_hex_digits_pio:hex_digits_pio|data_out[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_hex_digits_pio:hex_digits_pio|data_out[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_hex_digits_pio:hex_digits_pio|data_out[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_hex_digits_pio:hex_digits_pio|data_out[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_hex_digits_pio:hex_digits_pio|data_out[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_hex_digits_pio:hex_digits_pio|data_out[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_hex_digits_pio:hex_digits_pio|data_out[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_leds_pio:leds_pio|data_out[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_leds_pio:leds_pio|data_out[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_hex_digits_pio:hex_digits_pio|data_out[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_hex_digits_pio:hex_digits_pio|data_out[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_hex_digits_pio:hex_digits_pio|data_out[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_hex_digits_pio:hex_digits_pio|data_out[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_leds_pio:leds_pio|data_out[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_leds_pio:leds_pio|data_out[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_leds_pio:leds_pio|data_out[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_leds_pio:leds_pio|data_out[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_leds_pio:leds_pio|data_out[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_leds_pio:leds_pio|data_out[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_leds_pio:leds_pio|data_out[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_leds_pio:leds_pio|data_out[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_leds_pio:leds_pio|data_out[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_leds_pio:leds_pio|data_out[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|d_writedata[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|d_writedata[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|d_writedata[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|d_writedata[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|d_writedata[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|d_writedata[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|d_writedata[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|d_writedata[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_spksupp:u_spksupp|sda_spike_cnt[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_spksupp:u_spksupp|sda_spike_cnt[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_spksupp:u_spksupp|sda_spike_cnt[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_spksupp:u_spksupp|sda_spike_cnt[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_spksupp:u_spksupp|sda_spike_cnt[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_spksupp:u_spksupp|sda_spike_cnt[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_spksupp:u_spksupp|sda_spike_cnt[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_spksupp:u_spksupp|sda_spike_cnt[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_spksupp:u_spksupp|scl_spike_cnt[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_spksupp:u_spksupp|scl_spike_cnt[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_spksupp:u_spksupp|scl_spike_cnt[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_spksupp:u_spksupp|scl_spike_cnt[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_spksupp:u_spksupp|scl_spike_cnt[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_spksupp:u_spksupp|scl_spike_cnt[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_spksupp:u_spksupp|scl_spike_cnt[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_spksupp:u_spksupp|scl_spike_cnt[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_clk_cnt:u_clk_cnt|clk_cnt[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_clk_cnt:u_clk_cnt|clk_cnt[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_clk_cnt:u_clk_cnt|clk_cnt[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_clk_cnt:u_clk_cnt|clk_cnt[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_clk_cnt:u_clk_cnt|clk_cnt[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_clk_cnt:u_clk_cnt|clk_cnt[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_clk_cnt:u_clk_cnt|clk_cnt[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_clk_cnt:u_clk_cnt|clk_cnt[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_clk_cnt:u_clk_cnt|clk_cnt[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_clk_cnt:u_clk_cnt|clk_cnt[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_clk_cnt:u_clk_cnt|clk_cnt[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_clk_cnt:u_clk_cnt|clk_cnt[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_clk_cnt:u_clk_cnt|clk_cnt[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_clk_cnt:u_clk_cnt|clk_cnt[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_clk_cnt:u_clk_cnt|clk_cnt[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_clk_cnt:u_clk_cnt|clk_cnt[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|internal_counter[63],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|internal_counter[62],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|internal_counter[61],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|internal_counter[60],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|internal_counter[59],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|internal_counter[58],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|internal_counter[57],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|internal_counter[56],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|internal_counter[55],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|internal_counter[54],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|internal_counter[53],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|internal_counter[52],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|internal_counter[51],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|internal_counter[50],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|internal_counter[49],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|internal_counter[48],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|internal_counter[47],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|internal_counter[46],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|internal_counter[45],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|internal_counter[44],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|internal_counter[43],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|internal_counter[42],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|internal_counter[41],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|internal_counter[40],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|internal_counter[39],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|internal_counter[38],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|internal_counter[37],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|internal_counter[36],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|internal_counter[35],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|internal_counter[34],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|internal_counter[33],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|internal_counter[32],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|internal_counter[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|internal_counter[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|internal_counter[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|internal_counter[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|internal_counter[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|internal_counter[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|internal_counter[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|internal_counter[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|internal_counter[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|internal_counter[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|internal_counter[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|internal_counter[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|internal_counter[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|internal_counter[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|internal_counter[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|internal_counter[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|internal_counter[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|internal_counter[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|internal_counter[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|internal_counter[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|internal_counter[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|internal_counter[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|internal_counter[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|internal_counter[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|internal_counter[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|internal_counter[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|internal_counter[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|internal_counter[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|internal_counter[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|internal_counter[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|internal_counter[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_timer_0:timer_0|internal_counter[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|W_alu_result[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|W_alu_result[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|W_alu_result[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|W_alu_result[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|E_shift_rot_result[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_spi_0:spi_0|data_to_cpu[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|E_shift_rot_result[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|arblost_det,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|E_shift_rot_result[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|E_shift_rot_result[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|W_alu_result[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|E_shift_rot_result[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|E_src2[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|E_src2[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|E_src2[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|E_shift_rot_result[28],Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller|r_sync_rst,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|finalsoc_sdram_pll:sdram_pll|prev_reset,finalsoc:rhythm_game_synthesizer|finalsoc_sdram_pll:sdram_pll|finalsoc_sdram_pll_altpll_a9g2:sd1|wire_pll7_locked,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|finalsoc_sdram_pll:sdram_pll|prev_reset,finalsoc:rhythm_game_synthesizer|finalsoc_sdram_pll:sdram_pll|finalsoc_sdram_pll_altpll_a9g2:sd1|pll_lock_sync,Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|finalsoc_sdram_pll:sdram_pll|prev_reset,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|m_addr[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|m_addr[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|m_addr[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|m_addr[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|m_addr[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|m_addr[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|m_addr[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|m_addr[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|m_addr[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|m_addr[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|oe,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byteen_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byteen_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][55],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][55],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][58],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][56],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][88],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][91],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][55],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][58],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][56],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][49],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][67],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][90],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][88],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][91],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][55],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][58],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][56],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][49],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][67],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|rd_valid[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][90],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|za_data[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|za_data[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|za_data[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|za_data[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|za_data[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|za_data[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|za_data[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|za_data[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|za_data[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|za_data[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|za_data[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][88],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][91],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][55],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][58],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][56],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][49],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][67],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|rd_valid[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][90],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|za_data[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|za_data[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|za_data[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|za_data[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|za_data[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][88],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][91],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][55],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][58],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][56],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][49],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][67],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|rd_valid[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][90],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][88],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][91],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[73],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[73],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][55],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][58],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][56],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][49],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][67],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|za_valid,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][90],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][88],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][91],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][55],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][58],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[74],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[74],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][56],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][49],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][67],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][90],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|i_count[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[106],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[106],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][88],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][91],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][58],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][56],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][49],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[85],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][67],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_valid,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][90],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|i_next.010,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|i_next.000,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|i_next.101,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|i_count[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|i_count[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|i_next.111,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|m_count[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][88],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][91],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][49],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][67],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_valid,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][90],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|endofpacket_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_005|packet_in_progress,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[108],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[108],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|count[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|m_data[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|m_data[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|m_data[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|m_data[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|m_data[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|m_data[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|m_data[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|m_data[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|m_data[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|m_data[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|m_data[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|m_data[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|m_data[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|m_data[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|m_data[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|m_data[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|i_state.001,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|i_state.010,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|i_state.011,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|ack_refresh_request,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|refresh_counter[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|refresh_counter[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|refresh_counter[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|refresh_counter[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|refresh_counter[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|refresh_counter[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|refresh_counter[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|refresh_counter[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|refresh_counter[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|refresh_counter[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|refresh_counter[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|refresh_counter[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|refresh_counter[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|refresh_counter[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|i_state.000,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|m_next.000000001,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|i_state.101,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|i_state.111,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|m_next.000010000,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|m_count[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|m_next.000001000,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[59],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[59],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[60],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[60],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[53],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[53],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[54],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[54],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[51],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[51],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[52],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[52],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[50],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[50],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[61],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[61],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|finalsoc_sdram_input_efifo_module:the_finalsoc_sdram_input_efifo_module|wr_address,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[47],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[47],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[67],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[67],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|use_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|finalsoc_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|i_cmd[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|i_cmd[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|i_cmd[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|m_next.010000000,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|refresh_request,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|i_cmd[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|m_state.000100000,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|m_state.000000100,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|m_state.100000000,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|m_state.010000000,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|m_state.000000001,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|init_done,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|m_state.001000000,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|i_addr[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|m_state.000010000,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|m_state.000001000,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|finalsoc_sdram_input_efifo_module:the_finalsoc_sdram_input_efifo_module|rd_address,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|finalsoc_sdram_input_efifo_module:the_finalsoc_sdram_input_efifo_module|entries[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|finalsoc_sdram_input_efifo_module:the_finalsoc_sdram_input_efifo_module|entries[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|f_pop,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|m_state.000000010,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|m_cmd[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|m_cmd[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|m_cmd[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|m_cmd[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|m_dqm[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|m_dqm[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|m_bank[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|m_bank[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|m_addr[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|m_addr[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_sdram:sdram|m_addr[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,finalsoc:rhythm_game_synthesizer|finalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg[0],Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a30~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a30~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a30~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a30~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a30~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a30~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a30~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a30~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a30~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a30,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a24~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a24~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a24~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a24~porta_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a24~porta_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a24~porta_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a24~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a24~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a24~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a24~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a24~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a24~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a24~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a24~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a24~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a24~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a24,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a26~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a26~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a26~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a26~porta_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a26~porta_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a26~porta_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a26~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a26~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a26~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a26~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a26~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a26~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a26~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a26~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a26~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a26~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a26,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a4~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a4~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a4~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a4~porta_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a4~porta_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a4~porta_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a4~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a4~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a4~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a4~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a4~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a4~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a4~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a4~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a4~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a4~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a6~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a6~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a6~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a6~porta_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a6~porta_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a6~porta_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a6~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a6~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a6~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a6~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a6~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a6~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a6~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a6~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a6~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a6~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a0~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a0~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a0~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a0~porta_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a0~porta_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a0~porta_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a0~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a0~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a0~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a0~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a0~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a0~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a0~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a0~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a0~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a0~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a2~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a2~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a2~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a2~porta_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a2~porta_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a2~porta_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a2~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a2~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a2~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a2~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a2~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a2~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a2~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a2~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a2~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a2~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a20~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a20~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a20~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a20~porta_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a20~porta_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a20~porta_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a20~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a20~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a20~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a20~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a20~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a20~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a20~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a20~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a20~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a20~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a20,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a22~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a22~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a22~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a22~porta_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a22~porta_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a22~porta_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a22~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a22~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a22~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a22~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a22~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a22~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a22~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a22~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a22~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a22~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a22,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a16~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a16~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a16~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a16~porta_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a16~porta_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a16~porta_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a16~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a16~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a16~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a16~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a16~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a16~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a16~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a16~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a16~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a16~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a16,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a18~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a18~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a18~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a18~porta_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a18~porta_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a18~porta_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a18~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a18~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a18~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a18~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a18~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a18~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a18~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a18~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a18~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a18~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a18,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a33~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a33~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a33~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a33~porta_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a33~porta_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a33~porta_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a33~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a33~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a33~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a33~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a33~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a33~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a33~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a33~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a33~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a33~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a33,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a41~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a41~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a41~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a41~porta_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a41~porta_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a41~porta_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a41~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a41~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a41~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a41~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a41~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a41~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a41~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a41~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a41~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a41~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a41,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a35~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a35~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a35~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a35~porta_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a35~porta_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a35~porta_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a35~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a35~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a35~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a35~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a35~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a35~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a35~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a35~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a35~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a35~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a35,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a43~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a43~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a43~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a43~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a43~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a43~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a43~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a43~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a43~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a43~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a43~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a43~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a43~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a43,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a37~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a37~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a37~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a37~porta_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a37~porta_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a37~porta_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a37~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a37~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a37~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a37~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a37~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a37~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a37~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a37~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a37~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a37~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a37,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a39~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a39~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a39~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a39~porta_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a39~porta_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a39~porta_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a39~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a39~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a39~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a39~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a39~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a39~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a39~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a39~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a39~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a39~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a39,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a13~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a13~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a13~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a13~porta_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a13~porta_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a13~porta_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a13~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a13~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a13~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a13~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a13~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a13~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a13~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a13~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a13~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a13~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a13,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a15~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a15~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a15~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a15~porta_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a15~porta_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a15~porta_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a15~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a15~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a15~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a15~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a15~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a15~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a15~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a15~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a15~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a15~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a15,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a9~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a9~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a9~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a9~porta_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a9~porta_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a9~porta_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a9~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a9~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a9~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a9~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a9~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a9~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a9~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a9~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a9~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a9~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a11~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a11~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a11~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a11~porta_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a11~porta_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a11~porta_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a11~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a11~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a11~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a11~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a11~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a11~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a11~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a11~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a11~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a11~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a29~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a29~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a29~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a29~porta_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a29~porta_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a29~porta_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a29~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a29~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a29~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a29~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a29~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a29~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a29~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a29~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a29~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a29~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a29,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a31~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a31~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a31~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a31~porta_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a31~porta_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a31~porta_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a31~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a31~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a31~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a31~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a31~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a31~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a31~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a31~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a31~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a31~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a31,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a25~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a25~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a25~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a25~porta_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a25~porta_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a25~porta_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a25~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a25~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a25~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a25~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a25~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a25~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a25~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a25~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a25~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a25~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a25,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a27~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a27~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a27~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a27~porta_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a27~porta_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a27~porta_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a27~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a27~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a27~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a27~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a27~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a27~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a27~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a27~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a27~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a27~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a27,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a5~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a5~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a5~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a5~porta_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a5~porta_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a5~porta_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a5~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a5~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a5~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a5~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a5~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a5~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a5~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a5~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a5~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a5~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a7~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a7~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a7~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a7~porta_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a7~porta_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a7~porta_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a7~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a7~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a7~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a7~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a7~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a7~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a7~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a7~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a7~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a7~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a1~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a1~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a1~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a1~porta_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a1~porta_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a1~porta_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a1~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a1~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a1~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a1~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a1~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a1~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a1~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a1~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a1~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a1~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a3~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a3~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a3~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a3~porta_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a3~porta_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a3~porta_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a3~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a3~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a3~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a3~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a3~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a3~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a3~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a3~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a3~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a3~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a21~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a21~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a21~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a21~porta_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a21~porta_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a21~porta_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a21~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a21~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a21~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a21~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a21~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a21~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a21~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a21~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a21~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a21~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a21,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a23~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a23~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a23~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a23~porta_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a23~porta_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a23~porta_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a23~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a23~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a23~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a23~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a23~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a23~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a23~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a23~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a23~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a23~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a23,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a17~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a17~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a17~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a17~porta_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a17~porta_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a17~porta_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a17~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a17~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a17~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a17~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a17~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a17~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a17~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a17~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a17~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a17~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a17,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a19~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a19~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a19~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a19~porta_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a19~porta_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a19~porta_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a19~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a19~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a19~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a19~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a19~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a19~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a19~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a19~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a19~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a19~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a19,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|sine_rom:sine|altsyncram:memory_rtl_0|altsyncram_9f51:auto_generated|ram_block1a1~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|sine_rom:sine|altsyncram:memory_rtl_0|altsyncram_9f51:auto_generated|ram_block1a1~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|sine_rom:sine|altsyncram:memory_rtl_0|altsyncram_9f51:auto_generated|ram_block1a1~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|sine_rom:sine|altsyncram:memory_rtl_0|altsyncram_9f51:auto_generated|ram_block1a1~porta_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|sine_rom:sine|altsyncram:memory_rtl_0|altsyncram_9f51:auto_generated|ram_block1a1~porta_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|sine_rom:sine|altsyncram:memory_rtl_0|altsyncram_9f51:auto_generated|ram_block1a1~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|sine_rom:sine|altsyncram:memory_rtl_0|altsyncram_9f51:auto_generated|ram_block1a1~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|sine_rom:sine|altsyncram:memory_rtl_0|altsyncram_9f51:auto_generated|ram_block1a1~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|sine_rom:sine|altsyncram:memory_rtl_0|altsyncram_9f51:auto_generated|ram_block1a1~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|sine_rom:sine|altsyncram:memory_rtl_0|altsyncram_9f51:auto_generated|ram_block1a1~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|sine_rom:sine|altsyncram:memory_rtl_0|altsyncram_9f51:auto_generated|ram_block1a1~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|sine_rom:sine|altsyncram:memory_rtl_0|altsyncram_9f51:auto_generated|ram_block1a1~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|sine_rom:sine|altsyncram:memory_rtl_0|altsyncram_9f51:auto_generated|ram_block1a1~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|sine_rom:sine|altsyncram:memory_rtl_0|altsyncram_9f51:auto_generated|ram_block1a1~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|sine_rom:sine|altsyncram:memory_rtl_0|altsyncram_9f51:auto_generated|ram_block1a1~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|sine_rom:sine|altsyncram:memory_rtl_0|altsyncram_9f51:auto_generated|ram_block1a1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|sine_rom:sine|altsyncram:memory_rtl_0|altsyncram_9f51:auto_generated|ram_block1a0~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|sine_rom:sine|altsyncram:memory_rtl_0|altsyncram_9f51:auto_generated|ram_block1a0~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|sine_rom:sine|altsyncram:memory_rtl_0|altsyncram_9f51:auto_generated|ram_block1a0~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|sine_rom:sine|altsyncram:memory_rtl_0|altsyncram_9f51:auto_generated|ram_block1a0~porta_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|sine_rom:sine|altsyncram:memory_rtl_0|altsyncram_9f51:auto_generated|ram_block1a0~porta_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|sine_rom:sine|altsyncram:memory_rtl_0|altsyncram_9f51:auto_generated|ram_block1a0~porta_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|sine_rom:sine|altsyncram:memory_rtl_0|altsyncram_9f51:auto_generated|ram_block1a0~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|sine_rom:sine|altsyncram:memory_rtl_0|altsyncram_9f51:auto_generated|ram_block1a0~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|sine_rom:sine|altsyncram:memory_rtl_0|altsyncram_9f51:auto_generated|ram_block1a0~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|sine_rom:sine|altsyncram:memory_rtl_0|altsyncram_9f51:auto_generated|ram_block1a0~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|sine_rom:sine|altsyncram:memory_rtl_0|altsyncram_9f51:auto_generated|ram_block1a0~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|sine_rom:sine|altsyncram:memory_rtl_0|altsyncram_9f51:auto_generated|ram_block1a0~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|sine_rom:sine|altsyncram:memory_rtl_0|altsyncram_9f51:auto_generated|ram_block1a0~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|sine_rom:sine|altsyncram:memory_rtl_0|altsyncram_9f51:auto_generated|ram_block1a0~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|sine_rom:sine|altsyncram:memory_rtl_0|altsyncram_9f51:auto_generated|ram_block1a0~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|sine_rom:sine|altsyncram:memory_rtl_0|altsyncram_9f51:auto_generated|ram_block1a0~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|sine_rom:sine|altsyncram:memory_rtl_0|altsyncram_9f51:auto_generated|ram_block1a0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|sawtooth_rom:saw|altsyncram:memory_rtl_0|altsyncram_tb61:auto_generated|ram_block1a0~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|sawtooth_rom:saw|altsyncram:memory_rtl_0|altsyncram_tb61:auto_generated|ram_block1a0~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|sawtooth_rom:saw|altsyncram:memory_rtl_0|altsyncram_tb61:auto_generated|ram_block1a0~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|sawtooth_rom:saw|altsyncram:memory_rtl_0|altsyncram_tb61:auto_generated|ram_block1a0~porta_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|sawtooth_rom:saw|altsyncram:memory_rtl_0|altsyncram_tb61:auto_generated|ram_block1a0~porta_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|sawtooth_rom:saw|altsyncram:memory_rtl_0|altsyncram_tb61:auto_generated|ram_block1a0~porta_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|sawtooth_rom:saw|altsyncram:memory_rtl_0|altsyncram_tb61:auto_generated|ram_block1a0~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|sawtooth_rom:saw|altsyncram:memory_rtl_0|altsyncram_tb61:auto_generated|ram_block1a0~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|sawtooth_rom:saw|altsyncram:memory_rtl_0|altsyncram_tb61:auto_generated|ram_block1a0~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|sawtooth_rom:saw|altsyncram:memory_rtl_0|altsyncram_tb61:auto_generated|ram_block1a0~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|sawtooth_rom:saw|altsyncram:memory_rtl_0|altsyncram_tb61:auto_generated|ram_block1a0~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|sawtooth_rom:saw|altsyncram:memory_rtl_0|altsyncram_tb61:auto_generated|ram_block1a0~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|sawtooth_rom:saw|altsyncram:memory_rtl_0|altsyncram_tb61:auto_generated|ram_block1a0~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|sawtooth_rom:saw|altsyncram:memory_rtl_0|altsyncram_tb61:auto_generated|ram_block1a0~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|sawtooth_rom:saw|altsyncram:memory_rtl_0|altsyncram_tb61:auto_generated|ram_block1a0~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|sawtooth_rom:saw|altsyncram:memory_rtl_0|altsyncram_tb61:auto_generated|ram_block1a0~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|sawtooth_rom:saw|altsyncram:memory_rtl_0|altsyncram_tb61:auto_generated|ram_block1a0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|sawtooth_rom:saw|altsyncram:memory_rtl_0|altsyncram_tb61:auto_generated|ram_block1a1~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|sawtooth_rom:saw|altsyncram:memory_rtl_0|altsyncram_tb61:auto_generated|ram_block1a1~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|sawtooth_rom:saw|altsyncram:memory_rtl_0|altsyncram_tb61:auto_generated|ram_block1a1~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|sawtooth_rom:saw|altsyncram:memory_rtl_0|altsyncram_tb61:auto_generated|ram_block1a1~porta_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|sawtooth_rom:saw|altsyncram:memory_rtl_0|altsyncram_tb61:auto_generated|ram_block1a1~porta_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|sawtooth_rom:saw|altsyncram:memory_rtl_0|altsyncram_tb61:auto_generated|ram_block1a1~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|sawtooth_rom:saw|altsyncram:memory_rtl_0|altsyncram_tb61:auto_generated|ram_block1a1~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|sawtooth_rom:saw|altsyncram:memory_rtl_0|altsyncram_tb61:auto_generated|ram_block1a1~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|sawtooth_rom:saw|altsyncram:memory_rtl_0|altsyncram_tb61:auto_generated|ram_block1a1~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|sawtooth_rom:saw|altsyncram:memory_rtl_0|altsyncram_tb61:auto_generated|ram_block1a1~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|sawtooth_rom:saw|altsyncram:memory_rtl_0|altsyncram_tb61:auto_generated|ram_block1a1~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|sawtooth_rom:saw|altsyncram:memory_rtl_0|altsyncram_tb61:auto_generated|ram_block1a1~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|sawtooth_rom:saw|altsyncram:memory_rtl_0|altsyncram_tb61:auto_generated|ram_block1a1~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|sawtooth_rom:saw|altsyncram:memory_rtl_0|altsyncram_tb61:auto_generated|ram_block1a1~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|sawtooth_rom:saw|altsyncram:memory_rtl_0|altsyncram_tb61:auto_generated|ram_block1a1~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|sawtooth_rom:saw|altsyncram:memory_rtl_0|altsyncram_tb61:auto_generated|ram_block1a1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|square_rom:square|altsyncram:memory_rtl_0|altsyncram_dt51:auto_generated|ram_block1a0~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|square_rom:square|altsyncram:memory_rtl_0|altsyncram_dt51:auto_generated|ram_block1a0~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|square_rom:square|altsyncram:memory_rtl_0|altsyncram_dt51:auto_generated|ram_block1a0~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|square_rom:square|altsyncram:memory_rtl_0|altsyncram_dt51:auto_generated|ram_block1a0~porta_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|square_rom:square|altsyncram:memory_rtl_0|altsyncram_dt51:auto_generated|ram_block1a0~porta_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|square_rom:square|altsyncram:memory_rtl_0|altsyncram_dt51:auto_generated|ram_block1a0~porta_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|square_rom:square|altsyncram:memory_rtl_0|altsyncram_dt51:auto_generated|ram_block1a0~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|square_rom:square|altsyncram:memory_rtl_0|altsyncram_dt51:auto_generated|ram_block1a0~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|square_rom:square|altsyncram:memory_rtl_0|altsyncram_dt51:auto_generated|ram_block1a0~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|square_rom:square|altsyncram:memory_rtl_0|altsyncram_dt51:auto_generated|ram_block1a0~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|square_rom:square|altsyncram:memory_rtl_0|altsyncram_dt51:auto_generated|ram_block1a0~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|square_rom:square|altsyncram:memory_rtl_0|altsyncram_dt51:auto_generated|ram_block1a0~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|square_rom:square|altsyncram:memory_rtl_0|altsyncram_dt51:auto_generated|ram_block1a0~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|square_rom:square|altsyncram:memory_rtl_0|altsyncram_dt51:auto_generated|ram_block1a0~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|square_rom:square|altsyncram:memory_rtl_0|altsyncram_dt51:auto_generated|ram_block1a0~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|square_rom:square|altsyncram:memory_rtl_0|altsyncram_dt51:auto_generated|ram_block1a0~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|square_rom:square|altsyncram:memory_rtl_0|altsyncram_dt51:auto_generated|ram_block1a0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|square_rom:square|altsyncram:memory_rtl_0|altsyncram_dt51:auto_generated|ram_block1a1~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|square_rom:square|altsyncram:memory_rtl_0|altsyncram_dt51:auto_generated|ram_block1a1~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|square_rom:square|altsyncram:memory_rtl_0|altsyncram_dt51:auto_generated|ram_block1a1~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|square_rom:square|altsyncram:memory_rtl_0|altsyncram_dt51:auto_generated|ram_block1a1~porta_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|square_rom:square|altsyncram:memory_rtl_0|altsyncram_dt51:auto_generated|ram_block1a1~porta_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|square_rom:square|altsyncram:memory_rtl_0|altsyncram_dt51:auto_generated|ram_block1a1~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|square_rom:square|altsyncram:memory_rtl_0|altsyncram_dt51:auto_generated|ram_block1a1~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|square_rom:square|altsyncram:memory_rtl_0|altsyncram_dt51:auto_generated|ram_block1a1~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|square_rom:square|altsyncram:memory_rtl_0|altsyncram_dt51:auto_generated|ram_block1a1~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|square_rom:square|altsyncram:memory_rtl_0|altsyncram_dt51:auto_generated|ram_block1a1~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|square_rom:square|altsyncram:memory_rtl_0|altsyncram_dt51:auto_generated|ram_block1a1~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|square_rom:square|altsyncram:memory_rtl_0|altsyncram_dt51:auto_generated|ram_block1a1~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|square_rom:square|altsyncram:memory_rtl_0|altsyncram_dt51:auto_generated|ram_block1a1~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|square_rom:square|altsyncram:memory_rtl_0|altsyncram_dt51:auto_generated|ram_block1a1~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|square_rom:square|altsyncram:memory_rtl_0|altsyncram_dt51:auto_generated|ram_block1a1~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|square_rom:square|altsyncram:memory_rtl_0|altsyncram_dt51:auto_generated|ram_block1a1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|harmony_rom:harmony|altsyncram:memory_rtl_0|altsyncram_7461:auto_generated|ram_block1a1~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|harmony_rom:harmony|altsyncram:memory_rtl_0|altsyncram_7461:auto_generated|ram_block1a1~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|harmony_rom:harmony|altsyncram:memory_rtl_0|altsyncram_7461:auto_generated|ram_block1a1~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|harmony_rom:harmony|altsyncram:memory_rtl_0|altsyncram_7461:auto_generated|ram_block1a1~porta_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|harmony_rom:harmony|altsyncram:memory_rtl_0|altsyncram_7461:auto_generated|ram_block1a1~porta_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|harmony_rom:harmony|altsyncram:memory_rtl_0|altsyncram_7461:auto_generated|ram_block1a1~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|harmony_rom:harmony|altsyncram:memory_rtl_0|altsyncram_7461:auto_generated|ram_block1a1~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|harmony_rom:harmony|altsyncram:memory_rtl_0|altsyncram_7461:auto_generated|ram_block1a1~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|harmony_rom:harmony|altsyncram:memory_rtl_0|altsyncram_7461:auto_generated|ram_block1a1~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|harmony_rom:harmony|altsyncram:memory_rtl_0|altsyncram_7461:auto_generated|ram_block1a1~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|harmony_rom:harmony|altsyncram:memory_rtl_0|altsyncram_7461:auto_generated|ram_block1a1~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|harmony_rom:harmony|altsyncram:memory_rtl_0|altsyncram_7461:auto_generated|ram_block1a1~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|harmony_rom:harmony|altsyncram:memory_rtl_0|altsyncram_7461:auto_generated|ram_block1a1~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|harmony_rom:harmony|altsyncram:memory_rtl_0|altsyncram_7461:auto_generated|ram_block1a1~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|harmony_rom:harmony|altsyncram:memory_rtl_0|altsyncram_7461:auto_generated|ram_block1a1~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|harmony_rom:harmony|altsyncram:memory_rtl_0|altsyncram_7461:auto_generated|ram_block1a1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|harmony_rom:harmony|altsyncram:memory_rtl_0|altsyncram_7461:auto_generated|ram_block1a0~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|harmony_rom:harmony|altsyncram:memory_rtl_0|altsyncram_7461:auto_generated|ram_block1a0~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|harmony_rom:harmony|altsyncram:memory_rtl_0|altsyncram_7461:auto_generated|ram_block1a0~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|harmony_rom:harmony|altsyncram:memory_rtl_0|altsyncram_7461:auto_generated|ram_block1a0~porta_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|harmony_rom:harmony|altsyncram:memory_rtl_0|altsyncram_7461:auto_generated|ram_block1a0~porta_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|harmony_rom:harmony|altsyncram:memory_rtl_0|altsyncram_7461:auto_generated|ram_block1a0~porta_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|harmony_rom:harmony|altsyncram:memory_rtl_0|altsyncram_7461:auto_generated|ram_block1a0~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|harmony_rom:harmony|altsyncram:memory_rtl_0|altsyncram_7461:auto_generated|ram_block1a0~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|harmony_rom:harmony|altsyncram:memory_rtl_0|altsyncram_7461:auto_generated|ram_block1a0~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|harmony_rom:harmony|altsyncram:memory_rtl_0|altsyncram_7461:auto_generated|ram_block1a0~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|harmony_rom:harmony|altsyncram:memory_rtl_0|altsyncram_7461:auto_generated|ram_block1a0~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|harmony_rom:harmony|altsyncram:memory_rtl_0|altsyncram_7461:auto_generated|ram_block1a0~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|harmony_rom:harmony|altsyncram:memory_rtl_0|altsyncram_7461:auto_generated|ram_block1a0~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|harmony_rom:harmony|altsyncram:memory_rtl_0|altsyncram_7461:auto_generated|ram_block1a0~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|harmony_rom:harmony|altsyncram:memory_rtl_0|altsyncram_7461:auto_generated|ram_block1a0~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|harmony_rom:harmony|altsyncram:memory_rtl_0|altsyncram_7461:auto_generated|ram_block1a0~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|harmony_rom:harmony|altsyncram:memory_rtl_0|altsyncram_7461:auto_generated|ram_block1a0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a18~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a18~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a18~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a18~porta_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a18~porta_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a18~porta_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a18~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a18~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a18~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a18~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a18~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a18~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a18~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a18~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a18~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a18~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a18,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a22~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a22~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a22~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a22~porta_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a22~porta_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a22~porta_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a22~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a22~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a22~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a22~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a22~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a22~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a22~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a22~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a22~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a22~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a22,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a19~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a19~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a19~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a19~porta_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a19~porta_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a19~porta_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a19~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a19~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a19~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a19~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a19~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a19~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a19~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a19~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a19~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a19~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a19,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a23~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a23~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a23~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a23~porta_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a23~porta_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a23~porta_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a23~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a23~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a23~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a23~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a23~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a23~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a23~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a23~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a23~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a23~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a23,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a16~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a16~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a16~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a16~porta_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a16~porta_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a16~porta_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a16~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a16~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a16~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a16~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a16~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a16~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a16~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a16~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a16~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a16~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a16,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a20~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a20~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a20~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a20~porta_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a20~porta_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a20~porta_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a20~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a20~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a20~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a20~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a20~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a20~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a20~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a20~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a20~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a20~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a20,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a17~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a17~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a17~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a17~porta_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a17~porta_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a17~porta_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a17~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a17~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a17~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a17~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a17~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a17~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a17~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a17~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a17~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a17~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a17,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a21~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a21~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a21~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a21~porta_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a21~porta_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a21~porta_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a21~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a21~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a21~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a21~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a21~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a21~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a21~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a21~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a21~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a21~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a21,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a0~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a0~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a0~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a0~porta_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a0~porta_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a0~porta_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a0~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a0~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a0~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a0~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a0~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a0~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a0~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a0~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a0~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a0~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a1~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a1~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a1~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a1~porta_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a1~porta_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a1~porta_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a1~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a1~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a1~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a1~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a1~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a1~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a1~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a1~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a1~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a1~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a4~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a4~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a4~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a4~porta_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a4~porta_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a4~porta_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a4~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a4~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a4~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a4~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a4~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a4~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a4~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a4~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a4~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a4~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a5~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a5~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a5~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a5~porta_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a5~porta_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a5~porta_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a5~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a5~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a5~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a5~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a5~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a5~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a5~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a5~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a5~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a5~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a2~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a2~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a2~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a2~porta_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a2~porta_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a2~porta_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a2~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a2~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a2~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a2~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a2~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a2~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a2~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a2~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a2~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a2~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a3~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a3~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a3~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a3~porta_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a3~porta_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a3~porta_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a3~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a3~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a3~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a3~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a3~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a3~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a3~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a3~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a3~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a3~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a10~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a10~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a10~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a10~porta_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a10~porta_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a10~porta_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a10~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a10~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a10~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a10~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a10~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a10~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a10~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a10~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a10~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a10~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a11~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a11~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a11~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a11~porta_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a11~porta_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a11~porta_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a11~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a11~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a11~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a11~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a11~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a11~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a11~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a11~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a11~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a11~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a8~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a8~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a8~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a8~porta_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a8~porta_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a8~porta_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a8~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a8~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a8~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a8~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a8~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a8~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a8~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a8~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a8~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a8~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a9~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a9~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a9~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a9~porta_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a9~porta_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a9~porta_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a9~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a9~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a9~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a9~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a9~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a9~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a9~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a9~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a9~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a9~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a14~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a14~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a14~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a14~porta_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a14~porta_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a14~porta_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a14~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a14~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a14~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a14~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a14~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a14~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a14~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a14~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a14~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a14~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a14,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a15~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a15~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a15~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a15~porta_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a15~porta_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a15~porta_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a15~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a15~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a15~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a15~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a15~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a15~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a15~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a15~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a15~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a15~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a15,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a12~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a12~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a12~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a12~porta_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a12~porta_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a12~porta_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a12~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a12~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a12~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a12~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a12~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a12~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a12~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a12~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a12~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a12~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a13~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a13~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a13~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a13~porta_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a13~porta_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a13~porta_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a13~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a13~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a13~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a13~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a13~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a13~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a13~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a13~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a13~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a13~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a13,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a6~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a6~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a6~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a6~porta_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a6~porta_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a6~porta_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a6~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a6~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a6~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a6~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a6~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a6~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a6~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a6~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a6~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a6~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a7~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a7~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a7~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a7~porta_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a7~porta_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a7~porta_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a7~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a7~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a7~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a7~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a7~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a7~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a7~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a7~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a7~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a7~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|ram_block1a7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|piano_rom:piano|altsyncram:memory_rtl_0|altsyncram_4m51:auto_generated|ram_block1a6~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|piano_rom:piano|altsyncram:memory_rtl_0|altsyncram_4m51:auto_generated|ram_block1a6~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|piano_rom:piano|altsyncram:memory_rtl_0|altsyncram_4m51:auto_generated|ram_block1a6~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|piano_rom:piano|altsyncram:memory_rtl_0|altsyncram_4m51:auto_generated|ram_block1a6~porta_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|piano_rom:piano|altsyncram:memory_rtl_0|altsyncram_4m51:auto_generated|ram_block1a6~porta_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|piano_rom:piano|altsyncram:memory_rtl_0|altsyncram_4m51:auto_generated|ram_block1a6~porta_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|piano_rom:piano|altsyncram:memory_rtl_0|altsyncram_4m51:auto_generated|ram_block1a6~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|piano_rom:piano|altsyncram:memory_rtl_0|altsyncram_4m51:auto_generated|ram_block1a6~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|piano_rom:piano|altsyncram:memory_rtl_0|altsyncram_4m51:auto_generated|ram_block1a6~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|piano_rom:piano|altsyncram:memory_rtl_0|altsyncram_4m51:auto_generated|ram_block1a6~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|piano_rom:piano|altsyncram:memory_rtl_0|altsyncram_4m51:auto_generated|ram_block1a6~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|piano_rom:piano|altsyncram:memory_rtl_0|altsyncram_4m51:auto_generated|ram_block1a6~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|piano_rom:piano|altsyncram:memory_rtl_0|altsyncram_4m51:auto_generated|ram_block1a6~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|piano_rom:piano|altsyncram:memory_rtl_0|altsyncram_4m51:auto_generated|ram_block1a6~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|piano_rom:piano|altsyncram:memory_rtl_0|altsyncram_4m51:auto_generated|ram_block1a6~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|piano_rom:piano|altsyncram:memory_rtl_0|altsyncram_4m51:auto_generated|ram_block1a6~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|piano_rom:piano|altsyncram:memory_rtl_0|altsyncram_4m51:auto_generated|ram_block1a6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|piano_rom:piano|altsyncram:memory_rtl_0|altsyncram_4m51:auto_generated|ram_block1a7~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|piano_rom:piano|altsyncram:memory_rtl_0|altsyncram_4m51:auto_generated|ram_block1a7~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|piano_rom:piano|altsyncram:memory_rtl_0|altsyncram_4m51:auto_generated|ram_block1a7~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|piano_rom:piano|altsyncram:memory_rtl_0|altsyncram_4m51:auto_generated|ram_block1a7~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|piano_rom:piano|altsyncram:memory_rtl_0|altsyncram_4m51:auto_generated|ram_block1a7~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|piano_rom:piano|altsyncram:memory_rtl_0|altsyncram_4m51:auto_generated|ram_block1a7~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|piano_rom:piano|altsyncram:memory_rtl_0|altsyncram_4m51:auto_generated|ram_block1a7~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|piano_rom:piano|altsyncram:memory_rtl_0|altsyncram_4m51:auto_generated|ram_block1a7~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|piano_rom:piano|altsyncram:memory_rtl_0|altsyncram_4m51:auto_generated|ram_block1a7~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|piano_rom:piano|altsyncram:memory_rtl_0|altsyncram_4m51:auto_generated|ram_block1a7~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|piano_rom:piano|altsyncram:memory_rtl_0|altsyncram_4m51:auto_generated|ram_block1a7~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|piano_rom:piano|altsyncram:memory_rtl_0|altsyncram_4m51:auto_generated|ram_block1a7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|piano_rom:piano|altsyncram:memory_rtl_0|altsyncram_4m51:auto_generated|ram_block1a4~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|piano_rom:piano|altsyncram:memory_rtl_0|altsyncram_4m51:auto_generated|ram_block1a4~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|piano_rom:piano|altsyncram:memory_rtl_0|altsyncram_4m51:auto_generated|ram_block1a4~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|piano_rom:piano|altsyncram:memory_rtl_0|altsyncram_4m51:auto_generated|ram_block1a4~porta_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|piano_rom:piano|altsyncram:memory_rtl_0|altsyncram_4m51:auto_generated|ram_block1a4~porta_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|piano_rom:piano|altsyncram:memory_rtl_0|altsyncram_4m51:auto_generated|ram_block1a4~porta_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|piano_rom:piano|altsyncram:memory_rtl_0|altsyncram_4m51:auto_generated|ram_block1a4~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|piano_rom:piano|altsyncram:memory_rtl_0|altsyncram_4m51:auto_generated|ram_block1a4~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|piano_rom:piano|altsyncram:memory_rtl_0|altsyncram_4m51:auto_generated|ram_block1a4~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|piano_rom:piano|altsyncram:memory_rtl_0|altsyncram_4m51:auto_generated|ram_block1a4~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|piano_rom:piano|altsyncram:memory_rtl_0|altsyncram_4m51:auto_generated|ram_block1a4~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|piano_rom:piano|altsyncram:memory_rtl_0|altsyncram_4m51:auto_generated|ram_block1a4~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|piano_rom:piano|altsyncram:memory_rtl_0|altsyncram_4m51:auto_generated|ram_block1a4~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|piano_rom:piano|altsyncram:memory_rtl_0|altsyncram_4m51:auto_generated|ram_block1a4~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|piano_rom:piano|altsyncram:memory_rtl_0|altsyncram_4m51:auto_generated|ram_block1a4~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|piano_rom:piano|altsyncram:memory_rtl_0|altsyncram_4m51:auto_generated|ram_block1a4~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|piano_rom:piano|altsyncram:memory_rtl_0|altsyncram_4m51:auto_generated|ram_block1a4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|piano_rom:piano|altsyncram:memory_rtl_0|altsyncram_4m51:auto_generated|ram_block1a5~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|piano_rom:piano|altsyncram:memory_rtl_0|altsyncram_4m51:auto_generated|ram_block1a5~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|piano_rom:piano|altsyncram:memory_rtl_0|altsyncram_4m51:auto_generated|ram_block1a5~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|piano_rom:piano|altsyncram:memory_rtl_0|altsyncram_4m51:auto_generated|ram_block1a5~porta_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|piano_rom:piano|altsyncram:memory_rtl_0|altsyncram_4m51:auto_generated|ram_block1a5~porta_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|piano_rom:piano|altsyncram:memory_rtl_0|altsyncram_4m51:auto_generated|ram_block1a5~porta_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|piano_rom:piano|altsyncram:memory_rtl_0|altsyncram_4m51:auto_generated|ram_block1a5~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|piano_rom:piano|altsyncram:memory_rtl_0|altsyncram_4m51:auto_generated|ram_block1a5~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|piano_rom:piano|altsyncram:memory_rtl_0|altsyncram_4m51:auto_generated|ram_block1a5~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|piano_rom:piano|altsyncram:memory_rtl_0|altsyncram_4m51:auto_generated|ram_block1a5~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|piano_rom:piano|altsyncram:memory_rtl_0|altsyncram_4m51:auto_generated|ram_block1a5~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|piano_rom:piano|altsyncram:memory_rtl_0|altsyncram_4m51:auto_generated|ram_block1a5~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|piano_rom:piano|altsyncram:memory_rtl_0|altsyncram_4m51:auto_generated|ram_block1a5~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|piano_rom:piano|altsyncram:memory_rtl_0|altsyncram_4m51:auto_generated|ram_block1a5~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|piano_rom:piano|altsyncram:memory_rtl_0|altsyncram_4m51:auto_generated|ram_block1a5~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|piano_rom:piano|altsyncram:memory_rtl_0|altsyncram_4m51:auto_generated|ram_block1a5~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|piano_rom:piano|altsyncram:memory_rtl_0|altsyncram_4m51:auto_generated|ram_block1a5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|piano_rom:piano|altsyncram:memory_rtl_0|altsyncram_4m51:auto_generated|ram_block1a2~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|piano_rom:piano|altsyncram:memory_rtl_0|altsyncram_4m51:auto_generated|ram_block1a2~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|piano_rom:piano|altsyncram:memory_rtl_0|altsyncram_4m51:auto_generated|ram_block1a2~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|piano_rom:piano|altsyncram:memory_rtl_0|altsyncram_4m51:auto_generated|ram_block1a2~porta_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|piano_rom:piano|altsyncram:memory_rtl_0|altsyncram_4m51:auto_generated|ram_block1a2~porta_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|piano_rom:piano|altsyncram:memory_rtl_0|altsyncram_4m51:auto_generated|ram_block1a2~porta_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|piano_rom:piano|altsyncram:memory_rtl_0|altsyncram_4m51:auto_generated|ram_block1a2~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|piano_rom:piano|altsyncram:memory_rtl_0|altsyncram_4m51:auto_generated|ram_block1a2~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|piano_rom:piano|altsyncram:memory_rtl_0|altsyncram_4m51:auto_generated|ram_block1a2~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|piano_rom:piano|altsyncram:memory_rtl_0|altsyncram_4m51:auto_generated|ram_block1a2~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|piano_rom:piano|altsyncram:memory_rtl_0|altsyncram_4m51:auto_generated|ram_block1a2~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|piano_rom:piano|altsyncram:memory_rtl_0|altsyncram_4m51:auto_generated|ram_block1a2~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|piano_rom:piano|altsyncram:memory_rtl_0|altsyncram_4m51:auto_generated|ram_block1a2~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|piano_rom:piano|altsyncram:memory_rtl_0|altsyncram_4m51:auto_generated|ram_block1a2~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|piano_rom:piano|altsyncram:memory_rtl_0|altsyncram_4m51:auto_generated|ram_block1a2~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|piano_rom:piano|altsyncram:memory_rtl_0|altsyncram_4m51:auto_generated|ram_block1a2~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|piano_rom:piano|altsyncram:memory_rtl_0|altsyncram_4m51:auto_generated|ram_block1a2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|piano_rom:piano|altsyncram:memory_rtl_0|altsyncram_4m51:auto_generated|ram_block1a3~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|piano_rom:piano|altsyncram:memory_rtl_0|altsyncram_4m51:auto_generated|ram_block1a3~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|piano_rom:piano|altsyncram:memory_rtl_0|altsyncram_4m51:auto_generated|ram_block1a3~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|piano_rom:piano|altsyncram:memory_rtl_0|altsyncram_4m51:auto_generated|ram_block1a3~porta_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|piano_rom:piano|altsyncram:memory_rtl_0|altsyncram_4m51:auto_generated|ram_block1a3~porta_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|piano_rom:piano|altsyncram:memory_rtl_0|altsyncram_4m51:auto_generated|ram_block1a3~porta_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|piano_rom:piano|altsyncram:memory_rtl_0|altsyncram_4m51:auto_generated|ram_block1a3~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|piano_rom:piano|altsyncram:memory_rtl_0|altsyncram_4m51:auto_generated|ram_block1a3~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|piano_rom:piano|altsyncram:memory_rtl_0|altsyncram_4m51:auto_generated|ram_block1a3~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|piano_rom:piano|altsyncram:memory_rtl_0|altsyncram_4m51:auto_generated|ram_block1a3~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|piano_rom:piano|altsyncram:memory_rtl_0|altsyncram_4m51:auto_generated|ram_block1a3~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|piano_rom:piano|altsyncram:memory_rtl_0|altsyncram_4m51:auto_generated|ram_block1a3~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|piano_rom:piano|altsyncram:memory_rtl_0|altsyncram_4m51:auto_generated|ram_block1a3~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|piano_rom:piano|altsyncram:memory_rtl_0|altsyncram_4m51:auto_generated|ram_block1a3~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|piano_rom:piano|altsyncram:memory_rtl_0|altsyncram_4m51:auto_generated|ram_block1a3~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|piano_rom:piano|altsyncram:memory_rtl_0|altsyncram_4m51:auto_generated|ram_block1a3~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|piano_rom:piano|altsyncram:memory_rtl_0|altsyncram_4m51:auto_generated|ram_block1a3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|piano_rom:piano|altsyncram:memory_rtl_0|altsyncram_4m51:auto_generated|ram_block1a0~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|piano_rom:piano|altsyncram:memory_rtl_0|altsyncram_4m51:auto_generated|ram_block1a0~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|piano_rom:piano|altsyncram:memory_rtl_0|altsyncram_4m51:auto_generated|ram_block1a0~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|piano_rom:piano|altsyncram:memory_rtl_0|altsyncram_4m51:auto_generated|ram_block1a0~porta_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|piano_rom:piano|altsyncram:memory_rtl_0|altsyncram_4m51:auto_generated|ram_block1a0~porta_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|piano_rom:piano|altsyncram:memory_rtl_0|altsyncram_4m51:auto_generated|ram_block1a0~porta_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|piano_rom:piano|altsyncram:memory_rtl_0|altsyncram_4m51:auto_generated|ram_block1a0~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|piano_rom:piano|altsyncram:memory_rtl_0|altsyncram_4m51:auto_generated|ram_block1a0~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|piano_rom:piano|altsyncram:memory_rtl_0|altsyncram_4m51:auto_generated|ram_block1a0~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|piano_rom:piano|altsyncram:memory_rtl_0|altsyncram_4m51:auto_generated|ram_block1a0~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|piano_rom:piano|altsyncram:memory_rtl_0|altsyncram_4m51:auto_generated|ram_block1a0~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|piano_rom:piano|altsyncram:memory_rtl_0|altsyncram_4m51:auto_generated|ram_block1a0~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|piano_rom:piano|altsyncram:memory_rtl_0|altsyncram_4m51:auto_generated|ram_block1a0~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|piano_rom:piano|altsyncram:memory_rtl_0|altsyncram_4m51:auto_generated|ram_block1a0~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|piano_rom:piano|altsyncram:memory_rtl_0|altsyncram_4m51:auto_generated|ram_block1a0~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|piano_rom:piano|altsyncram:memory_rtl_0|altsyncram_4m51:auto_generated|ram_block1a0~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|piano_rom:piano|altsyncram:memory_rtl_0|altsyncram_4m51:auto_generated|ram_block1a0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|piano_rom:piano|altsyncram:memory_rtl_0|altsyncram_4m51:auto_generated|ram_block1a1~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|piano_rom:piano|altsyncram:memory_rtl_0|altsyncram_4m51:auto_generated|ram_block1a1~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|piano_rom:piano|altsyncram:memory_rtl_0|altsyncram_4m51:auto_generated|ram_block1a1~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|piano_rom:piano|altsyncram:memory_rtl_0|altsyncram_4m51:auto_generated|ram_block1a1~porta_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|piano_rom:piano|altsyncram:memory_rtl_0|altsyncram_4m51:auto_generated|ram_block1a1~porta_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|piano_rom:piano|altsyncram:memory_rtl_0|altsyncram_4m51:auto_generated|ram_block1a1~porta_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|piano_rom:piano|altsyncram:memory_rtl_0|altsyncram_4m51:auto_generated|ram_block1a1~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|piano_rom:piano|altsyncram:memory_rtl_0|altsyncram_4m51:auto_generated|ram_block1a1~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|piano_rom:piano|altsyncram:memory_rtl_0|altsyncram_4m51:auto_generated|ram_block1a1~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|piano_rom:piano|altsyncram:memory_rtl_0|altsyncram_4m51:auto_generated|ram_block1a1~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|piano_rom:piano|altsyncram:memory_rtl_0|altsyncram_4m51:auto_generated|ram_block1a1~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|piano_rom:piano|altsyncram:memory_rtl_0|altsyncram_4m51:auto_generated|ram_block1a1~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|piano_rom:piano|altsyncram:memory_rtl_0|altsyncram_4m51:auto_generated|ram_block1a1~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|piano_rom:piano|altsyncram:memory_rtl_0|altsyncram_4m51:auto_generated|ram_block1a1~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|piano_rom:piano|altsyncram:memory_rtl_0|altsyncram_4m51:auto_generated|ram_block1a1~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|piano_rom:piano|altsyncram:memory_rtl_0|altsyncram_4m51:auto_generated|ram_block1a1~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|piano_rom:piano|altsyncram:memory_rtl_0|altsyncram_4m51:auto_generated|ram_block1a1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a32~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a32~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a32~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a32~porta_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a32~porta_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a32~porta_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a32~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a32~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a32~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a32~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a32~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a32~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a32~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a32~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a32~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a32~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a32,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a40~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a40~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a40~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a40~porta_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a40~porta_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a40~porta_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a40~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a40~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a40~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a40~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a40~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a40~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a40~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a40~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a40~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a40~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a40,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a34~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a34~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a34~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a34~porta_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a34~porta_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a34~porta_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a34~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a34~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a34~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a34~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a34~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a34~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a34~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a34~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a34~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a34~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a34,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a42~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a42~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a42~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a42~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a42~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a42~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a42~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a42~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a42~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a42~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a42~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a42~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a42~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a42,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a36~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a36~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a36~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a36~porta_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a36~porta_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a36~porta_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a36~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a36~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a36~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a36~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a36~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a36~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a36~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a36~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a36~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a36~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a36,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a38~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a38~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a38~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a38~porta_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a38~porta_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a38~porta_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a38~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a38~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a38~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a38~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a38~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a38~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a38~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a38~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a38~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a38~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a38,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a12~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a12~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a12~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a12~porta_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a12~porta_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a12~porta_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a12~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a12~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a12~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a12~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a12~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a12~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a12~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a12~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a12~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a12~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a14~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a14~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a14~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a14~porta_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a14~porta_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a14~porta_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a14~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a14~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a14~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a14~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a14~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a14~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a14~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a14~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a14~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a14~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a14,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a8~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a8~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a8~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a8~porta_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a8~porta_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a8~porta_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a8~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a8~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a8~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a8~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a8~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a8~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a8~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a8~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a8~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a8~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a10~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a10~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a10~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a10~porta_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a10~porta_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a10~porta_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a10~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a10~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a10~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a10~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a10~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a10~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a10~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a10~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a10~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a10~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a28~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a28~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a28~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a28~porta_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a28~porta_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a28~porta_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a28~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a28~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a28~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a28~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a28~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a28~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a28~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a28~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a28~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a28~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a28,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a30~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a30~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a30~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a30~porta_address_reg12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a30~porta_address_reg11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a30~porta_address_reg10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|ram_block1a30~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|bitmask_rom:bitmask|q[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|address_reg_a[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|address_reg_a[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|address_reg_a[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|address_reg_a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,score_rom:loader|altsyncram:memory_rtl_0|altsyncram_sn41:auto_generated|address_reg_a[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|piano_rom:piano|altsyncram:memory_rtl_0|altsyncram_4m51:auto_generated|address_reg_a[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|piano_rom:piano|altsyncram:memory_rtl_0|altsyncram_4m51:auto_generated|address_reg_a[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|piano_rom:piano|altsyncram:memory_rtl_0|altsyncram_4m51:auto_generated|address_reg_a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|address_reg_a[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|address_reg_a[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|address_reg_a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|address_reg_a[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|Space_rom:space_image|altsyncram:memory_rtl_0|altsyncram_1n51:auto_generated|address_reg_a[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,vga_controller:vga_controller_final|hc[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,vga_controller:vga_controller_final|hc[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,vga_controller:vga_controller_final|hc[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,vga_controller:vga_controller_final|hc[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,vga_controller:vga_controller_final|hc[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,vga_controller:vga_controller_final|hc[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,vga_controller:vga_controller_final|hc[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,vga_controller:vga_controller_final|hc[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,vga_controller:vga_controller_final|hc[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,vga_controller:vga_controller_final|hc[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|sine_rom:sine|altsyncram:memory_rtl_0|altsyncram_9f51:auto_generated|address_reg_a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|sawtooth_rom:saw|altsyncram:memory_rtl_0|altsyncram_tb61:auto_generated|address_reg_a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|square_rom:square|altsyncram:memory_rtl_0|altsyncram_dt51:auto_generated|address_reg_a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,vga_controller:vga_controller_final|vc[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,vga_controller:vga_controller_final|vc[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,vga_controller:vga_controller_final|vc[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,vga_controller:vga_controller_final|vc[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,vga_controller:vga_controller_final|vc[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,vga_controller:vga_controller_final|vc[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,vga_controller:vga_controller_final|vc[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,vga_controller:vga_controller_final|vc[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,vga_controller:vga_controller_final|vc[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,vga_controller:vga_controller_final|vc[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,color_mapper:color_mapper_final|harmony_rom:harmony|altsyncram:memory_rtl_0|altsyncram_7461:auto_generated|address_reg_a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,vga_controller:vga_controller_final|hs,Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,vga_controller:vga_controller_final|clkdiv,Off,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,finalsoc:rhythm_game_synthesizer|finalsoc_nios2_gen2_0:nios2_gen2_0|finalsoc_nios2_gen2_0_cpu:cpu|finalsoc_nios2_gen2_0_cpu_nios2_oci:the_finalsoc_nios2_gen2_0_cpu_nios2_oci|finalsoc_nios2_gen2_0_cpu_nios2_oci_debug:the_finalsoc_nios2_gen2_0_cpu_nios2_oci_debug|resetrequest,Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,altera_internal_jtag~TCKUTAP,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MAX10_CLK1_50,finalsoc:rhythm_game_synthesizer|finalsoc_sdram_pll:sdram_pll|finalsoc_sdram_pll_altpll_a9g2:sd1|wire_pll7_locked,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MAX10_CLK1_50,vga_controller:vga_controller_final|clkdiv,Off,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,MAX10_CLK1_50,Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,MAX10_CLK2_50,Global Clock,
PORT_SWAPPING,PORT_SWAPPING_FINISHED,Phase_OSC:OSC_0|lpm_mult:Mult0|mult_dms:auto_generated|mac_mult1,
IO_RULES,NUM_PINS_NOT_EXCEED_LOC_AVAILABLE,PASS,IO_000001,Capacity Checks,Number of pins in an I/O bank should not exceed the number of locations available.,Critical,0 such failures found.,,I/O,,
IO_RULES,NUM_CLKS_NOT_EXCEED_CLKS_AVAILABLE,PASS,IO_000002,Capacity Checks,Number of clocks in an I/O bank should not exceed the number of clocks available.,Critical,0 such failures found.,,I/O,,
IO_RULES,NUM_VREF_NOT_EXCEED_LOC_AVAILABLE,PASS,IO_000003,Capacity Checks,Number of pins in a Vrefgroup should not exceed the number of locations available.,Critical,0 such failures found.,,I/O,,
IO_RULES,IO_BANK_SUPPORT_VCCIO,INAPPLICABLE,IO_000004,Voltage Compatibility Checks,The I/O bank should support the requested VCCIO.,Critical,No IOBANK_VCCIO assignments found.,,I/O,,
IO_RULES,IO_BANK_NOT_HAVE_COMPETING_VREF,INAPPLICABLE,IO_000005,Voltage Compatibility Checks,The I/O bank should not have competing VREF values.,Critical,No VREF I/O Standard assignments found.,,I/O,,
IO_RULES,IO_BANK_NOT_HAVE_COMPETING_VCCIO,PASS,IO_000006,Voltage Compatibility Checks,The I/O bank should not have competing VCCIO values.,Critical,0 such failures found.,,I/O,,
IO_RULES,CHECK_UNAVAILABLE_LOC,PASS,IO_000007,Valid Location Checks,Checks for unavailable locations.,Critical,0 such failures found.,,I/O,,
IO_RULES,CHECK_RESERVED_LOC,INAPPLICABLE,IO_000008,Valid Location Checks,Checks for reserved locations.,Critical,No reserved LogicLock region found.,,I/O,,
IO_RULES,LOC_SUPPORT_IO_STD,PASS,IO_000009,I/O Properties Checks for One I/O,The location should support the requested I/O standard.,Critical,0 such failures found.,,I/O,,
IO_RULES,LOC_SUPPORT_IO_DIR,PASS,IO_000010,I/O Properties Checks for One I/O,The location should support the requested I/O direction.,Critical,0 such failures found.,,I/O,,
IO_RULES,LOC_SUPPORT_CURRENT_STRENGTH,INAPPLICABLE,IO_000011,I/O Properties Checks for One I/O,The location should support the requested Current Strength.,Critical,No Current Strength assignments found.,,I/O,,
IO_RULES,LOC_SUPPORT_OCT_VALUE,PASS,IO_000012,I/O Properties Checks for One I/O,The location should support the requested On Chip Termination value.,Critical,0 such failures found.,,I/O,,
IO_RULES,LOC_SUPPORT_BUS_HOLD_VALUE,INAPPLICABLE,IO_000013,I/O Properties Checks for One I/O,The location should support the requested Bus Hold value.,Critical,No Enable Bus-Hold Circuitry assignments found.,,I/O,,
IO_RULES,LOC_SUPPORT_WEAK_PULL_UP_VALUE,INAPPLICABLE,IO_000014,I/O Properties Checks for One I/O,The location should support the requested Weak Pull Up value.,Critical,No Weak Pull-Up Resistor assignments found.,,I/O,,
IO_RULES,LOC_SUPPORT_PCI_CLAMP_DIODE,PASS,IO_000015,I/O Properties Checks for One I/O,The location should support the requested PCI Clamp Diode.,Critical,0 such failures found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_CURRENT_STRENGTH,INAPPLICABLE,IO_000018,I/O Properties Checks for One I/O,The I/O standard should support the requested Current Strength.,Critical,No Current Strength assignments found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_OCT_VALUE,PASS,IO_000019,I/O Properties Checks for One I/O,The I/O standard should support the requested On Chip Termination value.,Critical,0 such failures found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_PCI_CLAMP_DIODE,PASS,IO_000020,I/O Properties Checks for One I/O,The I/O standard should support the requested PCI Clamp Diode.,Critical,0 such failures found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_WEAK_PULL_UP_VALUE,INAPPLICABLE,IO_000021,I/O Properties Checks for One I/O,The I/O standard should support the requested Weak Pull Up value.,Critical,No Weak Pull-Up Resistor assignments found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_BUS_HOLD_VALUE,INAPPLICABLE,IO_000022,I/O Properties Checks for One I/O,The I/O standard should support the requested Bus Hold value.,Critical,No Enable Bus-Hold Circuitry assignments found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_OPEN_DRAIN_VALUE,PASS,IO_000023,I/O Properties Checks for One I/O,The I/O standard should support the Open Drain value.,Critical,0 such failures found.,,I/O,,
IO_RULES,IO_DIR_SUPPORT_OCT_VALUE,PASS,IO_000024,I/O Properties Checks for One I/O,The I/O direction should support the On Chip Termination value.,Critical,0 such failures found.,,I/O,,
IO_RULES,OCT_AND_CURRENT_STRENGTH_NOT_USED_SIMULTANEOUSLY,INAPPLICABLE,IO_000026,I/O Properties Checks for One I/O,On Chip Termination and Current Strength should not be used at the same time.,Critical,No Current Strength assignments found.,,I/O,,
IO_RULES,WEAK_PULL_UP_AND_BUS_HOLD_NOT_USED_SIMULTANEOUSLY,INAPPLICABLE,IO_000027,I/O Properties Checks for One I/O,Weak Pull Up and Bus Hold should not be used at the same time.,Critical,No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found.,,I/O,,
IO_RULES,IO_STD_SUPPORTS_SLEW_RATE,INAPPLICABLE,IO_000045,I/O Properties Checks for One I/O,The I/O standard should support the requested Slew Rate value.,Critical,No Slew Rate assignments found.,,I/O,,
IO_RULES,LOC_SUPPORTS_SLEW_RATE,INAPPLICABLE,IO_000046,I/O Properties Checks for One I/O,The location should support the requested Slew Rate value.,Critical,No Slew Rate assignments found.,,I/O,,
IO_RULES,OCT_SUPPORTS_SLEW_RATE,INAPPLICABLE,IO_000047,I/O Properties Checks for One I/O,On Chip Termination and Slew Rate should not be used at the same time.,Critical,No Slew Rate assignments found.,,I/O,,
IO_RULES,CURRENT_DENSITY_FOR_CONSECUTIVE_IO_NOT_EXCEED_CURRENT_VALUE,PASS,IO_000033,Electromigration Checks,Current density for consecutive I/Os should not exceed 160mA for row I/Os and 160mA for column I/Os.,Critical,0 such failures found.,,I/O,,
IO_RULES,SINGLE_ENDED_OUTPUTS_LAB_ROWS_FROM_DIFF_IO,INAPPLICABLE,IO_000034,SI Related Distance Checks,Single-ended outputs should be 5 LAB row(s) away from a differential I/O.,High,No Differential I/O Standard assignments found.,,I/O,,
IO_RULES,MAX_20_OUTPUTS_ALLOWED_IN_VREFGROUP,INAPPLICABLE,IO_000042,SI Related SSO Limit Checks,No more than 20 outputs are allowed in a VREF group when VREF is being read from.,High,No VREF I/O Standard assignments found.,,I/O,,
IO_RULES,DEV_IO_RULE_OCT_DISCLAIMER,,,,,,,,,,
IO_RULES_MATRIX,Pin/Rules,IO_000001;IO_000002;IO_000003;IO_000004;IO_000005;IO_000006;IO_000007;IO_000008;IO_000009;IO_000010;IO_000011;IO_000012;IO_000013;IO_000014;IO_000015;IO_000018;IO_000019;IO_000020;IO_000021;IO_000022;IO_000023;IO_000024;IO_000026;IO_000027;IO_000045;IO_000046;IO_000047;IO_000033;IO_000034;IO_000042,
IO_RULES_MATRIX,Total Pass,143;37;143;0;0;147;143;0;147;147;0;128;0;0;48;0;128;48;0;0;9;128;0;0;0;0;0;147;0;0,
IO_RULES_MATRIX,Total Unchecked,0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0,
IO_RULES_MATRIX,Total Inapplicable,4;110;4;147;147;0;4;147;0;0;147;19;147;147;99;147;19;99;147;147;138;19;147;147;147;147;147;0;147;147,
IO_RULES_MATRIX,Total Fail,0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0,
IO_RULES_MATRIX,ADC_CLK_10,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SW[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SW[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SW[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SW[3],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SW[4],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SW[5],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SW[6],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SW[7],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SW[8],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SW[9],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,LEDR[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,LEDR[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,LEDR[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,LEDR[3],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,LEDR[4],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,LEDR[5],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,LEDR[6],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,LEDR[7],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,LEDR[8],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,LEDR[9],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX0[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX0[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX0[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX0[3],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX0[4],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX0[5],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX0[6],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX0[7],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX1[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX1[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX1[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX1[3],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX1[4],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX1[5],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX1[6],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX1[7],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX2[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX2[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX2[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX2[3],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX2[4],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX2[5],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX2[6],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX2[7],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX3[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX3[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX3[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX3[3],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX3[4],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX3[5],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX3[6],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX3[7],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX4[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX4[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX4[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX4[3],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX4[4],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX4[5],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX4[6],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX4[7],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX5[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX5[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX5[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX5[3],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX5[4],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX5[5],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX5[6],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX5[7],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DRAM_CLK,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DRAM_CKE,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DRAM_ADDR[0],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DRAM_ADDR[1],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DRAM_ADDR[2],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DRAM_ADDR[3],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DRAM_ADDR[4],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DRAM_ADDR[5],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DRAM_ADDR[6],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DRAM_ADDR[7],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DRAM_ADDR[8],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DRAM_ADDR[9],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DRAM_ADDR[10],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DRAM_ADDR[11],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DRAM_ADDR[12],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DRAM_BA[0],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DRAM_BA[1],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DRAM_LDQM,Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DRAM_UDQM,Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DRAM_CS_N,Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DRAM_WE_N,Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DRAM_CAS_N,Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DRAM_RAS_N,Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,VGA_HS,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,VGA_VS,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,VGA_R[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,VGA_R[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,VGA_R[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,VGA_R[3],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,VGA_G[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,VGA_G[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,VGA_G[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,VGA_G[3],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,VGA_B[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,VGA_B[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,VGA_B[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,VGA_B[3],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,ARDUINO_IO[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DRAM_DQ[0],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DRAM_DQ[1],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DRAM_DQ[2],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DRAM_DQ[3],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DRAM_DQ[4],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DRAM_DQ[5],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DRAM_DQ[6],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DRAM_DQ[7],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DRAM_DQ[8],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DRAM_DQ[9],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DRAM_DQ[10],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DRAM_DQ[11],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DRAM_DQ[12],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DRAM_DQ[13],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DRAM_DQ[14],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DRAM_DQ[15],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,ARDUINO_IO[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,ARDUINO_IO[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,ARDUINO_IO[3],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,ARDUINO_IO[4],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,ARDUINO_IO[5],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,ARDUINO_IO[6],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,ARDUINO_IO[7],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,ARDUINO_IO[8],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,ARDUINO_IO[9],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,ARDUINO_IO[10],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,ARDUINO_IO[11],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,ARDUINO_IO[12],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,ARDUINO_IO[13],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,ARDUINO_IO[14],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,ARDUINO_IO[15],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,ARDUINO_RESET_N,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,MAX10_CLK1_50,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,KEY[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,KEY[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,MAX10_CLK2_50,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,altera_reserved_tms,Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,altera_reserved_tck,Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,altera_reserved_tdi,Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,altera_reserved_tdo,Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_SUMMARY,Total I/O Rules,30,
IO_RULES_SUMMARY,Number of I/O Rules Passed,14,
IO_RULES_SUMMARY,Number of I/O Rules Failed,0,
IO_RULES_SUMMARY,Number of I/O Rules Unchecked,0,
IO_RULES_SUMMARY,Number of I/O Rules Inapplicable,16,
