{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition " "Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 02 19:18:10 2018 " "Info: Processing started: Fri Nov 02 19:18:10 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ProjetoSD -c ProjetoSD --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ProjetoSD -c ProjetoSD --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "C\[1\] S\[0\] 10.709 ns Longest " "Info: Longest tpd from source pin \"C\[1\]\" to destination pin \"S\[0\]\" is 10.709 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.817 ns) 0.817 ns C\[1\] 1 PIN PIN_T9 15 " "Info: 1: + IC(0.000 ns) + CELL(0.817 ns) = 0.817 ns; Loc. = PIN_T9; Fanout = 15; PIN Node = 'C\[1\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { C[1] } "NODE_NAME" } } { "Mux4.bdf" "" { Schematic "C:/Users/nicol/Desktop/ProjetoSD/Mux4.bdf" { { 832 -288 -120 848 "C\[0..2\]" "" } { 806 0 16 840 "C\[1\]" "" } { 804 -64 -48 840 "C\[0\]" "" } { 804 72 88 840 "C\[2\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.354 ns) + CELL(0.366 ns) 6.537 ns inst22\[0\]~11 2 COMB LCCOMB_X15_Y26_N24 1 " "Info: 2: + IC(5.354 ns) + CELL(0.366 ns) = 6.537 ns; Loc. = LCCOMB_X15_Y26_N24; Fanout = 1; COMB Node = 'inst22\[0\]~11'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.720 ns" { C[1] inst22[0]~11 } "NODE_NAME" } } { "Mux4.bdf" "" { Schematic "C:/Users/nicol/Desktop/ProjetoSD/Mux4.bdf" { { 344 488 552 488 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.113 ns) + CELL(0.154 ns) 7.804 ns inst22\[0\]~15 3 COMB LCCOMB_X31_Y26_N10 1 " "Info: 3: + IC(1.113 ns) + CELL(0.154 ns) = 7.804 ns; Loc. = LCCOMB_X31_Y26_N10; Fanout = 1; COMB Node = 'inst22\[0\]~15'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.267 ns" { inst22[0]~11 inst22[0]~15 } "NODE_NAME" } } { "Mux4.bdf" "" { Schematic "C:/Users/nicol/Desktop/ProjetoSD/Mux4.bdf" { { 344 488 552 488 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.761 ns) + CELL(2.144 ns) 10.709 ns S\[0\] 4 PIN PIN_E3 0 " "Info: 4: + IC(0.761 ns) + CELL(2.144 ns) = 10.709 ns; Loc. = PIN_E3; Fanout = 0; PIN Node = 'S\[0\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.905 ns" { inst22[0]~15 S[0] } "NODE_NAME" } } { "Mux4.bdf" "" { Schematic "C:/Users/nicol/Desktop/ProjetoSD/Mux4.bdf" { { 408 600 776 424 "S\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.481 ns ( 32.51 % ) " "Info: Total cell delay = 3.481 ns ( 32.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.228 ns ( 67.49 % ) " "Info: Total interconnect delay = 7.228 ns ( 67.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.709 ns" { C[1] inst22[0]~11 inst22[0]~15 S[0] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "10.709 ns" { C[1] {} C[1]~combout {} inst22[0]~11 {} inst22[0]~15 {} S[0] {} } { 0.000ns 0.000ns 5.354ns 1.113ns 0.761ns } { 0.000ns 0.817ns 0.366ns 0.154ns 2.144ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "212 " "Info: Peak virtual memory: 212 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 02 19:18:11 2018 " "Info: Processing ended: Fri Nov 02 19:18:11 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
