<!DOCTYPE html ><html xml:lang="en" lang="en" data-highlight-require-whitespace="false" xmlns="http://www.w3.org/1999/xhtml"><head><meta http-equiv="Content-Type" content="text/html;charset=utf-8" /><meta http-equiv="Content-Style-Type" content="text/css" /><meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta http-equiv="X-UA-Compatible" content="IE=edge" /><title>Using Lattice Symbol Library</title><link rel="Prev" href="network_operation.htm" title="Previous" /><link rel="Next" href="list_of_schematic_symbols.htm" title="Next" /><link rel="StyleSheet" href="../../css/font-awesome/css/font-awesome.css" type="text/css" media="all" /><link rel="StyleSheet" href="css/schem.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/webworks.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/skin.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/social.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/print.css" type="text/css" media="print" /><script type="text/javascript" src="../scripts/common.js"></script><script type="text/javascript" src="../scripts/page.js"></script><script type="text/javascript" src="../scripts/search-client.js"></script><script type="text/javascript" src="../scripts/unidata.js"></script><script type="text/javascript" src="../scripts/unibreak.js"></script><noscript><div id="noscript_padding"></div></noscript></head><body id="pN_002bnj5fs_002fv648fVADbioJHKQ" class="ww_skin_page_body" onload="Page.OnLoad('../../index.htm#page/User%20Guides/Design%20Entry/using_lattice_fpga_symbol_library.htm');"><div id="ww_content_container"><header id="wwconnect_header"><div class="ww_skin_page_toolbar"><a class="ww_behavior_print ww_skin ww_skin_print" title="Print" href="#"><i class="fa"></i></a></div><!-- was this helpful button --><!--                         --><!-- Moved breadcrumbs to bottom of the header so that the print --><!-- button would float to the right of the breadcrumbs. --><!-- PH 4June2019 --><div class="ww_skin_breadcrumbs"><a class="WebWorks_Breadcrumb_Link" href="../Getting%20Startred/Getting_Started.htm">User Guides</a> &gt; <a class="WebWorks_Breadcrumb_Link" href="performing_design_entry.htm#1163452">Entering the Design</a> &gt; <a class="WebWorks_Breadcrumb_Link" href="schematic_design_entry.htm#1163452">Schematic Design Entry</a> &gt; Using Lattice Symbol Library</div></header><div id="page_content_container" style="background-color: White; margin-bottom: 0px; margin-left: 0px; margin-right: 0px; margin-top: 0px"><div id="page_content"><h3 id="ww1163452" class="Heading2"><span></span>Using Lattice Symbol Library</h3><p id="ww1092401" class="BodyAfterHead"><span></span>The Lattice FPGA Symbol Library provides Boolean logic gates and synchronous elements for gate-level design. For macro-sized elements like architectural blocks, arithmetic, or memories it is recommended that you use the IPexpress interface to configure and generate schematic symbols and files for implementation. The Lattice schematic library provides dozens of library elements for gate-level schematic design.</p><p id="ww1092402" class="Body"><span></span>The library file, lattice.lib, is composed of library elements compatible with most Lattice FPGA device families.</p><p id="ww1163820" class="Body"><span></span>Symbol Library Manager allows you to manage libraries of symbols (.sym files) used in your designs. With Symbol Library Manager, you can view two types of symbol libraries: <span class="GUI">folder</span> and <span class="GUI">binary</span>. Folder libraries are simply directories that contain symbols. Binary libraries are .lib files that contain many symbols. You can clean up your folder structure and save disk space by organizing your symbols into binary libraries. Symbol Library Manager allows you to create your own binary libraries and maintain them by adding, extracting, deleting, copying, and renaming the symbols in the libraries.</p><h5 id="ww1092403" class="HeadingRunIn"><span></span>Symbol Categories</h5><p id="ww1092404" class="BodyAfterHead"><span></span>The Lattice FPGA Symbol Library for schematic design is based on a sub-set of the library elements documented in the <span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/about_library.htm#ww1434710" title="FPGA Libraries Reference Guide">FPGA Libraries Reference Guide</a></span>. The Libraries Guide is organized into functional categories by device family and provides details on function, I/O, and device compatibility. </p><p id="ww1092408" class="Body"><span></span>For a complete list of all the symbols provided in the Lattice FPGA Symbol Library, see <span class="Hyperlink"><a href="../../User%20Guides/Design%20Entry/list_of_schematic_symbols.htm#ww1228768" title="List of Schematic Symbols">List of Schematic Symbols</a></span>.</p><h5 id="ww1142284" class="HeadingRunIn"><span></span>Attributes</h5><p id="ww1142285" class="BodyAfterHead"><span></span>Schematic Editor for FPGA and MachXO Crossover Programmable devices supports the ability to specify HDL Attributes as schematic symbol attributes or net attributes. For more information, see <span class="Hyperlink"><a href="../../User%20Guides/Design%20Entry/list_of_schematic_attributes.htm#ww1142494" title="List of Schematic Attributes">List of Schematic Attributes</a></span>.</p><h5 id="ww1092419" class="HeadingRunIn"><span></span>Logic Constants</h5><p id="ww1092420" class="BodyAfterHead"><span></span>Logic constants are a common construct in digital design to represent a static value.</p><p id="ww1092421" class="Body"><span></span>Schematic Editor provides two special nets named VCC or GND that produce logic constants in the HDL output. To create a VCC or GND net, use the Edit &gt; Add &gt; Net Name feature to name a wire stub. Specify VCC or GND. Depending on the orientation of the wire, a special symbol for the net will appear as shown in the first sample circuit below.</p><p id="ww1092422" class="Body"><span></span>The FPGA Symbol Library provides two symbols: VHI and VLO to represent bit value 1 or 0 respectively. To create a multi-bit value constant, use a combination of buses and symbols as shown in the second sample circuit below.</p><div class="ww_skin_page_overflow"><table class="Figure" cellspacing="0" summary=""><caption style="caption-side: top"></caption><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: none; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: none; border-right-width: 0px; border-top-style: none; padding-bottom: 0px; padding-left: 0px; padding-right: 0px; padding-top: 0px; vertical-align: top"><div class="ww_skin_page_overflow"><div id="ww1287873" class="FigureFrame"><img class="Default" src="../../User%20Guides/Design%20Entry/images/schem.09.025.1.jpg" width="100%" style="display: inline; left: 0.0pt; max-height: 287px; max-width: 406px; top: 0.0pt" alt="" title="" /></div></div></td></tr></table></div><h5 id="ww1092427" class="HeadingRunIn"><span></span>Bus Declarations</h5><p id="ww1092428" class="BodyAfterHead"><span></span>Schematic Editor allows you to create discontinuous bus ranges, for example MyBus [15:12] and MyBus [3:0], in separate regions of the schematic design. To avoid semantic problems in the resulting Verilog HDL or VHDL model of the translation process, the HDL model writer will create one bus declaration to cover the range: MyBus [15:0].</p><h5 id="ww1092429" class="HeadingRunIn"><span></span>I/O Cell Usage</h5><p id="ww1196764" class="BodyAfterHead"><span></span>The Lattice FPGA Symbol Library contains several I/O cell library elements (such as IB, OB, and BB) to help define the sysIO Buffer interface to the design. However, in general, it is not necessary to add these library elements to your schematic design. The logic synthesis process (Precision RTL or Synplify Pro) will automatically add them.</p><h5 id="ww1196770" class="HeadingRunIn"><span></span>I/O Buffer Usage</h5><p id="ww1092437" class="BodyAfterHead"><span></span>The Lattice FPGA Symbol Library for schematic design is based on a sub-set of the <span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/about_library.htm#ww1434710" title="FPGA Libraries Reference Guide">FPGA Libraries Reference Guide.</a></span></p></div><div id="page_dates"><div class="ww_skin_page_publish_date"></div></div><!-- Related Topics --><!--                --><footer><!-- Disqus --><!--        --><!-- Google Translation --><!--                    --><br /></footer></div></div><noscript><div id="noscript_warning">This site works best with JavaScript enabled</div></noscript></body></html>