# beta-risc
 Implementation of Beta Architecture with Reduced Instruction Set Architecture in Verilog
