// Seed: 2277656561
module module_0 (
    input wor id_0,
    input wand id_1,
    input wire id_2,
    output wire id_3,
    input tri0 id_4,
    output supply1 id_5,
    input supply0 id_6,
    input supply0 id_7,
    output wand id_8
);
  tri  id_10;
  wire id_11;
  assign id_3 = id_7;
  tri1 id_12 = id_2 == id_12;
  wire id_13;
  assign id_10 = id_6 | id_7 | 1'h0 | 1;
endmodule
module module_1 (
    output tri   id_0,
    input  wand  id_1,
    output wire  id_2,
    output uwire id_3,
    input  uwire id_4,
    input  wor   id_5,
    input  wor   id_6,
    output uwire id_7
);
  xnor (id_3, id_6, id_4, id_5, id_1);
  module_0(
      id_1, id_5, id_5, id_0, id_6, id_3, id_5, id_6, id_3
  );
  wire id_9;
endmodule
