Fitter report for DragonPalLogic
Mon Jun 02 21:21:35 2025
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Pin-Out File
  6. Fitter Resource Usage Summary
  7. Input Pins
  8. Output Pins
  9. All Package Pins
 10. Output Pin Default Load For Reported TCO
 11. Fitter Resource Utilization by Entity
 12. Control Signals
 13. Non-Global High Fan-Out Signals
 14. Other Routing Usage Summary
 15. LAB Macrocells
 16. Parallel Expander
 17. Shareable Expander
 18. Logic Cell Interconnection
 19. Fitter Device Options
 20. Fitter Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Fitter Summary                                                              ;
+---------------------------+-------------------------------------------------+
; Fitter Status             ; Successful - Mon Jun 02 21:21:35 2025           ;
; Quartus II 64-Bit Version ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name             ; DragonPalLogic                                  ;
; Top-level Entity Name     ; DragonPalLogic                                  ;
; Family                    ; MAX7000AE                                       ;
; Device                    ; EPM7064AETC44-10                                ;
; Timing Models             ; Final                                           ;
; Total macrocells          ; 31 / 64 ( 48 % )                                ;
; Total pins                ; 18 / 36 ( 50 % )                                ;
+---------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                               ;
+----------------------------------------------------------------------------+------------------+---------------+
; Option                                                                     ; Setting          ; Default Value ;
+----------------------------------------------------------------------------+------------------+---------------+
; Device                                                                     ; EPM7064AETC44-10 ;               ;
; Fitter Effort                                                              ; Standard Fit     ; Auto Fit      ;
; Use smart compilation                                                      ; Off              ; Off           ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On               ; On            ;
; Enable compact report table                                                ; Off              ; Off           ;
; Optimize Multi-Corner Timing                                               ; Off              ; Off           ;
; Optimize Timing for ECOs                                                   ; Off              ; Off           ;
; Regenerate full fit report during ECO compiles                             ; Off              ; Off           ;
; Optimize IOC Register Placement for Timing                                 ; Normal           ; Normal        ;
; Fitter Initial Placement Seed                                              ; 1                ; 1             ;
; Slow Slew Rate                                                             ; Off              ; Off           ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off              ; Off           ;
+----------------------------------------------------------------------------+------------------+---------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 16     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in H:/Quartus/DragonPalLogic/output_files/DragonPalLogic.pin.


+-------------------------------------------------+
; Fitter Resource Usage Summary                   ;
+------------------------------+------------------+
; Resource                     ; Usage            ;
+------------------------------+------------------+
; Logic cells                  ; 31 / 64 ( 48 % ) ;
; Registers                    ; 22 / 64 ( 34 % ) ;
; Number of pterms used        ; 103              ;
; I/O pins                     ; 18 / 36 ( 50 % ) ;
;     -- Clock pins            ; 0 / 2 ( 0 % )    ;
;     -- Dedicated input pins  ; 0 / 2 ( 0 % )    ;
;                              ;                  ;
; Global signals               ; 0                ;
; Shareable expanders          ; 5 / 64 ( 8 % )   ;
; Parallel expanders           ; 2 / 60 ( 3 % )   ;
; Cells using turbo bit        ; 31 / 64 ( 48 % ) ;
; Maximum fan-out              ; 14               ;
; Highest non-global fan-out   ; 14               ;
; Total fan-out                ; 220              ;
; Average fan-out              ; 4.07             ;
+------------------------------+------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                     ;
+----------+-------+----------+-----+-----------------------+--------------------+--------+----------------+---------------+--------------+----------------------+
; Name     ; Pin # ; I/O Bank ; LAB ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; I/O Standard ; Location assigned by ;
+----------+-------+----------+-----+-----------------------+--------------------+--------+----------------+---------------+--------------+----------------------+
; E        ; 10    ; --       ; 2   ; 0                     ; 0                  ; no     ; no             ; no            ; 3.3-V LVTTL  ; User                 ;
; FSn      ; 6     ; --       ; 1   ; 6                     ; 0                  ; no     ; no             ; no            ; 3.3-V LVTTL  ; User                 ;
; Format   ; 12    ; --       ; 2   ; 1                     ; 0                  ; no     ; no             ; no            ; 3.3-V LVTTL  ; User                 ;
; HSn      ; 8     ; --       ; 2   ; 6                     ; 0                  ; no     ; no             ; no            ; 3.3-V LVTTL  ; User                 ;
; PALClock ; 25    ; --       ; 3   ; 1                     ; 0                  ; no     ; no             ; no            ; 3.3-V LVTTL  ; User                 ;
; VClk     ; 22    ; --       ; 3   ; 11                    ; 0                  ; no     ; no             ; no            ; 3.3-V LVTTL  ; User                 ;
+----------+-------+----------+-----+-----------------------+--------------------+--------+----------------+---------------+--------------+----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                        ;
+----------------+-------+----------+-----+-----------------+---------------+----------------+------------+---------------+--------------+----------------------+-------+----------------------+---------------------+
; Name           ; Pin # ; I/O Bank ; LAB ; Output Register ; Power Up High ; Slow Slew Rate ; Open Drain ; TRI Primitive ; I/O Standard ; Location assigned by ; Load  ; Output Enable Source ; Output Enable Group ;
+----------------+-------+----------+-----+-----------------+---------------+----------------+------------+---------------+--------------+----------------------+-------+----------------------+---------------------+
; CHROMA_CONTROL ; 33    ; --       ; 4   ; no              ; no            ; no             ; no         ; no            ; 3.3-V LVTTL  ; User                 ; 10 pF ; -                    ; -                   ;
; CLK            ; 42    ; --       ; 1   ; no              ; no            ; no             ; no         ; no            ; 3.3-V LVTTL  ; User                 ; 10 pF ; -                    ; -                   ;
; FormatClock    ; 35    ; --       ; 4   ; no              ; no            ; no             ; no         ; no            ; 3.3-V LVTTL  ; User                 ; 10 pF ; -                    ; -                   ;
; FrmFormat      ; 3     ; --       ; 1   ; no              ; no            ; no             ; no         ; no            ; 3.3-V LVTTL  ; User                 ; 10 pF ; -                    ; -                   ;
; HS             ; 44    ; --       ; 1   ; no              ; no            ; no             ; no         ; no            ; 3.3-V LVTTL  ; User                 ; 10 pF ; -                    ; -                   ;
; LINE_PULSE     ; 30    ; --       ; 4   ; no              ; no            ; no             ; no         ; no            ; 3.3-V LVTTL  ; User                 ; 10 pF ; -                    ; -                   ;
; LUMA_CONTROL   ; 2     ; --       ; 1   ; no              ; no            ; no             ; no         ; no            ; 3.3-V LVTTL  ; User                 ; 10 pF ; -                    ; -                   ;
; SYNC_CONTROL   ; 31    ; --       ; 4   ; no              ; no            ; no             ; no         ; no            ; 3.3-V LVTTL  ; User                 ; 10 pF ; -                    ; -                   ;
+----------------+-------+----------+-----+-----------------+---------------+----------------+------------+---------------+--------------+----------------------+-------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                      ;
+----------+------------+----------+----------------+--------+--------------+---------+-----------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage ; Dir.   ; I/O Standard ; Voltage ; User Assignment ;
+----------+------------+----------+----------------+--------+--------------+---------+-----------------+
; 1        ; 6          ; --       ; TDI            ; input  ; 3.3-V LVTTL  ;         ; Y               ;
; 2        ; 7          ; --       ; LUMA_CONTROL   ; output ; 3.3-V LVTTL  ;         ; Y               ;
; 3        ; 8          ; --       ; FrmFormat      ; output ; 3.3-V LVTTL  ;         ; Y               ;
; 4        ; 9          ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 5        ; 10         ; --       ; GND*           ;        ;              ;         ;                 ;
; 6        ; 11         ; --       ; FSn            ; input  ; 3.3-V LVTTL  ;         ; Y               ;
; 7        ; 12         ; --       ; TMS            ; input  ; 3.3-V LVTTL  ;         ; Y               ;
; 8        ; 13         ; --       ; HSn            ; input  ; 3.3-V LVTTL  ;         ; Y               ;
; 9        ; 14         ; --       ; VCCIO          ; power  ;              ; 3.3V    ;                 ;
; 10       ; 15         ; --       ; E              ; input  ; 3.3-V LVTTL  ;         ; Y               ;
; 11       ; 16         ; --       ; GND*           ;        ;              ;         ;                 ;
; 12       ; 17         ; --       ; Format         ; input  ; 3.3-V LVTTL  ;         ; Y               ;
; 13       ; 18         ; --       ; GND*           ;        ;              ;         ;                 ;
; 14       ; 19         ; --       ; GND*           ;        ;              ;         ;                 ;
; 15       ; 20         ; --       ; GND*           ;        ;              ;         ;                 ;
; 16       ; 21         ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 17       ; 22         ; --       ; VCCINT         ; power  ;              ; 3.3V    ;                 ;
; 18       ; 23         ; --       ; GND*           ;        ;              ;         ;                 ;
; 19       ; 24         ; --       ; GND*           ;        ;              ;         ;                 ;
; 20       ; 25         ; --       ; GND*           ;        ;              ;         ;                 ;
; 21       ; 26         ; --       ; GND*           ;        ;              ;         ;                 ;
; 22       ; 27         ; --       ; VClk           ; input  ; 3.3-V LVTTL  ;         ; Y               ;
; 23       ; 28         ; --       ; GND*           ;        ;              ;         ;                 ;
; 24       ; 29         ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 25       ; 30         ; --       ; PALClock       ; input  ; 3.3-V LVTTL  ;         ; Y               ;
; 26       ; 31         ; --       ; TCK            ; input  ; 3.3-V LVTTL  ;         ; Y               ;
; 27       ; 32         ; --       ; GND*           ;        ;              ;         ;                 ;
; 28       ; 33         ; --       ; GND*           ;        ;              ;         ;                 ;
; 29       ; 34         ; --       ; VCCIO          ; power  ;              ; 3.3V    ;                 ;
; 30       ; 35         ; --       ; LINE_PULSE     ; output ; 3.3-V LVTTL  ;         ; Y               ;
; 31       ; 36         ; --       ; SYNC_CONTROL   ; output ; 3.3-V LVTTL  ;         ; Y               ;
; 32       ; 37         ; --       ; TDO            ; output ; 3.3-V LVTTL  ;         ; Y               ;
; 33       ; 38         ; --       ; CHROMA_CONTROL ; output ; 3.3-V LVTTL  ;         ; Y               ;
; 34       ; 39         ; --       ; GND*           ;        ;              ;         ;                 ;
; 35       ; 40         ; --       ; FormatClock    ; output ; 3.3-V LVTTL  ;         ; Y               ;
; 36       ; 41         ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 37       ; 42         ; --       ; GND+           ;        ;              ;         ;                 ;
; 38       ; 43         ; --       ; GND+           ;        ;              ;         ;                 ;
; 39       ; 0          ; --       ; GND+           ;        ;              ;         ;                 ;
; 40       ; 1          ; --       ; GND+           ;        ;              ;         ;                 ;
; 41       ; 2          ; --       ; VCCINT         ; power  ;              ; 3.3V    ;                 ;
; 42       ; 3          ; --       ; CLK            ; output ; 3.3-V LVTTL  ;         ; Y               ;
; 43       ; 4          ; --       ; GND*           ;        ;              ;         ;                 ;
; 44       ; 5          ; --       ; HS             ; output ; 3.3-V LVTTL  ;         ; Y               ;
+----------+------------+----------+----------------+--------+--------------+---------+-----------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-----------------------------------------------+
; Output Pin Default Load For Reported TCO      ;
+--------------+-------+------------------------+
; I/O Standard ; Load  ; Termination Resistance ;
+--------------+-------+------------------------+
; 3.3-V LVTTL  ; 10 pF ; Not Available          ;
; 3.3-V LVCMOS ; 10 pF ; Not Available          ;
; 3.3-V PCI    ; 10 pF ; 25 Ohm (Parallel)      ;
; 2.5 V        ; 10 pF ; Not Available          ;
+--------------+-------+------------------------+
Note: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                    ;
+----------------------------------------+------------+------+----------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node             ; Macrocells ; Pins ; Full Hierarchy Name                                                                          ; Library Name ;
+----------------------------------------+------------+------+----------------------------------------------------------------------------------------------+--------------+
; |DragonPalLogic                        ; 31         ; 18   ; |DragonPalLogic                                                                              ; work         ;
;    |HSnCounter:HSyncCounter|           ; 5          ; 0    ; |DragonPalLogic|HSnCounter:HSyncCounter                                                      ; work         ;
;       |lpm_counter:count_rtl_0|        ; 5          ; 0    ; |DragonPalLogic|HSnCounter:HSyncCounter|lpm_counter:count_rtl_0                              ; work         ;
;    |VClkInterposer:interposer|         ; 8          ; 0    ; |DragonPalLogic|VClkInterposer:interposer                                                    ; work         ;
;       |DecaQuintCounter:DQCounter|     ; 7          ; 0    ; |DragonPalLogic|VClkInterposer:interposer|DecaQuintCounter:DQCounter                         ; work         ;
;          |lpm_counter:count_rtl_0|     ; 6          ; 0    ; |DragonPalLogic|VClkInterposer:interposer|DecaQuintCounter:DQCounter|lpm_counter:count_rtl_0 ; work         ;
;    |VClkPulseGenerator:pulseGenerator| ; 11         ; 0    ; |DragonPalLogic|VClkPulseGenerator:pulseGenerator                                            ; work         ;
;       |lpm_counter:count_rtl_0|        ; 10         ; 0    ; |DragonPalLogic|VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0                    ; work         ;
+----------------------------------------+------------+------+----------------------------------------------------------------------------------------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                ;
+------------------------------------------------+----------+---------+-------+--------+----------------------+------------------+
; Name                                           ; Location ; Fan-Out ; Usage ; Global ; Global Resource Used ; Global Line Name ;
+------------------------------------------------+----------+---------+-------+--------+----------------------+------------------+
; FSn                                            ; PIN_6    ; 6       ; Clock ; no     ; --                   ; --               ;
; HSn                                            ; PIN_8    ; 6       ; Clock ; no     ; --                   ; --               ;
; VClk                                           ; PIN_22   ; 11      ; Clock ; no     ; --                   ; --               ;
; VClkInterposer:interposer|c~0                  ; SEXP4    ; 1       ; Clock ; no     ; --                   ; --               ;
; VClkInterposer:interposer|c~1                  ; SEXP3    ; 1       ; Clock ; no     ; --                   ; --               ;
; VClkInterposer:interposer|c~2                  ; SEXP1    ; 1       ; Clock ; no     ; --                   ; --               ;
; VClkInterposer:interposer|q                    ; LC14     ; 8       ; Clock ; no     ; --                   ; --               ;
; VClkPulseGenerator:pulseGenerator|LessThan1~11 ; SEXP52   ; 7       ; Clock ; no     ; --                   ; --               ;
; VClkPulseGenerator:pulseGenerator|LessThan1~12 ; SEXP51   ; 7       ; Clock ; no     ; --                   ; --               ;
+------------------------------------------------+----------+---------+-------+--------+----------------------+------------------+


+------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                ;
+--------------------------------------------------------------------------------------+---------+
; Name                                                                                 ; Fan-Out ;
+--------------------------------------------------------------------------------------+---------+
; VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[7]                    ; 14      ;
; VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[6]                    ; 13      ;
; VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[5]                    ; 13      ;
; VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[0]                    ; 12      ;
; VClk                                                                                 ; 11      ;
; VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[1]                    ; 11      ;
; VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[2]                    ; 11      ;
; VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[3]                    ; 11      ;
; VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[4]                    ; 10      ;
; VClkInterposer:interposer|q                                                          ; 8       ;
; VClkInterposer:interposer|DecaQuintCounter:DQCounter|lpm_counter:count_rtl_0|dffs[5] ; 7       ;
; VClkInterposer:interposer|DecaQuintCounter:DQCounter|lpm_counter:count_rtl_0|dffs[4] ; 7       ;
; VClkInterposer:interposer|DecaQuintCounter:DQCounter|lpm_counter:count_rtl_0|dffs[2] ; 7       ;
; VClkInterposer:interposer|DecaQuintCounter:DQCounter|lpm_counter:count_rtl_0|dffs[1] ; 7       ;
; VClkPulseGenerator:pulseGenerator|LessThan1~12                                       ; 7       ;
; VClkPulseGenerator:pulseGenerator|LessThan1~11                                       ; 7       ;
; FSn                                                                                  ; 6       ;
; HSn                                                                                  ; 6       ;
; VClkInterposer:interposer|DecaQuintCounter:DQCounter|lpm_counter:count_rtl_0|dffs[3] ; 6       ;
; VClkInterposer:interposer|DecaQuintCounter:DQCounter|lpm_counter:count_rtl_0|dffs[0] ; 6       ;
; HSnCounter:HSyncCounter|lpm_counter:count_rtl_0|dffs[0]                              ; 5       ;
; HSnCounter:HSyncCounter|lpm_counter:count_rtl_0|dffs[3]                              ; 4       ;
; HSnCounter:HSyncCounter|lpm_counter:count_rtl_0|dffs[1]                              ; 4       ;
; nextFormat                                                                           ; 4       ;
; VClkInterposer:interposer|DecaQuintCounter:DQCounter|iqa                             ; 3       ;
; HSnCounter:HSyncCounter|lpm_counter:count_rtl_0|dffs[4]                              ; 3       ;
; HSnCounter:HSyncCounter|lpm_counter:count_rtl_0|dffs[2]                              ; 3       ;
; PALClock                                                                             ; 1       ;
; Format                                                                               ; 1       ;
; ~GND~1                                                                               ; 1       ;
; ~GND~0                                                                               ; 1       ;
; ~VCC~0                                                                               ; 1       ;
; VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[1]~64                 ; 1       ;
; VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[2]~62                 ; 1       ;
; HS~3                                                                                 ; 1       ;
; VClkPulseGenerator:pulseGenerator|LessThan1~27                                       ; 1       ;
; VClkInterposer:interposer|c~2                                                        ; 1       ;
; VClkInterposer:interposer|c~1                                                        ; 1       ;
; VClkInterposer:interposer|c~0                                                        ; 1       ;
; FormatClock~4                                                                        ; 1       ;
; CLK~3                                                                                ; 1       ;
+--------------------------------------------------------------------------------------+---------+


+-------------------------------------------------+
; Other Routing Usage Summary                     ;
+-----------------------------+-------------------+
; Other Routing Resource Type ; Usage             ;
+-----------------------------+-------------------+
; Output enables              ; 0 / 6 ( 0 % )     ;
; PIA buffers                 ; 38 / 144 ( 26 % ) ;
+-----------------------------+-------------------+


+----------------------------------------------------------------------+
; LAB Macrocells                                                       ;
+----------------------------------------+-----------------------------+
; Number of Macrocells  (Average = 7.75) ; Number of LABs  (Total = 2) ;
+----------------------------------------+-----------------------------+
; 0                                      ; 2                           ;
; 1                                      ; 0                           ;
; 2                                      ; 0                           ;
; 3                                      ; 0                           ;
; 4                                      ; 0                           ;
; 5                                      ; 0                           ;
; 6                                      ; 0                           ;
; 7                                      ; 0                           ;
; 8                                      ; 0                           ;
; 9                                      ; 0                           ;
; 10                                     ; 0                           ;
; 11                                     ; 0                           ;
; 12                                     ; 0                           ;
; 13                                     ; 0                           ;
; 14                                     ; 0                           ;
; 15                                     ; 1                           ;
; 16                                     ; 1                           ;
+----------------------------------------+-----------------------------+


+---------------------------------------------------------+
; Parallel Expander                                       ;
+--------------------------+------------------------------+
; Parallel Expander Length ; Number of Parallel Expanders ;
+--------------------------+------------------------------+
; 0                        ; 0                            ;
; 1                        ; 2                            ;
+--------------------------+------------------------------+


+-------------------------------------------------------------------------------+
; Shareable Expander                                                            ;
+-------------------------------------------------+-----------------------------+
; Number of shareable expanders  (Average = 1.25) ; Number of LABs  (Total = 2) ;
+-------------------------------------------------+-----------------------------+
; 0                                               ; 2                           ;
; 1                                               ; 0                           ;
; 2                                               ; 1                           ;
; 3                                               ; 1                           ;
+-------------------------------------------------+-----------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Logic Cell Interconnection                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LAB ; Logic Cell ; Input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Output                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;  A  ; LC4        ; Format, FSn                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; CLK~3, FrmFormat, FormatClock~4, HS~3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;  A  ; LC16       ; nextFormat, VClk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; CLK                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;  A  ; LC12       ; FSn, HSnCounter:HSyncCounter|lpm_counter:count_rtl_0|dffs[0], HSn                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; HSnCounter:HSyncCounter|lpm_counter:count_rtl_0|dffs[0], HSnCounter:HSyncCounter|lpm_counter:count_rtl_0|dffs[1], HSnCounter:HSyncCounter|lpm_counter:count_rtl_0|dffs[2], HSnCounter:HSyncCounter|lpm_counter:count_rtl_0|dffs[3], HSnCounter:HSyncCounter|lpm_counter:count_rtl_0|dffs[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;  A  ; LC6        ; VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[7], VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[1], VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[0], VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[2], VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[6], VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[5], VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[3], VClk, VClkInterposer:interposer|q                                                                                                                                          ; VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[5], VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[4], VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[3], VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[2], VClkPulseGenerator:pulseGenerator|LessThan1~11, VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[0], VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[1], VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[6], VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[7], VClkPulseGenerator:pulseGenerator|LessThan1~27, HS~3                                                                                                                                                                                             ;
;  A  ; LC9        ; FSn, HSnCounter:HSyncCounter|lpm_counter:count_rtl_0|dffs[1], HSnCounter:HSyncCounter|lpm_counter:count_rtl_0|dffs[0], HSn                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; HSnCounter:HSyncCounter|lpm_counter:count_rtl_0|dffs[1], HSnCounter:HSyncCounter|lpm_counter:count_rtl_0|dffs[2], HSnCounter:HSyncCounter|lpm_counter:count_rtl_0|dffs[3], HSnCounter:HSyncCounter|lpm_counter:count_rtl_0|dffs[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;  A  ; LC3        ; FSn, HSnCounter:HSyncCounter|lpm_counter:count_rtl_0|dffs[1], HSnCounter:HSyncCounter|lpm_counter:count_rtl_0|dffs[0], HSnCounter:HSyncCounter|lpm_counter:count_rtl_0|dffs[2], HSn                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; HSnCounter:HSyncCounter|lpm_counter:count_rtl_0|dffs[2], HSnCounter:HSyncCounter|lpm_counter:count_rtl_0|dffs[3], HSnCounter:HSyncCounter|lpm_counter:count_rtl_0|dffs[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;  A  ; LC13       ; FSn, HSnCounter:HSyncCounter|lpm_counter:count_rtl_0|dffs[0], HSnCounter:HSyncCounter|lpm_counter:count_rtl_0|dffs[1], HSnCounter:HSyncCounter|lpm_counter:count_rtl_0|dffs[2], HSnCounter:HSyncCounter|lpm_counter:count_rtl_0|dffs[3], HSn                                                                                                                                                                                                                                                                                                                                                                                                                    ; HSnCounter:HSyncCounter|lpm_counter:count_rtl_0|dffs[3], HSnCounter:HSyncCounter|lpm_counter:count_rtl_0|dffs[4], VClkInterposer:interposer|c~0, VClkInterposer:interposer|c~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;  A  ; LC7        ; FSn, HSnCounter:HSyncCounter|lpm_counter:count_rtl_0|dffs[2], HSnCounter:HSyncCounter|lpm_counter:count_rtl_0|dffs[0], HSnCounter:HSyncCounter|lpm_counter:count_rtl_0|dffs[1], HSnCounter:HSyncCounter|lpm_counter:count_rtl_0|dffs[3], HSnCounter:HSyncCounter|lpm_counter:count_rtl_0|dffs[4], HSn                                                                                                                                                                                                                                                                                                                                                           ; HSnCounter:HSyncCounter|lpm_counter:count_rtl_0|dffs[4], VClkInterposer:interposer|c~0, VClkInterposer:interposer|c~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;  A  ; LC14       ; VClk, VClkInterposer:interposer|c~0, VClkInterposer:interposer|c~1, VClkInterposer:interposer|c~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[5], VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[4], VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[3], VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[2], VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[0], VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[1], VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[6], VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[7]                                                                                                                                                                                                                                                                                                   ;
;  A  ; LC10       ; VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[4], VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[7], VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[6], VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[5], VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[0], VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[3], VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[2], VClk, VClkInterposer:interposer|q                                                                                                                                          ; VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[5], VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[4], VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[3], VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[2], VClkPulseGenerator:pulseGenerator|LessThan1~11, VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[0], VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[1], VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[6], VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[7], VClkPulseGenerator:pulseGenerator|LessThan1~27, HS~3, VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[2]~62                                                                                                                       ;
;  A  ; LC2        ; VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[1]~64, VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[7], VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[6], VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[5], VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[3], VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[2], VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[0], VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[1], VClk, VClkInterposer:interposer|q                                                                    ; VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[5], VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[4], VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[3], VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[2], VClkPulseGenerator:pulseGenerator|LessThan1~11, VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[1], VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[6], VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[7], VClkPulseGenerator:pulseGenerator|LessThan1~27, HS~3, VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[2]~62                                                                                                                                                                                          ;
;  A  ; LC8        ; VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[1], VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[0], VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[5], VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[4], VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[3], VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[2], VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[6], VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[7], VClk, VClkInterposer:interposer|q                                                                       ; VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[5], VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[4], VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[3], VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[2], VClkPulseGenerator:pulseGenerator|LessThan1~11, VClkPulseGenerator:pulseGenerator|LessThan1~12, VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[0], VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[1], VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[6], VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[7], VClkPulseGenerator:pulseGenerator|LessThan1~27, HS~3, VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[2]~62, VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[1]~64 ;
;  A  ; LC11       ; VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[1], VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[0], VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[3], VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[2], VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[7], VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[6], VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[5], VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[4], nextFormat, HSn                                                                                         ; HS                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;  A  ; LC1        ; VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[7], VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[6], VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[5], VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[4]                                                                                                                                                                                                                                                                                                                                                                                      ; VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;  A  ; LC5        ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; LUMA_CONTROL                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  D  ; LC50       ; VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[7], VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[6], VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[5], VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[2], VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[3], VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[4], VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[1], VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[0], VClk, VClkInterposer:interposer|q                                                                       ; VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[5], VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[4], VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[3], VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[2], VClkPulseGenerator:pulseGenerator|LessThan1~11, VClkPulseGenerator:pulseGenerator|LessThan1~12, VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[0], VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[1], VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[6], VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[7], VClkPulseGenerator:pulseGenerator|LessThan1~27, HS~3, VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[1]~64                                                                       ;
;  D  ; LC49       ; VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[7], VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[1], VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[0], VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[2], VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[3], VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[6], VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[5], VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[4], VClk, VClkInterposer:interposer|q                                                                       ; VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[5], VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[4], VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[2], VClkPulseGenerator:pulseGenerator|LessThan1~12, VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[0], VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[6], VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[7], VClkPulseGenerator:pulseGenerator|LessThan1~27, HS~3, VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[1]~64                                                                                                                                                                                                                                                             ;
;  D  ; LC55       ; VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[2]~62, VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[1], VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[0], VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[6], VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[5], VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[4], VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[3], VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[7], VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[2], VClk, VClkInterposer:interposer|q ; VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[5], VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[4], VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[3], VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[2], VClkPulseGenerator:pulseGenerator|LessThan1~11, VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[0], VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[1], VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[6], VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[7], VClkPulseGenerator:pulseGenerator|LessThan1~27, HS~3                                                                                                                                                                                             ;
;  D  ; LC64       ; nextFormat, VClk, PALClock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; FormatClock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;  D  ; LC51       ; VClkInterposer:interposer|DecaQuintCounter:DQCounter|lpm_counter:count_rtl_0|dffs[5], VClkInterposer:interposer|DecaQuintCounter:DQCounter|lpm_counter:count_rtl_0|dffs[0], VClkInterposer:interposer|DecaQuintCounter:DQCounter|lpm_counter:count_rtl_0|dffs[4], VClkInterposer:interposer|DecaQuintCounter:DQCounter|lpm_counter:count_rtl_0|dffs[3], VClkInterposer:interposer|DecaQuintCounter:DQCounter|lpm_counter:count_rtl_0|dffs[2], VClkInterposer:interposer|DecaQuintCounter:DQCounter|lpm_counter:count_rtl_0|dffs[1], VClkPulseGenerator:pulseGenerator|LessThan1~11, VClkPulseGenerator:pulseGenerator|LessThan1~12                              ; VClkInterposer:interposer|DecaQuintCounter:DQCounter|lpm_counter:count_rtl_0|dffs[0], VClkInterposer:interposer|DecaQuintCounter:DQCounter|lpm_counter:count_rtl_0|dffs[1], VClkInterposer:interposer|DecaQuintCounter:DQCounter|lpm_counter:count_rtl_0|dffs[2], VClkInterposer:interposer|DecaQuintCounter:DQCounter|lpm_counter:count_rtl_0|dffs[3], VClkInterposer:interposer|DecaQuintCounter:DQCounter|lpm_counter:count_rtl_0|dffs[4], VClkInterposer:interposer|DecaQuintCounter:DQCounter|lpm_counter:count_rtl_0|dffs[5]                                                                                                                                                                                                                                                                                                                       ;
;  D  ; LC63       ; VClkInterposer:interposer|DecaQuintCounter:DQCounter|lpm_counter:count_rtl_0|dffs[5], VClkInterposer:interposer|DecaQuintCounter:DQCounter|lpm_counter:count_rtl_0|dffs[0], VClkInterposer:interposer|DecaQuintCounter:DQCounter|lpm_counter:count_rtl_0|dffs[4], VClkInterposer:interposer|DecaQuintCounter:DQCounter|lpm_counter:count_rtl_0|dffs[3], VClkInterposer:interposer|DecaQuintCounter:DQCounter|lpm_counter:count_rtl_0|dffs[2], VClkInterposer:interposer|DecaQuintCounter:DQCounter|lpm_counter:count_rtl_0|dffs[1], VClkPulseGenerator:pulseGenerator|LessThan1~11, VClkPulseGenerator:pulseGenerator|LessThan1~12                              ; VClkInterposer:interposer|DecaQuintCounter:DQCounter|lpm_counter:count_rtl_0|dffs[0], VClkInterposer:interposer|DecaQuintCounter:DQCounter|lpm_counter:count_rtl_0|dffs[1], VClkInterposer:interposer|DecaQuintCounter:DQCounter|lpm_counter:count_rtl_0|dffs[2], VClkInterposer:interposer|DecaQuintCounter:DQCounter|lpm_counter:count_rtl_0|dffs[3], VClkInterposer:interposer|DecaQuintCounter:DQCounter|lpm_counter:count_rtl_0|dffs[4], VClkInterposer:interposer|DecaQuintCounter:DQCounter|lpm_counter:count_rtl_0|dffs[5], VClkInterposer:interposer|DecaQuintCounter:DQCounter|iqa                                                                                                                                                                                                                                                             ;
;  D  ; LC62       ; VClkInterposer:interposer|DecaQuintCounter:DQCounter|lpm_counter:count_rtl_0|dffs[5], VClkInterposer:interposer|DecaQuintCounter:DQCounter|lpm_counter:count_rtl_0|dffs[1], VClkInterposer:interposer|DecaQuintCounter:DQCounter|lpm_counter:count_rtl_0|dffs[0], VClkInterposer:interposer|DecaQuintCounter:DQCounter|lpm_counter:count_rtl_0|dffs[4], VClkInterposer:interposer|DecaQuintCounter:DQCounter|lpm_counter:count_rtl_0|dffs[2], VClkPulseGenerator:pulseGenerator|LessThan1~11, VClkPulseGenerator:pulseGenerator|LessThan1~12                                                                                                                    ; VClkInterposer:interposer|DecaQuintCounter:DQCounter|lpm_counter:count_rtl_0|dffs[0], VClkInterposer:interposer|DecaQuintCounter:DQCounter|lpm_counter:count_rtl_0|dffs[1], VClkInterposer:interposer|DecaQuintCounter:DQCounter|lpm_counter:count_rtl_0|dffs[2], VClkInterposer:interposer|DecaQuintCounter:DQCounter|lpm_counter:count_rtl_0|dffs[3], VClkInterposer:interposer|DecaQuintCounter:DQCounter|lpm_counter:count_rtl_0|dffs[4], VClkInterposer:interposer|DecaQuintCounter:DQCounter|lpm_counter:count_rtl_0|dffs[5], VClkInterposer:interposer|DecaQuintCounter:DQCounter|iqa                                                                                                                                                                                                                                                             ;
;  D  ; LC60       ; VClkInterposer:interposer|DecaQuintCounter:DQCounter|lpm_counter:count_rtl_0|dffs[5], VClkInterposer:interposer|DecaQuintCounter:DQCounter|lpm_counter:count_rtl_0|dffs[1], VClkInterposer:interposer|DecaQuintCounter:DQCounter|lpm_counter:count_rtl_0|dffs[0], VClkInterposer:interposer|DecaQuintCounter:DQCounter|lpm_counter:count_rtl_0|dffs[2], VClkInterposer:interposer|DecaQuintCounter:DQCounter|lpm_counter:count_rtl_0|dffs[4], VClkInterposer:interposer|DecaQuintCounter:DQCounter|lpm_counter:count_rtl_0|dffs[3], VClkPulseGenerator:pulseGenerator|LessThan1~11, VClkPulseGenerator:pulseGenerator|LessThan1~12                              ; VClkInterposer:interposer|DecaQuintCounter:DQCounter|lpm_counter:count_rtl_0|dffs[0], VClkInterposer:interposer|DecaQuintCounter:DQCounter|lpm_counter:count_rtl_0|dffs[1], VClkInterposer:interposer|DecaQuintCounter:DQCounter|lpm_counter:count_rtl_0|dffs[3], VClkInterposer:interposer|DecaQuintCounter:DQCounter|lpm_counter:count_rtl_0|dffs[4], VClkInterposer:interposer|DecaQuintCounter:DQCounter|lpm_counter:count_rtl_0|dffs[5], VClkInterposer:interposer|DecaQuintCounter:DQCounter|iqa                                                                                                                                                                                                                                                                                                                                                   ;
;  D  ; LC59       ; VClkInterposer:interposer|DecaQuintCounter:DQCounter|lpm_counter:count_rtl_0|dffs[5], VClkInterposer:interposer|DecaQuintCounter:DQCounter|lpm_counter:count_rtl_0|dffs[4], VClkInterposer:interposer|DecaQuintCounter:DQCounter|lpm_counter:count_rtl_0|dffs[1], VClkInterposer:interposer|DecaQuintCounter:DQCounter|lpm_counter:count_rtl_0|dffs[2], VClkInterposer:interposer|DecaQuintCounter:DQCounter|lpm_counter:count_rtl_0|dffs[3], VClkInterposer:interposer|DecaQuintCounter:DQCounter|lpm_counter:count_rtl_0|dffs[0], VClkPulseGenerator:pulseGenerator|LessThan1~11, VClkPulseGenerator:pulseGenerator|LessThan1~12                              ; VClkInterposer:interposer|DecaQuintCounter:DQCounter|lpm_counter:count_rtl_0|dffs[0], VClkInterposer:interposer|DecaQuintCounter:DQCounter|lpm_counter:count_rtl_0|dffs[1], VClkInterposer:interposer|DecaQuintCounter:DQCounter|lpm_counter:count_rtl_0|dffs[2], VClkInterposer:interposer|DecaQuintCounter:DQCounter|lpm_counter:count_rtl_0|dffs[3], VClkInterposer:interposer|DecaQuintCounter:DQCounter|lpm_counter:count_rtl_0|dffs[4], VClkInterposer:interposer|DecaQuintCounter:DQCounter|lpm_counter:count_rtl_0|dffs[5], VClkInterposer:interposer|DecaQuintCounter:DQCounter|iqa                                                                                                                                                                                                                                                             ;
;  D  ; LC58       ; VClkInterposer:interposer|DecaQuintCounter:DQCounter|lpm_counter:count_rtl_0|dffs[0], VClkInterposer:interposer|DecaQuintCounter:DQCounter|lpm_counter:count_rtl_0|dffs[3], VClkInterposer:interposer|DecaQuintCounter:DQCounter|lpm_counter:count_rtl_0|dffs[2], VClkInterposer:interposer|DecaQuintCounter:DQCounter|lpm_counter:count_rtl_0|dffs[1], VClkInterposer:interposer|DecaQuintCounter:DQCounter|lpm_counter:count_rtl_0|dffs[4], VClkInterposer:interposer|DecaQuintCounter:DQCounter|lpm_counter:count_rtl_0|dffs[5], VClkPulseGenerator:pulseGenerator|LessThan1~11, VClkPulseGenerator:pulseGenerator|LessThan1~12                              ; VClkInterposer:interposer|DecaQuintCounter:DQCounter|lpm_counter:count_rtl_0|dffs[0], VClkInterposer:interposer|DecaQuintCounter:DQCounter|lpm_counter:count_rtl_0|dffs[1], VClkInterposer:interposer|DecaQuintCounter:DQCounter|lpm_counter:count_rtl_0|dffs[2], VClkInterposer:interposer|DecaQuintCounter:DQCounter|lpm_counter:count_rtl_0|dffs[3], VClkInterposer:interposer|DecaQuintCounter:DQCounter|lpm_counter:count_rtl_0|dffs[4], VClkInterposer:interposer|DecaQuintCounter:DQCounter|lpm_counter:count_rtl_0|dffs[5], VClkInterposer:interposer|DecaQuintCounter:DQCounter|iqa                                                                                                                                                                                                                                                             ;
;  D  ; LC56       ; VClkInterposer:interposer|DecaQuintCounter:DQCounter|lpm_counter:count_rtl_0|dffs[4], VClkInterposer:interposer|DecaQuintCounter:DQCounter|lpm_counter:count_rtl_0|dffs[3], VClkInterposer:interposer|DecaQuintCounter:DQCounter|lpm_counter:count_rtl_0|dffs[5], VClkInterposer:interposer|DecaQuintCounter:DQCounter|lpm_counter:count_rtl_0|dffs[2], VClkInterposer:interposer|DecaQuintCounter:DQCounter|lpm_counter:count_rtl_0|dffs[1], VClkPulseGenerator:pulseGenerator|LessThan1~11, VClkPulseGenerator:pulseGenerator|LessThan1~12                                                                                                                    ; VClkInterposer:interposer|c~0, VClkInterposer:interposer|c~1, VClkInterposer:interposer|c~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;  D  ; LC61       ; VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[7], VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[5], VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[6], VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[2], VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[3], VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[4], VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[1], VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[0], VClk, VClkInterposer:interposer|q                                                                       ; VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[5], VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[4], VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[3], VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[2], VClkPulseGenerator:pulseGenerator|LessThan1~11, VClkPulseGenerator:pulseGenerator|LessThan1~12, VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[0], VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[1], VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[6], VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[7], VClkPulseGenerator:pulseGenerator|LessThan1~27, HS~3, VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[1]~64                                                                       ;
;  D  ; LC52       ; VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[1], VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[0], VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[3], VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[7], VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[6], VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[5], VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[2], VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[4]                                                                                                          ; LINE_PULSE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;  D  ; LC54       ; VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[7], VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[1], VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; VClkPulseGenerator:pulseGenerator|lpm_counter:count_rtl_0|dffs[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;  D  ; LC57       ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; CHROMA_CONTROL                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;  D  ; LC53       ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; SYNC_CONTROL                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Fitter Device Options                                                   ;
+----------------------------------------------+--------------------------+
; Option                                       ; Setting                  ;
+----------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR) ; Off                      ;
; Enable device-wide reset (DEV_CLRn)          ; Off                      ;
; Enable device-wide output enable (DEV_OE)    ; Off                      ;
; Enable INIT_DONE output                      ; Off                      ;
; Configuration scheme                         ; Passive Serial           ;
; Reserve all unused pins                      ; As output driving ground ;
; Security bit                                 ; Off                      ;
; Base pin-out file on sameframe device        ; Off                      ;
+----------------------------------------------+--------------------------+


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (119006): Selected device EPM7064AETC44-10 for design "DragonPalLogic"
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "TCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TDI" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TDO" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TMS" is assigned to location or region, but does not exist in design
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 4680 megabytes
    Info: Processing ended: Mon Jun 02 21:21:35 2025
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


