Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date             : Sun Feb 13 13:20:14 2022
| Host             : NLO running 64-bit major release  (build 9200)
| Command          : report_power -file gtwizard_ultrascale_0_example_top_power_routed.rpt -pb gtwizard_ultrascale_0_example_top_power_summary_routed.pb -rpx gtwizard_ultrascale_0_example_top_power_routed.rpx
| Design           : gtwizard_ultrascale_0_example_top
| Device           : xczu29dr-ffvf1760-2-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.761        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.585        |
| Device Static (W)        | 1.176        |
| Effective TJA (C/W)      | 0.8          |
| Max Ambient (C)          | 98.7         |
| Junction Temperature (C) | 26.3         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.025 |       10 |       --- |             --- |
| CLB Logic                |     0.004 |     2978 |       --- |             --- |
|   LUT as Logic           |     0.003 |      853 |    425280 |            0.20 |
|   LUT as Distributed RAM |    <0.001 |       20 |    213600 |           <0.01 |
|   Register               |    <0.001 |     1611 |    850560 |            0.19 |
|   CARRY8                 |    <0.001 |       16 |     53160 |            0.03 |
|   Others                 |     0.000 |      210 |       --- |             --- |
| Signals                  |     0.003 |     2103 |       --- |             --- |
| I/O                      |     0.007 |        5 |       408 |            1.23 |
| GTY                      |     0.546 |        1 |        16 |            6.25 |
| Static Power             |     1.176 |          |           |                 |
| Total                    |     1.761 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source     | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint     |       0.850 |     0.401 |       0.122 |      0.279 |       NA    | Unspecified | NA         |
| Vccint_io  |       0.850 |     0.071 |       0.001 |      0.070 |       NA    | Unspecified | NA         |
| Vccbram    |       0.850 |     0.031 |       0.000 |      0.031 |       NA    | Unspecified | NA         |
| Vccaux     |       1.800 |     0.281 |       0.000 |      0.281 |       NA    | Unspecified | NA         |
| Vccaux_io  |       1.800 |     0.061 |       0.003 |      0.058 |       NA    | Unspecified | NA         |
| Vcco33     |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25     |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18     |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15     |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135    |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12     |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco10     |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc     |       1.800 |     0.008 |       0.000 |      0.008 |       NA    | Unspecified | NA         |
| VCCINT_AMS |       0.850 |     0.014 |       0.000 |      0.014 |       NA    | Unspecified | NA         |
| DACAVCC    |       0.925 |     0.015 |       0.000 |      0.015 |       NA    | Unspecified | NA         |
| DACAVCCAUX |       1.800 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| DACAVTT    |       2.500 |     0.011 |       0.000 |      0.011 |       NA    | Unspecified | NA         |
| ADCAVCC    |       0.925 |     0.010 |       0.000 |      0.010 |       NA    | Unspecified | NA         |
| ADCAVCCAUX |       1.800 |     0.050 |       0.000 |      0.050 |       NA    | Unspecified | NA         |
| MGTYAVcc   |       0.900 |     0.172 |       0.126 |      0.046 |       NA    | Unspecified | NA         |
| MGTYAVtt   |       1.200 |     0.295 |       0.271 |      0.024 |       NA    | Unspecified | NA         |
| MGTYVccaux |       1.800 |     0.022 |       0.019 |      0.003 |       NA    | Unspecified | NA         |
+------------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 0.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 0.9                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                               | Domain                                                                                                                                                                                                                                                     | Constraint (ns) |
+-----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| clk_freerun                                                                                         | hb_gtwiz_reset_clk_freerun_in                                                                                                                                                                                                                              |             4.0 |
| clk_mgtrefclk0_x0y2_p                                                                               | mgtrefclk0_x0y2_p                                                                                                                                                                                                                                          |             4.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/in0                                                                                                                                                                                          |            50.0 |
| qpll0outclk_out[0]                                                                                  | example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[1].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/qpll0outclk_out[0]    |             0.1 |
| qpll0outrefclk_out[0]                                                                               | example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[1].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/qpll0outrefclk_out[0] |             4.0 |
| rxoutclk_out[0]                                                                                     | example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/rxoutclk_out[0]              |             3.2 |
| txoutclk_out[0]                                                                                     | example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[0]              |             4.0 |
| txoutclkpcs_out[0]                                                                                  | example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclkpcs_out[0]           |             4.0 |
+-----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------+-----------+
| Name                               | Power (W) |
+------------------------------------+-----------+
| gtwizard_ultrascale_0_example_top  |     0.585 |
|   dbg_hub                          |     0.007 |
|     inst                           |     0.007 |
|       BSCANID.u_xsdbm_id           |     0.007 |
|   example_checking_inst0           |     0.006 |
|     prbs_any_chk_inst              |     0.006 |
|   example_init_inst                |     0.001 |
|   example_stimulus_inst0           |     0.006 |
|     prbs_any_gen_inst              |     0.006 |
|   example_wrapper_inst             |     0.551 |
|     gtwizard_ultrascale_0_inst     |     0.551 |
|       inst                         |     0.551 |
|   gtwizard_ultrascale_0_vio_0_inst |     0.006 |
|     inst                           |     0.006 |
|       PROBE_IN_INST                |     0.001 |
|       U_XSDB_SLAVE                 |     0.003 |
+------------------------------------+-----------+


