set tool_name "ModelSim-Altera (VHDL)"
set corner_file_list {
	{{"Slow Model"} {mru.vho mru_vhd.sdo}}
	{{"Fast Model"} {mru_fast.vho mru_vhd_fast.sdo}}
}
