/*
* Ocelot Version : 2.1.0
*/

.version 3.1
.target sm_12, map_f64_to_f32
.address_size 64
/* Module /home/vishwesh/Desktop/Register_Sharing_Pbm/Results/PTX_FILES/bfs/ptx_org */

/* Function prototypes */
.entry _Z10BFS_kernelPiS_P4int2S1_S_S_iS_iiS_ (.param  .u64 __cudaparm__Z10BFS_kernelPiS_P4int2S1_S_S_iS_iiS__q1, .param  .u64 __cudaparm__Z10BFS_kernelPiS_P4int2S1_S_S_iS_iiS__q2, .param  .u64 __cudaparm__Z10BFS_kernelPiS_P4int2S1_S_S_iS_iiS__g_graph_nodes, .param  .u64 __cudaparm__Z10BFS_kernelPiS_P4int2S1_S_S_iS_iiS__g_graph_edges, .param  .u64 __cudaparm__Z10BFS_kernelPiS_P4int2S1_S_S_iS_iiS__g_color, .param  .u64 __cudaparm__Z10BFS_kernelPiS_P4int2S1_S_S_iS_iiS__g_cost, .param  .s32 __cudaparm__Z10BFS_kernelPiS_P4int2S1_S_S_iS_iiS__no_of_nodes, .param  .u64 __cudaparm__Z10BFS_kernelPiS_P4int2S1_S_S_iS_iiS__tail, .param  .s32 __cudaparm__Z10BFS_kernelPiS_P4int2S1_S_S_iS_iiS__gray_shade, .param  .s32 __cudaparm__Z10BFS_kernelPiS_P4int2S1_S_S_iS_iiS__k, .param  .u64 __cudaparm__Z10BFS_kernelPiS_P4int2S1_S_S_iS_iiS__overflow);
.entry _Z26BFS_kernel_multi_blk_inGPUPiS_P4int2S1_S_S_S_S_iiS_S_S_S_ (.param  .u64 __cudaparm__Z26BFS_kernel_multi_blk_inGPUPiS_P4int2S1_S_S_S_S_iiS_S_S_S__q1, .param  .u64 __cudaparm__Z26BFS_kernel_multi_blk_inGPUPiS_P4int2S1_S_S_S_S_iiS_S_S_S__q2, .param  .u64 __cudaparm__Z26BFS_kernel_multi_blk_inGPUPiS_P4int2S1_S_S_S_S_iiS_S_S_S__g_graph_nodes, .param  .u64 __cudaparm__Z26BFS_kernel_multi_blk_inGPUPiS_P4int2S1_S_S_S_S_iiS_S_S_S__g_graph_edges, .param  .u64 __cudaparm__Z26BFS_kernel_multi_blk_inGPUPiS_P4int2S1_S_S_S_S_iiS_S_S_S__g_color, .param  .u64 __cudaparm__Z26BFS_kernel_multi_blk_inGPUPiS_P4int2S1_S_S_S_S_iiS_S_S_S__g_cost, .param  .u64 __cudaparm__Z26BFS_kernel_multi_blk_inGPUPiS_P4int2S1_S_S_S_S_iiS_S_S_S__no_of_nodes, .param  .u64 __cudaparm__Z26BFS_kernel_multi_blk_inGPUPiS_P4int2S1_S_S_S_S_iiS_S_S_S__tail, .param  .s32 __cudaparm__Z26BFS_kernel_multi_blk_inGPUPiS_P4int2S1_S_S_S_S_iiS_S_S_S____val_paramgray_shade, .param  .s32 __cudaparm__Z26BFS_kernel_multi_blk_inGPUPiS_P4int2S1_S_S_S_S_iiS_S_S_S__k, .param  .u64 __cudaparm__Z26BFS_kernel_multi_blk_inGPUPiS_P4int2S1_S_S_S_S_iiS_S_S_S__switch_k, .param  .u64 __cudaparm__Z26BFS_kernel_multi_blk_inGPUPiS_P4int2S1_S_S_S_S_iiS_S_S_S__max_nodes_per_block, .param  .u64 __cudaparm__Z26BFS_kernel_multi_blk_inGPUPiS_P4int2S1_S_S_S_S_iiS_S_S_S__global_kt, .param  .u64 __cudaparm__Z26BFS_kernel_multi_blk_inGPUPiS_P4int2S1_S_S_S_S_iiS_S_S_S__overflow);
.entry _Z17BFS_in_GPU_kernelPiS_P4int2S1_S_S_iS_iiS_ (.param  .u64 __cudaparm__Z17BFS_in_GPU_kernelPiS_P4int2S1_S_S_iS_iiS__q1, .param  .u64 __cudaparm__Z17BFS_in_GPU_kernelPiS_P4int2S1_S_S_iS_iiS__q2, .param  .u64 __cudaparm__Z17BFS_in_GPU_kernelPiS_P4int2S1_S_S_iS_iiS__g_graph_nodes, .param  .u64 __cudaparm__Z17BFS_in_GPU_kernelPiS_P4int2S1_S_S_iS_iiS__g_graph_edges, .param  .u64 __cudaparm__Z17BFS_in_GPU_kernelPiS_P4int2S1_S_S_iS_iiS__g_color, .param  .u64 __cudaparm__Z17BFS_in_GPU_kernelPiS_P4int2S1_S_S_iS_iiS__g_cost, .param  .s32 __cudaparm__Z17BFS_in_GPU_kernelPiS_P4int2S1_S_S_iS_iiS____val_paramno_of_nodes, .param  .u64 __cudaparm__Z17BFS_in_GPU_kernelPiS_P4int2S1_S_S_iS_iiS__tail, .param  .s32 __cudaparm__Z17BFS_in_GPU_kernelPiS_P4int2S1_S_S_iS_iiS____val_paramgray_shade, .param  .s32 __cudaparm__Z17BFS_in_GPU_kernelPiS_P4int2S1_S_S_iS_iiS__k, .param  .u64 __cudaparm__Z17BFS_in_GPU_kernelPiS_P4int2S1_S_S_iS_iiS__overflow);

/* Globals */
.global .s32 no_of_nodes_vol[1] = { 0 };
.global .s32 stay_vol[1] = { 0 };
.global .s32 count[1] = { 0 };

/* Textures */
.global .texref g_graph_edge_ref;
.global .texref g_graph_node_ref;

/* Kernels */
.entry _Z10BFS_kernelPiS_P4int2S1_S_S_iS_iiS_(.param  .u64 __cudaparm__Z10BFS_kernelPiS_P4int2S1_S_S_iS_iiS__q1,
		.param  .u64 __cudaparm__Z10BFS_kernelPiS_P4int2S1_S_S_iS_iiS__q2,
		.param  .u64 __cudaparm__Z10BFS_kernelPiS_P4int2S1_S_S_iS_iiS__g_graph_nodes,
		.param  .u64 __cudaparm__Z10BFS_kernelPiS_P4int2S1_S_S_iS_iiS__g_graph_edges,
		.param  .u64 __cudaparm__Z10BFS_kernelPiS_P4int2S1_S_S_iS_iiS__g_color,
		.param  .u64 __cudaparm__Z10BFS_kernelPiS_P4int2S1_S_S_iS_iiS__g_cost,
		.param  .s32 __cudaparm__Z10BFS_kernelPiS_P4int2S1_S_S_iS_iiS__no_of_nodes,
		.param  .u64 __cudaparm__Z10BFS_kernelPiS_P4int2S1_S_S_iS_iiS__tail,
		.param  .s32 __cudaparm__Z10BFS_kernelPiS_P4int2S1_S_S_iS_iiS__gray_shade,
		.param  .s32 __cudaparm__Z10BFS_kernelPiS_P4int2S1_S_S_iS_iiS__k,
		.param  .u64 __cudaparm__Z10BFS_kernelPiS_P4int2S1_S_S_iS_iiS__overflow)
{
	.shared .align 1 .s32 _Zcontext_6___cuda_local_var_66801_31_non_const_shift[1];
	.shared .align 4 .b8 _Zcontext_6___cuda___cuda_local_var_66798_39_non_const_local_q28104[12864];
	.shared .align 4 .b8 _Zcontext_6___cuda___cuda_local_var_66799_31_non_const_prefix_q40968[32];

	.reg .u32 %r0;
	.reg .u32 %r1;
	.reg .u32 %r2;
	.reg .pred %p3;
	.reg .u64 %r4;
	.reg .u64 %r5;
	.reg .u64 %r6;
	.reg .u32 %r7;
	.reg .u64 %r8;
	.reg .u32 %r9;
	.reg .u32 %r10;
	.reg .u32 %r11;
	.reg .u32 %r12;
	.reg .pred %p13;
	.reg .u32 %r14;
	.reg .u64 %r15;
	.reg .u16 %r16;
	.reg .u32 %r17;
	.reg .u32 %r18;
	.reg .u32 %r19;
	.reg .pred %p20;
	.reg .u64 %r21;
	.reg .u64 %r22;
	.reg .u64 %r23;
	.reg .u64 %r24;
	.reg .u32 %r25;
	.reg .u64 %r26;
	.reg .u64 %r27;
	.reg .u64 %r28;
	.reg .u32 %r29;
	.reg .u64 %r30;
	.reg .u64 %r31;
	.reg .u64 %r32;
	.reg .u32 %r33;
	.reg .u32 %r34;
	.reg .u32 %r35;
	.reg .u32 %r36;
	.reg .u32 %r37;
	.reg .u32 %r38;
	.reg .u32 %r39;
	.reg .u32 %r40;
	.reg .u32 %r41;
	.reg .u32 %r42;
	.reg .u32 %r43;
	.reg .u32 %r44;
	.reg .u32 %r45;
	.reg .u32 %r46;
	.reg .u32 %r47;
	.reg .u32 %r48;
	.reg .u32 %r49;
	.reg .u64 %r50;
	.reg .pred %p51;
	.reg .u32 %r52;
	.reg .u64 %r53;
	.reg .u32 %r54;
	.reg .u32 %r55;
	.reg .u32 %r56;
	.reg .u32 %r57;
	.reg .u32 %r58;
	.reg .u32 %r59;
	.reg .u32 %r60;
	.reg .u32 %r61;
	.reg .u32 %r62;
	.reg .u32 %r63;
	.reg .u32 %r64;
	.reg .u32 %r65;
	.reg .u32 %r66;
	.reg .u32 %r67;
	.reg .u32 %r68;
	.reg .u64 %r69;
	.reg .u64 %r70;
	.reg .u64 %r71;
	.reg .u32 %r72;
	.reg .u32 %r73;
	.reg .pred %p74;
	.reg .u32 %r75;
	.reg .u64 %r76;
	.reg .u32 %r77;
	.reg .u32 %r78;
	.reg .pred %p79;
	.reg .u64 %r80;
	.reg .u32 %r81;
	.reg .u32 %r82;
	.reg .u32 %r83;
	.reg .u32 %r84;
	.reg .pred %p85;
	.reg .u32 %r86;
	.reg .u64 %r87;
	.reg .u64 %r88;
	.reg .u64 %r89;
	.reg .u64 %r90;
	.reg .u64 %r91;
	.reg .u64 %r92;
	.reg .pred %p93;
	.reg .u32 %r94;
	.reg .u32 %r95;
	.reg .pred %p96;
	.reg .u32 %r97;
	.reg .u32 %r98;
	.reg .u32 %r99;
	.reg .u32 %r100;
	.reg .u32 %r101;
	.reg .u32 %r102;
	.reg .u32 %r103;
	.reg .u32 %r104;
	.reg .u32 %r105;
	.reg .u32 %r106;
	.reg .u32 %r107;
	.reg .u32 %r108;
	.reg .u32 %r109;
	.reg .u32 %r110;
	.reg .u64 %r111;
	.reg .u32 %r112;
	.reg .u32 %r113;
	.reg .u32 %r114;
	.reg .u32 %r115;
	.reg .u32 %r116;
	.reg .u64 %r117;
	.reg .u32 %r118;
	.reg .pred %p119;
	.reg .u64 %r120;
	.reg .u64 %r121;
	.reg .u64 %r122;
	.reg .u32 %r123;
	.reg .u64 %r124;
	.reg .u32 %r125;
	.reg .u32 %r126;
	.reg .u64 %r127;
	.reg .u64 %r128;
	.reg .u64 %r129;
	.reg .u64 %r130;
	.reg .u32 %r131;
	.reg .u64 %r132;
	.reg .u64 %r133;
	.reg .u32 %r134;
	.reg .u64 %r135;
	.reg .u64 %r136;
	.reg .u64 %r137;
	.reg .u64 %r138;
	.reg .u64 %r139;
	.reg .u32 %r140;
	.reg .u64 %r141;
	.reg .pred %p142;
	BB_3_0:
	BB_3_2:
		cvt.s32.u16 %r0, %tid.x; 
		cvt.u32.u16 %r1, %tid.x; 
		mov.u32 %r2, 7; 
		setp.gt.u32 %p3, %r1, %r2; 
		@%p3 bra BB_3_4; 
	BB_3_3:
		mov.u64 %r4, _Zcontext_6___cuda___cuda_local_var_66798_39_non_const_local_q28104; 
		cvt.s64.s32 %r5, %r0; 
		mul.wide.s32 %r6, %r0, 4; 
		mov.s32 %r7, 0; 
		add.u64 %r8, %r6, %r4; 
		st.shared.s32 [%r8], %r7; 
		cvt.u32.u16 %r9, %ntid.x; 
		shr.u32 %r10, %r9, 3; 
		add.s32 %r11, %r10, 1; 
		and.b32 %r12, %r9, 7; 
		setp.lt.u32 %p13, %r1, %r12; 
		selp.s32 %r14, %r11, %r10, %p13; 
		add.u64 %r15, %r6, %r4; 
		st.shared.s32 [%r15 + 12832], %r14; 
	BB_3_4:
		mov.u64 %r4, _Zcontext_6___cuda___cuda_local_var_66798_39_non_const_local_q28104; 
		bar.sync 0; 
		mov.u16 %r16, %ctaid.x; 
		mul.wide.u16 %r17, %r16, 512; 
		add.u32 %r18, %r1, %r17; 
		ld.param.s32 %r19, [__cudaparm__Z10BFS_kernelPiS_P4int2S1_S_S_iS_iiS__no_of_nodes]; 
		setp.le.s32 %p20, %r19, %r18; 
		@%p20 bra BB_3_15; 
	BB_3_5:
		ld.param.u64 %r21, [__cudaparm__Z10BFS_kernelPiS_P4int2S1_S_S_iS_iiS__q1]; 
		cvt.s64.s32 %r22, %r18; 
		mul.wide.s32 %r23, %r18, 4; 
		add.u64 %r24, %r21, %r23; 
		ld.global.s32 %r25, [%r24]; 
		cvt.s64.s32 %r26, %r25; 
		mul.wide.s32 %r27, %r25, 4; 
		ld.param.u64 %r28, [__cudaparm__Z10BFS_kernelPiS_P4int2S1_S_S_iS_iiS__g_color]; 
		mov.s32 %r29, 16677221; 
		add.u64 %r30, %r27, %r28; 
		st.global.s32 [%r30], %r29; 
		ld.param.u64 %r31, [__cudaparm__Z10BFS_kernelPiS_P4int2S1_S_S_iS_iiS__g_cost]; 
		add.u64 %r32, %r27, %r31; 
		ld.global.s32 %r33, [%r32]; 
		mov.u32 %r34, %r25; 
		mov.s32 %r35, 0; 
		mov.u32 %r36, %r35; 
		mov.s32 %r37, 0; 
		mov.u32 %r38, %r37; 
		mov.s32 %r39, 0; 
		mov.u32 %r40, %r39; 
		tex.1d.v4.s32.s32 {%r41, %r42, %r43, %r44}, [g_graph_node_ref, {%r34, %r36, %r38, %r40}]; 
		mov.s32 %r45, %r41; 
		mov.s32 %r46, %r42; 
		mov.s32 %r47, %r45; 
		and.b32 %r48, %r0, 7; 
		add.s32 %r49, %r45, %r46; 
		cvt.s64.s32 %r50, %r48; 
		setp.le.s32 %p51, %r49, %r45; 
		@%p51 bra BB_3_14; 
	BB_3_6:
		mov.s32 %r52, %r46; 
		mul.lo.u64 %r53, %r50, 4; 
		mov.s32 %r54, %r52; 
	BB_3_7:
		mov.u32 %r55, %r47; 
		mov.s32 %r56, 0; 
		mov.u32 %r57, %r56; 
		mov.s32 %r58, 0; 
		mov.u32 %r59, %r58; 
		mov.s32 %r60, 0; 
		mov.u32 %r61, %r60; 
		tex.1d.v4.s32.s32 {%r62, %r63, %r64, %r65}, [g_graph_edge_ref, {%r55, %r57, %r59, %r61}]; 
		mov.s32 %r66, %r62; 
		mov.s32 %r67, %r63; 
		add.s32 %r68, %r33, %r67; 
		cvt.s64.s32 %r69, %r66; 
		mul.wide.s32 %r70, %r66, 4; 
		ld.param.u64 %r31, [__cudaparm__Z10BFS_kernelPiS_P4int2S1_S_S_iS_iiS__g_cost]; 
		add.u64 %r71, %r70, %r31; 
		atom.global.min.s32 %r72, [%r71], %r68; 
		mov.s32 %r73, %r72; 
		setp.le.s32 %p74, %r73, %r68; 
		@%p74 bra BB_3_12; 
	BB_3_8:
		ld.param.s32 %r75, [__cudaparm__Z10BFS_kernelPiS_P4int2S1_S_S_iS_iiS__gray_shade]; 
		ld.param.u64 %r28, [__cudaparm__Z10BFS_kernelPiS_P4int2S1_S_S_iS_iiS__g_color]; 
		add.u64 %r76, %r70, %r28; 
		atom.global.exch.b32 %r77, [%r76], %r75; 
		mov.s32 %r78, %r77; 
		setp.eq.s32 %p79, %r78, %r75; 
		@%p79 bra BB_3_12; 
	BB_3_9:
		add.u64 %r80, %r53, %r4; 
		mov.s32 %r81, 1; 
		atom.shared.add.s32 %r82, [%r80], %r81; 
		mov.s32 %r83, %r82; 
		mov.u32 %r84, 399; 
		setp.le.s32 %p85, %r83, %r84; 
		@%p85 bra BB_3_11; 
	BB_3_10:
		mov.s32 %r86, 1; 
		ld.param.u64 %r87, [__cudaparm__Z10BFS_kernelPiS_P4int2S1_S_S_iS_iiS__overflow]; 
		st.global.s32 [%r87], %r86; 
		bra.uni BB_3_12; 
	BB_3_15:
		and.b32 %r94, %r0, 7; 
		cvt.s64.s32 %r50, %r94; 
		mul.wide.s32 %r53, %r94, 4; 
	BB_3_16:
		bar.sync 0; 
		mov.u32 %r95, 0; 
		setp.ne.u32 %p96, %r1, %r95; 
		@%p96 bra BB_3_18; 
	BB_3_17:
		mov.s32 %r97, 0; 
		st.shared.s32 [_Zcontext_6___cuda___cuda_local_var_66799_31_non_const_prefix_q40968], %r97; 
		ld.shared.s32 %r98, [_Zcontext_6___cuda___cuda_local_var_66798_39_non_const_local_q28104]; 
		st.shared.s32 [_Zcontext_6___cuda___cuda_local_var_66799_31_non_const_prefix_q40968 + 4], %r98; 
		ld.shared.s32 %r99, [_Zcontext_6___cuda___cuda_local_var_66798_39_non_const_local_q28104 + 4]; 
		add.s32 %r100, %r99, %r98; 
		st.shared.s32 [_Zcontext_6___cuda___cuda_local_var_66799_31_non_const_prefix_q40968 + 8], %r100; 
		ld.shared.s32 %r101, [_Zcontext_6___cuda___cuda_local_var_66798_39_non_const_local_q28104 + 8]; 
		add.s32 %r102, %r101, %r100; 
		st.shared.s32 [_Zcontext_6___cuda___cuda_local_var_66799_31_non_const_prefix_q40968 + 12], %r102; 
		ld.shared.s32 %r103, [_Zcontext_6___cuda___cuda_local_var_66798_39_non_const_local_q28104 + 12]; 
		add.s32 %r104, %r103, %r102; 
		st.shared.s32 [_Zcontext_6___cuda___cuda_local_var_66799_31_non_const_prefix_q40968 + 16], %r104; 
		ld.shared.s32 %r105, [_Zcontext_6___cuda___cuda_local_var_66798_39_non_const_local_q28104 + 16]; 
		add.s32 %r106, %r105, %r104; 
		st.shared.s32 [_Zcontext_6___cuda___cuda_local_var_66799_31_non_const_prefix_q40968 + 20], %r106; 
		ld.shared.s32 %r107, [_Zcontext_6___cuda___cuda_local_var_66798_39_non_const_local_q28104 + 20]; 
		add.s32 %r108, %r107, %r106; 
		st.shared.s32 [_Zcontext_6___cuda___cuda_local_var_66799_31_non_const_prefix_q40968 + 24], %r108; 
		ld.shared.s32 %r109, [_Zcontext_6___cuda___cuda_local_var_66798_39_non_const_local_q28104 + 24]; 
		add.s32 %r110, %r109, %r108; 
		st.shared.s32 [_Zcontext_6___cuda___cuda_local_var_66799_31_non_const_prefix_q40968 + 28], %r110; 
		ld.param.u64 %r111, [__cudaparm__Z10BFS_kernelPiS_P4int2S1_S_S_iS_iiS__tail]; 
		ld.shared.s32 %r112, [_Zcontext_6___cuda___cuda_local_var_66798_39_non_const_local_q28104 + 28]; 
		add.s32 %r113, %r112, %r110; 
		atom.global.add.s32 %r114, [%r111], %r113; 
		mov.s32 %r115, %r114; 
		st.shared.s32 [_Zcontext_6___cuda_local_var_66801_31_non_const_shift], %r115; 
	BB_3_18:
		bar.sync 0; 
		shr.u32 %r116, %r1, 3; 
		add.u64 %r117, %r53, %r4; 
		ld.shared.s32 %r118, [%r117]; 
		setp.le.s32 %p119, %r118, %r116; 
		@%p119 bra BB_3_21; 
	BB_3_19:
		mul.lo.u64 %r120, %r50, 400; 
		mov.u64 %r121, _Zcontext_6___cuda___cuda_local_var_66799_31_non_const_prefix_q40968; 
		add.u64 %r122, %r53, %r121; 
		ld.shared.s32 %r123, [%r122]; 
		add.u64 %r124, %r53, %r4; 
		add.s32 %r125, %r123, %r116; 
		ld.shared.s32 %r118, [%r117]; 
		add.s32 %r126, %r118, %r123; 
		cvt.s64.s32 %r127, %r116; 
		add.u64 %r128, %r127, %r120; 
		mul.lo.u64 %r129, %r128, 4; 
		add.u64 %r130, %r4, %r129; 
		ld.shared.s32 %r131, [%r124 + 12832]; 
		ld.param.u64 %r132, [__cudaparm__Z10BFS_kernelPiS_P4int2S1_S_S_iS_iiS__q2]; 
		cvt.s64.s32 %r133, %r125; 
		ld.shared.s32 %r134, [_Zcontext_6___cuda_local_var_66801_31_non_const_shift]; 
		cvt.s64.s32 %r135, %r134; 
		add.u64 %r136, %r133, %r135; 
		mul.lo.u64 %r137, %r136, 4; 
		add.u64 %r138, %r132, %r137; 
		cvt.s64.s32 %r139, %r131; 
	BB_3_20:
		ld.shared.s32 %r140, [%r130 + 32]; 
		st.global.s32 [%r138], %r140; 
		ld.shared.s32 %r131, [%r124 + 12832]; 
		add.s32 %r125, %r125, %r131; 
		mul.lo.u64 %r141, %r139, 4; 
		add.u64 %r138, %r138, %r141; 
		add.u64 %r130, %r130, %r141; 
		setp.lt.s32 %p142, %r125, %r126; 
		@%p142 bra BB_3_20; 
	BB_3_21:
		exit; 
	BB_3_1:
	BB_3_14:
		mul.lo.u64 %r53, %r50, 4; 
		bra.uni BB_3_16; 
	BB_3_11:
		cvt.s64.s32 %r88, %r83; 
		mul.lo.u64 %r89, %r50, 400; 
		add.u64 %r90, %r88, %r89; 
		mul.lo.u64 %r91, %r90, 4; 
		add.u64 %r92, %r4, %r91; 
		st.shared.s32 [%r92 + 32], %r66; 
	BB_3_12:
		add.s32 %r47, %r47, 1; 
		setp.ne.s32 %p93, %r49, %r47; 
		@%p93 bra BB_3_7; 
	BB_3_13:
		bra.uni BB_3_16; 
}
.entry _Z26BFS_kernel_multi_blk_inGPUPiS_P4int2S1_S_S_S_S_iiS_S_S_S_(.param  .u64 __cudaparm__Z26BFS_kernel_multi_blk_inGPUPiS_P4int2S1_S_S_S_S_iiS_S_S_S__q1,
		.param  .u64 __cudaparm__Z26BFS_kernel_multi_blk_inGPUPiS_P4int2S1_S_S_S_S_iiS_S_S_S__q2,
		.param  .u64 __cudaparm__Z26BFS_kernel_multi_blk_inGPUPiS_P4int2S1_S_S_S_S_iiS_S_S_S__g_graph_nodes,
		.param  .u64 __cudaparm__Z26BFS_kernel_multi_blk_inGPUPiS_P4int2S1_S_S_S_S_iiS_S_S_S__g_graph_edges,
		.param  .u64 __cudaparm__Z26BFS_kernel_multi_blk_inGPUPiS_P4int2S1_S_S_S_S_iiS_S_S_S__g_color,
		.param  .u64 __cudaparm__Z26BFS_kernel_multi_blk_inGPUPiS_P4int2S1_S_S_S_S_iiS_S_S_S__g_cost,
		.param  .u64 __cudaparm__Z26BFS_kernel_multi_blk_inGPUPiS_P4int2S1_S_S_S_S_iiS_S_S_S__no_of_nodes,
		.param  .u64 __cudaparm__Z26BFS_kernel_multi_blk_inGPUPiS_P4int2S1_S_S_S_S_iiS_S_S_S__tail,
		.param  .s32 __cudaparm__Z26BFS_kernel_multi_blk_inGPUPiS_P4int2S1_S_S_S_S_iiS_S_S_S____val_paramgray_shade,
		.param  .s32 __cudaparm__Z26BFS_kernel_multi_blk_inGPUPiS_P4int2S1_S_S_S_S_iiS_S_S_S__k,
		.param  .u64 __cudaparm__Z26BFS_kernel_multi_blk_inGPUPiS_P4int2S1_S_S_S_S_iiS_S_S_S__switch_k,
		.param  .u64 __cudaparm__Z26BFS_kernel_multi_blk_inGPUPiS_P4int2S1_S_S_S_S_iiS_S_S_S__max_nodes_per_block,
		.param  .u64 __cudaparm__Z26BFS_kernel_multi_blk_inGPUPiS_P4int2S1_S_S_S_S_iiS_S_S_S__global_kt,
		.param  .u64 __cudaparm__Z26BFS_kernel_multi_blk_inGPUPiS_P4int2S1_S_S_S_S_iiS_S_S_S__overflow)
{
	.shared .align 1 .s32 _Zcontext_4___cuda_local_var_66686_31_non_const_odd_time[1];
	.shared .align 1 .s32 _Zcontext_4___cuda_local_var_66685_31_non_const_no_of_nodes_sm[1];
	.shared .align 1 .s32 _Zcontext_4___cuda_local_var_66684_31_non_const_shift[1];
	.shared .align 4 .b8 _Zcontext_4___cuda___cuda_local_var_66682_39_non_const_local_q15128[12864];
	.shared .align 4 .b8 _Zcontext_4___cuda___cuda_local_var_66683_31_non_const_prefix_q27992[32];

	.reg .u32 %r0;
	.reg .u32 %r1;
	.reg .u32 %r2;
	.reg .pred %p3;
	.reg .u32 %r4;
	.reg .u32 %r5;
	.reg .pred %p6;
	.reg .u32 %r7;
	.reg .u64 %r8;
	.reg .u32 %r9;
	.reg .u64 %r10;
	.reg .u32 %r11;
	.reg .u32 %r12;
	.reg .u32 %r13;
	.reg .u64 %r14;
	.reg .u32 %r15;
	.reg .u32 %r16;
	.reg .pred %p17;
	.reg .u32 %r18;
	.reg .u32 %r19;
	.reg .u32 %r20;
	.reg .u32 %r21;
	.reg .u32 %r22;
	.reg .u32 %r23;
	.reg .u64 %r24;
	.reg .u32 %r25;
	.reg .u64 %r26;
	.reg .u32 %r27;
	.reg .u64 %r28;
	.reg .u64 %r29;
	.reg .u64 %r30;
	.reg .u64 %r31;
	.reg .u32 %r32;
	.reg .u64 %r33;
	.reg .u32 %r34;
	.reg .u32 %r35;
	.reg .u32 %r36;
	.reg .u32 %r37;
	.reg .pred %p38;
	.reg .u32 %r39;
	.reg .u64 %r40;
	.reg .u32 %r41;
	.reg .u32 %r42;
	.reg .pred %p43;
	.reg .u64 %r44;
	.reg .u64 %r45;
	.reg .u32 %r46;
	.reg .u32 %r47;
	.reg .pred %p48;
	.reg .u64 %r49;
	.reg .u64 %r50;
	.reg .u64 %r51;
	.reg .u64 %r52;
	.reg .u32 %r53;
	.reg .u32 %r54;
	.reg .u32 %r55;
	.reg .u64 %r56;
	.reg .u64 %r57;
	.reg .u64 %r58;
	.reg .u32 %r59;
	.reg .u64 %r60;
	.reg .u64 %r61;
	.reg .u64 %r62;
	.reg .u32 %r63;
	.reg .u32 %r64;
	.reg .u32 %r65;
	.reg .u32 %r66;
	.reg .u32 %r67;
	.reg .u32 %r68;
	.reg .u32 %r69;
	.reg .u32 %r70;
	.reg .u32 %r71;
	.reg .u32 %r72;
	.reg .u32 %r73;
	.reg .u32 %r74;
	.reg .u32 %r75;
	.reg .u32 %r76;
	.reg .u32 %r77;
	.reg .u32 %r78;
	.reg .pred %p79;
	.reg .u32 %r80;
	.reg .u32 %r81;
	.reg .u32 %r82;
	.reg .u32 %r83;
	.reg .u32 %r84;
	.reg .u32 %r85;
	.reg .u32 %r86;
	.reg .u32 %r87;
	.reg .u32 %r88;
	.reg .u32 %r89;
	.reg .u32 %r90;
	.reg .u32 %r91;
	.reg .u32 %r92;
	.reg .u32 %r93;
	.reg .u32 %r94;
	.reg .u32 %r95;
	.reg .u64 %r96;
	.reg .u64 %r97;
	.reg .u64 %r98;
	.reg .u32 %r99;
	.reg .u32 %r100;
	.reg .pred %p101;
	.reg .u64 %r102;
	.reg .u32 %r103;
	.reg .u32 %r104;
	.reg .pred %p105;
	.reg .u64 %r106;
	.reg .u32 %r107;
	.reg .u32 %r108;
	.reg .u32 %r109;
	.reg .u32 %r110;
	.reg .pred %p111;
	.reg .u32 %r112;
	.reg .u64 %r113;
	.reg .u64 %r114;
	.reg .u64 %r115;
	.reg .u64 %r116;
	.reg .u64 %r117;
	.reg .u64 %r118;
	.reg .pred %p119;
	.reg .u32 %r120;
	.reg .u32 %r121;
	.reg .u32 %r122;
	.reg .u32 %r123;
	.reg .u32 %r124;
	.reg .u32 %r125;
	.reg .u32 %r126;
	.reg .u32 %r127;
	.reg .u32 %r128;
	.reg .u32 %r129;
	.reg .u32 %r130;
	.reg .u32 %r131;
	.reg .u32 %r132;
	.reg .u32 %r133;
	.reg .u64 %r134;
	.reg .u32 %r135;
	.reg .u32 %r136;
	.reg .u32 %r137;
	.reg .u32 %r138;
	.reg .u32 %r139;
	.reg .pred %p140;
	.reg .u64 %r141;
	.reg .u64 %r142;
	.reg .u32 %r143;
	.reg .u64 %r144;
	.reg .u32 %r145;
	.reg .u32 %r146;
	.reg .u64 %r147;
	.reg .u64 %r148;
	.reg .u64 %r149;
	.reg .u64 %r150;
	.reg .u32 %r151;
	.reg .u64 %r152;
	.reg .u64 %r153;
	.reg .u32 %r154;
	.reg .u32 %r155;
	.reg .pred %p156;
	.reg .u64 %r157;
	.reg .u64 %r158;
	.reg .u32 %r159;
	.reg .u64 %r160;
	.reg .u64 %r161;
	.reg .u64 %r162;
	.reg .u64 %r163;
	.reg .u64 %r164;
	.reg .u32 %r165;
	.reg .u64 %r166;
	.reg .pred %p167;
	.reg .u32 %r168;
	.reg .u32 %r169;
	.reg .u32 %r170;
	.reg .u32 %r171;
	.reg .u32 %r172;
	.reg .u32 %r173;
	.reg .u32 %r174;
	.reg .u32 %r175;
	.reg .u32 %r176;
	.reg .u32 %r177;
	.reg .u32 %r178;
	.reg .u32 %r179;
	.reg .pred %p180;
	.reg .u64 %r181;
	.reg .u32 %r182;
	.reg .u32 %r183;
	.reg .u32 %r184;
	.reg .u32 %r185;
	.reg .u32 %r186;
	.reg .pred %p187;
	.reg .u32 %r188;
	.reg .pred %p189;
	.reg .u32 %r190;
	.reg .pred %p191;
	.reg .u32 %r192;
	.reg .u64 %r193;
	.reg .u32 %r194;
	.reg .u32 %r195;
	.reg .u32 %r196;
	.reg .pred %p197;
	.reg .u32 %r198;
	.reg .u32 %r199;
	.reg .u64 %r200;
	.reg .u32 %r201;
	.reg .u32 %r202;
	.reg .u32 %r203;
	.reg .u32 %r204;
	.reg .u32 %r205;
	.reg .pred %p206;
	.reg .u32 %r207;
	.reg .pred %p208;
	.reg .u32 %r209;
	.reg .u32 %r210;
	.reg .pred %p211;
	.reg .u32 %r212;
	.reg .pred %p213;
	.reg .u32 %r214;
	.reg .u32 %r215;
	.reg .u32 %r216;
	.reg .u32 %r217;
	.reg .u32 %r218;
	.reg .u32 %r219;
	.reg .u32 %r220;
	.reg .u32 %r221;
	.reg .u32 %r222;
	.reg .u64 %r223;
	.reg .u32 %r224;
	.reg .u64 %r225;
	BB_2_0:
	BB_2_2:
		ld.param.s32 %r0, [__cudaparm__Z26BFS_kernel_multi_blk_inGPUPiS_P4int2S1_S_S_S_S_iiS_S_S_S____val_paramgray_shade]; 
		cvt.u32.u16 %r1, %tid.x; 
		mov.u32 %r2, 0; 
		setp.eq.u32 %p3, %r1, %r2; 
		cvt.u32.u16 %r4, %ctaid.x; 
		mov.u32 %r5, 0; 
		setp.eq.u32 %p6, %r4, %r5; 
		@!%p3 bra BB_2_5; 
	BB_2_3:
		mov.s32 %r7, 1; 
		st.shared.s32 [_Zcontext_4___cuda_local_var_66686_31_non_const_odd_time], %r7; 
		@!%p6 bra BB_2_5; 
	BB_2_4:
		ld.param.u64 %r8, [__cudaparm__Z26BFS_kernel_multi_blk_inGPUPiS_P4int2S1_S_S_S_S_iiS_S_S_S__no_of_nodes]; 
		ld.global.s32 %r9, [%r8]; 
		st.volatile.global.s32 [no_of_nodes_vol], %r9; 
	BB_2_5:
		ld.param.u64 %r10, [__cudaparm__Z26BFS_kernel_multi_blk_inGPUPiS_P4int2S1_S_S_S_S_iiS_S_S_S__global_kt]; 
		mov.s32 %r11, 0; 
		atom.global.or.b32 %r12, [%r10], %r11; 
		mov.s32 %r13, %r12; 
		mov.u64 %r14, _Zcontext_4___cuda___cuda_local_var_66682_39_non_const_local_q15128; 
		mov.s32 %r15, %r13; 
		mov.u32 %r16, 7; 
		setp.le.u32 %p17, %r1, %r16; 
		shr.u32 %r18, %r1, 3; 
		cvt.s32.u16 %r19, %tid.x; 
		and.b32 %r20, %r19, 7; 
		selp.s32 %r21, 1, 0, %p3; 
		mul.lo.u32 %r22, %r4, 512; 
		add.u32 %r23, %r1, %r22; 
		cvt.s64.s32 %r24, %r20; 
		selp.s32 %r25, 1, 0, %p6; 
		mul.wide.s32 %r26, %r20, 4; 
		and.b32 %r27, %r21, %r25; 
		add.u64 %r28, %r26, %r14; 
		mov.u64 %r29, _Zcontext_4___cuda___cuda_local_var_66683_31_non_const_prefix_q27992; 
	BB_2_6:
		@!%p17 bra BB_2_8; 
	BB_2_7:
		cvt.s64.s32 %r30, %r19; 
		mul.wide.s32 %r31, %r19, 4; 
		mov.s32 %r32, 0; 
		add.u64 %r33, %r31, %r14; 
		st.shared.s32 [%r33], %r32; 
		cvt.u32.u16 %r34, %ntid.x; 
		shr.u32 %r35, %r34, 3; 
		add.s32 %r36, %r35, 1; 
		and.b32 %r37, %r34, 7; 
		setp.lt.u32 %p38, %r1, %r37; 
		selp.s32 %r39, %r36, %r35, %p38; 
		add.u64 %r40, %r31, %r14; 
		st.shared.s32 [%r40 + 12832], %r39; 
	BB_2_8:
		@!%p3 bra BB_2_10; 
	BB_2_9:
		ld.volatile.global.s32 %r41, [no_of_nodes_vol]; 
		st.shared.s32 [_Zcontext_4___cuda_local_var_66685_31_non_const_no_of_nodes_sm], %r41; 
	BB_2_10:
		bar.sync 0; 
		ld.shared.s32 %r42, [_Zcontext_4___cuda_local_var_66685_31_non_const_no_of_nodes_sm]; 
		setp.le.s32 %p43, %r42, %r23; 
		@%p43 bra BB_2_19; 
	BB_2_11:
		ld.param.u64 %r44, [__cudaparm__Z26BFS_kernel_multi_blk_inGPUPiS_P4int2S1_S_S_S_S_iiS_S_S_S__q1]; 
		ld.param.u64 %r45, [__cudaparm__Z26BFS_kernel_multi_blk_inGPUPiS_P4int2S1_S_S_S_S_iiS_S_S_S__q2]; 
		ld.shared.s32 %r46, [_Zcontext_4___cuda_local_var_66686_31_non_const_odd_time]; 
		mov.s32 %r47, 0; 
		setp.ne.s32 %p48, %r46, %r47; 
		selp.u64 %r49, %r44, %r45, %p48; 
		cvt.s64.s32 %r50, %r23; 
		mul.wide.s32 %r51, %r23, 4; 
		add.u64 %r52, %r49, %r51; 
		mov.s32 %r53, 0; 
		atom.global.or.b32 %r54, [%r52], %r53; 
		mov.s32 %r55, %r54; 
		cvt.s64.s32 %r56, %r55; 
		mul.wide.s32 %r57, %r55, 4; 
		ld.param.u64 %r58, [__cudaparm__Z26BFS_kernel_multi_blk_inGPUPiS_P4int2S1_S_S_S_S_iiS_S_S_S__g_color]; 
		mov.s32 %r59, 16677221; 
		add.u64 %r60, %r57, %r58; 
		st.global.s32 [%r60], %r59; 
		ld.param.u64 %r61, [__cudaparm__Z26BFS_kernel_multi_blk_inGPUPiS_P4int2S1_S_S_S_S_iiS_S_S_S__g_cost]; 
		add.u64 %r62, %r57, %r61; 
		ld.global.s32 %r63, [%r62]; 
		mov.u32 %r64, %r55; 
		mov.s32 %r65, 0; 
		mov.u32 %r66, %r65; 
		mov.s32 %r67, 0; 
		mov.u32 %r68, %r67; 
		mov.s32 %r69, 0; 
		mov.u32 %r70, %r69; 
		tex.1d.v4.s32.s32 {%r71, %r72, %r73, %r74}, [g_graph_node_ref, {%r64, %r66, %r68, %r70}]; 
		mov.s32 %r75, %r71; 
		mov.s32 %r76, %r72; 
		mov.s32 %r77, %r75; 
		add.s32 %r78, %r75, %r76; 
		setp.le.s32 %p79, %r78, %r75; 
		@%p79 bra BB_2_19; 
	BB_2_12:
		mov.s32 %r80, %r76; 
		mov.s32 %r81, %r80; 
	BB_2_13:
		mov.u32 %r82, %r77; 
		mov.s32 %r83, 0; 
		mov.u32 %r84, %r83; 
		mov.s32 %r85, 0; 
		mov.u32 %r86, %r85; 
		mov.s32 %r87, 0; 
		mov.u32 %r88, %r87; 
		tex.1d.v4.s32.s32 {%r89, %r90, %r91, %r92}, [g_graph_edge_ref, {%r82, %r84, %r86, %r88}]; 
		mov.s32 %r93, %r89; 
		mov.s32 %r94, %r90; 
		add.s32 %r95, %r63, %r94; 
		cvt.s64.s32 %r96, %r93; 
		mul.wide.s32 %r97, %r93, 4; 
		ld.param.u64 %r61, [__cudaparm__Z26BFS_kernel_multi_blk_inGPUPiS_P4int2S1_S_S_S_S_iiS_S_S_S__g_cost]; 
		add.u64 %r98, %r97, %r61; 
		atom.global.min.s32 %r99, [%r98], %r95; 
		mov.s32 %r100, %r99; 
		setp.le.s32 %p101, %r100, %r95; 
		@%p101 bra BB_2_18; 
	BB_2_14:
		ld.param.u64 %r58, [__cudaparm__Z26BFS_kernel_multi_blk_inGPUPiS_P4int2S1_S_S_S_S_iiS_S_S_S__g_color]; 
		add.u64 %r102, %r97, %r58; 
		atom.global.exch.b32 %r103, [%r102], %r0; 
		mov.s32 %r104, %r103; 
		setp.eq.s32 %p105, %r104, %r0; 
		@%p105 bra BB_2_18; 
	BB_2_15:
		add.u64 %r106, %r26, %r14; 
		mov.s32 %r107, 1; 
		atom.shared.add.s32 %r108, [%r106], %r107; 
		mov.s32 %r109, %r108; 
		mov.u32 %r110, 399; 
		setp.le.s32 %p111, %r109, %r110; 
		@%p111 bra BB_2_17; 
	BB_2_16:
		mov.s32 %r112, 1; 
		ld.param.u64 %r113, [__cudaparm__Z26BFS_kernel_multi_blk_inGPUPiS_P4int2S1_S_S_S_S_iiS_S_S_S__overflow]; 
		st.global.s32 [%r113], %r112; 
		bra.uni BB_2_18; 
	BB_2_17:
		cvt.s64.s32 %r114, %r109; 
		mul.lo.u64 %r115, %r24, 400; 
		add.u64 %r116, %r114, %r115; 
		mul.lo.u64 %r117, %r116, 4; 
		add.u64 %r118, %r14, %r117; 
		st.shared.s32 [%r118 + 32], %r93; 
	BB_2_18:
		add.s32 %r77, %r77, 1; 
		setp.ne.s32 %p119, %r78, %r77; 
		@%p119 bra BB_2_13; 
	BB_2_19:
		bar.sync 0; 
		@!%p3 bra BB_2_21; 
	BB_2_20:
		mov.s32 %r120, 0; 
		st.shared.s32 [_Zcontext_4___cuda___cuda_local_var_66683_31_non_const_prefix_q27992], %r120; 
		ld.shared.s32 %r121, [_Zcontext_4___cuda___cuda_local_var_66682_39_non_const_local_q15128]; 
		st.shared.s32 [_Zcontext_4___cuda___cuda_local_var_66683_31_non_const_prefix_q27992 + 4], %r121; 
		ld.shared.s32 %r122, [_Zcontext_4___cuda___cuda_local_var_66682_39_non_const_local_q15128 + 4]; 
		add.s32 %r123, %r122, %r121; 
		st.shared.s32 [_Zcontext_4___cuda___cuda_local_var_66683_31_non_const_prefix_q27992 + 8], %r123; 
		ld.shared.s32 %r124, [_Zcontext_4___cuda___cuda_local_var_66682_39_non_const_local_q15128 + 8]; 
		add.s32 %r125, %r124, %r123; 
		st.shared.s32 [_Zcontext_4___cuda___cuda_local_var_66683_31_non_const_prefix_q27992 + 12], %r125; 
		ld.shared.s32 %r126, [_Zcontext_4___cuda___cuda_local_var_66682_39_non_const_local_q15128 + 12]; 
		add.s32 %r127, %r126, %r125; 
		st.shared.s32 [_Zcontext_4___cuda___cuda_local_var_66683_31_non_const_prefix_q27992 + 16], %r127; 
		ld.shared.s32 %r128, [_Zcontext_4___cuda___cuda_local_var_66682_39_non_const_local_q15128 + 16]; 
		add.s32 %r129, %r128, %r127; 
		st.shared.s32 [_Zcontext_4___cuda___cuda_local_var_66683_31_non_const_prefix_q27992 + 20], %r129; 
		ld.shared.s32 %r130, [_Zcontext_4___cuda___cuda_local_var_66682_39_non_const_local_q15128 + 20]; 
		add.s32 %r131, %r130, %r129; 
		st.shared.s32 [_Zcontext_4___cuda___cuda_local_var_66683_31_non_const_prefix_q27992 + 24], %r131; 
		ld.shared.s32 %r132, [_Zcontext_4___cuda___cuda_local_var_66682_39_non_const_local_q15128 + 24]; 
		add.s32 %r133, %r132, %r131; 
		st.shared.s32 [_Zcontext_4___cuda___cuda_local_var_66683_31_non_const_prefix_q27992 + 28], %r133; 
		ld.param.u64 %r134, [__cudaparm__Z26BFS_kernel_multi_blk_inGPUPiS_P4int2S1_S_S_S_S_iiS_S_S_S__tail]; 
		ld.shared.s32 %r135, [_Zcontext_4___cuda___cuda_local_var_66682_39_non_const_local_q15128 + 28]; 
		add.s32 %r136, %r135, %r133; 
		atom.global.add.s32 %r137, [%r134], %r136; 
		mov.s32 %r138, %r137; 
		st.shared.s32 [_Zcontext_4___cuda_local_var_66684_31_non_const_shift], %r138; 
	BB_2_21:
		bar.sync 0; 
		ld.shared.s32 %r139, [%r28]; 
		setp.le.s32 %p140, %r139, %r18; 
		@%p140 bra BB_2_24; 
	BB_2_22:
		mul.lo.u64 %r141, %r24, 400; 
		add.u64 %r142, %r26, %r29; 
		ld.shared.s32 %r143, [%r142]; 
		add.u64 %r144, %r26, %r14; 
		add.s32 %r145, %r143, %r18; 
		ld.shared.s32 %r139, [%r28]; 
		add.s32 %r146, %r139, %r143; 
		cvt.s64.s32 %r147, %r18; 
		add.u64 %r148, %r147, %r141; 
		mul.lo.u64 %r149, %r148, 4; 
		add.u64 %r150, %r14, %r149; 
		ld.shared.s32 %r151, [%r144 + 12832]; 
		ld.param.u64 %r152, [__cudaparm__Z26BFS_kernel_multi_blk_inGPUPiS_P4int2S1_S_S_S_S_iiS_S_S_S__q2]; 
		ld.param.u64 %r153, [__cudaparm__Z26BFS_kernel_multi_blk_inGPUPiS_P4int2S1_S_S_S_S_iiS_S_S_S__q1]; 
		ld.shared.s32 %r154, [_Zcontext_4___cuda_local_var_66686_31_non_const_odd_time]; 
		mov.s32 %r155, 0; 
		setp.ne.s32 %p156, %r154, %r155; 
		selp.u64 %r157, %r152, %r153, %p156; 
		cvt.s64.s32 %r158, %r145; 
		ld.shared.s32 %r159, [_Zcontext_4___cuda_local_var_66684_31_non_const_shift]; 
		cvt.s64.s32 %r160, %r159; 
		add.u64 %r161, %r158, %r160; 
		mul.lo.u64 %r162, %r161, 4; 
		add.u64 %r163, %r157, %r162; 
		cvt.s64.s32 %r164, %r151; 
	BB_2_23:
		ld.shared.s32 %r165, [%r150 + 32]; 
		st.global.s32 [%r163], %r165; 
		ld.shared.s32 %r151, [%r144 + 12832]; 
		add.s32 %r145, %r145, %r151; 
		mul.lo.u64 %r166, %r164, 4; 
		add.u64 %r163, %r163, %r166; 
		add.u64 %r150, %r150, %r166; 
		setp.lt.s32 %p167, %r145, %r146; 
		@%p167 bra BB_2_23; 
	BB_2_24:
		@!%p3 bra BB_2_26; 
	BB_2_25:
		ld.shared.s32 %r168, [_Zcontext_4___cuda_local_var_66686_31_non_const_odd_time]; 
		add.s32 %r169, %r168, 1; 
		shr.s32 %r170, %r169, 31; 
		mov.s32 %r171, 1; 
		and.b32 %r172, %r170, %r171; 
		add.s32 %r173, %r172, %r169; 
		shr.s32 %r174, %r173, 1; 
		mul.lo.s32 %r175, %r174, 2; 
		sub.s32 %r176, %r169, %r175; 
		st.shared.s32 [_Zcontext_4___cuda_local_var_66686_31_non_const_odd_time], %r176; 
		mov.s32 %r177, 16677220; 
		mov.s32 %r178, 16677219; 
		mov.s32 %r179, 16677219; 
		setp.eq.s32 %p180, %r0, %r179; 
		selp.s32 %r0, %r177, %r178, %p180; 
	BB_2_26:
		bar.sync 0; 
		@!%p3 bra BB_2_29; 
	BB_2_27:
		mov.u64 %r181, count; 
		mov.s32 %r182, 1; 
		atom.global.add.s32 %r183, [%r181], %r182; 
		mul.lo.s32 %r184, %r15, 14; 
		add.s32 %r185, %r184, 14; 
		ld.volatile.global.s32 %r186, [count]; 
		setp.ge.s32 %p187, %r186, %r185; 
		@%p187 bra BB_2_29; 
	BB_2_28:
		ld.volatile.global.s32 %r188, [count]; 
		setp.lt.s32 %p189, %r188, %r185; 
		@%p189 bra BB_2_28; 
	BB_2_29:
		bar.sync 0; 
		mov.u32 %r190, 0; 
		setp.eq.s32 %p191, %r27, %r190; 
		@%p191 bra BB_2_32; 
	BB_2_30:
		mov.s32 %r192, 0; 
		st.volatile.global.s32 [stay_vol], %r192; 
		ld.param.u64 %r193, [__cudaparm__Z26BFS_kernel_multi_blk_inGPUPiS_P4int2S1_S_S_S_S_iiS_S_S_S__tail]; 
		ld.global.s32 %r194, [%r193]; 
		sub.u32 %r195, %r194, 513; 
		mov.u32 %r196, 6654; 
		setp.gt.u32 %p197, %r195, %r196; 
		@%p197 bra BB_2_32; 
	BB_2_31:
		mov.s32 %r198, 1; 
		st.volatile.global.s32 [stay_vol], %r198; 
		st.volatile.global.s32 [no_of_nodes_vol], %r194; 
		mov.s32 %r199, 0; 
		ld.param.u64 %r193, [__cudaparm__Z26BFS_kernel_multi_blk_inGPUPiS_P4int2S1_S_S_S_S_iiS_S_S_S__tail]; 
		st.global.s32 [%r193], %r199; 
	BB_2_32:
		bar.sync 0; 
		@!%p3 bra BB_2_35; 
	BB_2_33:
		mov.u64 %r200, count; 
		mov.s32 %r201, 1; 
		atom.global.add.s32 %r202, [%r200], %r201; 
		mul.lo.s32 %r203, %r15, 14; 
		add.s32 %r204, %r203, 28; 
		ld.volatile.global.s32 %r205, [count]; 
		setp.ge.s32 %p206, %r205, %r204; 
		@%p206 bra BB_2_35; 
	BB_2_34:
		ld.volatile.global.s32 %r207, [count]; 
		setp.lt.s32 %p208, %r207, %r204; 
		@%p208 bra BB_2_34; 
	BB_2_35:
		bar.sync 0; 
		add.s32 %r15, %r15, 2; 
		ld.volatile.global.s32 %r209, [stay_vol]; 
		mov.u32 %r210, 0; 
		setp.ne.s32 %p211, %r209, %r210; 
		@%p211 bra BB_2_6; 
	BB_2_36:
		mov.u32 %r212, 0; 
		setp.eq.s32 %p213, %r27, %r212; 
		@%p213 bra BB_2_38; 
	BB_2_37:
		st.global.s32 [%r10], %r15; 
		ld.shared.s32 %r214, [_Zcontext_4___cuda_local_var_66686_31_non_const_odd_time]; 
		add.s32 %r215, %r214, 1; 
		shr.s32 %r216, %r215, 31; 
		mov.s32 %r217, 1; 
		and.b32 %r218, %r216, %r217; 
		add.s32 %r219, %r218, %r215; 
		shr.s32 %r220, %r219, 1; 
		mul.lo.s32 %r221, %r220, 2; 
		sub.s32 %r222, %r215, %r221; 
		ld.param.u64 %r223, [__cudaparm__Z26BFS_kernel_multi_blk_inGPUPiS_P4int2S1_S_S_S_S_iiS_S_S_S__switch_k]; 
		st.global.s32 [%r223], %r222; 
		ld.volatile.global.s32 %r224, [no_of_nodes_vol]; 
		ld.param.u64 %r225, [__cudaparm__Z26BFS_kernel_multi_blk_inGPUPiS_P4int2S1_S_S_S_S_iiS_S_S_S__no_of_nodes]; 
		st.global.s32 [%r225], %r224; 
	BB_2_38:
		exit; 
	BB_2_1:
}
.entry _Z17BFS_in_GPU_kernelPiS_P4int2S1_S_S_iS_iiS_(.param  .u64 __cudaparm__Z17BFS_in_GPU_kernelPiS_P4int2S1_S_S_iS_iiS__q1,
		.param  .u64 __cudaparm__Z17BFS_in_GPU_kernelPiS_P4int2S1_S_S_iS_iiS__q2,
		.param  .u64 __cudaparm__Z17BFS_in_GPU_kernelPiS_P4int2S1_S_S_iS_iiS__g_graph_nodes,
		.param  .u64 __cudaparm__Z17BFS_in_GPU_kernelPiS_P4int2S1_S_S_iS_iiS__g_graph_edges,
		.param  .u64 __cudaparm__Z17BFS_in_GPU_kernelPiS_P4int2S1_S_S_iS_iiS__g_color,
		.param  .u64 __cudaparm__Z17BFS_in_GPU_kernelPiS_P4int2S1_S_S_iS_iiS__g_cost,
		.param  .s32 __cudaparm__Z17BFS_in_GPU_kernelPiS_P4int2S1_S_S_iS_iiS____val_paramno_of_nodes,
		.param  .u64 __cudaparm__Z17BFS_in_GPU_kernelPiS_P4int2S1_S_S_iS_iiS__tail,
		.param  .s32 __cudaparm__Z17BFS_in_GPU_kernelPiS_P4int2S1_S_S_iS_iiS____val_paramgray_shade,
		.param  .s32 __cudaparm__Z17BFS_in_GPU_kernelPiS_P4int2S1_S_S_iS_iiS__k,
		.param  .u64 __cudaparm__Z17BFS_in_GPU_kernelPiS_P4int2S1_S_S_iS_iiS__overflow)
{
	.shared .align 1 .s32 __cuda_local_var_66599_31_non_const_tot_sum[1];
	.shared .align 4 .b8 __cuda___cuda_local_var_66598_31_non_const_next_wf80[2048];
	.shared .align 4 .b8 __cuda___cuda_local_var_66594_39_non_const_local_q2128[12864];
	.shared .align 4 .b8 __cuda___cuda_local_var_66595_31_non_const_prefix_q14992[32];

	.reg .u32 %r0;
	.reg .u32 %r1;
	.reg .u32 %r2;
	.reg .u32 %r3;
	.reg .pred %p4;
	.reg .u32 %r5;
	.reg .u32 %r6;
	.reg .pred %p7;
	.reg .u16 %r8;
	.reg .u32 %r9;
	.reg .u32 %r10;
	.reg .u64 %r11;
	.reg .u64 %r12;
	.reg .u64 %r13;
	.reg .u32 %r14;
	.reg .u64 %r15;
	.reg .u64 %r16;
	.reg .u32 %r17;
	.reg .u64 %r18;
	.reg .u32 %r19;
	.reg .u32 %r20;
	.reg .u32 %r21;
	.reg .u32 %r22;
	.reg .pred %p23;
	.reg .u32 %r24;
	.reg .u64 %r25;
	.reg .pred %p26;
	.reg .u64 %r27;
	.reg .u64 %r28;
	.reg .u32 %r29;
	.reg .u32 %r30;
	.reg .pred %p31;
	.reg .u64 %r32;
	.reg .u64 %r33;
	.reg .u32 %r34;
	.reg .u64 %r35;
	.reg .u64 %r36;
	.reg .u64 %r37;
	.reg .u64 %r38;
	.reg .u32 %r39;
	.reg .u64 %r40;
	.reg .u64 %r41;
	.reg .u64 %r42;
	.reg .u32 %r43;
	.reg .u32 %r44;
	.reg .u32 %r45;
	.reg .u32 %r46;
	.reg .u32 %r47;
	.reg .u32 %r48;
	.reg .u32 %r49;
	.reg .u32 %r50;
	.reg .u32 %r51;
	.reg .u32 %r52;
	.reg .u32 %r53;
	.reg .u32 %r54;
	.reg .u32 %r55;
	.reg .u32 %r56;
	.reg .u32 %r57;
	.reg .u32 %r58;
	.reg .pred %p59;
	.reg .u32 %r60;
	.reg .u32 %r61;
	.reg .u32 %r62;
	.reg .u32 %r63;
	.reg .u32 %r64;
	.reg .u32 %r65;
	.reg .u32 %r66;
	.reg .u32 %r67;
	.reg .u32 %r68;
	.reg .u32 %r69;
	.reg .u32 %r70;
	.reg .u32 %r71;
	.reg .u32 %r72;
	.reg .u32 %r73;
	.reg .u32 %r74;
	.reg .u32 %r75;
	.reg .u32 %r76;
	.reg .u32 %r77;
	.reg .u64 %r78;
	.reg .u64 %r79;
	.reg .u64 %r80;
	.reg .u32 %r81;
	.reg .u32 %r82;
	.reg .pred %p83;
	.reg .u64 %r84;
	.reg .u32 %r85;
	.reg .u32 %r86;
	.reg .pred %p87;
	.reg .u64 %r88;
	.reg .u64 %r89;
	.reg .u64 %r90;
	.reg .u32 %r91;
	.reg .u32 %r92;
	.reg .u32 %r93;
	.reg .u32 %r94;
	.reg .pred %p95;
	.reg .u32 %r96;
	.reg .u64 %r97;
	.reg .u64 %r98;
	.reg .u64 %r99;
	.reg .u64 %r100;
	.reg .u64 %r101;
	.reg .u64 %r102;
	.reg .pred %p103;
	.reg .u32 %r104;
	.reg .u32 %r105;
	.reg .u32 %r106;
	.reg .u32 %r107;
	.reg .u32 %r108;
	.reg .u32 %r109;
	.reg .u32 %r110;
	.reg .u32 %r111;
	.reg .u32 %r112;
	.reg .u32 %r113;
	.reg .u32 %r114;
	.reg .u32 %r115;
	.reg .u32 %r116;
	.reg .u32 %r117;
	.reg .u32 %r118;
	.reg .u32 %r119;
	.reg .u64 %r120;
	.reg .u32 %r121;
	.reg .u32 %r122;
	.reg .pred %p123;
	.reg .u32 %r124;
	.reg .pred %p125;
	.reg .u32 %r126;
	.reg .u32 %r127;
	.reg .u32 %r128;
	.reg .u64 %r129;
	.reg .u64 %r130;
	.reg .u32 %r131;
	.reg .pred %p132;
	.reg .u64 %r133;
	.reg .u64 %r134;
	.reg .u64 %r135;
	.reg .u64 %r136;
	.reg .u32 %r137;
	.reg .u64 %r138;
	.reg .u64 %r139;
	.reg .u32 %r140;
	.reg .u32 %r141;
	.reg .u32 %r142;
	.reg .u64 %r143;
	.reg .u32 %r144;
	.reg .u64 %r145;
	.reg .u64 %r146;
	.reg .u64 %r147;
	.reg .u32 %r148;
	.reg .u64 %r149;
	.reg .u64 %r150;
	.reg .pred %p151;
	.reg .u32 %r152;
	.reg .u32 %r153;
	.reg .u32 %r154;
	.reg .pred %p155;
	.reg .u32 %r156;
	.reg .u32 %r157;
	.reg .u64 %r158;
	.reg .pred %p159;
	.reg .u64 %r160;
	.reg .u64 %r161;
	.reg .u64 %r162;
	.reg .u64 %r163;
	.reg .u32 %r164;
	.reg .u64 %r165;
	.reg .u64 %r166;
	.reg .u32 %r167;
	.reg .u32 %r168;
	.reg .u64 %r169;
	.reg .u64 %r170;
	.reg .u64 %r171;
	.reg .u64 %r172;
	.reg .u64 %r173;
	.reg .u32 %r174;
	.reg .u64 %r175;
	.reg .u64 %r176;
	.reg .pred %p177;
	BB_1_0:
	BB_1_2:
		ld.param.s32 %r0, [__cudaparm__Z17BFS_in_GPU_kernelPiS_P4int2S1_S_S_iS_iiS____val_paramno_of_nodes]; 
		ld.param.s32 %r1, [__cudaparm__Z17BFS_in_GPU_kernelPiS_P4int2S1_S_S_iS_iiS____val_paramgray_shade]; 
		cvt.u32.u16 %r2, %tid.x; 
		mov.u32 %r3, 0; 
		setp.eq.u32 %p4, %r2, %r3; 
		@!%p4 bra BB_1_4; 
	BB_1_3:
		mov.s32 %r5, 0; 
		st.shared.s32 [__cuda_local_var_66599_31_non_const_tot_sum], %r5; 
	BB_1_4:
		mov.u32 %r6, 7; 
		setp.le.u32 %p7, %r2, %r6; 
		mov.u16 %r8, %ctaid.x; 
		mul.wide.u16 %r9, %r8, 512; 
		add.u32 %r10, %r2, %r9; 
		mov.u64 %r11, __cuda___cuda_local_var_66598_31_non_const_next_wf80; 
		mov.u64 %r12, __cuda___cuda_local_var_66594_39_non_const_local_q2128; 
		mov.u64 %r13, __cuda___cuda_local_var_66595_31_non_const_prefix_q14992; 
	BB_1_5:
		@!%p7 bra BB_1_7; 
	BB_1_6:
		cvt.s32.u16 %r14, %tid.x; 
		cvt.s64.s32 %r15, %r14; 
		mul.wide.s32 %r16, %r14, 4; 
		mov.s32 %r17, 0; 
		add.u64 %r18, %r16, %r12; 
		st.shared.s32 [%r18], %r17; 
		cvt.u32.u16 %r19, %ntid.x; 
		shr.u32 %r20, %r19, 3; 
		add.s32 %r21, %r20, 1; 
		and.b32 %r22, %r19, 7; 
		setp.lt.u32 %p23, %r2, %r22; 
		selp.s32 %r24, %r21, %r20, %p23; 
		add.u64 %r25, %r16, %r12; 
		st.shared.s32 [%r25 + 12832], %r24; 
	BB_1_7:
		bar.sync 0; 
		setp.le.s32 %p26, %r0, %r10; 
		@%p26 bra BB_1_19; 
	BB_1_8:
		cvt.s64.s32 %r27, %r10; 
		mul.wide.s32 %r28, %r10, 4; 
		ld.shared.s32 %r29, [__cuda_local_var_66599_31_non_const_tot_sum]; 
		mov.u32 %r30, 0; 
		setp.ne.s32 %p31, %r29, %r30; 
		@%p31 bra BB_1_10; 
	BB_1_9:
		ld.param.u64 %r32, [__cudaparm__Z17BFS_in_GPU_kernelPiS_P4int2S1_S_S_iS_iiS__q1]; 
		add.u64 %r33, %r32, %r28; 
		ld.global.s32 %r34, [%r33]; 
		bra.uni BB_1_11; 
	BB_1_10:
		add.u64 %r35, %r28, %r11; 
		ld.shared.s32 %r34, [%r35]; 
	BB_1_11:
		cvt.s64.s32 %r36, %r34; 
		mul.wide.s32 %r37, %r34, 4; 
		ld.param.u64 %r38, [__cudaparm__Z17BFS_in_GPU_kernelPiS_P4int2S1_S_S_iS_iiS__g_color]; 
		mov.s32 %r39, 16677221; 
		add.u64 %r40, %r37, %r38; 
		st.global.s32 [%r40], %r39; 
		ld.param.u64 %r41, [__cudaparm__Z17BFS_in_GPU_kernelPiS_P4int2S1_S_S_iS_iiS__g_cost]; 
		add.u64 %r42, %r37, %r41; 
		ld.global.s32 %r43, [%r42]; 
		mov.u32 %r44, %r34; 
		mov.s32 %r45, 0; 
		mov.u32 %r46, %r45; 
		mov.s32 %r47, 0; 
		mov.u32 %r48, %r47; 
		mov.s32 %r49, 0; 
		mov.u32 %r50, %r49; 
		tex.1d.v4.s32.s32 {%r51, %r52, %r53, %r54}, [g_graph_node_ref, {%r44, %r46, %r48, %r50}]; 
		mov.s32 %r55, %r51; 
		mov.s32 %r56, %r52; 
		mov.s32 %r57, %r55; 
		add.s32 %r58, %r55, %r56; 
		setp.le.s32 %p59, %r58, %r55; 
		@%p59 bra BB_1_19; 
	BB_1_12:
		cvt.s32.u16 %r60, %tid.x; 
		and.b32 %r61, %r60, 7; 
		mov.s32 %r62, %r56; 
		mov.s32 %r63, %r62; 
	BB_1_13:
		mov.u32 %r64, %r57; 
		mov.s32 %r65, 0; 
		mov.u32 %r66, %r65; 
		mov.s32 %r67, 0; 
		mov.u32 %r68, %r67; 
		mov.s32 %r69, 0; 
		mov.u32 %r70, %r69; 
		tex.1d.v4.s32.s32 {%r71, %r72, %r73, %r74}, [g_graph_edge_ref, {%r64, %r66, %r68, %r70}]; 
		mov.s32 %r75, %r71; 
		mov.s32 %r76, %r72; 
		add.s32 %r77, %r43, %r76; 
		cvt.s64.s32 %r78, %r75; 
		mul.wide.s32 %r79, %r75, 4; 
		ld.param.u64 %r41, [__cudaparm__Z17BFS_in_GPU_kernelPiS_P4int2S1_S_S_iS_iiS__g_cost]; 
		add.u64 %r80, %r79, %r41; 
		atom.global.min.s32 %r81, [%r80], %r77; 
		mov.s32 %r82, %r81; 
		setp.le.s32 %p83, %r82, %r77; 
		@%p83 bra BB_1_18; 
	BB_1_14:
		ld.param.u64 %r38, [__cudaparm__Z17BFS_in_GPU_kernelPiS_P4int2S1_S_S_iS_iiS__g_color]; 
		add.u64 %r84, %r79, %r38; 
		atom.global.exch.b32 %r85, [%r84], %r1; 
		mov.s32 %r86, %r85; 
		setp.eq.s32 %p87, %r86, %r1; 
		@%p87 bra BB_1_18; 
	BB_1_15:
		cvt.s64.s32 %r88, %r61; 
		mul.wide.s32 %r89, %r61, 4; 
		add.u64 %r90, %r12, %r89; 
		mov.s32 %r91, 1; 
		atom.shared.add.s32 %r92, [%r90], %r91; 
		mov.s32 %r93, %r92; 
		mov.u32 %r94, 399; 
		setp.le.s32 %p95, %r93, %r94; 
		@%p95 bra BB_1_17; 
	BB_1_16:
		mov.s32 %r96, 1; 
		ld.param.u64 %r97, [__cudaparm__Z17BFS_in_GPU_kernelPiS_P4int2S1_S_S_iS_iiS__overflow]; 
		st.global.s32 [%r97], %r96; 
		bra.uni BB_1_18; 
	BB_1_17:
		cvt.s64.s32 %r98, %r93; 
		mul.lo.u64 %r99, %r88, 400; 
		add.u64 %r100, %r98, %r99; 
		mul.lo.u64 %r101, %r100, 4; 
		add.u64 %r102, %r12, %r101; 
		st.shared.s32 [%r102 + 32], %r75; 
	BB_1_18:
		add.s32 %r57, %r57, 1; 
		setp.ne.s32 %p103, %r58, %r57; 
		@%p103 bra BB_1_13; 
	BB_1_19:
		bar.sync 0; 
		@!%p4 bra BB_1_21; 
	BB_1_20:
		mov.s32 %r104, 0; 
		st.shared.s32 [__cuda___cuda_local_var_66595_31_non_const_prefix_q14992], %r104; 
		ld.shared.s32 %r105, [__cuda___cuda_local_var_66594_39_non_const_local_q2128]; 
		st.shared.s32 [__cuda___cuda_local_var_66595_31_non_const_prefix_q14992 + 4], %r105; 
		ld.shared.s32 %r106, [__cuda___cuda_local_var_66594_39_non_const_local_q2128 + 4]; 
		add.s32 %r107, %r106, %r105; 
		st.shared.s32 [__cuda___cuda_local_var_66595_31_non_const_prefix_q14992 + 8], %r107; 
		ld.shared.s32 %r108, [__cuda___cuda_local_var_66594_39_non_const_local_q2128 + 8]; 
		add.s32 %r109, %r108, %r107; 
		st.shared.s32 [__cuda___cuda_local_var_66595_31_non_const_prefix_q14992 + 12], %r109; 
		ld.shared.s32 %r110, [__cuda___cuda_local_var_66594_39_non_const_local_q2128 + 12]; 
		add.s32 %r111, %r110, %r109; 
		st.shared.s32 [__cuda___cuda_local_var_66595_31_non_const_prefix_q14992 + 16], %r111; 
		ld.shared.s32 %r112, [__cuda___cuda_local_var_66594_39_non_const_local_q2128 + 16]; 
		add.s32 %r113, %r112, %r111; 
		st.shared.s32 [__cuda___cuda_local_var_66595_31_non_const_prefix_q14992 + 20], %r113; 
		ld.shared.s32 %r114, [__cuda___cuda_local_var_66594_39_non_const_local_q2128 + 20]; 
		add.s32 %r115, %r114, %r113; 
		st.shared.s32 [__cuda___cuda_local_var_66595_31_non_const_prefix_q14992 + 24], %r115; 
		ld.shared.s32 %r116, [__cuda___cuda_local_var_66594_39_non_const_local_q2128 + 24]; 
		add.s32 %r117, %r116, %r115; 
		st.shared.s32 [__cuda___cuda_local_var_66595_31_non_const_prefix_q14992 + 28], %r117; 
		ld.shared.s32 %r118, [__cuda___cuda_local_var_66594_39_non_const_local_q2128 + 28]; 
		add.s32 %r119, %r118, %r117; 
		st.shared.s32 [__cuda_local_var_66599_31_non_const_tot_sum], %r119; 
		ld.param.u64 %r120, [__cudaparm__Z17BFS_in_GPU_kernelPiS_P4int2S1_S_S_iS_iiS__tail]; 
		st.global.s32 [%r120], %r119; 
	BB_1_21:
		bar.sync 0; 
		ld.shared.s32 %r121, [__cuda_local_var_66599_31_non_const_tot_sum]; 
		mov.u32 %r122, 0; 
		setp.ne.s32 %p123, %r121, %r122; 
		@%p123 bra BB_1_23; 
	BB_1_22:
		bra.uni BB_1_32; 
	BB_1_23:
		mov.u32 %r124, 512; 
		ld.shared.s32 %r121, [__cuda_local_var_66599_31_non_const_tot_sum]; 
		setp.gt.s32 %p125, %r121, %r124; 
		@%p125 bra BB_1_29; 
	BB_1_24:
		shr.u32 %r126, %r2, 3; 
		cvt.s32.u16 %r127, %tid.x; 
		and.b32 %r128, %r127, 7; 
		cvt.s64.s32 %r88, %r128; 
		mul.wide.s32 %r129, %r128, 4; 
		add.u64 %r130, %r129, %r12; 
		ld.shared.s32 %r131, [%r130]; 
		setp.le.s32 %p132, %r131, %r126; 
		@%p132 bra BB_1_27; 
	BB_1_25:
		cvt.s64.s32 %r133, %r126; 
		mul.lo.u64 %r134, %r88, 400; 
		add.u64 %r135, %r129, %r13; 
		add.u64 %r136, %r133, %r134; 
		ld.shared.s32 %r137, [%r135]; 
		mul.lo.u64 %r138, %r136, 4; 
		add.u64 %r139, %r129, %r12; 
		add.s32 %r140, %r137, %r126; 
		mov.s32 %r141, %r140; 
		ld.shared.s32 %r131, [%r130]; 
		add.s32 %r142, %r137, %r131; 
		add.u64 %r143, %r138, %r12; 
		ld.shared.s32 %r144, [%r139 + 12832]; 
		cvt.s64.s32 %r145, %r140; 
		mul.wide.s32 %r146, %r140, 4; 
		add.u64 %r147, %r11, %r146; 
	BB_1_26:
		ld.shared.s32 %r148, [%r143 + 32]; 
		st.shared.s32 [%r147], %r148; 
		ld.shared.s32 %r144, [%r139 + 12832]; 
		add.s32 %r141, %r141, %r144; 
		cvt.s64.s32 %r149, %r144; 
		mul.wide.s32 %r150, %r144, 4; 
		add.u64 %r147, %r147, %r150; 
		add.u64 %r143, %r143, %r150; 
		setp.lt.s32 %p151, %r141, %r142; 
		@%p151 bra BB_1_26; 
	BB_1_27:
		bar.sync 0; 
		ld.shared.s32 %r0, [__cuda_local_var_66599_31_non_const_tot_sum]; 
		@!%p4 bra BB_1_5; 
	BB_1_28:
		mov.s32 %r152, 16677220; 
		mov.s32 %r153, 16677219; 
		mov.s32 %r154, 16677219; 
		setp.eq.s32 %p155, %r1, %r154; 
		selp.s32 %r1, %r152, %r153, %p155; 
		bra.uni BB_1_5; 
	BB_1_29:
		shr.u32 %r126, %r2, 3; 
		cvt.s32.u16 %r156, %tid.x; 
		and.b32 %r157, %r156, 7; 
		cvt.s64.s32 %r88, %r157; 
		mul.wide.s32 %r129, %r157, 4; 
		add.u64 %r158, %r129, %r12; 
		ld.shared.s32 %r131, [%r158]; 
		setp.le.s32 %p159, %r131, %r126; 
		@%p159 bra BB_1_32; 
	BB_1_30:
		cvt.s64.s32 %r160, %r126; 
		mul.lo.u64 %r161, %r88, 400; 
		add.u64 %r162, %r129, %r13; 
		add.u64 %r163, %r160, %r161; 
		ld.shared.s32 %r164, [%r162]; 
		mul.lo.u64 %r165, %r163, 4; 
		add.u64 %r166, %r129, %r12; 
		add.s32 %r167, %r164, %r126; 
		mov.s32 %r168, %r167; 
		ld.shared.s32 %r131, [%r158]; 
		add.s32 %r142, %r164, %r131; 
		add.u64 %r169, %r165, %r12; 
		ld.shared.s32 %r144, [%r166 + 12832]; 
		ld.param.u64 %r170, [__cudaparm__Z17BFS_in_GPU_kernelPiS_P4int2S1_S_S_iS_iiS__q2]; 
		cvt.s64.s32 %r171, %r167; 
		mul.wide.s32 %r172, %r167, 4; 
		add.u64 %r173, %r170, %r172; 
	BB_1_31:
		ld.shared.s32 %r174, [%r169 + 32]; 
		st.global.s32 [%r173], %r174; 
		ld.shared.s32 %r144, [%r166 + 12832]; 
		add.s32 %r168, %r168, %r144; 
		cvt.s64.s32 %r175, %r144; 
		mul.wide.s32 %r176, %r144, 4; 
		add.u64 %r173, %r173, %r176; 
		add.u64 %r169, %r169, %r176; 
		setp.lt.s32 %p177, %r168, %r142; 
		@%p177 bra BB_1_31; 
	BB_1_32:
		exit; 
	BB_1_1:
}


