// Seed: 61409296
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_7 = id_5.id_7;
endmodule
module module_1 (
    input wor id_0,
    output supply0 id_1,
    input wire id_2
    , id_8,
    output tri0 id_3,
    input tri1 id_4,
    input tri0 id_5,
    output wire id_6
);
  assign id_8 = id_5;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8
  );
  always @(posedge id_8 or posedge 1) release id_1[1];
endmodule
