<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (lin)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin/unwrapped/trce -intstyle ise -v 3 -s 2 -n 3
-fastpaths -xml mcs_top.twx mcs_top.ncd -o mcs_top.twr mcs_top.pcf -ucf
mcs_top.ucf -ucf dp_dram.ucf -ucf hdmi.ucf

</twCmdLine><twDesign>mcs_top.ncd</twDesign><twDesignPath>mcs_top.ncd</twDesignPath><twPCF>mcs_top.pcf</twPCF><twPcfPath>mcs_top.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="csg324"><twDevName>xc6slx45</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="3">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="4">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="5">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="6" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC TS_Clk = PERIOD &quot;Clk&quot; 10 ns HIGH 50%;" ScopeName="">TS_Clk = PERIOD TIMEGRP &quot;Clk&quot; 10 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.334</twMinPer></twConstHead><twPinLimitRpt anchorID="7"><twPinLimitBanner>Component Switching Limit Checks: TS_Clk = PERIOD TIMEGRP &quot;Clk&quot; 10 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="8" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="0.615" period="1.667" constraintValue="1.667" deviceLimit="1.052" freqLimit="950.570" physResource="clkRst/clkGen/pll_base_inst/PLL_ADV/CLKOUT0" logResource="clkRst/clkGen/pll_base_inst/PLL_ADV/CLKOUT0" locationPin="PLL_ADV_X0Y2.CLKOUT0" clockNet="clkRst/CLK_500"/><twPinLimit anchorID="9" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="0.615" period="1.667" constraintValue="1.667" deviceLimit="1.052" freqLimit="950.570" physResource="clkRst/clkGen/pll_base_inst/PLL_ADV/CLKOUT1" logResource="clkRst/clkGen/pll_base_inst/PLL_ADV/CLKOUT1" locationPin="PLL_ADV_X0Y2.CLKOUT1" clockNet="clkRst/CLK_500_n"/><twPinLimit anchorID="10" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="6.666" period="10.000" constraintValue="5.000" deviceLimit="1.667" physResource="clkRst/clkGen/pll_base_inst/PLL_ADV/CLKIN1" logResource="clkRst/clkGen/pll_base_inst/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y2.CLKIN2" clockNet="clkRst/CLK_IN"/></twPinLimitRpt></twConst><twConst anchorID="11" twConstType="PATHBLOCK" ><twConstHead uID="2"><twConstName UCFConstName="NET &quot;withDram.Inst_dp_mem_wrapper/memc?_wrapper_inst/memc?_mcb_raw_wrapper_inst/selfrefresh_mcb_mode&quot; TIG;" ScopeName="">PATH &quot;TS_hdmireset_path&quot; TIG;</twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiTx.Inst_hdmiOutIF/localRst (SLICE_X22Y81.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="12"><twUnconstPath anchorID="13" twDataPathType="twDataPathMaxDelay" ><twTotDel>13.397</twTotDel><twSrc BELType="FF">clkRst/rstDelay_24</twSrc><twDest BELType="FF">withHdmiTx.Inst_hdmiOutIF/localRst</twDest><twDel>16.128</twDel><twSUTime>0.230</twSUTime><twTotPathDel>16.358</twTotPathDel><twClkSkew dest = "5.126" src = "1.743">-3.383</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.261" fPhaseErr="0.287" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.422</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>clkRst/rstDelay_24</twSrc><twDest BELType='FF'>withHdmiTx.Inst_hdmiOutIF/localRst</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X20Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">sysClk</twSrcClk><twPathDel><twSite>SLICE_X20Y46.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>clkRst/rstDelay&lt;24&gt;</twComp><twBEL>clkRst/rstDelay_24</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y73.C5</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">3.685</twDelInfo><twComp>clkRst/rstDelay&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y73.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mcs_0/U0/filter_reset.reset_vec&lt;2&gt;</twComp><twBEL>lut25643_84</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.RST</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">4.069</twDelInfo><twComp>][419416_85</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.LOCKED</twSite><twDelType>Tplldo_LOCKED</twDelType><twDelInfo twEdge="twRising">1.300</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/PLL_ADV</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y80.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">4.806</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/pll_locked</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y80.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>lut25006_11</twComp><twBEL>lut459279_86713</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y81.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.196</twDelInfo><twComp>][IN_virtPIBox_30340_86714</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y81.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/localRst</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/localRst</twBEL></twPathDel><twLogDel>2.602</twLogDel><twRouteDel>13.756</twRouteDel><twTotDel>16.358</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.769">clkHdmiTx</twDestClk><twPctLog>15.9</twPctLog><twPctRoute>84.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="14"><twUnconstPath anchorID="15" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.657</twTotDel><twSrc BELType="FF">clkRst/rstDelay_24</twSrc><twDest BELType="FF">withHdmiTx.Inst_hdmiOutIF/localRst</twDest><twDel>7.388</twDel><twSUTime>0.230</twSUTime><twTotPathDel>7.618</twTotPathDel><twClkSkew dest = "5.126" src = "1.743">-3.383</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.261" fPhaseErr="0.287" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.422</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>clkRst/rstDelay_24</twSrc><twDest BELType='FF'>withHdmiTx.Inst_hdmiOutIF/localRst</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X20Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">sysClk</twSrcClk><twPathDel><twSite>SLICE_X20Y46.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>clkRst/rstDelay&lt;24&gt;</twComp><twBEL>clkRst/rstDelay_24</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y73.C5</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">3.685</twDelInfo><twComp>clkRst/rstDelay&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y73.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mcs_0/U0/filter_reset.reset_vec&lt;2&gt;</twComp><twBEL>lut25643_84</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y80.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.435</twDelInfo><twComp>][419416_85</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y80.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>lut25006_11</twComp><twBEL>lut459279_86713</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y81.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.196</twDelInfo><twComp>][IN_virtPIBox_30340_86714</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y81.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/localRst</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/localRst</twBEL></twPathDel><twLogDel>1.302</twLogDel><twRouteDel>6.316</twRouteDel><twTotDel>7.618</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.769">clkHdmiTx</twDestClk><twPctLog>17.1</twPctLog><twPctRoute>82.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_hdmireset_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiTx.Inst_hdmiOutIF/localRst (SLICE_X22Y81.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="16"><twUnconstPath anchorID="17" twDataPathType="twDataPathMinDelay" ><twTotDel>2.092</twTotDel><twSrc BELType="FF">clkRst/rstDelay_24</twSrc><twDest BELType="FF">withHdmiTx.Inst_hdmiOutIF/localRst</twDest><twDel>7.002</twDel><twSUTime>-0.157</twSUTime><twTotPathDel>7.159</twTotPathDel><twClkSkew dest = "6.041" src = "1.396">-4.645</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.261" fPhaseErr="0.287" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.422</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>clkRst/rstDelay_24</twSrc><twDest BELType='FF'>withHdmiTx.Inst_hdmiOutIF/localRst</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X20Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">sysClk</twSrcClk><twPathDel><twSite>SLICE_X20Y46.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>clkRst/rstDelay&lt;24&gt;</twComp><twBEL>clkRst/rstDelay_24</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y73.C5</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">3.501</twDelInfo><twComp>clkRst/rstDelay&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y73.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>mcs_0/U0/filter_reset.reset_vec&lt;2&gt;</twComp><twBEL>lut25643_84</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y80.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.355</twDelInfo><twComp>][419416_85</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y80.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.317</twDelInfo><twComp>lut25006_11</twComp><twBEL>lut459279_86713</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y81.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.136</twDelInfo><twComp>][IN_virtPIBox_30340_86714</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X22Y81.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.157</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/localRst</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/localRst</twBEL></twPathDel><twLogDel>1.167</twLogDel><twRouteDel>5.992</twRouteDel><twTotDel>7.159</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.769">clkHdmiTx</twDestClk><twPctLog>16.3</twPctLog><twPctRoute>83.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="18"><twUnconstPath anchorID="19" twDataPathType="twDataPathMinDelay" ><twTotDel>6.806</twTotDel><twSrc BELType="FF">clkRst/rstDelay_24</twSrc><twDest BELType="FF">withHdmiTx.Inst_hdmiOutIF/localRst</twDest><twDel>8.705</twDel><twSUTime>-0.105</twSUTime><twTotPathDel>8.810</twTotPathDel><twClkSkew dest = "2.281" src = "0.699">-1.582</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.261" fPhaseErr="0.287" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.422</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>clkRst/rstDelay_24</twSrc><twDest BELType='FF'>withHdmiTx.Inst_hdmiOutIF/localRst</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X20Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">sysClk</twSrcClk><twPathDel><twSite>SLICE_X20Y46.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>clkRst/rstDelay&lt;24&gt;</twComp><twBEL>clkRst/rstDelay_24</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y73.C5</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">2.073</twDelInfo><twComp>clkRst/rstDelay&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y73.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>mcs_0/U0/filter_reset.reset_vec&lt;2&gt;</twComp><twBEL>lut25643_84</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.RST</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.238</twDelInfo><twComp>][419416_85</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.LOCKED</twSite><twDelType>Tplldo_LOCKED</twDelType><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/PLL_ADV</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y80.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.635</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/pll_locked</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y80.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>lut25006_11</twComp><twBEL>lut459279_86713</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y81.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.659</twDelInfo><twComp>][IN_virtPIBox_30340_86714</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X22Y81.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/localRst</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/localRst</twBEL></twPathDel><twLogDel>1.205</twLogDel><twRouteDel>7.605</twRouteDel><twTotDel>8.810</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.769">clkHdmiTx</twDestClk><twPctLog>13.7</twPctLog><twPctRoute>86.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="20" twConstType="PATHBLOCK" ><twConstHead uID="3"><twConstName UCFConstName="NET &quot;withDram.Inst_dp_mem_wrapper/memc?_wrapper_inst/memc?_mcb_raw_wrapper_inst/selfrefresh_mcb_mode&quot; TIG;" ScopeName="">PATH &quot;TS_hdmireset2_path&quot; TIG;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiTx.Inst_dram_reader/rst_r0 (SLICE_X12Y73.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="21"><twUnconstPath anchorID="22" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.386</twTotDel><twSrc BELType="FF">clkRst/rstDelay_24</twSrc><twDest BELType="FF">withHdmiTx.Inst_dram_reader/rst_r0</twDest><twDel>5.078</twDel><twSUTime>0.283</twSUTime><twTotPathDel>5.361</twTotPathDel><twClkSkew dest = "5.140" src = "1.743">-3.397</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.261" fPhaseErr="0.287" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.422</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>clkRst/rstDelay_24</twSrc><twDest BELType='FF'>withHdmiTx.Inst_dram_reader/rst_r0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X20Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">sysClk</twSrcClk><twPathDel><twSite>SLICE_X20Y46.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>clkRst/rstDelay&lt;24&gt;</twComp><twBEL>clkRst/rstDelay_24</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y73.C5</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">3.685</twDelInfo><twComp>clkRst/rstDelay&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y73.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mcs_0/U0/filter_reset.reset_vec&lt;2&gt;</twComp><twBEL>lut25643_84</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y73.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>][419416_85</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y73.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.283</twDelInfo><twComp>withHdmiTx.Inst_dram_reader/rst_r1</twComp><twBEL>withHdmiTx.Inst_dram_reader/rst_r0</twBEL></twPathDel><twLogDel>1.018</twLogDel><twRouteDel>4.343</twRouteDel><twTotDel>5.361</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.769">clkHdmiTx</twDestClk><twPctLog>19.0</twPctLog><twPctRoute>81.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_hdmireset2_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiTx.Inst_dram_reader/rst_r0 (SLICE_X12Y73.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="23"><twUnconstPath anchorID="24" twDataPathType="twDataPathMinDelay" ><twTotDel>-0.051</twTotDel><twSrc BELType="FF">clkRst/rstDelay_24</twSrc><twDest BELType="FF">withHdmiTx.Inst_dram_reader/rst_r0</twDest><twDel>4.816</twDel><twSUTime>-0.214</twSUTime><twTotPathDel>5.030</twTotPathDel><twClkSkew dest = "6.055" src = "1.396">-4.659</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.261" fPhaseErr="0.287" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.422</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>clkRst/rstDelay_24</twSrc><twDest BELType='FF'>withHdmiTx.Inst_dram_reader/rst_r0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X20Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">sysClk</twSrcClk><twPathDel><twSite>SLICE_X20Y46.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>clkRst/rstDelay&lt;24&gt;</twComp><twBEL>clkRst/rstDelay_24</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y73.C5</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">3.501</twDelInfo><twComp>clkRst/rstDelay&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y73.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>mcs_0/U0/filter_reset.reset_vec&lt;2&gt;</twComp><twBEL>lut25643_84</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y73.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.622</twDelInfo><twComp>][419416_85</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X12Y73.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.214</twDelInfo><twComp>withHdmiTx.Inst_dram_reader/rst_r1</twComp><twBEL>withHdmiTx.Inst_dram_reader/rst_r0</twBEL></twPathDel><twLogDel>0.907</twLogDel><twRouteDel>4.123</twRouteDel><twTotDel>5.030</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.769">clkHdmiTx</twDestClk><twPctLog>18.0</twPctLog><twPctRoute>82.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="25" twConstType="PATHBLOCK" ><twConstHead uID="4"><twConstName UCFConstName="NET &quot;withDram.Inst_dp_mem_wrapper/memc?_wrapper_inst/memc?_mcb_raw_wrapper_inst/selfrefresh_mcb_mode&quot; TIG;" ScopeName="">PATH &quot;TS_hdmireset3_path&quot; TIG;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiTx.Inst_dram_reader/rst_r1 (SLICE_X12Y73.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="26"><twUnconstPath anchorID="27" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.397</twTotDel><twSrc BELType="FF">clkRst/rstDelay_24</twSrc><twDest BELType="FF">withHdmiTx.Inst_dram_reader/rst_r1</twDest><twDel>5.078</twDel><twSUTime>0.294</twSUTime><twTotPathDel>5.372</twTotPathDel><twClkSkew dest = "5.140" src = "1.743">-3.397</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.261" fPhaseErr="0.287" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.422</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>clkRst/rstDelay_24</twSrc><twDest BELType='FF'>withHdmiTx.Inst_dram_reader/rst_r1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X20Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">sysClk</twSrcClk><twPathDel><twSite>SLICE_X20Y46.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>clkRst/rstDelay&lt;24&gt;</twComp><twBEL>clkRst/rstDelay_24</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y73.C5</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">3.685</twDelInfo><twComp>clkRst/rstDelay&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y73.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mcs_0/U0/filter_reset.reset_vec&lt;2&gt;</twComp><twBEL>lut25643_84</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y73.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>][419416_85</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y73.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.294</twDelInfo><twComp>withHdmiTx.Inst_dram_reader/rst_r1</twComp><twBEL>withHdmiTx.Inst_dram_reader/rst_r1</twBEL></twPathDel><twLogDel>1.029</twLogDel><twRouteDel>4.343</twRouteDel><twTotDel>5.372</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.769">clkHdmiTx</twDestClk><twPctLog>19.2</twPctLog><twPctRoute>80.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_hdmireset3_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiTx.Inst_dram_reader/rst_r1 (SLICE_X12Y73.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="28"><twUnconstPath anchorID="29" twDataPathType="twDataPathMinDelay" ><twTotDel>-0.041</twTotDel><twSrc BELType="FF">clkRst/rstDelay_24</twSrc><twDest BELType="FF">withHdmiTx.Inst_dram_reader/rst_r1</twDest><twDel>4.816</twDel><twSUTime>-0.224</twSUTime><twTotPathDel>5.040</twTotPathDel><twClkSkew dest = "6.055" src = "1.396">-4.659</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.261" fPhaseErr="0.287" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.422</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>clkRst/rstDelay_24</twSrc><twDest BELType='FF'>withHdmiTx.Inst_dram_reader/rst_r1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X20Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">sysClk</twSrcClk><twPathDel><twSite>SLICE_X20Y46.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>clkRst/rstDelay&lt;24&gt;</twComp><twBEL>clkRst/rstDelay_24</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y73.C5</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">3.501</twDelInfo><twComp>clkRst/rstDelay&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y73.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>mcs_0/U0/filter_reset.reset_vec&lt;2&gt;</twComp><twBEL>lut25643_84</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y73.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.622</twDelInfo><twComp>][419416_85</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X12Y73.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.224</twDelInfo><twComp>withHdmiTx.Inst_dram_reader/rst_r1</twComp><twBEL>withHdmiTx.Inst_dram_reader/rst_r1</twBEL></twPathDel><twLogDel>0.917</twLogDel><twRouteDel>4.123</twRouteDel><twTotDel>5.040</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.769">clkHdmiTx</twDestClk><twPctLog>18.2</twPctLog><twPctRoute>81.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="30" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="TIMESPEC TS_hdmiRxClk = PERIOD &quot;hdmiRxClk&quot; 12 ns HIGH 50%;" ScopeName="">TS_hdmiRxClk = PERIOD TIMEGRP &quot;hdmiRxClk&quot; 12 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.052</twMinPer></twConstHead><twPinLimitRpt anchorID="31"><twPinLimitBanner>Component Switching Limit Checks: TS_hdmiRxClk = PERIOD TIMEGRP &quot;hdmiRxClk&quot; 12 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="32" type="MINPERIOD" name="Tbufper_I" slack="10.948" period="12.000" constraintValue="12.000" deviceLimit="1.052" freqLimit="950.570" physResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/bufio_tmdsclk/I" logResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/bufio_tmdsclk/I" locationPin="BUFIO2_X3Y10.I" clockNet="withHdmiRx.Inst_hdmiRx/receiveDecoder/rxclkint"/></twPinLimitRpt></twConst><twConst anchorID="33" twConstType="PERIOD" ><twConstHead uID="6"><twConstName UCFConstName="TIMESPEC TS_hdmiRx_n_3_ = PERIOD &quot;hdmiRxClk_n&quot; TS_hdmiRxClk PHASE 6 ns HIGH 50%;" ScopeName="">TS_hdmiRx_n_3_ = PERIOD TIMEGRP &quot;hdmiRxClk_n&quot; TS_hdmiRxClk PHASE 6 ns HIGH         50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.052</twMinPer></twConstHead><twPinLimitRpt anchorID="34"><twPinLimitBanner>Component Switching Limit Checks: TS_hdmiRx_n_3_ = PERIOD TIMEGRP &quot;hdmiRxClk_n&quot; TS_hdmiRxClk PHASE 6 ns HIGH
        50%;</twPinLimitBanner><twPinLimit anchorID="35" type="MINPERIOD" name="Tbufper_I" slack="10.948" period="12.000" constraintValue="12.000" deviceLimit="1.052" freqLimit="950.570" physResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/bufio_tmdsclk/I" logResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/bufio_tmdsclk/I" locationPin="BUFIO2_X3Y10.I" clockNet="withHdmiRx.Inst_hdmiRx/receiveDecoder/rxclkint"/></twPinLimitRpt></twConst><twConst anchorID="36" twConstType="PERIOD" ><twConstHead uID="7"><twConstName UCFConstName="TIMESPEC TS_Clk = PERIOD &quot;Clk&quot; 10 ns HIGH 50%;" ScopeName="">TS_clkRst_CLK_100s = PERIOD TIMEGRP &quot;clkRst_CLK_100s&quot; TS_Clk HIGH 50%;</twConstName><twItemCnt>911</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>376</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>8.681</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point GPO1_5 (OLOGIC_X1Y119.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="37"><twConstPath anchorID="38" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.319</twSlack><twSrc BELType="FF">mcs_0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_5</twSrc><twDest BELType="FF">GPO1_5</twDest><twTotPathDel>8.539</twTotPathDel><twClkSkew dest = "2.657" src = "2.580">-0.077</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.184" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.219</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mcs_0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_5</twSrc><twDest BELType='FF'>GPO1_5</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X39Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpuClk</twSrcClk><twPathDel><twSite>SLICE_X39Y57.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>GPO1_i&lt;7&gt;</twComp><twBEL>mcs_0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_5</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y119.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">6.931</twDelInfo><twComp>GPO1_i&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X1Y119.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>GPO1_5</twComp><twBEL>GPO1_5</twBEL></twPathDel><twLogDel>1.608</twLogDel><twRouteDel>6.931</twRouteDel><twTotDel>8.539</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sysClk</twDestClk><twPctLog>18.8</twPctLog><twPctRoute>81.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point GPO1_6 (OLOGIC_X27Y4.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="39"><twConstPath anchorID="40" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.298</twSlack><twSrc BELType="FF">mcs_0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_6</twSrc><twDest BELType="FF">GPO1_6</twDest><twTotPathDel>6.551</twTotPathDel><twClkSkew dest = "2.648" src = "2.580">-0.068</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.184" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.219</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mcs_0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_6</twSrc><twDest BELType='FF'>GPO1_6</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X39Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpuClk</twSrcClk><twPathDel><twSite>SLICE_X39Y57.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>GPO1_i&lt;7&gt;</twComp><twBEL>mcs_0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_6</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X27Y4.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">4.943</twDelInfo><twComp>GPO1_i&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X27Y4.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>GPO1_6</twComp><twBEL>GPO1_6</twBEL></twPathDel><twLogDel>1.608</twLogDel><twRouteDel>4.943</twRouteDel><twTotDel>6.551</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sysClk</twDestClk><twPctLog>24.5</twPctLog><twPctRoute>75.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point GPO1_0 (OLOGIC_X27Y38.D1), 3 paths
</twPathRptBanner><twPathRpt anchorID="41"><twConstPath anchorID="42" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.097</twSlack><twSrc BELType="FF">regs_1_0</twSrc><twDest BELType="FF">GPO1_0</twDest><twTotPathDel>5.712</twTotPathDel><twClkSkew dest = "2.613" src = "2.585">-0.028</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.184" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.219</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>regs_1_0</twSrc><twDest BELType='FF'>GPO1_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X14Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpuClk</twSrcClk><twPathDel><twSite>SLICE_X14Y46.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>regs_1&lt;3&gt;</twComp><twBEL>regs_1_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y44.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.224</twDelInfo><twComp>regs_1&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y44.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>GPO1_r&lt;0&gt;</twComp><twBEL>Mmux_GPO1_r&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X27Y38.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.526</twDelInfo><twComp>GPO1_r&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X27Y38.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>GPO1_0</twComp><twBEL>GPO1_0</twBEL></twPathDel><twLogDel>1.962</twLogDel><twRouteDel>3.750</twRouteDel><twTotDel>5.712</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sysClk</twDestClk><twPctLog>34.3</twPctLog><twPctRoute>65.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="43"><twConstPath anchorID="44" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.802</twSlack><twSrc BELType="FF">mcs_0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_0</twSrc><twDest BELType="FF">GPO1_0</twDest><twTotPathDel>4.034</twTotPathDel><twClkSkew dest = "2.613" src = "2.558">-0.055</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.184" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.219</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mcs_0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_0</twSrc><twDest BELType='FF'>GPO1_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpuClk</twSrcClk><twPathDel><twSite>SLICE_X44Y43.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>GPO1_i&lt;3&gt;</twComp><twBEL>mcs_0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y44.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.546</twDelInfo><twComp>GPO1_i&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y44.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>GPO1_r&lt;0&gt;</twComp><twBEL>Mmux_GPO1_r&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X27Y38.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.526</twDelInfo><twComp>GPO1_r&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X27Y38.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>GPO1_0</twComp><twBEL>GPO1_0</twBEL></twPathDel><twLogDel>1.962</twLogDel><twRouteDel>2.072</twRouteDel><twTotDel>4.034</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sysClk</twDestClk><twPctLog>48.6</twPctLog><twPctRoute>51.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="45"><twConstPath anchorID="46" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.812</twSlack><twSrc BELType="FF">mcs_0/U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.pit_toggle_i</twSrc><twDest BELType="FF">GPO1_0</twDest><twTotPathDel>4.022</twTotPathDel><twClkSkew dest = "2.613" src = "2.560">-0.053</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.184" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.219</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mcs_0/U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.pit_toggle_i</twSrc><twDest BELType='FF'>GPO1_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X45Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpuClk</twSrcClk><twPathDel><twSite>SLICE_X45Y44.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>GPO1_r&lt;0&gt;</twComp><twBEL>mcs_0/U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.pit_toggle_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y44.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>PIT1_Toggle</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y44.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>GPO1_r&lt;0&gt;</twComp><twBEL>Mmux_GPO1_r&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X27Y38.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.526</twDelInfo><twComp>GPO1_r&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X27Y38.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>GPO1_0</twComp><twBEL>GPO1_0</twBEL></twPathDel><twLogDel>1.955</twLogDel><twRouteDel>2.067</twRouteDel><twTotDel>4.022</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sysClk</twDestClk><twPctLog>48.6</twPctLog><twPctRoute>51.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clkRst_CLK_100s = PERIOD TIMEGRP &quot;clkRst_CLK_100s&quot; TS_Clk HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiTx.edidRom/rstPipe_1_shift4 (SLICE_X50Y52.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="47"><twConstPath anchorID="48" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.385</twSlack><twSrc BELType="FF">withHdmiTx.edidRom/rstPipe_1_shift3</twSrc><twDest BELType="FF">withHdmiTx.edidRom/rstPipe_1_shift4</twDest><twTotPathDel>0.385</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>withHdmiTx.edidRom/rstPipe_1_shift3</twSrc><twDest BELType='FF'>withHdmiTx.edidRom/rstPipe_1_shift4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X50Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">sysClk</twSrcClk><twPathDel><twSite>SLICE_X50Y52.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>withHdmiTx.edidRom/rstPipe_1_shift4</twComp><twBEL>withHdmiTx.edidRom/rstPipe_1_shift3</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y52.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.137</twDelInfo><twComp>withHdmiTx.edidRom/rstPipe_1_shift3</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X50Y52.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.048</twDelInfo><twComp>withHdmiTx.edidRom/rstPipe_1_shift4</twComp><twBEL>withHdmiTx.edidRom/rstPipe_1_shift4</twBEL></twPathDel><twLogDel>0.248</twLogDel><twRouteDel>0.137</twRouteDel><twTotDel>0.385</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sysClk</twDestClk><twPctLog>64.4</twPctLog><twPctRoute>35.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiTx.edidRom/sclPipe_8 (SLICE_X54Y53.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="49"><twConstPath anchorID="50" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.392</twSlack><twSrc BELType="FF">withHdmiTx.edidRom/sclPipe_7</twSrc><twDest BELType="FF">withHdmiTx.edidRom/sclPipe_8</twDest><twTotPathDel>0.392</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>withHdmiTx.edidRom/sclPipe_7</twSrc><twDest BELType='FF'>withHdmiTx.edidRom/sclPipe_8</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X54Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">sysClk</twSrcClk><twPathDel><twSite>SLICE_X54Y53.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>withHdmiTx.edidRom/sclPipe&lt;8&gt;</twComp><twBEL>withHdmiTx.edidRom/sclPipe_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y53.DX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.144</twDelInfo><twComp>withHdmiTx.edidRom/sclPipe&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X54Y53.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.048</twDelInfo><twComp>withHdmiTx.edidRom/sclPipe&lt;8&gt;</twComp><twBEL>withHdmiTx.edidRom/sclPipe_8</twBEL></twPathDel><twLogDel>0.248</twLogDel><twRouteDel>0.144</twRouteDel><twTotDel>0.392</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sysClk</twDestClk><twPctLog>63.3</twPctLog><twPctRoute>36.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiTx.edidRom/sdaPipe_4 (SLICE_X58Y50.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="51"><twConstPath anchorID="52" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.392</twSlack><twSrc BELType="FF">withHdmiTx.edidRom/sdaPipe_3</twSrc><twDest BELType="FF">withHdmiTx.edidRom/sdaPipe_4</twDest><twTotPathDel>0.392</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>withHdmiTx.edidRom/sdaPipe_3</twSrc><twDest BELType='FF'>withHdmiTx.edidRom/sdaPipe_4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X58Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">sysClk</twSrcClk><twPathDel><twSite>SLICE_X58Y50.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>withHdmiTx.edidRom/sdaPipe&lt;4&gt;</twComp><twBEL>withHdmiTx.edidRom/sdaPipe_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y50.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.144</twDelInfo><twComp>withHdmiTx.edidRom/sdaPipe&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X58Y50.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.048</twDelInfo><twComp>withHdmiTx.edidRom/sdaPipe&lt;4&gt;</twComp><twBEL>withHdmiTx.edidRom/sdaPipe_4</twBEL></twPathDel><twLogDel>0.248</twLogDel><twRouteDel>0.144</twRouteDel><twTotDel>0.392</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sysClk</twDestClk><twPctLog>63.3</twPctLog><twPctRoute>36.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="53"><twPinLimitBanner>Component Switching Limit Checks: TS_clkRst_CLK_100s = PERIOD TIMEGRP &quot;clkRst_CLK_100s&quot; TS_Clk HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="54" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="0.486" period="1.538" constraintValue="1.538" deviceLimit="1.052" freqLimit="950.570" physResource="withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/PLL_ADV/CLKOUT0" logResource="withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/PLL_ADV/CLKOUT0" locationPin="PLL_ADV_X0Y0.CLKOUT0" clockNet="withHdmiTx.Inst_hdmiOutIF/clk_650"/><twPinLimit anchorID="55" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="6.430" period="10.000" constraintValue="10.000" deviceLimit="3.570" freqLimit="280.112" physResource="withHdmiTx.edidRom_u_rom/Mram_dataOut/CLKAWRCLK" logResource="withHdmiTx.edidRom_u_rom/Mram_dataOut/CLKAWRCLK" locationPin="RAMB8_X3Y25.CLKAWRCLK" clockNet="sysClk"/><twPinLimit anchorID="56" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="6.640" period="7.692" constraintValue="7.692" deviceLimit="1.052" freqLimit="950.570" physResource="withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/PLL_ADV/CLKOUT1" logResource="withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/PLL_ADV/CLKOUT1" locationPin="PLL_ADV_X0Y0.CLKOUT1" clockNet="withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/clkout1"/></twPinLimitRpt></twConst><twConst anchorID="57" twConstType="PERIOD" ><twConstHead uID="8"><twConstName UCFConstName="TIMESPEC TS_Clk = PERIOD &quot;Clk&quot; 10 ns HIGH 50%;" ScopeName="">TS_clkRst_CLK_500_n = PERIOD TIMEGRP &quot;clkRst_CLK_500_n&quot; TS_Clk / 6 PHASE         0.833333333 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.599</twMinPer></twConstHead><twPinLimitRpt anchorID="58"><twPinLimitBanner>Component Switching Limit Checks: TS_clkRst_CLK_500_n = PERIOD TIMEGRP &quot;clkRst_CLK_500_n&quot; TS_Clk / 6 PHASE
        0.833333333 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="59" type="MINPERIOD" name="Tmcbcper_PLLCLK" slack="0.067" period="1.666" constraintValue="1.666" deviceLimit="1.599" freqLimit="625.391" physResource="withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1" logResource="withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1" locationPin="MCB_X0Y1.PLLCLK1" clockNet="clkMem2x180"/></twPinLimitRpt></twConst><twConst anchorID="60" twConstType="PERIOD" ><twConstHead uID="9"><twConstName UCFConstName="TIMESPEC TS_Clk = PERIOD &quot;Clk&quot; 10 ns HIGH 50%;" ScopeName="">TS_clkRst_clkGen_clkout5 = PERIOD TIMEGRP &quot;clkRst_clkGen_clkout5&quot; TS_Clk / 0.5         HIGH 50%;</twConstName><twItemCnt>17346</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1646</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>11.738</twMinPer></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1 (ILOGIC_X0Y117.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="61"><twConstPath anchorID="62" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.262</twSlack><twSrc BELType="FF">clkRst/localRst</twSrc><twDest BELType="FF">withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1</twDest><twTotPathDel>12.122</twTotPathDel><twClkSkew dest = "1.257" src = "0.762">-0.495</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.211" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.111</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>clkRst/localRst</twSrc><twDest BELType='FF'>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X28Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkDrp</twSrcClk><twPathDel><twSite>SLICE_X28Y53.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>clkRst/localRst</twComp><twBEL>clkRst/localRst</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y80.D5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">3.303</twDelInfo><twComp>clkRst/localRst</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y80.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>lut25006_11</twComp><twBEL>lut25006_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y70.D6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.392</twDelInfo><twComp>lut25006_11</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y70.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>][418825_12</twComp><twBEL>][418825_12_INV_0</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y117.SR</twSite><twDelType>net</twDelType><twFanCnt>58</twFanCnt><twDelInfo twEdge="twRising">5.715</twDelInfo><twComp>][418825_12</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y117.CLK0</twSite><twDelType>Tirsrck</twDelType><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1</twComp><twBEL>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1</twBEL></twPathDel><twLogDel>1.712</twLogDel><twRouteDel>10.410</twRouteDel><twTotDel>12.122</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clkDrp</twDestClk><twPctLog>14.1</twPctLog><twPctRoute>85.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="63"><twConstPath anchorID="64" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>9.211</twSlack><twSrc BELType="FF">withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/normal_operation_window</twSrc><twDest BELType="FF">withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1</twDest><twTotPathDel>11.197</twTotPathDel><twClkSkew dest = "1.165" src = "0.646">-0.519</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.211" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.111</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/normal_operation_window</twSrc><twDest BELType='FF'>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X13Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkDrp</twSrcClk><twPathDel><twSite>SLICE_X13Y80.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>lut25006_11</twComp><twBEL>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/normal_operation_window</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y75.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.221</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/normal_operation_window</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y75.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PLL_LOCK_R1_BRB2</twComp><twBEL>lut25005_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y80.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.861</twDelInfo><twComp>][364996_63005</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y80.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>lut25006_11</twComp><twBEL>lut25006_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y70.D6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.392</twDelInfo><twComp>lut25006_11</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y70.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>][418825_12</twComp><twBEL>][418825_12_INV_0</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y117.SR</twSite><twDelType>net</twDelType><twFanCnt>58</twFanCnt><twDelInfo twEdge="twRising">5.715</twDelInfo><twComp>][418825_12</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y117.CLK0</twSite><twDelType>Tirsrck</twDelType><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1</twComp><twBEL>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1</twBEL></twPathDel><twLogDel>2.008</twLogDel><twRouteDel>9.189</twRouteDel><twTotDel>11.197</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clkDrp</twDestClk><twPctLog>17.9</twPctLog><twPctRoute>82.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="65"><twConstPath anchorID="66" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>9.322</twSlack><twSrc BELType="FF">withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twSrc><twDest BELType="FF">withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1</twDest><twTotPathDel>11.066</twTotPathDel><twClkSkew dest = "1.165" src = "0.666">-0.499</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.211" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.111</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twSrc><twDest BELType='FF'>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X11Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkDrp</twSrcClk><twPathDel><twSite>SLICE_X11Y75.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twComp><twBEL>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y75.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y75.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PLL_LOCK_R1_BRB2</twComp><twBEL>lut25005_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y80.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.861</twDelInfo><twComp>][364996_63005</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y80.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>lut25006_11</twComp><twBEL>lut25006_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y70.D6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.392</twDelInfo><twComp>lut25006_11</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y70.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>][418825_12</twComp><twBEL>][418825_12_INV_0</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y117.SR</twSite><twDelType>net</twDelType><twFanCnt>58</twFanCnt><twDelInfo twEdge="twRising">5.715</twDelInfo><twComp>][418825_12</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y117.CLK0</twSite><twDelType>Tirsrck</twDelType><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1</twComp><twBEL>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1</twBEL></twPathDel><twLogDel>1.920</twLogDel><twRouteDel>9.146</twRouteDel><twTotDel>11.066</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clkDrp</twDestClk><twPctLog>17.4</twPctLog><twPctRoute>82.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="69" iCriticalPaths="0" sType="EndPoint">Paths for end point withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_5 (SLICE_X7Y92.A3), 69 paths
</twPathRptBanner><twPathRpt anchorID="67"><twConstPath anchorID="68" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.289</twSlack><twSrc BELType="FF">withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd29</twSrc><twDest BELType="FF">withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_5</twDest><twTotPathDel>11.582</twTotPathDel><twClkSkew dest = "0.610" src = "0.628">0.018</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.211" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.111</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd29</twSrc><twDest BELType='FF'>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_5</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X12Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkDrp</twSrcClk><twPathDel><twSite>SLICE_X12Y100.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd29</twComp><twBEL>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd29</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y100.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.182</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd29</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y100.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd28</twComp><twBEL>lut382802_64040</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y101.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.081</twDelInfo><twComp>][366819_64041</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y101.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP&lt;1&gt;</twComp><twBEL>lut383346_64257</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y102.A5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">2.351</twDelInfo><twComp>][367063_64258</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y102.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>lut383784_61852</twComp><twBEL>lut383696_64414</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y92.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.547</twDelInfo><twComp>lut383696_64414</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y92.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term&lt;5&gt;</twComp><twBEL>lut383698_64416</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y92.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.564</twDelInfo><twComp>lut383698_64416</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y92.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term&lt;5&gt;</twComp><twBEL>lut383699_64417</twBEL><twBEL>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_5</twBEL></twPathDel><twLogDel>1.857</twLogDel><twRouteDel>9.725</twRouteDel><twTotDel>11.582</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clkDrp</twDestClk><twPctLog>16.0</twPctLog><twPctRoute>84.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="69"><twConstPath anchorID="70" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>9.640</twSlack><twSrc BELType="FF">withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd49</twSrc><twDest BELType="FF">withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_5</twDest><twTotPathDel>10.231</twTotPathDel><twClkSkew dest = "0.294" src = "0.312">0.018</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.211" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.111</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd49</twSrc><twDest BELType='FF'>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_5</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X9Y93.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkDrp</twSrcClk><twPathDel><twSite>SLICE_X9Y93.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd52</twComp><twBEL>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd49</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y91.B4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd49</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y91.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd48</twComp><twBEL>lut382941_64125</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y93.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.872</twDelInfo><twComp>][366903_64126</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y93.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd52</twComp><twBEL>lut383409_64297</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y102.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.366</twDelInfo><twComp>lut383409_64297</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y102.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>lut383784_61852</twComp><twBEL>lut383695_64413</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y102.A3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.370</twDelInfo><twComp>lut383695_64413</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y102.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>lut383784_61852</twComp><twBEL>lut383696_64414</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y92.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.547</twDelInfo><twComp>lut383696_64414</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y92.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term&lt;5&gt;</twComp><twBEL>lut383698_64416</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y92.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.564</twDelInfo><twComp>lut383698_64416</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y92.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term&lt;5&gt;</twComp><twBEL>lut383699_64417</twBEL><twBEL>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_5</twBEL></twPathDel><twLogDel>2.293</twLogDel><twRouteDel>7.938</twRouteDel><twTotDel>10.231</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clkDrp</twDestClk><twPctLog>22.4</twPctLog><twPctRoute>77.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="71"><twConstPath anchorID="72" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>10.196</twSlack><twSrc BELType="FF">withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd28</twSrc><twDest BELType="FF">withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_5</twDest><twTotPathDel>9.674</twTotPathDel><twClkSkew dest = "0.610" src = "0.629">0.019</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.211" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.111</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd28</twSrc><twDest BELType='FF'>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_5</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X22Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkDrp</twSrcClk><twPathDel><twSite>SLICE_X22Y100.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd28</twComp><twBEL>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd28</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y100.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.225</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd28</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y100.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd28</twComp><twBEL>lut382802_64040</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y101.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.081</twDelInfo><twComp>][366819_64041</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y101.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP&lt;1&gt;</twComp><twBEL>lut383346_64257</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y102.A5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">2.351</twDelInfo><twComp>][367063_64258</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y102.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>lut383784_61852</twComp><twBEL>lut383696_64414</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y92.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.547</twDelInfo><twComp>lut383696_64414</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y92.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term&lt;5&gt;</twComp><twBEL>lut383698_64416</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y92.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.564</twDelInfo><twComp>lut383698_64416</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y92.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term&lt;5&gt;</twComp><twBEL>lut383699_64417</twBEL><twBEL>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_5</twBEL></twPathDel><twLogDel>1.906</twLogDel><twRouteDel>7.768</twRouteDel><twTotDel>9.674</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clkDrp</twDestClk><twPctLog>19.7</twPctLog><twPctRoute>80.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R1 (ILOGIC_X0Y37.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="73"><twConstPath anchorID="74" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.372</twSlack><twSrc BELType="FF">clkRst/localRst</twSrc><twDest BELType="FF">withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R1</twDest><twTotPathDel>11.997</twTotPathDel><twClkSkew dest = "1.145" src = "0.665">-0.480</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.211" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.111</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>clkRst/localRst</twSrc><twDest BELType='FF'>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X28Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkDrp</twSrcClk><twPathDel><twSite>SLICE_X28Y53.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>clkRst/localRst</twComp><twBEL>clkRst/localRst</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y80.D5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">3.303</twDelInfo><twComp>clkRst/localRst</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y80.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>lut25006_11</twComp><twBEL>lut25006_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y70.D6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.392</twDelInfo><twComp>lut25006_11</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y70.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>][418825_12</twComp><twBEL>][418825_12_INV_0</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y37.SR</twSite><twDelType>net</twDelType><twFanCnt>58</twFanCnt><twDelInfo twEdge="twRising">5.590</twDelInfo><twComp>][418825_12</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y37.CLK0</twSite><twDelType>Tirsrck</twDelType><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R1</twComp><twBEL>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R1</twBEL></twPathDel><twLogDel>1.712</twLogDel><twRouteDel>10.285</twRouteDel><twTotDel>11.997</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clkDrp</twDestClk><twPctLog>14.3</twPctLog><twPctRoute>85.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="75"><twConstPath anchorID="76" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>9.311</twSlack><twSrc BELType="FF">withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/normal_operation_window</twSrc><twDest BELType="FF">withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R1</twDest><twTotPathDel>11.072</twTotPathDel><twClkSkew dest = "1.237" src = "0.743">-0.494</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.211" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.111</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/normal_operation_window</twSrc><twDest BELType='FF'>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X13Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkDrp</twSrcClk><twPathDel><twSite>SLICE_X13Y80.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>lut25006_11</twComp><twBEL>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/normal_operation_window</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y75.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.221</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/normal_operation_window</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y75.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PLL_LOCK_R1_BRB2</twComp><twBEL>lut25005_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y80.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.861</twDelInfo><twComp>][364996_63005</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y80.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>lut25006_11</twComp><twBEL>lut25006_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y70.D6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.392</twDelInfo><twComp>lut25006_11</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y70.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>][418825_12</twComp><twBEL>][418825_12_INV_0</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y37.SR</twSite><twDelType>net</twDelType><twFanCnt>58</twFanCnt><twDelInfo twEdge="twRising">5.590</twDelInfo><twComp>][418825_12</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y37.CLK0</twSite><twDelType>Tirsrck</twDelType><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R1</twComp><twBEL>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R1</twBEL></twPathDel><twLogDel>2.008</twLogDel><twRouteDel>9.064</twRouteDel><twTotDel>11.072</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clkDrp</twDestClk><twPctLog>18.1</twPctLog><twPctRoute>81.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="77"><twConstPath anchorID="78" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>9.422</twSlack><twSrc BELType="FF">withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twSrc><twDest BELType="FF">withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R1</twDest><twTotPathDel>10.941</twTotPathDel><twClkSkew dest = "1.237" src = "0.763">-0.474</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.211" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.111</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twSrc><twDest BELType='FF'>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X11Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkDrp</twSrcClk><twPathDel><twSite>SLICE_X11Y75.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twComp><twBEL>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y75.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y75.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PLL_LOCK_R1_BRB2</twComp><twBEL>lut25005_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y80.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.861</twDelInfo><twComp>][364996_63005</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y80.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>lut25006_11</twComp><twBEL>lut25006_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y70.D6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.392</twDelInfo><twComp>lut25006_11</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y70.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>][418825_12</twComp><twBEL>][418825_12_INV_0</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y37.SR</twSite><twDelType>net</twDelType><twFanCnt>58</twFanCnt><twDelInfo twEdge="twRising">5.590</twDelInfo><twComp>][418825_12</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y37.CLK0</twSite><twDelType>Tirsrck</twDelType><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R1</twComp><twBEL>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R1</twBEL></twPathDel><twLogDel>1.920</twLogDel><twRouteDel>9.021</twRouteDel><twTotDel>10.941</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clkDrp</twDestClk><twPctLog>17.5</twPctLog><twPctRoute>82.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clkRst_clkGen_clkout5 = PERIOD TIMEGRP &quot;clkRst_clkGen_clkout5&quot; TS_Clk / 0.5
        HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd49 (SLICE_X9Y93.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="79"><twConstPath anchorID="80" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.369</twSlack><twSrc BELType="FF">withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg</twSrc><twDest BELType="FF">withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd49</twDest><twTotPathDel>0.370</twTotPathDel><twClkSkew dest = "0.076" src = "0.075">-0.001</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg</twSrc><twDest BELType='FF'>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd49</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X13Y93.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clkDrp</twSrcClk><twPathDel><twSite>SLICE_X13Y93.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg</twComp><twBEL>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y93.SR</twSite><twDelType>net</twDelType><twFanCnt>78</twFanCnt><twDelInfo twEdge="twFalling">0.303</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X9Y93.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">-0.131</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd52</twComp><twBEL>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd49</twBEL></twPathDel><twLogDel>0.067</twLogDel><twRouteDel>0.303</twRouteDel><twTotDel>0.370</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clkDrp</twDestClk><twPctLog>18.1</twPctLog><twPctRoute>81.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd7 (SLICE_X15Y93.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="81"><twConstPath anchorID="82" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.369</twSlack><twSrc BELType="FF">withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg</twSrc><twDest BELType="FF">withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd7</twDest><twTotPathDel>0.372</twTotPathDel><twClkSkew dest = "0.078" src = "0.075">-0.003</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg</twSrc><twDest BELType='FF'>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd7</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X13Y93.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clkDrp</twSrcClk><twPathDel><twSite>SLICE_X13Y93.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg</twComp><twBEL>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y93.SR</twSite><twDelType>net</twDelType><twFanCnt>78</twFanCnt><twDelInfo twEdge="twFalling">0.313</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X15Y93.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">-0.139</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6</twComp><twBEL>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd7</twBEL></twPathDel><twLogDel>0.059</twLogDel><twRouteDel>0.313</twRouteDel><twTotDel>0.372</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clkDrp</twDestClk><twPctLog>15.9</twPctLog><twPctRoute>84.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd52 (SLICE_X9Y93.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="83"><twConstPath anchorID="84" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.373</twSlack><twSrc BELType="FF">withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg</twSrc><twDest BELType="FF">withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd52</twDest><twTotPathDel>0.374</twTotPathDel><twClkSkew dest = "0.076" src = "0.075">-0.001</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg</twSrc><twDest BELType='FF'>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd52</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X13Y93.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clkDrp</twSrcClk><twPathDel><twSite>SLICE_X13Y93.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg</twComp><twBEL>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y93.SR</twSite><twDelType>net</twDelType><twFanCnt>78</twFanCnt><twDelInfo twEdge="twFalling">0.303</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X9Y93.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">-0.127</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd52</twComp><twBEL>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd52</twBEL></twPathDel><twLogDel>0.071</twLogDel><twRouteDel>0.303</twRouteDel><twTotDel>0.374</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clkDrp</twDestClk><twPctLog>19.0</twPctLog><twPctRoute>81.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="85"><twPinLimitBanner>Component Switching Limit Checks: TS_clkRst_clkGen_clkout5 = PERIOD TIMEGRP &quot;clkRst_clkGen_clkout5&quot; TS_Clk / 0.5
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="86" type="MINPERIOD" name="Tbcper_I" slack="17.334" period="20.000" constraintValue="20.000" deviceLimit="2.666" freqLimit="375.094" physResource="clkRst/clkGen/clkout6_buf/I0" logResource="clkRst/clkGen/clkout6_buf/I0" locationPin="BUFGMUX_X3Y15.I0" clockNet="clkRst/clkGen/clkout5"/><twPinLimit anchorID="87" type="MINPERIOD" name="Tickper" slack="18.134" period="20.000" constraintValue="20.000" deviceLimit="1.866" freqLimit="535.906" physResource="withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1/CLK0" logResource="withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1/CLK0" locationPin="ILOGIC_X0Y117.CLK0" clockNet="clkDrp"/><twPinLimit anchorID="88" type="MINHIGHPULSE" name="Tispwh" slack="18.134" period="20.000" constraintValue="10.000" deviceLimit="0.933" physResource="withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1/SR" logResource="withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1/SR" locationPin="ILOGIC_X0Y117.SR" clockNet="][418825_12"/></twPinLimitRpt></twConst><twConst anchorID="89" twConstType="PERIOD" ><twConstHead uID="10"><twConstName UCFConstName="TIMESPEC TS_Clk = PERIOD &quot;Clk&quot; 10 ns HIGH 50%;" ScopeName="">TS_clkRst_CLK_500 = PERIOD TIMEGRP &quot;clkRst_CLK_500&quot; TS_Clk / 6 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.599</twMinPer></twConstHead><twPinLimitRpt anchorID="90"><twPinLimitBanner>Component Switching Limit Checks: TS_clkRst_CLK_500 = PERIOD TIMEGRP &quot;clkRst_CLK_500&quot; TS_Clk / 6 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="91" type="MINPERIOD" name="Tmcbcper_PLLCLK" slack="0.067" period="1.666" constraintValue="1.666" deviceLimit="1.599" freqLimit="625.391" physResource="withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0" logResource="withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0" locationPin="MCB_X0Y1.PLLCLK0" clockNet="clkMem2x"/></twPinLimitRpt></twConst><twConst anchorID="92" twConstType="PERIOD" ><twConstHead uID="11"><twConstName UCFConstName="TIMESPEC TS_Clk = PERIOD &quot;Clk&quot; 10 ns HIGH 50%;" ScopeName="">TS_clkRst_CLK_100c = PERIOD TIMEGRP &quot;clkRst_CLK_100c&quot; TS_Clk HIGH 50%;</twConstName><twItemCnt>30787926</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>14393</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>9.691</twMinPer></twConstHead><twPathRptBanner iPaths="192" iCriticalPaths="0" sType="EndPoint">Paths for end point mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[15].Operand_Select_Bit_I/Op2_DFF (SLICE_X18Y65.A2), 192 paths
</twPathRptBanner><twPathRpt anchorID="93"><twConstPath anchorID="94" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.309</twSlack><twSrc BELType="FF">mcs_0/U0/dlmb_cntlr/lmb_as</twSrc><twDest BELType="FF">mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[15].Operand_Select_Bit_I/Op2_DFF</twDest><twTotPathDel>9.576</twTotPathDel><twClkSkew dest = "0.734" src = "0.750">0.016</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.184" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.099</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mcs_0/U0/dlmb_cntlr/lmb_as</twSrc><twDest BELType='FF'>mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[15].Operand_Select_Bit_I/Op2_DFF</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X30Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpuClk</twSrcClk><twPathDel><twSite>SLICE_X30Y61.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>mcs_0/U0/dlmb_cntlr/lmb_as</twComp><twBEL>mcs_0/U0/dlmb_cntlr/lmb_as</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y53.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.789</twDelInfo><twComp>mcs_0/U0/dlmb_cntlr/lmb_as</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y53.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Op1_Low&lt;1&gt;</twComp><twBEL>lut27538_142</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y49.C6</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">1.177</twDelInfo><twComp>lut27538_142</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y49.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>mcs_0/U0/iomodule_0/IOModule_Core_I1/PIT_I1/PIT_Data&lt;18&gt;</twComp><twBEL>lut27549_153</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y63.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.309</twDelInfo><twComp>][420692_154</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y63.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mcs_0/Trace_New_Reg_Value&lt;15&gt;</twComp><twBEL>mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[15].Result_Mux_Bit_I/Result_MUXF5</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y65.C2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.171</twDelInfo><twComp>mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y65.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i&lt;4&gt;</twComp><twBEL>lut416502_70603</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y65.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.192</twDelInfo><twComp>lut416502_70603</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y65.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i&lt;4&gt;</twComp><twBEL>lut416503_70604</twBEL><twBEL>mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[15].Operand_Select_Bit_I/Op2_DFF</twBEL></twPathDel><twLogDel>1.938</twLogDel><twRouteDel>7.638</twRouteDel><twTotDel>9.576</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">cpuClk</twDestClk><twPctLog>20.2</twPctLog><twPctRoute>79.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="95"><twConstPath anchorID="96" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.568</twSlack><twSrc BELType="RAM">mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S1.The_BRAMs[15].RAMB16_S1_1</twSrc><twDest BELType="FF">mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[15].Operand_Select_Bit_I/Op2_DFF</twDest><twTotPathDel>9.334</twTotPathDel><twClkSkew dest = "0.734" src = "0.733">-0.001</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.184" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.099</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S1.The_BRAMs[15].RAMB16_S1_1</twSrc><twDest BELType='FF'>mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[15].Operand_Select_Bit_I/Op2_DFF</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB16_X1Y20.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpuClk</twSrcClk><twPathDel><twSite>RAMB16_X1Y20.DOB0</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S1.The_BRAMs[15].RAMB16_S1_1</twComp><twBEL>mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S1.The_BRAMs[15].RAMB16_S1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y49.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.403</twDelInfo><twComp>mcs_0/U0/dlmb_port_BRAM_Din&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y49.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>mcs_0/U0/iomodule_0/IOModule_Core_I1/PIT_I1/PIT_Data&lt;18&gt;</twComp><twBEL>lut27549_153</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y63.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.309</twDelInfo><twComp>][420692_154</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y63.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mcs_0/Trace_New_Reg_Value&lt;15&gt;</twComp><twBEL>mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[15].Result_Mux_Bit_I/Result_MUXF5</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y65.C2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.171</twDelInfo><twComp>mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y65.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i&lt;4&gt;</twComp><twBEL>lut416502_70603</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y65.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.192</twDelInfo><twComp>lut416502_70603</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y65.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i&lt;4&gt;</twComp><twBEL>lut416503_70604</twBEL><twBEL>mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[15].Operand_Select_Bit_I/Op2_DFF</twBEL></twPathDel><twLogDel>3.259</twLogDel><twRouteDel>6.075</twRouteDel><twTotDel>9.334</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">cpuClk</twDestClk><twPctLog>34.9</twPctLog><twPctRoute>65.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="97"><twConstPath anchorID="98" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.593</twSlack><twSrc BELType="FF">mcs_0/U0/iomodule_0/io_ready_Q</twSrc><twDest BELType="FF">mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[15].Operand_Select_Bit_I/Op2_DFF</twDest><twTotPathDel>9.269</twTotPathDel><twClkSkew dest = "0.734" src = "0.773">0.039</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.184" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.099</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mcs_0/U0/iomodule_0/io_ready_Q</twSrc><twDest BELType='FF'>mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[15].Operand_Select_Bit_I/Op2_DFF</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X23Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpuClk</twSrcClk><twPathDel><twSite>SLICE_X23Y49.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>lut25065_58</twComp><twBEL>mcs_0/U0/iomodule_0/io_ready_Q</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y53.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.910</twDelInfo><twComp>mcs_0/U0/iomodule_0/io_ready_Q</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y53.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>clkRst/localRst</twComp><twBEL>lut27539_143</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y49.C4</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">1.775</twDelInfo><twComp>lut27539_143</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y49.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>mcs_0/U0/iomodule_0/IOModule_Core_I1/PIT_I1/PIT_Data&lt;18&gt;</twComp><twBEL>lut27549_153</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y63.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.309</twDelInfo><twComp>][420692_154</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y63.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mcs_0/Trace_New_Reg_Value&lt;15&gt;</twComp><twBEL>mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[15].Result_Mux_Bit_I/Result_MUXF5</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y65.C2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.171</twDelInfo><twComp>mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y65.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i&lt;4&gt;</twComp><twBEL>lut416502_70603</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y65.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.192</twDelInfo><twComp>lut416502_70603</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y65.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i&lt;4&gt;</twComp><twBEL>lut416503_70604</twBEL><twBEL>mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[15].Operand_Select_Bit_I/Op2_DFF</twBEL></twPathDel><twLogDel>1.912</twLogDel><twRouteDel>7.357</twRouteDel><twTotDel>9.269</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">cpuClk</twDestClk><twPctLog>20.6</twPctLog><twPctRoute>79.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3955884" iCriticalPaths="0" sType="EndPoint">Paths for end point withMbrot.mbCompute/latency3.fmul_4/blk00000072 (SLICE_X8Y8.CIN), 3955884 paths
</twPathRptBanner><twPathRpt anchorID="99"><twConstPath anchorID="100" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.314</twSlack><twSrc BELType="FF">withMbrot.mbCompute/update</twSrc><twDest BELType="FF">withMbrot.mbCompute/latency3.fmul_4/blk00000072</twDest><twTotPathDel>9.565</twTotPathDel><twClkSkew dest = "0.283" src = "0.305">0.022</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.184" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.099</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withMbrot.mbCompute/update</twSrc><twDest BELType='FF'>withMbrot.mbCompute/latency3.fmul_4/blk00000072</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X25Y6.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpuClk</twSrcClk><twPathDel><twSite>SLICE_X25Y6.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>withMbrot.mbCompute/update</twComp><twBEL>withMbrot.mbCompute/update</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y6.B3</twSite><twDelType>net</twDelType><twFanCnt>42</twFanCnt><twDelInfo twEdge="twRising">1.094</twDelInfo><twComp>withMbrot.mbCompute/update</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y6.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig00000288</twComp><twBEL>lut25711_119</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y11.B4</twSite><twDelType>net</twDelType><twFanCnt>46</twFanCnt><twDelInfo twEdge="twRising">1.204</twDelInfo><twComp>lut25711_119</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y11.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig000004f1</twComp><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk0000046b</twBEL><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk00000257</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y12.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig000004f1</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y12.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig000004e5</twComp><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk0000024b</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y13.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig000004e5</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y13.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig000004d9</twComp><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk0000023f</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y14.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig000004d9</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y14.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig000004cd</twComp><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk00000233</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y15.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig000004cd</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y15.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.279</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig000004c1</twComp><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk00000227</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y12.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.888</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig0000044a</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y12.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig000003c7</twComp><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk0000034f</twBEL><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk00000345</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y13.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig000003c7</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y13.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.277</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig000003bf</twComp><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk00000339</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y7.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.231</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig0000041c</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y7.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig0000035d</twComp><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk000002ba</twBEL><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk000002b9</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y8.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig0000035d</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y8.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.277</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig000001a1</twComp><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk000002b0</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y7.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.196</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig0000019f</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y7.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig0000012f</twComp><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk00000032</twBEL><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk0000002b</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y8.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig00000088</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y8.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.240</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig00000130</twComp><twBEL>PhysOnlyBuf</twBEL><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk00000072</twBEL></twPathDel><twLogDel>3.773</twLogDel><twRouteDel>5.792</twRouteDel><twTotDel>9.565</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">cpuClk</twDestClk><twPctLog>39.4</twPctLog><twPctRoute>60.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="101"><twConstPath anchorID="102" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.316</twSlack><twSrc BELType="FF">withMbrot.mbCompute/update</twSrc><twDest BELType="FF">withMbrot.mbCompute/latency3.fmul_4/blk00000072</twDest><twTotPathDel>9.563</twTotPathDel><twClkSkew dest = "0.283" src = "0.305">0.022</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.184" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.099</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withMbrot.mbCompute/update</twSrc><twDest BELType='FF'>withMbrot.mbCompute/latency3.fmul_4/blk00000072</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X25Y6.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpuClk</twSrcClk><twPathDel><twSite>SLICE_X25Y6.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>withMbrot.mbCompute/update</twComp><twBEL>withMbrot.mbCompute/update</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y17.A5</twSite><twDelType>net</twDelType><twFanCnt>42</twFanCnt><twDelInfo twEdge="twRising">1.291</twDelInfo><twComp>withMbrot.mbCompute/update</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y17.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig00000426</twComp><twBEL>lut25748_129</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y11.B2</twSite><twDelType>net</twDelType><twFanCnt>46</twFanCnt><twDelInfo twEdge="twRising">1.049</twDelInfo><twComp>lut25748_129</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y11.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig000004f1</twComp><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk0000046b</twBEL><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk00000257</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y12.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig000004f1</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y12.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig000004e5</twComp><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk0000024b</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y13.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig000004e5</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y13.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig000004d9</twComp><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk0000023f</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y14.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig000004d9</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y14.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig000004cd</twComp><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk00000233</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y15.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig000004cd</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y15.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.279</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig000004c1</twComp><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk00000227</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y12.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.888</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig0000044a</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y12.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig000003c7</twComp><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk0000034f</twBEL><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk00000345</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y13.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig000003c7</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y13.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.277</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig000003bf</twComp><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk00000339</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y7.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.231</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig0000041c</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y7.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig0000035d</twComp><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk000002ba</twBEL><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk000002b9</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y8.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig0000035d</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y8.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.277</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig000001a1</twComp><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk000002b0</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y7.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.196</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig0000019f</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y7.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig0000012f</twComp><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk00000032</twBEL><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk0000002b</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y8.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig00000088</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y8.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.240</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig00000130</twComp><twBEL>PhysOnlyBuf</twBEL><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk00000072</twBEL></twPathDel><twLogDel>3.729</twLogDel><twRouteDel>5.834</twRouteDel><twTotDel>9.563</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">cpuClk</twDestClk><twPctLog>39.0</twPctLog><twPctRoute>61.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="103"><twConstPath anchorID="104" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.318</twSlack><twSrc BELType="FF">withMbrot.mbCompute/update</twSrc><twDest BELType="FF">withMbrot.mbCompute/latency3.fmul_4/blk00000072</twDest><twTotPathDel>9.561</twTotPathDel><twClkSkew dest = "0.283" src = "0.305">0.022</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.184" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.099</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withMbrot.mbCompute/update</twSrc><twDest BELType='FF'>withMbrot.mbCompute/latency3.fmul_4/blk00000072</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X25Y6.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpuClk</twSrcClk><twPathDel><twSite>SLICE_X25Y6.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>withMbrot.mbCompute/update</twComp><twBEL>withMbrot.mbCompute/update</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y6.B3</twSite><twDelType>net</twDelType><twFanCnt>42</twFanCnt><twDelInfo twEdge="twRising">1.094</twDelInfo><twComp>withMbrot.mbCompute/update</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y6.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig00000288</twComp><twBEL>lut25711_119</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y11.B4</twSite><twDelType>net</twDelType><twFanCnt>46</twFanCnt><twDelInfo twEdge="twRising">1.204</twDelInfo><twComp>lut25711_119</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y11.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig000004f1</twComp><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk0000046b</twBEL><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk00000257</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y12.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig000004f1</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y12.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig000004e5</twComp><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk0000024b</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y13.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig000004e5</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y13.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.279</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig000004d9</twComp><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk0000023f</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y10.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.888</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig0000047a</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y10.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig000003d7</twComp><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk00000367</twBEL><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk0000035d</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y11.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig000003d7</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y11.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig000003cf</twComp><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk00000351</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y12.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig000003cf</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y12.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig000003c7</twComp><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk00000345</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y13.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig000003c7</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y13.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.277</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig000003bf</twComp><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk00000339</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y7.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.231</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig0000041c</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y7.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig0000035d</twComp><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk000002ba</twBEL><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk000002b9</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y8.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig0000035d</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y8.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.277</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig000001a1</twComp><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk000002b0</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y7.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.196</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig0000019f</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y7.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig0000012f</twComp><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk00000032</twBEL><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk0000002b</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y8.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig00000088</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y8.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.240</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig00000130</twComp><twBEL>PhysOnlyBuf</twBEL><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk00000072</twBEL></twPathDel><twLogDel>3.769</twLogDel><twRouteDel>5.792</twRouteDel><twTotDel>9.561</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">cpuClk</twDestClk><twPctLog>39.4</twPctLog><twPctRoute>60.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="27506" iCriticalPaths="0" sType="EndPoint">Paths for end point withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk0000060e (SLICE_X42Y15.CIN), 27506 paths
</twPathRptBanner><twPathRpt anchorID="105"><twConstPath anchorID="106" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.320</twSlack><twSrc BELType="FF">withMbrot.mbCompute/update</twSrc><twDest BELType="FF">withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk0000060e</twDest><twTotPathDel>9.536</twTotPathDel><twClkSkew dest = "0.623" src = "0.668">0.045</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.184" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.099</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withMbrot.mbCompute/update</twSrc><twDest BELType='FF'>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk0000060e</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X25Y6.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpuClk</twSrcClk><twPathDel><twSite>SLICE_X25Y6.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>withMbrot.mbCompute/update</twComp><twBEL>withMbrot.mbCompute/update</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y4.C5</twSite><twDelType>net</twDelType><twFanCnt>42</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>withMbrot.mbCompute/update</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y4.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig00000610</twComp><twBEL>lut25699_113</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y4.B1</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">2.063</twDelInfo><twComp>lut25699_113</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y4.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig000004bf</twComp><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk00000420</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y8.C1</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">1.871</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig0000060d</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y8.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.348</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig00000304</twComp><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk0000029c</twBEL><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk000002ce</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y9.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig00000304</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y9.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig0000030c</twComp><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk000002d6</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y10.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig0000030c</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y10.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.210</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig00000314</twComp><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk000002de</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y12.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.027</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig0000030f</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y12.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig00000592</twComp><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk0000082e</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y13.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig00000594</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y13.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.325</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig000004d4</twComp><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk00000525</twBEL><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk00000508</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y14.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig000006d2</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y14.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig000004d8</twComp><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk00000504</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y15.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig000006ce</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y15.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig000004db</twComp><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk000004e8</twBEL><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk0000060e</twBEL></twPathDel><twLogDel>2.645</twLogDel><twRouteDel>6.891</twRouteDel><twTotDel>9.536</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">cpuClk</twDestClk><twPctLog>27.7</twPctLog><twPctRoute>72.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="107"><twConstPath anchorID="108" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.329</twSlack><twSrc BELType="FF">withMbrot.mbCompute/update</twSrc><twDest BELType="FF">withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk0000060e</twDest><twTotPathDel>9.527</twTotPathDel><twClkSkew dest = "0.623" src = "0.668">0.045</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.184" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.099</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withMbrot.mbCompute/update</twSrc><twDest BELType='FF'>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk0000060e</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X25Y6.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpuClk</twSrcClk><twPathDel><twSite>SLICE_X25Y6.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>withMbrot.mbCompute/update</twComp><twBEL>withMbrot.mbCompute/update</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y4.C5</twSite><twDelType>net</twDelType><twFanCnt>42</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>withMbrot.mbCompute/update</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y4.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig00000610</twComp><twBEL>lut25699_113</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y4.B1</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">2.063</twDelInfo><twComp>lut25699_113</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y4.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig000004bf</twComp><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk00000417</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y8.B1</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">1.684</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig0000060e</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y8.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig00000304</twComp><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk00000299</twBEL><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk000002ce</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y9.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig00000304</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y9.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig0000030c</twComp><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk000002d6</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y10.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig0000030c</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y10.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.210</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig00000314</twComp><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk000002de</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y12.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.027</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig0000030f</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y12.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig00000592</twComp><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk0000082e</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y13.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig00000594</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y13.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.325</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig000004d4</twComp><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk00000525</twBEL><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk00000508</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y14.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig000006d2</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y14.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig000004d8</twComp><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk00000504</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y15.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig000006ce</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y15.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig000004db</twComp><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk000004e8</twBEL><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk0000060e</twBEL></twPathDel><twLogDel>2.823</twLogDel><twRouteDel>6.704</twRouteDel><twTotDel>9.527</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">cpuClk</twDestClk><twPctLog>29.6</twPctLog><twPctRoute>70.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="109"><twConstPath anchorID="110" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.343</twSlack><twSrc BELType="FF">withMbrot.mbCompute/update</twSrc><twDest BELType="FF">withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk0000060e</twDest><twTotPathDel>9.513</twTotPathDel><twClkSkew dest = "0.623" src = "0.668">0.045</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.184" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.099</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withMbrot.mbCompute/update</twSrc><twDest BELType='FF'>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk0000060e</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X25Y6.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpuClk</twSrcClk><twPathDel><twSite>SLICE_X25Y6.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>withMbrot.mbCompute/update</twComp><twBEL>withMbrot.mbCompute/update</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y4.C5</twSite><twDelType>net</twDelType><twFanCnt>42</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>withMbrot.mbCompute/update</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y4.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig00000610</twComp><twBEL>lut25699_113</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y4.B1</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">2.063</twDelInfo><twComp>lut25699_113</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y4.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig000004bf</twComp><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk00000420</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y8.C1</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">1.871</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig0000060d</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y8.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.325</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig00000304</twComp><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk0000029b</twBEL><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk000002ce</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y9.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig00000304</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y9.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig0000030c</twComp><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk000002d6</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y10.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig0000030c</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y10.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.210</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig00000314</twComp><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk000002de</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y12.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.027</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig0000030f</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y12.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig00000592</twComp><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk0000082e</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y13.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig00000594</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y13.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.325</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig000004d4</twComp><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk00000525</twBEL><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk00000508</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y14.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig000006d2</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y14.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig000004d8</twComp><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk00000504</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y15.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig000006ce</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y15.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig000004db</twComp><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk000004e8</twBEL><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk0000060e</twBEL></twPathDel><twLogDel>2.622</twLogDel><twRouteDel>6.891</twRouteDel><twTotDel>9.513</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">cpuClk</twDestClk><twPctLog>27.6</twPctLog><twPctRoute>72.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clkRst_CLK_100c = PERIOD TIMEGRP &quot;clkRst_CLK_100c&quot; TS_Clk HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point regs_3_8 (SLICE_X21Y43.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="111"><twConstPath anchorID="112" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.158</twSlack><twSrc BELType="FF">clkRst/rstDelay_24</twSrc><twDest BELType="FF">regs_3_8</twDest><twTotPathDel>0.419</twTotPathDel><twClkSkew dest = "0.990" src = "0.948">-0.042</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.184" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.219</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>clkRst/rstDelay_24</twSrc><twDest BELType='FF'>regs_3_8</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X20Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">sysClk</twSrcClk><twPathDel><twSite>SLICE_X20Y46.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>clkRst/rstDelay&lt;24&gt;</twComp><twBEL>clkRst/rstDelay_24</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y43.SR</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twFalling">0.350</twDelInfo><twComp>clkRst/rstDelay&lt;24&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X21Y43.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">-0.131</twDelInfo><twComp>regs_3&lt;11&gt;</twComp><twBEL>regs_3_8</twBEL></twPathDel><twLogDel>0.069</twLogDel><twRouteDel>0.350</twRouteDel><twTotDel>0.419</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">cpuClk</twDestClk><twPctLog>16.5</twPctLog><twPctRoute>83.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point regs_3_9 (SLICE_X21Y43.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="113"><twConstPath anchorID="114" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.161</twSlack><twSrc BELType="FF">clkRst/rstDelay_24</twSrc><twDest BELType="FF">regs_3_9</twDest><twTotPathDel>0.422</twTotPathDel><twClkSkew dest = "0.990" src = "0.948">-0.042</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.184" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.219</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>clkRst/rstDelay_24</twSrc><twDest BELType='FF'>regs_3_9</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X20Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">sysClk</twSrcClk><twPathDel><twSite>SLICE_X20Y46.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>clkRst/rstDelay&lt;24&gt;</twComp><twBEL>clkRst/rstDelay_24</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y43.SR</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twFalling">0.350</twDelInfo><twComp>clkRst/rstDelay&lt;24&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X21Y43.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">-0.128</twDelInfo><twComp>regs_3&lt;11&gt;</twComp><twBEL>regs_3_9</twBEL></twPathDel><twLogDel>0.072</twLogDel><twRouteDel>0.350</twRouteDel><twTotDel>0.422</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">cpuClk</twDestClk><twPctLog>17.1</twPctLog><twPctRoute>82.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point regs_3_11 (SLICE_X21Y43.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="115"><twConstPath anchorID="116" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.162</twSlack><twSrc BELType="FF">clkRst/rstDelay_24</twSrc><twDest BELType="FF">regs_3_11</twDest><twTotPathDel>0.423</twTotPathDel><twClkSkew dest = "0.990" src = "0.948">-0.042</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.184" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.219</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>clkRst/rstDelay_24</twSrc><twDest BELType='FF'>regs_3_11</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X20Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">sysClk</twSrcClk><twPathDel><twSite>SLICE_X20Y46.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>clkRst/rstDelay&lt;24&gt;</twComp><twBEL>clkRst/rstDelay_24</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y43.SR</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twFalling">0.350</twDelInfo><twComp>clkRst/rstDelay&lt;24&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X21Y43.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">-0.127</twDelInfo><twComp>regs_3&lt;11&gt;</twComp><twBEL>regs_3_11</twBEL></twPathDel><twLogDel>0.073</twLogDel><twRouteDel>0.350</twRouteDel><twTotDel>0.423</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">cpuClk</twDestClk><twPctLog>17.3</twPctLog><twPctRoute>82.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="117"><twPinLimitBanner>Component Switching Limit Checks: TS_clkRst_CLK_100c = PERIOD TIMEGRP &quot;clkRst_CLK_100c&quot; TS_Clk HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="118" type="MINPERIOD" name="Tdspper_AREG_PREG" slack="5.148" period="10.000" constraintValue="10.000" deviceLimit="4.852" freqLimit="206.101" physResource="withMbrot.mbCompute/latency3.fmul_4/blk00000029/CLK" logResource="withMbrot.mbCompute/latency3.fmul_4/blk00000029/CLK" locationPin="DSP48_X0Y6.CLK" clockNet="cpuClk"/><twPinLimit anchorID="119" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="6.430" period="10.000" constraintValue="10.000" deviceLimit="3.570" freqLimit="280.112" physResource="mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S1.The_BRAMs[30].RAMB16_S1_1/CLKA" logResource="mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S1.The_BRAMs[30].RAMB16_S1_1/CLKA" locationPin="RAMB16_X0Y16.CLKA" clockNet="cpuClk"/><twPinLimit anchorID="120" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="6.430" period="10.000" constraintValue="10.000" deviceLimit="3.570" freqLimit="280.112" physResource="mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S1.The_BRAMs[30].RAMB16_S1_1/CLKB" logResource="mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S1.The_BRAMs[30].RAMB16_S1_1/CLKB" locationPin="RAMB16_X0Y16.CLKB" clockNet="cpuClk"/></twPinLimitRpt></twConst><twConst anchorID="121" twConstType="PERIOD" ><twConstHead uID="12"><twConstName UCFConstName="TIMESPEC TS_hdmiRxClk = PERIOD &quot;hdmiRxClk&quot; 12 ns HIGH 50%;" ScopeName="">TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk_0 = PERIOD TIMEGRP         &quot;withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk_0&quot; TS_hdmiRxClk HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.000</twMinPer></twConstHead><twPinLimitRpt anchorID="122"><twPinLimitBanner>Component Switching Limit Checks: TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk_0 = PERIOD TIMEGRP
        &quot;withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk_0&quot; TS_hdmiRxClk HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="123" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="0.148" period="1.200" constraintValue="1.200" deviceLimit="1.052" freqLimit="950.570" physResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/PLL_ISERDES/PLL_ADV/CLKOUT0" logResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/PLL_ISERDES/PLL_ADV/CLKOUT0" locationPin="PLL_ADV_X0Y1.CLKOUT0" clockNet="withHdmiRx.Inst_hdmiRx/receiveDecoder/pllclk0"/><twPinLimit anchorID="124" type="MINLOWPULSE" name="Tdcmpw_CLKIN_50_100" slack="7.000" period="12.000" constraintValue="6.000" deviceLimit="2.500" physResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/PLL_ISERDES/PLL_ADV/CLKIN1" logResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/PLL_ISERDES/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y1.CLKIN1" clockNet="withHdmiRx.Inst_hdmiRx/receiveDecoder/rxclk"/><twPinLimit anchorID="125" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_50_100" slack="7.000" period="12.000" constraintValue="6.000" deviceLimit="2.500" physResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/PLL_ISERDES/PLL_ADV/CLKIN1" logResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/PLL_ISERDES/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y1.CLKIN1" clockNet="withHdmiRx.Inst_hdmiRx/receiveDecoder/rxclk"/></twPinLimitRpt></twConst><twConst anchorID="126" twConstType="PERIOD" ><twConstHead uID="13"><twConstName UCFConstName="TIMESPEC TS_hdmiRx_n_3_ = PERIOD &quot;hdmiRxClk_n&quot; TS_hdmiRxClk PHASE 6 ns HIGH 50%;" ScopeName="">TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk = PERIOD TIMEGRP         &quot;withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk&quot; TS_hdmiRx_n_3_ HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.000</twMinPer></twConstHead><twPinLimitRpt anchorID="127"><twPinLimitBanner>Component Switching Limit Checks: TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk = PERIOD TIMEGRP
        &quot;withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk&quot; TS_hdmiRx_n_3_ HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="128" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="0.148" period="1.200" constraintValue="1.200" deviceLimit="1.052" freqLimit="950.570" physResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/PLL_ISERDES/PLL_ADV/CLKOUT0" logResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/PLL_ISERDES/PLL_ADV/CLKOUT0" locationPin="PLL_ADV_X0Y1.CLKOUT0" clockNet="withHdmiRx.Inst_hdmiRx/receiveDecoder/pllclk0"/><twPinLimit anchorID="129" type="MINLOWPULSE" name="Tdcmpw_CLKIN_50_100" slack="7.000" period="12.000" constraintValue="6.000" deviceLimit="2.500" physResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/PLL_ISERDES/PLL_ADV/CLKIN1" logResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/PLL_ISERDES/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y1.CLKIN1" clockNet="withHdmiRx.Inst_hdmiRx/receiveDecoder/rxclk"/><twPinLimit anchorID="130" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_50_100" slack="7.000" period="12.000" constraintValue="6.000" deviceLimit="2.500" physResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/PLL_ISERDES/PLL_ADV/CLKIN1" logResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/PLL_ISERDES/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y1.CLKIN1" clockNet="withHdmiRx.Inst_hdmiRx/receiveDecoder/rxclk"/></twPinLimitRpt></twConst><twConst anchorID="131" twConstType="PERIOD" ><twConstHead uID="14"><twConstName UCFConstName="" ScopeName="">TS_withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout1 = PERIOD TIMEGRP         &quot;withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout1&quot;         TS_clkRst_CLK_100s / 1.3 HIGH 50%;</twConstName><twItemCnt>106</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>106</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.261</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiTx.Inst_hdmiOutIF/dataToggle (SLICE_X7Y119.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="132"><twConstPath anchorID="133" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.431</twSlack><twSrc BELType="FF">withHdmiTx.Inst_hdmiOutIF/localRst</twSrc><twDest BELType="FF">withHdmiTx.Inst_hdmiOutIF/dataToggle</twDest><twTotPathDel>6.559</twTotPathDel><twClkSkew dest = "2.295" src = "2.742">0.447</twClkSkew><twDelConst>7.692</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.261" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.255</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withHdmiTx.Inst_hdmiOutIF/localRst</twSrc><twDest BELType='FF'>withHdmiTx.Inst_hdmiOutIF/dataToggle</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X22Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkHdmiTx</twSrcClk><twPathDel><twSite>SLICE_X22Y81.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/localRst</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/localRst</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y119.SR</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">5.624</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/localRst</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y119.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.410</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/dataToggle</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/dataToggle</twBEL></twPathDel><twLogDel>0.935</twLogDel><twRouteDel>5.624</twRouteDel><twTotDel>6.559</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.692">withHdmiTx.Inst_hdmiOutIF/clk_130</twDestClk><twPctLog>14.3</twPctLog><twPctRoute>85.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_0/oserdes2_master (OLOGIC_X12Y119.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="134"><twConstPath anchorID="135" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.017</twSlack><twSrc BELType="FF">withHdmiTx.Inst_hdmiOutIF/localRst</twSrc><twDest BELType="FF">withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_0/oserdes2_master</twDest><twTotPathDel>5.987</twTotPathDel><twClkSkew dest = "2.309" src = "2.742">0.433</twClkSkew><twDelConst>7.692</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.261" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.255</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withHdmiTx.Inst_hdmiOutIF/localRst</twSrc><twDest BELType='FF'>withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_0/oserdes2_master</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X22Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkHdmiTx</twSrcClk><twPathDel><twSite>SLICE_X22Y81.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/localRst</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/localRst</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X12Y119.SR</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">5.210</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/localRst</twComp></twPathDel><twPathDel><twSite>OLOGIC_X12Y119.CLKDIV</twSite><twDelType>Tosco_RST</twDelType><twDelInfo twEdge="twRising">0.252</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_0/oserdes2_master</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_0/oserdes2_master</twBEL></twPathDel><twLogDel>0.777</twLogDel><twRouteDel>5.210</twRouteDel><twTotDel>5.987</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.692">withHdmiTx.Inst_hdmiOutIF/clk_130</twDestClk><twPctLog>13.0</twPctLog><twPctRoute>87.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_0/oserdes2_slave (OLOGIC_X12Y118.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="136"><twConstPath anchorID="137" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.017</twSlack><twSrc BELType="FF">withHdmiTx.Inst_hdmiOutIF/localRst</twSrc><twDest BELType="FF">withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_0/oserdes2_slave</twDest><twTotPathDel>5.987</twTotPathDel><twClkSkew dest = "2.309" src = "2.742">0.433</twClkSkew><twDelConst>7.692</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.261" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.255</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withHdmiTx.Inst_hdmiOutIF/localRst</twSrc><twDest BELType='FF'>withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_0/oserdes2_slave</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X22Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkHdmiTx</twSrcClk><twPathDel><twSite>SLICE_X22Y81.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/localRst</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/localRst</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X12Y118.SR</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">5.210</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/localRst</twComp></twPathDel><twPathDel><twSite>OLOGIC_X12Y118.CLKDIV</twSite><twDelType>Tosco_RST</twDelType><twDelInfo twEdge="twRising">0.252</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_0/oserdes2_slave</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_0/oserdes2_slave</twBEL></twPathDel><twLogDel>0.777</twLogDel><twRouteDel>5.210</twRouteDel><twTotDel>5.987</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.692">withHdmiTx.Inst_hdmiOutIF/clk_130</twDestClk><twPctLog>13.0</twPctLog><twPctRoute>87.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout1 = PERIOD TIMEGRP
        &quot;withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout1&quot;
        TS_clkRst_CLK_100s / 1.3 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiTx.Inst_hdmiOutIF/hdmiTxGFast_3_BRB1 (SLICE_X34Y104.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="138"><twConstPath anchorID="139" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.104</twSlack><twSrc BELType="FF">withHdmiTx.Inst_hdmiOutIF/greeEncoder/q_8</twSrc><twDest BELType="FF">withHdmiTx.Inst_hdmiOutIF/hdmiTxGFast_3_BRB1</twDest><twTotPathDel>0.807</twTotPathDel><twClkSkew dest = "2.711" src = "2.263">-0.448</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.261" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.255</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withHdmiTx.Inst_hdmiOutIF/greeEncoder/q_8</twSrc><twDest BELType='FF'>withHdmiTx.Inst_hdmiOutIF/hdmiTxGFast_3_BRB1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X35Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkHdmiTx</twSrcClk><twPathDel><twSite>SLICE_X35Y104.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.488</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/greeEncoder/q&lt;9&gt;</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/greeEncoder/q_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y104.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.201</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/greeEncoder/q&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X34Y104.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.118</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/hdmiTxGFast_1_BRB2</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/greeEncoder/q&lt;8&gt;_rt</twBEL><twBEL>withHdmiTx.Inst_hdmiOutIF/hdmiTxGFast_3_BRB1</twBEL></twPathDel><twLogDel>0.606</twLogDel><twRouteDel>0.201</twRouteDel><twTotDel>0.807</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">withHdmiTx.Inst_hdmiOutIF/clk_130</twDestClk><twPctLog>75.1</twPctLog><twPctRoute>24.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiTx.Inst_hdmiOutIF/hdmiTxGFast_4_BRB1 (SLICE_X35Y107.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="140"><twConstPath anchorID="141" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.249</twSlack><twSrc BELType="FF">withHdmiTx.Inst_hdmiOutIF/greeEncoder/q_9</twSrc><twDest BELType="FF">withHdmiTx.Inst_hdmiOutIF/hdmiTxGFast_4_BRB1</twDest><twTotPathDel>0.562</twTotPathDel><twClkSkew dest = "1.045" src = "0.987">-0.058</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.261" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.255</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>withHdmiTx.Inst_hdmiOutIF/greeEncoder/q_9</twSrc><twDest BELType='FF'>withHdmiTx.Inst_hdmiOutIF/hdmiTxGFast_4_BRB1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X35Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkHdmiTx</twSrcClk><twPathDel><twSite>SLICE_X35Y104.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/greeEncoder/q&lt;9&gt;</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/greeEncoder/q_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y107.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.305</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/greeEncoder/q&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X35Y107.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/hdmiTxGFast_4_BRB2</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/hdmiTxGFast_4_BRB1</twBEL></twPathDel><twLogDel>0.257</twLogDel><twRouteDel>0.305</twRouteDel><twTotDel>0.562</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">withHdmiTx.Inst_hdmiOutIF/clk_130</twDestClk><twPctLog>45.7</twPctLog><twPctRoute>54.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_1_BRB1 (SLICE_X34Y109.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="142"><twConstPath anchorID="143" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.313</twSlack><twSrc BELType="FF">withHdmiTx.Inst_hdmiOutIF/blueEncoder/q_6</twSrc><twDest BELType="FF">withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_1_BRB1</twDest><twTotPathDel>0.623</twTotPathDel><twClkSkew dest = "1.049" src = "0.994">-0.055</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.261" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.255</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>withHdmiTx.Inst_hdmiOutIF/blueEncoder/q_6</twSrc><twDest BELType='FF'>withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_1_BRB1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X40Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkHdmiTx</twSrcClk><twPathDel><twSite>SLICE_X40Y107.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/blueEncoder/q&lt;8&gt;</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/blueEncoder/q_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y109.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.382</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/blueEncoder/q&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X34Y109.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.041</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_1_BRB2</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_1_BRB1</twBEL></twPathDel><twLogDel>0.241</twLogDel><twRouteDel>0.382</twRouteDel><twTotDel>0.623</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">withHdmiTx.Inst_hdmiOutIF/clk_130</twDestClk><twPctLog>38.7</twPctLog><twPctRoute>61.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="144"><twPinLimitBanner>Component Switching Limit Checks: TS_withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout1 = PERIOD TIMEGRP
        &quot;withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout1&quot;
        TS_clkRst_CLK_100s / 1.3 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="145" type="MINPERIOD" name="Tbcper_I" slack="5.026" period="7.692" constraintValue="7.692" deviceLimit="2.666" freqLimit="375.094" physResource="withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/clkout2_buf/I0" logResource="withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/clkout2_buf/I0" locationPin="BUFGMUX_X3Y13.I0" clockNet="withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/clkout1"/><twPinLimit anchorID="146" type="MINPERIOD" name="Tcp" slack="7.212" period="7.692" constraintValue="7.692" deviceLimit="0.480" freqLimit="2083.333" physResource="withHdmiTx.Inst_hdmiOutIF/hdmiTxRFast_3_BRB2/CLK" logResource="withHdmiTx.Inst_hdmiOutIF/hdmiTxRFast_3_BRB1/CK" locationPin="SLICE_X30Y109.CLK" clockNet="withHdmiTx.Inst_hdmiOutIF/clk_130"/><twPinLimit anchorID="147" type="MINPERIOD" name="Tcp" slack="7.212" period="7.692" constraintValue="7.692" deviceLimit="0.480" freqLimit="2083.333" physResource="withHdmiTx.Inst_hdmiOutIF/hdmiTxRFast_3_BRB2/CLK" logResource="withHdmiTx.Inst_hdmiOutIF/hdmiTxRFast_3_BRB2/CK" locationPin="SLICE_X30Y109.CLK" clockNet="withHdmiTx.Inst_hdmiOutIF/clk_130"/></twPinLimitRpt></twConst><twConst anchorID="148" twConstType="PERIOD" ><twConstHead uID="15"><twConstName UCFConstName="" ScopeName="">TS_withHdmiTx_Inst_hdmiOutIF_clk_650 = PERIOD TIMEGRP         &quot;withHdmiTx_Inst_hdmiOutIF_clk_650&quot; TS_clkRst_CLK_100s / 6.5 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPinLimitRpt anchorID="149"><twPinLimitBanner>Component Switching Limit Checks: TS_withHdmiTx_Inst_hdmiOutIF_clk_650 = PERIOD TIMEGRP
        &quot;withHdmiTx_Inst_hdmiOutIF_clk_650&quot; TS_clkRst_CLK_100s / 6.5 HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="150" twConstType="PERIOD" ><twConstHead uID="16"><twConstName UCFConstName="" ScopeName="">TS_withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout2 = PERIOD TIMEGRP         &quot;withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout2&quot;         TS_clkRst_CLK_100s / 0.65 HIGH 50%;</twConstName><twItemCnt>6682</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>826</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>10.273</twMinPer></twConstHead><twPathRptBanner iPaths="6" iCriticalPaths="0" sType="EndPoint">Paths for end point withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P5EN), 6 paths
</twPathRptBanner><twPathRpt anchorID="151"><twConstPath anchorID="152" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.111</twSlack><twSrc BELType="CPU">withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType="CPU">withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twTotPathDel>10.138</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.384</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.261" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='CPU'>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType='CPU'>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>MCB_X0Y1.P5CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkHdmiTx</twSrcClk><twPathDel><twSite>MCB_X0Y1.P5EMPTY</twSite><twDelType>Tmcbcko_EMPTY</twDelType><twDelInfo twEdge="twRising">2.270</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twComp><twBEL>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y74.A6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">3.897</twDelInfo><twComp>c3_p5_rd_empty</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y74.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd2</twComp><twBEL>lut25062_57</twBEL></twPathDel><twPathDel><twSite>MCB_X0Y1.P5EN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.204</twDelInfo><twComp>lut25062_57</twComp></twPathDel><twPathDel><twSite>MCB_X0Y1.P5CLK</twSite><twDelType>Tmcbdck_EN</twDelType><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twComp><twBEL>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twLogDel>3.037</twLogDel><twRouteDel>7.101</twRouteDel><twTotDel>10.138</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.384">clkHdmiTx</twDestClk><twPctLog>30.0</twPctLog><twPctRoute>70.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="153"><twConstPath anchorID="154" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.974</twSlack><twSrc BELType="FF">withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hsync</twSrc><twDest BELType="CPU">withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twTotPathDel>7.224</twTotPathDel><twClkSkew dest = "0.693" src = "0.744">0.051</twClkSkew><twDelConst>15.384</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.261" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hsync</twSrc><twDest BELType='CPU'>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X23Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkHdmiTx</twSrcClk><twPathDel><twSite>SLICE_X23Y81.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hsync</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hsync</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y75.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.879</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hsync</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y75.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd3</twComp><twBEL>lut25050_54</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y74.A2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.709</twDelInfo><twComp>lut25050_54</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y74.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd2</twComp><twBEL>lut25062_57</twBEL></twPathDel><twPathDel><twSite>MCB_X0Y1.P5EN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.204</twDelInfo><twComp>lut25062_57</twComp></twPathDel><twPathDel><twSite>MCB_X0Y1.P5CLK</twSite><twDelType>Tmcbdck_EN</twDelType><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twComp><twBEL>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twLogDel>1.432</twLogDel><twRouteDel>5.792</twRouteDel><twTotDel>7.224</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.384">clkHdmiTx</twDestClk><twPctLog>19.8</twPctLog><twPctRoute>80.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="155"><twConstPath anchorID="156" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.878</twSlack><twSrc BELType="FF">withHdmiTx.Inst_dram_reader/hsync_r</twSrc><twDest BELType="CPU">withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twTotPathDel>6.296</twTotPathDel><twClkSkew dest = "0.693" src = "0.768">0.075</twClkSkew><twDelConst>15.384</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.261" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withHdmiTx.Inst_dram_reader/hsync_r</twSrc><twDest BELType='CPU'>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X17Y77.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkHdmiTx</twSrcClk><twPathDel><twSite>SLICE_X17Y77.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>withHdmiTx.Inst_dram_reader/hsync_r</twComp><twBEL>withHdmiTx.Inst_dram_reader/hsync_r</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y75.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.951</twDelInfo><twComp>withHdmiTx.Inst_dram_reader/hsync_r</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y75.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd3</twComp><twBEL>lut25050_54</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y74.A2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.709</twDelInfo><twComp>lut25050_54</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y74.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd2</twComp><twBEL>lut25062_57</twBEL></twPathDel><twPathDel><twSite>MCB_X0Y1.P5EN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.204</twDelInfo><twComp>lut25062_57</twComp></twPathDel><twPathDel><twSite>MCB_X0Y1.P5CLK</twSite><twDelType>Tmcbdck_EN</twDelType><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twComp><twBEL>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twLogDel>1.432</twLogDel><twRouteDel>4.864</twRouteDel><twTotDel>6.296</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.384">clkHdmiTx</twDestClk><twPctLog>22.7</twPctLog><twPctRoute>77.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="13" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiTx.Inst_dram_reader/rowAddr_14 (SLICE_X1Y73.B2), 13 paths
</twPathRptBanner><twPathRpt anchorID="157"><twConstPath anchorID="158" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.031</twSlack><twSrc BELType="FF">withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hsync</twSrc><twDest BELType="FF">withHdmiTx.Inst_dram_reader/rowAddr_14</twDest><twTotPathDel>8.200</twTotPathDel><twClkSkew dest = "0.629" src = "0.647">0.018</twClkSkew><twDelConst>15.384</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.261" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hsync</twSrc><twDest BELType='FF'>withHdmiTx.Inst_dram_reader/rowAddr_14</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X23Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkHdmiTx</twSrcClk><twPathDel><twSite>SLICE_X23Y81.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hsync</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hsync</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y75.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.879</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hsync</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y75.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd3</twComp><twBEL>lut25050_54</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y77.A1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.189</twDelInfo><twComp>lut25050_54</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y77.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>lut387275_65576</twComp><twBEL>lut386975_65452</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y75.D3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.386</twDelInfo><twComp>lut386975_65452</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y75.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>withHdmiTx.Inst_dram_reader/Madd_rowAddr[24]_GND_892_o_add_4_OUT_xor&lt;24&gt;_rt</twComp><twBEL>lut386976_65453</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y73.B2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.200</twDelInfo><twComp>lut386976_65453</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y73.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>withHdmiTx.Inst_dram_reader/rowAddr&lt;18&gt;</twComp><twBEL>lut387068_65496</twBEL><twBEL>withHdmiTx.Inst_dram_reader/rowAddr_14</twBEL></twPathDel><twLogDel>1.546</twLogDel><twRouteDel>6.654</twRouteDel><twTotDel>8.200</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.384">clkHdmiTx</twDestClk><twPctLog>18.9</twPctLog><twPctRoute>81.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="159"><twConstPath anchorID="160" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.951</twSlack><twSrc BELType="FF">withHdmiTx.Inst_dram_reader/hsync_r</twSrc><twDest BELType="FF">withHdmiTx.Inst_dram_reader/rowAddr_14</twDest><twTotPathDel>7.272</twTotPathDel><twClkSkew dest = "0.287" src = "0.313">0.026</twClkSkew><twDelConst>15.384</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.261" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withHdmiTx.Inst_dram_reader/hsync_r</twSrc><twDest BELType='FF'>withHdmiTx.Inst_dram_reader/rowAddr_14</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X17Y77.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkHdmiTx</twSrcClk><twPathDel><twSite>SLICE_X17Y77.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>withHdmiTx.Inst_dram_reader/hsync_r</twComp><twBEL>withHdmiTx.Inst_dram_reader/hsync_r</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y75.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.951</twDelInfo><twComp>withHdmiTx.Inst_dram_reader/hsync_r</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y75.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd3</twComp><twBEL>lut25050_54</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y77.A1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.189</twDelInfo><twComp>lut25050_54</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y77.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>lut387275_65576</twComp><twBEL>lut386975_65452</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y75.D3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.386</twDelInfo><twComp>lut386975_65452</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y75.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>withHdmiTx.Inst_dram_reader/Madd_rowAddr[24]_GND_892_o_add_4_OUT_xor&lt;24&gt;_rt</twComp><twBEL>lut386976_65453</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y73.B2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.200</twDelInfo><twComp>lut386976_65453</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y73.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>withHdmiTx.Inst_dram_reader/rowAddr&lt;18&gt;</twComp><twBEL>lut387068_65496</twBEL><twBEL>withHdmiTx.Inst_dram_reader/rowAddr_14</twBEL></twPathDel><twLogDel>1.546</twLogDel><twRouteDel>5.726</twRouteDel><twTotDel>7.272</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.384">clkHdmiTx</twDestClk><twPctLog>21.3</twPctLog><twPctRoute>78.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="161"><twConstPath anchorID="162" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.128</twSlack><twSrc BELType="FF">withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt_9</twSrc><twDest BELType="FF">withHdmiTx.Inst_dram_reader/rowAddr_14</twDest><twTotPathDel>7.093</twTotPathDel><twClkSkew dest = "0.287" src = "0.315">0.028</twClkSkew><twDelConst>15.384</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.261" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt_9</twSrc><twDest BELType='FF'>withHdmiTx.Inst_dram_reader/rowAddr_14</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X16Y79.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkHdmiTx</twSrcClk><twPathDel><twSite>SLICE_X16Y79.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/Mcount_vpos_cnt_xor&lt;9&gt;_rt</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y79.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/Mcount_vpos_cnt_xor&lt;9&gt;_rt</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y79.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/active</twComp><twBEL>lut385960_65261</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y77.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.614</twDelInfo><twComp>][368535_65319</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y77.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>lut387275_65576</twComp><twBEL>lut386974_65451</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y77.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.484</twDelInfo><twComp>lut386974_65451</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y77.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>lut387275_65576</twComp><twBEL>lut386975_65452</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y75.D3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.386</twDelInfo><twComp>lut386975_65452</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y75.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>withHdmiTx.Inst_dram_reader/Madd_rowAddr[24]_GND_892_o_add_4_OUT_xor&lt;24&gt;_rt</twComp><twBEL>lut386976_65453</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y73.B2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.200</twDelInfo><twComp>lut386976_65453</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y73.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>withHdmiTx.Inst_dram_reader/rowAddr&lt;18&gt;</twComp><twBEL>lut387068_65496</twBEL><twBEL>withHdmiTx.Inst_dram_reader/rowAddr_14</twBEL></twPathDel><twLogDel>1.870</twLogDel><twRouteDel>5.223</twRouteDel><twTotDel>7.093</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.384">clkHdmiTx</twDestClk><twPctLog>26.4</twPctLog><twPctRoute>73.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="13" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiTx.Inst_dram_reader/rowAddr_18 (SLICE_X1Y73.D1), 13 paths
</twPathRptBanner><twPathRpt anchorID="163"><twConstPath anchorID="164" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.043</twSlack><twSrc BELType="FF">withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hsync</twSrc><twDest BELType="FF">withHdmiTx.Inst_dram_reader/rowAddr_18</twDest><twTotPathDel>8.188</twTotPathDel><twClkSkew dest = "0.629" src = "0.647">0.018</twClkSkew><twDelConst>15.384</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.261" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hsync</twSrc><twDest BELType='FF'>withHdmiTx.Inst_dram_reader/rowAddr_18</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X23Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkHdmiTx</twSrcClk><twPathDel><twSite>SLICE_X23Y81.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hsync</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hsync</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y75.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.879</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hsync</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y75.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd3</twComp><twBEL>lut25050_54</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y77.A1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.189</twDelInfo><twComp>lut25050_54</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y77.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>lut387275_65576</twComp><twBEL>lut386975_65452</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y75.D3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.386</twDelInfo><twComp>lut386975_65452</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y75.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>withHdmiTx.Inst_dram_reader/Madd_rowAddr[24]_GND_892_o_add_4_OUT_xor&lt;24&gt;_rt</twComp><twBEL>lut386976_65453</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y73.D1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.188</twDelInfo><twComp>lut386976_65453</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y73.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>withHdmiTx.Inst_dram_reader/rowAddr&lt;18&gt;</twComp><twBEL>lut387032_65480</twBEL><twBEL>withHdmiTx.Inst_dram_reader/rowAddr_18</twBEL></twPathDel><twLogDel>1.546</twLogDel><twRouteDel>6.642</twRouteDel><twTotDel>8.188</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.384">clkHdmiTx</twDestClk><twPctLog>18.9</twPctLog><twPctRoute>81.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="165"><twConstPath anchorID="166" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.963</twSlack><twSrc BELType="FF">withHdmiTx.Inst_dram_reader/hsync_r</twSrc><twDest BELType="FF">withHdmiTx.Inst_dram_reader/rowAddr_18</twDest><twTotPathDel>7.260</twTotPathDel><twClkSkew dest = "0.287" src = "0.313">0.026</twClkSkew><twDelConst>15.384</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.261" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withHdmiTx.Inst_dram_reader/hsync_r</twSrc><twDest BELType='FF'>withHdmiTx.Inst_dram_reader/rowAddr_18</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X17Y77.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkHdmiTx</twSrcClk><twPathDel><twSite>SLICE_X17Y77.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>withHdmiTx.Inst_dram_reader/hsync_r</twComp><twBEL>withHdmiTx.Inst_dram_reader/hsync_r</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y75.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.951</twDelInfo><twComp>withHdmiTx.Inst_dram_reader/hsync_r</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y75.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd3</twComp><twBEL>lut25050_54</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y77.A1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.189</twDelInfo><twComp>lut25050_54</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y77.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>lut387275_65576</twComp><twBEL>lut386975_65452</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y75.D3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.386</twDelInfo><twComp>lut386975_65452</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y75.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>withHdmiTx.Inst_dram_reader/Madd_rowAddr[24]_GND_892_o_add_4_OUT_xor&lt;24&gt;_rt</twComp><twBEL>lut386976_65453</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y73.D1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.188</twDelInfo><twComp>lut386976_65453</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y73.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>withHdmiTx.Inst_dram_reader/rowAddr&lt;18&gt;</twComp><twBEL>lut387032_65480</twBEL><twBEL>withHdmiTx.Inst_dram_reader/rowAddr_18</twBEL></twPathDel><twLogDel>1.546</twLogDel><twRouteDel>5.714</twRouteDel><twTotDel>7.260</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.384">clkHdmiTx</twDestClk><twPctLog>21.3</twPctLog><twPctRoute>78.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="167"><twConstPath anchorID="168" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.140</twSlack><twSrc BELType="FF">withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt_9</twSrc><twDest BELType="FF">withHdmiTx.Inst_dram_reader/rowAddr_18</twDest><twTotPathDel>7.081</twTotPathDel><twClkSkew dest = "0.287" src = "0.315">0.028</twClkSkew><twDelConst>15.384</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.261" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt_9</twSrc><twDest BELType='FF'>withHdmiTx.Inst_dram_reader/rowAddr_18</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X16Y79.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkHdmiTx</twSrcClk><twPathDel><twSite>SLICE_X16Y79.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/Mcount_vpos_cnt_xor&lt;9&gt;_rt</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y79.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/Mcount_vpos_cnt_xor&lt;9&gt;_rt</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y79.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/active</twComp><twBEL>lut385960_65261</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y77.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.614</twDelInfo><twComp>][368535_65319</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y77.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>lut387275_65576</twComp><twBEL>lut386974_65451</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y77.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.484</twDelInfo><twComp>lut386974_65451</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y77.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>lut387275_65576</twComp><twBEL>lut386975_65452</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y75.D3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.386</twDelInfo><twComp>lut386975_65452</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y75.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>withHdmiTx.Inst_dram_reader/Madd_rowAddr[24]_GND_892_o_add_4_OUT_xor&lt;24&gt;_rt</twComp><twBEL>lut386976_65453</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y73.D1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.188</twDelInfo><twComp>lut386976_65453</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y73.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>withHdmiTx.Inst_dram_reader/rowAddr&lt;18&gt;</twComp><twBEL>lut387032_65480</twBEL><twBEL>withHdmiTx.Inst_dram_reader/rowAddr_18</twBEL></twPathDel><twLogDel>1.870</twLogDel><twRouteDel>5.211</twRouteDel><twTotDel>7.081</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.384">clkHdmiTx</twDestClk><twPctLog>26.4</twPctLog><twPctRoute>73.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout2 = PERIOD TIMEGRP
        &quot;withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout2&quot;
        TS_clkRst_CLK_100s / 0.65 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P5CMDRA8), 1 path
</twPathRptBanner><twPathRpt anchorID="169"><twConstPath anchorID="170" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.389</twSlack><twSrc BELType="FF">withHdmiTx.Inst_dram_reader/cmdAddr_20</twSrc><twDest BELType="CPU">withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twTotPathDel>0.393</twTotPathDel><twClkSkew dest = "0.068" src = "0.064">-0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>withHdmiTx.Inst_dram_reader/cmdAddr_20</twSrc><twDest BELType='CPU'>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X3Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkHdmiTx</twSrcClk><twPathDel><twSite>SLICE_X3Y73.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>withHdmiTx.Inst_dram_reader/cmdAddr&lt;21&gt;</twComp><twBEL>withHdmiTx.Inst_dram_reader/cmdAddr_20</twBEL></twPathDel><twPathDel><twSite>MCB_X0Y1.P5CMDRA8</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.166</twDelInfo><twComp>withHdmiTx.Inst_dram_reader/cmdAddr&lt;20&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>MCB_X0Y1.P5CMDCLK</twSite><twDelType>Tmcbckd_CMDRA</twDelType><twDelInfo twEdge="twFalling">0.029</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twComp><twBEL>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twLogDel>0.227</twLogDel><twRouteDel>0.166</twRouteDel><twTotDel>0.393</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clkHdmiTx</twDestClk><twPctLog>57.8</twPctLog><twPctRoute>42.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd3 (SLICE_X8Y75.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="171"><twConstPath anchorID="172" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.431</twSlack><twSrc BELType="FF">withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd3</twSrc><twDest BELType="FF">withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd3</twDest><twTotPathDel>0.431</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd3</twSrc><twDest BELType='FF'>withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X8Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkHdmiTx</twSrcClk><twPathDel><twSite>SLICE_X8Y75.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd3</twComp><twBEL>withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y75.CX</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twFalling">0.125</twDelInfo><twComp>withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd3</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X8Y75.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.106</twDelInfo><twComp>withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd3</twComp><twBEL>withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd3-In14</twBEL><twBEL>withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd3</twBEL></twPathDel><twLogDel>0.306</twLogDel><twRouteDel>0.125</twRouteDel><twTotDel>0.431</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clkHdmiTx</twDestClk><twPctLog>71.0</twPctLog><twPctRoute>29.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd1 (SLICE_X7Y74.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="173"><twConstPath anchorID="174" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.441</twSlack><twSrc BELType="FF">withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd1</twSrc><twDest BELType="FF">withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd1</twDest><twTotPathDel>0.441</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd1</twSrc><twDest BELType='FF'>withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X7Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkHdmiTx</twSrcClk><twPathDel><twSite>SLICE_X7Y74.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd1</twComp><twBEL>withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y74.D6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">0.028</twDelInfo><twComp>withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X7Y74.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd1</twComp><twBEL>lut387526_65676</twBEL><twBEL>withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd1</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>0.028</twRouteDel><twTotDel>0.441</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clkHdmiTx</twDestClk><twPctLog>93.7</twPctLog><twPctRoute>6.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="175"><twPinLimitBanner>Component Switching Limit Checks: TS_withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout2 = PERIOD TIMEGRP
        &quot;withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout2&quot;
        TS_clkRst_CLK_100s / 0.65 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="176" type="MINPERIOD" name="Tbcper_I" slack="12.718" period="15.384" constraintValue="15.384" deviceLimit="2.666" freqLimit="375.094" physResource="withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/clkout3_buf/I0" logResource="withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/clkout3_buf/I0" locationPin="BUFGMUX_X2Y3.I0" clockNet="withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/clkout2"/><twPinLimit anchorID="177" type="MINPERIOD" name="Tmcbcper_P5CMDCLK" slack="13.884" period="15.384" constraintValue="15.384" deviceLimit="1.500" freqLimit="666.667" physResource="withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/P5CMDCLK" logResource="withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/P5CMDCLK" locationPin="MCB_X0Y1.P5CMDCLK" clockNet="clkHdmiTx"/><twPinLimit anchorID="178" type="MINPERIOD" name="Tcp" slack="13.985" period="15.384" constraintValue="15.384" deviceLimit="1.399" freqLimit="714.796" physResource="withHdmiTx.Inst_hdmiOutIF/greeEncoder/de_reg/CLK" logResource="withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mshreg_de_reg/CLK" locationPin="SLICE_X34Y100.CLK" clockNet="clkHdmiTx"/></twPinLimitRpt></twConst><twConst anchorID="179" twConstType="PERIOD" ><twConstHead uID="17"><twConstName UCFConstName="" ScopeName="">TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk1_0 = PERIOD TIMEGRP         &quot;withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk1_0&quot;         TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk_0 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.666</twMinPer></twConstHead><twPinLimitRpt anchorID="180"><twPinLimitBanner>Component Switching Limit Checks: TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk1_0 = PERIOD TIMEGRP
        &quot;withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk1_0&quot;
        TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk_0 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="181" type="MINPERIOD" name="Tbcper_I" slack="9.334" period="12.000" constraintValue="12.000" deviceLimit="2.666" freqLimit="375.094" physResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkbufg/I0" logResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkbufg/I0" locationPin="BUFGMUX_X2Y12.I0" clockNet="withHdmiRx.Inst_hdmiRx/receiveDecoder/pllclk1"/><twPinLimit anchorID="182" type="MINPERIOD" name="Tmcbcper_P4CMDCLK" slack="10.500" period="12.000" constraintValue="12.000" deviceLimit="1.500" freqLimit="666.667" physResource="withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/P4CMDCLK" logResource="withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/P4CMDCLK" locationPin="MCB_X0Y1.P4CMDCLK" clockNet="hdmiRxClk"/><twPinLimit anchorID="183" type="MINPERIOD" name="Tcp" slack="10.743" period="12.000" constraintValue="12.000" deviceLimit="1.257" freqLimit="795.545" physResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/cbnd/sdata&lt;7&gt;/CLK" logResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/cbnd/cbfifo_i/dram16s[4].i_RAM16X1D_U/DP/CLK" locationPin="SLICE_X44Y42.CLK" clockNet="hdmiRxClk"/></twPinLimitRpt></twConst><twConst anchorID="184" twConstType="PERIOD" ><twConstHead uID="18"><twConstName UCFConstName="" ScopeName="">TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk0_0 = PERIOD TIMEGRP         &quot;withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk0_0&quot;         TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk_0 / 10 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPinLimitRpt anchorID="185"><twPinLimitBanner>Component Switching Limit Checks: TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk0_0 = PERIOD TIMEGRP
        &quot;withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk0_0&quot;
        TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk_0 / 10 HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="186" twConstType="PERIOD" ><twConstHead uID="19"><twConstName UCFConstName="" ScopeName="">TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk2_0 = PERIOD TIMEGRP         &quot;withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk2_0&quot;         TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk_0 / 2 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.666</twMinPer></twConstHead><twPinLimitRpt anchorID="187"><twPinLimitBanner>Component Switching Limit Checks: TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk2_0 = PERIOD TIMEGRP
        &quot;withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk2_0&quot;
        TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk_0 / 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="188" type="MINPERIOD" name="Tbcper_I" slack="3.334" period="6.000" constraintValue="6.000" deviceLimit="2.666" freqLimit="375.094" physResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2bufg/I0" logResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2bufg/I0" locationPin="BUFGMUX_X2Y1.I0" clockNet="withHdmiRx.Inst_hdmiRx/receiveDecoder/pllclk2"/><twPinLimit anchorID="189" type="MINPERIOD" name="Tcp" slack="5.520" period="6.000" constraintValue="6.000" deviceLimit="0.480" freqLimit="2083.333" physResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/des_0/counter&lt;3&gt;/CLK" logResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/des_0/counter_0/CK" locationPin="SLICE_X56Y57.CLK" clockNet="withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2"/><twPinLimit anchorID="190" type="MINHIGHPULSE" name="Trpw" slack="5.520" period="6.000" constraintValue="3.000" deviceLimit="0.240" physResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/des_0/counter&lt;3&gt;/SR" logResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/des_0/counter_0/SR" locationPin="SLICE_X56Y57.SR" clockNet="][419039_60"/></twPinLimitRpt></twConst><twConst anchorID="191" twConstType="PERIOD" ><twConstHead uID="20"><twConstName UCFConstName="" ScopeName="">TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk1 = PERIOD TIMEGRP         &quot;withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk1&quot;         TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk HIGH 50%;</twConstName><twItemCnt>4675</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1814</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>8.207</twMinPer></twConstHead><twPathRptBanner iPaths="5" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/phsalgn_0/rcvd_ctkn (SLICE_X53Y62.A1), 5 paths
</twPathRptBanner><twPathRpt anchorID="192"><twConstPath anchorID="193" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.627</twSlack><twSrc BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/rawword_5</twSrc><twDest BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/phsalgn_0/rcvd_ctkn</twDest><twTotPathDel>2.733</twTotPathDel><twClkSkew dest = "2.022" src = "2.438">0.416</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.196" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.224</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/rawword_5</twSrc><twDest BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/phsalgn_0/rcvd_ctkn</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X55Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X55Y62.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/rawword&lt;7&gt;</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/rawword_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y61.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.948</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/rawword&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y61.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/rawword&lt;9&gt;</twComp><twBEL>lut380598_63426</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y62.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.723</twDelInfo><twComp>lut380598_63426</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y62.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/phsalgn_0/rcvd_ctkn</twComp><twBEL>lut380599_63427</twBEL><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/phsalgn_0/rcvd_ctkn</twBEL></twPathDel><twLogDel>1.062</twLogDel><twRouteDel>1.671</twRouteDel><twTotDel>2.733</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">hdmiRxClk</twDestClk><twPctLog>38.9</twPctLog><twPctRoute>61.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="194"><twConstPath anchorID="195" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.899</twSlack><twSrc BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/rawword_3</twSrc><twDest BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/phsalgn_0/rcvd_ctkn</twDest><twTotPathDel>2.461</twTotPathDel><twClkSkew dest = "2.022" src = "2.438">0.416</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.196" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.224</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/rawword_3</twSrc><twDest BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/phsalgn_0/rcvd_ctkn</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X54Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X54Y62.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/rawword&lt;3&gt;</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/rawword_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y61.B3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.630</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/rawword&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y61.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/rawword&lt;9&gt;</twComp><twBEL>lut380598_63426</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y62.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.723</twDelInfo><twComp>lut380598_63426</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y62.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/phsalgn_0/rcvd_ctkn</twComp><twBEL>lut380599_63427</twBEL><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/phsalgn_0/rcvd_ctkn</twBEL></twPathDel><twLogDel>1.108</twLogDel><twRouteDel>1.353</twRouteDel><twTotDel>2.461</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">hdmiRxClk</twDestClk><twPctLog>45.0</twPctLog><twPctRoute>55.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="196"><twConstPath anchorID="197" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.924</twSlack><twSrc BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/rawword_2</twSrc><twDest BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/phsalgn_0/rcvd_ctkn</twDest><twTotPathDel>2.436</twTotPathDel><twClkSkew dest = "2.022" src = "2.438">0.416</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.196" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.224</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/rawword_2</twSrc><twDest BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/phsalgn_0/rcvd_ctkn</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X54Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X54Y62.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/rawword&lt;3&gt;</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/rawword_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y61.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/rawword&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y61.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/rawword&lt;9&gt;</twComp><twBEL>lut380598_63426</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y62.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.723</twDelInfo><twComp>lut380598_63426</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y62.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/phsalgn_0/rcvd_ctkn</twComp><twBEL>lut380599_63427</twBEL><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/phsalgn_0/rcvd_ctkn</twBEL></twPathDel><twLogDel>1.108</twLogDel><twRouteDel>1.328</twRouteDel><twTotDel>2.436</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">hdmiRxClk</twDestClk><twPctLog>45.5</twPctLog><twPctRoute>54.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="5" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/phsalgn_0/rcvd_ctkn (SLICE_X51Y55.B4), 5 paths
</twPathRptBanner><twPathRpt anchorID="198"><twConstPath anchorID="199" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.803</twSlack><twSrc BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword_4</twSrc><twDest BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/phsalgn_0/rcvd_ctkn</twDest><twTotPathDel>2.559</twTotPathDel><twClkSkew dest = "2.011" src = "2.425">0.414</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.196" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.224</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword_4</twSrc><twDest BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/phsalgn_0/rcvd_ctkn</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X52Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X52Y56.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword&lt;7&gt;</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y55.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.050</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y55.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/phsalgn_0/rcvd_ctkn</twComp><twBEL>lut381328_63612</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y55.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>lut381328_63612</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y55.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/phsalgn_0/rcvd_ctkn</twComp><twBEL>lut381330_63614</twBEL><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/phsalgn_0/rcvd_ctkn</twBEL></twPathDel><twLogDel>1.157</twLogDel><twRouteDel>1.402</twRouteDel><twTotDel>2.559</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">hdmiRxClk</twDestClk><twPctLog>45.2</twPctLog><twPctRoute>54.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="200"><twConstPath anchorID="201" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.141</twSlack><twSrc BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword_3</twSrc><twDest BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/phsalgn_0/rcvd_ctkn</twDest><twTotPathDel>2.219</twTotPathDel><twClkSkew dest = "2.011" src = "2.427">0.416</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.196" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.224</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword_3</twSrc><twDest BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/phsalgn_0/rcvd_ctkn</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X51Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X51Y57.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword&lt;3&gt;</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y55.C1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.805</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y55.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/phsalgn_0/rcvd_ctkn</twComp><twBEL>lut381328_63612</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y55.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>lut381328_63612</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y55.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/phsalgn_0/rcvd_ctkn</twComp><twBEL>lut381330_63614</twBEL><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/phsalgn_0/rcvd_ctkn</twBEL></twPathDel><twLogDel>1.062</twLogDel><twRouteDel>1.157</twRouteDel><twTotDel>2.219</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">hdmiRxClk</twDestClk><twPctLog>47.9</twPctLog><twPctRoute>52.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="202"><twConstPath anchorID="203" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.150</twSlack><twSrc BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword_6</twSrc><twDest BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/phsalgn_0/rcvd_ctkn</twDest><twTotPathDel>2.212</twTotPathDel><twClkSkew dest = "2.011" src = "2.425">0.414</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.196" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.224</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword_6</twSrc><twDest BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/phsalgn_0/rcvd_ctkn</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X52Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X52Y56.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword&lt;7&gt;</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y55.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.703</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y55.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/phsalgn_0/rcvd_ctkn</twComp><twBEL>lut381328_63612</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y55.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>lut381328_63612</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y55.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/phsalgn_0/rcvd_ctkn</twComp><twBEL>lut381330_63614</twBEL><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/phsalgn_0/rcvd_ctkn</twBEL></twPathDel><twLogDel>1.157</twLogDel><twRouteDel>1.055</twRouteDel><twTotDel>2.212</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">hdmiRxClk</twDestClk><twPctLog>52.3</twPctLog><twPctRoute>47.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="7" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/phsalgn_0/rcvd_ctkn (SLICE_X50Y45.C6), 7 paths
</twPathRptBanner><twPathRpt anchorID="204"><twConstPath anchorID="205" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.869</twSlack><twSrc BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword_0</twSrc><twDest BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/phsalgn_0/rcvd_ctkn</twDest><twTotPathDel>2.493</twTotPathDel><twClkSkew dest = "1.996" src = "2.410">0.414</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.196" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.224</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword_0</twSrc><twDest BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/phsalgn_0/rcvd_ctkn</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X53Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X53Y45.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword&lt;3&gt;</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y44.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.774</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y44.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>lut380962_63518</twComp><twBEL>lut380962_63518</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y45.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>lut380962_63518</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y45.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/phsalgn_0/rcvd_ctkn</twComp><twBEL>lut380963_63519</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y45.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>lut380963_63519</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y45.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/phsalgn_0/rcvd_ctkn</twComp><twBEL>lut380965_63521</twBEL><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/phsalgn_0/rcvd_ctkn</twBEL></twPathDel><twLogDel>1.249</twLogDel><twRouteDel>1.244</twRouteDel><twTotDel>2.493</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">hdmiRxClk</twDestClk><twPctLog>50.1</twPctLog><twPctRoute>49.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="206"><twConstPath anchorID="207" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.977</twSlack><twSrc BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword_1</twSrc><twDest BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/phsalgn_0/rcvd_ctkn</twDest><twTotPathDel>2.385</twTotPathDel><twClkSkew dest = "1.996" src = "2.410">0.414</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.196" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.224</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword_1</twSrc><twDest BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/phsalgn_0/rcvd_ctkn</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X53Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X53Y45.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword&lt;3&gt;</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y44.D6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.666</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y44.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>lut380962_63518</twComp><twBEL>lut380962_63518</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y45.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>lut380962_63518</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y45.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/phsalgn_0/rcvd_ctkn</twComp><twBEL>lut380963_63519</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y45.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>lut380963_63519</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y45.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/phsalgn_0/rcvd_ctkn</twComp><twBEL>lut380965_63521</twBEL><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/phsalgn_0/rcvd_ctkn</twBEL></twPathDel><twLogDel>1.249</twLogDel><twRouteDel>1.136</twRouteDel><twTotDel>2.385</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">hdmiRxClk</twDestClk><twPctLog>52.4</twPctLog><twPctRoute>47.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="208"><twConstPath anchorID="209" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.340</twSlack><twSrc BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword_2</twSrc><twDest BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/phsalgn_0/rcvd_ctkn</twDest><twTotPathDel>2.022</twTotPathDel><twClkSkew dest = "1.996" src = "2.410">0.414</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.196" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.224</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword_2</twSrc><twDest BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/phsalgn_0/rcvd_ctkn</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X53Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X53Y45.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword&lt;3&gt;</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y45.D3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.865</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y45.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/phsalgn_0/rcvd_ctkn</twComp><twBEL>lut380963_63519</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y45.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>lut380963_63519</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y45.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/phsalgn_0/rcvd_ctkn</twComp><twBEL>lut380965_63521</twBEL><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/phsalgn_0/rcvd_ctkn</twBEL></twPathDel><twLogDel>1.014</twLogDel><twRouteDel>1.008</twRouteDel><twTotDel>2.022</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">hdmiRxClk</twDestClk><twPctLog>50.1</twPctLog><twPctRoute>49.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk1 = PERIOD TIMEGRP
        &quot;withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk1&quot;
        TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/cbnd/cbfifo_i/dram16s[0].i_RAM16X1D_U/DP (SLICE_X48Y42.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="210"><twConstPath anchorID="211" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.259</twSlack><twSrc BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword_0</twSrc><twDest BELType="RAM">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/cbnd/cbfifo_i/dram16s[0].i_RAM16X1D_U/DP</twDest><twTotPathDel>0.517</twTotPathDel><twClkSkew dest = "0.896" src = "0.862">-0.034</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.196" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.224</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword_0</twSrc><twDest BELType='RAM'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/cbnd/cbfifo_i/dram16s[0].i_RAM16X1D_U/DP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X53Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.000">withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X53Y45.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword&lt;3&gt;</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y42.AX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.439</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X48Y42.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.120</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/cbnd/sdata&lt;3&gt;</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/cbnd/cbfifo_i/dram16s[0].i_RAM16X1D_U/DP</twBEL></twPathDel><twLogDel>0.078</twLogDel><twRouteDel>0.439</twRouteDel><twTotDel>0.517</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">hdmiRxClk</twDestClk><twPctLog>15.1</twPctLog><twPctRoute>84.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/phsalgn_0/blnkbgn (SLICE_X49Y76.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="212"><twConstPath anchorID="213" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.265</twSlack><twSrc BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/phsalgn_0/rcvd_ctkn_q</twSrc><twDest BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/phsalgn_0/blnkbgn</twDest><twTotPathDel>0.267</twTotPathDel><twClkSkew dest = "0.041" src = "0.039">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/phsalgn_0/rcvd_ctkn_q</twSrc><twDest BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/phsalgn_0/blnkbgn</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X48Y76.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="18.000">hdmiRxClk</twSrcClk><twPathDel><twSite>SLICE_X48Y76.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/phsalgn_0/rcvd_ctkn_q</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/phsalgn_0/rcvd_ctkn_q</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y76.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.164</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/phsalgn_0/rcvd_ctkn_q</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X49Y76.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">-0.131</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/phsalgn_0/blnkbgn</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/phsalgn_0/blnkbgn</twBEL></twPathDel><twLogDel>0.103</twLogDel><twRouteDel>0.164</twRouteDel><twTotDel>0.267</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="18.000">hdmiRxClk</twDestClk><twPctLog>38.6</twPctLog><twPctRoute>61.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/cbnd/cbfifo_i/dram16s[9].i_RAM16X1D_U/DP (SLICE_X44Y62.BI), 1 path
</twPathRptBanner><twPathRpt anchorID="214"><twConstPath anchorID="215" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.277</twSlack><twSrc BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/rawword_9</twSrc><twDest BELType="RAM">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/cbnd/cbfifo_i/dram16s[9].i_RAM16X1D_U/DP</twDest><twTotPathDel>0.542</twTotPathDel><twClkSkew dest = "0.930" src = "0.889">-0.041</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.196" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.224</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/rawword_9</twSrc><twDest BELType='RAM'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/cbnd/cbfifo_i/dram16s[9].i_RAM16X1D_U/DP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X53Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.000">withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X53Y61.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/rawword&lt;9&gt;</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/rawword_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y62.BI</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.344</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/rawword&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X44Y62.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">0.000</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/cbnd/sdata&lt;9&gt;</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/cbnd/cbfifo_i/dram16s[9].i_RAM16X1D_U/DP</twBEL></twPathDel><twLogDel>0.198</twLogDel><twRouteDel>0.344</twRouteDel><twTotDel>0.542</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">hdmiRxClk</twDestClk><twPctLog>36.5</twPctLog><twPctRoute>63.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="216"><twPinLimitBanner>Component Switching Limit Checks: TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk1 = PERIOD TIMEGRP
        &quot;withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk1&quot;
        TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="217" type="MINPERIOD" name="Tbcper_I" slack="9.334" period="12.000" constraintValue="12.000" deviceLimit="2.666" freqLimit="375.094" physResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkbufg/I0" logResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkbufg/I0" locationPin="BUFGMUX_X2Y12.I0" clockNet="withHdmiRx.Inst_hdmiRx/receiveDecoder/pllclk1"/><twPinLimit anchorID="218" type="MINPERIOD" name="Tmcbcper_P4CMDCLK" slack="10.500" period="12.000" constraintValue="12.000" deviceLimit="1.500" freqLimit="666.667" physResource="withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/P4CMDCLK" logResource="withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/P4CMDCLK" locationPin="MCB_X0Y1.P4CMDCLK" clockNet="hdmiRxClk"/><twPinLimit anchorID="219" type="MINPERIOD" name="Tcp" slack="10.743" period="12.000" constraintValue="12.000" deviceLimit="1.257" freqLimit="795.545" physResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/cbnd/sdata&lt;7&gt;/CLK" logResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/cbnd/cbfifo_i/dram16s[4].i_RAM16X1D_U/DP/CLK" locationPin="SLICE_X44Y42.CLK" clockNet="hdmiRxClk"/></twPinLimitRpt></twConst><twConst anchorID="220" twConstType="PERIOD" ><twConstHead uID="21"><twConstName UCFConstName="" ScopeName="">TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk0 = PERIOD TIMEGRP         &quot;withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk0&quot;         TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk / 10 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPinLimitRpt anchorID="221"><twPinLimitBanner>Component Switching Limit Checks: TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk0 = PERIOD TIMEGRP
        &quot;withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk0&quot;
        TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk / 10 HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="222" twConstType="PERIOD" ><twConstHead uID="22"><twConstName UCFConstName="" ScopeName="">TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk2 = PERIOD TIMEGRP         &quot;withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk2&quot;         TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk / 2 HIGH 50%;</twConstName><twItemCnt>1367</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>500</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.452</twMinPer></twConstHead><twPathRptBanner iPaths="19" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter_1 (SLICE_X47Y77.CE), 19 paths
</twPathRptBanner><twPathRpt anchorID="223"><twConstPath anchorID="224" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.548</twSlack><twSrc BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/state_FSM_FFd3</twSrc><twDest BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter_1</twDest><twTotPathDel>4.348</twTotPathDel><twClkSkew dest = "0.295" src = "0.306">0.011</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.171" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.093</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/state_FSM_FFd3</twSrc><twDest BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X54Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X54Y69.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/state_FSM_FFd4</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/state_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y76.A2</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.803</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/state_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y76.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/flag</twComp><twBEL>lut380249_63338</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y78.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.751</twDelInfo><twComp>][365620_63359</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y78.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter&lt;4&gt;</twComp><twBEL>lut380251_63340</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y77.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.458</twDelInfo><twComp>lut380251_63340</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y77.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter&lt;1&gt;</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter_1</twBEL></twPathDel><twLogDel>1.336</twLogDel><twRouteDel>3.012</twRouteDel><twTotDel>4.348</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2</twDestClk><twPctLog>30.7</twPctLog><twPctRoute>69.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="225"><twConstPath anchorID="226" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.775</twSlack><twSrc BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/state_FSM_FFd4</twSrc><twDest BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter_1</twDest><twTotPathDel>4.121</twTotPathDel><twClkSkew dest = "0.295" src = "0.306">0.011</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.171" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.093</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/state_FSM_FFd4</twSrc><twDest BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X54Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X54Y69.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/state_FSM_FFd4</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/state_FSM_FFd4</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y76.A1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.576</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/state_FSM_FFd4</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y76.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/flag</twComp><twBEL>lut380249_63338</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y78.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.751</twDelInfo><twComp>][365620_63359</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y78.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter&lt;4&gt;</twComp><twBEL>lut380251_63340</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y77.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.458</twDelInfo><twComp>lut380251_63340</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y77.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter&lt;1&gt;</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter_1</twBEL></twPathDel><twLogDel>1.336</twLogDel><twRouteDel>2.785</twRouteDel><twTotDel>4.121</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2</twDestClk><twPctLog>32.4</twPctLog><twPctRoute>67.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="227"><twConstPath anchorID="228" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.014</twSlack><twSrc BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/state_FSM_FFd2</twSrc><twDest BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter_1</twDest><twTotPathDel>3.882</twTotPathDel><twClkSkew dest = "0.295" src = "0.306">0.011</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.171" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.093</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/state_FSM_FFd2</twSrc><twDest BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X54Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X54Y69.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/state_FSM_FFd4</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/state_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y76.A6</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.337</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/state_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y76.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/flag</twComp><twBEL>lut380249_63338</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y78.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.751</twDelInfo><twComp>][365620_63359</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y78.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter&lt;4&gt;</twComp><twBEL>lut380251_63340</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y77.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.458</twDelInfo><twComp>lut380251_63340</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y77.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter&lt;1&gt;</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter_1</twBEL></twPathDel><twLogDel>1.336</twLogDel><twRouteDel>2.546</twRouteDel><twTotDel>3.882</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2</twDestClk><twPctLog>34.4</twPctLog><twPctRoute>65.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="19" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter_0 (SLICE_X47Y77.CE), 19 paths
</twPathRptBanner><twPathRpt anchorID="229"><twConstPath anchorID="230" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.573</twSlack><twSrc BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/state_FSM_FFd3</twSrc><twDest BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter_0</twDest><twTotPathDel>4.323</twTotPathDel><twClkSkew dest = "0.295" src = "0.306">0.011</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.171" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.093</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/state_FSM_FFd3</twSrc><twDest BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X54Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X54Y69.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/state_FSM_FFd4</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/state_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y76.A2</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.803</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/state_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y76.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/flag</twComp><twBEL>lut380249_63338</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y78.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.751</twDelInfo><twComp>][365620_63359</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y78.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter&lt;4&gt;</twComp><twBEL>lut380251_63340</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y77.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.458</twDelInfo><twComp>lut380251_63340</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y77.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.365</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter&lt;1&gt;</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter_0</twBEL></twPathDel><twLogDel>1.311</twLogDel><twRouteDel>3.012</twRouteDel><twTotDel>4.323</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2</twDestClk><twPctLog>30.3</twPctLog><twPctRoute>69.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="231"><twConstPath anchorID="232" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.800</twSlack><twSrc BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/state_FSM_FFd4</twSrc><twDest BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter_0</twDest><twTotPathDel>4.096</twTotPathDel><twClkSkew dest = "0.295" src = "0.306">0.011</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.171" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.093</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/state_FSM_FFd4</twSrc><twDest BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X54Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X54Y69.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/state_FSM_FFd4</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/state_FSM_FFd4</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y76.A1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.576</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/state_FSM_FFd4</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y76.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/flag</twComp><twBEL>lut380249_63338</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y78.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.751</twDelInfo><twComp>][365620_63359</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y78.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter&lt;4&gt;</twComp><twBEL>lut380251_63340</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y77.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.458</twDelInfo><twComp>lut380251_63340</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y77.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.365</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter&lt;1&gt;</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter_0</twBEL></twPathDel><twLogDel>1.311</twLogDel><twRouteDel>2.785</twRouteDel><twTotDel>4.096</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2</twDestClk><twPctLog>32.0</twPctLog><twPctRoute>68.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="233"><twConstPath anchorID="234" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.039</twSlack><twSrc BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/state_FSM_FFd2</twSrc><twDest BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter_0</twDest><twTotPathDel>3.857</twTotPathDel><twClkSkew dest = "0.295" src = "0.306">0.011</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.171" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.093</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/state_FSM_FFd2</twSrc><twDest BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X54Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X54Y69.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/state_FSM_FFd4</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/state_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y76.A6</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.337</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/state_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y76.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/flag</twComp><twBEL>lut380249_63338</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y78.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.751</twDelInfo><twComp>][365620_63359</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y78.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter&lt;4&gt;</twComp><twBEL>lut380251_63340</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y77.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.458</twDelInfo><twComp>lut380251_63340</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y77.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.365</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter&lt;1&gt;</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter_0</twBEL></twPathDel><twLogDel>1.311</twLogDel><twRouteDel>2.546</twRouteDel><twTotDel>3.857</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2</twDestClk><twPctLog>34.0</twPctLog><twPctRoute>66.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="28" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_3 (SLICE_X54Y76.CE), 28 paths
</twPathRptBanner><twPathRpt anchorID="235"><twConstPath anchorID="236" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.579</twSlack><twSrc BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/state_FSM_FFd2</twSrc><twDest BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_3</twDest><twTotPathDel>4.319</twTotPathDel><twClkSkew dest = "0.193" src = "0.202">0.009</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.171" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.093</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/state_FSM_FFd2</twSrc><twDest BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_3</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X54Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X54Y75.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/state_FSM_FFd4</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/state_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y81.A1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.272</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/state_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y81.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/flag</twComp><twBEL>lut379612_63211</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y81.C2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.900</twDelInfo><twComp>][365346_63230</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y81.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter&lt;2&gt;</twComp><twBEL>lut379615_63214</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y76.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.893</twDelInfo><twComp>lut379615_63214</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y76.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter&lt;3&gt;</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_3</twBEL></twPathDel><twLogDel>1.254</twLogDel><twRouteDel>3.065</twRouteDel><twTotDel>4.319</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2</twDestClk><twPctLog>29.0</twPctLog><twPctRoute>71.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="237"><twConstPath anchorID="238" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.621</twSlack><twSrc BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_3</twSrc><twDest BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_3</twDest><twTotPathDel>4.286</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.171" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.093</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_3</twSrc><twDest BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_3</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X54Y76.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X54Y76.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter&lt;3&gt;</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y80.D5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.986</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y80.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/incdec_data_d</twComp><twBEL>lut379608_63207</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y80.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.365</twDelInfo><twComp>lut379608_63207</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y80.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/incdec_data_d</twComp><twBEL>lut379614_63213</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y81.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.572</twDelInfo><twComp>lut379614_63213</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y81.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter&lt;2&gt;</twComp><twBEL>lut379615_63214</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y76.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.893</twDelInfo><twComp>lut379615_63214</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y76.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter&lt;3&gt;</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_3</twBEL></twPathDel><twLogDel>1.470</twLogDel><twRouteDel>2.816</twRouteDel><twTotDel>4.286</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2</twDestClk><twPctLog>34.3</twPctLog><twPctRoute>65.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="239"><twConstPath anchorID="240" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.836</twSlack><twSrc BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/state_FSM_FFd3</twSrc><twDest BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_3</twDest><twTotPathDel>4.062</twTotPathDel><twClkSkew dest = "0.193" src = "0.202">0.009</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.171" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.093</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/state_FSM_FFd3</twSrc><twDest BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_3</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X54Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X54Y75.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/state_FSM_FFd4</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/state_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y81.A4</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.015</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/state_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y81.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/flag</twComp><twBEL>lut379612_63211</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y81.C2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.900</twDelInfo><twComp>][365346_63230</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y81.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter&lt;2&gt;</twComp><twBEL>lut379615_63214</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y76.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.893</twDelInfo><twComp>lut379615_63214</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y76.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter&lt;3&gt;</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_3</twBEL></twPathDel><twLogDel>1.254</twLogDel><twRouteDel>2.808</twRouteDel><twTotDel>4.062</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2</twDestClk><twPctLog>30.9</twPctLog><twPctRoute>69.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk2 = PERIOD TIMEGRP
        &quot;withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk2&quot;
        TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk / 2 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/flipgearx2 (SLICE_X47Y61.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="241"><twConstPath anchorID="242" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.291</twSlack><twSrc BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/phsalgn_0/flipgear</twSrc><twDest BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/flipgearx2</twDest><twTotPathDel>0.553</twTotPathDel><twClkSkew dest = "0.928" src = "0.890">-0.038</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.196" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.224</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/phsalgn_0/flipgear</twSrc><twDest BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/flipgearx2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X47Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.000">hdmiRxClk</twSrcClk><twPathDel><twSite>SLICE_X47Y63.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/phsalgn_0/flipgear</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/phsalgn_0/flipgear</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y61.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.296</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/phsalgn_0/flipgear</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X47Y61.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/flipgearx2</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/flipgearx2</twBEL></twPathDel><twLogDel>0.257</twLogDel><twRouteDel>0.296</twRouteDel><twTotDel>0.553</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2</twDestClk><twPctLog>46.5</twPctLog><twPctRoute>53.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/toggle (SLICE_X54Y65.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="243"><twConstPath anchorID="244" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.415</twSlack><twSrc BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/toggle</twSrc><twDest BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/toggle</twDest><twTotPathDel>0.415</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/toggle</twSrc><twDest BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/toggle</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X54Y65.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.000">withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X54Y65.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/toggle</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/toggle</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y65.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.025</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/toggle</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X54Y65.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/toggle</twComp><twBEL>][365232_63180_INV_0</twBEL><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/toggle</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.025</twRouteDel><twTotDel>0.415</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2</twDestClk><twPctLog>94.0</twPctLog><twPctRoute>6.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/des_0/inc_data_int (SLICE_X50Y59.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="245"><twConstPath anchorID="246" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.418</twSlack><twSrc BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/des_0/inc_data_int</twSrc><twDest BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/des_0/inc_data_int</twDest><twTotPathDel>0.418</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/des_0/inc_data_int</twSrc><twDest BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/des_0/inc_data_int</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.000">withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X50Y59.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/des_0/inc_data_int</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/des_0/inc_data_int</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y59.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.028</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/des_0/inc_data_int</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X50Y59.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/des_0/inc_data_int</twComp><twBEL>lut387418_65613</twBEL><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/des_0/inc_data_int</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.028</twRouteDel><twTotDel>0.418</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2</twDestClk><twPctLog>93.3</twPctLog><twPctRoute>6.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="247"><twPinLimitBanner>Component Switching Limit Checks: TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk2 = PERIOD TIMEGRP
        &quot;withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk2&quot;
        TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk / 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="248" type="MINPERIOD" name="Tbcper_I" slack="3.334" period="6.000" constraintValue="6.000" deviceLimit="2.666" freqLimit="375.094" physResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2bufg/I0" logResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2bufg/I0" locationPin="BUFGMUX_X2Y1.I0" clockNet="withHdmiRx.Inst_hdmiRx/receiveDecoder/pllclk2"/><twPinLimit anchorID="249" type="MINPERIOD" name="Tcp" slack="5.520" period="6.000" constraintValue="6.000" deviceLimit="0.480" freqLimit="2083.333" physResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/des_0/counter&lt;3&gt;/CLK" logResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/des_0/counter_0/CK" locationPin="SLICE_X56Y57.CLK" clockNet="withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2"/><twPinLimit anchorID="250" type="MINHIGHPULSE" name="Trpw" slack="5.520" period="6.000" constraintValue="3.000" deviceLimit="0.240" physResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/des_0/counter&lt;3&gt;/SR" logResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/des_0/counter_0/SR" locationPin="SLICE_X56Y57.SR" clockNet="][419039_60"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="251"><twConstRollup name="TS_Clk" fullName="TS_Clk = PERIOD TIMEGRP &quot;Clk&quot; 10 ns HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="3.334" actualRollup="9.691" errors="0" errorRollup="0" items="0" itemsRollup="30812971"/><twConstRollup name="TS_clkRst_CLK_100s" fullName="TS_clkRst_CLK_100s = PERIOD TIMEGRP &quot;clkRst_CLK_100s&quot; TS_Clk HIGH 50%;" type="child" depth="1" requirement="10.000" prefType="period" actual="8.681" actualRollup="9.439" errors="0" errorRollup="0" items="911" itemsRollup="6788"/><twConstRollup name="TS_withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout1" fullName="TS_withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout1 = PERIOD TIMEGRP         &quot;withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout1&quot;         TS_clkRst_CLK_100s / 1.3 HIGH 50%;" type="child" depth="2" requirement="7.692" prefType="period" actual="7.261" actualRollup="N/A" errors="0" errorRollup="0" items="106" itemsRollup="0"/><twConstRollup name="TS_withHdmiTx_Inst_hdmiOutIF_clk_650" fullName="TS_withHdmiTx_Inst_hdmiOutIF_clk_650 = PERIOD TIMEGRP         &quot;withHdmiTx_Inst_hdmiOutIF_clk_650&quot; TS_clkRst_CLK_100s / 6.5 HIGH 50%;" type="child" depth="2" requirement="1.538" prefType="period" actual="N/A" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout2" fullName="TS_withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout2 = PERIOD TIMEGRP         &quot;withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout2&quot;         TS_clkRst_CLK_100s / 0.65 HIGH 50%;" type="child" depth="2" requirement="15.385" prefType="period" actual="10.273" actualRollup="N/A" errors="0" errorRollup="0" items="6682" itemsRollup="0"/><twConstRollup name="TS_clkRst_CLK_500_n" fullName="TS_clkRst_CLK_500_n = PERIOD TIMEGRP &quot;clkRst_CLK_500_n&quot; TS_Clk / 6 PHASE         0.833333333 ns HIGH 50%;" type="child" depth="1" requirement="1.667" prefType="period" actual="1.599" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_clkRst_clkGen_clkout5" fullName="TS_clkRst_clkGen_clkout5 = PERIOD TIMEGRP &quot;clkRst_clkGen_clkout5&quot; TS_Clk / 0.5         HIGH 50%;" type="child" depth="1" requirement="20.000" prefType="period" actual="11.738" actualRollup="N/A" errors="0" errorRollup="0" items="17346" itemsRollup="0"/><twConstRollup name="TS_clkRst_CLK_500" fullName="TS_clkRst_CLK_500 = PERIOD TIMEGRP &quot;clkRst_CLK_500&quot; TS_Clk / 6 HIGH 50%;" type="child" depth="1" requirement="1.667" prefType="period" actual="1.599" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_clkRst_CLK_100c" fullName="TS_clkRst_CLK_100c = PERIOD TIMEGRP &quot;clkRst_CLK_100c&quot; TS_Clk HIGH 50%;" type="child" depth="1" requirement="10.000" prefType="period" actual="9.691" actualRollup="N/A" errors="0" errorRollup="0" items="30787926" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="5" anchorID="252"><twConstRollup name="TS_hdmiRxClk" fullName="TS_hdmiRxClk = PERIOD TIMEGRP &quot;hdmiRxClk&quot; 12 ns HIGH 50%;" type="origin" depth="0" requirement="12.000" prefType="period" actual="1.052" actualRollup="8.904" errors="0" errorRollup="0" items="0" itemsRollup="6042"/><twConstRollup name="TS_hdmiRx_n_3_" fullName="TS_hdmiRx_n_3_ = PERIOD TIMEGRP &quot;hdmiRxClk_n&quot; TS_hdmiRxClk PHASE 6 ns HIGH         50%;" type="child" depth="1" requirement="12.000" prefType="period" actual="1.052" actualRollup="8.904" errors="0" errorRollup="0" items="0" itemsRollup="6042"/><twConstRollup name="TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk" fullName="TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk = PERIOD TIMEGRP         &quot;withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk&quot; TS_hdmiRx_n_3_ HIGH 50%;" type="child" depth="2" requirement="12.000" prefType="period" actual="5.000" actualRollup="8.904" errors="0" errorRollup="0" items="0" itemsRollup="6042"/><twConstRollup name="TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk1" fullName="TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk1 = PERIOD TIMEGRP         &quot;withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk1&quot;         TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk HIGH 50%;" type="child" depth="3" requirement="12.000" prefType="period" actual="8.207" actualRollup="N/A" errors="0" errorRollup="0" items="4675" itemsRollup="0"/><twConstRollup name="TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk0" fullName="TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk0 = PERIOD TIMEGRP         &quot;withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk0&quot;         TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk / 10 HIGH 50%;" type="child" depth="3" requirement="1.200" prefType="period" actual="N/A" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk2" fullName="TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk2 = PERIOD TIMEGRP         &quot;withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk2&quot;         TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk / 2 HIGH 50%;" type="child" depth="3" requirement="6.000" prefType="period" actual="4.452" actualRollup="N/A" errors="0" errorRollup="0" items="1367" itemsRollup="0"/><twConstRollup name="TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk_0" fullName="TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk_0 = PERIOD TIMEGRP         &quot;withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk_0&quot; TS_hdmiRxClk HIGH 50%;" type="child" depth="1" requirement="12.000" prefType="period" actual="5.000" actualRollup="5.332" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk1_0" fullName="TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk1_0 = PERIOD TIMEGRP         &quot;withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk1_0&quot;         TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk_0 HIGH 50%;" type="child" depth="2" requirement="12.000" prefType="period" actual="2.666" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk0_0" fullName="TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk0_0 = PERIOD TIMEGRP         &quot;withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk0_0&quot;         TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk_0 / 10 HIGH 50%;" type="child" depth="2" requirement="1.200" prefType="period" actual="N/A" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk2_0" fullName="TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk2_0 = PERIOD TIMEGRP         &quot;withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk2_0&quot;         TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk_0 / 2 HIGH 50%;" type="child" depth="2" requirement="6.000" prefType="period" actual="2.666" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="253">0</twUnmetConstCnt><twDataSheet anchorID="254" twNameLen="15"><twClk2SUList anchorID="255" twDestWidth="3"><twDest>Clk</twDest><twClk2SU><twSrc>Clk</twSrc><twRiseRise>13.397</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="256" twDestWidth="11"><twDest>hdmiRx_n&lt;3&gt;</twDest><twClk2SU><twSrc>hdmiRx_n&lt;3&gt;</twSrc><twRiseRise>8.207</twRiseRise></twClk2SU><twClk2SU><twSrc>hdmiRx_p&lt;3&gt;</twSrc><twRiseRise>8.207</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="257" twDestWidth="11"><twDest>hdmiRx_p&lt;3&gt;</twDest><twClk2SU><twSrc>hdmiRx_n&lt;3&gt;</twSrc><twRiseRise>8.207</twRiseRise></twClk2SU><twClk2SU><twSrc>hdmiRx_p&lt;3&gt;</twSrc><twRiseRise>8.207</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="258"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>30819017</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>28158</twConnCnt></twConstCov><twStats anchorID="259"><twMinPer>11.738</twMinPer><twFootnote number="1" /><twMaxFreq>85.193</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Thu Dec  4 10:39:00 2014 </twTimestamp></twFoot><twClientInfo anchorID="260"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 253 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
