
module alu_tb(

    );
    reg clk;
    reg  rst;
    reg [7:0] op1;
    reg [7:0] op2;
    reg enable;
    reg[2:0] fn;
    wire [15:0]out_put;
    wire output_vaild;
alucon DUT (
    .clk(clk),
    .rst(rst),
    .op1(op1),
    .op2(op2),
    .enable(enable),
    .fn(fn),
    .out_put(out_put),
    .output_vaild(output_vaild)
    );
initial begin
clk=0;
rst=1'b1;
op1=8'b0;
op2=8'b0;
fn=3'd0;
enable=1'b0;
#10 rst=1'b0;
#10 op1=4'b0110;
#10 op2=4'b0111;
#10 enable=1'b1;
#10 fn=3'd0;
#10 fn=3'd1;
#10 fn=3'd2;
#10 fn=3'd3;
#10 fn=3'd4;
#10 fn=3'd5;
#50 $finish;
end
always 
#5 clk=~clk;
endmodule
