 
set ::env(PROJECT_NAME) vsrc
set ::env(DESIGN_TOP) mem
set ::env(DESIGN_DIR) RTL_Benchmark/SVerilog/Chipalliance/Quasar/design/src/main/resources/vsrc/mem
set ::env(TOP_VERILOG) RTL_Benchmark/SVerilog/Chipalliance/Quasar/design/src/main/resources/vsrc/mem/mem.sv
set ::env(CLOCK_COUNT) 3
set ::env(DOMAIN) digital_design


