// Seed: 2490698072
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_8;
endmodule
module module_1 (
    input tri1 id_0,
    output wor id_1,
    input supply1 id_2,
    input wire id_3,
    input wire id_4,
    input tri1 id_5
    , id_23,
    output wire id_6,
    input wor id_7,
    output uwire id_8,
    input tri1 id_9,
    input supply1 id_10
    , id_24,
    input wor id_11,
    input wor id_12,
    input supply0 id_13,
    input tri1 id_14,
    input tri id_15,
    output tri0 id_16,
    input uwire id_17,
    input tri0 id_18,
    input supply1 id_19,
    input wor id_20,
    output wor id_21
);
  reg id_25;
  always @(posedge 1'b0) id_23 = #1 id_25;
  integer id_26;
  module_0 modCall_1 (
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26
  );
endmodule
