INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/napie/Documents/Vivado/FinalProject331/FinalProject331.srcs/sources_1/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module insMem
INFO: [VRFC 10-311] analyzing module pcAdd
INFO: [VRFC 10-311] analyzing module IFID
INFO: [VRFC 10-311] analyzing module ctrUnit
INFO: [VRFC 10-311] analyzing module regrtMul
INFO: [VRFC 10-311] analyzing module fwdaMul
INFO: [VRFC 10-311] analyzing module fwdbMul
INFO: [VRFC 10-311] analyzing module immExt
INFO: [VRFC 10-311] analyzing module IDEXE
INFO: [VRFC 10-311] analyzing module AluMux
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-311] analyzing module EXEMEM
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-311] analyzing module MEMWB
INFO: [VRFC 10-311] analyzing module WbMux
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/napie/Documents/Vivado/FinalProject331/FinalProject331.srcs/sim_1/new/cpuTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuTB
