#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Thu Dec  7 21:42:10 2017
# Process ID: 26584
# Current directory: D:/OneDrive/EECS 31L/Final/RISCV
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11144 D:\OneDrive\EECS 31L\Final\RISCV\RISCV.xpr
# Log file: D:/OneDrive/EECS 31L/Final/RISCV/vivado.log
# Journal file: D:/OneDrive/EECS 31L/Final/RISCV\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/OneDrive/EECS 31L/Final/RISCV/RISCV.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.3/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/OneDrive/EECS 31L/Final/RISCV/RISCV.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RISC_V' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/OneDrive/EECS 31L/Final/RISCV/RISCV.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj tb_RISC_V_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/OneDrive/EECS 31L/Final/RISCV/RISCV.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 362ef4467f4c4d46b491438db21805f4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RISC_V_behav xil_defaultlib.tb_RISC_V xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/OneDrive/EECS 31L/Final/RISCV/RISCV.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RISC_V_behav -key {Behavioral:sim_1:Functional:tb_RISC_V} -tclbatch {tb_RISC_V.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.3
Time resolution is 1 ps
source tb_RISC_V.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
ALUCC is xxxx
SrcA is 0000000000000000000000000000000000000000000000000000000000000000
SrcB is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
result is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
ALUCC is 0000
SrcA is 0000000000000000000000000000000000000000000000000000000000000000
SrcB is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
result is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
ALUCC is 0000
SrcA is 0000000000000000000000000000000000000000000000000000000000000000
SrcB is 0000000000000000000000000000000000000000000000000000000000000000
result is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
ALUCC is 0010
SrcA is 0000000000000000000000000000000000000000000000000000000000000000
SrcB is 0000000000000000000000000000000000000000000000000000000000000000
result is 0000000000000000000000000000000000000000000000000000000000000000
ALUCC is 0010
SrcA is 0000000000000000000000000000000000000000000000000000000000000000
SrcB is 0000000000000000000000000000000000000000000000000000000000000001
result is 0000000000000000000000000000000000000000000000000000000000000000
ALUCC is 0010
SrcA is 0000000000000000000000000000000000000000000000000000000000000000
SrcB is 0000000000000000000000000000000000000000000000000000000000000010
result is 0000000000000000000000000000000000000000000000000000000000000001
ALUCC is 0010
SrcA is 0000000000000000000000000000000000000000000000000000000000000001
SrcB is 0000000000000000000000000000000000000000000000000000000000000010
result is 0000000000000000000000000000000000000000000000000000000000000010
ALUCC is 0010
SrcA is 0000000000000000000000000000000000000000000000000000000000000001
SrcB is 0000000000000000000000000000000000000000000000000000000000000011
result is 0000000000000000000000000000000000000000000000000000000000000010
ALUCC is 0010
SrcA is 0000000000000000000000000000000000000000000000000000000000000001
SrcB is 0000000000000000000000000000000000000000000000000000000000000100
result is 0000000000000000000000000000000000000000000000000000000000000100
ALUCC is 0010
SrcA is 0000000000000000000000000000000000000000000000000000000000000010
SrcB is 0000000000000000000000000000000000000000000000000000000000000100
result is 0000000000000000000000000000000000000000000000000000000000000101
ALUCC is 0010
SrcA is 0000000000000000000000000000000000000000000000000000000000000010
SrcB is 0000000000000000000000000000000000000000000000000000000000000101
result is 0000000000000000000000000000000000000000000000000000000000000101
ALUCC is 0010
SrcA is 0000000000000000000000000000000000000000000000000000000000000010
SrcB is 0000000000000000000000000000000000000000000000000000000000000110
result is 0000000000000000000000000000000000000000000000000000000000000111
ALUCC is 0010
SrcA is 0000000000000000000000000000000000000000000000000000000000000100
SrcB is 0000000000000000000000000000000000000000000000000000000000000110
result is 0000000000000000000000000000000000000000000000000000000000001000
ALUCC is 0010
SrcA is 0000000000000000000000000000000000000000000000000000000000000100
SrcB is 0000000000000000000000000000000000000000000000000000000000000111
result is 0000000000000000000000000000000000000000000000000000000000001000
ALUCC is 0010
SrcA is 0000000000000000000000000000000000000000000000000000000000000001
SrcB is 0000000000000000000000000000000000000000000000000000000000000111
result is 0000000000000000000000000000000000000000000000000000000000001011
ALUCC is 0010
SrcA is 0000000000000000000000000000000000000000000000000000000000000001
SrcB is 0000000000000000000000000000000000000000000000000000000000000010
result is 0000000000000000000000000000000000000000000000000000000000001011
ALUCC is 0010
SrcA is 0000000000000000000000000000000000000000000000000000000000000011
SrcB is 0000000000000000000000000000000000000000000000000000000000000010
result is 0000000000000000000000000000000000000000000000000000000000000011
ALUCC is 0110
SrcA is 0000000000000000000000000000000000000000000000000000000000000011
SrcB is 0000000000000000000000000000000000000000000000000000000000000010
result is 0000000000000000000000000000000000000000000000000000000000000011
ALUCC is 0110
SrcA is 0000000000000000000000000000000000000000000000000000000000000011
SrcB is 0000000000000000000000000000000000000000000000000000000000000101
result is 0000000000000000000000000000000000000000000000000000000000000011
ALUCC is 0110
SrcA is 0000000000000000000000000000000000000000000000000000000000000010
SrcB is 0000000000000000000000000000000000000000000000000000000000000101
result is 1111111111111111111111111111111111111111111111111111111111111110
ALUCC is 0000
SrcA is 0000000000000000000000000000000000000000000000000000000000000010
SrcB is 0000000000000000000000000000000000000000000000000000000000000101
result is 1111111111111111111111111111111111111111111111111111111111111110
ALUCC is 0000
SrcA is 0000000000000000000000000000000000000000000000000000000000000010
SrcB is 0000000000000000000000000000000000000000000000000000000000000100
result is 1111111111111111111111111111111111111111111111111111111111111110
ALUCC is 0000
SrcA is 0000000000000000000000000000000000000000000000000000000000000100
SrcB is 0000000000000000000000000000000000000000000000000000000000000100
result is 0000000000000000000000000000000000000000000000000000000000000000
ALUCC is 0001
SrcA is 0000000000000000000000000000000000000000000000000000000000000100
SrcB is 0000000000000000000000000000000000000000000000000000000000000100
result is 0000000000000000000000000000000000000000000000000000000000000000
ALUCC is 0001
SrcA is 0000000000000000000000000000000000000000000000000000000000000100
SrcB is 0000000000000000000000000000000000000000000000000000000000000101
result is 0000000000000000000000000000000000000000000000000000000000000000
ALUCC is 0001
SrcA is 0000000000000000000000000000000000000000000000000000000000000000
SrcB is 0000000000000000000000000000000000000000000000000000000000000101
result is 0000000000000000000000000000000000000000000000000000000000000101
ALUCC is 0010
SrcA is 0000000000000000000000000000000000000000000000000000000000000000
SrcB is 0000000000000000000000000000000000000000000000000000000000000101
result is 0000000000000000000000000000000000000000000000000000000000000101
ALUCC is 0010
SrcA is 0000000000000000000000000000000000000000000000000000000000000000
SrcB is 0000000000000000000000000000000000000000000000000000000000000001
result is 0000000000000000000000000000000000000000000000000000000000000101
ALUCC is 0010
SrcA is 0000000000000000000000000000000000000000000000000000000000000000
SrcB is 0000000000000000000000000000000000000000000000000000000000001011
result is 0000000000000000000000000000000000000000000000000000000000000001
ALUCC is 0010
SrcA is 0000000000000000000000000000000000000000000000000000000000000000
SrcB is 0000000000000000000000000000000000000000000000000000000000110000
result is 0000000000000000000000000000000000000000000000000000000000001011
ALUCC is 0010
SrcA is 0000000000000000000000000000000000000000000000000000000000000000
SrcB is 0000000000000000000000000000000000000000000000000000000101100000
result is 0000000000000000000000000000000000000000000000000000000000110000
ALUCC is 0010
SrcA is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
SrcB is 0000000000000000000000000000000000000000000000000000000101100000
result is 0000000000000000000000000000000000000000000000000000000101100000
ALUCC is xxxx
SrcA is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
SrcB is 0000000000000000000000000000000000000000000000000000000101100000
result is 0000000000000000000000000000000000000000000000000000000101100000
ALUCC is xxxx
SrcA is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
SrcB is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
result is 0000000000000000000000000000000000000000000000000000000101100000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_RISC_V_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 813.188 ; gain = 15.402
create_bd_design "RISCV_Block"
Wrote  : <D:/OneDrive/EECS 31L/Final/RISCV/RISCV.srcs/sources_1/bd/RISCV_Block/RISCV_Block.bd> 
create_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 892.926 ; gain = 72.848
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{D:/OneDrive/EECS 31L/Final/RISCV/RISCV.srcs/sources_1/bd/RISCV_Block/RISCV_Block.bd}}] -no_script -reset -force -quiet
remove_files  {{D:/OneDrive/EECS 31L/Final/RISCV/RISCV.srcs/sources_1/bd/RISCV_Block/RISCV_Block.bd}}
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/OneDrive/EECS 31L/Final/RISCV/RISCV.runs/synth_1

launch_runs synth_1 -jobs 4
[Thu Dec  7 22:05:43 2017] Launched synth_1...
Run output will be captured here: D:/OneDrive/EECS 31L/Final/RISCV/RISCV.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Netlist 29-17] Analyzing 278 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.3
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/OneDrive/EECS 31L/Final/const1.xdc]
Finished Parsing XDC File [D:/OneDrive/EECS 31L/Final/const1.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 1304.508 ; gain = 392.117
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/OneDrive/EECS 31L/Final/RISCV/RISCV.runs/synth_1

launch_runs synth_1 -jobs 4
[Thu Dec  7 22:13:18 2017] Launched synth_1...
Run output will be captured here: D:/OneDrive/EECS 31L/Final/RISCV/RISCV.runs/synth_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 278 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/OneDrive/EECS 31L/Final/const1.xdc]
CRITICAL WARNING: [Constraints 18-948] create_clock: can't define clock 'sys_clk_pin' with period '5' which is less than or equal to the delta '5' between waveform edges (0,5) [D:/OneDrive/EECS 31L/Final/const1.xdc:4]
Finished Parsing XDC File [D:/OneDrive/EECS 31L/Final/const1.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 1867.945 ; gain = 8.586
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/OneDrive/EECS 31L/Final/RISCV/RISCV.runs/synth_1

launch_runs synth_1 -jobs 4
[Thu Dec  7 22:15:04 2017] Launched synth_1...
Run output will be captured here: D:/OneDrive/EECS 31L/Final/RISCV/RISCV.runs/synth_1/runme.log
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_clock_networks -name {network_1}
refresh_design
INFO: [Netlist 29-17] Analyzing 278 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/OneDrive/EECS 31L/Final/const1.xdc]
Finished Parsing XDC File [D:/OneDrive/EECS 31L/Final/const1.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/OneDrive/EECS 31L/Final/RISCV/RISCV.runs/synth_1

launch_runs synth_1 -jobs 4
[Thu Dec  7 23:06:44 2017] Launched synth_1...
Run output will be captured here: D:/OneDrive/EECS 31L/Final/RISCV/RISCV.runs/synth_1/runme.log
report_timing_summary -file mytiming.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/OneDrive/EECS 31L/Final/RISCV/RISCV.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RISC_V' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/OneDrive/EECS 31L/Final/RISCV/RISCV.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj tb_RISC_V_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/OneDrive/EECS 31L/Final/RISCV/RISCV.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 362ef4467f4c4d46b491438db21805f4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RISC_V_behav xil_defaultlib.tb_RISC_V xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/OneDrive/EECS 31L/Final/RISCV/RISCV.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RISC_V_behav -key {Behavioral:sim_1:Functional:tb_RISC_V} -tclbatch {tb_RISC_V.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.3
Time resolution is 1 ps
source tb_RISC_V.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
ALUCC is xxxx
SrcA is 0000000000000000000000000000000000000000000000000000000000000000
SrcB is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
result is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
ALUCC is 0000
SrcA is 0000000000000000000000000000000000000000000000000000000000000000
SrcB is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
result is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
ALUCC is 0000
SrcA is 0000000000000000000000000000000000000000000000000000000000000000
SrcB is 0000000000000000000000000000000000000000000000000000000000000000
result is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
ALUCC is 0010
SrcA is 0000000000000000000000000000000000000000000000000000000000000000
SrcB is 0000000000000000000000000000000000000000000000000000000000000000
result is 0000000000000000000000000000000000000000000000000000000000000000
ALUCC is 0010
SrcA is 0000000000000000000000000000000000000000000000000000000000000000
SrcB is 0000000000000000000000000000000000000000000000000000000000000001
result is 0000000000000000000000000000000000000000000000000000000000000000
ALUCC is 0010
SrcA is 0000000000000000000000000000000000000000000000000000000000000000
SrcB is 0000000000000000000000000000000000000000000000000000000000000010
result is 0000000000000000000000000000000000000000000000000000000000000001
ALUCC is 0010
SrcA is 0000000000000000000000000000000000000000000000000000000000000001
SrcB is 0000000000000000000000000000000000000000000000000000000000000010
result is 0000000000000000000000000000000000000000000000000000000000000010
ALUCC is 0010
SrcA is 0000000000000000000000000000000000000000000000000000000000000001
SrcB is 0000000000000000000000000000000000000000000000000000000000000011
result is 0000000000000000000000000000000000000000000000000000000000000010
ALUCC is 0010
SrcA is 0000000000000000000000000000000000000000000000000000000000000001
SrcB is 0000000000000000000000000000000000000000000000000000000000000100
result is 0000000000000000000000000000000000000000000000000000000000000100
ALUCC is 0010
SrcA is 0000000000000000000000000000000000000000000000000000000000000010
SrcB is 0000000000000000000000000000000000000000000000000000000000000100
result is 0000000000000000000000000000000000000000000000000000000000000101
ALUCC is 0010
SrcA is 0000000000000000000000000000000000000000000000000000000000000010
SrcB is 0000000000000000000000000000000000000000000000000000000000000101
result is 0000000000000000000000000000000000000000000000000000000000000101
ALUCC is 0010
SrcA is 0000000000000000000000000000000000000000000000000000000000000010
SrcB is 0000000000000000000000000000000000000000000000000000000000000110
result is 0000000000000000000000000000000000000000000000000000000000000111
ALUCC is 0010
SrcA is 0000000000000000000000000000000000000000000000000000000000000100
SrcB is 0000000000000000000000000000000000000000000000000000000000000110
result is 0000000000000000000000000000000000000000000000000000000000001000
ALUCC is 0010
SrcA is 0000000000000000000000000000000000000000000000000000000000000100
SrcB is 0000000000000000000000000000000000000000000000000000000000000111
result is 0000000000000000000000000000000000000000000000000000000000001000
ALUCC is 0010
SrcA is 0000000000000000000000000000000000000000000000000000000000000001
SrcB is 0000000000000000000000000000000000000000000000000000000000000111
result is 0000000000000000000000000000000000000000000000000000000000001011
ALUCC is 0010
SrcA is 0000000000000000000000000000000000000000000000000000000000000001
SrcB is 0000000000000000000000000000000000000000000000000000000000000010
result is 0000000000000000000000000000000000000000000000000000000000001011
ALUCC is 0010
SrcA is 0000000000000000000000000000000000000000000000000000000000000011
SrcB is 0000000000000000000000000000000000000000000000000000000000000010
result is 0000000000000000000000000000000000000000000000000000000000000011
ALUCC is 0110
SrcA is 0000000000000000000000000000000000000000000000000000000000000011
SrcB is 0000000000000000000000000000000000000000000000000000000000000010
result is 0000000000000000000000000000000000000000000000000000000000000011
ALUCC is 0110
SrcA is 0000000000000000000000000000000000000000000000000000000000000011
SrcB is 0000000000000000000000000000000000000000000000000000000000000101
result is 0000000000000000000000000000000000000000000000000000000000000011
ALUCC is 0110
SrcA is 0000000000000000000000000000000000000000000000000000000000000010
SrcB is 0000000000000000000000000000000000000000000000000000000000000101
result is 1111111111111111111111111111111111111111111111111111111111111110
ALUCC is 0000
SrcA is 0000000000000000000000000000000000000000000000000000000000000010
SrcB is 0000000000000000000000000000000000000000000000000000000000000101
result is 1111111111111111111111111111111111111111111111111111111111111110
ALUCC is 0000
SrcA is 0000000000000000000000000000000000000000000000000000000000000010
SrcB is 0000000000000000000000000000000000000000000000000000000000000100
result is 1111111111111111111111111111111111111111111111111111111111111110
ALUCC is 0000
SrcA is 0000000000000000000000000000000000000000000000000000000000000100
SrcB is 0000000000000000000000000000000000000000000000000000000000000100
result is 0000000000000000000000000000000000000000000000000000000000000000
ALUCC is 0001
SrcA is 0000000000000000000000000000000000000000000000000000000000000100
SrcB is 0000000000000000000000000000000000000000000000000000000000000100
result is 0000000000000000000000000000000000000000000000000000000000000000
ALUCC is 0001
SrcA is 0000000000000000000000000000000000000000000000000000000000000100
SrcB is 0000000000000000000000000000000000000000000000000000000000000101
result is 0000000000000000000000000000000000000000000000000000000000000000
ALUCC is 0001
SrcA is 0000000000000000000000000000000000000000000000000000000000000000
SrcB is 0000000000000000000000000000000000000000000000000000000000000101
result is 0000000000000000000000000000000000000000000000000000000000000101
ALUCC is 0010
SrcA is 0000000000000000000000000000000000000000000000000000000000000000
SrcB is 0000000000000000000000000000000000000000000000000000000000000101
result is 0000000000000000000000000000000000000000000000000000000000000101
ALUCC is 0010
SrcA is 0000000000000000000000000000000000000000000000000000000000000000
SrcB is 0000000000000000000000000000000000000000000000000000000000000001
result is 0000000000000000000000000000000000000000000000000000000000000101
ALUCC is 0010
SrcA is 0000000000000000000000000000000000000000000000000000000000000000
SrcB is 0000000000000000000000000000000000000000000000000000000000001011
result is 0000000000000000000000000000000000000000000000000000000000000001
ALUCC is 0010
SrcA is 0000000000000000000000000000000000000000000000000000000000000000
SrcB is 0000000000000000000000000000000000000000000000000000000000110000
result is 0000000000000000000000000000000000000000000000000000000000001011
ALUCC is 0010
SrcA is 0000000000000000000000000000000000000000000000000000000000000000
SrcB is 0000000000000000000000000000000000000000000000000000000101100000
result is 0000000000000000000000000000000000000000000000000000000000110000
ALUCC is 0010
SrcA is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
SrcB is 0000000000000000000000000000000000000000000000000000000101100000
result is 0000000000000000000000000000000000000000000000000000000101100000
ALUCC is xxxx
SrcA is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
SrcB is 0000000000000000000000000000000000000000000000000000000101100000
result is 0000000000000000000000000000000000000000000000000000000101100000
ALUCC is xxxx
SrcA is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
SrcB is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
result is 0000000000000000000000000000000000000000000000000000000101100000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_RISC_V_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
add_wave {{/tb_RISC_V/tb_RISC_V/DP}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/OneDrive/EECS 31L/Final/RISCV/RISCV.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RISC_V' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/OneDrive/EECS 31L/Final/RISCV/RISCV.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj tb_RISC_V_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/OneDrive/EECS 31L/Final/RISCV/RISCV.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/OneDrive/EECS 31L/Final/RISCV/RISCV.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 362ef4467f4c4d46b491438db21805f4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RISC_V_behav xil_defaultlib.tb_RISC_V xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.3
Time resolution is 1 ps
ALUCC is xxxx
SrcA is 0000000000000000000000000000000000000000000000000000000000000000
SrcB is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
result is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
ALUCC is 0000
SrcA is 0000000000000000000000000000000000000000000000000000000000000000
SrcB is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
result is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
ALUCC is 0000
SrcA is 0000000000000000000000000000000000000000000000000000000000000000
SrcB is 0000000000000000000000000000000000000000000000000000000000000000
result is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
ALUCC is 0010
SrcA is 0000000000000000000000000000000000000000000000000000000000000000
SrcB is 0000000000000000000000000000000000000000000000000000000000000000
result is 0000000000000000000000000000000000000000000000000000000000000000
ALUCC is 0010
SrcA is 0000000000000000000000000000000000000000000000000000000000000000
SrcB is 0000000000000000000000000000000000000000000000000000000000000001
result is 0000000000000000000000000000000000000000000000000000000000000000
ALUCC is 0010
SrcA is 0000000000000000000000000000000000000000000000000000000000000000
SrcB is 0000000000000000000000000000000000000000000000000000000000000010
result is 0000000000000000000000000000000000000000000000000000000000000001
ALUCC is 0010
SrcA is 0000000000000000000000000000000000000000000000000000000000000001
SrcB is 0000000000000000000000000000000000000000000000000000000000000010
result is 0000000000000000000000000000000000000000000000000000000000000010
ALUCC is 0010
SrcA is 0000000000000000000000000000000000000000000000000000000000000001
SrcB is 0000000000000000000000000000000000000000000000000000000000000011
result is 0000000000000000000000000000000000000000000000000000000000000010
ALUCC is 0010
SrcA is 0000000000000000000000000000000000000000000000000000000000000001
SrcB is 0000000000000000000000000000000000000000000000000000000000000100
result is 0000000000000000000000000000000000000000000000000000000000000100
ALUCC is 0010
SrcA is 0000000000000000000000000000000000000000000000000000000000000010
SrcB is 0000000000000000000000000000000000000000000000000000000000000100
result is 0000000000000000000000000000000000000000000000000000000000000101
ALUCC is 0010
SrcA is 0000000000000000000000000000000000000000000000000000000000000010
SrcB is 0000000000000000000000000000000000000000000000000000000000000101
result is 0000000000000000000000000000000000000000000000000000000000000101
ALUCC is 0010
SrcA is 0000000000000000000000000000000000000000000000000000000000000010
SrcB is 0000000000000000000000000000000000000000000000000000000000000110
result is 0000000000000000000000000000000000000000000000000000000000000111
ALUCC is 0010
SrcA is 0000000000000000000000000000000000000000000000000000000000000100
SrcB is 0000000000000000000000000000000000000000000000000000000000000110
result is 0000000000000000000000000000000000000000000000000000000000001000
ALUCC is 0010
SrcA is 0000000000000000000000000000000000000000000000000000000000000100
SrcB is 0000000000000000000000000000000000000000000000000000000000000111
result is 0000000000000000000000000000000000000000000000000000000000001000
ALUCC is 0010
SrcA is 0000000000000000000000000000000000000000000000000000000000000001
SrcB is 0000000000000000000000000000000000000000000000000000000000000111
result is 0000000000000000000000000000000000000000000000000000000000001011
ALUCC is 0010
SrcA is 0000000000000000000000000000000000000000000000000000000000000001
SrcB is 0000000000000000000000000000000000000000000000000000000000000010
result is 0000000000000000000000000000000000000000000000000000000000001011
ALUCC is 0010
SrcA is 0000000000000000000000000000000000000000000000000000000000000011
SrcB is 0000000000000000000000000000000000000000000000000000000000000010
result is 0000000000000000000000000000000000000000000000000000000000000011
ALUCC is 0110
SrcA is 0000000000000000000000000000000000000000000000000000000000000011
SrcB is 0000000000000000000000000000000000000000000000000000000000000010
result is 0000000000000000000000000000000000000000000000000000000000000011
ALUCC is 0110
SrcA is 0000000000000000000000000000000000000000000000000000000000000011
SrcB is 0000000000000000000000000000000000000000000000000000000000000101
result is 0000000000000000000000000000000000000000000000000000000000000011
ALUCC is 0110
SrcA is 0000000000000000000000000000000000000000000000000000000000000010
SrcB is 0000000000000000000000000000000000000000000000000000000000000101
result is 1111111111111111111111111111111111111111111111111111111111111110
ALUCC is 0000
SrcA is 0000000000000000000000000000000000000000000000000000000000000010
SrcB is 0000000000000000000000000000000000000000000000000000000000000101
result is 1111111111111111111111111111111111111111111111111111111111111110
ALUCC is 0000
SrcA is 0000000000000000000000000000000000000000000000000000000000000010
SrcB is 0000000000000000000000000000000000000000000000000000000000000100
result is 1111111111111111111111111111111111111111111111111111111111111110
ALUCC is 0000
SrcA is 0000000000000000000000000000000000000000000000000000000000000100
SrcB is 0000000000000000000000000000000000000000000000000000000000000100
result is 0000000000000000000000000000000000000000000000000000000000000000
ALUCC is 0001
SrcA is 0000000000000000000000000000000000000000000000000000000000000100
SrcB is 0000000000000000000000000000000000000000000000000000000000000100
result is 0000000000000000000000000000000000000000000000000000000000000000
ALUCC is 0001
SrcA is 0000000000000000000000000000000000000000000000000000000000000100
SrcB is 0000000000000000000000000000000000000000000000000000000000000101
result is 0000000000000000000000000000000000000000000000000000000000000000
ALUCC is 0001
SrcA is 0000000000000000000000000000000000000000000000000000000000000000
SrcB is 0000000000000000000000000000000000000000000000000000000000000101
result is 0000000000000000000000000000000000000000000000000000000000000101
ALUCC is 0010
SrcA is 0000000000000000000000000000000000000000000000000000000000000000
SrcB is 0000000000000000000000000000000000000000000000000000000000000101
result is 0000000000000000000000000000000000000000000000000000000000000101
ALUCC is 0010
SrcA is 0000000000000000000000000000000000000000000000000000000000000000
SrcB is 0000000000000000000000000000000000000000000000000000000000000001
result is 0000000000000000000000000000000000000000000000000000000000000101
ALUCC is 0010
SrcA is 0000000000000000000000000000000000000000000000000000000000000000
SrcB is 0000000000000000000000000000000000000000000000000000000000001011
result is 0000000000000000000000000000000000000000000000000000000000000001
ALUCC is 0010
SrcA is 0000000000000000000000000000000000000000000000000000000000000000
SrcB is 0000000000000000000000000000000000000000000000000000000000110000
result is 0000000000000000000000000000000000000000000000000000000000001011
ALUCC is 0010
SrcA is 0000000000000000000000000000000000000000000000000000000000000000
SrcB is 0000000000000000000000000000000000000000000000000000000101100000
result is 0000000000000000000000000000000000000000000000000000000000110000
ALUCC is 0010
SrcA is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
SrcB is 0000000000000000000000000000000000000000000000000000000101100000
result is 0000000000000000000000000000000000000000000000000000000101100000
ALUCC is xxxx
SrcA is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
SrcB is 0000000000000000000000000000000000000000000000000000000101100000
result is 0000000000000000000000000000000000000000000000000000000101100000
ALUCC is xxxx
SrcA is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
SrcB is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
result is 0000000000000000000000000000000000000000000000000000000101100000
set_property top Instructionmemory_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/OneDrive/EECS 31L/Final/RISCV/RISCV.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Instructionmemory_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/OneDrive/EECS 31L/Final/RISCV/RISCV.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj Instructionmemory_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/OneDrive/EECS 31L/Final/Instructionmemory_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instructionmemory_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/OneDrive/EECS 31L/Final/RISCV/RISCV.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 362ef4467f4c4d46b491438db21805f4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Instructionmemory_tb_behav xil_defaultlib.Instructionmemory_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-426] cannot find port reset on this module [D:/OneDrive/EECS 31L/Final/Instructionmemory_tb.sv:41]
ERROR: [VRFC 10-426] cannot find port clk on this module [D:/OneDrive/EECS 31L/Final/Instructionmemory_tb.sv:40]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/OneDrive/EECS 31L/Final/RISCV/RISCV.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/OneDrive/EECS 31L/Final/RISCV/RISCV.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/OneDrive/EECS 31L/Final/RISCV/RISCV.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Instructionmemory_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/OneDrive/EECS 31L/Final/RISCV/RISCV.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj Instructionmemory_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/OneDrive/EECS 31L/Final/instructionmemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionmemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/OneDrive/EECS 31L/Final/Instructionmemory_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instructionmemory_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/OneDrive/EECS 31L/Final/RISCV/RISCV.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 362ef4467f4c4d46b491438db21805f4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Instructionmemory_tb_behav xil_defaultlib.Instructionmemory_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-1546] variable ra might have multiple concurrent drivers [D:/OneDrive/EECS 31L/Final/Instructionmemory_tb.sv:36]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/OneDrive/EECS 31L/Final/RISCV/RISCV.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/OneDrive/EECS 31L/Final/RISCV/RISCV.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Dec  8 17:29:19 2017...
