$version Generated by VerilatedVcd $end
$date Tue Mar  8 09:17:37 2022
 $end
$timescale   1ns $end

 $scope module TOP $end
  $var wire  1 A# clk $end
  $var wire  1 I# r_enable $end
  $var wire 32 q# r_out [31:0] $end
  $var wire  5 Y# r_select [4:0] $end
  $var wire  1 y# valid $end
  $var wire  1 Q# w_enable $end
  $var wire  5 a# w_select [4:0] $end
  $var wire 32 i# w_val [31:0] $end
  $scope module regfile $end
   $var wire 32 #$ WIDTH [31:0] $end
   $var wire  1 A# clk $end
   $var wire  1 I# r_enable $end
   $var wire  1 K r_enable_reg $end
   $var wire 32 [ r_file(0) [31:0] $end
   $var wire 32 \ r_file(1) [31:0] $end
   $var wire 32 e r_file(10) [31:0] $end
   $var wire 32 f r_file(11) [31:0] $end
   $var wire 32 g r_file(12) [31:0] $end
   $var wire 32 h r_file(13) [31:0] $end
   $var wire 32 i r_file(14) [31:0] $end
   $var wire 32 j r_file(15) [31:0] $end
   $var wire 32 k r_file(16) [31:0] $end
   $var wire 32 l r_file(17) [31:0] $end
   $var wire 32 m r_file(18) [31:0] $end
   $var wire 32 n r_file(19) [31:0] $end
   $var wire 32 ] r_file(2) [31:0] $end
   $var wire 32 o r_file(20) [31:0] $end
   $var wire 32 p r_file(21) [31:0] $end
   $var wire 32 q r_file(22) [31:0] $end
   $var wire 32 r r_file(23) [31:0] $end
   $var wire 32 s r_file(24) [31:0] $end
   $var wire 32 t r_file(25) [31:0] $end
   $var wire 32 u r_file(26) [31:0] $end
   $var wire 32 v r_file(27) [31:0] $end
   $var wire 32 w r_file(28) [31:0] $end
   $var wire 32 x r_file(29) [31:0] $end
   $var wire 32 ^ r_file(3) [31:0] $end
   $var wire 32 y r_file(30) [31:0] $end
   $var wire 32 z r_file(31) [31:0] $end
   $var wire 32 _ r_file(4) [31:0] $end
   $var wire 32 ` r_file(5) [31:0] $end
   $var wire 32 a r_file(6) [31:0] $end
   $var wire 32 b r_file(7) [31:0] $end
   $var wire 32 c r_file(8) [31:0] $end
   $var wire 32 d r_file(9) [31:0] $end
   $var wire 32 q# r_out [31:0] $end
   $var wire 32 ; r_out_reg [31:0] $end
   $var wire  5 Y# r_select [4:0] $end
   $var wire  5 # r_select_reg [4:0] $end
   $var wire  1 y# valid $end
   $var wire  1 C valid_reg $end
   $var wire  1 Q# w_enable $end
   $var wire  1 S w_enable_reg $end
   $var wire  5 a# w_select [4:0] $end
   $var wire  5 + w_select_reg [4:0] $end
   $var wire 32 i# w_val [31:0] $end
   $var wire 32 3 w_val_reg [31:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b00000 #
b00000 +
b00000000000000000000000000000000 3
b00000000000000000000000000000000 ;
0C
0K
0S
b00000000000000000000000000000000 [
b00000000000000000000000000000000 \
b00000000000000000000000000000000 ]
b00000000000000000000000000000000 ^
b00000000000000000000000000000000 _
b00000000000000000000000000000000 `
b00000000000000000000000000000000 a
b00000000000000000000000000000000 b
b00000000000000000000000000000000 c
b00000000000000000000000000000000 d
b00000000000000000000000000000000 e
b00000000000000000000000000000000 f
b00000000000000000000000000000000 g
b00000000000000000000000000000000 h
b00000000000000000000000000000000 i
b00000000000000000000000000000000 j
b00000000000000000000000000000000 k
b00000000000000000000000000000000 l
b00000000000000000000000000000000 m
b00000000000000000000000000000000 n
b00000000000000000000000000000000 o
b00000000000000000000000000000000 p
b00000000000000000000000000000000 q
b00000000000000000000000000000000 r
b00000000000000000000000000000000 s
b00000000000000000000000000000000 t
b00000000000000000000000000000000 u
b00000000000000000000000000000000 v
b00000000000000000000000000000000 w
b00000000000000000000000000000000 x
b00000000000000000000000000000000 y
b00000000000000000000000000000000 z
1A#
0I#
1Q#
b00110 Y#
b00110 a#
b00000000000000000000000001111011 i#
b00000000000000000000000000000000 q#
0y#
b00000000000000000000000000100000 #$
#1
0A#
#2
b00110 #
b00110 +
b00000000000000000000000001111011 3
1S
1A#
1I#
0Q#
#3
0A#
#4
1C
1K
0S
b00000000000000000000000001111011 a
1A#
1y#
#5
0A#
#6
b00000000000000000000000001111011 ;
1A#
b00000000000000000000000001111011 q#
#7
0A#
#8
1A#
#9
0A#
#10
1A#
#11
0A#
#12
1A#
#13
0A#
#14
1A#
#15
0A#
#16
1A#
#17
0A#
#18
1A#
#19
0A#
