// Seed: 1855203248
module module_0 (
    input logic id_0,
    output logic id_1,
    input id_2,
    output id_3,
    input id_4,
    input logic id_5
);
  always @(id_2 or posedge (1)) id_3 = id_2;
  assign id_3 = 1'b0;
  logic id_6 = id_0;
  logic id_7;
  assign id_7 = id_2;
  type_17(
      1'b0, 1 - {1'b0, 1 - 1'b0}
  );
  logic id_8;
  logic id_9;
  assign id_8 = 1;
  logic id_10;
  logic id_11;
  assign id_8 = id_8;
  logic id_12;
endmodule
