--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml round_robin.twx round_robin.ncd -o round_robin.twr
round_robin.pcf

Design file:              round_robin.ncd
Physical constraint file: round_robin.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
direction<0>|    0.368(R)|      FAST  |    1.816(R)|      SLOW  |clk_BUFGP         |   0.000|
direction<1>|    0.324(R)|      FAST  |    1.717(R)|      SLOW  |clk_BUFGP         |   0.000|
direction<2>|    0.347(R)|      FAST  |    2.294(R)|      SLOW  |clk_BUFGP         |   0.000|
request_E<0>|    0.072(R)|      FAST  |    1.695(R)|      SLOW  |clk_BUFGP         |   0.000|
request_E<1>|    0.230(R)|      FAST  |    1.816(R)|      SLOW  |clk_BUFGP         |   0.000|
request_E<2>|    0.219(R)|      FAST  |    1.713(R)|      SLOW  |clk_BUFGP         |   0.000|
request_L<0>|    0.151(R)|      FAST  |    1.731(R)|      SLOW  |clk_BUFGP         |   0.000|
request_L<1>|    0.225(R)|      FAST  |    1.754(R)|      SLOW  |clk_BUFGP         |   0.000|
request_L<2>|    0.059(R)|      FAST  |    2.009(R)|      SLOW  |clk_BUFGP         |   0.000|
request_N<0>|    0.042(R)|      FAST  |    1.629(R)|      SLOW  |clk_BUFGP         |   0.000|
request_N<1>|   -0.114(R)|      FAST  |    1.851(R)|      SLOW  |clk_BUFGP         |   0.000|
request_N<2>|   -0.110(R)|      FAST  |    1.826(R)|      SLOW  |clk_BUFGP         |   0.000|
request_S<0>|   -0.124(R)|      FAST  |    2.064(R)|      SLOW  |clk_BUFGP         |   0.000|
request_S<1>|    0.090(R)|      FAST  |    2.286(R)|      SLOW  |clk_BUFGP         |   0.000|
request_S<2>|   -0.222(R)|      FAST  |    2.139(R)|      SLOW  |clk_BUFGP         |   0.000|
request_W<0>|    0.164(R)|      FAST  |    1.491(R)|      SLOW  |clk_BUFGP         |   0.000|
request_W<1>|    0.123(R)|      FAST  |    1.581(R)|      SLOW  |clk_BUFGP         |   0.000|
request_W<2>|   -0.046(R)|      FAST  |    1.811(R)|      SLOW  |clk_BUFGP         |   0.000|
rst         |   -0.342(R)|      FAST  |    2.291(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
select<0>   |         7.668(R)|      SLOW  |         3.177(R)|      FAST  |clk_BUFGP         |   0.000|
select<1>   |         7.795(R)|      SLOW  |         3.222(R)|      FAST  |clk_BUFGP         |   0.000|
select<2>   |         7.811(R)|      SLOW  |         3.233(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.477|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sat Dec 03 23:04:03 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4950 MB



