{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Full Version " "Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 30 16:05:11 2017 " "Info: Processing started: Mon Oct 30 16:05:11 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off dffe_project -c dffe_project --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off dffe_project -c dffe_project --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "dffe_project.bdf" "" { Schematic "H:/Students/Digital/Qua/UART/dffe_project/dffe_project.bdf" { { 296 280 448 312 "CLK" "" } } } } { "d:/programs/altera/9.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/programs/altera/9.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CLK " "Info: No valid register-to-register data paths exist for clock \"CLK\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "inst ENA CLK 3.382 ns register " "Info: tsu for register \"inst\" (data pin = \"ENA\", clock pin = \"CLK\") is 3.382 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.329 ns + Longest pin register " "Info: + Longest pin to register delay is 5.329 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns ENA 1 PIN PIN_Y3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_Y3; Fanout = 1; PIN Node = 'ENA'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENA } "NODE_NAME" } } { "dffe_project.bdf" "" { Schematic "H:/Students/Digital/Qua/UART/dffe_project/dffe_project.bdf" { { 312 280 448 328 "ENA" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.763 ns) + CELL(0.746 ns) 5.329 ns inst 2 REG LCFF_X61_Y9_N1 1 " "Info: 2: + IC(3.763 ns) + CELL(0.746 ns) = 5.329 ns; Loc. = LCFF_X61_Y9_N1; Fanout = 1; REG Node = 'inst'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "4.509 ns" { ENA inst } "NODE_NAME" } } { "dffe_project.bdf" "" { Schematic "H:/Students/Digital/Qua/UART/dffe_project/dffe_project.bdf" { { 264 448 512 344 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.566 ns ( 29.39 % ) " "Info: Total cell delay = 1.566 ns ( 29.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.763 ns ( 70.61 % ) " "Info: Total interconnect delay = 3.763 ns ( 70.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "5.329 ns" { ENA inst } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "5.329 ns" { ENA {} ENA~combout {} inst {} } { 0.000ns 0.000ns 3.763ns } { 0.000ns 0.820ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "dffe_project.bdf" "" { Schematic "H:/Students/Digital/Qua/UART/dffe_project/dffe_project.bdf" { { 264 448 512 344 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.037 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 2.037 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns CLK 1 CLK PIN_Y2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_Y2; Fanout = 1; CLK Node = 'CLK'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "dffe_project.bdf" "" { Schematic "H:/Students/Digital/Qua/UART/dffe_project/dffe_project.bdf" { { 296 280 448 312 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.589 ns) + CELL(0.618 ns) 2.037 ns inst 2 REG LCFF_X61_Y9_N1 1 " "Info: 2: + IC(0.589 ns) + CELL(0.618 ns) = 2.037 ns; Loc. = LCFF_X61_Y9_N1; Fanout = 1; REG Node = 'inst'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "1.207 ns" { CLK inst } "NODE_NAME" } } { "dffe_project.bdf" "" { Schematic "H:/Students/Digital/Qua/UART/dffe_project/dffe_project.bdf" { { 264 448 512 344 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.448 ns ( 71.08 % ) " "Info: Total cell delay = 1.448 ns ( 71.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.589 ns ( 28.92 % ) " "Info: Total interconnect delay = 0.589 ns ( 28.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.037 ns" { CLK inst } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "2.037 ns" { CLK {} CLK~combout {} inst {} } { 0.000ns 0.000ns 0.589ns } { 0.000ns 0.830ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "5.329 ns" { ENA inst } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "5.329 ns" { ENA {} ENA~combout {} inst {} } { 0.000ns 0.000ns 3.763ns } { 0.000ns 0.820ns 0.746ns } "" } } { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.037 ns" { CLK inst } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "2.037 ns" { CLK {} CLK~combout {} inst {} } { 0.000ns 0.000ns 0.589ns } { 0.000ns 0.830ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK Q inst 4.577 ns register " "Info: tco from clock \"CLK\" to destination pin \"Q\" through register \"inst\" is 4.577 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.037 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 2.037 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns CLK 1 CLK PIN_Y2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_Y2; Fanout = 1; CLK Node = 'CLK'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "dffe_project.bdf" "" { Schematic "H:/Students/Digital/Qua/UART/dffe_project/dffe_project.bdf" { { 296 280 448 312 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.589 ns) + CELL(0.618 ns) 2.037 ns inst 2 REG LCFF_X61_Y9_N1 1 " "Info: 2: + IC(0.589 ns) + CELL(0.618 ns) = 2.037 ns; Loc. = LCFF_X61_Y9_N1; Fanout = 1; REG Node = 'inst'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "1.207 ns" { CLK inst } "NODE_NAME" } } { "dffe_project.bdf" "" { Schematic "H:/Students/Digital/Qua/UART/dffe_project/dffe_project.bdf" { { 264 448 512 344 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.448 ns ( 71.08 % ) " "Info: Total cell delay = 1.448 ns ( 71.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.589 ns ( 28.92 % ) " "Info: Total interconnect delay = 0.589 ns ( 28.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.037 ns" { CLK inst } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "2.037 ns" { CLK {} CLK~combout {} inst {} } { 0.000ns 0.000ns 0.589ns } { 0.000ns 0.830ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "dffe_project.bdf" "" { Schematic "H:/Students/Digital/Qua/UART/dffe_project/dffe_project.bdf" { { 264 448 512 344 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.446 ns + Longest register pin " "Info: + Longest register to pin delay is 2.446 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst 1 REG LCFF_X61_Y9_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X61_Y9_N1; Fanout = 1; REG Node = 'inst'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst } "NODE_NAME" } } { "dffe_project.bdf" "" { Schematic "H:/Students/Digital/Qua/UART/dffe_project/dffe_project.bdf" { { 264 448 512 344 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.322 ns) + CELL(2.124 ns) 2.446 ns Q 2 PIN PIN_U5 0 " "Info: 2: + IC(0.322 ns) + CELL(2.124 ns) = 2.446 ns; Loc. = PIN_U5; Fanout = 0; PIN Node = 'Q'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.446 ns" { inst Q } "NODE_NAME" } } { "dffe_project.bdf" "" { Schematic "H:/Students/Digital/Qua/UART/dffe_project/dffe_project.bdf" { { 280 512 688 296 "Q" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.124 ns ( 86.84 % ) " "Info: Total cell delay = 2.124 ns ( 86.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.322 ns ( 13.16 % ) " "Info: Total interconnect delay = 0.322 ns ( 13.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.446 ns" { inst Q } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "2.446 ns" { inst {} Q {} } { 0.000ns 0.322ns } { 0.000ns 2.124ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.037 ns" { CLK inst } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "2.037 ns" { CLK {} CLK~combout {} inst {} } { 0.000ns 0.000ns 0.589ns } { 0.000ns 0.830ns 0.618ns } "" } } { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.446 ns" { inst Q } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "2.446 ns" { inst {} Q {} } { 0.000ns 0.322ns } { 0.000ns 2.124ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "inst D CLK -2.298 ns register " "Info: th for register \"inst\" (data pin = \"D\", clock pin = \"CLK\") is -2.298 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.037 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 2.037 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns CLK 1 CLK PIN_Y2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_Y2; Fanout = 1; CLK Node = 'CLK'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "dffe_project.bdf" "" { Schematic "H:/Students/Digital/Qua/UART/dffe_project/dffe_project.bdf" { { 296 280 448 312 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.589 ns) + CELL(0.618 ns) 2.037 ns inst 2 REG LCFF_X61_Y9_N1 1 " "Info: 2: + IC(0.589 ns) + CELL(0.618 ns) = 2.037 ns; Loc. = LCFF_X61_Y9_N1; Fanout = 1; REG Node = 'inst'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "1.207 ns" { CLK inst } "NODE_NAME" } } { "dffe_project.bdf" "" { Schematic "H:/Students/Digital/Qua/UART/dffe_project/dffe_project.bdf" { { 264 448 512 344 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.448 ns ( 71.08 % ) " "Info: Total cell delay = 1.448 ns ( 71.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.589 ns ( 28.92 % ) " "Info: Total interconnect delay = 0.589 ns ( 28.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.037 ns" { CLK inst } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "2.037 ns" { CLK {} CLK~combout {} inst {} } { 0.000ns 0.000ns 0.589ns } { 0.000ns 0.830ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "dffe_project.bdf" "" { Schematic "H:/Students/Digital/Qua/UART/dffe_project/dffe_project.bdf" { { 264 448 512 344 "inst" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.484 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.484 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns D 1 PIN PIN_Y1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_Y1; Fanout = 1; PIN Node = 'D'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { D } "NODE_NAME" } } { "dffe_project.bdf" "" { Schematic "H:/Students/Digital/Qua/UART/dffe_project/dffe_project.bdf" { { 280 280 448 296 "D" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.446 ns) + CELL(0.053 ns) 4.329 ns inst~feeder 2 COMB LCCOMB_X61_Y9_N0 1 " "Info: 2: + IC(3.446 ns) + CELL(0.053 ns) = 4.329 ns; Loc. = LCCOMB_X61_Y9_N0; Fanout = 1; COMB Node = 'inst~feeder'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.499 ns" { D inst~feeder } "NODE_NAME" } } { "dffe_project.bdf" "" { Schematic "H:/Students/Digital/Qua/UART/dffe_project/dffe_project.bdf" { { 264 448 512 344 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 4.484 ns inst 3 REG LCFF_X61_Y9_N1 1 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 4.484 ns; Loc. = LCFF_X61_Y9_N1; Fanout = 1; REG Node = 'inst'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { inst~feeder inst } "NODE_NAME" } } { "dffe_project.bdf" "" { Schematic "H:/Students/Digital/Qua/UART/dffe_project/dffe_project.bdf" { { 264 448 512 344 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.038 ns ( 23.15 % ) " "Info: Total cell delay = 1.038 ns ( 23.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.446 ns ( 76.85 % ) " "Info: Total interconnect delay = 3.446 ns ( 76.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "4.484 ns" { D inst~feeder inst } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "4.484 ns" { D {} D~combout {} inst~feeder {} inst {} } { 0.000ns 0.000ns 3.446ns 0.000ns } { 0.000ns 0.830ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.037 ns" { CLK inst } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "2.037 ns" { CLK {} CLK~combout {} inst {} } { 0.000ns 0.000ns 0.589ns } { 0.000ns 0.830ns 0.618ns } "" } } { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "4.484 ns" { D inst~feeder inst } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "4.484 ns" { D {} D~combout {} inst~feeder {} inst {} } { 0.000ns 0.000ns 3.446ns 0.000ns } { 0.000ns 0.830ns 0.053ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "176 " "Info: Peak virtual memory: 176 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 30 16:05:11 2017 " "Info: Processing ended: Mon Oct 30 16:05:11 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
