// Seed: 937538115
module module_0;
  initial begin : LABEL_0
    id_1 <= 1'b0;
  end
endmodule
module module_1 (
    id_1
);
  output wire id_1;
  wire id_2;
  wire id_3;
  assign id_2 = id_2;
  wire id_4;
  wire id_5;
  module_0 modCall_1 ();
  wire id_6;
  wire id_7;
endmodule
module module_2 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  wire id_3;
  wire id_4;
  integer id_5;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  logic [7:0] id_6;
  specify
    if (1) (posedge id_7 *> (id_8 +: 1)) = ('b0 : 1 == id_7  : id_4, id_2);
    specparam id_9 = id_3;
  endspecify
  assign id_6[1] = 1 == 1'b0;
endmodule
