Analysis & Synthesis report for dff1
Tue Oct 23 20:52:19 2018
Quartus II 64-Bit Version 14.1.0 Build 186 12/03/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. General Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Source assignments for memoria:inst1|altsyncram:altsyncram_component|altsyncram_1h14:auto_generated
 13. Parameter Settings for User Entity Instance: memoria:inst1|altsyncram:altsyncram_component
 14. Parameter Settings for User Entity Instance: debouncer:inst8
 15. Parameter Settings for User Entity Instance: debouncer:inst
 16. altsyncram Parameter Settings by Entity Instance
 17. Post-Synthesis Netlist Statistics for Top Partition
 18. Elapsed Time Per Partition
 19. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+---------------------------------+--------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Oct 23 20:52:19 2018      ;
; Quartus II 64-Bit Version       ; 14.1.0 Build 186 12/03/2014 SJ Web Edition ;
; Revision Name                   ; dff1                                       ;
; Top-level Entity Name           ; projeto_final_cpu                          ;
; Family                          ; Cyclone V                                  ;
; Logic utilization (in ALMs)     ; N/A                                        ;
; Total registers                 ; 52                                         ;
; Total pins                      ; 56                                         ;
; Total virtual pins              ; 0                                          ;
; Total block memory bits         ; 4,096                                      ;
; Total DSP Blocks                ; 0                                          ;
; Total HSSI RX PCSs              ; 0                                          ;
; Total HSSI PMA RX Deserializers ; 0                                          ;
; Total HSSI TX PCSs              ; 0                                          ;
; Total HSSI PMA TX Serializers   ; 0                                          ;
; Total PLLs                      ; 0                                          ;
; Total DLLs                      ; 0                                          ;
+---------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEBA4F23C7        ;                    ;
; Top-level entity name                                                           ; projeto_final_cpu  ; dff1               ;
; Family name                                                                     ; Cyclone V          ; Cyclone IV GX      ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-8         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                          ;
+----------------------------------+-----------------+------------------------------------------+-----------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                                ; File Name with Absolute Path                                          ; Library ;
+----------------------------------+-----------------+------------------------------------------+-----------------------------------------------------------------------+---------+
; Memória01.mif                    ; yes             ; User Memory Initialization File          ; C:/Users/10724239/Downloads/ultimo_esquematico/Memória01.mif          ;         ;
; end_project.bdf                  ; yes             ; User Block Diagram/Schematic File        ; C:/Users/10724239/Downloads/ultimo_esquematico/end_project.bdf        ;         ;
; debouncer.v                      ; yes             ; User Verilog HDL File                    ; C:/Users/10724239/Downloads/ultimo_esquematico/debouncer.v            ;         ;
; assincrono.bdf                   ; yes             ; User Block Diagram/Schematic File        ; C:/Users/10724239/Downloads/ultimo_esquematico/assincrono.bdf         ;         ;
; projeto_final_cpu.bdf            ; yes             ; User Block Diagram/Schematic File        ; C:/Users/10724239/Downloads/ultimo_esquematico/projeto_final_cpu.bdf  ;         ;
; memoria.vhd                      ; yes             ; User Wizard-Generated File               ; C:/Users/10724239/Downloads/ultimo_esquematico/memoria.vhd            ;         ;
; reg_dest1.bdf                    ; yes             ; User Block Diagram/Schematic File        ; C:/Users/10724239/Downloads/ultimo_esquematico/reg_dest1.bdf          ;         ;
; agoravai.bdf                     ; yes             ; Auto-Found Block Diagram/Schematic File  ; C:/Users/10724239/Downloads/ultimo_esquematico/agoravai.bdf           ;         ;
; sega.bdf                         ; yes             ; Auto-Found Block Diagram/Schematic File  ; C:/Users/10724239/Downloads/ultimo_esquematico/sega.bdf               ;         ;
; segb.bdf                         ; yes             ; Auto-Found Block Diagram/Schematic File  ; C:/Users/10724239/Downloads/ultimo_esquematico/segb.bdf               ;         ;
; segc.bdf                         ; yes             ; Auto-Found Block Diagram/Schematic File  ; C:/Users/10724239/Downloads/ultimo_esquematico/segc.bdf               ;         ;
; segd.bdf                         ; yes             ; Auto-Found Block Diagram/Schematic File  ; C:/Users/10724239/Downloads/ultimo_esquematico/segd.bdf               ;         ;
; sege.bdf                         ; yes             ; Auto-Found Block Diagram/Schematic File  ; C:/Users/10724239/Downloads/ultimo_esquematico/sege.bdf               ;         ;
; segf.bdf                         ; yes             ; Auto-Found Block Diagram/Schematic File  ; C:/Users/10724239/Downloads/ultimo_esquematico/segf.bdf               ;         ;
; segg.bdf                         ; yes             ; Auto-Found Block Diagram/Schematic File  ; C:/Users/10724239/Downloads/ultimo_esquematico/segg.bdf               ;         ;
; reg_paralelo.bdf                 ; yes             ; Auto-Found Block Diagram/Schematic File  ; C:/Users/10724239/Downloads/ultimo_esquematico/reg_paralelo.bdf       ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                             ; c:/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf         ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                             ; c:/altera/14.1/quartus/libraries/megafunctions/stratix_ram_block.inc  ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                             ; c:/altera/14.1/quartus/libraries/megafunctions/lpm_mux.inc            ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                             ; c:/altera/14.1/quartus/libraries/megafunctions/lpm_decode.inc         ;         ;
; aglobal141.inc                   ; yes             ; Megafunction                             ; c:/altera/14.1/quartus/libraries/megafunctions/aglobal141.inc         ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                             ; c:/altera/14.1/quartus/libraries/megafunctions/a_rdenreg.inc          ;         ;
; altrom.inc                       ; yes             ; Megafunction                             ; c:/altera/14.1/quartus/libraries/megafunctions/altrom.inc             ;         ;
; altram.inc                       ; yes             ; Megafunction                             ; c:/altera/14.1/quartus/libraries/megafunctions/altram.inc             ;         ;
; altdpram.inc                     ; yes             ; Megafunction                             ; c:/altera/14.1/quartus/libraries/megafunctions/altdpram.inc           ;         ;
; db/altsyncram_1h14.tdf           ; yes             ; Auto-Generated Megafunction              ; C:/Users/10724239/Downloads/ultimo_esquematico/db/altsyncram_1h14.tdf ;         ;
; uc1.bdf                          ; yes             ; Auto-Found Block Diagram/Schematic File  ; C:/Users/10724239/Downloads/ultimo_esquematico/uc1.bdf                ;         ;
; mux_level2.bdf                   ; yes             ; Auto-Found Block Diagram/Schematic File  ; C:/Users/10724239/Downloads/ultimo_esquematico/mux_level2.bdf         ;         ;
; mux_uni.bdf                      ; yes             ; Auto-Found Block Diagram/Schematic File  ; C:/Users/10724239/Downloads/ultimo_esquematico/mux_uni.bdf            ;         ;
; somatore4.bdf                    ; yes             ; Auto-Found Block Diagram/Schematic File  ; C:/Users/10724239/Downloads/ultimo_esquematico/somatore4.bdf          ;         ;
; somatore.bdf                     ; yes             ; Auto-Found Block Diagram/Schematic File  ; C:/Users/10724239/Downloads/ultimo_esquematico/somatore.bdf           ;         ;
; multiplicador.bdf                ; yes             ; Auto-Found Block Diagram/Schematic File  ; C:/Users/10724239/Downloads/ultimo_esquematico/multiplicador.bdf      ;         ;
; somadorcompleto.bdf              ; yes             ; Auto-Found Block Diagram/Schematic File  ; C:/Users/10724239/Downloads/ultimo_esquematico/somadorcompleto.bdf    ;         ;
; comp2_block.bdf                  ; yes             ; Auto-Found Block Diagram/Schematic File  ; C:/Users/10724239/Downloads/ultimo_esquematico/comp2_block.bdf        ;         ;
; divisor_complete1.bdf            ; yes             ; Auto-Found Block Diagram/Schematic File  ; C:/Users/10724239/Downloads/ultimo_esquematico/divisor_complete1.bdf  ;         ;
; divisor_1bit.bdf                 ; yes             ; Auto-Found Block Diagram/Schematic File  ; C:/Users/10724239/Downloads/ultimo_esquematico/divisor_1bit.bdf       ;         ;
; regselector.bdf                  ; yes             ; Auto-Found Block Diagram/Schematic File  ; C:/Users/10724239/Downloads/ultimo_esquematico/regselector.bdf        ;         ;
+----------------------------------+-----------------+------------------------------------------+-----------------------------------------------------------------------+---------+


+---------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                         ;
+---------------------------------------------+-----------------------+
; Resource                                    ; Usage                 ;
+---------------------------------------------+-----------------------+
; Estimate of Logic utilization (ALMs needed) ; 93                    ;
;                                             ;                       ;
; Combinational ALUT usage for logic          ; 175                   ;
;     -- 7 input functions                    ; 0                     ;
;     -- 6 input functions                    ; 10                    ;
;     -- 5 input functions                    ; 14                    ;
;     -- 4 input functions                    ; 73                    ;
;     -- <=3 input functions                  ; 78                    ;
;                                             ;                       ;
; Dedicated logic registers                   ; 52                    ;
;                                             ;                       ;
; I/O pins                                    ; 56                    ;
; Total MLAB memory bits                      ; 0                     ;
; Total block memory bits                     ; 4096                  ;
;                                             ;                       ;
; Total DSP Blocks                            ; 0                     ;
;                                             ;                       ;
; Maximum fan-out node                        ; clock_debouncer~input ;
; Maximum fan-out                             ; 36                    ;
; Total fan-out                               ; 1071                  ;
; Average fan-out                             ; 3.02                  ;
+---------------------------------------------+-----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                  ;
+-------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                             ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------+--------------+
; |projeto_final_cpu                        ; 175 (0)           ; 52 (0)       ; 4096              ; 0          ; 56   ; 0            ; |projeto_final_cpu                                                                              ; work         ;
;    |RegSelector:inst6|                    ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |projeto_final_cpu|RegSelector:inst6                                                            ; work         ;
;    |agoravai:inst11|                      ; 7 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |projeto_final_cpu|agoravai:inst11                                                              ; work         ;
;       |SegA:inst321|                      ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |projeto_final_cpu|agoravai:inst11|SegA:inst321                                                 ; work         ;
;       |SegB:inst2|                        ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |projeto_final_cpu|agoravai:inst11|SegB:inst2                                                   ; work         ;
;       |SegC:inst3|                        ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |projeto_final_cpu|agoravai:inst11|SegC:inst3                                                   ; work         ;
;       |SegD:inst4|                        ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |projeto_final_cpu|agoravai:inst11|SegD:inst4                                                   ; work         ;
;       |SegE:inst5|                        ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |projeto_final_cpu|agoravai:inst11|SegE:inst5                                                   ; work         ;
;       |SegF:inst6|                        ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |projeto_final_cpu|agoravai:inst11|SegF:inst6                                                   ; work         ;
;       |SegG:inst7|                        ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |projeto_final_cpu|agoravai:inst11|SegG:inst7                                                   ; work         ;
;    |agoravai:inst12|                      ; 7 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |projeto_final_cpu|agoravai:inst12                                                              ; work         ;
;       |SegA:inst321|                      ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |projeto_final_cpu|agoravai:inst12|SegA:inst321                                                 ; work         ;
;       |SegB:inst2|                        ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |projeto_final_cpu|agoravai:inst12|SegB:inst2                                                   ; work         ;
;       |SegC:inst3|                        ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |projeto_final_cpu|agoravai:inst12|SegC:inst3                                                   ; work         ;
;       |SegD:inst4|                        ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |projeto_final_cpu|agoravai:inst12|SegD:inst4                                                   ; work         ;
;       |SegE:inst5|                        ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |projeto_final_cpu|agoravai:inst12|SegE:inst5                                                   ; work         ;
;       |SegF:inst6|                        ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |projeto_final_cpu|agoravai:inst12|SegF:inst6                                                   ; work         ;
;       |SegG:inst7|                        ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |projeto_final_cpu|agoravai:inst12|SegG:inst7                                                   ; work         ;
;    |agoravai:inst13|                      ; 7 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |projeto_final_cpu|agoravai:inst13                                                              ; work         ;
;       |SegA:inst321|                      ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |projeto_final_cpu|agoravai:inst13|SegA:inst321                                                 ; work         ;
;       |SegB:inst2|                        ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |projeto_final_cpu|agoravai:inst13|SegB:inst2                                                   ; work         ;
;       |SegC:inst3|                        ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |projeto_final_cpu|agoravai:inst13|SegC:inst3                                                   ; work         ;
;       |SegD:inst4|                        ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |projeto_final_cpu|agoravai:inst13|SegD:inst4                                                   ; work         ;
;       |SegE:inst5|                        ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |projeto_final_cpu|agoravai:inst13|SegE:inst5                                                   ; work         ;
;       |SegF:inst6|                        ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |projeto_final_cpu|agoravai:inst13|SegF:inst6                                                   ; work         ;
;       |SegG:inst7|                        ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |projeto_final_cpu|agoravai:inst13|SegG:inst7                                                   ; work         ;
;    |agoravai:inst14|                      ; 7 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |projeto_final_cpu|agoravai:inst14                                                              ; work         ;
;       |SegA:inst321|                      ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |projeto_final_cpu|agoravai:inst14|SegA:inst321                                                 ; work         ;
;       |SegB:inst2|                        ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |projeto_final_cpu|agoravai:inst14|SegB:inst2                                                   ; work         ;
;       |SegC:inst3|                        ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |projeto_final_cpu|agoravai:inst14|SegC:inst3                                                   ; work         ;
;       |SegD:inst4|                        ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |projeto_final_cpu|agoravai:inst14|SegD:inst4                                                   ; work         ;
;       |SegE:inst5|                        ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |projeto_final_cpu|agoravai:inst14|SegE:inst5                                                   ; work         ;
;       |SegF:inst6|                        ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |projeto_final_cpu|agoravai:inst14|SegF:inst6                                                   ; work         ;
;       |SegG:inst7|                        ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |projeto_final_cpu|agoravai:inst14|SegG:inst7                                                   ; work         ;
;    |agoravai:inst4|                       ; 7 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |projeto_final_cpu|agoravai:inst4                                                               ; work         ;
;       |SegA:inst321|                      ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |projeto_final_cpu|agoravai:inst4|SegA:inst321                                                  ; work         ;
;       |SegB:inst2|                        ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |projeto_final_cpu|agoravai:inst4|SegB:inst2                                                    ; work         ;
;       |SegC:inst3|                        ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |projeto_final_cpu|agoravai:inst4|SegC:inst3                                                    ; work         ;
;       |SegD:inst4|                        ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |projeto_final_cpu|agoravai:inst4|SegD:inst4                                                    ; work         ;
;       |SegE:inst5|                        ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |projeto_final_cpu|agoravai:inst4|SegE:inst5                                                    ; work         ;
;       |SegF:inst6|                        ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |projeto_final_cpu|agoravai:inst4|SegF:inst6                                                    ; work         ;
;       |SegG:inst7|                        ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |projeto_final_cpu|agoravai:inst4|SegG:inst7                                                    ; work         ;
;    |agoravai:inst7|                       ; 8 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |projeto_final_cpu|agoravai:inst7                                                               ; work         ;
;       |SegA:inst321|                      ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |projeto_final_cpu|agoravai:inst7|SegA:inst321                                                  ; work         ;
;       |SegB:inst2|                        ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |projeto_final_cpu|agoravai:inst7|SegB:inst2                                                    ; work         ;
;       |SegC:inst3|                        ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |projeto_final_cpu|agoravai:inst7|SegC:inst3                                                    ; work         ;
;       |SegD:inst4|                        ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |projeto_final_cpu|agoravai:inst7|SegD:inst4                                                    ; work         ;
;       |SegE:inst5|                        ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |projeto_final_cpu|agoravai:inst7|SegE:inst5                                                    ; work         ;
;       |SegF:inst6|                        ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |projeto_final_cpu|agoravai:inst7|SegF:inst6                                                    ; work         ;
;       |SegG:inst7|                        ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |projeto_final_cpu|agoravai:inst7|SegG:inst7                                                    ; work         ;
;    |assincrono:inst17|                    ; 48 (48)           ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |projeto_final_cpu|assincrono:inst17                                                            ; work         ;
;    |debouncer:inst8|                      ; 26 (26)           ; 18 (18)      ; 0                 ; 0          ; 0    ; 0            ; |projeto_final_cpu|debouncer:inst8                                                              ; work         ;
;    |debouncer:inst|                       ; 26 (26)           ; 18 (18)      ; 0                 ; 0          ; 0    ; 0            ; |projeto_final_cpu|debouncer:inst                                                               ; work         ;
;    |end_project:inst991|                  ; 19 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |projeto_final_cpu|end_project:inst991                                                          ; work         ;
;       |comp2_block:inst|                  ; 4 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |projeto_final_cpu|end_project:inst991|comp2_block:inst                                         ; work         ;
;          |somatore:inst2|                 ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |projeto_final_cpu|end_project:inst991|comp2_block:inst|somatore:inst2                          ; work         ;
;          |somatore:inst3|                 ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |projeto_final_cpu|end_project:inst991|comp2_block:inst|somatore:inst3                          ; work         ;
;       |mux_level2:inst756|                ; 7 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |projeto_final_cpu|end_project:inst991|mux_level2:inst756                                       ; work         ;
;          |mux_uni:inst1|                  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |projeto_final_cpu|end_project:inst991|mux_level2:inst756|mux_uni:inst1                         ; work         ;
;          |mux_uni:inst2|                  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |projeto_final_cpu|end_project:inst991|mux_level2:inst756|mux_uni:inst2                         ; work         ;
;          |mux_uni:inst3|                  ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |projeto_final_cpu|end_project:inst991|mux_level2:inst756|mux_uni:inst3                         ; work         ;
;          |mux_uni:inst487|                ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |projeto_final_cpu|end_project:inst991|mux_level2:inst756|mux_uni:inst487                       ; work         ;
;       |somatore4:inst3|                   ; 4 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |projeto_final_cpu|end_project:inst991|somatore4:inst3                                          ; work         ;
;          |somatore:inst5|                 ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |projeto_final_cpu|end_project:inst991|somatore4:inst3|somatore:inst5                           ; work         ;
;          |somatore:inst6|                 ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |projeto_final_cpu|end_project:inst991|somatore4:inst3|somatore:inst6                           ; work         ;
;          |somatore:inst7|                 ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |projeto_final_cpu|end_project:inst991|somatore4:inst3|somatore:inst7                           ; work         ;
;       |somatore4:inst4|                   ; 4 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |projeto_final_cpu|end_project:inst991|somatore4:inst4                                          ; work         ;
;          |somatore:inst5|                 ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |projeto_final_cpu|end_project:inst991|somatore4:inst4|somatore:inst5                           ; work         ;
;          |somatore:inst6|                 ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |projeto_final_cpu|end_project:inst991|somatore4:inst4|somatore:inst6                           ; work         ;
;          |somatore:instAAA|               ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |projeto_final_cpu|end_project:inst991|somatore4:inst4|somatore:instAAA                         ; work         ;
;    |memoria:inst1|                        ; 0 (0)             ; 0 (0)        ; 4096              ; 0          ; 0    ; 0            ; |projeto_final_cpu|memoria:inst1                                                                ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 4096              ; 0          ; 0    ; 0            ; |projeto_final_cpu|memoria:inst1|altsyncram:altsyncram_component                                ; work         ;
;          |altsyncram_1h14:auto_generated| ; 0 (0)             ; 0 (0)        ; 4096              ; 0          ; 0    ; 0            ; |projeto_final_cpu|memoria:inst1|altsyncram:altsyncram_component|altsyncram_1h14:auto_generated ; work         ;
;    |reg_dest1:inst16|                     ; 8 (8)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |projeto_final_cpu|reg_dest1:inst16                                                             ; work         ;
;    |reg_paralelo:inst10|                  ; 1 (1)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |projeto_final_cpu|reg_paralelo:inst10                                                          ; work         ;
;    |reg_paralelo:inst9|                   ; 1 (1)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |projeto_final_cpu|reg_paralelo:inst9                                                           ; work         ;
+-------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+---------------+
; Name                                                                                    ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF           ;
+-----------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+---------------+
; memoria:inst1|altsyncram:altsyncram_component|altsyncram_1h14:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 256          ; 16           ; --           ; --           ; 4096 ; Memória01.mif ;
+-----------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+---------------+


+--------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                              ;
+--------+--------------+---------+--------------+--------------+----------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                  ; IP Include File ;
+--------+--------------+---------+--------------+--------------+----------------------------------+-----------------+
; Altera ; ROM: 1-PORT  ; 14.1    ; N/A          ; N/A          ; |projeto_final_cpu|memoria:inst1 ; memoria.vhd     ;
+--------+--------------+---------+--------------+--------------+----------------------------------+-----------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 52    ;
; Number of registers using Synchronous Clear  ; 32    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 52    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 32    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |projeto_final_cpu|debouncer:inst|counter[2]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |projeto_final_cpu|debouncer:inst8|counter[3] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for memoria:inst1|altsyncram:altsyncram_component|altsyncram_1h14:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memoria:inst1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                        ;
; WIDTH_A                            ; 16                   ; Signed Integer                 ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                 ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                 ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 1                    ; Signed Integer                 ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                 ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; Memória01.mif        ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_1h14      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: debouncer:inst8 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; DELAY_BITS     ; 16    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: debouncer:inst ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; DELAY_BITS     ; 16    ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                          ;
+-------------------------------------------+-----------------------------------------------+
; Name                                      ; Value                                         ;
+-------------------------------------------+-----------------------------------------------+
; Number of entity instances                ; 1                                             ;
; Entity Instance                           ; memoria:inst1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                           ;
;     -- WIDTH_A                            ; 16                                            ;
;     -- NUMWORDS_A                         ; 256                                           ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                        ;
;     -- WIDTH_B                            ; 1                                             ;
;     -- NUMWORDS_B                         ; 0                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ;
+-------------------------------------------+-----------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 52                          ;
;     CLR               ; 20                          ;
;     ENA CLR SCLR      ; 32                          ;
; arriav_lcell_comb     ; 217                         ;
;     arith             ; 32                          ;
;         1 data inputs ; 32                          ;
;     normal            ; 185                         ;
;         1 data inputs ; 42                          ;
;         2 data inputs ; 22                          ;
;         3 data inputs ; 24                          ;
;         4 data inputs ; 73                          ;
;         5 data inputs ; 14                          ;
;         6 data inputs ; 10                          ;
; boundary_port         ; 56                          ;
; stratixv_ram_block    ; 16                          ;
;                       ;                             ;
; Max LUT depth         ; 5.00                        ;
; Average LUT depth     ; 2.67                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 14.1.0 Build 186 12/03/2014 SJ Web Edition
    Info: Processing started: Tue Oct 23 20:52:05 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off dff1 -c dff1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file end_project.bdf
    Info (12023): Found entity 1: end_project
Info (12021): Found 1 design units, including 1 entities, in source file registrador.bdf
    Info (12023): Found entity 1: registrador
Info (12021): Found 1 design units, including 1 entities, in source file debouncer.v
    Info (12023): Found entity 1: debouncer
Info (12021): Found 1 design units, including 1 entities, in source file assincrono.bdf
    Info (12023): Found entity 1: assincrono
Info (12021): Found 2 design units, including 1 entities, in source file rom.vhd
    Info (12022): Found design unit 1: rom-SYN
    Info (12023): Found entity 1: rom
Info (12021): Found 1 design units, including 1 entities, in source file projeto_final_cpu.bdf
    Info (12023): Found entity 1: projeto_final_cpu
Info (12021): Found 2 design units, including 1 entities, in source file memoria.vhd
    Info (12022): Found design unit 1: memoria-SYN
    Info (12023): Found entity 1: memoria
Info (12021): Found 1 design units, including 1 entities, in source file reg_dest1.bdf
    Info (12023): Found entity 1: reg_dest1
Info (12127): Elaborating entity "projeto_final_cpu" for the top level hierarchy
Warning (12125): Using design file agoravai.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: agoravai
Info (12128): Elaborating entity "agoravai" for hierarchy "agoravai:inst4"
Warning (12125): Using design file sega.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: SegA
Info (12128): Elaborating entity "SegA" for hierarchy "agoravai:inst4|SegA:inst321"
Warning (12125): Using design file segb.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: SegB
Info (12128): Elaborating entity "SegB" for hierarchy "agoravai:inst4|SegB:inst2"
Warning (12125): Using design file segc.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: SegC
Info (12128): Elaborating entity "SegC" for hierarchy "agoravai:inst4|SegC:inst3"
Warning (12125): Using design file segd.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: SegD
Info (12128): Elaborating entity "SegD" for hierarchy "agoravai:inst4|SegD:inst4"
Warning (12125): Using design file sege.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: SegE
Info (12128): Elaborating entity "SegE" for hierarchy "agoravai:inst4|SegE:inst5"
Warning (12125): Using design file segf.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: SegF
Info (12128): Elaborating entity "SegF" for hierarchy "agoravai:inst4|SegF:inst6"
Warning (12125): Using design file segg.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: SegG
Info (12128): Elaborating entity "SegG" for hierarchy "agoravai:inst4|SegG:inst7"
Warning (12125): Using design file reg_paralelo.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: reg_paralelo
Info (12128): Elaborating entity "reg_paralelo" for hierarchy "reg_paralelo:inst10"
Info (12128): Elaborating entity "reg_dest1" for hierarchy "reg_dest1:inst16"
Info (12128): Elaborating entity "memoria" for hierarchy "memoria:inst1"
Info (12128): Elaborating entity "altsyncram" for hierarchy "memoria:inst1|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "memoria:inst1|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "memoria:inst1|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "Memória01.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1h14.tdf
    Info (12023): Found entity 1: altsyncram_1h14
Info (12128): Elaborating entity "altsyncram_1h14" for hierarchy "memoria:inst1|altsyncram:altsyncram_component|altsyncram_1h14:auto_generated"
Info (12128): Elaborating entity "debouncer" for hierarchy "debouncer:inst8"
Warning (10230): Verilog HDL assignment warning at debouncer.v(71): truncated value with size 32 to match size of target (16)
Info (12128): Elaborating entity "assincrono" for hierarchy "assincrono:inst17"
Warning (275012): Pin "PR7" overlaps another pin, block, or symbol
Warning (12125): Using design file uc1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: uc1
Info (12128): Elaborating entity "uc1" for hierarchy "uc1:inst995"
Info (12128): Elaborating entity "end_project" for hierarchy "end_project:inst991"
Warning (12125): Using design file mux_level2.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: mux_level2
Info (12128): Elaborating entity "mux_level2" for hierarchy "end_project:inst991|mux_level2:inst756"
Warning (12125): Using design file mux_uni.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: mux_uni
Info (12128): Elaborating entity "mux_uni" for hierarchy "end_project:inst991|mux_level2:inst756|mux_uni:inst487"
Warning (12125): Using design file somatore4.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: somatore4
Info (12128): Elaborating entity "somatore4" for hierarchy "end_project:inst991|somatore4:inst3"
Warning (12125): Using design file somatore.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: somatore
Info (12128): Elaborating entity "somatore" for hierarchy "end_project:inst991|somatore4:inst3|somatore:inst7"
Warning (12125): Using design file multiplicador.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: multiplicador
Info (12128): Elaborating entity "multiplicador" for hierarchy "end_project:inst991|multiplicador:inst3298"
Warning (12125): Using design file somadorcompleto.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: somadorcompleto
Info (12128): Elaborating entity "somadorcompleto" for hierarchy "end_project:inst991|multiplicador:inst3298|somadorcompleto:inst1"
Warning (12125): Using design file comp2_block.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: comp2_block
Info (12128): Elaborating entity "comp2_block" for hierarchy "end_project:inst991|multiplicador:inst3298|comp2_block:inst16"
Warning (12125): Using design file divisor_complete1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: divisor_complete1
Info (12128): Elaborating entity "divisor_complete1" for hierarchy "end_project:inst991|divisor_complete1:inst214"
Warning (12125): Using design file divisor_1bit.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: divisor_1bit
Info (12128): Elaborating entity "divisor_1bit" for hierarchy "end_project:inst991|divisor_complete1:inst214|divisor_1bit:inst54"
Warning (12125): Using design file regselector.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: RegSelector
Info (12128): Elaborating entity "RegSelector" for hierarchy "RegSelector:inst6"
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "assincrono:inst17|inst" is converted into an equivalent circuit using register "assincrono:inst17|inst~_emulated" and latch "assincrono:inst17|inst~1"
    Warning (13310): Register "assincrono:inst17|inst1" is converted into an equivalent circuit using register "assincrono:inst17|inst1~_emulated" and latch "assincrono:inst17|inst1~1"
    Warning (13310): Register "assincrono:inst17|inst2" is converted into an equivalent circuit using register "assincrono:inst17|inst2~_emulated" and latch "assincrono:inst17|inst2~1"
    Warning (13310): Register "assincrono:inst17|inst992" is converted into an equivalent circuit using register "assincrono:inst17|inst992~_emulated" and latch "assincrono:inst17|inst992~1"
    Warning (13310): Register "assincrono:inst17|inst993" is converted into an equivalent circuit using register "assincrono:inst17|inst993~_emulated" and latch "assincrono:inst17|inst993~1"
    Warning (13310): Register "assincrono:inst17|inst994" is converted into an equivalent circuit using register "assincrono:inst17|inst994~_emulated" and latch "assincrono:inst17|inst994~1"
    Warning (13310): Register "assincrono:inst17|inst995" is converted into an equivalent circuit using register "assincrono:inst17|inst995~_emulated" and latch "assincrono:inst17|inst995~1"
    Warning (13310): Register "assincrono:inst17|inst996" is converted into an equivalent circuit using register "assincrono:inst17|inst996~_emulated" and latch "assincrono:inst17|inst996~1"
    Warning (13310): Register "debouncer:inst|outb" is converted into an equivalent circuit using register "debouncer:inst|outb~_emulated" and latch "debouncer:inst|outb~1"
    Warning (13310): Register "debouncer:inst8|outb" is converted into an equivalent circuit using register "debouncer:inst8|outb~_emulated" and latch "debouncer:inst8|outb~1"
    Warning (13310): Register "debouncer:inst|intermediate" is converted into an equivalent circuit using register "debouncer:inst|intermediate~_emulated" and latch "debouncer:inst|outb~1"
    Warning (13310): Register "debouncer:inst8|intermediate" is converted into an equivalent circuit using register "debouncer:inst8|intermediate~_emulated" and latch "debouncer:inst8|outb~1"
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 247 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 51 output pins
    Info (21061): Implemented 175 logic cells
    Info (21064): Implemented 16 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 35 warnings
    Info: Peak virtual memory: 4903 megabytes
    Info: Processing ended: Tue Oct 23 20:52:19 2018
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:27


