
/* THIS FILE HAS BEEN GENERATED, DO NOT MODIFY IT.
 */

/*
 * Copyright (C) 2020 GreenWaves Technologies
 *
 * Licensed under the Apache License, Version 2.0 (the "License");
 * you may not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 *
 *     http://www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS,
 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 */

#ifndef __ARCHI_APB_SOC_CTRL_REGS__
#define __ARCHI_APB_SOC_CTRL_REGS__

#if !defined(LANGUAGE_ASSEMBLY) && !defined(__ASSEMBLER__)


#endif




//
// REGISTERS
//

// Core information register.
#define APB_SOC_CTRL_INFO_OFFSET                 0x0

// Boot address
#define APB_SOC_CTRL_FC_BOOT_OFFSET              0x4

// FC Fetch enable
#define APB_SOC_CTRL_FC_FETCH_OFFSET             0x8

// EOC and chip status register
#define APB_SOC_CTRL_CORESTATUS_OFFSET           0xa0

#endif
