//Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
//--------------------------------------------------------------------------------
//Tool Version: Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
//Date        : Fri Dec 17 11:33:13 2021
//Host        : AW13R3 running 64-bit major release  (build 9200)
//Command     : generate_target ram.bd
//Design      : ram
//Purpose     : IP block netlist
//--------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module m00_couplers_imp_11D8XZV
   (M_ACLK,
    M_ARESETN,
    M_AXI_araddr,
    M_AXI_arburst,
    M_AXI_arcache,
    M_AXI_arid,
    M_AXI_arlen,
    M_AXI_arlock,
    M_AXI_arprot,
    M_AXI_arqos,
    M_AXI_arready,
    M_AXI_arregion,
    M_AXI_arsize,
    M_AXI_arvalid,
    M_AXI_awaddr,
    M_AXI_awburst,
    M_AXI_awcache,
    M_AXI_awid,
    M_AXI_awlen,
    M_AXI_awlock,
    M_AXI_awprot,
    M_AXI_awqos,
    M_AXI_awready,
    M_AXI_awregion,
    M_AXI_awsize,
    M_AXI_awvalid,
    M_AXI_bid,
    M_AXI_bready,
    M_AXI_bresp,
    M_AXI_bvalid,
    M_AXI_rdata,
    M_AXI_rid,
    M_AXI_rlast,
    M_AXI_rready,
    M_AXI_rresp,
    M_AXI_rvalid,
    M_AXI_wdata,
    M_AXI_wlast,
    M_AXI_wready,
    M_AXI_wstrb,
    M_AXI_wvalid,
    S_ACLK,
    S_ARESETN,
    S_AXI_araddr,
    S_AXI_arburst,
    S_AXI_arcache,
    S_AXI_arid,
    S_AXI_arlen,
    S_AXI_arlock,
    S_AXI_arprot,
    S_AXI_arqos,
    S_AXI_arready,
    S_AXI_arregion,
    S_AXI_arsize,
    S_AXI_arvalid,
    S_AXI_awaddr,
    S_AXI_awburst,
    S_AXI_awcache,
    S_AXI_awid,
    S_AXI_awlen,
    S_AXI_awlock,
    S_AXI_awprot,
    S_AXI_awqos,
    S_AXI_awready,
    S_AXI_awregion,
    S_AXI_awsize,
    S_AXI_awvalid,
    S_AXI_bid,
    S_AXI_bready,
    S_AXI_bresp,
    S_AXI_bvalid,
    S_AXI_rdata,
    S_AXI_rid,
    S_AXI_rlast,
    S_AXI_rready,
    S_AXI_rresp,
    S_AXI_rvalid,
    S_AXI_wdata,
    S_AXI_wlast,
    S_AXI_wready,
    S_AXI_wstrb,
    S_AXI_wvalid);
  input M_ACLK;
  input M_ARESETN;
  output [26:0]M_AXI_araddr;
  output [1:0]M_AXI_arburst;
  output [3:0]M_AXI_arcache;
  output [1:0]M_AXI_arid;
  output [7:0]M_AXI_arlen;
  output [0:0]M_AXI_arlock;
  output [2:0]M_AXI_arprot;
  output [3:0]M_AXI_arqos;
  input [0:0]M_AXI_arready;
  output [3:0]M_AXI_arregion;
  output [2:0]M_AXI_arsize;
  output [0:0]M_AXI_arvalid;
  output [26:0]M_AXI_awaddr;
  output [1:0]M_AXI_awburst;
  output [3:0]M_AXI_awcache;
  output [1:0]M_AXI_awid;
  output [7:0]M_AXI_awlen;
  output [0:0]M_AXI_awlock;
  output [2:0]M_AXI_awprot;
  output [3:0]M_AXI_awqos;
  input [0:0]M_AXI_awready;
  output [3:0]M_AXI_awregion;
  output [2:0]M_AXI_awsize;
  output [0:0]M_AXI_awvalid;
  input [1:0]M_AXI_bid;
  output [0:0]M_AXI_bready;
  input [1:0]M_AXI_bresp;
  input [0:0]M_AXI_bvalid;
  input [63:0]M_AXI_rdata;
  input [1:0]M_AXI_rid;
  input [0:0]M_AXI_rlast;
  output [0:0]M_AXI_rready;
  input [1:0]M_AXI_rresp;
  input [0:0]M_AXI_rvalid;
  output [63:0]M_AXI_wdata;
  output [0:0]M_AXI_wlast;
  input [0:0]M_AXI_wready;
  output [7:0]M_AXI_wstrb;
  output [0:0]M_AXI_wvalid;
  input S_ACLK;
  input S_ARESETN;
  input [26:0]S_AXI_araddr;
  input [1:0]S_AXI_arburst;
  input [3:0]S_AXI_arcache;
  input [1:0]S_AXI_arid;
  input [7:0]S_AXI_arlen;
  input [0:0]S_AXI_arlock;
  input [2:0]S_AXI_arprot;
  input [3:0]S_AXI_arqos;
  output [0:0]S_AXI_arready;
  input [3:0]S_AXI_arregion;
  input [2:0]S_AXI_arsize;
  input [0:0]S_AXI_arvalid;
  input [26:0]S_AXI_awaddr;
  input [1:0]S_AXI_awburst;
  input [3:0]S_AXI_awcache;
  input [1:0]S_AXI_awid;
  input [7:0]S_AXI_awlen;
  input [0:0]S_AXI_awlock;
  input [2:0]S_AXI_awprot;
  input [3:0]S_AXI_awqos;
  output [0:0]S_AXI_awready;
  input [3:0]S_AXI_awregion;
  input [2:0]S_AXI_awsize;
  input [0:0]S_AXI_awvalid;
  output [1:0]S_AXI_bid;
  input [0:0]S_AXI_bready;
  output [1:0]S_AXI_bresp;
  output [0:0]S_AXI_bvalid;
  output [63:0]S_AXI_rdata;
  output [1:0]S_AXI_rid;
  output [0:0]S_AXI_rlast;
  input [0:0]S_AXI_rready;
  output [1:0]S_AXI_rresp;
  output [0:0]S_AXI_rvalid;
  input [63:0]S_AXI_wdata;
  input [0:0]S_AXI_wlast;
  output [0:0]S_AXI_wready;
  input [7:0]S_AXI_wstrb;
  input [0:0]S_AXI_wvalid;

  wire [26:0]m00_couplers_to_m00_couplers_ARADDR;
  wire [1:0]m00_couplers_to_m00_couplers_ARBURST;
  wire [3:0]m00_couplers_to_m00_couplers_ARCACHE;
  wire [1:0]m00_couplers_to_m00_couplers_ARID;
  wire [7:0]m00_couplers_to_m00_couplers_ARLEN;
  wire [0:0]m00_couplers_to_m00_couplers_ARLOCK;
  wire [2:0]m00_couplers_to_m00_couplers_ARPROT;
  wire [3:0]m00_couplers_to_m00_couplers_ARQOS;
  wire [0:0]m00_couplers_to_m00_couplers_ARREADY;
  wire [3:0]m00_couplers_to_m00_couplers_ARREGION;
  wire [2:0]m00_couplers_to_m00_couplers_ARSIZE;
  wire [0:0]m00_couplers_to_m00_couplers_ARVALID;
  wire [26:0]m00_couplers_to_m00_couplers_AWADDR;
  wire [1:0]m00_couplers_to_m00_couplers_AWBURST;
  wire [3:0]m00_couplers_to_m00_couplers_AWCACHE;
  wire [1:0]m00_couplers_to_m00_couplers_AWID;
  wire [7:0]m00_couplers_to_m00_couplers_AWLEN;
  wire [0:0]m00_couplers_to_m00_couplers_AWLOCK;
  wire [2:0]m00_couplers_to_m00_couplers_AWPROT;
  wire [3:0]m00_couplers_to_m00_couplers_AWQOS;
  wire [0:0]m00_couplers_to_m00_couplers_AWREADY;
  wire [3:0]m00_couplers_to_m00_couplers_AWREGION;
  wire [2:0]m00_couplers_to_m00_couplers_AWSIZE;
  wire [0:0]m00_couplers_to_m00_couplers_AWVALID;
  wire [1:0]m00_couplers_to_m00_couplers_BID;
  wire [0:0]m00_couplers_to_m00_couplers_BREADY;
  wire [1:0]m00_couplers_to_m00_couplers_BRESP;
  wire [0:0]m00_couplers_to_m00_couplers_BVALID;
  wire [63:0]m00_couplers_to_m00_couplers_RDATA;
  wire [1:0]m00_couplers_to_m00_couplers_RID;
  wire [0:0]m00_couplers_to_m00_couplers_RLAST;
  wire [0:0]m00_couplers_to_m00_couplers_RREADY;
  wire [1:0]m00_couplers_to_m00_couplers_RRESP;
  wire [0:0]m00_couplers_to_m00_couplers_RVALID;
  wire [63:0]m00_couplers_to_m00_couplers_WDATA;
  wire [0:0]m00_couplers_to_m00_couplers_WLAST;
  wire [0:0]m00_couplers_to_m00_couplers_WREADY;
  wire [7:0]m00_couplers_to_m00_couplers_WSTRB;
  wire [0:0]m00_couplers_to_m00_couplers_WVALID;

  assign M_AXI_araddr[26:0] = m00_couplers_to_m00_couplers_ARADDR;
  assign M_AXI_arburst[1:0] = m00_couplers_to_m00_couplers_ARBURST;
  assign M_AXI_arcache[3:0] = m00_couplers_to_m00_couplers_ARCACHE;
  assign M_AXI_arid[1:0] = m00_couplers_to_m00_couplers_ARID;
  assign M_AXI_arlen[7:0] = m00_couplers_to_m00_couplers_ARLEN;
  assign M_AXI_arlock[0] = m00_couplers_to_m00_couplers_ARLOCK;
  assign M_AXI_arprot[2:0] = m00_couplers_to_m00_couplers_ARPROT;
  assign M_AXI_arqos[3:0] = m00_couplers_to_m00_couplers_ARQOS;
  assign M_AXI_arregion[3:0] = m00_couplers_to_m00_couplers_ARREGION;
  assign M_AXI_arsize[2:0] = m00_couplers_to_m00_couplers_ARSIZE;
  assign M_AXI_arvalid[0] = m00_couplers_to_m00_couplers_ARVALID;
  assign M_AXI_awaddr[26:0] = m00_couplers_to_m00_couplers_AWADDR;
  assign M_AXI_awburst[1:0] = m00_couplers_to_m00_couplers_AWBURST;
  assign M_AXI_awcache[3:0] = m00_couplers_to_m00_couplers_AWCACHE;
  assign M_AXI_awid[1:0] = m00_couplers_to_m00_couplers_AWID;
  assign M_AXI_awlen[7:0] = m00_couplers_to_m00_couplers_AWLEN;
  assign M_AXI_awlock[0] = m00_couplers_to_m00_couplers_AWLOCK;
  assign M_AXI_awprot[2:0] = m00_couplers_to_m00_couplers_AWPROT;
  assign M_AXI_awqos[3:0] = m00_couplers_to_m00_couplers_AWQOS;
  assign M_AXI_awregion[3:0] = m00_couplers_to_m00_couplers_AWREGION;
  assign M_AXI_awsize[2:0] = m00_couplers_to_m00_couplers_AWSIZE;
  assign M_AXI_awvalid[0] = m00_couplers_to_m00_couplers_AWVALID;
  assign M_AXI_bready[0] = m00_couplers_to_m00_couplers_BREADY;
  assign M_AXI_rready[0] = m00_couplers_to_m00_couplers_RREADY;
  assign M_AXI_wdata[63:0] = m00_couplers_to_m00_couplers_WDATA;
  assign M_AXI_wlast[0] = m00_couplers_to_m00_couplers_WLAST;
  assign M_AXI_wstrb[7:0] = m00_couplers_to_m00_couplers_WSTRB;
  assign M_AXI_wvalid[0] = m00_couplers_to_m00_couplers_WVALID;
  assign S_AXI_arready[0] = m00_couplers_to_m00_couplers_ARREADY;
  assign S_AXI_awready[0] = m00_couplers_to_m00_couplers_AWREADY;
  assign S_AXI_bid[1:0] = m00_couplers_to_m00_couplers_BID;
  assign S_AXI_bresp[1:0] = m00_couplers_to_m00_couplers_BRESP;
  assign S_AXI_bvalid[0] = m00_couplers_to_m00_couplers_BVALID;
  assign S_AXI_rdata[63:0] = m00_couplers_to_m00_couplers_RDATA;
  assign S_AXI_rid[1:0] = m00_couplers_to_m00_couplers_RID;
  assign S_AXI_rlast[0] = m00_couplers_to_m00_couplers_RLAST;
  assign S_AXI_rresp[1:0] = m00_couplers_to_m00_couplers_RRESP;
  assign S_AXI_rvalid[0] = m00_couplers_to_m00_couplers_RVALID;
  assign S_AXI_wready[0] = m00_couplers_to_m00_couplers_WREADY;
  assign m00_couplers_to_m00_couplers_ARADDR = S_AXI_araddr[26:0];
  assign m00_couplers_to_m00_couplers_ARBURST = S_AXI_arburst[1:0];
  assign m00_couplers_to_m00_couplers_ARCACHE = S_AXI_arcache[3:0];
  assign m00_couplers_to_m00_couplers_ARID = S_AXI_arid[1:0];
  assign m00_couplers_to_m00_couplers_ARLEN = S_AXI_arlen[7:0];
  assign m00_couplers_to_m00_couplers_ARLOCK = S_AXI_arlock[0];
  assign m00_couplers_to_m00_couplers_ARPROT = S_AXI_arprot[2:0];
  assign m00_couplers_to_m00_couplers_ARQOS = S_AXI_arqos[3:0];
  assign m00_couplers_to_m00_couplers_ARREADY = M_AXI_arready[0];
  assign m00_couplers_to_m00_couplers_ARREGION = S_AXI_arregion[3:0];
  assign m00_couplers_to_m00_couplers_ARSIZE = S_AXI_arsize[2:0];
  assign m00_couplers_to_m00_couplers_ARVALID = S_AXI_arvalid[0];
  assign m00_couplers_to_m00_couplers_AWADDR = S_AXI_awaddr[26:0];
  assign m00_couplers_to_m00_couplers_AWBURST = S_AXI_awburst[1:0];
  assign m00_couplers_to_m00_couplers_AWCACHE = S_AXI_awcache[3:0];
  assign m00_couplers_to_m00_couplers_AWID = S_AXI_awid[1:0];
  assign m00_couplers_to_m00_couplers_AWLEN = S_AXI_awlen[7:0];
  assign m00_couplers_to_m00_couplers_AWLOCK = S_AXI_awlock[0];
  assign m00_couplers_to_m00_couplers_AWPROT = S_AXI_awprot[2:0];
  assign m00_couplers_to_m00_couplers_AWQOS = S_AXI_awqos[3:0];
  assign m00_couplers_to_m00_couplers_AWREADY = M_AXI_awready[0];
  assign m00_couplers_to_m00_couplers_AWREGION = S_AXI_awregion[3:0];
  assign m00_couplers_to_m00_couplers_AWSIZE = S_AXI_awsize[2:0];
  assign m00_couplers_to_m00_couplers_AWVALID = S_AXI_awvalid[0];
  assign m00_couplers_to_m00_couplers_BID = M_AXI_bid[1:0];
  assign m00_couplers_to_m00_couplers_BREADY = S_AXI_bready[0];
  assign m00_couplers_to_m00_couplers_BRESP = M_AXI_bresp[1:0];
  assign m00_couplers_to_m00_couplers_BVALID = M_AXI_bvalid[0];
  assign m00_couplers_to_m00_couplers_RDATA = M_AXI_rdata[63:0];
  assign m00_couplers_to_m00_couplers_RID = M_AXI_rid[1:0];
  assign m00_couplers_to_m00_couplers_RLAST = M_AXI_rlast[0];
  assign m00_couplers_to_m00_couplers_RREADY = S_AXI_rready[0];
  assign m00_couplers_to_m00_couplers_RRESP = M_AXI_rresp[1:0];
  assign m00_couplers_to_m00_couplers_RVALID = M_AXI_rvalid[0];
  assign m00_couplers_to_m00_couplers_WDATA = S_AXI_wdata[63:0];
  assign m00_couplers_to_m00_couplers_WLAST = S_AXI_wlast[0];
  assign m00_couplers_to_m00_couplers_WREADY = M_AXI_wready[0];
  assign m00_couplers_to_m00_couplers_WSTRB = S_AXI_wstrb[7:0];
  assign m00_couplers_to_m00_couplers_WVALID = S_AXI_wvalid[0];
endmodule

(* CORE_GENERATION_INFO = "ram,IP_Integrator,{x_ipVendor=xilinx.com,x_ipLibrary=BlockDiagram,x_ipName=ram,x_ipVersion=1.00.a,x_ipLanguage=VERILOG,numBlks=23,numReposBlks=17,numNonXlnxBlks=0,numHierBlks=6,maxHierDepth=0,numSysgenBlks=0,numHlsBlks=0,numHdlrefBlks=10,numPkgbdBlks=0,bdsource=USER,synth_mode=OOC_per_IP}" *) (* HW_HANDOFF = "ram.hwdef" *) 
module ram
   (axi_mig_araddr,
    axi_mig_arburst,
    axi_mig_arcache,
    axi_mig_arid,
    axi_mig_arlen,
    axi_mig_arlock,
    axi_mig_arprot,
    axi_mig_arqos,
    axi_mig_arready,
    axi_mig_arregion,
    axi_mig_arsize,
    axi_mig_arvalid,
    axi_mig_awaddr,
    axi_mig_awburst,
    axi_mig_awcache,
    axi_mig_awid,
    axi_mig_awlen,
    axi_mig_awlock,
    axi_mig_awprot,
    axi_mig_awqos,
    axi_mig_awready,
    axi_mig_awregion,
    axi_mig_awsize,
    axi_mig_awvalid,
    axi_mig_bid,
    axi_mig_bready,
    axi_mig_bresp,
    axi_mig_bvalid,
    axi_mig_rdata,
    axi_mig_rid,
    axi_mig_rlast,
    axi_mig_rready,
    axi_mig_rresp,
    axi_mig_rvalid,
    axi_mig_wdata,
    axi_mig_wlast,
    axi_mig_wready,
    axi_mig_wstrb,
    axi_mig_wvalid,
    clk_memory,
    clk_peripheral_n,
    clk_ui,
    cpu_wait_n,
    data_a_o,
    data_b_o,
    memory_aresetn,
    ram_a_addr,
    ram_a_data,
    ram_a_rd_n,
    ram_a_req,
    ram_b_addr,
    ram_b_req_t,
    reset_ui);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_mig ARADDR" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME axi_mig, ADDR_WIDTH 27, ARUSER_WIDTH 0, AWUSER_WIDTH 0, BUSER_WIDTH 0, CLK_DOMAIN ram_clk_ui, DATA_WIDTH 64, FREQ_HZ 150015000, HAS_BRESP 1, HAS_BURST 1, HAS_CACHE 1, HAS_LOCK 1, HAS_PROT 1, HAS_QOS 1, HAS_REGION 1, HAS_RRESP 1, HAS_WSTRB 1, ID_WIDTH 2, INSERT_VIP 0, MAX_BURST_LENGTH 256, NUM_READ_OUTSTANDING 2, NUM_READ_THREADS 1, NUM_WRITE_OUTSTANDING 2, NUM_WRITE_THREADS 1, PHASE 0.0, PROTOCOL AXI4, READ_WRITE_MODE READ_WRITE, RUSER_BITS_PER_BYTE 0, RUSER_WIDTH 0, SUPPORTS_NARROW_BURST 1, WUSER_BITS_PER_BYTE 0, WUSER_WIDTH 0" *) output [26:0]axi_mig_araddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_mig ARBURST" *) output [1:0]axi_mig_arburst;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_mig ARCACHE" *) output [3:0]axi_mig_arcache;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_mig ARID" *) output [1:0]axi_mig_arid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_mig ARLEN" *) output [7:0]axi_mig_arlen;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_mig ARLOCK" *) output [0:0]axi_mig_arlock;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_mig ARPROT" *) output [2:0]axi_mig_arprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_mig ARQOS" *) output [3:0]axi_mig_arqos;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_mig ARREADY" *) input [0:0]axi_mig_arready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_mig ARREGION" *) output [3:0]axi_mig_arregion;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_mig ARSIZE" *) output [2:0]axi_mig_arsize;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_mig ARVALID" *) output [0:0]axi_mig_arvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_mig AWADDR" *) output [26:0]axi_mig_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_mig AWBURST" *) output [1:0]axi_mig_awburst;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_mig AWCACHE" *) output [3:0]axi_mig_awcache;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_mig AWID" *) output [1:0]axi_mig_awid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_mig AWLEN" *) output [7:0]axi_mig_awlen;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_mig AWLOCK" *) output [0:0]axi_mig_awlock;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_mig AWPROT" *) output [2:0]axi_mig_awprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_mig AWQOS" *) output [3:0]axi_mig_awqos;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_mig AWREADY" *) input [0:0]axi_mig_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_mig AWREGION" *) output [3:0]axi_mig_awregion;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_mig AWSIZE" *) output [2:0]axi_mig_awsize;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_mig AWVALID" *) output [0:0]axi_mig_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_mig BID" *) input [1:0]axi_mig_bid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_mig BREADY" *) output [0:0]axi_mig_bready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_mig BRESP" *) input [1:0]axi_mig_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_mig BVALID" *) input [0:0]axi_mig_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_mig RDATA" *) input [63:0]axi_mig_rdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_mig RID" *) input [1:0]axi_mig_rid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_mig RLAST" *) input [0:0]axi_mig_rlast;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_mig RREADY" *) output [0:0]axi_mig_rready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_mig RRESP" *) input [1:0]axi_mig_rresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_mig RVALID" *) input [0:0]axi_mig_rvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_mig WDATA" *) output [63:0]axi_mig_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_mig WLAST" *) output [0:0]axi_mig_wlast;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_mig WREADY" *) input [0:0]axi_mig_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_mig WSTRB" *) output [7:0]axi_mig_wstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_mig WVALID" *) output [0:0]axi_mig_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 CLK.CLK_MEMORY CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME CLK.CLK_MEMORY, CLK_DOMAIN ram_clk_memory, FREQ_HZ 140000000, FREQ_TOLERANCE_HZ 0, INSERT_VIP 0, PHASE 0.0" *) input clk_memory;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 CLK.CLK_PERIPHERAL_N CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME CLK.CLK_PERIPHERAL_N, CLK_DOMAIN ram_clk_peripheral_n, FREQ_HZ 28000000, FREQ_TOLERANCE_HZ 0, INSERT_VIP 0, PHASE 0.0" *) input clk_peripheral_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 CLK.CLK_UI CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME CLK.CLK_UI, ASSOCIATED_BUSIF axi_mig, ASSOCIATED_RESET reset_ui, CLK_DOMAIN ram_clk_ui, FREQ_HZ 150015000, FREQ_TOLERANCE_HZ 0, INSERT_VIP 0, PHASE 0.0" *) input clk_ui;
  output cpu_wait_n;
  output [7:0]data_a_o;
  output [7:0]data_b_o;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 RST.MEMORY_ARESETN RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME RST.MEMORY_ARESETN, INSERT_VIP 0, POLARITY ACTIVE_LOW" *) input memory_aresetn;
  input [20:0]ram_a_addr;
  input [7:0]ram_a_data;
  input ram_a_rd_n;
  input ram_a_req;
  input [20:0]ram_b_addr;
  input ram_b_req_t;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 RST.RESET_UI RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME RST.RESET_UI, INSERT_VIP 0, POLARITY ACTIVE_HIGH" *) input reset_ui;

  wire Net1;
  wire Net2;
  wire S00_ACLK_1;
  wire [26:0]axi_interconnect_0_M00_AXI_ARADDR;
  wire [1:0]axi_interconnect_0_M00_AXI_ARBURST;
  wire [3:0]axi_interconnect_0_M00_AXI_ARCACHE;
  wire [1:0]axi_interconnect_0_M00_AXI_ARID;
  wire [7:0]axi_interconnect_0_M00_AXI_ARLEN;
  wire [0:0]axi_interconnect_0_M00_AXI_ARLOCK;
  wire [2:0]axi_interconnect_0_M00_AXI_ARPROT;
  wire [3:0]axi_interconnect_0_M00_AXI_ARQOS;
  wire [0:0]axi_interconnect_0_M00_AXI_ARREADY;
  wire [3:0]axi_interconnect_0_M00_AXI_ARREGION;
  wire [2:0]axi_interconnect_0_M00_AXI_ARSIZE;
  wire [0:0]axi_interconnect_0_M00_AXI_ARVALID;
  wire [26:0]axi_interconnect_0_M00_AXI_AWADDR;
  wire [1:0]axi_interconnect_0_M00_AXI_AWBURST;
  wire [3:0]axi_interconnect_0_M00_AXI_AWCACHE;
  wire [1:0]axi_interconnect_0_M00_AXI_AWID;
  wire [7:0]axi_interconnect_0_M00_AXI_AWLEN;
  wire [0:0]axi_interconnect_0_M00_AXI_AWLOCK;
  wire [2:0]axi_interconnect_0_M00_AXI_AWPROT;
  wire [3:0]axi_interconnect_0_M00_AXI_AWQOS;
  wire [0:0]axi_interconnect_0_M00_AXI_AWREADY;
  wire [3:0]axi_interconnect_0_M00_AXI_AWREGION;
  wire [2:0]axi_interconnect_0_M00_AXI_AWSIZE;
  wire [0:0]axi_interconnect_0_M00_AXI_AWVALID;
  wire [1:0]axi_interconnect_0_M00_AXI_BID;
  wire [0:0]axi_interconnect_0_M00_AXI_BREADY;
  wire [1:0]axi_interconnect_0_M00_AXI_BRESP;
  wire [0:0]axi_interconnect_0_M00_AXI_BVALID;
  wire [63:0]axi_interconnect_0_M00_AXI_RDATA;
  wire [1:0]axi_interconnect_0_M00_AXI_RID;
  wire [0:0]axi_interconnect_0_M00_AXI_RLAST;
  wire [0:0]axi_interconnect_0_M00_AXI_RREADY;
  wire [1:0]axi_interconnect_0_M00_AXI_RRESP;
  wire [0:0]axi_interconnect_0_M00_AXI_RVALID;
  wire [63:0]axi_interconnect_0_M00_AXI_WDATA;
  wire [0:0]axi_interconnect_0_M00_AXI_WLAST;
  wire [0:0]axi_interconnect_0_M00_AXI_WREADY;
  wire [7:0]axi_interconnect_0_M00_AXI_WSTRB;
  wire [0:0]axi_interconnect_0_M00_AXI_WVALID;
  wire [20:0]bram_read_0_addr0;
  wire [20:0]bram_read_0_addr1;
  wire [15:0]bram_read_0_bram0_ADDR;
  wire bram_read_0_bram0_CLK;
  wire [7:0]bram_read_0_bram0_DIN;
  wire [7:0]bram_read_0_bram0_DOUT;
  wire bram_read_0_bram0_EN;
  wire [0:0]bram_read_0_bram0_WE;
  wire [15:0]bram_read_0_bram1_ADDR;
  wire bram_read_0_bram1_CLK;
  wire [7:0]bram_read_0_bram1_DIN;
  wire [7:0]bram_read_0_bram1_DOUT;
  wire bram_read_0_bram1_EN;
  wire [0:0]bram_read_0_bram1_WE;
  wire [7:0]bram_read_0_data;
  wire [12:0]bram_write_0_bram_ADDR;
  wire bram_write_0_bram_CLK;
  wire [63:0]bram_write_0_bram_DIN;
  wire [63:0]bram_write_0_bram_DOUT;
  wire bram_write_0_bram_EN;
  wire [0:0]bram_write_0_bram_WE;
  wire [12:0]bram_write_1_bram_ADDR;
  wire bram_write_1_bram_CLK;
  wire [63:0]bram_write_1_bram_DIN;
  wire [63:0]bram_write_1_bram_DOUT;
  wire bram_write_1_bram_EN;
  wire [0:0]bram_write_1_bram_WE;
  wire clk_ui_1;
  wire memory_aresetn_1;
  wire [20:0]ram_a_addr_1;
  wire [7:0]ram_a_data_1;
  wire ram_a_rd_n_1;
  wire [7:0]ram_a_read_0_data;
  wire [26:0]ram_a_read_0_interface_aximm_ARADDR;
  wire [1:0]ram_a_read_0_interface_aximm_ARBURST;
  wire [3:0]ram_a_read_0_interface_aximm_ARCACHE;
  wire [7:0]ram_a_read_0_interface_aximm_ARLEN;
  wire [0:0]ram_a_read_0_interface_aximm_ARLOCK;
  wire [2:0]ram_a_read_0_interface_aximm_ARPROT;
  wire [3:0]ram_a_read_0_interface_aximm_ARQOS;
  wire ram_a_read_0_interface_aximm_ARREADY;
  wire [3:0]ram_a_read_0_interface_aximm_ARREGION;
  wire [2:0]ram_a_read_0_interface_aximm_ARSIZE;
  wire ram_a_read_0_interface_aximm_ARVALID;
  wire [63:0]ram_a_read_0_interface_aximm_RDATA;
  wire ram_a_read_0_interface_aximm_RLAST;
  wire ram_a_read_0_interface_aximm_RREADY;
  wire [1:0]ram_a_read_0_interface_aximm_RRESP;
  wire ram_a_read_0_interface_aximm_RVALID;
  wire ram_a_read_0_ready;
  wire ram_a_req_1;
  wire [26:0]ram_a_write_0_interface_aximm_AWADDR;
  wire [1:0]ram_a_write_0_interface_aximm_AWBURST;
  wire [3:0]ram_a_write_0_interface_aximm_AWCACHE;
  wire [7:0]ram_a_write_0_interface_aximm_AWLEN;
  wire [0:0]ram_a_write_0_interface_aximm_AWLOCK;
  wire [2:0]ram_a_write_0_interface_aximm_AWPROT;
  wire [3:0]ram_a_write_0_interface_aximm_AWQOS;
  wire ram_a_write_0_interface_aximm_AWREADY;
  wire [3:0]ram_a_write_0_interface_aximm_AWREGION;
  wire [2:0]ram_a_write_0_interface_aximm_AWSIZE;
  wire ram_a_write_0_interface_aximm_AWVALID;
  wire ram_a_write_0_interface_aximm_BREADY;
  wire [1:0]ram_a_write_0_interface_aximm_BRESP;
  wire ram_a_write_0_interface_aximm_BVALID;
  wire [63:0]ram_a_write_0_interface_aximm_WDATA;
  wire ram_a_write_0_interface_aximm_WLAST;
  wire ram_a_write_0_interface_aximm_WREADY;
  wire [7:0]ram_a_write_0_interface_aximm_WSTRB;
  wire ram_a_write_0_interface_aximm_WVALID;
  wire ram_a_write_0_ready;
  wire [20:0]ram_a_write_0_write_addr;
  wire [7:0]ram_a_write_0_write_data;
  wire ram_a_write_0_write_signal;
  wire [20:0]ram_b_addr_1;
  wire [63:0]ram_b_read_0_cache;
  wire [20:3]ram_b_read_0_caddr;
  wire ram_b_read_0_cready;
  wire [26:0]ram_b_read_0_interface_aximm_ARADDR;
  wire [1:0]ram_b_read_0_interface_aximm_ARBURST;
  wire [3:0]ram_b_read_0_interface_aximm_ARCACHE;
  wire [7:0]ram_b_read_0_interface_aximm_ARLEN;
  wire [0:0]ram_b_read_0_interface_aximm_ARLOCK;
  wire [2:0]ram_b_read_0_interface_aximm_ARPROT;
  wire [3:0]ram_b_read_0_interface_aximm_ARQOS;
  wire ram_b_read_0_interface_aximm_ARREADY;
  wire [3:0]ram_b_read_0_interface_aximm_ARREGION;
  wire [2:0]ram_b_read_0_interface_aximm_ARSIZE;
  wire ram_b_read_0_interface_aximm_ARVALID;
  wire [63:0]ram_b_read_0_interface_aximm_RDATA;
  wire ram_b_read_0_interface_aximm_RLAST;
  wire ram_b_read_0_interface_aximm_RREADY;
  wire [1:0]ram_b_read_0_interface_aximm_RRESP;
  wire ram_b_read_0_interface_aximm_RVALID;
  wire [63:0]ram_b_read_1_cache;
  wire [20:3]ram_b_read_1_caddr;
  wire ram_b_read_1_cready;
  wire [26:0]ram_b_read_1_interface_aximm_ARADDR;
  wire [1:0]ram_b_read_1_interface_aximm_ARBURST;
  wire [3:0]ram_b_read_1_interface_aximm_ARCACHE;
  wire [7:0]ram_b_read_1_interface_aximm_ARLEN;
  wire [0:0]ram_b_read_1_interface_aximm_ARLOCK;
  wire [2:0]ram_b_read_1_interface_aximm_ARPROT;
  wire [3:0]ram_b_read_1_interface_aximm_ARQOS;
  wire ram_b_read_1_interface_aximm_ARREADY;
  wire [3:0]ram_b_read_1_interface_aximm_ARREGION;
  wire [2:0]ram_b_read_1_interface_aximm_ARSIZE;
  wire ram_b_read_1_interface_aximm_ARVALID;
  wire [63:0]ram_b_read_1_interface_aximm_RDATA;
  wire ram_b_read_1_interface_aximm_RLAST;
  wire ram_b_read_1_interface_aximm_RREADY;
  wire [1:0]ram_b_read_1_interface_aximm_RRESP;
  wire ram_b_read_1_interface_aximm_RVALID;
  wire ram_b_req_t_1;
  wire [20:0]ram_input_0_ram_a_addr_reg;
  wire [7:0]ram_input_0_ram_a_data_reg;
  wire [20:0]ram_input_0_ram_b_addr_reg;
  wire ram_input_0_re_a;
  wire ram_input_0_re_b;
  wire ram_input_0_we_a;
  wire [7:0]ram_output_0_data_a_o;
  wire [7:0]ram_output_0_data_b_o;
  wire ram_output_0_wait_a_n;
  wire ram_reset_0_aresetn_ui;
  wire reset_ui_1;

  assign Net2 = clk_peripheral_n;
  assign S00_ACLK_1 = clk_memory;
  assign axi_interconnect_0_M00_AXI_ARREADY = axi_mig_arready[0];
  assign axi_interconnect_0_M00_AXI_AWREADY = axi_mig_awready[0];
  assign axi_interconnect_0_M00_AXI_BID = axi_mig_bid[1:0];
  assign axi_interconnect_0_M00_AXI_BRESP = axi_mig_bresp[1:0];
  assign axi_interconnect_0_M00_AXI_BVALID = axi_mig_bvalid[0];
  assign axi_interconnect_0_M00_AXI_RDATA = axi_mig_rdata[63:0];
  assign axi_interconnect_0_M00_AXI_RID = axi_mig_rid[1:0];
  assign axi_interconnect_0_M00_AXI_RLAST = axi_mig_rlast[0];
  assign axi_interconnect_0_M00_AXI_RRESP = axi_mig_rresp[1:0];
  assign axi_interconnect_0_M00_AXI_RVALID = axi_mig_rvalid[0];
  assign axi_interconnect_0_M00_AXI_WREADY = axi_mig_wready[0];
  assign axi_mig_araddr[26:0] = axi_interconnect_0_M00_AXI_ARADDR;
  assign axi_mig_arburst[1:0] = axi_interconnect_0_M00_AXI_ARBURST;
  assign axi_mig_arcache[3:0] = axi_interconnect_0_M00_AXI_ARCACHE;
  assign axi_mig_arid[1:0] = axi_interconnect_0_M00_AXI_ARID;
  assign axi_mig_arlen[7:0] = axi_interconnect_0_M00_AXI_ARLEN;
  assign axi_mig_arlock[0] = axi_interconnect_0_M00_AXI_ARLOCK;
  assign axi_mig_arprot[2:0] = axi_interconnect_0_M00_AXI_ARPROT;
  assign axi_mig_arqos[3:0] = axi_interconnect_0_M00_AXI_ARQOS;
  assign axi_mig_arregion[3:0] = axi_interconnect_0_M00_AXI_ARREGION;
  assign axi_mig_arsize[2:0] = axi_interconnect_0_M00_AXI_ARSIZE;
  assign axi_mig_arvalid[0] = axi_interconnect_0_M00_AXI_ARVALID;
  assign axi_mig_awaddr[26:0] = axi_interconnect_0_M00_AXI_AWADDR;
  assign axi_mig_awburst[1:0] = axi_interconnect_0_M00_AXI_AWBURST;
  assign axi_mig_awcache[3:0] = axi_interconnect_0_M00_AXI_AWCACHE;
  assign axi_mig_awid[1:0] = axi_interconnect_0_M00_AXI_AWID;
  assign axi_mig_awlen[7:0] = axi_interconnect_0_M00_AXI_AWLEN;
  assign axi_mig_awlock[0] = axi_interconnect_0_M00_AXI_AWLOCK;
  assign axi_mig_awprot[2:0] = axi_interconnect_0_M00_AXI_AWPROT;
  assign axi_mig_awqos[3:0] = axi_interconnect_0_M00_AXI_AWQOS;
  assign axi_mig_awregion[3:0] = axi_interconnect_0_M00_AXI_AWREGION;
  assign axi_mig_awsize[2:0] = axi_interconnect_0_M00_AXI_AWSIZE;
  assign axi_mig_awvalid[0] = axi_interconnect_0_M00_AXI_AWVALID;
  assign axi_mig_bready[0] = axi_interconnect_0_M00_AXI_BREADY;
  assign axi_mig_rready[0] = axi_interconnect_0_M00_AXI_RREADY;
  assign axi_mig_wdata[63:0] = axi_interconnect_0_M00_AXI_WDATA;
  assign axi_mig_wlast[0] = axi_interconnect_0_M00_AXI_WLAST;
  assign axi_mig_wstrb[7:0] = axi_interconnect_0_M00_AXI_WSTRB;
  assign axi_mig_wvalid[0] = axi_interconnect_0_M00_AXI_WVALID;
  assign clk_ui_1 = clk_ui;
  assign cpu_wait_n = ram_output_0_wait_a_n;
  assign data_a_o[7:0] = ram_output_0_data_a_o;
  assign data_b_o[7:0] = ram_output_0_data_b_o;
  assign memory_aresetn_1 = memory_aresetn;
  assign ram_a_addr_1 = ram_a_addr[20:0];
  assign ram_a_data_1 = ram_a_data[7:0];
  assign ram_a_rd_n_1 = ram_a_rd_n;
  assign ram_a_req_1 = ram_a_req;
  assign ram_b_addr_1 = ram_b_addr[20:0];
  assign ram_b_req_t_1 = ram_b_req_t;
  assign reset_ui_1 = reset_ui;
  ram_axi_interconnect_0_0 axi_interconnect_0
       (.ACLK(clk_ui_1),
        .ARESETN(ram_reset_0_aresetn_ui),
        .M00_ACLK(clk_ui_1),
        .M00_ARESETN(ram_reset_0_aresetn_ui),
        .M00_AXI_araddr(axi_interconnect_0_M00_AXI_ARADDR),
        .M00_AXI_arburst(axi_interconnect_0_M00_AXI_ARBURST),
        .M00_AXI_arcache(axi_interconnect_0_M00_AXI_ARCACHE),
        .M00_AXI_arid(axi_interconnect_0_M00_AXI_ARID),
        .M00_AXI_arlen(axi_interconnect_0_M00_AXI_ARLEN),
        .M00_AXI_arlock(axi_interconnect_0_M00_AXI_ARLOCK),
        .M00_AXI_arprot(axi_interconnect_0_M00_AXI_ARPROT),
        .M00_AXI_arqos(axi_interconnect_0_M00_AXI_ARQOS),
        .M00_AXI_arready(axi_interconnect_0_M00_AXI_ARREADY),
        .M00_AXI_arregion(axi_interconnect_0_M00_AXI_ARREGION),
        .M00_AXI_arsize(axi_interconnect_0_M00_AXI_ARSIZE),
        .M00_AXI_arvalid(axi_interconnect_0_M00_AXI_ARVALID),
        .M00_AXI_awaddr(axi_interconnect_0_M00_AXI_AWADDR),
        .M00_AXI_awburst(axi_interconnect_0_M00_AXI_AWBURST),
        .M00_AXI_awcache(axi_interconnect_0_M00_AXI_AWCACHE),
        .M00_AXI_awid(axi_interconnect_0_M00_AXI_AWID),
        .M00_AXI_awlen(axi_interconnect_0_M00_AXI_AWLEN),
        .M00_AXI_awlock(axi_interconnect_0_M00_AXI_AWLOCK),
        .M00_AXI_awprot(axi_interconnect_0_M00_AXI_AWPROT),
        .M00_AXI_awqos(axi_interconnect_0_M00_AXI_AWQOS),
        .M00_AXI_awready(axi_interconnect_0_M00_AXI_AWREADY),
        .M00_AXI_awregion(axi_interconnect_0_M00_AXI_AWREGION),
        .M00_AXI_awsize(axi_interconnect_0_M00_AXI_AWSIZE),
        .M00_AXI_awvalid(axi_interconnect_0_M00_AXI_AWVALID),
        .M00_AXI_bid(axi_interconnect_0_M00_AXI_BID),
        .M00_AXI_bready(axi_interconnect_0_M00_AXI_BREADY),
        .M00_AXI_bresp(axi_interconnect_0_M00_AXI_BRESP),
        .M00_AXI_bvalid(axi_interconnect_0_M00_AXI_BVALID),
        .M00_AXI_rdata(axi_interconnect_0_M00_AXI_RDATA),
        .M00_AXI_rid(axi_interconnect_0_M00_AXI_RID),
        .M00_AXI_rlast(axi_interconnect_0_M00_AXI_RLAST),
        .M00_AXI_rready(axi_interconnect_0_M00_AXI_RREADY),
        .M00_AXI_rresp(axi_interconnect_0_M00_AXI_RRESP),
        .M00_AXI_rvalid(axi_interconnect_0_M00_AXI_RVALID),
        .M00_AXI_wdata(axi_interconnect_0_M00_AXI_WDATA),
        .M00_AXI_wlast(axi_interconnect_0_M00_AXI_WLAST),
        .M00_AXI_wready(axi_interconnect_0_M00_AXI_WREADY),
        .M00_AXI_wstrb(axi_interconnect_0_M00_AXI_WSTRB),
        .M00_AXI_wvalid(axi_interconnect_0_M00_AXI_WVALID),
        .S00_ACLK(S00_ACLK_1),
        .S00_ARESETN(Net1),
        .S00_AXI_awaddr(ram_a_write_0_interface_aximm_AWADDR),
        .S00_AXI_awburst(ram_a_write_0_interface_aximm_AWBURST),
        .S00_AXI_awcache(ram_a_write_0_interface_aximm_AWCACHE),
        .S00_AXI_awlen(ram_a_write_0_interface_aximm_AWLEN),
        .S00_AXI_awlock(ram_a_write_0_interface_aximm_AWLOCK),
        .S00_AXI_awprot(ram_a_write_0_interface_aximm_AWPROT),
        .S00_AXI_awqos(ram_a_write_0_interface_aximm_AWQOS),
        .S00_AXI_awready(ram_a_write_0_interface_aximm_AWREADY),
        .S00_AXI_awregion(ram_a_write_0_interface_aximm_AWREGION),
        .S00_AXI_awsize(ram_a_write_0_interface_aximm_AWSIZE),
        .S00_AXI_awvalid(ram_a_write_0_interface_aximm_AWVALID),
        .S00_AXI_bready(ram_a_write_0_interface_aximm_BREADY),
        .S00_AXI_bresp(ram_a_write_0_interface_aximm_BRESP),
        .S00_AXI_bvalid(ram_a_write_0_interface_aximm_BVALID),
        .S00_AXI_wdata(ram_a_write_0_interface_aximm_WDATA),
        .S00_AXI_wlast(ram_a_write_0_interface_aximm_WLAST),
        .S00_AXI_wready(ram_a_write_0_interface_aximm_WREADY),
        .S00_AXI_wstrb(ram_a_write_0_interface_aximm_WSTRB),
        .S00_AXI_wvalid(ram_a_write_0_interface_aximm_WVALID),
        .S01_ACLK(S00_ACLK_1),
        .S01_ARESETN(Net1),
        .S01_AXI_araddr(ram_a_read_0_interface_aximm_ARADDR),
        .S01_AXI_arburst(ram_a_read_0_interface_aximm_ARBURST),
        .S01_AXI_arcache(ram_a_read_0_interface_aximm_ARCACHE),
        .S01_AXI_arlen(ram_a_read_0_interface_aximm_ARLEN),
        .S01_AXI_arlock(ram_a_read_0_interface_aximm_ARLOCK),
        .S01_AXI_arprot(ram_a_read_0_interface_aximm_ARPROT),
        .S01_AXI_arqos(ram_a_read_0_interface_aximm_ARQOS),
        .S01_AXI_arready(ram_a_read_0_interface_aximm_ARREADY),
        .S01_AXI_arregion(ram_a_read_0_interface_aximm_ARREGION),
        .S01_AXI_arsize(ram_a_read_0_interface_aximm_ARSIZE),
        .S01_AXI_arvalid(ram_a_read_0_interface_aximm_ARVALID),
        .S01_AXI_rdata(ram_a_read_0_interface_aximm_RDATA),
        .S01_AXI_rlast(ram_a_read_0_interface_aximm_RLAST),
        .S01_AXI_rready(ram_a_read_0_interface_aximm_RREADY),
        .S01_AXI_rresp(ram_a_read_0_interface_aximm_RRESP),
        .S01_AXI_rvalid(ram_a_read_0_interface_aximm_RVALID),
        .S02_ACLK(S00_ACLK_1),
        .S02_ARESETN(Net1),
        .S02_AXI_araddr(ram_b_read_0_interface_aximm_ARADDR),
        .S02_AXI_arburst(ram_b_read_0_interface_aximm_ARBURST),
        .S02_AXI_arcache(ram_b_read_0_interface_aximm_ARCACHE),
        .S02_AXI_arlen(ram_b_read_0_interface_aximm_ARLEN),
        .S02_AXI_arlock(ram_b_read_0_interface_aximm_ARLOCK),
        .S02_AXI_arprot(ram_b_read_0_interface_aximm_ARPROT),
        .S02_AXI_arqos(ram_b_read_0_interface_aximm_ARQOS),
        .S02_AXI_arready(ram_b_read_0_interface_aximm_ARREADY),
        .S02_AXI_arregion(ram_b_read_0_interface_aximm_ARREGION),
        .S02_AXI_arsize(ram_b_read_0_interface_aximm_ARSIZE),
        .S02_AXI_arvalid(ram_b_read_0_interface_aximm_ARVALID),
        .S02_AXI_rdata(ram_b_read_0_interface_aximm_RDATA),
        .S02_AXI_rlast(ram_b_read_0_interface_aximm_RLAST),
        .S02_AXI_rready(ram_b_read_0_interface_aximm_RREADY),
        .S02_AXI_rresp(ram_b_read_0_interface_aximm_RRESP),
        .S02_AXI_rvalid(ram_b_read_0_interface_aximm_RVALID),
        .S03_ACLK(S00_ACLK_1),
        .S03_ARESETN(Net1),
        .S03_AXI_araddr(ram_b_read_1_interface_aximm_ARADDR),
        .S03_AXI_arburst(ram_b_read_1_interface_aximm_ARBURST),
        .S03_AXI_arcache(ram_b_read_1_interface_aximm_ARCACHE),
        .S03_AXI_arlen(ram_b_read_1_interface_aximm_ARLEN),
        .S03_AXI_arlock(ram_b_read_1_interface_aximm_ARLOCK),
        .S03_AXI_arprot(ram_b_read_1_interface_aximm_ARPROT),
        .S03_AXI_arqos(ram_b_read_1_interface_aximm_ARQOS),
        .S03_AXI_arready(ram_b_read_1_interface_aximm_ARREADY),
        .S03_AXI_arregion(ram_b_read_1_interface_aximm_ARREGION),
        .S03_AXI_arsize(ram_b_read_1_interface_aximm_ARSIZE),
        .S03_AXI_arvalid(ram_b_read_1_interface_aximm_ARVALID),
        .S03_AXI_rdata(ram_b_read_1_interface_aximm_RDATA),
        .S03_AXI_rlast(ram_b_read_1_interface_aximm_RLAST),
        .S03_AXI_rready(ram_b_read_1_interface_aximm_RREADY),
        .S03_AXI_rresp(ram_b_read_1_interface_aximm_RRESP),
        .S03_AXI_rvalid(ram_b_read_1_interface_aximm_RVALID));
  ram_blk_mem_gen_0_0 blk_mem_gen_0
       (.addra(bram_write_0_bram_ADDR),
        .addrb(bram_read_0_bram0_ADDR),
        .clka(bram_write_0_bram_CLK),
        .clkb(bram_read_0_bram0_CLK),
        .dina(bram_write_0_bram_DIN),
        .dinb(bram_read_0_bram0_DIN),
        .douta(bram_write_0_bram_DOUT),
        .doutb(bram_read_0_bram0_DOUT),
        .ena(bram_write_0_bram_EN),
        .enb(bram_read_0_bram0_EN),
        .wea(bram_write_0_bram_WE),
        .web(bram_read_0_bram0_WE));
  ram_blk_mem_gen_0_1 blk_mem_gen_1
       (.addra(bram_write_1_bram_ADDR),
        .addrb(bram_read_0_bram1_ADDR),
        .clka(bram_write_1_bram_CLK),
        .clkb(bram_read_0_bram1_CLK),
        .dina(bram_write_1_bram_DIN),
        .dinb(bram_read_0_bram1_DIN),
        .douta(bram_write_1_bram_DOUT),
        .doutb(bram_read_0_bram1_DOUT),
        .ena(bram_write_1_bram_EN),
        .enb(bram_read_0_bram1_EN),
        .wea(bram_write_1_bram_WE),
        .web(bram_read_0_bram1_WE));
  ram_bram_read_0_0 bram_read_0
       (.addr(ram_input_0_ram_b_addr_reg),
        .addr0(bram_read_0_addr0),
        .addr1(bram_read_0_addr1),
        .aresetn(Net1),
        .bram0_addr(bram_read_0_bram0_ADDR),
        .bram0_clk(bram_read_0_bram0_CLK),
        .bram0_din(bram_read_0_bram0_DIN),
        .bram0_dout(bram_read_0_bram0_DOUT),
        .bram0_en(bram_read_0_bram0_EN),
        .bram0_we(bram_read_0_bram0_WE),
        .bram1_addr(bram_read_0_bram1_ADDR),
        .bram1_clk(bram_read_0_bram1_CLK),
        .bram1_din(bram_read_0_bram1_DIN),
        .bram1_dout(bram_read_0_bram1_DOUT),
        .bram1_en(bram_read_0_bram1_EN),
        .bram1_we(bram_read_0_bram1_WE),
        .clk_memory(S00_ACLK_1),
        .data(bram_read_0_data),
        .en(ram_input_0_re_b));
  ram_bram_write_0_0 bram_write_0
       (.addr(ram_b_read_0_caddr),
        .aresetn(Net1),
        .bram_addr(bram_write_0_bram_ADDR),
        .bram_clk(bram_write_0_bram_CLK),
        .bram_din(bram_write_0_bram_DIN),
        .bram_dout(bram_write_0_bram_DOUT),
        .bram_en(bram_write_0_bram_EN),
        .bram_we(bram_write_0_bram_WE),
        .cache(ram_b_read_0_cache),
        .clk_memory(S00_ACLK_1),
        .cready(ram_b_read_0_cready));
  ram_bram_write_0_1 bram_write_1
       (.addr(ram_b_read_1_caddr),
        .aresetn(Net1),
        .bram_addr(bram_write_1_bram_ADDR),
        .bram_clk(bram_write_1_bram_CLK),
        .bram_din(bram_write_1_bram_DIN),
        .bram_dout(bram_write_1_bram_DOUT),
        .bram_en(bram_write_1_bram_EN),
        .bram_we(bram_write_1_bram_WE),
        .cache(ram_b_read_1_cache),
        .clk_memory(S00_ACLK_1),
        .cready(ram_b_read_1_cready));
  ram_ram_read_0_0 ram_a_read_0
       (.ARADDR(ram_a_read_0_interface_aximm_ARADDR),
        .ARBURST(ram_a_read_0_interface_aximm_ARBURST),
        .ARCACHE(ram_a_read_0_interface_aximm_ARCACHE),
        .ARLEN(ram_a_read_0_interface_aximm_ARLEN),
        .ARLOCK(ram_a_read_0_interface_aximm_ARLOCK),
        .ARPROT(ram_a_read_0_interface_aximm_ARPROT),
        .ARQOS(ram_a_read_0_interface_aximm_ARQOS),
        .ARREADY(ram_a_read_0_interface_aximm_ARREADY),
        .ARREGION(ram_a_read_0_interface_aximm_ARREGION),
        .ARSIZE(ram_a_read_0_interface_aximm_ARSIZE),
        .ARVALID(ram_a_read_0_interface_aximm_ARVALID),
        .RDATA(ram_a_read_0_interface_aximm_RDATA),
        .RLAST(ram_a_read_0_interface_aximm_RLAST),
        .RREADY(ram_a_read_0_interface_aximm_RREADY),
        .RRESP(ram_a_read_0_interface_aximm_RRESP),
        .RVALID(ram_a_read_0_interface_aximm_RVALID),
        .addr(ram_input_0_ram_a_addr_reg),
        .aresetn(Net1),
        .clk_memory(S00_ACLK_1),
        .data(ram_a_read_0_data),
        .en(ram_input_0_re_a),
        .ready(ram_a_read_0_ready),
        .write_addr(ram_a_write_0_write_addr),
        .write_data(ram_a_write_0_write_data),
        .write_signal(ram_a_write_0_write_signal));
  ram_ram_write_0_0 ram_a_write_0
       (.AWADDR(ram_a_write_0_interface_aximm_AWADDR),
        .AWBURST(ram_a_write_0_interface_aximm_AWBURST),
        .AWCACHE(ram_a_write_0_interface_aximm_AWCACHE),
        .AWLEN(ram_a_write_0_interface_aximm_AWLEN),
        .AWLOCK(ram_a_write_0_interface_aximm_AWLOCK),
        .AWPROT(ram_a_write_0_interface_aximm_AWPROT),
        .AWQOS(ram_a_write_0_interface_aximm_AWQOS),
        .AWREADY(ram_a_write_0_interface_aximm_AWREADY),
        .AWREGION(ram_a_write_0_interface_aximm_AWREGION),
        .AWSIZE(ram_a_write_0_interface_aximm_AWSIZE),
        .AWVALID(ram_a_write_0_interface_aximm_AWVALID),
        .BREADY(ram_a_write_0_interface_aximm_BREADY),
        .BRESP(ram_a_write_0_interface_aximm_BRESP),
        .BVALID(ram_a_write_0_interface_aximm_BVALID),
        .WDATA(ram_a_write_0_interface_aximm_WDATA),
        .WLAST(ram_a_write_0_interface_aximm_WLAST),
        .WREADY(ram_a_write_0_interface_aximm_WREADY),
        .WSTRB(ram_a_write_0_interface_aximm_WSTRB),
        .WVALID(ram_a_write_0_interface_aximm_WVALID),
        .addr(ram_input_0_ram_a_addr_reg),
        .aresetn(Net1),
        .clk_memory(S00_ACLK_1),
        .data(ram_input_0_ram_a_data_reg),
        .en(ram_input_0_we_a),
        .ready(ram_a_write_0_ready),
        .write_addr(ram_a_write_0_write_addr),
        .write_data(ram_a_write_0_write_data),
        .write_signal(ram_a_write_0_write_signal));
  ram_ram_a_read_0_0 ram_b_read_0
       (.ARADDR(ram_b_read_0_interface_aximm_ARADDR),
        .ARBURST(ram_b_read_0_interface_aximm_ARBURST),
        .ARCACHE(ram_b_read_0_interface_aximm_ARCACHE),
        .ARLEN(ram_b_read_0_interface_aximm_ARLEN),
        .ARLOCK(ram_b_read_0_interface_aximm_ARLOCK),
        .ARPROT(ram_b_read_0_interface_aximm_ARPROT),
        .ARQOS(ram_b_read_0_interface_aximm_ARQOS),
        .ARREADY(ram_b_read_0_interface_aximm_ARREADY),
        .ARREGION(ram_b_read_0_interface_aximm_ARREGION),
        .ARSIZE(ram_b_read_0_interface_aximm_ARSIZE),
        .ARVALID(ram_b_read_0_interface_aximm_ARVALID),
        .RDATA(ram_b_read_0_interface_aximm_RDATA),
        .RLAST(ram_b_read_0_interface_aximm_RLAST),
        .RREADY(ram_b_read_0_interface_aximm_RREADY),
        .RRESP(ram_b_read_0_interface_aximm_RRESP),
        .RVALID(ram_b_read_0_interface_aximm_RVALID),
        .addr(bram_read_0_addr0),
        .aresetn(Net1),
        .cache(ram_b_read_0_cache),
        .caddr(ram_b_read_0_caddr),
        .clk_memory(S00_ACLK_1),
        .cready(ram_b_read_0_cready),
        .en(ram_input_0_re_b),
        .write_addr(ram_a_write_0_write_addr),
        .write_data(ram_a_write_0_write_data),
        .write_signal(ram_a_write_0_write_signal));
  ram_ram_b_read_0_0 ram_b_read_1
       (.ARADDR(ram_b_read_1_interface_aximm_ARADDR),
        .ARBURST(ram_b_read_1_interface_aximm_ARBURST),
        .ARCACHE(ram_b_read_1_interface_aximm_ARCACHE),
        .ARLEN(ram_b_read_1_interface_aximm_ARLEN),
        .ARLOCK(ram_b_read_1_interface_aximm_ARLOCK),
        .ARPROT(ram_b_read_1_interface_aximm_ARPROT),
        .ARQOS(ram_b_read_1_interface_aximm_ARQOS),
        .ARREADY(ram_b_read_1_interface_aximm_ARREADY),
        .ARREGION(ram_b_read_1_interface_aximm_ARREGION),
        .ARSIZE(ram_b_read_1_interface_aximm_ARSIZE),
        .ARVALID(ram_b_read_1_interface_aximm_ARVALID),
        .RDATA(ram_b_read_1_interface_aximm_RDATA),
        .RLAST(ram_b_read_1_interface_aximm_RLAST),
        .RREADY(ram_b_read_1_interface_aximm_RREADY),
        .RRESP(ram_b_read_1_interface_aximm_RRESP),
        .RVALID(ram_b_read_1_interface_aximm_RVALID),
        .addr(bram_read_0_addr1),
        .aresetn(Net1),
        .cache(ram_b_read_1_cache),
        .caddr(ram_b_read_1_caddr),
        .clk_memory(S00_ACLK_1),
        .cready(ram_b_read_1_cready),
        .en(ram_input_0_re_b),
        .write_addr(ram_a_write_0_write_addr),
        .write_data(ram_a_write_0_write_data),
        .write_signal(ram_a_write_0_write_signal));
  ram_ram_input_0_0 ram_input_0
       (.clk_memory(S00_ACLK_1),
        .clk_peripheral_n(Net2),
        .ram_a_addr(ram_a_addr_1),
        .ram_a_addr_reg(ram_input_0_ram_a_addr_reg),
        .ram_a_data(ram_a_data_1),
        .ram_a_data_reg(ram_input_0_ram_a_data_reg),
        .ram_a_rd_n(ram_a_rd_n_1),
        .ram_a_req(ram_a_req_1),
        .ram_b_addr(ram_b_addr_1),
        .ram_b_addr_reg(ram_input_0_ram_b_addr_reg),
        .ram_b_req_t(ram_b_req_t_1),
        .re_a(ram_input_0_re_a),
        .re_b(ram_input_0_re_b),
        .we_a(ram_input_0_we_a));
  ram_ram_output_0_0 ram_output_0
       (.ar_ready(ram_a_read_0_ready),
        .aw_ready(ram_a_write_0_ready),
        .clk_peripheral_n(Net2),
        .data_a_i(ram_a_read_0_data),
        .data_a_o(ram_output_0_data_a_o),
        .data_b_i(bram_read_0_data),
        .data_b_o(ram_output_0_data_b_o),
        .wait_a_n(ram_output_0_wait_a_n));
  ram_ram_reset_0_0 ram_reset_0
       (.aresetn_memory(Net1),
        .aresetn_ui(ram_reset_0_aresetn_ui),
        .clk_memory(S00_ACLK_1),
        .clk_ui(clk_ui_1),
        .memory_aresetn(memory_aresetn_1),
        .reset_ui(reset_ui_1));
endmodule

module ram_axi_interconnect_0_0
   (ACLK,
    ARESETN,
    M00_ACLK,
    M00_ARESETN,
    M00_AXI_araddr,
    M00_AXI_arburst,
    M00_AXI_arcache,
    M00_AXI_arid,
    M00_AXI_arlen,
    M00_AXI_arlock,
    M00_AXI_arprot,
    M00_AXI_arqos,
    M00_AXI_arready,
    M00_AXI_arregion,
    M00_AXI_arsize,
    M00_AXI_arvalid,
    M00_AXI_awaddr,
    M00_AXI_awburst,
    M00_AXI_awcache,
    M00_AXI_awid,
    M00_AXI_awlen,
    M00_AXI_awlock,
    M00_AXI_awprot,
    M00_AXI_awqos,
    M00_AXI_awready,
    M00_AXI_awregion,
    M00_AXI_awsize,
    M00_AXI_awvalid,
    M00_AXI_bid,
    M00_AXI_bready,
    M00_AXI_bresp,
    M00_AXI_bvalid,
    M00_AXI_rdata,
    M00_AXI_rid,
    M00_AXI_rlast,
    M00_AXI_rready,
    M00_AXI_rresp,
    M00_AXI_rvalid,
    M00_AXI_wdata,
    M00_AXI_wlast,
    M00_AXI_wready,
    M00_AXI_wstrb,
    M00_AXI_wvalid,
    S00_ACLK,
    S00_ARESETN,
    S00_AXI_awaddr,
    S00_AXI_awburst,
    S00_AXI_awcache,
    S00_AXI_awlen,
    S00_AXI_awlock,
    S00_AXI_awprot,
    S00_AXI_awqos,
    S00_AXI_awready,
    S00_AXI_awregion,
    S00_AXI_awsize,
    S00_AXI_awvalid,
    S00_AXI_bready,
    S00_AXI_bresp,
    S00_AXI_bvalid,
    S00_AXI_wdata,
    S00_AXI_wlast,
    S00_AXI_wready,
    S00_AXI_wstrb,
    S00_AXI_wvalid,
    S01_ACLK,
    S01_ARESETN,
    S01_AXI_araddr,
    S01_AXI_arburst,
    S01_AXI_arcache,
    S01_AXI_arlen,
    S01_AXI_arlock,
    S01_AXI_arprot,
    S01_AXI_arqos,
    S01_AXI_arready,
    S01_AXI_arregion,
    S01_AXI_arsize,
    S01_AXI_arvalid,
    S01_AXI_rdata,
    S01_AXI_rlast,
    S01_AXI_rready,
    S01_AXI_rresp,
    S01_AXI_rvalid,
    S02_ACLK,
    S02_ARESETN,
    S02_AXI_araddr,
    S02_AXI_arburst,
    S02_AXI_arcache,
    S02_AXI_arlen,
    S02_AXI_arlock,
    S02_AXI_arprot,
    S02_AXI_arqos,
    S02_AXI_arready,
    S02_AXI_arregion,
    S02_AXI_arsize,
    S02_AXI_arvalid,
    S02_AXI_rdata,
    S02_AXI_rlast,
    S02_AXI_rready,
    S02_AXI_rresp,
    S02_AXI_rvalid,
    S03_ACLK,
    S03_ARESETN,
    S03_AXI_araddr,
    S03_AXI_arburst,
    S03_AXI_arcache,
    S03_AXI_arlen,
    S03_AXI_arlock,
    S03_AXI_arprot,
    S03_AXI_arqos,
    S03_AXI_arready,
    S03_AXI_arregion,
    S03_AXI_arsize,
    S03_AXI_arvalid,
    S03_AXI_rdata,
    S03_AXI_rlast,
    S03_AXI_rready,
    S03_AXI_rresp,
    S03_AXI_rvalid);
  input ACLK;
  input ARESETN;
  input M00_ACLK;
  input M00_ARESETN;
  output [26:0]M00_AXI_araddr;
  output [1:0]M00_AXI_arburst;
  output [3:0]M00_AXI_arcache;
  output [1:0]M00_AXI_arid;
  output [7:0]M00_AXI_arlen;
  output [0:0]M00_AXI_arlock;
  output [2:0]M00_AXI_arprot;
  output [3:0]M00_AXI_arqos;
  input [0:0]M00_AXI_arready;
  output [3:0]M00_AXI_arregion;
  output [2:0]M00_AXI_arsize;
  output [0:0]M00_AXI_arvalid;
  output [26:0]M00_AXI_awaddr;
  output [1:0]M00_AXI_awburst;
  output [3:0]M00_AXI_awcache;
  output [1:0]M00_AXI_awid;
  output [7:0]M00_AXI_awlen;
  output [0:0]M00_AXI_awlock;
  output [2:0]M00_AXI_awprot;
  output [3:0]M00_AXI_awqos;
  input [0:0]M00_AXI_awready;
  output [3:0]M00_AXI_awregion;
  output [2:0]M00_AXI_awsize;
  output [0:0]M00_AXI_awvalid;
  input [1:0]M00_AXI_bid;
  output [0:0]M00_AXI_bready;
  input [1:0]M00_AXI_bresp;
  input [0:0]M00_AXI_bvalid;
  input [63:0]M00_AXI_rdata;
  input [1:0]M00_AXI_rid;
  input [0:0]M00_AXI_rlast;
  output [0:0]M00_AXI_rready;
  input [1:0]M00_AXI_rresp;
  input [0:0]M00_AXI_rvalid;
  output [63:0]M00_AXI_wdata;
  output [0:0]M00_AXI_wlast;
  input [0:0]M00_AXI_wready;
  output [7:0]M00_AXI_wstrb;
  output [0:0]M00_AXI_wvalid;
  input S00_ACLK;
  input S00_ARESETN;
  input [26:0]S00_AXI_awaddr;
  input [1:0]S00_AXI_awburst;
  input [3:0]S00_AXI_awcache;
  input [7:0]S00_AXI_awlen;
  input [0:0]S00_AXI_awlock;
  input [2:0]S00_AXI_awprot;
  input [3:0]S00_AXI_awqos;
  output S00_AXI_awready;
  input [3:0]S00_AXI_awregion;
  input [2:0]S00_AXI_awsize;
  input S00_AXI_awvalid;
  input S00_AXI_bready;
  output [1:0]S00_AXI_bresp;
  output S00_AXI_bvalid;
  input [63:0]S00_AXI_wdata;
  input S00_AXI_wlast;
  output S00_AXI_wready;
  input [7:0]S00_AXI_wstrb;
  input S00_AXI_wvalid;
  input S01_ACLK;
  input S01_ARESETN;
  input [26:0]S01_AXI_araddr;
  input [1:0]S01_AXI_arburst;
  input [3:0]S01_AXI_arcache;
  input [7:0]S01_AXI_arlen;
  input [0:0]S01_AXI_arlock;
  input [2:0]S01_AXI_arprot;
  input [3:0]S01_AXI_arqos;
  output S01_AXI_arready;
  input [3:0]S01_AXI_arregion;
  input [2:0]S01_AXI_arsize;
  input S01_AXI_arvalid;
  output [63:0]S01_AXI_rdata;
  output S01_AXI_rlast;
  input S01_AXI_rready;
  output [1:0]S01_AXI_rresp;
  output S01_AXI_rvalid;
  input S02_ACLK;
  input S02_ARESETN;
  input [26:0]S02_AXI_araddr;
  input [1:0]S02_AXI_arburst;
  input [3:0]S02_AXI_arcache;
  input [7:0]S02_AXI_arlen;
  input [0:0]S02_AXI_arlock;
  input [2:0]S02_AXI_arprot;
  input [3:0]S02_AXI_arqos;
  output S02_AXI_arready;
  input [3:0]S02_AXI_arregion;
  input [2:0]S02_AXI_arsize;
  input S02_AXI_arvalid;
  output [63:0]S02_AXI_rdata;
  output S02_AXI_rlast;
  input S02_AXI_rready;
  output [1:0]S02_AXI_rresp;
  output S02_AXI_rvalid;
  input S03_ACLK;
  input S03_ARESETN;
  input [26:0]S03_AXI_araddr;
  input [1:0]S03_AXI_arburst;
  input [3:0]S03_AXI_arcache;
  input [7:0]S03_AXI_arlen;
  input [0:0]S03_AXI_arlock;
  input [2:0]S03_AXI_arprot;
  input [3:0]S03_AXI_arqos;
  output S03_AXI_arready;
  input [3:0]S03_AXI_arregion;
  input [2:0]S03_AXI_arsize;
  input S03_AXI_arvalid;
  output [63:0]S03_AXI_rdata;
  output S03_AXI_rlast;
  input S03_AXI_rready;
  output [1:0]S03_AXI_rresp;
  output S03_AXI_rvalid;

  wire M00_ACLK_1;
  wire M00_ARESETN_1;
  wire S00_ACLK_1;
  wire S00_ARESETN_1;
  wire S01_ACLK_1;
  wire S01_ARESETN_1;
  wire S02_ACLK_1;
  wire S02_ARESETN_1;
  wire S03_ACLK_1;
  wire S03_ARESETN_1;
  wire axi_interconnect_0_ACLK_net;
  wire axi_interconnect_0_ARESETN_net;
  wire [26:0]axi_interconnect_0_to_s00_couplers_AWADDR;
  wire [1:0]axi_interconnect_0_to_s00_couplers_AWBURST;
  wire [3:0]axi_interconnect_0_to_s00_couplers_AWCACHE;
  wire [7:0]axi_interconnect_0_to_s00_couplers_AWLEN;
  wire [0:0]axi_interconnect_0_to_s00_couplers_AWLOCK;
  wire [2:0]axi_interconnect_0_to_s00_couplers_AWPROT;
  wire [3:0]axi_interconnect_0_to_s00_couplers_AWQOS;
  wire axi_interconnect_0_to_s00_couplers_AWREADY;
  wire [3:0]axi_interconnect_0_to_s00_couplers_AWREGION;
  wire [2:0]axi_interconnect_0_to_s00_couplers_AWSIZE;
  wire axi_interconnect_0_to_s00_couplers_AWVALID;
  wire axi_interconnect_0_to_s00_couplers_BREADY;
  wire [1:0]axi_interconnect_0_to_s00_couplers_BRESP;
  wire axi_interconnect_0_to_s00_couplers_BVALID;
  wire [63:0]axi_interconnect_0_to_s00_couplers_WDATA;
  wire axi_interconnect_0_to_s00_couplers_WLAST;
  wire axi_interconnect_0_to_s00_couplers_WREADY;
  wire [7:0]axi_interconnect_0_to_s00_couplers_WSTRB;
  wire axi_interconnect_0_to_s00_couplers_WVALID;
  wire [26:0]axi_interconnect_0_to_s01_couplers_ARADDR;
  wire [1:0]axi_interconnect_0_to_s01_couplers_ARBURST;
  wire [3:0]axi_interconnect_0_to_s01_couplers_ARCACHE;
  wire [7:0]axi_interconnect_0_to_s01_couplers_ARLEN;
  wire [0:0]axi_interconnect_0_to_s01_couplers_ARLOCK;
  wire [2:0]axi_interconnect_0_to_s01_couplers_ARPROT;
  wire [3:0]axi_interconnect_0_to_s01_couplers_ARQOS;
  wire axi_interconnect_0_to_s01_couplers_ARREADY;
  wire [3:0]axi_interconnect_0_to_s01_couplers_ARREGION;
  wire [2:0]axi_interconnect_0_to_s01_couplers_ARSIZE;
  wire axi_interconnect_0_to_s01_couplers_ARVALID;
  wire [63:0]axi_interconnect_0_to_s01_couplers_RDATA;
  wire axi_interconnect_0_to_s01_couplers_RLAST;
  wire axi_interconnect_0_to_s01_couplers_RREADY;
  wire [1:0]axi_interconnect_0_to_s01_couplers_RRESP;
  wire axi_interconnect_0_to_s01_couplers_RVALID;
  wire [26:0]axi_interconnect_0_to_s02_couplers_ARADDR;
  wire [1:0]axi_interconnect_0_to_s02_couplers_ARBURST;
  wire [3:0]axi_interconnect_0_to_s02_couplers_ARCACHE;
  wire [7:0]axi_interconnect_0_to_s02_couplers_ARLEN;
  wire [0:0]axi_interconnect_0_to_s02_couplers_ARLOCK;
  wire [2:0]axi_interconnect_0_to_s02_couplers_ARPROT;
  wire [3:0]axi_interconnect_0_to_s02_couplers_ARQOS;
  wire axi_interconnect_0_to_s02_couplers_ARREADY;
  wire [3:0]axi_interconnect_0_to_s02_couplers_ARREGION;
  wire [2:0]axi_interconnect_0_to_s02_couplers_ARSIZE;
  wire axi_interconnect_0_to_s02_couplers_ARVALID;
  wire [63:0]axi_interconnect_0_to_s02_couplers_RDATA;
  wire axi_interconnect_0_to_s02_couplers_RLAST;
  wire axi_interconnect_0_to_s02_couplers_RREADY;
  wire [1:0]axi_interconnect_0_to_s02_couplers_RRESP;
  wire axi_interconnect_0_to_s02_couplers_RVALID;
  wire [26:0]axi_interconnect_0_to_s03_couplers_ARADDR;
  wire [1:0]axi_interconnect_0_to_s03_couplers_ARBURST;
  wire [3:0]axi_interconnect_0_to_s03_couplers_ARCACHE;
  wire [7:0]axi_interconnect_0_to_s03_couplers_ARLEN;
  wire [0:0]axi_interconnect_0_to_s03_couplers_ARLOCK;
  wire [2:0]axi_interconnect_0_to_s03_couplers_ARPROT;
  wire [3:0]axi_interconnect_0_to_s03_couplers_ARQOS;
  wire axi_interconnect_0_to_s03_couplers_ARREADY;
  wire [3:0]axi_interconnect_0_to_s03_couplers_ARREGION;
  wire [2:0]axi_interconnect_0_to_s03_couplers_ARSIZE;
  wire axi_interconnect_0_to_s03_couplers_ARVALID;
  wire [63:0]axi_interconnect_0_to_s03_couplers_RDATA;
  wire axi_interconnect_0_to_s03_couplers_RLAST;
  wire axi_interconnect_0_to_s03_couplers_RREADY;
  wire [1:0]axi_interconnect_0_to_s03_couplers_RRESP;
  wire axi_interconnect_0_to_s03_couplers_RVALID;
  wire [26:0]m00_couplers_to_axi_interconnect_0_ARADDR;
  wire [1:0]m00_couplers_to_axi_interconnect_0_ARBURST;
  wire [3:0]m00_couplers_to_axi_interconnect_0_ARCACHE;
  wire [1:0]m00_couplers_to_axi_interconnect_0_ARID;
  wire [7:0]m00_couplers_to_axi_interconnect_0_ARLEN;
  wire [0:0]m00_couplers_to_axi_interconnect_0_ARLOCK;
  wire [2:0]m00_couplers_to_axi_interconnect_0_ARPROT;
  wire [3:0]m00_couplers_to_axi_interconnect_0_ARQOS;
  wire [0:0]m00_couplers_to_axi_interconnect_0_ARREADY;
  wire [3:0]m00_couplers_to_axi_interconnect_0_ARREGION;
  wire [2:0]m00_couplers_to_axi_interconnect_0_ARSIZE;
  wire [0:0]m00_couplers_to_axi_interconnect_0_ARVALID;
  wire [26:0]m00_couplers_to_axi_interconnect_0_AWADDR;
  wire [1:0]m00_couplers_to_axi_interconnect_0_AWBURST;
  wire [3:0]m00_couplers_to_axi_interconnect_0_AWCACHE;
  wire [1:0]m00_couplers_to_axi_interconnect_0_AWID;
  wire [7:0]m00_couplers_to_axi_interconnect_0_AWLEN;
  wire [0:0]m00_couplers_to_axi_interconnect_0_AWLOCK;
  wire [2:0]m00_couplers_to_axi_interconnect_0_AWPROT;
  wire [3:0]m00_couplers_to_axi_interconnect_0_AWQOS;
  wire [0:0]m00_couplers_to_axi_interconnect_0_AWREADY;
  wire [3:0]m00_couplers_to_axi_interconnect_0_AWREGION;
  wire [2:0]m00_couplers_to_axi_interconnect_0_AWSIZE;
  wire [0:0]m00_couplers_to_axi_interconnect_0_AWVALID;
  wire [1:0]m00_couplers_to_axi_interconnect_0_BID;
  wire [0:0]m00_couplers_to_axi_interconnect_0_BREADY;
  wire [1:0]m00_couplers_to_axi_interconnect_0_BRESP;
  wire [0:0]m00_couplers_to_axi_interconnect_0_BVALID;
  wire [63:0]m00_couplers_to_axi_interconnect_0_RDATA;
  wire [1:0]m00_couplers_to_axi_interconnect_0_RID;
  wire [0:0]m00_couplers_to_axi_interconnect_0_RLAST;
  wire [0:0]m00_couplers_to_axi_interconnect_0_RREADY;
  wire [1:0]m00_couplers_to_axi_interconnect_0_RRESP;
  wire [0:0]m00_couplers_to_axi_interconnect_0_RVALID;
  wire [63:0]m00_couplers_to_axi_interconnect_0_WDATA;
  wire [0:0]m00_couplers_to_axi_interconnect_0_WLAST;
  wire [0:0]m00_couplers_to_axi_interconnect_0_WREADY;
  wire [7:0]m00_couplers_to_axi_interconnect_0_WSTRB;
  wire [0:0]m00_couplers_to_axi_interconnect_0_WVALID;
  wire [26:0]s00_couplers_to_xbar_AWADDR;
  wire [1:0]s00_couplers_to_xbar_AWBURST;
  wire [3:0]s00_couplers_to_xbar_AWCACHE;
  wire [7:0]s00_couplers_to_xbar_AWLEN;
  wire [0:0]s00_couplers_to_xbar_AWLOCK;
  wire [2:0]s00_couplers_to_xbar_AWPROT;
  wire [3:0]s00_couplers_to_xbar_AWQOS;
  wire [0:0]s00_couplers_to_xbar_AWREADY;
  wire [2:0]s00_couplers_to_xbar_AWSIZE;
  wire s00_couplers_to_xbar_AWVALID;
  wire s00_couplers_to_xbar_BREADY;
  wire [1:0]s00_couplers_to_xbar_BRESP;
  wire [0:0]s00_couplers_to_xbar_BVALID;
  wire [63:0]s00_couplers_to_xbar_WDATA;
  wire s00_couplers_to_xbar_WLAST;
  wire [0:0]s00_couplers_to_xbar_WREADY;
  wire [7:0]s00_couplers_to_xbar_WSTRB;
  wire s00_couplers_to_xbar_WVALID;
  wire [26:0]s01_couplers_to_xbar_ARADDR;
  wire [1:0]s01_couplers_to_xbar_ARBURST;
  wire [3:0]s01_couplers_to_xbar_ARCACHE;
  wire [7:0]s01_couplers_to_xbar_ARLEN;
  wire [0:0]s01_couplers_to_xbar_ARLOCK;
  wire [2:0]s01_couplers_to_xbar_ARPROT;
  wire [3:0]s01_couplers_to_xbar_ARQOS;
  wire [1:1]s01_couplers_to_xbar_ARREADY;
  wire [2:0]s01_couplers_to_xbar_ARSIZE;
  wire s01_couplers_to_xbar_ARVALID;
  wire [127:64]s01_couplers_to_xbar_RDATA;
  wire [1:1]s01_couplers_to_xbar_RLAST;
  wire s01_couplers_to_xbar_RREADY;
  wire [3:2]s01_couplers_to_xbar_RRESP;
  wire [1:1]s01_couplers_to_xbar_RVALID;
  wire [26:0]s02_couplers_to_xbar_ARADDR;
  wire [1:0]s02_couplers_to_xbar_ARBURST;
  wire [3:0]s02_couplers_to_xbar_ARCACHE;
  wire [7:0]s02_couplers_to_xbar_ARLEN;
  wire [0:0]s02_couplers_to_xbar_ARLOCK;
  wire [2:0]s02_couplers_to_xbar_ARPROT;
  wire [3:0]s02_couplers_to_xbar_ARQOS;
  wire [2:2]s02_couplers_to_xbar_ARREADY;
  wire [2:0]s02_couplers_to_xbar_ARSIZE;
  wire s02_couplers_to_xbar_ARVALID;
  wire [191:128]s02_couplers_to_xbar_RDATA;
  wire [2:2]s02_couplers_to_xbar_RLAST;
  wire s02_couplers_to_xbar_RREADY;
  wire [5:4]s02_couplers_to_xbar_RRESP;
  wire [2:2]s02_couplers_to_xbar_RVALID;
  wire [26:0]s03_couplers_to_xbar_ARADDR;
  wire [1:0]s03_couplers_to_xbar_ARBURST;
  wire [3:0]s03_couplers_to_xbar_ARCACHE;
  wire [7:0]s03_couplers_to_xbar_ARLEN;
  wire [0:0]s03_couplers_to_xbar_ARLOCK;
  wire [2:0]s03_couplers_to_xbar_ARPROT;
  wire [3:0]s03_couplers_to_xbar_ARQOS;
  wire [3:3]s03_couplers_to_xbar_ARREADY;
  wire [2:0]s03_couplers_to_xbar_ARSIZE;
  wire s03_couplers_to_xbar_ARVALID;
  wire [255:192]s03_couplers_to_xbar_RDATA;
  wire [3:3]s03_couplers_to_xbar_RLAST;
  wire s03_couplers_to_xbar_RREADY;
  wire [7:6]s03_couplers_to_xbar_RRESP;
  wire [3:3]s03_couplers_to_xbar_RVALID;
  wire [26:0]xbar_to_m00_couplers_ARADDR;
  wire [1:0]xbar_to_m00_couplers_ARBURST;
  wire [3:0]xbar_to_m00_couplers_ARCACHE;
  wire [1:0]xbar_to_m00_couplers_ARID;
  wire [7:0]xbar_to_m00_couplers_ARLEN;
  wire [0:0]xbar_to_m00_couplers_ARLOCK;
  wire [2:0]xbar_to_m00_couplers_ARPROT;
  wire [3:0]xbar_to_m00_couplers_ARQOS;
  wire [0:0]xbar_to_m00_couplers_ARREADY;
  wire [3:0]xbar_to_m00_couplers_ARREGION;
  wire [2:0]xbar_to_m00_couplers_ARSIZE;
  wire [0:0]xbar_to_m00_couplers_ARVALID;
  wire [26:0]xbar_to_m00_couplers_AWADDR;
  wire [1:0]xbar_to_m00_couplers_AWBURST;
  wire [3:0]xbar_to_m00_couplers_AWCACHE;
  wire [1:0]xbar_to_m00_couplers_AWID;
  wire [7:0]xbar_to_m00_couplers_AWLEN;
  wire [0:0]xbar_to_m00_couplers_AWLOCK;
  wire [2:0]xbar_to_m00_couplers_AWPROT;
  wire [3:0]xbar_to_m00_couplers_AWQOS;
  wire [0:0]xbar_to_m00_couplers_AWREADY;
  wire [3:0]xbar_to_m00_couplers_AWREGION;
  wire [2:0]xbar_to_m00_couplers_AWSIZE;
  wire [0:0]xbar_to_m00_couplers_AWVALID;
  wire [1:0]xbar_to_m00_couplers_BID;
  wire [0:0]xbar_to_m00_couplers_BREADY;
  wire [1:0]xbar_to_m00_couplers_BRESP;
  wire [0:0]xbar_to_m00_couplers_BVALID;
  wire [63:0]xbar_to_m00_couplers_RDATA;
  wire [1:0]xbar_to_m00_couplers_RID;
  wire [0:0]xbar_to_m00_couplers_RLAST;
  wire [0:0]xbar_to_m00_couplers_RREADY;
  wire [1:0]xbar_to_m00_couplers_RRESP;
  wire [0:0]xbar_to_m00_couplers_RVALID;
  wire [63:0]xbar_to_m00_couplers_WDATA;
  wire [0:0]xbar_to_m00_couplers_WLAST;
  wire [0:0]xbar_to_m00_couplers_WREADY;
  wire [7:0]xbar_to_m00_couplers_WSTRB;
  wire [0:0]xbar_to_m00_couplers_WVALID;
  wire [3:0]NLW_xbar_s_axi_arready_UNCONNECTED;
  wire [255:0]NLW_xbar_s_axi_rdata_UNCONNECTED;
  wire [3:0]NLW_xbar_s_axi_rlast_UNCONNECTED;
  wire [7:0]NLW_xbar_s_axi_rresp_UNCONNECTED;
  wire [3:0]NLW_xbar_s_axi_rvalid_UNCONNECTED;

  assign M00_ACLK_1 = M00_ACLK;
  assign M00_ARESETN_1 = M00_ARESETN;
  assign M00_AXI_araddr[26:0] = m00_couplers_to_axi_interconnect_0_ARADDR;
  assign M00_AXI_arburst[1:0] = m00_couplers_to_axi_interconnect_0_ARBURST;
  assign M00_AXI_arcache[3:0] = m00_couplers_to_axi_interconnect_0_ARCACHE;
  assign M00_AXI_arid[1:0] = m00_couplers_to_axi_interconnect_0_ARID;
  assign M00_AXI_arlen[7:0] = m00_couplers_to_axi_interconnect_0_ARLEN;
  assign M00_AXI_arlock[0] = m00_couplers_to_axi_interconnect_0_ARLOCK;
  assign M00_AXI_arprot[2:0] = m00_couplers_to_axi_interconnect_0_ARPROT;
  assign M00_AXI_arqos[3:0] = m00_couplers_to_axi_interconnect_0_ARQOS;
  assign M00_AXI_arregion[3:0] = m00_couplers_to_axi_interconnect_0_ARREGION;
  assign M00_AXI_arsize[2:0] = m00_couplers_to_axi_interconnect_0_ARSIZE;
  assign M00_AXI_arvalid[0] = m00_couplers_to_axi_interconnect_0_ARVALID;
  assign M00_AXI_awaddr[26:0] = m00_couplers_to_axi_interconnect_0_AWADDR;
  assign M00_AXI_awburst[1:0] = m00_couplers_to_axi_interconnect_0_AWBURST;
  assign M00_AXI_awcache[3:0] = m00_couplers_to_axi_interconnect_0_AWCACHE;
  assign M00_AXI_awid[1:0] = m00_couplers_to_axi_interconnect_0_AWID;
  assign M00_AXI_awlen[7:0] = m00_couplers_to_axi_interconnect_0_AWLEN;
  assign M00_AXI_awlock[0] = m00_couplers_to_axi_interconnect_0_AWLOCK;
  assign M00_AXI_awprot[2:0] = m00_couplers_to_axi_interconnect_0_AWPROT;
  assign M00_AXI_awqos[3:0] = m00_couplers_to_axi_interconnect_0_AWQOS;
  assign M00_AXI_awregion[3:0] = m00_couplers_to_axi_interconnect_0_AWREGION;
  assign M00_AXI_awsize[2:0] = m00_couplers_to_axi_interconnect_0_AWSIZE;
  assign M00_AXI_awvalid[0] = m00_couplers_to_axi_interconnect_0_AWVALID;
  assign M00_AXI_bready[0] = m00_couplers_to_axi_interconnect_0_BREADY;
  assign M00_AXI_rready[0] = m00_couplers_to_axi_interconnect_0_RREADY;
  assign M00_AXI_wdata[63:0] = m00_couplers_to_axi_interconnect_0_WDATA;
  assign M00_AXI_wlast[0] = m00_couplers_to_axi_interconnect_0_WLAST;
  assign M00_AXI_wstrb[7:0] = m00_couplers_to_axi_interconnect_0_WSTRB;
  assign M00_AXI_wvalid[0] = m00_couplers_to_axi_interconnect_0_WVALID;
  assign S00_ACLK_1 = S00_ACLK;
  assign S00_ARESETN_1 = S00_ARESETN;
  assign S00_AXI_awready = axi_interconnect_0_to_s00_couplers_AWREADY;
  assign S00_AXI_bresp[1:0] = axi_interconnect_0_to_s00_couplers_BRESP;
  assign S00_AXI_bvalid = axi_interconnect_0_to_s00_couplers_BVALID;
  assign S00_AXI_wready = axi_interconnect_0_to_s00_couplers_WREADY;
  assign S01_ACLK_1 = S01_ACLK;
  assign S01_ARESETN_1 = S01_ARESETN;
  assign S01_AXI_arready = axi_interconnect_0_to_s01_couplers_ARREADY;
  assign S01_AXI_rdata[63:0] = axi_interconnect_0_to_s01_couplers_RDATA;
  assign S01_AXI_rlast = axi_interconnect_0_to_s01_couplers_RLAST;
  assign S01_AXI_rresp[1:0] = axi_interconnect_0_to_s01_couplers_RRESP;
  assign S01_AXI_rvalid = axi_interconnect_0_to_s01_couplers_RVALID;
  assign S02_ACLK_1 = S02_ACLK;
  assign S02_ARESETN_1 = S02_ARESETN;
  assign S02_AXI_arready = axi_interconnect_0_to_s02_couplers_ARREADY;
  assign S02_AXI_rdata[63:0] = axi_interconnect_0_to_s02_couplers_RDATA;
  assign S02_AXI_rlast = axi_interconnect_0_to_s02_couplers_RLAST;
  assign S02_AXI_rresp[1:0] = axi_interconnect_0_to_s02_couplers_RRESP;
  assign S02_AXI_rvalid = axi_interconnect_0_to_s02_couplers_RVALID;
  assign S03_ACLK_1 = S03_ACLK;
  assign S03_ARESETN_1 = S03_ARESETN;
  assign S03_AXI_arready = axi_interconnect_0_to_s03_couplers_ARREADY;
  assign S03_AXI_rdata[63:0] = axi_interconnect_0_to_s03_couplers_RDATA;
  assign S03_AXI_rlast = axi_interconnect_0_to_s03_couplers_RLAST;
  assign S03_AXI_rresp[1:0] = axi_interconnect_0_to_s03_couplers_RRESP;
  assign S03_AXI_rvalid = axi_interconnect_0_to_s03_couplers_RVALID;
  assign axi_interconnect_0_ACLK_net = ACLK;
  assign axi_interconnect_0_ARESETN_net = ARESETN;
  assign axi_interconnect_0_to_s00_couplers_AWADDR = S00_AXI_awaddr[26:0];
  assign axi_interconnect_0_to_s00_couplers_AWBURST = S00_AXI_awburst[1:0];
  assign axi_interconnect_0_to_s00_couplers_AWCACHE = S00_AXI_awcache[3:0];
  assign axi_interconnect_0_to_s00_couplers_AWLEN = S00_AXI_awlen[7:0];
  assign axi_interconnect_0_to_s00_couplers_AWLOCK = S00_AXI_awlock[0];
  assign axi_interconnect_0_to_s00_couplers_AWPROT = S00_AXI_awprot[2:0];
  assign axi_interconnect_0_to_s00_couplers_AWQOS = S00_AXI_awqos[3:0];
  assign axi_interconnect_0_to_s00_couplers_AWREGION = S00_AXI_awregion[3:0];
  assign axi_interconnect_0_to_s00_couplers_AWSIZE = S00_AXI_awsize[2:0];
  assign axi_interconnect_0_to_s00_couplers_AWVALID = S00_AXI_awvalid;
  assign axi_interconnect_0_to_s00_couplers_BREADY = S00_AXI_bready;
  assign axi_interconnect_0_to_s00_couplers_WDATA = S00_AXI_wdata[63:0];
  assign axi_interconnect_0_to_s00_couplers_WLAST = S00_AXI_wlast;
  assign axi_interconnect_0_to_s00_couplers_WSTRB = S00_AXI_wstrb[7:0];
  assign axi_interconnect_0_to_s00_couplers_WVALID = S00_AXI_wvalid;
  assign axi_interconnect_0_to_s01_couplers_ARADDR = S01_AXI_araddr[26:0];
  assign axi_interconnect_0_to_s01_couplers_ARBURST = S01_AXI_arburst[1:0];
  assign axi_interconnect_0_to_s01_couplers_ARCACHE = S01_AXI_arcache[3:0];
  assign axi_interconnect_0_to_s01_couplers_ARLEN = S01_AXI_arlen[7:0];
  assign axi_interconnect_0_to_s01_couplers_ARLOCK = S01_AXI_arlock[0];
  assign axi_interconnect_0_to_s01_couplers_ARPROT = S01_AXI_arprot[2:0];
  assign axi_interconnect_0_to_s01_couplers_ARQOS = S01_AXI_arqos[3:0];
  assign axi_interconnect_0_to_s01_couplers_ARREGION = S01_AXI_arregion[3:0];
  assign axi_interconnect_0_to_s01_couplers_ARSIZE = S01_AXI_arsize[2:0];
  assign axi_interconnect_0_to_s01_couplers_ARVALID = S01_AXI_arvalid;
  assign axi_interconnect_0_to_s01_couplers_RREADY = S01_AXI_rready;
  assign axi_interconnect_0_to_s02_couplers_ARADDR = S02_AXI_araddr[26:0];
  assign axi_interconnect_0_to_s02_couplers_ARBURST = S02_AXI_arburst[1:0];
  assign axi_interconnect_0_to_s02_couplers_ARCACHE = S02_AXI_arcache[3:0];
  assign axi_interconnect_0_to_s02_couplers_ARLEN = S02_AXI_arlen[7:0];
  assign axi_interconnect_0_to_s02_couplers_ARLOCK = S02_AXI_arlock[0];
  assign axi_interconnect_0_to_s02_couplers_ARPROT = S02_AXI_arprot[2:0];
  assign axi_interconnect_0_to_s02_couplers_ARQOS = S02_AXI_arqos[3:0];
  assign axi_interconnect_0_to_s02_couplers_ARREGION = S02_AXI_arregion[3:0];
  assign axi_interconnect_0_to_s02_couplers_ARSIZE = S02_AXI_arsize[2:0];
  assign axi_interconnect_0_to_s02_couplers_ARVALID = S02_AXI_arvalid;
  assign axi_interconnect_0_to_s02_couplers_RREADY = S02_AXI_rready;
  assign axi_interconnect_0_to_s03_couplers_ARADDR = S03_AXI_araddr[26:0];
  assign axi_interconnect_0_to_s03_couplers_ARBURST = S03_AXI_arburst[1:0];
  assign axi_interconnect_0_to_s03_couplers_ARCACHE = S03_AXI_arcache[3:0];
  assign axi_interconnect_0_to_s03_couplers_ARLEN = S03_AXI_arlen[7:0];
  assign axi_interconnect_0_to_s03_couplers_ARLOCK = S03_AXI_arlock[0];
  assign axi_interconnect_0_to_s03_couplers_ARPROT = S03_AXI_arprot[2:0];
  assign axi_interconnect_0_to_s03_couplers_ARQOS = S03_AXI_arqos[3:0];
  assign axi_interconnect_0_to_s03_couplers_ARREGION = S03_AXI_arregion[3:0];
  assign axi_interconnect_0_to_s03_couplers_ARSIZE = S03_AXI_arsize[2:0];
  assign axi_interconnect_0_to_s03_couplers_ARVALID = S03_AXI_arvalid;
  assign axi_interconnect_0_to_s03_couplers_RREADY = S03_AXI_rready;
  assign m00_couplers_to_axi_interconnect_0_ARREADY = M00_AXI_arready[0];
  assign m00_couplers_to_axi_interconnect_0_AWREADY = M00_AXI_awready[0];
  assign m00_couplers_to_axi_interconnect_0_BID = M00_AXI_bid[1:0];
  assign m00_couplers_to_axi_interconnect_0_BRESP = M00_AXI_bresp[1:0];
  assign m00_couplers_to_axi_interconnect_0_BVALID = M00_AXI_bvalid[0];
  assign m00_couplers_to_axi_interconnect_0_RDATA = M00_AXI_rdata[63:0];
  assign m00_couplers_to_axi_interconnect_0_RID = M00_AXI_rid[1:0];
  assign m00_couplers_to_axi_interconnect_0_RLAST = M00_AXI_rlast[0];
  assign m00_couplers_to_axi_interconnect_0_RRESP = M00_AXI_rresp[1:0];
  assign m00_couplers_to_axi_interconnect_0_RVALID = M00_AXI_rvalid[0];
  assign m00_couplers_to_axi_interconnect_0_WREADY = M00_AXI_wready[0];
  m00_couplers_imp_11D8XZV m00_couplers
       (.M_ACLK(M00_ACLK_1),
        .M_ARESETN(M00_ARESETN_1),
        .M_AXI_araddr(m00_couplers_to_axi_interconnect_0_ARADDR),
        .M_AXI_arburst(m00_couplers_to_axi_interconnect_0_ARBURST),
        .M_AXI_arcache(m00_couplers_to_axi_interconnect_0_ARCACHE),
        .M_AXI_arid(m00_couplers_to_axi_interconnect_0_ARID),
        .M_AXI_arlen(m00_couplers_to_axi_interconnect_0_ARLEN),
        .M_AXI_arlock(m00_couplers_to_axi_interconnect_0_ARLOCK),
        .M_AXI_arprot(m00_couplers_to_axi_interconnect_0_ARPROT),
        .M_AXI_arqos(m00_couplers_to_axi_interconnect_0_ARQOS),
        .M_AXI_arready(m00_couplers_to_axi_interconnect_0_ARREADY),
        .M_AXI_arregion(m00_couplers_to_axi_interconnect_0_ARREGION),
        .M_AXI_arsize(m00_couplers_to_axi_interconnect_0_ARSIZE),
        .M_AXI_arvalid(m00_couplers_to_axi_interconnect_0_ARVALID),
        .M_AXI_awaddr(m00_couplers_to_axi_interconnect_0_AWADDR),
        .M_AXI_awburst(m00_couplers_to_axi_interconnect_0_AWBURST),
        .M_AXI_awcache(m00_couplers_to_axi_interconnect_0_AWCACHE),
        .M_AXI_awid(m00_couplers_to_axi_interconnect_0_AWID),
        .M_AXI_awlen(m00_couplers_to_axi_interconnect_0_AWLEN),
        .M_AXI_awlock(m00_couplers_to_axi_interconnect_0_AWLOCK),
        .M_AXI_awprot(m00_couplers_to_axi_interconnect_0_AWPROT),
        .M_AXI_awqos(m00_couplers_to_axi_interconnect_0_AWQOS),
        .M_AXI_awready(m00_couplers_to_axi_interconnect_0_AWREADY),
        .M_AXI_awregion(m00_couplers_to_axi_interconnect_0_AWREGION),
        .M_AXI_awsize(m00_couplers_to_axi_interconnect_0_AWSIZE),
        .M_AXI_awvalid(m00_couplers_to_axi_interconnect_0_AWVALID),
        .M_AXI_bid(m00_couplers_to_axi_interconnect_0_BID),
        .M_AXI_bready(m00_couplers_to_axi_interconnect_0_BREADY),
        .M_AXI_bresp(m00_couplers_to_axi_interconnect_0_BRESP),
        .M_AXI_bvalid(m00_couplers_to_axi_interconnect_0_BVALID),
        .M_AXI_rdata(m00_couplers_to_axi_interconnect_0_RDATA),
        .M_AXI_rid(m00_couplers_to_axi_interconnect_0_RID),
        .M_AXI_rlast(m00_couplers_to_axi_interconnect_0_RLAST),
        .M_AXI_rready(m00_couplers_to_axi_interconnect_0_RREADY),
        .M_AXI_rresp(m00_couplers_to_axi_interconnect_0_RRESP),
        .M_AXI_rvalid(m00_couplers_to_axi_interconnect_0_RVALID),
        .M_AXI_wdata(m00_couplers_to_axi_interconnect_0_WDATA),
        .M_AXI_wlast(m00_couplers_to_axi_interconnect_0_WLAST),
        .M_AXI_wready(m00_couplers_to_axi_interconnect_0_WREADY),
        .M_AXI_wstrb(m00_couplers_to_axi_interconnect_0_WSTRB),
        .M_AXI_wvalid(m00_couplers_to_axi_interconnect_0_WVALID),
        .S_ACLK(axi_interconnect_0_ACLK_net),
        .S_ARESETN(axi_interconnect_0_ARESETN_net),
        .S_AXI_araddr(xbar_to_m00_couplers_ARADDR),
        .S_AXI_arburst(xbar_to_m00_couplers_ARBURST),
        .S_AXI_arcache(xbar_to_m00_couplers_ARCACHE),
        .S_AXI_arid(xbar_to_m00_couplers_ARID),
        .S_AXI_arlen(xbar_to_m00_couplers_ARLEN),
        .S_AXI_arlock(xbar_to_m00_couplers_ARLOCK),
        .S_AXI_arprot(xbar_to_m00_couplers_ARPROT),
        .S_AXI_arqos(xbar_to_m00_couplers_ARQOS),
        .S_AXI_arready(xbar_to_m00_couplers_ARREADY),
        .S_AXI_arregion(xbar_to_m00_couplers_ARREGION),
        .S_AXI_arsize(xbar_to_m00_couplers_ARSIZE),
        .S_AXI_arvalid(xbar_to_m00_couplers_ARVALID),
        .S_AXI_awaddr(xbar_to_m00_couplers_AWADDR),
        .S_AXI_awburst(xbar_to_m00_couplers_AWBURST),
        .S_AXI_awcache(xbar_to_m00_couplers_AWCACHE),
        .S_AXI_awid(xbar_to_m00_couplers_AWID),
        .S_AXI_awlen(xbar_to_m00_couplers_AWLEN),
        .S_AXI_awlock(xbar_to_m00_couplers_AWLOCK),
        .S_AXI_awprot(xbar_to_m00_couplers_AWPROT),
        .S_AXI_awqos(xbar_to_m00_couplers_AWQOS),
        .S_AXI_awready(xbar_to_m00_couplers_AWREADY),
        .S_AXI_awregion(xbar_to_m00_couplers_AWREGION),
        .S_AXI_awsize(xbar_to_m00_couplers_AWSIZE),
        .S_AXI_awvalid(xbar_to_m00_couplers_AWVALID),
        .S_AXI_bid(xbar_to_m00_couplers_BID),
        .S_AXI_bready(xbar_to_m00_couplers_BREADY),
        .S_AXI_bresp(xbar_to_m00_couplers_BRESP),
        .S_AXI_bvalid(xbar_to_m00_couplers_BVALID),
        .S_AXI_rdata(xbar_to_m00_couplers_RDATA),
        .S_AXI_rid(xbar_to_m00_couplers_RID),
        .S_AXI_rlast(xbar_to_m00_couplers_RLAST),
        .S_AXI_rready(xbar_to_m00_couplers_RREADY),
        .S_AXI_rresp(xbar_to_m00_couplers_RRESP),
        .S_AXI_rvalid(xbar_to_m00_couplers_RVALID),
        .S_AXI_wdata(xbar_to_m00_couplers_WDATA),
        .S_AXI_wlast(xbar_to_m00_couplers_WLAST),
        .S_AXI_wready(xbar_to_m00_couplers_WREADY),
        .S_AXI_wstrb(xbar_to_m00_couplers_WSTRB),
        .S_AXI_wvalid(xbar_to_m00_couplers_WVALID));
  s00_couplers_imp_D8U04H s00_couplers
       (.M_ACLK(axi_interconnect_0_ACLK_net),
        .M_ARESETN(axi_interconnect_0_ARESETN_net),
        .M_AXI_awaddr(s00_couplers_to_xbar_AWADDR),
        .M_AXI_awburst(s00_couplers_to_xbar_AWBURST),
        .M_AXI_awcache(s00_couplers_to_xbar_AWCACHE),
        .M_AXI_awlen(s00_couplers_to_xbar_AWLEN),
        .M_AXI_awlock(s00_couplers_to_xbar_AWLOCK),
        .M_AXI_awprot(s00_couplers_to_xbar_AWPROT),
        .M_AXI_awqos(s00_couplers_to_xbar_AWQOS),
        .M_AXI_awready(s00_couplers_to_xbar_AWREADY),
        .M_AXI_awsize(s00_couplers_to_xbar_AWSIZE),
        .M_AXI_awvalid(s00_couplers_to_xbar_AWVALID),
        .M_AXI_bready(s00_couplers_to_xbar_BREADY),
        .M_AXI_bresp(s00_couplers_to_xbar_BRESP),
        .M_AXI_bvalid(s00_couplers_to_xbar_BVALID),
        .M_AXI_wdata(s00_couplers_to_xbar_WDATA),
        .M_AXI_wlast(s00_couplers_to_xbar_WLAST),
        .M_AXI_wready(s00_couplers_to_xbar_WREADY),
        .M_AXI_wstrb(s00_couplers_to_xbar_WSTRB),
        .M_AXI_wvalid(s00_couplers_to_xbar_WVALID),
        .S_ACLK(S00_ACLK_1),
        .S_ARESETN(S00_ARESETN_1),
        .S_AXI_awaddr(axi_interconnect_0_to_s00_couplers_AWADDR),
        .S_AXI_awburst(axi_interconnect_0_to_s00_couplers_AWBURST),
        .S_AXI_awcache(axi_interconnect_0_to_s00_couplers_AWCACHE),
        .S_AXI_awlen(axi_interconnect_0_to_s00_couplers_AWLEN),
        .S_AXI_awlock(axi_interconnect_0_to_s00_couplers_AWLOCK),
        .S_AXI_awprot(axi_interconnect_0_to_s00_couplers_AWPROT),
        .S_AXI_awqos(axi_interconnect_0_to_s00_couplers_AWQOS),
        .S_AXI_awready(axi_interconnect_0_to_s00_couplers_AWREADY),
        .S_AXI_awregion(axi_interconnect_0_to_s00_couplers_AWREGION),
        .S_AXI_awsize(axi_interconnect_0_to_s00_couplers_AWSIZE),
        .S_AXI_awvalid(axi_interconnect_0_to_s00_couplers_AWVALID),
        .S_AXI_bready(axi_interconnect_0_to_s00_couplers_BREADY),
        .S_AXI_bresp(axi_interconnect_0_to_s00_couplers_BRESP),
        .S_AXI_bvalid(axi_interconnect_0_to_s00_couplers_BVALID),
        .S_AXI_wdata(axi_interconnect_0_to_s00_couplers_WDATA),
        .S_AXI_wlast(axi_interconnect_0_to_s00_couplers_WLAST),
        .S_AXI_wready(axi_interconnect_0_to_s00_couplers_WREADY),
        .S_AXI_wstrb(axi_interconnect_0_to_s00_couplers_WSTRB),
        .S_AXI_wvalid(axi_interconnect_0_to_s00_couplers_WVALID));
  s01_couplers_imp_1V6X9R8 s01_couplers
       (.M_ACLK(axi_interconnect_0_ACLK_net),
        .M_ARESETN(axi_interconnect_0_ARESETN_net),
        .M_AXI_araddr(s01_couplers_to_xbar_ARADDR),
        .M_AXI_arburst(s01_couplers_to_xbar_ARBURST),
        .M_AXI_arcache(s01_couplers_to_xbar_ARCACHE),
        .M_AXI_arlen(s01_couplers_to_xbar_ARLEN),
        .M_AXI_arlock(s01_couplers_to_xbar_ARLOCK),
        .M_AXI_arprot(s01_couplers_to_xbar_ARPROT),
        .M_AXI_arqos(s01_couplers_to_xbar_ARQOS),
        .M_AXI_arready(s01_couplers_to_xbar_ARREADY),
        .M_AXI_arsize(s01_couplers_to_xbar_ARSIZE),
        .M_AXI_arvalid(s01_couplers_to_xbar_ARVALID),
        .M_AXI_rdata(s01_couplers_to_xbar_RDATA),
        .M_AXI_rlast(s01_couplers_to_xbar_RLAST),
        .M_AXI_rready(s01_couplers_to_xbar_RREADY),
        .M_AXI_rresp(s01_couplers_to_xbar_RRESP),
        .M_AXI_rvalid(s01_couplers_to_xbar_RVALID),
        .S_ACLK(S01_ACLK_1),
        .S_ARESETN(S01_ARESETN_1),
        .S_AXI_araddr(axi_interconnect_0_to_s01_couplers_ARADDR),
        .S_AXI_arburst(axi_interconnect_0_to_s01_couplers_ARBURST),
        .S_AXI_arcache(axi_interconnect_0_to_s01_couplers_ARCACHE),
        .S_AXI_arlen(axi_interconnect_0_to_s01_couplers_ARLEN),
        .S_AXI_arlock(axi_interconnect_0_to_s01_couplers_ARLOCK),
        .S_AXI_arprot(axi_interconnect_0_to_s01_couplers_ARPROT),
        .S_AXI_arqos(axi_interconnect_0_to_s01_couplers_ARQOS),
        .S_AXI_arready(axi_interconnect_0_to_s01_couplers_ARREADY),
        .S_AXI_arregion(axi_interconnect_0_to_s01_couplers_ARREGION),
        .S_AXI_arsize(axi_interconnect_0_to_s01_couplers_ARSIZE),
        .S_AXI_arvalid(axi_interconnect_0_to_s01_couplers_ARVALID),
        .S_AXI_rdata(axi_interconnect_0_to_s01_couplers_RDATA),
        .S_AXI_rlast(axi_interconnect_0_to_s01_couplers_RLAST),
        .S_AXI_rready(axi_interconnect_0_to_s01_couplers_RREADY),
        .S_AXI_rresp(axi_interconnect_0_to_s01_couplers_RRESP),
        .S_AXI_rvalid(axi_interconnect_0_to_s01_couplers_RVALID));
  s02_couplers_imp_M5UN3E s02_couplers
       (.M_ACLK(axi_interconnect_0_ACLK_net),
        .M_ARESETN(axi_interconnect_0_ARESETN_net),
        .M_AXI_araddr(s02_couplers_to_xbar_ARADDR),
        .M_AXI_arburst(s02_couplers_to_xbar_ARBURST),
        .M_AXI_arcache(s02_couplers_to_xbar_ARCACHE),
        .M_AXI_arlen(s02_couplers_to_xbar_ARLEN),
        .M_AXI_arlock(s02_couplers_to_xbar_ARLOCK),
        .M_AXI_arprot(s02_couplers_to_xbar_ARPROT),
        .M_AXI_arqos(s02_couplers_to_xbar_ARQOS),
        .M_AXI_arready(s02_couplers_to_xbar_ARREADY),
        .M_AXI_arsize(s02_couplers_to_xbar_ARSIZE),
        .M_AXI_arvalid(s02_couplers_to_xbar_ARVALID),
        .M_AXI_rdata(s02_couplers_to_xbar_RDATA),
        .M_AXI_rlast(s02_couplers_to_xbar_RLAST),
        .M_AXI_rready(s02_couplers_to_xbar_RREADY),
        .M_AXI_rresp(s02_couplers_to_xbar_RRESP),
        .M_AXI_rvalid(s02_couplers_to_xbar_RVALID),
        .S_ACLK(S02_ACLK_1),
        .S_ARESETN(S02_ARESETN_1),
        .S_AXI_araddr(axi_interconnect_0_to_s02_couplers_ARADDR),
        .S_AXI_arburst(axi_interconnect_0_to_s02_couplers_ARBURST),
        .S_AXI_arcache(axi_interconnect_0_to_s02_couplers_ARCACHE),
        .S_AXI_arlen(axi_interconnect_0_to_s02_couplers_ARLEN),
        .S_AXI_arlock(axi_interconnect_0_to_s02_couplers_ARLOCK),
        .S_AXI_arprot(axi_interconnect_0_to_s02_couplers_ARPROT),
        .S_AXI_arqos(axi_interconnect_0_to_s02_couplers_ARQOS),
        .S_AXI_arready(axi_interconnect_0_to_s02_couplers_ARREADY),
        .S_AXI_arregion(axi_interconnect_0_to_s02_couplers_ARREGION),
        .S_AXI_arsize(axi_interconnect_0_to_s02_couplers_ARSIZE),
        .S_AXI_arvalid(axi_interconnect_0_to_s02_couplers_ARVALID),
        .S_AXI_rdata(axi_interconnect_0_to_s02_couplers_RDATA),
        .S_AXI_rlast(axi_interconnect_0_to_s02_couplers_RLAST),
        .S_AXI_rready(axi_interconnect_0_to_s02_couplers_RREADY),
        .S_AXI_rresp(axi_interconnect_0_to_s02_couplers_RRESP),
        .S_AXI_rvalid(axi_interconnect_0_to_s02_couplers_RVALID));
  s03_couplers_imp_14MZMY7 s03_couplers
       (.M_ACLK(axi_interconnect_0_ACLK_net),
        .M_ARESETN(axi_interconnect_0_ARESETN_net),
        .M_AXI_araddr(s03_couplers_to_xbar_ARADDR),
        .M_AXI_arburst(s03_couplers_to_xbar_ARBURST),
        .M_AXI_arcache(s03_couplers_to_xbar_ARCACHE),
        .M_AXI_arlen(s03_couplers_to_xbar_ARLEN),
        .M_AXI_arlock(s03_couplers_to_xbar_ARLOCK),
        .M_AXI_arprot(s03_couplers_to_xbar_ARPROT),
        .M_AXI_arqos(s03_couplers_to_xbar_ARQOS),
        .M_AXI_arready(s03_couplers_to_xbar_ARREADY),
        .M_AXI_arsize(s03_couplers_to_xbar_ARSIZE),
        .M_AXI_arvalid(s03_couplers_to_xbar_ARVALID),
        .M_AXI_rdata(s03_couplers_to_xbar_RDATA),
        .M_AXI_rlast(s03_couplers_to_xbar_RLAST),
        .M_AXI_rready(s03_couplers_to_xbar_RREADY),
        .M_AXI_rresp(s03_couplers_to_xbar_RRESP),
        .M_AXI_rvalid(s03_couplers_to_xbar_RVALID),
        .S_ACLK(S03_ACLK_1),
        .S_ARESETN(S03_ARESETN_1),
        .S_AXI_araddr(axi_interconnect_0_to_s03_couplers_ARADDR),
        .S_AXI_arburst(axi_interconnect_0_to_s03_couplers_ARBURST),
        .S_AXI_arcache(axi_interconnect_0_to_s03_couplers_ARCACHE),
        .S_AXI_arlen(axi_interconnect_0_to_s03_couplers_ARLEN),
        .S_AXI_arlock(axi_interconnect_0_to_s03_couplers_ARLOCK),
        .S_AXI_arprot(axi_interconnect_0_to_s03_couplers_ARPROT),
        .S_AXI_arqos(axi_interconnect_0_to_s03_couplers_ARQOS),
        .S_AXI_arready(axi_interconnect_0_to_s03_couplers_ARREADY),
        .S_AXI_arregion(axi_interconnect_0_to_s03_couplers_ARREGION),
        .S_AXI_arsize(axi_interconnect_0_to_s03_couplers_ARSIZE),
        .S_AXI_arvalid(axi_interconnect_0_to_s03_couplers_ARVALID),
        .S_AXI_rdata(axi_interconnect_0_to_s03_couplers_RDATA),
        .S_AXI_rlast(axi_interconnect_0_to_s03_couplers_RLAST),
        .S_AXI_rready(axi_interconnect_0_to_s03_couplers_RREADY),
        .S_AXI_rresp(axi_interconnect_0_to_s03_couplers_RRESP),
        .S_AXI_rvalid(axi_interconnect_0_to_s03_couplers_RVALID));
  ram_xbar_0 xbar
       (.aclk(axi_interconnect_0_ACLK_net),
        .aresetn(axi_interconnect_0_ARESETN_net),
        .m_axi_araddr(xbar_to_m00_couplers_ARADDR),
        .m_axi_arburst(xbar_to_m00_couplers_ARBURST),
        .m_axi_arcache(xbar_to_m00_couplers_ARCACHE),
        .m_axi_arid(xbar_to_m00_couplers_ARID),
        .m_axi_arlen(xbar_to_m00_couplers_ARLEN),
        .m_axi_arlock(xbar_to_m00_couplers_ARLOCK),
        .m_axi_arprot(xbar_to_m00_couplers_ARPROT),
        .m_axi_arqos(xbar_to_m00_couplers_ARQOS),
        .m_axi_arready(xbar_to_m00_couplers_ARREADY),
        .m_axi_arregion(xbar_to_m00_couplers_ARREGION),
        .m_axi_arsize(xbar_to_m00_couplers_ARSIZE),
        .m_axi_arvalid(xbar_to_m00_couplers_ARVALID),
        .m_axi_awaddr(xbar_to_m00_couplers_AWADDR),
        .m_axi_awburst(xbar_to_m00_couplers_AWBURST),
        .m_axi_awcache(xbar_to_m00_couplers_AWCACHE),
        .m_axi_awid(xbar_to_m00_couplers_AWID),
        .m_axi_awlen(xbar_to_m00_couplers_AWLEN),
        .m_axi_awlock(xbar_to_m00_couplers_AWLOCK),
        .m_axi_awprot(xbar_to_m00_couplers_AWPROT),
        .m_axi_awqos(xbar_to_m00_couplers_AWQOS),
        .m_axi_awready(xbar_to_m00_couplers_AWREADY),
        .m_axi_awregion(xbar_to_m00_couplers_AWREGION),
        .m_axi_awsize(xbar_to_m00_couplers_AWSIZE),
        .m_axi_awvalid(xbar_to_m00_couplers_AWVALID),
        .m_axi_bid(xbar_to_m00_couplers_BID),
        .m_axi_bready(xbar_to_m00_couplers_BREADY),
        .m_axi_bresp(xbar_to_m00_couplers_BRESP),
        .m_axi_bvalid(xbar_to_m00_couplers_BVALID),
        .m_axi_rdata(xbar_to_m00_couplers_RDATA),
        .m_axi_rid(xbar_to_m00_couplers_RID),
        .m_axi_rlast(xbar_to_m00_couplers_RLAST),
        .m_axi_rready(xbar_to_m00_couplers_RREADY),
        .m_axi_rresp(xbar_to_m00_couplers_RRESP),
        .m_axi_rvalid(xbar_to_m00_couplers_RVALID),
        .m_axi_wdata(xbar_to_m00_couplers_WDATA),
        .m_axi_wlast(xbar_to_m00_couplers_WLAST),
        .m_axi_wready(xbar_to_m00_couplers_WREADY),
        .m_axi_wstrb(xbar_to_m00_couplers_WSTRB),
        .m_axi_wvalid(xbar_to_m00_couplers_WVALID),
        .s_axi_araddr({s03_couplers_to_xbar_ARADDR,s02_couplers_to_xbar_ARADDR,s01_couplers_to_xbar_ARADDR,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({s03_couplers_to_xbar_ARBURST,s02_couplers_to_xbar_ARBURST,s01_couplers_to_xbar_ARBURST,1'b0,1'b1}),
        .s_axi_arcache({s03_couplers_to_xbar_ARCACHE,s02_couplers_to_xbar_ARCACHE,s01_couplers_to_xbar_ARCACHE,1'b0,1'b0,1'b1,1'b1}),
        .s_axi_arid({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlen({s03_couplers_to_xbar_ARLEN,s02_couplers_to_xbar_ARLEN,s01_couplers_to_xbar_ARLEN,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlock({s03_couplers_to_xbar_ARLOCK,s02_couplers_to_xbar_ARLOCK,s01_couplers_to_xbar_ARLOCK,1'b0}),
        .s_axi_arprot({s03_couplers_to_xbar_ARPROT,s02_couplers_to_xbar_ARPROT,s01_couplers_to_xbar_ARPROT,1'b0,1'b0,1'b0}),
        .s_axi_arqos({s03_couplers_to_xbar_ARQOS,s02_couplers_to_xbar_ARQOS,s01_couplers_to_xbar_ARQOS,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready({s03_couplers_to_xbar_ARREADY,s02_couplers_to_xbar_ARREADY,s01_couplers_to_xbar_ARREADY,NLW_xbar_s_axi_arready_UNCONNECTED[0]}),
        .s_axi_arsize({s03_couplers_to_xbar_ARSIZE,s02_couplers_to_xbar_ARSIZE,s01_couplers_to_xbar_ARSIZE,1'b0,1'b1,1'b1}),
        .s_axi_arvalid({s03_couplers_to_xbar_ARVALID,s02_couplers_to_xbar_ARVALID,s01_couplers_to_xbar_ARVALID,1'b0}),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s00_couplers_to_xbar_AWADDR}),
        .s_axi_awburst({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s00_couplers_to_xbar_AWBURST}),
        .s_axi_awcache({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s00_couplers_to_xbar_AWCACHE}),
        .s_axi_awid({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s00_couplers_to_xbar_AWLEN}),
        .s_axi_awlock({1'b0,1'b0,1'b0,s00_couplers_to_xbar_AWLOCK}),
        .s_axi_awprot({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s00_couplers_to_xbar_AWPROT}),
        .s_axi_awqos({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s00_couplers_to_xbar_AWQOS}),
        .s_axi_awready(s00_couplers_to_xbar_AWREADY),
        .s_axi_awsize({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,s00_couplers_to_xbar_AWSIZE}),
        .s_axi_awvalid({1'b0,1'b0,1'b0,s00_couplers_to_xbar_AWVALID}),
        .s_axi_bready({1'b0,1'b0,1'b0,s00_couplers_to_xbar_BREADY}),
        .s_axi_bresp(s00_couplers_to_xbar_BRESP),
        .s_axi_bvalid(s00_couplers_to_xbar_BVALID),
        .s_axi_rdata({s03_couplers_to_xbar_RDATA,s02_couplers_to_xbar_RDATA,s01_couplers_to_xbar_RDATA,NLW_xbar_s_axi_rdata_UNCONNECTED[63:0]}),
        .s_axi_rlast({s03_couplers_to_xbar_RLAST,s02_couplers_to_xbar_RLAST,s01_couplers_to_xbar_RLAST,NLW_xbar_s_axi_rlast_UNCONNECTED[0]}),
        .s_axi_rready({s03_couplers_to_xbar_RREADY,s02_couplers_to_xbar_RREADY,s01_couplers_to_xbar_RREADY,1'b0}),
        .s_axi_rresp({s03_couplers_to_xbar_RRESP,s02_couplers_to_xbar_RRESP,s01_couplers_to_xbar_RRESP,NLW_xbar_s_axi_rresp_UNCONNECTED[1:0]}),
        .s_axi_rvalid({s03_couplers_to_xbar_RVALID,s02_couplers_to_xbar_RVALID,s01_couplers_to_xbar_RVALID,NLW_xbar_s_axi_rvalid_UNCONNECTED[0]}),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s00_couplers_to_xbar_WDATA}),
        .s_axi_wlast({1'b0,1'b0,1'b0,s00_couplers_to_xbar_WLAST}),
        .s_axi_wready(s00_couplers_to_xbar_WREADY),
        .s_axi_wstrb({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,s00_couplers_to_xbar_WSTRB}),
        .s_axi_wvalid({1'b0,1'b0,1'b0,s00_couplers_to_xbar_WVALID}));
endmodule

module s00_couplers_imp_D8U04H
   (M_ACLK,
    M_ARESETN,
    M_AXI_awaddr,
    M_AXI_awburst,
    M_AXI_awcache,
    M_AXI_awlen,
    M_AXI_awlock,
    M_AXI_awprot,
    M_AXI_awqos,
    M_AXI_awready,
    M_AXI_awsize,
    M_AXI_awvalid,
    M_AXI_bready,
    M_AXI_bresp,
    M_AXI_bvalid,
    M_AXI_wdata,
    M_AXI_wlast,
    M_AXI_wready,
    M_AXI_wstrb,
    M_AXI_wvalid,
    S_ACLK,
    S_ARESETN,
    S_AXI_awaddr,
    S_AXI_awburst,
    S_AXI_awcache,
    S_AXI_awlen,
    S_AXI_awlock,
    S_AXI_awprot,
    S_AXI_awqos,
    S_AXI_awready,
    S_AXI_awregion,
    S_AXI_awsize,
    S_AXI_awvalid,
    S_AXI_bready,
    S_AXI_bresp,
    S_AXI_bvalid,
    S_AXI_wdata,
    S_AXI_wlast,
    S_AXI_wready,
    S_AXI_wstrb,
    S_AXI_wvalid);
  input M_ACLK;
  input M_ARESETN;
  output [26:0]M_AXI_awaddr;
  output [1:0]M_AXI_awburst;
  output [3:0]M_AXI_awcache;
  output [7:0]M_AXI_awlen;
  output [0:0]M_AXI_awlock;
  output [2:0]M_AXI_awprot;
  output [3:0]M_AXI_awqos;
  input M_AXI_awready;
  output [2:0]M_AXI_awsize;
  output M_AXI_awvalid;
  output M_AXI_bready;
  input [1:0]M_AXI_bresp;
  input M_AXI_bvalid;
  output [63:0]M_AXI_wdata;
  output M_AXI_wlast;
  input M_AXI_wready;
  output [7:0]M_AXI_wstrb;
  output M_AXI_wvalid;
  input S_ACLK;
  input S_ARESETN;
  input [26:0]S_AXI_awaddr;
  input [1:0]S_AXI_awburst;
  input [3:0]S_AXI_awcache;
  input [7:0]S_AXI_awlen;
  input [0:0]S_AXI_awlock;
  input [2:0]S_AXI_awprot;
  input [3:0]S_AXI_awqos;
  output S_AXI_awready;
  input [3:0]S_AXI_awregion;
  input [2:0]S_AXI_awsize;
  input S_AXI_awvalid;
  input S_AXI_bready;
  output [1:0]S_AXI_bresp;
  output S_AXI_bvalid;
  input [63:0]S_AXI_wdata;
  input S_AXI_wlast;
  output S_AXI_wready;
  input [7:0]S_AXI_wstrb;
  input S_AXI_wvalid;

  wire M_ACLK_1;
  wire M_ARESETN_1;
  wire S_ACLK_1;
  wire S_ARESETN_1;
  wire [26:0]auto_cc_to_s00_couplers_AWADDR;
  wire [1:0]auto_cc_to_s00_couplers_AWBURST;
  wire [3:0]auto_cc_to_s00_couplers_AWCACHE;
  wire [7:0]auto_cc_to_s00_couplers_AWLEN;
  wire [0:0]auto_cc_to_s00_couplers_AWLOCK;
  wire [2:0]auto_cc_to_s00_couplers_AWPROT;
  wire [3:0]auto_cc_to_s00_couplers_AWQOS;
  wire auto_cc_to_s00_couplers_AWREADY;
  wire [2:0]auto_cc_to_s00_couplers_AWSIZE;
  wire auto_cc_to_s00_couplers_AWVALID;
  wire auto_cc_to_s00_couplers_BREADY;
  wire [1:0]auto_cc_to_s00_couplers_BRESP;
  wire auto_cc_to_s00_couplers_BVALID;
  wire [63:0]auto_cc_to_s00_couplers_WDATA;
  wire auto_cc_to_s00_couplers_WLAST;
  wire auto_cc_to_s00_couplers_WREADY;
  wire [7:0]auto_cc_to_s00_couplers_WSTRB;
  wire auto_cc_to_s00_couplers_WVALID;
  wire [26:0]s00_couplers_to_auto_cc_AWADDR;
  wire [1:0]s00_couplers_to_auto_cc_AWBURST;
  wire [3:0]s00_couplers_to_auto_cc_AWCACHE;
  wire [7:0]s00_couplers_to_auto_cc_AWLEN;
  wire [0:0]s00_couplers_to_auto_cc_AWLOCK;
  wire [2:0]s00_couplers_to_auto_cc_AWPROT;
  wire [3:0]s00_couplers_to_auto_cc_AWQOS;
  wire s00_couplers_to_auto_cc_AWREADY;
  wire [3:0]s00_couplers_to_auto_cc_AWREGION;
  wire [2:0]s00_couplers_to_auto_cc_AWSIZE;
  wire s00_couplers_to_auto_cc_AWVALID;
  wire s00_couplers_to_auto_cc_BREADY;
  wire [1:0]s00_couplers_to_auto_cc_BRESP;
  wire s00_couplers_to_auto_cc_BVALID;
  wire [63:0]s00_couplers_to_auto_cc_WDATA;
  wire s00_couplers_to_auto_cc_WLAST;
  wire s00_couplers_to_auto_cc_WREADY;
  wire [7:0]s00_couplers_to_auto_cc_WSTRB;
  wire s00_couplers_to_auto_cc_WVALID;

  assign M_ACLK_1 = M_ACLK;
  assign M_ARESETN_1 = M_ARESETN;
  assign M_AXI_awaddr[26:0] = auto_cc_to_s00_couplers_AWADDR;
  assign M_AXI_awburst[1:0] = auto_cc_to_s00_couplers_AWBURST;
  assign M_AXI_awcache[3:0] = auto_cc_to_s00_couplers_AWCACHE;
  assign M_AXI_awlen[7:0] = auto_cc_to_s00_couplers_AWLEN;
  assign M_AXI_awlock[0] = auto_cc_to_s00_couplers_AWLOCK;
  assign M_AXI_awprot[2:0] = auto_cc_to_s00_couplers_AWPROT;
  assign M_AXI_awqos[3:0] = auto_cc_to_s00_couplers_AWQOS;
  assign M_AXI_awsize[2:0] = auto_cc_to_s00_couplers_AWSIZE;
  assign M_AXI_awvalid = auto_cc_to_s00_couplers_AWVALID;
  assign M_AXI_bready = auto_cc_to_s00_couplers_BREADY;
  assign M_AXI_wdata[63:0] = auto_cc_to_s00_couplers_WDATA;
  assign M_AXI_wlast = auto_cc_to_s00_couplers_WLAST;
  assign M_AXI_wstrb[7:0] = auto_cc_to_s00_couplers_WSTRB;
  assign M_AXI_wvalid = auto_cc_to_s00_couplers_WVALID;
  assign S_ACLK_1 = S_ACLK;
  assign S_ARESETN_1 = S_ARESETN;
  assign S_AXI_awready = s00_couplers_to_auto_cc_AWREADY;
  assign S_AXI_bresp[1:0] = s00_couplers_to_auto_cc_BRESP;
  assign S_AXI_bvalid = s00_couplers_to_auto_cc_BVALID;
  assign S_AXI_wready = s00_couplers_to_auto_cc_WREADY;
  assign auto_cc_to_s00_couplers_AWREADY = M_AXI_awready;
  assign auto_cc_to_s00_couplers_BRESP = M_AXI_bresp[1:0];
  assign auto_cc_to_s00_couplers_BVALID = M_AXI_bvalid;
  assign auto_cc_to_s00_couplers_WREADY = M_AXI_wready;
  assign s00_couplers_to_auto_cc_AWADDR = S_AXI_awaddr[26:0];
  assign s00_couplers_to_auto_cc_AWBURST = S_AXI_awburst[1:0];
  assign s00_couplers_to_auto_cc_AWCACHE = S_AXI_awcache[3:0];
  assign s00_couplers_to_auto_cc_AWLEN = S_AXI_awlen[7:0];
  assign s00_couplers_to_auto_cc_AWLOCK = S_AXI_awlock[0];
  assign s00_couplers_to_auto_cc_AWPROT = S_AXI_awprot[2:0];
  assign s00_couplers_to_auto_cc_AWQOS = S_AXI_awqos[3:0];
  assign s00_couplers_to_auto_cc_AWREGION = S_AXI_awregion[3:0];
  assign s00_couplers_to_auto_cc_AWSIZE = S_AXI_awsize[2:0];
  assign s00_couplers_to_auto_cc_AWVALID = S_AXI_awvalid;
  assign s00_couplers_to_auto_cc_BREADY = S_AXI_bready;
  assign s00_couplers_to_auto_cc_WDATA = S_AXI_wdata[63:0];
  assign s00_couplers_to_auto_cc_WLAST = S_AXI_wlast;
  assign s00_couplers_to_auto_cc_WSTRB = S_AXI_wstrb[7:0];
  assign s00_couplers_to_auto_cc_WVALID = S_AXI_wvalid;
  ram_auto_cc_0 auto_cc
       (.m_axi_aclk(M_ACLK_1),
        .m_axi_aresetn(M_ARESETN_1),
        .m_axi_awaddr(auto_cc_to_s00_couplers_AWADDR),
        .m_axi_awburst(auto_cc_to_s00_couplers_AWBURST),
        .m_axi_awcache(auto_cc_to_s00_couplers_AWCACHE),
        .m_axi_awlen(auto_cc_to_s00_couplers_AWLEN),
        .m_axi_awlock(auto_cc_to_s00_couplers_AWLOCK),
        .m_axi_awprot(auto_cc_to_s00_couplers_AWPROT),
        .m_axi_awqos(auto_cc_to_s00_couplers_AWQOS),
        .m_axi_awready(auto_cc_to_s00_couplers_AWREADY),
        .m_axi_awsize(auto_cc_to_s00_couplers_AWSIZE),
        .m_axi_awvalid(auto_cc_to_s00_couplers_AWVALID),
        .m_axi_bready(auto_cc_to_s00_couplers_BREADY),
        .m_axi_bresp(auto_cc_to_s00_couplers_BRESP),
        .m_axi_bvalid(auto_cc_to_s00_couplers_BVALID),
        .m_axi_wdata(auto_cc_to_s00_couplers_WDATA),
        .m_axi_wlast(auto_cc_to_s00_couplers_WLAST),
        .m_axi_wready(auto_cc_to_s00_couplers_WREADY),
        .m_axi_wstrb(auto_cc_to_s00_couplers_WSTRB),
        .m_axi_wvalid(auto_cc_to_s00_couplers_WVALID),
        .s_axi_aclk(S_ACLK_1),
        .s_axi_aresetn(S_ARESETN_1),
        .s_axi_awaddr(s00_couplers_to_auto_cc_AWADDR),
        .s_axi_awburst(s00_couplers_to_auto_cc_AWBURST),
        .s_axi_awcache(s00_couplers_to_auto_cc_AWCACHE),
        .s_axi_awlen(s00_couplers_to_auto_cc_AWLEN),
        .s_axi_awlock(s00_couplers_to_auto_cc_AWLOCK),
        .s_axi_awprot(s00_couplers_to_auto_cc_AWPROT),
        .s_axi_awqos(s00_couplers_to_auto_cc_AWQOS),
        .s_axi_awready(s00_couplers_to_auto_cc_AWREADY),
        .s_axi_awregion(s00_couplers_to_auto_cc_AWREGION),
        .s_axi_awsize(s00_couplers_to_auto_cc_AWSIZE),
        .s_axi_awvalid(s00_couplers_to_auto_cc_AWVALID),
        .s_axi_bready(s00_couplers_to_auto_cc_BREADY),
        .s_axi_bresp(s00_couplers_to_auto_cc_BRESP),
        .s_axi_bvalid(s00_couplers_to_auto_cc_BVALID),
        .s_axi_wdata(s00_couplers_to_auto_cc_WDATA),
        .s_axi_wlast(s00_couplers_to_auto_cc_WLAST),
        .s_axi_wready(s00_couplers_to_auto_cc_WREADY),
        .s_axi_wstrb(s00_couplers_to_auto_cc_WSTRB),
        .s_axi_wvalid(s00_couplers_to_auto_cc_WVALID));
endmodule

module s01_couplers_imp_1V6X9R8
   (M_ACLK,
    M_ARESETN,
    M_AXI_araddr,
    M_AXI_arburst,
    M_AXI_arcache,
    M_AXI_arlen,
    M_AXI_arlock,
    M_AXI_arprot,
    M_AXI_arqos,
    M_AXI_arready,
    M_AXI_arsize,
    M_AXI_arvalid,
    M_AXI_rdata,
    M_AXI_rlast,
    M_AXI_rready,
    M_AXI_rresp,
    M_AXI_rvalid,
    S_ACLK,
    S_ARESETN,
    S_AXI_araddr,
    S_AXI_arburst,
    S_AXI_arcache,
    S_AXI_arlen,
    S_AXI_arlock,
    S_AXI_arprot,
    S_AXI_arqos,
    S_AXI_arready,
    S_AXI_arregion,
    S_AXI_arsize,
    S_AXI_arvalid,
    S_AXI_rdata,
    S_AXI_rlast,
    S_AXI_rready,
    S_AXI_rresp,
    S_AXI_rvalid);
  input M_ACLK;
  input M_ARESETN;
  output [26:0]M_AXI_araddr;
  output [1:0]M_AXI_arburst;
  output [3:0]M_AXI_arcache;
  output [7:0]M_AXI_arlen;
  output [0:0]M_AXI_arlock;
  output [2:0]M_AXI_arprot;
  output [3:0]M_AXI_arqos;
  input M_AXI_arready;
  output [2:0]M_AXI_arsize;
  output M_AXI_arvalid;
  input [63:0]M_AXI_rdata;
  input M_AXI_rlast;
  output M_AXI_rready;
  input [1:0]M_AXI_rresp;
  input M_AXI_rvalid;
  input S_ACLK;
  input S_ARESETN;
  input [26:0]S_AXI_araddr;
  input [1:0]S_AXI_arburst;
  input [3:0]S_AXI_arcache;
  input [7:0]S_AXI_arlen;
  input [0:0]S_AXI_arlock;
  input [2:0]S_AXI_arprot;
  input [3:0]S_AXI_arqos;
  output S_AXI_arready;
  input [3:0]S_AXI_arregion;
  input [2:0]S_AXI_arsize;
  input S_AXI_arvalid;
  output [63:0]S_AXI_rdata;
  output S_AXI_rlast;
  input S_AXI_rready;
  output [1:0]S_AXI_rresp;
  output S_AXI_rvalid;

  wire M_ACLK_1;
  wire M_ARESETN_1;
  wire S_ACLK_1;
  wire S_ARESETN_1;
  wire [26:0]auto_cc_to_s01_couplers_ARADDR;
  wire [1:0]auto_cc_to_s01_couplers_ARBURST;
  wire [3:0]auto_cc_to_s01_couplers_ARCACHE;
  wire [7:0]auto_cc_to_s01_couplers_ARLEN;
  wire [0:0]auto_cc_to_s01_couplers_ARLOCK;
  wire [2:0]auto_cc_to_s01_couplers_ARPROT;
  wire [3:0]auto_cc_to_s01_couplers_ARQOS;
  wire auto_cc_to_s01_couplers_ARREADY;
  wire [2:0]auto_cc_to_s01_couplers_ARSIZE;
  wire auto_cc_to_s01_couplers_ARVALID;
  wire [63:0]auto_cc_to_s01_couplers_RDATA;
  wire auto_cc_to_s01_couplers_RLAST;
  wire auto_cc_to_s01_couplers_RREADY;
  wire [1:0]auto_cc_to_s01_couplers_RRESP;
  wire auto_cc_to_s01_couplers_RVALID;
  wire [26:0]s01_couplers_to_auto_cc_ARADDR;
  wire [1:0]s01_couplers_to_auto_cc_ARBURST;
  wire [3:0]s01_couplers_to_auto_cc_ARCACHE;
  wire [7:0]s01_couplers_to_auto_cc_ARLEN;
  wire [0:0]s01_couplers_to_auto_cc_ARLOCK;
  wire [2:0]s01_couplers_to_auto_cc_ARPROT;
  wire [3:0]s01_couplers_to_auto_cc_ARQOS;
  wire s01_couplers_to_auto_cc_ARREADY;
  wire [3:0]s01_couplers_to_auto_cc_ARREGION;
  wire [2:0]s01_couplers_to_auto_cc_ARSIZE;
  wire s01_couplers_to_auto_cc_ARVALID;
  wire [63:0]s01_couplers_to_auto_cc_RDATA;
  wire s01_couplers_to_auto_cc_RLAST;
  wire s01_couplers_to_auto_cc_RREADY;
  wire [1:0]s01_couplers_to_auto_cc_RRESP;
  wire s01_couplers_to_auto_cc_RVALID;

  assign M_ACLK_1 = M_ACLK;
  assign M_ARESETN_1 = M_ARESETN;
  assign M_AXI_araddr[26:0] = auto_cc_to_s01_couplers_ARADDR;
  assign M_AXI_arburst[1:0] = auto_cc_to_s01_couplers_ARBURST;
  assign M_AXI_arcache[3:0] = auto_cc_to_s01_couplers_ARCACHE;
  assign M_AXI_arlen[7:0] = auto_cc_to_s01_couplers_ARLEN;
  assign M_AXI_arlock[0] = auto_cc_to_s01_couplers_ARLOCK;
  assign M_AXI_arprot[2:0] = auto_cc_to_s01_couplers_ARPROT;
  assign M_AXI_arqos[3:0] = auto_cc_to_s01_couplers_ARQOS;
  assign M_AXI_arsize[2:0] = auto_cc_to_s01_couplers_ARSIZE;
  assign M_AXI_arvalid = auto_cc_to_s01_couplers_ARVALID;
  assign M_AXI_rready = auto_cc_to_s01_couplers_RREADY;
  assign S_ACLK_1 = S_ACLK;
  assign S_ARESETN_1 = S_ARESETN;
  assign S_AXI_arready = s01_couplers_to_auto_cc_ARREADY;
  assign S_AXI_rdata[63:0] = s01_couplers_to_auto_cc_RDATA;
  assign S_AXI_rlast = s01_couplers_to_auto_cc_RLAST;
  assign S_AXI_rresp[1:0] = s01_couplers_to_auto_cc_RRESP;
  assign S_AXI_rvalid = s01_couplers_to_auto_cc_RVALID;
  assign auto_cc_to_s01_couplers_ARREADY = M_AXI_arready;
  assign auto_cc_to_s01_couplers_RDATA = M_AXI_rdata[63:0];
  assign auto_cc_to_s01_couplers_RLAST = M_AXI_rlast;
  assign auto_cc_to_s01_couplers_RRESP = M_AXI_rresp[1:0];
  assign auto_cc_to_s01_couplers_RVALID = M_AXI_rvalid;
  assign s01_couplers_to_auto_cc_ARADDR = S_AXI_araddr[26:0];
  assign s01_couplers_to_auto_cc_ARBURST = S_AXI_arburst[1:0];
  assign s01_couplers_to_auto_cc_ARCACHE = S_AXI_arcache[3:0];
  assign s01_couplers_to_auto_cc_ARLEN = S_AXI_arlen[7:0];
  assign s01_couplers_to_auto_cc_ARLOCK = S_AXI_arlock[0];
  assign s01_couplers_to_auto_cc_ARPROT = S_AXI_arprot[2:0];
  assign s01_couplers_to_auto_cc_ARQOS = S_AXI_arqos[3:0];
  assign s01_couplers_to_auto_cc_ARREGION = S_AXI_arregion[3:0];
  assign s01_couplers_to_auto_cc_ARSIZE = S_AXI_arsize[2:0];
  assign s01_couplers_to_auto_cc_ARVALID = S_AXI_arvalid;
  assign s01_couplers_to_auto_cc_RREADY = S_AXI_rready;
  ram_auto_cc_1 auto_cc
       (.m_axi_aclk(M_ACLK_1),
        .m_axi_araddr(auto_cc_to_s01_couplers_ARADDR),
        .m_axi_arburst(auto_cc_to_s01_couplers_ARBURST),
        .m_axi_arcache(auto_cc_to_s01_couplers_ARCACHE),
        .m_axi_aresetn(M_ARESETN_1),
        .m_axi_arlen(auto_cc_to_s01_couplers_ARLEN),
        .m_axi_arlock(auto_cc_to_s01_couplers_ARLOCK),
        .m_axi_arprot(auto_cc_to_s01_couplers_ARPROT),
        .m_axi_arqos(auto_cc_to_s01_couplers_ARQOS),
        .m_axi_arready(auto_cc_to_s01_couplers_ARREADY),
        .m_axi_arsize(auto_cc_to_s01_couplers_ARSIZE),
        .m_axi_arvalid(auto_cc_to_s01_couplers_ARVALID),
        .m_axi_rdata(auto_cc_to_s01_couplers_RDATA),
        .m_axi_rlast(auto_cc_to_s01_couplers_RLAST),
        .m_axi_rready(auto_cc_to_s01_couplers_RREADY),
        .m_axi_rresp(auto_cc_to_s01_couplers_RRESP),
        .m_axi_rvalid(auto_cc_to_s01_couplers_RVALID),
        .s_axi_aclk(S_ACLK_1),
        .s_axi_araddr(s01_couplers_to_auto_cc_ARADDR),
        .s_axi_arburst(s01_couplers_to_auto_cc_ARBURST),
        .s_axi_arcache(s01_couplers_to_auto_cc_ARCACHE),
        .s_axi_aresetn(S_ARESETN_1),
        .s_axi_arlen(s01_couplers_to_auto_cc_ARLEN),
        .s_axi_arlock(s01_couplers_to_auto_cc_ARLOCK),
        .s_axi_arprot(s01_couplers_to_auto_cc_ARPROT),
        .s_axi_arqos(s01_couplers_to_auto_cc_ARQOS),
        .s_axi_arready(s01_couplers_to_auto_cc_ARREADY),
        .s_axi_arregion(s01_couplers_to_auto_cc_ARREGION),
        .s_axi_arsize(s01_couplers_to_auto_cc_ARSIZE),
        .s_axi_arvalid(s01_couplers_to_auto_cc_ARVALID),
        .s_axi_rdata(s01_couplers_to_auto_cc_RDATA),
        .s_axi_rlast(s01_couplers_to_auto_cc_RLAST),
        .s_axi_rready(s01_couplers_to_auto_cc_RREADY),
        .s_axi_rresp(s01_couplers_to_auto_cc_RRESP),
        .s_axi_rvalid(s01_couplers_to_auto_cc_RVALID));
endmodule

module s02_couplers_imp_M5UN3E
   (M_ACLK,
    M_ARESETN,
    M_AXI_araddr,
    M_AXI_arburst,
    M_AXI_arcache,
    M_AXI_arlen,
    M_AXI_arlock,
    M_AXI_arprot,
    M_AXI_arqos,
    M_AXI_arready,
    M_AXI_arsize,
    M_AXI_arvalid,
    M_AXI_rdata,
    M_AXI_rlast,
    M_AXI_rready,
    M_AXI_rresp,
    M_AXI_rvalid,
    S_ACLK,
    S_ARESETN,
    S_AXI_araddr,
    S_AXI_arburst,
    S_AXI_arcache,
    S_AXI_arlen,
    S_AXI_arlock,
    S_AXI_arprot,
    S_AXI_arqos,
    S_AXI_arready,
    S_AXI_arregion,
    S_AXI_arsize,
    S_AXI_arvalid,
    S_AXI_rdata,
    S_AXI_rlast,
    S_AXI_rready,
    S_AXI_rresp,
    S_AXI_rvalid);
  input M_ACLK;
  input M_ARESETN;
  output [26:0]M_AXI_araddr;
  output [1:0]M_AXI_arburst;
  output [3:0]M_AXI_arcache;
  output [7:0]M_AXI_arlen;
  output [0:0]M_AXI_arlock;
  output [2:0]M_AXI_arprot;
  output [3:0]M_AXI_arqos;
  input M_AXI_arready;
  output [2:0]M_AXI_arsize;
  output M_AXI_arvalid;
  input [63:0]M_AXI_rdata;
  input M_AXI_rlast;
  output M_AXI_rready;
  input [1:0]M_AXI_rresp;
  input M_AXI_rvalid;
  input S_ACLK;
  input S_ARESETN;
  input [26:0]S_AXI_araddr;
  input [1:0]S_AXI_arburst;
  input [3:0]S_AXI_arcache;
  input [7:0]S_AXI_arlen;
  input [0:0]S_AXI_arlock;
  input [2:0]S_AXI_arprot;
  input [3:0]S_AXI_arqos;
  output S_AXI_arready;
  input [3:0]S_AXI_arregion;
  input [2:0]S_AXI_arsize;
  input S_AXI_arvalid;
  output [63:0]S_AXI_rdata;
  output S_AXI_rlast;
  input S_AXI_rready;
  output [1:0]S_AXI_rresp;
  output S_AXI_rvalid;

  wire M_ACLK_1;
  wire M_ARESETN_1;
  wire S_ACLK_1;
  wire S_ARESETN_1;
  wire [26:0]auto_cc_to_s02_couplers_ARADDR;
  wire [1:0]auto_cc_to_s02_couplers_ARBURST;
  wire [3:0]auto_cc_to_s02_couplers_ARCACHE;
  wire [7:0]auto_cc_to_s02_couplers_ARLEN;
  wire [0:0]auto_cc_to_s02_couplers_ARLOCK;
  wire [2:0]auto_cc_to_s02_couplers_ARPROT;
  wire [3:0]auto_cc_to_s02_couplers_ARQOS;
  wire auto_cc_to_s02_couplers_ARREADY;
  wire [2:0]auto_cc_to_s02_couplers_ARSIZE;
  wire auto_cc_to_s02_couplers_ARVALID;
  wire [63:0]auto_cc_to_s02_couplers_RDATA;
  wire auto_cc_to_s02_couplers_RLAST;
  wire auto_cc_to_s02_couplers_RREADY;
  wire [1:0]auto_cc_to_s02_couplers_RRESP;
  wire auto_cc_to_s02_couplers_RVALID;
  wire [26:0]s02_couplers_to_auto_cc_ARADDR;
  wire [1:0]s02_couplers_to_auto_cc_ARBURST;
  wire [3:0]s02_couplers_to_auto_cc_ARCACHE;
  wire [7:0]s02_couplers_to_auto_cc_ARLEN;
  wire [0:0]s02_couplers_to_auto_cc_ARLOCK;
  wire [2:0]s02_couplers_to_auto_cc_ARPROT;
  wire [3:0]s02_couplers_to_auto_cc_ARQOS;
  wire s02_couplers_to_auto_cc_ARREADY;
  wire [3:0]s02_couplers_to_auto_cc_ARREGION;
  wire [2:0]s02_couplers_to_auto_cc_ARSIZE;
  wire s02_couplers_to_auto_cc_ARVALID;
  wire [63:0]s02_couplers_to_auto_cc_RDATA;
  wire s02_couplers_to_auto_cc_RLAST;
  wire s02_couplers_to_auto_cc_RREADY;
  wire [1:0]s02_couplers_to_auto_cc_RRESP;
  wire s02_couplers_to_auto_cc_RVALID;

  assign M_ACLK_1 = M_ACLK;
  assign M_ARESETN_1 = M_ARESETN;
  assign M_AXI_araddr[26:0] = auto_cc_to_s02_couplers_ARADDR;
  assign M_AXI_arburst[1:0] = auto_cc_to_s02_couplers_ARBURST;
  assign M_AXI_arcache[3:0] = auto_cc_to_s02_couplers_ARCACHE;
  assign M_AXI_arlen[7:0] = auto_cc_to_s02_couplers_ARLEN;
  assign M_AXI_arlock[0] = auto_cc_to_s02_couplers_ARLOCK;
  assign M_AXI_arprot[2:0] = auto_cc_to_s02_couplers_ARPROT;
  assign M_AXI_arqos[3:0] = auto_cc_to_s02_couplers_ARQOS;
  assign M_AXI_arsize[2:0] = auto_cc_to_s02_couplers_ARSIZE;
  assign M_AXI_arvalid = auto_cc_to_s02_couplers_ARVALID;
  assign M_AXI_rready = auto_cc_to_s02_couplers_RREADY;
  assign S_ACLK_1 = S_ACLK;
  assign S_ARESETN_1 = S_ARESETN;
  assign S_AXI_arready = s02_couplers_to_auto_cc_ARREADY;
  assign S_AXI_rdata[63:0] = s02_couplers_to_auto_cc_RDATA;
  assign S_AXI_rlast = s02_couplers_to_auto_cc_RLAST;
  assign S_AXI_rresp[1:0] = s02_couplers_to_auto_cc_RRESP;
  assign S_AXI_rvalid = s02_couplers_to_auto_cc_RVALID;
  assign auto_cc_to_s02_couplers_ARREADY = M_AXI_arready;
  assign auto_cc_to_s02_couplers_RDATA = M_AXI_rdata[63:0];
  assign auto_cc_to_s02_couplers_RLAST = M_AXI_rlast;
  assign auto_cc_to_s02_couplers_RRESP = M_AXI_rresp[1:0];
  assign auto_cc_to_s02_couplers_RVALID = M_AXI_rvalid;
  assign s02_couplers_to_auto_cc_ARADDR = S_AXI_araddr[26:0];
  assign s02_couplers_to_auto_cc_ARBURST = S_AXI_arburst[1:0];
  assign s02_couplers_to_auto_cc_ARCACHE = S_AXI_arcache[3:0];
  assign s02_couplers_to_auto_cc_ARLEN = S_AXI_arlen[7:0];
  assign s02_couplers_to_auto_cc_ARLOCK = S_AXI_arlock[0];
  assign s02_couplers_to_auto_cc_ARPROT = S_AXI_arprot[2:0];
  assign s02_couplers_to_auto_cc_ARQOS = S_AXI_arqos[3:0];
  assign s02_couplers_to_auto_cc_ARREGION = S_AXI_arregion[3:0];
  assign s02_couplers_to_auto_cc_ARSIZE = S_AXI_arsize[2:0];
  assign s02_couplers_to_auto_cc_ARVALID = S_AXI_arvalid;
  assign s02_couplers_to_auto_cc_RREADY = S_AXI_rready;
  ram_auto_cc_2 auto_cc
       (.m_axi_aclk(M_ACLK_1),
        .m_axi_araddr(auto_cc_to_s02_couplers_ARADDR),
        .m_axi_arburst(auto_cc_to_s02_couplers_ARBURST),
        .m_axi_arcache(auto_cc_to_s02_couplers_ARCACHE),
        .m_axi_aresetn(M_ARESETN_1),
        .m_axi_arlen(auto_cc_to_s02_couplers_ARLEN),
        .m_axi_arlock(auto_cc_to_s02_couplers_ARLOCK),
        .m_axi_arprot(auto_cc_to_s02_couplers_ARPROT),
        .m_axi_arqos(auto_cc_to_s02_couplers_ARQOS),
        .m_axi_arready(auto_cc_to_s02_couplers_ARREADY),
        .m_axi_arsize(auto_cc_to_s02_couplers_ARSIZE),
        .m_axi_arvalid(auto_cc_to_s02_couplers_ARVALID),
        .m_axi_rdata(auto_cc_to_s02_couplers_RDATA),
        .m_axi_rlast(auto_cc_to_s02_couplers_RLAST),
        .m_axi_rready(auto_cc_to_s02_couplers_RREADY),
        .m_axi_rresp(auto_cc_to_s02_couplers_RRESP),
        .m_axi_rvalid(auto_cc_to_s02_couplers_RVALID),
        .s_axi_aclk(S_ACLK_1),
        .s_axi_araddr(s02_couplers_to_auto_cc_ARADDR),
        .s_axi_arburst(s02_couplers_to_auto_cc_ARBURST),
        .s_axi_arcache(s02_couplers_to_auto_cc_ARCACHE),
        .s_axi_aresetn(S_ARESETN_1),
        .s_axi_arlen(s02_couplers_to_auto_cc_ARLEN),
        .s_axi_arlock(s02_couplers_to_auto_cc_ARLOCK),
        .s_axi_arprot(s02_couplers_to_auto_cc_ARPROT),
        .s_axi_arqos(s02_couplers_to_auto_cc_ARQOS),
        .s_axi_arready(s02_couplers_to_auto_cc_ARREADY),
        .s_axi_arregion(s02_couplers_to_auto_cc_ARREGION),
        .s_axi_arsize(s02_couplers_to_auto_cc_ARSIZE),
        .s_axi_arvalid(s02_couplers_to_auto_cc_ARVALID),
        .s_axi_rdata(s02_couplers_to_auto_cc_RDATA),
        .s_axi_rlast(s02_couplers_to_auto_cc_RLAST),
        .s_axi_rready(s02_couplers_to_auto_cc_RREADY),
        .s_axi_rresp(s02_couplers_to_auto_cc_RRESP),
        .s_axi_rvalid(s02_couplers_to_auto_cc_RVALID));
endmodule

module s03_couplers_imp_14MZMY7
   (M_ACLK,
    M_ARESETN,
    M_AXI_araddr,
    M_AXI_arburst,
    M_AXI_arcache,
    M_AXI_arlen,
    M_AXI_arlock,
    M_AXI_arprot,
    M_AXI_arqos,
    M_AXI_arready,
    M_AXI_arsize,
    M_AXI_arvalid,
    M_AXI_rdata,
    M_AXI_rlast,
    M_AXI_rready,
    M_AXI_rresp,
    M_AXI_rvalid,
    S_ACLK,
    S_ARESETN,
    S_AXI_araddr,
    S_AXI_arburst,
    S_AXI_arcache,
    S_AXI_arlen,
    S_AXI_arlock,
    S_AXI_arprot,
    S_AXI_arqos,
    S_AXI_arready,
    S_AXI_arregion,
    S_AXI_arsize,
    S_AXI_arvalid,
    S_AXI_rdata,
    S_AXI_rlast,
    S_AXI_rready,
    S_AXI_rresp,
    S_AXI_rvalid);
  input M_ACLK;
  input M_ARESETN;
  output [26:0]M_AXI_araddr;
  output [1:0]M_AXI_arburst;
  output [3:0]M_AXI_arcache;
  output [7:0]M_AXI_arlen;
  output [0:0]M_AXI_arlock;
  output [2:0]M_AXI_arprot;
  output [3:0]M_AXI_arqos;
  input M_AXI_arready;
  output [2:0]M_AXI_arsize;
  output M_AXI_arvalid;
  input [63:0]M_AXI_rdata;
  input M_AXI_rlast;
  output M_AXI_rready;
  input [1:0]M_AXI_rresp;
  input M_AXI_rvalid;
  input S_ACLK;
  input S_ARESETN;
  input [26:0]S_AXI_araddr;
  input [1:0]S_AXI_arburst;
  input [3:0]S_AXI_arcache;
  input [7:0]S_AXI_arlen;
  input [0:0]S_AXI_arlock;
  input [2:0]S_AXI_arprot;
  input [3:0]S_AXI_arqos;
  output S_AXI_arready;
  input [3:0]S_AXI_arregion;
  input [2:0]S_AXI_arsize;
  input S_AXI_arvalid;
  output [63:0]S_AXI_rdata;
  output S_AXI_rlast;
  input S_AXI_rready;
  output [1:0]S_AXI_rresp;
  output S_AXI_rvalid;

  wire M_ACLK_1;
  wire M_ARESETN_1;
  wire S_ACLK_1;
  wire S_ARESETN_1;
  wire [26:0]auto_cc_to_s03_couplers_ARADDR;
  wire [1:0]auto_cc_to_s03_couplers_ARBURST;
  wire [3:0]auto_cc_to_s03_couplers_ARCACHE;
  wire [7:0]auto_cc_to_s03_couplers_ARLEN;
  wire [0:0]auto_cc_to_s03_couplers_ARLOCK;
  wire [2:0]auto_cc_to_s03_couplers_ARPROT;
  wire [3:0]auto_cc_to_s03_couplers_ARQOS;
  wire auto_cc_to_s03_couplers_ARREADY;
  wire [2:0]auto_cc_to_s03_couplers_ARSIZE;
  wire auto_cc_to_s03_couplers_ARVALID;
  wire [63:0]auto_cc_to_s03_couplers_RDATA;
  wire auto_cc_to_s03_couplers_RLAST;
  wire auto_cc_to_s03_couplers_RREADY;
  wire [1:0]auto_cc_to_s03_couplers_RRESP;
  wire auto_cc_to_s03_couplers_RVALID;
  wire [26:0]s03_couplers_to_auto_cc_ARADDR;
  wire [1:0]s03_couplers_to_auto_cc_ARBURST;
  wire [3:0]s03_couplers_to_auto_cc_ARCACHE;
  wire [7:0]s03_couplers_to_auto_cc_ARLEN;
  wire [0:0]s03_couplers_to_auto_cc_ARLOCK;
  wire [2:0]s03_couplers_to_auto_cc_ARPROT;
  wire [3:0]s03_couplers_to_auto_cc_ARQOS;
  wire s03_couplers_to_auto_cc_ARREADY;
  wire [3:0]s03_couplers_to_auto_cc_ARREGION;
  wire [2:0]s03_couplers_to_auto_cc_ARSIZE;
  wire s03_couplers_to_auto_cc_ARVALID;
  wire [63:0]s03_couplers_to_auto_cc_RDATA;
  wire s03_couplers_to_auto_cc_RLAST;
  wire s03_couplers_to_auto_cc_RREADY;
  wire [1:0]s03_couplers_to_auto_cc_RRESP;
  wire s03_couplers_to_auto_cc_RVALID;

  assign M_ACLK_1 = M_ACLK;
  assign M_ARESETN_1 = M_ARESETN;
  assign M_AXI_araddr[26:0] = auto_cc_to_s03_couplers_ARADDR;
  assign M_AXI_arburst[1:0] = auto_cc_to_s03_couplers_ARBURST;
  assign M_AXI_arcache[3:0] = auto_cc_to_s03_couplers_ARCACHE;
  assign M_AXI_arlen[7:0] = auto_cc_to_s03_couplers_ARLEN;
  assign M_AXI_arlock[0] = auto_cc_to_s03_couplers_ARLOCK;
  assign M_AXI_arprot[2:0] = auto_cc_to_s03_couplers_ARPROT;
  assign M_AXI_arqos[3:0] = auto_cc_to_s03_couplers_ARQOS;
  assign M_AXI_arsize[2:0] = auto_cc_to_s03_couplers_ARSIZE;
  assign M_AXI_arvalid = auto_cc_to_s03_couplers_ARVALID;
  assign M_AXI_rready = auto_cc_to_s03_couplers_RREADY;
  assign S_ACLK_1 = S_ACLK;
  assign S_ARESETN_1 = S_ARESETN;
  assign S_AXI_arready = s03_couplers_to_auto_cc_ARREADY;
  assign S_AXI_rdata[63:0] = s03_couplers_to_auto_cc_RDATA;
  assign S_AXI_rlast = s03_couplers_to_auto_cc_RLAST;
  assign S_AXI_rresp[1:0] = s03_couplers_to_auto_cc_RRESP;
  assign S_AXI_rvalid = s03_couplers_to_auto_cc_RVALID;
  assign auto_cc_to_s03_couplers_ARREADY = M_AXI_arready;
  assign auto_cc_to_s03_couplers_RDATA = M_AXI_rdata[63:0];
  assign auto_cc_to_s03_couplers_RLAST = M_AXI_rlast;
  assign auto_cc_to_s03_couplers_RRESP = M_AXI_rresp[1:0];
  assign auto_cc_to_s03_couplers_RVALID = M_AXI_rvalid;
  assign s03_couplers_to_auto_cc_ARADDR = S_AXI_araddr[26:0];
  assign s03_couplers_to_auto_cc_ARBURST = S_AXI_arburst[1:0];
  assign s03_couplers_to_auto_cc_ARCACHE = S_AXI_arcache[3:0];
  assign s03_couplers_to_auto_cc_ARLEN = S_AXI_arlen[7:0];
  assign s03_couplers_to_auto_cc_ARLOCK = S_AXI_arlock[0];
  assign s03_couplers_to_auto_cc_ARPROT = S_AXI_arprot[2:0];
  assign s03_couplers_to_auto_cc_ARQOS = S_AXI_arqos[3:0];
  assign s03_couplers_to_auto_cc_ARREGION = S_AXI_arregion[3:0];
  assign s03_couplers_to_auto_cc_ARSIZE = S_AXI_arsize[2:0];
  assign s03_couplers_to_auto_cc_ARVALID = S_AXI_arvalid;
  assign s03_couplers_to_auto_cc_RREADY = S_AXI_rready;
  ram_auto_cc_3 auto_cc
       (.m_axi_aclk(M_ACLK_1),
        .m_axi_araddr(auto_cc_to_s03_couplers_ARADDR),
        .m_axi_arburst(auto_cc_to_s03_couplers_ARBURST),
        .m_axi_arcache(auto_cc_to_s03_couplers_ARCACHE),
        .m_axi_aresetn(M_ARESETN_1),
        .m_axi_arlen(auto_cc_to_s03_couplers_ARLEN),
        .m_axi_arlock(auto_cc_to_s03_couplers_ARLOCK),
        .m_axi_arprot(auto_cc_to_s03_couplers_ARPROT),
        .m_axi_arqos(auto_cc_to_s03_couplers_ARQOS),
        .m_axi_arready(auto_cc_to_s03_couplers_ARREADY),
        .m_axi_arsize(auto_cc_to_s03_couplers_ARSIZE),
        .m_axi_arvalid(auto_cc_to_s03_couplers_ARVALID),
        .m_axi_rdata(auto_cc_to_s03_couplers_RDATA),
        .m_axi_rlast(auto_cc_to_s03_couplers_RLAST),
        .m_axi_rready(auto_cc_to_s03_couplers_RREADY),
        .m_axi_rresp(auto_cc_to_s03_couplers_RRESP),
        .m_axi_rvalid(auto_cc_to_s03_couplers_RVALID),
        .s_axi_aclk(S_ACLK_1),
        .s_axi_araddr(s03_couplers_to_auto_cc_ARADDR),
        .s_axi_arburst(s03_couplers_to_auto_cc_ARBURST),
        .s_axi_arcache(s03_couplers_to_auto_cc_ARCACHE),
        .s_axi_aresetn(S_ARESETN_1),
        .s_axi_arlen(s03_couplers_to_auto_cc_ARLEN),
        .s_axi_arlock(s03_couplers_to_auto_cc_ARLOCK),
        .s_axi_arprot(s03_couplers_to_auto_cc_ARPROT),
        .s_axi_arqos(s03_couplers_to_auto_cc_ARQOS),
        .s_axi_arready(s03_couplers_to_auto_cc_ARREADY),
        .s_axi_arregion(s03_couplers_to_auto_cc_ARREGION),
        .s_axi_arsize(s03_couplers_to_auto_cc_ARSIZE),
        .s_axi_arvalid(s03_couplers_to_auto_cc_ARVALID),
        .s_axi_rdata(s03_couplers_to_auto_cc_RDATA),
        .s_axi_rlast(s03_couplers_to_auto_cc_RLAST),
        .s_axi_rready(s03_couplers_to_auto_cc_RREADY),
        .s_axi_rresp(s03_couplers_to_auto_cc_RRESP),
        .s_axi_rvalid(s03_couplers_to_auto_cc_RVALID));
endmodule
