../../../../design/synth_Default_RTL_Group/RTLDB/RhinoDb/Gate/ic_data_ram.db