

================================================================
== Vivado HLS Report for 'conv_1_16_18_s'
================================================================
* Date:           Sun Oct 29 21:09:05 2023

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        bnn_reshape.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.679 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    40961|    40961| 0.410 ms | 0.410 ms |  40961|  40961|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |    40960|    40960|        10|          -|          -|  4096|    no    |
        | + Loop 1.1  |        6|        6|         3|          2|          1|     3|    yes   |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 2, D = 3, States = { 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 6 4 
4 --> 5 
5 --> 3 
6 --> 7 
7 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 8 [1/1] (1.76ns)   --->   "br label %.preheader89" [./layer.h:66]   --->   Operation 8 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 7.80>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten16 = phi i13 [ 0, %0 ], [ %add_ln66, %_ZlsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit ]" [./layer.h:66]   --->   Operation 9 'phi' 'indvar_flatten16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%n_0 = phi i5 [ 0, %0 ], [ %select_ln76_2, %_ZlsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit ]" [./layer.h:76]   --->   Operation 10 'phi' 'n_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i10 [ 0, %0 ], [ %select_ln67, %_ZlsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit ]" [./layer.h:67]   --->   Operation 11 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%x_0 = phi i5 [ 0, %0 ], [ %select_ln81_2, %_ZlsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit ]" [./layer.h:81]   --->   Operation 12 'phi' 'x_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%y_0 = phi i5 [ 0, %0 ], [ %y, %_ZlsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit ]"   --->   Operation 13 'phi' 'y_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (2.09ns)   --->   "%icmp_ln66 = icmp eq i13 %indvar_flatten16, -4096" [./layer.h:66]   --->   Operation 14 'icmp' 'icmp_ln66' <Predicate = true> <Delay = 2.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (1.67ns)   --->   "%add_ln66 = add i13 %indvar_flatten16, 1" [./layer.h:66]   --->   Operation 15 'add' 'add_ln66' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "br i1 %icmp_ln66, label %1, label %.preheader90.preheader" [./layer.h:66]   --->   Operation 16 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.78ns)   --->   "%n = add i5 1, %n_0" [./layer.h:66]   --->   Operation 17 'add' 'n' <Predicate = (!icmp_ln66)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4096, i64 4096, i64 4096)"   --->   Operation 18 'speclooptripcount' 'empty_28' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.77ns)   --->   "%icmp_ln67 = icmp eq i10 %indvar_flatten, 256" [./layer.h:67]   --->   Operation 19 'icmp' 'icmp_ln67' <Predicate = (!icmp_ln66)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (1.21ns)   --->   "%select_ln76 = select i1 %icmp_ln67, i5 0, i5 %x_0" [./layer.h:76]   --->   Operation 20 'select' 'select_ln76' <Predicate = (!icmp_ln66)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (1.21ns)   --->   "%select_ln76_2 = select i1 %icmp_ln67, i5 %n, i5 %n_0" [./layer.h:76]   --->   Operation 21 'select' 'select_ln76_2' <Predicate = (!icmp_ln66)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln76 = zext i5 %select_ln76_2 to i7" [./layer.h:76]   --->   Operation 22 'zext' 'zext_ln76' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_s = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %select_ln76_2, i2 0)" [./layer.h:76]   --->   Operation 23 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.87ns)   --->   "%sub_ln76 = sub i7 %tmp_s, %zext_ln76" [./layer.h:76]   --->   Operation 24 'sub' 'sub_ln76' <Predicate = (!icmp_ln66)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln76_60 = zext i5 %select_ln76_2 to i6" [./layer.h:76]   --->   Operation 25 'zext' 'zext_ln76_60' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln76 = trunc i5 %select_ln76_2 to i4" [./layer.h:76]   --->   Operation 26 'trunc' 'trunc_ln76' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%p_cast7_mid2_v = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %trunc_ln76, i3 0)" [./layer.h:76]   --->   Operation 27 'bitconcatenate' 'p_cast7_mid2_v' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%or_ln76 = or i7 %p_cast7_mid2_v, 7" [./layer.h:76]   --->   Operation 28 'or' 'or_ln76' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node and_ln76)   --->   "%xor_ln76_101 = xor i1 %icmp_ln67, true" [./layer.h:76]   --->   Operation 29 'xor' 'xor_ln76_101' <Predicate = (!icmp_ln66)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (1.36ns)   --->   "%icmp_ln68 = icmp eq i5 %y_0, -16" [./layer.h:68]   --->   Operation 30 'icmp' 'icmp_ln68' <Predicate = (!icmp_ln66)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln76 = and i1 %icmp_ln68, %xor_ln76_101" [./layer.h:76]   --->   Operation 31 'and' 'and_ln76' <Predicate = (!icmp_ln66)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (1.78ns)   --->   "%x = add i5 1, %select_ln76" [./layer.h:67]   --->   Operation 32 'add' 'x' <Predicate = (!icmp_ln66)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node select_ln81)   --->   "%or_ln81 = or i1 %and_ln76, %icmp_ln67" [./layer.h:81]   --->   Operation 33 'or' 'or_ln81' <Predicate = (!icmp_ln66)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln81 = select i1 %or_ln81, i5 0, i5 %y_0" [./layer.h:81]   --->   Operation 34 'select' 'select_ln81' <Predicate = (!icmp_ln66)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (1.21ns)   --->   "%select_ln81_2 = select i1 %and_ln76, i5 %x, i5 %select_ln76" [./layer.h:81]   --->   Operation 35 'select' 'select_ln81_2' <Predicate = (!icmp_ln66)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln81 = zext i5 %select_ln81_2 to i10" [./layer.h:81]   --->   Operation 36 'zext' 'zext_ln81' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_26 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %select_ln81, i4 0)" [./layer.h:76]   --->   Operation 37 'bitconcatenate' 'tmp_26' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln76_61 = zext i9 %tmp_26 to i10" [./layer.h:76]   --->   Operation 38 'zext' 'zext_ln76_61' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_27 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %select_ln81, i1 false)" [./layer.h:76]   --->   Operation 39 'bitconcatenate' 'tmp_27' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln76_62 = zext i6 %tmp_27 to i10" [./layer.h:76]   --->   Operation 40 'zext' 'zext_ln76_62' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.82ns)   --->   "%add_ln76_10 = add i10 %zext_ln76_61, %zext_ln76_62" [./layer.h:76]   --->   Operation 41 'add' 'add_ln76_10' <Predicate = (!icmp_ln66)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (1.82ns)   --->   "%add_ln81 = add i10 %zext_ln81, %zext_ln76_61" [./layer.h:81]   --->   Operation 42 'add' 'add_ln81' <Predicate = (!icmp_ln66)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln81_2 = zext i10 %add_ln81 to i64" [./layer.h:81]   --->   Operation 43 'zext' 'zext_ln81_2' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [256 x i16]* %output_r, i64 0, i64 %zext_ln81_2" [./layer.h:81]   --->   Operation 44 'getelementptr' 'output_addr' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (1.78ns)   --->   "%y = add i5 1, %select_ln81" [./layer.h:76]   --->   Operation 45 'add' 'y' <Predicate = (!icmp_ln66)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_28 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %y, i4 0)" [./layer.h:76]   --->   Operation 46 'bitconcatenate' 'tmp_28' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln76_63 = zext i9 %tmp_28 to i10" [./layer.h:76]   --->   Operation 47 'zext' 'zext_ln76_63' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_29 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %y, i1 false)" [./layer.h:76]   --->   Operation 48 'bitconcatenate' 'tmp_29' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln76_64 = zext i6 %tmp_29 to i10" [./layer.h:76]   --->   Operation 49 'zext' 'zext_ln76_64' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (1.82ns)   --->   "%add_ln76_12 = add i10 %zext_ln76_63, %zext_ln76_64" [./layer.h:76]   --->   Operation 50 'add' 'add_ln76_12' <Predicate = (!icmp_ln66)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (1.78ns)   --->   "%add_ln76_4 = add i5 2, %select_ln81" [./layer.h:76]   --->   Operation 51 'add' 'add_ln76_4' <Predicate = (!icmp_ln66)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_30 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %add_ln76_4, i4 0)" [./layer.h:76]   --->   Operation 52 'bitconcatenate' 'tmp_30' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln76_65 = zext i9 %tmp_30 to i10" [./layer.h:76]   --->   Operation 53 'zext' 'zext_ln76_65' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_31 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %add_ln76_4, i1 false)" [./layer.h:76]   --->   Operation 54 'bitconcatenate' 'tmp_31' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln76_66 = zext i6 %tmp_31 to i10" [./layer.h:76]   --->   Operation 55 'zext' 'zext_ln76_66' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (1.82ns)   --->   "%add_ln76_13 = add i10 %zext_ln76_65, %zext_ln76_66" [./layer.h:76]   --->   Operation 56 'add' 'add_ln76_13' <Predicate = (!icmp_ln66)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (1.76ns)   --->   "br label %.preheader" [./layer.h:70]   --->   Operation 57 'br' <Predicate = (!icmp_ln66)> <Delay = 1.76>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "ret void" [./layer.h:85]   --->   Operation 58 'ret' <Predicate = (icmp_ln66)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.85>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%p_014_0 = phi i4 [ %add_ln700_2, %hls_label_0 ], [ 0, %.preheader90.preheader ]" [./layer.h:76]   --->   Operation 59 'phi' 'p_014_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%c_0 = phi i2 [ %c, %hls_label_0 ], [ 0, %.preheader90.preheader ]"   --->   Operation 60 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.95ns)   --->   "%icmp_ln70 = icmp eq i2 %c_0, -1" [./layer.h:70]   --->   Operation 61 'icmp' 'icmp_ln70' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 62 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (1.56ns)   --->   "%c = add i2 %c_0, 1" [./layer.h:70]   --->   Operation 63 'add' 'c' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "br i1 %icmp_ln70, label %_ZlsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit, label %hls_label_0" [./layer.h:70]   --->   Operation 64 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln70 = zext i2 %c_0 to i5" [./layer.h:70]   --->   Operation 65 'zext' 'zext_ln70' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (1.78ns)   --->   "%add_ln76 = add i5 %select_ln81_2, %zext_ln70" [./layer.h:76]   --->   Operation 66 'add' 'add_ln76' <Predicate = (!icmp_ln70)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln76_67 = zext i5 %add_ln76 to i10" [./layer.h:76]   --->   Operation 67 'zext' 'zext_ln76_67' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (1.73ns)   --->   "%add_ln76_14 = add i10 %add_ln76_10, %zext_ln76_67" [./layer.h:76]   --->   Operation 68 'add' 'add_ln76_14' <Predicate = (!icmp_ln70)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln76_68 = zext i10 %add_ln76_14 to i64" [./layer.h:76]   --->   Operation 69 'zext' 'zext_ln76_68' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [324 x i1]* %input_r, i64 0, i64 %zext_ln76_68" [./layer.h:76]   --->   Operation 70 'getelementptr' 'input_addr' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (1.73ns)   --->   "%add_ln76_15 = add i10 %add_ln76_12, %zext_ln76_67" [./layer.h:76]   --->   Operation 71 'add' 'add_ln76_15' <Predicate = (!icmp_ln70)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln76_69 = zext i10 %add_ln76_15 to i64" [./layer.h:76]   --->   Operation 72 'zext' 'zext_ln76_69' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%input_addr_9 = getelementptr [324 x i1]* %input_r, i64 0, i64 %zext_ln76_69" [./layer.h:76]   --->   Operation 73 'getelementptr' 'input_addr_9' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (1.73ns)   --->   "%add_ln76_16 = add i10 %add_ln76_13, %zext_ln76_67" [./layer.h:76]   --->   Operation 74 'add' 'add_ln76_16' <Predicate = (!icmp_ln70)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln76_71 = zext i2 %c_0 to i7" [./layer.h:76]   --->   Operation 75 'zext' 'zext_ln76_71' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (1.87ns)   --->   "%add_ln76_17 = add i7 %sub_ln76, %zext_ln76_71" [./layer.h:76]   --->   Operation 76 'add' 'add_ln76_17' <Predicate = (!icmp_ln70)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln76 = sext i7 %add_ln76_17 to i64" [./layer.h:76]   --->   Operation 77 'sext' 'sext_ln76' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%w_conv1_0_addr = getelementptr [48 x i1]* @w_conv1_0, i64 0, i64 %sext_ln76" [./layer.h:76]   --->   Operation 78 'getelementptr' 'w_conv1_0_addr' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%w_conv1_1_addr = getelementptr [48 x i1]* @w_conv1_1, i64 0, i64 %sext_ln76" [./layer.h:76]   --->   Operation 79 'getelementptr' 'w_conv1_1_addr' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%w_conv1_2_addr = getelementptr [48 x i1]* @w_conv1_2, i64 0, i64 %sext_ln76" [./layer.h:76]   --->   Operation 80 'getelementptr' 'w_conv1_2_addr' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 81 [2/2] (2.34ns)   --->   "%input_load = load i1* %input_addr, align 1" [./layer.h:76]   --->   Operation 81 'load' 'input_load' <Predicate = (!icmp_ln70)> <Delay = 2.34> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_3 : Operation 82 [2/2] (3.25ns)   --->   "%w_conv1_0_load = load i1* %w_conv1_0_addr, align 1" [./layer.h:76]   --->   Operation 82 'load' 'w_conv1_0_load' <Predicate = (!icmp_ln70)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 48> <ROM>
ST_3 : Operation 83 [2/2] (2.34ns)   --->   "%input_load_9 = load i1* %input_addr_9, align 1" [./layer.h:76]   --->   Operation 83 'load' 'input_load_9' <Predicate = (!icmp_ln70)> <Delay = 2.34> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_3 : Operation 84 [2/2] (3.25ns)   --->   "%w_conv1_1_load = load i1* %w_conv1_1_addr, align 1" [./layer.h:76]   --->   Operation 84 'load' 'w_conv1_1_load' <Predicate = (!icmp_ln70)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 48> <ROM>
ST_3 : Operation 85 [2/2] (3.25ns)   --->   "%w_conv1_2_load = load i1* %w_conv1_2_addr, align 1" [./layer.h:76]   --->   Operation 85 'load' 'w_conv1_2_load' <Predicate = (!icmp_ln70)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 48> <ROM>

State 4 <SV = 3> <Delay = 4.23>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln76_70 = zext i10 %add_ln76_16 to i64" [./layer.h:76]   --->   Operation 86 'zext' 'zext_ln76_70' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%input_addr_10 = getelementptr [324 x i1]* %input_r, i64 0, i64 %zext_ln76_70" [./layer.h:76]   --->   Operation 87 'getelementptr' 'input_addr_10' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 88 [1/2] (2.34ns)   --->   "%input_load = load i1* %input_addr, align 1" [./layer.h:76]   --->   Operation 88 'load' 'input_load' <Predicate = (!icmp_ln70)> <Delay = 2.34> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_4 : Operation 89 [1/2] (3.25ns)   --->   "%w_conv1_0_load = load i1* %w_conv1_0_addr, align 1" [./layer.h:76]   --->   Operation 89 'load' 'w_conv1_0_load' <Predicate = (!icmp_ln70)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 48> <ROM>
ST_4 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node xor_ln76_96)   --->   "%xor_ln76 = xor i1 %w_conv1_0_load, true" [./layer.h:76]   --->   Operation 90 'xor' 'xor_ln76' <Predicate = (!icmp_ln70)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln76_96 = xor i1 %input_load, %xor_ln76" [./layer.h:76]   --->   Operation 91 'xor' 'xor_ln76_96' <Predicate = (!icmp_ln70)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/2] (2.34ns)   --->   "%input_load_9 = load i1* %input_addr_9, align 1" [./layer.h:76]   --->   Operation 92 'load' 'input_load_9' <Predicate = (!icmp_ln70)> <Delay = 2.34> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_4 : Operation 93 [1/2] (3.25ns)   --->   "%w_conv1_1_load = load i1* %w_conv1_1_addr, align 1" [./layer.h:76]   --->   Operation 93 'load' 'w_conv1_1_load' <Predicate = (!icmp_ln70)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 48> <ROM>
ST_4 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node xor_ln76_97)   --->   "%xor_ln76_99 = xor i1 %w_conv1_1_load, true" [./layer.h:76]   --->   Operation 94 'xor' 'xor_ln76_99' <Predicate = (!icmp_ln70)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln76_97 = xor i1 %input_load_9, %xor_ln76_99" [./layer.h:76]   --->   Operation 95 'xor' 'xor_ln76_97' <Predicate = (!icmp_ln70)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [2/2] (2.34ns)   --->   "%input_load_10 = load i1* %input_addr_10, align 1" [./layer.h:76]   --->   Operation 96 'load' 'input_load_10' <Predicate = (!icmp_ln70)> <Delay = 2.34> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_4 : Operation 97 [1/2] (3.25ns)   --->   "%w_conv1_2_load = load i1* %w_conv1_2_addr, align 1" [./layer.h:76]   --->   Operation 97 'load' 'w_conv1_2_load' <Predicate = (!icmp_ln70)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 48> <ROM>

State 5 <SV = 4> <Delay = 7.12>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_32 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str23)" [./layer.h:70]   --->   Operation 98 'specregionbegin' 'tmp_32' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str7) nounwind" [./layer.h:71]   --->   Operation 99 'specpipeline' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln76_53 = zext i1 %xor_ln76_96 to i2" [./layer.h:76]   --->   Operation 100 'zext' 'zext_ln76_53' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln76_54 = zext i1 %xor_ln76_97 to i2" [./layer.h:76]   --->   Operation 101 'zext' 'zext_ln76_54' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_5 : Operation 102 [1/2] (2.34ns)   --->   "%input_load_10 = load i1* %input_addr_10, align 1" [./layer.h:76]   --->   Operation 102 'load' 'input_load_10' <Predicate = (!icmp_ln70)> <Delay = 2.34> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_5 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node xor_ln76_98)   --->   "%xor_ln76_100 = xor i1 %w_conv1_2_load, true" [./layer.h:76]   --->   Operation 103 'xor' 'xor_ln76_100' <Predicate = (!icmp_ln70)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 104 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln76_98 = xor i1 %input_load_10, %xor_ln76_100" [./layer.h:76]   --->   Operation 104 'xor' 'xor_ln76_98' <Predicate = (!icmp_ln70)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln700 = zext i1 %xor_ln76_98 to i2" [./layer.h:76]   --->   Operation 105 'zext' 'zext_ln700' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700 = add i2 %zext_ln700, %zext_ln76_54" [./layer.h:76]   --->   Operation 106 'add' 'add_ln700' <Predicate = (!icmp_ln70)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.03> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 107 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_48 = add i2 %zext_ln76_53, %add_ln700" [./layer.h:76]   --->   Operation 107 'add' 'add_ln700_48' <Predicate = (!icmp_ln70)> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.03> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln700_32 = zext i2 %add_ln700_48 to i4" [./layer.h:76]   --->   Operation 108 'zext' 'zext_ln700_32' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (1.73ns)   --->   "%add_ln700_2 = add i4 %zext_ln700_32, %p_014_0" [./layer.h:76]   --->   Operation 109 'add' 'add_ln700_2' <Predicate = (!icmp_ln70)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str23, i32 %tmp_32)" [./layer.h:79]   --->   Operation 110 'specregionend' 'empty_27' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "br label %.preheader" [./layer.h:70]   --->   Operation 111 'br' <Predicate = (!icmp_ln70)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 8.67>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%shl_ln = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %p_014_0, i1 false)" [./layer.h:80]   --->   Operation 112 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (1.78ns)   --->   "%accum_V = add i5 -9, %shl_ln" [./layer.h:80]   --->   Operation 113 'add' 'accum_V' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln895)   --->   "%sext_ln895 = sext i5 %accum_V to i8" [./layer.h:81]   --->   Operation 114 'sext' 'sext_ln895' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 115 [1/1] (1.48ns)   --->   "%icmp_ln895_257 = icmp ugt i7 %p_cast7_mid2_v, %or_ln76" [./layer.h:81]   --->   Operation 115 'icmp' 'icmp_ln895_257' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln895 = zext i7 %p_cast7_mid2_v to i8" [./layer.h:81]   --->   Operation 116 'zext' 'zext_ln895' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln895_4 = zext i7 %or_ln76 to i8" [./layer.h:81]   --->   Operation 117 'zext' 'zext_ln895_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 118 [1/1] (1.87ns)   --->   "%sub_ln895 = sub i8 %zext_ln895, %zext_ln895_4" [./layer.h:81]   --->   Operation 118 'sub' 'sub_ln895' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln895)   --->   "%xor_ln895 = xor i8 %zext_ln895, 127" [./layer.h:81]   --->   Operation 119 'xor' 'xor_ln895' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 120 [1/1] (1.87ns)   --->   "%sub_ln895_3 = sub i8 %zext_ln895_4, %zext_ln895" [./layer.h:81]   --->   Operation 120 'sub' 'sub_ln895_3' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node sub_ln895_4)   --->   "%select_ln895 = select i1 %icmp_ln895_257, i8 %sub_ln895, i8 %sub_ln895_3" [./layer.h:81]   --->   Operation 121 'select' 'select_ln895' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln895)   --->   "%select_ln895_3 = select i1 %icmp_ln895_257, i128 85070604466161134390280484529417256959, i128 -10384197261922203880517506433023998" [./layer.h:81]   --->   Operation 122 'select' 'select_ln895_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln895)   --->   "%select_ln895_4 = select i1 %icmp_ln895_257, i8 %xor_ln895, i8 %zext_ln895" [./layer.h:81]   --->   Operation 123 'select' 'select_ln895_4' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 124 [1/1] (1.91ns) (out node of the LUT)   --->   "%sub_ln895_4 = sub i8 127, %select_ln895" [./layer.h:81]   --->   Operation 124 'sub' 'sub_ln895_4' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln895)   --->   "%zext_ln895_5 = zext i8 %select_ln895_4 to i128" [./layer.h:81]   --->   Operation 125 'zext' 'zext_ln895_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln895)   --->   "%zext_ln895_6 = zext i8 %sub_ln895_4 to i128" [./layer.h:81]   --->   Operation 126 'zext' 'zext_ln895_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln895)   --->   "%lshr_ln895 = lshr i128 %select_ln895_3, %zext_ln895_5" [./layer.h:81]   --->   Operation 127 'lshr' 'lshr_ln895' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln895)   --->   "%lshr_ln895_2 = lshr i128 -1, %zext_ln895_6" [./layer.h:81]   --->   Operation 128 'lshr' 'lshr_ln895_2' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln895)   --->   "%and_ln895 = and i128 %lshr_ln895, %lshr_ln895_2" [./layer.h:81]   --->   Operation 129 'and' 'and_ln895' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln895)   --->   "%trunc_ln895 = trunc i128 %and_ln895 to i8" [./layer.h:81]   --->   Operation 130 'trunc' 'trunc_ln895' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 131 [1/1] (4.89ns) (out node of the LUT)   --->   "%icmp_ln895 = icmp sgt i8 %sext_ln895, %trunc_ln895" [./layer.h:81]   --->   Operation 131 'icmp' 'icmp_ln895' <Predicate = true> <Delay = 4.89> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 132 [2/2] (3.25ns)   --->   "%output_load = load i16* %output_addr, align 2" [./layer.h:81]   --->   Operation 132 'load' 'output_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_6 : Operation 133 [1/1] (1.73ns)   --->   "%add_ln67_2 = add i10 1, %indvar_flatten" [./layer.h:67]   --->   Operation 133 'add' 'add_ln67_2' <Predicate = (!icmp_ln67)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 134 [1/1] (0.68ns)   --->   "%select_ln67 = select i1 %icmp_ln67, i10 1, i10 %add_ln67_2" [./layer.h:67]   --->   Operation 134 'select' 'select_ln67' <Predicate = true> <Delay = 0.68> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 4> <Delay = 6.50>
ST_7 : Operation 135 [1/2] (3.25ns)   --->   "%output_load = load i16* %output_addr, align 2" [./layer.h:81]   --->   Operation 135 'load' 'output_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_7 : Operation 136 [1/1] (0.00ns)   --->   "%tmp = call i16 @_ssdm_op_BitSet.i16.i16.i6.i1(i16 %output_load, i6 %zext_ln76_60, i1 %icmp_ln895)" [./layer.h:81]   --->   Operation 136 'bitset' 'tmp' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 137 [1/1] (3.25ns)   --->   "store i16 %tmp, i16* %output_addr, align 2" [./layer.h:81]   --->   Operation 137 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_7 : Operation 138 [1/1] (0.00ns)   --->   "br label %.preheader89" [./layer.h:68]   --->   Operation 138 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten16', ./layer.h:66) with incoming values : ('add_ln66', ./layer.h:66) [11]  (1.77 ns)

 <State 2>: 7.8ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten', ./layer.h:67) with incoming values : ('select_ln67', ./layer.h:67) [13]  (0 ns)
	'icmp' operation ('icmp_ln67', ./layer.h:67) [22]  (1.77 ns)
	'select' operation ('select_ln76', ./layer.h:76) [23]  (1.22 ns)
	'add' operation ('x', ./layer.h:67) [35]  (1.78 ns)
	'select' operation ('select_ln81_2', ./layer.h:81) [38]  (1.22 ns)
	'add' operation ('add_ln81', ./layer.h:81) [45]  (1.82 ns)

 <State 3>: 5.86ns
The critical path consists of the following:
	'phi' operation ('c') with incoming values : ('c', ./layer.h:70) [63]  (0 ns)
	'add' operation ('add_ln76', ./layer.h:76) [72]  (1.78 ns)
	'add' operation ('add_ln76_14', ./layer.h:76) [74]  (1.73 ns)
	'getelementptr' operation ('input_addr', ./layer.h:76) [76]  (0 ns)
	'load' operation ('input_load', ./layer.h:76) on array 'input_r' [89]  (2.35 ns)

 <State 4>: 4.23ns
The critical path consists of the following:
	'load' operation ('w_conv1_0_load', ./layer.h:76) on array 'w_conv1_0' [90]  (3.25 ns)
	'xor' operation ('xor_ln76', ./layer.h:76) [91]  (0 ns)
	'xor' operation ('xor_ln76_96', ./layer.h:76) [92]  (0.978 ns)

 <State 5>: 7.13ns
The critical path consists of the following:
	'load' operation ('input_load_10', ./layer.h:76) on array 'input_r' [99]  (2.35 ns)
	'xor' operation ('xor_ln76_98', ./layer.h:76) [102]  (0.978 ns)
	'add' operation ('add_ln700', ./layer.h:76) [104]  (0 ns)
	'add' operation ('add_ln700_48', ./layer.h:76) [105]  (2.07 ns)
	'add' operation ('add_ln700_2', ./layer.h:76) [107]  (1.74 ns)

 <State 6>: 8.68ns
The critical path consists of the following:
	'sub' operation ('sub_ln895', ./layer.h:81) [117]  (1.87 ns)
	'select' operation ('select_ln895', ./layer.h:81) [120]  (0 ns)
	'sub' operation ('sub_ln895_4', ./layer.h:81) [123]  (1.92 ns)
	'lshr' operation ('lshr_ln895_2', ./layer.h:81) [127]  (0 ns)
	'and' operation ('and_ln895', ./layer.h:81) [128]  (0 ns)
	'icmp' operation ('icmp_ln895', ./layer.h:81) [130]  (4.89 ns)

 <State 7>: 6.51ns
The critical path consists of the following:
	'load' operation ('output_load', ./layer.h:81) on array 'output_r' [131]  (3.25 ns)
	'store' operation ('store_ln81', ./layer.h:81) of variable 'tmp', ./layer.h:81 on array 'output_r' [133]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
