Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Fri Jan  4 16:41:22 2019
| Host         : puyaa running 64-bit Debian GNU/Linux 9.6 (stretch)
| Command      : report_control_sets -verbose -file Zynq_Design_wrapper_control_sets_placed.rpt
| Design       : Zynq_Design_wrapper
| Device       : xc7z020
------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    34 |
| Unused register locations in slices containing registers |    77 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             174 |           46 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              89 |           31 |
| Yes          | No                    | No                     |             462 |          113 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              22 |            6 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                    Clock Signal                    |                                                                           Enable Signal                                                                           |                                                               Set/Reset Signal                                                              | Slice Load Count | Bel Load Count |
+----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  Zynq_Design_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                |                                                                                                                                             |                1 |              2 |
|  Zynq_Design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                   | Zynq_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0             |                3 |              4 |
|  Zynq_Design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                   | Zynq_Design_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                              |                3 |              4 |
|  Zynq_Design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                   | Zynq_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0             |                3 |              4 |
|  Zynq_Design_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   | Zynq_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7] |                1 |              4 |
|  Zynq_Design_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                    | Zynq_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7] |                2 |              4 |
|  Zynq_Design_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_Design_i/hls_macc_0/inst/hls_macc_HLS_MACC_PERIPH_BUS_if_U/aw_hs                                                                                             |                                                                                                                                             |                2 |              6 |
|  Zynq_Design_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_Design_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                     | Zynq_Design_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                        |                1 |              6 |
|  Zynq_Design_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | Zynq_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]               |                2 |              8 |
|  Zynq_Design_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                             |                3 |              8 |
|  Zynq_Design_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[0][0]       |                                                                                                                                             |                5 |              8 |
|  Zynq_Design_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                             |                3 |              8 |
|  Zynq_Design_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                  |                                                                                                                                             |                3 |              8 |
|  Zynq_Design_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                             |                4 |             13 |
|  Zynq_Design_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                             |                2 |             14 |
|  Zynq_Design_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                |                                                                                                                                             |                3 |             14 |
|  Zynq_Design_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                 |                                                                                                                                             |                3 |             16 |
|  Zynq_Design_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                    |                                                                                                                                             |                7 |             17 |
|  Zynq_Design_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                             |                7 |             17 |
|  Zynq_Design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                   | Zynq_Design_i/hls_macc_0/inst/hls_macc_HLS_MACC_PERIPH_BUS_if_U/dout                                                                        |                7 |             18 |
|  Zynq_Design_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                |                                                                                                                                             |                6 |             28 |
|  Zynq_Design_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                     |                                                                                                                                             |                6 |             28 |
|  Zynq_Design_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                     |                                                                                                                                             |                5 |             28 |
|  Zynq_Design_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                  |                                                                                                                                             |                5 |             28 |
|  Zynq_Design_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_Design_i/hls_macc_0/inst/hls_macc_HLS_MACC_PERIPH_BUS_if_U/_a[31]_i_1_n_0                                                                                    |                                                                                                                                             |                6 |             32 |
|  Zynq_Design_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                             |                9 |             32 |
|  Zynq_Design_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_Design_i/hls_macc_0/inst/hls_macc_HLS_MACC_PERIPH_BUS_if_U/_b[31]_i_1_n_0                                                                                    |                                                                                                                                             |                7 |             32 |
|  Zynq_Design_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_Design_i/hls_macc_0/inst/hls_macc_U/Q[1]                                                                                                                     |                                                                                                                                             |                8 |             32 |
|  Zynq_Design_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_Design_i/hls_macc_0/inst/hls_macc_HLS_MACC_PERIPH_BUS_if_U/ar_hs                                                                                             |                                                                                                                                             |               10 |             32 |
|  Zynq_Design_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_Design_i/hls_macc_0/inst/hls_macc_U/ap_CS_fsm_state7                                                                                                         |                                                                                                                                             |                8 |             32 |
|  Zynq_Design_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                |                                                                                                                                             |               10 |             45 |
|  Zynq_Design_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                             |                7 |             45 |
|  Zynq_Design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                   | Zynq_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                     |               15 |             59 |
|  Zynq_Design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                   |                                                                                                                                             |               50 |            192 |
+----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     1 |
| 4      |                     5 |
| 6      |                     2 |
| 8      |                     5 |
| 13     |                     1 |
| 14     |                     2 |
| 16+    |                    18 |
+--------+-----------------------+


