<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\kistan\Documents\GitHub\Gowin-FPGA-Stopwatch\Stopwatch\impl\gwsynthesis\Stopwatch.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\kistan\Documents\GitHub\Gowin-FPGA-Stopwatch\Stopwatch\src\StopWatchModule.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>C:\Users\kistan\Documents\GitHub\Gowin-FPGA-Stopwatch\Stopwatch\src\Stopwatch.sdc</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.09 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88PC8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Fri Dec 29 14:49:17 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2022 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>374</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>372</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>sys_clk_1Mhz</td>
<td>Base</td>
<td>1000.000</td>
<td>1.000
<td>0.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td>sys_clk </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>sys_clk_1Mhz</td>
<td>1.000(MHz)</td>
<td>36.531(MHz)</td>
<td>31</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>sys_clk_1Mhz</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sys_clk_1Mhz</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>972.626</td>
<td>stopWatchCtr_sec_31_s0/Q</td>
<td>segmentData_1_s0/D</td>
<td>sys_clk_1Mhz:[R]</td>
<td>sys_clk_1Mhz:[R]</td>
<td>1000.000</td>
<td>0.000</td>
<td>27.339</td>
</tr>
<tr>
<td>2</td>
<td>972.688</td>
<td>stopWatchCtr_sec_31_s0/Q</td>
<td>segmentData_2_s0/D</td>
<td>sys_clk_1Mhz:[R]</td>
<td>sys_clk_1Mhz:[R]</td>
<td>1000.000</td>
<td>0.000</td>
<td>27.277</td>
</tr>
<tr>
<td>3</td>
<td>972.709</td>
<td>stopWatchCtr_sec_31_s0/Q</td>
<td>segmentData_3_s0/D</td>
<td>sys_clk_1Mhz:[R]</td>
<td>sys_clk_1Mhz:[R]</td>
<td>1000.000</td>
<td>0.000</td>
<td>27.256</td>
</tr>
<tr>
<td>4</td>
<td>974.538</td>
<td>stopWatchCtr_sec_31_s0/Q</td>
<td>segmentData_0_s0/D</td>
<td>sys_clk_1Mhz:[R]</td>
<td>sys_clk_1Mhz:[R]</td>
<td>1000.000</td>
<td>0.000</td>
<td>25.427</td>
</tr>
<tr>
<td>5</td>
<td>986.084</td>
<td>timer_3_s0/Q</td>
<td>led_2_s1/CE</td>
<td>sys_clk_1Mhz:[R]</td>
<td>sys_clk_1Mhz:[R]</td>
<td>1000.000</td>
<td>0.000</td>
<td>13.881</td>
</tr>
<tr>
<td>6</td>
<td>986.084</td>
<td>timer_3_s0/Q</td>
<td>led_3_s1/CE</td>
<td>sys_clk_1Mhz:[R]</td>
<td>sys_clk_1Mhz:[R]</td>
<td>1000.000</td>
<td>0.000</td>
<td>13.881</td>
</tr>
<tr>
<td>7</td>
<td>986.272</td>
<td>timer_3_s0/Q</td>
<td>led_5_s2/CE</td>
<td>sys_clk_1Mhz:[R]</td>
<td>sys_clk_1Mhz:[R]</td>
<td>1000.000</td>
<td>0.000</td>
<td>13.694</td>
</tr>
<tr>
<td>8</td>
<td>986.272</td>
<td>timer_3_s0/Q</td>
<td>led_4_s1/CE</td>
<td>sys_clk_1Mhz:[R]</td>
<td>sys_clk_1Mhz:[R]</td>
<td>1000.000</td>
<td>0.000</td>
<td>13.694</td>
</tr>
<tr>
<td>9</td>
<td>987.387</td>
<td>timer_3_s0/Q</td>
<td>stopWatchCtr_sec_24_s0/CE</td>
<td>sys_clk_1Mhz:[R]</td>
<td>sys_clk_1Mhz:[R]</td>
<td>1000.000</td>
<td>0.000</td>
<td>12.579</td>
</tr>
<tr>
<td>10</td>
<td>987.387</td>
<td>timer_3_s0/Q</td>
<td>stopWatchCtr_sec_25_s0/CE</td>
<td>sys_clk_1Mhz:[R]</td>
<td>sys_clk_1Mhz:[R]</td>
<td>1000.000</td>
<td>0.000</td>
<td>12.579</td>
</tr>
<tr>
<td>11</td>
<td>987.387</td>
<td>timer_3_s0/Q</td>
<td>stopWatchCtr_sec_26_s0/CE</td>
<td>sys_clk_1Mhz:[R]</td>
<td>sys_clk_1Mhz:[R]</td>
<td>1000.000</td>
<td>0.000</td>
<td>12.579</td>
</tr>
<tr>
<td>12</td>
<td>987.387</td>
<td>timer_3_s0/Q</td>
<td>stopWatchCtr_sec_27_s0/CE</td>
<td>sys_clk_1Mhz:[R]</td>
<td>sys_clk_1Mhz:[R]</td>
<td>1000.000</td>
<td>0.000</td>
<td>12.579</td>
</tr>
<tr>
<td>13</td>
<td>987.387</td>
<td>timer_3_s0/Q</td>
<td>stopWatchCtr_sec_28_s0/CE</td>
<td>sys_clk_1Mhz:[R]</td>
<td>sys_clk_1Mhz:[R]</td>
<td>1000.000</td>
<td>0.000</td>
<td>12.579</td>
</tr>
<tr>
<td>14</td>
<td>987.387</td>
<td>timer_3_s0/Q</td>
<td>stopWatchCtr_sec_29_s0/CE</td>
<td>sys_clk_1Mhz:[R]</td>
<td>sys_clk_1Mhz:[R]</td>
<td>1000.000</td>
<td>0.000</td>
<td>12.579</td>
</tr>
<tr>
<td>15</td>
<td>987.398</td>
<td>timer_3_s0/Q</td>
<td>stopWatchCtr_sec_30_s0/CE</td>
<td>sys_clk_1Mhz:[R]</td>
<td>sys_clk_1Mhz:[R]</td>
<td>1000.000</td>
<td>0.000</td>
<td>12.567</td>
</tr>
<tr>
<td>16</td>
<td>987.398</td>
<td>timer_3_s0/Q</td>
<td>stopWatchCtr_sec_31_s0/CE</td>
<td>sys_clk_1Mhz:[R]</td>
<td>sys_clk_1Mhz:[R]</td>
<td>1000.000</td>
<td>0.000</td>
<td>12.567</td>
</tr>
<tr>
<td>17</td>
<td>987.570</td>
<td>timer_3_s0/Q</td>
<td>stopWatchCtr_sec_6_s0/CE</td>
<td>sys_clk_1Mhz:[R]</td>
<td>sys_clk_1Mhz:[R]</td>
<td>1000.000</td>
<td>0.000</td>
<td>12.395</td>
</tr>
<tr>
<td>18</td>
<td>987.570</td>
<td>timer_3_s0/Q</td>
<td>stopWatchCtr_sec_7_s0/CE</td>
<td>sys_clk_1Mhz:[R]</td>
<td>sys_clk_1Mhz:[R]</td>
<td>1000.000</td>
<td>0.000</td>
<td>12.395</td>
</tr>
<tr>
<td>19</td>
<td>987.570</td>
<td>timer_3_s0/Q</td>
<td>stopWatchCtr_sec_8_s0/CE</td>
<td>sys_clk_1Mhz:[R]</td>
<td>sys_clk_1Mhz:[R]</td>
<td>1000.000</td>
<td>0.000</td>
<td>12.395</td>
</tr>
<tr>
<td>20</td>
<td>987.570</td>
<td>timer_3_s0/Q</td>
<td>stopWatchCtr_sec_9_s0/CE</td>
<td>sys_clk_1Mhz:[R]</td>
<td>sys_clk_1Mhz:[R]</td>
<td>1000.000</td>
<td>0.000</td>
<td>12.395</td>
</tr>
<tr>
<td>21</td>
<td>987.570</td>
<td>timer_3_s0/Q</td>
<td>stopWatchCtr_sec_10_s0/CE</td>
<td>sys_clk_1Mhz:[R]</td>
<td>sys_clk_1Mhz:[R]</td>
<td>1000.000</td>
<td>0.000</td>
<td>12.395</td>
</tr>
<tr>
<td>22</td>
<td>987.570</td>
<td>timer_3_s0/Q</td>
<td>stopWatchCtr_sec_11_s0/CE</td>
<td>sys_clk_1Mhz:[R]</td>
<td>sys_clk_1Mhz:[R]</td>
<td>1000.000</td>
<td>0.000</td>
<td>12.395</td>
</tr>
<tr>
<td>23</td>
<td>987.570</td>
<td>timer_3_s0/Q</td>
<td>stopWatchCtr_sec_12_s0/CE</td>
<td>sys_clk_1Mhz:[R]</td>
<td>sys_clk_1Mhz:[R]</td>
<td>1000.000</td>
<td>0.000</td>
<td>12.395</td>
</tr>
<tr>
<td>24</td>
<td>987.570</td>
<td>timer_3_s0/Q</td>
<td>stopWatchCtr_sec_13_s0/CE</td>
<td>sys_clk_1Mhz:[R]</td>
<td>sys_clk_1Mhz:[R]</td>
<td>1000.000</td>
<td>0.000</td>
<td>12.395</td>
</tr>
<tr>
<td>25</td>
<td>987.570</td>
<td>timer_3_s0/Q</td>
<td>stopWatchCtr_sec_14_s0/CE</td>
<td>sys_clk_1Mhz:[R]</td>
<td>sys_clk_1Mhz:[R]</td>
<td>1000.000</td>
<td>0.000</td>
<td>12.395</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.323</td>
<td>btn_ctr_1_s1/Q</td>
<td>inc_ctr_s0/RESET</td>
<td>sys_clk_1Mhz:[R]</td>
<td>sys_clk_1Mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.334</td>
</tr>
<tr>
<td>2</td>
<td>0.425</td>
<td>led_1_s3/Q</td>
<td>led_1_s3/D</td>
<td>sys_clk_1Mhz:[R]</td>
<td>sys_clk_1Mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>3</td>
<td>0.425</td>
<td>segmentCounter_0_s0/Q</td>
<td>segmentCounter_0_s0/D</td>
<td>sys_clk_1Mhz:[R]</td>
<td>sys_clk_1Mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>4</td>
<td>0.425</td>
<td>segmentCounter_2_s0/Q</td>
<td>segmentCounter_2_s0/D</td>
<td>sys_clk_1Mhz:[R]</td>
<td>sys_clk_1Mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>5</td>
<td>0.425</td>
<td>segmentCounter_6_s0/Q</td>
<td>segmentCounter_6_s0/D</td>
<td>sys_clk_1Mhz:[R]</td>
<td>sys_clk_1Mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>6</td>
<td>0.425</td>
<td>segmentCounter_8_s0/Q</td>
<td>segmentCounter_8_s0/D</td>
<td>sys_clk_1Mhz:[R]</td>
<td>sys_clk_1Mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>7</td>
<td>0.425</td>
<td>segmentCounter_12_s0/Q</td>
<td>segmentCounter_12_s0/D</td>
<td>sys_clk_1Mhz:[R]</td>
<td>sys_clk_1Mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>8</td>
<td>0.425</td>
<td>segmentCounter_14_s0/Q</td>
<td>segmentCounter_14_s0/D</td>
<td>sys_clk_1Mhz:[R]</td>
<td>sys_clk_1Mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>9</td>
<td>0.425</td>
<td>segmentCounter_18_s0/Q</td>
<td>segmentCounter_18_s0/D</td>
<td>sys_clk_1Mhz:[R]</td>
<td>sys_clk_1Mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>10</td>
<td>0.425</td>
<td>segmentCounter_20_s0/Q</td>
<td>segmentCounter_20_s0/D</td>
<td>sys_clk_1Mhz:[R]</td>
<td>sys_clk_1Mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>11</td>
<td>0.425</td>
<td>segmentCounter_24_s0/Q</td>
<td>segmentCounter_24_s0/D</td>
<td>sys_clk_1Mhz:[R]</td>
<td>sys_clk_1Mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>12</td>
<td>0.425</td>
<td>segmentCounter_26_s0/Q</td>
<td>segmentCounter_26_s0/D</td>
<td>sys_clk_1Mhz:[R]</td>
<td>sys_clk_1Mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>13</td>
<td>0.425</td>
<td>segmentCounter_30_s0/Q</td>
<td>segmentCounter_30_s0/D</td>
<td>sys_clk_1Mhz:[R]</td>
<td>sys_clk_1Mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>14</td>
<td>0.425</td>
<td>stopWatchCtr_sec_12_s0/Q</td>
<td>stopWatchCtr_sec_12_s0/D</td>
<td>sys_clk_1Mhz:[R]</td>
<td>sys_clk_1Mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>15</td>
<td>0.425</td>
<td>timer_21_s0/Q</td>
<td>timer_21_s0/D</td>
<td>sys_clk_1Mhz:[R]</td>
<td>sys_clk_1Mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>16</td>
<td>0.427</td>
<td>stopWatchCtr_ms_0_s1/Q</td>
<td>stopWatchCtr_ms_0_s1/D</td>
<td>sys_clk_1Mhz:[R]</td>
<td>sys_clk_1Mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>17</td>
<td>0.427</td>
<td>stopWatchCtr_sec_8_s0/Q</td>
<td>stopWatchCtr_sec_8_s0/D</td>
<td>sys_clk_1Mhz:[R]</td>
<td>sys_clk_1Mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>18</td>
<td>0.427</td>
<td>stopWatchCtr_sec_14_s0/Q</td>
<td>stopWatchCtr_sec_14_s0/D</td>
<td>sys_clk_1Mhz:[R]</td>
<td>sys_clk_1Mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>19</td>
<td>0.427</td>
<td>stopWatchCtr_sec_30_s0/Q</td>
<td>stopWatchCtr_sec_30_s0/D</td>
<td>sys_clk_1Mhz:[R]</td>
<td>sys_clk_1Mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>20</td>
<td>0.427</td>
<td>timer_4_s0/Q</td>
<td>timer_4_s0/D</td>
<td>sys_clk_1Mhz:[R]</td>
<td>sys_clk_1Mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>21</td>
<td>0.427</td>
<td>timer_5_s0/Q</td>
<td>timer_5_s0/D</td>
<td>sys_clk_1Mhz:[R]</td>
<td>sys_clk_1Mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>22</td>
<td>0.427</td>
<td>timer_15_s0/Q</td>
<td>timer_15_s0/D</td>
<td>sys_clk_1Mhz:[R]</td>
<td>sys_clk_1Mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>23</td>
<td>0.427</td>
<td>timer_17_s0/Q</td>
<td>timer_17_s0/D</td>
<td>sys_clk_1Mhz:[R]</td>
<td>sys_clk_1Mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>24</td>
<td>0.427</td>
<td>timer_20_s0/Q</td>
<td>timer_20_s0/D</td>
<td>sys_clk_1Mhz:[R]</td>
<td>sys_clk_1Mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>25</td>
<td>0.427</td>
<td>timer_23_s0/Q</td>
<td>timer_23_s0/D</td>
<td>sys_clk_1Mhz:[R]</td>
<td>sys_clk_1Mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>498.397</td>
<td>499.397</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sys_clk_1Mhz</td>
<td>timer_30_s0</td>
</tr>
<tr>
<td>2</td>
<td>498.397</td>
<td>499.397</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sys_clk_1Mhz</td>
<td>timer_28_s0</td>
</tr>
<tr>
<td>3</td>
<td>498.397</td>
<td>499.397</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sys_clk_1Mhz</td>
<td>timer_24_s0</td>
</tr>
<tr>
<td>4</td>
<td>498.397</td>
<td>499.397</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sys_clk_1Mhz</td>
<td>timer_16_s0</td>
</tr>
<tr>
<td>5</td>
<td>498.397</td>
<td>499.397</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sys_clk_1Mhz</td>
<td>timer_0_s0</td>
</tr>
<tr>
<td>6</td>
<td>498.397</td>
<td>499.397</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sys_clk_1Mhz</td>
<td>stopWatchCtr_sec_6_s0</td>
</tr>
<tr>
<td>7</td>
<td>498.397</td>
<td>499.397</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sys_clk_1Mhz</td>
<td>stopWatchCtr_ms_0_s1</td>
</tr>
<tr>
<td>8</td>
<td>498.397</td>
<td>499.397</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sys_clk_1Mhz</td>
<td>segLED_6_s2</td>
</tr>
<tr>
<td>9</td>
<td>498.397</td>
<td>499.397</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sys_clk_1Mhz</td>
<td>stopWatchCtr_sec_7_s0</td>
</tr>
<tr>
<td>10</td>
<td>498.397</td>
<td>499.397</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sys_clk_1Mhz</td>
<td>segLED_5_s2</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>972.626</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.235</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.861</td>
</tr>
<tr>
<td class="label">From</td>
<td>stopWatchCtr_sec_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>segmentData_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>129</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C34[0][B]</td>
<td>stopWatchCtr_sec_31_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R22C34[0][B]</td>
<td style=" font-weight:bold;">stopWatchCtr_sec_31_s0/Q</td>
</tr>
<tr>
<td>2.805</td>
<td>0.677</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C34[3][B]</td>
<td>n630_s480/I3</td>
</tr>
<tr>
<td>3.360</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R26C34[3][B]</td>
<td style=" background: #97FFFF;">n630_s480/F</td>
</tr>
<tr>
<td>3.637</td>
<td>0.277</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C34[0][B]</td>
<td>n630_s473/I1</td>
</tr>
<tr>
<td>4.154</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R25C34[0][B]</td>
<td style=" background: #97FFFF;">n630_s473/F</td>
</tr>
<tr>
<td>4.556</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C35[1][B]</td>
<td>n630_s457/I0</td>
</tr>
<tr>
<td>5.105</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R25C35[1][B]</td>
<td style=" background: #97FFFF;">n630_s457/F</td>
</tr>
<tr>
<td>5.283</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C34[3][B]</td>
<td>n630_s425/I1</td>
</tr>
<tr>
<td>5.800</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R25C34[3][B]</td>
<td style=" background: #97FFFF;">n630_s425/F</td>
</tr>
<tr>
<td>6.368</td>
<td>0.569</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C33[0][A]</td>
<td>n630_s427/I2</td>
</tr>
<tr>
<td>6.923</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R23C33[0][A]</td>
<td style=" background: #97FFFF;">n630_s427/F</td>
</tr>
<tr>
<td>7.613</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C34[3][A]</td>
<td>n630_s406/I1</td>
</tr>
<tr>
<td>8.075</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C34[3][A]</td>
<td style=" background: #97FFFF;">n630_s406/F</td>
</tr>
<tr>
<td>8.076</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C34[3][B]</td>
<td>n630_s365/I1</td>
</tr>
<tr>
<td>8.529</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R23C34[3][B]</td>
<td style=" background: #97FFFF;">n630_s365/F</td>
</tr>
<tr>
<td>8.952</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[1][A]</td>
<td>n630_s343/I1</td>
</tr>
<tr>
<td>9.507</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R24C33[1][A]</td>
<td style=" background: #97FFFF;">n630_s343/F</td>
</tr>
<tr>
<td>9.920</td>
<td>0.414</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C31[2][B]</td>
<td>n630_s500/I3</td>
</tr>
<tr>
<td>10.437</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C31[2][B]</td>
<td style=" background: #97FFFF;">n630_s500/F</td>
</tr>
<tr>
<td>10.855</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C32[2][A]</td>
<td>n630_s286/I3</td>
</tr>
<tr>
<td>11.372</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R25C32[2][A]</td>
<td style=" background: #97FFFF;">n630_s286/F</td>
</tr>
<tr>
<td>11.799</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C31[3][A]</td>
<td>n630_s289/I1</td>
</tr>
<tr>
<td>12.348</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R27C31[3][A]</td>
<td style=" background: #97FFFF;">n630_s289/F</td>
</tr>
<tr>
<td>12.352</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[3][B]</td>
<td>n630_s490/I0</td>
</tr>
<tr>
<td>12.805</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R27C31[3][B]</td>
<td style=" background: #97FFFF;">n630_s490/F</td>
</tr>
<tr>
<td>13.451</td>
<td>0.645</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C31[3][B]</td>
<td>n630_s222/I1</td>
</tr>
<tr>
<td>13.968</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R30C31[3][B]</td>
<td style=" background: #97FFFF;">n630_s222/F</td>
</tr>
<tr>
<td>14.889</td>
<td>0.921</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C28[0][B]</td>
<td>n630_s184/I0</td>
</tr>
<tr>
<td>15.406</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R27C28[0][B]</td>
<td style=" background: #97FFFF;">n630_s184/F</td>
</tr>
<tr>
<td>15.694</td>
<td>0.288</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C28[1][B]</td>
<td>n630_s178/I3</td>
</tr>
<tr>
<td>16.264</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R25C28[1][B]</td>
<td style=" background: #97FFFF;">n630_s178/F</td>
</tr>
<tr>
<td>16.266</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[0][B]</td>
<td>n630_s139/I0</td>
</tr>
<tr>
<td>16.821</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R25C28[0][B]</td>
<td style=" background: #97FFFF;">n630_s139/F</td>
</tr>
<tr>
<td>17.237</td>
<td>0.416</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C28[3][A]</td>
<td>n630_s133/I3</td>
</tr>
<tr>
<td>17.690</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R27C28[3][A]</td>
<td style=" background: #97FFFF;">n630_s133/F</td>
</tr>
<tr>
<td>18.363</td>
<td>0.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C29[1][B]</td>
<td>n630_s97/I0</td>
</tr>
<tr>
<td>18.918</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R30C29[1][B]</td>
<td style=" background: #97FFFF;">n630_s97/F</td>
</tr>
<tr>
<td>19.356</td>
<td>0.438</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C29[2][B]</td>
<td>n630_s101/I3</td>
</tr>
<tr>
<td>19.873</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R27C29[2][B]</td>
<td style=" background: #97FFFF;">n630_s101/F</td>
</tr>
<tr>
<td>20.409</td>
<td>0.536</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C30[1][A]</td>
<td>n630_s79/I0</td>
</tr>
<tr>
<td>20.926</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R31C30[1][A]</td>
<td style=" background: #97FFFF;">n630_s79/F</td>
</tr>
<tr>
<td>21.599</td>
<td>0.674</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C27[3][B]</td>
<td>n630_s65/I1</td>
</tr>
<tr>
<td>22.154</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R30C27[3][B]</td>
<td style=" background: #97FFFF;">n630_s65/F</td>
</tr>
<tr>
<td>22.599</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C28[3][B]</td>
<td>n632_s25/I1</td>
</tr>
<tr>
<td>22.970</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C28[3][B]</td>
<td style=" background: #97FFFF;">n632_s25/F</td>
</tr>
<tr>
<td>23.388</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C26[1][A]</td>
<td>n630_s88/I1</td>
</tr>
<tr>
<td>23.759</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C26[1][A]</td>
<td style=" background: #97FFFF;">n630_s88/F</td>
</tr>
<tr>
<td>24.421</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[3][B]</td>
<td>n630_s91/I0</td>
</tr>
<tr>
<td>24.991</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R27C26[3][B]</td>
<td style=" background: #97FFFF;">n630_s91/F</td>
</tr>
<tr>
<td>24.994</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[2][B]</td>
<td>n630_s48/I0</td>
</tr>
<tr>
<td>25.511</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R27C26[2][B]</td>
<td style=" background: #97FFFF;">n630_s48/F</td>
</tr>
<tr>
<td>25.942</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C26[3][A]</td>
<td>n630_s518/I0</td>
</tr>
<tr>
<td>26.512</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C26[3][A]</td>
<td style=" background: #97FFFF;">n630_s518/F</td>
</tr>
<tr>
<td>26.513</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C26[3][B]</td>
<td>n630_s13/I0</td>
</tr>
<tr>
<td>26.966</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R26C26[3][B]</td>
<td style=" background: #97FFFF;">n630_s13/F</td>
</tr>
<tr>
<td>27.393</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C25[1][B]</td>
<td>n634_s8/I2</td>
</tr>
<tr>
<td>27.963</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C25[1][B]</td>
<td style=" background: #97FFFF;">n634_s8/F</td>
</tr>
<tr>
<td>28.135</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[2][B]</td>
<td>n634_s6/I0</td>
</tr>
<tr>
<td>28.684</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C24[2][B]</td>
<td style=" background: #97FFFF;">n634_s6/F</td>
</tr>
<tr>
<td>28.686</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[0][A]</td>
<td>n634_s5/I0</td>
</tr>
<tr>
<td>29.235</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C24[0][A]</td>
<td style=" background: #97FFFF;">n634_s5/F</td>
</tr>
<tr>
<td>29.235</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[0][A]</td>
<td style=" font-weight:bold;">segmentData_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>129</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1001.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[0][A]</td>
<td>segmentData_1_s0/CLK</td>
</tr>
<tr>
<td>1001.861</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C24[0][A]</td>
<td>segmentData_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>31</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.475, 56.605%; route: 11.632, 42.547%; tC2Q: 0.232, 0.849%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>972.688</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.173</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.861</td>
</tr>
<tr>
<td class="label">From</td>
<td>stopWatchCtr_sec_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>segmentData_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>129</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C34[0][B]</td>
<td>stopWatchCtr_sec_31_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R22C34[0][B]</td>
<td style=" font-weight:bold;">stopWatchCtr_sec_31_s0/Q</td>
</tr>
<tr>
<td>2.805</td>
<td>0.677</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C34[3][B]</td>
<td>n630_s480/I3</td>
</tr>
<tr>
<td>3.360</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R26C34[3][B]</td>
<td style=" background: #97FFFF;">n630_s480/F</td>
</tr>
<tr>
<td>3.637</td>
<td>0.277</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C34[0][B]</td>
<td>n630_s473/I1</td>
</tr>
<tr>
<td>4.154</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R25C34[0][B]</td>
<td style=" background: #97FFFF;">n630_s473/F</td>
</tr>
<tr>
<td>4.556</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C35[1][B]</td>
<td>n630_s457/I0</td>
</tr>
<tr>
<td>5.105</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R25C35[1][B]</td>
<td style=" background: #97FFFF;">n630_s457/F</td>
</tr>
<tr>
<td>5.283</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C34[3][B]</td>
<td>n630_s425/I1</td>
</tr>
<tr>
<td>5.800</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R25C34[3][B]</td>
<td style=" background: #97FFFF;">n630_s425/F</td>
</tr>
<tr>
<td>6.368</td>
<td>0.569</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C33[0][A]</td>
<td>n630_s427/I2</td>
</tr>
<tr>
<td>6.923</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R23C33[0][A]</td>
<td style=" background: #97FFFF;">n630_s427/F</td>
</tr>
<tr>
<td>7.613</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C34[3][A]</td>
<td>n630_s406/I1</td>
</tr>
<tr>
<td>8.075</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C34[3][A]</td>
<td style=" background: #97FFFF;">n630_s406/F</td>
</tr>
<tr>
<td>8.076</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C34[3][B]</td>
<td>n630_s365/I1</td>
</tr>
<tr>
<td>8.529</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R23C34[3][B]</td>
<td style=" background: #97FFFF;">n630_s365/F</td>
</tr>
<tr>
<td>8.952</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[1][A]</td>
<td>n630_s343/I1</td>
</tr>
<tr>
<td>9.507</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R24C33[1][A]</td>
<td style=" background: #97FFFF;">n630_s343/F</td>
</tr>
<tr>
<td>9.920</td>
<td>0.414</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C31[2][B]</td>
<td>n630_s500/I3</td>
</tr>
<tr>
<td>10.437</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C31[2][B]</td>
<td style=" background: #97FFFF;">n630_s500/F</td>
</tr>
<tr>
<td>10.855</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C32[2][A]</td>
<td>n630_s286/I3</td>
</tr>
<tr>
<td>11.372</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R25C32[2][A]</td>
<td style=" background: #97FFFF;">n630_s286/F</td>
</tr>
<tr>
<td>11.799</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C31[3][A]</td>
<td>n630_s289/I1</td>
</tr>
<tr>
<td>12.348</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R27C31[3][A]</td>
<td style=" background: #97FFFF;">n630_s289/F</td>
</tr>
<tr>
<td>12.352</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[3][B]</td>
<td>n630_s490/I0</td>
</tr>
<tr>
<td>12.805</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R27C31[3][B]</td>
<td style=" background: #97FFFF;">n630_s490/F</td>
</tr>
<tr>
<td>13.451</td>
<td>0.645</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C31[3][B]</td>
<td>n630_s222/I1</td>
</tr>
<tr>
<td>13.968</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R30C31[3][B]</td>
<td style=" background: #97FFFF;">n630_s222/F</td>
</tr>
<tr>
<td>14.889</td>
<td>0.921</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C28[0][B]</td>
<td>n630_s184/I0</td>
</tr>
<tr>
<td>15.406</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R27C28[0][B]</td>
<td style=" background: #97FFFF;">n630_s184/F</td>
</tr>
<tr>
<td>15.694</td>
<td>0.288</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C28[1][B]</td>
<td>n630_s178/I3</td>
</tr>
<tr>
<td>16.264</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R25C28[1][B]</td>
<td style=" background: #97FFFF;">n630_s178/F</td>
</tr>
<tr>
<td>16.266</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[0][B]</td>
<td>n630_s139/I0</td>
</tr>
<tr>
<td>16.821</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R25C28[0][B]</td>
<td style=" background: #97FFFF;">n630_s139/F</td>
</tr>
<tr>
<td>17.237</td>
<td>0.416</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C28[3][A]</td>
<td>n630_s133/I3</td>
</tr>
<tr>
<td>17.690</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R27C28[3][A]</td>
<td style=" background: #97FFFF;">n630_s133/F</td>
</tr>
<tr>
<td>18.363</td>
<td>0.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C29[1][B]</td>
<td>n630_s97/I0</td>
</tr>
<tr>
<td>18.918</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R30C29[1][B]</td>
<td style=" background: #97FFFF;">n630_s97/F</td>
</tr>
<tr>
<td>19.356</td>
<td>0.438</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C29[2][B]</td>
<td>n630_s101/I3</td>
</tr>
<tr>
<td>19.873</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R27C29[2][B]</td>
<td style=" background: #97FFFF;">n630_s101/F</td>
</tr>
<tr>
<td>20.409</td>
<td>0.536</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C30[1][A]</td>
<td>n630_s79/I0</td>
</tr>
<tr>
<td>20.926</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R31C30[1][A]</td>
<td style=" background: #97FFFF;">n630_s79/F</td>
</tr>
<tr>
<td>21.599</td>
<td>0.674</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C27[3][B]</td>
<td>n630_s65/I1</td>
</tr>
<tr>
<td>22.154</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R30C27[3][B]</td>
<td style=" background: #97FFFF;">n630_s65/F</td>
</tr>
<tr>
<td>22.599</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C28[3][B]</td>
<td>n632_s25/I1</td>
</tr>
<tr>
<td>22.970</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C28[3][B]</td>
<td style=" background: #97FFFF;">n632_s25/F</td>
</tr>
<tr>
<td>23.388</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C26[3][B]</td>
<td>n632_s22/I1</td>
</tr>
<tr>
<td>23.759</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R30C26[3][B]</td>
<td style=" background: #97FFFF;">n632_s22/F</td>
</tr>
<tr>
<td>24.509</td>
<td>0.750</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C26[2][B]</td>
<td>n632_s20/I3</td>
</tr>
<tr>
<td>24.971</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C26[2][B]</td>
<td style=" background: #97FFFF;">n632_s20/F</td>
</tr>
<tr>
<td>24.973</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C26[2][A]</td>
<td>n632_s15/I1</td>
</tr>
<tr>
<td>25.490</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R25C26[2][A]</td>
<td style=" background: #97FFFF;">n632_s15/F</td>
</tr>
<tr>
<td>25.995</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C26[3][B]</td>
<td>n632_s16/I1</td>
</tr>
<tr>
<td>26.366</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C26[3][B]</td>
<td style=" background: #97FFFF;">n632_s16/F</td>
</tr>
<tr>
<td>26.371</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C26[3][A]</td>
<td>n632_s10/I1</td>
</tr>
<tr>
<td>26.888</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R29C26[3][A]</td>
<td style=" background: #97FFFF;">n632_s10/F</td>
</tr>
<tr>
<td>27.568</td>
<td>0.681</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C23[1][B]</td>
<td>n632_s11/I2</td>
</tr>
<tr>
<td>28.138</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C23[1][B]</td>
<td style=" background: #97FFFF;">n632_s11/F</td>
</tr>
<tr>
<td>28.140</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C23[2][A]</td>
<td>n632_s7/I1</td>
</tr>
<tr>
<td>28.710</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C23[2][A]</td>
<td style=" background: #97FFFF;">n632_s7/F</td>
</tr>
<tr>
<td>28.711</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C23[0][A]</td>
<td>n632_s5/I1</td>
</tr>
<tr>
<td>29.173</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C23[0][A]</td>
<td style=" background: #97FFFF;">n632_s5/F</td>
</tr>
<tr>
<td>29.173</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C23[0][A]</td>
<td style=" font-weight:bold;">segmentData_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>129</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1001.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C23[0][A]</td>
<td>segmentData_2_s0/CLK</td>
</tr>
<tr>
<td>1001.861</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C23[0][A]</td>
<td>segmentData_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>31</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.166, 55.599%; route: 11.879, 43.550%; tC2Q: 0.232, 0.851%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>972.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.152</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.861</td>
</tr>
<tr>
<td class="label">From</td>
<td>stopWatchCtr_sec_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>segmentData_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>129</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C34[0][B]</td>
<td>stopWatchCtr_sec_31_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R22C34[0][B]</td>
<td style=" font-weight:bold;">stopWatchCtr_sec_31_s0/Q</td>
</tr>
<tr>
<td>2.805</td>
<td>0.677</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C34[3][B]</td>
<td>n630_s480/I3</td>
</tr>
<tr>
<td>3.360</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R26C34[3][B]</td>
<td style=" background: #97FFFF;">n630_s480/F</td>
</tr>
<tr>
<td>3.637</td>
<td>0.277</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C34[0][B]</td>
<td>n630_s473/I1</td>
</tr>
<tr>
<td>4.154</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R25C34[0][B]</td>
<td style=" background: #97FFFF;">n630_s473/F</td>
</tr>
<tr>
<td>4.556</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C35[1][B]</td>
<td>n630_s457/I0</td>
</tr>
<tr>
<td>5.105</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R25C35[1][B]</td>
<td style=" background: #97FFFF;">n630_s457/F</td>
</tr>
<tr>
<td>5.283</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C34[3][B]</td>
<td>n630_s425/I1</td>
</tr>
<tr>
<td>5.800</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R25C34[3][B]</td>
<td style=" background: #97FFFF;">n630_s425/F</td>
</tr>
<tr>
<td>6.368</td>
<td>0.569</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C33[0][A]</td>
<td>n630_s427/I2</td>
</tr>
<tr>
<td>6.923</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R23C33[0][A]</td>
<td style=" background: #97FFFF;">n630_s427/F</td>
</tr>
<tr>
<td>7.613</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C34[3][A]</td>
<td>n630_s406/I1</td>
</tr>
<tr>
<td>8.075</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C34[3][A]</td>
<td style=" background: #97FFFF;">n630_s406/F</td>
</tr>
<tr>
<td>8.076</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C34[3][B]</td>
<td>n630_s365/I1</td>
</tr>
<tr>
<td>8.529</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R23C34[3][B]</td>
<td style=" background: #97FFFF;">n630_s365/F</td>
</tr>
<tr>
<td>8.952</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[1][A]</td>
<td>n630_s343/I1</td>
</tr>
<tr>
<td>9.507</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R24C33[1][A]</td>
<td style=" background: #97FFFF;">n630_s343/F</td>
</tr>
<tr>
<td>9.920</td>
<td>0.414</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C31[2][B]</td>
<td>n630_s500/I3</td>
</tr>
<tr>
<td>10.437</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C31[2][B]</td>
<td style=" background: #97FFFF;">n630_s500/F</td>
</tr>
<tr>
<td>10.855</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C32[2][A]</td>
<td>n630_s286/I3</td>
</tr>
<tr>
<td>11.372</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R25C32[2][A]</td>
<td style=" background: #97FFFF;">n630_s286/F</td>
</tr>
<tr>
<td>11.799</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C31[3][A]</td>
<td>n630_s289/I1</td>
</tr>
<tr>
<td>12.348</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R27C31[3][A]</td>
<td style=" background: #97FFFF;">n630_s289/F</td>
</tr>
<tr>
<td>12.352</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[3][B]</td>
<td>n630_s490/I0</td>
</tr>
<tr>
<td>12.805</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R27C31[3][B]</td>
<td style=" background: #97FFFF;">n630_s490/F</td>
</tr>
<tr>
<td>13.451</td>
<td>0.645</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C31[3][B]</td>
<td>n630_s222/I1</td>
</tr>
<tr>
<td>13.968</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R30C31[3][B]</td>
<td style=" background: #97FFFF;">n630_s222/F</td>
</tr>
<tr>
<td>14.889</td>
<td>0.921</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C28[0][B]</td>
<td>n630_s184/I0</td>
</tr>
<tr>
<td>15.406</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R27C28[0][B]</td>
<td style=" background: #97FFFF;">n630_s184/F</td>
</tr>
<tr>
<td>15.694</td>
<td>0.288</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C28[1][B]</td>
<td>n630_s178/I3</td>
</tr>
<tr>
<td>16.264</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R25C28[1][B]</td>
<td style=" background: #97FFFF;">n630_s178/F</td>
</tr>
<tr>
<td>16.266</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[0][B]</td>
<td>n630_s139/I0</td>
</tr>
<tr>
<td>16.821</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R25C28[0][B]</td>
<td style=" background: #97FFFF;">n630_s139/F</td>
</tr>
<tr>
<td>17.237</td>
<td>0.416</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C28[3][A]</td>
<td>n630_s133/I3</td>
</tr>
<tr>
<td>17.690</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R27C28[3][A]</td>
<td style=" background: #97FFFF;">n630_s133/F</td>
</tr>
<tr>
<td>18.363</td>
<td>0.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C29[1][B]</td>
<td>n630_s97/I0</td>
</tr>
<tr>
<td>18.918</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R30C29[1][B]</td>
<td style=" background: #97FFFF;">n630_s97/F</td>
</tr>
<tr>
<td>19.356</td>
<td>0.438</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C29[2][B]</td>
<td>n630_s101/I3</td>
</tr>
<tr>
<td>19.873</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R27C29[2][B]</td>
<td style=" background: #97FFFF;">n630_s101/F</td>
</tr>
<tr>
<td>20.409</td>
<td>0.536</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C30[1][A]</td>
<td>n630_s79/I0</td>
</tr>
<tr>
<td>20.926</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R31C30[1][A]</td>
<td style=" background: #97FFFF;">n630_s79/F</td>
</tr>
<tr>
<td>21.599</td>
<td>0.674</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C27[3][B]</td>
<td>n630_s65/I1</td>
</tr>
<tr>
<td>22.154</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R30C27[3][B]</td>
<td style=" background: #97FFFF;">n630_s65/F</td>
</tr>
<tr>
<td>22.599</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C28[3][B]</td>
<td>n632_s25/I1</td>
</tr>
<tr>
<td>22.970</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C28[3][B]</td>
<td style=" background: #97FFFF;">n632_s25/F</td>
</tr>
<tr>
<td>23.388</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C26[3][B]</td>
<td>n632_s22/I1</td>
</tr>
<tr>
<td>23.759</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R30C26[3][B]</td>
<td style=" background: #97FFFF;">n632_s22/F</td>
</tr>
<tr>
<td>24.509</td>
<td>0.750</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C26[2][B]</td>
<td>n632_s20/I3</td>
</tr>
<tr>
<td>24.971</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C26[2][B]</td>
<td style=" background: #97FFFF;">n632_s20/F</td>
</tr>
<tr>
<td>24.973</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C26[2][A]</td>
<td>n632_s15/I1</td>
</tr>
<tr>
<td>25.490</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R25C26[2][A]</td>
<td style=" background: #97FFFF;">n632_s15/F</td>
</tr>
<tr>
<td>25.995</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C26[3][B]</td>
<td>n632_s16/I1</td>
</tr>
<tr>
<td>26.366</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C26[3][B]</td>
<td style=" background: #97FFFF;">n632_s16/F</td>
</tr>
<tr>
<td>26.371</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C26[3][A]</td>
<td>n632_s10/I1</td>
</tr>
<tr>
<td>26.888</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R29C26[3][A]</td>
<td style=" background: #97FFFF;">n632_s10/F</td>
</tr>
<tr>
<td>27.568</td>
<td>0.681</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C23[2][B]</td>
<td>n630_s11/I0</td>
</tr>
<tr>
<td>28.138</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C23[2][B]</td>
<td style=" background: #97FFFF;">n630_s11/F</td>
</tr>
<tr>
<td>28.140</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C23[3][A]</td>
<td>n630_s7/I0</td>
</tr>
<tr>
<td>28.689</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C23[3][A]</td>
<td style=" background: #97FFFF;">n630_s7/F</td>
</tr>
<tr>
<td>28.690</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C23[0][B]</td>
<td>n630_s5/I1</td>
</tr>
<tr>
<td>29.152</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C23[0][B]</td>
<td style=" background: #97FFFF;">n630_s5/F</td>
</tr>
<tr>
<td>29.152</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C23[0][B]</td>
<td style=" font-weight:bold;">segmentData_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>129</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1001.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C23[0][B]</td>
<td>segmentData_3_s0/CLK</td>
</tr>
<tr>
<td>1001.861</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C23[0][B]</td>
<td>segmentData_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>31</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.145, 55.565%; route: 11.879, 43.584%; tC2Q: 0.232, 0.851%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>974.538</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.323</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.861</td>
</tr>
<tr>
<td class="label">From</td>
<td>stopWatchCtr_sec_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>segmentData_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>129</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C34[0][B]</td>
<td>stopWatchCtr_sec_31_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R22C34[0][B]</td>
<td style=" font-weight:bold;">stopWatchCtr_sec_31_s0/Q</td>
</tr>
<tr>
<td>2.805</td>
<td>0.677</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C34[3][B]</td>
<td>n630_s480/I3</td>
</tr>
<tr>
<td>3.360</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R26C34[3][B]</td>
<td style=" background: #97FFFF;">n630_s480/F</td>
</tr>
<tr>
<td>3.637</td>
<td>0.277</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C34[0][B]</td>
<td>n630_s473/I1</td>
</tr>
<tr>
<td>4.154</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R25C34[0][B]</td>
<td style=" background: #97FFFF;">n630_s473/F</td>
</tr>
<tr>
<td>4.556</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C35[1][B]</td>
<td>n630_s457/I0</td>
</tr>
<tr>
<td>5.105</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R25C35[1][B]</td>
<td style=" background: #97FFFF;">n630_s457/F</td>
</tr>
<tr>
<td>5.283</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C34[3][B]</td>
<td>n630_s425/I1</td>
</tr>
<tr>
<td>5.800</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R25C34[3][B]</td>
<td style=" background: #97FFFF;">n630_s425/F</td>
</tr>
<tr>
<td>6.368</td>
<td>0.569</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C33[0][A]</td>
<td>n630_s427/I2</td>
</tr>
<tr>
<td>6.923</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R23C33[0][A]</td>
<td style=" background: #97FFFF;">n630_s427/F</td>
</tr>
<tr>
<td>7.613</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C34[3][A]</td>
<td>n630_s406/I1</td>
</tr>
<tr>
<td>8.075</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C34[3][A]</td>
<td style=" background: #97FFFF;">n630_s406/F</td>
</tr>
<tr>
<td>8.076</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C34[3][B]</td>
<td>n630_s365/I1</td>
</tr>
<tr>
<td>8.529</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R23C34[3][B]</td>
<td style=" background: #97FFFF;">n630_s365/F</td>
</tr>
<tr>
<td>8.952</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[1][A]</td>
<td>n630_s343/I1</td>
</tr>
<tr>
<td>9.507</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R24C33[1][A]</td>
<td style=" background: #97FFFF;">n630_s343/F</td>
</tr>
<tr>
<td>9.920</td>
<td>0.414</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C31[2][B]</td>
<td>n630_s500/I3</td>
</tr>
<tr>
<td>10.437</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C31[2][B]</td>
<td style=" background: #97FFFF;">n630_s500/F</td>
</tr>
<tr>
<td>10.855</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C32[2][A]</td>
<td>n630_s286/I3</td>
</tr>
<tr>
<td>11.372</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R25C32[2][A]</td>
<td style=" background: #97FFFF;">n630_s286/F</td>
</tr>
<tr>
<td>11.799</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C31[3][A]</td>
<td>n630_s289/I1</td>
</tr>
<tr>
<td>12.348</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R27C31[3][A]</td>
<td style=" background: #97FFFF;">n630_s289/F</td>
</tr>
<tr>
<td>12.352</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[3][B]</td>
<td>n630_s490/I0</td>
</tr>
<tr>
<td>12.805</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R27C31[3][B]</td>
<td style=" background: #97FFFF;">n630_s490/F</td>
</tr>
<tr>
<td>13.451</td>
<td>0.645</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C31[3][B]</td>
<td>n630_s222/I1</td>
</tr>
<tr>
<td>13.968</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R30C31[3][B]</td>
<td style=" background: #97FFFF;">n630_s222/F</td>
</tr>
<tr>
<td>14.889</td>
<td>0.921</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C28[0][B]</td>
<td>n630_s184/I0</td>
</tr>
<tr>
<td>15.406</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R27C28[0][B]</td>
<td style=" background: #97FFFF;">n630_s184/F</td>
</tr>
<tr>
<td>15.694</td>
<td>0.288</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C28[1][B]</td>
<td>n630_s178/I3</td>
</tr>
<tr>
<td>16.264</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R25C28[1][B]</td>
<td style=" background: #97FFFF;">n630_s178/F</td>
</tr>
<tr>
<td>16.266</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[0][B]</td>
<td>n630_s139/I0</td>
</tr>
<tr>
<td>16.821</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R25C28[0][B]</td>
<td style=" background: #97FFFF;">n630_s139/F</td>
</tr>
<tr>
<td>17.237</td>
<td>0.416</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C28[3][A]</td>
<td>n630_s133/I3</td>
</tr>
<tr>
<td>17.690</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R27C28[3][A]</td>
<td style=" background: #97FFFF;">n630_s133/F</td>
</tr>
<tr>
<td>18.363</td>
<td>0.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C29[1][B]</td>
<td>n630_s97/I0</td>
</tr>
<tr>
<td>18.918</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R30C29[1][B]</td>
<td style=" background: #97FFFF;">n630_s97/F</td>
</tr>
<tr>
<td>19.356</td>
<td>0.438</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C29[2][B]</td>
<td>n630_s101/I3</td>
</tr>
<tr>
<td>19.905</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R27C29[2][B]</td>
<td style=" background: #97FFFF;">n630_s101/F</td>
</tr>
<tr>
<td>19.912</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[2][A]</td>
<td>n630_s71/I0</td>
</tr>
<tr>
<td>20.429</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R27C29[2][A]</td>
<td style=" background: #97FFFF;">n630_s71/F</td>
</tr>
<tr>
<td>21.077</td>
<td>0.648</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C28[3][A]</td>
<td>n630_s69/I2</td>
</tr>
<tr>
<td>21.647</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R25C28[3][A]</td>
<td style=" background: #97FFFF;">n630_s69/F</td>
</tr>
<tr>
<td>21.826</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C27[3][B]</td>
<td>n630_s42/I0</td>
</tr>
<tr>
<td>22.279</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R25C27[3][B]</td>
<td style=" background: #97FFFF;">n630_s42/F</td>
</tr>
<tr>
<td>22.931</td>
<td>0.652</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C25[3][A]</td>
<td>n630_s95/I3</td>
</tr>
<tr>
<td>23.501</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C25[3][A]</td>
<td style=" background: #97FFFF;">n630_s95/F</td>
</tr>
<tr>
<td>23.502</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C25[2][B]</td>
<td>n630_s55/I1</td>
</tr>
<tr>
<td>23.955</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R27C25[2][B]</td>
<td style=" background: #97FFFF;">n630_s55/F</td>
</tr>
<tr>
<td>24.223</td>
<td>0.267</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C25[3][B]</td>
<td>n630_s30/I2</td>
</tr>
<tr>
<td>24.778</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C25[3][B]</td>
<td style=" background: #97FFFF;">n630_s30/F</td>
</tr>
<tr>
<td>25.195</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C24[3][B]</td>
<td>n636_s10/I3</td>
</tr>
<tr>
<td>25.712</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C24[3][B]</td>
<td style=" background: #97FFFF;">n636_s10/F</td>
</tr>
<tr>
<td>26.117</td>
<td>0.405</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C24[0][A]</td>
<td>n636_s6/I0</td>
</tr>
<tr>
<td>26.687</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R29C24[0][A]</td>
<td style=" background: #97FFFF;">n636_s6/F</td>
</tr>
<tr>
<td>26.861</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C24[1][B]</td>
<td>n636_s5/I0</td>
</tr>
<tr>
<td>27.323</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C24[1][B]</td>
<td style=" background: #97FFFF;">n636_s5/F</td>
</tr>
<tr>
<td>27.323</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C24[1][B]</td>
<td style=" font-weight:bold;">segmentData_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>129</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1001.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C24[1][B]</td>
<td>segmentData_0_s0/CLK</td>
</tr>
<tr>
<td>1001.861</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C24[1][B]</td>
<td>segmentData_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>29</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.582, 57.348%; route: 10.613, 41.739%; tC2Q: 0.232, 0.912%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>986.084</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.777</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.861</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>led_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>129</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C25[0][A]</td>
<td>timer_3_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R30C25[0][A]</td>
<td style=" font-weight:bold;">timer_3_s0/Q</td>
</tr>
<tr>
<td>2.792</td>
<td>0.664</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C24[1][A]</td>
<td>n293_s2/I3</td>
</tr>
<tr>
<td>3.347</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R27C24[1][A]</td>
<td style=" background: #97FFFF;">n293_s2/F</td>
</tr>
<tr>
<td>4.017</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C23[2][A]</td>
<td>n290_s2/I3</td>
</tr>
<tr>
<td>4.388</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R24C23[2][A]</td>
<td style=" background: #97FFFF;">n290_s2/F</td>
</tr>
<tr>
<td>4.406</td>
<td>0.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C23[3][B]</td>
<td>n287_s2/I3</td>
</tr>
<tr>
<td>4.868</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R24C23[3][B]</td>
<td style=" background: #97FFFF;">n287_s2/F</td>
</tr>
<tr>
<td>5.045</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C24[3][B]</td>
<td>n284_s2/I3</td>
</tr>
<tr>
<td>5.416</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R24C24[3][B]</td>
<td style=" background: #97FFFF;">n284_s2/F</td>
</tr>
<tr>
<td>5.429</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C24[1][A]</td>
<td>n281_s2/I3</td>
</tr>
<tr>
<td>5.946</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C24[1][A]</td>
<td style=" background: #97FFFF;">n281_s2/F</td>
</tr>
<tr>
<td>6.513</td>
<td>0.567</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C24[1][A]</td>
<td>n278_s2/I3</td>
</tr>
<tr>
<td>7.083</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R25C24[1][A]</td>
<td style=" background: #97FFFF;">n278_s2/F</td>
</tr>
<tr>
<td>7.260</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C25[3][A]</td>
<td>n275_s2/I3</td>
</tr>
<tr>
<td>7.631</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R25C25[3][A]</td>
<td style=" background: #97FFFF;">n275_s2/F</td>
</tr>
<tr>
<td>7.819</td>
<td>0.188</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C25[2][A]</td>
<td>n272_s2/I3</td>
</tr>
<tr>
<td>8.368</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R26C25[2][A]</td>
<td style=" background: #97FFFF;">n272_s2/F</td>
</tr>
<tr>
<td>8.547</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C24[1][A]</td>
<td>n270_s2/I2</td>
</tr>
<tr>
<td>9.117</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R26C24[1][A]</td>
<td style=" background: #97FFFF;">n270_s2/F</td>
</tr>
<tr>
<td>9.295</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[3][B]</td>
<td>n268_s2/I2</td>
</tr>
<tr>
<td>9.865</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R26C23[3][B]</td>
<td style=" background: #97FFFF;">n268_s2/F</td>
</tr>
<tr>
<td>9.868</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[0][B]</td>
<td>n266_s1/I2</td>
</tr>
<tr>
<td>10.417</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R26C23[0][B]</td>
<td style=" background: #97FFFF;">n266_s1/F</td>
</tr>
<tr>
<td>10.419</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[3][A]</td>
<td>n957_s5/I0</td>
</tr>
<tr>
<td>10.989</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C23[3][A]</td>
<td style=" background: #97FFFF;">n957_s5/F</td>
</tr>
<tr>
<td>11.162</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C23[3][B]</td>
<td>n957_s1/I3</td>
</tr>
<tr>
<td>11.615</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>26</td>
<td>R25C23[3][B]</td>
<td style=" background: #97FFFF;">n957_s1/F</td>
</tr>
<tr>
<td>12.310</td>
<td>0.695</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C23[2][B]</td>
<td>n957_s33/I1</td>
</tr>
<tr>
<td>12.681</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R30C23[2][B]</td>
<td style=" background: #97FFFF;">n957_s33/F</td>
</tr>
<tr>
<td>12.690</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C23[3][B]</td>
<td>n961_s0/I3</td>
</tr>
<tr>
<td>13.239</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>36</td>
<td>R30C23[3][B]</td>
<td style=" background: #97FFFF;">n961_s0/F</td>
</tr>
<tr>
<td>15.777</td>
<td>2.538</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL49[A]</td>
<td style=" font-weight:bold;">led_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>129</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1001.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL49[A]</td>
<td>led_2_s1/CLK</td>
</tr>
<tr>
<td>1001.861</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL49[A]</td>
<td>led_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.398, 53.296%; route: 6.251, 45.032%; tC2Q: 0.232, 1.671%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>986.084</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.777</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.861</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>led_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>129</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C25[0][A]</td>
<td>timer_3_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R30C25[0][A]</td>
<td style=" font-weight:bold;">timer_3_s0/Q</td>
</tr>
<tr>
<td>2.792</td>
<td>0.664</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C24[1][A]</td>
<td>n293_s2/I3</td>
</tr>
<tr>
<td>3.347</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R27C24[1][A]</td>
<td style=" background: #97FFFF;">n293_s2/F</td>
</tr>
<tr>
<td>4.017</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C23[2][A]</td>
<td>n290_s2/I3</td>
</tr>
<tr>
<td>4.388</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R24C23[2][A]</td>
<td style=" background: #97FFFF;">n290_s2/F</td>
</tr>
<tr>
<td>4.406</td>
<td>0.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C23[3][B]</td>
<td>n287_s2/I3</td>
</tr>
<tr>
<td>4.868</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R24C23[3][B]</td>
<td style=" background: #97FFFF;">n287_s2/F</td>
</tr>
<tr>
<td>5.045</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C24[3][B]</td>
<td>n284_s2/I3</td>
</tr>
<tr>
<td>5.416</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R24C24[3][B]</td>
<td style=" background: #97FFFF;">n284_s2/F</td>
</tr>
<tr>
<td>5.429</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C24[1][A]</td>
<td>n281_s2/I3</td>
</tr>
<tr>
<td>5.946</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C24[1][A]</td>
<td style=" background: #97FFFF;">n281_s2/F</td>
</tr>
<tr>
<td>6.513</td>
<td>0.567</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C24[1][A]</td>
<td>n278_s2/I3</td>
</tr>
<tr>
<td>7.083</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R25C24[1][A]</td>
<td style=" background: #97FFFF;">n278_s2/F</td>
</tr>
<tr>
<td>7.260</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C25[3][A]</td>
<td>n275_s2/I3</td>
</tr>
<tr>
<td>7.631</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R25C25[3][A]</td>
<td style=" background: #97FFFF;">n275_s2/F</td>
</tr>
<tr>
<td>7.819</td>
<td>0.188</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C25[2][A]</td>
<td>n272_s2/I3</td>
</tr>
<tr>
<td>8.368</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R26C25[2][A]</td>
<td style=" background: #97FFFF;">n272_s2/F</td>
</tr>
<tr>
<td>8.547</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C24[1][A]</td>
<td>n270_s2/I2</td>
</tr>
<tr>
<td>9.117</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R26C24[1][A]</td>
<td style=" background: #97FFFF;">n270_s2/F</td>
</tr>
<tr>
<td>9.295</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[3][B]</td>
<td>n268_s2/I2</td>
</tr>
<tr>
<td>9.865</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R26C23[3][B]</td>
<td style=" background: #97FFFF;">n268_s2/F</td>
</tr>
<tr>
<td>9.868</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[0][B]</td>
<td>n266_s1/I2</td>
</tr>
<tr>
<td>10.417</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R26C23[0][B]</td>
<td style=" background: #97FFFF;">n266_s1/F</td>
</tr>
<tr>
<td>10.419</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[3][A]</td>
<td>n957_s5/I0</td>
</tr>
<tr>
<td>10.989</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C23[3][A]</td>
<td style=" background: #97FFFF;">n957_s5/F</td>
</tr>
<tr>
<td>11.162</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C23[3][B]</td>
<td>n957_s1/I3</td>
</tr>
<tr>
<td>11.615</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>26</td>
<td>R25C23[3][B]</td>
<td style=" background: #97FFFF;">n957_s1/F</td>
</tr>
<tr>
<td>12.310</td>
<td>0.695</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C23[2][B]</td>
<td>n957_s33/I1</td>
</tr>
<tr>
<td>12.681</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R30C23[2][B]</td>
<td style=" background: #97FFFF;">n957_s33/F</td>
</tr>
<tr>
<td>12.690</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C23[3][B]</td>
<td>n961_s0/I3</td>
</tr>
<tr>
<td>13.239</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>36</td>
<td>R30C23[3][B]</td>
<td style=" background: #97FFFF;">n961_s0/F</td>
</tr>
<tr>
<td>15.777</td>
<td>2.538</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL49[B]</td>
<td style=" font-weight:bold;">led_3_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>129</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1001.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL49[B]</td>
<td>led_3_s1/CLK</td>
</tr>
<tr>
<td>1001.861</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL49[B]</td>
<td>led_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.398, 53.296%; route: 6.251, 45.032%; tC2Q: 0.232, 1.671%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>986.272</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.589</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.861</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>led_5_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>129</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C25[0][A]</td>
<td>timer_3_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R30C25[0][A]</td>
<td style=" font-weight:bold;">timer_3_s0/Q</td>
</tr>
<tr>
<td>2.792</td>
<td>0.664</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C24[1][A]</td>
<td>n293_s2/I3</td>
</tr>
<tr>
<td>3.347</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R27C24[1][A]</td>
<td style=" background: #97FFFF;">n293_s2/F</td>
</tr>
<tr>
<td>4.017</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C23[2][A]</td>
<td>n290_s2/I3</td>
</tr>
<tr>
<td>4.388</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R24C23[2][A]</td>
<td style=" background: #97FFFF;">n290_s2/F</td>
</tr>
<tr>
<td>4.406</td>
<td>0.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C23[3][B]</td>
<td>n287_s2/I3</td>
</tr>
<tr>
<td>4.868</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R24C23[3][B]</td>
<td style=" background: #97FFFF;">n287_s2/F</td>
</tr>
<tr>
<td>5.045</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C24[3][B]</td>
<td>n284_s2/I3</td>
</tr>
<tr>
<td>5.416</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R24C24[3][B]</td>
<td style=" background: #97FFFF;">n284_s2/F</td>
</tr>
<tr>
<td>5.429</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C24[1][A]</td>
<td>n281_s2/I3</td>
</tr>
<tr>
<td>5.946</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C24[1][A]</td>
<td style=" background: #97FFFF;">n281_s2/F</td>
</tr>
<tr>
<td>6.513</td>
<td>0.567</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C24[1][A]</td>
<td>n278_s2/I3</td>
</tr>
<tr>
<td>7.083</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R25C24[1][A]</td>
<td style=" background: #97FFFF;">n278_s2/F</td>
</tr>
<tr>
<td>7.260</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C25[3][A]</td>
<td>n275_s2/I3</td>
</tr>
<tr>
<td>7.631</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R25C25[3][A]</td>
<td style=" background: #97FFFF;">n275_s2/F</td>
</tr>
<tr>
<td>7.819</td>
<td>0.188</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C25[2][A]</td>
<td>n272_s2/I3</td>
</tr>
<tr>
<td>8.368</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R26C25[2][A]</td>
<td style=" background: #97FFFF;">n272_s2/F</td>
</tr>
<tr>
<td>8.547</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C24[1][A]</td>
<td>n270_s2/I2</td>
</tr>
<tr>
<td>9.117</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R26C24[1][A]</td>
<td style=" background: #97FFFF;">n270_s2/F</td>
</tr>
<tr>
<td>9.295</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[3][B]</td>
<td>n268_s2/I2</td>
</tr>
<tr>
<td>9.865</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R26C23[3][B]</td>
<td style=" background: #97FFFF;">n268_s2/F</td>
</tr>
<tr>
<td>9.868</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[0][B]</td>
<td>n266_s1/I2</td>
</tr>
<tr>
<td>10.417</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R26C23[0][B]</td>
<td style=" background: #97FFFF;">n266_s1/F</td>
</tr>
<tr>
<td>10.419</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[3][A]</td>
<td>n957_s5/I0</td>
</tr>
<tr>
<td>10.989</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C23[3][A]</td>
<td style=" background: #97FFFF;">n957_s5/F</td>
</tr>
<tr>
<td>11.162</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C23[3][B]</td>
<td>n957_s1/I3</td>
</tr>
<tr>
<td>11.615</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>26</td>
<td>R25C23[3][B]</td>
<td style=" background: #97FFFF;">n957_s1/F</td>
</tr>
<tr>
<td>12.310</td>
<td>0.695</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C23[2][B]</td>
<td>n957_s33/I1</td>
</tr>
<tr>
<td>12.681</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R30C23[2][B]</td>
<td style=" background: #97FFFF;">n957_s33/F</td>
</tr>
<tr>
<td>12.690</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C23[3][B]</td>
<td>n961_s0/I3</td>
</tr>
<tr>
<td>13.239</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>36</td>
<td>R30C23[3][B]</td>
<td style=" background: #97FFFF;">n961_s0/F</td>
</tr>
<tr>
<td>15.589</td>
<td>2.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL51[B]</td>
<td style=" font-weight:bold;">led_5_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>129</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1001.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL51[B]</td>
<td>led_5_s2/CLK</td>
</tr>
<tr>
<td>1001.861</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL51[B]</td>
<td>led_5_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.398, 54.026%; route: 6.064, 44.280%; tC2Q: 0.232, 1.694%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>986.272</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.589</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.861</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>led_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>129</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C25[0][A]</td>
<td>timer_3_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R30C25[0][A]</td>
<td style=" font-weight:bold;">timer_3_s0/Q</td>
</tr>
<tr>
<td>2.792</td>
<td>0.664</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C24[1][A]</td>
<td>n293_s2/I3</td>
</tr>
<tr>
<td>3.347</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R27C24[1][A]</td>
<td style=" background: #97FFFF;">n293_s2/F</td>
</tr>
<tr>
<td>4.017</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C23[2][A]</td>
<td>n290_s2/I3</td>
</tr>
<tr>
<td>4.388</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R24C23[2][A]</td>
<td style=" background: #97FFFF;">n290_s2/F</td>
</tr>
<tr>
<td>4.406</td>
<td>0.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C23[3][B]</td>
<td>n287_s2/I3</td>
</tr>
<tr>
<td>4.868</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R24C23[3][B]</td>
<td style=" background: #97FFFF;">n287_s2/F</td>
</tr>
<tr>
<td>5.045</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C24[3][B]</td>
<td>n284_s2/I3</td>
</tr>
<tr>
<td>5.416</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R24C24[3][B]</td>
<td style=" background: #97FFFF;">n284_s2/F</td>
</tr>
<tr>
<td>5.429</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C24[1][A]</td>
<td>n281_s2/I3</td>
</tr>
<tr>
<td>5.946</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C24[1][A]</td>
<td style=" background: #97FFFF;">n281_s2/F</td>
</tr>
<tr>
<td>6.513</td>
<td>0.567</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C24[1][A]</td>
<td>n278_s2/I3</td>
</tr>
<tr>
<td>7.083</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R25C24[1][A]</td>
<td style=" background: #97FFFF;">n278_s2/F</td>
</tr>
<tr>
<td>7.260</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C25[3][A]</td>
<td>n275_s2/I3</td>
</tr>
<tr>
<td>7.631</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R25C25[3][A]</td>
<td style=" background: #97FFFF;">n275_s2/F</td>
</tr>
<tr>
<td>7.819</td>
<td>0.188</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C25[2][A]</td>
<td>n272_s2/I3</td>
</tr>
<tr>
<td>8.368</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R26C25[2][A]</td>
<td style=" background: #97FFFF;">n272_s2/F</td>
</tr>
<tr>
<td>8.547</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C24[1][A]</td>
<td>n270_s2/I2</td>
</tr>
<tr>
<td>9.117</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R26C24[1][A]</td>
<td style=" background: #97FFFF;">n270_s2/F</td>
</tr>
<tr>
<td>9.295</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[3][B]</td>
<td>n268_s2/I2</td>
</tr>
<tr>
<td>9.865</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R26C23[3][B]</td>
<td style=" background: #97FFFF;">n268_s2/F</td>
</tr>
<tr>
<td>9.868</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[0][B]</td>
<td>n266_s1/I2</td>
</tr>
<tr>
<td>10.417</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R26C23[0][B]</td>
<td style=" background: #97FFFF;">n266_s1/F</td>
</tr>
<tr>
<td>10.419</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[3][A]</td>
<td>n957_s5/I0</td>
</tr>
<tr>
<td>10.989</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C23[3][A]</td>
<td style=" background: #97FFFF;">n957_s5/F</td>
</tr>
<tr>
<td>11.162</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C23[3][B]</td>
<td>n957_s1/I3</td>
</tr>
<tr>
<td>11.615</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>26</td>
<td>R25C23[3][B]</td>
<td style=" background: #97FFFF;">n957_s1/F</td>
</tr>
<tr>
<td>12.310</td>
<td>0.695</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C23[2][B]</td>
<td>n957_s33/I1</td>
</tr>
<tr>
<td>12.681</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R30C23[2][B]</td>
<td style=" background: #97FFFF;">n957_s33/F</td>
</tr>
<tr>
<td>12.690</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C23[3][B]</td>
<td>n961_s0/I3</td>
</tr>
<tr>
<td>13.239</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>36</td>
<td>R30C23[3][B]</td>
<td style=" background: #97FFFF;">n961_s0/F</td>
</tr>
<tr>
<td>15.589</td>
<td>2.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL51[A]</td>
<td style=" font-weight:bold;">led_4_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>129</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1001.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL51[A]</td>
<td>led_4_s1/CLK</td>
</tr>
<tr>
<td>1001.861</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL51[A]</td>
<td>led_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.398, 54.026%; route: 6.064, 44.280%; tC2Q: 0.232, 1.694%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>987.387</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.474</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.861</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>stopWatchCtr_sec_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>129</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C25[0][A]</td>
<td>timer_3_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R30C25[0][A]</td>
<td style=" font-weight:bold;">timer_3_s0/Q</td>
</tr>
<tr>
<td>2.792</td>
<td>0.664</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C24[1][A]</td>
<td>n293_s2/I3</td>
</tr>
<tr>
<td>3.347</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R27C24[1][A]</td>
<td style=" background: #97FFFF;">n293_s2/F</td>
</tr>
<tr>
<td>4.017</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C23[2][A]</td>
<td>n290_s2/I3</td>
</tr>
<tr>
<td>4.388</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R24C23[2][A]</td>
<td style=" background: #97FFFF;">n290_s2/F</td>
</tr>
<tr>
<td>4.406</td>
<td>0.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C23[3][B]</td>
<td>n287_s2/I3</td>
</tr>
<tr>
<td>4.868</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R24C23[3][B]</td>
<td style=" background: #97FFFF;">n287_s2/F</td>
</tr>
<tr>
<td>5.045</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C24[3][B]</td>
<td>n284_s2/I3</td>
</tr>
<tr>
<td>5.416</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R24C24[3][B]</td>
<td style=" background: #97FFFF;">n284_s2/F</td>
</tr>
<tr>
<td>5.429</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C24[1][A]</td>
<td>n281_s2/I3</td>
</tr>
<tr>
<td>5.946</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C24[1][A]</td>
<td style=" background: #97FFFF;">n281_s2/F</td>
</tr>
<tr>
<td>6.513</td>
<td>0.567</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C24[1][A]</td>
<td>n278_s2/I3</td>
</tr>
<tr>
<td>7.083</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R25C24[1][A]</td>
<td style=" background: #97FFFF;">n278_s2/F</td>
</tr>
<tr>
<td>7.260</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C25[3][A]</td>
<td>n275_s2/I3</td>
</tr>
<tr>
<td>7.631</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R25C25[3][A]</td>
<td style=" background: #97FFFF;">n275_s2/F</td>
</tr>
<tr>
<td>7.819</td>
<td>0.188</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C25[2][A]</td>
<td>n272_s2/I3</td>
</tr>
<tr>
<td>8.368</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R26C25[2][A]</td>
<td style=" background: #97FFFF;">n272_s2/F</td>
</tr>
<tr>
<td>8.547</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C24[1][A]</td>
<td>n270_s2/I2</td>
</tr>
<tr>
<td>9.117</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R26C24[1][A]</td>
<td style=" background: #97FFFF;">n270_s2/F</td>
</tr>
<tr>
<td>9.295</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[3][B]</td>
<td>n268_s2/I2</td>
</tr>
<tr>
<td>9.865</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R26C23[3][B]</td>
<td style=" background: #97FFFF;">n268_s2/F</td>
</tr>
<tr>
<td>9.868</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[0][B]</td>
<td>n266_s1/I2</td>
</tr>
<tr>
<td>10.417</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R26C23[0][B]</td>
<td style=" background: #97FFFF;">n266_s1/F</td>
</tr>
<tr>
<td>10.419</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[3][A]</td>
<td>n957_s5/I0</td>
</tr>
<tr>
<td>10.989</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C23[3][A]</td>
<td style=" background: #97FFFF;">n957_s5/F</td>
</tr>
<tr>
<td>11.162</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C23[3][B]</td>
<td>n957_s1/I3</td>
</tr>
<tr>
<td>11.615</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>26</td>
<td>R25C23[3][B]</td>
<td style=" background: #97FFFF;">n957_s1/F</td>
</tr>
<tr>
<td>12.310</td>
<td>0.695</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C23[2][B]</td>
<td>n957_s33/I1</td>
</tr>
<tr>
<td>12.681</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R30C23[2][B]</td>
<td style=" background: #97FFFF;">n957_s33/F</td>
</tr>
<tr>
<td>12.690</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C23[3][B]</td>
<td>n961_s0/I3</td>
</tr>
<tr>
<td>13.239</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>36</td>
<td>R30C23[3][B]</td>
<td style=" background: #97FFFF;">n961_s0/F</td>
</tr>
<tr>
<td>14.474</td>
<td>1.235</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C33[0][A]</td>
<td style=" font-weight:bold;">stopWatchCtr_sec_24_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>129</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1001.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C33[0][A]</td>
<td>stopWatchCtr_sec_24_s0/CLK</td>
</tr>
<tr>
<td>1001.861</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C33[0][A]</td>
<td>stopWatchCtr_sec_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.398, 58.815%; route: 4.949, 39.341%; tC2Q: 0.232, 1.844%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>987.387</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.474</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.861</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>stopWatchCtr_sec_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>129</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C25[0][A]</td>
<td>timer_3_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R30C25[0][A]</td>
<td style=" font-weight:bold;">timer_3_s0/Q</td>
</tr>
<tr>
<td>2.792</td>
<td>0.664</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C24[1][A]</td>
<td>n293_s2/I3</td>
</tr>
<tr>
<td>3.347</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R27C24[1][A]</td>
<td style=" background: #97FFFF;">n293_s2/F</td>
</tr>
<tr>
<td>4.017</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C23[2][A]</td>
<td>n290_s2/I3</td>
</tr>
<tr>
<td>4.388</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R24C23[2][A]</td>
<td style=" background: #97FFFF;">n290_s2/F</td>
</tr>
<tr>
<td>4.406</td>
<td>0.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C23[3][B]</td>
<td>n287_s2/I3</td>
</tr>
<tr>
<td>4.868</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R24C23[3][B]</td>
<td style=" background: #97FFFF;">n287_s2/F</td>
</tr>
<tr>
<td>5.045</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C24[3][B]</td>
<td>n284_s2/I3</td>
</tr>
<tr>
<td>5.416</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R24C24[3][B]</td>
<td style=" background: #97FFFF;">n284_s2/F</td>
</tr>
<tr>
<td>5.429</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C24[1][A]</td>
<td>n281_s2/I3</td>
</tr>
<tr>
<td>5.946</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C24[1][A]</td>
<td style=" background: #97FFFF;">n281_s2/F</td>
</tr>
<tr>
<td>6.513</td>
<td>0.567</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C24[1][A]</td>
<td>n278_s2/I3</td>
</tr>
<tr>
<td>7.083</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R25C24[1][A]</td>
<td style=" background: #97FFFF;">n278_s2/F</td>
</tr>
<tr>
<td>7.260</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C25[3][A]</td>
<td>n275_s2/I3</td>
</tr>
<tr>
<td>7.631</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R25C25[3][A]</td>
<td style=" background: #97FFFF;">n275_s2/F</td>
</tr>
<tr>
<td>7.819</td>
<td>0.188</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C25[2][A]</td>
<td>n272_s2/I3</td>
</tr>
<tr>
<td>8.368</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R26C25[2][A]</td>
<td style=" background: #97FFFF;">n272_s2/F</td>
</tr>
<tr>
<td>8.547</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C24[1][A]</td>
<td>n270_s2/I2</td>
</tr>
<tr>
<td>9.117</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R26C24[1][A]</td>
<td style=" background: #97FFFF;">n270_s2/F</td>
</tr>
<tr>
<td>9.295</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[3][B]</td>
<td>n268_s2/I2</td>
</tr>
<tr>
<td>9.865</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R26C23[3][B]</td>
<td style=" background: #97FFFF;">n268_s2/F</td>
</tr>
<tr>
<td>9.868</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[0][B]</td>
<td>n266_s1/I2</td>
</tr>
<tr>
<td>10.417</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R26C23[0][B]</td>
<td style=" background: #97FFFF;">n266_s1/F</td>
</tr>
<tr>
<td>10.419</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[3][A]</td>
<td>n957_s5/I0</td>
</tr>
<tr>
<td>10.989</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C23[3][A]</td>
<td style=" background: #97FFFF;">n957_s5/F</td>
</tr>
<tr>
<td>11.162</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C23[3][B]</td>
<td>n957_s1/I3</td>
</tr>
<tr>
<td>11.615</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>26</td>
<td>R25C23[3][B]</td>
<td style=" background: #97FFFF;">n957_s1/F</td>
</tr>
<tr>
<td>12.310</td>
<td>0.695</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C23[2][B]</td>
<td>n957_s33/I1</td>
</tr>
<tr>
<td>12.681</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R30C23[2][B]</td>
<td style=" background: #97FFFF;">n957_s33/F</td>
</tr>
<tr>
<td>12.690</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C23[3][B]</td>
<td>n961_s0/I3</td>
</tr>
<tr>
<td>13.239</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>36</td>
<td>R30C23[3][B]</td>
<td style=" background: #97FFFF;">n961_s0/F</td>
</tr>
<tr>
<td>14.474</td>
<td>1.235</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C33[0][B]</td>
<td style=" font-weight:bold;">stopWatchCtr_sec_25_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>129</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1001.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C33[0][B]</td>
<td>stopWatchCtr_sec_25_s0/CLK</td>
</tr>
<tr>
<td>1001.861</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C33[0][B]</td>
<td>stopWatchCtr_sec_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.398, 58.815%; route: 4.949, 39.341%; tC2Q: 0.232, 1.844%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>987.387</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.474</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.861</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>stopWatchCtr_sec_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>129</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C25[0][A]</td>
<td>timer_3_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R30C25[0][A]</td>
<td style=" font-weight:bold;">timer_3_s0/Q</td>
</tr>
<tr>
<td>2.792</td>
<td>0.664</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C24[1][A]</td>
<td>n293_s2/I3</td>
</tr>
<tr>
<td>3.347</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R27C24[1][A]</td>
<td style=" background: #97FFFF;">n293_s2/F</td>
</tr>
<tr>
<td>4.017</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C23[2][A]</td>
<td>n290_s2/I3</td>
</tr>
<tr>
<td>4.388</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R24C23[2][A]</td>
<td style=" background: #97FFFF;">n290_s2/F</td>
</tr>
<tr>
<td>4.406</td>
<td>0.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C23[3][B]</td>
<td>n287_s2/I3</td>
</tr>
<tr>
<td>4.868</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R24C23[3][B]</td>
<td style=" background: #97FFFF;">n287_s2/F</td>
</tr>
<tr>
<td>5.045</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C24[3][B]</td>
<td>n284_s2/I3</td>
</tr>
<tr>
<td>5.416</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R24C24[3][B]</td>
<td style=" background: #97FFFF;">n284_s2/F</td>
</tr>
<tr>
<td>5.429</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C24[1][A]</td>
<td>n281_s2/I3</td>
</tr>
<tr>
<td>5.946</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C24[1][A]</td>
<td style=" background: #97FFFF;">n281_s2/F</td>
</tr>
<tr>
<td>6.513</td>
<td>0.567</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C24[1][A]</td>
<td>n278_s2/I3</td>
</tr>
<tr>
<td>7.083</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R25C24[1][A]</td>
<td style=" background: #97FFFF;">n278_s2/F</td>
</tr>
<tr>
<td>7.260</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C25[3][A]</td>
<td>n275_s2/I3</td>
</tr>
<tr>
<td>7.631</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R25C25[3][A]</td>
<td style=" background: #97FFFF;">n275_s2/F</td>
</tr>
<tr>
<td>7.819</td>
<td>0.188</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C25[2][A]</td>
<td>n272_s2/I3</td>
</tr>
<tr>
<td>8.368</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R26C25[2][A]</td>
<td style=" background: #97FFFF;">n272_s2/F</td>
</tr>
<tr>
<td>8.547</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C24[1][A]</td>
<td>n270_s2/I2</td>
</tr>
<tr>
<td>9.117</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R26C24[1][A]</td>
<td style=" background: #97FFFF;">n270_s2/F</td>
</tr>
<tr>
<td>9.295</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[3][B]</td>
<td>n268_s2/I2</td>
</tr>
<tr>
<td>9.865</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R26C23[3][B]</td>
<td style=" background: #97FFFF;">n268_s2/F</td>
</tr>
<tr>
<td>9.868</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[0][B]</td>
<td>n266_s1/I2</td>
</tr>
<tr>
<td>10.417</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R26C23[0][B]</td>
<td style=" background: #97FFFF;">n266_s1/F</td>
</tr>
<tr>
<td>10.419</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[3][A]</td>
<td>n957_s5/I0</td>
</tr>
<tr>
<td>10.989</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C23[3][A]</td>
<td style=" background: #97FFFF;">n957_s5/F</td>
</tr>
<tr>
<td>11.162</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C23[3][B]</td>
<td>n957_s1/I3</td>
</tr>
<tr>
<td>11.615</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>26</td>
<td>R25C23[3][B]</td>
<td style=" background: #97FFFF;">n957_s1/F</td>
</tr>
<tr>
<td>12.310</td>
<td>0.695</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C23[2][B]</td>
<td>n957_s33/I1</td>
</tr>
<tr>
<td>12.681</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R30C23[2][B]</td>
<td style=" background: #97FFFF;">n957_s33/F</td>
</tr>
<tr>
<td>12.690</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C23[3][B]</td>
<td>n961_s0/I3</td>
</tr>
<tr>
<td>13.239</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>36</td>
<td>R30C23[3][B]</td>
<td style=" background: #97FFFF;">n961_s0/F</td>
</tr>
<tr>
<td>14.474</td>
<td>1.235</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C33[1][A]</td>
<td style=" font-weight:bold;">stopWatchCtr_sec_26_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>129</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1001.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C33[1][A]</td>
<td>stopWatchCtr_sec_26_s0/CLK</td>
</tr>
<tr>
<td>1001.861</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C33[1][A]</td>
<td>stopWatchCtr_sec_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.398, 58.815%; route: 4.949, 39.341%; tC2Q: 0.232, 1.844%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>987.387</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.474</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.861</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>stopWatchCtr_sec_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>129</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C25[0][A]</td>
<td>timer_3_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R30C25[0][A]</td>
<td style=" font-weight:bold;">timer_3_s0/Q</td>
</tr>
<tr>
<td>2.792</td>
<td>0.664</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C24[1][A]</td>
<td>n293_s2/I3</td>
</tr>
<tr>
<td>3.347</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R27C24[1][A]</td>
<td style=" background: #97FFFF;">n293_s2/F</td>
</tr>
<tr>
<td>4.017</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C23[2][A]</td>
<td>n290_s2/I3</td>
</tr>
<tr>
<td>4.388</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R24C23[2][A]</td>
<td style=" background: #97FFFF;">n290_s2/F</td>
</tr>
<tr>
<td>4.406</td>
<td>0.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C23[3][B]</td>
<td>n287_s2/I3</td>
</tr>
<tr>
<td>4.868</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R24C23[3][B]</td>
<td style=" background: #97FFFF;">n287_s2/F</td>
</tr>
<tr>
<td>5.045</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C24[3][B]</td>
<td>n284_s2/I3</td>
</tr>
<tr>
<td>5.416</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R24C24[3][B]</td>
<td style=" background: #97FFFF;">n284_s2/F</td>
</tr>
<tr>
<td>5.429</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C24[1][A]</td>
<td>n281_s2/I3</td>
</tr>
<tr>
<td>5.946</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C24[1][A]</td>
<td style=" background: #97FFFF;">n281_s2/F</td>
</tr>
<tr>
<td>6.513</td>
<td>0.567</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C24[1][A]</td>
<td>n278_s2/I3</td>
</tr>
<tr>
<td>7.083</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R25C24[1][A]</td>
<td style=" background: #97FFFF;">n278_s2/F</td>
</tr>
<tr>
<td>7.260</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C25[3][A]</td>
<td>n275_s2/I3</td>
</tr>
<tr>
<td>7.631</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R25C25[3][A]</td>
<td style=" background: #97FFFF;">n275_s2/F</td>
</tr>
<tr>
<td>7.819</td>
<td>0.188</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C25[2][A]</td>
<td>n272_s2/I3</td>
</tr>
<tr>
<td>8.368</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R26C25[2][A]</td>
<td style=" background: #97FFFF;">n272_s2/F</td>
</tr>
<tr>
<td>8.547</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C24[1][A]</td>
<td>n270_s2/I2</td>
</tr>
<tr>
<td>9.117</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R26C24[1][A]</td>
<td style=" background: #97FFFF;">n270_s2/F</td>
</tr>
<tr>
<td>9.295</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[3][B]</td>
<td>n268_s2/I2</td>
</tr>
<tr>
<td>9.865</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R26C23[3][B]</td>
<td style=" background: #97FFFF;">n268_s2/F</td>
</tr>
<tr>
<td>9.868</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[0][B]</td>
<td>n266_s1/I2</td>
</tr>
<tr>
<td>10.417</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R26C23[0][B]</td>
<td style=" background: #97FFFF;">n266_s1/F</td>
</tr>
<tr>
<td>10.419</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[3][A]</td>
<td>n957_s5/I0</td>
</tr>
<tr>
<td>10.989</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C23[3][A]</td>
<td style=" background: #97FFFF;">n957_s5/F</td>
</tr>
<tr>
<td>11.162</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C23[3][B]</td>
<td>n957_s1/I3</td>
</tr>
<tr>
<td>11.615</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>26</td>
<td>R25C23[3][B]</td>
<td style=" background: #97FFFF;">n957_s1/F</td>
</tr>
<tr>
<td>12.310</td>
<td>0.695</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C23[2][B]</td>
<td>n957_s33/I1</td>
</tr>
<tr>
<td>12.681</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R30C23[2][B]</td>
<td style=" background: #97FFFF;">n957_s33/F</td>
</tr>
<tr>
<td>12.690</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C23[3][B]</td>
<td>n961_s0/I3</td>
</tr>
<tr>
<td>13.239</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>36</td>
<td>R30C23[3][B]</td>
<td style=" background: #97FFFF;">n961_s0/F</td>
</tr>
<tr>
<td>14.474</td>
<td>1.235</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C33[1][B]</td>
<td style=" font-weight:bold;">stopWatchCtr_sec_27_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>129</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1001.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C33[1][B]</td>
<td>stopWatchCtr_sec_27_s0/CLK</td>
</tr>
<tr>
<td>1001.861</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C33[1][B]</td>
<td>stopWatchCtr_sec_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.398, 58.815%; route: 4.949, 39.341%; tC2Q: 0.232, 1.844%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>987.387</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.474</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.861</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>stopWatchCtr_sec_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>129</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C25[0][A]</td>
<td>timer_3_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R30C25[0][A]</td>
<td style=" font-weight:bold;">timer_3_s0/Q</td>
</tr>
<tr>
<td>2.792</td>
<td>0.664</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C24[1][A]</td>
<td>n293_s2/I3</td>
</tr>
<tr>
<td>3.347</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R27C24[1][A]</td>
<td style=" background: #97FFFF;">n293_s2/F</td>
</tr>
<tr>
<td>4.017</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C23[2][A]</td>
<td>n290_s2/I3</td>
</tr>
<tr>
<td>4.388</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R24C23[2][A]</td>
<td style=" background: #97FFFF;">n290_s2/F</td>
</tr>
<tr>
<td>4.406</td>
<td>0.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C23[3][B]</td>
<td>n287_s2/I3</td>
</tr>
<tr>
<td>4.868</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R24C23[3][B]</td>
<td style=" background: #97FFFF;">n287_s2/F</td>
</tr>
<tr>
<td>5.045</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C24[3][B]</td>
<td>n284_s2/I3</td>
</tr>
<tr>
<td>5.416</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R24C24[3][B]</td>
<td style=" background: #97FFFF;">n284_s2/F</td>
</tr>
<tr>
<td>5.429</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C24[1][A]</td>
<td>n281_s2/I3</td>
</tr>
<tr>
<td>5.946</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C24[1][A]</td>
<td style=" background: #97FFFF;">n281_s2/F</td>
</tr>
<tr>
<td>6.513</td>
<td>0.567</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C24[1][A]</td>
<td>n278_s2/I3</td>
</tr>
<tr>
<td>7.083</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R25C24[1][A]</td>
<td style=" background: #97FFFF;">n278_s2/F</td>
</tr>
<tr>
<td>7.260</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C25[3][A]</td>
<td>n275_s2/I3</td>
</tr>
<tr>
<td>7.631</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R25C25[3][A]</td>
<td style=" background: #97FFFF;">n275_s2/F</td>
</tr>
<tr>
<td>7.819</td>
<td>0.188</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C25[2][A]</td>
<td>n272_s2/I3</td>
</tr>
<tr>
<td>8.368</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R26C25[2][A]</td>
<td style=" background: #97FFFF;">n272_s2/F</td>
</tr>
<tr>
<td>8.547</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C24[1][A]</td>
<td>n270_s2/I2</td>
</tr>
<tr>
<td>9.117</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R26C24[1][A]</td>
<td style=" background: #97FFFF;">n270_s2/F</td>
</tr>
<tr>
<td>9.295</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[3][B]</td>
<td>n268_s2/I2</td>
</tr>
<tr>
<td>9.865</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R26C23[3][B]</td>
<td style=" background: #97FFFF;">n268_s2/F</td>
</tr>
<tr>
<td>9.868</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[0][B]</td>
<td>n266_s1/I2</td>
</tr>
<tr>
<td>10.417</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R26C23[0][B]</td>
<td style=" background: #97FFFF;">n266_s1/F</td>
</tr>
<tr>
<td>10.419</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[3][A]</td>
<td>n957_s5/I0</td>
</tr>
<tr>
<td>10.989</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C23[3][A]</td>
<td style=" background: #97FFFF;">n957_s5/F</td>
</tr>
<tr>
<td>11.162</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C23[3][B]</td>
<td>n957_s1/I3</td>
</tr>
<tr>
<td>11.615</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>26</td>
<td>R25C23[3][B]</td>
<td style=" background: #97FFFF;">n957_s1/F</td>
</tr>
<tr>
<td>12.310</td>
<td>0.695</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C23[2][B]</td>
<td>n957_s33/I1</td>
</tr>
<tr>
<td>12.681</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R30C23[2][B]</td>
<td style=" background: #97FFFF;">n957_s33/F</td>
</tr>
<tr>
<td>12.690</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C23[3][B]</td>
<td>n961_s0/I3</td>
</tr>
<tr>
<td>13.239</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>36</td>
<td>R30C23[3][B]</td>
<td style=" background: #97FFFF;">n961_s0/F</td>
</tr>
<tr>
<td>14.474</td>
<td>1.235</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C33[2][A]</td>
<td style=" font-weight:bold;">stopWatchCtr_sec_28_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>129</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1001.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C33[2][A]</td>
<td>stopWatchCtr_sec_28_s0/CLK</td>
</tr>
<tr>
<td>1001.861</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C33[2][A]</td>
<td>stopWatchCtr_sec_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.398, 58.815%; route: 4.949, 39.341%; tC2Q: 0.232, 1.844%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>987.387</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.474</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.861</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>stopWatchCtr_sec_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>129</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C25[0][A]</td>
<td>timer_3_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R30C25[0][A]</td>
<td style=" font-weight:bold;">timer_3_s0/Q</td>
</tr>
<tr>
<td>2.792</td>
<td>0.664</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C24[1][A]</td>
<td>n293_s2/I3</td>
</tr>
<tr>
<td>3.347</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R27C24[1][A]</td>
<td style=" background: #97FFFF;">n293_s2/F</td>
</tr>
<tr>
<td>4.017</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C23[2][A]</td>
<td>n290_s2/I3</td>
</tr>
<tr>
<td>4.388</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R24C23[2][A]</td>
<td style=" background: #97FFFF;">n290_s2/F</td>
</tr>
<tr>
<td>4.406</td>
<td>0.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C23[3][B]</td>
<td>n287_s2/I3</td>
</tr>
<tr>
<td>4.868</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R24C23[3][B]</td>
<td style=" background: #97FFFF;">n287_s2/F</td>
</tr>
<tr>
<td>5.045</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C24[3][B]</td>
<td>n284_s2/I3</td>
</tr>
<tr>
<td>5.416</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R24C24[3][B]</td>
<td style=" background: #97FFFF;">n284_s2/F</td>
</tr>
<tr>
<td>5.429</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C24[1][A]</td>
<td>n281_s2/I3</td>
</tr>
<tr>
<td>5.946</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C24[1][A]</td>
<td style=" background: #97FFFF;">n281_s2/F</td>
</tr>
<tr>
<td>6.513</td>
<td>0.567</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C24[1][A]</td>
<td>n278_s2/I3</td>
</tr>
<tr>
<td>7.083</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R25C24[1][A]</td>
<td style=" background: #97FFFF;">n278_s2/F</td>
</tr>
<tr>
<td>7.260</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C25[3][A]</td>
<td>n275_s2/I3</td>
</tr>
<tr>
<td>7.631</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R25C25[3][A]</td>
<td style=" background: #97FFFF;">n275_s2/F</td>
</tr>
<tr>
<td>7.819</td>
<td>0.188</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C25[2][A]</td>
<td>n272_s2/I3</td>
</tr>
<tr>
<td>8.368</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R26C25[2][A]</td>
<td style=" background: #97FFFF;">n272_s2/F</td>
</tr>
<tr>
<td>8.547</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C24[1][A]</td>
<td>n270_s2/I2</td>
</tr>
<tr>
<td>9.117</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R26C24[1][A]</td>
<td style=" background: #97FFFF;">n270_s2/F</td>
</tr>
<tr>
<td>9.295</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[3][B]</td>
<td>n268_s2/I2</td>
</tr>
<tr>
<td>9.865</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R26C23[3][B]</td>
<td style=" background: #97FFFF;">n268_s2/F</td>
</tr>
<tr>
<td>9.868</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[0][B]</td>
<td>n266_s1/I2</td>
</tr>
<tr>
<td>10.417</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R26C23[0][B]</td>
<td style=" background: #97FFFF;">n266_s1/F</td>
</tr>
<tr>
<td>10.419</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[3][A]</td>
<td>n957_s5/I0</td>
</tr>
<tr>
<td>10.989</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C23[3][A]</td>
<td style=" background: #97FFFF;">n957_s5/F</td>
</tr>
<tr>
<td>11.162</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C23[3][B]</td>
<td>n957_s1/I3</td>
</tr>
<tr>
<td>11.615</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>26</td>
<td>R25C23[3][B]</td>
<td style=" background: #97FFFF;">n957_s1/F</td>
</tr>
<tr>
<td>12.310</td>
<td>0.695</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C23[2][B]</td>
<td>n957_s33/I1</td>
</tr>
<tr>
<td>12.681</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R30C23[2][B]</td>
<td style=" background: #97FFFF;">n957_s33/F</td>
</tr>
<tr>
<td>12.690</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C23[3][B]</td>
<td>n961_s0/I3</td>
</tr>
<tr>
<td>13.239</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>36</td>
<td>R30C23[3][B]</td>
<td style=" background: #97FFFF;">n961_s0/F</td>
</tr>
<tr>
<td>14.474</td>
<td>1.235</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C33[2][B]</td>
<td style=" font-weight:bold;">stopWatchCtr_sec_29_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>129</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1001.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C33[2][B]</td>
<td>stopWatchCtr_sec_29_s0/CLK</td>
</tr>
<tr>
<td>1001.861</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C33[2][B]</td>
<td>stopWatchCtr_sec_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.398, 58.815%; route: 4.949, 39.341%; tC2Q: 0.232, 1.844%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>987.398</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.463</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.861</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>stopWatchCtr_sec_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>129</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C25[0][A]</td>
<td>timer_3_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R30C25[0][A]</td>
<td style=" font-weight:bold;">timer_3_s0/Q</td>
</tr>
<tr>
<td>2.792</td>
<td>0.664</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C24[1][A]</td>
<td>n293_s2/I3</td>
</tr>
<tr>
<td>3.347</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R27C24[1][A]</td>
<td style=" background: #97FFFF;">n293_s2/F</td>
</tr>
<tr>
<td>4.017</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C23[2][A]</td>
<td>n290_s2/I3</td>
</tr>
<tr>
<td>4.388</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R24C23[2][A]</td>
<td style=" background: #97FFFF;">n290_s2/F</td>
</tr>
<tr>
<td>4.406</td>
<td>0.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C23[3][B]</td>
<td>n287_s2/I3</td>
</tr>
<tr>
<td>4.868</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R24C23[3][B]</td>
<td style=" background: #97FFFF;">n287_s2/F</td>
</tr>
<tr>
<td>5.045</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C24[3][B]</td>
<td>n284_s2/I3</td>
</tr>
<tr>
<td>5.416</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R24C24[3][B]</td>
<td style=" background: #97FFFF;">n284_s2/F</td>
</tr>
<tr>
<td>5.429</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C24[1][A]</td>
<td>n281_s2/I3</td>
</tr>
<tr>
<td>5.946</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C24[1][A]</td>
<td style=" background: #97FFFF;">n281_s2/F</td>
</tr>
<tr>
<td>6.513</td>
<td>0.567</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C24[1][A]</td>
<td>n278_s2/I3</td>
</tr>
<tr>
<td>7.083</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R25C24[1][A]</td>
<td style=" background: #97FFFF;">n278_s2/F</td>
</tr>
<tr>
<td>7.260</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C25[3][A]</td>
<td>n275_s2/I3</td>
</tr>
<tr>
<td>7.631</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R25C25[3][A]</td>
<td style=" background: #97FFFF;">n275_s2/F</td>
</tr>
<tr>
<td>7.819</td>
<td>0.188</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C25[2][A]</td>
<td>n272_s2/I3</td>
</tr>
<tr>
<td>8.368</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R26C25[2][A]</td>
<td style=" background: #97FFFF;">n272_s2/F</td>
</tr>
<tr>
<td>8.547</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C24[1][A]</td>
<td>n270_s2/I2</td>
</tr>
<tr>
<td>9.117</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R26C24[1][A]</td>
<td style=" background: #97FFFF;">n270_s2/F</td>
</tr>
<tr>
<td>9.295</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[3][B]</td>
<td>n268_s2/I2</td>
</tr>
<tr>
<td>9.865</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R26C23[3][B]</td>
<td style=" background: #97FFFF;">n268_s2/F</td>
</tr>
<tr>
<td>9.868</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[0][B]</td>
<td>n266_s1/I2</td>
</tr>
<tr>
<td>10.417</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R26C23[0][B]</td>
<td style=" background: #97FFFF;">n266_s1/F</td>
</tr>
<tr>
<td>10.419</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[3][A]</td>
<td>n957_s5/I0</td>
</tr>
<tr>
<td>10.989</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C23[3][A]</td>
<td style=" background: #97FFFF;">n957_s5/F</td>
</tr>
<tr>
<td>11.162</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C23[3][B]</td>
<td>n957_s1/I3</td>
</tr>
<tr>
<td>11.615</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>26</td>
<td>R25C23[3][B]</td>
<td style=" background: #97FFFF;">n957_s1/F</td>
</tr>
<tr>
<td>12.310</td>
<td>0.695</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C23[2][B]</td>
<td>n957_s33/I1</td>
</tr>
<tr>
<td>12.681</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R30C23[2][B]</td>
<td style=" background: #97FFFF;">n957_s33/F</td>
</tr>
<tr>
<td>12.690</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C23[3][B]</td>
<td>n961_s0/I3</td>
</tr>
<tr>
<td>13.239</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>36</td>
<td>R30C23[3][B]</td>
<td style=" background: #97FFFF;">n961_s0/F</td>
</tr>
<tr>
<td>14.463</td>
<td>1.224</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C34[0][A]</td>
<td style=" font-weight:bold;">stopWatchCtr_sec_30_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>129</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1001.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C34[0][A]</td>
<td>stopWatchCtr_sec_30_s0/CLK</td>
</tr>
<tr>
<td>1001.861</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C34[0][A]</td>
<td>stopWatchCtr_sec_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.398, 58.870%; route: 4.937, 39.284%; tC2Q: 0.232, 1.846%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>987.398</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.463</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.861</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>stopWatchCtr_sec_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>129</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C25[0][A]</td>
<td>timer_3_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R30C25[0][A]</td>
<td style=" font-weight:bold;">timer_3_s0/Q</td>
</tr>
<tr>
<td>2.792</td>
<td>0.664</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C24[1][A]</td>
<td>n293_s2/I3</td>
</tr>
<tr>
<td>3.347</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R27C24[1][A]</td>
<td style=" background: #97FFFF;">n293_s2/F</td>
</tr>
<tr>
<td>4.017</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C23[2][A]</td>
<td>n290_s2/I3</td>
</tr>
<tr>
<td>4.388</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R24C23[2][A]</td>
<td style=" background: #97FFFF;">n290_s2/F</td>
</tr>
<tr>
<td>4.406</td>
<td>0.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C23[3][B]</td>
<td>n287_s2/I3</td>
</tr>
<tr>
<td>4.868</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R24C23[3][B]</td>
<td style=" background: #97FFFF;">n287_s2/F</td>
</tr>
<tr>
<td>5.045</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C24[3][B]</td>
<td>n284_s2/I3</td>
</tr>
<tr>
<td>5.416</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R24C24[3][B]</td>
<td style=" background: #97FFFF;">n284_s2/F</td>
</tr>
<tr>
<td>5.429</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C24[1][A]</td>
<td>n281_s2/I3</td>
</tr>
<tr>
<td>5.946</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C24[1][A]</td>
<td style=" background: #97FFFF;">n281_s2/F</td>
</tr>
<tr>
<td>6.513</td>
<td>0.567</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C24[1][A]</td>
<td>n278_s2/I3</td>
</tr>
<tr>
<td>7.083</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R25C24[1][A]</td>
<td style=" background: #97FFFF;">n278_s2/F</td>
</tr>
<tr>
<td>7.260</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C25[3][A]</td>
<td>n275_s2/I3</td>
</tr>
<tr>
<td>7.631</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R25C25[3][A]</td>
<td style=" background: #97FFFF;">n275_s2/F</td>
</tr>
<tr>
<td>7.819</td>
<td>0.188</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C25[2][A]</td>
<td>n272_s2/I3</td>
</tr>
<tr>
<td>8.368</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R26C25[2][A]</td>
<td style=" background: #97FFFF;">n272_s2/F</td>
</tr>
<tr>
<td>8.547</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C24[1][A]</td>
<td>n270_s2/I2</td>
</tr>
<tr>
<td>9.117</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R26C24[1][A]</td>
<td style=" background: #97FFFF;">n270_s2/F</td>
</tr>
<tr>
<td>9.295</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[3][B]</td>
<td>n268_s2/I2</td>
</tr>
<tr>
<td>9.865</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R26C23[3][B]</td>
<td style=" background: #97FFFF;">n268_s2/F</td>
</tr>
<tr>
<td>9.868</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[0][B]</td>
<td>n266_s1/I2</td>
</tr>
<tr>
<td>10.417</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R26C23[0][B]</td>
<td style=" background: #97FFFF;">n266_s1/F</td>
</tr>
<tr>
<td>10.419</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[3][A]</td>
<td>n957_s5/I0</td>
</tr>
<tr>
<td>10.989</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C23[3][A]</td>
<td style=" background: #97FFFF;">n957_s5/F</td>
</tr>
<tr>
<td>11.162</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C23[3][B]</td>
<td>n957_s1/I3</td>
</tr>
<tr>
<td>11.615</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>26</td>
<td>R25C23[3][B]</td>
<td style=" background: #97FFFF;">n957_s1/F</td>
</tr>
<tr>
<td>12.310</td>
<td>0.695</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C23[2][B]</td>
<td>n957_s33/I1</td>
</tr>
<tr>
<td>12.681</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R30C23[2][B]</td>
<td style=" background: #97FFFF;">n957_s33/F</td>
</tr>
<tr>
<td>12.690</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C23[3][B]</td>
<td>n961_s0/I3</td>
</tr>
<tr>
<td>13.239</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>36</td>
<td>R30C23[3][B]</td>
<td style=" background: #97FFFF;">n961_s0/F</td>
</tr>
<tr>
<td>14.463</td>
<td>1.224</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C34[0][B]</td>
<td style=" font-weight:bold;">stopWatchCtr_sec_31_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>129</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1001.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C34[0][B]</td>
<td>stopWatchCtr_sec_31_s0/CLK</td>
</tr>
<tr>
<td>1001.861</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C34[0][B]</td>
<td>stopWatchCtr_sec_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.398, 58.870%; route: 4.937, 39.284%; tC2Q: 0.232, 1.846%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>987.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.291</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.861</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>stopWatchCtr_sec_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>129</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C25[0][A]</td>
<td>timer_3_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R30C25[0][A]</td>
<td style=" font-weight:bold;">timer_3_s0/Q</td>
</tr>
<tr>
<td>2.792</td>
<td>0.664</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C24[1][A]</td>
<td>n293_s2/I3</td>
</tr>
<tr>
<td>3.347</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R27C24[1][A]</td>
<td style=" background: #97FFFF;">n293_s2/F</td>
</tr>
<tr>
<td>4.017</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C23[2][A]</td>
<td>n290_s2/I3</td>
</tr>
<tr>
<td>4.388</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R24C23[2][A]</td>
<td style=" background: #97FFFF;">n290_s2/F</td>
</tr>
<tr>
<td>4.406</td>
<td>0.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C23[3][B]</td>
<td>n287_s2/I3</td>
</tr>
<tr>
<td>4.868</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R24C23[3][B]</td>
<td style=" background: #97FFFF;">n287_s2/F</td>
</tr>
<tr>
<td>5.045</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C24[3][B]</td>
<td>n284_s2/I3</td>
</tr>
<tr>
<td>5.416</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R24C24[3][B]</td>
<td style=" background: #97FFFF;">n284_s2/F</td>
</tr>
<tr>
<td>5.429</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C24[1][A]</td>
<td>n281_s2/I3</td>
</tr>
<tr>
<td>5.946</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C24[1][A]</td>
<td style=" background: #97FFFF;">n281_s2/F</td>
</tr>
<tr>
<td>6.513</td>
<td>0.567</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C24[1][A]</td>
<td>n278_s2/I3</td>
</tr>
<tr>
<td>7.083</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R25C24[1][A]</td>
<td style=" background: #97FFFF;">n278_s2/F</td>
</tr>
<tr>
<td>7.260</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C25[3][A]</td>
<td>n275_s2/I3</td>
</tr>
<tr>
<td>7.631</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R25C25[3][A]</td>
<td style=" background: #97FFFF;">n275_s2/F</td>
</tr>
<tr>
<td>7.819</td>
<td>0.188</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C25[2][A]</td>
<td>n272_s2/I3</td>
</tr>
<tr>
<td>8.368</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R26C25[2][A]</td>
<td style=" background: #97FFFF;">n272_s2/F</td>
</tr>
<tr>
<td>8.547</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C24[1][A]</td>
<td>n270_s2/I2</td>
</tr>
<tr>
<td>9.117</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R26C24[1][A]</td>
<td style=" background: #97FFFF;">n270_s2/F</td>
</tr>
<tr>
<td>9.295</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[3][B]</td>
<td>n268_s2/I2</td>
</tr>
<tr>
<td>9.865</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R26C23[3][B]</td>
<td style=" background: #97FFFF;">n268_s2/F</td>
</tr>
<tr>
<td>9.868</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[0][B]</td>
<td>n266_s1/I2</td>
</tr>
<tr>
<td>10.417</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R26C23[0][B]</td>
<td style=" background: #97FFFF;">n266_s1/F</td>
</tr>
<tr>
<td>10.419</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[3][A]</td>
<td>n957_s5/I0</td>
</tr>
<tr>
<td>10.989</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C23[3][A]</td>
<td style=" background: #97FFFF;">n957_s5/F</td>
</tr>
<tr>
<td>11.162</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C23[3][B]</td>
<td>n957_s1/I3</td>
</tr>
<tr>
<td>11.615</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>26</td>
<td>R25C23[3][B]</td>
<td style=" background: #97FFFF;">n957_s1/F</td>
</tr>
<tr>
<td>12.310</td>
<td>0.695</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C23[2][B]</td>
<td>n957_s33/I1</td>
</tr>
<tr>
<td>12.681</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R30C23[2][B]</td>
<td style=" background: #97FFFF;">n957_s33/F</td>
</tr>
<tr>
<td>12.690</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C23[3][B]</td>
<td>n961_s0/I3</td>
</tr>
<tr>
<td>13.239</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>36</td>
<td>R30C23[3][B]</td>
<td style=" background: #97FFFF;">n961_s0/F</td>
</tr>
<tr>
<td>14.291</td>
<td>1.052</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C30[0][A]</td>
<td style=" font-weight:bold;">stopWatchCtr_sec_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>129</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1001.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C30[0][A]</td>
<td>stopWatchCtr_sec_6_s0/CLK</td>
</tr>
<tr>
<td>1001.861</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C30[0][A]</td>
<td>stopWatchCtr_sec_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.398, 59.686%; route: 4.765, 38.442%; tC2Q: 0.232, 1.872%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>987.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.291</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.861</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>stopWatchCtr_sec_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>129</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C25[0][A]</td>
<td>timer_3_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R30C25[0][A]</td>
<td style=" font-weight:bold;">timer_3_s0/Q</td>
</tr>
<tr>
<td>2.792</td>
<td>0.664</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C24[1][A]</td>
<td>n293_s2/I3</td>
</tr>
<tr>
<td>3.347</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R27C24[1][A]</td>
<td style=" background: #97FFFF;">n293_s2/F</td>
</tr>
<tr>
<td>4.017</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C23[2][A]</td>
<td>n290_s2/I3</td>
</tr>
<tr>
<td>4.388</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R24C23[2][A]</td>
<td style=" background: #97FFFF;">n290_s2/F</td>
</tr>
<tr>
<td>4.406</td>
<td>0.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C23[3][B]</td>
<td>n287_s2/I3</td>
</tr>
<tr>
<td>4.868</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R24C23[3][B]</td>
<td style=" background: #97FFFF;">n287_s2/F</td>
</tr>
<tr>
<td>5.045</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C24[3][B]</td>
<td>n284_s2/I3</td>
</tr>
<tr>
<td>5.416</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R24C24[3][B]</td>
<td style=" background: #97FFFF;">n284_s2/F</td>
</tr>
<tr>
<td>5.429</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C24[1][A]</td>
<td>n281_s2/I3</td>
</tr>
<tr>
<td>5.946</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C24[1][A]</td>
<td style=" background: #97FFFF;">n281_s2/F</td>
</tr>
<tr>
<td>6.513</td>
<td>0.567</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C24[1][A]</td>
<td>n278_s2/I3</td>
</tr>
<tr>
<td>7.083</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R25C24[1][A]</td>
<td style=" background: #97FFFF;">n278_s2/F</td>
</tr>
<tr>
<td>7.260</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C25[3][A]</td>
<td>n275_s2/I3</td>
</tr>
<tr>
<td>7.631</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R25C25[3][A]</td>
<td style=" background: #97FFFF;">n275_s2/F</td>
</tr>
<tr>
<td>7.819</td>
<td>0.188</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C25[2][A]</td>
<td>n272_s2/I3</td>
</tr>
<tr>
<td>8.368</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R26C25[2][A]</td>
<td style=" background: #97FFFF;">n272_s2/F</td>
</tr>
<tr>
<td>8.547</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C24[1][A]</td>
<td>n270_s2/I2</td>
</tr>
<tr>
<td>9.117</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R26C24[1][A]</td>
<td style=" background: #97FFFF;">n270_s2/F</td>
</tr>
<tr>
<td>9.295</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[3][B]</td>
<td>n268_s2/I2</td>
</tr>
<tr>
<td>9.865</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R26C23[3][B]</td>
<td style=" background: #97FFFF;">n268_s2/F</td>
</tr>
<tr>
<td>9.868</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[0][B]</td>
<td>n266_s1/I2</td>
</tr>
<tr>
<td>10.417</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R26C23[0][B]</td>
<td style=" background: #97FFFF;">n266_s1/F</td>
</tr>
<tr>
<td>10.419</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[3][A]</td>
<td>n957_s5/I0</td>
</tr>
<tr>
<td>10.989</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C23[3][A]</td>
<td style=" background: #97FFFF;">n957_s5/F</td>
</tr>
<tr>
<td>11.162</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C23[3][B]</td>
<td>n957_s1/I3</td>
</tr>
<tr>
<td>11.615</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>26</td>
<td>R25C23[3][B]</td>
<td style=" background: #97FFFF;">n957_s1/F</td>
</tr>
<tr>
<td>12.310</td>
<td>0.695</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C23[2][B]</td>
<td>n957_s33/I1</td>
</tr>
<tr>
<td>12.681</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R30C23[2][B]</td>
<td style=" background: #97FFFF;">n957_s33/F</td>
</tr>
<tr>
<td>12.690</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C23[3][B]</td>
<td>n961_s0/I3</td>
</tr>
<tr>
<td>13.239</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>36</td>
<td>R30C23[3][B]</td>
<td style=" background: #97FFFF;">n961_s0/F</td>
</tr>
<tr>
<td>14.291</td>
<td>1.052</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C30[0][B]</td>
<td style=" font-weight:bold;">stopWatchCtr_sec_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>129</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1001.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C30[0][B]</td>
<td>stopWatchCtr_sec_7_s0/CLK</td>
</tr>
<tr>
<td>1001.861</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C30[0][B]</td>
<td>stopWatchCtr_sec_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.398, 59.686%; route: 4.765, 38.442%; tC2Q: 0.232, 1.872%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>987.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.291</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.861</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>stopWatchCtr_sec_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>129</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C25[0][A]</td>
<td>timer_3_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R30C25[0][A]</td>
<td style=" font-weight:bold;">timer_3_s0/Q</td>
</tr>
<tr>
<td>2.792</td>
<td>0.664</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C24[1][A]</td>
<td>n293_s2/I3</td>
</tr>
<tr>
<td>3.347</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R27C24[1][A]</td>
<td style=" background: #97FFFF;">n293_s2/F</td>
</tr>
<tr>
<td>4.017</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C23[2][A]</td>
<td>n290_s2/I3</td>
</tr>
<tr>
<td>4.388</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R24C23[2][A]</td>
<td style=" background: #97FFFF;">n290_s2/F</td>
</tr>
<tr>
<td>4.406</td>
<td>0.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C23[3][B]</td>
<td>n287_s2/I3</td>
</tr>
<tr>
<td>4.868</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R24C23[3][B]</td>
<td style=" background: #97FFFF;">n287_s2/F</td>
</tr>
<tr>
<td>5.045</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C24[3][B]</td>
<td>n284_s2/I3</td>
</tr>
<tr>
<td>5.416</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R24C24[3][B]</td>
<td style=" background: #97FFFF;">n284_s2/F</td>
</tr>
<tr>
<td>5.429</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C24[1][A]</td>
<td>n281_s2/I3</td>
</tr>
<tr>
<td>5.946</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C24[1][A]</td>
<td style=" background: #97FFFF;">n281_s2/F</td>
</tr>
<tr>
<td>6.513</td>
<td>0.567</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C24[1][A]</td>
<td>n278_s2/I3</td>
</tr>
<tr>
<td>7.083</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R25C24[1][A]</td>
<td style=" background: #97FFFF;">n278_s2/F</td>
</tr>
<tr>
<td>7.260</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C25[3][A]</td>
<td>n275_s2/I3</td>
</tr>
<tr>
<td>7.631</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R25C25[3][A]</td>
<td style=" background: #97FFFF;">n275_s2/F</td>
</tr>
<tr>
<td>7.819</td>
<td>0.188</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C25[2][A]</td>
<td>n272_s2/I3</td>
</tr>
<tr>
<td>8.368</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R26C25[2][A]</td>
<td style=" background: #97FFFF;">n272_s2/F</td>
</tr>
<tr>
<td>8.547</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C24[1][A]</td>
<td>n270_s2/I2</td>
</tr>
<tr>
<td>9.117</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R26C24[1][A]</td>
<td style=" background: #97FFFF;">n270_s2/F</td>
</tr>
<tr>
<td>9.295</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[3][B]</td>
<td>n268_s2/I2</td>
</tr>
<tr>
<td>9.865</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R26C23[3][B]</td>
<td style=" background: #97FFFF;">n268_s2/F</td>
</tr>
<tr>
<td>9.868</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[0][B]</td>
<td>n266_s1/I2</td>
</tr>
<tr>
<td>10.417</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R26C23[0][B]</td>
<td style=" background: #97FFFF;">n266_s1/F</td>
</tr>
<tr>
<td>10.419</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[3][A]</td>
<td>n957_s5/I0</td>
</tr>
<tr>
<td>10.989</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C23[3][A]</td>
<td style=" background: #97FFFF;">n957_s5/F</td>
</tr>
<tr>
<td>11.162</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C23[3][B]</td>
<td>n957_s1/I3</td>
</tr>
<tr>
<td>11.615</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>26</td>
<td>R25C23[3][B]</td>
<td style=" background: #97FFFF;">n957_s1/F</td>
</tr>
<tr>
<td>12.310</td>
<td>0.695</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C23[2][B]</td>
<td>n957_s33/I1</td>
</tr>
<tr>
<td>12.681</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R30C23[2][B]</td>
<td style=" background: #97FFFF;">n957_s33/F</td>
</tr>
<tr>
<td>12.690</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C23[3][B]</td>
<td>n961_s0/I3</td>
</tr>
<tr>
<td>13.239</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>36</td>
<td>R30C23[3][B]</td>
<td style=" background: #97FFFF;">n961_s0/F</td>
</tr>
<tr>
<td>14.291</td>
<td>1.052</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C30[1][A]</td>
<td style=" font-weight:bold;">stopWatchCtr_sec_8_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>129</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1001.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C30[1][A]</td>
<td>stopWatchCtr_sec_8_s0/CLK</td>
</tr>
<tr>
<td>1001.861</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C30[1][A]</td>
<td>stopWatchCtr_sec_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.398, 59.686%; route: 4.765, 38.442%; tC2Q: 0.232, 1.872%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>987.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.291</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.861</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>stopWatchCtr_sec_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>129</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C25[0][A]</td>
<td>timer_3_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R30C25[0][A]</td>
<td style=" font-weight:bold;">timer_3_s0/Q</td>
</tr>
<tr>
<td>2.792</td>
<td>0.664</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C24[1][A]</td>
<td>n293_s2/I3</td>
</tr>
<tr>
<td>3.347</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R27C24[1][A]</td>
<td style=" background: #97FFFF;">n293_s2/F</td>
</tr>
<tr>
<td>4.017</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C23[2][A]</td>
<td>n290_s2/I3</td>
</tr>
<tr>
<td>4.388</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R24C23[2][A]</td>
<td style=" background: #97FFFF;">n290_s2/F</td>
</tr>
<tr>
<td>4.406</td>
<td>0.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C23[3][B]</td>
<td>n287_s2/I3</td>
</tr>
<tr>
<td>4.868</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R24C23[3][B]</td>
<td style=" background: #97FFFF;">n287_s2/F</td>
</tr>
<tr>
<td>5.045</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C24[3][B]</td>
<td>n284_s2/I3</td>
</tr>
<tr>
<td>5.416</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R24C24[3][B]</td>
<td style=" background: #97FFFF;">n284_s2/F</td>
</tr>
<tr>
<td>5.429</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C24[1][A]</td>
<td>n281_s2/I3</td>
</tr>
<tr>
<td>5.946</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C24[1][A]</td>
<td style=" background: #97FFFF;">n281_s2/F</td>
</tr>
<tr>
<td>6.513</td>
<td>0.567</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C24[1][A]</td>
<td>n278_s2/I3</td>
</tr>
<tr>
<td>7.083</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R25C24[1][A]</td>
<td style=" background: #97FFFF;">n278_s2/F</td>
</tr>
<tr>
<td>7.260</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C25[3][A]</td>
<td>n275_s2/I3</td>
</tr>
<tr>
<td>7.631</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R25C25[3][A]</td>
<td style=" background: #97FFFF;">n275_s2/F</td>
</tr>
<tr>
<td>7.819</td>
<td>0.188</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C25[2][A]</td>
<td>n272_s2/I3</td>
</tr>
<tr>
<td>8.368</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R26C25[2][A]</td>
<td style=" background: #97FFFF;">n272_s2/F</td>
</tr>
<tr>
<td>8.547</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C24[1][A]</td>
<td>n270_s2/I2</td>
</tr>
<tr>
<td>9.117</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R26C24[1][A]</td>
<td style=" background: #97FFFF;">n270_s2/F</td>
</tr>
<tr>
<td>9.295</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[3][B]</td>
<td>n268_s2/I2</td>
</tr>
<tr>
<td>9.865</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R26C23[3][B]</td>
<td style=" background: #97FFFF;">n268_s2/F</td>
</tr>
<tr>
<td>9.868</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[0][B]</td>
<td>n266_s1/I2</td>
</tr>
<tr>
<td>10.417</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R26C23[0][B]</td>
<td style=" background: #97FFFF;">n266_s1/F</td>
</tr>
<tr>
<td>10.419</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[3][A]</td>
<td>n957_s5/I0</td>
</tr>
<tr>
<td>10.989</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C23[3][A]</td>
<td style=" background: #97FFFF;">n957_s5/F</td>
</tr>
<tr>
<td>11.162</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C23[3][B]</td>
<td>n957_s1/I3</td>
</tr>
<tr>
<td>11.615</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>26</td>
<td>R25C23[3][B]</td>
<td style=" background: #97FFFF;">n957_s1/F</td>
</tr>
<tr>
<td>12.310</td>
<td>0.695</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C23[2][B]</td>
<td>n957_s33/I1</td>
</tr>
<tr>
<td>12.681</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R30C23[2][B]</td>
<td style=" background: #97FFFF;">n957_s33/F</td>
</tr>
<tr>
<td>12.690</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C23[3][B]</td>
<td>n961_s0/I3</td>
</tr>
<tr>
<td>13.239</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>36</td>
<td>R30C23[3][B]</td>
<td style=" background: #97FFFF;">n961_s0/F</td>
</tr>
<tr>
<td>14.291</td>
<td>1.052</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C30[1][B]</td>
<td style=" font-weight:bold;">stopWatchCtr_sec_9_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>129</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1001.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C30[1][B]</td>
<td>stopWatchCtr_sec_9_s0/CLK</td>
</tr>
<tr>
<td>1001.861</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C30[1][B]</td>
<td>stopWatchCtr_sec_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.398, 59.686%; route: 4.765, 38.442%; tC2Q: 0.232, 1.872%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>987.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.291</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.861</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>stopWatchCtr_sec_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>129</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C25[0][A]</td>
<td>timer_3_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R30C25[0][A]</td>
<td style=" font-weight:bold;">timer_3_s0/Q</td>
</tr>
<tr>
<td>2.792</td>
<td>0.664</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C24[1][A]</td>
<td>n293_s2/I3</td>
</tr>
<tr>
<td>3.347</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R27C24[1][A]</td>
<td style=" background: #97FFFF;">n293_s2/F</td>
</tr>
<tr>
<td>4.017</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C23[2][A]</td>
<td>n290_s2/I3</td>
</tr>
<tr>
<td>4.388</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R24C23[2][A]</td>
<td style=" background: #97FFFF;">n290_s2/F</td>
</tr>
<tr>
<td>4.406</td>
<td>0.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C23[3][B]</td>
<td>n287_s2/I3</td>
</tr>
<tr>
<td>4.868</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R24C23[3][B]</td>
<td style=" background: #97FFFF;">n287_s2/F</td>
</tr>
<tr>
<td>5.045</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C24[3][B]</td>
<td>n284_s2/I3</td>
</tr>
<tr>
<td>5.416</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R24C24[3][B]</td>
<td style=" background: #97FFFF;">n284_s2/F</td>
</tr>
<tr>
<td>5.429</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C24[1][A]</td>
<td>n281_s2/I3</td>
</tr>
<tr>
<td>5.946</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C24[1][A]</td>
<td style=" background: #97FFFF;">n281_s2/F</td>
</tr>
<tr>
<td>6.513</td>
<td>0.567</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C24[1][A]</td>
<td>n278_s2/I3</td>
</tr>
<tr>
<td>7.083</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R25C24[1][A]</td>
<td style=" background: #97FFFF;">n278_s2/F</td>
</tr>
<tr>
<td>7.260</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C25[3][A]</td>
<td>n275_s2/I3</td>
</tr>
<tr>
<td>7.631</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R25C25[3][A]</td>
<td style=" background: #97FFFF;">n275_s2/F</td>
</tr>
<tr>
<td>7.819</td>
<td>0.188</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C25[2][A]</td>
<td>n272_s2/I3</td>
</tr>
<tr>
<td>8.368</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R26C25[2][A]</td>
<td style=" background: #97FFFF;">n272_s2/F</td>
</tr>
<tr>
<td>8.547</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C24[1][A]</td>
<td>n270_s2/I2</td>
</tr>
<tr>
<td>9.117</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R26C24[1][A]</td>
<td style=" background: #97FFFF;">n270_s2/F</td>
</tr>
<tr>
<td>9.295</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[3][B]</td>
<td>n268_s2/I2</td>
</tr>
<tr>
<td>9.865</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R26C23[3][B]</td>
<td style=" background: #97FFFF;">n268_s2/F</td>
</tr>
<tr>
<td>9.868</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[0][B]</td>
<td>n266_s1/I2</td>
</tr>
<tr>
<td>10.417</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R26C23[0][B]</td>
<td style=" background: #97FFFF;">n266_s1/F</td>
</tr>
<tr>
<td>10.419</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[3][A]</td>
<td>n957_s5/I0</td>
</tr>
<tr>
<td>10.989</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C23[3][A]</td>
<td style=" background: #97FFFF;">n957_s5/F</td>
</tr>
<tr>
<td>11.162</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C23[3][B]</td>
<td>n957_s1/I3</td>
</tr>
<tr>
<td>11.615</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>26</td>
<td>R25C23[3][B]</td>
<td style=" background: #97FFFF;">n957_s1/F</td>
</tr>
<tr>
<td>12.310</td>
<td>0.695</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C23[2][B]</td>
<td>n957_s33/I1</td>
</tr>
<tr>
<td>12.681</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R30C23[2][B]</td>
<td style=" background: #97FFFF;">n957_s33/F</td>
</tr>
<tr>
<td>12.690</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C23[3][B]</td>
<td>n961_s0/I3</td>
</tr>
<tr>
<td>13.239</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>36</td>
<td>R30C23[3][B]</td>
<td style=" background: #97FFFF;">n961_s0/F</td>
</tr>
<tr>
<td>14.291</td>
<td>1.052</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C30[2][A]</td>
<td style=" font-weight:bold;">stopWatchCtr_sec_10_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>129</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1001.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C30[2][A]</td>
<td>stopWatchCtr_sec_10_s0/CLK</td>
</tr>
<tr>
<td>1001.861</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C30[2][A]</td>
<td>stopWatchCtr_sec_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.398, 59.686%; route: 4.765, 38.442%; tC2Q: 0.232, 1.872%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>987.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.291</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.861</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>stopWatchCtr_sec_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>129</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C25[0][A]</td>
<td>timer_3_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R30C25[0][A]</td>
<td style=" font-weight:bold;">timer_3_s0/Q</td>
</tr>
<tr>
<td>2.792</td>
<td>0.664</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C24[1][A]</td>
<td>n293_s2/I3</td>
</tr>
<tr>
<td>3.347</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R27C24[1][A]</td>
<td style=" background: #97FFFF;">n293_s2/F</td>
</tr>
<tr>
<td>4.017</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C23[2][A]</td>
<td>n290_s2/I3</td>
</tr>
<tr>
<td>4.388</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R24C23[2][A]</td>
<td style=" background: #97FFFF;">n290_s2/F</td>
</tr>
<tr>
<td>4.406</td>
<td>0.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C23[3][B]</td>
<td>n287_s2/I3</td>
</tr>
<tr>
<td>4.868</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R24C23[3][B]</td>
<td style=" background: #97FFFF;">n287_s2/F</td>
</tr>
<tr>
<td>5.045</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C24[3][B]</td>
<td>n284_s2/I3</td>
</tr>
<tr>
<td>5.416</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R24C24[3][B]</td>
<td style=" background: #97FFFF;">n284_s2/F</td>
</tr>
<tr>
<td>5.429</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C24[1][A]</td>
<td>n281_s2/I3</td>
</tr>
<tr>
<td>5.946</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C24[1][A]</td>
<td style=" background: #97FFFF;">n281_s2/F</td>
</tr>
<tr>
<td>6.513</td>
<td>0.567</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C24[1][A]</td>
<td>n278_s2/I3</td>
</tr>
<tr>
<td>7.083</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R25C24[1][A]</td>
<td style=" background: #97FFFF;">n278_s2/F</td>
</tr>
<tr>
<td>7.260</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C25[3][A]</td>
<td>n275_s2/I3</td>
</tr>
<tr>
<td>7.631</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R25C25[3][A]</td>
<td style=" background: #97FFFF;">n275_s2/F</td>
</tr>
<tr>
<td>7.819</td>
<td>0.188</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C25[2][A]</td>
<td>n272_s2/I3</td>
</tr>
<tr>
<td>8.368</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R26C25[2][A]</td>
<td style=" background: #97FFFF;">n272_s2/F</td>
</tr>
<tr>
<td>8.547</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C24[1][A]</td>
<td>n270_s2/I2</td>
</tr>
<tr>
<td>9.117</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R26C24[1][A]</td>
<td style=" background: #97FFFF;">n270_s2/F</td>
</tr>
<tr>
<td>9.295</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[3][B]</td>
<td>n268_s2/I2</td>
</tr>
<tr>
<td>9.865</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R26C23[3][B]</td>
<td style=" background: #97FFFF;">n268_s2/F</td>
</tr>
<tr>
<td>9.868</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[0][B]</td>
<td>n266_s1/I2</td>
</tr>
<tr>
<td>10.417</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R26C23[0][B]</td>
<td style=" background: #97FFFF;">n266_s1/F</td>
</tr>
<tr>
<td>10.419</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[3][A]</td>
<td>n957_s5/I0</td>
</tr>
<tr>
<td>10.989</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C23[3][A]</td>
<td style=" background: #97FFFF;">n957_s5/F</td>
</tr>
<tr>
<td>11.162</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C23[3][B]</td>
<td>n957_s1/I3</td>
</tr>
<tr>
<td>11.615</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>26</td>
<td>R25C23[3][B]</td>
<td style=" background: #97FFFF;">n957_s1/F</td>
</tr>
<tr>
<td>12.310</td>
<td>0.695</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C23[2][B]</td>
<td>n957_s33/I1</td>
</tr>
<tr>
<td>12.681</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R30C23[2][B]</td>
<td style=" background: #97FFFF;">n957_s33/F</td>
</tr>
<tr>
<td>12.690</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C23[3][B]</td>
<td>n961_s0/I3</td>
</tr>
<tr>
<td>13.239</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>36</td>
<td>R30C23[3][B]</td>
<td style=" background: #97FFFF;">n961_s0/F</td>
</tr>
<tr>
<td>14.291</td>
<td>1.052</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C30[2][B]</td>
<td style=" font-weight:bold;">stopWatchCtr_sec_11_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>129</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1001.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C30[2][B]</td>
<td>stopWatchCtr_sec_11_s0/CLK</td>
</tr>
<tr>
<td>1001.861</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C30[2][B]</td>
<td>stopWatchCtr_sec_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.398, 59.686%; route: 4.765, 38.442%; tC2Q: 0.232, 1.872%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>987.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.291</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.861</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>stopWatchCtr_sec_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>129</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C25[0][A]</td>
<td>timer_3_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R30C25[0][A]</td>
<td style=" font-weight:bold;">timer_3_s0/Q</td>
</tr>
<tr>
<td>2.792</td>
<td>0.664</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C24[1][A]</td>
<td>n293_s2/I3</td>
</tr>
<tr>
<td>3.347</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R27C24[1][A]</td>
<td style=" background: #97FFFF;">n293_s2/F</td>
</tr>
<tr>
<td>4.017</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C23[2][A]</td>
<td>n290_s2/I3</td>
</tr>
<tr>
<td>4.388</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R24C23[2][A]</td>
<td style=" background: #97FFFF;">n290_s2/F</td>
</tr>
<tr>
<td>4.406</td>
<td>0.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C23[3][B]</td>
<td>n287_s2/I3</td>
</tr>
<tr>
<td>4.868</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R24C23[3][B]</td>
<td style=" background: #97FFFF;">n287_s2/F</td>
</tr>
<tr>
<td>5.045</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C24[3][B]</td>
<td>n284_s2/I3</td>
</tr>
<tr>
<td>5.416</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R24C24[3][B]</td>
<td style=" background: #97FFFF;">n284_s2/F</td>
</tr>
<tr>
<td>5.429</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C24[1][A]</td>
<td>n281_s2/I3</td>
</tr>
<tr>
<td>5.946</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C24[1][A]</td>
<td style=" background: #97FFFF;">n281_s2/F</td>
</tr>
<tr>
<td>6.513</td>
<td>0.567</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C24[1][A]</td>
<td>n278_s2/I3</td>
</tr>
<tr>
<td>7.083</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R25C24[1][A]</td>
<td style=" background: #97FFFF;">n278_s2/F</td>
</tr>
<tr>
<td>7.260</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C25[3][A]</td>
<td>n275_s2/I3</td>
</tr>
<tr>
<td>7.631</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R25C25[3][A]</td>
<td style=" background: #97FFFF;">n275_s2/F</td>
</tr>
<tr>
<td>7.819</td>
<td>0.188</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C25[2][A]</td>
<td>n272_s2/I3</td>
</tr>
<tr>
<td>8.368</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R26C25[2][A]</td>
<td style=" background: #97FFFF;">n272_s2/F</td>
</tr>
<tr>
<td>8.547</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C24[1][A]</td>
<td>n270_s2/I2</td>
</tr>
<tr>
<td>9.117</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R26C24[1][A]</td>
<td style=" background: #97FFFF;">n270_s2/F</td>
</tr>
<tr>
<td>9.295</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[3][B]</td>
<td>n268_s2/I2</td>
</tr>
<tr>
<td>9.865</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R26C23[3][B]</td>
<td style=" background: #97FFFF;">n268_s2/F</td>
</tr>
<tr>
<td>9.868</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[0][B]</td>
<td>n266_s1/I2</td>
</tr>
<tr>
<td>10.417</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R26C23[0][B]</td>
<td style=" background: #97FFFF;">n266_s1/F</td>
</tr>
<tr>
<td>10.419</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[3][A]</td>
<td>n957_s5/I0</td>
</tr>
<tr>
<td>10.989</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C23[3][A]</td>
<td style=" background: #97FFFF;">n957_s5/F</td>
</tr>
<tr>
<td>11.162</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C23[3][B]</td>
<td>n957_s1/I3</td>
</tr>
<tr>
<td>11.615</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>26</td>
<td>R25C23[3][B]</td>
<td style=" background: #97FFFF;">n957_s1/F</td>
</tr>
<tr>
<td>12.310</td>
<td>0.695</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C23[2][B]</td>
<td>n957_s33/I1</td>
</tr>
<tr>
<td>12.681</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R30C23[2][B]</td>
<td style=" background: #97FFFF;">n957_s33/F</td>
</tr>
<tr>
<td>12.690</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C23[3][B]</td>
<td>n961_s0/I3</td>
</tr>
<tr>
<td>13.239</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>36</td>
<td>R30C23[3][B]</td>
<td style=" background: #97FFFF;">n961_s0/F</td>
</tr>
<tr>
<td>14.291</td>
<td>1.052</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C31[0][A]</td>
<td style=" font-weight:bold;">stopWatchCtr_sec_12_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>129</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1001.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C31[0][A]</td>
<td>stopWatchCtr_sec_12_s0/CLK</td>
</tr>
<tr>
<td>1001.861</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C31[0][A]</td>
<td>stopWatchCtr_sec_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.398, 59.686%; route: 4.765, 38.442%; tC2Q: 0.232, 1.872%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>987.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.291</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.861</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>stopWatchCtr_sec_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>129</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C25[0][A]</td>
<td>timer_3_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R30C25[0][A]</td>
<td style=" font-weight:bold;">timer_3_s0/Q</td>
</tr>
<tr>
<td>2.792</td>
<td>0.664</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C24[1][A]</td>
<td>n293_s2/I3</td>
</tr>
<tr>
<td>3.347</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R27C24[1][A]</td>
<td style=" background: #97FFFF;">n293_s2/F</td>
</tr>
<tr>
<td>4.017</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C23[2][A]</td>
<td>n290_s2/I3</td>
</tr>
<tr>
<td>4.388</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R24C23[2][A]</td>
<td style=" background: #97FFFF;">n290_s2/F</td>
</tr>
<tr>
<td>4.406</td>
<td>0.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C23[3][B]</td>
<td>n287_s2/I3</td>
</tr>
<tr>
<td>4.868</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R24C23[3][B]</td>
<td style=" background: #97FFFF;">n287_s2/F</td>
</tr>
<tr>
<td>5.045</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C24[3][B]</td>
<td>n284_s2/I3</td>
</tr>
<tr>
<td>5.416</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R24C24[3][B]</td>
<td style=" background: #97FFFF;">n284_s2/F</td>
</tr>
<tr>
<td>5.429</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C24[1][A]</td>
<td>n281_s2/I3</td>
</tr>
<tr>
<td>5.946</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C24[1][A]</td>
<td style=" background: #97FFFF;">n281_s2/F</td>
</tr>
<tr>
<td>6.513</td>
<td>0.567</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C24[1][A]</td>
<td>n278_s2/I3</td>
</tr>
<tr>
<td>7.083</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R25C24[1][A]</td>
<td style=" background: #97FFFF;">n278_s2/F</td>
</tr>
<tr>
<td>7.260</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C25[3][A]</td>
<td>n275_s2/I3</td>
</tr>
<tr>
<td>7.631</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R25C25[3][A]</td>
<td style=" background: #97FFFF;">n275_s2/F</td>
</tr>
<tr>
<td>7.819</td>
<td>0.188</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C25[2][A]</td>
<td>n272_s2/I3</td>
</tr>
<tr>
<td>8.368</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R26C25[2][A]</td>
<td style=" background: #97FFFF;">n272_s2/F</td>
</tr>
<tr>
<td>8.547</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C24[1][A]</td>
<td>n270_s2/I2</td>
</tr>
<tr>
<td>9.117</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R26C24[1][A]</td>
<td style=" background: #97FFFF;">n270_s2/F</td>
</tr>
<tr>
<td>9.295</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[3][B]</td>
<td>n268_s2/I2</td>
</tr>
<tr>
<td>9.865</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R26C23[3][B]</td>
<td style=" background: #97FFFF;">n268_s2/F</td>
</tr>
<tr>
<td>9.868</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[0][B]</td>
<td>n266_s1/I2</td>
</tr>
<tr>
<td>10.417</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R26C23[0][B]</td>
<td style=" background: #97FFFF;">n266_s1/F</td>
</tr>
<tr>
<td>10.419</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[3][A]</td>
<td>n957_s5/I0</td>
</tr>
<tr>
<td>10.989</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C23[3][A]</td>
<td style=" background: #97FFFF;">n957_s5/F</td>
</tr>
<tr>
<td>11.162</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C23[3][B]</td>
<td>n957_s1/I3</td>
</tr>
<tr>
<td>11.615</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>26</td>
<td>R25C23[3][B]</td>
<td style=" background: #97FFFF;">n957_s1/F</td>
</tr>
<tr>
<td>12.310</td>
<td>0.695</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C23[2][B]</td>
<td>n957_s33/I1</td>
</tr>
<tr>
<td>12.681</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R30C23[2][B]</td>
<td style=" background: #97FFFF;">n957_s33/F</td>
</tr>
<tr>
<td>12.690</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C23[3][B]</td>
<td>n961_s0/I3</td>
</tr>
<tr>
<td>13.239</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>36</td>
<td>R30C23[3][B]</td>
<td style=" background: #97FFFF;">n961_s0/F</td>
</tr>
<tr>
<td>14.291</td>
<td>1.052</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C31[0][B]</td>
<td style=" font-weight:bold;">stopWatchCtr_sec_13_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>129</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1001.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C31[0][B]</td>
<td>stopWatchCtr_sec_13_s0/CLK</td>
</tr>
<tr>
<td>1001.861</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C31[0][B]</td>
<td>stopWatchCtr_sec_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.398, 59.686%; route: 4.765, 38.442%; tC2Q: 0.232, 1.872%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>987.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.291</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.861</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>stopWatchCtr_sec_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>129</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C25[0][A]</td>
<td>timer_3_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R30C25[0][A]</td>
<td style=" font-weight:bold;">timer_3_s0/Q</td>
</tr>
<tr>
<td>2.792</td>
<td>0.664</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C24[1][A]</td>
<td>n293_s2/I3</td>
</tr>
<tr>
<td>3.347</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R27C24[1][A]</td>
<td style=" background: #97FFFF;">n293_s2/F</td>
</tr>
<tr>
<td>4.017</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C23[2][A]</td>
<td>n290_s2/I3</td>
</tr>
<tr>
<td>4.388</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R24C23[2][A]</td>
<td style=" background: #97FFFF;">n290_s2/F</td>
</tr>
<tr>
<td>4.406</td>
<td>0.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C23[3][B]</td>
<td>n287_s2/I3</td>
</tr>
<tr>
<td>4.868</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R24C23[3][B]</td>
<td style=" background: #97FFFF;">n287_s2/F</td>
</tr>
<tr>
<td>5.045</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C24[3][B]</td>
<td>n284_s2/I3</td>
</tr>
<tr>
<td>5.416</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R24C24[3][B]</td>
<td style=" background: #97FFFF;">n284_s2/F</td>
</tr>
<tr>
<td>5.429</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C24[1][A]</td>
<td>n281_s2/I3</td>
</tr>
<tr>
<td>5.946</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C24[1][A]</td>
<td style=" background: #97FFFF;">n281_s2/F</td>
</tr>
<tr>
<td>6.513</td>
<td>0.567</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C24[1][A]</td>
<td>n278_s2/I3</td>
</tr>
<tr>
<td>7.083</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R25C24[1][A]</td>
<td style=" background: #97FFFF;">n278_s2/F</td>
</tr>
<tr>
<td>7.260</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C25[3][A]</td>
<td>n275_s2/I3</td>
</tr>
<tr>
<td>7.631</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R25C25[3][A]</td>
<td style=" background: #97FFFF;">n275_s2/F</td>
</tr>
<tr>
<td>7.819</td>
<td>0.188</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C25[2][A]</td>
<td>n272_s2/I3</td>
</tr>
<tr>
<td>8.368</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R26C25[2][A]</td>
<td style=" background: #97FFFF;">n272_s2/F</td>
</tr>
<tr>
<td>8.547</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C24[1][A]</td>
<td>n270_s2/I2</td>
</tr>
<tr>
<td>9.117</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R26C24[1][A]</td>
<td style=" background: #97FFFF;">n270_s2/F</td>
</tr>
<tr>
<td>9.295</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[3][B]</td>
<td>n268_s2/I2</td>
</tr>
<tr>
<td>9.865</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R26C23[3][B]</td>
<td style=" background: #97FFFF;">n268_s2/F</td>
</tr>
<tr>
<td>9.868</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[0][B]</td>
<td>n266_s1/I2</td>
</tr>
<tr>
<td>10.417</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R26C23[0][B]</td>
<td style=" background: #97FFFF;">n266_s1/F</td>
</tr>
<tr>
<td>10.419</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[3][A]</td>
<td>n957_s5/I0</td>
</tr>
<tr>
<td>10.989</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C23[3][A]</td>
<td style=" background: #97FFFF;">n957_s5/F</td>
</tr>
<tr>
<td>11.162</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C23[3][B]</td>
<td>n957_s1/I3</td>
</tr>
<tr>
<td>11.615</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>26</td>
<td>R25C23[3][B]</td>
<td style=" background: #97FFFF;">n957_s1/F</td>
</tr>
<tr>
<td>12.310</td>
<td>0.695</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C23[2][B]</td>
<td>n957_s33/I1</td>
</tr>
<tr>
<td>12.681</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R30C23[2][B]</td>
<td style=" background: #97FFFF;">n957_s33/F</td>
</tr>
<tr>
<td>12.690</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C23[3][B]</td>
<td>n961_s0/I3</td>
</tr>
<tr>
<td>13.239</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>36</td>
<td>R30C23[3][B]</td>
<td style=" background: #97FFFF;">n961_s0/F</td>
</tr>
<tr>
<td>14.291</td>
<td>1.052</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C31[1][A]</td>
<td style=" font-weight:bold;">stopWatchCtr_sec_14_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>129</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1001.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C31[1][A]</td>
<td>stopWatchCtr_sec_14_s0/CLK</td>
</tr>
<tr>
<td>1001.861</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C31[1][A]</td>
<td>stopWatchCtr_sec_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.398, 59.686%; route: 4.765, 38.442%; tC2Q: 0.232, 1.872%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.323</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.874</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.550</td>
</tr>
<tr>
<td class="label">From</td>
<td>btn_ctr_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>inc_ctr_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>129</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[2][A]</td>
<td>btn_ctr_1_s1/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R31C23[2][A]</td>
<td style=" font-weight:bold;">btn_ctr_1_s1/Q</td>
</tr>
<tr>
<td>1.874</td>
<td>0.132</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[1][A]</td>
<td style=" font-weight:bold;">inc_ctr_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>129</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[1][A]</td>
<td>inc_ctr_s0/CLK</td>
</tr>
<tr>
<td>1.550</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C23[1][A]</td>
<td>inc_ctr_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.132, 39.550%; tC2Q: 0.202, 60.450%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.976</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.550</td>
</tr>
<tr>
<td class="label">From</td>
<td>led_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>led_1_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>129</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[0][A]</td>
<td>led_1_s3/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R31C23[0][A]</td>
<td style=" font-weight:bold;">led_1_s3/Q</td>
</tr>
<tr>
<td>1.744</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[0][A]</td>
<td>n415_s5/I2</td>
</tr>
<tr>
<td>1.976</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C23[0][A]</td>
<td style=" background: #97FFFF;">n415_s5/F</td>
</tr>
<tr>
<td>1.976</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C23[0][A]</td>
<td style=" font-weight:bold;">led_1_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>129</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[0][A]</td>
<td>led_1_s3/CLK</td>
</tr>
<tr>
<td>1.550</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C23[0][A]</td>
<td>led_1_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.976</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.550</td>
</tr>
<tr>
<td class="label">From</td>
<td>segmentCounter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>segmentCounter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>129</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C24[0][A]</td>
<td>segmentCounter_0_s0/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R33C24[0][A]</td>
<td style=" font-weight:bold;">segmentCounter_0_s0/Q</td>
</tr>
<tr>
<td>1.744</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C24[0][A]</td>
<td>n706_s2/I0</td>
</tr>
<tr>
<td>1.976</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C24[0][A]</td>
<td style=" background: #97FFFF;">n706_s2/F</td>
</tr>
<tr>
<td>1.976</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C24[0][A]</td>
<td style=" font-weight:bold;">segmentCounter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>129</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C24[0][A]</td>
<td>segmentCounter_0_s0/CLK</td>
</tr>
<tr>
<td>1.550</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C24[0][A]</td>
<td>segmentCounter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.976</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.550</td>
</tr>
<tr>
<td class="label">From</td>
<td>segmentCounter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>segmentCounter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>129</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C22[1][A]</td>
<td>segmentCounter_2_s0/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R32C22[1][A]</td>
<td style=" font-weight:bold;">segmentCounter_2_s0/Q</td>
</tr>
<tr>
<td>1.744</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R32C22[1][A]</td>
<td>n704_s/I1</td>
</tr>
<tr>
<td>1.976</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C22[1][A]</td>
<td style=" background: #97FFFF;">n704_s/SUM</td>
</tr>
<tr>
<td>1.976</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C22[1][A]</td>
<td style=" font-weight:bold;">segmentCounter_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>129</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C22[1][A]</td>
<td>segmentCounter_2_s0/CLK</td>
</tr>
<tr>
<td>1.550</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C22[1][A]</td>
<td>segmentCounter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.976</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.550</td>
</tr>
<tr>
<td class="label">From</td>
<td>segmentCounter_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>segmentCounter_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>129</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C23[0][A]</td>
<td>segmentCounter_6_s0/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R32C23[0][A]</td>
<td style=" font-weight:bold;">segmentCounter_6_s0/Q</td>
</tr>
<tr>
<td>1.744</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R32C23[0][A]</td>
<td>n700_s/I1</td>
</tr>
<tr>
<td>1.976</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C23[0][A]</td>
<td style=" background: #97FFFF;">n700_s/SUM</td>
</tr>
<tr>
<td>1.976</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C23[0][A]</td>
<td style=" font-weight:bold;">segmentCounter_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>129</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C23[0][A]</td>
<td>segmentCounter_6_s0/CLK</td>
</tr>
<tr>
<td>1.550</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C23[0][A]</td>
<td>segmentCounter_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.976</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.550</td>
</tr>
<tr>
<td class="label">From</td>
<td>segmentCounter_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>segmentCounter_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>129</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C23[1][A]</td>
<td>segmentCounter_8_s0/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R32C23[1][A]</td>
<td style=" font-weight:bold;">segmentCounter_8_s0/Q</td>
</tr>
<tr>
<td>1.744</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R32C23[1][A]</td>
<td>n698_s/I1</td>
</tr>
<tr>
<td>1.976</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C23[1][A]</td>
<td style=" background: #97FFFF;">n698_s/SUM</td>
</tr>
<tr>
<td>1.976</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C23[1][A]</td>
<td style=" font-weight:bold;">segmentCounter_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>129</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C23[1][A]</td>
<td>segmentCounter_8_s0/CLK</td>
</tr>
<tr>
<td>1.550</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C23[1][A]</td>
<td>segmentCounter_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.976</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.550</td>
</tr>
<tr>
<td class="label">From</td>
<td>segmentCounter_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>segmentCounter_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>129</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C24[0][A]</td>
<td>segmentCounter_12_s0/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R32C24[0][A]</td>
<td style=" font-weight:bold;">segmentCounter_12_s0/Q</td>
</tr>
<tr>
<td>1.744</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R32C24[0][A]</td>
<td>n694_s/I1</td>
</tr>
<tr>
<td>1.976</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C24[0][A]</td>
<td style=" background: #97FFFF;">n694_s/SUM</td>
</tr>
<tr>
<td>1.976</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C24[0][A]</td>
<td style=" font-weight:bold;">segmentCounter_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>129</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C24[0][A]</td>
<td>segmentCounter_12_s0/CLK</td>
</tr>
<tr>
<td>1.550</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C24[0][A]</td>
<td>segmentCounter_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.976</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.550</td>
</tr>
<tr>
<td class="label">From</td>
<td>segmentCounter_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>segmentCounter_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>129</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C24[1][A]</td>
<td>segmentCounter_14_s0/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R32C24[1][A]</td>
<td style=" font-weight:bold;">segmentCounter_14_s0/Q</td>
</tr>
<tr>
<td>1.744</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R32C24[1][A]</td>
<td>n692_s/I1</td>
</tr>
<tr>
<td>1.976</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C24[1][A]</td>
<td style=" background: #97FFFF;">n692_s/SUM</td>
</tr>
<tr>
<td>1.976</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C24[1][A]</td>
<td style=" font-weight:bold;">segmentCounter_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>129</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C24[1][A]</td>
<td>segmentCounter_14_s0/CLK</td>
</tr>
<tr>
<td>1.550</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C24[1][A]</td>
<td>segmentCounter_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.976</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.550</td>
</tr>
<tr>
<td class="label">From</td>
<td>segmentCounter_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>segmentCounter_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>129</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C25[0][A]</td>
<td>segmentCounter_18_s0/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R32C25[0][A]</td>
<td style=" font-weight:bold;">segmentCounter_18_s0/Q</td>
</tr>
<tr>
<td>1.744</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R32C25[0][A]</td>
<td>n688_s/I1</td>
</tr>
<tr>
<td>1.976</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C25[0][A]</td>
<td style=" background: #97FFFF;">n688_s/SUM</td>
</tr>
<tr>
<td>1.976</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C25[0][A]</td>
<td style=" font-weight:bold;">segmentCounter_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>129</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C25[0][A]</td>
<td>segmentCounter_18_s0/CLK</td>
</tr>
<tr>
<td>1.550</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C25[0][A]</td>
<td>segmentCounter_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.976</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.550</td>
</tr>
<tr>
<td class="label">From</td>
<td>segmentCounter_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>segmentCounter_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>129</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C25[1][A]</td>
<td>segmentCounter_20_s0/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R32C25[1][A]</td>
<td style=" font-weight:bold;">segmentCounter_20_s0/Q</td>
</tr>
<tr>
<td>1.744</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R32C25[1][A]</td>
<td>n686_s/I1</td>
</tr>
<tr>
<td>1.976</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C25[1][A]</td>
<td style=" background: #97FFFF;">n686_s/SUM</td>
</tr>
<tr>
<td>1.976</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C25[1][A]</td>
<td style=" font-weight:bold;">segmentCounter_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>129</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C25[1][A]</td>
<td>segmentCounter_20_s0/CLK</td>
</tr>
<tr>
<td>1.550</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C25[1][A]</td>
<td>segmentCounter_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.976</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.550</td>
</tr>
<tr>
<td class="label">From</td>
<td>segmentCounter_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>segmentCounter_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>129</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C26[0][A]</td>
<td>segmentCounter_24_s0/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R32C26[0][A]</td>
<td style=" font-weight:bold;">segmentCounter_24_s0/Q</td>
</tr>
<tr>
<td>1.744</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R32C26[0][A]</td>
<td>n682_s/I1</td>
</tr>
<tr>
<td>1.976</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C26[0][A]</td>
<td style=" background: #97FFFF;">n682_s/SUM</td>
</tr>
<tr>
<td>1.976</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C26[0][A]</td>
<td style=" font-weight:bold;">segmentCounter_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>129</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C26[0][A]</td>
<td>segmentCounter_24_s0/CLK</td>
</tr>
<tr>
<td>1.550</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C26[0][A]</td>
<td>segmentCounter_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.976</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.550</td>
</tr>
<tr>
<td class="label">From</td>
<td>segmentCounter_26_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>segmentCounter_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>129</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C26[1][A]</td>
<td>segmentCounter_26_s0/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R32C26[1][A]</td>
<td style=" font-weight:bold;">segmentCounter_26_s0/Q</td>
</tr>
<tr>
<td>1.744</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R32C26[1][A]</td>
<td>n680_s/I1</td>
</tr>
<tr>
<td>1.976</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C26[1][A]</td>
<td style=" background: #97FFFF;">n680_s/SUM</td>
</tr>
<tr>
<td>1.976</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C26[1][A]</td>
<td style=" font-weight:bold;">segmentCounter_26_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>129</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C26[1][A]</td>
<td>segmentCounter_26_s0/CLK</td>
</tr>
<tr>
<td>1.550</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C26[1][A]</td>
<td>segmentCounter_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.976</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.550</td>
</tr>
<tr>
<td class="label">From</td>
<td>segmentCounter_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>segmentCounter_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>129</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C27[0][A]</td>
<td>segmentCounter_30_s0/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R32C27[0][A]</td>
<td style=" font-weight:bold;">segmentCounter_30_s0/Q</td>
</tr>
<tr>
<td>1.744</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R32C27[0][A]</td>
<td>n676_s/I1</td>
</tr>
<tr>
<td>1.976</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C27[0][A]</td>
<td style=" background: #97FFFF;">n676_s/SUM</td>
</tr>
<tr>
<td>1.976</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C27[0][A]</td>
<td style=" font-weight:bold;">segmentCounter_30_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>129</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C27[0][A]</td>
<td>segmentCounter_30_s0/CLK</td>
</tr>
<tr>
<td>1.550</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C27[0][A]</td>
<td>segmentCounter_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.976</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.550</td>
</tr>
<tr>
<td class="label">From</td>
<td>stopWatchCtr_sec_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>stopWatchCtr_sec_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>129</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C31[0][A]</td>
<td>stopWatchCtr_sec_12_s0/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>21</td>
<td>R22C31[0][A]</td>
<td style=" font-weight:bold;">stopWatchCtr_sec_12_s0/Q</td>
</tr>
<tr>
<td>1.744</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C31[0][A]</td>
<td>n180_s/I1</td>
</tr>
<tr>
<td>1.976</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C31[0][A]</td>
<td style=" background: #97FFFF;">n180_s/SUM</td>
</tr>
<tr>
<td>1.976</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C31[0][A]</td>
<td style=" font-weight:bold;">stopWatchCtr_sec_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>129</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C31[0][A]</td>
<td>stopWatchCtr_sec_12_s0/CLK</td>
</tr>
<tr>
<td>1.550</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C31[0][A]</td>
<td>stopWatchCtr_sec_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.976</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.550</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>timer_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>129</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C25[0][A]</td>
<td>timer_21_s0/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R24C25[0][A]</td>
<td style=" font-weight:bold;">timer_21_s0/Q</td>
</tr>
<tr>
<td>1.744</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C25[0][A]</td>
<td>n276_s1/I3</td>
</tr>
<tr>
<td>1.976</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C25[0][A]</td>
<td style=" background: #97FFFF;">n276_s1/F</td>
</tr>
<tr>
<td>1.976</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C25[0][A]</td>
<td style=" font-weight:bold;">timer_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>129</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C25[0][A]</td>
<td>timer_21_s0/CLK</td>
</tr>
<tr>
<td>1.550</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C25[0][A]</td>
<td>timer_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.977</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.550</td>
</tr>
<tr>
<td class="label">From</td>
<td>stopWatchCtr_ms_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>stopWatchCtr_ms_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>129</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C25[1][A]</td>
<td>stopWatchCtr_ms_0_s1/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R31C25[1][A]</td>
<td style=" font-weight:bold;">stopWatchCtr_ms_0_s1/Q</td>
</tr>
<tr>
<td>1.745</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C25[1][A]</td>
<td>n228_s3/I0</td>
</tr>
<tr>
<td>1.977</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C25[1][A]</td>
<td style=" background: #97FFFF;">n228_s3/F</td>
</tr>
<tr>
<td>1.977</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C25[1][A]</td>
<td style=" font-weight:bold;">stopWatchCtr_ms_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>129</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C25[1][A]</td>
<td>stopWatchCtr_ms_0_s1/CLK</td>
</tr>
<tr>
<td>1.550</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C25[1][A]</td>
<td>stopWatchCtr_ms_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.977</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.550</td>
</tr>
<tr>
<td class="label">From</td>
<td>stopWatchCtr_sec_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>stopWatchCtr_sec_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>129</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C30[1][A]</td>
<td>stopWatchCtr_sec_8_s0/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R22C30[1][A]</td>
<td style=" font-weight:bold;">stopWatchCtr_sec_8_s0/Q</td>
</tr>
<tr>
<td>1.745</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C30[1][A]</td>
<td>n184_s/I1</td>
</tr>
<tr>
<td>1.977</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C30[1][A]</td>
<td style=" background: #97FFFF;">n184_s/SUM</td>
</tr>
<tr>
<td>1.977</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C30[1][A]</td>
<td style=" font-weight:bold;">stopWatchCtr_sec_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>129</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C30[1][A]</td>
<td>stopWatchCtr_sec_8_s0/CLK</td>
</tr>
<tr>
<td>1.550</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C30[1][A]</td>
<td>stopWatchCtr_sec_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.977</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.550</td>
</tr>
<tr>
<td class="label">From</td>
<td>stopWatchCtr_sec_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>stopWatchCtr_sec_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>129</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C31[1][A]</td>
<td>stopWatchCtr_sec_14_s0/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R22C31[1][A]</td>
<td style=" font-weight:bold;">stopWatchCtr_sec_14_s0/Q</td>
</tr>
<tr>
<td>1.745</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C31[1][A]</td>
<td>n178_s/I1</td>
</tr>
<tr>
<td>1.977</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C31[1][A]</td>
<td style=" background: #97FFFF;">n178_s/SUM</td>
</tr>
<tr>
<td>1.977</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C31[1][A]</td>
<td style=" font-weight:bold;">stopWatchCtr_sec_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>129</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C31[1][A]</td>
<td>stopWatchCtr_sec_14_s0/CLK</td>
</tr>
<tr>
<td>1.550</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C31[1][A]</td>
<td>stopWatchCtr_sec_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.977</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.550</td>
</tr>
<tr>
<td class="label">From</td>
<td>stopWatchCtr_sec_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>stopWatchCtr_sec_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>129</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C34[0][A]</td>
<td>stopWatchCtr_sec_30_s0/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>19</td>
<td>R22C34[0][A]</td>
<td style=" font-weight:bold;">stopWatchCtr_sec_30_s0/Q</td>
</tr>
<tr>
<td>1.745</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C34[0][A]</td>
<td>n162_s/I1</td>
</tr>
<tr>
<td>1.977</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C34[0][A]</td>
<td style=" background: #97FFFF;">n162_s/SUM</td>
</tr>
<tr>
<td>1.977</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C34[0][A]</td>
<td style=" font-weight:bold;">stopWatchCtr_sec_30_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>129</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C34[0][A]</td>
<td>stopWatchCtr_sec_30_s0/CLK</td>
</tr>
<tr>
<td>1.550</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C34[0][A]</td>
<td>stopWatchCtr_sec_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.977</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.550</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>timer_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>129</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C24[1][A]</td>
<td>timer_4_s0/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R23C24[1][A]</td>
<td style=" font-weight:bold;">timer_4_s0/Q</td>
</tr>
<tr>
<td>1.745</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C24[1][A]</td>
<td>n293_s1/I1</td>
</tr>
<tr>
<td>1.977</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C24[1][A]</td>
<td style=" background: #97FFFF;">n293_s1/F</td>
</tr>
<tr>
<td>1.977</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C24[1][A]</td>
<td style=" font-weight:bold;">timer_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>129</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C24[1][A]</td>
<td>timer_4_s0/CLK</td>
</tr>
<tr>
<td>1.550</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C24[1][A]</td>
<td>timer_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.977</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.550</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>timer_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>129</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C24[0][A]</td>
<td>timer_5_s0/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R23C24[0][A]</td>
<td style=" font-weight:bold;">timer_5_s0/Q</td>
</tr>
<tr>
<td>1.745</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C24[0][A]</td>
<td>n292_s3/I1</td>
</tr>
<tr>
<td>1.977</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C24[0][A]</td>
<td style=" background: #97FFFF;">n292_s3/F</td>
</tr>
<tr>
<td>1.977</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C24[0][A]</td>
<td style=" font-weight:bold;">timer_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>129</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C24[0][A]</td>
<td>timer_5_s0/CLK</td>
</tr>
<tr>
<td>1.550</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C24[0][A]</td>
<td>timer_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.977</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.550</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>timer_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>129</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C24[0][A]</td>
<td>timer_15_s0/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R24C24[0][A]</td>
<td style=" font-weight:bold;">timer_15_s0/Q</td>
</tr>
<tr>
<td>1.745</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C24[0][A]</td>
<td>n282_s1/I3</td>
</tr>
<tr>
<td>1.977</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C24[0][A]</td>
<td style=" background: #97FFFF;">n282_s1/F</td>
</tr>
<tr>
<td>1.977</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C24[0][A]</td>
<td style=" font-weight:bold;">timer_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>129</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C24[0][A]</td>
<td>timer_15_s0/CLK</td>
</tr>
<tr>
<td>1.550</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C24[0][A]</td>
<td>timer_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.977</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.550</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>timer_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>129</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C24[0][A]</td>
<td>timer_17_s0/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R26C24[0][A]</td>
<td style=" font-weight:bold;">timer_17_s0/Q</td>
</tr>
<tr>
<td>1.745</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C24[0][A]</td>
<td>n280_s1/I1</td>
</tr>
<tr>
<td>1.977</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C24[0][A]</td>
<td style=" background: #97FFFF;">n280_s1/F</td>
</tr>
<tr>
<td>1.977</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C24[0][A]</td>
<td style=" font-weight:bold;">timer_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>129</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C24[0][A]</td>
<td>timer_17_s0/CLK</td>
</tr>
<tr>
<td>1.550</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C24[0][A]</td>
<td>timer_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.977</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.550</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>timer_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>129</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C25[1][A]</td>
<td>timer_20_s0/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R24C25[1][A]</td>
<td style=" font-weight:bold;">timer_20_s0/Q</td>
</tr>
<tr>
<td>1.745</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C25[1][A]</td>
<td>n277_s1/I1</td>
</tr>
<tr>
<td>1.977</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C25[1][A]</td>
<td style=" background: #97FFFF;">n277_s1/F</td>
</tr>
<tr>
<td>1.977</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C25[1][A]</td>
<td style=" font-weight:bold;">timer_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>129</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C25[1][A]</td>
<td>timer_20_s0/CLK</td>
</tr>
<tr>
<td>1.550</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C25[1][A]</td>
<td>timer_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.977</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.550</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>timer_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>129</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C25[1][A]</td>
<td>timer_23_s0/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R26C25[1][A]</td>
<td style=" font-weight:bold;">timer_23_s0/Q</td>
</tr>
<tr>
<td>1.745</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C25[1][A]</td>
<td>n274_s1/I2</td>
</tr>
<tr>
<td>1.977</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C25[1][A]</td>
<td style=" background: #97FFFF;">n274_s1/F</td>
</tr>
<tr>
<td>1.977</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C25[1][A]</td>
<td style=" font-weight:bold;">timer_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>129</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C25[1][A]</td>
<td>timer_23_s0/CLK</td>
</tr>
<tr>
<td>1.550</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C25[1][A]</td>
<td>timer_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.397</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.397</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>timer_30_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>502.142</td>
<td>1.455</td>
<td>tNET</td>
<td>FF</td>
<td>timer_30_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1001.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>timer_30_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.397</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.397</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>timer_28_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>502.142</td>
<td>1.455</td>
<td>tNET</td>
<td>FF</td>
<td>timer_28_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1001.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>timer_28_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.397</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.397</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>timer_24_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>502.142</td>
<td>1.455</td>
<td>tNET</td>
<td>FF</td>
<td>timer_24_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1001.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>timer_24_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.397</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.397</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>timer_16_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>502.142</td>
<td>1.455</td>
<td>tNET</td>
<td>FF</td>
<td>timer_16_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1001.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>timer_16_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.397</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.397</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>timer_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>502.142</td>
<td>1.455</td>
<td>tNET</td>
<td>FF</td>
<td>timer_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1001.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>timer_0_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.397</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.397</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>stopWatchCtr_sec_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>502.142</td>
<td>1.455</td>
<td>tNET</td>
<td>FF</td>
<td>stopWatchCtr_sec_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1001.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>stopWatchCtr_sec_6_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.397</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.397</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>stopWatchCtr_ms_0_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>502.142</td>
<td>1.455</td>
<td>tNET</td>
<td>FF</td>
<td>stopWatchCtr_ms_0_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1001.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>stopWatchCtr_ms_0_s1/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.397</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.397</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>segLED_6_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>502.142</td>
<td>1.455</td>
<td>tNET</td>
<td>FF</td>
<td>segLED_6_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1001.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>segLED_6_s2/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.397</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.397</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>stopWatchCtr_sec_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>502.142</td>
<td>1.455</td>
<td>tNET</td>
<td>FF</td>
<td>stopWatchCtr_sec_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1001.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>stopWatchCtr_sec_7_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.397</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.397</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>segLED_5_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>502.142</td>
<td>1.455</td>
<td>tNET</td>
<td>FF</td>
<td>segLED_5_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1001.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>segLED_5_s2/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>129</td>
<td>sys_clk_d</td>
<td>972.626</td>
<td>1.455</td>
</tr>
<tr>
<td>37</td>
<td>startStopClk</td>
<td>995.927</td>
<td>1.701</td>
</tr>
<tr>
<td>37</td>
<td>n665_7</td>
<td>996.191</td>
<td>0.711</td>
</tr>
<tr>
<td>36</td>
<td>n961_7</td>
<td>986.084</td>
<td>3.117</td>
</tr>
<tr>
<td>31</td>
<td>stopWatchCtr_sec[23]</td>
<td>975.590</td>
<td>0.710</td>
</tr>
<tr>
<td>27</td>
<td>stopWatchCtr_sec[22]</td>
<td>976.188</td>
<td>0.879</td>
</tr>
<tr>
<td>26</td>
<td>n957_9</td>
<td>986.084</td>
<td>0.800</td>
</tr>
<tr>
<td>25</td>
<td>stopWatchCtr_sec[13]</td>
<td>983.910</td>
<td>1.310</td>
</tr>
<tr>
<td>23</td>
<td>stopWatchCtr_sec[21]</td>
<td>976.092</td>
<td>0.964</td>
</tr>
<tr>
<td>22</td>
<td>n630_377</td>
<td>972.677</td>
<td>0.973</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R22C33</td>
<td>86.11%</td>
</tr>
<tr>
<td>R22C32</td>
<td>83.33%</td>
</tr>
<tr>
<td>R22C30</td>
<td>81.94%</td>
</tr>
<tr>
<td>R22C31</td>
<td>79.17%</td>
</tr>
<tr>
<td>R32C25</td>
<td>77.78%</td>
</tr>
<tr>
<td>R32C23</td>
<td>76.39%</td>
</tr>
<tr>
<td>R32C24</td>
<td>76.39%</td>
</tr>
<tr>
<td>R32C26</td>
<td>76.39%</td>
</tr>
<tr>
<td>R23C24</td>
<td>70.83%</td>
</tr>
<tr>
<td>R30C23</td>
<td>69.44%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name sys_clk_1Mhz -period 1000 -waveform {0 500} [get_ports {sys_clk}]</td>
</tr>
<tr>
<td>TC_CLOCK_GROUP</td>
<td>Actived</td>
<td>set_clock_groups -exclusive -group [get_clocks {sys_clk_1Mhz}] </td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
