// Seed: 984270675
module module_0 (
    input supply0 id_0,
    input supply1 id_1,
    input tri0 id_2,
    input tri1 id_3
);
  logic id_5;
  wire  id_6;
endmodule
module module_1 (
    output uwire id_0,
    input  uwire id_1,
    input  wire  id_2,
    output uwire id_3,
    output tri0  id_4,
    output tri1  id_5,
    input  tri0  id_6,
    input  wor   id_7,
    output tri0  id_8
);
  assign id_5 = 1'h0;
  assign id_5 = id_6 == -1'b0;
  module_0 modCall_1 (
      id_7,
      id_1,
      id_1,
      id_1
  );
  assign modCall_1.id_1 = 0;
  wire id_10, id_11, id_12, id_13, id_14;
endmodule
