#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x23c81c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x23c8350 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x23b92d0 .functor NOT 1, L_0x2428320, C4<0>, C4<0>, C4<0>;
L_0x2428100 .functor XOR 2, L_0x2427fc0, L_0x2428060, C4<00>, C4<00>;
L_0x2428210 .functor XOR 2, L_0x2428100, L_0x2428170, C4<00>, C4<00>;
v0x241ed20_0 .net *"_ivl_10", 1 0, L_0x2428170;  1 drivers
v0x241ee20_0 .net *"_ivl_12", 1 0, L_0x2428210;  1 drivers
v0x241ef00_0 .net *"_ivl_2", 1 0, L_0x2422090;  1 drivers
v0x241efc0_0 .net *"_ivl_4", 1 0, L_0x2427fc0;  1 drivers
v0x241f0a0_0 .net *"_ivl_6", 1 0, L_0x2428060;  1 drivers
v0x241f1d0_0 .net *"_ivl_8", 1 0, L_0x2428100;  1 drivers
v0x241f2b0_0 .net "a", 0 0, v0x24192e0_0;  1 drivers
v0x241f350_0 .net "b", 0 0, v0x2419380_0;  1 drivers
v0x241f3f0_0 .net "c", 0 0, v0x2419420_0;  1 drivers
v0x241f490_0 .var "clk", 0 0;
v0x241f530_0 .net "d", 0 0, v0x2419560_0;  1 drivers
v0x241f5d0_0 .net "out_pos_dut", 0 0, L_0x2427bf0;  1 drivers
v0x241f670_0 .net "out_pos_ref", 0 0, L_0x2420ba0;  1 drivers
v0x241f710_0 .net "out_sop_dut", 0 0, L_0x2422130;  1 drivers
v0x241f7b0_0 .net "out_sop_ref", 0 0, L_0x23f3a90;  1 drivers
v0x241f850_0 .var/2u "stats1", 223 0;
v0x241f8f0_0 .var/2u "strobe", 0 0;
v0x241f990_0 .net "tb_match", 0 0, L_0x2428320;  1 drivers
v0x241fa60_0 .net "tb_mismatch", 0 0, L_0x23b92d0;  1 drivers
v0x241fb00_0 .net "wavedrom_enable", 0 0, v0x2419830_0;  1 drivers
v0x241fbd0_0 .net "wavedrom_title", 511 0, v0x24198d0_0;  1 drivers
L_0x2422090 .concat [ 1 1 0 0], L_0x2420ba0, L_0x23f3a90;
L_0x2427fc0 .concat [ 1 1 0 0], L_0x2420ba0, L_0x23f3a90;
L_0x2428060 .concat [ 1 1 0 0], L_0x2427bf0, L_0x2422130;
L_0x2428170 .concat [ 1 1 0 0], L_0x2420ba0, L_0x23f3a90;
L_0x2428320 .cmp/eeq 2, L_0x2422090, L_0x2428210;
S_0x23c84e0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x23c8350;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x23b96b0 .functor AND 1, v0x2419420_0, v0x2419560_0, C4<1>, C4<1>;
L_0x23b9a90 .functor NOT 1, v0x24192e0_0, C4<0>, C4<0>, C4<0>;
L_0x23b9e70 .functor NOT 1, v0x2419380_0, C4<0>, C4<0>, C4<0>;
L_0x23ba0f0 .functor AND 1, L_0x23b9a90, L_0x23b9e70, C4<1>, C4<1>;
L_0x23d2de0 .functor AND 1, L_0x23ba0f0, v0x2419420_0, C4<1>, C4<1>;
L_0x23f3a90 .functor OR 1, L_0x23b96b0, L_0x23d2de0, C4<0>, C4<0>;
L_0x2420020 .functor NOT 1, v0x2419380_0, C4<0>, C4<0>, C4<0>;
L_0x2420090 .functor OR 1, L_0x2420020, v0x2419560_0, C4<0>, C4<0>;
L_0x24201a0 .functor AND 1, v0x2419420_0, L_0x2420090, C4<1>, C4<1>;
L_0x2420260 .functor NOT 1, v0x24192e0_0, C4<0>, C4<0>, C4<0>;
L_0x2420330 .functor OR 1, L_0x2420260, v0x2419380_0, C4<0>, C4<0>;
L_0x24203a0 .functor AND 1, L_0x24201a0, L_0x2420330, C4<1>, C4<1>;
L_0x2420520 .functor NOT 1, v0x2419380_0, C4<0>, C4<0>, C4<0>;
L_0x2420590 .functor OR 1, L_0x2420520, v0x2419560_0, C4<0>, C4<0>;
L_0x24204b0 .functor AND 1, v0x2419420_0, L_0x2420590, C4<1>, C4<1>;
L_0x2420720 .functor NOT 1, v0x24192e0_0, C4<0>, C4<0>, C4<0>;
L_0x2420820 .functor OR 1, L_0x2420720, v0x2419560_0, C4<0>, C4<0>;
L_0x24208e0 .functor AND 1, L_0x24204b0, L_0x2420820, C4<1>, C4<1>;
L_0x2420a90 .functor XNOR 1, L_0x24203a0, L_0x24208e0, C4<0>, C4<0>;
v0x23b8c00_0 .net *"_ivl_0", 0 0, L_0x23b96b0;  1 drivers
v0x23b9000_0 .net *"_ivl_12", 0 0, L_0x2420020;  1 drivers
v0x23b93e0_0 .net *"_ivl_14", 0 0, L_0x2420090;  1 drivers
v0x23b97c0_0 .net *"_ivl_16", 0 0, L_0x24201a0;  1 drivers
v0x23b9ba0_0 .net *"_ivl_18", 0 0, L_0x2420260;  1 drivers
v0x23b9f80_0 .net *"_ivl_2", 0 0, L_0x23b9a90;  1 drivers
v0x23ba200_0 .net *"_ivl_20", 0 0, L_0x2420330;  1 drivers
v0x2417850_0 .net *"_ivl_24", 0 0, L_0x2420520;  1 drivers
v0x2417930_0 .net *"_ivl_26", 0 0, L_0x2420590;  1 drivers
v0x2417a10_0 .net *"_ivl_28", 0 0, L_0x24204b0;  1 drivers
v0x2417af0_0 .net *"_ivl_30", 0 0, L_0x2420720;  1 drivers
v0x2417bd0_0 .net *"_ivl_32", 0 0, L_0x2420820;  1 drivers
v0x2417cb0_0 .net *"_ivl_36", 0 0, L_0x2420a90;  1 drivers
L_0x7fae5c307018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x2417d70_0 .net *"_ivl_38", 0 0, L_0x7fae5c307018;  1 drivers
v0x2417e50_0 .net *"_ivl_4", 0 0, L_0x23b9e70;  1 drivers
v0x2417f30_0 .net *"_ivl_6", 0 0, L_0x23ba0f0;  1 drivers
v0x2418010_0 .net *"_ivl_8", 0 0, L_0x23d2de0;  1 drivers
v0x24180f0_0 .net "a", 0 0, v0x24192e0_0;  alias, 1 drivers
v0x24181b0_0 .net "b", 0 0, v0x2419380_0;  alias, 1 drivers
v0x2418270_0 .net "c", 0 0, v0x2419420_0;  alias, 1 drivers
v0x2418330_0 .net "d", 0 0, v0x2419560_0;  alias, 1 drivers
v0x24183f0_0 .net "out_pos", 0 0, L_0x2420ba0;  alias, 1 drivers
v0x24184b0_0 .net "out_sop", 0 0, L_0x23f3a90;  alias, 1 drivers
v0x2418570_0 .net "pos0", 0 0, L_0x24203a0;  1 drivers
v0x2418630_0 .net "pos1", 0 0, L_0x24208e0;  1 drivers
L_0x2420ba0 .functor MUXZ 1, L_0x7fae5c307018, L_0x24203a0, L_0x2420a90, C4<>;
S_0x24187b0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x23c8350;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x24192e0_0 .var "a", 0 0;
v0x2419380_0 .var "b", 0 0;
v0x2419420_0 .var "c", 0 0;
v0x24194c0_0 .net "clk", 0 0, v0x241f490_0;  1 drivers
v0x2419560_0 .var "d", 0 0;
v0x2419650_0 .var/2u "fail", 0 0;
v0x24196f0_0 .var/2u "fail1", 0 0;
v0x2419790_0 .net "tb_match", 0 0, L_0x2428320;  alias, 1 drivers
v0x2419830_0 .var "wavedrom_enable", 0 0;
v0x24198d0_0 .var "wavedrom_title", 511 0;
E_0x23c6b30/0 .event negedge, v0x24194c0_0;
E_0x23c6b30/1 .event posedge, v0x24194c0_0;
E_0x23c6b30 .event/or E_0x23c6b30/0, E_0x23c6b30/1;
S_0x2418ae0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x24187b0;
 .timescale -12 -12;
v0x2418d20_0 .var/2s "i", 31 0;
E_0x23c69d0 .event posedge, v0x24194c0_0;
S_0x2418e20 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x24187b0;
 .timescale -12 -12;
v0x2419020_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x2419100 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x24187b0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x2419ab0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x23c8350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x2420d50 .functor NOT 1, v0x2419380_0, C4<0>, C4<0>, C4<0>;
L_0x2420ef0 .functor AND 1, v0x24192e0_0, L_0x2420d50, C4<1>, C4<1>;
L_0x2420fd0 .functor NOT 1, v0x2419420_0, C4<0>, C4<0>, C4<0>;
L_0x2421150 .functor AND 1, L_0x2420ef0, L_0x2420fd0, C4<1>, C4<1>;
L_0x2421290 .functor NOT 1, v0x2419560_0, C4<0>, C4<0>, C4<0>;
L_0x2421410 .functor AND 1, L_0x2421150, L_0x2421290, C4<1>, C4<1>;
L_0x2421560 .functor NOT 1, v0x24192e0_0, C4<0>, C4<0>, C4<0>;
L_0x24216e0 .functor AND 1, L_0x2421560, v0x2419380_0, C4<1>, C4<1>;
L_0x24217f0 .functor AND 1, L_0x24216e0, v0x2419420_0, C4<1>, C4<1>;
L_0x24218b0 .functor AND 1, L_0x24217f0, v0x2419560_0, C4<1>, C4<1>;
L_0x24219d0 .functor OR 1, L_0x2421410, L_0x24218b0, C4<0>, C4<0>;
L_0x2421a90 .functor NOT 1, v0x24192e0_0, C4<0>, C4<0>, C4<0>;
L_0x2421b70 .functor NOT 1, v0x2419380_0, C4<0>, C4<0>, C4<0>;
L_0x2421be0 .functor AND 1, L_0x2421a90, L_0x2421b70, C4<1>, C4<1>;
L_0x2421b00 .functor NOT 1, v0x2419420_0, C4<0>, C4<0>, C4<0>;
L_0x2421d70 .functor AND 1, L_0x2421be0, L_0x2421b00, C4<1>, C4<1>;
L_0x2421f10 .functor NOT 1, v0x2419560_0, C4<0>, C4<0>, C4<0>;
L_0x2421f80 .functor AND 1, L_0x2421d70, L_0x2421f10, C4<1>, C4<1>;
L_0x2422130 .functor OR 1, L_0x24219d0, L_0x2421f80, C4<0>, C4<0>;
L_0x2422290 .functor NOT 1, v0x24192e0_0, C4<0>, C4<0>, C4<0>;
L_0x24223b0 .functor NOT 1, v0x2419380_0, C4<0>, C4<0>, C4<0>;
L_0x2422420 .functor AND 1, L_0x2422290, L_0x24223b0, C4<1>, C4<1>;
L_0x24225f0 .functor NOT 1, v0x2419420_0, C4<0>, C4<0>, C4<0>;
L_0x2422660 .functor AND 1, L_0x2422420, L_0x24225f0, C4<1>, C4<1>;
L_0x2422840 .functor NOT 1, v0x2419560_0, C4<0>, C4<0>, C4<0>;
L_0x24228b0 .functor AND 1, L_0x2422660, L_0x2422840, C4<1>, C4<1>;
L_0x2422aa0 .functor NOT 1, v0x24192e0_0, C4<0>, C4<0>, C4<0>;
L_0x2422b10 .functor NOT 1, v0x2419380_0, C4<0>, C4<0>, C4<0>;
L_0x2422c70 .functor AND 1, L_0x2422aa0, L_0x2422b10, C4<1>, C4<1>;
L_0x2422d80 .functor NOT 1, v0x2419420_0, C4<0>, C4<0>, C4<0>;
L_0x2422ef0 .functor AND 1, L_0x2422c70, L_0x2422d80, C4<1>, C4<1>;
L_0x2423000 .functor AND 1, L_0x2422ef0, v0x2419560_0, C4<1>, C4<1>;
L_0x24231d0 .functor AND 1, L_0x24228b0, L_0x2423000, C4<1>, C4<1>;
L_0x24232e0 .functor NOT 1, v0x24192e0_0, C4<0>, C4<0>, C4<0>;
L_0x2423470 .functor AND 1, L_0x24232e0, v0x2419380_0, C4<1>, C4<1>;
L_0x2423530 .functor NOT 1, v0x2419420_0, C4<0>, C4<0>, C4<0>;
L_0x24236d0 .functor AND 1, L_0x2423470, L_0x2423530, C4<1>, C4<1>;
L_0x24237e0 .functor AND 1, L_0x24236d0, v0x2419560_0, C4<1>, C4<1>;
L_0x24235a0 .functor AND 1, L_0x24231d0, L_0x24237e0, C4<1>, C4<1>;
L_0x24239e0 .functor NOT 1, v0x2419380_0, C4<0>, C4<0>, C4<0>;
L_0x2423ba0 .functor AND 1, v0x24192e0_0, L_0x24239e0, C4<1>, C4<1>;
L_0x2423c60 .functor AND 1, L_0x2423ba0, v0x2419420_0, C4<1>, C4<1>;
L_0x2423e80 .functor AND 1, L_0x2423c60, v0x2419560_0, C4<1>, C4<1>;
L_0x2423f40 .functor AND 1, L_0x24235a0, L_0x2423e80, C4<1>, C4<1>;
L_0x24241c0 .functor NOT 1, v0x24192e0_0, C4<0>, C4<0>, C4<0>;
L_0x2424230 .functor AND 1, L_0x24241c0, v0x2419380_0, C4<1>, C4<1>;
L_0x2424470 .functor AND 1, L_0x2424230, v0x2419420_0, C4<1>, C4<1>;
L_0x2424530 .functor NOT 1, v0x2419560_0, C4<0>, C4<0>, C4<0>;
L_0x2424730 .functor AND 1, L_0x2424470, L_0x2424530, C4<1>, C4<1>;
L_0x2424840 .functor AND 1, L_0x2423f40, L_0x2424730, C4<1>, C4<1>;
L_0x2424af0 .functor NOT 1, v0x2419380_0, C4<0>, C4<0>, C4<0>;
L_0x2424b60 .functor AND 1, v0x24192e0_0, L_0x2424af0, C4<1>, C4<1>;
L_0x2424dd0 .functor AND 1, L_0x2424b60, v0x2419420_0, C4<1>, C4<1>;
L_0x24250a0 .functor NOT 1, v0x2419560_0, C4<0>, C4<0>, C4<0>;
L_0x24254e0 .functor AND 1, L_0x2424dd0, L_0x24250a0, C4<1>, C4<1>;
L_0x24255f0 .functor AND 1, L_0x2424840, L_0x24254e0, C4<1>, C4<1>;
L_0x24258d0 .functor NOT 1, v0x24192e0_0, C4<0>, C4<0>, C4<0>;
L_0x2425b50 .functor AND 1, L_0x24258d0, v0x2419380_0, C4<1>, C4<1>;
L_0x2425df0 .functor NOT 1, v0x2419420_0, C4<0>, C4<0>, C4<0>;
L_0x2425e60 .functor AND 1, L_0x2425b50, L_0x2425df0, C4<1>, C4<1>;
L_0x2426160 .functor NOT 1, v0x2419560_0, C4<0>, C4<0>, C4<0>;
L_0x24261d0 .functor AND 1, L_0x2425e60, L_0x2426160, C4<1>, C4<1>;
L_0x24264e0 .functor AND 1, L_0x24255f0, L_0x24261d0, C4<1>, C4<1>;
L_0x24265f0 .functor NOT 1, v0x2419380_0, C4<0>, C4<0>, C4<0>;
L_0x2426870 .functor AND 1, v0x24192e0_0, L_0x24265f0, C4<1>, C4<1>;
L_0x2426930 .functor NOT 1, v0x2419420_0, C4<0>, C4<0>, C4<0>;
L_0x2426bc0 .functor AND 1, L_0x2426870, L_0x2426930, C4<1>, C4<1>;
L_0x2426cd0 .functor NOT 1, v0x2419560_0, C4<0>, C4<0>, C4<0>;
L_0x2426f70 .functor AND 1, L_0x2426bc0, L_0x2426cd0, C4<1>, C4<1>;
L_0x2427080 .functor AND 1, L_0x24264e0, L_0x2426f70, C4<1>, C4<1>;
L_0x24273d0 .functor NOT 1, v0x24192e0_0, C4<0>, C4<0>, C4<0>;
L_0x2427440 .functor NOT 1, v0x2419380_0, C4<0>, C4<0>, C4<0>;
L_0x2427700 .functor AND 1, L_0x24273d0, L_0x2427440, C4<1>, C4<1>;
L_0x2427810 .functor AND 1, L_0x2427700, v0x2419420_0, C4<1>, C4<1>;
L_0x2427b30 .functor AND 1, L_0x2427810, v0x2419560_0, C4<1>, C4<1>;
L_0x2427bf0 .functor AND 1, L_0x2427080, L_0x2427b30, C4<1>, C4<1>;
v0x2419c70_0 .net *"_ivl_0", 0 0, L_0x2420d50;  1 drivers
v0x2419d50_0 .net *"_ivl_10", 0 0, L_0x2421410;  1 drivers
v0x2419e30_0 .net *"_ivl_100", 0 0, L_0x2424af0;  1 drivers
v0x2419f20_0 .net *"_ivl_102", 0 0, L_0x2424b60;  1 drivers
v0x241a000_0 .net *"_ivl_104", 0 0, L_0x2424dd0;  1 drivers
v0x241a130_0 .net *"_ivl_106", 0 0, L_0x24250a0;  1 drivers
v0x241a210_0 .net *"_ivl_108", 0 0, L_0x24254e0;  1 drivers
v0x241a2f0_0 .net *"_ivl_110", 0 0, L_0x24255f0;  1 drivers
v0x241a3d0_0 .net *"_ivl_112", 0 0, L_0x24258d0;  1 drivers
v0x241a540_0 .net *"_ivl_114", 0 0, L_0x2425b50;  1 drivers
v0x241a620_0 .net *"_ivl_116", 0 0, L_0x2425df0;  1 drivers
v0x241a700_0 .net *"_ivl_118", 0 0, L_0x2425e60;  1 drivers
v0x241a7e0_0 .net *"_ivl_12", 0 0, L_0x2421560;  1 drivers
v0x241a8c0_0 .net *"_ivl_120", 0 0, L_0x2426160;  1 drivers
v0x241a9a0_0 .net *"_ivl_122", 0 0, L_0x24261d0;  1 drivers
v0x241aa80_0 .net *"_ivl_124", 0 0, L_0x24264e0;  1 drivers
v0x241ab60_0 .net *"_ivl_126", 0 0, L_0x24265f0;  1 drivers
v0x241ad50_0 .net *"_ivl_128", 0 0, L_0x2426870;  1 drivers
v0x241ae30_0 .net *"_ivl_130", 0 0, L_0x2426930;  1 drivers
v0x241af10_0 .net *"_ivl_132", 0 0, L_0x2426bc0;  1 drivers
v0x241aff0_0 .net *"_ivl_134", 0 0, L_0x2426cd0;  1 drivers
v0x241b0d0_0 .net *"_ivl_136", 0 0, L_0x2426f70;  1 drivers
v0x241b1b0_0 .net *"_ivl_138", 0 0, L_0x2427080;  1 drivers
v0x241b290_0 .net *"_ivl_14", 0 0, L_0x24216e0;  1 drivers
v0x241b370_0 .net *"_ivl_140", 0 0, L_0x24273d0;  1 drivers
v0x241b450_0 .net *"_ivl_142", 0 0, L_0x2427440;  1 drivers
v0x241b530_0 .net *"_ivl_144", 0 0, L_0x2427700;  1 drivers
v0x241b610_0 .net *"_ivl_146", 0 0, L_0x2427810;  1 drivers
v0x241b6f0_0 .net *"_ivl_148", 0 0, L_0x2427b30;  1 drivers
v0x241b7d0_0 .net *"_ivl_16", 0 0, L_0x24217f0;  1 drivers
v0x241b8b0_0 .net *"_ivl_18", 0 0, L_0x24218b0;  1 drivers
v0x241b990_0 .net *"_ivl_2", 0 0, L_0x2420ef0;  1 drivers
v0x241ba70_0 .net *"_ivl_20", 0 0, L_0x24219d0;  1 drivers
v0x241bd60_0 .net *"_ivl_22", 0 0, L_0x2421a90;  1 drivers
v0x241be40_0 .net *"_ivl_24", 0 0, L_0x2421b70;  1 drivers
v0x241bf20_0 .net *"_ivl_26", 0 0, L_0x2421be0;  1 drivers
v0x241c000_0 .net *"_ivl_28", 0 0, L_0x2421b00;  1 drivers
v0x241c0e0_0 .net *"_ivl_30", 0 0, L_0x2421d70;  1 drivers
v0x241c1c0_0 .net *"_ivl_32", 0 0, L_0x2421f10;  1 drivers
v0x241c2a0_0 .net *"_ivl_34", 0 0, L_0x2421f80;  1 drivers
v0x241c380_0 .net *"_ivl_38", 0 0, L_0x2422290;  1 drivers
v0x241c460_0 .net *"_ivl_4", 0 0, L_0x2420fd0;  1 drivers
v0x241c540_0 .net *"_ivl_40", 0 0, L_0x24223b0;  1 drivers
v0x241c620_0 .net *"_ivl_42", 0 0, L_0x2422420;  1 drivers
v0x241c700_0 .net *"_ivl_44", 0 0, L_0x24225f0;  1 drivers
v0x241c7e0_0 .net *"_ivl_46", 0 0, L_0x2422660;  1 drivers
v0x241c8c0_0 .net *"_ivl_48", 0 0, L_0x2422840;  1 drivers
v0x241c9a0_0 .net *"_ivl_50", 0 0, L_0x24228b0;  1 drivers
v0x241ca80_0 .net *"_ivl_52", 0 0, L_0x2422aa0;  1 drivers
v0x241cb60_0 .net *"_ivl_54", 0 0, L_0x2422b10;  1 drivers
v0x241cc40_0 .net *"_ivl_56", 0 0, L_0x2422c70;  1 drivers
v0x241cd20_0 .net *"_ivl_58", 0 0, L_0x2422d80;  1 drivers
v0x241ce00_0 .net *"_ivl_6", 0 0, L_0x2421150;  1 drivers
v0x241cee0_0 .net *"_ivl_60", 0 0, L_0x2422ef0;  1 drivers
v0x241cfc0_0 .net *"_ivl_62", 0 0, L_0x2423000;  1 drivers
v0x241d0a0_0 .net *"_ivl_64", 0 0, L_0x24231d0;  1 drivers
v0x241d180_0 .net *"_ivl_66", 0 0, L_0x24232e0;  1 drivers
v0x241d260_0 .net *"_ivl_68", 0 0, L_0x2423470;  1 drivers
v0x241d340_0 .net *"_ivl_70", 0 0, L_0x2423530;  1 drivers
v0x241d420_0 .net *"_ivl_72", 0 0, L_0x24236d0;  1 drivers
v0x241d500_0 .net *"_ivl_74", 0 0, L_0x24237e0;  1 drivers
v0x241d5e0_0 .net *"_ivl_76", 0 0, L_0x24235a0;  1 drivers
v0x241d6c0_0 .net *"_ivl_78", 0 0, L_0x24239e0;  1 drivers
v0x241d7a0_0 .net *"_ivl_8", 0 0, L_0x2421290;  1 drivers
v0x241d880_0 .net *"_ivl_80", 0 0, L_0x2423ba0;  1 drivers
v0x241dd70_0 .net *"_ivl_82", 0 0, L_0x2423c60;  1 drivers
v0x241de50_0 .net *"_ivl_84", 0 0, L_0x2423e80;  1 drivers
v0x241df30_0 .net *"_ivl_86", 0 0, L_0x2423f40;  1 drivers
v0x241e010_0 .net *"_ivl_88", 0 0, L_0x24241c0;  1 drivers
v0x241e0f0_0 .net *"_ivl_90", 0 0, L_0x2424230;  1 drivers
v0x241e1d0_0 .net *"_ivl_92", 0 0, L_0x2424470;  1 drivers
v0x241e2b0_0 .net *"_ivl_94", 0 0, L_0x2424530;  1 drivers
v0x241e390_0 .net *"_ivl_96", 0 0, L_0x2424730;  1 drivers
v0x241e470_0 .net *"_ivl_98", 0 0, L_0x2424840;  1 drivers
v0x241e550_0 .net "a", 0 0, v0x24192e0_0;  alias, 1 drivers
v0x241e5f0_0 .net "b", 0 0, v0x2419380_0;  alias, 1 drivers
v0x241e6e0_0 .net "c", 0 0, v0x2419420_0;  alias, 1 drivers
v0x241e7d0_0 .net "d", 0 0, v0x2419560_0;  alias, 1 drivers
v0x241e8c0_0 .net "out_pos", 0 0, L_0x2427bf0;  alias, 1 drivers
v0x241e980_0 .net "out_sop", 0 0, L_0x2422130;  alias, 1 drivers
S_0x241eb00 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x23c8350;
 .timescale -12 -12;
E_0x23ae9f0 .event anyedge, v0x241f8f0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x241f8f0_0;
    %nor/r;
    %assign/vec4 v0x241f8f0_0, 0;
    %wait E_0x23ae9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x24187b0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2419650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24196f0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x24187b0;
T_4 ;
    %wait E_0x23c6b30;
    %load/vec4 v0x2419790_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2419650_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x24187b0;
T_5 ;
    %wait E_0x23c69d0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2419560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2419420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2419380_0, 0;
    %assign/vec4 v0x24192e0_0, 0;
    %wait E_0x23c69d0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2419560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2419420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2419380_0, 0;
    %assign/vec4 v0x24192e0_0, 0;
    %wait E_0x23c69d0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2419560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2419420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2419380_0, 0;
    %assign/vec4 v0x24192e0_0, 0;
    %wait E_0x23c69d0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2419560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2419420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2419380_0, 0;
    %assign/vec4 v0x24192e0_0, 0;
    %wait E_0x23c69d0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2419560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2419420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2419380_0, 0;
    %assign/vec4 v0x24192e0_0, 0;
    %wait E_0x23c69d0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2419560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2419420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2419380_0, 0;
    %assign/vec4 v0x24192e0_0, 0;
    %wait E_0x23c69d0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2419560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2419420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2419380_0, 0;
    %assign/vec4 v0x24192e0_0, 0;
    %wait E_0x23c69d0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2419560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2419420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2419380_0, 0;
    %assign/vec4 v0x24192e0_0, 0;
    %wait E_0x23c69d0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2419560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2419420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2419380_0, 0;
    %assign/vec4 v0x24192e0_0, 0;
    %wait E_0x23c69d0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2419560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2419420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2419380_0, 0;
    %assign/vec4 v0x24192e0_0, 0;
    %wait E_0x23c69d0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2419560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2419420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2419380_0, 0;
    %assign/vec4 v0x24192e0_0, 0;
    %wait E_0x23c69d0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2419560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2419420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2419380_0, 0;
    %assign/vec4 v0x24192e0_0, 0;
    %wait E_0x23c69d0;
    %load/vec4 v0x2419650_0;
    %store/vec4 v0x24196f0_0, 0, 1;
    %fork t_1, S_0x2418ae0;
    %jmp t_0;
    .scope S_0x2418ae0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2418d20_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x2418d20_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x23c69d0;
    %load/vec4 v0x2418d20_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x2419560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2419420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2419380_0, 0;
    %assign/vec4 v0x24192e0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2418d20_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x2418d20_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x24187b0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x23c6b30;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x2419560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2419420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2419380_0, 0;
    %assign/vec4 v0x24192e0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x2419650_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x24196f0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x23c8350;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x241f490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x241f8f0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x23c8350;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x241f490_0;
    %inv;
    %store/vec4 v0x241f490_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x23c8350;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x24194c0_0, v0x241fa60_0, v0x241f2b0_0, v0x241f350_0, v0x241f3f0_0, v0x241f530_0, v0x241f7b0_0, v0x241f710_0, v0x241f670_0, v0x241f5d0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x23c8350;
T_9 ;
    %load/vec4 v0x241f850_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x241f850_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x241f850_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x241f850_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x241f850_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x241f850_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x241f850_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x241f850_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x241f850_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x241f850_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x23c8350;
T_10 ;
    %wait E_0x23c6b30;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x241f850_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x241f850_0, 4, 32;
    %load/vec4 v0x241f990_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x241f850_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x241f850_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x241f850_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x241f850_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x241f7b0_0;
    %load/vec4 v0x241f7b0_0;
    %load/vec4 v0x241f710_0;
    %xor;
    %load/vec4 v0x241f7b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x241f850_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x241f850_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x241f850_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x241f850_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x241f670_0;
    %load/vec4 v0x241f670_0;
    %load/vec4 v0x241f5d0_0;
    %xor;
    %load/vec4 v0x241f670_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x241f850_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x241f850_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x241f850_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x241f850_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/human/ece241_2013_q2/iter0/response23/top_module.sv";
