{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1458759047050 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1458759047051 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 23 14:50:46 2016 " "Processing started: Wed Mar 23 14:50:46 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1458759047051 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1458759047051 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off g47_enigma -c g47_enigma " "Command: quartus_map --read_settings_files=on --write_settings_files=off g47_enigma -c g47_enigma" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1458759047052 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Only one processor detected - disabling parallel compilation" {  } {  } 0 20029 "Only one processor detected - disabling parallel compilation" 0 0 "Quartus II" 0 -1 1458759048455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g47_permutation.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g47_permutation.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g47_permutation-permutation " "Found design unit 1: g47_permutation-permutation" {  } { { "g47_permutation.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma/g47_permutation.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458759049540 ""} { "Info" "ISGN_ENTITY_NAME" "1 g47_permutation " "Found entity 1: g47_permutation" {  } { { "g47_permutation.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma/g47_permutation.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458759049540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458759049540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g47_testbed.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g47_testbed.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g47_testbed-arch " "Found design unit 1: g47_testbed-arch" {  } { { "g47_testbed.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma/g47_testbed.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458759049570 ""} { "Info" "ISGN_ENTITY_NAME" "1 g47_testbed " "Found entity 1: g47_testbed" {  } { { "g47_testbed.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma/g47_testbed.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458759049570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458759049570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g47_26_barrelshift.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g47_26_barrelshift.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g47_26_barrelshift-arch " "Found design unit 1: g47_26_barrelshift-arch" {  } { { "g47_26_barrelshift.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma/g47_26_barrelshift.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458759049593 ""} { "Info" "ISGN_ENTITY_NAME" "1 g47_26_barrelshift " "Found entity 1: g47_26_barrelshift" {  } { { "g47_26_barrelshift.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma/g47_26_barrelshift.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458759049593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458759049593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g47_26_5_encoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g47_26_5_encoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g47_26_5_encoder-arch " "Found design unit 1: g47_26_5_encoder-arch" {  } { { "g47_26_5_encoder.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma/g47_26_5_encoder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458759049630 ""} { "Info" "ISGN_ENTITY_NAME" "1 g47_26_5_encoder " "Found entity 1: g47_26_5_encoder" {  } { { "g47_26_5_encoder.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma/g47_26_5_encoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458759049630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458759049630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g47_7_segmentdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g47_7_segmentdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g47_7_segmentdecoder-arch " "Found design unit 1: g47_7_segmentdecoder-arch" {  } { { "g47_7_segmentdecoder.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma/g47_7_segmentdecoder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458759049663 ""} { "Info" "ISGN_ENTITY_NAME" "1 g47_7_segmentdecoder " "Found entity 1: g47_7_segmentdecoder" {  } { { "g47_7_segmentdecoder.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma/g47_7_segmentdecoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458759049663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458759049663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g47_5_26_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g47_5_26_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g47_5_26_decoder-arch " "Found design unit 1: g47_5_26_decoder-arch" {  } { { "g47_5_26_decoder.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma/g47_5_26_decoder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458759049689 ""} { "Info" "ISGN_ENTITY_NAME" "1 g47_5_26_decoder " "Found entity 1: g47_5_26_decoder" {  } { { "g47_5_26_decoder.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma/g47_5_26_decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458759049689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458759049689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g47_0_25_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g47_0_25_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g47_0_25_counter-arch " "Found design unit 1: g47_0_25_counter-arch" {  } { { "g47_0_25_counter.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma/g47_0_25_counter.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458759049713 ""} { "Info" "ISGN_ENTITY_NAME" "1 g47_0_25_counter " "Found entity 1: g47_0_25_counter" {  } { { "g47_0_25_counter.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma/g47_0_25_counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458759049713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458759049713 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "g47_permutation " "Elaborating entity \"g47_permutation\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1458759052389 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "output_code g47_permutation.vhd(7) " "VHDL Signal Declaration warning at g47_permutation.vhd(7): used implicit default value for signal \"output_code\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "g47_permutation.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma/g47_permutation.vhd" 7 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1458759052415 "|g47_permutation"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "inv_output_code g47_permutation.vhd(8) " "VHDL Signal Declaration warning at g47_permutation.vhd(8): used implicit default value for signal \"inv_output_code\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "g47_permutation.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma/g47_permutation.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1458759052416 "|g47_permutation"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tmp g47_permutation.vhd(13) " "Verilog HDL or VHDL warning at g47_permutation.vhd(13): object \"tmp\" assigned a value but never read" {  } { { "g47_permutation.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma/g47_permutation.vhd" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1458759052420 "|g47_permutation"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vm14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vm14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vm14 " "Found entity 1: altsyncram_vm14" {  } { { "db/altsyncram_vm14.tdf" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma/db/altsyncram_vm14.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458759054677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458759054677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_aoc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_aoc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_aoc " "Found entity 1: mux_aoc" {  } { { "db/mux_aoc.tdf" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma/db/mux_aoc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458759055148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458759055148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rqf " "Found entity 1: decode_rqf" {  } { { "db/decode_rqf.tdf" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma/db/decode_rqf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458759055341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458759055341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_dai.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_dai.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_dai " "Found entity 1: cntr_dai" {  } { { "db/cntr_dai.tdf" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma/db/cntr_dai.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458759055703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458759055703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_02j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_02j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_02j " "Found entity 1: cntr_02j" {  } { { "db/cntr_02j.tdf" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma/db/cntr_02j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458759055902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458759055902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_sbi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_sbi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_sbi " "Found entity 1: cntr_sbi" {  } { { "db/cntr_sbi.tdf" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma/db/cntr_sbi.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458759056125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458759056125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_8cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_8cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_8cc " "Found entity 1: cmpr_8cc" {  } { { "db/cmpr_8cc.tdf" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma/db/cmpr_8cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458759056275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458759056275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gui.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gui " "Found entity 1: cntr_gui" {  } { { "db/cntr_gui.tdf" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma/db/cntr_gui.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458759056470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458759056470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_5cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_5cc " "Found entity 1: cmpr_5cc" {  } { { "db/cmpr_5cc.tdf" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma/db/cmpr_5cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458759056603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458759056603 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458759056756 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "output_code\[0\] GND " "Pin \"output_code\[0\]\" is stuck at GND" {  } { { "g47_permutation.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma/g47_permutation.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1458759058892 "|g47_permutation|output_code[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_code\[1\] GND " "Pin \"output_code\[1\]\" is stuck at GND" {  } { { "g47_permutation.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma/g47_permutation.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1458759058892 "|g47_permutation|output_code[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_code\[2\] GND " "Pin \"output_code\[2\]\" is stuck at GND" {  } { { "g47_permutation.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma/g47_permutation.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1458759058892 "|g47_permutation|output_code[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_code\[3\] GND " "Pin \"output_code\[3\]\" is stuck at GND" {  } { { "g47_permutation.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma/g47_permutation.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1458759058892 "|g47_permutation|output_code[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_code\[4\] GND " "Pin \"output_code\[4\]\" is stuck at GND" {  } { { "g47_permutation.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma/g47_permutation.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1458759058892 "|g47_permutation|output_code[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inv_output_code\[0\] GND " "Pin \"inv_output_code\[0\]\" is stuck at GND" {  } { { "g47_permutation.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma/g47_permutation.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1458759058892 "|g47_permutation|inv_output_code[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inv_output_code\[1\] GND " "Pin \"inv_output_code\[1\]\" is stuck at GND" {  } { { "g47_permutation.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma/g47_permutation.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1458759058892 "|g47_permutation|inv_output_code[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inv_output_code\[2\] GND " "Pin \"inv_output_code\[2\]\" is stuck at GND" {  } { { "g47_permutation.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma/g47_permutation.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1458759058892 "|g47_permutation|inv_output_code[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inv_output_code\[3\] GND " "Pin \"inv_output_code\[3\]\" is stuck at GND" {  } { { "g47_permutation.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma/g47_permutation.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1458759058892 "|g47_permutation|inv_output_code[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inv_output_code\[4\] GND " "Pin \"inv_output_code\[4\]\" is stuck at GND" {  } { { "g47_permutation.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma/g47_permutation.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1458759058892 "|g47_permutation|inv_output_code[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1458759058892 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1458759059191 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1458759059191 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1458759059320 "|g47_permutation|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1458759059320 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 0 17 0 0 17 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 0 of its 17 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 17 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Quartus II" 0 -1 1458759061507 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1458759061621 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458759061621 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_code\[0\] " "No output dependent on input pin \"input_code\[0\]\"" {  } { { "g47_permutation.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma/g47_permutation.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458759063125 "|g47_permutation|input_code[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_code\[1\] " "No output dependent on input pin \"input_code\[1\]\"" {  } { { "g47_permutation.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma/g47_permutation.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458759063125 "|g47_permutation|input_code[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_code\[2\] " "No output dependent on input pin \"input_code\[2\]\"" {  } { { "g47_permutation.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma/g47_permutation.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458759063125 "|g47_permutation|input_code[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_code\[3\] " "No output dependent on input pin \"input_code\[3\]\"" {  } { { "g47_permutation.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma/g47_permutation.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458759063125 "|g47_permutation|input_code[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_code\[4\] " "No output dependent on input pin \"input_code\[4\]\"" {  } { { "g47_permutation.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma/g47_permutation.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458759063125 "|g47_permutation|input_code[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rotor_type\[0\] " "No output dependent on input pin \"rotor_type\[0\]\"" {  } { { "g47_permutation.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma/g47_permutation.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458759063125 "|g47_permutation|rotor_type[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rotor_type\[1\] " "No output dependent on input pin \"rotor_type\[1\]\"" {  } { { "g47_permutation.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma/g47_permutation.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458759063125 "|g47_permutation|rotor_type[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1458759063125 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "571 " "Implemented 571 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1458759063134 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1458759063134 ""} { "Info" "ICUT_CUT_TM_LCELLS" "541 " "Implemented 541 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1458759063134 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1458759063134 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1458759063134 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "415 " "Peak virtual memory: 415 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1458759063342 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 23 14:51:03 2016 " "Processing ended: Wed Mar 23 14:51:03 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1458759063342 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1458759063342 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1458759063342 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1458759063342 ""}
