\doxysubsubsubsection{MCO1 Clock Source}
\hypertarget{group__RCC__MCO1__Clock__Source}{}\label{group__RCC__MCO1__Clock__Source}\index{MCO1 Clock Source@{MCO1 Clock Source}}
\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__RCC__MCO1__Clock__Source_ga725a16362f3324ef5866dc5a1ff07cf5}{RCC\+\_\+\+MCO1\+SOURCE\+\_\+\+NOCLOCK}}~LL\+\_\+\+RCC\+\_\+\+MCO1\+SOURCE\+\_\+\+NOCLOCK
\item 
\#define \mbox{\hyperlink{group__RCC__MCO1__Clock__Source_gae8ca2959a1252ecd319843da02c79526}{RCC\+\_\+\+MCO1\+SOURCE\+\_\+\+SYSCLK}}~LL\+\_\+\+RCC\+\_\+\+MCO1\+SOURCE\+\_\+\+SYSCLK
\item 
\#define \mbox{\hyperlink{group__RCC__MCO1__Clock__Source_gac5ae615cfe916da9ecb212cf8ac102a6}{RCC\+\_\+\+MCO1\+SOURCE\+\_\+\+MSI}}~LL\+\_\+\+RCC\+\_\+\+MCO1\+SOURCE\+\_\+\+MSI
\item 
\#define \mbox{\hyperlink{group__RCC__MCO1__Clock__Source_gad99c388c455852143220397db3730635}{RCC\+\_\+\+MCO1\+SOURCE\+\_\+\+HSI}}~LL\+\_\+\+RCC\+\_\+\+MCO1\+SOURCE\+\_\+\+HSI
\item 
\#define \mbox{\hyperlink{group__RCC__MCO1__Clock__Source_ga5582d2ab152eb440a6cc3ae4833b043f}{RCC\+\_\+\+MCO1\+SOURCE\+\_\+\+HSE}}~LL\+\_\+\+RCC\+\_\+\+MCO1\+SOURCE\+\_\+\+HSE
\item 
\#define \mbox{\hyperlink{group__RCC__MCO1__Clock__Source_ga79d888f2238eaa4e4b8d02b3900ea18b}{RCC\+\_\+\+MCO1\+SOURCE\+\_\+\+PLLCLK}}~LL\+\_\+\+RCC\+\_\+\+MCO1\+SOURCE\+\_\+\+PLLCLK
\item 
\#define \mbox{\hyperlink{group__RCC__MCO1__Clock__Source_ga4ada18d28374df66c1b6da16606c23d8}{RCC\+\_\+\+MCO1\+SOURCE\+\_\+\+LSI}}~LL\+\_\+\+RCC\+\_\+\+MCO1\+SOURCE\+\_\+\+LSI
\item 
\#define \mbox{\hyperlink{group__RCC__MCO1__Clock__Source_gaa01b6cb196df3a4ad690f8bcaa4d0621}{RCC\+\_\+\+MCO1\+SOURCE\+\_\+\+LSE}}~LL\+\_\+\+RCC\+\_\+\+MCO1\+SOURCE\+\_\+\+LSE
\item 
\#define \mbox{\hyperlink{group__RCC__MCO1__Clock__Source_ga10a8d12999a55251478b209310af5aee}{RCC\+\_\+\+MCO1\+SOURCE\+\_\+\+PLLPCLK}}~LL\+\_\+\+RCC\+\_\+\+MCO1\+SOURCE\+\_\+\+PLLPCLK
\item 
\#define \mbox{\hyperlink{group__RCC__MCO1__Clock__Source_ga3b9ac07652a23f3b332e828e39e14028}{RCC\+\_\+\+MCO1\+SOURCE\+\_\+\+PLLQCLK}}~LL\+\_\+\+RCC\+\_\+\+MCO1\+SOURCE\+\_\+\+PLLQCLK
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Detailed Description}


\doxysubsubsubsubsection{Macro Definition Documentation}
\Hypertarget{group__RCC__MCO1__Clock__Source_ga5582d2ab152eb440a6cc3ae4833b043f}\label{group__RCC__MCO1__Clock__Source_ga5582d2ab152eb440a6cc3ae4833b043f} 
\index{MCO1 Clock Source@{MCO1 Clock Source}!RCC\_MCO1SOURCE\_HSE@{RCC\_MCO1SOURCE\_HSE}}
\index{RCC\_MCO1SOURCE\_HSE@{RCC\_MCO1SOURCE\_HSE}!MCO1 Clock Source@{MCO1 Clock Source}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_MCO1SOURCE\_HSE}{RCC\_MCO1SOURCE\_HSE}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+MCO1\+SOURCE\+\_\+\+HSE~LL\+\_\+\+RCC\+\_\+\+MCO1\+SOURCE\+\_\+\+HSE}

HSE after stabilization selected as MCO1 source 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00667}{667}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__MCO1__Clock__Source_gad99c388c455852143220397db3730635}\label{group__RCC__MCO1__Clock__Source_gad99c388c455852143220397db3730635} 
\index{MCO1 Clock Source@{MCO1 Clock Source}!RCC\_MCO1SOURCE\_HSI@{RCC\_MCO1SOURCE\_HSI}}
\index{RCC\_MCO1SOURCE\_HSI@{RCC\_MCO1SOURCE\_HSI}!MCO1 Clock Source@{MCO1 Clock Source}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_MCO1SOURCE\_HSI}{RCC\_MCO1SOURCE\_HSI}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+MCO1\+SOURCE\+\_\+\+HSI~LL\+\_\+\+RCC\+\_\+\+MCO1\+SOURCE\+\_\+\+HSI}

HSI selected as MCO1 source ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00666}{666}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__MCO1__Clock__Source_gaa01b6cb196df3a4ad690f8bcaa4d0621}\label{group__RCC__MCO1__Clock__Source_gaa01b6cb196df3a4ad690f8bcaa4d0621} 
\index{MCO1 Clock Source@{MCO1 Clock Source}!RCC\_MCO1SOURCE\_LSE@{RCC\_MCO1SOURCE\_LSE}}
\index{RCC\_MCO1SOURCE\_LSE@{RCC\_MCO1SOURCE\_LSE}!MCO1 Clock Source@{MCO1 Clock Source}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_MCO1SOURCE\_LSE}{RCC\_MCO1SOURCE\_LSE}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+MCO1\+SOURCE\+\_\+\+LSE~LL\+\_\+\+RCC\+\_\+\+MCO1\+SOURCE\+\_\+\+LSE}

LSE selected as MCO1 source ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00670}{670}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__MCO1__Clock__Source_ga4ada18d28374df66c1b6da16606c23d8}\label{group__RCC__MCO1__Clock__Source_ga4ada18d28374df66c1b6da16606c23d8} 
\index{MCO1 Clock Source@{MCO1 Clock Source}!RCC\_MCO1SOURCE\_LSI@{RCC\_MCO1SOURCE\_LSI}}
\index{RCC\_MCO1SOURCE\_LSI@{RCC\_MCO1SOURCE\_LSI}!MCO1 Clock Source@{MCO1 Clock Source}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_MCO1SOURCE\_LSI}{RCC\_MCO1SOURCE\_LSI}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+MCO1\+SOURCE\+\_\+\+LSI~LL\+\_\+\+RCC\+\_\+\+MCO1\+SOURCE\+\_\+\+LSI}

LSI selected as MCO1 source ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00669}{669}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__MCO1__Clock__Source_gac5ae615cfe916da9ecb212cf8ac102a6}\label{group__RCC__MCO1__Clock__Source_gac5ae615cfe916da9ecb212cf8ac102a6} 
\index{MCO1 Clock Source@{MCO1 Clock Source}!RCC\_MCO1SOURCE\_MSI@{RCC\_MCO1SOURCE\_MSI}}
\index{RCC\_MCO1SOURCE\_MSI@{RCC\_MCO1SOURCE\_MSI}!MCO1 Clock Source@{MCO1 Clock Source}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_MCO1SOURCE\_MSI}{RCC\_MCO1SOURCE\_MSI}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+MCO1\+SOURCE\+\_\+\+MSI~LL\+\_\+\+RCC\+\_\+\+MCO1\+SOURCE\+\_\+\+MSI}

MSI selected as MCO1 source ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00665}{665}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__MCO1__Clock__Source_ga725a16362f3324ef5866dc5a1ff07cf5}\label{group__RCC__MCO1__Clock__Source_ga725a16362f3324ef5866dc5a1ff07cf5} 
\index{MCO1 Clock Source@{MCO1 Clock Source}!RCC\_MCO1SOURCE\_NOCLOCK@{RCC\_MCO1SOURCE\_NOCLOCK}}
\index{RCC\_MCO1SOURCE\_NOCLOCK@{RCC\_MCO1SOURCE\_NOCLOCK}!MCO1 Clock Source@{MCO1 Clock Source}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_MCO1SOURCE\_NOCLOCK}{RCC\_MCO1SOURCE\_NOCLOCK}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+MCO1\+SOURCE\+\_\+\+NOCLOCK~LL\+\_\+\+RCC\+\_\+\+MCO1\+SOURCE\+\_\+\+NOCLOCK}

MCO1 output disabled, no clock on MCO1 ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00663}{663}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__MCO1__Clock__Source_ga79d888f2238eaa4e4b8d02b3900ea18b}\label{group__RCC__MCO1__Clock__Source_ga79d888f2238eaa4e4b8d02b3900ea18b} 
\index{MCO1 Clock Source@{MCO1 Clock Source}!RCC\_MCO1SOURCE\_PLLCLK@{RCC\_MCO1SOURCE\_PLLCLK}}
\index{RCC\_MCO1SOURCE\_PLLCLK@{RCC\_MCO1SOURCE\_PLLCLK}!MCO1 Clock Source@{MCO1 Clock Source}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_MCO1SOURCE\_PLLCLK}{RCC\_MCO1SOURCE\_PLLCLK}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+MCO1\+SOURCE\+\_\+\+PLLCLK~LL\+\_\+\+RCC\+\_\+\+MCO1\+SOURCE\+\_\+\+PLLCLK}

Main PLLRCLK selected as MCO1 source ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00668}{668}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__MCO1__Clock__Source_ga10a8d12999a55251478b209310af5aee}\label{group__RCC__MCO1__Clock__Source_ga10a8d12999a55251478b209310af5aee} 
\index{MCO1 Clock Source@{MCO1 Clock Source}!RCC\_MCO1SOURCE\_PLLPCLK@{RCC\_MCO1SOURCE\_PLLPCLK}}
\index{RCC\_MCO1SOURCE\_PLLPCLK@{RCC\_MCO1SOURCE\_PLLPCLK}!MCO1 Clock Source@{MCO1 Clock Source}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_MCO1SOURCE\_PLLPCLK}{RCC\_MCO1SOURCE\_PLLPCLK}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+MCO1\+SOURCE\+\_\+\+PLLPCLK~LL\+\_\+\+RCC\+\_\+\+MCO1\+SOURCE\+\_\+\+PLLPCLK}

Main PLLPCLK selected as MCO1 source ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00671}{671}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__MCO1__Clock__Source_ga3b9ac07652a23f3b332e828e39e14028}\label{group__RCC__MCO1__Clock__Source_ga3b9ac07652a23f3b332e828e39e14028} 
\index{MCO1 Clock Source@{MCO1 Clock Source}!RCC\_MCO1SOURCE\_PLLQCLK@{RCC\_MCO1SOURCE\_PLLQCLK}}
\index{RCC\_MCO1SOURCE\_PLLQCLK@{RCC\_MCO1SOURCE\_PLLQCLK}!MCO1 Clock Source@{MCO1 Clock Source}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_MCO1SOURCE\_PLLQCLK}{RCC\_MCO1SOURCE\_PLLQCLK}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+MCO1\+SOURCE\+\_\+\+PLLQCLK~LL\+\_\+\+RCC\+\_\+\+MCO1\+SOURCE\+\_\+\+PLLQCLK}

Main PLLQCLK selected as MCO1 source ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00672}{672}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__MCO1__Clock__Source_gae8ca2959a1252ecd319843da02c79526}\label{group__RCC__MCO1__Clock__Source_gae8ca2959a1252ecd319843da02c79526} 
\index{MCO1 Clock Source@{MCO1 Clock Source}!RCC\_MCO1SOURCE\_SYSCLK@{RCC\_MCO1SOURCE\_SYSCLK}}
\index{RCC\_MCO1SOURCE\_SYSCLK@{RCC\_MCO1SOURCE\_SYSCLK}!MCO1 Clock Source@{MCO1 Clock Source}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_MCO1SOURCE\_SYSCLK}{RCC\_MCO1SOURCE\_SYSCLK}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+MCO1\+SOURCE\+\_\+\+SYSCLK~LL\+\_\+\+RCC\+\_\+\+MCO1\+SOURCE\+\_\+\+SYSCLK}

SYSCLK selected as MCO1 source ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00664}{664}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

