

================================================================
== Vitis HLS Report for 'matrixmul'
================================================================
* Date:           Sun Mar 12 16:56:03 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        lab02
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  13.33 ns|  2.862 ns|     3.60 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                 Pipeline                 |
    |   min   |   max   |    min   |    max   | min | max |                   Type                   |
    +---------+---------+----------+----------+-----+-----+------------------------------------------+
    |       14|       15|  0.187 us|  0.200 us|    9|    9|  loop rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row_Col  |       14|       14|         7|          1|          1|     9|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.66>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%a_row = alloca i32 1"   --->   Operation 9 'alloca' 'a_row' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%a_row_1 = alloca i32 1"   --->   Operation 10 'alloca' 'a_row_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%a_row_2 = alloca i32 1"   --->   Operation 11 'alloca' 'a_row_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %a, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %b, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %res, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.66ns)   --->   "%b_copy = alloca i64 1" [../Design_Optimization/lab2/matrixmul.cpp:59]   --->   Operation 15 'alloca' 'b_copy' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_1 : Operation 16 [1/1] (0.66ns)   --->   "%b_copy_1 = alloca i64 1" [../Design_Optimization/lab2/matrixmul.cpp:59]   --->   Operation 16 'alloca' 'b_copy_1' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_1 : Operation 17 [1/1] (0.66ns)   --->   "%b_copy_2 = alloca i64 1" [../Design_Optimization/lab2/matrixmul.cpp:59]   --->   Operation 17 'alloca' 'b_copy_2' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_1 : Operation 18 [1/1] (0.38ns)   --->   "%br_ln0 = br void %rewind_header"   --->   Operation 18 'br' 'br_ln0' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.09>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%do_init = phi i1 1, void %entry, i1 0, void %for.inc45, i1 1, void %for.end58"   --->   Operation 19 'phi' 'do_init' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%add_ln6310 = phi i2 1, void %entry, i2 %add_ln63, void %for.inc45, i2 1, void %for.end58" [../Design_Optimization/lab2/matrixmul.cpp:63]   --->   Operation 20 'phi' 'add_ln6310' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%icmp_ln659 = phi i1 0, void %entry, i1 %icmp_ln65, void %for.inc45, i1 0, void %for.end58" [../Design_Optimization/lab2/matrixmul.cpp:65]   --->   Operation 21 'phi' 'icmp_ln659' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%cmp148 = phi i1 1, void %entry, i1 %cmp14, void %for.inc45, i1 1, void %for.end58" [../Design_Optimization/lab2/matrixmul.cpp:63]   --->   Operation 22 'phi' 'cmp148' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%j4 = phi i2 0, void %entry, i2 %j, void %for.inc45, i2 0, void %for.end58"   --->   Operation 23 'phi' 'j4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%i3 = phi i2 0, void %entry, i2 %i, void %for.inc45, i2 0, void %for.end58"   --->   Operation 24 'phi' 'i3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%indvar_flatten2 = phi i4 0, void %entry, i4 %add_ln63_1, void %for.inc45, i4 0, void %for.end58" [../Design_Optimization/lab2/matrixmul.cpp:63]   --->   Operation 25 'phi' 'indvar_flatten2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %do_init, void %for.inc56, void %rewind_init"   --->   Operation 26 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 27 'spectopmodule' 'spectopmodule_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %a"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %b"   --->   Operation 29 'specbitsmap' 'specbitsmap_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %res"   --->   Operation 30 'specbitsmap' 'specbitsmap_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc56"   --->   Operation 31 'br' 'br_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @Row_Col_str"   --->   Operation 32 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9"   --->   Operation 33 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.27ns)   --->   "%select_ln58 = select i1 %icmp_ln659, i2 0, i2 %j4" [../Design_Optimization/lab2/matrixmul.cpp:58]   --->   Operation 34 'select' 'select_ln58' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.34ns)   --->   "%cmp14_mid1 = icmp_eq  i2 %add_ln6310, i2 0" [../Design_Optimization/lab2/matrixmul.cpp:63]   --->   Operation 35 'icmp' 'cmp14_mid1' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.27ns)   --->   "%i = select i1 %icmp_ln659, i2 %add_ln6310, i2 %i3" [../Design_Optimization/lab2/matrixmul.cpp:63]   --->   Operation 36 'select' 'i' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln65 = zext i2 %select_ln58" [../Design_Optimization/lab2/matrixmul.cpp:65]   --->   Operation 37 'zext' 'zext_ln65' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%specpipeline_ln66 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty" [../Design_Optimization/lab2/matrixmul.cpp:66]   --->   Operation 38 'specpipeline' 'specpipeline_ln66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%specloopname_ln58 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [../Design_Optimization/lab2/matrixmul.cpp:58]   --->   Operation 39 'specloopname' 'specloopname_ln58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.34ns)   --->   "%icmp_ln70 = icmp_eq  i2 %select_ln58, i2 0" [../Design_Optimization/lab2/matrixmul.cpp:70]   --->   Operation 40 'icmp' 'icmp_ln70' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.70ns)   --->   "%add_ln63_1 = add i4 %indvar_flatten2, i4 1" [../Design_Optimization/lab2/matrixmul.cpp:63]   --->   Operation 41 'add' 'add_ln63_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln70 = br i1 %icmp_ln70, void %if.end, void %for.inc" [../Design_Optimization/lab2/matrixmul.cpp:70]   --->   Operation 42 'br' 'br_ln70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.42ns)   --->   "%a_read = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %a" [../Design_Optimization/lab2/matrixmul.cpp:72]   --->   Operation 43 'read' 'a_read' <Predicate = (icmp_ln70)> <Delay = 1.42> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%a_row_3 = trunc i24 %a_read" [../Design_Optimization/lab2/matrixmul.cpp:72]   --->   Operation 44 'trunc' 'a_row_3' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%a_row_4 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %a_read, i32 8, i32 15" [../Design_Optimization/lab2/matrixmul.cpp:72]   --->   Operation 45 'partselect' 'a_row_4' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%a_row_5 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %a_read, i32 16, i32 23" [../Design_Optimization/lab2/matrixmul.cpp:72]   --->   Operation 46 'partselect' 'a_row_5' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%store_ln72 = store i8 %a_row_3, i8 %a_row_2" [../Design_Optimization/lab2/matrixmul.cpp:72]   --->   Operation 47 'store' 'store_ln72' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%store_ln72 = store i8 %a_row_4, i8 %a_row_1" [../Design_Optimization/lab2/matrixmul.cpp:72]   --->   Operation 48 'store' 'store_ln72' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%store_ln72 = store i8 %a_row_5, i8 %a_row" [../Design_Optimization/lab2/matrixmul.cpp:72]   --->   Operation 49 'store' 'store_ln72' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln72 = br void %if.end" [../Design_Optimization/lab2/matrixmul.cpp:72]   --->   Operation 50 'br' 'br_ln72' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%b_copy_addr = getelementptr i8 %b_copy, i64 0, i64 %zext_ln65" [../Design_Optimization/lab2/matrixmul.cpp:80]   --->   Operation 51 'getelementptr' 'b_copy_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%b_copy_1_addr = getelementptr i8 %b_copy_1, i64 0, i64 %zext_ln65" [../Design_Optimization/lab2/matrixmul.cpp:80]   --->   Operation 52 'getelementptr' 'b_copy_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%b_copy_2_addr = getelementptr i8 %b_copy_2, i64 0, i64 %zext_ln65" [../Design_Optimization/lab2/matrixmul.cpp:80]   --->   Operation 53 'getelementptr' 'b_copy_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.27ns)   --->   "%select_ln58_1 = select i1 %icmp_ln659, i1 %cmp14_mid1, i1 %cmp148" [../Design_Optimization/lab2/matrixmul.cpp:58]   --->   Operation 54 'select' 'select_ln58_1' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln75 = br i1 %select_ln58_1, void %for.inc45, void %for.inc29" [../Design_Optimization/lab2/matrixmul.cpp:75]   --->   Operation 55 'br' 'br_ln75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (1.42ns)   --->   "%b_read = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %b" [../Design_Optimization/lab2/matrixmul.cpp:77]   --->   Operation 56 'read' 'b_read' <Predicate = (select_ln58_1)> <Delay = 1.42> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln77 = trunc i24 %b_read" [../Design_Optimization/lab2/matrixmul.cpp:77]   --->   Operation 57 'trunc' 'trunc_ln77' <Predicate = (select_ln58_1)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.66ns)   --->   "%store_ln77 = store i8 %trunc_ln77, i2 %b_copy_addr" [../Design_Optimization/lab2/matrixmul.cpp:77]   --->   Operation 58 'store' 'store_ln77' <Predicate = (select_ln58_1)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %b_read, i32 8, i32 15" [../Design_Optimization/lab2/matrixmul.cpp:77]   --->   Operation 59 'partselect' 'tmp' <Predicate = (select_ln58_1)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.66ns)   --->   "%store_ln77 = store i8 %tmp, i2 %b_copy_1_addr" [../Design_Optimization/lab2/matrixmul.cpp:77]   --->   Operation 60 'store' 'store_ln77' <Predicate = (select_ln58_1)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %b_read, i32 16, i32 23" [../Design_Optimization/lab2/matrixmul.cpp:77]   --->   Operation 61 'partselect' 'tmp_s' <Predicate = (select_ln58_1)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.66ns)   --->   "%store_ln77 = store i8 %tmp_s, i2 %b_copy_2_addr" [../Design_Optimization/lab2/matrixmul.cpp:77]   --->   Operation 62 'store' 'store_ln77' <Predicate = (select_ln58_1)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln77 = br void %for.inc45" [../Design_Optimization/lab2/matrixmul.cpp:77]   --->   Operation 63 'br' 'br_ln77' <Predicate = (select_ln58_1)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.43ns)   --->   "%j = add i2 %select_ln58, i2 1" [../Design_Optimization/lab2/matrixmul.cpp:65]   --->   Operation 64 'add' 'j' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.34ns)   --->   "%cmp14 = icmp_eq  i2 %i, i2 0" [../Design_Optimization/lab2/matrixmul.cpp:63]   --->   Operation 65 'icmp' 'cmp14' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.34ns)   --->   "%icmp_ln65 = icmp_eq  i2 %j, i2 3" [../Design_Optimization/lab2/matrixmul.cpp:65]   --->   Operation 66 'icmp' 'icmp_ln65' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.43ns)   --->   "%add_ln63 = add i2 %i, i2 1" [../Design_Optimization/lab2/matrixmul.cpp:63]   --->   Operation 67 'add' 'add_ln63' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.65ns)   --->   "%icmp_ln63 = icmp_eq  i4 %indvar_flatten2, i4 8" [../Design_Optimization/lab2/matrixmul.cpp:63]   --->   Operation 68 'icmp' 'icmp_ln63' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln63 = br i1 %icmp_ln63, void %rewind_header, void %for.end58" [../Design_Optimization/lab2/matrixmul.cpp:63]   --->   Operation 69 'br' 'br_ln63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln85 = br void %rewind_header" [../Design_Optimization/lab2/matrixmul.cpp:85]   --->   Operation 70 'br' 'br_ln85' <Predicate = (icmp_ln63)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.66>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%a_row_load = load i8 %a_row" [../Design_Optimization/lab2/matrixmul.cpp:82]   --->   Operation 71 'load' 'a_row_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%a_row_1_load = load i8 %a_row_1" [../Design_Optimization/lab2/matrixmul.cpp:82]   --->   Operation 72 'load' 'a_row_1_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%a_row_2_load = load i8 %a_row_2" [../Design_Optimization/lab2/matrixmul.cpp:82]   --->   Operation 73 'load' 'a_row_2_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [2/2] (0.66ns)   --->   "%b_copy_2_load = load i2 %b_copy_2_addr" [../Design_Optimization/lab2/matrixmul.cpp:80]   --->   Operation 74 'load' 'b_copy_2_load' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>

State 4 <SV = 3> <Delay = 1.66>
ST_4 : Operation 75 [2/2] (0.66ns)   --->   "%b_copy_1_load = load i2 %b_copy_1_addr" [../Design_Optimization/lab2/matrixmul.cpp:80]   --->   Operation 75 'load' 'b_copy_1_load' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln82_4 = sext i8 %a_row_load" [../Design_Optimization/lab2/matrixmul.cpp:82]   --->   Operation 76 'sext' 'sext_ln82_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [1/2] (0.66ns)   --->   "%b_copy_2_load = load i2 %b_copy_2_addr" [../Design_Optimization/lab2/matrixmul.cpp:80]   --->   Operation 77 'load' 'b_copy_2_load' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln82_5 = sext i8 %b_copy_2_load" [../Design_Optimization/lab2/matrixmul.cpp:82]   --->   Operation 78 'sext' 'sext_ln82_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [3/3] (0.99ns) (grouped into DSP with root node add_ln82)   --->   "%mul_ln82_2 = mul i16 %sext_ln82_5, i16 %sext_ln82_4" [../Design_Optimization/lab2/matrixmul.cpp:82]   --->   Operation 79 'mul' 'mul_ln82_2' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 1.66>
ST_5 : Operation 80 [2/2] (0.66ns)   --->   "%b_copy_load = load i2 %b_copy_addr" [../Design_Optimization/lab2/matrixmul.cpp:80]   --->   Operation 80 'load' 'b_copy_load' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln82_2 = sext i8 %a_row_1_load" [../Design_Optimization/lab2/matrixmul.cpp:82]   --->   Operation 81 'sext' 'sext_ln82_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/2] (0.66ns)   --->   "%b_copy_1_load = load i2 %b_copy_1_addr" [../Design_Optimization/lab2/matrixmul.cpp:80]   --->   Operation 82 'load' 'b_copy_1_load' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln82_3 = sext i8 %b_copy_1_load" [../Design_Optimization/lab2/matrixmul.cpp:82]   --->   Operation 83 'sext' 'sext_ln82_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [3/3] (0.99ns) (grouped into DSP with root node add_ln82_1)   --->   "%mul_ln82_1 = mul i16 %sext_ln82_3, i16 %sext_ln82_2" [../Design_Optimization/lab2/matrixmul.cpp:82]   --->   Operation 84 'mul' 'mul_ln82_1' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 85 [2/3] (0.99ns) (grouped into DSP with root node add_ln82)   --->   "%mul_ln82_2 = mul i16 %sext_ln82_5, i16 %sext_ln82_4" [../Design_Optimization/lab2/matrixmul.cpp:82]   --->   Operation 85 'mul' 'mul_ln82_2' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 2.86>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln82 = sext i8 %a_row_2_load" [../Design_Optimization/lab2/matrixmul.cpp:82]   --->   Operation 86 'sext' 'sext_ln82' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 87 [1/2] (0.66ns)   --->   "%b_copy_load = load i2 %b_copy_addr" [../Design_Optimization/lab2/matrixmul.cpp:80]   --->   Operation 87 'load' 'b_copy_load' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln82_1 = sext i8 %b_copy_load" [../Design_Optimization/lab2/matrixmul.cpp:82]   --->   Operation 88 'sext' 'sext_ln82_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (1.55ns)   --->   "%mul_ln82 = mul i16 %sext_ln82_1, i16 %sext_ln82" [../Design_Optimization/lab2/matrixmul.cpp:82]   --->   Operation 89 'mul' 'mul_ln82' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 90 [2/3] (0.99ns) (grouped into DSP with root node add_ln82_1)   --->   "%mul_ln82_1 = mul i16 %sext_ln82_3, i16 %sext_ln82_2" [../Design_Optimization/lab2/matrixmul.cpp:82]   --->   Operation 90 'mul' 'mul_ln82_1' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 91 [1/3] (0.00ns) (grouped into DSP with root node add_ln82)   --->   "%mul_ln82_2 = mul i16 %sext_ln82_5, i16 %sext_ln82_4" [../Design_Optimization/lab2/matrixmul.cpp:82]   --->   Operation 91 'mul' 'mul_ln82_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 92 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln82 = add i16 %mul_ln82, i16 %mul_ln82_2" [../Design_Optimization/lab2/matrixmul.cpp:82]   --->   Operation 92 'add' 'add_ln82' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 1.29>
ST_7 : Operation 93 [1/3] (0.00ns) (grouped into DSP with root node add_ln82_1)   --->   "%mul_ln82_1 = mul i16 %sext_ln82_3, i16 %sext_ln82_2" [../Design_Optimization/lab2/matrixmul.cpp:82]   --->   Operation 93 'mul' 'mul_ln82_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 94 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln82 = add i16 %mul_ln82, i16 %mul_ln82_2" [../Design_Optimization/lab2/matrixmul.cpp:82]   --->   Operation 94 'add' 'add_ln82' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 95 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln82_1 = add i16 %add_ln82, i16 %mul_ln82_1" [../Design_Optimization/lab2/matrixmul.cpp:82]   --->   Operation 95 'add' 'add_ln82_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 2.07>
ST_8 : Operation 96 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln82_1 = add i16 %add_ln82, i16 %mul_ln82_1" [../Design_Optimization/lab2/matrixmul.cpp:82]   --->   Operation 96 'add' 'add_ln82_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 97 [1/1] (1.42ns)   --->   "%write_ln82 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %res, i16 %add_ln82_1" [../Design_Optimization/lab2/matrixmul.cpp:82]   --->   Operation 97 'write' 'write_ln82' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%return_ln85 = return void @_ssdm_op_Return" [../Design_Optimization/lab2/matrixmul.cpp:85]   --->   Operation 98 'return' 'return_ln85' <Predicate = (icmp_ln63)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
a_row             (alloca           ) [ 001111111]
a_row_1           (alloca           ) [ 001111111]
a_row_2           (alloca           ) [ 001111111]
specinterface_ln0 (specinterface    ) [ 000000000]
specinterface_ln0 (specinterface    ) [ 000000000]
specinterface_ln0 (specinterface    ) [ 000000000]
b_copy            (alloca           ) [ 001111111]
b_copy_1          (alloca           ) [ 001111111]
b_copy_2          (alloca           ) [ 001111111]
br_ln0            (br               ) [ 011111111]
do_init           (phi              ) [ 001111111]
add_ln6310        (phi              ) [ 001111111]
icmp_ln659        (phi              ) [ 001111111]
cmp148            (phi              ) [ 001111111]
j4                (phi              ) [ 001111111]
i3                (phi              ) [ 001111111]
indvar_flatten2   (phi              ) [ 001111111]
br_ln0            (br               ) [ 000000000]
spectopmodule_ln0 (spectopmodule    ) [ 000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000]
br_ln0            (br               ) [ 000000000]
specloopname_ln0  (specloopname     ) [ 000000000]
empty             (speclooptripcount) [ 000000000]
select_ln58       (select           ) [ 000000000]
cmp14_mid1        (icmp             ) [ 000000000]
i                 (select           ) [ 011111111]
zext_ln65         (zext             ) [ 000000000]
specpipeline_ln66 (specpipeline     ) [ 000000000]
specloopname_ln58 (specloopname     ) [ 000000000]
icmp_ln70         (icmp             ) [ 001111111]
add_ln63_1        (add              ) [ 011111111]
br_ln70           (br               ) [ 000000000]
a_read            (read             ) [ 000000000]
a_row_3           (trunc            ) [ 000000000]
a_row_4           (partselect       ) [ 000000000]
a_row_5           (partselect       ) [ 000000000]
store_ln72        (store            ) [ 000000000]
store_ln72        (store            ) [ 000000000]
store_ln72        (store            ) [ 000000000]
br_ln72           (br               ) [ 000000000]
b_copy_addr       (getelementptr    ) [ 001111100]
b_copy_1_addr     (getelementptr    ) [ 001111000]
b_copy_2_addr     (getelementptr    ) [ 001110000]
select_ln58_1     (select           ) [ 001111111]
br_ln75           (br               ) [ 000000000]
b_read            (read             ) [ 000000000]
trunc_ln77        (trunc            ) [ 000000000]
store_ln77        (store            ) [ 000000000]
tmp               (partselect       ) [ 000000000]
store_ln77        (store            ) [ 000000000]
tmp_s             (partselect       ) [ 000000000]
store_ln77        (store            ) [ 000000000]
br_ln77           (br               ) [ 000000000]
j                 (add              ) [ 011111111]
cmp14             (icmp             ) [ 011111111]
icmp_ln65         (icmp             ) [ 011111111]
add_ln63          (add              ) [ 011111111]
icmp_ln63         (icmp             ) [ 001111111]
br_ln63           (br               ) [ 011111111]
br_ln85           (br               ) [ 011111111]
a_row_load        (load             ) [ 001010000]
a_row_1_load      (load             ) [ 001011000]
a_row_2_load      (load             ) [ 001011100]
sext_ln82_4       (sext             ) [ 001001100]
b_copy_2_load     (load             ) [ 000000000]
sext_ln82_5       (sext             ) [ 001001100]
sext_ln82_2       (sext             ) [ 001000110]
b_copy_1_load     (load             ) [ 000000000]
sext_ln82_3       (sext             ) [ 001000110]
sext_ln82         (sext             ) [ 000000000]
b_copy_load       (load             ) [ 000000000]
sext_ln82_1       (sext             ) [ 000000000]
mul_ln82          (mul              ) [ 001000010]
mul_ln82_2        (mul              ) [ 001000010]
mul_ln82_1        (mul              ) [ 001000001]
add_ln82          (add              ) [ 001000001]
add_ln82_1        (add              ) [ 000000000]
write_ln82        (write            ) [ 000000000]
return_ln85       (return           ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="res">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Row_Col_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i24P0A"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="a_row_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="a_row/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="a_row_1_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="a_row_1/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="a_row_2_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="a_row_2/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="b_copy_alloca_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_copy/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="b_copy_1_alloca_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_copy_1/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="b_copy_2_alloca_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_copy_2/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="a_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="24" slack="0"/>
<pin id="96" dir="0" index="1" bw="24" slack="0"/>
<pin id="97" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_read/2 "/>
</bind>
</comp>

<comp id="100" class="1004" name="b_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="24" slack="0"/>
<pin id="102" dir="0" index="1" bw="24" slack="0"/>
<pin id="103" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_read/2 "/>
</bind>
</comp>

<comp id="106" class="1004" name="write_ln82_write_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="0" slack="0"/>
<pin id="108" dir="0" index="1" bw="16" slack="0"/>
<pin id="109" dir="0" index="2" bw="16" slack="0"/>
<pin id="110" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln82/8 "/>
</bind>
</comp>

<comp id="113" class="1004" name="b_copy_addr_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="2" slack="0"/>
<pin id="117" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_copy_addr/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="b_copy_1_addr_gep_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="2" slack="0"/>
<pin id="123" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_copy_1_addr/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="b_copy_2_addr_gep_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="0" index="2" bw="2" slack="0"/>
<pin id="129" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_copy_2_addr/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="grp_access_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="2" slack="0"/>
<pin id="133" dir="0" index="1" bw="8" slack="0"/>
<pin id="134" dir="0" index="2" bw="0" slack="3"/>
<pin id="157" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="158" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="159" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="3" bw="8" slack="2147483647"/>
<pin id="160" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln77/2 b_copy_load/5 "/>
</bind>
</comp>

<comp id="137" class="1004" name="grp_access_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="2" slack="0"/>
<pin id="139" dir="0" index="1" bw="8" slack="0"/>
<pin id="140" dir="0" index="2" bw="0" slack="2"/>
<pin id="153" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="154" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="155" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="141" dir="1" index="3" bw="8" slack="2147483647"/>
<pin id="156" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln77/2 b_copy_1_load/4 "/>
</bind>
</comp>

<comp id="143" class="1004" name="grp_access_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="2" slack="0"/>
<pin id="145" dir="0" index="1" bw="8" slack="0"/>
<pin id="146" dir="0" index="2" bw="0" slack="1"/>
<pin id="149" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="150" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="151" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="147" dir="1" index="3" bw="8" slack="2147483647"/>
<pin id="152" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln77/2 b_copy_2_load/3 "/>
</bind>
</comp>

<comp id="161" class="1005" name="do_init_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="1"/>
<pin id="163" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="do_init (phireg) "/>
</bind>
</comp>

<comp id="165" class="1004" name="do_init_phi_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="1"/>
<pin id="167" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="168" dir="0" index="2" bw="1" slack="0"/>
<pin id="169" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="170" dir="0" index="4" bw="1" slack="0"/>
<pin id="171" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="172" dir="1" index="6" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="do_init/2 "/>
</bind>
</comp>

<comp id="176" class="1005" name="add_ln6310_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="2" slack="1"/>
<pin id="178" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="add_ln6310 (phireg) "/>
</bind>
</comp>

<comp id="180" class="1004" name="add_ln6310_phi_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="1"/>
<pin id="182" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="183" dir="0" index="2" bw="2" slack="0"/>
<pin id="184" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="185" dir="0" index="4" bw="1" slack="0"/>
<pin id="186" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="187" dir="1" index="6" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="add_ln6310/2 "/>
</bind>
</comp>

<comp id="190" class="1005" name="icmp_ln659_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="1"/>
<pin id="192" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln659 (phireg) "/>
</bind>
</comp>

<comp id="194" class="1004" name="icmp_ln659_phi_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="1"/>
<pin id="196" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="197" dir="0" index="2" bw="1" slack="0"/>
<pin id="198" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="199" dir="0" index="4" bw="1" slack="0"/>
<pin id="200" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="201" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="icmp_ln659/2 "/>
</bind>
</comp>

<comp id="204" class="1005" name="cmp148_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="1"/>
<pin id="206" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cmp148 (phireg) "/>
</bind>
</comp>

<comp id="208" class="1004" name="cmp148_phi_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="1"/>
<pin id="210" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="211" dir="0" index="2" bw="1" slack="0"/>
<pin id="212" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="213" dir="0" index="4" bw="1" slack="0"/>
<pin id="214" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="215" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="cmp148/2 "/>
</bind>
</comp>

<comp id="218" class="1005" name="j4_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="2" slack="1"/>
<pin id="220" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j4 (phireg) "/>
</bind>
</comp>

<comp id="222" class="1004" name="j4_phi_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="1"/>
<pin id="224" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="225" dir="0" index="2" bw="2" slack="0"/>
<pin id="226" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="227" dir="0" index="4" bw="1" slack="0"/>
<pin id="228" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="229" dir="1" index="6" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j4/2 "/>
</bind>
</comp>

<comp id="232" class="1005" name="i3_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="2" slack="1"/>
<pin id="234" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i3 (phireg) "/>
</bind>
</comp>

<comp id="236" class="1004" name="i3_phi_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="1"/>
<pin id="238" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="239" dir="0" index="2" bw="2" slack="0"/>
<pin id="240" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="241" dir="0" index="4" bw="1" slack="0"/>
<pin id="242" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="243" dir="1" index="6" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i3/2 "/>
</bind>
</comp>

<comp id="246" class="1005" name="indvar_flatten2_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="4" slack="1"/>
<pin id="248" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten2 (phireg) "/>
</bind>
</comp>

<comp id="250" class="1004" name="indvar_flatten2_phi_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="1"/>
<pin id="252" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="253" dir="0" index="2" bw="4" slack="0"/>
<pin id="254" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="255" dir="0" index="4" bw="1" slack="0"/>
<pin id="256" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="257" dir="1" index="6" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten2/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="select_ln58_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="0" index="2" bw="2" slack="0"/>
<pin id="264" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln58/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="cmp14_mid1_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="2" slack="0"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp14_mid1/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="i_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="0"/>
<pin id="276" dir="0" index="1" bw="2" slack="0"/>
<pin id="277" dir="0" index="2" bw="2" slack="0"/>
<pin id="278" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="zext_ln65_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="2" slack="0"/>
<pin id="284" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln65/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="icmp_ln70_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="2" slack="0"/>
<pin id="291" dir="0" index="1" bw="1" slack="0"/>
<pin id="292" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln70/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="add_ln63_1_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="4" slack="0"/>
<pin id="297" dir="0" index="1" bw="1" slack="0"/>
<pin id="298" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln63_1/2 "/>
</bind>
</comp>

<comp id="301" class="1004" name="a_row_3_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="24" slack="0"/>
<pin id="303" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="a_row_3/2 "/>
</bind>
</comp>

<comp id="305" class="1004" name="a_row_4_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="8" slack="0"/>
<pin id="307" dir="0" index="1" bw="24" slack="0"/>
<pin id="308" dir="0" index="2" bw="5" slack="0"/>
<pin id="309" dir="0" index="3" bw="5" slack="0"/>
<pin id="310" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="a_row_4/2 "/>
</bind>
</comp>

<comp id="315" class="1004" name="a_row_5_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="8" slack="0"/>
<pin id="317" dir="0" index="1" bw="24" slack="0"/>
<pin id="318" dir="0" index="2" bw="6" slack="0"/>
<pin id="319" dir="0" index="3" bw="6" slack="0"/>
<pin id="320" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="a_row_5/2 "/>
</bind>
</comp>

<comp id="325" class="1004" name="store_ln72_store_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="8" slack="0"/>
<pin id="327" dir="0" index="1" bw="8" slack="1"/>
<pin id="328" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln72/2 "/>
</bind>
</comp>

<comp id="330" class="1004" name="store_ln72_store_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="8" slack="0"/>
<pin id="332" dir="0" index="1" bw="8" slack="1"/>
<pin id="333" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln72/2 "/>
</bind>
</comp>

<comp id="335" class="1004" name="store_ln72_store_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="8" slack="0"/>
<pin id="337" dir="0" index="1" bw="8" slack="1"/>
<pin id="338" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln72/2 "/>
</bind>
</comp>

<comp id="340" class="1004" name="select_ln58_1_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="1" slack="0"/>
<pin id="342" dir="0" index="1" bw="1" slack="0"/>
<pin id="343" dir="0" index="2" bw="1" slack="0"/>
<pin id="344" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln58_1/2 "/>
</bind>
</comp>

<comp id="348" class="1004" name="trunc_ln77_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="24" slack="0"/>
<pin id="350" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln77/2 "/>
</bind>
</comp>

<comp id="353" class="1004" name="tmp_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="8" slack="0"/>
<pin id="355" dir="0" index="1" bw="24" slack="0"/>
<pin id="356" dir="0" index="2" bw="5" slack="0"/>
<pin id="357" dir="0" index="3" bw="5" slack="0"/>
<pin id="358" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="364" class="1004" name="tmp_s_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="8" slack="0"/>
<pin id="366" dir="0" index="1" bw="24" slack="0"/>
<pin id="367" dir="0" index="2" bw="6" slack="0"/>
<pin id="368" dir="0" index="3" bw="6" slack="0"/>
<pin id="369" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="375" class="1004" name="j_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="2" slack="0"/>
<pin id="377" dir="0" index="1" bw="1" slack="0"/>
<pin id="378" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="381" class="1004" name="cmp14_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="2" slack="0"/>
<pin id="383" dir="0" index="1" bw="1" slack="0"/>
<pin id="384" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp14/2 "/>
</bind>
</comp>

<comp id="387" class="1004" name="icmp_ln65_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="2" slack="0"/>
<pin id="389" dir="0" index="1" bw="1" slack="0"/>
<pin id="390" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln65/2 "/>
</bind>
</comp>

<comp id="393" class="1004" name="add_ln63_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="2" slack="0"/>
<pin id="395" dir="0" index="1" bw="1" slack="0"/>
<pin id="396" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln63/2 "/>
</bind>
</comp>

<comp id="399" class="1004" name="icmp_ln63_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="4" slack="0"/>
<pin id="401" dir="0" index="1" bw="4" slack="0"/>
<pin id="402" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln63/2 "/>
</bind>
</comp>

<comp id="405" class="1004" name="a_row_load_load_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="8" slack="2"/>
<pin id="407" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_row_load/3 "/>
</bind>
</comp>

<comp id="408" class="1004" name="a_row_1_load_load_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="8" slack="2"/>
<pin id="410" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_row_1_load/3 "/>
</bind>
</comp>

<comp id="411" class="1004" name="a_row_2_load_load_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="8" slack="2"/>
<pin id="413" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_row_2_load/3 "/>
</bind>
</comp>

<comp id="414" class="1004" name="sext_ln82_4_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="8" slack="1"/>
<pin id="416" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln82_4/4 "/>
</bind>
</comp>

<comp id="417" class="1004" name="sext_ln82_5_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="8" slack="0"/>
<pin id="419" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln82_5/4 "/>
</bind>
</comp>

<comp id="421" class="1004" name="sext_ln82_2_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="8" slack="2"/>
<pin id="423" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln82_2/5 "/>
</bind>
</comp>

<comp id="424" class="1004" name="sext_ln82_3_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="8" slack="0"/>
<pin id="426" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln82_3/5 "/>
</bind>
</comp>

<comp id="428" class="1004" name="sext_ln82_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="8" slack="3"/>
<pin id="430" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln82/6 "/>
</bind>
</comp>

<comp id="431" class="1004" name="sext_ln82_1_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="8" slack="0"/>
<pin id="433" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln82_1/6 "/>
</bind>
</comp>

<comp id="435" class="1004" name="mul_ln82_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="8" slack="0"/>
<pin id="437" dir="0" index="1" bw="8" slack="0"/>
<pin id="438" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln82/6 "/>
</bind>
</comp>

<comp id="441" class="1004" name="return_ln85_fu_441">
<pin_list>
<pin id="442" dir="1" index="0" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="return(1203) " fcode="return"/>
<opset="return_ln85/8 "/>
</bind>
</comp>

<comp id="443" class="1007" name="grp_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="8" slack="0"/>
<pin id="445" dir="0" index="1" bw="8" slack="0"/>
<pin id="446" dir="0" index="2" bw="16" slack="0"/>
<pin id="447" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln82_2/4 add_ln82/6 "/>
</bind>
</comp>

<comp id="451" class="1007" name="grp_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="8" slack="0"/>
<pin id="453" dir="0" index="1" bw="8" slack="0"/>
<pin id="454" dir="0" index="2" bw="16" slack="0"/>
<pin id="455" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln82_1/5 add_ln82_1/7 "/>
</bind>
</comp>

<comp id="460" class="1005" name="a_row_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="8" slack="1"/>
<pin id="462" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="a_row "/>
</bind>
</comp>

<comp id="466" class="1005" name="a_row_1_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="8" slack="1"/>
<pin id="468" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="a_row_1 "/>
</bind>
</comp>

<comp id="472" class="1005" name="a_row_2_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="8" slack="1"/>
<pin id="474" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="a_row_2 "/>
</bind>
</comp>

<comp id="478" class="1005" name="i_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="2" slack="0"/>
<pin id="480" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="486" class="1005" name="add_ln63_1_reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="4" slack="0"/>
<pin id="488" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln63_1 "/>
</bind>
</comp>

<comp id="491" class="1005" name="b_copy_addr_reg_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="2" slack="3"/>
<pin id="493" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="b_copy_addr "/>
</bind>
</comp>

<comp id="496" class="1005" name="b_copy_1_addr_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="2" slack="2"/>
<pin id="498" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="b_copy_1_addr "/>
</bind>
</comp>

<comp id="501" class="1005" name="b_copy_2_addr_reg_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="2" slack="1"/>
<pin id="503" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="b_copy_2_addr "/>
</bind>
</comp>

<comp id="509" class="1005" name="j_reg_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="2" slack="0"/>
<pin id="511" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="514" class="1005" name="cmp14_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="1" slack="0"/>
<pin id="516" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="cmp14 "/>
</bind>
</comp>

<comp id="519" class="1005" name="icmp_ln65_reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="1" slack="0"/>
<pin id="521" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="icmp_ln65 "/>
</bind>
</comp>

<comp id="524" class="1005" name="add_ln63_reg_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="2" slack="0"/>
<pin id="526" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln63 "/>
</bind>
</comp>

<comp id="529" class="1005" name="icmp_ln63_reg_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="1" slack="1"/>
<pin id="531" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln63 "/>
</bind>
</comp>

<comp id="533" class="1005" name="a_row_load_reg_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="8" slack="1"/>
<pin id="535" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="a_row_load "/>
</bind>
</comp>

<comp id="538" class="1005" name="a_row_1_load_reg_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="8" slack="2"/>
<pin id="540" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="a_row_1_load "/>
</bind>
</comp>

<comp id="543" class="1005" name="a_row_2_load_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="8" slack="3"/>
<pin id="545" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="a_row_2_load "/>
</bind>
</comp>

<comp id="548" class="1005" name="sext_ln82_4_reg_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="16" slack="1"/>
<pin id="550" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln82_4 "/>
</bind>
</comp>

<comp id="553" class="1005" name="sext_ln82_5_reg_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="16" slack="1"/>
<pin id="555" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln82_5 "/>
</bind>
</comp>

<comp id="558" class="1005" name="sext_ln82_2_reg_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="16" slack="1"/>
<pin id="560" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln82_2 "/>
</bind>
</comp>

<comp id="563" class="1005" name="sext_ln82_3_reg_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="16" slack="1"/>
<pin id="565" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln82_3 "/>
</bind>
</comp>

<comp id="568" class="1005" name="mul_ln82_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="16" slack="1"/>
<pin id="570" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln82 "/>
</bind>
</comp>

<comp id="573" class="1005" name="add_ln82_reg_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="16" slack="1"/>
<pin id="575" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln82 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="6" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="6" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="6" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="18" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="18" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="18" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="98"><net_src comp="50" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="0" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="50" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="2" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="111"><net_src comp="68" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="4" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="118"><net_src comp="62" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="124"><net_src comp="62" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="130"><net_src comp="62" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="136"><net_src comp="113" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="142"><net_src comp="119" pin="3"/><net_sink comp="137" pin=0"/></net>

<net id="148"><net_src comp="125" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="164"><net_src comp="20" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="173"><net_src comp="161" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="174"><net_src comp="22" pin="0"/><net_sink comp="165" pin=2"/></net>

<net id="175"><net_src comp="20" pin="0"/><net_sink comp="165" pin=4"/></net>

<net id="179"><net_src comp="24" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="188"><net_src comp="176" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="189"><net_src comp="24" pin="0"/><net_sink comp="180" pin=4"/></net>

<net id="193"><net_src comp="22" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="202"><net_src comp="190" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="203"><net_src comp="22" pin="0"/><net_sink comp="194" pin=4"/></net>

<net id="207"><net_src comp="20" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="216"><net_src comp="204" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="217"><net_src comp="20" pin="0"/><net_sink comp="208" pin=4"/></net>

<net id="221"><net_src comp="26" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="230"><net_src comp="218" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="231"><net_src comp="26" pin="0"/><net_sink comp="222" pin=4"/></net>

<net id="235"><net_src comp="26" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="244"><net_src comp="232" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="245"><net_src comp="26" pin="0"/><net_sink comp="236" pin=4"/></net>

<net id="249"><net_src comp="28" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="258"><net_src comp="246" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="259"><net_src comp="28" pin="0"/><net_sink comp="250" pin=4"/></net>

<net id="265"><net_src comp="194" pin="6"/><net_sink comp="260" pin=0"/></net>

<net id="266"><net_src comp="26" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="267"><net_src comp="222" pin="6"/><net_sink comp="260" pin=2"/></net>

<net id="272"><net_src comp="180" pin="6"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="26" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="279"><net_src comp="194" pin="6"/><net_sink comp="274" pin=0"/></net>

<net id="280"><net_src comp="180" pin="6"/><net_sink comp="274" pin=1"/></net>

<net id="281"><net_src comp="236" pin="6"/><net_sink comp="274" pin=2"/></net>

<net id="285"><net_src comp="260" pin="3"/><net_sink comp="282" pin=0"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="287"><net_src comp="282" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="288"><net_src comp="282" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="293"><net_src comp="260" pin="3"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="26" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="299"><net_src comp="250" pin="6"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="48" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="304"><net_src comp="94" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="311"><net_src comp="52" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="312"><net_src comp="94" pin="2"/><net_sink comp="305" pin=1"/></net>

<net id="313"><net_src comp="54" pin="0"/><net_sink comp="305" pin=2"/></net>

<net id="314"><net_src comp="56" pin="0"/><net_sink comp="305" pin=3"/></net>

<net id="321"><net_src comp="52" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="322"><net_src comp="94" pin="2"/><net_sink comp="315" pin=1"/></net>

<net id="323"><net_src comp="58" pin="0"/><net_sink comp="315" pin=2"/></net>

<net id="324"><net_src comp="60" pin="0"/><net_sink comp="315" pin=3"/></net>

<net id="329"><net_src comp="301" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="334"><net_src comp="305" pin="4"/><net_sink comp="330" pin=0"/></net>

<net id="339"><net_src comp="315" pin="4"/><net_sink comp="335" pin=0"/></net>

<net id="345"><net_src comp="194" pin="6"/><net_sink comp="340" pin=0"/></net>

<net id="346"><net_src comp="268" pin="2"/><net_sink comp="340" pin=1"/></net>

<net id="347"><net_src comp="208" pin="6"/><net_sink comp="340" pin=2"/></net>

<net id="351"><net_src comp="100" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="131" pin=1"/></net>

<net id="359"><net_src comp="52" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="360"><net_src comp="100" pin="2"/><net_sink comp="353" pin=1"/></net>

<net id="361"><net_src comp="54" pin="0"/><net_sink comp="353" pin=2"/></net>

<net id="362"><net_src comp="56" pin="0"/><net_sink comp="353" pin=3"/></net>

<net id="363"><net_src comp="353" pin="4"/><net_sink comp="137" pin=1"/></net>

<net id="370"><net_src comp="52" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="371"><net_src comp="100" pin="2"/><net_sink comp="364" pin=1"/></net>

<net id="372"><net_src comp="58" pin="0"/><net_sink comp="364" pin=2"/></net>

<net id="373"><net_src comp="60" pin="0"/><net_sink comp="364" pin=3"/></net>

<net id="374"><net_src comp="364" pin="4"/><net_sink comp="143" pin=1"/></net>

<net id="379"><net_src comp="260" pin="3"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="24" pin="0"/><net_sink comp="375" pin=1"/></net>

<net id="385"><net_src comp="274" pin="3"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="26" pin="0"/><net_sink comp="381" pin=1"/></net>

<net id="391"><net_src comp="375" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="64" pin="0"/><net_sink comp="387" pin=1"/></net>

<net id="397"><net_src comp="274" pin="3"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="24" pin="0"/><net_sink comp="393" pin=1"/></net>

<net id="403"><net_src comp="250" pin="6"/><net_sink comp="399" pin=0"/></net>

<net id="404"><net_src comp="66" pin="0"/><net_sink comp="399" pin=1"/></net>

<net id="420"><net_src comp="143" pin="7"/><net_sink comp="417" pin=0"/></net>

<net id="427"><net_src comp="137" pin="7"/><net_sink comp="424" pin=0"/></net>

<net id="434"><net_src comp="131" pin="7"/><net_sink comp="431" pin=0"/></net>

<net id="439"><net_src comp="431" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="440"><net_src comp="428" pin="1"/><net_sink comp="435" pin=1"/></net>

<net id="448"><net_src comp="417" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="449"><net_src comp="414" pin="1"/><net_sink comp="443" pin=1"/></net>

<net id="450"><net_src comp="435" pin="2"/><net_sink comp="443" pin=2"/></net>

<net id="456"><net_src comp="424" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="457"><net_src comp="421" pin="1"/><net_sink comp="451" pin=1"/></net>

<net id="458"><net_src comp="443" pin="3"/><net_sink comp="451" pin=2"/></net>

<net id="459"><net_src comp="451" pin="3"/><net_sink comp="106" pin=2"/></net>

<net id="463"><net_src comp="70" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="465"><net_src comp="460" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="469"><net_src comp="74" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="471"><net_src comp="466" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="475"><net_src comp="78" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="477"><net_src comp="472" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="481"><net_src comp="274" pin="3"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="489"><net_src comp="295" pin="2"/><net_sink comp="486" pin=0"/></net>

<net id="490"><net_src comp="486" pin="1"/><net_sink comp="250" pin=2"/></net>

<net id="494"><net_src comp="113" pin="3"/><net_sink comp="491" pin=0"/></net>

<net id="495"><net_src comp="491" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="499"><net_src comp="119" pin="3"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="504"><net_src comp="125" pin="3"/><net_sink comp="501" pin=0"/></net>

<net id="505"><net_src comp="501" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="512"><net_src comp="375" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="513"><net_src comp="509" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="517"><net_src comp="381" pin="2"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="522"><net_src comp="387" pin="2"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="527"><net_src comp="393" pin="2"/><net_sink comp="524" pin=0"/></net>

<net id="528"><net_src comp="524" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="532"><net_src comp="399" pin="2"/><net_sink comp="529" pin=0"/></net>

<net id="536"><net_src comp="405" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="537"><net_src comp="533" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="541"><net_src comp="408" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="542"><net_src comp="538" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="546"><net_src comp="411" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="547"><net_src comp="543" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="551"><net_src comp="414" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="552"><net_src comp="548" pin="1"/><net_sink comp="443" pin=1"/></net>

<net id="556"><net_src comp="417" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="557"><net_src comp="553" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="561"><net_src comp="421" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="451" pin=1"/></net>

<net id="566"><net_src comp="424" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="567"><net_src comp="563" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="571"><net_src comp="435" pin="2"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="576"><net_src comp="443" pin="3"/><net_sink comp="573" pin=0"/></net>

<net id="577"><net_src comp="573" pin="1"/><net_sink comp="451" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res | {8 }
 - Input state : 
	Port: matrixmul : a | {2 }
	Port: matrixmul : b | {2 }
  - Chain level:
	State 1
	State 2
		br_ln0 : 1
		select_ln58 : 1
		cmp14_mid1 : 1
		i : 1
		zext_ln65 : 2
		icmp_ln70 : 2
		add_ln63_1 : 1
		br_ln70 : 3
		store_ln72 : 1
		store_ln72 : 1
		store_ln72 : 1
		b_copy_addr : 3
		b_copy_1_addr : 3
		b_copy_2_addr : 3
		select_ln58_1 : 2
		br_ln75 : 3
		store_ln77 : 4
		store_ln77 : 4
		store_ln77 : 4
		j : 2
		cmp14 : 2
		icmp_ln65 : 3
		add_ln63 : 2
		icmp_ln63 : 1
		br_ln63 : 2
	State 3
	State 4
		sext_ln82_5 : 1
		mul_ln82_2 : 2
	State 5
		sext_ln82_3 : 1
		mul_ln82_1 : 2
	State 6
		sext_ln82_1 : 1
		mul_ln82 : 2
		add_ln82 : 3
	State 7
		add_ln82_1 : 1
	State 8
		write_ln82 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |   DSP   |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|          |    cmp14_mid1_fu_268    |    0    |    0    |    8    |
|          |     icmp_ln70_fu_289    |    0    |    0    |    8    |
|   icmp   |       cmp14_fu_381      |    0    |    0    |    8    |
|          |     icmp_ln65_fu_387    |    0    |    0    |    8    |
|          |     icmp_ln63_fu_399    |    0    |    0    |    9    |
|----------|-------------------------|---------|---------|---------|
|    mul   |     mul_ln82_fu_435     |    0    |    0    |    40   |
|----------|-------------------------|---------|---------|---------|
|          |    add_ln63_1_fu_295    |    0    |    0    |    12   |
|    add   |         j_fu_375        |    0    |    0    |    9    |
|          |     add_ln63_fu_393     |    0    |    0    |    9    |
|----------|-------------------------|---------|---------|---------|
|          |    select_ln58_fu_260   |    0    |    0    |    2    |
|  select  |         i_fu_274        |    0    |    0    |    2    |
|          |   select_ln58_1_fu_340  |    0    |    0    |    2    |
|----------|-------------------------|---------|---------|---------|
|  muladd  |        grp_fu_443       |    1    |    0    |    0    |
|          |        grp_fu_451       |    1    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   read   |    a_read_read_fu_94    |    0    |    0    |    0    |
|          |    b_read_read_fu_100   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   write  | write_ln82_write_fu_106 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   zext   |     zext_ln65_fu_282    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   trunc  |      a_row_3_fu_301     |    0    |    0    |    0    |
|          |    trunc_ln77_fu_348    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |      a_row_4_fu_305     |    0    |    0    |    0    |
|partselect|      a_row_5_fu_315     |    0    |    0    |    0    |
|          |        tmp_fu_353       |    0    |    0    |    0    |
|          |       tmp_s_fu_364      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    sext_ln82_4_fu_414   |    0    |    0    |    0    |
|          |    sext_ln82_5_fu_417   |    0    |    0    |    0    |
|   sext   |    sext_ln82_2_fu_421   |    0    |    0    |    0    |
|          |    sext_ln82_3_fu_424   |    0    |    0    |    0    |
|          |     sext_ln82_fu_428    |    0    |    0    |    0    |
|          |    sext_ln82_1_fu_431   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|  return  |    return_ln85_fu_441   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    2    |    0    |   117   |
|----------|-------------------------|---------|---------|---------|

Memories:
+--------+--------+--------+--------+--------+
|        |  BRAM  |   FF   |   LUT  |  URAM  |
+--------+--------+--------+--------+--------+
| b_copy |    0   |    8   |    9   |    0   |
|b_copy_1|    0   |    8   |    9   |    0   |
|b_copy_2|    0   |    8   |    9   |    0   |
+--------+--------+--------+--------+--------+
|  Total |    0   |   24   |   27   |    0   |
+--------+--------+--------+--------+--------+

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|  a_row_1_load_reg_538 |    8   |
|    a_row_1_reg_466    |    8   |
|  a_row_2_load_reg_543 |    8   |
|    a_row_2_reg_472    |    8   |
|   a_row_load_reg_533  |    8   |
|     a_row_reg_460     |    8   |
|   add_ln6310_reg_176  |    2   |
|   add_ln63_1_reg_486  |    4   |
|    add_ln63_reg_524   |    2   |
|    add_ln82_reg_573   |   16   |
| b_copy_1_addr_reg_496 |    2   |
| b_copy_2_addr_reg_501 |    2   |
|  b_copy_addr_reg_491  |    2   |
|     cmp148_reg_204    |    1   |
|     cmp14_reg_514     |    1   |
|    do_init_reg_161    |    1   |
|       i3_reg_232      |    2   |
|       i_reg_478       |    2   |
|   icmp_ln63_reg_529   |    1   |
|   icmp_ln659_reg_190  |    1   |
|   icmp_ln65_reg_519   |    1   |
|indvar_flatten2_reg_246|    4   |
|       j4_reg_218      |    2   |
|       j_reg_509       |    2   |
|    mul_ln82_reg_568   |   16   |
|  sext_ln82_2_reg_558  |   16   |
|  sext_ln82_3_reg_563  |   16   |
|  sext_ln82_4_reg_548  |   16   |
|  sext_ln82_5_reg_553  |   16   |
+-----------------------+--------+
|         Total         |   176  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_443 |  p0  |   3  |   8  |   24   ||    14   |
| grp_fu_443 |  p1  |   2  |   8  |   16   ||    9    |
| grp_fu_451 |  p0  |   3  |   8  |   24   ||    14   |
| grp_fu_451 |  p1  |   2  |   8  |   16   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   80   || 1.61371 ||    46   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    2   |    -   |    0   |   117  |    -   |
|   Memory  |    0   |    -   |    -   |   24   |   27   |    0   |
|Multiplexer|    -   |    -   |    1   |    -   |   46   |    -   |
|  Register |    -   |    -   |    -   |   176  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    0   |    2   |    1   |   200  |   190  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
