VCD info: dumpfile wave.vcd opened for output.
/Users/prateek/Desktop/verilog-eval/dataset_spec-to-rtl/Prob152_lemmings3_test.sv:94: $finish called at 2216 (1ps)
Hint: Output 'walk_left' has 101 mismatches. First mismatch occurred at time 110.
Hint: Output 'walk_right' has 78 mismatches. First mismatch occurred at time 190.
Hint: Output 'aaah' has 65 mismatches. First mismatch occurred at time 150.
Hint: Output 'digging' has 49 mismatches. First mismatch occurred at time 110.
Hint: Total mismatched samples is 170 out of 443 samples

Simulation finished at 2216 ps
Mismatches: 170 in 443 samples
