xrun(64): 22.09-s013: (c) Copyright 1995-2023 Cadence Design Systems, Inc.
TOOL:	xrun(64)	22.09-s013: Started on Nov 21, 2024 at 10:38:07 -03
xrun
	-64bit
	Q2_LUT3_TB.sv
	Q2_LUT3.sv
	AND_3.sv
	NOR_3.sv
	OR_3.sv
	LUT3.sv
	LUT2.sv
	+gui
	+access+rw
file: Q2_LUT3_TB.sv
	module worklib.Q2_LUT3_TB:sv
		errors: 0, warnings: 0
file: Q2_LUT3.sv
	module worklib.Q2_LUT3:sv
		errors: 0, warnings: 0
file: AND_3.sv
	module worklib.AND_3:sv
		errors: 0, warnings: 0
file: NOR_3.sv
	module worklib.NOR_3:sv
		errors: 0, warnings: 0
file: OR_3.sv
	module worklib.OR_3:sv
		errors: 0, warnings: 0
file: LUT3.sv
	module worklib.LUT3:sv
		errors: 0, warnings: 0
file: LUT2.sv
	module worklib.LUT2:sv
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		Q2_LUT3_TB
		LUT2
xmelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.LUT2:sv <0x5c185d41>
			streams:   2, words:   581
		worklib.LUT3:sv <0x760fccf3>
			streams:   2, words:  6551
		worklib.OR_3:sv <0x36040987>
			streams:   1, words:   404
		worklib.LUT3:sv <0x3bef41b8>
			streams:   2, words:  5997
		worklib.AND_3:sv <0x53ed3bbb>
			streams:   1, words:   404
		worklib.LUT3:sv <0x4bd9d744>
			streams:   2, words:  5994
		worklib.NOR_3:sv <0x0ea8fcfe>
			streams:   1, words:   404
		worklib.Q2_LUT3:sv <0x1bd63fb5>
			streams:  12, words:  2824
		worklib.Q2_LUT3_TB:sv <0x7f60122c>
			streams:   8, words: 21984
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                 Instances  Unique
		Modules:                15       7
		Registers:              49      21
		Scalar wires:           38       -
		Vectored wires:          1       -
		Always blocks:           7       2
		Initial blocks:          2       2
		Cont. assignments:       1       1
		Pseudo assignments:     23      20
		Simulation timescale:  1ps
	Writing initial simulation snapshot: worklib.Q2_LUT3_TB:sv
xmsim: *W,NOMTDGUI: Multi-Threaded Dumping is disabled for interactive debug mode.
xmsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.

-------------------------------------
Relinquished control to SimVision...
xcelium> 
xcelium> source /home/tools/cadence/installs/XCELIUM2209/tools/xcelium/files/xmsimrc
xcelium> database -open waves -into waves.shm -default
Created default SHM database waves
xcelium> probe -create -shm Q2_LUT3_TB.A0 Q2_LUT3_TB.A1 Q2_LUT3_TB.A2 Q2_LUT3_TB.A3 Q2_LUT3_TB.OUT
Created probe 1
xcelium> run
                Tempo     Entradas LUT        SaÃ­das
                         A0  A1  A2  A3         OUT
                ====   ================       =======
                   0     0  0  0  0               1
                  10     0  0  0  1               0
                  20     0  0  1  0               0
                  30     0  0  1  1               0
                  40     0  1  0  0               1
                  50     0  1  0  1               0
                  60     0  1  1  0               0
                  70     0  1  1  1               1
                  80     1  0  0  0               1
                  90     1  0  0  1               0
                 100     1  0  1  0               0
                 110     1  0  1  1               1
                 120     1  1  0  0               0
                 130     1  1  0  1               0
                 140     1  1  1  0               0
                 150     1  1  1  1               1
xmsim: *W,RNQUIE: Simulation is complete.
xcelium> ^C
xcelium> exit
TOOL:	xrun(64)	22.09-s013: Exiting on Nov 21, 2024 at 10:41:27 -03  (total: 00:03:20)
