INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kelly/OneDrive - Cal Poly Pomona/fall 2024/ece 3300L verilog lab/lab_1/lab_1.srcs/sources_1/new/bin_to_leds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin_to_leds
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kelly/OneDrive - Cal Poly Pomona/fall 2024/ece 3300L verilog lab/lab_1/lab_1.srcs/sources_1/new/invert7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module invert7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kelly/OneDrive - Cal Poly Pomona/fall 2024/ece 3300L verilog lab/lab_1/lab_1.srcs/sources_1/new/seven_seg_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_seg_out
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kelly/OneDrive - Cal Poly Pomona/fall 2024/ece 3300L verilog lab/lab_1/lab_1.srcs/sim_1/new/tb_lab1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_lab1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kelly/OneDrive - Cal Poly Pomona/fall 2024/ece 3300L verilog lab/lab_1/lab_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
