<dec f='llvm/llvm/include/llvm/CodeGen/MachineScheduler.h' l='1067' type='void llvm::PostGenericScheduler::tryCandidate(llvm::GenericSchedulerBase::SchedCandidate &amp; Cand, llvm::GenericSchedulerBase::SchedCandidate &amp; TryCand)'/>
<def f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='3508' ll='3544' type='void llvm::PostGenericScheduler::tryCandidate(llvm::GenericSchedulerBase::SchedCandidate &amp; Cand, llvm::GenericSchedulerBase::SchedCandidate &amp; TryCand)'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='3553' u='c' c='_ZN4llvm20PostGenericScheduler17pickNodeFromQueueERNS_20GenericSchedulerBase14SchedCandidateE'/>
<doc f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='3504'>/// Apply a set of heuristics to a new candidate for PostRA scheduling.
///
/// \param Cand provides the policy and current best candidate.
/// \param TryCand refers to the next SUnit candidate, otherwise uninitialized.</doc>
<ovr f='llvm/llvm/lib/Target/PowerPC/PPCMachineScheduler.cpp' l='175' c='_ZN4llvm22PPCPostRASchedStrategy12tryCandidateERNS_20GenericSchedulerBase14SchedCandidateES3_'/>
