
---------- Begin Simulation Statistics ----------
simSeconds                                   0.059524                       # Number of seconds simulated (Second)
simTicks                                  59523680403                       # Number of ticks simulated (Tick)
finalTick                                 59523680403                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    544.18                       # Real time elapsed on the host (Second)
hostTickRate                                109382302                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    2770032                       # Number of bytes of host memory used (Byte)
simInsts                                     52322342                       # Number of instructions simulated (Count)
simOps                                       84018478                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    96149                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     154395                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
board.cache_hierarchy.ruby_system.delayHistogram::bucket_size         1024                       # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.delayHistogram::max_bucket        10239                       # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.delayHistogram::samples      5342808                       # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.delayHistogram::mean     1.137586                       # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.delayHistogram::stdev     8.748725                       # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.delayHistogram |     5342797    100.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.delayHistogram::total      5342808                       # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::bucket_size            1                       (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::max_bucket            9                       (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::samples     49944315                       (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::mean     1.216485                       (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::gmean     1.160071                       (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::stdev     0.424934                       (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr |           0      0.00%      0.00% |    39405562     78.90%     78.90% |    10265309     20.55%     99.45% |      273444      0.55%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::total     49944315                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::bucket_size          256                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::max_bucket         2559                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::samples     49944348                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::mean     6.043939                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::gmean     1.091757                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::stdev    45.347323                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr |    49533888     99.18%     99.18% |      321196      0.64%     99.82% |       75429      0.15%     99.97% |        4635      0.01%     99.98% |        6975      0.01%    100.00% |        1878      0.00%    100.00% |         347      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::total     49944348                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::bucket_size            1                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::max_bucket            9                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::samples     49174823                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::mean     1.000001                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::gmean     1.000001                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::stdev     0.000867                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr |           0      0.00%      0.00% |    49174786    100.00%    100.00% |          37      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::total     49174823                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::bucket_size          256                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::max_bucket         2559                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::samples       769525                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::mean   328.365828                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::gmean   298.166600                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::stdev   167.175709                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr |      359065     46.66%     46.66% |      321196     41.74%     88.40% |       75429      9.80%     98.20% |        4635      0.60%     98.80% |        6975      0.91%     99.71% |        1878      0.24%     99.95% |         347      0.05%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::total       769525                       (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::bucket_size         1024                       # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::max_bucket        10239                       # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::samples      1909452                       # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::mean     2.158055                       # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::stdev    14.343271                       # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0 |     1909441    100.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::total      1909452                       # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::bucket_size           16                       # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::max_bucket          159                       # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::samples      3050765                       # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::mean     0.638603                       # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::stdev     2.053735                       # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1 |     3045003     99.81%     99.81% |        5524      0.18%     99.99% |         164      0.01%    100.00% |          32      0.00%    100.00% |          13      0.00%    100.00% |          10      0.00%    100.00% |          13      0.00%    100.00% |           6      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::total      3050765                       # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2::bucket_size            1                       # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2::max_bucket            9                       # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2::samples       382591                       # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2::mean     0.023456                       # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2::stdev     0.221115                       # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2 |      378225     98.86%     98.86% |           0      0.00%     98.86% |        4245      1.11%     99.97% |           0      0.00%     99.97% |         121      0.03%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2::total       382591                       # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.Fetch       760225      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.Data       502280      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.Memory_Data       760225      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.Memory_Ack       502280      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.CleanReplacement       253850      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.I.Fetch       760225      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.M.Data       502280      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.M.CleanReplacement       253850      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.IM.Memory_Data       760225      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.MI.Memory_Ack       502280      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Load |    15628272     63.36%     63.36% |      603624      2.45%     65.81% |      607863      2.46%     68.28% |      605247      2.45%     70.73% |      609347      2.47%     73.20% |      614467      2.49%     75.69% |      610164      2.47%     78.17% |      607813      2.46%     80.63% |      607667      2.46%     83.09% |      604779      2.45%     85.55% |      600679      2.44%     87.98% |      598238      2.43%     90.41% |      592256      2.40%     92.81% |      592803      2.40%     95.21% |      590214      2.39%     97.60% |      590766      2.40%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Load::total     24664199                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Ifetch |     9348723     68.00%     68.00% |      292932      2.13%     70.13% |      299279      2.18%     72.30% |      295355      2.15%     74.45% |      301691      2.19%     76.65% |      309911      2.25%     78.90% |      303918      2.21%     81.11% |      300793      2.19%     83.30% |      301075      2.19%     85.49% |      297221      2.16%     87.65% |      291510      2.12%     89.77% |      288355      2.10%     91.87% |      279877      2.04%     93.90% |      281151      2.04%     95.95% |      277815      2.02%     97.97% |      279059      2.03%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Ifetch::total     13748665                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Store |     8833103     76.60%     76.60% |      179895      1.56%     78.16% |      179890      1.56%     79.72% |      179886      1.56%     81.28% |      179893      1.56%     82.84% |      179893      1.56%     84.40% |      179901      1.56%     85.96% |      179887      1.56%     87.52% |      179896      1.56%     89.08% |      179894      1.56%     90.64% |      179884      1.56%     92.20% |      179894      1.56%     93.76% |      179885      1.56%     95.32% |      179891      1.56%     96.88% |      179906      1.56%     98.44% |      179886      1.56%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Store::total     11531484                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Inv |       26363      6.90%      6.90% |       23625      6.18%     13.08% |       23758      6.21%     19.29% |       23722      6.21%     25.50% |       23751      6.21%     31.71% |       23945      6.26%     37.97% |       23956      6.27%     44.24% |       23874      6.25%     50.49% |       23730      6.21%     56.69% |       23700      6.20%     62.89% |       23751      6.21%     69.11% |       23742      6.21%     75.32% |       23540      6.16%     81.47% |       23483      6.14%     87.62% |       23624      6.18%     93.80% |       23714      6.20%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Inv::total       382278                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.L1_Replacement |      403042     53.88%     53.88% |       22999      3.07%     56.96% |       22996      3.07%     60.03% |       22999      3.07%     63.11% |       22996      3.07%     66.18% |       22999      3.07%     69.25% |       22996      3.07%     72.33% |       22999      3.07%     75.40% |       22996      3.07%     78.48% |       22999      3.07%     81.55% |       22996      3.07%     84.63% |       22999      3.07%     87.70% |       22996      3.07%     90.78% |       22999      3.07%     93.85% |       23000      3.07%     96.93% |       22998      3.07%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.L1_Replacement::total       748009                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Fwd_GETX |          64     48.85%     48.85% |           4      3.05%     51.91% |           5      3.82%     55.73% |           5      3.82%     59.54% |           5      3.82%     63.36% |           4      3.05%     66.41% |           5      3.82%     70.23% |           4      3.05%     73.28% |           5      3.82%     77.10% |           5      3.82%     80.92% |           5      3.82%     84.73% |           5      3.82%     88.55% |           5      3.82%     92.37% |           4      3.05%     95.42% |           4      3.05%     98.47% |           2      1.53%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Fwd_GETX::total          131                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Fwd_GETS |         159     87.36%     87.36% |          12      6.59%     93.96% |           2      1.10%     95.05% |           1      0.55%     95.60% |           1      0.55%     96.15% |           4      2.20%     98.35% |           0      0.00%     98.35% |           0      0.00%     98.35% |           0      0.00%     98.35% |           0      0.00%     98.35% |           0      0.00%     98.35% |           0      0.00%     98.35% |           0      0.00%     98.35% |           0      0.00%     98.35% |           2      1.10%     99.45% |           1      0.55%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Fwd_GETS::total          182                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Data |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Data::total            1                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Data_Exclusive |       17621      6.91%      6.91% |       15884      6.23%     13.14% |       15808      6.20%     19.34% |       15842      6.21%     25.55% |       15813      6.20%     31.75% |       15873      6.22%     37.98% |       15876      6.23%     44.20% |       15849      6.22%     50.42% |       15782      6.19%     56.61% |       15807      6.20%     62.80% |       15782      6.19%     68.99% |       15788      6.19%     75.18% |       15783      6.19%     81.37% |       15805      6.20%     87.57% |       15866      6.22%     93.79% |       15827      6.21%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Data_Exclusive::total       255006                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.DataS_fromL1 |           1      0.55%      0.55% |          11      6.04%      6.59% |          21     11.54%     18.13% |          18      9.89%     28.02% |          10      5.49%     33.52% |          10      5.49%     39.01% |          13      7.14%     46.15% |           9      4.95%     51.10% |          10      5.49%     56.59% |          10      5.49%     62.09% |          10      5.49%     67.58% |          12      6.59%     74.18% |          11      6.04%     80.22% |          11      6.04%     86.26% |          13      7.14%     93.41% |          12      6.59%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.DataS_fromL1::total          182                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Data_all_Acks |      387702     75.39%     75.39% |        8442      1.64%     77.03% |        8424      1.64%     78.67% |        8432      1.64%     80.31% |        8428      1.64%     81.94% |        8451      1.64%     83.59% |        8447      1.64%     85.23% |        8433      1.64%     86.87% |        8433      1.64%     88.51% |        8438      1.64%     90.15% |        8436      1.64%     91.79% |        8432      1.64%     93.43% |        8435      1.64%     95.07% |        8442      1.64%     96.71% |        8462      1.65%     98.36% |        8452      1.64%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Data_all_Acks::total       514289                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Ack |          22     26.83%     26.83% |           2      2.44%     29.27% |           2      2.44%     31.71% |           2      2.44%     34.15% |           2      2.44%     36.59% |           2      2.44%     39.02% |           2      2.44%     41.46% |           2      2.44%     43.90% |           2      2.44%     46.34% |           2      2.44%     48.78% |           2      2.44%     51.22% |           2      2.44%     53.66% |           2      2.44%     56.10% |           2      2.44%     58.54% |          17     20.73%     79.27% |          17     20.73%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Ack::total           82                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Ack_all |          16     33.33%     33.33% |           2      4.17%     37.50% |           2      4.17%     41.67% |           2      4.17%     45.83% |           2      4.17%     50.00% |           2      4.17%     54.17% |           2      4.17%     58.33% |           2      4.17%     62.50% |           2      4.17%     66.67% |           2      4.17%     70.83% |           2      4.17%     75.00% |           2      4.17%     79.17% |           2      4.17%     83.33% |           2      4.17%     87.50% |           3      6.25%     93.75% |           3      6.25%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Ack_all::total           48                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.WB_Ack |      377736     98.77%     98.77% |         391      0.10%     98.88% |         307      0.08%     98.96% |         298      0.08%     99.03% |         339      0.09%     99.12% |         341      0.09%     99.21% |         284      0.07%     99.29% |         276      0.07%     99.36% |         361      0.09%     99.45% |         345      0.09%     99.54% |         242      0.06%     99.61% |         233      0.06%     99.67% |         297      0.08%     99.75% |         393      0.10%     99.85% |         331      0.09%     99.93% |         251      0.07%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.WB_Ack::total       382425                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Load |       17376      6.88%      6.88% |       15671      6.21%     13.09% |       15669      6.21%     19.30% |       15671      6.21%     25.51% |       15669      6.21%     31.71% |       15671      6.21%     37.92% |       15669      6.21%     44.13% |       15671      6.21%     50.34% |       15669      6.21%     56.55% |       15671      6.21%     62.75% |       15669      6.21%     68.96% |       15671      6.21%     75.17% |       15669      6.21%     81.38% |       15671      6.21%     87.58% |       15672      6.21%     93.79% |       15670      6.21%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Load::total       252429                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Ifetch |        2687     52.60%     52.60% |         160      3.13%     55.74% |         161      3.15%     58.89% |         161      3.15%     62.04% |         161      3.15%     65.19% |         161      3.15%     68.34% |         161      3.15%     71.50% |         161      3.15%     74.65% |         161      3.15%     77.80% |         161      3.15%     80.95% |         161      3.15%     84.10% |         162      3.17%     87.27% |         162      3.17%     90.45% |         162      3.17%     93.62% |         164      3.21%     96.83% |         162      3.17%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Ifetch::total         5108                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Store |      384003     76.56%     76.56% |        7840      1.56%     78.12% |        7839      1.56%     79.68% |        7840      1.56%     81.24% |        7839      1.56%     82.81% |        7840      1.56%     84.37% |        7839      1.56%     85.93% |        7840      1.56%     87.50% |        7839      1.56%     89.06% |        7840      1.56%     90.62% |        7839      1.56%     92.19% |        7840      1.56%     93.75% |        7839      1.56%     95.31% |        7840      1.56%     96.87% |        7840      1.56%     98.44% |        7840      1.56%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Store::total       501597                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Inv |        1240     99.52%     99.52% |           2      0.16%     99.68% |           1      0.08%     99.76% |           1      0.08%     99.84% |           0      0.00%     99.84% |           0      0.00%     99.84% |           0      0.00%     99.84% |           0      0.00%     99.84% |           0      0.00%     99.84% |           0      0.00%     99.84% |           0      0.00%     99.84% |           0      0.00%     99.84% |           0      0.00%     99.84% |           1      0.08%     99.92% |           1      0.08%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Inv::total         1246                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.Load |         256      8.03%      8.03% |         243      7.62%     15.65% |         179      5.61%     21.26% |         212      6.65%     27.91% |         185      5.80%     33.71% |         240      7.53%     41.24% |         248      7.78%     49.01% |         218      6.84%     55.85% |         154      4.83%     60.68% |         177      5.55%     66.23% |         154      4.83%     71.06% |         159      4.99%     76.04% |         156      4.89%     80.93% |         176      5.52%     86.45% |         236      7.40%     93.85% |         196      6.15%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.Load::total         3189                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.Ifetch |         879     13.55%     13.55% |         374      5.77%     19.32% |         372      5.74%     25.06% |         374      5.77%     30.82% |         373      5.75%     36.58% |         371      5.72%     42.30% |         373      5.75%     48.05% |         373      5.75%     53.80% |         373      5.75%     59.55% |         373      5.75%     65.30% |         375      5.78%     71.09% |         375      5.78%     76.87% |         375      5.78%     82.65% |         375      5.78%     88.43% |         375      5.78%     94.22% |         375      5.78%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.Ifetch::total         6485                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.Store |         124     18.51%     18.51% |          49      7.31%     25.82% |          33      4.93%     30.75% |          34      5.07%     35.82% |          24      3.58%     39.40% |          51      7.61%     47.01% |          46      6.87%     53.88% |          28      4.18%     58.06% |          29      4.33%     62.39% |          33      4.93%     67.31% |          30      4.48%     71.79% |          25      3.73%     75.52% |          28      4.18%     79.70% |          34      5.07%     84.78% |          54      8.06%     92.84% |          48      7.16%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.Store::total          670                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.L1_Replacement |       23703      6.51%      6.51% |       22606      6.21%     12.72% |       22688      6.23%     18.96% |       22700      6.24%     25.19% |       22657      6.22%     31.42% |       22658      6.23%     37.64% |       22712      6.24%     43.88% |       22723      6.24%     50.13% |       22635      6.22%     56.35% |       22654      6.22%     62.57% |       22754      6.25%     68.82% |       22766      6.25%     75.08% |       22699      6.24%     81.31% |       22605      6.21%     87.52% |       22668      6.23%     93.75% |       22747      6.25%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.L1_Replacement::total       363975                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Load |       10302      1.71%      1.71% |       40918      6.79%      8.50% |       45164      7.50%     16.00% |       42550      7.06%     23.06% |       46647      7.74%     30.81% |       48406      8.04%     38.84% |       47474      7.88%     46.73% |       45104      7.49%     54.21% |       44964      7.46%     61.68% |       42080      6.99%     68.66% |       37980      6.31%     74.97% |       35536      5.90%     80.87% |       29555      4.91%     85.77% |       30095      5.00%     90.77% |       27533      4.57%     95.34% |       28060      4.66%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Load::total       602368                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Ifetch |     9345157     68.03%     68.03% |      292398      2.13%     70.16% |      298746      2.17%     72.33% |      294820      2.15%     74.48% |      301157      2.19%     76.67% |      309379      2.25%     78.92% |      303384      2.21%     81.13% |      300259      2.19%     83.32% |      300541      2.19%     85.50% |      296687      2.16%     87.66% |      290974      2.12%     89.78% |      287818      2.10%     91.88% |      279340      2.03%     93.91% |      280614      2.04%     95.95% |      277276      2.02%     97.97% |      278522      2.03%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Ifetch::total     13737072                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Store |          15     31.91%     31.91% |           2      4.26%     36.17% |           2      4.26%     40.43% |           2      4.26%     44.68% |           2      4.26%     48.94% |           2      4.26%     53.19% |           2      4.26%     57.45% |           2      4.26%     61.70% |           2      4.26%     65.96% |           2      4.26%     70.21% |           2      4.26%     74.47% |           2      4.26%     78.72% |           2      4.26%     82.98% |           2      4.26%     87.23% |           3      6.38%     93.62% |           3      6.38%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Store::total           47                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Inv |        1652     16.75%     16.75% |         545      5.52%     22.27% |         546      5.53%     27.81% |         547      5.54%     33.35% |         548      5.55%     38.91% |         548      5.55%     44.46% |         547      5.54%     50.01% |         546      5.53%     55.54% |         547      5.54%     61.08% |         547      5.54%     66.63% |         548      5.55%     72.18% |         550      5.58%     77.76% |         550      5.58%     83.34% |         549      5.57%     88.90% |         548      5.55%     94.46% |         547      5.54%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Inv::total         9865                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.L1_Replacement |        1603     99.63%     99.63% |           2      0.12%     99.75% |           1      0.06%     99.81% |           1      0.06%     99.88% |           0      0.00%     99.88% |           0      0.00%     99.88% |           0      0.00%     99.88% |           0      0.00%     99.88% |           0      0.00%     99.88% |           0      0.00%     99.88% |           0      0.00%     99.88% |           0      0.00%     99.88% |           0      0.00%     99.88% |           1      0.06%     99.94% |           1      0.06%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.L1_Replacement::total         1609                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Load |     9147016     67.35%     67.35% |      295824      2.18%     69.53% |      294892      2.17%     71.70% |      295569      2.18%     73.88% |      295119      2.17%     76.05% |      299096      2.20%     78.26% |      295763      2.18%     80.43% |      295531      2.18%     82.61% |      294873      2.17%     84.78% |      294867      2.17%     86.95% |      295836      2.18%     89.13% |      294739      2.17%     91.30% |      295158      2.17%     93.47% |      295127      2.17%     95.65% |      295695      2.18%     97.83% |      295352      2.17%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Load::total     13580457                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Store |         194     14.01%     14.01% |          96      6.93%     20.94% |          72      5.20%     26.14% |          89      6.43%     32.56% |          80      5.78%     38.34% |          94      6.79%     45.13% |         100      7.22%     52.35% |          95      6.86%     59.21% |          62      4.48%     63.68% |          73      5.27%     68.95% |          62      4.48%     73.43% |          67      4.84%     78.27% |          64      4.62%     82.89% |          71      5.13%     88.01% |          91      6.57%     94.58% |          75      5.42%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Store::total         1385                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Inv |       15314      6.26%      6.26% |       15191      6.21%     12.46% |       15336      6.27%     18.73% |       15320      6.26%     24.99% |       15300      6.25%     31.24% |       15420      6.30%     37.54% |       15461      6.32%     43.86% |       15388      6.29%     50.14% |       15275      6.24%     56.39% |       15260      6.23%     62.62% |       15344      6.27%     68.89% |       15330      6.26%     75.15% |       15187      6.21%     81.36% |       15105      6.17%     87.53% |       15231      6.22%     93.75% |       15290      6.25%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Inv::total       244752                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.L1_Replacement |        1899     28.87%     28.87% |         391      5.94%     34.81% |         306      4.65%     39.46% |         297      4.52%     43.98% |         338      5.14%     49.12% |         341      5.18%     54.30% |         283      4.30%     58.60% |         275      4.18%     62.79% |         361      5.49%     68.27% |         344      5.23%     73.50% |         242      3.68%     77.18% |         232      3.53%     80.71% |         296      4.50%     85.21% |         393      5.97%     91.18% |         329      5.00%     96.18% |         251      3.82%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.L1_Replacement::total         6578                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Fwd_GETX |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Fwd_GETX::total            1                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Fwd_GETS |           5     20.00%     20.00% |          12     48.00%     68.00% |           2      8.00%     76.00% |           1      4.00%     80.00% |           1      4.00%     84.00% |           4     16.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Fwd_GETS::total           25                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Load |     6453322     63.11%     63.11% |      250968      2.45%     65.56% |      251959      2.46%     68.03% |      251245      2.46%     70.48% |      251727      2.46%     72.95% |      251054      2.46%     75.40% |      251010      2.45%     77.86% |      251289      2.46%     80.31% |      252007      2.46%     82.78% |      251984      2.46%     85.24% |      251040      2.45%     87.70% |      252133      2.47%     90.16% |      251718      2.46%     92.62% |      251734      2.46%     95.09% |      251078      2.46%     97.54% |      251488      2.46%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Load::total     10225756                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Store |     8448767     76.61%     76.61% |      171908      1.56%     78.17% |      171944      1.56%     79.73% |      171921      1.56%     81.29% |      171948      1.56%     82.85% |      171906      1.56%     84.41% |      171914      1.56%     85.97% |      171922      1.56%     87.53% |      171964      1.56%     89.09% |      171946      1.56%     90.65% |      171951      1.56%     92.20% |      171960      1.56%     93.76% |      171952      1.56%     95.32% |      171944      1.56%     96.88% |      171918      1.56%     98.44% |      171920      1.56%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Store::total     11027785                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Inv |        8157      6.45%      6.45% |        7885      6.24%     12.69% |        7875      6.23%     18.92% |        7853      6.21%     25.13% |        7902      6.25%     31.38% |        7977      6.31%     37.70% |        7948      6.29%     43.98% |        7940      6.28%     50.26% |        7906      6.25%     56.52% |        7893      6.24%     62.76% |        7858      6.22%     68.98% |        7862      6.22%     75.20% |        7802      6.17%     81.37% |        7826      6.19%     87.56% |        7844      6.21%     93.77% |        7877      6.23%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Inv::total       126405                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.L1_Replacement |      375837    100.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.L1_Replacement::total       375847                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Fwd_GETX |          63     48.46%     48.46% |           4      3.08%     51.54% |           5      3.85%     55.38% |           5      3.85%     59.23% |           5      3.85%     63.08% |           4      3.08%     66.15% |           5      3.85%     70.00% |           4      3.08%     73.08% |           5      3.85%     76.92% |           5      3.85%     80.77% |           5      3.85%     84.62% |           5      3.85%     88.46% |           5      3.85%     92.31% |           4      3.08%     95.38% |           4      3.08%     98.46% |           2      1.54%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Fwd_GETX::total          130                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Fwd_GETS |         154     98.09%     98.09% |           0      0.00%     98.09% |           0      0.00%     98.09% |           0      0.00%     98.09% |           0      0.00%     98.09% |           0      0.00%     98.09% |           0      0.00%     98.09% |           0      0.00%     98.09% |           0      0.00%     98.09% |           0      0.00%     98.09% |           0      0.00%     98.09% |           0      0.00%     98.09% |           0      0.00%     98.09% |           0      0.00%     98.09% |           2      1.27%     99.36% |           1      0.64%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Fwd_GETS::total          157                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.Data_Exclusive |       17621      6.91%      6.91% |       15884      6.23%     13.14% |       15808      6.20%     19.34% |       15842      6.21%     25.55% |       15813      6.20%     31.75% |       15873      6.22%     37.98% |       15876      6.23%     44.20% |       15849      6.22%     50.42% |       15782      6.19%     56.61% |       15807      6.20%     62.80% |       15782      6.19%     68.99% |       15788      6.19%     75.18% |       15783      6.19%     81.37% |       15805      6.20%     87.57% |       15866      6.22%     93.79% |       15827      6.21%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.Data_Exclusive::total       255006                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.DataS_fromL1 |           1      0.55%      0.55% |          11      6.04%      6.59% |          21     11.54%     18.13% |          18      9.89%     28.02% |          10      5.49%     33.52% |          10      5.49%     39.01% |          13      7.14%     46.15% |           9      4.95%     51.10% |          10      5.49%     56.59% |          10      5.49%     62.09% |          10      5.49%     67.58% |          12      6.59%     74.18% |          11      6.04%     80.22% |          11      6.04%     86.26% |          13      7.14%     93.41% |          12      6.59%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.DataS_fromL1::total          182                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.Data_all_Acks |        3576     29.74%     29.74% |         553      4.60%     34.34% |         552      4.59%     38.93% |         558      4.64%     43.57% |         565      4.70%     48.27% |         560      4.66%     52.93% |         562      4.67%     57.61% |         565      4.70%     62.31% |         565      4.70%     67.00% |         565      4.70%     71.70% |         567      4.72%     76.42% |         567      4.72%     81.14% |         568      4.72%     85.86% |         568      4.72%     90.58% |         568      4.72%     95.31% |         564      4.69%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.Data_all_Acks::total        12023                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IM.Data |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IM.Data::total            1                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IM.Data_all_Acks |      384126     76.48%     76.48% |        7889      1.57%     78.05% |        7872      1.57%     79.62% |        7874      1.57%     81.18% |        7863      1.57%     82.75% |        7891      1.57%     84.32% |        7885      1.57%     85.89% |        7868      1.57%     87.46% |        7868      1.57%     89.02% |        7873      1.57%     90.59% |        7869      1.57%     92.16% |        7865      1.57%     93.72% |        7867      1.57%     95.29% |        7874      1.57%     96.86% |        7894      1.57%     98.43% |        7888      1.57%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IM.Data_all_Acks::total       502266                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.SM.Ack |          22     26.83%     26.83% |           2      2.44%     29.27% |           2      2.44%     31.71% |           2      2.44%     34.15% |           2      2.44%     36.59% |           2      2.44%     39.02% |           2      2.44%     41.46% |           2      2.44%     43.90% |           2      2.44%     46.34% |           2      2.44%     48.78% |           2      2.44%     51.22% |           2      2.44%     53.66% |           2      2.44%     56.10% |           2      2.44%     58.54% |          17     20.73%     79.27% |          17     20.73%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.SM.Ack::total           82                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.SM.Ack_all |          16     33.33%     33.33% |           2      4.17%     37.50% |           2      4.17%     41.67% |           2      4.17%     45.83% |           2      4.17%     50.00% |           2      4.17%     54.17% |           2      4.17%     58.33% |           2      4.17%     62.50% |           2      4.17%     66.67% |           2      4.17%     70.83% |           2      4.17%     75.00% |           2      4.17%     79.17% |           2      4.17%     83.33% |           2      4.17%     87.50% |           3      6.25%     93.75% |           3      6.25%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.SM.Ack_all::total           48                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.Inv |           0      0.00%      0.00% |           2     20.00%     20.00% |           0      0.00%     20.00% |           1     10.00%     30.00% |           1     10.00%     40.00% |           0      0.00%     40.00% |           0      0.00%     40.00% |           0      0.00%     40.00% |           2     20.00%     60.00% |           0      0.00%     60.00% |           1     10.00%     70.00% |           0      0.00%     70.00% |           1     10.00%     80.00% |           2     20.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.Inv::total           10                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.WB_Ack |      377736     98.78%     98.78% |         389      0.10%     98.88% |         307      0.08%     98.96% |         297      0.08%     99.04% |         338      0.09%     99.12% |         341      0.09%     99.21% |         284      0.07%     99.29% |         276      0.07%     99.36% |         359      0.09%     99.45% |         345      0.09%     99.54% |         241      0.06%     99.61% |         233      0.06%     99.67% |         296      0.08%     99.75% |         391      0.10%     99.85% |         331      0.09%     99.93% |         251      0.07%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.WB_Ack::total       382415                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.SINK_WB_ACK.WB_Ack |           0      0.00%      0.00% |           2     20.00%     20.00% |           0      0.00%     20.00% |           1     10.00%     30.00% |           1     10.00%     40.00% |           0      0.00%     40.00% |           0      0.00%     40.00% |           0      0.00%     40.00% |           2     20.00%     60.00% |           0      0.00%     60.00% |           1     10.00%     70.00% |           0      0.00%     70.00% |           1     10.00%     80.00% |           2     20.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.SINK_WB_ACK.WB_Ack::total           10                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_GET_INSTR        12562      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_GETS       256562      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_GETX       502581      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_UPGRADE           47      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_PUTX       382415      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_PUTX_old           20      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L2_Replacement       375915      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L2_Replacement_clean       380215      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.Mem_Data       760225      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.Mem_Ack       756130      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.WB_Data       126562      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.WB_Data_clean           35      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.Ack         8025      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.Ack_all       247755      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.Unblock          182      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.Exclusive_Unblock       757320      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.NP.L1_GET_INSTR         3495      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.NP.L1_GETS       254641      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.NP.L1_GETX       502089      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.NP.L1_PUTX_old           10      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_GET_INSTR         3878      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_GETS          370      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_GETX            2      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_UPGRADE           47      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L2_Replacement          110      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L2_Replacement_clean         2893      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M.L1_GET_INSTR            1      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M.L1_GETS          370      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M.L1_GETX           45      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M.L2_Replacement       375764      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M.L2_Replacement_clean         6196      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.L1_GETS          182      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.L1_GETX          131      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.L1_PUTX       382415      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.L2_Replacement           41      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.L2_Replacement_clean       371126      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M_I.L1_GET_INSTR          964      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M_I.L1_GETS          868      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M_I.L1_GETX          205      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M_I.Mem_Ack       756130      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_I.WB_Data           40      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_I.Ack_all            1      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MCT_I.L1_PUTX_old           10      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MCT_I.WB_Data       126365      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MCT_I.WB_Data_clean           10      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MCT_I.Ack_all       244751      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.I_I.L1_GET_INSTR            5      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.I_I.Ack         7833      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.I_I.Ack_all         2893      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.S_I.Ack          192      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.S_I.Ack_all          110      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.ISS.L1_GETS            5      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.ISS.Mem_Data       254636      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.IS.L1_GET_INSTR         4219      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.IS.L1_GETS           50      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.IS.Mem_Data         3500      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.IM.L1_GETX           14      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.IM.Mem_Data       502089      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS_MB.L1_GETS           20      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS_MB.Exclusive_Unblock           49      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_MB.L1_GETS            2      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_MB.L1_GETX           95      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_MB.Exclusive_Unblock       757271      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IIB.L1_GETS           53      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IIB.WB_Data            3      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IIB.Unblock          179      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IB.L1_GETS            1      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IB.WB_Data          154      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IB.WB_Data_clean           25      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_SB.Unblock            3      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::bucket_size          256                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::max_bucket         2559                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::samples     24664199                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::mean     5.250647                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::gmean     1.063777                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::stdev    44.481764                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr |    24411965     98.98%     98.98% |      209703      0.85%     99.83% |       36124      0.15%     99.97% |        1933      0.01%     99.98% |        3028      0.01%     99.99% |        1338      0.01%    100.00% |         108      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::total     24664199                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::samples     24408581                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::mean            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::gmean            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr |           0      0.00%      0.00% |    24408581    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::total     24408581                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::bucket_size          256                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::max_bucket         2559                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::samples       255618                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::mean   411.138562                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::gmean   389.727013                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::stdev   156.347677                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr |        3384      1.32%      1.32% |      209703     82.04%     83.36% |       36124     14.13%     97.49% |        1933      0.76%     98.25% |        3028      1.18%     99.43% |        1338      0.52%     99.96% |         108      0.04%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::total       255618                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::bucket_size          256                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::max_bucket         2559                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::samples      7528556                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::mean    20.212476                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::gmean     1.450063                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::stdev    82.434806                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr |     7373293     97.94%     97.94% |      109033      1.45%     99.39% |       38906      0.52%     99.90% |        2638      0.04%     99.94% |        3913      0.05%     99.99% |         534      0.01%    100.00% |         239      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::total      7528556                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::samples      7027190                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::mean     1.000005                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::gmean     1.000004                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::stdev     0.002295                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr |           0      0.00%      0.00% |     7027153    100.00%    100.00% |          37      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::total      7027190                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::bucket_size          256                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::max_bucket         2559                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::samples       501366                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::mean   289.496160                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::gmean   265.080158                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::stdev   156.059320                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr |      346103     69.03%     69.03% |      109033     21.75%     90.78% |       38906      7.76%     98.54% |        2638      0.53%     99.07% |        3913      0.78%     99.85% |         534      0.11%     99.95% |         239      0.05%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::total       501366                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::bucket_size          256                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::max_bucket         2559                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::samples     13748665                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::mean     1.165224                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::gmean     1.004169                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::stdev     7.366241                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr |    13745756     99.98%     99.98% |        2424      0.02%    100.00% |         393      0.00%    100.00% |          58      0.00%    100.00% |          28      0.00%    100.00% |           6      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::total     13748665                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::samples     13737072                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::mean            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::gmean            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |    13737072    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::total     13737072                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size          256                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket         2559                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::samples        11593                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::mean   196.946174                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::gmean   138.902853                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::stdev   161.216901                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr |        8684     74.91%     74.91% |        2424     20.91%     95.82% |         393      3.39%     99.21% |          58      0.50%     99.71% |          28      0.24%     99.95% |           6      0.05%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::total        11593                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::bucket_size          128                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::max_bucket         1279                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::samples      4002270                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::mean     1.036603                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::gmean     1.001112                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::stdev     2.733505                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr |     4001832     99.99%     99.99% |         403      0.01%    100.00% |          25      0.00%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::total      4002270                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::samples      4001391                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::mean            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::gmean            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr |           0      0.00%      0.00% |     4001391    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::total      4001391                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::bucket_size          128                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::max_bucket         1279                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::samples          879                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::mean   167.659841                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::gmean   157.404311                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::stdev    79.117004                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr |         441     50.17%     50.17% |         403     45.85%     96.02% |          25      2.84%     98.86% |           4      0.46%     99.32% |           0      0.00%     99.32% |           3      0.34%     99.66% |           0      0.00%     99.66% |           3      0.34%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::total          879                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::bucket_size          128                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::max_bucket         1279                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::samples          329                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::mean    53.054711                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::gmean     2.710342                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::stdev   190.419474                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr |         306     93.01%     93.01% |           4      1.22%     94.22% |           6      1.82%     96.05% |           1      0.30%     96.35% |           2      0.61%     96.96% |           1      0.30%     97.26% |           2      0.61%     97.87% |           1      0.30%     98.18% |           2      0.61%     98.78% |           4      1.22%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::total          329                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::samples          260                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::mean            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::gmean            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr |           0      0.00%      0.00% |         260    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::total          260                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size          128                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket         1279                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::samples           69                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::mean   249.202899                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::gmean   116.067171                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::stdev   354.257865                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr |          46     66.67%     66.67% |           4      5.80%     72.46% |           6      8.70%     81.16% |           1      1.45%     82.61% |           2      2.90%     85.51% |           1      1.45%     86.96% |           2      2.90%     89.86% |           1      1.45%     91.30% |           2      2.90%     94.20% |           4      5.80%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::total           69                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::samples          329                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::mean            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::gmean            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr |           0      0.00%      0.00% |         329    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::total          329                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::samples          329                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::mean            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::gmean            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr |           0      0.00%      0.00% |         329    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::total          329                       (Unspecified)
board.cache_hierarchy.ruby_system.directory_controllers.power_state.pwrStateResidencyTicks::UNDEFINED  59523680403                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.directory_controllers.requestToDir.m_msg_count       760225                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.directory_controllers.requestToDir.m_buf_msgs     0.004253                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.directory_controllers.requestToMemory.m_msg_count      1262505                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.directory_controllers.requestToMemory.m_buf_msgs     0.007095                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.directory_controllers.requestToMemory.m_stall_time      1907217                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.directory_controllers.requestToMemory.m_avg_stall_time     1.510661                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.directory_controllers.responseFromDir.m_msg_count      1516355                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.directory_controllers.responseFromDir.m_buf_msgs     0.008483                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.directory_controllers.responseFromMemory.m_msg_count      1262505                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.directory_controllers.responseFromMemory.m_buf_msgs     0.012080                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.directory_controllers.responseToDir.m_msg_count       756130                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.directory_controllers.responseToDir.m_buf_msgs     0.004230                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers0.fullyBusyCycles           38                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::samples       809685                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::mean     0.047112                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::stdev     0.535433                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::0-15       809673    100.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::16-31            5      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::32-47            3      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::48-63            1      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::80-95            1      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::112-127            2      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::total       809685                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.L1Dcache.m_demand_hits     24059601                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.L1Dcache.m_demand_misses       401774                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.L1Dcache.m_demand_accesses     24461375                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.L1Icache.m_demand_hits      9345157                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.L1Icache.m_demand_misses         3566                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.L1Icache.m_demand_accesses      9348723                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.mandatoryQueue.m_msg_count     33810098                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers0.mandatoryQueue.m_buf_msgs     0.189148                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers0.mandatoryQueue.m_stall_time          333                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.l1_controllers0.mandatoryQueue.m_avg_stall_time     0.000010                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.l1_controllers0.power_state.pwrStateResidencyTicks::UNDEFINED  59523680403                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.requestFromL1Cache.m_msg_count       783076                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers0.requestFromL1Cache.m_buf_msgs     0.008762                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers0.requestToL1Cache.m_msg_count        26586                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers0.requestToL1Cache.m_buf_msgs     0.000149                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers0.responseFromL1Cache.m_msg_count        26745                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers0.responseFromL1Cache.m_buf_msgs     0.000299                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers0.responseToL1Cache.m_msg_count       783099                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers0.responseToL1Cache.m_buf_msgs     0.004381                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED  59523680403                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers0.unblockFromL1Cache.m_msg_count       401764                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers0.unblockFromL1Cache.m_buf_msgs     0.002248                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers1.fullyBusyCycles            7                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::samples        48373                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::mean     0.815414                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::stdev     2.243456                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::0-15        48341     99.93%     99.93% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::16-31           21      0.04%     99.98% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::32-47            4      0.01%     99.99% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::48-63            1      0.00%     99.99% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::96-111            4      0.01%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::112-127            2      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::total        48373                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.L1Dcache.m_demand_hits       759714                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.L1Dcache.m_demand_misses        23805                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.L1Dcache.m_demand_accesses       783519                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.L1Icache.m_demand_hits       292398                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.L1Icache.m_demand_misses          534                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.L1Icache.m_demand_accesses       292932                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.mandatoryQueue.m_msg_count      1076451                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers1.mandatoryQueue.m_buf_msgs     0.006022                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers1.power_state.pwrStateResidencyTicks::UNDEFINED  59523680403                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.requestFromL1Cache.m_msg_count        24730                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers1.requestFromL1Cache.m_buf_msgs     0.000277                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers1.requestToL1Cache.m_msg_count        23641                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers1.requestToL1Cache.m_buf_msgs     0.000132                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers1.responseFromL1Cache.m_msg_count        23653                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers1.responseFromL1Cache.m_buf_msgs     0.000265                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers1.responseToL1Cache.m_msg_count        24732                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers1.responseToL1Cache.m_buf_msgs     0.000138                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED  59523680403                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers1.unblockFromL1Cache.m_msg_count        23786                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers1.unblockFromL1Cache.m_buf_msgs     0.000133                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers10.fullyBusyCycles           13                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.delayHistogram::samples        48230                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.delayHistogram::mean     0.929131                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.delayHistogram::stdev     2.320286                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.delayHistogram::0-15        48109     99.75%     99.75% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.delayHistogram::16-31          112      0.23%     99.98% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.delayHistogram::32-47            6      0.01%     99.99% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.delayHistogram::48-63            2      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.delayHistogram::64-79            1      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.delayHistogram::total        48230                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.L1Dcache.m_demand_hits       756869                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.L1Dcache.m_demand_misses        23694                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.L1Dcache.m_demand_accesses       780563                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.L1Icache.m_demand_hits       290974                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.L1Icache.m_demand_misses          536                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.L1Icache.m_demand_accesses       291510                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.mandatoryQueue.m_msg_count      1072073                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers10.mandatoryQueue.m_buf_msgs     0.005998                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers10.power_state.pwrStateResidencyTicks::UNDEFINED  59523680403                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers10.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.requestFromL1Cache.m_msg_count        24472                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers10.requestFromL1Cache.m_buf_msgs     0.000274                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers10.requestToL1Cache.m_msg_count        23756                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers10.requestToL1Cache.m_buf_msgs     0.000133                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers10.responseFromL1Cache.m_msg_count        23756                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers10.responseFromL1Cache.m_buf_msgs     0.000266                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers10.responseToL1Cache.m_msg_count        24474                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers10.responseToL1Cache.m_buf_msgs     0.000137                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers10.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED  59523680403                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers10.unblockFromL1Cache.m_msg_count        23663                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers10.unblockFromL1Cache.m_buf_msgs     0.000132                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers11.fullyBusyCycles           10                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.delayHistogram::samples        48216                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.delayHistogram::mean     0.946117                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.delayHistogram::stdev     2.322304                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.delayHistogram::0-15        48085     99.73%     99.73% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.delayHistogram::16-31          123      0.26%     99.98% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.delayHistogram::32-47            6      0.01%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.delayHistogram::48-63            1      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.delayHistogram::80-95            1      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.delayHistogram::total        48216                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.L1Dcache.m_demand_hits       754435                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.L1Dcache.m_demand_misses        23697                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.L1Dcache.m_demand_accesses       778132                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.L1Icache.m_demand_hits       287818                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.L1Icache.m_demand_misses          537                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.L1Icache.m_demand_accesses       288355                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.mandatoryQueue.m_msg_count      1066487                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers11.mandatoryQueue.m_buf_msgs     0.005966                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers11.power_state.pwrStateResidencyTicks::UNDEFINED  59523680403                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers11.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.requestFromL1Cache.m_msg_count        24467                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers11.requestFromL1Cache.m_buf_msgs     0.000274                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers11.requestToL1Cache.m_msg_count        23747                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers11.requestToL1Cache.m_buf_msgs     0.000133                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers11.responseFromL1Cache.m_msg_count        23747                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers11.responseFromL1Cache.m_buf_msgs     0.000266                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers11.responseToL1Cache.m_msg_count        24469                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers11.responseToL1Cache.m_buf_msgs     0.000137                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers11.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED  59523680403                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers11.unblockFromL1Cache.m_msg_count        23667                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers11.unblockFromL1Cache.m_buf_msgs     0.000132                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers12.fullyBusyCycles           14                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.delayHistogram::samples        48075                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.delayHistogram::mean     0.976058                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.delayHistogram::stdev     2.332188                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.delayHistogram::0-15        47934     99.71%     99.71% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.delayHistogram::16-31          137      0.28%     99.99% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.delayHistogram::32-47            4      0.01%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.delayHistogram::total        48075                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.L1Dcache.m_demand_hits       748447                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.L1Dcache.m_demand_misses        23694                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.L1Dcache.m_demand_accesses       772141                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.L1Icache.m_demand_hits       279340                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.L1Icache.m_demand_misses          537                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.L1Icache.m_demand_accesses       279877                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.mandatoryQueue.m_msg_count      1052018                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers12.mandatoryQueue.m_buf_msgs     0.005885                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers12.power_state.pwrStateResidencyTicks::UNDEFINED  59523680403                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers12.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.requestFromL1Cache.m_msg_count        24528                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers12.requestFromL1Cache.m_buf_msgs     0.000274                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers12.requestToL1Cache.m_msg_count        23545                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers12.requestToL1Cache.m_buf_msgs     0.000132                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers12.responseFromL1Cache.m_msg_count        23545                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers12.responseFromL1Cache.m_buf_msgs     0.000263                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers12.responseToL1Cache.m_msg_count        24530                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers12.responseToL1Cache.m_buf_msgs     0.000137                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers12.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED  59523680403                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers12.unblockFromL1Cache.m_msg_count        23663                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers12.unblockFromL1Cache.m_buf_msgs     0.000132                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers13.fullyBusyCycles           11                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.delayHistogram::samples        48142                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.delayHistogram::mean     1.002036                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.delayHistogram::stdev     2.411577                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.delayHistogram::0-15        47956     99.61%     99.61% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.delayHistogram::16-31          183      0.38%     99.99% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.delayHistogram::32-47            3      0.01%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.delayHistogram::total        48142                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.L1Dcache.m_demand_hits       748971                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.L1Dcache.m_demand_misses        23723                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.L1Dcache.m_demand_accesses       772694                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.L1Icache.m_demand_hits       280614                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.L1Icache.m_demand_misses          537                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.L1Icache.m_demand_accesses       281151                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.mandatoryQueue.m_msg_count      1053845                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers13.mandatoryQueue.m_buf_msgs     0.005896                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers13.power_state.pwrStateResidencyTicks::UNDEFINED  59523680403                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers13.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.requestFromL1Cache.m_msg_count        24653                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers13.requestFromL1Cache.m_buf_msgs     0.000276                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers13.requestToL1Cache.m_msg_count        23487                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers13.requestToL1Cache.m_buf_msgs     0.000131                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers13.responseFromL1Cache.m_msg_count        23487                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers13.responseFromL1Cache.m_buf_msgs     0.000263                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers13.responseToL1Cache.m_msg_count        24655                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers13.responseToL1Cache.m_buf_msgs     0.000138                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers13.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED  59523680403                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers13.unblockFromL1Cache.m_msg_count        23692                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers13.unblockFromL1Cache.m_buf_msgs     0.000133                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers14.fullyBusyCycles           11                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.delayHistogram::samples        48322                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.delayHistogram::mean     0.997972                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.delayHistogram::stdev     2.412594                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.delayHistogram::0-15        48172     99.69%     99.69% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.delayHistogram::16-31          145      0.30%     99.99% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.delayHistogram::32-47            3      0.01%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.delayHistogram::48-63            1      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.delayHistogram::64-79            1      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.delayHistogram::total        48322                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.L1Dcache.m_demand_hits       746315                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.L1Dcache.m_demand_misses        23805                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.L1Dcache.m_demand_accesses       770120                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.L1Icache.m_demand_hits       277276                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.L1Icache.m_demand_misses          539                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.L1Icache.m_demand_accesses       277815                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.mandatoryQueue.m_msg_count      1047935                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers14.mandatoryQueue.m_buf_msgs     0.005863                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers14.power_state.pwrStateResidencyTicks::UNDEFINED  59523680403                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers14.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.requestFromL1Cache.m_msg_count        24675                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers14.requestFromL1Cache.m_buf_msgs     0.000276                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers14.requestToL1Cache.m_msg_count        23630                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers14.requestToL1Cache.m_buf_msgs     0.000132                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers14.responseFromL1Cache.m_msg_count        23632                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers14.responseFromL1Cache.m_buf_msgs     0.000264                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers14.responseToL1Cache.m_msg_count        24692                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers14.responseToL1Cache.m_buf_msgs     0.000138                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers14.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED  59523680403                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers14.unblockFromL1Cache.m_msg_count        23776                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers14.unblockFromL1Cache.m_buf_msgs     0.000133                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers15.fullyBusyCycles           13                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.delayHistogram::samples        48279                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.delayHistogram::mean     1.030800                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.delayHistogram::stdev     2.455930                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.delayHistogram::0-15        48101     99.63%     99.63% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.delayHistogram::16-31          174      0.36%     99.99% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.delayHistogram::32-47            3      0.01%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.delayHistogram::48-63            1      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.delayHistogram::total        48279                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.L1Dcache.m_demand_hits       746895                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.L1Dcache.m_demand_misses        23757                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.L1Dcache.m_demand_accesses       770652                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.L1Icache.m_demand_hits       278522                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.L1Icache.m_demand_misses          537                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.L1Icache.m_demand_accesses       279059                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.mandatoryQueue.m_msg_count      1049711                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers15.mandatoryQueue.m_buf_msgs     0.005873                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers15.power_state.pwrStateResidencyTicks::UNDEFINED  59523680403                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers15.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.requestFromL1Cache.m_msg_count        24545                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers15.requestFromL1Cache.m_buf_msgs     0.000275                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers15.requestToL1Cache.m_msg_count        23717                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers15.requestToL1Cache.m_buf_msgs     0.000133                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers15.responseFromL1Cache.m_msg_count        23718                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers15.responseFromL1Cache.m_buf_msgs     0.000265                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers15.responseToL1Cache.m_msg_count        24562                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers15.responseToL1Cache.m_buf_msgs     0.000137                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers15.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED  59523680403                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers15.unblockFromL1Cache.m_msg_count        23730                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers15.unblockFromL1Cache.m_buf_msgs     0.000133                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers2.fullyBusyCycles           14                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::samples        48329                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::mean     0.796209                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::stdev     2.097690                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::0-15        48300     99.94%     99.94% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::16-31           22      0.05%     99.99% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::32-47            1      0.00%     99.99% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::48-63            2      0.00%     99.99% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::80-95            1      0.00%     99.99% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::96-111            3      0.01%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::total        48329                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.L1Dcache.m_demand_hits       764031                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.L1Dcache.m_demand_misses        23722                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.L1Dcache.m_demand_accesses       787753                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.L1Icache.m_demand_hits       298746                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.L1Icache.m_demand_misses          533                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.L1Icache.m_demand_accesses       299279                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.mandatoryQueue.m_msg_count      1087032                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers2.mandatoryQueue.m_buf_msgs     0.006081                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers2.power_state.pwrStateResidencyTicks::UNDEFINED  59523680403                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers2.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.requestFromL1Cache.m_msg_count        24562                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers2.requestFromL1Cache.m_buf_msgs     0.000275                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers2.requestToL1Cache.m_msg_count        23765                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers2.requestToL1Cache.m_buf_msgs     0.000133                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers2.responseFromL1Cache.m_msg_count        23767                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers2.responseFromL1Cache.m_buf_msgs     0.000266                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers2.responseToL1Cache.m_msg_count        24564                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers2.responseToL1Cache.m_buf_msgs     0.000137                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED  59523680403                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers2.unblockFromL1Cache.m_msg_count        23703                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers2.unblockFromL1Cache.m_buf_msgs     0.000133                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers3.fullyBusyCycles           11                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::samples        48322                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::mean     0.815653                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::stdev     2.176043                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::0-15        48271     99.89%     99.89% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::16-31           41      0.08%     99.98% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::32-47            5      0.01%     99.99% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::64-79            1      0.00%     99.99% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::80-95            2      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::96-111            2      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::total        48322                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.L1Dcache.m_demand_hits       761374                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.L1Dcache.m_demand_misses        23759                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.L1Dcache.m_demand_accesses       785133                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.L1Icache.m_demand_hits       294820                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.L1Icache.m_demand_misses          535                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.L1Icache.m_demand_accesses       295355                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.mandatoryQueue.m_msg_count      1080488                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers3.mandatoryQueue.m_buf_msgs     0.006045                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers3.power_state.pwrStateResidencyTicks::UNDEFINED  59523680403                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers3.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.requestFromL1Cache.m_msg_count        24592                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers3.requestFromL1Cache.m_buf_msgs     0.000275                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers3.requestToL1Cache.m_msg_count        23728                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers3.requestToL1Cache.m_buf_msgs     0.000133                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers3.responseFromL1Cache.m_msg_count        23729                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers3.responseFromL1Cache.m_buf_msgs     0.000265                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers3.responseToL1Cache.m_msg_count        24594                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers3.responseToL1Cache.m_buf_msgs     0.000138                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED  59523680403                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers3.unblockFromL1Cache.m_msg_count        23736                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers3.unblockFromL1Cache.m_buf_msgs     0.000133                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers4.fullyBusyCycles           14                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.delayHistogram::samples        48351                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.delayHistogram::mean     0.844657                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.delayHistogram::stdev     2.171052                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.delayHistogram::0-15        48293     99.88%     99.88% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.delayHistogram::16-31           51      0.11%     99.99% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.delayHistogram::32-47            1      0.00%     99.99% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.delayHistogram::48-63            2      0.00%     99.99% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.delayHistogram::80-95            3      0.01%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.delayHistogram::96-111            1      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.delayHistogram::total        48351                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.L1Dcache.m_demand_hits       765521                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.L1Dcache.m_demand_misses        23719                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.L1Dcache.m_demand_accesses       789240                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.L1Icache.m_demand_hits       301157                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.L1Icache.m_demand_misses          534                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.L1Icache.m_demand_accesses       301691                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.mandatoryQueue.m_msg_count      1090931                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers4.mandatoryQueue.m_buf_msgs     0.006103                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers4.power_state.pwrStateResidencyTicks::UNDEFINED  59523680403                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers4.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.requestFromL1Cache.m_msg_count        24592                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers4.requestFromL1Cache.m_buf_msgs     0.000275                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers4.requestToL1Cache.m_msg_count        23757                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers4.requestToL1Cache.m_buf_msgs     0.000133                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers4.responseFromL1Cache.m_msg_count        23758                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers4.responseFromL1Cache.m_buf_msgs     0.000266                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers4.responseToL1Cache.m_msg_count        24594                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers4.responseToL1Cache.m_buf_msgs     0.000138                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED  59523680403                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers4.unblockFromL1Cache.m_msg_count        23688                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers4.unblockFromL1Cache.m_buf_msgs     0.000133                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers5.fullyBusyCycles           14                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.delayHistogram::samples        48632                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.delayHistogram::mean     0.845657                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.delayHistogram::stdev     2.185500                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.delayHistogram::0-15        48582     99.90%     99.90% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.delayHistogram::16-31           41      0.08%     99.98% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.delayHistogram::32-47            3      0.01%     99.99% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.delayHistogram::48-63            1      0.00%     99.99% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.delayHistogram::64-79            4      0.01%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.delayHistogram::80-95            1      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.delayHistogram::total        48632                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.L1Dcache.m_demand_hits       770556                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.L1Dcache.m_demand_misses        23804                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.L1Dcache.m_demand_accesses       794360                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.L1Icache.m_demand_hits       309379                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.L1Icache.m_demand_misses          532                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.L1Icache.m_demand_accesses       309911                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.mandatoryQueue.m_msg_count      1104271                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers5.mandatoryQueue.m_buf_msgs     0.006178                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers5.power_state.pwrStateResidencyTicks::UNDEFINED  59523680403                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers5.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.requestFromL1Cache.m_msg_count        24677                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers5.requestFromL1Cache.m_buf_msgs     0.000276                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers5.requestToL1Cache.m_msg_count        23953                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers5.requestToL1Cache.m_buf_msgs     0.000134                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers5.responseFromL1Cache.m_msg_count        23957                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers5.responseFromL1Cache.m_buf_msgs     0.000268                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers5.responseToL1Cache.m_msg_count        24679                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers5.responseToL1Cache.m_buf_msgs     0.000138                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED  59523680403                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers5.unblockFromL1Cache.m_msg_count        23776                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers5.unblockFromL1Cache.m_buf_msgs     0.000133                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers6.fullyBusyCycles           11                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.delayHistogram::samples        48585                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.delayHistogram::mean     0.855038                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.delayHistogram::stdev     2.157800                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.delayHistogram::0-15        48522     99.87%     99.87% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.delayHistogram::16-31           57      0.12%     99.99% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.delayHistogram::32-47            3      0.01%     99.99% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.delayHistogram::48-63            1      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.delayHistogram::80-95            1      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.delayHistogram::96-111            1      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.delayHistogram::total        48585                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.L1Dcache.m_demand_hits       766261                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.L1Dcache.m_demand_misses        23804                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.L1Dcache.m_demand_accesses       790065                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.L1Icache.m_demand_hits       303384                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.L1Icache.m_demand_misses          534                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.L1Icache.m_demand_accesses       303918                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.mandatoryQueue.m_msg_count      1093983                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers6.mandatoryQueue.m_buf_msgs     0.006120                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers6.power_state.pwrStateResidencyTicks::UNDEFINED  59523680403                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers6.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.requestFromL1Cache.m_msg_count        24622                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers6.requestFromL1Cache.m_buf_msgs     0.000275                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers6.requestToL1Cache.m_msg_count        23961                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers6.requestToL1Cache.m_buf_msgs     0.000134                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers6.responseFromL1Cache.m_msg_count        23961                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers6.responseFromL1Cache.m_buf_msgs     0.000268                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers6.responseToL1Cache.m_msg_count        24624                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers6.responseToL1Cache.m_buf_msgs     0.000138                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED  59523680403                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers6.unblockFromL1Cache.m_msg_count        23776                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers6.unblockFromL1Cache.m_buf_msgs     0.000133                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers7.fullyBusyCycles            9                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.delayHistogram::samples        48449                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.delayHistogram::mean     0.894714                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.delayHistogram::stdev     2.253538                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.delayHistogram::0-15        48353     99.80%     99.80% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.delayHistogram::16-31           88      0.18%     99.98% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.delayHistogram::32-47            3      0.01%     99.99% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.delayHistogram::48-63            1      0.00%     99.99% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.delayHistogram::64-79            4      0.01%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.delayHistogram::total        48449                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.L1Dcache.m_demand_hits       763941                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.L1Dcache.m_demand_misses        23759                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.L1Dcache.m_demand_accesses       787700                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.L1Icache.m_demand_hits       300259                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.L1Icache.m_demand_misses          534                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.L1Icache.m_demand_accesses       300793                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.mandatoryQueue.m_msg_count      1088493                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers7.mandatoryQueue.m_buf_msgs     0.006089                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers7.power_state.pwrStateResidencyTicks::UNDEFINED  59523680403                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers7.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.requestFromL1Cache.m_msg_count        24569                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers7.requestFromL1Cache.m_buf_msgs     0.000275                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers7.requestToL1Cache.m_msg_count        23878                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers7.requestToL1Cache.m_buf_msgs     0.000134                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers7.responseFromL1Cache.m_msg_count        23878                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers7.responseFromL1Cache.m_buf_msgs     0.000267                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers7.responseToL1Cache.m_msg_count        24571                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers7.responseToL1Cache.m_buf_msgs     0.000137                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED  59523680403                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers7.unblockFromL1Cache.m_msg_count        23728                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers7.unblockFromL1Cache.m_buf_msgs     0.000133                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers8.fullyBusyCycles           18                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.delayHistogram::samples        48325                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.delayHistogram::mean     0.902969                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.delayHistogram::stdev     2.359740                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.delayHistogram::0-15        48212     99.77%     99.77% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.delayHistogram::16-31          103      0.21%     99.98% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.delayHistogram::32-47            2      0.00%     99.98% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.delayHistogram::48-63            5      0.01%     99.99% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.delayHistogram::64-79            1      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.delayHistogram::96-111            1      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.delayHistogram::112-127            1      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.delayHistogram::total        48325                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.L1Dcache.m_demand_hits       763870                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.L1Dcache.m_demand_misses        23693                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.L1Dcache.m_demand_accesses       787563                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.L1Icache.m_demand_hits       300541                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.L1Icache.m_demand_misses          534                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.L1Icache.m_demand_accesses       301075                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.mandatoryQueue.m_msg_count      1088638                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers8.mandatoryQueue.m_buf_msgs     0.006090                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers8.power_state.pwrStateResidencyTicks::UNDEFINED  59523680403                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers8.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.requestFromL1Cache.m_msg_count        24588                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers8.requestFromL1Cache.m_buf_msgs     0.000275                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers8.requestToL1Cache.m_msg_count        23735                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers8.requestToL1Cache.m_buf_msgs     0.000133                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers8.responseFromL1Cache.m_msg_count        23735                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers8.responseFromL1Cache.m_buf_msgs     0.000266                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers8.responseToL1Cache.m_msg_count        24590                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers8.responseToL1Cache.m_buf_msgs     0.000138                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers8.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED  59523680403                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers8.unblockFromL1Cache.m_msg_count        23662                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers8.unblockFromL1Cache.m_buf_msgs     0.000132                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers9.fullyBusyCycles            6                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.delayHistogram::samples        48309                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.delayHistogram::mean     0.928274                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.delayHistogram::stdev     2.371918                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.delayHistogram::0-15        48203     99.78%     99.78% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.delayHistogram::16-31           97      0.20%     99.98% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.delayHistogram::32-47            3      0.01%     99.99% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.delayHistogram::48-63            4      0.01%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.delayHistogram::96-111            1      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.delayHistogram::112-127            1      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.delayHistogram::total        48309                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.L1Dcache.m_demand_hits       760950                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.L1Dcache.m_demand_misses        23723                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.L1Dcache.m_demand_accesses       784673                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.L1Icache.m_demand_hits       296687                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.L1Icache.m_demand_misses          534                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.L1Icache.m_demand_accesses       297221                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.mandatoryQueue.m_msg_count      1081894                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers9.mandatoryQueue.m_buf_msgs     0.006053                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers9.power_state.pwrStateResidencyTicks::UNDEFINED  59523680403                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers9.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.requestFromL1Cache.m_msg_count        24602                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers9.requestFromL1Cache.m_buf_msgs     0.000275                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers9.requestToL1Cache.m_msg_count        23705                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers9.requestToL1Cache.m_buf_msgs     0.000133                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers9.responseFromL1Cache.m_msg_count        23705                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers9.responseFromL1Cache.m_buf_msgs     0.000265                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers9.responseToL1Cache.m_msg_count        24604                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers9.responseToL1Cache.m_buf_msgs     0.000138                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers9.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED  59523680403                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers9.unblockFromL1Cache.m_msg_count        23692                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers9.unblockFromL1Cache.m_buf_msgs     0.000133                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers.fullyBusyCycles         4017                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::samples      3808184                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::mean     1.413666                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::stdev    10.295019                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::0-1023      3808173    100.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::1024-2047            2      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::2048-3071            1      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::3072-4095            2      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::4096-5119            1      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::5120-6143            1      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::6144-7167            1      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::7168-8191            1      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::8192-9215            1      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::9216-10239            1      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::total      3808184                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.DirRequestFromL2Cache.m_msg_count       760225                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers.DirRequestFromL2Cache.m_buf_msgs     0.008506                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers.L1RequestFromL2Cache.m_msg_count       374532                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers.L1RequestFromL2Cache.m_buf_msgs     0.002095                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers.L1RequestToL2Cache.m_msg_count      1151950                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers.L1RequestToL2Cache.m_buf_msgs     0.006954                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers.L1RequestToL2Cache.m_stall_time     30325977                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.l2_controllers.L1RequestToL2Cache.m_stall_count         2237                       # Number of times messages were stalled (Count)
board.cache_hierarchy.ruby_system.l2_controllers.L1RequestToL2Cache.m_avg_stall_time    26.325775                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.l2_controllers.L2cache.m_demand_hits         4713                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.L2cache.m_demand_misses       764812                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.L2cache.m_demand_accesses       769525                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.power_state.pwrStateResidencyTicks::UNDEFINED  59523680403                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l2_controllers.responseFromL2Cache.m_msg_count      1903493                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers.responseFromL2Cache.m_buf_msgs     0.014905                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers.responseToL2Cache.m_msg_count      1898732                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers.responseToL2Cache.m_buf_msgs     0.010622                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers.unblockToL2Cache.m_msg_count       757502                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers.unblockToL2Cache.m_buf_msgs     0.004238                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.msg_count.Control     11689492                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_byte.Control     93515936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_count.Request_Control      3919500                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_byte.Request_Control     31356000                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_count.Response_Data     19874359                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_byte.Response_Data   1430953848                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_count.Response_Control     27785113                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_byte.Response_Control    222280904                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_count.Writeback_Data      7593664                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_byte.Writeback_Data    546743808                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_count.Writeback_Control        75264                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_byte.Writeback_Control       602112                       (Unspecified)
board.cache_hierarchy.ruby_system.network.int_links0.buffers0.m_msg_count       783076                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links0.buffers0.m_buf_msgs     0.004381                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links0.buffers1.m_msg_count      1907707                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links0.buffers1.m_buf_msgs     0.010672                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links0.buffers2.m_msg_count       750215                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links0.buffers2.m_buf_msgs     0.004197                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links1.buffers0.m_msg_count       807806                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links1.buffers0.m_buf_msgs     0.004519                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links1.buffers1.m_msg_count      1906975                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links1.buffers1.m_buf_msgs     0.010668                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links1.buffers2.m_msg_count       750899                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links1.buffers2.m_buf_msgs     0.004201                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links10.buffers0.m_msg_count      1029082                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links10.buffers0.m_buf_msgs     0.005757                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links10.buffers1.m_msg_count      1902499                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links10.buffers1.m_buf_msgs     0.010643                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links10.buffers2.m_msg_count       754940                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links10.buffers2.m_buf_msgs     0.004223                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links11.buffers0.m_msg_count      1053549                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links11.buffers0.m_buf_msgs     0.005894                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links11.buffers1.m_msg_count      1902053                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links11.buffers1.m_buf_msgs     0.010641                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links11.buffers2.m_msg_count       755401                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links11.buffers2.m_buf_msgs     0.004226                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links12.buffers0.m_msg_count      1078077                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links12.buffers0.m_buf_msgs     0.006031                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links12.buffers1.m_msg_count      1901338                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links12.buffers1.m_buf_msgs     0.010637                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links12.buffers2.m_msg_count       756060                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links12.buffers2.m_buf_msgs     0.004230                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links13.buffers0.m_msg_count      1102730                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links13.buffers0.m_buf_msgs     0.006169                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links13.buffers1.m_msg_count      1900444                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links13.buffers1.m_buf_msgs     0.010632                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links13.buffers2.m_msg_count       756806                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links13.buffers2.m_buf_msgs     0.004234                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links14.buffers0.m_msg_count      1127405                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links14.buffers0.m_buf_msgs     0.006307                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links14.buffers1.m_msg_count      1899629                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links14.buffers1.m_buf_msgs     0.010627                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links14.buffers2.m_msg_count       757489                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links14.buffers2.m_buf_msgs     0.004238                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links15.buffers0.m_msg_count      1151950                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links15.buffers0.m_buf_msgs     0.006444                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links15.buffers1.m_msg_count      1898785                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links15.buffers1.m_buf_msgs     0.010623                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links15.buffers2.m_msg_count       757502                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links15.buffers2.m_buf_msgs     0.004238                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links16.buffers0.m_msg_count       760225                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links16.buffers0.m_buf_msgs     0.004253                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links16.buffers1.m_msg_count      1903546                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links16.buffers1.m_buf_msgs     0.010649                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links16.buffers2.m_msg_count       374531                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links16.buffers2.m_buf_msgs     0.002095                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links17.buffers1.m_msg_count      2663771                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links17.buffers1.m_buf_msgs     0.014902                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links17.buffers2.m_msg_count       374531                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links17.buffers2.m_buf_msgs     0.002095                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links2.buffers0.m_msg_count       832368                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links2.buffers0.m_buf_msgs     0.004657                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links2.buffers1.m_msg_count      1906468                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links2.buffers1.m_buf_msgs     0.010666                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links2.buffers2.m_msg_count       751376                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links2.buffers2.m_buf_msgs     0.004204                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links3.buffers0.m_msg_count       856960                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links3.buffers0.m_buf_msgs     0.004794                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links3.buffers1.m_msg_count      1905889                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links3.buffers1.m_buf_msgs     0.010662                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links3.buffers2.m_msg_count       751924                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links3.buffers2.m_buf_msgs     0.004207                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links4.buffers0.m_msg_count       881552                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links4.buffers0.m_buf_msgs     0.004932                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links4.buffers1.m_msg_count      1905333                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links4.buffers1.m_buf_msgs     0.010659                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links4.buffers2.m_msg_count       752395                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links4.buffers2.m_buf_msgs     0.004209                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links5.buffers0.m_msg_count       906229                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links5.buffers0.m_buf_msgs     0.005070                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links5.buffers1.m_msg_count      1904894                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links5.buffers1.m_buf_msgs     0.010657                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links5.buffers2.m_msg_count       752758                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links5.buffers2.m_buf_msgs     0.004211                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links6.buffers0.m_msg_count       930851                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links6.buffers0.m_buf_msgs     0.005208                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links6.buffers1.m_msg_count      1904511                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links6.buffers1.m_buf_msgs     0.010655                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links6.buffers2.m_msg_count       753112                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links6.buffers2.m_buf_msgs     0.004213                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links7.buffers0.m_msg_count       955420                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links7.buffers0.m_buf_msgs     0.005345                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links7.buffers1.m_msg_count      1904112                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links7.buffers1.m_buf_msgs     0.010652                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links7.buffers2.m_msg_count       753501                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links7.buffers2.m_buf_msgs     0.004215                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links8.buffers0.m_msg_count       980008                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links8.buffers0.m_buf_msgs     0.005483                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links8.buffers1.m_msg_count      1903545                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links8.buffers1.m_buf_msgs     0.010649                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links8.buffers2.m_msg_count       753967                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links8.buffers2.m_buf_msgs     0.004218                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links9.buffers0.m_msg_count      1004610                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links9.buffers0.m_buf_msgs     0.005620                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links9.buffers1.m_msg_count      1902932                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links9.buffers1.m_buf_msgs     0.010646                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links9.buffers2.m_msg_count       754493                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links9.buffers2.m_buf_msgs     0.004221                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.power_state.pwrStateResidencyTicks::UNDEFINED  59523680403                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers0.percent_links_utilized     2.731356                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_count.Control::0       405340                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Control::0      3242720                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_count.Request_Control::2       375037                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Request_Control::2      3000296                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_count.Response_Data::1      1525817                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Response_Data::1    109858824                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_count.Response_Control::1      1156832                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_count.Response_Control::2       401764                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Response_Control::1      9254656                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Response_Control::2      3214112                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_count.Writeback_Data::0       375837                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_count.Writeback_Data::1         8157                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Writeback_Data::0     27060264                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Writeback_Data::1       587304                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_count.Writeback_Control::0         1899                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Writeback_Control::0        15192                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers1.m_msg_count       783099                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers1.m_buf_msgs     0.004381                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers0.port_buffers2.m_msg_count        26586                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers2.m_buf_msgs     0.000149                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers0.port_buffers3.m_msg_count       783076                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers3.m_buf_msgs     0.012991                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers0.port_buffers3.m_stall_time    512515305                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers3.m_avg_stall_time   654.489864                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers0.port_buffers4.m_msg_count      1907707                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers4.m_buf_msgs     0.010818                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers0.port_buffers4.m_stall_time      8635689                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers4.m_avg_stall_time     4.526738                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers0.port_buffers5.m_msg_count       750215                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers5.m_buf_msgs     0.004200                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers0.port_buffers5.m_stall_time       176823                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers5.m_avg_stall_time     0.235696                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED  59523680403                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.acc_link_utilization 2026142.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.link_utilization     1.133508                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.total_msg_count       809685                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.total_msg_bytes     32418280                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.total_data_msg_bytes     25940800                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.total_bw_sat_cy      1621300                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.avg_bandwidth         0.51                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.avg_useful_bandwidth         0.41                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.msg_count.Request_Control::2        26586                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.msg_bytes.Request_Control::2       212688                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.msg_count.Response_Data::1       405325                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.msg_bytes.Response_Data::1     29183400                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.msg_count.Response_Control::1       377774                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.msg_bytes.Response_Control::1      3022192                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.acc_link_utilization      7738443                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.link_utilization     4.329204                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.total_msg_count      3440998                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.total_msg_bytes    123815088                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.total_data_msg_bytes     96287104                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.total_msg_wait_time    521327817                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.total_bw_sat_cy      6054059                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.avg_msg_wait_time   151.504830                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.avg_bandwidth         1.94                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.avg_useful_bandwidth         1.51                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.msg_count.Control::0       405340                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.msg_bytes.Control::0      3242720                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.msg_count.Request_Control::2       348451                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.msg_bytes.Request_Control::2      2787608                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.msg_count.Response_Data::1      1120492                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.msg_bytes.Response_Data::1     80675424                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.msg_count.Response_Control::1       779058                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.msg_count.Response_Control::2       401764                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.msg_bytes.Response_Control::1      6232464                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.msg_bytes.Response_Control::2      3214112                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.msg_count.Writeback_Data::0       375837                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.msg_count.Writeback_Data::1         8157                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.msg_bytes.Writeback_Data::0     27060264                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.msg_bytes.Writeback_Data::1       587304                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.msg_count.Writeback_Control::0         1899                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.msg_bytes.Writeback_Control::0        15192                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.percent_links_utilized     2.184064                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_count.Control::0       429679                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_bytes.Control::0      3437432                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_count.Request_Control::2       348990                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_bytes.Request_Control::2      2791920                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_count.Response_Data::1      1120867                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_bytes.Response_Data::1     80702424                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_count.Response_Control::1       794796                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_count.Response_Control::2       425550                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_bytes.Response_Control::1      6358368                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_bytes.Response_Control::2      3404400                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_count.Writeback_Data::0       375837                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_count.Writeback_Data::1        16044                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_bytes.Writeback_Data::0     27060264                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_bytes.Writeback_Data::1      1155168                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_count.Writeback_Control::0         2290                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_bytes.Writeback_Control::0        18320                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers1.m_msg_count        24732                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers1.m_buf_msgs     0.000138                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers1.port_buffers2.m_msg_count        23641                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers2.m_buf_msgs     0.000132                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers1.port_buffers2.m_stall_time          333                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers2.m_avg_stall_time     0.014086                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers1.port_buffers3.m_msg_count       807806                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers3.m_buf_msgs     0.004709                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers1.port_buffers3.m_stall_time     11273382                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers3.m_avg_stall_time    13.955556                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers1.port_buffers4.m_msg_count      1906975                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers4.m_buf_msgs     0.010803                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers1.port_buffers4.m_stall_time      8029962                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers4.m_avg_stall_time     4.210838                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers1.port_buffers5.m_msg_count       750899                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers5.m_buf_msgs     0.004204                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers1.port_buffers5.m_stall_time       162837                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers5.m_avg_stall_time     0.216856                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED  59523680403                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.acc_link_utilization 121534.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.link_utilization     0.067991                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.total_msg_count        48373                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.total_msg_bytes      1944552                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.total_data_msg_bytes      1557568                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.total_msg_wait_time          333                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.total_bw_sat_cy        97348                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.avg_msg_wait_time     0.006884                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.avg_bandwidth         0.03                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.avg_useful_bandwidth         0.02                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_count.Request_Control::2        23641                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_bytes.Request_Control::2       189128                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_count.Response_Data::1        24337                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_bytes.Response_Data::1      1752264                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_count.Response_Control::1          395                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_bytes.Response_Control::1         3160                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.acc_link_utilization      7686484                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.link_utilization     4.300136                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.total_msg_count      3465680                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.total_msg_bytes    122983744                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.total_data_msg_bytes     95258304                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.total_msg_wait_time     19466181                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.total_bw_sat_cy      5986132                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.avg_msg_wait_time     5.616843                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.avg_bandwidth         1.92                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.avg_useful_bandwidth         1.49                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.msg_count.Control::0       429679                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.msg_bytes.Control::0      3437432                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.msg_count.Request_Control::2       325349                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.msg_bytes.Request_Control::2      2602792                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.msg_count.Response_Data::1      1096530                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.msg_bytes.Response_Data::1     78950160                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.msg_count.Response_Control::1       794401                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.msg_count.Response_Control::2       425550                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.msg_bytes.Response_Control::1      6355208                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.msg_bytes.Response_Control::2      3404400                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.msg_count.Writeback_Data::0       375837                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.msg_count.Writeback_Data::1        16044                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.msg_bytes.Writeback_Data::0     27060264                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.msg_bytes.Writeback_Data::1      1155168                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.msg_count.Writeback_Control::0         2290                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.msg_bytes.Writeback_Control::0        18320                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.percent_links_utilized     2.052939                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.msg_count.Control::0       648162                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.msg_bytes.Control::0      5185296                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.msg_count.Request_Control::2       139722                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.msg_bytes.Request_Control::2      1117776                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.msg_count.Response_Data::1       904924                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.msg_bytes.Response_Data::1     65154528                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.msg_count.Response_Control::1       934848                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.msg_count.Response_Control::2       638974                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.msg_bytes.Response_Control::1      7478784                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.msg_bytes.Response_Control::2      5111792                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.msg_count.Writeback_Data::0       375843                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.msg_count.Writeback_Data::1        87201                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.msg_bytes.Writeback_Data::0     27060696                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.msg_bytes.Writeback_Data::1      6278472                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.msg_count.Writeback_Control::0         5077                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.msg_bytes.Writeback_Control::0        40616                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.port_buffers1.m_msg_count        24474                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers10.port_buffers1.m_buf_msgs     0.000137                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers10.port_buffers2.m_msg_count        23756                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers10.port_buffers2.m_buf_msgs     0.000133                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers10.port_buffers2.m_stall_time          333                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers10.port_buffers2.m_avg_stall_time     0.014018                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers10.port_buffers3.m_msg_count      1029082                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers10.port_buffers3.m_buf_msgs     0.005919                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers10.port_buffers3.m_stall_time      9651006                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers10.port_buffers3.m_avg_stall_time     9.378267                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers10.port_buffers4.m_msg_count      1902499                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers10.port_buffers4.m_buf_msgs     0.010761                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers10.port_buffers4.m_stall_time      6977682                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers10.port_buffers4.m_avg_stall_time     3.667640                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers10.port_buffers5.m_msg_count       754940                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers10.port_buffers5.m_buf_msgs     0.004224                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers10.port_buffers5.m_stall_time        57276                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers10.port_buffers5.m_avg_stall_time     0.075868                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers10.power_state.pwrStateResidencyTicks::UNDEFINED  59523680403                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers10.throttle00.acc_link_utilization       121027                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers10.throttle00.link_utilization     0.067707                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers10.throttle00.total_msg_count        48230                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers10.throttle00.total_msg_bytes      1936432                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers10.throttle00.total_data_msg_bytes      1550592                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers10.throttle00.total_msg_wait_time          333                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers10.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers10.throttle00.total_bw_sat_cy        96912                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers10.throttle00.avg_msg_wait_time     0.006904                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers10.throttle00.avg_bandwidth         0.03                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers10.throttle00.avg_useful_bandwidth         0.02                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers10.throttle00.msg_count.Request_Control::2        23756                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle00.msg_bytes.Request_Control::2       190048                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle00.msg_count.Response_Data::1        24228                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle00.msg_bytes.Response_Data::1      1744416                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle00.msg_count.Response_Control::1          246                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle00.msg_bytes.Response_Control::1         1968                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle01.acc_link_utilization 7218220.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers10.throttle01.link_utilization     4.038170                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers10.throttle01.total_msg_count      3686521                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers10.throttle01.total_msg_bytes    115491528                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers10.throttle01.total_data_msg_bytes     85999360                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers10.throttle01.total_msg_wait_time     16685964                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers10.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers10.throttle01.total_bw_sat_cy      5390521                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers10.throttle01.avg_msg_wait_time     4.526209                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers10.throttle01.avg_bandwidth         1.81                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers10.throttle01.avg_useful_bandwidth         1.35                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers10.throttle01.msg_count.Control::0       648162                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle01.msg_bytes.Control::0      5185296                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle01.msg_count.Request_Control::2       115966                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle01.msg_bytes.Request_Control::2       927728                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle01.msg_count.Response_Data::1       880696                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle01.msg_bytes.Response_Data::1     63410112                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle01.msg_count.Response_Control::1       934602                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle01.msg_count.Response_Control::2       638974                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle01.msg_bytes.Response_Control::1      7476816                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle01.msg_bytes.Response_Control::2      5111792                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle01.msg_count.Writeback_Data::0       375843                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle01.msg_count.Writeback_Data::1        87201                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle01.msg_bytes.Writeback_Data::0     27060696                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle01.msg_bytes.Writeback_Data::1      6278472                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle01.msg_count.Writeback_Control::0         5077                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle01.msg_bytes.Writeback_Control::0        40616                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.percent_links_utilized     2.038365                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.msg_count.Control::0       672396                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.msg_bytes.Control::0      5379168                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.msg_count.Request_Control::2       116507                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.msg_bytes.Request_Control::2       932056                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.msg_count.Response_Data::1       880977                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.msg_bytes.Response_Data::1     63430344                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.msg_count.Response_Control::1       950482                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.msg_count.Response_Control::2       662641                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.msg_bytes.Response_Control::1      7603856                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.msg_bytes.Response_Control::2      5301128                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.msg_count.Writeback_Data::0       375844                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.msg_count.Writeback_Data::1        95063                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.msg_bytes.Writeback_Data::0     27060768                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.msg_bytes.Writeback_Data::1      6844536                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.msg_count.Writeback_Control::0         5309                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.msg_bytes.Writeback_Control::0        42472                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.port_buffers1.m_msg_count        24469                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers11.port_buffers1.m_buf_msgs     0.000137                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers11.port_buffers2.m_msg_count        23747                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers11.port_buffers2.m_buf_msgs     0.000133                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers11.port_buffers3.m_msg_count      1053549                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers11.port_buffers3.m_buf_msgs     0.006049                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers11.port_buffers3.m_stall_time      9242415                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers11.port_buffers3.m_avg_stall_time     8.772648                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers11.port_buffers4.m_msg_count      1902053                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers11.port_buffers4.m_buf_msgs     0.010758                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers11.port_buffers4.m_stall_time      6962364                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers11.port_buffers4.m_avg_stall_time     3.660447                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers11.port_buffers5.m_msg_count       755401                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers11.port_buffers5.m_buf_msgs     0.004227                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers11.port_buffers5.m_stall_time        52614                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers11.port_buffers5.m_avg_stall_time     0.069650                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers11.power_state.pwrStateResidencyTicks::UNDEFINED  59523680403                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers11.throttle00.acc_link_utilization       121036                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers11.throttle00.link_utilization     0.067713                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers11.throttle00.total_msg_count        48216                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers11.throttle00.total_msg_bytes      1936576                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers11.throttle00.total_data_msg_bytes      1550848                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers11.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers11.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers11.throttle00.total_bw_sat_cy        96928                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers11.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers11.throttle00.avg_bandwidth         0.03                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers11.throttle00.avg_useful_bandwidth         0.02                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers11.throttle00.msg_count.Request_Control::2        23747                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle00.msg_bytes.Request_Control::2       189976                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle00.msg_count.Response_Data::1        24232                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle00.msg_bytes.Response_Data::1      1744704                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle00.msg_count.Response_Control::1          237                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle00.msg_bytes.Response_Control::1         1896                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle01.acc_link_utilization 7166109.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers11.throttle01.link_utilization     4.009017                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers11.throttle01.total_msg_count      3711003                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers11.throttle01.total_msg_bytes    114657752                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers11.throttle01.total_data_msg_bytes     84969728                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers11.throttle01.total_msg_wait_time     16257393                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers11.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers11.throttle01.total_bw_sat_cy      5325504                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers11.throttle01.avg_msg_wait_time     4.380862                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers11.throttle01.avg_bandwidth         1.79                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers11.throttle01.avg_useful_bandwidth         1.33                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers11.throttle01.msg_count.Control::0       672396                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle01.msg_bytes.Control::0      5379168                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle01.msg_count.Request_Control::2        92760                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle01.msg_bytes.Request_Control::2       742080                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle01.msg_count.Response_Data::1       856745                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle01.msg_bytes.Response_Data::1     61685640                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle01.msg_count.Response_Control::1       950245                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle01.msg_count.Response_Control::2       662641                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle01.msg_bytes.Response_Control::1      7601960                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle01.msg_bytes.Response_Control::2      5301128                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle01.msg_count.Writeback_Data::0       375844                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle01.msg_count.Writeback_Data::1        95063                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle01.msg_bytes.Writeback_Data::0     27060768                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle01.msg_bytes.Writeback_Data::1      6844536                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle01.msg_count.Writeback_Control::0         5309                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle01.msg_bytes.Writeback_Control::0        42472                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.percent_links_utilized     2.023694                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.msg_count.Control::0       696627                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.msg_bytes.Control::0      5573016                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.msg_count.Request_Control::2        93301                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.msg_bytes.Request_Control::2       746408                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.msg_count.Response_Data::1       857020                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.msg_bytes.Response_Data::1     61705440                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.msg_count.Response_Control::1       965982                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.msg_count.Response_Control::2       686304                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.msg_bytes.Response_Control::1      7727856                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.msg_bytes.Response_Control::2      5490432                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.msg_count.Writeback_Data::0       375845                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.msg_count.Writeback_Data::1       102866                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.msg_bytes.Writeback_Data::0     27060840                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.msg_bytes.Writeback_Data::1      7406352                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.msg_count.Writeback_Control::0         5605                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.msg_bytes.Writeback_Control::0        44840                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.port_buffers1.m_msg_count        24530                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers12.port_buffers1.m_buf_msgs     0.000137                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers12.port_buffers2.m_msg_count        23545                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers12.port_buffers2.m_buf_msgs     0.000132                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers12.port_buffers3.m_msg_count      1078077                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers12.port_buffers3.m_buf_msgs     0.006177                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers12.port_buffers3.m_stall_time      8707617                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers12.port_buffers3.m_avg_stall_time     8.076990                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers12.port_buffers4.m_msg_count      1901338                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers12.port_buffers4.m_buf_msgs     0.010750                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers12.port_buffers4.m_stall_time      6711615                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers12.port_buffers4.m_avg_stall_time     3.529943                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers12.port_buffers5.m_msg_count       756060                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers12.port_buffers5.m_buf_msgs     0.004230                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers12.port_buffers5.m_stall_time        42957                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers12.port_buffers5.m_avg_stall_time     0.056817                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers12.power_state.pwrStateResidencyTicks::UNDEFINED  59523680403                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers12.throttle00.acc_link_utilization 120953.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers12.throttle00.link_utilization     0.067666                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers12.throttle00.total_msg_count        48075                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers12.throttle00.total_msg_bytes      1935256                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers12.throttle00.total_data_msg_bytes      1550656                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers12.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers12.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers12.throttle00.total_bw_sat_cy        96916                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers12.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers12.throttle00.avg_bandwidth         0.03                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers12.throttle00.avg_useful_bandwidth         0.02                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers12.throttle00.msg_count.Request_Control::2        23545                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.throttle00.msg_bytes.Request_Control::2       188360                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.throttle00.msg_count.Response_Data::1        24229                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.throttle00.msg_bytes.Response_Data::1      1744488                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.throttle00.msg_count.Response_Control::1          301                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.throttle00.msg_bytes.Response_Control::1         2408                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.throttle01.acc_link_utilization 7113745.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers12.throttle01.link_utilization     3.979722                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers12.throttle01.total_msg_count      3735475                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers12.throttle01.total_msg_bytes    113819928                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers12.throttle01.total_data_msg_bytes     83936128                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers12.throttle01.total_msg_wait_time     15462189                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers12.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers12.throttle01.total_bw_sat_cy      5259984                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers12.throttle01.avg_msg_wait_time     4.139283                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers12.throttle01.avg_bandwidth         1.78                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers12.throttle01.avg_useful_bandwidth         1.31                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers12.throttle01.msg_count.Control::0       696627                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.throttle01.msg_bytes.Control::0      5573016                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.throttle01.msg_count.Request_Control::2        69756                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.throttle01.msg_bytes.Request_Control::2       558048                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.throttle01.msg_count.Response_Data::1       832791                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.throttle01.msg_bytes.Response_Data::1     59960952                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.throttle01.msg_count.Response_Control::1       965681                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.throttle01.msg_count.Response_Control::2       686304                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.throttle01.msg_bytes.Response_Control::1      7725448                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.throttle01.msg_bytes.Response_Control::2      5490432                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.throttle01.msg_count.Writeback_Data::0       375845                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.throttle01.msg_count.Writeback_Data::1       102866                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.throttle01.msg_bytes.Writeback_Data::0     27060840                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.throttle01.msg_bytes.Writeback_Data::1      7406352                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.throttle01.msg_count.Writeback_Control::0         5605                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.throttle01.msg_bytes.Writeback_Control::0        44840                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.percent_links_utilized     2.009091                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.msg_count.Control::0       720887                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.msg_bytes.Control::0      5767096                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.msg_count.Request_Control::2        70297                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.msg_bytes.Request_Control::2       562376                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.msg_count.Response_Data::1       833069                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.msg_bytes.Response_Data::1     59980968                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.msg_count.Response_Control::1       981336                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.msg_count.Response_Control::2       709996                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.msg_bytes.Response_Control::1      7850688                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.msg_bytes.Response_Control::2      5679968                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.msg_count.Writeback_Data::0       375845                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.msg_count.Writeback_Data::1       110694                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.msg_bytes.Writeback_Data::0     27060840                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.msg_bytes.Writeback_Data::1      7969968                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.msg_count.Writeback_Control::0         5998                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.msg_bytes.Writeback_Control::0        47984                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.port_buffers1.m_msg_count        24655                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers13.port_buffers1.m_buf_msgs     0.000138                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers13.port_buffers2.m_msg_count        23487                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers13.port_buffers2.m_buf_msgs     0.000131                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers13.port_buffers3.m_msg_count      1102730                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers13.port_buffers3.m_buf_msgs     0.006313                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers13.port_buffers3.m_stall_time      8570754                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers13.port_buffers3.m_avg_stall_time     7.772305                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers13.port_buffers4.m_msg_count      1900444                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers13.port_buffers4.m_buf_msgs     0.010740                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers13.port_buffers4.m_stall_time      6460200                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers13.port_buffers4.m_avg_stall_time     3.399311                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers13.port_buffers5.m_msg_count       756806                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers13.port_buffers5.m_buf_msgs     0.004234                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers13.port_buffers5.m_stall_time        36297                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers13.port_buffers5.m_avg_stall_time     0.047961                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers13.power_state.pwrStateResidencyTicks::UNDEFINED  59523680403                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers13.throttle00.acc_link_utilization       121103                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers13.throttle00.link_utilization     0.067750                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers13.throttle00.total_msg_count        48142                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers13.throttle00.total_msg_bytes      1937648                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers13.throttle00.total_data_msg_bytes      1552512                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers13.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers13.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers13.throttle00.total_bw_sat_cy        97032                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers13.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers13.throttle00.avg_bandwidth         0.03                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers13.throttle00.avg_useful_bandwidth         0.02                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers13.throttle00.msg_count.Request_Control::2        23487                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.throttle00.msg_bytes.Request_Control::2       187896                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.throttle00.msg_count.Response_Data::1        24258                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.throttle00.msg_bytes.Response_Data::1      1746576                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.throttle00.msg_count.Response_Control::1          397                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.throttle00.msg_bytes.Response_Control::1         3176                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.throttle01.acc_link_utilization      7061390                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers13.throttle01.link_utilization     3.950433                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers13.throttle01.total_msg_count      3759980                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers13.throttle01.total_msg_bytes    112982240                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers13.throttle01.total_data_msg_bytes     82902400                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers13.throttle01.total_msg_wait_time     15067251                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers13.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers13.throttle01.total_bw_sat_cy      5195351                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers13.throttle01.avg_msg_wait_time     4.007269                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers13.throttle01.avg_bandwidth         1.77                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers13.throttle01.avg_useful_bandwidth         1.30                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers13.throttle01.msg_count.Control::0       720887                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.throttle01.msg_bytes.Control::0      5767096                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.throttle01.msg_count.Request_Control::2        46810                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.throttle01.msg_bytes.Request_Control::2       374480                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.throttle01.msg_count.Response_Data::1       808811                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.throttle01.msg_bytes.Response_Data::1     58234392                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.throttle01.msg_count.Response_Control::1       980939                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.throttle01.msg_count.Response_Control::2       709996                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.throttle01.msg_bytes.Response_Control::1      7847512                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.throttle01.msg_bytes.Response_Control::2      5679968                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.throttle01.msg_count.Writeback_Data::0       375845                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.throttle01.msg_count.Writeback_Data::1       110694                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.throttle01.msg_bytes.Writeback_Data::0     27060840                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.throttle01.msg_bytes.Writeback_Data::1      7969968                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.throttle01.msg_count.Writeback_Control::0         5998                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.throttle01.msg_bytes.Writeback_Control::0        47984                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.percent_links_utilized     1.994469                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.msg_count.Control::0       745231                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.msg_bytes.Control::0      5961848                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.msg_count.Request_Control::2        47347                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.msg_bytes.Request_Control::2       378776                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.msg_count.Response_Data::1       809064                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.msg_bytes.Response_Data::1     58252608                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.msg_count.Response_Control::1       996719                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.msg_count.Response_Control::2       733772                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.msg_bytes.Response_Control::1      7973752                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.msg_bytes.Response_Control::2      5870176                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.msg_count.Writeback_Data::0       375847                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.msg_count.Writeback_Data::1       118538                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.msg_bytes.Writeback_Data::0     27060984                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.msg_bytes.Writeback_Data::1      8534736                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.msg_count.Writeback_Control::0         6327                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.msg_bytes.Writeback_Control::0        50616                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.port_buffers1.m_msg_count        24692                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers14.port_buffers1.m_buf_msgs     0.000138                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers14.port_buffers2.m_msg_count        23630                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers14.port_buffers2.m_buf_msgs     0.000132                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers14.port_buffers3.m_msg_count      1127405                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers14.port_buffers3.m_buf_msgs     0.006451                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers14.port_buffers3.m_stall_time      8589069                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers14.port_buffers3.m_avg_stall_time     7.618441                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers14.port_buffers4.m_msg_count      1899629                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers14.port_buffers4.m_buf_msgs     0.010741                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers14.port_buffers4.m_stall_time      6746247                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers14.port_buffers4.m_avg_stall_time     3.551350                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers14.port_buffers5.m_msg_count       757489                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers14.port_buffers5.m_buf_msgs     0.004238                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers14.port_buffers5.m_stall_time        29970                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers14.port_buffers5.m_avg_stall_time     0.039565                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers14.power_state.pwrStateResidencyTicks::UNDEFINED  59523680403                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers14.throttle00.acc_link_utilization       121525                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers14.throttle00.link_utilization     0.067986                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers14.throttle00.total_msg_count        48322                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers14.throttle00.total_msg_bytes      1944400                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers14.throttle00.total_data_msg_bytes      1557824                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers14.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers14.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers14.throttle00.total_bw_sat_cy        97364                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers14.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers14.throttle00.avg_bandwidth         0.03                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers14.throttle00.avg_useful_bandwidth         0.02                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers14.throttle00.msg_count.Request_Control::2        23630                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.throttle00.msg_bytes.Request_Control::2       189040                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.throttle00.msg_count.Response_Data::1        24341                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.throttle00.msg_bytes.Response_Data::1      1752552                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.throttle00.msg_count.Response_Control::1          351                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.throttle00.msg_bytes.Response_Control::1         2808                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.throttle01.acc_link_utilization 7008693.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers14.throttle01.link_utilization     3.920952                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers14.throttle01.total_msg_count      3784523                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers14.throttle01.total_msg_bytes    112139096                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers14.throttle01.total_data_msg_bytes     81862912                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers14.throttle01.total_msg_wait_time     15365286                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers14.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers14.throttle01.total_bw_sat_cy      5130827                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers14.throttle01.avg_msg_wait_time     4.060032                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers14.throttle01.avg_bandwidth         1.75                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers14.throttle01.avg_useful_bandwidth         1.28                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers14.throttle01.msg_count.Control::0       745231                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.throttle01.msg_bytes.Control::0      5961848                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.throttle01.msg_count.Request_Control::2        23717                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.throttle01.msg_bytes.Request_Control::2       189736                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.throttle01.msg_count.Response_Data::1       784723                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.throttle01.msg_bytes.Response_Data::1     56500056                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.throttle01.msg_count.Response_Control::1       996368                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.throttle01.msg_count.Response_Control::2       733772                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.throttle01.msg_bytes.Response_Control::1      7970944                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.throttle01.msg_bytes.Response_Control::2      5870176                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.throttle01.msg_count.Writeback_Data::0       375847                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.throttle01.msg_count.Writeback_Data::1       118538                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.throttle01.msg_bytes.Writeback_Data::0     27060984                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.throttle01.msg_bytes.Writeback_Data::1      8534736                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.throttle01.msg_count.Writeback_Control::0         6327                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.throttle01.msg_bytes.Writeback_Control::0        50616                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.percent_links_utilized     1.979363                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.msg_count.Control::0       769525                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.msg_bytes.Control::0      6156200                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.msg_count.Request_Control::2        23717                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.msg_bytes.Request_Control::2       189736                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.msg_count.Response_Data::1       784727                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.msg_bytes.Response_Data::1     56500344                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.msg_count.Response_Control::1      1012205                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.msg_count.Response_Control::2       757502                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.msg_bytes.Response_Control::1      8097640                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.msg_bytes.Response_Control::2      6060016                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.msg_count.Writeback_Data::0       375847                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.msg_count.Writeback_Data::1       126415                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.msg_bytes.Writeback_Data::0     27060984                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.msg_bytes.Writeback_Data::1      9101880                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.msg_count.Writeback_Control::0         6578                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.msg_bytes.Writeback_Control::0        52624                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.port_buffers1.m_msg_count        24562                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers15.port_buffers1.m_buf_msgs     0.000137                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers15.port_buffers2.m_msg_count        23717                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers15.port_buffers2.m_buf_msgs     0.000133                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers15.port_buffers2.m_stall_time          666                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers15.port_buffers2.m_avg_stall_time     0.028081                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers15.port_buffers3.m_msg_count      1151950                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers15.port_buffers3.m_buf_msgs     0.006580                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers15.port_buffers3.m_stall_time      8060931                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers15.port_buffers3.m_avg_stall_time     6.997640                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers15.port_buffers4.m_msg_count      1898785                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers15.port_buffers4.m_buf_msgs     0.010733                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers15.port_buffers4.m_stall_time      6593400                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers15.port_buffers4.m_avg_stall_time     3.472431                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers15.port_buffers5.m_msg_count       757502                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers15.port_buffers5.m_buf_msgs     0.004238                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers15.port_buffers5.m_stall_time        24975                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers15.port_buffers5.m_avg_stall_time     0.032970                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers15.power_state.pwrStateResidencyTicks::UNDEFINED  59523680403                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers15.throttle00.acc_link_utilization 121303.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers15.throttle00.link_utilization     0.067862                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers15.throttle00.total_msg_count        48279                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers15.throttle00.total_msg_bytes      1940856                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers15.throttle00.total_data_msg_bytes      1554624                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers15.throttle00.total_msg_wait_time          666                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers15.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers15.throttle00.total_bw_sat_cy        97164                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers15.throttle00.avg_msg_wait_time     0.013795                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers15.throttle00.avg_bandwidth         0.03                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers15.throttle00.avg_useful_bandwidth         0.02                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers15.throttle00.msg_count.Request_Control::2        23717                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.throttle00.msg_bytes.Request_Control::2       189736                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.throttle00.msg_count.Response_Data::1        24291                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.throttle00.msg_bytes.Response_Data::1      1748952                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.throttle00.msg_count.Response_Control::1          271                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.throttle00.msg_bytes.Response_Control::1         2168                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.throttle01.acc_link_utilization 6954910.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers15.throttle01.link_utilization     3.890864                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers15.throttle01.total_msg_count      3808237                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers15.throttle01.total_msg_bytes    111278568                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers15.throttle01.total_data_msg_bytes     80812672                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers15.throttle01.total_msg_wait_time     14679306                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers15.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers15.throttle01.total_bw_sat_cy      5065142                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers15.throttle01.avg_msg_wait_time     3.854620                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers15.throttle01.avg_bandwidth         1.74                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers15.throttle01.avg_useful_bandwidth         1.26                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers15.throttle01.msg_count.Control::0       769525                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.throttle01.msg_bytes.Control::0      6156200                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.throttle01.msg_count.Response_Data::1       760436                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.throttle01.msg_bytes.Response_Data::1     54751392                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.throttle01.msg_count.Response_Control::1      1011934                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.throttle01.msg_count.Response_Control::2       757502                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.throttle01.msg_bytes.Response_Control::1      8095472                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.throttle01.msg_bytes.Response_Control::2      6060016                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.throttle01.msg_count.Writeback_Data::0       375847                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.throttle01.msg_count.Writeback_Data::1       126415                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.throttle01.msg_bytes.Writeback_Data::0     27060984                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.throttle01.msg_bytes.Writeback_Data::1      9101880                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.throttle01.msg_count.Writeback_Control::0         6578                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.throttle01.msg_bytes.Writeback_Control::0        52624                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.percent_links_utilized     3.788178                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.msg_count.Control::0      1529750                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.msg_bytes.Control::0     12238000                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.msg_count.Request_Control::2       374531                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.msg_bytes.Request_Control::2      2996248                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.msg_count.Response_Data::1      2027607                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.msg_bytes.Response_Data::1    145987704                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.msg_count.Response_Control::1      1648256                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.msg_count.Response_Control::2       757502                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.msg_bytes.Response_Control::1     13186048                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.msg_bytes.Response_Control::2      6060016                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.msg_count.Writeback_Data::0       375847                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.msg_count.Writeback_Data::1       126415                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.msg_bytes.Writeback_Data::0     27060984                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.msg_bytes.Writeback_Data::1      9101880                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.msg_count.Writeback_Control::0         6578                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.msg_bytes.Writeback_Control::0        52624                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.port_buffers0.m_msg_count      1151950                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers16.port_buffers0.m_buf_msgs     0.006447                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers16.port_buffers0.m_stall_time       120546                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers16.port_buffers0.m_avg_stall_time     0.104645                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers16.port_buffers1.m_msg_count      1898732                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers16.port_buffers1.m_buf_msgs     0.010622                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers16.port_buffers2.m_msg_count       757502                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers16.port_buffers2.m_buf_msgs     0.004238                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers16.port_buffers2.m_stall_time        22977                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers16.port_buffers2.m_avg_stall_time     0.030333                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers16.port_buffers3.m_msg_count       760225                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers16.port_buffers3.m_buf_msgs     0.012935                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers16.port_buffers3.m_stall_time    516766050                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers16.port_buffers3.m_avg_stall_time   679.754086                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers16.port_buffers4.m_msg_count      1903546                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers16.port_buffers4.m_buf_msgs     0.010884                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers16.port_buffers4.m_stall_time     13962024                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers16.port_buffers4.m_avg_stall_time     7.334745                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers16.port_buffers5.m_msg_count       374531                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers16.port_buffers5.m_buf_msgs     0.002096                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers16.port_buffers5.m_stall_time        61938                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers16.port_buffers5.m_avg_stall_time     0.165375                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers16.power_state.pwrStateResidencyTicks::UNDEFINED  59523680403                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers16.throttle00.acc_link_utilization      6954768                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers16.throttle00.link_utilization     3.890784                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers16.throttle00.total_msg_count      3808184                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers16.throttle00.total_msg_bytes    111276288                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers16.throttle00.total_data_msg_bytes     80810816                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers16.throttle00.total_msg_wait_time       143523                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers16.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers16.throttle00.total_bw_sat_cy      5054987                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers16.throttle00.avg_msg_wait_time     0.037688                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers16.throttle00.avg_bandwidth         1.74                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers16.throttle00.avg_useful_bandwidth         1.26                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers16.throttle00.msg_count.Control::0       769525                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.throttle00.msg_bytes.Control::0      6156200                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.throttle00.msg_count.Response_Data::1       760407                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.throttle00.msg_bytes.Response_Data::1     54749304                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.throttle00.msg_count.Response_Control::1      1011910                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.throttle00.msg_count.Response_Control::2       757502                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.throttle00.msg_bytes.Response_Control::1      8095280                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.throttle00.msg_bytes.Response_Control::2      6060016                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.throttle00.msg_count.Writeback_Data::0       375847                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.throttle00.msg_count.Writeback_Data::1       126415                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.throttle00.msg_bytes.Writeback_Data::0     27060984                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.throttle00.msg_bytes.Writeback_Data::1      9101880                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.throttle00.msg_count.Writeback_Control::0         6578                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.throttle00.msg_bytes.Writeback_Control::0        52624                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.throttle01.acc_link_utilization      6587951                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers16.throttle01.link_utilization     3.685571                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers16.throttle01.total_msg_count      3038302                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers16.throttle01.total_msg_bytes    105407216                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers16.throttle01.total_data_msg_bytes     81100800                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers16.throttle01.total_msg_wait_time    530790012                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers16.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers16.throttle01.total_bw_sat_cy      5097711                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers16.throttle01.avg_msg_wait_time   174.699557                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers16.throttle01.avg_bandwidth         1.65                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers16.throttle01.avg_useful_bandwidth         1.27                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers16.throttle01.msg_count.Control::0       760225                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.throttle01.msg_bytes.Control::0      6081800                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.throttle01.msg_count.Request_Control::2       374531                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.throttle01.msg_bytes.Request_Control::2      2996248                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.throttle01.msg_count.Response_Data::1      1267200                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.throttle01.msg_bytes.Response_Data::1     91238400                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.throttle01.msg_count.Response_Control::1       636346                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.throttle01.msg_bytes.Response_Control::1      5090768                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers17.percent_links_utilized     2.905466                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers17.msg_count.Control::0       760225                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers17.msg_bytes.Control::0      6081800                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers17.msg_count.Request_Control::2       374531                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers17.msg_bytes.Request_Control::2      2996248                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers17.msg_count.Response_Data::1      2027425                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers17.msg_bytes.Response_Data::1    145974600                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers17.msg_count.Response_Control::1      1392476                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers17.msg_bytes.Response_Control::1     11139808                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers17.port_buffers0.m_msg_count       760225                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers17.port_buffers0.m_buf_msgs     0.004413                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers17.port_buffers0.m_stall_time      9552771                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers17.port_buffers0.m_avg_stall_time    12.565715                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers17.port_buffers1.m_msg_count       756130                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers17.port_buffers1.m_buf_msgs     0.004230                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers17.port_buffers4.m_msg_count      2663771                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers17.port_buffers4.m_buf_msgs     0.018259                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers17.port_buffers4.m_stall_time    199822311                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers17.port_buffers4.m_avg_stall_time    75.014823                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers17.port_buffers5.m_msg_count       374531                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers17.port_buffers5.m_buf_msgs     0.002099                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers17.port_buffers5.m_stall_time       203130                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers17.port_buffers5.m_avg_stall_time     0.542358                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers17.power_state.pwrStateResidencyTicks::UNDEFINED  59523680403                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers17.throttle00.acc_link_utilization 2767297.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers17.throttle00.link_utilization     1.548140                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers17.throttle00.total_msg_count      1516355                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers17.throttle00.total_msg_bytes     44276760                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers17.throttle00.total_data_msg_bytes     32145920                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers17.throttle00.total_msg_wait_time      9552771                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers17.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers17.throttle00.total_bw_sat_cy      2009136                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers17.throttle00.avg_msg_wait_time     6.299825                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers17.throttle00.avg_bandwidth         0.69                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers17.throttle00.avg_useful_bandwidth         0.50                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers17.throttle00.msg_count.Control::0       760225                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers17.throttle00.msg_bytes.Control::0      6081800                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers17.throttle00.msg_count.Response_Data::1       502280                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers17.throttle00.msg_bytes.Response_Data::1     36164160                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers17.throttle00.msg_count.Response_Control::1       253850                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers17.throttle00.msg_bytes.Response_Control::1      2030800                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers17.throttle01.acc_link_utilization      7619731                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers17.throttle01.link_utilization     4.262792                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers17.throttle01.total_msg_count      3038302                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers17.throttle01.total_msg_bytes    121915696                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers17.throttle01.total_data_msg_bytes     97609280                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers17.throttle01.total_msg_wait_time    200025441                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers17.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers17.throttle01.total_bw_sat_cy      6191915                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers17.throttle01.avg_msg_wait_time    65.834615                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers17.throttle01.avg_bandwidth         1.91                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers17.throttle01.avg_useful_bandwidth         1.53                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers17.throttle01.msg_count.Request_Control::2       374531                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers17.throttle01.msg_bytes.Request_Control::2      2996248                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers17.throttle01.msg_count.Response_Data::1      1525145                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers17.throttle01.msg_bytes.Response_Data::1    109810440                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers17.throttle01.msg_count.Response_Control::1      1138626                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers17.throttle01.msg_bytes.Response_Control::1      9109008                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.percent_links_utilized     2.169405                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_count.Control::0       453934                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_bytes.Control::0      3631472                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_count.Request_Control::2       325888                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_bytes.Request_Control::2      2607104                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_count.Response_Data::1      1096829                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_bytes.Response_Data::1     78971688                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_count.Response_Control::1       810284                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_count.Response_Control::2       449253                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_bytes.Response_Control::1      6482272                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_bytes.Response_Control::2      3594024                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_count.Writeback_Data::0       375838                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_count.Writeback_Data::1        23919                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_bytes.Writeback_Data::0     27060336                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_bytes.Writeback_Data::1      1722168                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_count.Writeback_Control::0         2596                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_bytes.Writeback_Control::0        20768                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers1.m_msg_count        24564                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers1.m_buf_msgs     0.000137                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers2.port_buffers2.m_msg_count        23765                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers2.m_buf_msgs     0.000133                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers2.port_buffers2.m_stall_time          666                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers2.m_avg_stall_time     0.028024                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers2.port_buffers3.m_msg_count       832368                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers3.m_buf_msgs     0.004843                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers2.port_buffers3.m_stall_time     11093229                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers3.m_avg_stall_time    13.327313                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers2.port_buffers4.m_msg_count      1906468                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers4.m_buf_msgs     0.010790                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers2.port_buffers4.m_stall_time      7406253                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers4.m_avg_stall_time     3.884803                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers2.port_buffers5.m_msg_count       751376                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers5.m_buf_msgs     0.004206                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers2.port_buffers5.m_stall_time       138861                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers5.m_avg_stall_time     0.184809                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers2.power_state.pwrStateResidencyTicks::UNDEFINED  59523680403                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.acc_link_utilization 121176.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.link_utilization     0.067791                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.total_msg_count        48329                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.total_msg_bytes      1938824                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.total_data_msg_bytes      1552192                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.total_msg_wait_time          666                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.total_bw_sat_cy        97012                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.avg_msg_wait_time     0.013781                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.avg_bandwidth         0.03                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.avg_useful_bandwidth         0.02                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_count.Request_Control::2        23765                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_bytes.Request_Control::2       190120                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_count.Response_Data::1        24253                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_bytes.Response_Data::1      1746216                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_count.Response_Control::1          311                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_bytes.Response_Control::1         2488                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.acc_link_utilization      7634438                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.link_utilization     4.271019                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.total_msg_count      3490212                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.total_msg_bytes    122151008                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.total_data_msg_bytes     94229312                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.total_msg_wait_time     18638343                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.total_bw_sat_cy      5918483                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.avg_msg_wait_time     5.340175                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.avg_bandwidth         1.91                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.avg_useful_bandwidth         1.47                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.msg_count.Control::0       453934                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.msg_bytes.Control::0      3631472                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.msg_count.Request_Control::2       302123                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.msg_bytes.Request_Control::2      2416984                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.msg_count.Response_Data::1      1072576                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.msg_bytes.Response_Data::1     77225472                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.msg_count.Response_Control::1       809973                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.msg_count.Response_Control::2       449253                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.msg_bytes.Response_Control::1      6479784                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.msg_bytes.Response_Control::2      3594024                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.msg_count.Writeback_Data::0       375838                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.msg_count.Writeback_Data::1        23919                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.msg_bytes.Writeback_Data::0     27060336                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.msg_bytes.Writeback_Data::1      1722168                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.msg_count.Writeback_Control::0         2596                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.msg_bytes.Writeback_Control::0        20768                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.percent_links_utilized     2.154820                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_count.Control::0       478228                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_bytes.Control::0      3825824                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_count.Request_Control::2       302663                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_bytes.Request_Control::2      2421304                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_count.Response_Data::1      1072869                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_bytes.Response_Data::1     77246568                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_count.Response_Control::1       825841                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_count.Response_Control::2       472989                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_bytes.Response_Control::1      6606728                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_bytes.Response_Control::2      3783912                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_count.Writeback_Data::0       375839                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_count.Writeback_Data::1        31773                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_bytes.Writeback_Data::0     27060408                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_bytes.Writeback_Data::1      2287656                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_count.Writeback_Control::0         2893                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_bytes.Writeback_Control::0        23144                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers1.m_msg_count        24594                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers1.m_buf_msgs     0.000138                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers3.port_buffers2.m_msg_count        23728                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers2.m_buf_msgs     0.000133                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers3.port_buffers3.m_msg_count       856960                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers3.m_buf_msgs     0.004984                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers3.port_buffers3.m_stall_time     11272383                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers3.m_avg_stall_time    13.153920                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers3.port_buffers4.m_msg_count      1905889                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers4.m_buf_msgs     0.010783                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers3.port_buffers4.m_stall_time      7209117                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers4.m_avg_stall_time     3.782548                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers3.port_buffers5.m_msg_count       751924                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers5.m_buf_msgs     0.004209                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers3.port_buffers5.m_stall_time       124209                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers5.m_avg_stall_time     0.165188                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers3.power_state.pwrStateResidencyTicks::UNDEFINED  59523680403                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.acc_link_utilization       121329                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.link_utilization     0.067876                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.total_msg_count        48322                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.total_msg_bytes      1941264                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.total_data_msg_bytes      1554688                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.total_bw_sat_cy        97168                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.avg_bandwidth         0.03                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.avg_useful_bandwidth         0.02                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.msg_count.Request_Control::2        23728                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.msg_bytes.Request_Control::2       189824                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.msg_count.Response_Data::1        24292                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.msg_bytes.Response_Data::1      1749024                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.msg_count.Response_Control::1          302                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.msg_bytes.Response_Control::1         2416                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle01.acc_link_utilization 7582142.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers3.throttle01.link_utilization     4.241763                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers3.throttle01.total_msg_count      3514773                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers3.throttle01.total_msg_bytes    121314280                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers3.throttle01.total_data_msg_bytes     93196096                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers3.throttle01.total_msg_wait_time     18605709                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers3.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers3.throttle01.total_bw_sat_cy      5851300                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers3.throttle01.avg_msg_wait_time     5.293573                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers3.throttle01.avg_bandwidth         1.90                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers3.throttle01.avg_useful_bandwidth         1.46                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers3.throttle01.msg_count.Control::0       478228                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle01.msg_bytes.Control::0      3825824                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle01.msg_count.Request_Control::2       278935                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle01.msg_bytes.Request_Control::2      2231480                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle01.msg_count.Response_Data::1      1048577                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle01.msg_bytes.Response_Data::1     75497544                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle01.msg_count.Response_Control::1       825539                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle01.msg_count.Response_Control::2       472989                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle01.msg_bytes.Response_Control::1      6604312                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle01.msg_bytes.Response_Control::2      3783912                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle01.msg_count.Writeback_Data::0       375839                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle01.msg_count.Writeback_Data::1        31773                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle01.msg_bytes.Writeback_Data::0     27060408                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle01.msg_bytes.Writeback_Data::1      2287656                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle01.msg_count.Writeback_Control::0         2893                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle01.msg_bytes.Writeback_Control::0        23144                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.percent_links_utilized     2.140236                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_count.Control::0       502481                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_bytes.Control::0      4019848                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_count.Request_Control::2       279475                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_bytes.Request_Control::2      2235800                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_count.Response_Data::1      1048864                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_bytes.Response_Data::1     75518208                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_count.Response_Control::1       841387                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_count.Response_Control::2       496677                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_bytes.Response_Control::1      6731096                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_bytes.Response_Control::2      3973416                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_count.Writeback_Data::0       375840                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_count.Writeback_Data::1        39676                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_bytes.Writeback_Data::0     27060480                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_bytes.Writeback_Data::1      2856672                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_count.Writeback_Control::0         3231                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_bytes.Writeback_Control::0        25848                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers1.m_msg_count        24594                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers1.m_buf_msgs     0.000138                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers4.port_buffers2.m_msg_count        23757                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers2.m_buf_msgs     0.000133                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers4.port_buffers2.m_stall_time          666                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers2.m_avg_stall_time     0.028034                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers4.port_buffers3.m_msg_count       881552                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers3.m_buf_msgs     0.005122                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers4.port_buffers3.m_stall_time     11313342                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers3.m_avg_stall_time    12.833437                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers4.port_buffers4.m_msg_count      1905333                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers4.m_buf_msgs     0.010788                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers4.port_buffers4.m_stall_time      7647345                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers4.m_avg_stall_time     4.013653                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers4.port_buffers5.m_msg_count       752395                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers5.m_buf_msgs     0.004211                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers4.port_buffers5.m_stall_time       108891                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers5.m_avg_stall_time     0.144726                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers4.power_state.pwrStateResidencyTicks::UNDEFINED  59523680403                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.acc_link_utilization 121179.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.link_utilization     0.067793                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.total_msg_count        48351                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.total_msg_bytes      1938872                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.total_data_msg_bytes      1552064                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.total_msg_wait_time          666                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.total_bw_sat_cy        97004                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.avg_msg_wait_time     0.013774                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.avg_bandwidth         0.03                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.avg_useful_bandwidth         0.02                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.msg_count.Request_Control::2        23757                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.msg_bytes.Request_Control::2       190056                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.msg_count.Response_Data::1        24251                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.msg_bytes.Response_Data::1      1746072                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.msg_count.Response_Control::1          343                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.msg_bytes.Response_Control::1         2744                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle01.acc_link_utilization      7530156                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers4.throttle01.link_utilization     4.212680                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers4.throttle01.total_msg_count      3539280                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers4.throttle01.total_msg_bytes    120482496                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers4.throttle01.total_data_msg_bytes     92168256                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers4.throttle01.total_msg_wait_time     19069578                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers4.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers4.throttle01.total_bw_sat_cy      5785023                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers4.throttle01.avg_msg_wait_time     5.387982                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers4.throttle01.avg_bandwidth         1.89                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers4.throttle01.avg_useful_bandwidth         1.44                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers4.throttle01.msg_count.Control::0       502481                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle01.msg_bytes.Control::0      4019848                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle01.msg_count.Request_Control::2       255718                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle01.msg_bytes.Request_Control::2      2045744                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle01.msg_count.Response_Data::1      1024613                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle01.msg_bytes.Response_Data::1     73772136                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle01.msg_count.Response_Control::1       841044                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle01.msg_count.Response_Control::2       496677                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle01.msg_bytes.Response_Control::1      6728352                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle01.msg_bytes.Response_Control::2      3973416                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle01.msg_count.Writeback_Data::0       375840                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle01.msg_count.Writeback_Data::1        39676                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle01.msg_bytes.Writeback_Data::0     27060480                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle01.msg_bytes.Writeback_Data::1      2856672                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle01.msg_count.Writeback_Control::0         3231                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle01.msg_bytes.Writeback_Control::0        25848                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.percent_links_utilized     2.125838                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.msg_count.Control::0       526817                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.msg_bytes.Control::0      4214536                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.msg_count.Request_Control::2       256258                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.msg_bytes.Request_Control::2      2050064                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.msg_count.Response_Data::1      1024908                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.msg_bytes.Response_Data::1     73793376                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.msg_count.Response_Control::1       857012                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.msg_count.Response_Control::2       520453                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.msg_bytes.Response_Control::1      6856096                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.msg_bytes.Response_Control::2      4163624                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.msg_count.Writeback_Data::0       375840                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.msg_count.Writeback_Data::1        47653                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.msg_bytes.Writeback_Data::0     27060480                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.msg_bytes.Writeback_Data::1      3431016                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.msg_count.Writeback_Control::0         3572                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.msg_bytes.Writeback_Control::0        28576                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers1.m_msg_count        24679                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers1.m_buf_msgs     0.000138                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers5.port_buffers2.m_msg_count        23953                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers2.m_buf_msgs     0.000134                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers5.port_buffers3.m_msg_count       906229                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers3.m_buf_msgs     0.005255                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers5.port_buffers3.m_stall_time     11029959                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers3.m_avg_stall_time    12.171271                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers5.port_buffers4.m_msg_count      1904894                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers4.m_buf_msgs     0.010790                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers5.port_buffers4.m_stall_time      7910415                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers4.m_avg_stall_time     4.152680                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers5.port_buffers5.m_msg_count       752758                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers5.m_buf_msgs     0.004213                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers5.port_buffers5.m_stall_time       104562                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers5.m_avg_stall_time     0.138905                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers5.power_state.pwrStateResidencyTicks::UNDEFINED  59523680403                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers5.throttle00.acc_link_utilization       121652                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers5.throttle00.link_utilization     0.068057                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers5.throttle00.total_msg_count        48632                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers5.throttle00.total_msg_bytes      1946432                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers5.throttle00.total_data_msg_bytes      1557376                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers5.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers5.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers5.throttle00.total_bw_sat_cy        97336                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers5.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers5.throttle00.avg_bandwidth         0.03                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers5.throttle00.avg_useful_bandwidth         0.02                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers5.throttle00.msg_count.Request_Control::2        23953                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle00.msg_bytes.Request_Control::2       191624                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle00.msg_count.Response_Data::1        24334                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle00.msg_bytes.Response_Data::1      1752048                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle00.msg_count.Response_Control::1          345                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle00.msg_bytes.Response_Control::1         2760                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle01.acc_link_utilization 7478208.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers5.throttle01.link_utilization     4.183618                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers5.throttle01.total_msg_count      3563881                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers5.throttle01.total_msg_bytes    119651336                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers5.throttle01.total_data_msg_bytes     91140288                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers5.throttle01.total_msg_wait_time     19044936                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers5.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers5.throttle01.total_bw_sat_cy      5718672                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers5.throttle01.avg_msg_wait_time     5.343875                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers5.throttle01.avg_bandwidth         1.87                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers5.throttle01.avg_useful_bandwidth         1.43                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers5.throttle01.msg_count.Control::0       526817                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle01.msg_bytes.Control::0      4214536                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle01.msg_count.Request_Control::2       232305                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle01.msg_bytes.Request_Control::2      1858440                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle01.msg_count.Response_Data::1      1000574                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle01.msg_bytes.Response_Data::1     72041328                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle01.msg_count.Response_Control::1       856667                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle01.msg_count.Response_Control::2       520453                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle01.msg_bytes.Response_Control::1      6853336                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle01.msg_bytes.Response_Control::2      4163624                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle01.msg_count.Writeback_Data::0       375840                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle01.msg_count.Writeback_Data::1        47653                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle01.msg_bytes.Writeback_Data::0     27060480                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle01.msg_bytes.Writeback_Data::1      3431016                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle01.msg_count.Writeback_Control::0         3572                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle01.msg_bytes.Writeback_Control::0        28576                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.percent_links_utilized     2.111257                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.msg_count.Control::0       551155                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.msg_bytes.Control::0      4409240                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.msg_count.Request_Control::2       232844                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.msg_bytes.Request_Control::2      1862752                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.msg_count.Response_Data::1      1000859                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.msg_bytes.Response_Data::1     72061848                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.msg_count.Response_Control::1       872675                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.msg_count.Response_Control::2       544229                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.msg_bytes.Response_Control::1      6981400                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.msg_bytes.Response_Control::2      4353832                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.msg_count.Writeback_Data::0       375841                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.msg_count.Writeback_Data::1        55601                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.msg_bytes.Writeback_Data::0     27060552                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.msg_bytes.Writeback_Data::1      4003272                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.msg_count.Writeback_Control::0         3855                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.msg_bytes.Writeback_Control::0        30840                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers1.m_msg_count        24624                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers1.m_buf_msgs     0.000138                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers6.port_buffers2.m_msg_count        23961                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers2.m_buf_msgs     0.000134                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers6.port_buffers2.m_stall_time          333                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers2.m_avg_stall_time     0.013898                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers6.port_buffers3.m_msg_count       930851                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers3.m_buf_msgs     0.005387                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers6.port_buffers3.m_stall_time     10684638                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers3.m_avg_stall_time    11.478355                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers6.port_buffers4.m_msg_count      1904511                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers4.m_buf_msgs     0.010774                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers6.port_buffers4.m_stall_time      7087905                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers4.m_avg_stall_time     3.721640                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers6.port_buffers5.m_msg_count       753112                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers5.m_buf_msgs     0.004215                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers6.port_buffers5.m_stall_time        89910                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers5.m_avg_stall_time     0.119385                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers6.power_state.pwrStateResidencyTicks::UNDEFINED  59523680403                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers6.throttle00.acc_link_utilization 121636.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers6.throttle00.link_utilization     0.068048                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers6.throttle00.total_msg_count        48585                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers6.throttle00.total_msg_bytes      1946184                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers6.throttle00.total_data_msg_bytes      1557504                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers6.throttle00.total_msg_wait_time          333                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers6.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers6.throttle00.total_bw_sat_cy        97344                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers6.throttle00.avg_msg_wait_time     0.006854                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers6.throttle00.avg_bandwidth         0.03                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers6.throttle00.avg_useful_bandwidth         0.02                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers6.throttle00.msg_count.Request_Control::2        23961                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle00.msg_bytes.Request_Control::2       191688                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle00.msg_count.Response_Data::1        24336                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle00.msg_bytes.Response_Data::1      1752192                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle00.msg_count.Response_Control::1          288                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle00.msg_bytes.Response_Control::1         2304                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle01.acc_link_utilization      7426097                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers6.throttle01.link_utilization     4.154465                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers6.throttle01.total_msg_count      3588474                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers6.throttle01.total_msg_bytes    118817552                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers6.throttle01.total_data_msg_bytes     90109760                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers6.throttle01.total_msg_wait_time     17862453                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers6.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers6.throttle01.total_bw_sat_cy      5652229                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers6.throttle01.avg_msg_wait_time     4.977730                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers6.throttle01.avg_bandwidth         1.86                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers6.throttle01.avg_useful_bandwidth         1.41                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers6.throttle01.msg_count.Control::0       551155                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle01.msg_bytes.Control::0      4409240                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle01.msg_count.Request_Control::2       208883                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle01.msg_bytes.Request_Control::2      1671064                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle01.msg_count.Response_Data::1       976523                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle01.msg_bytes.Response_Data::1     70309656                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle01.msg_count.Response_Control::1       872387                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle01.msg_count.Response_Control::2       544229                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle01.msg_bytes.Response_Control::1      6979096                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle01.msg_bytes.Response_Control::2      4353832                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle01.msg_count.Writeback_Data::0       375841                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle01.msg_count.Writeback_Data::1        55601                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle01.msg_bytes.Writeback_Data::0     27060552                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle01.msg_bytes.Writeback_Data::1      4003272                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle01.msg_count.Writeback_Control::0         3855                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle01.msg_bytes.Writeback_Control::0        30840                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.percent_links_utilized     2.096662                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.msg_count.Control::0       575448                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.msg_bytes.Control::0      4603584                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.msg_count.Request_Control::2       209422                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.msg_bytes.Request_Control::2      1675376                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.msg_count.Response_Data::1       976821                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.msg_bytes.Response_Data::1     70331112                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.msg_count.Response_Control::1       888321                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.msg_count.Response_Control::2       567957                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.msg_bytes.Response_Control::1      7106568                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.msg_bytes.Response_Control::2      4543656                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.msg_count.Writeback_Data::0       375842                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.msg_count.Writeback_Data::1        63541                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.msg_bytes.Writeback_Data::0     27060624                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.msg_bytes.Writeback_Data::1      4574952                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.msg_count.Writeback_Control::0         4130                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.msg_bytes.Writeback_Control::0        33040                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.port_buffers1.m_msg_count        24571                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers7.port_buffers1.m_buf_msgs     0.000137                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers7.port_buffers2.m_msg_count        23878                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers7.port_buffers2.m_buf_msgs     0.000134                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers7.port_buffers2.m_stall_time          666                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers7.port_buffers2.m_avg_stall_time     0.027892                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers7.port_buffers3.m_msg_count       955420                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers7.port_buffers3.m_buf_msgs     0.005513                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers7.port_buffers3.m_stall_time      9987003                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers7.port_buffers3.m_avg_stall_time    10.452998                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers7.port_buffers4.m_msg_count      1904112                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers7.port_buffers4.m_buf_msgs     0.010764                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers7.port_buffers4.m_stall_time      6661998                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers7.port_buffers4.m_avg_stall_time     3.498743                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers7.port_buffers5.m_msg_count       753501                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers7.port_buffers5.m_buf_msgs     0.004217                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers7.port_buffers5.m_stall_time        84249                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers7.port_buffers5.m_avg_stall_time     0.111810                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers7.power_state.pwrStateResidencyTicks::UNDEFINED  59523680403                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers7.throttle00.acc_link_utilization 121388.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers7.throttle00.link_utilization     0.067910                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers7.throttle00.total_msg_count        48449                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers7.throttle00.total_msg_bytes      1942216                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers7.throttle00.total_data_msg_bytes      1554624                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers7.throttle00.total_msg_wait_time          666                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers7.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers7.throttle00.total_bw_sat_cy        97164                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers7.throttle00.avg_msg_wait_time     0.013746                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers7.throttle00.avg_bandwidth         0.03                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers7.throttle00.avg_useful_bandwidth         0.02                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers7.throttle00.msg_count.Request_Control::2        23878                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle00.msg_bytes.Request_Control::2       191024                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle00.msg_count.Response_Data::1        24291                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle00.msg_bytes.Response_Data::1      1748952                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle00.msg_count.Response_Control::1          280                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle00.msg_bytes.Response_Control::1         2240                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle01.acc_link_utilization 7374168.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers7.throttle01.link_utilization     4.125414                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers7.throttle01.total_msg_count      3613033                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers7.throttle01.total_msg_bytes    117986696                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers7.throttle01.total_data_msg_bytes     89082432                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers7.throttle01.total_msg_wait_time     16733250                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers7.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers7.throttle01.total_bw_sat_cy      5585878                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers7.throttle01.avg_msg_wait_time     4.631358                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers7.throttle01.avg_bandwidth         1.85                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers7.throttle01.avg_useful_bandwidth         1.39                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers7.throttle01.msg_count.Control::0       575448                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle01.msg_bytes.Control::0      4603584                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle01.msg_count.Request_Control::2       185544                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle01.msg_bytes.Request_Control::2      1484352                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle01.msg_count.Response_Data::1       952530                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle01.msg_bytes.Response_Data::1     68582160                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle01.msg_count.Response_Control::1       888041                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle01.msg_count.Response_Control::2       567957                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle01.msg_bytes.Response_Control::1      7104328                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle01.msg_bytes.Response_Control::2      4543656                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle01.msg_count.Writeback_Data::0       375842                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle01.msg_count.Writeback_Data::1        63541                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle01.msg_bytes.Writeback_Data::0     27060624                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle01.msg_bytes.Writeback_Data::1      4574952                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle01.msg_count.Writeback_Control::0         4130                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle01.msg_bytes.Writeback_Control::0        33040                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.percent_links_utilized     2.082066                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.msg_count.Control::0       599675                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.msg_bytes.Control::0      4797400                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.msg_count.Request_Control::2       186083                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.msg_bytes.Request_Control::2      1488664                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.msg_count.Response_Data::1       952823                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.msg_bytes.Response_Data::1     68603256                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.msg_count.Response_Control::1       903863                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.msg_count.Response_Control::2       591619                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.msg_bytes.Response_Control::1      7230904                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.msg_bytes.Response_Control::2      4732952                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.msg_count.Writeback_Data::0       375842                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.msg_count.Writeback_Data::1        71449                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.msg_bytes.Writeback_Data::0     27060624                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.msg_bytes.Writeback_Data::1      5144328                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.msg_count.Writeback_Control::0         4491                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.msg_bytes.Writeback_Control::0        35928                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers1.m_msg_count        24590                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers1.m_buf_msgs     0.000138                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers8.port_buffers2.m_msg_count        23735                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers2.m_buf_msgs     0.000133                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers8.port_buffers2.m_stall_time          333                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers2.m_avg_stall_time     0.014030                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers8.port_buffers3.m_msg_count       980008                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers3.m_buf_msgs     0.005659                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers8.port_buffers3.m_stall_time     10478844                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers3.m_avg_stall_time    10.692611                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers8.port_buffers4.m_msg_count      1903545                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers4.m_buf_msgs     0.010774                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers8.port_buffers4.m_stall_time      7444881                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers4.m_avg_stall_time     3.911061                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers8.port_buffers5.m_msg_count       753967                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers5.m_buf_msgs     0.004219                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers8.port_buffers5.m_stall_time        73926                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers5.m_avg_stall_time     0.098049                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers8.power_state.pwrStateResidencyTicks::UNDEFINED  59523680403                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers8.throttle00.acc_link_utilization 121062.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers8.throttle00.link_utilization     0.067727                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers8.throttle00.total_msg_count        48325                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers8.throttle00.total_msg_bytes      1937000                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers8.throttle00.total_data_msg_bytes      1550400                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers8.throttle00.total_msg_wait_time          333                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers8.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers8.throttle00.total_bw_sat_cy        96900                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers8.throttle00.avg_msg_wait_time     0.006891                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers8.throttle00.avg_bandwidth         0.03                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers8.throttle00.avg_useful_bandwidth         0.02                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers8.throttle00.msg_count.Request_Control::2        23735                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle00.msg_bytes.Request_Control::2       189880                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle00.msg_count.Response_Data::1        24225                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle00.msg_bytes.Response_Data::1      1744200                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle00.msg_count.Response_Control::1          365                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle00.msg_bytes.Response_Control::1         2920                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle01.acc_link_utilization      7322316                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers8.throttle01.link_utilization     4.096405                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers8.throttle01.total_msg_count      3637520                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers8.throttle01.total_msg_bytes    117157056                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers8.throttle01.total_data_msg_bytes     88056896                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers8.throttle01.total_msg_wait_time     17997651                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers8.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers8.throttle01.total_bw_sat_cy      5521197                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers8.throttle01.avg_msg_wait_time     4.947781                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers8.throttle01.avg_bandwidth         1.83                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers8.throttle01.avg_useful_bandwidth         1.38                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers8.throttle01.msg_count.Control::0       599675                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle01.msg_bytes.Control::0      4797400                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle01.msg_count.Request_Control::2       162348                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle01.msg_bytes.Request_Control::2      1298784                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle01.msg_count.Response_Data::1       928598                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle01.msg_bytes.Response_Data::1     66859056                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle01.msg_count.Response_Control::1       903498                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle01.msg_count.Response_Control::2       591619                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle01.msg_bytes.Response_Control::1      7227984                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle01.msg_bytes.Response_Control::2      4732952                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle01.msg_count.Writeback_Data::0       375842                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle01.msg_count.Writeback_Data::1        71449                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle01.msg_bytes.Writeback_Data::0     27060624                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle01.msg_bytes.Writeback_Data::1      5144328                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle01.msg_count.Writeback_Control::0         4491                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle01.msg_bytes.Writeback_Control::0        35928                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.percent_links_utilized     2.067546                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.msg_count.Control::0       623932                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.msg_bytes.Control::0      4991456                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.msg_count.Request_Control::2       162887                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.msg_bytes.Request_Control::2      1303096                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.msg_count.Response_Data::1       928889                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.msg_bytes.Response_Data::1     66880008                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.msg_count.Response_Control::1       919305                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.msg_count.Response_Control::2       615311                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.msg_bytes.Response_Control::1      7354440                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.msg_bytes.Response_Control::2      4922488                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.msg_count.Writeback_Data::0       375843                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.msg_count.Writeback_Data::1        79342                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.msg_bytes.Writeback_Data::0     27060696                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.msg_bytes.Writeback_Data::1      5712624                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.msg_count.Writeback_Control::0         4835                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.msg_bytes.Writeback_Control::0        38680                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.port_buffers1.m_msg_count        24604                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers9.port_buffers1.m_buf_msgs     0.000138                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers9.port_buffers2.m_msg_count        23705                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers9.port_buffers2.m_buf_msgs     0.000133                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers9.port_buffers2.m_stall_time          999                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers9.port_buffers2.m_avg_stall_time     0.042143                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers9.port_buffers3.m_msg_count      1004610                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers9.port_buffers3.m_buf_msgs     0.005793                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers9.port_buffers3.m_stall_time     10288368                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers9.port_buffers3.m_avg_stall_time    10.241156                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers9.port_buffers4.m_msg_count      1902932                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers9.port_buffers4.m_buf_msgs     0.010770                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers9.port_buffers4.m_stall_time      7389270                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers9.port_buffers4.m_avg_stall_time     3.883097                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers9.port_buffers5.m_msg_count       754493                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers9.port_buffers5.m_buf_msgs     0.004222                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers9.port_buffers5.m_stall_time        64269                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers9.port_buffers5.m_avg_stall_time     0.085182                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers9.power_state.pwrStateResidencyTicks::UNDEFINED  59523680403                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers9.throttle00.acc_link_utilization 121174.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers9.throttle00.link_utilization     0.067790                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers9.throttle00.total_msg_count        48309                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers9.throttle00.total_msg_bytes      1938792                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers9.throttle00.total_data_msg_bytes      1552320                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers9.throttle00.total_msg_wait_time          999                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers9.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers9.throttle00.total_bw_sat_cy        97020                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers9.throttle00.avg_msg_wait_time     0.020679                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers9.throttle00.avg_bandwidth         0.03                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers9.throttle00.avg_useful_bandwidth         0.02                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers9.throttle00.msg_count.Request_Control::2        23705                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle00.msg_bytes.Request_Control::2       189640                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle00.msg_count.Response_Data::1        24255                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle00.msg_bytes.Response_Data::1      1746360                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle00.msg_count.Response_Control::1          349                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle00.msg_bytes.Response_Control::1         2792                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle01.acc_link_utilization 7270293.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers9.throttle01.link_utilization     4.067302                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers9.throttle01.total_msg_count      3662035                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers9.throttle01.total_msg_bytes    116324696                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers9.throttle01.total_data_msg_bytes     87028416                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers9.throttle01.total_msg_wait_time     17741907                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers9.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers9.throttle01.total_bw_sat_cy      5456037                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers9.throttle01.avg_msg_wait_time     4.844822                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers9.throttle01.avg_bandwidth         1.82                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers9.throttle01.avg_useful_bandwidth         1.36                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers9.throttle01.msg_count.Control::0       623932                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle01.msg_bytes.Control::0      4991456                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle01.msg_count.Request_Control::2       139182                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle01.msg_bytes.Request_Control::2      1113456                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle01.msg_count.Response_Data::1       904634                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle01.msg_bytes.Response_Data::1     65133648                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle01.msg_count.Response_Control::1       918956                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle01.msg_count.Response_Control::2       615311                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle01.msg_bytes.Response_Control::1      7351648                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle01.msg_bytes.Response_Control::2      4922488                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle01.msg_count.Writeback_Data::0       375843                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle01.msg_count.Writeback_Data::1        79342                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle01.msg_bytes.Writeback_Data::0     27060696                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle01.msg_bytes.Writeback_Data::1      5712624                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle01.msg_count.Writeback_Control::0         4835                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle01.msg_bytes.Writeback_Control::0        38680                       (Unspecified)
board.cache_hierarchy.ruby_system.power_state.pwrStateResidencyTicks::UNDEFINED  59523680403                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED  59523680403                       # Cumulative time (in ticks) in various power states (Tick)
board.clk_domain.clock                            333                       # Clock period in ticks (Tick)
board.clk_domain.voltage_domain.voltage             1                       # Voltage in Volts (Volt)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.ruby_system.directory_controllers::samples   1260611.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.priorityMinLatency 0.000000018750                       # per QoS priority minimum request to response latency (Second)
board.memory.mem_ctrl.priorityMaxLatency 0.000384943204                       # per QoS priority maximum request to response latency (Second)
board.memory.mem_ctrl.numReadWriteTurnArounds        31350                       # Number of turnarounds from READ to WRITE (Count)
board.memory.mem_ctrl.numWriteReadTurnArounds        31350                       # Number of turnarounds from WRITE to READ (Count)
board.memory.mem_ctrl.numStayReadState        1547865                       # Number of times bus staying in READ state (Count)
board.memory.mem_ctrl.numStayWriteState        472834                       # Number of times bus staying in WRITE state (Count)
board.memory.mem_ctrl.readReqs                 760225                       # Number of read requests accepted (Count)
board.memory.mem_ctrl.writeReqs                502280                       # Number of write requests accepted (Count)
board.memory.mem_ctrl.readBursts               760225                       # Number of controller read bursts, including those serviced by the write queue (Count)
board.memory.mem_ctrl.writeBursts              502280                       # Number of controller write bursts, including those merged in the write queue (Count)
board.memory.mem_ctrl.servicedByWrQ              1894                       # Number of controller read bursts serviced by the write queue (Count)
board.memory.mem_ctrl.mergedWrBursts                0                       # Number of controller write bursts merged with an existing one (Count)
board.memory.mem_ctrl.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
board.memory.mem_ctrl.avgRdQLen                  1.55                       # Average read queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl.avgWrQLen                 26.03                       # Average write queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl.numRdRetry                    0                       # Number of times read queue was full causing retry (Count)
board.memory.mem_ctrl.numWrRetry                    4                       # Number of times write queue was full causing retry (Count)
board.memory.mem_ctrl.readPktSize::0                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::1                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::2                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::3                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::4                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::5                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::6           760225                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::0               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::1               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::2               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::3               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::4               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::5               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::6          502280                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.rdQLenPdf::0             381192                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::1               3940                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::2               7315                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::3              14308                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::4              25397                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::5              40566                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::6              58228                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::7              71575                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::8              57389                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::9              34612                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::10             23629                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::11             15763                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::12             10596                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::13              7161                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::14              4447                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::15              2199                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::16                14                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::17                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::18                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::19                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::20                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::21                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::22                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::23                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::24                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::25                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::26                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::27                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::28                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::29                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::30                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::31                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::0                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::1                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::2                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::3                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::4                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::5                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::6                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::7                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::8                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::9                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::10                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::11                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::12                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::13                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::14                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::15               219                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::16               376                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::17             23652                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::18             24614                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::19             25988                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::20             27381                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::21             28649                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::22             29678                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::23             30498                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::24             31072                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::25             31562                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::26             31792                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::27             32131                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::28             32192                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::29             32228                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::30             32185                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::31             32063                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::32             32060                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::33              5561                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::34              4067                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::35              3009                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::36              2200                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::37              1663                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::38              1249                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::39               993                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::40               785                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::41               626                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::42               523                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::43               422                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::44               365                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::45               304                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::46               266                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::47               255                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::48               255                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::49               243                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::50               232                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::51               235                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::52               184                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::53               171                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::54               133                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::55               100                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::56                46                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::57                14                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::58                 6                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::59                 4                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::60                 5                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::61                 3                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::62                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::63                 5                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdPerTurnAround::samples        31350                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::mean    24.188836                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::gmean    20.943343                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::stdev    24.247650                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::0-127        31341     99.97%     99.97% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::128-255            7      0.02%     99.99% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::256-383            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::3328-3455            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::total        31350                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.wrPerTurnAround::samples        31350                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::mean    16.021053                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::gmean    16.019713                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::stdev     0.220349                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::16        31021     98.95%     98.95% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::17           25      0.08%     99.03% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::18          298      0.95%     99.98% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::19            1      0.00%     99.98% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::20            1      0.00%     99.99% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::21            1      0.00%     99.99% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::22            1      0.00%     99.99% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::24            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::29            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::total        31350                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.bytesReadWrQ             121216                       # Total number of bytes read from write queue (Byte)
board.memory.mem_ctrl.bytesReadSys           48654400                       # Total read bytes from the system interface side (Byte)
board.memory.mem_ctrl.bytesWrittenSys        32145920                       # Total written bytes from the system interface side (Byte)
board.memory.mem_ctrl.avgRdBWSys         817395693.11893249                       # Average system read bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl.avgWrBWSys         540052627.49814510                       # Average system write bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl.totGap              59523607476                       # Total gap between requests (Tick)
board.memory.mem_ctrl.avgGap                 47147.23                       # Average gap between requests ((Tick/Count))
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.ruby_system.directory_controllers     48533184                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorWriteBytes::cache_hierarchy.ruby_system.directory_controllers     32144640                       # Per-requestor bytes write to memory (Byte)
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.ruby_system.directory_controllers 815359259.901441216469                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorWriteRate::cache_hierarchy.ruby_system.directory_controllers 540031123.451497912407                       # Per-requestor bytes write to memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.ruby_system.directory_controllers       760225                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorWriteAccesses::cache_hierarchy.ruby_system.directory_controllers       502280                       # Per-requestor write serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.ruby_system.directory_controllers  44434033641                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorWriteTotalLat::cache_hierarchy.ruby_system.directory_controllers 1474506922151                       # Per-requestor write total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.ruby_system.directory_controllers     58448.53                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorWriteAvgLat::cache_hierarchy.ruby_system.directory_controllers   2935627.38                       # Per-requestor write average memory access latency ((Tick/Count))
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.ruby_system.directory_controllers     48654400                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::total     48654400                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesWritten::cache_hierarchy.ruby_system.directory_controllers     32145920                       # Number of bytes written to this memory (Byte)
board.memory.mem_ctrl.dram.bytesWritten::total     32145920                       # Number of bytes written to this memory (Byte)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.ruby_system.directory_controllers       760225                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::total       760225                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numWrites::cache_hierarchy.ruby_system.directory_controllers       502280                       # Number of write requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numWrites::total       502280                       # Number of write requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.ruby_system.directory_controllers    817395693                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::total    817395693                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwWrite::cache_hierarchy.ruby_system.directory_controllers    540052627                       # Write bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwWrite::total    540052627                       # Write bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.ruby_system.directory_controllers   1357448321                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::total   1357448321                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.readBursts          758331                       # Number of DRAM read bursts (Count)
board.memory.mem_ctrl.dram.writeBursts         502260                       # Number of DRAM write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::0        47858                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::1        47214                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::2        47505                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::3        47144                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::4        47315                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::5        47250                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::6        47846                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::7        47224                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::8        47472                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::9        47260                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::10        47391                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::11        47293                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::12        47150                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::13        47484                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::14        47257                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::15        47668                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::0        31208                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::1        31242                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::2        31632                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::3        31229                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::4        31302                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::5        31392                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::6        31689                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::7        31286                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::8        31466                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::9        31437                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::10        31294                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::11        31321                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::12        31239                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::13        31540                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::14        31298                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::15        31685                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.totQLat        30215327391                       # Total ticks spent queuing (Tick)
board.memory.mem_ctrl.dram.totBusLat       3791655000                       # Total ticks spent in databus transfers (Tick)
board.memory.mem_ctrl.dram.totMemAccLat   44434033641                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
board.memory.mem_ctrl.dram.avgQLat           39844.51                       # Average queueing delay per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.avgBusLat          5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.avgMemAccLat      58594.51                       # Average memory access latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.readRowHits         351508                       # Number of row buffer hits during reads (Count)
board.memory.mem_ctrl.dram.writeRowHits        431451                       # Number of row buffer hits during writes (Count)
board.memory.mem_ctrl.dram.readRowHitRate        46.35                       # Row buffer hit rate for reads (Ratio)
board.memory.mem_ctrl.dram.writeRowHitRate        85.90                       # Row buffer hit rate for writes (Ratio)
board.memory.mem_ctrl.dram.bytesPerActivate::samples       477620                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::mean   168.913396                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::gmean    94.927408                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::stdev   268.908191                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::0-127       375804     78.68%     78.68% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::128-255        34514      7.23%     85.91% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::256-383        14737      3.09%     88.99% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::384-511         4776      1.00%     89.99% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::512-639         3273      0.69%     90.68% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::640-767         2660      0.56%     91.24% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::768-895         3922      0.82%     92.06% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::896-1023         3847      0.81%     92.86% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::1024-1151        34087      7.14%    100.00% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::total       477620                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.dramBytesRead     48533184                       # Total bytes read (Byte)
board.memory.mem_ctrl.dram.dramBytesWritten     32144640                       # Total bytes written (Byte)
board.memory.mem_ctrl.dram.avgRdBW         815.359260                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl.dram.avgWrBW         540.031123                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl.dram.peakBW            12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
board.memory.mem_ctrl.dram.busUtil              10.59                       # Data bus utilization in percentage (Ratio)
board.memory.mem_ctrl.dram.busUtilRead           6.37                       # Data bus utilization in percentage for reads (Ratio)
board.memory.mem_ctrl.dram.busUtilWrite          4.22                       # Data bus utilization in percentage for writes (Ratio)
board.memory.mem_ctrl.dram.pageHitRate          62.11                       # Row buffer hit rate, read and write combined (Ratio)
board.memory.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED  59523680403                       # Cumulative time (in ticks) in various power states (Tick)
board.memory.mem_ctrl.dram.rank0.actEnergy   1705717440                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.preEnergy    906583755                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.readEnergy   2708601840                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.writeEnergy   1310115600                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.refreshEnergy 4698308160.000001                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.actBackEnergy  15700511490                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.preBackEnergy   9635610240                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.totalEnergy  36665448525                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.averagePower   615.980871                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::IDLE  24717782880                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::REF   1987440000                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::ACT  32818457523                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.actEnergy   1704575040                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.preEnergy    905984145                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.readEnergy   2705881500                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.writeEnergy   1311681600                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.refreshEnergy 4698308160.000001                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.actBackEnergy  15680922300                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.preBackEnergy   9652106400                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.totalEnergy  36659459145                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.averagePower   615.880250                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::IDLE  24757243261                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::REF   1987440000                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::ACT  32778997142                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  59523680403                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.numCycles       178749791                       # Number of cpu cycles simulated (Cycle)
board.processor.cores0.core.cpi              5.678581                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores0.core.ipc              0.176100                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores0.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores0.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores0.core.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::total            0                       # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
board.processor.cores0.core.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
board.processor.cores0.core.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
board.processor.cores0.core.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
board.processor.cores0.core.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
board.processor.cores0.core.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.condPredicted            0                       # Number of conditional branches predicted (Count)
board.processor.cores0.core.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
board.processor.cores0.core.branchPred.condIncorrect            0                       # Number of conditional branches incorrect (Count)
board.processor.cores0.core.branchPred.predTakenBTBMiss            0                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores0.core.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores0.core.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores0.core.branchPred.BTBLookups            0                       # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.BTBUpdates            0                       # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.BTBHits            0                       # Number of BTB hits (Count)
board.processor.cores0.core.branchPred.BTBHitRatio          nan                       # BTB Hit Ratio (Ratio)
board.processor.cores0.core.branchPred.BTBMispredicted            0                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores0.core.branchPred.indirectLookups            0                       # Number of indirect predictor lookups. (Count)
board.processor.cores0.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores0.core.branchPred.indirectMisses            0                       # Number of indirect misses. (Count)
board.processor.cores0.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores0.core.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  59523680403                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
board.processor.cores0.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.cores0.core.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
board.processor.cores0.core.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores0.core.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores0.core.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores0.core.branchPred.ras.pushes            0                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores0.core.branchPred.ras.pops            0                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores0.core.branchPred.ras.squashes            0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores0.core.branchPred.ras.used            0                       # Number of times the RAS is the provider (Count)
board.processor.cores0.core.branchPred.ras.correct            0                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores0.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores0.core.commitStats0.numInsts     31477895                       # Number of instructions committed (thread level) (Count)
board.processor.cores0.core.commitStats0.numOps     53237908                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores0.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores0.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores0.core.commitStats0.cpi     5.678581                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores0.core.commitStats0.ipc     0.176100                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores0.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
board.processor.cores0.core.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
board.processor.cores0.core.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
board.processor.cores0.core.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
board.processor.cores0.core.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
board.processor.cores0.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores0.core.commitStats0.committedInstType::No_OpClass         3178      0.01%      0.01% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::IntAlu     25074368     47.10%     47.10% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::IntMult         1024      0.00%     47.11% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::IntDiv         2152      0.00%     47.11% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatAdd      3125813      5.87%     52.98% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatCmp            0      0.00%     52.98% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatCvt          240      0.00%     52.98% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMult            0      0.00%     52.98% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     52.98% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatDiv            0      0.00%     52.98% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMisc            0      0.00%     52.98% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     52.98% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAdd          726      0.00%     52.98% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     52.98% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAlu         1829      0.00%     52.99% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdCmp            0      0.00%     52.99% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdCvt         1784      0.00%     52.99% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdMisc         2184      0.00%     52.99% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdMult            0      0.00%     52.99% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     52.99% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     52.99% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdShift          448      0.00%     53.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     53.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdDiv            0      0.00%     53.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     53.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatAdd        62500      0.12%     53.11% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     53.11% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     53.11% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatCvt           20      0.00%     53.11% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     53.11% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     53.11% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatMult        62500      0.12%     53.23% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     53.23% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     53.23% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     53.23% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     53.23% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     53.23% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     53.23% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     53.23% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     53.23% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAes            0      0.00%     53.23% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     53.23% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     53.23% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     53.23% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     53.23% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     53.23% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     53.23% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     53.23% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     53.23% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::Matrix            0      0.00%     53.23% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::MatrixMov            0      0.00%     53.23% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::MatrixOP            0      0.00%     53.23% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::MemRead     15550816     29.21%     82.44% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::MemWrite      3085658      5.80%     88.24% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMemRead      3190313      5.99%     94.23% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMemWrite      3072355      5.77%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::total     53237908                       # Class of committed instruction. (Count)
board.processor.cores0.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
board.processor.cores0.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores0.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
board.processor.cores0.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
board.processor.cores0.core.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
board.processor.cores0.core.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
board.processor.cores0.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
board.processor.cores0.core.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
board.processor.cores0.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores0.core.executeStats0.numDiscardedOps     15346181                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores0.core.fetch2.intInstructions           95                       # Number of integer instructions successfully decoded (Count)
board.processor.cores0.core.fetch2.fpInstructions            0                       # Number of floating point instructions successfully decoded (Count)
board.processor.cores0.core.fetch2.vecInstructions            0                       # Number of SIMD instructions successfully decoded (Count)
board.processor.cores0.core.fetch2.loadInstructions            0                       # Number of memory load instructions successfully decoded (Count)
board.processor.cores0.core.fetch2.storeInstructions            0                       # Number of memory store instructions successfully decoded (Count)
board.processor.cores0.core.fetch2.amoInstructions            0                       # Number of memory atomic instructions successfully decoded (Count)
board.processor.cores0.core.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
board.processor.cores0.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores0.core.fetchStats0.fetchRate            0                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores0.core.fetchStats0.branchRate            0                       # Number of branch fetches per cycle (Ratio)
board.processor.cores0.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores0.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores0.core.mmu.dtb.rdAccesses     21757461                       # TLB accesses on read requests (Count)
board.processor.cores0.core.mmu.dtb.wrAccesses      6159630                       # TLB accesses on write requests (Count)
board.processor.cores0.core.mmu.dtb.rdMisses          681                       # TLB misses on read requests (Count)
board.processor.cores0.core.mmu.dtb.wrMisses        11950                       # TLB misses on write requests (Count)
board.processor.cores0.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  59523680403                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores0.core.mmu.itb.wrAccesses      9348810                       # TLB accesses on write requests (Count)
board.processor.cores0.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores0.core.mmu.itb.wrMisses          332                       # TLB misses on write requests (Count)
board.processor.cores0.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  59523680403                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.power_state.pwrStateResidencyTicks::ON  59523680403                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.thread_0.numInsts     31477895                       # Number of Instructions committed (Count)
board.processor.cores0.core.thread_0.numOps     53237908                       # Number of Ops committed (Count)
board.processor.cores0.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores0.core.workload.numSyscalls          140                       # Number of system calls (Count)
board.processor.cores1.core.numCycles        12356277                       # Number of cpu cycles simulated (Cycle)
board.processor.cores1.core.cpi              8.864206                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores1.core.ipc              0.112813                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores1.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores1.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores1.core.quiesceCycles    166393514                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores1.core.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::total            0                       # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
board.processor.cores1.core.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
board.processor.cores1.core.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
board.processor.cores1.core.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
board.processor.cores1.core.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
board.processor.cores1.core.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.condPredicted            0                       # Number of conditional branches predicted (Count)
board.processor.cores1.core.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
board.processor.cores1.core.branchPred.condIncorrect            0                       # Number of conditional branches incorrect (Count)
board.processor.cores1.core.branchPred.predTakenBTBMiss            0                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores1.core.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores1.core.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores1.core.branchPred.BTBLookups            0                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.BTBUpdates            0                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.BTBHits            0                       # Number of BTB hits (Count)
board.processor.cores1.core.branchPred.BTBHitRatio          nan                       # BTB Hit Ratio (Ratio)
board.processor.cores1.core.branchPred.BTBMispredicted            0                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores1.core.branchPred.indirectLookups            0                       # Number of indirect predictor lookups. (Count)
board.processor.cores1.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores1.core.branchPred.indirectMisses            0                       # Number of indirect misses. (Count)
board.processor.cores1.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores1.core.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  59523680403                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
board.processor.cores1.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.cores1.core.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
board.processor.cores1.core.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores1.core.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores1.core.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores1.core.branchPred.ras.pushes            0                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores1.core.branchPred.ras.pops            0                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores1.core.branchPred.ras.squashes            0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores1.core.branchPred.ras.used            0                       # Number of times the RAS is the provider (Count)
board.processor.cores1.core.branchPred.ras.correct            0                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores1.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores1.core.commitStats0.numInsts      1393952                       # Number of instructions committed (thread level) (Count)
board.processor.cores1.core.commitStats0.numOps      2059451                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores1.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores1.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores1.core.commitStats0.cpi     8.864206                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores1.core.commitStats0.ipc     0.112813                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores1.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
board.processor.cores1.core.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
board.processor.cores1.core.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
board.processor.cores1.core.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
board.processor.cores1.core.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
board.processor.cores1.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores1.core.commitStats0.committedInstType::No_OpClass           42      0.00%      0.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::IntAlu       975946     47.39%     47.39% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::IntMult            4      0.00%     47.39% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::IntDiv           22      0.00%     47.39% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatAdd       125004      6.07%     53.46% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatCmp            0      0.00%     53.46% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatCvt            0      0.00%     53.46% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMult            0      0.00%     53.46% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     53.46% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatDiv            0      0.00%     53.46% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMisc            0      0.00%     53.46% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     53.46% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAdd            0      0.00%     53.46% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     53.46% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAlu           16      0.00%     53.46% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdCmp            0      0.00%     53.46% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdCvt           20      0.00%     53.46% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdMisc           25      0.00%     53.46% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdMult            0      0.00%     53.46% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     53.46% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     53.46% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdShift            0      0.00%     53.46% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     53.46% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdDiv            0      0.00%     53.46% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     53.46% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatAdd        62500      3.03%     56.50% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     56.50% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     56.50% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     56.50% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     56.50% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     56.50% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatMult        62500      3.03%     59.53% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     59.53% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     59.53% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     59.53% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     59.53% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     59.53% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     59.53% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     59.53% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     59.53% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAes            0      0.00%     59.53% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     59.53% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     59.53% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     59.53% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     59.53% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     59.53% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     59.53% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     59.53% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     59.53% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::Matrix            0      0.00%     59.53% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::MatrixMov            0      0.00%     59.53% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::MatrixOP            0      0.00%     59.53% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::MemRead       520656     25.28%     84.82% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::MemWrite        62671      3.04%     87.86% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMemRead       187526      9.11%     96.96% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMemWrite        62519      3.04%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::total      2059451                       # Class of committed instruction. (Count)
board.processor.cores1.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
board.processor.cores1.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores1.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
board.processor.cores1.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
board.processor.cores1.core.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
board.processor.cores1.core.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
board.processor.cores1.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
board.processor.cores1.core.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
board.processor.cores1.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores1.core.executeStats0.numDiscardedOps       332084                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores1.core.fetch2.intInstructions            0                       # Number of integer instructions successfully decoded (Count)
board.processor.cores1.core.fetch2.fpInstructions            0                       # Number of floating point instructions successfully decoded (Count)
board.processor.cores1.core.fetch2.vecInstructions            0                       # Number of SIMD instructions successfully decoded (Count)
board.processor.cores1.core.fetch2.loadInstructions            0                       # Number of memory load instructions successfully decoded (Count)
board.processor.cores1.core.fetch2.storeInstructions            0                       # Number of memory store instructions successfully decoded (Count)
board.processor.cores1.core.fetch2.amoInstructions            0                       # Number of memory atomic instructions successfully decoded (Count)
board.processor.cores1.core.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
board.processor.cores1.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores1.core.fetchStats0.fetchRate            0                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores1.core.fetchStats0.branchRate            0                       # Number of branch fetches per cycle (Ratio)
board.processor.cores1.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores1.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores1.core.mmu.dtb.rdAccesses       728668                       # TLB accesses on read requests (Count)
board.processor.cores1.core.mmu.dtb.wrAccesses       125202                       # TLB accesses on write requests (Count)
board.processor.cores1.core.mmu.dtb.rdMisses          271                       # TLB misses on read requests (Count)
board.processor.cores1.core.mmu.dtb.wrMisses          126                       # TLB misses on write requests (Count)
board.processor.cores1.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  59523680403                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores1.core.mmu.itb.wrAccesses       292941                       # TLB accesses on write requests (Count)
board.processor.cores1.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores1.core.mmu.itb.wrMisses           31                       # TLB misses on write requests (Count)
board.processor.cores1.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  59523680403                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.power_state.pwrStateResidencyTicks::ON  59523680403                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.thread_0.numInsts      1393952                       # Number of Instructions committed (Count)
board.processor.cores1.core.thread_0.numOps      2059451                       # Number of Ops committed (Count)
board.processor.cores1.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores10.core.numCycles       12278929                       # Number of cpu cycles simulated (Cycle)
board.processor.cores10.core.cpi             8.874495                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores10.core.ipc             0.112682                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores10.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores10.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores10.core.quiesceCycles    166470862                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores10.core.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
board.processor.cores10.core.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
board.processor.cores10.core.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
board.processor.cores10.core.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
board.processor.cores10.core.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
board.processor.cores10.core.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores10.core.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
board.processor.cores10.core.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores10.core.branchPred.lookups_0::total            0                       # Number of BP lookups (Count)
board.processor.cores10.core.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores10.core.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores10.core.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores10.core.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores10.core.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores10.core.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores10.core.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores10.core.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores10.core.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores10.core.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores10.core.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores10.core.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores10.core.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores10.core.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores10.core.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores10.core.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores10.core.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores10.core.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores10.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores10.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores10.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores10.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores10.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores10.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores10.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores10.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores10.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores10.core.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
board.processor.cores10.core.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
board.processor.cores10.core.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
board.processor.cores10.core.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
board.processor.cores10.core.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores10.core.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores10.core.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores10.core.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores10.core.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
board.processor.cores10.core.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores10.core.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores10.core.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores10.core.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores10.core.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores10.core.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores10.core.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores10.core.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores10.core.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores10.core.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
board.processor.cores10.core.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
board.processor.cores10.core.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
board.processor.cores10.core.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
board.processor.cores10.core.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
board.processor.cores10.core.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores10.core.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores10.core.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores10.core.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores10.core.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores10.core.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores10.core.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores10.core.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores10.core.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores10.core.branchPred.condPredicted            0                       # Number of conditional branches predicted (Count)
board.processor.cores10.core.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
board.processor.cores10.core.branchPred.condIncorrect            0                       # Number of conditional branches incorrect (Count)
board.processor.cores10.core.branchPred.predTakenBTBMiss            0                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores10.core.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores10.core.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores10.core.branchPred.BTBLookups            0                       # Number of BTB lookups (Count)
board.processor.cores10.core.branchPred.BTBUpdates            0                       # Number of BTB updates (Count)
board.processor.cores10.core.branchPred.BTBHits            0                       # Number of BTB hits (Count)
board.processor.cores10.core.branchPred.BTBHitRatio          nan                       # BTB Hit Ratio (Ratio)
board.processor.cores10.core.branchPred.BTBMispredicted            0                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores10.core.branchPred.indirectLookups            0                       # Number of indirect predictor lookups. (Count)
board.processor.cores10.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores10.core.branchPred.indirectMisses            0                       # Number of indirect misses. (Count)
board.processor.cores10.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores10.core.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
board.processor.cores10.core.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
board.processor.cores10.core.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
board.processor.cores10.core.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
board.processor.cores10.core.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores10.core.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores10.core.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores10.core.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores10.core.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
board.processor.cores10.core.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
board.processor.cores10.core.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
board.processor.cores10.core.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
board.processor.cores10.core.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
board.processor.cores10.core.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
board.processor.cores10.core.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores10.core.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
board.processor.cores10.core.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores10.core.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
board.processor.cores10.core.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
board.processor.cores10.core.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
board.processor.cores10.core.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
board.processor.cores10.core.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
board.processor.cores10.core.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
board.processor.cores10.core.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores10.core.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
board.processor.cores10.core.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores10.core.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
board.processor.cores10.core.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores10.core.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores10.core.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores10.core.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores10.core.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores10.core.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores10.core.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores10.core.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores10.core.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores10.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  59523680403                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores10.core.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
board.processor.cores10.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.cores10.core.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
board.processor.cores10.core.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores10.core.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores10.core.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores10.core.branchPred.ras.pushes            0                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores10.core.branchPred.ras.pops            0                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores10.core.branchPred.ras.squashes            0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores10.core.branchPred.ras.used            0                       # Number of times the RAS is the provider (Count)
board.processor.cores10.core.branchPred.ras.correct            0                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores10.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores10.core.commitStats0.numInsts      1383620                       # Number of instructions committed (thread level) (Count)
board.processor.cores10.core.commitStats0.numOps      2041736                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores10.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores10.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores10.core.commitStats0.cpi     8.874495                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores10.core.commitStats0.ipc     0.112682                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores10.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
board.processor.cores10.core.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
board.processor.cores10.core.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
board.processor.cores10.core.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
board.processor.cores10.core.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
board.processor.cores10.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores10.core.commitStats0.committedInstType::No_OpClass           42      0.00%      0.00% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::IntAlu       959710     47.00%     47.01% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::IntMult            4      0.00%     47.01% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::IntDiv           22      0.00%     47.01% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::FloatAdd       125004      6.12%     53.13% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::FloatCmp            0      0.00%     53.13% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::FloatCvt            0      0.00%     53.13% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::FloatMult            0      0.00%     53.13% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     53.13% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::FloatDiv            0      0.00%     53.13% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::FloatMisc            0      0.00%     53.13% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     53.13% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdAdd            0      0.00%     53.13% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     53.13% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdAlu           16      0.00%     53.13% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdCmp            0      0.00%     53.13% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdCvt           20      0.00%     53.13% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdMisc           25      0.00%     53.13% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdMult            0      0.00%     53.13% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     53.13% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     53.13% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdShift            0      0.00%     53.13% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     53.13% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdDiv            0      0.00%     53.13% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     53.13% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdFloatAdd        62500      3.06%     56.19% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     56.19% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     56.19% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     56.19% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     56.19% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     56.19% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdFloatMult        62500      3.06%     59.26% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     59.26% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     59.26% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     59.26% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     59.26% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     59.26% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     59.26% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     59.26% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     59.26% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdAes            0      0.00%     59.26% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     59.26% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     59.26% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     59.26% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     59.26% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     59.26% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     59.26% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     59.26% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     59.26% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::Matrix            0      0.00%     59.26% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::MatrixMov            0      0.00%     59.26% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::MatrixOP            0      0.00%     59.26% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::MemRead       519178     25.43%     84.68% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::MemWrite        62671      3.07%     87.75% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::FloatMemRead       187525      9.18%     96.94% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::FloatMemWrite        62519      3.06%    100.00% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::total      2041736                       # Class of committed instruction. (Count)
board.processor.cores10.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
board.processor.cores10.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores10.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
board.processor.cores10.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
board.processor.cores10.core.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
board.processor.cores10.core.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
board.processor.cores10.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
board.processor.cores10.core.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
board.processor.cores10.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores10.core.executeStats0.numDiscardedOps       326183                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores10.core.fetch2.intInstructions            0                       # Number of integer instructions successfully decoded (Count)
board.processor.cores10.core.fetch2.fpInstructions            0                       # Number of floating point instructions successfully decoded (Count)
board.processor.cores10.core.fetch2.vecInstructions            0                       # Number of SIMD instructions successfully decoded (Count)
board.processor.cores10.core.fetch2.loadInstructions            0                       # Number of memory load instructions successfully decoded (Count)
board.processor.cores10.core.fetch2.storeInstructions            0                       # Number of memory store instructions successfully decoded (Count)
board.processor.cores10.core.fetch2.amoInstructions            0                       # Number of memory atomic instructions successfully decoded (Count)
board.processor.cores10.core.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
board.processor.cores10.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores10.core.fetchStats0.fetchRate            0                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores10.core.fetchStats0.branchRate            0                       # Number of branch fetches per cycle (Ratio)
board.processor.cores10.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores10.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores10.core.mmu.dtb.rdAccesses       725712                       # TLB accesses on read requests (Count)
board.processor.cores10.core.mmu.dtb.wrAccesses       125202                       # TLB accesses on write requests (Count)
board.processor.cores10.core.mmu.dtb.rdMisses          268                       # TLB misses on read requests (Count)
board.processor.cores10.core.mmu.dtb.wrMisses          126                       # TLB misses on write requests (Count)
board.processor.cores10.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  59523680403                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores10.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores10.core.mmu.itb.wrAccesses       291510                       # TLB accesses on write requests (Count)
board.processor.cores10.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores10.core.mmu.itb.wrMisses           22                       # TLB misses on write requests (Count)
board.processor.cores10.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  59523680403                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores10.core.power_state.pwrStateResidencyTicks::ON  59523680403                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores10.core.thread_0.numInsts      1383620                       # Number of Instructions committed (Count)
board.processor.cores10.core.thread_0.numOps      2041736                       # Number of Ops committed (Count)
board.processor.cores10.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores11.core.numCycles       12271404                       # Number of cpu cycles simulated (Cycle)
board.processor.cores11.core.cpi             8.924229                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores11.core.ipc             0.112054                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores11.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores11.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores11.core.quiesceCycles    166478387                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores11.core.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
board.processor.cores11.core.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
board.processor.cores11.core.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
board.processor.cores11.core.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
board.processor.cores11.core.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
board.processor.cores11.core.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores11.core.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
board.processor.cores11.core.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores11.core.branchPred.lookups_0::total            0                       # Number of BP lookups (Count)
board.processor.cores11.core.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores11.core.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores11.core.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores11.core.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores11.core.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores11.core.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores11.core.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores11.core.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores11.core.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores11.core.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores11.core.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores11.core.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores11.core.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores11.core.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores11.core.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores11.core.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores11.core.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores11.core.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores11.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores11.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores11.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores11.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores11.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores11.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores11.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores11.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores11.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores11.core.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
board.processor.cores11.core.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
board.processor.cores11.core.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
board.processor.cores11.core.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
board.processor.cores11.core.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores11.core.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores11.core.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores11.core.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores11.core.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
board.processor.cores11.core.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores11.core.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores11.core.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores11.core.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores11.core.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores11.core.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores11.core.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores11.core.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores11.core.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores11.core.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
board.processor.cores11.core.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
board.processor.cores11.core.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
board.processor.cores11.core.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
board.processor.cores11.core.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
board.processor.cores11.core.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores11.core.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores11.core.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores11.core.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores11.core.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores11.core.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores11.core.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores11.core.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores11.core.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores11.core.branchPred.condPredicted            0                       # Number of conditional branches predicted (Count)
board.processor.cores11.core.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
board.processor.cores11.core.branchPred.condIncorrect            0                       # Number of conditional branches incorrect (Count)
board.processor.cores11.core.branchPred.predTakenBTBMiss            0                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores11.core.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores11.core.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores11.core.branchPred.BTBLookups            0                       # Number of BTB lookups (Count)
board.processor.cores11.core.branchPred.BTBUpdates            0                       # Number of BTB updates (Count)
board.processor.cores11.core.branchPred.BTBHits            0                       # Number of BTB hits (Count)
board.processor.cores11.core.branchPred.BTBHitRatio          nan                       # BTB Hit Ratio (Ratio)
board.processor.cores11.core.branchPred.BTBMispredicted            0                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores11.core.branchPred.indirectLookups            0                       # Number of indirect predictor lookups. (Count)
board.processor.cores11.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores11.core.branchPred.indirectMisses            0                       # Number of indirect misses. (Count)
board.processor.cores11.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores11.core.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
board.processor.cores11.core.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
board.processor.cores11.core.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
board.processor.cores11.core.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
board.processor.cores11.core.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores11.core.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores11.core.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores11.core.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores11.core.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
board.processor.cores11.core.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
board.processor.cores11.core.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
board.processor.cores11.core.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
board.processor.cores11.core.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
board.processor.cores11.core.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
board.processor.cores11.core.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores11.core.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
board.processor.cores11.core.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores11.core.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
board.processor.cores11.core.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
board.processor.cores11.core.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
board.processor.cores11.core.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
board.processor.cores11.core.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
board.processor.cores11.core.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
board.processor.cores11.core.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores11.core.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
board.processor.cores11.core.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores11.core.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
board.processor.cores11.core.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores11.core.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores11.core.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores11.core.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores11.core.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores11.core.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores11.core.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores11.core.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores11.core.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores11.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  59523680403                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores11.core.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
board.processor.cores11.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.cores11.core.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
board.processor.cores11.core.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores11.core.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores11.core.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores11.core.branchPred.ras.pushes            0                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores11.core.branchPred.ras.pops            0                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores11.core.branchPred.ras.squashes            0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores11.core.branchPred.ras.used            0                       # Number of times the RAS is the provider (Count)
board.processor.cores11.core.branchPred.ras.correct            0                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores11.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores11.core.commitStats0.numInsts      1375066                       # Number of instructions committed (thread level) (Count)
board.processor.cores11.core.commitStats0.numOps      2027072                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores11.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores11.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores11.core.commitStats0.cpi     8.924229                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores11.core.commitStats0.ipc     0.112054                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores11.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
board.processor.cores11.core.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
board.processor.cores11.core.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
board.processor.cores11.core.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
board.processor.cores11.core.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
board.processor.cores11.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores11.core.commitStats0.committedInstType::No_OpClass           42      0.00%      0.00% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::IntAlu       946268     46.68%     46.68% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::IntMult            4      0.00%     46.68% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::IntDiv           22      0.00%     46.68% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::FloatAdd       125004      6.17%     52.85% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::FloatCmp            0      0.00%     52.85% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::FloatCvt            0      0.00%     52.85% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::FloatMult            0      0.00%     52.85% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     52.85% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::FloatDiv            0      0.00%     52.85% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::FloatMisc            0      0.00%     52.85% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     52.85% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdAdd            0      0.00%     52.85% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     52.85% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdAlu           16      0.00%     52.85% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdCmp            0      0.00%     52.85% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdCvt           20      0.00%     52.85% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdMisc           25      0.00%     52.85% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdMult            0      0.00%     52.85% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     52.85% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     52.85% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdShift            0      0.00%     52.85% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     52.85% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdDiv            0      0.00%     52.85% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     52.85% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdFloatAdd        62500      3.08%     55.94% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     55.94% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     55.94% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     55.94% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     55.94% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     55.94% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdFloatMult        62500      3.08%     59.02% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     59.02% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     59.02% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     59.02% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     59.02% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     59.02% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     59.02% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     59.02% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     59.02% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdAes            0      0.00%     59.02% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     59.02% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     59.02% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     59.02% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     59.02% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     59.02% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     59.02% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     59.02% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     59.02% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::Matrix            0      0.00%     59.02% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::MatrixMov            0      0.00%     59.02% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::MatrixOP            0      0.00%     59.02% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::MemRead       517956     25.55%     84.57% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::MemWrite        62671      3.09%     87.66% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::FloatMemRead       187525      9.25%     96.92% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::FloatMemWrite        62519      3.08%    100.00% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::total      2027072                       # Class of committed instruction. (Count)
board.processor.cores11.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
board.processor.cores11.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores11.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
board.processor.cores11.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
board.processor.cores11.core.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
board.processor.cores11.core.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
board.processor.cores11.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
board.processor.cores11.core.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
board.processor.cores11.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores11.core.executeStats0.numDiscardedOps       321291                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores11.core.fetch2.intInstructions            0                       # Number of integer instructions successfully decoded (Count)
board.processor.cores11.core.fetch2.fpInstructions            0                       # Number of floating point instructions successfully decoded (Count)
board.processor.cores11.core.fetch2.vecInstructions            0                       # Number of SIMD instructions successfully decoded (Count)
board.processor.cores11.core.fetch2.loadInstructions            0                       # Number of memory load instructions successfully decoded (Count)
board.processor.cores11.core.fetch2.storeInstructions            0                       # Number of memory store instructions successfully decoded (Count)
board.processor.cores11.core.fetch2.amoInstructions            0                       # Number of memory atomic instructions successfully decoded (Count)
board.processor.cores11.core.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
board.processor.cores11.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores11.core.fetchStats0.fetchRate            0                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores11.core.fetchStats0.branchRate            0                       # Number of branch fetches per cycle (Ratio)
board.processor.cores11.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores11.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores11.core.mmu.dtb.rdAccesses       723268                       # TLB accesses on read requests (Count)
board.processor.cores11.core.mmu.dtb.wrAccesses       125202                       # TLB accesses on write requests (Count)
board.processor.cores11.core.mmu.dtb.rdMisses          268                       # TLB misses on read requests (Count)
board.processor.cores11.core.mmu.dtb.wrMisses          126                       # TLB misses on write requests (Count)
board.processor.cores11.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  59523680403                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores11.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores11.core.mmu.itb.wrAccesses       288355                       # TLB accesses on write requests (Count)
board.processor.cores11.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores11.core.mmu.itb.wrMisses           22                       # TLB misses on write requests (Count)
board.processor.cores11.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  59523680403                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores11.core.power_state.pwrStateResidencyTicks::ON  59523680403                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores11.core.thread_0.numInsts      1375066                       # Number of Instructions committed (Count)
board.processor.cores11.core.thread_0.numOps      2027072                       # Number of Ops committed (Count)
board.processor.cores11.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores12.core.numCycles       12262006                       # Number of cpu cycles simulated (Cycle)
board.processor.cores12.core.cpi             9.055232                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores12.core.ipc             0.110433                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores12.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores12.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores12.core.quiesceCycles    166487785                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores12.core.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
board.processor.cores12.core.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
board.processor.cores12.core.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
board.processor.cores12.core.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
board.processor.cores12.core.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
board.processor.cores12.core.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores12.core.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
board.processor.cores12.core.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores12.core.branchPred.lookups_0::total            0                       # Number of BP lookups (Count)
board.processor.cores12.core.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores12.core.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores12.core.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores12.core.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores12.core.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores12.core.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores12.core.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores12.core.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores12.core.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores12.core.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores12.core.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores12.core.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores12.core.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores12.core.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores12.core.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores12.core.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores12.core.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores12.core.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores12.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores12.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores12.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores12.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores12.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores12.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores12.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores12.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores12.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores12.core.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
board.processor.cores12.core.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
board.processor.cores12.core.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
board.processor.cores12.core.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
board.processor.cores12.core.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores12.core.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores12.core.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores12.core.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores12.core.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
board.processor.cores12.core.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores12.core.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores12.core.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores12.core.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores12.core.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores12.core.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores12.core.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores12.core.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores12.core.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores12.core.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
board.processor.cores12.core.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
board.processor.cores12.core.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
board.processor.cores12.core.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
board.processor.cores12.core.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
board.processor.cores12.core.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores12.core.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores12.core.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores12.core.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores12.core.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores12.core.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores12.core.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores12.core.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores12.core.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores12.core.branchPred.condPredicted            0                       # Number of conditional branches predicted (Count)
board.processor.cores12.core.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
board.processor.cores12.core.branchPred.condIncorrect            0                       # Number of conditional branches incorrect (Count)
board.processor.cores12.core.branchPred.predTakenBTBMiss            0                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores12.core.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores12.core.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores12.core.branchPred.BTBLookups            0                       # Number of BTB lookups (Count)
board.processor.cores12.core.branchPred.BTBUpdates            0                       # Number of BTB updates (Count)
board.processor.cores12.core.branchPred.BTBHits            0                       # Number of BTB hits (Count)
board.processor.cores12.core.branchPred.BTBHitRatio          nan                       # BTB Hit Ratio (Ratio)
board.processor.cores12.core.branchPred.BTBMispredicted            0                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores12.core.branchPred.indirectLookups            0                       # Number of indirect predictor lookups. (Count)
board.processor.cores12.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores12.core.branchPred.indirectMisses            0                       # Number of indirect misses. (Count)
board.processor.cores12.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores12.core.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
board.processor.cores12.core.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
board.processor.cores12.core.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
board.processor.cores12.core.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
board.processor.cores12.core.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores12.core.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores12.core.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores12.core.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores12.core.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
board.processor.cores12.core.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
board.processor.cores12.core.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
board.processor.cores12.core.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
board.processor.cores12.core.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
board.processor.cores12.core.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
board.processor.cores12.core.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores12.core.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
board.processor.cores12.core.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores12.core.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
board.processor.cores12.core.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
board.processor.cores12.core.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
board.processor.cores12.core.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
board.processor.cores12.core.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
board.processor.cores12.core.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
board.processor.cores12.core.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores12.core.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
board.processor.cores12.core.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores12.core.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
board.processor.cores12.core.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores12.core.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores12.core.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores12.core.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores12.core.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores12.core.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores12.core.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores12.core.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores12.core.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores12.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  59523680403                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores12.core.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
board.processor.cores12.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.cores12.core.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
board.processor.cores12.core.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores12.core.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores12.core.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores12.core.branchPred.ras.pushes            0                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores12.core.branchPred.ras.pops            0                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores12.core.branchPred.ras.squashes            0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores12.core.branchPred.ras.used            0                       # Number of times the RAS is the provider (Count)
board.processor.cores12.core.branchPred.ras.correct            0                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores12.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores12.core.commitStats0.numInsts      1354135                       # Number of instructions committed (thread level) (Count)
board.processor.cores12.core.commitStats0.numOps      1991190                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores12.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores12.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores12.core.commitStats0.cpi     9.055232                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores12.core.commitStats0.ipc     0.110433                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores12.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
board.processor.cores12.core.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
board.processor.cores12.core.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
board.processor.cores12.core.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
board.processor.cores12.core.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
board.processor.cores12.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores12.core.commitStats0.committedInstType::No_OpClass           42      0.00%      0.00% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::IntAlu       913376     45.87%     45.87% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::IntMult            4      0.00%     45.87% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::IntDiv           22      0.00%     45.87% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::FloatAdd       125004      6.28%     52.15% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::FloatCmp            0      0.00%     52.15% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::FloatCvt            0      0.00%     52.15% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::FloatMult            0      0.00%     52.15% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     52.15% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::FloatDiv            0      0.00%     52.15% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::FloatMisc            0      0.00%     52.15% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     52.15% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdAdd            0      0.00%     52.15% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     52.15% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdAlu           16      0.00%     52.15% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdCmp            0      0.00%     52.15% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdCvt           20      0.00%     52.15% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdMisc           25      0.00%     52.16% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdMult            0      0.00%     52.16% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     52.16% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     52.16% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdShift            0      0.00%     52.16% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     52.16% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdDiv            0      0.00%     52.16% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     52.16% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdFloatAdd        62500      3.14%     55.29% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     55.29% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     55.29% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     55.29% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     55.29% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     55.29% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdFloatMult        62500      3.14%     58.43% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     58.43% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     58.43% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     58.43% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     58.43% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     58.43% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     58.43% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     58.43% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     58.43% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdAes            0      0.00%     58.43% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     58.43% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     58.43% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     58.43% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     58.43% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     58.43% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     58.43% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     58.43% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     58.43% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::Matrix            0      0.00%     58.43% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::MatrixMov            0      0.00%     58.43% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::MatrixOP            0      0.00%     58.43% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::MemRead       514966     25.86%     84.30% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::MemWrite        62671      3.15%     87.44% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::FloatMemRead       187525      9.42%     96.86% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::FloatMemWrite        62519      3.14%    100.00% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::total      1991190                       # Class of committed instruction. (Count)
board.processor.cores12.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
board.processor.cores12.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores12.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
board.processor.cores12.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
board.processor.cores12.core.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
board.processor.cores12.core.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
board.processor.cores12.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
board.processor.cores12.core.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
board.processor.cores12.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores12.core.executeStats0.numDiscardedOps       309331                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores12.core.fetch2.intInstructions            0                       # Number of integer instructions successfully decoded (Count)
board.processor.cores12.core.fetch2.fpInstructions            0                       # Number of floating point instructions successfully decoded (Count)
board.processor.cores12.core.fetch2.vecInstructions            0                       # Number of SIMD instructions successfully decoded (Count)
board.processor.cores12.core.fetch2.loadInstructions            0                       # Number of memory load instructions successfully decoded (Count)
board.processor.cores12.core.fetch2.storeInstructions            0                       # Number of memory store instructions successfully decoded (Count)
board.processor.cores12.core.fetch2.amoInstructions            0                       # Number of memory atomic instructions successfully decoded (Count)
board.processor.cores12.core.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
board.processor.cores12.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores12.core.fetchStats0.fetchRate            0                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores12.core.fetchStats0.branchRate            0                       # Number of branch fetches per cycle (Ratio)
board.processor.cores12.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores12.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores12.core.mmu.dtb.rdAccesses       717288                       # TLB accesses on read requests (Count)
board.processor.cores12.core.mmu.dtb.wrAccesses       125202                       # TLB accesses on write requests (Count)
board.processor.cores12.core.mmu.dtb.rdMisses          268                       # TLB misses on read requests (Count)
board.processor.cores12.core.mmu.dtb.wrMisses          126                       # TLB misses on write requests (Count)
board.processor.cores12.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  59523680403                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores12.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores12.core.mmu.itb.wrAccesses       279877                       # TLB accesses on write requests (Count)
board.processor.cores12.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores12.core.mmu.itb.wrMisses           22                       # TLB misses on write requests (Count)
board.processor.cores12.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  59523680403                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores12.core.power_state.pwrStateResidencyTicks::ON  59523680403                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores12.core.thread_0.numInsts      1354135                       # Number of Instructions committed (Count)
board.processor.cores12.core.thread_0.numOps      1991190                       # Number of Ops committed (Count)
board.processor.cores12.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores13.core.numCycles       12253631                       # Number of cpu cycles simulated (Cycle)
board.processor.cores13.core.cpi             9.036454                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores13.core.ipc             0.110663                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores13.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores13.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores13.core.quiesceCycles    166496160                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores13.core.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
board.processor.cores13.core.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
board.processor.cores13.core.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
board.processor.cores13.core.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
board.processor.cores13.core.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
board.processor.cores13.core.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores13.core.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
board.processor.cores13.core.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores13.core.branchPred.lookups_0::total            0                       # Number of BP lookups (Count)
board.processor.cores13.core.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores13.core.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores13.core.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores13.core.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores13.core.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores13.core.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores13.core.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores13.core.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores13.core.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores13.core.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores13.core.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores13.core.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores13.core.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores13.core.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores13.core.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores13.core.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores13.core.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores13.core.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores13.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores13.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores13.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores13.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores13.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores13.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores13.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores13.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores13.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores13.core.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
board.processor.cores13.core.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
board.processor.cores13.core.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
board.processor.cores13.core.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
board.processor.cores13.core.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores13.core.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores13.core.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores13.core.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores13.core.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
board.processor.cores13.core.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores13.core.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores13.core.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores13.core.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores13.core.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores13.core.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores13.core.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores13.core.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores13.core.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores13.core.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
board.processor.cores13.core.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
board.processor.cores13.core.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
board.processor.cores13.core.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
board.processor.cores13.core.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
board.processor.cores13.core.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores13.core.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores13.core.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores13.core.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores13.core.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores13.core.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores13.core.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores13.core.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores13.core.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores13.core.branchPred.condPredicted            0                       # Number of conditional branches predicted (Count)
board.processor.cores13.core.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
board.processor.cores13.core.branchPred.condIncorrect            0                       # Number of conditional branches incorrect (Count)
board.processor.cores13.core.branchPred.predTakenBTBMiss            0                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores13.core.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores13.core.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores13.core.branchPred.BTBLookups            0                       # Number of BTB lookups (Count)
board.processor.cores13.core.branchPred.BTBUpdates            0                       # Number of BTB updates (Count)
board.processor.cores13.core.branchPred.BTBHits            0                       # Number of BTB hits (Count)
board.processor.cores13.core.branchPred.BTBHitRatio          nan                       # BTB Hit Ratio (Ratio)
board.processor.cores13.core.branchPred.BTBMispredicted            0                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores13.core.branchPred.indirectLookups            0                       # Number of indirect predictor lookups. (Count)
board.processor.cores13.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores13.core.branchPred.indirectMisses            0                       # Number of indirect misses. (Count)
board.processor.cores13.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores13.core.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
board.processor.cores13.core.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
board.processor.cores13.core.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
board.processor.cores13.core.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
board.processor.cores13.core.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores13.core.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores13.core.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores13.core.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores13.core.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
board.processor.cores13.core.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
board.processor.cores13.core.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
board.processor.cores13.core.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
board.processor.cores13.core.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
board.processor.cores13.core.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
board.processor.cores13.core.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores13.core.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
board.processor.cores13.core.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores13.core.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
board.processor.cores13.core.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
board.processor.cores13.core.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
board.processor.cores13.core.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
board.processor.cores13.core.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
board.processor.cores13.core.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
board.processor.cores13.core.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores13.core.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
board.processor.cores13.core.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores13.core.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
board.processor.cores13.core.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores13.core.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores13.core.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores13.core.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores13.core.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores13.core.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores13.core.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores13.core.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores13.core.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores13.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  59523680403                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores13.core.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
board.processor.cores13.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.cores13.core.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
board.processor.cores13.core.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores13.core.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores13.core.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores13.core.branchPred.ras.pushes            0                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores13.core.branchPred.ras.pops            0                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores13.core.branchPred.ras.squashes            0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores13.core.branchPred.ras.used            0                       # Number of times the RAS is the provider (Count)
board.processor.cores13.core.branchPred.ras.correct            0                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores13.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores13.core.commitStats0.numInsts      1356022                       # Number of instructions committed (thread level) (Count)
board.processor.cores13.core.commitStats0.numOps      1994426                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores13.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores13.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores13.core.commitStats0.cpi     9.036454                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores13.core.commitStats0.ipc     0.110663                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores13.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
board.processor.cores13.core.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
board.processor.cores13.core.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
board.processor.cores13.core.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
board.processor.cores13.core.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
board.processor.cores13.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores13.core.commitStats0.committedInstType::No_OpClass           42      0.00%      0.00% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::IntAlu       916343     45.95%     45.95% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::IntMult            4      0.00%     45.95% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::IntDiv           22      0.00%     45.95% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::FloatAdd       125004      6.27%     52.22% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::FloatCmp            0      0.00%     52.22% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::FloatCvt            0      0.00%     52.22% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::FloatMult            0      0.00%     52.22% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     52.22% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::FloatDiv            0      0.00%     52.22% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::FloatMisc            0      0.00%     52.22% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     52.22% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdAdd            0      0.00%     52.22% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     52.22% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdAlu           16      0.00%     52.22% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdCmp            0      0.00%     52.22% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdCvt           20      0.00%     52.22% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdMisc           25      0.00%     52.22% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdMult            0      0.00%     52.22% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     52.22% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     52.22% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdShift            0      0.00%     52.22% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     52.22% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdDiv            0      0.00%     52.22% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     52.22% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdFloatAdd        62500      3.13%     55.35% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     55.35% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     55.35% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     55.35% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     55.35% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     55.35% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdFloatMult        62500      3.13%     58.49% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     58.49% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     58.49% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     58.49% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     58.49% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     58.49% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     58.49% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     58.49% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     58.49% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdAes            0      0.00%     58.49% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     58.49% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     58.49% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     58.49% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     58.49% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     58.49% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     58.49% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     58.49% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     58.49% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::Matrix            0      0.00%     58.49% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::MatrixMov            0      0.00%     58.49% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::MatrixOP            0      0.00%     58.49% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::MemRead       515235     25.83%     84.32% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::MemWrite        62671      3.14%     87.46% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::FloatMemRead       187525      9.40%     96.87% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::FloatMemWrite        62519      3.13%    100.00% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::total      1994426                       # Class of committed instruction. (Count)
board.processor.cores13.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
board.processor.cores13.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores13.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
board.processor.cores13.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
board.processor.cores13.core.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
board.processor.cores13.core.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
board.processor.cores13.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
board.processor.cores13.core.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
board.processor.cores13.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores13.core.executeStats0.numDiscardedOps       310411                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores13.core.fetch2.intInstructions            0                       # Number of integer instructions successfully decoded (Count)
board.processor.cores13.core.fetch2.fpInstructions            0                       # Number of floating point instructions successfully decoded (Count)
board.processor.cores13.core.fetch2.vecInstructions            0                       # Number of SIMD instructions successfully decoded (Count)
board.processor.cores13.core.fetch2.loadInstructions            0                       # Number of memory load instructions successfully decoded (Count)
board.processor.cores13.core.fetch2.storeInstructions            0                       # Number of memory store instructions successfully decoded (Count)
board.processor.cores13.core.fetch2.amoInstructions            0                       # Number of memory atomic instructions successfully decoded (Count)
board.processor.cores13.core.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
board.processor.cores13.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores13.core.fetchStats0.fetchRate            0                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores13.core.fetchStats0.branchRate            0                       # Number of branch fetches per cycle (Ratio)
board.processor.cores13.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores13.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores13.core.mmu.dtb.rdAccesses       717827                       # TLB accesses on read requests (Count)
board.processor.cores13.core.mmu.dtb.wrAccesses       125202                       # TLB accesses on write requests (Count)
board.processor.cores13.core.mmu.dtb.rdMisses          268                       # TLB misses on read requests (Count)
board.processor.cores13.core.mmu.dtb.wrMisses          126                       # TLB misses on write requests (Count)
board.processor.cores13.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  59523680403                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores13.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores13.core.mmu.itb.wrAccesses       281151                       # TLB accesses on write requests (Count)
board.processor.cores13.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores13.core.mmu.itb.wrMisses           22                       # TLB misses on write requests (Count)
board.processor.cores13.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  59523680403                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores13.core.power_state.pwrStateResidencyTicks::ON  59523680403                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores13.core.thread_0.numInsts      1356022                       # Number of Instructions committed (Count)
board.processor.cores13.core.thread_0.numOps      1994426                       # Number of Ops committed (Count)
board.processor.cores13.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores14.core.numCycles       12246043                       # Number of cpu cycles simulated (Cycle)
board.processor.cores14.core.cpi             9.090894                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores14.core.ipc             0.110000                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores14.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores14.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores14.core.quiesceCycles    166503748                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores14.core.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
board.processor.cores14.core.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
board.processor.cores14.core.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
board.processor.cores14.core.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
board.processor.cores14.core.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
board.processor.cores14.core.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores14.core.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
board.processor.cores14.core.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores14.core.branchPred.lookups_0::total            0                       # Number of BP lookups (Count)
board.processor.cores14.core.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores14.core.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores14.core.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores14.core.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores14.core.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores14.core.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores14.core.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores14.core.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores14.core.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores14.core.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores14.core.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores14.core.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores14.core.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores14.core.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores14.core.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores14.core.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores14.core.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores14.core.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores14.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores14.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores14.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores14.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores14.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores14.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores14.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores14.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores14.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores14.core.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
board.processor.cores14.core.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
board.processor.cores14.core.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
board.processor.cores14.core.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
board.processor.cores14.core.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores14.core.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores14.core.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores14.core.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores14.core.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
board.processor.cores14.core.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores14.core.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores14.core.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores14.core.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores14.core.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores14.core.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores14.core.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores14.core.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores14.core.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores14.core.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
board.processor.cores14.core.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
board.processor.cores14.core.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
board.processor.cores14.core.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
board.processor.cores14.core.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
board.processor.cores14.core.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores14.core.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores14.core.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores14.core.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores14.core.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores14.core.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores14.core.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores14.core.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores14.core.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores14.core.branchPred.condPredicted            0                       # Number of conditional branches predicted (Count)
board.processor.cores14.core.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
board.processor.cores14.core.branchPred.condIncorrect            0                       # Number of conditional branches incorrect (Count)
board.processor.cores14.core.branchPred.predTakenBTBMiss            0                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores14.core.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores14.core.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores14.core.branchPred.BTBLookups            0                       # Number of BTB lookups (Count)
board.processor.cores14.core.branchPred.BTBUpdates            0                       # Number of BTB updates (Count)
board.processor.cores14.core.branchPred.BTBHits            0                       # Number of BTB hits (Count)
board.processor.cores14.core.branchPred.BTBHitRatio          nan                       # BTB Hit Ratio (Ratio)
board.processor.cores14.core.branchPred.BTBMispredicted            0                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores14.core.branchPred.indirectLookups            0                       # Number of indirect predictor lookups. (Count)
board.processor.cores14.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores14.core.branchPred.indirectMisses            0                       # Number of indirect misses. (Count)
board.processor.cores14.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores14.core.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
board.processor.cores14.core.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
board.processor.cores14.core.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
board.processor.cores14.core.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
board.processor.cores14.core.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores14.core.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores14.core.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores14.core.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores14.core.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
board.processor.cores14.core.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
board.processor.cores14.core.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
board.processor.cores14.core.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
board.processor.cores14.core.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
board.processor.cores14.core.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
board.processor.cores14.core.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores14.core.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
board.processor.cores14.core.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores14.core.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
board.processor.cores14.core.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
board.processor.cores14.core.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
board.processor.cores14.core.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
board.processor.cores14.core.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
board.processor.cores14.core.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
board.processor.cores14.core.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores14.core.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
board.processor.cores14.core.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores14.core.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
board.processor.cores14.core.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores14.core.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores14.core.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores14.core.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores14.core.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores14.core.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores14.core.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores14.core.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores14.core.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores14.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  59523680403                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores14.core.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
board.processor.cores14.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.cores14.core.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
board.processor.cores14.core.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores14.core.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores14.core.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores14.core.branchPred.ras.pushes            0                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores14.core.branchPred.ras.pops            0                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores14.core.branchPred.ras.squashes            0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores14.core.branchPred.ras.used            0                       # Number of times the RAS is the provider (Count)
board.processor.cores14.core.branchPred.ras.correct            0                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores14.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores14.core.commitStats0.numInsts      1347067                       # Number of instructions committed (thread level) (Count)
board.processor.cores14.core.commitStats0.numOps      1979067                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores14.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores14.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores14.core.commitStats0.cpi     9.090894                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores14.core.commitStats0.ipc     0.110000                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores14.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
board.processor.cores14.core.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
board.processor.cores14.core.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
board.processor.cores14.core.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
board.processor.cores14.core.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
board.processor.cores14.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores14.core.commitStats0.committedInstType::No_OpClass           41      0.00%      0.00% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::IntAlu       902259     45.59%     45.59% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::IntMult            4      0.00%     45.59% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::IntDiv           22      0.00%     45.59% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::FloatAdd       125004      6.32%     51.91% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::FloatCmp            0      0.00%     51.91% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::FloatCvt            0      0.00%     51.91% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::FloatMult            0      0.00%     51.91% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     51.91% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::FloatDiv            0      0.00%     51.91% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::FloatMisc            0      0.00%     51.91% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     51.91% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdAdd            0      0.00%     51.91% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     51.91% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdAlu           16      0.00%     51.91% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdCmp            0      0.00%     51.91% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdCvt           20      0.00%     51.91% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdMisc           25      0.00%     51.91% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdMult            0      0.00%     51.91% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     51.91% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     51.91% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdShift            0      0.00%     51.91% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     51.91% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdDiv            0      0.00%     51.91% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     51.91% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdFloatAdd        62500      3.16%     55.07% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     55.07% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     55.07% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     55.07% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     55.07% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     55.07% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdFloatMult        62500      3.16%     58.23% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     58.23% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     58.23% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     58.23% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     58.23% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     58.23% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     58.23% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     58.23% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     58.23% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdAes            0      0.00%     58.23% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     58.23% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     58.23% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     58.23% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     58.23% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     58.23% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     58.23% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     58.23% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     58.23% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::Matrix            0      0.00%     58.23% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::MatrixMov            0      0.00%     58.23% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::MatrixOP            0      0.00%     58.23% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::MemRead       513957     25.97%     84.20% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::MemWrite        62675      3.17%     87.37% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::FloatMemRead       187525      9.48%     96.84% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::FloatMemWrite        62519      3.16%    100.00% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::total      1979067                       # Class of committed instruction. (Count)
board.processor.cores14.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
board.processor.cores14.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores14.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
board.processor.cores14.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
board.processor.cores14.core.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
board.processor.cores14.core.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
board.processor.cores14.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
board.processor.cores14.core.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
board.processor.cores14.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores14.core.executeStats0.numDiscardedOps       305295                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores14.core.fetch2.intInstructions            0                       # Number of integer instructions successfully decoded (Count)
board.processor.cores14.core.fetch2.fpInstructions            0                       # Number of floating point instructions successfully decoded (Count)
board.processor.cores14.core.fetch2.vecInstructions            0                       # Number of SIMD instructions successfully decoded (Count)
board.processor.cores14.core.fetch2.loadInstructions            0                       # Number of memory load instructions successfully decoded (Count)
board.processor.cores14.core.fetch2.storeInstructions            0                       # Number of memory store instructions successfully decoded (Count)
board.processor.cores14.core.fetch2.amoInstructions            0                       # Number of memory atomic instructions successfully decoded (Count)
board.processor.cores14.core.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
board.processor.cores14.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores14.core.fetchStats0.fetchRate            0                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores14.core.fetchStats0.branchRate            0                       # Number of branch fetches per cycle (Ratio)
board.processor.cores14.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores14.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores14.core.mmu.dtb.rdAccesses       715268                       # TLB accesses on read requests (Count)
board.processor.cores14.core.mmu.dtb.wrAccesses       125206                       # TLB accesses on write requests (Count)
board.processor.cores14.core.mmu.dtb.rdMisses          271                       # TLB misses on read requests (Count)
board.processor.cores14.core.mmu.dtb.wrMisses          127                       # TLB misses on write requests (Count)
board.processor.cores14.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  59523680403                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores14.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores14.core.mmu.itb.wrAccesses       277815                       # TLB accesses on write requests (Count)
board.processor.cores14.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores14.core.mmu.itb.wrMisses           22                       # TLB misses on write requests (Count)
board.processor.cores14.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  59523680403                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores14.core.power_state.pwrStateResidencyTicks::ON  59523680403                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores14.core.thread_0.numInsts      1347067                       # Number of Instructions committed (Count)
board.processor.cores14.core.thread_0.numOps      1979067                       # Number of Ops committed (Count)
board.processor.cores14.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores15.core.numCycles       12237425                       # Number of cpu cycles simulated (Cycle)
board.processor.cores15.core.cpi             9.072172                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores15.core.ipc             0.110227                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores15.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores15.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores15.core.quiesceCycles    166512366                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores15.core.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
board.processor.cores15.core.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
board.processor.cores15.core.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
board.processor.cores15.core.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
board.processor.cores15.core.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
board.processor.cores15.core.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores15.core.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
board.processor.cores15.core.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores15.core.branchPred.lookups_0::total            0                       # Number of BP lookups (Count)
board.processor.cores15.core.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores15.core.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores15.core.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores15.core.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores15.core.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores15.core.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores15.core.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores15.core.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores15.core.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores15.core.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores15.core.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores15.core.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores15.core.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores15.core.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores15.core.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores15.core.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores15.core.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores15.core.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores15.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores15.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores15.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores15.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores15.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores15.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores15.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores15.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores15.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores15.core.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
board.processor.cores15.core.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
board.processor.cores15.core.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
board.processor.cores15.core.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
board.processor.cores15.core.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores15.core.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores15.core.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores15.core.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores15.core.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
board.processor.cores15.core.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores15.core.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores15.core.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores15.core.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores15.core.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores15.core.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores15.core.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores15.core.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores15.core.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores15.core.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
board.processor.cores15.core.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
board.processor.cores15.core.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
board.processor.cores15.core.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
board.processor.cores15.core.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
board.processor.cores15.core.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores15.core.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores15.core.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores15.core.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores15.core.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores15.core.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores15.core.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores15.core.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores15.core.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores15.core.branchPred.condPredicted            0                       # Number of conditional branches predicted (Count)
board.processor.cores15.core.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
board.processor.cores15.core.branchPred.condIncorrect            0                       # Number of conditional branches incorrect (Count)
board.processor.cores15.core.branchPred.predTakenBTBMiss            0                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores15.core.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores15.core.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores15.core.branchPred.BTBLookups            0                       # Number of BTB lookups (Count)
board.processor.cores15.core.branchPred.BTBUpdates            0                       # Number of BTB updates (Count)
board.processor.cores15.core.branchPred.BTBHits            0                       # Number of BTB hits (Count)
board.processor.cores15.core.branchPred.BTBHitRatio          nan                       # BTB Hit Ratio (Ratio)
board.processor.cores15.core.branchPred.BTBMispredicted            0                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores15.core.branchPred.indirectLookups            0                       # Number of indirect predictor lookups. (Count)
board.processor.cores15.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores15.core.branchPred.indirectMisses            0                       # Number of indirect misses. (Count)
board.processor.cores15.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores15.core.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
board.processor.cores15.core.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
board.processor.cores15.core.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
board.processor.cores15.core.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
board.processor.cores15.core.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores15.core.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores15.core.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores15.core.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores15.core.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
board.processor.cores15.core.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
board.processor.cores15.core.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
board.processor.cores15.core.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
board.processor.cores15.core.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
board.processor.cores15.core.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
board.processor.cores15.core.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores15.core.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
board.processor.cores15.core.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores15.core.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
board.processor.cores15.core.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
board.processor.cores15.core.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
board.processor.cores15.core.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
board.processor.cores15.core.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
board.processor.cores15.core.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
board.processor.cores15.core.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores15.core.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
board.processor.cores15.core.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores15.core.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
board.processor.cores15.core.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores15.core.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores15.core.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores15.core.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores15.core.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores15.core.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores15.core.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores15.core.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores15.core.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores15.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  59523680403                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores15.core.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
board.processor.cores15.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.cores15.core.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
board.processor.cores15.core.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores15.core.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores15.core.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores15.core.branchPred.ras.pushes            0                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores15.core.branchPred.ras.pops            0                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores15.core.branchPred.ras.squashes            0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores15.core.branchPred.ras.used            0                       # Number of times the RAS is the provider (Count)
board.processor.cores15.core.branchPred.ras.correct            0                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores15.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores15.core.commitStats0.numInsts      1348897                       # Number of instructions committed (thread level) (Count)
board.processor.cores15.core.commitStats0.numOps      1982206                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores15.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores15.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores15.core.commitStats0.cpi     9.072172                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores15.core.commitStats0.ipc     0.110227                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores15.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
board.processor.cores15.core.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
board.processor.cores15.core.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
board.processor.cores15.core.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
board.processor.cores15.core.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
board.processor.cores15.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores15.core.commitStats0.committedInstType::No_OpClass           41      0.00%      0.00% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::IntAlu       905141     45.66%     45.67% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::IntMult            4      0.00%     45.67% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::IntDiv           22      0.00%     45.67% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::FloatAdd       125004      6.31%     51.97% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::FloatCmp            0      0.00%     51.97% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::FloatCvt            0      0.00%     51.97% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::FloatMult            0      0.00%     51.97% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     51.97% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::FloatDiv            0      0.00%     51.97% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::FloatMisc            0      0.00%     51.97% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     51.97% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdAdd            0      0.00%     51.97% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     51.97% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdAlu           16      0.00%     51.97% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdCmp            0      0.00%     51.97% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdCvt           20      0.00%     51.97% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdMisc           25      0.00%     51.98% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdMult            0      0.00%     51.98% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     51.98% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     51.98% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdShift            0      0.00%     51.98% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     51.98% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdDiv            0      0.00%     51.98% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     51.98% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdFloatAdd        62500      3.15%     55.13% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     55.13% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     55.13% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     55.13% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     55.13% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     55.13% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdFloatMult        62500      3.15%     58.28% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     58.28% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     58.28% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     58.28% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     58.28% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     58.28% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     58.28% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     58.28% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     58.28% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdAes            0      0.00%     58.28% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     58.28% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     58.28% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     58.28% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     58.28% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     58.28% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     58.28% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     58.28% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     58.28% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::Matrix            0      0.00%     58.28% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::MatrixMov            0      0.00%     58.28% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::MatrixOP            0      0.00%     58.28% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::MemRead       514216     25.94%     84.22% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::MemWrite        62673      3.16%     87.39% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::FloatMemRead       187525      9.46%     96.85% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::FloatMemWrite        62519      3.15%    100.00% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::total      1982206                       # Class of committed instruction. (Count)
board.processor.cores15.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
board.processor.cores15.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores15.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
board.processor.cores15.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
board.processor.cores15.core.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
board.processor.cores15.core.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
board.processor.cores15.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
board.processor.cores15.core.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
board.processor.cores15.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores15.core.executeStats0.numDiscardedOps       306346                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores15.core.fetch2.intInstructions            0                       # Number of integer instructions successfully decoded (Count)
board.processor.cores15.core.fetch2.fpInstructions            0                       # Number of floating point instructions successfully decoded (Count)
board.processor.cores15.core.fetch2.vecInstructions            0                       # Number of SIMD instructions successfully decoded (Count)
board.processor.cores15.core.fetch2.loadInstructions            0                       # Number of memory load instructions successfully decoded (Count)
board.processor.cores15.core.fetch2.storeInstructions            0                       # Number of memory store instructions successfully decoded (Count)
board.processor.cores15.core.fetch2.amoInstructions            0                       # Number of memory atomic instructions successfully decoded (Count)
board.processor.cores15.core.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
board.processor.cores15.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores15.core.fetchStats0.fetchRate            0                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores15.core.fetchStats0.branchRate            0                       # Number of branch fetches per cycle (Ratio)
board.processor.cores15.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores15.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores15.core.mmu.dtb.rdAccesses       715790                       # TLB accesses on read requests (Count)
board.processor.cores15.core.mmu.dtb.wrAccesses       125204                       # TLB accesses on write requests (Count)
board.processor.cores15.core.mmu.dtb.rdMisses          268                       # TLB misses on read requests (Count)
board.processor.cores15.core.mmu.dtb.wrMisses          126                       # TLB misses on write requests (Count)
board.processor.cores15.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  59523680403                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores15.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores15.core.mmu.itb.wrAccesses       279059                       # TLB accesses on write requests (Count)
board.processor.cores15.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores15.core.mmu.itb.wrMisses           22                       # TLB misses on write requests (Count)
board.processor.cores15.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  59523680403                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores15.core.power_state.pwrStateResidencyTicks::ON  59523680403                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores15.core.thread_0.numInsts      1348897                       # Number of Instructions committed (Count)
board.processor.cores15.core.thread_0.numOps      1982206                       # Number of Ops committed (Count)
board.processor.cores15.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores2.core.numCycles        12344990                       # Number of cpu cycles simulated (Cycle)
board.processor.cores2.core.cpi              8.762994                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores2.core.ipc              0.114116                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores2.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores2.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores2.core.quiesceCycles    166404801                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores2.core.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.lookups_0::total            0                       # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
board.processor.cores2.core.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
board.processor.cores2.core.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
board.processor.cores2.core.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
board.processor.cores2.core.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
board.processor.cores2.core.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.condPredicted            0                       # Number of conditional branches predicted (Count)
board.processor.cores2.core.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
board.processor.cores2.core.branchPred.condIncorrect            0                       # Number of conditional branches incorrect (Count)
board.processor.cores2.core.branchPred.predTakenBTBMiss            0                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores2.core.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores2.core.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores2.core.branchPred.BTBLookups            0                       # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.BTBUpdates            0                       # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.BTBHits            0                       # Number of BTB hits (Count)
board.processor.cores2.core.branchPred.BTBHitRatio          nan                       # BTB Hit Ratio (Ratio)
board.processor.cores2.core.branchPred.BTBMispredicted            0                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores2.core.branchPred.indirectLookups            0                       # Number of indirect predictor lookups. (Count)
board.processor.cores2.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores2.core.branchPred.indirectMisses            0                       # Number of indirect misses. (Count)
board.processor.cores2.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores2.core.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  59523680403                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores2.core.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
board.processor.cores2.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.cores2.core.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
board.processor.cores2.core.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores2.core.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores2.core.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores2.core.branchPred.ras.pushes            0                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores2.core.branchPred.ras.pops            0                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores2.core.branchPred.ras.squashes            0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores2.core.branchPred.ras.used            0                       # Number of times the RAS is the provider (Count)
board.processor.cores2.core.branchPred.ras.correct            0                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores2.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores2.core.commitStats0.numInsts      1408764                       # Number of instructions committed (thread level) (Count)
board.processor.cores2.core.commitStats0.numOps      2084840                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores2.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores2.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores2.core.commitStats0.cpi     8.762994                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores2.core.commitStats0.ipc     0.114116                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores2.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
board.processor.cores2.core.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
board.processor.cores2.core.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
board.processor.cores2.core.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
board.processor.cores2.core.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
board.processor.cores2.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores2.core.commitStats0.committedInstType::No_OpClass           42      0.00%      0.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::IntAlu       999222     47.93%     47.93% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::IntMult            4      0.00%     47.93% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::IntDiv           22      0.00%     47.93% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatAdd       125004      6.00%     53.93% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatCmp            0      0.00%     53.93% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatCvt            0      0.00%     53.93% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatMult            0      0.00%     53.93% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     53.93% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatDiv            0      0.00%     53.93% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatMisc            0      0.00%     53.93% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     53.93% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdAdd            0      0.00%     53.93% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     53.93% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdAlu           16      0.00%     53.93% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdCmp            0      0.00%     53.93% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdCvt           20      0.00%     53.93% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdMisc           25      0.00%     53.93% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdMult            0      0.00%     53.93% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     53.93% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     53.93% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdShift            0      0.00%     53.93% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     53.93% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdDiv            0      0.00%     53.93% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     53.93% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatAdd        62500      3.00%     56.93% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     56.93% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     56.93% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     56.93% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     56.93% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     56.93% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatMult        62500      3.00%     59.93% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     59.93% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     59.93% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     59.93% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     59.93% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     59.93% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     59.93% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     59.93% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     59.93% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdAes            0      0.00%     59.93% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     59.93% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     59.93% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     59.93% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     59.93% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     59.93% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     59.93% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     59.93% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     59.93% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::Matrix            0      0.00%     59.93% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::MatrixMov            0      0.00%     59.93% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::MatrixOP            0      0.00%     59.93% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::MemRead       522770     25.07%     85.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::MemWrite        62671      3.01%     88.01% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatMemRead       187525      8.99%     97.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatMemWrite        62519      3.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::total      2084840                       # Class of committed instruction. (Count)
board.processor.cores2.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
board.processor.cores2.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores2.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
board.processor.cores2.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
board.processor.cores2.core.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
board.processor.cores2.core.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
board.processor.cores2.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
board.processor.cores2.core.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
board.processor.cores2.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores2.core.executeStats0.numDiscardedOps       340545                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores2.core.fetch2.intInstructions            0                       # Number of integer instructions successfully decoded (Count)
board.processor.cores2.core.fetch2.fpInstructions            0                       # Number of floating point instructions successfully decoded (Count)
board.processor.cores2.core.fetch2.vecInstructions            0                       # Number of SIMD instructions successfully decoded (Count)
board.processor.cores2.core.fetch2.loadInstructions            0                       # Number of memory load instructions successfully decoded (Count)
board.processor.cores2.core.fetch2.storeInstructions            0                       # Number of memory store instructions successfully decoded (Count)
board.processor.cores2.core.fetch2.amoInstructions            0                       # Number of memory atomic instructions successfully decoded (Count)
board.processor.cores2.core.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
board.processor.cores2.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores2.core.fetchStats0.fetchRate            0                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores2.core.fetchStats0.branchRate            0                       # Number of branch fetches per cycle (Ratio)
board.processor.cores2.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores2.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores2.core.mmu.dtb.rdAccesses       732896                       # TLB accesses on read requests (Count)
board.processor.cores2.core.mmu.dtb.wrAccesses       125202                       # TLB accesses on write requests (Count)
board.processor.cores2.core.mmu.dtb.rdMisses          267                       # TLB misses on read requests (Count)
board.processor.cores2.core.mmu.dtb.wrMisses          126                       # TLB misses on write requests (Count)
board.processor.cores2.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  59523680403                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores2.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores2.core.mmu.itb.wrAccesses       299282                       # TLB accesses on write requests (Count)
board.processor.cores2.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores2.core.mmu.itb.wrMisses           24                       # TLB misses on write requests (Count)
board.processor.cores2.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  59523680403                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores2.core.power_state.pwrStateResidencyTicks::ON  59523680403                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores2.core.thread_0.numInsts      1408764                       # Number of Instructions committed (Count)
board.processor.cores2.core.thread_0.numOps      2084840                       # Number of Ops committed (Count)
board.processor.cores2.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores3.core.numCycles        12336392                       # Number of cpu cycles simulated (Cycle)
board.processor.cores3.core.cpi              8.814139                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores3.core.ipc              0.113454                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores3.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores3.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores3.core.quiesceCycles    166413399                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores3.core.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.lookups_0::total            0                       # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
board.processor.cores3.core.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
board.processor.cores3.core.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
board.processor.cores3.core.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
board.processor.cores3.core.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
board.processor.cores3.core.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.condPredicted            0                       # Number of conditional branches predicted (Count)
board.processor.cores3.core.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
board.processor.cores3.core.branchPred.condIncorrect            0                       # Number of conditional branches incorrect (Count)
board.processor.cores3.core.branchPred.predTakenBTBMiss            0                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores3.core.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores3.core.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores3.core.branchPred.BTBLookups            0                       # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.BTBUpdates            0                       # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.BTBHits            0                       # Number of BTB hits (Count)
board.processor.cores3.core.branchPred.BTBHitRatio          nan                       # BTB Hit Ratio (Ratio)
board.processor.cores3.core.branchPred.BTBMispredicted            0                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores3.core.branchPred.indirectLookups            0                       # Number of indirect predictor lookups. (Count)
board.processor.cores3.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores3.core.branchPred.indirectMisses            0                       # Number of indirect misses. (Count)
board.processor.cores3.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores3.core.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  59523680403                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores3.core.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
board.processor.cores3.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.cores3.core.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
board.processor.cores3.core.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores3.core.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores3.core.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores3.core.branchPred.ras.pushes            0                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores3.core.branchPred.ras.pops            0                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores3.core.branchPred.ras.squashes            0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores3.core.branchPred.ras.used            0                       # Number of times the RAS is the provider (Count)
board.processor.cores3.core.branchPred.ras.correct            0                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores3.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores3.core.commitStats0.numInsts      1399614                       # Number of instructions committed (thread level) (Count)
board.processor.cores3.core.commitStats0.numOps      2069155                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores3.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores3.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores3.core.commitStats0.cpi     8.814139                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores3.core.commitStats0.ipc     0.113454                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores3.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
board.processor.cores3.core.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
board.processor.cores3.core.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
board.processor.cores3.core.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
board.processor.cores3.core.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
board.processor.cores3.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores3.core.commitStats0.committedInstType::No_OpClass           42      0.00%      0.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::IntAlu       984844     47.60%     47.60% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::IntMult            4      0.00%     47.60% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::IntDiv           22      0.00%     47.60% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatAdd       125004      6.04%     53.64% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatCmp            0      0.00%     53.64% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatCvt            0      0.00%     53.64% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatMult            0      0.00%     53.64% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     53.64% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatDiv            0      0.00%     53.64% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatMisc            0      0.00%     53.64% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     53.64% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdAdd            0      0.00%     53.64% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     53.64% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdAlu           16      0.00%     53.64% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdCmp            0      0.00%     53.64% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdCvt           20      0.00%     53.64% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdMisc           25      0.00%     53.64% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdMult            0      0.00%     53.64% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     53.64% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     53.64% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdShift            0      0.00%     53.64% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     53.64% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdDiv            0      0.00%     53.64% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     53.64% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatAdd        62500      3.02%     56.66% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     56.66% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     56.66% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     56.66% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     56.66% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     56.66% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatMult        62500      3.02%     59.69% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     59.69% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     59.69% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     59.69% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     59.69% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     59.69% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     59.69% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     59.69% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     59.69% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdAes            0      0.00%     59.69% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     59.69% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     59.69% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     59.69% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     59.69% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     59.69% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     59.69% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     59.69% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     59.69% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::Matrix            0      0.00%     59.69% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::MatrixMov            0      0.00%     59.69% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::MatrixOP            0      0.00%     59.69% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::MemRead       521463     25.20%     84.89% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::MemWrite        62671      3.03%     87.92% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatMemRead       187525      9.06%     96.98% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatMemWrite        62519      3.02%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::total      2069155                       # Class of committed instruction. (Count)
board.processor.cores3.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
board.processor.cores3.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores3.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
board.processor.cores3.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
board.processor.cores3.core.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
board.processor.cores3.core.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
board.processor.cores3.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
board.processor.cores3.core.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
board.processor.cores3.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores3.core.executeStats0.numDiscardedOps       335313                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores3.core.fetch2.intInstructions            0                       # Number of integer instructions successfully decoded (Count)
board.processor.cores3.core.fetch2.fpInstructions            0                       # Number of floating point instructions successfully decoded (Count)
board.processor.cores3.core.fetch2.vecInstructions            0                       # Number of SIMD instructions successfully decoded (Count)
board.processor.cores3.core.fetch2.loadInstructions            0                       # Number of memory load instructions successfully decoded (Count)
board.processor.cores3.core.fetch2.storeInstructions            0                       # Number of memory store instructions successfully decoded (Count)
board.processor.cores3.core.fetch2.amoInstructions            0                       # Number of memory atomic instructions successfully decoded (Count)
board.processor.cores3.core.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
board.processor.cores3.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores3.core.fetchStats0.fetchRate            0                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores3.core.fetchStats0.branchRate            0                       # Number of branch fetches per cycle (Ratio)
board.processor.cores3.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores3.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores3.core.mmu.dtb.rdAccesses       730282                       # TLB accesses on read requests (Count)
board.processor.cores3.core.mmu.dtb.wrAccesses       125202                       # TLB accesses on write requests (Count)
board.processor.cores3.core.mmu.dtb.rdMisses          267                       # TLB misses on read requests (Count)
board.processor.cores3.core.mmu.dtb.wrMisses          126                       # TLB misses on write requests (Count)
board.processor.cores3.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  59523680403                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores3.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores3.core.mmu.itb.wrAccesses       295355                       # TLB accesses on write requests (Count)
board.processor.cores3.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores3.core.mmu.itb.wrMisses           22                       # TLB misses on write requests (Count)
board.processor.cores3.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  59523680403                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores3.core.power_state.pwrStateResidencyTicks::ON  59523680403                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores3.core.thread_0.numInsts      1399614                       # Number of Instructions committed (Count)
board.processor.cores3.core.thread_0.numOps      2069155                       # Number of Ops committed (Count)
board.processor.cores3.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores4.core.numCycles        12327588                       # Number of cpu cycles simulated (Cycle)
board.processor.cores4.core.cpi              8.718509                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores4.core.ipc              0.114699                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores4.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores4.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores4.core.quiesceCycles    166422203                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores4.core.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
board.processor.cores4.core.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
board.processor.cores4.core.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
board.processor.cores4.core.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
board.processor.cores4.core.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
board.processor.cores4.core.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores4.core.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
board.processor.cores4.core.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores4.core.branchPred.lookups_0::total            0                       # Number of BP lookups (Count)
board.processor.cores4.core.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores4.core.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores4.core.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores4.core.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores4.core.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores4.core.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores4.core.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores4.core.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores4.core.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores4.core.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores4.core.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores4.core.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores4.core.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores4.core.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores4.core.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores4.core.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores4.core.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores4.core.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores4.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores4.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores4.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores4.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores4.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores4.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores4.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores4.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores4.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores4.core.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
board.processor.cores4.core.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
board.processor.cores4.core.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
board.processor.cores4.core.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
board.processor.cores4.core.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores4.core.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores4.core.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores4.core.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores4.core.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
board.processor.cores4.core.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores4.core.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores4.core.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores4.core.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores4.core.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores4.core.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores4.core.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores4.core.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores4.core.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores4.core.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
board.processor.cores4.core.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
board.processor.cores4.core.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
board.processor.cores4.core.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
board.processor.cores4.core.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
board.processor.cores4.core.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores4.core.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores4.core.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores4.core.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores4.core.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores4.core.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores4.core.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores4.core.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores4.core.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores4.core.branchPred.condPredicted            0                       # Number of conditional branches predicted (Count)
board.processor.cores4.core.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
board.processor.cores4.core.branchPred.condIncorrect            0                       # Number of conditional branches incorrect (Count)
board.processor.cores4.core.branchPred.predTakenBTBMiss            0                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores4.core.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores4.core.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores4.core.branchPred.BTBLookups            0                       # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.BTBUpdates            0                       # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.BTBHits            0                       # Number of BTB hits (Count)
board.processor.cores4.core.branchPred.BTBHitRatio          nan                       # BTB Hit Ratio (Ratio)
board.processor.cores4.core.branchPred.BTBMispredicted            0                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores4.core.branchPred.indirectLookups            0                       # Number of indirect predictor lookups. (Count)
board.processor.cores4.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores4.core.branchPred.indirectMisses            0                       # Number of indirect misses. (Count)
board.processor.cores4.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores4.core.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
board.processor.cores4.core.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
board.processor.cores4.core.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
board.processor.cores4.core.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
board.processor.cores4.core.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
board.processor.cores4.core.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores4.core.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
board.processor.cores4.core.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores4.core.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
board.processor.cores4.core.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores4.core.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores4.core.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores4.core.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores4.core.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores4.core.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores4.core.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores4.core.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores4.core.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores4.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  59523680403                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores4.core.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
board.processor.cores4.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.cores4.core.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
board.processor.cores4.core.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores4.core.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores4.core.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores4.core.branchPred.ras.pushes            0                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores4.core.branchPred.ras.pops            0                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores4.core.branchPred.ras.squashes            0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores4.core.branchPred.ras.used            0                       # Number of times the RAS is the provider (Count)
board.processor.cores4.core.branchPred.ras.correct            0                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores4.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores4.core.commitStats0.numInsts      1413956                       # Number of instructions committed (thread level) (Count)
board.processor.cores4.core.commitStats0.numOps      2093740                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores4.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores4.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores4.core.commitStats0.cpi     8.718509                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores4.core.commitStats0.ipc     0.114699                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores4.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
board.processor.cores4.core.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
board.processor.cores4.core.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
board.processor.cores4.core.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
board.processor.cores4.core.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
board.processor.cores4.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores4.core.commitStats0.committedInstType::No_OpClass           42      0.00%      0.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::IntAlu      1007380     48.11%     48.12% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::IntMult            4      0.00%     48.12% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::IntDiv           22      0.00%     48.12% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatAdd       125004      5.97%     54.09% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatCmp            0      0.00%     54.09% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatCvt            0      0.00%     54.09% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatMult            0      0.00%     54.09% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     54.09% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatDiv            0      0.00%     54.09% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatMisc            0      0.00%     54.09% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     54.09% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdAdd            0      0.00%     54.09% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     54.09% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdAlu           16      0.00%     54.09% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdCmp            0      0.00%     54.09% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdCvt           20      0.00%     54.09% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdMisc           25      0.00%     54.09% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdMult            0      0.00%     54.09% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     54.09% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     54.09% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdShift            0      0.00%     54.09% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     54.09% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdDiv            0      0.00%     54.09% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     54.09% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatAdd        62500      2.99%     57.08% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     57.08% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     57.08% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     57.08% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     57.08% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     57.08% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatMult        62500      2.99%     60.06% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     60.06% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     60.06% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     60.06% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     60.06% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     60.06% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     60.06% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     60.06% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     60.06% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdAes            0      0.00%     60.06% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     60.06% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     60.06% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     60.06% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     60.06% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     60.06% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     60.06% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     60.06% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     60.06% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::Matrix            0      0.00%     60.06% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::MatrixMov            0      0.00%     60.06% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::MatrixOP            0      0.00%     60.06% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::MemRead       523512     25.00%     85.06% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::MemWrite        62671      2.99%     88.06% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatMemRead       187525      8.96%     97.01% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatMemWrite        62519      2.99%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::total      2093740                       # Class of committed instruction. (Count)
board.processor.cores4.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
board.processor.cores4.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores4.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
board.processor.cores4.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
board.processor.cores4.core.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
board.processor.cores4.core.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
board.processor.cores4.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
board.processor.cores4.core.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
board.processor.cores4.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores4.core.executeStats0.numDiscardedOps       343515                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores4.core.fetch2.intInstructions            0                       # Number of integer instructions successfully decoded (Count)
board.processor.cores4.core.fetch2.fpInstructions            0                       # Number of floating point instructions successfully decoded (Count)
board.processor.cores4.core.fetch2.vecInstructions            0                       # Number of SIMD instructions successfully decoded (Count)
board.processor.cores4.core.fetch2.loadInstructions            0                       # Number of memory load instructions successfully decoded (Count)
board.processor.cores4.core.fetch2.storeInstructions            0                       # Number of memory store instructions successfully decoded (Count)
board.processor.cores4.core.fetch2.amoInstructions            0                       # Number of memory atomic instructions successfully decoded (Count)
board.processor.cores4.core.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
board.processor.cores4.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores4.core.fetchStats0.fetchRate            0                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores4.core.fetchStats0.branchRate            0                       # Number of branch fetches per cycle (Ratio)
board.processor.cores4.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores4.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores4.core.mmu.dtb.rdAccesses       734379                       # TLB accesses on read requests (Count)
board.processor.cores4.core.mmu.dtb.wrAccesses       125202                       # TLB accesses on write requests (Count)
board.processor.cores4.core.mmu.dtb.rdMisses          267                       # TLB misses on read requests (Count)
board.processor.cores4.core.mmu.dtb.wrMisses          126                       # TLB misses on write requests (Count)
board.processor.cores4.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  59523680403                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores4.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores4.core.mmu.itb.wrAccesses       301691                       # TLB accesses on write requests (Count)
board.processor.cores4.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores4.core.mmu.itb.wrMisses           22                       # TLB misses on write requests (Count)
board.processor.cores4.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  59523680403                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores4.core.power_state.pwrStateResidencyTicks::ON  59523680403                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores4.core.thread_0.numInsts      1413956                       # Number of Instructions committed (Count)
board.processor.cores4.core.thread_0.numOps      2093740                       # Number of Ops committed (Count)
board.processor.cores4.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores5.core.numCycles        12318744                       # Number of cpu cycles simulated (Cycle)
board.processor.cores5.core.cpi              8.603148                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores5.core.ipc              0.116237                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores5.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores5.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores5.core.quiesceCycles    166431047                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores5.core.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
board.processor.cores5.core.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
board.processor.cores5.core.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
board.processor.cores5.core.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
board.processor.cores5.core.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
board.processor.cores5.core.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores5.core.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
board.processor.cores5.core.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores5.core.branchPred.lookups_0::total            0                       # Number of BP lookups (Count)
board.processor.cores5.core.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores5.core.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores5.core.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores5.core.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores5.core.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores5.core.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores5.core.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores5.core.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores5.core.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores5.core.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores5.core.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores5.core.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores5.core.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores5.core.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores5.core.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores5.core.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores5.core.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores5.core.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores5.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores5.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores5.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores5.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores5.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores5.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores5.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores5.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores5.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores5.core.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
board.processor.cores5.core.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
board.processor.cores5.core.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
board.processor.cores5.core.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
board.processor.cores5.core.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores5.core.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores5.core.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores5.core.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores5.core.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
board.processor.cores5.core.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores5.core.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores5.core.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores5.core.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores5.core.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores5.core.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores5.core.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores5.core.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores5.core.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores5.core.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
board.processor.cores5.core.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
board.processor.cores5.core.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
board.processor.cores5.core.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
board.processor.cores5.core.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
board.processor.cores5.core.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores5.core.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores5.core.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores5.core.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores5.core.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores5.core.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores5.core.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores5.core.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores5.core.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores5.core.branchPred.condPredicted            0                       # Number of conditional branches predicted (Count)
board.processor.cores5.core.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
board.processor.cores5.core.branchPred.condIncorrect            0                       # Number of conditional branches incorrect (Count)
board.processor.cores5.core.branchPred.predTakenBTBMiss            0                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores5.core.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores5.core.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores5.core.branchPred.BTBLookups            0                       # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.BTBUpdates            0                       # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.BTBHits            0                       # Number of BTB hits (Count)
board.processor.cores5.core.branchPred.BTBHitRatio          nan                       # BTB Hit Ratio (Ratio)
board.processor.cores5.core.branchPred.BTBMispredicted            0                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores5.core.branchPred.indirectLookups            0                       # Number of indirect predictor lookups. (Count)
board.processor.cores5.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores5.core.branchPred.indirectMisses            0                       # Number of indirect misses. (Count)
board.processor.cores5.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores5.core.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
board.processor.cores5.core.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
board.processor.cores5.core.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
board.processor.cores5.core.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
board.processor.cores5.core.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
board.processor.cores5.core.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores5.core.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
board.processor.cores5.core.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores5.core.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
board.processor.cores5.core.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores5.core.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores5.core.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores5.core.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores5.core.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores5.core.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores5.core.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores5.core.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores5.core.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores5.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  59523680403                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores5.core.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
board.processor.cores5.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.cores5.core.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
board.processor.cores5.core.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores5.core.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores5.core.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores5.core.branchPred.ras.pushes            0                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores5.core.branchPred.ras.pops            0                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores5.core.branchPred.ras.squashes            0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores5.core.branchPred.ras.used            0                       # Number of times the RAS is the provider (Count)
board.processor.cores5.core.branchPred.ras.correct            0                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores5.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores5.core.commitStats0.numInsts      1431888                       # Number of instructions committed (thread level) (Count)
board.processor.cores5.core.commitStats0.numOps      2124481                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores5.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores5.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores5.core.commitStats0.cpi     8.603148                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores5.core.commitStats0.ipc     0.116237                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores5.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
board.processor.cores5.core.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
board.processor.cores5.core.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
board.processor.cores5.core.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
board.processor.cores5.core.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
board.processor.cores5.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores5.core.commitStats0.committedInstType::No_OpClass           42      0.00%      0.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::IntAlu      1035560     48.74%     48.75% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::IntMult            4      0.00%     48.75% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::IntDiv           22      0.00%     48.75% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatAdd       125004      5.88%     54.63% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatCmp            0      0.00%     54.63% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatCvt            0      0.00%     54.63% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatMult            0      0.00%     54.63% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     54.63% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatDiv            0      0.00%     54.63% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatMisc            0      0.00%     54.63% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     54.63% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdAdd            0      0.00%     54.63% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     54.63% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdAlu           16      0.00%     54.63% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdCmp            0      0.00%     54.63% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdCvt           20      0.00%     54.63% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdMisc           25      0.00%     54.63% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdMult            0      0.00%     54.63% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     54.63% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     54.63% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdShift            0      0.00%     54.63% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     54.63% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdDiv            0      0.00%     54.63% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     54.63% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatAdd        62500      2.94%     57.58% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     57.58% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     57.58% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     57.58% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     57.58% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     57.58% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatMult        62500      2.94%     60.52% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     60.52% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     60.52% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     60.52% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     60.52% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     60.52% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     60.52% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     60.52% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     60.52% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdAes            0      0.00%     60.52% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     60.52% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     60.52% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     60.52% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     60.52% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     60.52% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     60.52% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     60.52% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     60.52% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::Matrix            0      0.00%     60.52% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::MatrixMov            0      0.00%     60.52% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::MatrixOP            0      0.00%     60.52% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::MemRead       526073     24.76%     85.28% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::MemWrite        62671      2.95%     88.23% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatMemRead       187525      8.83%     97.06% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatMemWrite        62519      2.94%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::total      2124481                       # Class of committed instruction. (Count)
board.processor.cores5.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
board.processor.cores5.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores5.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
board.processor.cores5.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
board.processor.cores5.core.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
board.processor.cores5.core.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
board.processor.cores5.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
board.processor.cores5.core.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
board.processor.cores5.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores5.core.executeStats0.numDiscardedOps       353764                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores5.core.fetch2.intInstructions            0                       # Number of integer instructions successfully decoded (Count)
board.processor.cores5.core.fetch2.fpInstructions            0                       # Number of floating point instructions successfully decoded (Count)
board.processor.cores5.core.fetch2.vecInstructions            0                       # Number of SIMD instructions successfully decoded (Count)
board.processor.cores5.core.fetch2.loadInstructions            0                       # Number of memory load instructions successfully decoded (Count)
board.processor.cores5.core.fetch2.storeInstructions            0                       # Number of memory store instructions successfully decoded (Count)
board.processor.cores5.core.fetch2.amoInstructions            0                       # Number of memory atomic instructions successfully decoded (Count)
board.processor.cores5.core.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
board.processor.cores5.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores5.core.fetchStats0.fetchRate            0                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores5.core.fetchStats0.branchRate            0                       # Number of branch fetches per cycle (Ratio)
board.processor.cores5.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores5.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores5.core.mmu.dtb.rdAccesses       739503                       # TLB accesses on read requests (Count)
board.processor.cores5.core.mmu.dtb.wrAccesses       125202                       # TLB accesses on write requests (Count)
board.processor.cores5.core.mmu.dtb.rdMisses          267                       # TLB misses on read requests (Count)
board.processor.cores5.core.mmu.dtb.wrMisses          126                       # TLB misses on write requests (Count)
board.processor.cores5.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  59523680403                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores5.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores5.core.mmu.itb.wrAccesses       309911                       # TLB accesses on write requests (Count)
board.processor.cores5.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores5.core.mmu.itb.wrMisses           22                       # TLB misses on write requests (Count)
board.processor.cores5.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  59523680403                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores5.core.power_state.pwrStateResidencyTicks::ON  59523680403                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores5.core.thread_0.numInsts      1431888                       # Number of Instructions committed (Count)
board.processor.cores5.core.thread_0.numOps      2124481                       # Number of Ops committed (Count)
board.processor.cores5.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores6.core.numCycles        12310645                       # Number of cpu cycles simulated (Cycle)
board.processor.cores6.core.cpi              8.688743                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores6.core.ipc              0.115091                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores6.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores6.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores6.core.quiesceCycles    166439146                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores6.core.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
board.processor.cores6.core.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
board.processor.cores6.core.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
board.processor.cores6.core.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
board.processor.cores6.core.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
board.processor.cores6.core.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores6.core.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
board.processor.cores6.core.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores6.core.branchPred.lookups_0::total            0                       # Number of BP lookups (Count)
board.processor.cores6.core.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores6.core.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores6.core.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores6.core.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores6.core.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores6.core.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores6.core.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores6.core.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores6.core.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores6.core.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores6.core.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores6.core.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores6.core.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores6.core.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores6.core.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores6.core.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores6.core.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores6.core.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores6.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores6.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores6.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores6.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores6.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores6.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores6.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores6.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores6.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores6.core.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
board.processor.cores6.core.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
board.processor.cores6.core.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
board.processor.cores6.core.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
board.processor.cores6.core.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores6.core.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores6.core.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores6.core.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores6.core.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
board.processor.cores6.core.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores6.core.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores6.core.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores6.core.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores6.core.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores6.core.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores6.core.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores6.core.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores6.core.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores6.core.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
board.processor.cores6.core.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
board.processor.cores6.core.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
board.processor.cores6.core.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
board.processor.cores6.core.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
board.processor.cores6.core.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores6.core.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores6.core.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores6.core.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores6.core.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores6.core.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores6.core.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores6.core.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores6.core.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores6.core.branchPred.condPredicted            0                       # Number of conditional branches predicted (Count)
board.processor.cores6.core.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
board.processor.cores6.core.branchPred.condIncorrect            0                       # Number of conditional branches incorrect (Count)
board.processor.cores6.core.branchPred.predTakenBTBMiss            0                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores6.core.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores6.core.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores6.core.branchPred.BTBLookups            0                       # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.BTBUpdates            0                       # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.BTBHits            0                       # Number of BTB hits (Count)
board.processor.cores6.core.branchPred.BTBHitRatio          nan                       # BTB Hit Ratio (Ratio)
board.processor.cores6.core.branchPred.BTBMispredicted            0                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores6.core.branchPred.indirectLookups            0                       # Number of indirect predictor lookups. (Count)
board.processor.cores6.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores6.core.branchPred.indirectMisses            0                       # Number of indirect misses. (Count)
board.processor.cores6.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores6.core.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
board.processor.cores6.core.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
board.processor.cores6.core.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
board.processor.cores6.core.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
board.processor.cores6.core.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
board.processor.cores6.core.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores6.core.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
board.processor.cores6.core.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores6.core.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
board.processor.cores6.core.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores6.core.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores6.core.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores6.core.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores6.core.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores6.core.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores6.core.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores6.core.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores6.core.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores6.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  59523680403                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores6.core.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
board.processor.cores6.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.cores6.core.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
board.processor.cores6.core.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores6.core.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores6.core.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores6.core.branchPred.ras.pushes            0                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores6.core.branchPred.ras.pops            0                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores6.core.branchPred.ras.squashes            0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores6.core.branchPred.ras.used            0                       # Number of times the RAS is the provider (Count)
board.processor.cores6.core.branchPred.ras.correct            0                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores6.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores6.core.commitStats0.numInsts      1416850                       # Number of instructions committed (thread level) (Count)
board.processor.cores6.core.commitStats0.numOps      2098702                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores6.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores6.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores6.core.commitStats0.cpi     8.688743                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores6.core.commitStats0.ipc     0.115091                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores6.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
board.processor.cores6.core.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
board.processor.cores6.core.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
board.processor.cores6.core.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
board.processor.cores6.core.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
board.processor.cores6.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores6.core.commitStats0.committedInstType::No_OpClass           42      0.00%      0.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::IntAlu      1011929     48.22%     48.22% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::IntMult            4      0.00%     48.22% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::IntDiv           22      0.00%     48.22% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatAdd       125004      5.96%     54.18% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatCmp            0      0.00%     54.18% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatCvt            0      0.00%     54.18% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatMult            0      0.00%     54.18% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     54.18% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatDiv            0      0.00%     54.18% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatMisc            0      0.00%     54.18% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     54.18% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdAdd            0      0.00%     54.18% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     54.18% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdAlu           16      0.00%     54.18% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdCmp            0      0.00%     54.18% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdCvt           20      0.00%     54.18% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdMisc           25      0.00%     54.18% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdMult            0      0.00%     54.18% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     54.18% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     54.18% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdShift            0      0.00%     54.18% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     54.18% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdDiv            0      0.00%     54.18% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     54.18% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatAdd        62500      2.98%     57.16% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     57.16% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     57.16% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     57.16% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     57.16% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     57.16% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatMult        62500      2.98%     60.14% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     60.14% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     60.14% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     60.14% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     60.14% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     60.14% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     60.14% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     60.14% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     60.14% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdAes            0      0.00%     60.14% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     60.14% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     60.14% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     60.14% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     60.14% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     60.14% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     60.14% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     60.14% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     60.14% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::Matrix            0      0.00%     60.14% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::MatrixMov            0      0.00%     60.14% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::MatrixOP            0      0.00%     60.14% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::MemRead       523925     24.96%     85.10% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::MemWrite        62671      2.99%     88.09% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatMemRead       187525      8.94%     97.02% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatMemWrite        62519      2.98%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::total      2098702                       # Class of committed instruction. (Count)
board.processor.cores6.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
board.processor.cores6.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores6.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
board.processor.cores6.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
board.processor.cores6.core.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
board.processor.cores6.core.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
board.processor.cores6.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
board.processor.cores6.core.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
board.processor.cores6.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores6.core.executeStats0.numDiscardedOps       345171                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores6.core.fetch2.intInstructions            0                       # Number of integer instructions successfully decoded (Count)
board.processor.cores6.core.fetch2.fpInstructions            0                       # Number of floating point instructions successfully decoded (Count)
board.processor.cores6.core.fetch2.vecInstructions            0                       # Number of SIMD instructions successfully decoded (Count)
board.processor.cores6.core.fetch2.loadInstructions            0                       # Number of memory load instructions successfully decoded (Count)
board.processor.cores6.core.fetch2.storeInstructions            0                       # Number of memory store instructions successfully decoded (Count)
board.processor.cores6.core.fetch2.amoInstructions            0                       # Number of memory atomic instructions successfully decoded (Count)
board.processor.cores6.core.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
board.processor.cores6.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores6.core.fetchStats0.fetchRate            0                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores6.core.fetchStats0.branchRate            0                       # Number of branch fetches per cycle (Ratio)
board.processor.cores6.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores6.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores6.core.mmu.dtb.rdAccesses       735206                       # TLB accesses on read requests (Count)
board.processor.cores6.core.mmu.dtb.wrAccesses       125202                       # TLB accesses on write requests (Count)
board.processor.cores6.core.mmu.dtb.rdMisses          267                       # TLB misses on read requests (Count)
board.processor.cores6.core.mmu.dtb.wrMisses          126                       # TLB misses on write requests (Count)
board.processor.cores6.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  59523680403                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores6.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores6.core.mmu.itb.wrAccesses       303918                       # TLB accesses on write requests (Count)
board.processor.cores6.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores6.core.mmu.itb.wrMisses           22                       # TLB misses on write requests (Count)
board.processor.cores6.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  59523680403                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores6.core.power_state.pwrStateResidencyTicks::ON  59523680403                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores6.core.thread_0.numInsts      1416850                       # Number of Instructions committed (Count)
board.processor.cores6.core.thread_0.numOps      2098702                       # Number of Ops committed (Count)
board.processor.cores6.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores7.core.numCycles        12303041                       # Number of cpu cycles simulated (Cycle)
board.processor.cores7.core.cpi              8.734345                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores7.core.ipc              0.114491                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores7.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores7.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores7.core.quiesceCycles    166446750                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores7.core.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
board.processor.cores7.core.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
board.processor.cores7.core.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
board.processor.cores7.core.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
board.processor.cores7.core.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
board.processor.cores7.core.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores7.core.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
board.processor.cores7.core.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores7.core.branchPred.lookups_0::total            0                       # Number of BP lookups (Count)
board.processor.cores7.core.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores7.core.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores7.core.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores7.core.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores7.core.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores7.core.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores7.core.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores7.core.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores7.core.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores7.core.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores7.core.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores7.core.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores7.core.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores7.core.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores7.core.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores7.core.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores7.core.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores7.core.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores7.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores7.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores7.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores7.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores7.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores7.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores7.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores7.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores7.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores7.core.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
board.processor.cores7.core.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
board.processor.cores7.core.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
board.processor.cores7.core.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
board.processor.cores7.core.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores7.core.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores7.core.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores7.core.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores7.core.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
board.processor.cores7.core.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores7.core.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores7.core.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores7.core.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores7.core.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores7.core.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores7.core.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores7.core.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores7.core.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores7.core.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
board.processor.cores7.core.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
board.processor.cores7.core.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
board.processor.cores7.core.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
board.processor.cores7.core.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
board.processor.cores7.core.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores7.core.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores7.core.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores7.core.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores7.core.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores7.core.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores7.core.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores7.core.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores7.core.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores7.core.branchPred.condPredicted            0                       # Number of conditional branches predicted (Count)
board.processor.cores7.core.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
board.processor.cores7.core.branchPred.condIncorrect            0                       # Number of conditional branches incorrect (Count)
board.processor.cores7.core.branchPred.predTakenBTBMiss            0                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores7.core.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores7.core.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores7.core.branchPred.BTBLookups            0                       # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.BTBUpdates            0                       # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.BTBHits            0                       # Number of BTB hits (Count)
board.processor.cores7.core.branchPred.BTBHitRatio          nan                       # BTB Hit Ratio (Ratio)
board.processor.cores7.core.branchPred.BTBMispredicted            0                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores7.core.branchPred.indirectLookups            0                       # Number of indirect predictor lookups. (Count)
board.processor.cores7.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores7.core.branchPred.indirectMisses            0                       # Number of indirect misses. (Count)
board.processor.cores7.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores7.core.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
board.processor.cores7.core.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
board.processor.cores7.core.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
board.processor.cores7.core.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
board.processor.cores7.core.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
board.processor.cores7.core.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores7.core.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
board.processor.cores7.core.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores7.core.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
board.processor.cores7.core.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores7.core.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores7.core.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores7.core.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores7.core.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores7.core.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores7.core.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores7.core.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores7.core.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores7.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  59523680403                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores7.core.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
board.processor.cores7.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.cores7.core.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
board.processor.cores7.core.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores7.core.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores7.core.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores7.core.branchPred.ras.pushes            0                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores7.core.branchPred.ras.pops            0                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores7.core.branchPred.ras.squashes            0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores7.core.branchPred.ras.used            0                       # Number of times the RAS is the provider (Count)
board.processor.cores7.core.branchPred.ras.correct            0                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores7.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores7.core.commitStats0.numInsts      1408582                       # Number of instructions committed (thread level) (Count)
board.processor.cores7.core.commitStats0.numOps      2084528                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores7.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores7.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores7.core.commitStats0.cpi     8.734345                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores7.core.commitStats0.ipc     0.114491                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores7.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
board.processor.cores7.core.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
board.processor.cores7.core.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
board.processor.cores7.core.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
board.processor.cores7.core.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
board.processor.cores7.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores7.core.commitStats0.committedInstType::No_OpClass           42      0.00%      0.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::IntAlu       998936     47.92%     47.92% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::IntMult            4      0.00%     47.92% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::IntDiv           22      0.00%     47.92% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatAdd       125004      6.00%     53.92% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatCmp            0      0.00%     53.92% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatCvt            0      0.00%     53.92% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatMult            0      0.00%     53.92% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     53.92% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatDiv            0      0.00%     53.92% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatMisc            0      0.00%     53.92% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     53.92% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdAdd            0      0.00%     53.92% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     53.92% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdAlu           16      0.00%     53.92% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdCmp            0      0.00%     53.92% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdCvt           20      0.00%     53.92% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdMisc           25      0.00%     53.92% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdMult            0      0.00%     53.92% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     53.92% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     53.92% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdShift            0      0.00%     53.92% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     53.92% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdDiv            0      0.00%     53.92% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     53.92% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatAdd        62500      3.00%     56.92% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     56.92% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     56.92% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     56.92% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     56.92% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     56.92% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatMult        62500      3.00%     59.92% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     59.92% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     59.92% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     59.92% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     59.92% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     59.92% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     59.92% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     59.92% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     59.92% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdAes            0      0.00%     59.92% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     59.92% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     59.92% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     59.92% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     59.92% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     59.92% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     59.92% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     59.92% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     59.92% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::Matrix            0      0.00%     59.92% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::MatrixMov            0      0.00%     59.92% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::MatrixOP            0      0.00%     59.92% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::MemRead       522744     25.08%     85.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::MemWrite        62671      3.01%     88.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatMemRead       187525      9.00%     97.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatMemWrite        62519      3.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::total      2084528                       # Class of committed instruction. (Count)
board.processor.cores7.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
board.processor.cores7.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores7.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
board.processor.cores7.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
board.processor.cores7.core.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
board.processor.cores7.core.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
board.processor.cores7.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
board.processor.cores7.core.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
board.processor.cores7.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores7.core.executeStats0.numDiscardedOps       340448                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores7.core.fetch2.intInstructions            0                       # Number of integer instructions successfully decoded (Count)
board.processor.cores7.core.fetch2.fpInstructions            0                       # Number of floating point instructions successfully decoded (Count)
board.processor.cores7.core.fetch2.vecInstructions            0                       # Number of SIMD instructions successfully decoded (Count)
board.processor.cores7.core.fetch2.loadInstructions            0                       # Number of memory load instructions successfully decoded (Count)
board.processor.cores7.core.fetch2.storeInstructions            0                       # Number of memory store instructions successfully decoded (Count)
board.processor.cores7.core.fetch2.amoInstructions            0                       # Number of memory atomic instructions successfully decoded (Count)
board.processor.cores7.core.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
board.processor.cores7.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores7.core.fetchStats0.fetchRate            0                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores7.core.fetchStats0.branchRate            0                       # Number of branch fetches per cycle (Ratio)
board.processor.cores7.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores7.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores7.core.mmu.dtb.rdAccesses       732844                       # TLB accesses on read requests (Count)
board.processor.cores7.core.mmu.dtb.wrAccesses       125202                       # TLB accesses on write requests (Count)
board.processor.cores7.core.mmu.dtb.rdMisses          268                       # TLB misses on read requests (Count)
board.processor.cores7.core.mmu.dtb.wrMisses          126                       # TLB misses on write requests (Count)
board.processor.cores7.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  59523680403                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores7.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores7.core.mmu.itb.wrAccesses       300793                       # TLB accesses on write requests (Count)
board.processor.cores7.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores7.core.mmu.itb.wrMisses           22                       # TLB misses on write requests (Count)
board.processor.cores7.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  59523680403                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores7.core.power_state.pwrStateResidencyTicks::ON  59523680403                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores7.core.thread_0.numInsts      1408582                       # Number of Instructions committed (Count)
board.processor.cores7.core.thread_0.numOps      2084528                       # Number of Ops committed (Count)
board.processor.cores7.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores8.core.numCycles        12295234                       # Number of cpu cycles simulated (Cycle)
board.processor.cores8.core.cpi              8.732014                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores8.core.ipc              0.114521                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores8.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores8.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores8.core.quiesceCycles    166454557                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores8.core.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
board.processor.cores8.core.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
board.processor.cores8.core.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
board.processor.cores8.core.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
board.processor.cores8.core.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
board.processor.cores8.core.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores8.core.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
board.processor.cores8.core.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores8.core.branchPred.lookups_0::total            0                       # Number of BP lookups (Count)
board.processor.cores8.core.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores8.core.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores8.core.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores8.core.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores8.core.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores8.core.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores8.core.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores8.core.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores8.core.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores8.core.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores8.core.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores8.core.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores8.core.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores8.core.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores8.core.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores8.core.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores8.core.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores8.core.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores8.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores8.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores8.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores8.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores8.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores8.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores8.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores8.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores8.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores8.core.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
board.processor.cores8.core.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
board.processor.cores8.core.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
board.processor.cores8.core.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
board.processor.cores8.core.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores8.core.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores8.core.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores8.core.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores8.core.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
board.processor.cores8.core.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores8.core.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores8.core.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores8.core.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores8.core.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores8.core.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores8.core.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores8.core.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores8.core.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores8.core.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
board.processor.cores8.core.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
board.processor.cores8.core.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
board.processor.cores8.core.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
board.processor.cores8.core.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
board.processor.cores8.core.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores8.core.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores8.core.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores8.core.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores8.core.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores8.core.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores8.core.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores8.core.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores8.core.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores8.core.branchPred.condPredicted            0                       # Number of conditional branches predicted (Count)
board.processor.cores8.core.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
board.processor.cores8.core.branchPred.condIncorrect            0                       # Number of conditional branches incorrect (Count)
board.processor.cores8.core.branchPred.predTakenBTBMiss            0                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores8.core.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores8.core.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores8.core.branchPred.BTBLookups            0                       # Number of BTB lookups (Count)
board.processor.cores8.core.branchPred.BTBUpdates            0                       # Number of BTB updates (Count)
board.processor.cores8.core.branchPred.BTBHits            0                       # Number of BTB hits (Count)
board.processor.cores8.core.branchPred.BTBHitRatio          nan                       # BTB Hit Ratio (Ratio)
board.processor.cores8.core.branchPred.BTBMispredicted            0                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores8.core.branchPred.indirectLookups            0                       # Number of indirect predictor lookups. (Count)
board.processor.cores8.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores8.core.branchPred.indirectMisses            0                       # Number of indirect misses. (Count)
board.processor.cores8.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores8.core.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
board.processor.cores8.core.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
board.processor.cores8.core.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
board.processor.cores8.core.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
board.processor.cores8.core.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores8.core.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores8.core.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores8.core.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores8.core.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
board.processor.cores8.core.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
board.processor.cores8.core.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
board.processor.cores8.core.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
board.processor.cores8.core.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
board.processor.cores8.core.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
board.processor.cores8.core.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores8.core.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
board.processor.cores8.core.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores8.core.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
board.processor.cores8.core.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
board.processor.cores8.core.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
board.processor.cores8.core.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
board.processor.cores8.core.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
board.processor.cores8.core.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
board.processor.cores8.core.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores8.core.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
board.processor.cores8.core.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores8.core.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
board.processor.cores8.core.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores8.core.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores8.core.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores8.core.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores8.core.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores8.core.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores8.core.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores8.core.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores8.core.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores8.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  59523680403                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores8.core.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
board.processor.cores8.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.cores8.core.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
board.processor.cores8.core.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores8.core.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores8.core.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores8.core.branchPred.ras.pushes            0                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores8.core.branchPred.ras.pops            0                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores8.core.branchPred.ras.squashes            0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores8.core.branchPred.ras.used            0                       # Number of times the RAS is the provider (Count)
board.processor.cores8.core.branchPred.ras.correct            0                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores8.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores8.core.commitStats0.numInsts      1408064                       # Number of instructions committed (thread level) (Count)
board.processor.cores8.core.commitStats0.numOps      2083640                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores8.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores8.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores8.core.commitStats0.cpi     8.732014                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores8.core.commitStats0.ipc     0.114521                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores8.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
board.processor.cores8.core.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
board.processor.cores8.core.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
board.processor.cores8.core.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
board.processor.cores8.core.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
board.processor.cores8.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores8.core.commitStats0.committedInstType::No_OpClass           42      0.00%      0.00% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::IntAlu       998122     47.90%     47.90% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::IntMult            4      0.00%     47.91% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::IntDiv           22      0.00%     47.91% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::FloatAdd       125004      6.00%     53.91% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::FloatCmp            0      0.00%     53.91% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::FloatCvt            0      0.00%     53.91% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::FloatMult            0      0.00%     53.91% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     53.91% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::FloatDiv            0      0.00%     53.91% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::FloatMisc            0      0.00%     53.91% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     53.91% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdAdd            0      0.00%     53.91% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     53.91% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdAlu           16      0.00%     53.91% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdCmp            0      0.00%     53.91% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdCvt           20      0.00%     53.91% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdMisc           25      0.00%     53.91% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdMult            0      0.00%     53.91% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     53.91% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     53.91% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdShift            0      0.00%     53.91% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     53.91% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdDiv            0      0.00%     53.91% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     53.91% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdFloatAdd        62500      3.00%     56.91% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     56.91% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     56.91% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     56.91% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     56.91% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     56.91% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdFloatMult        62500      3.00%     59.91% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     59.91% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     59.91% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     59.91% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     59.91% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     59.91% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     59.91% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     59.91% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     59.91% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdAes            0      0.00%     59.91% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     59.91% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     59.91% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     59.91% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     59.91% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     59.91% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     59.91% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     59.91% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     59.91% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::Matrix            0      0.00%     59.91% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::MatrixMov            0      0.00%     59.91% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::MatrixOP            0      0.00%     59.91% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::MemRead       522670     25.08%     84.99% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::MemWrite        62671      3.01%     88.00% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::FloatMemRead       187525      9.00%     97.00% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::FloatMemWrite        62519      3.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::total      2083640                       # Class of committed instruction. (Count)
board.processor.cores8.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
board.processor.cores8.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores8.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
board.processor.cores8.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
board.processor.cores8.core.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
board.processor.cores8.core.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
board.processor.cores8.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
board.processor.cores8.core.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
board.processor.cores8.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores8.core.executeStats0.numDiscardedOps       340151                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores8.core.fetch2.intInstructions            0                       # Number of integer instructions successfully decoded (Count)
board.processor.cores8.core.fetch2.fpInstructions            0                       # Number of floating point instructions successfully decoded (Count)
board.processor.cores8.core.fetch2.vecInstructions            0                       # Number of SIMD instructions successfully decoded (Count)
board.processor.cores8.core.fetch2.loadInstructions            0                       # Number of memory load instructions successfully decoded (Count)
board.processor.cores8.core.fetch2.storeInstructions            0                       # Number of memory store instructions successfully decoded (Count)
board.processor.cores8.core.fetch2.amoInstructions            0                       # Number of memory atomic instructions successfully decoded (Count)
board.processor.cores8.core.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
board.processor.cores8.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores8.core.fetchStats0.fetchRate            0                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores8.core.fetchStats0.branchRate            0                       # Number of branch fetches per cycle (Ratio)
board.processor.cores8.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores8.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores8.core.mmu.dtb.rdAccesses       732696                       # TLB accesses on read requests (Count)
board.processor.cores8.core.mmu.dtb.wrAccesses       125202                       # TLB accesses on write requests (Count)
board.processor.cores8.core.mmu.dtb.rdMisses          268                       # TLB misses on read requests (Count)
board.processor.cores8.core.mmu.dtb.wrMisses          126                       # TLB misses on write requests (Count)
board.processor.cores8.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  59523680403                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores8.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores8.core.mmu.itb.wrAccesses       301075                       # TLB accesses on write requests (Count)
board.processor.cores8.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores8.core.mmu.itb.wrMisses           22                       # TLB misses on write requests (Count)
board.processor.cores8.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  59523680403                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores8.core.power_state.pwrStateResidencyTicks::ON  59523680403                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores8.core.thread_0.numInsts      1408064                       # Number of Instructions committed (Count)
board.processor.cores8.core.thread_0.numOps      2083640                       # Number of Ops committed (Count)
board.processor.cores8.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores9.core.numCycles        12286561                       # Number of cpu cycles simulated (Cycle)
board.processor.cores9.core.cpi              8.788859                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores9.core.ipc              0.113780                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores9.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores9.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores9.core.quiesceCycles    166463230                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores9.core.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
board.processor.cores9.core.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
board.processor.cores9.core.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
board.processor.cores9.core.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
board.processor.cores9.core.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
board.processor.cores9.core.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores9.core.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
board.processor.cores9.core.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores9.core.branchPred.lookups_0::total            0                       # Number of BP lookups (Count)
board.processor.cores9.core.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores9.core.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores9.core.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores9.core.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores9.core.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores9.core.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores9.core.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores9.core.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores9.core.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores9.core.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores9.core.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores9.core.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores9.core.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores9.core.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores9.core.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores9.core.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores9.core.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores9.core.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores9.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores9.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores9.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores9.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores9.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores9.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores9.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores9.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores9.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores9.core.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
board.processor.cores9.core.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
board.processor.cores9.core.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
board.processor.cores9.core.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
board.processor.cores9.core.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores9.core.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores9.core.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores9.core.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores9.core.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
board.processor.cores9.core.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores9.core.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores9.core.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores9.core.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores9.core.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores9.core.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores9.core.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores9.core.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores9.core.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores9.core.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
board.processor.cores9.core.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
board.processor.cores9.core.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
board.processor.cores9.core.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
board.processor.cores9.core.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
board.processor.cores9.core.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores9.core.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores9.core.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores9.core.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores9.core.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores9.core.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores9.core.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores9.core.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores9.core.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores9.core.branchPred.condPredicted            0                       # Number of conditional branches predicted (Count)
board.processor.cores9.core.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
board.processor.cores9.core.branchPred.condIncorrect            0                       # Number of conditional branches incorrect (Count)
board.processor.cores9.core.branchPred.predTakenBTBMiss            0                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores9.core.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores9.core.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores9.core.branchPred.BTBLookups            0                       # Number of BTB lookups (Count)
board.processor.cores9.core.branchPred.BTBUpdates            0                       # Number of BTB updates (Count)
board.processor.cores9.core.branchPred.BTBHits            0                       # Number of BTB hits (Count)
board.processor.cores9.core.branchPred.BTBHitRatio          nan                       # BTB Hit Ratio (Ratio)
board.processor.cores9.core.branchPred.BTBMispredicted            0                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores9.core.branchPred.indirectLookups            0                       # Number of indirect predictor lookups. (Count)
board.processor.cores9.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores9.core.branchPred.indirectMisses            0                       # Number of indirect misses. (Count)
board.processor.cores9.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores9.core.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
board.processor.cores9.core.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
board.processor.cores9.core.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
board.processor.cores9.core.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
board.processor.cores9.core.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores9.core.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores9.core.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores9.core.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores9.core.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
board.processor.cores9.core.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
board.processor.cores9.core.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
board.processor.cores9.core.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
board.processor.cores9.core.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
board.processor.cores9.core.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
board.processor.cores9.core.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores9.core.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
board.processor.cores9.core.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores9.core.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
board.processor.cores9.core.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
board.processor.cores9.core.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
board.processor.cores9.core.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
board.processor.cores9.core.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
board.processor.cores9.core.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
board.processor.cores9.core.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores9.core.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
board.processor.cores9.core.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores9.core.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
board.processor.cores9.core.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores9.core.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores9.core.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores9.core.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores9.core.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores9.core.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores9.core.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores9.core.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores9.core.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores9.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  59523680403                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores9.core.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
board.processor.cores9.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.cores9.core.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
board.processor.cores9.core.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores9.core.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores9.core.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores9.core.branchPred.ras.pushes            0                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores9.core.branchPred.ras.pops            0                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores9.core.branchPred.ras.squashes            0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores9.core.branchPred.ras.used            0                       # Number of times the RAS is the provider (Count)
board.processor.cores9.core.branchPred.ras.correct            0                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores9.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores9.core.commitStats0.numInsts      1397970                       # Number of instructions committed (thread level) (Count)
board.processor.cores9.core.commitStats0.numOps      2066336                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores9.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores9.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores9.core.commitStats0.cpi     8.788859                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores9.core.commitStats0.ipc     0.113780                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores9.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
board.processor.cores9.core.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
board.processor.cores9.core.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
board.processor.cores9.core.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
board.processor.cores9.core.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
board.processor.cores9.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores9.core.commitStats0.committedInstType::No_OpClass           42      0.00%      0.00% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::IntAlu       982260     47.54%     47.54% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::IntMult            4      0.00%     47.54% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::IntDiv           22      0.00%     47.54% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::FloatAdd       125004      6.05%     53.59% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::FloatCmp            0      0.00%     53.59% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::FloatCvt            0      0.00%     53.59% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::FloatMult            0      0.00%     53.59% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     53.59% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::FloatDiv            0      0.00%     53.59% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::FloatMisc            0      0.00%     53.59% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     53.59% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdAdd            0      0.00%     53.59% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     53.59% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdAlu           16      0.00%     53.59% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdCmp            0      0.00%     53.59% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdCvt           20      0.00%     53.59% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdMisc           25      0.00%     53.59% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdMult            0      0.00%     53.59% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     53.59% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     53.59% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdShift            0      0.00%     53.59% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     53.59% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdDiv            0      0.00%     53.59% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     53.59% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdFloatAdd        62500      3.02%     56.62% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     56.62% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     56.62% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     56.62% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     56.62% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     56.62% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdFloatMult        62500      3.02%     59.64% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     59.64% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     59.64% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     59.64% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     59.64% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     59.64% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     59.64% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     59.64% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     59.64% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdAes            0      0.00%     59.64% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     59.64% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     59.64% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     59.64% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     59.64% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     59.64% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     59.64% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     59.64% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     59.64% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::Matrix            0      0.00%     59.64% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::MatrixMov            0      0.00%     59.64% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::MatrixOP            0      0.00%     59.64% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::MemRead       521228     25.22%     84.87% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::MemWrite        62671      3.03%     87.90% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::FloatMemRead       187525      9.08%     96.97% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::FloatMemWrite        62519      3.03%    100.00% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::total      2066336                       # Class of committed instruction. (Count)
board.processor.cores9.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
board.processor.cores9.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores9.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
board.processor.cores9.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
board.processor.cores9.core.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
board.processor.cores9.core.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
board.processor.cores9.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
board.processor.cores9.core.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
board.processor.cores9.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores9.core.executeStats0.numDiscardedOps       334384                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores9.core.fetch2.intInstructions            0                       # Number of integer instructions successfully decoded (Count)
board.processor.cores9.core.fetch2.fpInstructions            0                       # Number of floating point instructions successfully decoded (Count)
board.processor.cores9.core.fetch2.vecInstructions            0                       # Number of SIMD instructions successfully decoded (Count)
board.processor.cores9.core.fetch2.loadInstructions            0                       # Number of memory load instructions successfully decoded (Count)
board.processor.cores9.core.fetch2.storeInstructions            0                       # Number of memory store instructions successfully decoded (Count)
board.processor.cores9.core.fetch2.amoInstructions            0                       # Number of memory atomic instructions successfully decoded (Count)
board.processor.cores9.core.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
board.processor.cores9.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores9.core.fetchStats0.fetchRate            0                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores9.core.fetchStats0.branchRate            0                       # Number of branch fetches per cycle (Ratio)
board.processor.cores9.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores9.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores9.core.mmu.dtb.rdAccesses       729812                       # TLB accesses on read requests (Count)
board.processor.cores9.core.mmu.dtb.wrAccesses       125202                       # TLB accesses on write requests (Count)
board.processor.cores9.core.mmu.dtb.rdMisses          268                       # TLB misses on read requests (Count)
board.processor.cores9.core.mmu.dtb.wrMisses          126                       # TLB misses on write requests (Count)
board.processor.cores9.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  59523680403                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores9.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores9.core.mmu.itb.wrAccesses       297222                       # TLB accesses on write requests (Count)
board.processor.cores9.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores9.core.mmu.itb.wrMisses           22                       # TLB misses on write requests (Count)
board.processor.cores9.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  59523680403                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores9.core.power_state.pwrStateResidencyTicks::ON  59523680403                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores9.core.thread_0.numInsts      1397970                       # Number of Instructions committed (Count)
board.processor.cores9.core.thread_0.numOps      2066336                       # Number of Ops committed (Count)
board.processor.cores9.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.workload.inst.arm                             0                       # number of arm instructions executed (Count)
board.workload.inst.quiesce                         0                       # number of quiesce instructions executed (Count)
board.processor.cores00.core.idleCycles      95904597                       # Total number of cycles that the object has spent stopped (Unspecified)
board.processor.cores00.core.tickCycles      82845194                       # Number of cycles that the object actually ticked (Unspecified)
board.processor.cores01.core.idleCycles       9333421                       # Total number of cycles that the object has spent stopped (Unspecified)
board.processor.cores01.core.tickCycles       3022856                       # Number of cycles that the object actually ticked (Unspecified)
board.processor.cores02.core.idleCycles       9280187                       # Total number of cycles that the object has spent stopped (Unspecified)
board.processor.cores02.core.tickCycles       3064803                       # Number of cycles that the object actually ticked (Unspecified)
board.processor.cores03.core.idleCycles       9297659                       # Total number of cycles that the object has spent stopped (Unspecified)
board.processor.cores03.core.tickCycles       3038733                       # Number of cycles that the object actually ticked (Unspecified)
board.processor.cores04.core.idleCycles       9247497                       # Total number of cycles that the object has spent stopped (Unspecified)
board.processor.cores04.core.tickCycles       3080091                       # Number of cycles that the object actually ticked (Unspecified)
board.processor.cores05.core.idleCycles       9185523                       # Total number of cycles that the object has spent stopped (Unspecified)
board.processor.cores05.core.tickCycles       3133221                       # Number of cycles that the object actually ticked (Unspecified)
board.processor.cores06.core.idleCycles       9218982                       # Total number of cycles that the object has spent stopped (Unspecified)
board.processor.cores06.core.tickCycles       3091663                       # Number of cycles that the object actually ticked (Unspecified)
board.processor.cores07.core.idleCycles       9233901                       # Total number of cycles that the object has spent stopped (Unspecified)
board.processor.cores07.core.tickCycles       3069140                       # Number of cycles that the object actually ticked (Unspecified)
board.processor.cores08.core.idleCycles       9226320                       # Total number of cycles that the object has spent stopped (Unspecified)
board.processor.cores08.core.tickCycles       3068914                       # Number of cycles that the object actually ticked (Unspecified)
board.processor.cores09.core.idleCycles       9244886                       # Total number of cycles that the object has spent stopped (Unspecified)
board.processor.cores09.core.tickCycles       3041675                       # Number of cycles that the object actually ticked (Unspecified)
board.processor.cores10.core.idleCycles       9276990                       # Total number of cycles that the object has spent stopped (Unspecified)
board.processor.cores10.core.tickCycles       3001939                       # Number of cycles that the object actually ticked (Unspecified)
board.processor.cores11.core.idleCycles       9292461                       # Total number of cycles that the object has spent stopped (Unspecified)
board.processor.cores11.core.tickCycles       2978943                       # Number of cycles that the object actually ticked (Unspecified)
board.processor.cores12.core.idleCycles       9341422                       # Total number of cycles that the object has spent stopped (Unspecified)
board.processor.cores12.core.tickCycles       2920584                       # Number of cycles that the object actually ticked (Unspecified)
board.processor.cores13.core.idleCycles       9326082                       # Total number of cycles that the object has spent stopped (Unspecified)
board.processor.cores13.core.tickCycles       2927549                       # Number of cycles that the object actually ticked (Unspecified)
board.processor.cores14.core.idleCycles       9342444                       # Total number of cycles that the object has spent stopped (Unspecified)
board.processor.cores14.core.tickCycles       2903599                       # Number of cycles that the object actually ticked (Unspecified)
board.processor.cores15.core.idleCycles       9327270                       # Total number of cycles that the object has spent stopped (Unspecified)
board.processor.cores15.core.tickCycles       2910155                       # Number of cycles that the object actually ticked (Unspecified)

---------- End Simulation Statistics   ----------
