// Seed: 767665621
module module_0 (
    input tri0 id_0,
    output tri0 id_1,
    input wand id_2,
    input wand id_3,
    input wand id_4,
    input supply0 id_5
);
endmodule
module module_1 (
    output logic id_0,
    input  tri   id_1,
    input  tri   id_2,
    input  tri1  id_3,
    output uwire id_4,
    output tri   id_5,
    output tri   id_6
);
  always id_0 = -1;
  wire id_8, id_9, id_10, id_11;
  module_0 modCall_1 (
      id_2,
      id_6,
      id_1,
      id_1,
      id_3,
      id_1
  );
endmodule
module module_0 #(
    parameter id_21 = 32'd90,
    parameter id_5  = 32'd26
) (
    input wire id_0,
    output supply0 id_1,
    input wire id_2,
    output tri id_3,
    output wor id_4,
    output uwire _id_5,
    input tri id_6,
    output tri id_7,
    input supply1 id_8,
    output tri1 id_9,
    input tri0 id_10,
    input wire id_11,
    output wor id_12,
    output supply1 id_13,
    input supply0 id_14,
    output tri1 id_15,
    output tri0 id_16[id_21 : id_5],
    input tri1 id_17,
    input supply0 id_18,
    output supply1 id_19,
    input tri id_20,
    input wand _id_21,
    output tri id_22,
    input wor id_23,
    input wire id_24,
    input tri0 id_25,
    input wor id_26,
    input tri1 id_27
);
  wire id_29;
  parameter id_30 = module_2;
  wire id_31, id_32;
  module_0 modCall_1 (
      id_6,
      id_15,
      id_2,
      id_23,
      id_23,
      id_26
  );
  assign modCall_1.id_1 = 0;
endmodule
