

================================================================
== Vitis HLS Report for 'delete_top_Pipeline_VITIS_LOOP_24_1'
================================================================
* Date:           Wed Jan 29 19:17:56 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        DELETE_Q
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.156 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_24_1  |        ?|        ?|         3|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.15>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %o_e_strm, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %o_payload_strm, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %o_col3_strm, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %o_col2_strm, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %o_col1_strm, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %o_hash_strm, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %i_d_key1_strm, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %i_e_strm, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %i_payload_strm, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %i_col3_strm, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %i_col2_strm, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %i_col1_strm, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %i_hash_strm, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_1 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %empty"   --->   Operation 19 'read' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.36ns)   --->   "%br_ln24 = br void %while.cond.i" [../DELETE_Q.cpp:24->../DELETE_Q.cpp:166]   --->   Operation 20 'br' 'br_ln24' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%e = phi i1 %tmp_1, void %newFuncRoot, i1 %e_2, void %if.end5.i"   --->   Operation 21 'phi' 'e' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln24 = br i1 %e, void %while.body.i, void %_ZN2xf8database7details8delete_18delete_1ILi32ELi32ELi128ELi32EEEvRN3hls6streamI7ap_uintIXT_EELi0EEERNS5_IS6_IXT0_EELi0EEESC_SC_RNS5_IS6_IXT1_EELi0EEERNS5_IbLi0EEERNS5_IS6_IXT2_EELi0EEES9_SC_SC_SC_SF_SH_.exit.exitStub" [../DELETE_Q.cpp:24->../DELETE_Q.cpp:166]   --->   Operation 22 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.36ns)   --->   "%tmp = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i8P128A, i8 %i_e_strm, i32 1" [../DELETE_Q.cpp:41->../DELETE_Q.cpp:166]   --->   Operation 23 'nbreadreq' 'tmp' <Predicate = (!e)> <Delay = 0.36> <CoreInst = "regslice">   --->   Core 147 'regslice' <Latency = 0> <II = 1> <Delay = 0.47> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 24 [1/1] (0.36ns)   --->   "%br_ln41 = br i1 %tmp, void %if.end5.i, void %if.then3.i" [../DELETE_Q.cpp:41->../DELETE_Q.cpp:166]   --->   Operation 24 'br' 'br_ln41' <Predicate = (!e)> <Delay = 0.36>
ST_1 : Operation 25 [1/1] (0.06ns)   --->   "%i_e_strm_read = read i8 @_ssdm_op_Read.axis.volatile.i8P128A, i8 %i_e_strm" [../DELETE_Q.cpp:42->../DELETE_Q.cpp:166]   --->   Operation 25 'read' 'i_e_strm_read' <Predicate = (!e & tmp)> <Delay = 0.06> <CoreInst = "regslice">   --->   Core 147 'regslice' <Latency = 0> <II = 1> <Delay = 0.47> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%e_1 = trunc i8 %i_e_strm_read" [../DELETE_Q.cpp:42->../DELETE_Q.cpp:166]   --->   Operation 26 'trunc' 'e_1' <Predicate = (!e & tmp)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.36ns)   --->   "%br_ln43 = br void %if.end5.i" [../DELETE_Q.cpp:43->../DELETE_Q.cpp:166]   --->   Operation 27 'br' 'br_ln43' <Predicate = (!e & tmp)> <Delay = 0.36>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%e_2 = phi i1 %e_1, void %if.then3.i, i1 0, void %if.end.i"   --->   Operation 28 'phi' 'e_2' <Predicate = (!e)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln24 = br void %while.cond.i" [../DELETE_Q.cpp:24->../DELETE_Q.cpp:166]   --->   Operation 29 'br' 'br_ln24' <Predicate = (!e)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.86>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%specpipeline_ln25 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [../DELETE_Q.cpp:25->../DELETE_Q.cpp:166]   --->   Operation 30 'specpipeline' 'specpipeline_ln25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%specloopname_ln24 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [../DELETE_Q.cpp:24->../DELETE_Q.cpp:166]   --->   Operation 31 'specloopname' 'specloopname_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.07ns)   --->   "%i_hash_strm_read = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %i_hash_strm" [../DELETE_Q.cpp:25->../DELETE_Q.cpp:166]   --->   Operation 32 'read' 'i_hash_strm_read' <Predicate = true> <Delay = 0.07> <CoreInst = "regslice">   --->   Core 147 'regslice' <Latency = 0> <II = 1> <Delay = 0.58> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 33 [1/1] (0.07ns)   --->   "%col1 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %i_col1_strm" [../DELETE_Q.cpp:26->../DELETE_Q.cpp:166]   --->   Operation 33 'read' 'col1' <Predicate = true> <Delay = 0.07> <CoreInst = "regslice">   --->   Core 147 'regslice' <Latency = 0> <II = 1> <Delay = 0.58> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 34 [1/1] (0.07ns)   --->   "%i_col2_strm_read = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %i_col2_strm" [../DELETE_Q.cpp:27->../DELETE_Q.cpp:166]   --->   Operation 34 'read' 'i_col2_strm_read' <Predicate = true> <Delay = 0.07> <CoreInst = "regslice">   --->   Core 147 'regslice' <Latency = 0> <II = 1> <Delay = 0.58> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 35 [1/1] (0.07ns)   --->   "%i_col3_strm_read = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %i_col3_strm" [../DELETE_Q.cpp:28->../DELETE_Q.cpp:166]   --->   Operation 35 'read' 'i_col3_strm_read' <Predicate = true> <Delay = 0.07> <CoreInst = "regslice">   --->   Core 147 'regslice' <Latency = 0> <II = 1> <Delay = 0.58> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 36 [1/1] (0.06ns)   --->   "%i_payload_strm_read = read i128 @_ssdm_op_Read.axis.volatile.i128P128A, i128 %i_payload_strm" [../DELETE_Q.cpp:29->../DELETE_Q.cpp:166]   --->   Operation 36 'read' 'i_payload_strm_read' <Predicate = true> <Delay = 0.06> <CoreInst = "regslice">   --->   Core 147 'regslice' <Latency = 0> <II = 1> <Delay = 0.74> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 37 [1/1] (0.07ns)   --->   "%d_key1 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %i_d_key1_strm" [../DELETE_Q.cpp:30->../DELETE_Q.cpp:166]   --->   Operation 37 'read' 'd_key1' <Predicate = true> <Delay = 0.07> <CoreInst = "regslice">   --->   Core 147 'regslice' <Latency = 0> <II = 1> <Delay = 0.58> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 38 [1/1] (0.79ns)   --->   "%icmp_ln32 = icmp_eq  i32 %col1, i32 %d_key1" [../DELETE_Q.cpp:32->../DELETE_Q.cpp:166]   --->   Operation 38 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %icmp_ln32, void %if.then.i, void %if.end.i" [../DELETE_Q.cpp:32->../DELETE_Q.cpp:166]   --->   Operation 39 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.36ns)   --->   "%ret_ln0 = ret"   --->   Operation 47 'ret' 'ret_ln0' <Predicate = (e)> <Delay = 0.36>

State 3 <SV = 2> <Delay = 0.61>
ST_3 : Operation 40 [1/1] (0.47ns)   --->   "%write_ln33 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %o_hash_strm, i32 %i_hash_strm_read" [../DELETE_Q.cpp:33->../DELETE_Q.cpp:166]   --->   Operation 40 'write' 'write_ln33' <Predicate = (!icmp_ln32)> <Delay = 0.47> <CoreInst = "regslice">   --->   Core 147 'regslice' <Latency = 0> <II = 1> <Delay = 0.58> <Adapter> <Opcode : 'read' 'write'>
ST_3 : Operation 41 [1/1] (0.47ns)   --->   "%write_ln34 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %o_col1_strm, i32 %col1" [../DELETE_Q.cpp:34->../DELETE_Q.cpp:166]   --->   Operation 41 'write' 'write_ln34' <Predicate = (!icmp_ln32)> <Delay = 0.47> <CoreInst = "regslice">   --->   Core 147 'regslice' <Latency = 0> <II = 1> <Delay = 0.58> <Adapter> <Opcode : 'read' 'write'>
ST_3 : Operation 42 [1/1] (0.47ns)   --->   "%write_ln35 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %o_col2_strm, i32 %i_col2_strm_read" [../DELETE_Q.cpp:35->../DELETE_Q.cpp:166]   --->   Operation 42 'write' 'write_ln35' <Predicate = (!icmp_ln32)> <Delay = 0.47> <CoreInst = "regslice">   --->   Core 147 'regslice' <Latency = 0> <II = 1> <Delay = 0.58> <Adapter> <Opcode : 'read' 'write'>
ST_3 : Operation 43 [1/1] (0.47ns)   --->   "%write_ln36 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %o_col3_strm, i32 %i_col3_strm_read" [../DELETE_Q.cpp:36->../DELETE_Q.cpp:166]   --->   Operation 43 'write' 'write_ln36' <Predicate = (!icmp_ln32)> <Delay = 0.47> <CoreInst = "regslice">   --->   Core 147 'regslice' <Latency = 0> <II = 1> <Delay = 0.58> <Adapter> <Opcode : 'read' 'write'>
ST_3 : Operation 44 [1/1] (0.61ns)   --->   "%write_ln37 = write void @_ssdm_op_Write.axis.volatile.i128P128A, i128 %o_payload_strm, i128 %i_payload_strm_read" [../DELETE_Q.cpp:37->../DELETE_Q.cpp:166]   --->   Operation 44 'write' 'write_ln37' <Predicate = (!icmp_ln32)> <Delay = 0.61> <CoreInst = "regslice">   --->   Core 147 'regslice' <Latency = 0> <II = 1> <Delay = 0.74> <Adapter> <Opcode : 'read' 'write'>
ST_3 : Operation 45 [1/1] (0.36ns)   --->   "%write_ln38 = write void @_ssdm_op_Write.axis.volatile.i8P128A, i8 %o_e_strm, i8 0" [../DELETE_Q.cpp:38->../DELETE_Q.cpp:166]   --->   Operation 45 'write' 'write_ln38' <Predicate = (!icmp_ln32)> <Delay = 0.36> <CoreInst = "regslice">   --->   Core 147 'regslice' <Latency = 0> <II = 1> <Delay = 0.47> <Adapter> <Opcode : 'read' 'write'>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln39 = br void %if.end.i" [../DELETE_Q.cpp:39->../DELETE_Q.cpp:166]   --->   Operation 46 'br' 'br_ln39' <Predicate = (!icmp_ln32)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.156ns
The critical path consists of the following:
	multiplexor before 'phi' operation 1 bit ('e') with incoming values : ('tmp_1') ('e', ../DELETE_Q.cpp:42->../DELETE_Q.cpp:166) [31]  (0.362 ns)
	'phi' operation 1 bit ('e') with incoming values : ('tmp_1') ('e', ../DELETE_Q.cpp:42->../DELETE_Q.cpp:166) [31]  (0.000 ns)
	axis request operation ('tmp', ../DELETE_Q.cpp:41->../DELETE_Q.cpp:166) on port 'i_e_strm' (../DELETE_Q.cpp:41->../DELETE_Q.cpp:166) [53]  (0.364 ns)
	axis read operation ('i_e_strm_read', ../DELETE_Q.cpp:42->../DELETE_Q.cpp:166) on port 'i_e_strm' (../DELETE_Q.cpp:42->../DELETE_Q.cpp:166) [56]  (0.068 ns)
	multiplexor before 'phi' operation 1 bit ('e') with incoming values : ('e', ../DELETE_Q.cpp:42->../DELETE_Q.cpp:166) [60]  (0.362 ns)
	'phi' operation 1 bit ('e') with incoming values : ('e', ../DELETE_Q.cpp:42->../DELETE_Q.cpp:166) [60]  (0.000 ns)

 <State 2>: 0.863ns
The critical path consists of the following:
	axis read operation ('col1', ../DELETE_Q.cpp:26->../DELETE_Q.cpp:166) on port 'i_col1_strm' (../DELETE_Q.cpp:26->../DELETE_Q.cpp:166) [37]  (0.070 ns)
	'icmp' operation 1 bit ('icmp_ln32', ../DELETE_Q.cpp:32->../DELETE_Q.cpp:166) [42]  (0.793 ns)

 <State 3>: 0.611ns
The critical path consists of the following:
	axis write operation ('write_ln37', ../DELETE_Q.cpp:37->../DELETE_Q.cpp:166) on port 'o_payload_strm' (../DELETE_Q.cpp:37->../DELETE_Q.cpp:166) [49]  (0.611 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
