INFO: [VRFC 10-163] Analyzing VHDL file "C:/xup/fpga_flow/2016_2_zynq_labs/pB_rdy/pB_rdy.srcs/sources_1/new/pb_rdy.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pb_rdy
