$date
   Sun Jun 29 17:37:59 2025
$end

$version
  2023.2
  $dumpfile ("writeback_cycle.vcd") 
$end

$timescale
  1ps
$end

$scope module writeback_cycle_tb $end
$var reg 1 ! clk $end
$var reg 1 " rst $end
$var reg 32 # aluresultw [31:0] $end
$var reg 32 $ pcplus4w [31:0] $end
$var reg 32 % readdataw [31:0] $end
$var reg 2 & resultsrcw [1:0] $end
$var wire 32 ' resultw [31:0] $end
$scope module uut $end
$var wire 1 ( clk $end
$var wire 1 ) rst $end
$var wire 32 * aluresultw [31:0] $end
$var wire 32 + pcplus4w [31:0] $end
$var wire 32 , readdataw [31:0] $end
$var wire 1 - resultsrcw $end
$var wire 32 ' resultw [31:0] $end
$scope module result_mux $end
$var wire 32 * a [31:0] $end
$var wire 32 , b [31:0] $end
$var wire 1 - s $end
$var wire 32 ' c [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end

#0
$dumpvars
0!
0"
b10101010101010101010101010101010 #
b11001100110011001100110011001100 $
b10111011101110111011101110111011 %
b0 &
b10101010101010101010101010101010 '
0(
0)
b10101010101010101010101010101010 *
b11001100110011001100110011001100 +
b10111011101110111011101110111011 ,
0-
$end

#5000
1!
1(

#10000
0!
1"
0(
1)

#15000
1!
1(

#20000
0!
0(

#25000
1!
1(

#30000
0!
b1 &
b10111011101110111011101110111011 '
0(
1-

#35000
1!
1(

#40000
0!
b10 &
b10101010101010101010101010101010 '
0(
0-

#45000
1!
1(

#50000
0!
b11 &
b10111011101110111011101110111011 '
0(
1-

#55000
1!
1(

#60000
0!
0(

#65000
1!
1(

#70000
0!
0(

#75000
1!
1(

#80000
0!
0(
