<!DOCTYPE html>
<html>

  <head>
  <meta charset="utf-8">
  <meta http-equiv="X-UA-Compatible" content="IE=edge">
  <meta name="viewport" content="width=device-width, initial-scale=1">

  <title>Answer to Quiz #21</title>
  <meta name="description" content="">

  <link rel="shortcut icon" type="image/x-icon" href="/img/GT.ico">
  <link rel="stylesheet" href="/css/main.css">
  <link rel="canonical" href="https://zipcpu.com/answer/2022/11/01/fv-answer21.html">
  <link rel="alternate" type="application/rss+xml" title="The ZipCPU by Gisselquist Technology" href="https://zipcpu.com/feed.xml">
</head>


  <body>

    <!-- Google tag (gtag.js) -->
<script async src="https://www.googletagmanager.com/gtag/js?id=G-4ZK7HKHSVW"></script>
<script>
  window.dataLayer = window.dataLayer || [];
  function gtag(){dataLayer.push(arguments);}
  gtag('js', new Date());

  gtag('config', 'G-4ZK7HKHSVW');
</script>

    <header class="site-header">
  <div id="banner">
  <a href="/"><picture>
    <img height=120 id="site-logo" src="/img/fullgqtech.png" alt="Gisselquist Technology, LLC">
  </picture></A>
  </div>

  <div class="site-nav">
<ul>

<li><a HREF="/">Main/Blog</a>


<li><a HREF="/about/">About Us</a>


<li><a HREF="/fpga-hell.html">FPGA Hell</a>


<li><a HREF="/tutorial/">Tutorial</a>
<li><a HREF="/tutorial/formal.html">Formal training</a>


<li><a HREF="/quiz/quizzes.html">Quizzes</a>


<li><a HREF="/projects.html">Projects</a>


<li><a HREF="/topics.html">Site Index</a>

<HR>

<li><a href="https://twitter.com/zipcpu"><span class="icon--twitter"><svg viewBox="0 0 400 400"><path fill="#1da1f2" d="M153.62,301.59c94.34,0,145.94-78.16,145.94-145.94,0-2.22,0-4.43-.15-6.63A104.36,104.36,0,0,0,325,122.47a102.38,102.38,0,0,1-29.46,8.07,51.47,51.47,0,0,0,22.55-28.37,102.79,102.79,0,0,1-32.57,12.45,51.34,51.34,0,0,0-87.41,46.78A145.62,145.62,0,0,1,92.4,107.81a51.33,51.33,0,0,0,15.88,68.47A50.91,50.91,0,0,1,85,169.86c0,.21,0,.43,0,.65a51.31,51.31,0,0,0,41.15,50.28,51.21,51.21,0,0,1-23.16.88,51.35,51.35,0,0,0,47.92,35.62,102.92,102.92,0,0,1-63.7,22A104.41,104.41,0,0,1,75,278.55a145.21,145.21,0,0,0,78.62,23"/></svg>
</span><span class="username">@zipcpu</span></a>

<li><a href="https://www.reddit.com/r/ZipCPU"><span class="username">Reddit</a>
<li><a HREF="https://www.patreon.com/ZipCPU"><IMG SRC="/img/patreon_logomark_color_on_white.png" WIDTH="25"> Support</a>
</ul>
</div>


</header>


    <div class="page-content">
      <div class="wrapper">
        <article class="post" itemscope itemtype="https://schema.org/BlogPosting">

  <header class="post-header">
    <h1 class="post-title" itemprop="name headline">Answer to Quiz #21</h1>
    <p class="post-meta"><time datetime="2022-11-01T00:00:00-04:00" itemprop="datePublished">Nov 1, 2022</time></p>
  </header>

  <div class="post-content" itemprop="articleBody">

    <!-- answer: "quiz/img/fv-answer21.png" -->

<p>SymbiYosys has a feature within it to allow you to use Python code to
generate arbitrary SymbiYosys script material.  We can use this code to
generate a long (and potentially very complex) <code class="language-plaintext highlighter-rouge">hierarchy</code> command to
configure our design for whatever purpose we have.  In this case, we
configure it for one of four configurations.  Now, when we run
SymbiYosys, all four of these configurations will be checked.</p>

<p>The first step is to create a task in our SBY file, one for each configuration
we want to test.</p>

<figure class="highlight"><pre><code class="language-text" data-lang="text">[tasks]
A
B
other</code></pre></figure>

<p>The next step is to adjust the Yosys script to adjust the proof depending upon
the task we are running.</p>

<figure class="highlight"><pre><code class="language-text" data-lang="text">read -formal toplvl.v
--pycode-begin--
cmd = "hierarchy -top toplvl.v"
cmd += " -chparam A %d" % (1 if "A" in tags else 0)
cmd += " -chparam B %d" % (1 if "B" in tags else 0)
output(cmd)
--pycode-end--
prep -top toplvl</code></pre></figure>

<p>We can do one better by using a Makefile and creating a separate <code class="language-plaintext highlighter-rouge">PASS</code> target
for each of these configurations.</p>

<figure class="highlight"><pre><code class="language-make" data-lang="make"><span class="nl">.PHONY</span><span class="o">:</span> <span class="nf">toplvl</span>
<span class="nl">toplvl</span><span class="o">:</span> <span class="nf">toplvl_A/PASS toplvl_B/PASS toplvl_other/PASS</span>

<span class="nl">toplvl_A/PASS</span><span class="o">:</span> <span class="nf">toplvl.v toplvl.sby </span><span class="c">#</span><span class="nf"> and other dependencies</span>
	sby <span class="nt">-f</span> toplvl.sby A

<span class="nl">toplvl_B/PASS</span><span class="o">:</span> <span class="nf">toplvl.v toplvl.sby </span><span class="c">#</span><span class="nf"> and other dependencies</span>
	sby <span class="nt">-f</span> toplvl.sby B

<span class="nl">toplvl_other/PASS</span><span class="o">:</span> <span class="nf">toplvl.v toplvl.sby </span><span class="c">#</span><span class="nf"> and other dependencies</span>
	sby <span class="nt">-f</span> toplvl.sby Other</code></pre></figure>

<p>This works because of how SymbiYosys works: SymbiYosys creates a separate
directory for the files associated with every proof.  At the end of the proof,
it leaves behind a file describing final result.  This file will typically be
one of: <code class="language-plaintext highlighter-rouge">FAIL</code>, <code class="language-plaintext highlighter-rouge">PASS</code>, <code class="language-plaintext highlighter-rouge">UNKNOWN</code> (BMC passed but induction failed), or
<code class="language-plaintext highlighter-rouge">ERROR</code>.  The important thing here is that only one of these status results
is a <code class="language-plaintext highlighter-rouge">PASS</code>.  If the design passes, and only if, there will be an (empty)
file named <code class="language-plaintext highlighter-rouge">PASS</code> in the proof directory.  If we make this file
properly dependent upon the files each proof depends upon, then <code class="language-plaintext highlighter-rouge">make</code> will
handle this quite nicely.</p>

<p>The other neat thing about this small little make script is that it will now
formally verify all three of these configurations.  Even better, it can do so
in a highly threaded fashion.</p>

<p>As an aside, a similar approach could be made to apply to simulation scripts
as well.  A simulation script should either exist for each configuration, or at
least be able to be configured for each configuration.  For more details
about simulating a design against multiple configurations, check out
<a href="/zipcpu/2022/07/04/zipsim.html">this article</a>.</p>

  </div>



</article>

      </div>
    </div>

    <footer class="site-footer">

  <div class="wrapper">

    <h2 class="footer-heading">The ZipCPU by Gisselquist Technology</h2>
    <div class="footer-col-wrapper">
      <div class="footer-col footer-col-1">
        <ul class="contact-list">
          <!-- <li></li> -->
          <li><a href="mailto:zipcpu@gmail.com">zipcpu@gmail.com</a></li>
        </ul>
      </div>

      <div class="footer-col footer-col-2">
        <ul class="soc-medlist">
          
          <li>
            <a href="https://github.com/ZipCPU"><span class="icon icon--github"><svg viewBox="0 0 16 16"><path fill="#828282" d="M7.999,0.431c-4.285,0-7.76,3.474-7.76,7.761 c0,3.428,2.223,6.337,5.307,7.363c0.388,0.071,0.53-0.168,0.53-0.374c0-0.184-0.007-0.672-0.01-1.32 c-2.159,0.469-2.614-1.04-2.614-1.04c-0.353-0.896-0.862-1.135-0.862-1.135c-0.705-0.481,0.053-0.472,0.053-0.472 c0.779,0.055,1.189,0.8,1.189,0.8c0.692,1.186,1.816,0.843,2.258,0.645c0.071-0.502,0.271-0.843,0.493-1.037 C4.86,11.425,3.049,10.76,3.049,7.786c0-0.847,0.302-1.54,0.799-2.082C3.768,5.507,3.501,4.718,3.924,3.65 c0,0,0.652-0.209,2.134,0.796C6.677,4.273,7.34,4.187,8,4.184c0.659,0.003,1.323,0.089,1.943,0.261 c1.482-1.004,2.132-0.796,2.132-0.796c0.423,1.068,0.157,1.857,0.077,2.054c0.497,0.542,0.798,1.235,0.798,2.082 c0,2.981-1.814,3.637-3.543,3.829c0.279,0.24,0.527,0.713,0.527,1.437c0,1.037-0.01,1.874-0.01,2.129 c0,0.208,0.14,0.449,0.534,0.373c3.081-1.028,5.302-3.935,5.302-7.362C15.76,3.906,12.285,0.431,7.999,0.431z"/></svg>
</span><span class="username">ZipCPU</span></a>

          </li>
          

          
          <li>
            <a href="https://twitter.com/zipcpu"><span class="icon icon--twitter"><svg viewBox="0 0 16 16"><path fill="#828282" d="M15.969,3.058c-0.586,0.26-1.217,0.436-1.878,0.515c0.675-0.405,1.194-1.045,1.438-1.809c-0.632,0.375-1.332,0.647-2.076,0.793c-0.596-0.636-1.446-1.033-2.387-1.033c-1.806,0-3.27,1.464-3.27,3.27 c0,0.256,0.029,0.506,0.085,0.745C5.163,5.404,2.753,4.102,1.14,2.124C0.859,2.607,0.698,3.168,0.698,3.767 c0,1.134,0.577,2.135,1.455,2.722C1.616,6.472,1.112,6.325,0.671,6.08c0,0.014,0,0.027,0,0.041c0,1.584,1.127,2.906,2.623,3.206 C3.02,9.402,2.731,9.442,2.433,9.442c-0.211,0-0.416-0.021-0.615-0.059c0.416,1.299,1.624,2.245,3.055,2.271 c-1.119,0.877-2.529,1.4-4.061,1.4c-0.264,0-0.524-0.015-0.78-0.046c1.447,0.928,3.166,1.469,5.013,1.469 c6.015,0,9.304-4.983,9.304-9.304c0-0.142-0.003-0.283-0.009-0.423C14.976,4.29,15.531,3.714,15.969,3.058z"/></svg>
</span><span class="username">@zipcpu</span></a>

          </li>
          
          
          <li><A href="https://www.patreon.com/ZipCPU"><img src="/img/become_a_patron_button.png"></a></li>
          

        </ul>
      </div>

      <div class="footer-col footer-col-3">
        <p>The ZipCPU blog, featuring how to discussions of FPGA and soft-core CPU design.  This site will be focused on Verilog solutions, using exclusively OpenSource IP products for FPGA design.  Particular focus areas include topics often left out of more mainstream FPGA design courses such as how to debug an FPGA design.
</p>
      </div>
    </div>

  </div>

</footer>


  </body>

</html>
