# ğŸš¦ Traffic Light Controller using FSM (Verilog)

## ğŸ“ Description
This is a Verilog project demonstrating a simple FSM-based traffic light controller. It cycles through Red, Green, and Yellow states with a timing mechanism.

## ğŸ“ Files
- `TrafficLightController.v`: FSM implementation
- `tb_TrafficLightController.v`: Testbench for simulation

## ğŸ›  Tools Used
- **ModelSim**: For simulation
- **Vivado**: For synthesis and FPGA programming

## ğŸ“· Screenshot
![Simulation Screenshot](traffic_screenshot.png)

## â–¶ï¸ Simulation Instructions
1. Open ModelSim.
2. Compile and simulate the files.
3. Observe `lights` output waveform to see state transitions.

## ğŸ” FSM State Transition
- RED â†’ GREEN â†’ YELLOW â†’ RED

---

