# IITB-RISC-Multicycle
This project was done as a part of course CS-230, Digital Logic Design and Computer Architecture under the supervision of the Prof. Virendra Singh, Computer Science Department, IIT Bombay. 

It was done on a team of 4, where group members are as follows:
1. [Nikhil Manjrekar]()
2. [Sankalp Parashar]()
3. [Utkarsh Ranjan]()
4. [Kajal Malik]()

