// Seed: 1377564008
module module_0 (
    input tri1 id_0,
    input wand id_1,
    input tri id_2,
    output wire id_3,
    input uwire id_4,
    input supply0 id_5,
    output tri0 id_6,
    output supply0 id_7,
    input wand id_8,
    input supply0 id_9,
    input uwire id_10,
    input uwire id_11,
    input uwire id_12
);
  assign id_3 = -1;
  logic id_14;
  ;
endmodule
module module_1 (
    input wand id_0,
    input tri0 id_1,
    output tri0 id_2,
    input supply1 id_3,
    input tri id_4,
    input supply1 id_5,
    input tri id_6,
    input supply0 id_7,
    input uwire id_8,
    input supply0 id_9,
    output wor id_10,
    input tri0 id_11,
    output tri id_12
    , id_16,
    input supply1 id_13,
    output tri0 id_14
);
  assign id_14 = id_16[-1];
  module_0 modCall_1 (
      id_6,
      id_5,
      id_0,
      id_10,
      id_1,
      id_3,
      id_14,
      id_12,
      id_0,
      id_11,
      id_3,
      id_8,
      id_6
  );
  assign modCall_1.id_1 = 0;
endmodule
