Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Apr 13 06:38:03 2023
| Host         : LAPTOP-0QHGE09O running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file au_top_0_control_sets_placed.rpt
| Design       : au_top_0
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    34 |
|    Minimum number of control sets                        |    34 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    99 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    34 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     6 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |    13 |
| >= 14 to < 16      |     0 |
| >= 16              |    11 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              12 |            6 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              40 |           15 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             361 |          141 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------------------------------------------+------------------------------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                           Enable Signal                          |                         Set/Reset Signal                         | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+------------------------------------------------------------------+------------------------------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                                                                  | reset_cond/M_reset_cond_in                                       |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | man/led_out_gen_0[0].led_out/led_strip/M_bit_ctr_q[4]_i_1_n_0    | reset_cond/Q[0]                                                  |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | man/regfile/E[0]                                                 | reset_cond/Q[0]                                                  |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | man/led_out_gen_0[2].led_out/led_strip/M_bit_ctr_q[4]_i_1__1_n_0 | reset_cond/Q[0]                                                  |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | man/led_out_gen_0[1].led_out/led_strip/M_bit_ctr_q[4]_i_1__0_n_0 | reset_cond/Q[0]                                                  |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | man/led_out_gen_0[3].led_out/led_strip/M_bit_ctr_q[4]_i_1__2_n_0 | reset_cond/Q[0]                                                  |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | man/led_out_gen_0[3].led_out/led_strip/M_state_d                 | reset_cond/Q[0]                                                  |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG | man/led_out_gen_0[0].led_out/led_strip/M_state_d                 | reset_cond/Q[0]                                                  |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG | man/led_out_gen_0[2].led_out/led_strip/M_state_d                 | reset_cond/Q[0]                                                  |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG | man/led_out_gen_0[1].led_out/led_strip/M_state_d                 | reset_cond/Q[0]                                                  |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG | man/regfile/M_state_q_reg_0[0]                                   | reset_cond/Q[0]                                                  |                4 |             12 |         3.00 |
|  clk_IBUF_BUFG | man/regfile/M_state_q_reg[0]                                     | reset_cond/Q[0]                                                  |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG | man/regfile/M_state_q_reg_1[0]                                   | reset_cond/Q[0]                                                  |                5 |             12 |         2.40 |
|  clk_IBUF_BUFG | man/led_out_gen_0[2].led_out/led_strip/E[0]                      | reset_cond/Q[0]                                                  |                2 |             12 |         6.00 |
|  clk_IBUF_BUFG | man/led_out_gen_0[3].led_out/led_strip/E[0]                      | reset_cond/Q[0]                                                  |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG | man/led_out_gen_0[1].led_out/led_strip/E[0]                      | reset_cond/Q[0]                                                  |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG | man/led_out_gen_0[0].led_out/led_strip/E[0]                      | reset_cond/Q[0]                                                  |                2 |             12 |         6.00 |
|  clk_IBUF_BUFG |                                                                  |                                                                  |                6 |             12 |         2.00 |
|  clk_IBUF_BUFG | man/regfile/M_current_strip_q_reg[3][0]                          | reset_cond/Q[0]                                                  |                4 |             12 |         3.00 |
|  clk_IBUF_BUFG | man/led_out_gen_0[1].led_out/led_strip/M_rst_ctr_q[0]_i_2__0_n_0 | man/led_out_gen_0[1].led_out/led_strip/M_rst_ctr_q[0]_i_1__0_n_0 |                4 |             13 |         3.25 |
|  clk_IBUF_BUFG | man/led_out_gen_0[2].led_out/led_strip/M_rst_ctr_q[0]_i_2__1_n_0 | man/led_out_gen_0[2].led_out/led_strip/M_rst_ctr_q[0]_i_1__1_n_0 |                4 |             13 |         3.25 |
|  clk_IBUF_BUFG | man/led_out_gen_0[3].led_out/led_strip/M_rst_ctr_q[0]_i_2__2_n_0 | man/led_out_gen_0[3].led_out/led_strip/M_rst_ctr_q[0]_i_1__2_n_0 |                4 |             13 |         3.25 |
|  clk_IBUF_BUFG | man/led_out_gen_0[0].led_out/led_strip/M_rst_ctr_q[0]_i_2_n_0    | man/led_out_gen_0[0].led_out/led_strip/M_rst_ctr_q[0]_i_1_n_0    |                4 |             13 |         3.25 |
|  clk_IBUF_BUFG | man/regfile/M_reg_current_colour_d                               | reset_cond/Q[0]                                                  |               12 |             16 |         1.33 |
|  clk_IBUF_BUFG | man/regfile/M_reg_current_position_d                             | reset_cond/Q[0]                                                  |               12 |             16 |         1.33 |
|  clk_IBUF_BUFG | man/regfile/M_reg_guess_d                                        | reset_cond/Q[0]                                                  |                9 |             16 |         1.78 |
|  clk_IBUF_BUFG | man/regfile/M_reg_led_colour_d                                   | reset_cond/Q[0]                                                  |               11 |             16 |         1.45 |
|  clk_IBUF_BUFG | man/regfile/M_reg_temp_d                                         | reset_cond/Q[0]                                                  |               13 |             16 |         1.23 |
|  clk_IBUF_BUFG |                                                                  | seg/ctr/M_ctr_q[0]_i_1__7_n_0                                    |                5 |             18 |         3.60 |
|  clk_IBUF_BUFG |                                                                  | reset_cond/Q[0]                                                  |                8 |             18 |         2.25 |
|  clk_IBUF_BUFG | buttoncond_gen_0[0].buttoncond/M_ctr_q[0]_i_2_n_0                | buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[1]_0            |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[1]_0                  | buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[1]_0            |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[1]_0                  | buttoncond_gen_0[2].buttoncond/sync/M_pipe_q_reg[1]_0            |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[1]_0                  | buttoncond_gen_0[3].buttoncond/sync/M_pipe_q_reg[1]_0            |                5 |             20 |         4.00 |
+----------------+------------------------------------------------------------------+------------------------------------------------------------------+------------------+----------------+--------------+


