

================================================================
== Vitis HLS Report for 'Run'
================================================================
* Date:           Tue Sep 14 08:30:42 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        SQA-Vitis
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu35p-fsvh2892-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.673 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      161|      161|  0.537 us|  0.537 us|  161|  161|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------+------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                   |                        |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |              Instance             |         Module         |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------------+------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_Run_Pipeline_LOOP_STEP_fu_183  |Run_Pipeline_LOOP_STEP  |      123|      123|  0.410 us|  0.410 us|  123|  123|       no|
        +-----------------------------------+------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        -|       -|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|   128|    36894|   25277|    -|
|Memory               |        0|     -|       32|      33|    0|
|Multiplexer          |        -|     -|        -|     492|    -|
|Register             |        -|     -|      776|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|   128|    37702|   25802|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     4|        4|       5|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     2|        2|       2|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+-----+-------+-------+-----+
    |              Instance              |             Module             | BRAM_18K| DSP |   FF  |  LUT  | URAM|
    +------------------------------------+--------------------------------+---------+-----+-------+-------+-----+
    |grp_Run_Pipeline_LOOP_STEP_fu_183   |Run_Pipeline_LOOP_STEP          |        0|  126|  36576|  25079|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U85  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|    2|    318|    198|    0|
    +------------------------------------+--------------------------------+---------+-----+-------+-------+-----+
    |Total                               |                                |        0|  128|  36894|  25277|    0|
    +------------------------------------+--------------------------------+---------+-----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------+------------+---------+----+----+-----+------+-----+------+-------------+
    |  Memory  |   Module   | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+------------+---------+----+----+-----+------+-----+------+-------------+
    |dH_tmp_U  |Run_dH_tmp  |        0|  32|  33|    0|    16|   32|     1|          512|
    +----------+------------+---------+----+----+-----+------+-----+------+-------------+
    |Total     |            |        0|  32|  33|    0|    16|   32|     1|          512|
    +----------+------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-----------------+-----+-----------+-----+-----------+
    |       Name      | LUT | Input Size| Bits| Total Bits|
    +-----------------+-----+-----------+-----+-----------+
    |ap_NS_fsm        |  177|         40|    1|         40|
    |ap_return        |    9|          2|   32|         64|
    |dH_tmp_address0  |   65|         12|    4|         48|
    |dH_tmp_address1  |   54|         10|    4|         40|
    |dH_tmp_ce0       |   14|          3|    1|          3|
    |dH_tmp_d0        |   20|          4|   32|        128|
    |dH_tmp_we0       |   14|          3|    1|          3|
    |grp_fu_197_ce    |    9|          2|    1|          2|
    |grp_fu_197_p0    |   65|         13|   32|        416|
    |grp_fu_197_p1    |   65|         13|   32|        416|
    +-----------------+-----+-----------+-----+-----------+
    |Total            |  492|        102|  140|       1160|
    +-----------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------+----+----+-----+-----------+
    |                      Name                      | FF | LUT| Bits| Const Bits|
    +------------------------------------------------+----+----+-----+-----------+
    |add3_i_i_i_i_4_reg_374                          |  32|   0|   32|          0|
    |add3_i_i_i_i_5_reg_379                          |  32|   0|   32|          0|
    |add3_i_i_i_i_6_reg_385                          |  32|   0|   32|          0|
    |add3_i_i_i_i_7_reg_390                          |  32|   0|   32|          0|
    |ap_CS_fsm                                       |  39|   0|   39|          0|
    |ap_return_preg                                  |  32|   0|   32|          0|
    |dH_tmp_load_10_reg_334                          |  32|   0|   32|          0|
    |dH_tmp_load_11_reg_339                          |  32|   0|   32|          0|
    |dH_tmp_load_12_reg_354                          |  32|   0|   32|          0|
    |dH_tmp_load_13_reg_359                          |  32|   0|   32|          0|
    |dH_tmp_load_2_reg_253                           |  32|   0|   32|          0|
    |dH_tmp_load_3_reg_258                           |  32|   0|   32|          0|
    |dH_tmp_load_4_reg_273                           |  32|   0|   32|          0|
    |dH_tmp_load_5_reg_278                           |  32|   0|   32|          0|
    |dH_tmp_load_6_reg_294                           |  32|   0|   32|          0|
    |dH_tmp_load_7_reg_299                           |  32|   0|   32|          0|
    |dH_tmp_load_8_reg_314                           |  32|   0|   32|          0|
    |dH_tmp_load_9_reg_319                           |  32|   0|   32|          0|
    |grp_Run_Pipeline_LOOP_STEP_fu_183_ap_start_reg  |   1|   0|    1|          0|
    |reg_201                                         |  32|   0|   32|          0|
    |reg_206                                         |  32|   0|   32|          0|
    |reg_211                                         |  32|   0|   32|          0|
    |reg_216                                         |  32|   0|   32|          0|
    |reg_222                                         |  32|   0|   32|          0|
    |reg_227                                         |  32|   0|   32|          0|
    +------------------------------------------------+----+----+-----+-----------+
    |Total                                           | 776|   0|  776|          0|
    +------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|           Run|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|           Run|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|           Run|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|           Run|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|           Run|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|           Run|  return value|
|ap_return             |  out|   32|  ap_ctrl_hs|           Run|  return value|
|trotters_address0     |  out|    7|   ap_memory|      trotters|         array|
|trotters_ce0          |  out|    1|   ap_memory|      trotters|         array|
|trotters_q0           |   in|   16|   ap_memory|      trotters|         array|
|trotters_address1     |  out|    7|   ap_memory|      trotters|         array|
|trotters_ce1          |  out|    1|   ap_memory|      trotters|         array|
|trotters_q1           |   in|   16|   ap_memory|      trotters|         array|
|trotters1_address0    |  out|    7|   ap_memory|     trotters1|         array|
|trotters1_ce0         |  out|    1|   ap_memory|     trotters1|         array|
|trotters1_q0          |   in|   16|   ap_memory|     trotters1|         array|
|trotters1_address1    |  out|    7|   ap_memory|     trotters1|         array|
|trotters1_ce1         |  out|    1|   ap_memory|     trotters1|         array|
|trotters1_q1          |   in|   16|   ap_memory|     trotters1|         array|
|JcoupLocal_address0   |  out|    7|   ap_memory|    JcoupLocal|         array|
|JcoupLocal_ce0        |  out|    1|   ap_memory|    JcoupLocal|         array|
|JcoupLocal_q0         |   in|  512|   ap_memory|    JcoupLocal|         array|
|JcoupLocal_address1   |  out|    7|   ap_memory|    JcoupLocal|         array|
|JcoupLocal_ce1        |  out|    1|   ap_memory|    JcoupLocal|         array|
|JcoupLocal_q1         |   in|  512|   ap_memory|    JcoupLocal|         array|
|JcoupLocal2_address0  |  out|    7|   ap_memory|   JcoupLocal2|         array|
|JcoupLocal2_ce0       |  out|    1|   ap_memory|   JcoupLocal2|         array|
|JcoupLocal2_q0        |   in|  512|   ap_memory|   JcoupLocal2|         array|
|JcoupLocal2_address1  |  out|    7|   ap_memory|   JcoupLocal2|         array|
|JcoupLocal2_ce1       |  out|    1|   ap_memory|   JcoupLocal2|         array|
|JcoupLocal2_q1        |   in|  512|   ap_memory|   JcoupLocal2|         array|
+----------------------+-----+-----+------------+--------------+--------------+

