# Unsigned-Multiplication-by-repeated-Addition-
Creating a Data path and Controller for Multiplication by repeated addition using verilog HDL
<img width="563" alt="addmul" src="https://github.com/user-attachments/assets/d1d93c9e-5a9c-4a7d-b484-0df8f273bf0f" />
x = 17 
bout = 5 
y = 17 * 5 = 85 
