|ControlUnitBus
clr => clr.IN1
clk => clk.IN1
Halt => Outports.OUTPUTSELECT
Halt => Inports.OUTPUTSELECT
Halt => PCins.OUTPUTSELECT
Halt => ZHIins.OUTPUTSELECT
Halt => LOins.OUTPUTSELECT
Halt => HIins.OUTPUTSELECT
Halt => InportOut.OUTPUTSELECT
Halt => ZHIout.OUTPUTSELECT
Halt => LOout.OUTPUTSELECT
Halt => HIout.OUTPUTSELECT
Halt => R15out.OUTPUTSELECT
Halt => R14out.OUTPUTSELECT
Halt => R13out.OUTPUTSELECT
Halt => R12out.OUTPUTSELECT
Halt => R11out.OUTPUTSELECT
Halt => R10out.OUTPUTSELECT
Halt => R9out.OUTPUTSELECT
Halt => R8out.OUTPUTSELECT
Halt => R7out.OUTPUTSELECT
Halt => R6out.OUTPUTSELECT
Halt => R5out.OUTPUTSELECT
Halt => R4out.OUTPUTSELECT
Halt => R3out.OUTPUTSELECT
Halt => R2out.OUTPUTSELECT
Halt => R1out.OUTPUTSELECT
Halt => R0out.OUTPUTSELECT
Halt => BAOut.OUTPUTSELECT
Halt => ALUen.OUTPUTSELECT
Halt => MARins.OUTPUTSELECT
Halt => AddressCounterEnable.OUTPUTSELECT
Halt => PCout.OUTPUTSELECT
Halt => MDRins.OUTPUTSELECT
Halt => MDRRead.OUTPUTSELECT
Halt => IRins.OUTPUTSELECT
Halt => MDRout.OUTPUTSELECT
Halt => r15ins.OUTPUTSELECT
Halt => r14ins.OUTPUTSELECT
Halt => r13ins.OUTPUTSELECT
Halt => r12ins.OUTPUTSELECT
Halt => r11ins.OUTPUTSELECT
Halt => r10ins.OUTPUTSELECT
Halt => r9ins.OUTPUTSELECT
Halt => r8ins.OUTPUTSELECT
Halt => r7ins.OUTPUTSELECT
Halt => r6ins.OUTPUTSELECT
Halt => r5ins.OUTPUTSELECT
Halt => r4ins.OUTPUTSELECT
Halt => r3ins.OUTPUTSELECT
Halt => r2ins.OUTPUTSELECT
Halt => r1ins.OUTPUTSELECT
Halt => r0ins.OUTPUTSELECT
Halt => ZLOout.OUTPUTSELECT
Halt => ZLOins.OUTPUTSELECT
Halt => Cout.OUTPUTSELECT
Halt => PresentState[0].IN0
MDRMDataIn[0] => MDRMDataIn[0].IN1
MDRMDataIn[1] => MDRMDataIn[1].IN1
MDRMDataIn[2] => MDRMDataIn[2].IN1
MDRMDataIn[3] => MDRMDataIn[3].IN1
MDRMDataIn[4] => MDRMDataIn[4].IN1
MDRMDataIn[5] => MDRMDataIn[5].IN1
MDRMDataIn[6] => MDRMDataIn[6].IN1
MDRMDataIn[7] => MDRMDataIn[7].IN1
MDRMDataIn[8] => MDRMDataIn[8].IN1
MDRMDataIn[9] => MDRMDataIn[9].IN1
MDRMDataIn[10] => MDRMDataIn[10].IN1
MDRMDataIn[11] => MDRMDataIn[11].IN1
MDRMDataIn[12] => MDRMDataIn[12].IN1
MDRMDataIn[13] => MDRMDataIn[13].IN1
MDRMDataIn[14] => MDRMDataIn[14].IN1
MDRMDataIn[15] => MDRMDataIn[15].IN1
MDRMDataIn[16] => MDRMDataIn[16].IN1
MDRMDataIn[17] => MDRMDataIn[17].IN1
MDRMDataIn[18] => MDRMDataIn[18].IN1
MDRMDataIn[19] => MDRMDataIn[19].IN1
MDRMDataIn[20] => MDRMDataIn[20].IN1
MDRMDataIn[21] => MDRMDataIn[21].IN1
MDRMDataIn[22] => MDRMDataIn[22].IN1
MDRMDataIn[23] => MDRMDataIn[23].IN1
MDRMDataIn[24] => MDRMDataIn[24].IN1
MDRMDataIn[25] => MDRMDataIn[25].IN1
MDRMDataIn[26] => MDRMDataIn[26].IN1
MDRMDataIn[27] => MDRMDataIn[27].IN1
MDRMDataIn[28] => MDRMDataIn[28].IN1
MDRMDataIn[29] => MDRMDataIn[29].IN1
MDRMDataIn[30] => MDRMDataIn[30].IN1
MDRMDataIn[31] => MDRMDataIn[31].IN1
OutportOut[0] <= Bus:B.port58
OutportOut[1] <= Bus:B.port58
OutportOut[2] <= Bus:B.port58
OutportOut[3] <= Bus:B.port58
OutportOut[4] <= Bus:B.port58
OutportOut[5] <= Bus:B.port58
OutportOut[6] <= Bus:B.port58
OutportOut[7] <= Bus:B.port58
OutportOut[8] <= Bus:B.port58
OutportOut[9] <= Bus:B.port58
OutportOut[10] <= Bus:B.port58
OutportOut[11] <= Bus:B.port58
OutportOut[12] <= Bus:B.port58
OutportOut[13] <= Bus:B.port58
OutportOut[14] <= Bus:B.port58
OutportOut[15] <= Bus:B.port58
OutportOut[16] <= Bus:B.port58
OutportOut[17] <= Bus:B.port58
OutportOut[18] <= Bus:B.port58
OutportOut[19] <= Bus:B.port58
OutportOut[20] <= Bus:B.port58
OutportOut[21] <= Bus:B.port58
OutportOut[22] <= Bus:B.port58
OutportOut[23] <= Bus:B.port58
OutportOut[24] <= Bus:B.port58
OutportOut[25] <= Bus:B.port58
OutportOut[26] <= Bus:B.port58
OutportOut[27] <= Bus:B.port58
OutportOut[28] <= Bus:B.port58
OutportOut[29] <= Bus:B.port58
OutportOut[30] <= Bus:B.port58
OutportOut[31] <= Bus:B.port58


|ControlUnitBus|Bus:B
clr => clr.IN15
clk => clk.IN15
MDRRead => MDRRead.IN1
ALUen => ALUen.IN2
incPC => Add2.IN32
incPC => PCinsTemp.OUTPUTSELECT
incPC => PCIN.OUTPUTSELECT
incPC => PCIN.OUTPUTSELECT
incPC => PCIN.OUTPUTSELECT
incPC => PCIN.OUTPUTSELECT
incPC => PCIN.OUTPUTSELECT
incPC => PCIN.OUTPUTSELECT
incPC => PCIN.OUTPUTSELECT
incPC => PCIN.OUTPUTSELECT
incPC => PCIN.OUTPUTSELECT
incPC => PCIN.OUTPUTSELECT
incPC => PCIN.OUTPUTSELECT
incPC => PCIN.OUTPUTSELECT
incPC => PCIN.OUTPUTSELECT
incPC => PCIN.OUTPUTSELECT
incPC => PCIN.OUTPUTSELECT
incPC => PCIN.OUTPUTSELECT
incPC => PCIN.OUTPUTSELECT
incPC => PCIN.OUTPUTSELECT
incPC => PCIN.OUTPUTSELECT
incPC => PCIN.OUTPUTSELECT
incPC => PCIN.OUTPUTSELECT
incPC => PCIN.OUTPUTSELECT
incPC => PCIN.OUTPUTSELECT
incPC => PCIN.OUTPUTSELECT
incPC => PCIN.OUTPUTSELECT
incPC => PCIN.OUTPUTSELECT
incPC => PCIN.OUTPUTSELECT
incPC => PCIN.OUTPUTSELECT
incPC => PCIN.OUTPUTSELECT
incPC => PCIN.OUTPUTSELECT
incPC => PCIN.OUTPUTSELECT
incPC => PCIN.OUTPUTSELECT
BAOut => r0outf.IN1
BAOut => r0outf.IN1
BAOut => r0outf.IN1
BAOut => r0outf.IN1
BAOut => r0outf.IN1
BAOut => r0outf.IN1
BAOut => r0outf.IN1
BAOut => r0outf.IN1
BAOut => r0outf.IN1
BAOut => r0outf.IN1
BAOut => r0outf.IN1
BAOut => r0outf.IN1
BAOut => r0outf.IN1
BAOut => r0outf.IN1
BAOut => r0outf.IN1
BAOut => r0outf.IN1
BAOut => r0outf.IN1
BAOut => r0outf.IN1
BAOut => r0outf.IN1
BAOut => r0outf.IN1
BAOut => r0outf.IN1
BAOut => r0outf.IN1
BAOut => r0outf.IN1
BAOut => r0outf.IN1
BAOut => r0outf.IN1
BAOut => r0outf.IN1
BAOut => r0outf.IN1
BAOut => r0outf.IN1
BAOut => r0outf.IN1
BAOut => r0outf.IN1
BAOut => r0outf.IN1
BAOut => r0outf.IN1
AddressCounterEnable => MARIn.OUTPUTSELECT
AddressCounterEnable => MARIn.OUTPUTSELECT
AddressCounterEnable => MARIn.OUTPUTSELECT
AddressCounterEnable => MARIn.OUTPUTSELECT
AddressCounterEnable => MARIn.OUTPUTSELECT
AddressCounterEnable => MARIn.OUTPUTSELECT
AddressCounterEnable => MARIn.OUTPUTSELECT
AddressCounterEnable => MARIn.OUTPUTSELECT
AddressCounterEnable => MARIn.OUTPUTSELECT
AddressCounterEnable => MARIn.OUTPUTSELECT
AddressCounterEnable => MARIn.OUTPUTSELECT
AddressCounterEnable => MARIn.OUTPUTSELECT
AddressCounterEnable => MARIn.OUTPUTSELECT
AddressCounterEnable => MARIn.OUTPUTSELECT
AddressCounterEnable => MARIn.OUTPUTSELECT
AddressCounterEnable => MARIn.OUTPUTSELECT
AddressCounterEnable => MARIn.OUTPUTSELECT
AddressCounterEnable => MARIn.OUTPUTSELECT
AddressCounterEnable => MARIn.OUTPUTSELECT
AddressCounterEnable => MARIn.OUTPUTSELECT
AddressCounterEnable => MARIn.OUTPUTSELECT
AddressCounterEnable => MARIn.OUTPUTSELECT
AddressCounterEnable => MARIn.OUTPUTSELECT
AddressCounterEnable => MARIn.OUTPUTSELECT
AddressCounterEnable => MARIn.OUTPUTSELECT
AddressCounterEnable => MARIn.OUTPUTSELECT
AddressCounterEnable => MARIn.OUTPUTSELECT
AddressCounterEnable => MARIn.OUTPUTSELECT
AddressCounterEnable => MARIn.OUTPUTSELECT
AddressCounterEnable => MARIn.OUTPUTSELECT
AddressCounterEnable => MARIn.OUTPUTSELECT
AddressCounterEnable => MARIn.OUTPUTSELECT
R0out => R0out.IN1
R1out => R1out.IN1
R2out => R2out.IN1
R3out => R3out.IN1
R4out => R4out.IN1
R5out => R5out.IN1
R6out => R6out.IN1
R7out => R7out.IN1
R8out => R8out.IN1
R9out => R9out.IN1
R10out => R10out.IN1
R11out => R11out.IN1
R12out => R12out.IN1
R13out => R13out.IN1
R14out => R14out.IN1
R15out => R15out.IN1
HIout => HIout.IN1
LOout => LOout.IN1
ZHIout => ZHIout.IN1
ZLOout => ZLOout.IN1
PCout => PCout.IN1
MDRout => MDRout.IN1
InportOut => InportOut.IN1
Cout => Cout.IN1
r0ins => r0ins.IN1
r1ins => r1ins.IN1
r2ins => r2ins.IN1
r3ins => r3ins.IN1
r4ins => r4ins.IN1
r5ins => r5ins.IN1
r6ins => r6ins.IN1
r7ins => r7ins.IN1
r8ins => r8ins.IN1
r9ins => r9ins.IN1
r10ins => r10ins.IN1
r11ins => r11ins.IN1
r12ins => r12ins.IN1
r13ins => r13ins.IN1
r14ins => r14ins.IN1
r15ins => r15ins.IN1
HIins => HIins.IN1
LOins => LOins.IN1
ZHIins => ZHIins.IN1
ZLOins => ZLOins.IN1
PCins => PCinsTemp.IN1
MDRins => MDRins.IN1
MARins => MARins.IN1
Inports => Inports.IN1
Outports => OutportsTemp.DATAA
IRins => IRins.IN1
MDRMDataIn[0] => MDRMDataIn[0].IN1
MDRMDataIn[1] => MDRMDataIn[1].IN1
MDRMDataIn[2] => MDRMDataIn[2].IN1
MDRMDataIn[3] => MDRMDataIn[3].IN1
MDRMDataIn[4] => MDRMDataIn[4].IN1
MDRMDataIn[5] => MDRMDataIn[5].IN1
MDRMDataIn[6] => MDRMDataIn[6].IN1
MDRMDataIn[7] => MDRMDataIn[7].IN1
MDRMDataIn[8] => MDRMDataIn[8].IN1
MDRMDataIn[9] => MDRMDataIn[9].IN1
MDRMDataIn[10] => MDRMDataIn[10].IN1
MDRMDataIn[11] => MDRMDataIn[11].IN1
MDRMDataIn[12] => MDRMDataIn[12].IN1
MDRMDataIn[13] => MDRMDataIn[13].IN1
MDRMDataIn[14] => MDRMDataIn[14].IN1
MDRMDataIn[15] => MDRMDataIn[15].IN1
MDRMDataIn[16] => MDRMDataIn[16].IN1
MDRMDataIn[17] => MDRMDataIn[17].IN1
MDRMDataIn[18] => MDRMDataIn[18].IN1
MDRMDataIn[19] => MDRMDataIn[19].IN1
MDRMDataIn[20] => MDRMDataIn[20].IN1
MDRMDataIn[21] => MDRMDataIn[21].IN1
MDRMDataIn[22] => MDRMDataIn[22].IN1
MDRMDataIn[23] => MDRMDataIn[23].IN1
MDRMDataIn[24] => MDRMDataIn[24].IN1
MDRMDataIn[25] => MDRMDataIn[25].IN1
MDRMDataIn[26] => MDRMDataIn[26].IN1
MDRMDataIn[27] => MDRMDataIn[27].IN1
MDRMDataIn[28] => MDRMDataIn[28].IN1
MDRMDataIn[29] => MDRMDataIn[29].IN1
MDRMDataIn[30] => MDRMDataIn[30].IN1
MDRMDataIn[31] => MDRMDataIn[31].IN1
OutportOut[0] <= reg32bit:OutPort.port0
OutportOut[1] <= reg32bit:OutPort.port0
OutportOut[2] <= reg32bit:OutPort.port0
OutportOut[3] <= reg32bit:OutPort.port0
OutportOut[4] <= reg32bit:OutPort.port0
OutportOut[5] <= reg32bit:OutPort.port0
OutportOut[6] <= reg32bit:OutPort.port0
OutportOut[7] <= reg32bit:OutPort.port0
OutportOut[8] <= reg32bit:OutPort.port0
OutportOut[9] <= reg32bit:OutPort.port0
OutportOut[10] <= reg32bit:OutPort.port0
OutportOut[11] <= reg32bit:OutPort.port0
OutportOut[12] <= reg32bit:OutPort.port0
OutportOut[13] <= reg32bit:OutPort.port0
OutportOut[14] <= reg32bit:OutPort.port0
OutportOut[15] <= reg32bit:OutPort.port0
OutportOut[16] <= reg32bit:OutPort.port0
OutportOut[17] <= reg32bit:OutPort.port0
OutportOut[18] <= reg32bit:OutPort.port0
OutportOut[19] <= reg32bit:OutPort.port0
OutportOut[20] <= reg32bit:OutPort.port0
OutportOut[21] <= reg32bit:OutPort.port0
OutportOut[22] <= reg32bit:OutPort.port0
OutportOut[23] <= reg32bit:OutPort.port0
OutportOut[24] <= reg32bit:OutPort.port0
OutportOut[25] <= reg32bit:OutPort.port0
OutportOut[26] <= reg32bit:OutPort.port0
OutportOut[27] <= reg32bit:OutPort.port0
OutportOut[28] <= reg32bit:OutPort.port0
OutportOut[29] <= reg32bit:OutPort.port0
OutportOut[30] <= reg32bit:OutPort.port0
OutportOut[31] <= reg32bit:OutPort.port0
IROut[0] <= reg32bit:IR.port0
IROut[1] <= reg32bit:IR.port0
IROut[2] <= reg32bit:IR.port0
IROut[3] <= reg32bit:IR.port0
IROut[4] <= reg32bit:IR.port0
IROut[5] <= reg32bit:IR.port0
IROut[6] <= reg32bit:IR.port0
IROut[7] <= reg32bit:IR.port0
IROut[8] <= reg32bit:IR.port0
IROut[9] <= reg32bit:IR.port0
IROut[10] <= reg32bit:IR.port0
IROut[11] <= reg32bit:IR.port0
IROut[12] <= reg32bit:IR.port0
IROut[13] <= reg32bit:IR.port0
IROut[14] <= reg32bit:IR.port0
IROut[15] <= reg32bit:IR.port0
IROut[16] <= reg32bit:IR.port0
IROut[17] <= reg32bit:IR.port0
IROut[18] <= reg32bit:IR.port0
IROut[19] <= reg32bit:IR.port0
IROut[20] <= reg32bit:IR.port0
IROut[21] <= reg32bit:IR.port0
IROut[22] <= reg32bit:IR.port0
IROut[23] <= reg32bit:IR.port0
IROut[24] <= reg32bit:IR.port0
IROut[25] <= reg32bit:IR.port0
IROut[26] <= reg32bit:IR.port0
IROut[27] <= OPCode[0].DB_MAX_OUTPUT_PORT_TYPE
IROut[28] <= OPCode[1].DB_MAX_OUTPUT_PORT_TYPE
IROut[29] <= OPCode[2].DB_MAX_OUTPUT_PORT_TYPE
IROut[30] <= OPCode[3].DB_MAX_OUTPUT_PORT_TYPE
IROut[31] <= OPCode[4].DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|reg32bit:PC
q[0] <= r[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= r[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= r[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= r[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= r[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= r[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= r[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= r[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= r[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= r[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= r[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= r[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= r[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= r[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= r[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= r[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= r[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= r[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= r[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= r[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= r[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= r[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= r[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= r[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= r[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= r[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= r[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= r[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= r[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= r[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= r[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= r[31].DB_MAX_OUTPUT_PORT_TYPE
d[0] => r.DATAB
d[1] => r.DATAB
d[2] => r.DATAB
d[3] => r.DATAB
d[4] => r.DATAB
d[5] => r.DATAB
d[6] => r.DATAB
d[7] => r.DATAB
d[8] => r.DATAB
d[9] => r.DATAB
d[10] => r.DATAB
d[11] => r.DATAB
d[12] => r.DATAB
d[13] => r.DATAB
d[14] => r.DATAB
d[15] => r.DATAB
d[16] => r.DATAB
d[17] => r.DATAB
d[18] => r.DATAB
d[19] => r.DATAB
d[20] => r.DATAB
d[21] => r.DATAB
d[22] => r.DATAB
d[23] => r.DATAB
d[24] => r.DATAB
d[25] => r.DATAB
d[26] => r.DATAB
d[27] => r.DATAB
d[28] => r.DATAB
d[29] => r.DATAB
d[30] => r.DATAB
d[31] => r.DATAB
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clk => r[0].CLK
clk => r[1].CLK
clk => r[2].CLK
clk => r[3].CLK
clk => r[4].CLK
clk => r[5].CLK
clk => r[6].CLK
clk => r[7].CLK
clk => r[8].CLK
clk => r[9].CLK
clk => r[10].CLK
clk => r[11].CLK
clk => r[12].CLK
clk => r[13].CLK
clk => r[14].CLK
clk => r[15].CLK
clk => r[16].CLK
clk => r[17].CLK
clk => r[18].CLK
clk => r[19].CLK
clk => r[20].CLK
clk => r[21].CLK
clk => r[22].CLK
clk => r[23].CLK
clk => r[24].CLK
clk => r[25].CLK
clk => r[26].CLK
clk => r[27].CLK
clk => r[28].CLK
clk => r[29].CLK
clk => r[30].CLK
clk => r[31].CLK
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT


|ControlUnitBus|Bus:B|reg32bit:RegHi
q[0] <= r[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= r[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= r[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= r[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= r[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= r[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= r[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= r[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= r[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= r[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= r[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= r[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= r[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= r[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= r[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= r[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= r[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= r[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= r[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= r[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= r[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= r[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= r[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= r[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= r[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= r[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= r[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= r[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= r[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= r[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= r[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= r[31].DB_MAX_OUTPUT_PORT_TYPE
d[0] => r.DATAB
d[1] => r.DATAB
d[2] => r.DATAB
d[3] => r.DATAB
d[4] => r.DATAB
d[5] => r.DATAB
d[6] => r.DATAB
d[7] => r.DATAB
d[8] => r.DATAB
d[9] => r.DATAB
d[10] => r.DATAB
d[11] => r.DATAB
d[12] => r.DATAB
d[13] => r.DATAB
d[14] => r.DATAB
d[15] => r.DATAB
d[16] => r.DATAB
d[17] => r.DATAB
d[18] => r.DATAB
d[19] => r.DATAB
d[20] => r.DATAB
d[21] => r.DATAB
d[22] => r.DATAB
d[23] => r.DATAB
d[24] => r.DATAB
d[25] => r.DATAB
d[26] => r.DATAB
d[27] => r.DATAB
d[28] => r.DATAB
d[29] => r.DATAB
d[30] => r.DATAB
d[31] => r.DATAB
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clk => r[0].CLK
clk => r[1].CLK
clk => r[2].CLK
clk => r[3].CLK
clk => r[4].CLK
clk => r[5].CLK
clk => r[6].CLK
clk => r[7].CLK
clk => r[8].CLK
clk => r[9].CLK
clk => r[10].CLK
clk => r[11].CLK
clk => r[12].CLK
clk => r[13].CLK
clk => r[14].CLK
clk => r[15].CLK
clk => r[16].CLK
clk => r[17].CLK
clk => r[18].CLK
clk => r[19].CLK
clk => r[20].CLK
clk => r[21].CLK
clk => r[22].CLK
clk => r[23].CLK
clk => r[24].CLK
clk => r[25].CLK
clk => r[26].CLK
clk => r[27].CLK
clk => r[28].CLK
clk => r[29].CLK
clk => r[30].CLK
clk => r[31].CLK
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT


|ControlUnitBus|Bus:B|reg32bit:RegLo
q[0] <= r[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= r[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= r[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= r[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= r[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= r[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= r[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= r[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= r[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= r[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= r[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= r[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= r[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= r[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= r[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= r[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= r[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= r[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= r[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= r[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= r[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= r[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= r[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= r[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= r[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= r[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= r[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= r[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= r[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= r[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= r[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= r[31].DB_MAX_OUTPUT_PORT_TYPE
d[0] => r.DATAB
d[1] => r.DATAB
d[2] => r.DATAB
d[3] => r.DATAB
d[4] => r.DATAB
d[5] => r.DATAB
d[6] => r.DATAB
d[7] => r.DATAB
d[8] => r.DATAB
d[9] => r.DATAB
d[10] => r.DATAB
d[11] => r.DATAB
d[12] => r.DATAB
d[13] => r.DATAB
d[14] => r.DATAB
d[15] => r.DATAB
d[16] => r.DATAB
d[17] => r.DATAB
d[18] => r.DATAB
d[19] => r.DATAB
d[20] => r.DATAB
d[21] => r.DATAB
d[22] => r.DATAB
d[23] => r.DATAB
d[24] => r.DATAB
d[25] => r.DATAB
d[26] => r.DATAB
d[27] => r.DATAB
d[28] => r.DATAB
d[29] => r.DATAB
d[30] => r.DATAB
d[31] => r.DATAB
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clk => r[0].CLK
clk => r[1].CLK
clk => r[2].CLK
clk => r[3].CLK
clk => r[4].CLK
clk => r[5].CLK
clk => r[6].CLK
clk => r[7].CLK
clk => r[8].CLK
clk => r[9].CLK
clk => r[10].CLK
clk => r[11].CLK
clk => r[12].CLK
clk => r[13].CLK
clk => r[14].CLK
clk => r[15].CLK
clk => r[16].CLK
clk => r[17].CLK
clk => r[18].CLK
clk => r[19].CLK
clk => r[20].CLK
clk => r[21].CLK
clk => r[22].CLK
clk => r[23].CLK
clk => r[24].CLK
clk => r[25].CLK
clk => r[26].CLK
clk => r[27].CLK
clk => r[28].CLK
clk => r[29].CLK
clk => r[30].CLK
clk => r[31].CLK
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT


|ControlUnitBus|Bus:B|reg32bit:IR
q[0] <= r[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= r[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= r[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= r[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= r[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= r[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= r[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= r[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= r[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= r[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= r[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= r[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= r[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= r[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= r[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= r[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= r[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= r[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= r[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= r[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= r[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= r[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= r[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= r[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= r[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= r[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= r[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= r[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= r[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= r[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= r[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= r[31].DB_MAX_OUTPUT_PORT_TYPE
d[0] => r.DATAB
d[1] => r.DATAB
d[2] => r.DATAB
d[3] => r.DATAB
d[4] => r.DATAB
d[5] => r.DATAB
d[6] => r.DATAB
d[7] => r.DATAB
d[8] => r.DATAB
d[9] => r.DATAB
d[10] => r.DATAB
d[11] => r.DATAB
d[12] => r.DATAB
d[13] => r.DATAB
d[14] => r.DATAB
d[15] => r.DATAB
d[16] => r.DATAB
d[17] => r.DATAB
d[18] => r.DATAB
d[19] => r.DATAB
d[20] => r.DATAB
d[21] => r.DATAB
d[22] => r.DATAB
d[23] => r.DATAB
d[24] => r.DATAB
d[25] => r.DATAB
d[26] => r.DATAB
d[27] => r.DATAB
d[28] => r.DATAB
d[29] => r.DATAB
d[30] => r.DATAB
d[31] => r.DATAB
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clk => r[0].CLK
clk => r[1].CLK
clk => r[2].CLK
clk => r[3].CLK
clk => r[4].CLK
clk => r[5].CLK
clk => r[6].CLK
clk => r[7].CLK
clk => r[8].CLK
clk => r[9].CLK
clk => r[10].CLK
clk => r[11].CLK
clk => r[12].CLK
clk => r[13].CLK
clk => r[14].CLK
clk => r[15].CLK
clk => r[16].CLK
clk => r[17].CLK
clk => r[18].CLK
clk => r[19].CLK
clk => r[20].CLK
clk => r[21].CLK
clk => r[22].CLK
clk => r[23].CLK
clk => r[24].CLK
clk => r[25].CLK
clk => r[26].CLK
clk => r[27].CLK
clk => r[28].CLK
clk => r[29].CLK
clk => r[30].CLK
clk => r[31].CLK
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT


|ControlUnitBus|Bus:B|reg32bit:ZLO
q[0] <= r[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= r[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= r[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= r[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= r[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= r[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= r[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= r[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= r[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= r[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= r[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= r[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= r[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= r[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= r[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= r[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= r[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= r[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= r[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= r[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= r[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= r[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= r[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= r[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= r[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= r[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= r[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= r[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= r[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= r[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= r[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= r[31].DB_MAX_OUTPUT_PORT_TYPE
d[0] => r.DATAB
d[1] => r.DATAB
d[2] => r.DATAB
d[3] => r.DATAB
d[4] => r.DATAB
d[5] => r.DATAB
d[6] => r.DATAB
d[7] => r.DATAB
d[8] => r.DATAB
d[9] => r.DATAB
d[10] => r.DATAB
d[11] => r.DATAB
d[12] => r.DATAB
d[13] => r.DATAB
d[14] => r.DATAB
d[15] => r.DATAB
d[16] => r.DATAB
d[17] => r.DATAB
d[18] => r.DATAB
d[19] => r.DATAB
d[20] => r.DATAB
d[21] => r.DATAB
d[22] => r.DATAB
d[23] => r.DATAB
d[24] => r.DATAB
d[25] => r.DATAB
d[26] => r.DATAB
d[27] => r.DATAB
d[28] => r.DATAB
d[29] => r.DATAB
d[30] => r.DATAB
d[31] => r.DATAB
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clk => r[0].CLK
clk => r[1].CLK
clk => r[2].CLK
clk => r[3].CLK
clk => r[4].CLK
clk => r[5].CLK
clk => r[6].CLK
clk => r[7].CLK
clk => r[8].CLK
clk => r[9].CLK
clk => r[10].CLK
clk => r[11].CLK
clk => r[12].CLK
clk => r[13].CLK
clk => r[14].CLK
clk => r[15].CLK
clk => r[16].CLK
clk => r[17].CLK
clk => r[18].CLK
clk => r[19].CLK
clk => r[20].CLK
clk => r[21].CLK
clk => r[22].CLK
clk => r[23].CLK
clk => r[24].CLK
clk => r[25].CLK
clk => r[26].CLK
clk => r[27].CLK
clk => r[28].CLK
clk => r[29].CLK
clk => r[30].CLK
clk => r[31].CLK
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT


|ControlUnitBus|Bus:B|reg32bit:ZHI
q[0] <= r[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= r[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= r[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= r[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= r[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= r[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= r[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= r[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= r[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= r[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= r[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= r[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= r[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= r[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= r[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= r[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= r[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= r[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= r[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= r[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= r[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= r[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= r[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= r[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= r[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= r[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= r[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= r[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= r[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= r[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= r[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= r[31].DB_MAX_OUTPUT_PORT_TYPE
d[0] => r.DATAB
d[1] => r.DATAB
d[2] => r.DATAB
d[3] => r.DATAB
d[4] => r.DATAB
d[5] => r.DATAB
d[6] => r.DATAB
d[7] => r.DATAB
d[8] => r.DATAB
d[9] => r.DATAB
d[10] => r.DATAB
d[11] => r.DATAB
d[12] => r.DATAB
d[13] => r.DATAB
d[14] => r.DATAB
d[15] => r.DATAB
d[16] => r.DATAB
d[17] => r.DATAB
d[18] => r.DATAB
d[19] => r.DATAB
d[20] => r.DATAB
d[21] => r.DATAB
d[22] => r.DATAB
d[23] => r.DATAB
d[24] => r.DATAB
d[25] => r.DATAB
d[26] => r.DATAB
d[27] => r.DATAB
d[28] => r.DATAB
d[29] => r.DATAB
d[30] => r.DATAB
d[31] => r.DATAB
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clk => r[0].CLK
clk => r[1].CLK
clk => r[2].CLK
clk => r[3].CLK
clk => r[4].CLK
clk => r[5].CLK
clk => r[6].CLK
clk => r[7].CLK
clk => r[8].CLK
clk => r[9].CLK
clk => r[10].CLK
clk => r[11].CLK
clk => r[12].CLK
clk => r[13].CLK
clk => r[14].CLK
clk => r[15].CLK
clk => r[16].CLK
clk => r[17].CLK
clk => r[18].CLK
clk => r[19].CLK
clk => r[20].CLK
clk => r[21].CLK
clk => r[22].CLK
clk => r[23].CLK
clk => r[24].CLK
clk => r[25].CLK
clk => r[26].CLK
clk => r[27].CLK
clk => r[28].CLK
clk => r[29].CLK
clk => r[30].CLK
clk => r[31].CLK
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT


|ControlUnitBus|Bus:B|reg32bit:RA
q[0] <= r[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= r[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= r[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= r[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= r[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= r[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= r[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= r[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= r[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= r[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= r[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= r[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= r[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= r[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= r[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= r[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= r[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= r[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= r[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= r[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= r[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= r[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= r[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= r[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= r[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= r[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= r[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= r[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= r[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= r[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= r[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= r[31].DB_MAX_OUTPUT_PORT_TYPE
d[0] => r.DATAB
d[1] => r.DATAB
d[2] => r.DATAB
d[3] => r.DATAB
d[4] => r.DATAB
d[5] => r.DATAB
d[6] => r.DATAB
d[7] => r.DATAB
d[8] => r.DATAB
d[9] => r.DATAB
d[10] => r.DATAB
d[11] => r.DATAB
d[12] => r.DATAB
d[13] => r.DATAB
d[14] => r.DATAB
d[15] => r.DATAB
d[16] => r.DATAB
d[17] => r.DATAB
d[18] => r.DATAB
d[19] => r.DATAB
d[20] => r.DATAB
d[21] => r.DATAB
d[22] => r.DATAB
d[23] => r.DATAB
d[24] => r.DATAB
d[25] => r.DATAB
d[26] => r.DATAB
d[27] => r.DATAB
d[28] => r.DATAB
d[29] => r.DATAB
d[30] => r.DATAB
d[31] => r.DATAB
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clk => r[0].CLK
clk => r[1].CLK
clk => r[2].CLK
clk => r[3].CLK
clk => r[4].CLK
clk => r[5].CLK
clk => r[6].CLK
clk => r[7].CLK
clk => r[8].CLK
clk => r[9].CLK
clk => r[10].CLK
clk => r[11].CLK
clk => r[12].CLK
clk => r[13].CLK
clk => r[14].CLK
clk => r[15].CLK
clk => r[16].CLK
clk => r[17].CLK
clk => r[18].CLK
clk => r[19].CLK
clk => r[20].CLK
clk => r[21].CLK
clk => r[22].CLK
clk => r[23].CLK
clk => r[24].CLK
clk => r[25].CLK
clk => r[26].CLK
clk => r[27].CLK
clk => r[28].CLK
clk => r[29].CLK
clk => r[30].CLK
clk => r[31].CLK
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT


|ControlUnitBus|Bus:B|reg32bit:MAR
q[0] <= r[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= r[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= r[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= r[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= r[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= r[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= r[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= r[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= r[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= r[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= r[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= r[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= r[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= r[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= r[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= r[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= r[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= r[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= r[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= r[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= r[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= r[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= r[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= r[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= r[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= r[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= r[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= r[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= r[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= r[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= r[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= r[31].DB_MAX_OUTPUT_PORT_TYPE
d[0] => r.DATAB
d[1] => r.DATAB
d[2] => r.DATAB
d[3] => r.DATAB
d[4] => r.DATAB
d[5] => r.DATAB
d[6] => r.DATAB
d[7] => r.DATAB
d[8] => r.DATAB
d[9] => r.DATAB
d[10] => r.DATAB
d[11] => r.DATAB
d[12] => r.DATAB
d[13] => r.DATAB
d[14] => r.DATAB
d[15] => r.DATAB
d[16] => r.DATAB
d[17] => r.DATAB
d[18] => r.DATAB
d[19] => r.DATAB
d[20] => r.DATAB
d[21] => r.DATAB
d[22] => r.DATAB
d[23] => r.DATAB
d[24] => r.DATAB
d[25] => r.DATAB
d[26] => r.DATAB
d[27] => r.DATAB
d[28] => r.DATAB
d[29] => r.DATAB
d[30] => r.DATAB
d[31] => r.DATAB
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clk => r[0].CLK
clk => r[1].CLK
clk => r[2].CLK
clk => r[3].CLK
clk => r[4].CLK
clk => r[5].CLK
clk => r[6].CLK
clk => r[7].CLK
clk => r[8].CLK
clk => r[9].CLK
clk => r[10].CLK
clk => r[11].CLK
clk => r[12].CLK
clk => r[13].CLK
clk => r[14].CLK
clk => r[15].CLK
clk => r[16].CLK
clk => r[17].CLK
clk => r[18].CLK
clk => r[19].CLK
clk => r[20].CLK
clk => r[21].CLK
clk => r[22].CLK
clk => r[23].CLK
clk => r[24].CLK
clk => r[25].CLK
clk => r[26].CLK
clk => r[27].CLK
clk => r[28].CLK
clk => r[29].CLK
clk => r[30].CLK
clk => r[31].CLK
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT


|ControlUnitBus|Bus:B|MDRunit:mdr
read => MuxOut.OUTPUTSELECT
read => MuxOut.OUTPUTSELECT
read => MuxOut.OUTPUTSELECT
read => MuxOut.OUTPUTSELECT
read => MuxOut.OUTPUTSELECT
read => MuxOut.OUTPUTSELECT
read => MuxOut.OUTPUTSELECT
read => MuxOut.OUTPUTSELECT
read => MuxOut.OUTPUTSELECT
read => MuxOut.OUTPUTSELECT
read => MuxOut.OUTPUTSELECT
read => MuxOut.OUTPUTSELECT
read => MuxOut.OUTPUTSELECT
read => MuxOut.OUTPUTSELECT
read => MuxOut.OUTPUTSELECT
read => MuxOut.OUTPUTSELECT
read => MuxOut.OUTPUTSELECT
read => MuxOut.OUTPUTSELECT
read => MuxOut.OUTPUTSELECT
read => MuxOut.OUTPUTSELECT
read => MuxOut.OUTPUTSELECT
read => MuxOut.OUTPUTSELECT
read => MuxOut.OUTPUTSELECT
read => MuxOut.OUTPUTSELECT
read => MuxOut.OUTPUTSELECT
read => MuxOut.OUTPUTSELECT
read => MuxOut.OUTPUTSELECT
read => MuxOut.OUTPUTSELECT
read => MuxOut.OUTPUTSELECT
read => MuxOut.OUTPUTSELECT
read => MuxOut.OUTPUTSELECT
read => MuxOut.OUTPUTSELECT
clr => clr.IN1
clk => clk.IN1
wren => wren.IN1
BusMuxOut[0] => MuxOut.DATAA
BusMuxOut[1] => MuxOut.DATAA
BusMuxOut[2] => MuxOut.DATAA
BusMuxOut[3] => MuxOut.DATAA
BusMuxOut[4] => MuxOut.DATAA
BusMuxOut[5] => MuxOut.DATAA
BusMuxOut[6] => MuxOut.DATAA
BusMuxOut[7] => MuxOut.DATAA
BusMuxOut[8] => MuxOut.DATAA
BusMuxOut[9] => MuxOut.DATAA
BusMuxOut[10] => MuxOut.DATAA
BusMuxOut[11] => MuxOut.DATAA
BusMuxOut[12] => MuxOut.DATAA
BusMuxOut[13] => MuxOut.DATAA
BusMuxOut[14] => MuxOut.DATAA
BusMuxOut[15] => MuxOut.DATAA
BusMuxOut[16] => MuxOut.DATAA
BusMuxOut[17] => MuxOut.DATAA
BusMuxOut[18] => MuxOut.DATAA
BusMuxOut[19] => MuxOut.DATAA
BusMuxOut[20] => MuxOut.DATAA
BusMuxOut[21] => MuxOut.DATAA
BusMuxOut[22] => MuxOut.DATAA
BusMuxOut[23] => MuxOut.DATAA
BusMuxOut[24] => MuxOut.DATAA
BusMuxOut[25] => MuxOut.DATAA
BusMuxOut[26] => MuxOut.DATAA
BusMuxOut[27] => MuxOut.DATAA
BusMuxOut[28] => MuxOut.DATAA
BusMuxOut[29] => MuxOut.DATAA
BusMuxOut[30] => MuxOut.DATAA
BusMuxOut[31] => MuxOut.DATAA
Mdatain[0] => MuxOut.DATAB
Mdatain[1] => MuxOut.DATAB
Mdatain[2] => MuxOut.DATAB
Mdatain[3] => MuxOut.DATAB
Mdatain[4] => MuxOut.DATAB
Mdatain[5] => MuxOut.DATAB
Mdatain[6] => MuxOut.DATAB
Mdatain[7] => MuxOut.DATAB
Mdatain[8] => MuxOut.DATAB
Mdatain[9] => MuxOut.DATAB
Mdatain[10] => MuxOut.DATAB
Mdatain[11] => MuxOut.DATAB
Mdatain[12] => MuxOut.DATAB
Mdatain[13] => MuxOut.DATAB
Mdatain[14] => MuxOut.DATAB
Mdatain[15] => MuxOut.DATAB
Mdatain[16] => MuxOut.DATAB
Mdatain[17] => MuxOut.DATAB
Mdatain[18] => MuxOut.DATAB
Mdatain[19] => MuxOut.DATAB
Mdatain[20] => MuxOut.DATAB
Mdatain[21] => MuxOut.DATAB
Mdatain[22] => MuxOut.DATAB
Mdatain[23] => MuxOut.DATAB
Mdatain[24] => MuxOut.DATAB
Mdatain[25] => MuxOut.DATAB
Mdatain[26] => MuxOut.DATAB
Mdatain[27] => MuxOut.DATAB
Mdatain[28] => MuxOut.DATAB
Mdatain[29] => MuxOut.DATAB
Mdatain[30] => MuxOut.DATAB
Mdatain[31] => MuxOut.DATAB
MDRout[0] <= reg32bit:MDR.port0
MDRout[1] <= reg32bit:MDR.port0
MDRout[2] <= reg32bit:MDR.port0
MDRout[3] <= reg32bit:MDR.port0
MDRout[4] <= reg32bit:MDR.port0
MDRout[5] <= reg32bit:MDR.port0
MDRout[6] <= reg32bit:MDR.port0
MDRout[7] <= reg32bit:MDR.port0
MDRout[8] <= reg32bit:MDR.port0
MDRout[9] <= reg32bit:MDR.port0
MDRout[10] <= reg32bit:MDR.port0
MDRout[11] <= reg32bit:MDR.port0
MDRout[12] <= reg32bit:MDR.port0
MDRout[13] <= reg32bit:MDR.port0
MDRout[14] <= reg32bit:MDR.port0
MDRout[15] <= reg32bit:MDR.port0
MDRout[16] <= reg32bit:MDR.port0
MDRout[17] <= reg32bit:MDR.port0
MDRout[18] <= reg32bit:MDR.port0
MDRout[19] <= reg32bit:MDR.port0
MDRout[20] <= reg32bit:MDR.port0
MDRout[21] <= reg32bit:MDR.port0
MDRout[22] <= reg32bit:MDR.port0
MDRout[23] <= reg32bit:MDR.port0
MDRout[24] <= reg32bit:MDR.port0
MDRout[25] <= reg32bit:MDR.port0
MDRout[26] <= reg32bit:MDR.port0
MDRout[27] <= reg32bit:MDR.port0
MDRout[28] <= reg32bit:MDR.port0
MDRout[29] <= reg32bit:MDR.port0
MDRout[30] <= reg32bit:MDR.port0
MDRout[31] <= reg32bit:MDR.port0


|ControlUnitBus|Bus:B|MDRunit:mdr|reg32bit:MDR
q[0] <= r[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= r[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= r[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= r[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= r[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= r[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= r[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= r[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= r[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= r[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= r[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= r[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= r[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= r[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= r[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= r[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= r[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= r[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= r[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= r[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= r[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= r[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= r[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= r[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= r[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= r[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= r[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= r[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= r[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= r[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= r[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= r[31].DB_MAX_OUTPUT_PORT_TYPE
d[0] => r.DATAB
d[1] => r.DATAB
d[2] => r.DATAB
d[3] => r.DATAB
d[4] => r.DATAB
d[5] => r.DATAB
d[6] => r.DATAB
d[7] => r.DATAB
d[8] => r.DATAB
d[9] => r.DATAB
d[10] => r.DATAB
d[11] => r.DATAB
d[12] => r.DATAB
d[13] => r.DATAB
d[14] => r.DATAB
d[15] => r.DATAB
d[16] => r.DATAB
d[17] => r.DATAB
d[18] => r.DATAB
d[19] => r.DATAB
d[20] => r.DATAB
d[21] => r.DATAB
d[22] => r.DATAB
d[23] => r.DATAB
d[24] => r.DATAB
d[25] => r.DATAB
d[26] => r.DATAB
d[27] => r.DATAB
d[28] => r.DATAB
d[29] => r.DATAB
d[30] => r.DATAB
d[31] => r.DATAB
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clk => r[0].CLK
clk => r[1].CLK
clk => r[2].CLK
clk => r[3].CLK
clk => r[4].CLK
clk => r[5].CLK
clk => r[6].CLK
clk => r[7].CLK
clk => r[8].CLK
clk => r[9].CLK
clk => r[10].CLK
clk => r[11].CLK
clk => r[12].CLK
clk => r[13].CLK
clk => r[14].CLK
clk => r[15].CLK
clk => r[16].CLK
clk => r[17].CLK
clk => r[18].CLK
clk => r[19].CLK
clk => r[20].CLK
clk => r[21].CLK
clk => r[22].CLK
clk => r[23].CLK
clk => r[24].CLK
clk => r[25].CLK
clk => r[26].CLK
clk => r[27].CLK
clk => r[28].CLK
clk => r[29].CLK
clk => r[30].CLK
clk => r[31].CLK
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT


|ControlUnitBus|Bus:B|reg32bit:InPort
q[0] <= r[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= r[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= r[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= r[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= r[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= r[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= r[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= r[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= r[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= r[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= r[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= r[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= r[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= r[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= r[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= r[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= r[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= r[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= r[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= r[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= r[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= r[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= r[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= r[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= r[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= r[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= r[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= r[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= r[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= r[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= r[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= r[31].DB_MAX_OUTPUT_PORT_TYPE
d[0] => r.DATAB
d[1] => r.DATAB
d[2] => r.DATAB
d[3] => r.DATAB
d[4] => r.DATAB
d[5] => r.DATAB
d[6] => r.DATAB
d[7] => r.DATAB
d[8] => r.DATAB
d[9] => r.DATAB
d[10] => r.DATAB
d[11] => r.DATAB
d[12] => r.DATAB
d[13] => r.DATAB
d[14] => r.DATAB
d[15] => r.DATAB
d[16] => r.DATAB
d[17] => r.DATAB
d[18] => r.DATAB
d[19] => r.DATAB
d[20] => r.DATAB
d[21] => r.DATAB
d[22] => r.DATAB
d[23] => r.DATAB
d[24] => r.DATAB
d[25] => r.DATAB
d[26] => r.DATAB
d[27] => r.DATAB
d[28] => r.DATAB
d[29] => r.DATAB
d[30] => r.DATAB
d[31] => r.DATAB
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clk => r[0].CLK
clk => r[1].CLK
clk => r[2].CLK
clk => r[3].CLK
clk => r[4].CLK
clk => r[5].CLK
clk => r[6].CLK
clk => r[7].CLK
clk => r[8].CLK
clk => r[9].CLK
clk => r[10].CLK
clk => r[11].CLK
clk => r[12].CLK
clk => r[13].CLK
clk => r[14].CLK
clk => r[15].CLK
clk => r[16].CLK
clk => r[17].CLK
clk => r[18].CLK
clk => r[19].CLK
clk => r[20].CLK
clk => r[21].CLK
clk => r[22].CLK
clk => r[23].CLK
clk => r[24].CLK
clk => r[25].CLK
clk => r[26].CLK
clk => r[27].CLK
clk => r[28].CLK
clk => r[29].CLK
clk => r[30].CLK
clk => r[31].CLK
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT


|ControlUnitBus|Bus:B|reg32bit:OutPort
q[0] <= r[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= r[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= r[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= r[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= r[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= r[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= r[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= r[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= r[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= r[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= r[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= r[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= r[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= r[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= r[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= r[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= r[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= r[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= r[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= r[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= r[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= r[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= r[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= r[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= r[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= r[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= r[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= r[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= r[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= r[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= r[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= r[31].DB_MAX_OUTPUT_PORT_TYPE
d[0] => r.DATAB
d[1] => r.DATAB
d[2] => r.DATAB
d[3] => r.DATAB
d[4] => r.DATAB
d[5] => r.DATAB
d[6] => r.DATAB
d[7] => r.DATAB
d[8] => r.DATAB
d[9] => r.DATAB
d[10] => r.DATAB
d[11] => r.DATAB
d[12] => r.DATAB
d[13] => r.DATAB
d[14] => r.DATAB
d[15] => r.DATAB
d[16] => r.DATAB
d[17] => r.DATAB
d[18] => r.DATAB
d[19] => r.DATAB
d[20] => r.DATAB
d[21] => r.DATAB
d[22] => r.DATAB
d[23] => r.DATAB
d[24] => r.DATAB
d[25] => r.DATAB
d[26] => r.DATAB
d[27] => r.DATAB
d[28] => r.DATAB
d[29] => r.DATAB
d[30] => r.DATAB
d[31] => r.DATAB
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clk => r[0].CLK
clk => r[1].CLK
clk => r[2].CLK
clk => r[3].CLK
clk => r[4].CLK
clk => r[5].CLK
clk => r[6].CLK
clk => r[7].CLK
clk => r[8].CLK
clk => r[9].CLK
clk => r[10].CLK
clk => r[11].CLK
clk => r[12].CLK
clk => r[13].CLK
clk => r[14].CLK
clk => r[15].CLK
clk => r[16].CLK
clk => r[17].CLK
clk => r[18].CLK
clk => r[19].CLK
clk => r[20].CLK
clk => r[21].CLK
clk => r[22].CLK
clk => r[23].CLK
clk => r[24].CLK
clk => r[25].CLK
clk => r[26].CLK
clk => r[27].CLK
clk => r[28].CLK
clk => r[29].CLK
clk => r[30].CLK
clk => r[31].CLK
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT


|ControlUnitBus|Bus:B|reg32bit:CLO
q[0] <= r[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= r[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= r[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= r[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= r[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= r[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= r[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= r[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= r[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= r[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= r[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= r[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= r[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= r[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= r[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= r[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= r[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= r[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= r[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= r[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= r[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= r[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= r[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= r[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= r[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= r[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= r[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= r[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= r[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= r[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= r[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= r[31].DB_MAX_OUTPUT_PORT_TYPE
d[0] => r.DATAB
d[1] => r.DATAB
d[2] => r.DATAB
d[3] => r.DATAB
d[4] => r.DATAB
d[5] => r.DATAB
d[6] => r.DATAB
d[7] => r.DATAB
d[8] => r.DATAB
d[9] => r.DATAB
d[10] => r.DATAB
d[11] => r.DATAB
d[12] => r.DATAB
d[13] => r.DATAB
d[14] => r.DATAB
d[15] => r.DATAB
d[16] => r.DATAB
d[17] => r.DATAB
d[18] => r.DATAB
d[19] => r.DATAB
d[20] => r.DATAB
d[21] => r.DATAB
d[22] => r.DATAB
d[23] => r.DATAB
d[24] => r.DATAB
d[25] => r.DATAB
d[26] => r.DATAB
d[27] => r.DATAB
d[28] => r.DATAB
d[29] => r.DATAB
d[30] => r.DATAB
d[31] => r.DATAB
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clk => r[0].CLK
clk => r[1].CLK
clk => r[2].CLK
clk => r[3].CLK
clk => r[4].CLK
clk => r[5].CLK
clk => r[6].CLK
clk => r[7].CLK
clk => r[8].CLK
clk => r[9].CLK
clk => r[10].CLK
clk => r[11].CLK
clk => r[12].CLK
clk => r[13].CLK
clk => r[14].CLK
clk => r[15].CLK
clk => r[16].CLK
clk => r[17].CLK
clk => r[18].CLK
clk => r[19].CLK
clk => r[20].CLK
clk => r[21].CLK
clk => r[22].CLK
clk => r[23].CLK
clk => r[24].CLK
clk => r[25].CLK
clk => r[26].CLK
clk => r[27].CLK
clk => r[28].CLK
clk => r[29].CLK
clk => r[30].CLK
clk => r[31].CLK
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT


|ControlUnitBus|Bus:B|reg32bit:CHI
q[0] <= r[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= r[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= r[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= r[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= r[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= r[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= r[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= r[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= r[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= r[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= r[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= r[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= r[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= r[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= r[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= r[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= r[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= r[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= r[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= r[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= r[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= r[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= r[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= r[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= r[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= r[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= r[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= r[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= r[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= r[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= r[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= r[31].DB_MAX_OUTPUT_PORT_TYPE
d[0] => r.DATAB
d[1] => r.DATAB
d[2] => r.DATAB
d[3] => r.DATAB
d[4] => r.DATAB
d[5] => r.DATAB
d[6] => r.DATAB
d[7] => r.DATAB
d[8] => r.DATAB
d[9] => r.DATAB
d[10] => r.DATAB
d[11] => r.DATAB
d[12] => r.DATAB
d[13] => r.DATAB
d[14] => r.DATAB
d[15] => r.DATAB
d[16] => r.DATAB
d[17] => r.DATAB
d[18] => r.DATAB
d[19] => r.DATAB
d[20] => r.DATAB
d[21] => r.DATAB
d[22] => r.DATAB
d[23] => r.DATAB
d[24] => r.DATAB
d[25] => r.DATAB
d[26] => r.DATAB
d[27] => r.DATAB
d[28] => r.DATAB
d[29] => r.DATAB
d[30] => r.DATAB
d[31] => r.DATAB
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clk => r[0].CLK
clk => r[1].CLK
clk => r[2].CLK
clk => r[3].CLK
clk => r[4].CLK
clk => r[5].CLK
clk => r[6].CLK
clk => r[7].CLK
clk => r[8].CLK
clk => r[9].CLK
clk => r[10].CLK
clk => r[11].CLK
clk => r[12].CLK
clk => r[13].CLK
clk => r[14].CLK
clk => r[15].CLK
clk => r[16].CLK
clk => r[17].CLK
clk => r[18].CLK
clk => r[19].CLK
clk => r[20].CLK
clk => r[21].CLK
clk => r[22].CLK
clk => r[23].CLK
clk => r[24].CLK
clk => r[25].CLK
clk => r[26].CLK
clk => r[27].CLK
clk => r[28].CLK
clk => r[29].CLK
clk => r[30].CLK
clk => r[31].CLK
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT


|ControlUnitBus|Bus:B|ALU:Logic
regA[0] => regA[0].IN13
regA[1] => regA[1].IN13
regA[2] => regA[2].IN13
regA[3] => regA[3].IN13
regA[4] => regA[4].IN13
regA[5] => regA[5].IN13
regA[6] => regA[6].IN13
regA[7] => regA[7].IN13
regA[8] => regA[8].IN13
regA[9] => regA[9].IN13
regA[10] => regA[10].IN13
regA[11] => regA[11].IN13
regA[12] => regA[12].IN13
regA[13] => regA[13].IN13
regA[14] => regA[14].IN13
regA[15] => regA[15].IN13
regA[16] => regA[16].IN13
regA[17] => regA[17].IN13
regA[18] => regA[18].IN13
regA[19] => regA[19].IN13
regA[20] => regA[20].IN13
regA[21] => regA[21].IN13
regA[22] => regA[22].IN13
regA[23] => regA[23].IN13
regA[24] => regA[24].IN13
regA[25] => regA[25].IN13
regA[26] => regA[26].IN13
regA[27] => regA[27].IN13
regA[28] => regA[28].IN13
regA[29] => regA[29].IN13
regA[30] => regA[30].IN13
regA[31] => regA[31].IN13
regB[0] => regB[0].IN6
regB[1] => regB[1].IN6
regB[2] => regB[2].IN6
regB[3] => regB[3].IN6
regB[4] => regB[4].IN6
regB[5] => regB[5].IN6
regB[6] => regB[6].IN6
regB[7] => regB[7].IN6
regB[8] => regB[8].IN6
regB[9] => regB[9].IN6
regB[10] => regB[10].IN6
regB[11] => regB[11].IN6
regB[12] => regB[12].IN6
regB[13] => regB[13].IN6
regB[14] => regB[14].IN6
regB[15] => regB[15].IN6
regB[16] => regB[16].IN6
regB[17] => regB[17].IN6
regB[18] => regB[18].IN6
regB[19] => regB[19].IN6
regB[20] => regB[20].IN6
regB[21] => regB[21].IN6
regB[22] => regB[22].IN6
regB[23] => regB[23].IN6
regB[24] => regB[24].IN6
regB[25] => regB[25].IN6
regB[26] => regB[26].IN6
regB[27] => regB[27].IN6
regB[28] => regB[28].IN6
regB[29] => regB[29].IN6
regB[30] => regB[30].IN6
regB[31] => regB[31].IN6
OPCode[0] => Equal0.IN0
OPCode[0] => Equal1.IN4
OPCode[0] => Equal2.IN1
OPCode[0] => Equal3.IN4
OPCode[0] => Equal4.IN1
OPCode[0] => Equal5.IN4
OPCode[0] => Equal6.IN2
OPCode[0] => Equal7.IN4
OPCode[0] => Equal8.IN1
OPCode[0] => Equal9.IN4
OPCode[0] => Equal10.IN2
OPCode[0] => Equal11.IN4
OPCode[0] => Equal12.IN2
OPCode[0] => Equal13.IN4
OPCode[0] => Equal14.IN1
OPCode[0] => Equal15.IN4
OPCode[0] => Equal16.IN2
OPCode[0] => Equal17.IN3
OPCode[0] => Equal18.IN4
OPCode[0] => Equal19.IN3
OPCode[0] => Equal20.IN4
OPCode[1] => Equal0.IN4
OPCode[1] => Equal1.IN0
OPCode[1] => Equal2.IN0
OPCode[1] => Equal3.IN3
OPCode[1] => Equal4.IN4
OPCode[1] => Equal5.IN1
OPCode[1] => Equal6.IN1
OPCode[1] => Equal7.IN3
OPCode[1] => Equal8.IN4
OPCode[1] => Equal9.IN1
OPCode[1] => Equal10.IN1
OPCode[1] => Equal11.IN3
OPCode[1] => Equal12.IN4
OPCode[1] => Equal13.IN3
OPCode[1] => Equal14.IN4
OPCode[1] => Equal15.IN1
OPCode[1] => Equal16.IN1
OPCode[1] => Equal17.IN2
OPCode[1] => Equal18.IN2
OPCode[1] => Equal19.IN2
OPCode[1] => Equal20.IN3
OPCode[2] => Equal0.IN3
OPCode[2] => Equal1.IN3
OPCode[2] => Equal2.IN4
OPCode[2] => Equal3.IN0
OPCode[2] => Equal4.IN0
OPCode[2] => Equal5.IN0
OPCode[2] => Equal6.IN0
OPCode[2] => Equal7.IN2
OPCode[2] => Equal8.IN3
OPCode[2] => Equal9.IN3
OPCode[2] => Equal10.IN4
OPCode[2] => Equal11.IN1
OPCode[2] => Equal12.IN1
OPCode[2] => Equal13.IN2
OPCode[2] => Equal14.IN3
OPCode[2] => Equal15.IN3
OPCode[2] => Equal16.IN4
OPCode[2] => Equal17.IN1
OPCode[2] => Equal18.IN1
OPCode[2] => Equal19.IN1
OPCode[2] => Equal20.IN2
OPCode[3] => Equal0.IN2
OPCode[3] => Equal1.IN2
OPCode[3] => Equal2.IN3
OPCode[3] => Equal3.IN2
OPCode[3] => Equal4.IN3
OPCode[3] => Equal5.IN3
OPCode[3] => Equal6.IN4
OPCode[3] => Equal7.IN0
OPCode[3] => Equal8.IN0
OPCode[3] => Equal9.IN0
OPCode[3] => Equal10.IN0
OPCode[3] => Equal11.IN0
OPCode[3] => Equal12.IN0
OPCode[3] => Equal13.IN1
OPCode[3] => Equal14.IN2
OPCode[3] => Equal15.IN2
OPCode[3] => Equal16.IN3
OPCode[3] => Equal17.IN0
OPCode[3] => Equal18.IN0
OPCode[3] => Equal19.IN4
OPCode[3] => Equal20.IN1
OPCode[4] => Equal0.IN1
OPCode[4] => Equal1.IN1
OPCode[4] => Equal2.IN2
OPCode[4] => Equal3.IN1
OPCode[4] => Equal4.IN2
OPCode[4] => Equal5.IN2
OPCode[4] => Equal6.IN3
OPCode[4] => Equal7.IN1
OPCode[4] => Equal8.IN2
OPCode[4] => Equal9.IN2
OPCode[4] => Equal10.IN3
OPCode[4] => Equal11.IN2
OPCode[4] => Equal12.IN3
OPCode[4] => Equal13.IN0
OPCode[4] => Equal14.IN0
OPCode[4] => Equal15.IN0
OPCode[4] => Equal16.IN0
OPCode[4] => Equal17.IN4
OPCode[4] => Equal18.IN3
OPCode[4] => Equal19.IN0
OPCode[4] => Equal20.IN0
regZ[0] <= regLO[0].DB_MAX_OUTPUT_PORT_TYPE
regZ[1] <= regLO[1].DB_MAX_OUTPUT_PORT_TYPE
regZ[2] <= regLO[2].DB_MAX_OUTPUT_PORT_TYPE
regZ[3] <= regLO[3].DB_MAX_OUTPUT_PORT_TYPE
regZ[4] <= regLO[4].DB_MAX_OUTPUT_PORT_TYPE
regZ[5] <= regLO[5].DB_MAX_OUTPUT_PORT_TYPE
regZ[6] <= regLO[6].DB_MAX_OUTPUT_PORT_TYPE
regZ[7] <= regLO[7].DB_MAX_OUTPUT_PORT_TYPE
regZ[8] <= regLO[8].DB_MAX_OUTPUT_PORT_TYPE
regZ[9] <= regLO[9].DB_MAX_OUTPUT_PORT_TYPE
regZ[10] <= regLO[10].DB_MAX_OUTPUT_PORT_TYPE
regZ[11] <= regLO[11].DB_MAX_OUTPUT_PORT_TYPE
regZ[12] <= regLO[12].DB_MAX_OUTPUT_PORT_TYPE
regZ[13] <= regLO[13].DB_MAX_OUTPUT_PORT_TYPE
regZ[14] <= regLO[14].DB_MAX_OUTPUT_PORT_TYPE
regZ[15] <= regLO[15].DB_MAX_OUTPUT_PORT_TYPE
regZ[16] <= regLO[16].DB_MAX_OUTPUT_PORT_TYPE
regZ[17] <= regLO[17].DB_MAX_OUTPUT_PORT_TYPE
regZ[18] <= regLO[18].DB_MAX_OUTPUT_PORT_TYPE
regZ[19] <= regLO[19].DB_MAX_OUTPUT_PORT_TYPE
regZ[20] <= regLO[20].DB_MAX_OUTPUT_PORT_TYPE
regZ[21] <= regLO[21].DB_MAX_OUTPUT_PORT_TYPE
regZ[22] <= regLO[22].DB_MAX_OUTPUT_PORT_TYPE
regZ[23] <= regLO[23].DB_MAX_OUTPUT_PORT_TYPE
regZ[24] <= regLO[24].DB_MAX_OUTPUT_PORT_TYPE
regZ[25] <= regLO[25].DB_MAX_OUTPUT_PORT_TYPE
regZ[26] <= regLO[26].DB_MAX_OUTPUT_PORT_TYPE
regZ[27] <= regLO[27].DB_MAX_OUTPUT_PORT_TYPE
regZ[28] <= regLO[28].DB_MAX_OUTPUT_PORT_TYPE
regZ[29] <= regLO[29].DB_MAX_OUTPUT_PORT_TYPE
regZ[30] <= regLO[30].DB_MAX_OUTPUT_PORT_TYPE
regZ[31] <= regLO[31].DB_MAX_OUTPUT_PORT_TYPE
regZ[32] <= regHI[0].DB_MAX_OUTPUT_PORT_TYPE
regZ[33] <= regHI[1].DB_MAX_OUTPUT_PORT_TYPE
regZ[34] <= regHI[2].DB_MAX_OUTPUT_PORT_TYPE
regZ[35] <= regHI[3].DB_MAX_OUTPUT_PORT_TYPE
regZ[36] <= regHI[4].DB_MAX_OUTPUT_PORT_TYPE
regZ[37] <= regHI[5].DB_MAX_OUTPUT_PORT_TYPE
regZ[38] <= regHI[6].DB_MAX_OUTPUT_PORT_TYPE
regZ[39] <= regHI[7].DB_MAX_OUTPUT_PORT_TYPE
regZ[40] <= regHI[8].DB_MAX_OUTPUT_PORT_TYPE
regZ[41] <= regHI[9].DB_MAX_OUTPUT_PORT_TYPE
regZ[42] <= regHI[10].DB_MAX_OUTPUT_PORT_TYPE
regZ[43] <= regHI[11].DB_MAX_OUTPUT_PORT_TYPE
regZ[44] <= regHI[12].DB_MAX_OUTPUT_PORT_TYPE
regZ[45] <= regHI[13].DB_MAX_OUTPUT_PORT_TYPE
regZ[46] <= regHI[14].DB_MAX_OUTPUT_PORT_TYPE
regZ[47] <= regHI[15].DB_MAX_OUTPUT_PORT_TYPE
regZ[48] <= regHI[16].DB_MAX_OUTPUT_PORT_TYPE
regZ[49] <= regHI[17].DB_MAX_OUTPUT_PORT_TYPE
regZ[50] <= regHI[18].DB_MAX_OUTPUT_PORT_TYPE
regZ[51] <= regHI[19].DB_MAX_OUTPUT_PORT_TYPE
regZ[52] <= regHI[20].DB_MAX_OUTPUT_PORT_TYPE
regZ[53] <= regHI[21].DB_MAX_OUTPUT_PORT_TYPE
regZ[54] <= regHI[22].DB_MAX_OUTPUT_PORT_TYPE
regZ[55] <= regHI[23].DB_MAX_OUTPUT_PORT_TYPE
regZ[56] <= regHI[24].DB_MAX_OUTPUT_PORT_TYPE
regZ[57] <= regHI[25].DB_MAX_OUTPUT_PORT_TYPE
regZ[58] <= regHI[26].DB_MAX_OUTPUT_PORT_TYPE
regZ[59] <= regHI[27].DB_MAX_OUTPUT_PORT_TYPE
regZ[60] <= regHI[28].DB_MAX_OUTPUT_PORT_TYPE
regZ[61] <= regHI[29].DB_MAX_OUTPUT_PORT_TYPE
regZ[62] <= regHI[30].DB_MAX_OUTPUT_PORT_TYPE
regZ[63] <= regHI[31].DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|left_shift:SHL
clk => clk.IN32
clr => clr.IN32
D[0] => D[0].IN1
D[1] => D[1].IN1
D[2] => D[2].IN1
D[3] => D[3].IN1
D[4] => D[4].IN1
D[5] => D[5].IN1
D[6] => D[6].IN1
D[7] => D[7].IN1
D[8] => D[8].IN1
D[9] => D[9].IN1
D[10] => D[10].IN1
D[11] => D[11].IN1
D[12] => D[12].IN1
D[13] => D[13].IN1
D[14] => D[14].IN1
D[15] => D[15].IN1
D[16] => D[16].IN1
D[17] => D[17].IN1
D[18] => D[18].IN1
D[19] => D[19].IN1
D[20] => D[20].IN1
D[21] => D[21].IN1
D[22] => D[22].IN1
D[23] => D[23].IN1
D[24] => D[24].IN1
D[25] => D[25].IN1
D[26] => D[26].IN1
D[27] => D[27].IN1
D[28] => D[28].IN1
D[29] => D[29].IN1
D[30] => D[30].IN1
D[31] => D[31].IN1
Q[0] <= <GND>
Q[1] <= dff_Q:b2v_inst35.Q
Q[2] <= dff_Q:b2v_inst38.Q
Q[3] <= dff_Q:b2v_inst39.Q
Q[4] <= dff_Q:b2v_inst40.Q
Q[5] <= dff_Q:b2v_inst41.Q
Q[6] <= dff_Q:b2v_inst42.Q
Q[7] <= dff_Q:b2v_inst43.Q
Q[8] <= dff_Q:b2v_inst44.Q
Q[9] <= dff_Q:b2v_inst45.Q
Q[10] <= dff_Q:b2v_inst48.Q
Q[11] <= dff_Q:b2v_inst49.Q
Q[12] <= dff_Q:b2v_inst50.Q
Q[13] <= dff_Q:b2v_inst51.Q
Q[14] <= dff_Q:b2v_inst52.Q
Q[15] <= dff_Q:b2v_inst53.Q
Q[16] <= dff_Q:b2v_inst54.Q
Q[17] <= dff_Q:b2v_inst55.Q
Q[18] <= dff_Q:b2v_inst56.Q
Q[19] <= dff_Q:b2v_inst57.Q
Q[20] <= dff_Q:b2v_inst58.Q
Q[21] <= dff_Q:b2v_inst59.Q
Q[22] <= dff_Q:b2v_inst60.Q
Q[23] <= dff_Q:b2v_inst61.Q
Q[24] <= dff_Q:b2v_inst63.Q
Q[25] <= dff_Q:b2v_inst64.Q
Q[26] <= dff_Q:b2v_inst65.Q
Q[27] <= dff_Q:b2v_inst66.Q
Q[28] <= dff_Q:b2v_inst67.Q
Q[29] <= dff_Q:b2v_inst68.Q
Q[30] <= dff_Q:b2v_inst69.Q
Q[31] <= dff_Q:b2v_inst70.Q


|ControlUnitBus|Bus:B|ALU:Logic|left_shift:SHL|dff_Q:b2v_inst35
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|left_shift:SHL|dff_Q:b2v_inst38
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|left_shift:SHL|dff_Q:b2v_inst39
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|left_shift:SHL|dff_Q:b2v_inst40
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|left_shift:SHL|dff_Q:b2v_inst41
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|left_shift:SHL|dff_Q:b2v_inst42
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|left_shift:SHL|dff_Q:b2v_inst43
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|left_shift:SHL|dff_Q:b2v_inst44
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|left_shift:SHL|dff_Q:b2v_inst45
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|left_shift:SHL|dff_Q:b2v_inst48
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|left_shift:SHL|dff_Q:b2v_inst49
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|left_shift:SHL|dff_Q:b2v_inst50
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|left_shift:SHL|dff_Q:b2v_inst51
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|left_shift:SHL|dff_Q:b2v_inst52
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|left_shift:SHL|dff_Q:b2v_inst53
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|left_shift:SHL|dff_Q:b2v_inst54
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|left_shift:SHL|dff_Q:b2v_inst55
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|left_shift:SHL|dff_Q:b2v_inst56
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|left_shift:SHL|dff_Q:b2v_inst57
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|left_shift:SHL|dff_Q:b2v_inst58
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|left_shift:SHL|dff_Q:b2v_inst59
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|left_shift:SHL|dff_Q:b2v_inst60
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|left_shift:SHL|dff_Q:b2v_inst61
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|left_shift:SHL|dff_Q:b2v_inst63
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|left_shift:SHL|dff_Q:b2v_inst64
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|left_shift:SHL|dff_Q:b2v_inst65
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|left_shift:SHL|dff_Q:b2v_inst66
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|left_shift:SHL|dff_Q:b2v_inst67
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|left_shift:SHL|dff_Q:b2v_inst68
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|left_shift:SHL|dff_Q:b2v_inst69
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|left_shift:SHL|dff_Q:b2v_inst70
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|left_shift:SHL|dff_Q:b2v_inst71
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|right_shift_combined:SHRL
clk => clk.IN32
clr => clr.IN32
select => select.IN1
D[0] => D[0].IN1
D[1] => D[1].IN1
D[2] => D[2].IN1
D[3] => D[3].IN1
D[4] => D[4].IN1
D[5] => D[5].IN1
D[6] => D[6].IN1
D[7] => D[7].IN1
D[8] => D[8].IN1
D[9] => D[9].IN1
D[10] => D[10].IN1
D[11] => D[11].IN1
D[12] => D[12].IN1
D[13] => D[13].IN1
D[14] => D[14].IN1
D[15] => D[15].IN1
D[16] => D[16].IN1
D[17] => D[17].IN1
D[18] => D[18].IN1
D[19] => D[19].IN1
D[20] => D[20].IN1
D[21] => D[21].IN1
D[22] => D[22].IN1
D[23] => D[23].IN1
D[24] => D[24].IN1
D[25] => D[25].IN1
D[26] => D[26].IN1
D[27] => D[27].IN1
D[28] => D[28].IN1
D[29] => D[29].IN1
D[30] => D[30].IN1
D[31] => D[31].IN2
Q[0] <= dff_Q:b2v_inst38.Q
Q[1] <= dff_Q:b2v_inst39.Q
Q[2] <= dff_Q:b2v_inst40.Q
Q[3] <= dff_Q:b2v_inst41.Q
Q[4] <= dff_Q:b2v_inst42.Q
Q[5] <= dff_Q:b2v_inst43.Q
Q[6] <= dff_Q:b2v_inst44.Q
Q[7] <= dff_Q:b2v_inst45.Q
Q[8] <= dff_Q:b2v_inst48.Q
Q[9] <= dff_Q:b2v_inst49.Q
Q[10] <= dff_Q:b2v_inst50.Q
Q[11] <= dff_Q:b2v_inst51.Q
Q[12] <= dff_Q:b2v_inst52.Q
Q[13] <= dff_Q:b2v_inst53.Q
Q[14] <= dff_Q:b2v_inst54.Q
Q[15] <= dff_Q:b2v_inst55.Q
Q[16] <= dff_Q:b2v_inst56.Q
Q[17] <= dff_Q:b2v_inst57.Q
Q[18] <= dff_Q:b2v_inst58.Q
Q[19] <= dff_Q:b2v_inst59.Q
Q[20] <= dff_Q:b2v_inst60.Q
Q[21] <= dff_Q:b2v_inst61.Q
Q[22] <= dff_Q:b2v_inst63.Q
Q[23] <= dff_Q:b2v_inst64.Q
Q[24] <= dff_Q:b2v_inst65.Q
Q[25] <= dff_Q:b2v_inst66.Q
Q[26] <= dff_Q:b2v_inst67.Q
Q[27] <= dff_Q:b2v_inst68.Q
Q[28] <= dff_Q:b2v_inst69.Q
Q[29] <= dff_Q:b2v_inst70.Q
Q[30] <= dff_Q:b2v_inst71.Q
Q[31] <= mux2_1:b2v_inst1.y


|ControlUnitBus|Bus:B|ALU:Logic|right_shift_combined:SHRL|mux2_1:b2v_inst1
a => SYNTHESIZED_WIRE_2.IN0
b => SYNTHESIZED_WIRE_1.IN0
s => SYNTHESIZED_WIRE_1.IN1
s => SYNTHESIZED_WIRE_2.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|right_shift_combined:SHRL|dff_Q:b2v_inst35
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|right_shift_combined:SHRL|dff_Q:b2v_inst38
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|right_shift_combined:SHRL|dff_Q:b2v_inst39
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|right_shift_combined:SHRL|dff_Q:b2v_inst40
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|right_shift_combined:SHRL|dff_Q:b2v_inst41
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|right_shift_combined:SHRL|dff_Q:b2v_inst42
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|right_shift_combined:SHRL|dff_Q:b2v_inst43
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|right_shift_combined:SHRL|dff_Q:b2v_inst44
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|right_shift_combined:SHRL|dff_Q:b2v_inst45
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|right_shift_combined:SHRL|dff_Q:b2v_inst48
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|right_shift_combined:SHRL|dff_Q:b2v_inst49
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|right_shift_combined:SHRL|dff_Q:b2v_inst50
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|right_shift_combined:SHRL|dff_Q:b2v_inst51
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|right_shift_combined:SHRL|dff_Q:b2v_inst52
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|right_shift_combined:SHRL|dff_Q:b2v_inst53
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|right_shift_combined:SHRL|dff_Q:b2v_inst54
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|right_shift_combined:SHRL|dff_Q:b2v_inst55
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|right_shift_combined:SHRL|dff_Q:b2v_inst56
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|right_shift_combined:SHRL|dff_Q:b2v_inst57
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|right_shift_combined:SHRL|dff_Q:b2v_inst58
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|right_shift_combined:SHRL|dff_Q:b2v_inst59
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|right_shift_combined:SHRL|dff_Q:b2v_inst60
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|right_shift_combined:SHRL|dff_Q:b2v_inst61
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|right_shift_combined:SHRL|dff_Q:b2v_inst63
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|right_shift_combined:SHRL|dff_Q:b2v_inst64
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|right_shift_combined:SHRL|dff_Q:b2v_inst65
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|right_shift_combined:SHRL|dff_Q:b2v_inst66
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|right_shift_combined:SHRL|dff_Q:b2v_inst67
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|right_shift_combined:SHRL|dff_Q:b2v_inst68
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|right_shift_combined:SHRL|dff_Q:b2v_inst69
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|right_shift_combined:SHRL|dff_Q:b2v_inst70
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|right_shift_combined:SHRL|dff_Q:b2v_inst71
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|right_shift_combined:SHRA
clk => clk.IN32
clr => clr.IN32
select => select.IN1
D[0] => D[0].IN1
D[1] => D[1].IN1
D[2] => D[2].IN1
D[3] => D[3].IN1
D[4] => D[4].IN1
D[5] => D[5].IN1
D[6] => D[6].IN1
D[7] => D[7].IN1
D[8] => D[8].IN1
D[9] => D[9].IN1
D[10] => D[10].IN1
D[11] => D[11].IN1
D[12] => D[12].IN1
D[13] => D[13].IN1
D[14] => D[14].IN1
D[15] => D[15].IN1
D[16] => D[16].IN1
D[17] => D[17].IN1
D[18] => D[18].IN1
D[19] => D[19].IN1
D[20] => D[20].IN1
D[21] => D[21].IN1
D[22] => D[22].IN1
D[23] => D[23].IN1
D[24] => D[24].IN1
D[25] => D[25].IN1
D[26] => D[26].IN1
D[27] => D[27].IN1
D[28] => D[28].IN1
D[29] => D[29].IN1
D[30] => D[30].IN1
D[31] => D[31].IN2
Q[0] <= dff_Q:b2v_inst38.Q
Q[1] <= dff_Q:b2v_inst39.Q
Q[2] <= dff_Q:b2v_inst40.Q
Q[3] <= dff_Q:b2v_inst41.Q
Q[4] <= dff_Q:b2v_inst42.Q
Q[5] <= dff_Q:b2v_inst43.Q
Q[6] <= dff_Q:b2v_inst44.Q
Q[7] <= dff_Q:b2v_inst45.Q
Q[8] <= dff_Q:b2v_inst48.Q
Q[9] <= dff_Q:b2v_inst49.Q
Q[10] <= dff_Q:b2v_inst50.Q
Q[11] <= dff_Q:b2v_inst51.Q
Q[12] <= dff_Q:b2v_inst52.Q
Q[13] <= dff_Q:b2v_inst53.Q
Q[14] <= dff_Q:b2v_inst54.Q
Q[15] <= dff_Q:b2v_inst55.Q
Q[16] <= dff_Q:b2v_inst56.Q
Q[17] <= dff_Q:b2v_inst57.Q
Q[18] <= dff_Q:b2v_inst58.Q
Q[19] <= dff_Q:b2v_inst59.Q
Q[20] <= dff_Q:b2v_inst60.Q
Q[21] <= dff_Q:b2v_inst61.Q
Q[22] <= dff_Q:b2v_inst63.Q
Q[23] <= dff_Q:b2v_inst64.Q
Q[24] <= dff_Q:b2v_inst65.Q
Q[25] <= dff_Q:b2v_inst66.Q
Q[26] <= dff_Q:b2v_inst67.Q
Q[27] <= dff_Q:b2v_inst68.Q
Q[28] <= dff_Q:b2v_inst69.Q
Q[29] <= dff_Q:b2v_inst70.Q
Q[30] <= dff_Q:b2v_inst71.Q
Q[31] <= mux2_1:b2v_inst1.y


|ControlUnitBus|Bus:B|ALU:Logic|right_shift_combined:SHRA|mux2_1:b2v_inst1
a => SYNTHESIZED_WIRE_2.IN0
b => SYNTHESIZED_WIRE_1.IN0
s => SYNTHESIZED_WIRE_1.IN1
s => SYNTHESIZED_WIRE_2.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|right_shift_combined:SHRA|dff_Q:b2v_inst35
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|right_shift_combined:SHRA|dff_Q:b2v_inst38
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|right_shift_combined:SHRA|dff_Q:b2v_inst39
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|right_shift_combined:SHRA|dff_Q:b2v_inst40
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|right_shift_combined:SHRA|dff_Q:b2v_inst41
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|right_shift_combined:SHRA|dff_Q:b2v_inst42
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|right_shift_combined:SHRA|dff_Q:b2v_inst43
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|right_shift_combined:SHRA|dff_Q:b2v_inst44
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|right_shift_combined:SHRA|dff_Q:b2v_inst45
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|right_shift_combined:SHRA|dff_Q:b2v_inst48
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|right_shift_combined:SHRA|dff_Q:b2v_inst49
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|right_shift_combined:SHRA|dff_Q:b2v_inst50
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|right_shift_combined:SHRA|dff_Q:b2v_inst51
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|right_shift_combined:SHRA|dff_Q:b2v_inst52
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|right_shift_combined:SHRA|dff_Q:b2v_inst53
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|right_shift_combined:SHRA|dff_Q:b2v_inst54
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|right_shift_combined:SHRA|dff_Q:b2v_inst55
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|right_shift_combined:SHRA|dff_Q:b2v_inst56
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|right_shift_combined:SHRA|dff_Q:b2v_inst57
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|right_shift_combined:SHRA|dff_Q:b2v_inst58
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|right_shift_combined:SHRA|dff_Q:b2v_inst59
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|right_shift_combined:SHRA|dff_Q:b2v_inst60
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|right_shift_combined:SHRA|dff_Q:b2v_inst61
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|right_shift_combined:SHRA|dff_Q:b2v_inst63
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|right_shift_combined:SHRA|dff_Q:b2v_inst64
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|right_shift_combined:SHRA|dff_Q:b2v_inst65
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|right_shift_combined:SHRA|dff_Q:b2v_inst66
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|right_shift_combined:SHRA|dff_Q:b2v_inst67
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|right_shift_combined:SHRA|dff_Q:b2v_inst68
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|right_shift_combined:SHRA|dff_Q:b2v_inst69
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|right_shift_combined:SHRA|dff_Q:b2v_inst70
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|right_shift_combined:SHRA|dff_Q:b2v_inst71
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|left_rotate:rotateL
clk => clk.IN32
clr => clr.IN32
D[0] => D[0].IN1
D[1] => D[1].IN1
D[2] => D[2].IN1
D[3] => D[3].IN1
D[4] => D[4].IN1
D[5] => D[5].IN1
D[6] => D[6].IN1
D[7] => D[7].IN1
D[8] => D[8].IN1
D[9] => D[9].IN1
D[10] => D[10].IN1
D[11] => D[11].IN1
D[12] => D[12].IN1
D[13] => D[13].IN1
D[14] => D[14].IN1
D[15] => D[15].IN1
D[16] => D[16].IN1
D[17] => D[17].IN1
D[18] => D[18].IN1
D[19] => D[19].IN1
D[20] => D[20].IN1
D[21] => D[21].IN1
D[22] => D[22].IN1
D[23] => D[23].IN1
D[24] => D[24].IN1
D[25] => D[25].IN1
D[26] => D[26].IN1
D[27] => D[27].IN1
D[28] => D[28].IN1
D[29] => D[29].IN1
D[30] => D[30].IN1
D[31] => D[31].IN1
Q[0] <= dff_Q:b2v_inst71.Q
Q[1] <= dff_Q:b2v_inst35.Q
Q[2] <= dff_Q:b2v_inst38.Q
Q[3] <= dff_Q:b2v_inst39.Q
Q[4] <= dff_Q:b2v_inst40.Q
Q[5] <= dff_Q:b2v_inst41.Q
Q[6] <= dff_Q:b2v_inst42.Q
Q[7] <= dff_Q:b2v_inst43.Q
Q[8] <= dff_Q:b2v_inst44.Q
Q[9] <= dff_Q:b2v_inst45.Q
Q[10] <= dff_Q:b2v_inst48.Q
Q[11] <= dff_Q:b2v_inst49.Q
Q[12] <= dff_Q:b2v_inst50.Q
Q[13] <= dff_Q:b2v_inst51.Q
Q[14] <= dff_Q:b2v_inst52.Q
Q[15] <= dff_Q:b2v_inst53.Q
Q[16] <= dff_Q:b2v_inst54.Q
Q[17] <= dff_Q:b2v_inst55.Q
Q[18] <= dff_Q:b2v_inst56.Q
Q[19] <= dff_Q:b2v_inst57.Q
Q[20] <= dff_Q:b2v_inst58.Q
Q[21] <= dff_Q:b2v_inst59.Q
Q[22] <= dff_Q:b2v_inst60.Q
Q[23] <= dff_Q:b2v_inst61.Q
Q[24] <= dff_Q:b2v_inst63.Q
Q[25] <= dff_Q:b2v_inst64.Q
Q[26] <= dff_Q:b2v_inst65.Q
Q[27] <= dff_Q:b2v_inst66.Q
Q[28] <= dff_Q:b2v_inst67.Q
Q[29] <= dff_Q:b2v_inst68.Q
Q[30] <= dff_Q:b2v_inst69.Q
Q[31] <= dff_Q:b2v_inst70.Q


|ControlUnitBus|Bus:B|ALU:Logic|left_rotate:rotateL|dff_Q:b2v_inst35
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|left_rotate:rotateL|dff_Q:b2v_inst38
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|left_rotate:rotateL|dff_Q:b2v_inst39
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|left_rotate:rotateL|dff_Q:b2v_inst40
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|left_rotate:rotateL|dff_Q:b2v_inst41
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|left_rotate:rotateL|dff_Q:b2v_inst42
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|left_rotate:rotateL|dff_Q:b2v_inst43
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|left_rotate:rotateL|dff_Q:b2v_inst44
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|left_rotate:rotateL|dff_Q:b2v_inst45
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|left_rotate:rotateL|dff_Q:b2v_inst48
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|left_rotate:rotateL|dff_Q:b2v_inst49
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|left_rotate:rotateL|dff_Q:b2v_inst50
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|left_rotate:rotateL|dff_Q:b2v_inst51
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|left_rotate:rotateL|dff_Q:b2v_inst52
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|left_rotate:rotateL|dff_Q:b2v_inst53
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|left_rotate:rotateL|dff_Q:b2v_inst54
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|left_rotate:rotateL|dff_Q:b2v_inst55
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|left_rotate:rotateL|dff_Q:b2v_inst56
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|left_rotate:rotateL|dff_Q:b2v_inst57
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|left_rotate:rotateL|dff_Q:b2v_inst58
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|left_rotate:rotateL|dff_Q:b2v_inst59
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|left_rotate:rotateL|dff_Q:b2v_inst60
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|left_rotate:rotateL|dff_Q:b2v_inst61
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|left_rotate:rotateL|dff_Q:b2v_inst63
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|left_rotate:rotateL|dff_Q:b2v_inst64
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|left_rotate:rotateL|dff_Q:b2v_inst65
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|left_rotate:rotateL|dff_Q:b2v_inst66
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|left_rotate:rotateL|dff_Q:b2v_inst67
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|left_rotate:rotateL|dff_Q:b2v_inst68
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|left_rotate:rotateL|dff_Q:b2v_inst69
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|left_rotate:rotateL|dff_Q:b2v_inst70
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|left_rotate:rotateL|dff_Q:b2v_inst71
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|right_rotate:rotateR
clk => clk.IN32
clr => clr.IN32
D[0] => D[0].IN1
D[1] => D[1].IN1
D[2] => D[2].IN1
D[3] => D[3].IN1
D[4] => D[4].IN1
D[5] => D[5].IN1
D[6] => D[6].IN1
D[7] => D[7].IN1
D[8] => D[8].IN1
D[9] => D[9].IN1
D[10] => D[10].IN1
D[11] => D[11].IN1
D[12] => D[12].IN1
D[13] => D[13].IN1
D[14] => D[14].IN1
D[15] => D[15].IN1
D[16] => D[16].IN1
D[17] => D[17].IN1
D[18] => D[18].IN1
D[19] => D[19].IN1
D[20] => D[20].IN1
D[21] => D[21].IN1
D[22] => D[22].IN1
D[23] => D[23].IN1
D[24] => D[24].IN1
D[25] => D[25].IN1
D[26] => D[26].IN1
D[27] => D[27].IN1
D[28] => D[28].IN1
D[29] => D[29].IN1
D[30] => D[30].IN1
D[31] => D[31].IN1
Q[0] <= dff_Q:b2v_inst38.Q
Q[1] <= dff_Q:b2v_inst39.Q
Q[2] <= dff_Q:b2v_inst40.Q
Q[3] <= dff_Q:b2v_inst41.Q
Q[4] <= dff_Q:b2v_inst42.Q
Q[5] <= dff_Q:b2v_inst43.Q
Q[6] <= dff_Q:b2v_inst44.Q
Q[7] <= dff_Q:b2v_inst45.Q
Q[8] <= dff_Q:b2v_inst48.Q
Q[9] <= dff_Q:b2v_inst49.Q
Q[10] <= dff_Q:b2v_inst50.Q
Q[11] <= dff_Q:b2v_inst51.Q
Q[12] <= dff_Q:b2v_inst52.Q
Q[13] <= dff_Q:b2v_inst53.Q
Q[14] <= dff_Q:b2v_inst54.Q
Q[15] <= dff_Q:b2v_inst55.Q
Q[16] <= dff_Q:b2v_inst56.Q
Q[17] <= dff_Q:b2v_inst57.Q
Q[18] <= dff_Q:b2v_inst58.Q
Q[19] <= dff_Q:b2v_inst59.Q
Q[20] <= dff_Q:b2v_inst60.Q
Q[21] <= dff_Q:b2v_inst61.Q
Q[22] <= dff_Q:b2v_inst63.Q
Q[23] <= dff_Q:b2v_inst64.Q
Q[24] <= dff_Q:b2v_inst65.Q
Q[25] <= dff_Q:b2v_inst66.Q
Q[26] <= dff_Q:b2v_inst67.Q
Q[27] <= dff_Q:b2v_inst68.Q
Q[28] <= dff_Q:b2v_inst69.Q
Q[29] <= dff_Q:b2v_inst70.Q
Q[30] <= dff_Q:b2v_inst71.Q
Q[31] <= dff_Q:b2v_inst35.Q


|ControlUnitBus|Bus:B|ALU:Logic|right_rotate:rotateR|dff_Q:b2v_inst35
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|right_rotate:rotateR|dff_Q:b2v_inst38
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|right_rotate:rotateR|dff_Q:b2v_inst39
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|right_rotate:rotateR|dff_Q:b2v_inst40
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|right_rotate:rotateR|dff_Q:b2v_inst41
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|right_rotate:rotateR|dff_Q:b2v_inst42
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|right_rotate:rotateR|dff_Q:b2v_inst43
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|right_rotate:rotateR|dff_Q:b2v_inst44
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|right_rotate:rotateR|dff_Q:b2v_inst45
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|right_rotate:rotateR|dff_Q:b2v_inst48
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|right_rotate:rotateR|dff_Q:b2v_inst49
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|right_rotate:rotateR|dff_Q:b2v_inst50
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|right_rotate:rotateR|dff_Q:b2v_inst51
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|right_rotate:rotateR|dff_Q:b2v_inst52
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|right_rotate:rotateR|dff_Q:b2v_inst53
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|right_rotate:rotateR|dff_Q:b2v_inst54
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|right_rotate:rotateR|dff_Q:b2v_inst55
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|right_rotate:rotateR|dff_Q:b2v_inst56
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|right_rotate:rotateR|dff_Q:b2v_inst57
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|right_rotate:rotateR|dff_Q:b2v_inst58
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|right_rotate:rotateR|dff_Q:b2v_inst59
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|right_rotate:rotateR|dff_Q:b2v_inst60
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|right_rotate:rotateR|dff_Q:b2v_inst61
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|right_rotate:rotateR|dff_Q:b2v_inst63
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|right_rotate:rotateR|dff_Q:b2v_inst64
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|right_rotate:rotateR|dff_Q:b2v_inst65
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|right_rotate:rotateR|dff_Q:b2v_inst66
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|right_rotate:rotateR|dff_Q:b2v_inst67
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|right_rotate:rotateR|dff_Q:b2v_inst68
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|right_rotate:rotateR|dff_Q:b2v_inst69
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|right_rotate:rotateR|dff_Q:b2v_inst70
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|right_rotate:rotateR|dff_Q:b2v_inst71
D => SYNTHESIZED_WIRE_1.IN0
D => SYNTHESIZED_WIRE_3.IN0
clk => SYNTHESIZED_WIRE_1.IN1
clk => SYNTHESIZED_WIRE_3.IN1
clr => SYNTHESIZED_WIRE_0.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|logical_and:log_and
A[0] => C_ALTERA_SYNTHESIZED.IN0
A[1] => C_ALTERA_SYNTHESIZED.IN0
A[2] => C_ALTERA_SYNTHESIZED.IN0
A[3] => C_ALTERA_SYNTHESIZED.IN0
A[4] => C_ALTERA_SYNTHESIZED.IN0
A[5] => C_ALTERA_SYNTHESIZED.IN0
A[6] => C_ALTERA_SYNTHESIZED.IN0
A[7] => C_ALTERA_SYNTHESIZED.IN0
A[8] => C_ALTERA_SYNTHESIZED.IN0
A[9] => C_ALTERA_SYNTHESIZED.IN0
A[10] => C_ALTERA_SYNTHESIZED.IN0
A[11] => C_ALTERA_SYNTHESIZED.IN0
A[12] => C_ALTERA_SYNTHESIZED.IN0
A[13] => C_ALTERA_SYNTHESIZED.IN0
A[14] => C_ALTERA_SYNTHESIZED.IN0
A[15] => C_ALTERA_SYNTHESIZED.IN0
A[16] => C_ALTERA_SYNTHESIZED.IN0
A[17] => C_ALTERA_SYNTHESIZED.IN0
A[18] => C_ALTERA_SYNTHESIZED.IN0
A[19] => C_ALTERA_SYNTHESIZED.IN0
A[20] => C_ALTERA_SYNTHESIZED.IN0
A[21] => C_ALTERA_SYNTHESIZED.IN0
A[22] => C_ALTERA_SYNTHESIZED.IN0
A[23] => C_ALTERA_SYNTHESIZED.IN0
A[24] => C_ALTERA_SYNTHESIZED.IN0
A[25] => C_ALTERA_SYNTHESIZED.IN0
A[26] => C_ALTERA_SYNTHESIZED.IN0
A[27] => C_ALTERA_SYNTHESIZED.IN0
A[28] => C_ALTERA_SYNTHESIZED.IN0
A[29] => C_ALTERA_SYNTHESIZED.IN0
A[30] => C_ALTERA_SYNTHESIZED.IN0
A[31] => C_ALTERA_SYNTHESIZED.IN0
B[0] => C_ALTERA_SYNTHESIZED.IN1
B[1] => C_ALTERA_SYNTHESIZED.IN1
B[2] => C_ALTERA_SYNTHESIZED.IN1
B[3] => C_ALTERA_SYNTHESIZED.IN1
B[4] => C_ALTERA_SYNTHESIZED.IN1
B[5] => C_ALTERA_SYNTHESIZED.IN1
B[6] => C_ALTERA_SYNTHESIZED.IN1
B[7] => C_ALTERA_SYNTHESIZED.IN1
B[8] => C_ALTERA_SYNTHESIZED.IN1
B[9] => C_ALTERA_SYNTHESIZED.IN1
B[10] => C_ALTERA_SYNTHESIZED.IN1
B[11] => C_ALTERA_SYNTHESIZED.IN1
B[12] => C_ALTERA_SYNTHESIZED.IN1
B[13] => C_ALTERA_SYNTHESIZED.IN1
B[14] => C_ALTERA_SYNTHESIZED.IN1
B[15] => C_ALTERA_SYNTHESIZED.IN1
B[16] => C_ALTERA_SYNTHESIZED.IN1
B[17] => C_ALTERA_SYNTHESIZED.IN1
B[18] => C_ALTERA_SYNTHESIZED.IN1
B[19] => C_ALTERA_SYNTHESIZED.IN1
B[20] => C_ALTERA_SYNTHESIZED.IN1
B[21] => C_ALTERA_SYNTHESIZED.IN1
B[22] => C_ALTERA_SYNTHESIZED.IN1
B[23] => C_ALTERA_SYNTHESIZED.IN1
B[24] => C_ALTERA_SYNTHESIZED.IN1
B[25] => C_ALTERA_SYNTHESIZED.IN1
B[26] => C_ALTERA_SYNTHESIZED.IN1
B[27] => C_ALTERA_SYNTHESIZED.IN1
B[28] => C_ALTERA_SYNTHESIZED.IN1
B[29] => C_ALTERA_SYNTHESIZED.IN1
B[30] => C_ALTERA_SYNTHESIZED.IN1
B[31] => C_ALTERA_SYNTHESIZED.IN1
C[0] <= C_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
C[1] <= C_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
C[2] <= C_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
C[3] <= C_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
C[4] <= C_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
C[5] <= C_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
C[6] <= C_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
C[7] <= C_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
C[8] <= C_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
C[9] <= C_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
C[10] <= C_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
C[11] <= C_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
C[12] <= C_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
C[13] <= C_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
C[14] <= C_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
C[15] <= C_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
C[16] <= C_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
C[17] <= C_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
C[18] <= C_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
C[19] <= C_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
C[20] <= C_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
C[21] <= C_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
C[22] <= C_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
C[23] <= C_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
C[24] <= C_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
C[25] <= C_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
C[26] <= C_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
C[27] <= C_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
C[28] <= C_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
C[29] <= C_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
C[30] <= C_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
C[31] <= C_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|logical_or:log_or
A[0] => C_ALTERA_SYNTHESIZED.IN0
A[1] => C_ALTERA_SYNTHESIZED.IN0
A[2] => C_ALTERA_SYNTHESIZED.IN0
A[3] => C_ALTERA_SYNTHESIZED.IN0
A[4] => C_ALTERA_SYNTHESIZED.IN0
A[5] => C_ALTERA_SYNTHESIZED.IN0
A[6] => C_ALTERA_SYNTHESIZED.IN0
A[7] => C_ALTERA_SYNTHESIZED.IN0
A[8] => C_ALTERA_SYNTHESIZED.IN0
A[9] => C_ALTERA_SYNTHESIZED.IN0
A[10] => C_ALTERA_SYNTHESIZED.IN0
A[11] => C_ALTERA_SYNTHESIZED.IN0
A[12] => C_ALTERA_SYNTHESIZED.IN0
A[13] => C_ALTERA_SYNTHESIZED.IN0
A[14] => C_ALTERA_SYNTHESIZED.IN0
A[15] => C_ALTERA_SYNTHESIZED.IN0
A[16] => C_ALTERA_SYNTHESIZED.IN0
A[17] => C_ALTERA_SYNTHESIZED.IN0
A[18] => C_ALTERA_SYNTHESIZED.IN0
A[19] => C_ALTERA_SYNTHESIZED.IN0
A[20] => C_ALTERA_SYNTHESIZED.IN0
A[21] => C_ALTERA_SYNTHESIZED.IN0
A[22] => C_ALTERA_SYNTHESIZED.IN0
A[23] => C_ALTERA_SYNTHESIZED.IN0
A[24] => C_ALTERA_SYNTHESIZED.IN0
A[25] => C_ALTERA_SYNTHESIZED.IN0
A[26] => C_ALTERA_SYNTHESIZED.IN0
A[27] => C_ALTERA_SYNTHESIZED.IN0
A[28] => C_ALTERA_SYNTHESIZED.IN0
A[29] => C_ALTERA_SYNTHESIZED.IN0
A[30] => C_ALTERA_SYNTHESIZED.IN0
A[31] => C_ALTERA_SYNTHESIZED.IN0
B[0] => C_ALTERA_SYNTHESIZED.IN1
B[1] => C_ALTERA_SYNTHESIZED.IN1
B[2] => C_ALTERA_SYNTHESIZED.IN1
B[3] => C_ALTERA_SYNTHESIZED.IN1
B[4] => C_ALTERA_SYNTHESIZED.IN1
B[5] => C_ALTERA_SYNTHESIZED.IN1
B[6] => C_ALTERA_SYNTHESIZED.IN1
B[7] => C_ALTERA_SYNTHESIZED.IN1
B[8] => C_ALTERA_SYNTHESIZED.IN1
B[9] => C_ALTERA_SYNTHESIZED.IN1
B[10] => C_ALTERA_SYNTHESIZED.IN1
B[11] => C_ALTERA_SYNTHESIZED.IN1
B[12] => C_ALTERA_SYNTHESIZED.IN1
B[13] => C_ALTERA_SYNTHESIZED.IN1
B[14] => C_ALTERA_SYNTHESIZED.IN1
B[15] => C_ALTERA_SYNTHESIZED.IN1
B[16] => C_ALTERA_SYNTHESIZED.IN1
B[17] => C_ALTERA_SYNTHESIZED.IN1
B[18] => C_ALTERA_SYNTHESIZED.IN1
B[19] => C_ALTERA_SYNTHESIZED.IN1
B[20] => C_ALTERA_SYNTHESIZED.IN1
B[21] => C_ALTERA_SYNTHESIZED.IN1
B[22] => C_ALTERA_SYNTHESIZED.IN1
B[23] => C_ALTERA_SYNTHESIZED.IN1
B[24] => C_ALTERA_SYNTHESIZED.IN1
B[25] => C_ALTERA_SYNTHESIZED.IN1
B[26] => C_ALTERA_SYNTHESIZED.IN1
B[27] => C_ALTERA_SYNTHESIZED.IN1
B[28] => C_ALTERA_SYNTHESIZED.IN1
B[29] => C_ALTERA_SYNTHESIZED.IN1
B[30] => C_ALTERA_SYNTHESIZED.IN1
B[31] => C_ALTERA_SYNTHESIZED.IN1
C[0] <= C_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
C[1] <= C_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
C[2] <= C_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
C[3] <= C_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
C[4] <= C_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
C[5] <= C_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
C[6] <= C_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
C[7] <= C_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
C[8] <= C_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
C[9] <= C_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
C[10] <= C_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
C[11] <= C_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
C[12] <= C_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
C[13] <= C_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
C[14] <= C_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
C[15] <= C_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
C[16] <= C_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
C[17] <= C_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
C[18] <= C_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
C[19] <= C_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
C[20] <= C_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
C[21] <= C_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
C[22] <= C_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
C[23] <= C_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
C[24] <= C_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
C[25] <= C_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
C[26] <= C_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
C[27] <= C_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
C[28] <= C_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
C[29] <= C_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
C[30] <= C_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
C[31] <= C_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|NotOperation:operationNot
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
d[24] => q[24].DATAIN
d[25] => q[25].DATAIN
d[26] => q[26].DATAIN
d[27] => q[27].DATAIN
d[28] => q[28].DATAIN
d[29] => q[29].DATAIN
d[30] => q[30].DATAIN
d[31] => q[31].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= d[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= d[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= d[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= d[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= d[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= d[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= d[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= d[31].DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|twoCompliment:neg
d[0] => Add0.IN64
d[1] => Add0.IN63
d[2] => Add0.IN62
d[3] => Add0.IN61
d[4] => Add0.IN60
d[5] => Add0.IN59
d[6] => Add0.IN58
d[7] => Add0.IN57
d[8] => Add0.IN56
d[9] => Add0.IN55
d[10] => Add0.IN54
d[11] => Add0.IN53
d[12] => Add0.IN52
d[13] => Add0.IN51
d[14] => Add0.IN50
d[15] => Add0.IN49
d[16] => Add0.IN48
d[17] => Add0.IN47
d[18] => Add0.IN46
d[19] => Add0.IN45
d[20] => Add0.IN44
d[21] => Add0.IN43
d[22] => Add0.IN42
d[23] => Add0.IN41
d[24] => Add0.IN40
d[25] => Add0.IN39
d[26] => Add0.IN38
d[27] => Add0.IN37
d[28] => Add0.IN36
d[29] => Add0.IN35
d[30] => Add0.IN34
d[31] => Add0.IN33
q[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|Hierarchical_CLA:add
Select => Select.IN1
x[0] => x[0].IN1
x[1] => x[1].IN1
x[2] => x[2].IN1
x[3] => x[3].IN1
x[4] => x[4].IN1
x[5] => x[5].IN1
x[6] => x[6].IN1
x[7] => x[7].IN1
x[8] => x[8].IN1
x[9] => x[9].IN1
x[10] => x[10].IN1
x[11] => x[11].IN1
x[12] => x[12].IN1
x[13] => x[13].IN1
x[14] => x[14].IN1
x[15] => x[15].IN1
x[16] => x[16].IN1
x[17] => x[17].IN1
x[18] => x[18].IN1
x[19] => x[19].IN1
x[20] => x[20].IN1
x[21] => x[21].IN1
x[22] => x[22].IN1
x[23] => x[23].IN1
x[24] => x[24].IN1
x[25] => x[25].IN1
x[26] => x[26].IN1
x[27] => x[27].IN1
x[28] => x[28].IN1
x[29] => x[29].IN1
x[30] => x[30].IN1
x[31] => x[31].IN1
y[0] => SYNTHESIZED_WIRE_19.IN0
y[1] => SYNTHESIZED_WIRE_20.IN0
y[2] => SYNTHESIZED_WIRE_21.IN0
y[3] => SYNTHESIZED_WIRE_22.IN0
y[4] => SYNTHESIZED_WIRE_23.IN0
y[5] => SYNTHESIZED_WIRE_24.IN0
y[6] => SYNTHESIZED_WIRE_25.IN0
y[7] => SYNTHESIZED_WIRE_26.IN0
y[8] => SYNTHESIZED_WIRE_2.IN0
y[9] => SYNTHESIZED_WIRE_3.IN0
y[10] => SYNTHESIZED_WIRE_4.IN0
y[11] => SYNTHESIZED_WIRE_5.IN0
y[12] => SYNTHESIZED_WIRE_6.IN0
y[13] => SYNTHESIZED_WIRE_7.IN0
y[14] => SYNTHESIZED_WIRE_8.IN0
y[15] => SYNTHESIZED_WIRE_9.IN0
y[16] => SYNTHESIZED_WIRE_11.IN0
y[17] => SYNTHESIZED_WIRE_12.IN0
y[18] => SYNTHESIZED_WIRE_13.IN0
y[19] => SYNTHESIZED_WIRE_14.IN0
y[20] => SYNTHESIZED_WIRE_15.IN0
y[21] => SYNTHESIZED_WIRE_16.IN0
y[22] => SYNTHESIZED_WIRE_17.IN0
y[23] => SYNTHESIZED_WIRE_18.IN0
y[24] => SYNTHESIZED_WIRE_28.IN0
y[25] => SYNTHESIZED_WIRE_29.IN0
y[26] => SYNTHESIZED_WIRE_30.IN0
y[27] => SYNTHESIZED_WIRE_31.IN0
y[28] => SYNTHESIZED_WIRE_32.IN0
y[29] => SYNTHESIZED_WIRE_33.IN0
y[30] => SYNTHESIZED_WIRE_34.IN0
y[31] => SYNTHESIZED_WIRE_35.IN0
C_out <= C_out.DB_MAX_OUTPUT_PORT_TYPE
S[0] <= CLA_8inputs_updated:b2v_inst4.S0
S[1] <= CLA_8inputs_updated:b2v_inst4.S1
S[2] <= CLA_8inputs_updated:b2v_inst4.S2
S[3] <= CLA_8inputs_updated:b2v_inst4.S3
S[4] <= CLA_8inputs_updated:b2v_inst4.S4
S[5] <= CLA_8inputs_updated:b2v_inst4.S5
S[6] <= CLA_8inputs_updated:b2v_inst4.S6
S[7] <= CLA_8inputs_updated:b2v_inst4.S7
S[8] <= CLA_8inputs_updated:b2v_inst38.S0
S[9] <= CLA_8inputs_updated:b2v_inst38.S1
S[10] <= CLA_8inputs_updated:b2v_inst38.S2
S[11] <= CLA_8inputs_updated:b2v_inst38.S3
S[12] <= CLA_8inputs_updated:b2v_inst38.S4
S[13] <= CLA_8inputs_updated:b2v_inst38.S5
S[14] <= CLA_8inputs_updated:b2v_inst38.S6
S[15] <= CLA_8inputs_updated:b2v_inst38.S7
S[16] <= CLA_8inputs_updated:b2v_inst39.S0
S[17] <= CLA_8inputs_updated:b2v_inst39.S1
S[18] <= CLA_8inputs_updated:b2v_inst39.S2
S[19] <= CLA_8inputs_updated:b2v_inst39.S3
S[20] <= CLA_8inputs_updated:b2v_inst39.S4
S[21] <= CLA_8inputs_updated:b2v_inst39.S5
S[22] <= CLA_8inputs_updated:b2v_inst39.S6
S[23] <= CLA_8inputs_updated:b2v_inst39.S7
S[24] <= CLA_8inputs_updated:b2v_inst40.S0
S[25] <= CLA_8inputs_updated:b2v_inst40.S1
S[26] <= CLA_8inputs_updated:b2v_inst40.S2
S[27] <= CLA_8inputs_updated:b2v_inst40.S3
S[28] <= CLA_8inputs_updated:b2v_inst40.S4
S[29] <= CLA_8inputs_updated:b2v_inst40.S5
S[30] <= CLA_8inputs_updated:b2v_inst40.S6
S[31] <= CLA_8inputs_updated:b2v_inst40.S7


|ControlUnitBus|Bus:B|ALU:Logic|Hierarchical_CLA:add|CLA_8inputs_updated:b2v_inst38
x0 => x0.IN1
y0 => y0.IN1
x1 => x1.IN1
y1 => y1.IN1
x2 => x2.IN1
y2 => y2.IN1
y3 => y3.IN1
x3 => x3.IN1
x4 => x4.IN1
y4 => y4.IN1
x5 => x5.IN1
y5 => y5.IN1
y6 => y6.IN1
x6 => x6.IN1
x7 => x7.IN1
y7 => y7.IN1
c_in => SYNTHESIZED_WIRE_10.IN1
c_in => S0.IN1
c_in => SYNTHESIZED_WIRE_21.IN1
c_in => SYNTHESIZED_WIRE_30.IN1
c_in => SYNTHESIZED_WIRE_38.IN1
c_in => SYNTHESIZED_WIRE_46.IN1
c_in => SYNTHESIZED_WIRE_57.IN1
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE
S7 <= S7.DB_MAX_OUTPUT_PORT_TYPE
S6 <= S6.DB_MAX_OUTPUT_PORT_TYPE
S5 <= S5.DB_MAX_OUTPUT_PORT_TYPE
S4 <= S4.DB_MAX_OUTPUT_PORT_TYPE
S3 <= S3.DB_MAX_OUTPUT_PORT_TYPE
S2 <= S2.DB_MAX_OUTPUT_PORT_TYPE
S1 <= S1.DB_MAX_OUTPUT_PORT_TYPE
S0 <= S0.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|Hierarchical_CLA:add|CLA_8inputs_updated:b2v_inst38|P_G_block:b2v_inst
xi => Gi.IN0
xi => Pi.IN0
yi => Gi.IN1
yi => Pi.IN1
Gi <= Gi.DB_MAX_OUTPUT_PORT_TYPE
Pi <= Pi.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|Hierarchical_CLA:add|CLA_8inputs_updated:b2v_inst38|P_G_block:b2v_inst35
xi => Gi.IN0
xi => Pi.IN0
yi => Gi.IN1
yi => Pi.IN1
Gi <= Gi.DB_MAX_OUTPUT_PORT_TYPE
Pi <= Pi.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|Hierarchical_CLA:add|CLA_8inputs_updated:b2v_inst38|P_G_block:b2v_inst36
xi => Gi.IN0
xi => Pi.IN0
yi => Gi.IN1
yi => Pi.IN1
Gi <= Gi.DB_MAX_OUTPUT_PORT_TYPE
Pi <= Pi.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|Hierarchical_CLA:add|CLA_8inputs_updated:b2v_inst38|P_G_block:b2v_inst37
xi => Gi.IN0
xi => Pi.IN0
yi => Gi.IN1
yi => Pi.IN1
Gi <= Gi.DB_MAX_OUTPUT_PORT_TYPE
Pi <= Pi.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|Hierarchical_CLA:add|CLA_8inputs_updated:b2v_inst38|P_G_block:b2v_inst38
xi => Gi.IN0
xi => Pi.IN0
yi => Gi.IN1
yi => Pi.IN1
Gi <= Gi.DB_MAX_OUTPUT_PORT_TYPE
Pi <= Pi.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|Hierarchical_CLA:add|CLA_8inputs_updated:b2v_inst38|P_G_block:b2v_inst39
xi => Gi.IN0
xi => Pi.IN0
yi => Gi.IN1
yi => Pi.IN1
Gi <= Gi.DB_MAX_OUTPUT_PORT_TYPE
Pi <= Pi.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|Hierarchical_CLA:add|CLA_8inputs_updated:b2v_inst38|P_G_block:b2v_inst40
xi => Gi.IN0
xi => Pi.IN0
yi => Gi.IN1
yi => Pi.IN1
Gi <= Gi.DB_MAX_OUTPUT_PORT_TYPE
Pi <= Pi.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|Hierarchical_CLA:add|CLA_8inputs_updated:b2v_inst38|P_G_block:b2v_inst41
xi => Gi.IN0
xi => Pi.IN0
yi => Gi.IN1
yi => Pi.IN1
Gi <= Gi.DB_MAX_OUTPUT_PORT_TYPE
Pi <= Pi.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|Hierarchical_CLA:add|CLA_8inputs_updated:b2v_inst39
x0 => x0.IN1
y0 => y0.IN1
x1 => x1.IN1
y1 => y1.IN1
x2 => x2.IN1
y2 => y2.IN1
y3 => y3.IN1
x3 => x3.IN1
x4 => x4.IN1
y4 => y4.IN1
x5 => x5.IN1
y5 => y5.IN1
y6 => y6.IN1
x6 => x6.IN1
x7 => x7.IN1
y7 => y7.IN1
c_in => SYNTHESIZED_WIRE_10.IN1
c_in => S0.IN1
c_in => SYNTHESIZED_WIRE_21.IN1
c_in => SYNTHESIZED_WIRE_30.IN1
c_in => SYNTHESIZED_WIRE_38.IN1
c_in => SYNTHESIZED_WIRE_46.IN1
c_in => SYNTHESIZED_WIRE_57.IN1
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE
S7 <= S7.DB_MAX_OUTPUT_PORT_TYPE
S6 <= S6.DB_MAX_OUTPUT_PORT_TYPE
S5 <= S5.DB_MAX_OUTPUT_PORT_TYPE
S4 <= S4.DB_MAX_OUTPUT_PORT_TYPE
S3 <= S3.DB_MAX_OUTPUT_PORT_TYPE
S2 <= S2.DB_MAX_OUTPUT_PORT_TYPE
S1 <= S1.DB_MAX_OUTPUT_PORT_TYPE
S0 <= S0.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|Hierarchical_CLA:add|CLA_8inputs_updated:b2v_inst39|P_G_block:b2v_inst
xi => Gi.IN0
xi => Pi.IN0
yi => Gi.IN1
yi => Pi.IN1
Gi <= Gi.DB_MAX_OUTPUT_PORT_TYPE
Pi <= Pi.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|Hierarchical_CLA:add|CLA_8inputs_updated:b2v_inst39|P_G_block:b2v_inst35
xi => Gi.IN0
xi => Pi.IN0
yi => Gi.IN1
yi => Pi.IN1
Gi <= Gi.DB_MAX_OUTPUT_PORT_TYPE
Pi <= Pi.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|Hierarchical_CLA:add|CLA_8inputs_updated:b2v_inst39|P_G_block:b2v_inst36
xi => Gi.IN0
xi => Pi.IN0
yi => Gi.IN1
yi => Pi.IN1
Gi <= Gi.DB_MAX_OUTPUT_PORT_TYPE
Pi <= Pi.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|Hierarchical_CLA:add|CLA_8inputs_updated:b2v_inst39|P_G_block:b2v_inst37
xi => Gi.IN0
xi => Pi.IN0
yi => Gi.IN1
yi => Pi.IN1
Gi <= Gi.DB_MAX_OUTPUT_PORT_TYPE
Pi <= Pi.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|Hierarchical_CLA:add|CLA_8inputs_updated:b2v_inst39|P_G_block:b2v_inst38
xi => Gi.IN0
xi => Pi.IN0
yi => Gi.IN1
yi => Pi.IN1
Gi <= Gi.DB_MAX_OUTPUT_PORT_TYPE
Pi <= Pi.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|Hierarchical_CLA:add|CLA_8inputs_updated:b2v_inst39|P_G_block:b2v_inst39
xi => Gi.IN0
xi => Pi.IN0
yi => Gi.IN1
yi => Pi.IN1
Gi <= Gi.DB_MAX_OUTPUT_PORT_TYPE
Pi <= Pi.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|Hierarchical_CLA:add|CLA_8inputs_updated:b2v_inst39|P_G_block:b2v_inst40
xi => Gi.IN0
xi => Pi.IN0
yi => Gi.IN1
yi => Pi.IN1
Gi <= Gi.DB_MAX_OUTPUT_PORT_TYPE
Pi <= Pi.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|Hierarchical_CLA:add|CLA_8inputs_updated:b2v_inst39|P_G_block:b2v_inst41
xi => Gi.IN0
xi => Pi.IN0
yi => Gi.IN1
yi => Pi.IN1
Gi <= Gi.DB_MAX_OUTPUT_PORT_TYPE
Pi <= Pi.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|Hierarchical_CLA:add|CLA_8inputs_updated:b2v_inst4
x0 => x0.IN1
y0 => y0.IN1
x1 => x1.IN1
y1 => y1.IN1
x2 => x2.IN1
y2 => y2.IN1
y3 => y3.IN1
x3 => x3.IN1
x4 => x4.IN1
y4 => y4.IN1
x5 => x5.IN1
y5 => y5.IN1
y6 => y6.IN1
x6 => x6.IN1
x7 => x7.IN1
y7 => y7.IN1
c_in => SYNTHESIZED_WIRE_10.IN1
c_in => S0.IN1
c_in => SYNTHESIZED_WIRE_21.IN1
c_in => SYNTHESIZED_WIRE_30.IN1
c_in => SYNTHESIZED_WIRE_38.IN1
c_in => SYNTHESIZED_WIRE_46.IN1
c_in => SYNTHESIZED_WIRE_57.IN1
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE
S7 <= S7.DB_MAX_OUTPUT_PORT_TYPE
S6 <= S6.DB_MAX_OUTPUT_PORT_TYPE
S5 <= S5.DB_MAX_OUTPUT_PORT_TYPE
S4 <= S4.DB_MAX_OUTPUT_PORT_TYPE
S3 <= S3.DB_MAX_OUTPUT_PORT_TYPE
S2 <= S2.DB_MAX_OUTPUT_PORT_TYPE
S1 <= S1.DB_MAX_OUTPUT_PORT_TYPE
S0 <= S0.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|Hierarchical_CLA:add|CLA_8inputs_updated:b2v_inst4|P_G_block:b2v_inst
xi => Gi.IN0
xi => Pi.IN0
yi => Gi.IN1
yi => Pi.IN1
Gi <= Gi.DB_MAX_OUTPUT_PORT_TYPE
Pi <= Pi.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|Hierarchical_CLA:add|CLA_8inputs_updated:b2v_inst4|P_G_block:b2v_inst35
xi => Gi.IN0
xi => Pi.IN0
yi => Gi.IN1
yi => Pi.IN1
Gi <= Gi.DB_MAX_OUTPUT_PORT_TYPE
Pi <= Pi.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|Hierarchical_CLA:add|CLA_8inputs_updated:b2v_inst4|P_G_block:b2v_inst36
xi => Gi.IN0
xi => Pi.IN0
yi => Gi.IN1
yi => Pi.IN1
Gi <= Gi.DB_MAX_OUTPUT_PORT_TYPE
Pi <= Pi.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|Hierarchical_CLA:add|CLA_8inputs_updated:b2v_inst4|P_G_block:b2v_inst37
xi => Gi.IN0
xi => Pi.IN0
yi => Gi.IN1
yi => Pi.IN1
Gi <= Gi.DB_MAX_OUTPUT_PORT_TYPE
Pi <= Pi.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|Hierarchical_CLA:add|CLA_8inputs_updated:b2v_inst4|P_G_block:b2v_inst38
xi => Gi.IN0
xi => Pi.IN0
yi => Gi.IN1
yi => Pi.IN1
Gi <= Gi.DB_MAX_OUTPUT_PORT_TYPE
Pi <= Pi.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|Hierarchical_CLA:add|CLA_8inputs_updated:b2v_inst4|P_G_block:b2v_inst39
xi => Gi.IN0
xi => Pi.IN0
yi => Gi.IN1
yi => Pi.IN1
Gi <= Gi.DB_MAX_OUTPUT_PORT_TYPE
Pi <= Pi.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|Hierarchical_CLA:add|CLA_8inputs_updated:b2v_inst4|P_G_block:b2v_inst40
xi => Gi.IN0
xi => Pi.IN0
yi => Gi.IN1
yi => Pi.IN1
Gi <= Gi.DB_MAX_OUTPUT_PORT_TYPE
Pi <= Pi.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|Hierarchical_CLA:add|CLA_8inputs_updated:b2v_inst4|P_G_block:b2v_inst41
xi => Gi.IN0
xi => Pi.IN0
yi => Gi.IN1
yi => Pi.IN1
Gi <= Gi.DB_MAX_OUTPUT_PORT_TYPE
Pi <= Pi.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|Hierarchical_CLA:add|CLA_8inputs_updated:b2v_inst40
x0 => x0.IN1
y0 => y0.IN1
x1 => x1.IN1
y1 => y1.IN1
x2 => x2.IN1
y2 => y2.IN1
y3 => y3.IN1
x3 => x3.IN1
x4 => x4.IN1
y4 => y4.IN1
x5 => x5.IN1
y5 => y5.IN1
y6 => y6.IN1
x6 => x6.IN1
x7 => x7.IN1
y7 => y7.IN1
c_in => SYNTHESIZED_WIRE_10.IN1
c_in => S0.IN1
c_in => SYNTHESIZED_WIRE_21.IN1
c_in => SYNTHESIZED_WIRE_30.IN1
c_in => SYNTHESIZED_WIRE_38.IN1
c_in => SYNTHESIZED_WIRE_46.IN1
c_in => SYNTHESIZED_WIRE_57.IN1
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE
S7 <= S7.DB_MAX_OUTPUT_PORT_TYPE
S6 <= S6.DB_MAX_OUTPUT_PORT_TYPE
S5 <= S5.DB_MAX_OUTPUT_PORT_TYPE
S4 <= S4.DB_MAX_OUTPUT_PORT_TYPE
S3 <= S3.DB_MAX_OUTPUT_PORT_TYPE
S2 <= S2.DB_MAX_OUTPUT_PORT_TYPE
S1 <= S1.DB_MAX_OUTPUT_PORT_TYPE
S0 <= S0.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|Hierarchical_CLA:add|CLA_8inputs_updated:b2v_inst40|P_G_block:b2v_inst
xi => Gi.IN0
xi => Pi.IN0
yi => Gi.IN1
yi => Pi.IN1
Gi <= Gi.DB_MAX_OUTPUT_PORT_TYPE
Pi <= Pi.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|Hierarchical_CLA:add|CLA_8inputs_updated:b2v_inst40|P_G_block:b2v_inst35
xi => Gi.IN0
xi => Pi.IN0
yi => Gi.IN1
yi => Pi.IN1
Gi <= Gi.DB_MAX_OUTPUT_PORT_TYPE
Pi <= Pi.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|Hierarchical_CLA:add|CLA_8inputs_updated:b2v_inst40|P_G_block:b2v_inst36
xi => Gi.IN0
xi => Pi.IN0
yi => Gi.IN1
yi => Pi.IN1
Gi <= Gi.DB_MAX_OUTPUT_PORT_TYPE
Pi <= Pi.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|Hierarchical_CLA:add|CLA_8inputs_updated:b2v_inst40|P_G_block:b2v_inst37
xi => Gi.IN0
xi => Pi.IN0
yi => Gi.IN1
yi => Pi.IN1
Gi <= Gi.DB_MAX_OUTPUT_PORT_TYPE
Pi <= Pi.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|Hierarchical_CLA:add|CLA_8inputs_updated:b2v_inst40|P_G_block:b2v_inst38
xi => Gi.IN0
xi => Pi.IN0
yi => Gi.IN1
yi => Pi.IN1
Gi <= Gi.DB_MAX_OUTPUT_PORT_TYPE
Pi <= Pi.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|Hierarchical_CLA:add|CLA_8inputs_updated:b2v_inst40|P_G_block:b2v_inst39
xi => Gi.IN0
xi => Pi.IN0
yi => Gi.IN1
yi => Pi.IN1
Gi <= Gi.DB_MAX_OUTPUT_PORT_TYPE
Pi <= Pi.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|Hierarchical_CLA:add|CLA_8inputs_updated:b2v_inst40|P_G_block:b2v_inst40
xi => Gi.IN0
xi => Pi.IN0
yi => Gi.IN1
yi => Pi.IN1
Gi <= Gi.DB_MAX_OUTPUT_PORT_TYPE
Pi <= Pi.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|Hierarchical_CLA:add|CLA_8inputs_updated:b2v_inst40|P_G_block:b2v_inst41
xi => Gi.IN0
xi => Pi.IN0
yi => Gi.IN1
yi => Pi.IN1
Gi <= Gi.DB_MAX_OUTPUT_PORT_TYPE
Pi <= Pi.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|Hierarchical_CLA:sub
Select => Select.IN1
x[0] => x[0].IN1
x[1] => x[1].IN1
x[2] => x[2].IN1
x[3] => x[3].IN1
x[4] => x[4].IN1
x[5] => x[5].IN1
x[6] => x[6].IN1
x[7] => x[7].IN1
x[8] => x[8].IN1
x[9] => x[9].IN1
x[10] => x[10].IN1
x[11] => x[11].IN1
x[12] => x[12].IN1
x[13] => x[13].IN1
x[14] => x[14].IN1
x[15] => x[15].IN1
x[16] => x[16].IN1
x[17] => x[17].IN1
x[18] => x[18].IN1
x[19] => x[19].IN1
x[20] => x[20].IN1
x[21] => x[21].IN1
x[22] => x[22].IN1
x[23] => x[23].IN1
x[24] => x[24].IN1
x[25] => x[25].IN1
x[26] => x[26].IN1
x[27] => x[27].IN1
x[28] => x[28].IN1
x[29] => x[29].IN1
x[30] => x[30].IN1
x[31] => x[31].IN1
y[0] => SYNTHESIZED_WIRE_19.IN0
y[1] => SYNTHESIZED_WIRE_20.IN0
y[2] => SYNTHESIZED_WIRE_21.IN0
y[3] => SYNTHESIZED_WIRE_22.IN0
y[4] => SYNTHESIZED_WIRE_23.IN0
y[5] => SYNTHESIZED_WIRE_24.IN0
y[6] => SYNTHESIZED_WIRE_25.IN0
y[7] => SYNTHESIZED_WIRE_26.IN0
y[8] => SYNTHESIZED_WIRE_2.IN0
y[9] => SYNTHESIZED_WIRE_3.IN0
y[10] => SYNTHESIZED_WIRE_4.IN0
y[11] => SYNTHESIZED_WIRE_5.IN0
y[12] => SYNTHESIZED_WIRE_6.IN0
y[13] => SYNTHESIZED_WIRE_7.IN0
y[14] => SYNTHESIZED_WIRE_8.IN0
y[15] => SYNTHESIZED_WIRE_9.IN0
y[16] => SYNTHESIZED_WIRE_11.IN0
y[17] => SYNTHESIZED_WIRE_12.IN0
y[18] => SYNTHESIZED_WIRE_13.IN0
y[19] => SYNTHESIZED_WIRE_14.IN0
y[20] => SYNTHESIZED_WIRE_15.IN0
y[21] => SYNTHESIZED_WIRE_16.IN0
y[22] => SYNTHESIZED_WIRE_17.IN0
y[23] => SYNTHESIZED_WIRE_18.IN0
y[24] => SYNTHESIZED_WIRE_28.IN0
y[25] => SYNTHESIZED_WIRE_29.IN0
y[26] => SYNTHESIZED_WIRE_30.IN0
y[27] => SYNTHESIZED_WIRE_31.IN0
y[28] => SYNTHESIZED_WIRE_32.IN0
y[29] => SYNTHESIZED_WIRE_33.IN0
y[30] => SYNTHESIZED_WIRE_34.IN0
y[31] => SYNTHESIZED_WIRE_35.IN0
C_out <= C_out.DB_MAX_OUTPUT_PORT_TYPE
S[0] <= CLA_8inputs_updated:b2v_inst4.S0
S[1] <= CLA_8inputs_updated:b2v_inst4.S1
S[2] <= CLA_8inputs_updated:b2v_inst4.S2
S[3] <= CLA_8inputs_updated:b2v_inst4.S3
S[4] <= CLA_8inputs_updated:b2v_inst4.S4
S[5] <= CLA_8inputs_updated:b2v_inst4.S5
S[6] <= CLA_8inputs_updated:b2v_inst4.S6
S[7] <= CLA_8inputs_updated:b2v_inst4.S7
S[8] <= CLA_8inputs_updated:b2v_inst38.S0
S[9] <= CLA_8inputs_updated:b2v_inst38.S1
S[10] <= CLA_8inputs_updated:b2v_inst38.S2
S[11] <= CLA_8inputs_updated:b2v_inst38.S3
S[12] <= CLA_8inputs_updated:b2v_inst38.S4
S[13] <= CLA_8inputs_updated:b2v_inst38.S5
S[14] <= CLA_8inputs_updated:b2v_inst38.S6
S[15] <= CLA_8inputs_updated:b2v_inst38.S7
S[16] <= CLA_8inputs_updated:b2v_inst39.S0
S[17] <= CLA_8inputs_updated:b2v_inst39.S1
S[18] <= CLA_8inputs_updated:b2v_inst39.S2
S[19] <= CLA_8inputs_updated:b2v_inst39.S3
S[20] <= CLA_8inputs_updated:b2v_inst39.S4
S[21] <= CLA_8inputs_updated:b2v_inst39.S5
S[22] <= CLA_8inputs_updated:b2v_inst39.S6
S[23] <= CLA_8inputs_updated:b2v_inst39.S7
S[24] <= CLA_8inputs_updated:b2v_inst40.S0
S[25] <= CLA_8inputs_updated:b2v_inst40.S1
S[26] <= CLA_8inputs_updated:b2v_inst40.S2
S[27] <= CLA_8inputs_updated:b2v_inst40.S3
S[28] <= CLA_8inputs_updated:b2v_inst40.S4
S[29] <= CLA_8inputs_updated:b2v_inst40.S5
S[30] <= CLA_8inputs_updated:b2v_inst40.S6
S[31] <= CLA_8inputs_updated:b2v_inst40.S7


|ControlUnitBus|Bus:B|ALU:Logic|Hierarchical_CLA:sub|CLA_8inputs_updated:b2v_inst38
x0 => x0.IN1
y0 => y0.IN1
x1 => x1.IN1
y1 => y1.IN1
x2 => x2.IN1
y2 => y2.IN1
y3 => y3.IN1
x3 => x3.IN1
x4 => x4.IN1
y4 => y4.IN1
x5 => x5.IN1
y5 => y5.IN1
y6 => y6.IN1
x6 => x6.IN1
x7 => x7.IN1
y7 => y7.IN1
c_in => SYNTHESIZED_WIRE_10.IN1
c_in => S0.IN1
c_in => SYNTHESIZED_WIRE_21.IN1
c_in => SYNTHESIZED_WIRE_30.IN1
c_in => SYNTHESIZED_WIRE_38.IN1
c_in => SYNTHESIZED_WIRE_46.IN1
c_in => SYNTHESIZED_WIRE_57.IN1
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE
S7 <= S7.DB_MAX_OUTPUT_PORT_TYPE
S6 <= S6.DB_MAX_OUTPUT_PORT_TYPE
S5 <= S5.DB_MAX_OUTPUT_PORT_TYPE
S4 <= S4.DB_MAX_OUTPUT_PORT_TYPE
S3 <= S3.DB_MAX_OUTPUT_PORT_TYPE
S2 <= S2.DB_MAX_OUTPUT_PORT_TYPE
S1 <= S1.DB_MAX_OUTPUT_PORT_TYPE
S0 <= S0.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|Hierarchical_CLA:sub|CLA_8inputs_updated:b2v_inst38|P_G_block:b2v_inst
xi => Gi.IN0
xi => Pi.IN0
yi => Gi.IN1
yi => Pi.IN1
Gi <= Gi.DB_MAX_OUTPUT_PORT_TYPE
Pi <= Pi.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|Hierarchical_CLA:sub|CLA_8inputs_updated:b2v_inst38|P_G_block:b2v_inst35
xi => Gi.IN0
xi => Pi.IN0
yi => Gi.IN1
yi => Pi.IN1
Gi <= Gi.DB_MAX_OUTPUT_PORT_TYPE
Pi <= Pi.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|Hierarchical_CLA:sub|CLA_8inputs_updated:b2v_inst38|P_G_block:b2v_inst36
xi => Gi.IN0
xi => Pi.IN0
yi => Gi.IN1
yi => Pi.IN1
Gi <= Gi.DB_MAX_OUTPUT_PORT_TYPE
Pi <= Pi.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|Hierarchical_CLA:sub|CLA_8inputs_updated:b2v_inst38|P_G_block:b2v_inst37
xi => Gi.IN0
xi => Pi.IN0
yi => Gi.IN1
yi => Pi.IN1
Gi <= Gi.DB_MAX_OUTPUT_PORT_TYPE
Pi <= Pi.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|Hierarchical_CLA:sub|CLA_8inputs_updated:b2v_inst38|P_G_block:b2v_inst38
xi => Gi.IN0
xi => Pi.IN0
yi => Gi.IN1
yi => Pi.IN1
Gi <= Gi.DB_MAX_OUTPUT_PORT_TYPE
Pi <= Pi.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|Hierarchical_CLA:sub|CLA_8inputs_updated:b2v_inst38|P_G_block:b2v_inst39
xi => Gi.IN0
xi => Pi.IN0
yi => Gi.IN1
yi => Pi.IN1
Gi <= Gi.DB_MAX_OUTPUT_PORT_TYPE
Pi <= Pi.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|Hierarchical_CLA:sub|CLA_8inputs_updated:b2v_inst38|P_G_block:b2v_inst40
xi => Gi.IN0
xi => Pi.IN0
yi => Gi.IN1
yi => Pi.IN1
Gi <= Gi.DB_MAX_OUTPUT_PORT_TYPE
Pi <= Pi.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|Hierarchical_CLA:sub|CLA_8inputs_updated:b2v_inst38|P_G_block:b2v_inst41
xi => Gi.IN0
xi => Pi.IN0
yi => Gi.IN1
yi => Pi.IN1
Gi <= Gi.DB_MAX_OUTPUT_PORT_TYPE
Pi <= Pi.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|Hierarchical_CLA:sub|CLA_8inputs_updated:b2v_inst39
x0 => x0.IN1
y0 => y0.IN1
x1 => x1.IN1
y1 => y1.IN1
x2 => x2.IN1
y2 => y2.IN1
y3 => y3.IN1
x3 => x3.IN1
x4 => x4.IN1
y4 => y4.IN1
x5 => x5.IN1
y5 => y5.IN1
y6 => y6.IN1
x6 => x6.IN1
x7 => x7.IN1
y7 => y7.IN1
c_in => SYNTHESIZED_WIRE_10.IN1
c_in => S0.IN1
c_in => SYNTHESIZED_WIRE_21.IN1
c_in => SYNTHESIZED_WIRE_30.IN1
c_in => SYNTHESIZED_WIRE_38.IN1
c_in => SYNTHESIZED_WIRE_46.IN1
c_in => SYNTHESIZED_WIRE_57.IN1
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE
S7 <= S7.DB_MAX_OUTPUT_PORT_TYPE
S6 <= S6.DB_MAX_OUTPUT_PORT_TYPE
S5 <= S5.DB_MAX_OUTPUT_PORT_TYPE
S4 <= S4.DB_MAX_OUTPUT_PORT_TYPE
S3 <= S3.DB_MAX_OUTPUT_PORT_TYPE
S2 <= S2.DB_MAX_OUTPUT_PORT_TYPE
S1 <= S1.DB_MAX_OUTPUT_PORT_TYPE
S0 <= S0.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|Hierarchical_CLA:sub|CLA_8inputs_updated:b2v_inst39|P_G_block:b2v_inst
xi => Gi.IN0
xi => Pi.IN0
yi => Gi.IN1
yi => Pi.IN1
Gi <= Gi.DB_MAX_OUTPUT_PORT_TYPE
Pi <= Pi.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|Hierarchical_CLA:sub|CLA_8inputs_updated:b2v_inst39|P_G_block:b2v_inst35
xi => Gi.IN0
xi => Pi.IN0
yi => Gi.IN1
yi => Pi.IN1
Gi <= Gi.DB_MAX_OUTPUT_PORT_TYPE
Pi <= Pi.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|Hierarchical_CLA:sub|CLA_8inputs_updated:b2v_inst39|P_G_block:b2v_inst36
xi => Gi.IN0
xi => Pi.IN0
yi => Gi.IN1
yi => Pi.IN1
Gi <= Gi.DB_MAX_OUTPUT_PORT_TYPE
Pi <= Pi.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|Hierarchical_CLA:sub|CLA_8inputs_updated:b2v_inst39|P_G_block:b2v_inst37
xi => Gi.IN0
xi => Pi.IN0
yi => Gi.IN1
yi => Pi.IN1
Gi <= Gi.DB_MAX_OUTPUT_PORT_TYPE
Pi <= Pi.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|Hierarchical_CLA:sub|CLA_8inputs_updated:b2v_inst39|P_G_block:b2v_inst38
xi => Gi.IN0
xi => Pi.IN0
yi => Gi.IN1
yi => Pi.IN1
Gi <= Gi.DB_MAX_OUTPUT_PORT_TYPE
Pi <= Pi.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|Hierarchical_CLA:sub|CLA_8inputs_updated:b2v_inst39|P_G_block:b2v_inst39
xi => Gi.IN0
xi => Pi.IN0
yi => Gi.IN1
yi => Pi.IN1
Gi <= Gi.DB_MAX_OUTPUT_PORT_TYPE
Pi <= Pi.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|Hierarchical_CLA:sub|CLA_8inputs_updated:b2v_inst39|P_G_block:b2v_inst40
xi => Gi.IN0
xi => Pi.IN0
yi => Gi.IN1
yi => Pi.IN1
Gi <= Gi.DB_MAX_OUTPUT_PORT_TYPE
Pi <= Pi.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|Hierarchical_CLA:sub|CLA_8inputs_updated:b2v_inst39|P_G_block:b2v_inst41
xi => Gi.IN0
xi => Pi.IN0
yi => Gi.IN1
yi => Pi.IN1
Gi <= Gi.DB_MAX_OUTPUT_PORT_TYPE
Pi <= Pi.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|Hierarchical_CLA:sub|CLA_8inputs_updated:b2v_inst4
x0 => x0.IN1
y0 => y0.IN1
x1 => x1.IN1
y1 => y1.IN1
x2 => x2.IN1
y2 => y2.IN1
y3 => y3.IN1
x3 => x3.IN1
x4 => x4.IN1
y4 => y4.IN1
x5 => x5.IN1
y5 => y5.IN1
y6 => y6.IN1
x6 => x6.IN1
x7 => x7.IN1
y7 => y7.IN1
c_in => SYNTHESIZED_WIRE_10.IN1
c_in => S0.IN1
c_in => SYNTHESIZED_WIRE_21.IN1
c_in => SYNTHESIZED_WIRE_30.IN1
c_in => SYNTHESIZED_WIRE_38.IN1
c_in => SYNTHESIZED_WIRE_46.IN1
c_in => SYNTHESIZED_WIRE_57.IN1
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE
S7 <= S7.DB_MAX_OUTPUT_PORT_TYPE
S6 <= S6.DB_MAX_OUTPUT_PORT_TYPE
S5 <= S5.DB_MAX_OUTPUT_PORT_TYPE
S4 <= S4.DB_MAX_OUTPUT_PORT_TYPE
S3 <= S3.DB_MAX_OUTPUT_PORT_TYPE
S2 <= S2.DB_MAX_OUTPUT_PORT_TYPE
S1 <= S1.DB_MAX_OUTPUT_PORT_TYPE
S0 <= S0.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|Hierarchical_CLA:sub|CLA_8inputs_updated:b2v_inst4|P_G_block:b2v_inst
xi => Gi.IN0
xi => Pi.IN0
yi => Gi.IN1
yi => Pi.IN1
Gi <= Gi.DB_MAX_OUTPUT_PORT_TYPE
Pi <= Pi.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|Hierarchical_CLA:sub|CLA_8inputs_updated:b2v_inst4|P_G_block:b2v_inst35
xi => Gi.IN0
xi => Pi.IN0
yi => Gi.IN1
yi => Pi.IN1
Gi <= Gi.DB_MAX_OUTPUT_PORT_TYPE
Pi <= Pi.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|Hierarchical_CLA:sub|CLA_8inputs_updated:b2v_inst4|P_G_block:b2v_inst36
xi => Gi.IN0
xi => Pi.IN0
yi => Gi.IN1
yi => Pi.IN1
Gi <= Gi.DB_MAX_OUTPUT_PORT_TYPE
Pi <= Pi.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|Hierarchical_CLA:sub|CLA_8inputs_updated:b2v_inst4|P_G_block:b2v_inst37
xi => Gi.IN0
xi => Pi.IN0
yi => Gi.IN1
yi => Pi.IN1
Gi <= Gi.DB_MAX_OUTPUT_PORT_TYPE
Pi <= Pi.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|Hierarchical_CLA:sub|CLA_8inputs_updated:b2v_inst4|P_G_block:b2v_inst38
xi => Gi.IN0
xi => Pi.IN0
yi => Gi.IN1
yi => Pi.IN1
Gi <= Gi.DB_MAX_OUTPUT_PORT_TYPE
Pi <= Pi.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|Hierarchical_CLA:sub|CLA_8inputs_updated:b2v_inst4|P_G_block:b2v_inst39
xi => Gi.IN0
xi => Pi.IN0
yi => Gi.IN1
yi => Pi.IN1
Gi <= Gi.DB_MAX_OUTPUT_PORT_TYPE
Pi <= Pi.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|Hierarchical_CLA:sub|CLA_8inputs_updated:b2v_inst4|P_G_block:b2v_inst40
xi => Gi.IN0
xi => Pi.IN0
yi => Gi.IN1
yi => Pi.IN1
Gi <= Gi.DB_MAX_OUTPUT_PORT_TYPE
Pi <= Pi.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|Hierarchical_CLA:sub|CLA_8inputs_updated:b2v_inst4|P_G_block:b2v_inst41
xi => Gi.IN0
xi => Pi.IN0
yi => Gi.IN1
yi => Pi.IN1
Gi <= Gi.DB_MAX_OUTPUT_PORT_TYPE
Pi <= Pi.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|Hierarchical_CLA:sub|CLA_8inputs_updated:b2v_inst40
x0 => x0.IN1
y0 => y0.IN1
x1 => x1.IN1
y1 => y1.IN1
x2 => x2.IN1
y2 => y2.IN1
y3 => y3.IN1
x3 => x3.IN1
x4 => x4.IN1
y4 => y4.IN1
x5 => x5.IN1
y5 => y5.IN1
y6 => y6.IN1
x6 => x6.IN1
x7 => x7.IN1
y7 => y7.IN1
c_in => SYNTHESIZED_WIRE_10.IN1
c_in => S0.IN1
c_in => SYNTHESIZED_WIRE_21.IN1
c_in => SYNTHESIZED_WIRE_30.IN1
c_in => SYNTHESIZED_WIRE_38.IN1
c_in => SYNTHESIZED_WIRE_46.IN1
c_in => SYNTHESIZED_WIRE_57.IN1
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE
S7 <= S7.DB_MAX_OUTPUT_PORT_TYPE
S6 <= S6.DB_MAX_OUTPUT_PORT_TYPE
S5 <= S5.DB_MAX_OUTPUT_PORT_TYPE
S4 <= S4.DB_MAX_OUTPUT_PORT_TYPE
S3 <= S3.DB_MAX_OUTPUT_PORT_TYPE
S2 <= S2.DB_MAX_OUTPUT_PORT_TYPE
S1 <= S1.DB_MAX_OUTPUT_PORT_TYPE
S0 <= S0.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|Hierarchical_CLA:sub|CLA_8inputs_updated:b2v_inst40|P_G_block:b2v_inst
xi => Gi.IN0
xi => Pi.IN0
yi => Gi.IN1
yi => Pi.IN1
Gi <= Gi.DB_MAX_OUTPUT_PORT_TYPE
Pi <= Pi.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|Hierarchical_CLA:sub|CLA_8inputs_updated:b2v_inst40|P_G_block:b2v_inst35
xi => Gi.IN0
xi => Pi.IN0
yi => Gi.IN1
yi => Pi.IN1
Gi <= Gi.DB_MAX_OUTPUT_PORT_TYPE
Pi <= Pi.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|Hierarchical_CLA:sub|CLA_8inputs_updated:b2v_inst40|P_G_block:b2v_inst36
xi => Gi.IN0
xi => Pi.IN0
yi => Gi.IN1
yi => Pi.IN1
Gi <= Gi.DB_MAX_OUTPUT_PORT_TYPE
Pi <= Pi.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|Hierarchical_CLA:sub|CLA_8inputs_updated:b2v_inst40|P_G_block:b2v_inst37
xi => Gi.IN0
xi => Pi.IN0
yi => Gi.IN1
yi => Pi.IN1
Gi <= Gi.DB_MAX_OUTPUT_PORT_TYPE
Pi <= Pi.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|Hierarchical_CLA:sub|CLA_8inputs_updated:b2v_inst40|P_G_block:b2v_inst38
xi => Gi.IN0
xi => Pi.IN0
yi => Gi.IN1
yi => Pi.IN1
Gi <= Gi.DB_MAX_OUTPUT_PORT_TYPE
Pi <= Pi.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|Hierarchical_CLA:sub|CLA_8inputs_updated:b2v_inst40|P_G_block:b2v_inst39
xi => Gi.IN0
xi => Pi.IN0
yi => Gi.IN1
yi => Pi.IN1
Gi <= Gi.DB_MAX_OUTPUT_PORT_TYPE
Pi <= Pi.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|Hierarchical_CLA:sub|CLA_8inputs_updated:b2v_inst40|P_G_block:b2v_inst40
xi => Gi.IN0
xi => Pi.IN0
yi => Gi.IN1
yi => Pi.IN1
Gi <= Gi.DB_MAX_OUTPUT_PORT_TYPE
Pi <= Pi.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|Hierarchical_CLA:sub|CLA_8inputs_updated:b2v_inst40|P_G_block:b2v_inst41
xi => Gi.IN0
xi => Pi.IN0
yi => Gi.IN1
yi => Pi.IN1
Gi <= Gi.DB_MAX_OUTPUT_PORT_TYPE
Pi <= Pi.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|boothMultiplier:mul
multiplier[0] => always0.IN0
multiplier[0] => always0.IN0
multiplier[0] => always0.IN0
multiplier[0] => always0.IN0
multiplier[1] => always0.IN1
multiplier[1] => always0.IN1
multiplier[1] => always0.IN1
multiplier[1] => always0.IN1
multiplier[1] => always0.IN1
multiplier[1] => always0.IN1
multiplier[1] => always0.IN1
multiplier[1] => always0.IN1
multiplier[1] => always0.IN1
multiplier[1] => always0.IN1
multiplier[1] => always0.IN1
multiplier[2] => always0.IN0
multiplier[2] => always0.IN0
multiplier[2] => always0.IN0
multiplier[2] => always0.IN0
multiplier[3] => always0.IN1
multiplier[3] => always0.IN1
multiplier[3] => always0.IN1
multiplier[3] => always0.IN1
multiplier[3] => always0.IN1
multiplier[3] => always0.IN1
multiplier[3] => always0.IN1
multiplier[3] => always0.IN1
multiplier[3] => always0.IN1
multiplier[3] => always0.IN1
multiplier[3] => always0.IN1
multiplier[4] => always0.IN0
multiplier[4] => always0.IN0
multiplier[4] => always0.IN0
multiplier[4] => always0.IN0
multiplier[5] => always0.IN1
multiplier[5] => always0.IN1
multiplier[5] => always0.IN1
multiplier[5] => always0.IN1
multiplier[5] => always0.IN1
multiplier[5] => always0.IN1
multiplier[5] => always0.IN1
multiplier[5] => always0.IN1
multiplier[5] => always0.IN1
multiplier[5] => always0.IN1
multiplier[5] => always0.IN1
multiplier[6] => always0.IN0
multiplier[6] => always0.IN0
multiplier[6] => always0.IN0
multiplier[6] => always0.IN0
multiplier[7] => always0.IN1
multiplier[7] => always0.IN1
multiplier[7] => always0.IN1
multiplier[7] => always0.IN1
multiplier[7] => always0.IN1
multiplier[7] => always0.IN1
multiplier[7] => always0.IN1
multiplier[7] => always0.IN1
multiplier[7] => always0.IN1
multiplier[7] => always0.IN1
multiplier[7] => always0.IN1
multiplier[8] => always0.IN0
multiplier[8] => always0.IN0
multiplier[8] => always0.IN0
multiplier[8] => always0.IN0
multiplier[9] => always0.IN1
multiplier[9] => always0.IN1
multiplier[9] => always0.IN1
multiplier[9] => always0.IN1
multiplier[9] => always0.IN1
multiplier[9] => always0.IN1
multiplier[9] => always0.IN1
multiplier[9] => always0.IN1
multiplier[9] => always0.IN1
multiplier[9] => always0.IN1
multiplier[9] => always0.IN1
multiplier[10] => always0.IN0
multiplier[10] => always0.IN0
multiplier[10] => always0.IN0
multiplier[10] => always0.IN0
multiplier[11] => always0.IN1
multiplier[11] => always0.IN1
multiplier[11] => always0.IN1
multiplier[11] => always0.IN1
multiplier[11] => always0.IN1
multiplier[11] => always0.IN1
multiplier[11] => always0.IN1
multiplier[11] => always0.IN1
multiplier[11] => always0.IN1
multiplier[11] => always0.IN1
multiplier[11] => always0.IN1
multiplier[12] => always0.IN0
multiplier[12] => always0.IN0
multiplier[12] => always0.IN0
multiplier[12] => always0.IN0
multiplier[13] => always0.IN1
multiplier[13] => always0.IN1
multiplier[13] => always0.IN1
multiplier[13] => always0.IN1
multiplier[13] => always0.IN1
multiplier[13] => always0.IN1
multiplier[13] => always0.IN1
multiplier[13] => always0.IN1
multiplier[13] => always0.IN1
multiplier[13] => always0.IN1
multiplier[13] => always0.IN1
multiplier[14] => always0.IN0
multiplier[14] => always0.IN0
multiplier[14] => always0.IN0
multiplier[14] => always0.IN0
multiplier[15] => always0.IN1
multiplier[15] => always0.IN1
multiplier[15] => always0.IN1
multiplier[15] => always0.IN1
multiplier[15] => always0.IN1
multiplier[15] => always0.IN1
multiplier[15] => always0.IN1
multiplier[15] => always0.IN1
multiplier[15] => always0.IN1
multiplier[15] => always0.IN1
multiplier[15] => always0.IN1
multiplier[16] => always0.IN0
multiplier[16] => always0.IN0
multiplier[16] => always0.IN0
multiplier[16] => always0.IN0
multiplier[17] => always0.IN1
multiplier[17] => always0.IN1
multiplier[17] => always0.IN1
multiplier[17] => always0.IN1
multiplier[17] => always0.IN1
multiplier[17] => always0.IN1
multiplier[17] => always0.IN1
multiplier[17] => always0.IN1
multiplier[17] => always0.IN1
multiplier[17] => always0.IN1
multiplier[17] => always0.IN1
multiplier[18] => always0.IN0
multiplier[18] => always0.IN0
multiplier[18] => always0.IN0
multiplier[18] => always0.IN0
multiplier[19] => always0.IN1
multiplier[19] => always0.IN1
multiplier[19] => always0.IN1
multiplier[19] => always0.IN1
multiplier[19] => always0.IN1
multiplier[19] => always0.IN1
multiplier[19] => always0.IN1
multiplier[19] => always0.IN1
multiplier[19] => always0.IN1
multiplier[19] => always0.IN1
multiplier[19] => always0.IN1
multiplier[20] => always0.IN0
multiplier[20] => always0.IN0
multiplier[20] => always0.IN0
multiplier[20] => always0.IN0
multiplier[21] => always0.IN1
multiplier[21] => always0.IN1
multiplier[21] => always0.IN1
multiplier[21] => always0.IN1
multiplier[21] => always0.IN1
multiplier[21] => always0.IN1
multiplier[21] => always0.IN1
multiplier[21] => always0.IN1
multiplier[21] => always0.IN1
multiplier[21] => always0.IN1
multiplier[21] => always0.IN1
multiplier[22] => always0.IN0
multiplier[22] => always0.IN0
multiplier[22] => always0.IN0
multiplier[22] => always0.IN0
multiplier[23] => always0.IN1
multiplier[23] => always0.IN1
multiplier[23] => always0.IN1
multiplier[23] => always0.IN1
multiplier[23] => always0.IN1
multiplier[23] => always0.IN1
multiplier[23] => always0.IN1
multiplier[23] => always0.IN1
multiplier[23] => always0.IN1
multiplier[23] => always0.IN1
multiplier[23] => always0.IN1
multiplier[24] => always0.IN0
multiplier[24] => always0.IN0
multiplier[24] => always0.IN0
multiplier[24] => always0.IN0
multiplier[25] => always0.IN1
multiplier[25] => always0.IN1
multiplier[25] => always0.IN1
multiplier[25] => always0.IN1
multiplier[25] => always0.IN1
multiplier[25] => always0.IN1
multiplier[25] => always0.IN1
multiplier[25] => always0.IN1
multiplier[25] => always0.IN1
multiplier[25] => always0.IN1
multiplier[25] => always0.IN1
multiplier[26] => always0.IN0
multiplier[26] => always0.IN0
multiplier[26] => always0.IN0
multiplier[26] => always0.IN0
multiplier[27] => always0.IN1
multiplier[27] => always0.IN1
multiplier[27] => always0.IN1
multiplier[27] => always0.IN1
multiplier[27] => always0.IN1
multiplier[27] => always0.IN1
multiplier[27] => always0.IN1
multiplier[27] => always0.IN1
multiplier[27] => always0.IN1
multiplier[27] => always0.IN1
multiplier[27] => always0.IN1
multiplier[28] => always0.IN0
multiplier[28] => always0.IN0
multiplier[28] => always0.IN0
multiplier[28] => always0.IN0
multiplier[29] => always0.IN1
multiplier[29] => always0.IN1
multiplier[29] => always0.IN1
multiplier[29] => always0.IN1
multiplier[29] => always0.IN1
multiplier[29] => always0.IN1
multiplier[29] => always0.IN1
multiplier[29] => always0.IN1
multiplier[29] => always0.IN1
multiplier[29] => always0.IN1
multiplier[29] => always0.IN1
multiplier[30] => always0.IN0
multiplier[30] => always0.IN0
multiplier[30] => always0.IN0
multiplier[30] => always0.IN0
multiplier[31] => always0.IN1
multiplier[31] => always0.IN1
multiplier[31] => always0.IN1
multiplier[31] => always0.IN1
multiplicand[0] => multiplicand[0].IN1
multiplicand[1] => multiplicand[1].IN1
multiplicand[2] => multiplicand[2].IN1
multiplicand[3] => multiplicand[3].IN1
multiplicand[4] => multiplicand[4].IN1
multiplicand[5] => multiplicand[5].IN1
multiplicand[6] => multiplicand[6].IN1
multiplicand[7] => multiplicand[7].IN1
multiplicand[8] => multiplicand[8].IN1
multiplicand[9] => multiplicand[9].IN1
multiplicand[10] => multiplicand[10].IN1
multiplicand[11] => multiplicand[11].IN1
multiplicand[12] => multiplicand[12].IN1
multiplicand[13] => multiplicand[13].IN1
multiplicand[14] => multiplicand[14].IN1
multiplicand[15] => multiplicand[15].IN1
multiplicand[16] => multiplicand[16].IN1
multiplicand[17] => multiplicand[17].IN1
multiplicand[18] => multiplicand[18].IN1
multiplicand[19] => multiplicand[19].IN1
multiplicand[20] => multiplicand[20].IN1
multiplicand[21] => multiplicand[21].IN1
multiplicand[22] => multiplicand[22].IN1
multiplicand[23] => multiplicand[23].IN1
multiplicand[24] => multiplicand[24].IN1
multiplicand[25] => multiplicand[25].IN1
multiplicand[26] => multiplicand[26].IN1
multiplicand[27] => multiplicand[27].IN1
multiplicand[28] => multiplicand[28].IN1
multiplicand[29] => multiplicand[29].IN1
multiplicand[30] => multiplicand[30].IN1
multiplicand[31] => multiplicand[31].IN1
ansHI[0] <= ans.DB_MAX_OUTPUT_PORT_TYPE
ansHI[1] <= ans.DB_MAX_OUTPUT_PORT_TYPE
ansHI[2] <= ans.DB_MAX_OUTPUT_PORT_TYPE
ansHI[3] <= ans.DB_MAX_OUTPUT_PORT_TYPE
ansHI[4] <= ans.DB_MAX_OUTPUT_PORT_TYPE
ansHI[5] <= ans.DB_MAX_OUTPUT_PORT_TYPE
ansHI[6] <= ans.DB_MAX_OUTPUT_PORT_TYPE
ansHI[7] <= ans.DB_MAX_OUTPUT_PORT_TYPE
ansHI[8] <= ans.DB_MAX_OUTPUT_PORT_TYPE
ansHI[9] <= ans.DB_MAX_OUTPUT_PORT_TYPE
ansHI[10] <= ans.DB_MAX_OUTPUT_PORT_TYPE
ansHI[11] <= ans.DB_MAX_OUTPUT_PORT_TYPE
ansHI[12] <= ans.DB_MAX_OUTPUT_PORT_TYPE
ansHI[13] <= ans.DB_MAX_OUTPUT_PORT_TYPE
ansHI[14] <= ans.DB_MAX_OUTPUT_PORT_TYPE
ansHI[15] <= ans.DB_MAX_OUTPUT_PORT_TYPE
ansHI[16] <= ans.DB_MAX_OUTPUT_PORT_TYPE
ansHI[17] <= ans.DB_MAX_OUTPUT_PORT_TYPE
ansHI[18] <= ans.DB_MAX_OUTPUT_PORT_TYPE
ansHI[19] <= ans.DB_MAX_OUTPUT_PORT_TYPE
ansHI[20] <= ans.DB_MAX_OUTPUT_PORT_TYPE
ansHI[21] <= ans.DB_MAX_OUTPUT_PORT_TYPE
ansHI[22] <= ans.DB_MAX_OUTPUT_PORT_TYPE
ansHI[23] <= ans.DB_MAX_OUTPUT_PORT_TYPE
ansHI[24] <= ans.DB_MAX_OUTPUT_PORT_TYPE
ansHI[25] <= ans.DB_MAX_OUTPUT_PORT_TYPE
ansHI[26] <= ans.DB_MAX_OUTPUT_PORT_TYPE
ansHI[27] <= ans.DB_MAX_OUTPUT_PORT_TYPE
ansHI[28] <= ans.DB_MAX_OUTPUT_PORT_TYPE
ansHI[29] <= ans.DB_MAX_OUTPUT_PORT_TYPE
ansHI[30] <= ans.DB_MAX_OUTPUT_PORT_TYPE
ansHI[31] <= ans.DB_MAX_OUTPUT_PORT_TYPE
ansLO[0] <= ans.DB_MAX_OUTPUT_PORT_TYPE
ansLO[1] <= ans.DB_MAX_OUTPUT_PORT_TYPE
ansLO[2] <= ans.DB_MAX_OUTPUT_PORT_TYPE
ansLO[3] <= ans.DB_MAX_OUTPUT_PORT_TYPE
ansLO[4] <= ans.DB_MAX_OUTPUT_PORT_TYPE
ansLO[5] <= ans.DB_MAX_OUTPUT_PORT_TYPE
ansLO[6] <= ans.DB_MAX_OUTPUT_PORT_TYPE
ansLO[7] <= ans.DB_MAX_OUTPUT_PORT_TYPE
ansLO[8] <= ans.DB_MAX_OUTPUT_PORT_TYPE
ansLO[9] <= ans.DB_MAX_OUTPUT_PORT_TYPE
ansLO[10] <= ans.DB_MAX_OUTPUT_PORT_TYPE
ansLO[11] <= ans.DB_MAX_OUTPUT_PORT_TYPE
ansLO[12] <= ans.DB_MAX_OUTPUT_PORT_TYPE
ansLO[13] <= ans.DB_MAX_OUTPUT_PORT_TYPE
ansLO[14] <= ans.DB_MAX_OUTPUT_PORT_TYPE
ansLO[15] <= ans.DB_MAX_OUTPUT_PORT_TYPE
ansLO[16] <= ans.DB_MAX_OUTPUT_PORT_TYPE
ansLO[17] <= ans.DB_MAX_OUTPUT_PORT_TYPE
ansLO[18] <= ans.DB_MAX_OUTPUT_PORT_TYPE
ansLO[19] <= ans.DB_MAX_OUTPUT_PORT_TYPE
ansLO[20] <= ans.DB_MAX_OUTPUT_PORT_TYPE
ansLO[21] <= ans.DB_MAX_OUTPUT_PORT_TYPE
ansLO[22] <= ans.DB_MAX_OUTPUT_PORT_TYPE
ansLO[23] <= ans.DB_MAX_OUTPUT_PORT_TYPE
ansLO[24] <= ans.DB_MAX_OUTPUT_PORT_TYPE
ansLO[25] <= ans.DB_MAX_OUTPUT_PORT_TYPE
ansLO[26] <= ans.DB_MAX_OUTPUT_PORT_TYPE
ansLO[27] <= ans.DB_MAX_OUTPUT_PORT_TYPE
ansLO[28] <= ans.DB_MAX_OUTPUT_PORT_TYPE
ansLO[29] <= ans.DB_MAX_OUTPUT_PORT_TYPE
ansLO[30] <= ans.DB_MAX_OUTPUT_PORT_TYPE
ansLO[31] <= ans.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|boothMultiplier:mul|twoCompliment:two
d[0] => Add0.IN64
d[1] => Add0.IN63
d[2] => Add0.IN62
d[3] => Add0.IN61
d[4] => Add0.IN60
d[5] => Add0.IN59
d[6] => Add0.IN58
d[7] => Add0.IN57
d[8] => Add0.IN56
d[9] => Add0.IN55
d[10] => Add0.IN54
d[11] => Add0.IN53
d[12] => Add0.IN52
d[13] => Add0.IN51
d[14] => Add0.IN50
d[15] => Add0.IN49
d[16] => Add0.IN48
d[17] => Add0.IN47
d[18] => Add0.IN46
d[19] => Add0.IN45
d[20] => Add0.IN44
d[21] => Add0.IN43
d[22] => Add0.IN42
d[23] => Add0.IN41
d[24] => Add0.IN40
d[25] => Add0.IN39
d[26] => Add0.IN38
d[27] => Add0.IN37
d[28] => Add0.IN36
d[29] => Add0.IN35
d[30] => Add0.IN34
d[31] => Add0.IN33
q[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|nonRestoringDivisionPosiNeg:div
dividend[0] => WideNor0.IN0
dividend[0] => Q.DATAA
dividend[0] => Q.DATAA
dividend[1] => WideNor0.IN1
dividend[1] => Q.DATAA
dividend[1] => Q.DATAA
dividend[2] => WideNor0.IN2
dividend[2] => Q.DATAA
dividend[2] => Q.DATAA
dividend[3] => WideNor0.IN3
dividend[3] => Q.DATAA
dividend[3] => Q.DATAA
dividend[4] => WideNor0.IN4
dividend[4] => Q.DATAA
dividend[4] => Q.DATAA
dividend[5] => WideNor0.IN5
dividend[5] => Q.DATAA
dividend[5] => Q.DATAA
dividend[6] => WideNor0.IN6
dividend[6] => Q.DATAA
dividend[6] => Q.DATAA
dividend[7] => WideNor0.IN7
dividend[7] => Q.DATAA
dividend[7] => Q.DATAA
dividend[8] => WideNor0.IN8
dividend[8] => Q.DATAA
dividend[8] => Q.DATAA
dividend[9] => WideNor0.IN9
dividend[9] => Q.DATAA
dividend[9] => Q.DATAA
dividend[10] => WideNor0.IN10
dividend[10] => Q.DATAA
dividend[10] => Q.DATAA
dividend[11] => WideNor0.IN11
dividend[11] => Q.DATAA
dividend[11] => Q.DATAA
dividend[12] => WideNor0.IN12
dividend[12] => Q.DATAA
dividend[12] => Q.DATAA
dividend[13] => WideNor0.IN13
dividend[13] => Q.DATAA
dividend[13] => Q.DATAA
dividend[14] => WideNor0.IN14
dividend[14] => Q.DATAA
dividend[14] => Q.DATAA
dividend[15] => WideNor0.IN15
dividend[15] => Q.DATAA
dividend[15] => Q.DATAA
dividend[16] => WideNor0.IN16
dividend[16] => Q.DATAA
dividend[16] => Q.DATAA
dividend[17] => WideNor0.IN17
dividend[17] => Q.DATAA
dividend[17] => Q.DATAA
dividend[18] => WideNor0.IN18
dividend[18] => Q.DATAA
dividend[18] => Q.DATAA
dividend[19] => WideNor0.IN19
dividend[19] => Q.DATAA
dividend[19] => Q.DATAA
dividend[20] => WideNor0.IN20
dividend[20] => Q.DATAA
dividend[20] => Q.DATAA
dividend[21] => WideNor0.IN21
dividend[21] => Q.DATAA
dividend[21] => Q.DATAA
dividend[22] => WideNor0.IN22
dividend[22] => Q.DATAA
dividend[22] => Q.DATAA
dividend[23] => WideNor0.IN23
dividend[23] => Q.DATAA
dividend[23] => Q.DATAA
dividend[24] => WideNor0.IN24
dividend[24] => Q.DATAA
dividend[24] => Q.DATAA
dividend[25] => WideNor0.IN25
dividend[25] => Q.DATAA
dividend[25] => Q.DATAA
dividend[26] => WideNor0.IN26
dividend[26] => Q.DATAA
dividend[26] => Q.DATAA
dividend[27] => WideNor0.IN27
dividend[27] => Q.DATAA
dividend[27] => Q.DATAA
dividend[28] => WideNor0.IN28
dividend[28] => Q.DATAA
dividend[28] => Q.DATAA
dividend[29] => WideNor0.IN29
dividend[29] => Q.DATAA
dividend[29] => Q.DATAA
dividend[30] => WideNor0.IN30
dividend[30] => Q.DATAA
dividend[30] => Q.DATAA
dividend[31] => WideNor0.IN31
dividend[31] => Q.OUTPUTSELECT
dividend[31] => Q.OUTPUTSELECT
dividend[31] => Q.OUTPUTSELECT
dividend[31] => Q.OUTPUTSELECT
dividend[31] => Q.OUTPUTSELECT
dividend[31] => Q.OUTPUTSELECT
dividend[31] => Q.OUTPUTSELECT
dividend[31] => Q.OUTPUTSELECT
dividend[31] => Q.OUTPUTSELECT
dividend[31] => Q.OUTPUTSELECT
dividend[31] => Q.OUTPUTSELECT
dividend[31] => Q.OUTPUTSELECT
dividend[31] => Q.OUTPUTSELECT
dividend[31] => Q.OUTPUTSELECT
dividend[31] => Q.OUTPUTSELECT
dividend[31] => Q.OUTPUTSELECT
dividend[31] => Q.OUTPUTSELECT
dividend[31] => Q.OUTPUTSELECT
dividend[31] => Q.OUTPUTSELECT
dividend[31] => Q.OUTPUTSELECT
dividend[31] => Q.OUTPUTSELECT
dividend[31] => Q.OUTPUTSELECT
dividend[31] => Q.OUTPUTSELECT
dividend[31] => Q.OUTPUTSELECT
dividend[31] => Q.OUTPUTSELECT
dividend[31] => Q.OUTPUTSELECT
dividend[31] => Q.OUTPUTSELECT
dividend[31] => Q.OUTPUTSELECT
dividend[31] => Q.OUTPUTSELECT
dividend[31] => Q.OUTPUTSELECT
dividend[31] => Q.OUTPUTSELECT
dividend[31] => always0.IN0
dividend[31] => Q.OUTPUTSELECT
dividend[31] => Q.OUTPUTSELECT
dividend[31] => Q.OUTPUTSELECT
dividend[31] => Q.OUTPUTSELECT
dividend[31] => Q.OUTPUTSELECT
dividend[31] => Q.OUTPUTSELECT
dividend[31] => Q.OUTPUTSELECT
dividend[31] => Q.OUTPUTSELECT
dividend[31] => Q.OUTPUTSELECT
dividend[31] => Q.OUTPUTSELECT
dividend[31] => Q.OUTPUTSELECT
dividend[31] => Q.OUTPUTSELECT
dividend[31] => Q.OUTPUTSELECT
dividend[31] => Q.OUTPUTSELECT
dividend[31] => Q.OUTPUTSELECT
dividend[31] => Q.OUTPUTSELECT
dividend[31] => Q.OUTPUTSELECT
dividend[31] => Q.OUTPUTSELECT
dividend[31] => Q.OUTPUTSELECT
dividend[31] => Q.OUTPUTSELECT
dividend[31] => Q.OUTPUTSELECT
dividend[31] => Q.OUTPUTSELECT
dividend[31] => Q.OUTPUTSELECT
dividend[31] => Q.OUTPUTSELECT
dividend[31] => Q.OUTPUTSELECT
dividend[31] => Q.OUTPUTSELECT
dividend[31] => Q.OUTPUTSELECT
dividend[31] => Q.OUTPUTSELECT
dividend[31] => Q.OUTPUTSELECT
dividend[31] => Q.OUTPUTSELECT
dividend[31] => Q.OUTPUTSELECT
dividend[31] => Q.OUTPUTSELECT
dividend[31] => always0.IN0
divisor[0] => divisor[0].IN1
divisor[1] => divisor[1].IN1
divisor[2] => divisor[2].IN1
divisor[3] => divisor[3].IN1
divisor[4] => divisor[4].IN1
divisor[5] => divisor[5].IN1
divisor[6] => divisor[6].IN1
divisor[7] => divisor[7].IN1
divisor[8] => divisor[8].IN1
divisor[9] => divisor[9].IN1
divisor[10] => divisor[10].IN1
divisor[11] => divisor[11].IN1
divisor[12] => divisor[12].IN1
divisor[13] => divisor[13].IN1
divisor[14] => divisor[14].IN1
divisor[15] => divisor[15].IN1
divisor[16] => divisor[16].IN1
divisor[17] => divisor[17].IN1
divisor[18] => divisor[18].IN1
divisor[19] => divisor[19].IN1
divisor[20] => divisor[20].IN1
divisor[21] => divisor[21].IN1
divisor[22] => divisor[22].IN1
divisor[23] => divisor[23].IN1
divisor[24] => divisor[24].IN1
divisor[25] => divisor[25].IN1
divisor[26] => divisor[26].IN1
divisor[27] => divisor[27].IN1
divisor[28] => divisor[28].IN1
divisor[29] => divisor[29].IN1
divisor[30] => divisor[30].IN1
divisor[31] => divisor[31].IN1
quotient[0] <= Q.DB_MAX_OUTPUT_PORT_TYPE
quotient[1] <= Q.DB_MAX_OUTPUT_PORT_TYPE
quotient[2] <= Q.DB_MAX_OUTPUT_PORT_TYPE
quotient[3] <= Q.DB_MAX_OUTPUT_PORT_TYPE
quotient[4] <= Q.DB_MAX_OUTPUT_PORT_TYPE
quotient[5] <= Q.DB_MAX_OUTPUT_PORT_TYPE
quotient[6] <= Q.DB_MAX_OUTPUT_PORT_TYPE
quotient[7] <= Q.DB_MAX_OUTPUT_PORT_TYPE
quotient[8] <= Q.DB_MAX_OUTPUT_PORT_TYPE
quotient[9] <= Q.DB_MAX_OUTPUT_PORT_TYPE
quotient[10] <= Q.DB_MAX_OUTPUT_PORT_TYPE
quotient[11] <= Q.DB_MAX_OUTPUT_PORT_TYPE
quotient[12] <= Q.DB_MAX_OUTPUT_PORT_TYPE
quotient[13] <= Q.DB_MAX_OUTPUT_PORT_TYPE
quotient[14] <= Q.DB_MAX_OUTPUT_PORT_TYPE
quotient[15] <= Q.DB_MAX_OUTPUT_PORT_TYPE
quotient[16] <= Q.DB_MAX_OUTPUT_PORT_TYPE
quotient[17] <= Q.DB_MAX_OUTPUT_PORT_TYPE
quotient[18] <= Q.DB_MAX_OUTPUT_PORT_TYPE
quotient[19] <= Q.DB_MAX_OUTPUT_PORT_TYPE
quotient[20] <= Q.DB_MAX_OUTPUT_PORT_TYPE
quotient[21] <= Q.DB_MAX_OUTPUT_PORT_TYPE
quotient[22] <= Q.DB_MAX_OUTPUT_PORT_TYPE
quotient[23] <= Q.DB_MAX_OUTPUT_PORT_TYPE
quotient[24] <= Q.DB_MAX_OUTPUT_PORT_TYPE
quotient[25] <= Q.DB_MAX_OUTPUT_PORT_TYPE
quotient[26] <= Q.DB_MAX_OUTPUT_PORT_TYPE
quotient[27] <= Q.DB_MAX_OUTPUT_PORT_TYPE
quotient[28] <= Q.DB_MAX_OUTPUT_PORT_TYPE
quotient[29] <= Q.DB_MAX_OUTPUT_PORT_TYPE
quotient[30] <= Q.DB_MAX_OUTPUT_PORT_TYPE
quotient[31] <= Q.DB_MAX_OUTPUT_PORT_TYPE
remainder[0] <= A.DB_MAX_OUTPUT_PORT_TYPE
remainder[1] <= A.DB_MAX_OUTPUT_PORT_TYPE
remainder[2] <= A.DB_MAX_OUTPUT_PORT_TYPE
remainder[3] <= A.DB_MAX_OUTPUT_PORT_TYPE
remainder[4] <= A.DB_MAX_OUTPUT_PORT_TYPE
remainder[5] <= A.DB_MAX_OUTPUT_PORT_TYPE
remainder[6] <= A.DB_MAX_OUTPUT_PORT_TYPE
remainder[7] <= A.DB_MAX_OUTPUT_PORT_TYPE
remainder[8] <= A.DB_MAX_OUTPUT_PORT_TYPE
remainder[9] <= A.DB_MAX_OUTPUT_PORT_TYPE
remainder[10] <= A.DB_MAX_OUTPUT_PORT_TYPE
remainder[11] <= A.DB_MAX_OUTPUT_PORT_TYPE
remainder[12] <= A.DB_MAX_OUTPUT_PORT_TYPE
remainder[13] <= A.DB_MAX_OUTPUT_PORT_TYPE
remainder[14] <= A.DB_MAX_OUTPUT_PORT_TYPE
remainder[15] <= A.DB_MAX_OUTPUT_PORT_TYPE
remainder[16] <= A.DB_MAX_OUTPUT_PORT_TYPE
remainder[17] <= A.DB_MAX_OUTPUT_PORT_TYPE
remainder[18] <= A.DB_MAX_OUTPUT_PORT_TYPE
remainder[19] <= A.DB_MAX_OUTPUT_PORT_TYPE
remainder[20] <= A.DB_MAX_OUTPUT_PORT_TYPE
remainder[21] <= A.DB_MAX_OUTPUT_PORT_TYPE
remainder[22] <= A.DB_MAX_OUTPUT_PORT_TYPE
remainder[23] <= A.DB_MAX_OUTPUT_PORT_TYPE
remainder[24] <= A.DB_MAX_OUTPUT_PORT_TYPE
remainder[25] <= A.DB_MAX_OUTPUT_PORT_TYPE
remainder[26] <= A.DB_MAX_OUTPUT_PORT_TYPE
remainder[27] <= A.DB_MAX_OUTPUT_PORT_TYPE
remainder[28] <= A.DB_MAX_OUTPUT_PORT_TYPE
remainder[29] <= A.DB_MAX_OUTPUT_PORT_TYPE
remainder[30] <= A.DB_MAX_OUTPUT_PORT_TYPE
remainder[31] <= A.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALU:Logic|nonRestoringDivisionPosiNeg:div|twoCompliment:two
d[0] => Add0.IN64
d[1] => Add0.IN63
d[2] => Add0.IN62
d[3] => Add0.IN61
d[4] => Add0.IN60
d[5] => Add0.IN59
d[6] => Add0.IN58
d[7] => Add0.IN57
d[8] => Add0.IN56
d[9] => Add0.IN55
d[10] => Add0.IN54
d[11] => Add0.IN53
d[12] => Add0.IN52
d[13] => Add0.IN51
d[14] => Add0.IN50
d[15] => Add0.IN49
d[16] => Add0.IN48
d[17] => Add0.IN47
d[18] => Add0.IN46
d[19] => Add0.IN45
d[20] => Add0.IN44
d[21] => Add0.IN43
d[22] => Add0.IN42
d[23] => Add0.IN41
d[24] => Add0.IN40
d[25] => Add0.IN39
d[26] => Add0.IN38
d[27] => Add0.IN37
d[28] => Add0.IN36
d[29] => Add0.IN35
d[30] => Add0.IN34
d[31] => Add0.IN33
q[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|ALURegisters:LogicReg
clr => clr.IN16
clk => clk.IN16
r0outf[0] <= reg32bit:gr0.port0
r0outf[1] <= reg32bit:gr0.port0
r0outf[2] <= reg32bit:gr0.port0
r0outf[3] <= reg32bit:gr0.port0
r0outf[4] <= reg32bit:gr0.port0
r0outf[5] <= reg32bit:gr0.port0
r0outf[6] <= reg32bit:gr0.port0
r0outf[7] <= reg32bit:gr0.port0
r0outf[8] <= reg32bit:gr0.port0
r0outf[9] <= reg32bit:gr0.port0
r0outf[10] <= reg32bit:gr0.port0
r0outf[11] <= reg32bit:gr0.port0
r0outf[12] <= reg32bit:gr0.port0
r0outf[13] <= reg32bit:gr0.port0
r0outf[14] <= reg32bit:gr0.port0
r0outf[15] <= reg32bit:gr0.port0
r0outf[16] <= reg32bit:gr0.port0
r0outf[17] <= reg32bit:gr0.port0
r0outf[18] <= reg32bit:gr0.port0
r0outf[19] <= reg32bit:gr0.port0
r0outf[20] <= reg32bit:gr0.port0
r0outf[21] <= reg32bit:gr0.port0
r0outf[22] <= reg32bit:gr0.port0
r0outf[23] <= reg32bit:gr0.port0
r0outf[24] <= reg32bit:gr0.port0
r0outf[25] <= reg32bit:gr0.port0
r0outf[26] <= reg32bit:gr0.port0
r0outf[27] <= reg32bit:gr0.port0
r0outf[28] <= reg32bit:gr0.port0
r0outf[29] <= reg32bit:gr0.port0
r0outf[30] <= reg32bit:gr0.port0
r0outf[31] <= reg32bit:gr0.port0
r1outf[0] <= reg32bit:gr1.port0
r1outf[1] <= reg32bit:gr1.port0
r1outf[2] <= reg32bit:gr1.port0
r1outf[3] <= reg32bit:gr1.port0
r1outf[4] <= reg32bit:gr1.port0
r1outf[5] <= reg32bit:gr1.port0
r1outf[6] <= reg32bit:gr1.port0
r1outf[7] <= reg32bit:gr1.port0
r1outf[8] <= reg32bit:gr1.port0
r1outf[9] <= reg32bit:gr1.port0
r1outf[10] <= reg32bit:gr1.port0
r1outf[11] <= reg32bit:gr1.port0
r1outf[12] <= reg32bit:gr1.port0
r1outf[13] <= reg32bit:gr1.port0
r1outf[14] <= reg32bit:gr1.port0
r1outf[15] <= reg32bit:gr1.port0
r1outf[16] <= reg32bit:gr1.port0
r1outf[17] <= reg32bit:gr1.port0
r1outf[18] <= reg32bit:gr1.port0
r1outf[19] <= reg32bit:gr1.port0
r1outf[20] <= reg32bit:gr1.port0
r1outf[21] <= reg32bit:gr1.port0
r1outf[22] <= reg32bit:gr1.port0
r1outf[23] <= reg32bit:gr1.port0
r1outf[24] <= reg32bit:gr1.port0
r1outf[25] <= reg32bit:gr1.port0
r1outf[26] <= reg32bit:gr1.port0
r1outf[27] <= reg32bit:gr1.port0
r1outf[28] <= reg32bit:gr1.port0
r1outf[29] <= reg32bit:gr1.port0
r1outf[30] <= reg32bit:gr1.port0
r1outf[31] <= reg32bit:gr1.port0
r2outf[0] <= reg32bit:gr2.port0
r2outf[1] <= reg32bit:gr2.port0
r2outf[2] <= reg32bit:gr2.port0
r2outf[3] <= reg32bit:gr2.port0
r2outf[4] <= reg32bit:gr2.port0
r2outf[5] <= reg32bit:gr2.port0
r2outf[6] <= reg32bit:gr2.port0
r2outf[7] <= reg32bit:gr2.port0
r2outf[8] <= reg32bit:gr2.port0
r2outf[9] <= reg32bit:gr2.port0
r2outf[10] <= reg32bit:gr2.port0
r2outf[11] <= reg32bit:gr2.port0
r2outf[12] <= reg32bit:gr2.port0
r2outf[13] <= reg32bit:gr2.port0
r2outf[14] <= reg32bit:gr2.port0
r2outf[15] <= reg32bit:gr2.port0
r2outf[16] <= reg32bit:gr2.port0
r2outf[17] <= reg32bit:gr2.port0
r2outf[18] <= reg32bit:gr2.port0
r2outf[19] <= reg32bit:gr2.port0
r2outf[20] <= reg32bit:gr2.port0
r2outf[21] <= reg32bit:gr2.port0
r2outf[22] <= reg32bit:gr2.port0
r2outf[23] <= reg32bit:gr2.port0
r2outf[24] <= reg32bit:gr2.port0
r2outf[25] <= reg32bit:gr2.port0
r2outf[26] <= reg32bit:gr2.port0
r2outf[27] <= reg32bit:gr2.port0
r2outf[28] <= reg32bit:gr2.port0
r2outf[29] <= reg32bit:gr2.port0
r2outf[30] <= reg32bit:gr2.port0
r2outf[31] <= reg32bit:gr2.port0
r3outf[0] <= reg32bit:gr3.port0
r3outf[1] <= reg32bit:gr3.port0
r3outf[2] <= reg32bit:gr3.port0
r3outf[3] <= reg32bit:gr3.port0
r3outf[4] <= reg32bit:gr3.port0
r3outf[5] <= reg32bit:gr3.port0
r3outf[6] <= reg32bit:gr3.port0
r3outf[7] <= reg32bit:gr3.port0
r3outf[8] <= reg32bit:gr3.port0
r3outf[9] <= reg32bit:gr3.port0
r3outf[10] <= reg32bit:gr3.port0
r3outf[11] <= reg32bit:gr3.port0
r3outf[12] <= reg32bit:gr3.port0
r3outf[13] <= reg32bit:gr3.port0
r3outf[14] <= reg32bit:gr3.port0
r3outf[15] <= reg32bit:gr3.port0
r3outf[16] <= reg32bit:gr3.port0
r3outf[17] <= reg32bit:gr3.port0
r3outf[18] <= reg32bit:gr3.port0
r3outf[19] <= reg32bit:gr3.port0
r3outf[20] <= reg32bit:gr3.port0
r3outf[21] <= reg32bit:gr3.port0
r3outf[22] <= reg32bit:gr3.port0
r3outf[23] <= reg32bit:gr3.port0
r3outf[24] <= reg32bit:gr3.port0
r3outf[25] <= reg32bit:gr3.port0
r3outf[26] <= reg32bit:gr3.port0
r3outf[27] <= reg32bit:gr3.port0
r3outf[28] <= reg32bit:gr3.port0
r3outf[29] <= reg32bit:gr3.port0
r3outf[30] <= reg32bit:gr3.port0
r3outf[31] <= reg32bit:gr3.port0
r4outf[0] <= reg32bit:gr4.port0
r4outf[1] <= reg32bit:gr4.port0
r4outf[2] <= reg32bit:gr4.port0
r4outf[3] <= reg32bit:gr4.port0
r4outf[4] <= reg32bit:gr4.port0
r4outf[5] <= reg32bit:gr4.port0
r4outf[6] <= reg32bit:gr4.port0
r4outf[7] <= reg32bit:gr4.port0
r4outf[8] <= reg32bit:gr4.port0
r4outf[9] <= reg32bit:gr4.port0
r4outf[10] <= reg32bit:gr4.port0
r4outf[11] <= reg32bit:gr4.port0
r4outf[12] <= reg32bit:gr4.port0
r4outf[13] <= reg32bit:gr4.port0
r4outf[14] <= reg32bit:gr4.port0
r4outf[15] <= reg32bit:gr4.port0
r4outf[16] <= reg32bit:gr4.port0
r4outf[17] <= reg32bit:gr4.port0
r4outf[18] <= reg32bit:gr4.port0
r4outf[19] <= reg32bit:gr4.port0
r4outf[20] <= reg32bit:gr4.port0
r4outf[21] <= reg32bit:gr4.port0
r4outf[22] <= reg32bit:gr4.port0
r4outf[23] <= reg32bit:gr4.port0
r4outf[24] <= reg32bit:gr4.port0
r4outf[25] <= reg32bit:gr4.port0
r4outf[26] <= reg32bit:gr4.port0
r4outf[27] <= reg32bit:gr4.port0
r4outf[28] <= reg32bit:gr4.port0
r4outf[29] <= reg32bit:gr4.port0
r4outf[30] <= reg32bit:gr4.port0
r4outf[31] <= reg32bit:gr4.port0
r5outf[0] <= reg32bit:gr5.port0
r5outf[1] <= reg32bit:gr5.port0
r5outf[2] <= reg32bit:gr5.port0
r5outf[3] <= reg32bit:gr5.port0
r5outf[4] <= reg32bit:gr5.port0
r5outf[5] <= reg32bit:gr5.port0
r5outf[6] <= reg32bit:gr5.port0
r5outf[7] <= reg32bit:gr5.port0
r5outf[8] <= reg32bit:gr5.port0
r5outf[9] <= reg32bit:gr5.port0
r5outf[10] <= reg32bit:gr5.port0
r5outf[11] <= reg32bit:gr5.port0
r5outf[12] <= reg32bit:gr5.port0
r5outf[13] <= reg32bit:gr5.port0
r5outf[14] <= reg32bit:gr5.port0
r5outf[15] <= reg32bit:gr5.port0
r5outf[16] <= reg32bit:gr5.port0
r5outf[17] <= reg32bit:gr5.port0
r5outf[18] <= reg32bit:gr5.port0
r5outf[19] <= reg32bit:gr5.port0
r5outf[20] <= reg32bit:gr5.port0
r5outf[21] <= reg32bit:gr5.port0
r5outf[22] <= reg32bit:gr5.port0
r5outf[23] <= reg32bit:gr5.port0
r5outf[24] <= reg32bit:gr5.port0
r5outf[25] <= reg32bit:gr5.port0
r5outf[26] <= reg32bit:gr5.port0
r5outf[27] <= reg32bit:gr5.port0
r5outf[28] <= reg32bit:gr5.port0
r5outf[29] <= reg32bit:gr5.port0
r5outf[30] <= reg32bit:gr5.port0
r5outf[31] <= reg32bit:gr5.port0
r6outf[0] <= reg32bit:gr6.port0
r6outf[1] <= reg32bit:gr6.port0
r6outf[2] <= reg32bit:gr6.port0
r6outf[3] <= reg32bit:gr6.port0
r6outf[4] <= reg32bit:gr6.port0
r6outf[5] <= reg32bit:gr6.port0
r6outf[6] <= reg32bit:gr6.port0
r6outf[7] <= reg32bit:gr6.port0
r6outf[8] <= reg32bit:gr6.port0
r6outf[9] <= reg32bit:gr6.port0
r6outf[10] <= reg32bit:gr6.port0
r6outf[11] <= reg32bit:gr6.port0
r6outf[12] <= reg32bit:gr6.port0
r6outf[13] <= reg32bit:gr6.port0
r6outf[14] <= reg32bit:gr6.port0
r6outf[15] <= reg32bit:gr6.port0
r6outf[16] <= reg32bit:gr6.port0
r6outf[17] <= reg32bit:gr6.port0
r6outf[18] <= reg32bit:gr6.port0
r6outf[19] <= reg32bit:gr6.port0
r6outf[20] <= reg32bit:gr6.port0
r6outf[21] <= reg32bit:gr6.port0
r6outf[22] <= reg32bit:gr6.port0
r6outf[23] <= reg32bit:gr6.port0
r6outf[24] <= reg32bit:gr6.port0
r6outf[25] <= reg32bit:gr6.port0
r6outf[26] <= reg32bit:gr6.port0
r6outf[27] <= reg32bit:gr6.port0
r6outf[28] <= reg32bit:gr6.port0
r6outf[29] <= reg32bit:gr6.port0
r6outf[30] <= reg32bit:gr6.port0
r6outf[31] <= reg32bit:gr6.port0
r7outf[0] <= reg32bit:gr7.port0
r7outf[1] <= reg32bit:gr7.port0
r7outf[2] <= reg32bit:gr7.port0
r7outf[3] <= reg32bit:gr7.port0
r7outf[4] <= reg32bit:gr7.port0
r7outf[5] <= reg32bit:gr7.port0
r7outf[6] <= reg32bit:gr7.port0
r7outf[7] <= reg32bit:gr7.port0
r7outf[8] <= reg32bit:gr7.port0
r7outf[9] <= reg32bit:gr7.port0
r7outf[10] <= reg32bit:gr7.port0
r7outf[11] <= reg32bit:gr7.port0
r7outf[12] <= reg32bit:gr7.port0
r7outf[13] <= reg32bit:gr7.port0
r7outf[14] <= reg32bit:gr7.port0
r7outf[15] <= reg32bit:gr7.port0
r7outf[16] <= reg32bit:gr7.port0
r7outf[17] <= reg32bit:gr7.port0
r7outf[18] <= reg32bit:gr7.port0
r7outf[19] <= reg32bit:gr7.port0
r7outf[20] <= reg32bit:gr7.port0
r7outf[21] <= reg32bit:gr7.port0
r7outf[22] <= reg32bit:gr7.port0
r7outf[23] <= reg32bit:gr7.port0
r7outf[24] <= reg32bit:gr7.port0
r7outf[25] <= reg32bit:gr7.port0
r7outf[26] <= reg32bit:gr7.port0
r7outf[27] <= reg32bit:gr7.port0
r7outf[28] <= reg32bit:gr7.port0
r7outf[29] <= reg32bit:gr7.port0
r7outf[30] <= reg32bit:gr7.port0
r7outf[31] <= reg32bit:gr7.port0
r8outf[0] <= reg32bit:gr8.port0
r8outf[1] <= reg32bit:gr8.port0
r8outf[2] <= reg32bit:gr8.port0
r8outf[3] <= reg32bit:gr8.port0
r8outf[4] <= reg32bit:gr8.port0
r8outf[5] <= reg32bit:gr8.port0
r8outf[6] <= reg32bit:gr8.port0
r8outf[7] <= reg32bit:gr8.port0
r8outf[8] <= reg32bit:gr8.port0
r8outf[9] <= reg32bit:gr8.port0
r8outf[10] <= reg32bit:gr8.port0
r8outf[11] <= reg32bit:gr8.port0
r8outf[12] <= reg32bit:gr8.port0
r8outf[13] <= reg32bit:gr8.port0
r8outf[14] <= reg32bit:gr8.port0
r8outf[15] <= reg32bit:gr8.port0
r8outf[16] <= reg32bit:gr8.port0
r8outf[17] <= reg32bit:gr8.port0
r8outf[18] <= reg32bit:gr8.port0
r8outf[19] <= reg32bit:gr8.port0
r8outf[20] <= reg32bit:gr8.port0
r8outf[21] <= reg32bit:gr8.port0
r8outf[22] <= reg32bit:gr8.port0
r8outf[23] <= reg32bit:gr8.port0
r8outf[24] <= reg32bit:gr8.port0
r8outf[25] <= reg32bit:gr8.port0
r8outf[26] <= reg32bit:gr8.port0
r8outf[27] <= reg32bit:gr8.port0
r8outf[28] <= reg32bit:gr8.port0
r8outf[29] <= reg32bit:gr8.port0
r8outf[30] <= reg32bit:gr8.port0
r8outf[31] <= reg32bit:gr8.port0
r9outf[0] <= reg32bit:gr9.port0
r9outf[1] <= reg32bit:gr9.port0
r9outf[2] <= reg32bit:gr9.port0
r9outf[3] <= reg32bit:gr9.port0
r9outf[4] <= reg32bit:gr9.port0
r9outf[5] <= reg32bit:gr9.port0
r9outf[6] <= reg32bit:gr9.port0
r9outf[7] <= reg32bit:gr9.port0
r9outf[8] <= reg32bit:gr9.port0
r9outf[9] <= reg32bit:gr9.port0
r9outf[10] <= reg32bit:gr9.port0
r9outf[11] <= reg32bit:gr9.port0
r9outf[12] <= reg32bit:gr9.port0
r9outf[13] <= reg32bit:gr9.port0
r9outf[14] <= reg32bit:gr9.port0
r9outf[15] <= reg32bit:gr9.port0
r9outf[16] <= reg32bit:gr9.port0
r9outf[17] <= reg32bit:gr9.port0
r9outf[18] <= reg32bit:gr9.port0
r9outf[19] <= reg32bit:gr9.port0
r9outf[20] <= reg32bit:gr9.port0
r9outf[21] <= reg32bit:gr9.port0
r9outf[22] <= reg32bit:gr9.port0
r9outf[23] <= reg32bit:gr9.port0
r9outf[24] <= reg32bit:gr9.port0
r9outf[25] <= reg32bit:gr9.port0
r9outf[26] <= reg32bit:gr9.port0
r9outf[27] <= reg32bit:gr9.port0
r9outf[28] <= reg32bit:gr9.port0
r9outf[29] <= reg32bit:gr9.port0
r9outf[30] <= reg32bit:gr9.port0
r9outf[31] <= reg32bit:gr9.port0
r10outf[0] <= reg32bit:gr10.port0
r10outf[1] <= reg32bit:gr10.port0
r10outf[2] <= reg32bit:gr10.port0
r10outf[3] <= reg32bit:gr10.port0
r10outf[4] <= reg32bit:gr10.port0
r10outf[5] <= reg32bit:gr10.port0
r10outf[6] <= reg32bit:gr10.port0
r10outf[7] <= reg32bit:gr10.port0
r10outf[8] <= reg32bit:gr10.port0
r10outf[9] <= reg32bit:gr10.port0
r10outf[10] <= reg32bit:gr10.port0
r10outf[11] <= reg32bit:gr10.port0
r10outf[12] <= reg32bit:gr10.port0
r10outf[13] <= reg32bit:gr10.port0
r10outf[14] <= reg32bit:gr10.port0
r10outf[15] <= reg32bit:gr10.port0
r10outf[16] <= reg32bit:gr10.port0
r10outf[17] <= reg32bit:gr10.port0
r10outf[18] <= reg32bit:gr10.port0
r10outf[19] <= reg32bit:gr10.port0
r10outf[20] <= reg32bit:gr10.port0
r10outf[21] <= reg32bit:gr10.port0
r10outf[22] <= reg32bit:gr10.port0
r10outf[23] <= reg32bit:gr10.port0
r10outf[24] <= reg32bit:gr10.port0
r10outf[25] <= reg32bit:gr10.port0
r10outf[26] <= reg32bit:gr10.port0
r10outf[27] <= reg32bit:gr10.port0
r10outf[28] <= reg32bit:gr10.port0
r10outf[29] <= reg32bit:gr10.port0
r10outf[30] <= reg32bit:gr10.port0
r10outf[31] <= reg32bit:gr10.port0
r11outf[0] <= reg32bit:gr11.port0
r11outf[1] <= reg32bit:gr11.port0
r11outf[2] <= reg32bit:gr11.port0
r11outf[3] <= reg32bit:gr11.port0
r11outf[4] <= reg32bit:gr11.port0
r11outf[5] <= reg32bit:gr11.port0
r11outf[6] <= reg32bit:gr11.port0
r11outf[7] <= reg32bit:gr11.port0
r11outf[8] <= reg32bit:gr11.port0
r11outf[9] <= reg32bit:gr11.port0
r11outf[10] <= reg32bit:gr11.port0
r11outf[11] <= reg32bit:gr11.port0
r11outf[12] <= reg32bit:gr11.port0
r11outf[13] <= reg32bit:gr11.port0
r11outf[14] <= reg32bit:gr11.port0
r11outf[15] <= reg32bit:gr11.port0
r11outf[16] <= reg32bit:gr11.port0
r11outf[17] <= reg32bit:gr11.port0
r11outf[18] <= reg32bit:gr11.port0
r11outf[19] <= reg32bit:gr11.port0
r11outf[20] <= reg32bit:gr11.port0
r11outf[21] <= reg32bit:gr11.port0
r11outf[22] <= reg32bit:gr11.port0
r11outf[23] <= reg32bit:gr11.port0
r11outf[24] <= reg32bit:gr11.port0
r11outf[25] <= reg32bit:gr11.port0
r11outf[26] <= reg32bit:gr11.port0
r11outf[27] <= reg32bit:gr11.port0
r11outf[28] <= reg32bit:gr11.port0
r11outf[29] <= reg32bit:gr11.port0
r11outf[30] <= reg32bit:gr11.port0
r11outf[31] <= reg32bit:gr11.port0
r12outf[0] <= reg32bit:gr12.port0
r12outf[1] <= reg32bit:gr12.port0
r12outf[2] <= reg32bit:gr12.port0
r12outf[3] <= reg32bit:gr12.port0
r12outf[4] <= reg32bit:gr12.port0
r12outf[5] <= reg32bit:gr12.port0
r12outf[6] <= reg32bit:gr12.port0
r12outf[7] <= reg32bit:gr12.port0
r12outf[8] <= reg32bit:gr12.port0
r12outf[9] <= reg32bit:gr12.port0
r12outf[10] <= reg32bit:gr12.port0
r12outf[11] <= reg32bit:gr12.port0
r12outf[12] <= reg32bit:gr12.port0
r12outf[13] <= reg32bit:gr12.port0
r12outf[14] <= reg32bit:gr12.port0
r12outf[15] <= reg32bit:gr12.port0
r12outf[16] <= reg32bit:gr12.port0
r12outf[17] <= reg32bit:gr12.port0
r12outf[18] <= reg32bit:gr12.port0
r12outf[19] <= reg32bit:gr12.port0
r12outf[20] <= reg32bit:gr12.port0
r12outf[21] <= reg32bit:gr12.port0
r12outf[22] <= reg32bit:gr12.port0
r12outf[23] <= reg32bit:gr12.port0
r12outf[24] <= reg32bit:gr12.port0
r12outf[25] <= reg32bit:gr12.port0
r12outf[26] <= reg32bit:gr12.port0
r12outf[27] <= reg32bit:gr12.port0
r12outf[28] <= reg32bit:gr12.port0
r12outf[29] <= reg32bit:gr12.port0
r12outf[30] <= reg32bit:gr12.port0
r12outf[31] <= reg32bit:gr12.port0
r13outf[0] <= reg32bit:gr13.port0
r13outf[1] <= reg32bit:gr13.port0
r13outf[2] <= reg32bit:gr13.port0
r13outf[3] <= reg32bit:gr13.port0
r13outf[4] <= reg32bit:gr13.port0
r13outf[5] <= reg32bit:gr13.port0
r13outf[6] <= reg32bit:gr13.port0
r13outf[7] <= reg32bit:gr13.port0
r13outf[8] <= reg32bit:gr13.port0
r13outf[9] <= reg32bit:gr13.port0
r13outf[10] <= reg32bit:gr13.port0
r13outf[11] <= reg32bit:gr13.port0
r13outf[12] <= reg32bit:gr13.port0
r13outf[13] <= reg32bit:gr13.port0
r13outf[14] <= reg32bit:gr13.port0
r13outf[15] <= reg32bit:gr13.port0
r13outf[16] <= reg32bit:gr13.port0
r13outf[17] <= reg32bit:gr13.port0
r13outf[18] <= reg32bit:gr13.port0
r13outf[19] <= reg32bit:gr13.port0
r13outf[20] <= reg32bit:gr13.port0
r13outf[21] <= reg32bit:gr13.port0
r13outf[22] <= reg32bit:gr13.port0
r13outf[23] <= reg32bit:gr13.port0
r13outf[24] <= reg32bit:gr13.port0
r13outf[25] <= reg32bit:gr13.port0
r13outf[26] <= reg32bit:gr13.port0
r13outf[27] <= reg32bit:gr13.port0
r13outf[28] <= reg32bit:gr13.port0
r13outf[29] <= reg32bit:gr13.port0
r13outf[30] <= reg32bit:gr13.port0
r13outf[31] <= reg32bit:gr13.port0
r14outf[0] <= reg32bit:gr14.port0
r14outf[1] <= reg32bit:gr14.port0
r14outf[2] <= reg32bit:gr14.port0
r14outf[3] <= reg32bit:gr14.port0
r14outf[4] <= reg32bit:gr14.port0
r14outf[5] <= reg32bit:gr14.port0
r14outf[6] <= reg32bit:gr14.port0
r14outf[7] <= reg32bit:gr14.port0
r14outf[8] <= reg32bit:gr14.port0
r14outf[9] <= reg32bit:gr14.port0
r14outf[10] <= reg32bit:gr14.port0
r14outf[11] <= reg32bit:gr14.port0
r14outf[12] <= reg32bit:gr14.port0
r14outf[13] <= reg32bit:gr14.port0
r14outf[14] <= reg32bit:gr14.port0
r14outf[15] <= reg32bit:gr14.port0
r14outf[16] <= reg32bit:gr14.port0
r14outf[17] <= reg32bit:gr14.port0
r14outf[18] <= reg32bit:gr14.port0
r14outf[19] <= reg32bit:gr14.port0
r14outf[20] <= reg32bit:gr14.port0
r14outf[21] <= reg32bit:gr14.port0
r14outf[22] <= reg32bit:gr14.port0
r14outf[23] <= reg32bit:gr14.port0
r14outf[24] <= reg32bit:gr14.port0
r14outf[25] <= reg32bit:gr14.port0
r14outf[26] <= reg32bit:gr14.port0
r14outf[27] <= reg32bit:gr14.port0
r14outf[28] <= reg32bit:gr14.port0
r14outf[29] <= reg32bit:gr14.port0
r14outf[30] <= reg32bit:gr14.port0
r14outf[31] <= reg32bit:gr14.port0
r15outf[0] <= reg32bit:gr15.port0
r15outf[1] <= reg32bit:gr15.port0
r15outf[2] <= reg32bit:gr15.port0
r15outf[3] <= reg32bit:gr15.port0
r15outf[4] <= reg32bit:gr15.port0
r15outf[5] <= reg32bit:gr15.port0
r15outf[6] <= reg32bit:gr15.port0
r15outf[7] <= reg32bit:gr15.port0
r15outf[8] <= reg32bit:gr15.port0
r15outf[9] <= reg32bit:gr15.port0
r15outf[10] <= reg32bit:gr15.port0
r15outf[11] <= reg32bit:gr15.port0
r15outf[12] <= reg32bit:gr15.port0
r15outf[13] <= reg32bit:gr15.port0
r15outf[14] <= reg32bit:gr15.port0
r15outf[15] <= reg32bit:gr15.port0
r15outf[16] <= reg32bit:gr15.port0
r15outf[17] <= reg32bit:gr15.port0
r15outf[18] <= reg32bit:gr15.port0
r15outf[19] <= reg32bit:gr15.port0
r15outf[20] <= reg32bit:gr15.port0
r15outf[21] <= reg32bit:gr15.port0
r15outf[22] <= reg32bit:gr15.port0
r15outf[23] <= reg32bit:gr15.port0
r15outf[24] <= reg32bit:gr15.port0
r15outf[25] <= reg32bit:gr15.port0
r15outf[26] <= reg32bit:gr15.port0
r15outf[27] <= reg32bit:gr15.port0
r15outf[28] <= reg32bit:gr15.port0
r15outf[29] <= reg32bit:gr15.port0
r15outf[30] <= reg32bit:gr15.port0
r15outf[31] <= reg32bit:gr15.port0
r0ins => r0ins.IN1
r1ins => r1ins.IN1
r2ins => r2ins.IN1
r3ins => r3ins.IN1
r4ins => r4ins.IN1
r5ins => r5ins.IN1
r6ins => r6ins.IN1
r7ins => r7ins.IN1
r8ins => r8ins.IN1
r9ins => r9ins.IN1
r10ins => r10ins.IN1
r11ins => r11ins.IN1
r12ins => r12ins.IN1
r13ins => r13ins.IN1
r14ins => r14ins.IN1
r15ins => r15ins.IN1
BusMuxOut[0] => BusMuxOut[0].IN16
BusMuxOut[1] => BusMuxOut[1].IN16
BusMuxOut[2] => BusMuxOut[2].IN16
BusMuxOut[3] => BusMuxOut[3].IN16
BusMuxOut[4] => BusMuxOut[4].IN16
BusMuxOut[5] => BusMuxOut[5].IN16
BusMuxOut[6] => BusMuxOut[6].IN16
BusMuxOut[7] => BusMuxOut[7].IN16
BusMuxOut[8] => BusMuxOut[8].IN16
BusMuxOut[9] => BusMuxOut[9].IN16
BusMuxOut[10] => BusMuxOut[10].IN16
BusMuxOut[11] => BusMuxOut[11].IN16
BusMuxOut[12] => BusMuxOut[12].IN16
BusMuxOut[13] => BusMuxOut[13].IN16
BusMuxOut[14] => BusMuxOut[14].IN16
BusMuxOut[15] => BusMuxOut[15].IN16
BusMuxOut[16] => BusMuxOut[16].IN16
BusMuxOut[17] => BusMuxOut[17].IN16
BusMuxOut[18] => BusMuxOut[18].IN16
BusMuxOut[19] => BusMuxOut[19].IN16
BusMuxOut[20] => BusMuxOut[20].IN16
BusMuxOut[21] => BusMuxOut[21].IN16
BusMuxOut[22] => BusMuxOut[22].IN16
BusMuxOut[23] => BusMuxOut[23].IN16
BusMuxOut[24] => BusMuxOut[24].IN16
BusMuxOut[25] => BusMuxOut[25].IN16
BusMuxOut[26] => BusMuxOut[26].IN16
BusMuxOut[27] => BusMuxOut[27].IN16
BusMuxOut[28] => BusMuxOut[28].IN16
BusMuxOut[29] => BusMuxOut[29].IN16
BusMuxOut[30] => BusMuxOut[30].IN16
BusMuxOut[31] => BusMuxOut[31].IN16


|ControlUnitBus|Bus:B|ALURegisters:LogicReg|reg32bit:gr0
q[0] <= r[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= r[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= r[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= r[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= r[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= r[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= r[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= r[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= r[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= r[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= r[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= r[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= r[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= r[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= r[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= r[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= r[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= r[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= r[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= r[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= r[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= r[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= r[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= r[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= r[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= r[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= r[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= r[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= r[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= r[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= r[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= r[31].DB_MAX_OUTPUT_PORT_TYPE
d[0] => r.DATAB
d[1] => r.DATAB
d[2] => r.DATAB
d[3] => r.DATAB
d[4] => r.DATAB
d[5] => r.DATAB
d[6] => r.DATAB
d[7] => r.DATAB
d[8] => r.DATAB
d[9] => r.DATAB
d[10] => r.DATAB
d[11] => r.DATAB
d[12] => r.DATAB
d[13] => r.DATAB
d[14] => r.DATAB
d[15] => r.DATAB
d[16] => r.DATAB
d[17] => r.DATAB
d[18] => r.DATAB
d[19] => r.DATAB
d[20] => r.DATAB
d[21] => r.DATAB
d[22] => r.DATAB
d[23] => r.DATAB
d[24] => r.DATAB
d[25] => r.DATAB
d[26] => r.DATAB
d[27] => r.DATAB
d[28] => r.DATAB
d[29] => r.DATAB
d[30] => r.DATAB
d[31] => r.DATAB
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clk => r[0].CLK
clk => r[1].CLK
clk => r[2].CLK
clk => r[3].CLK
clk => r[4].CLK
clk => r[5].CLK
clk => r[6].CLK
clk => r[7].CLK
clk => r[8].CLK
clk => r[9].CLK
clk => r[10].CLK
clk => r[11].CLK
clk => r[12].CLK
clk => r[13].CLK
clk => r[14].CLK
clk => r[15].CLK
clk => r[16].CLK
clk => r[17].CLK
clk => r[18].CLK
clk => r[19].CLK
clk => r[20].CLK
clk => r[21].CLK
clk => r[22].CLK
clk => r[23].CLK
clk => r[24].CLK
clk => r[25].CLK
clk => r[26].CLK
clk => r[27].CLK
clk => r[28].CLK
clk => r[29].CLK
clk => r[30].CLK
clk => r[31].CLK
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT


|ControlUnitBus|Bus:B|ALURegisters:LogicReg|reg32bit:gr1
q[0] <= r[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= r[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= r[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= r[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= r[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= r[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= r[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= r[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= r[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= r[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= r[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= r[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= r[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= r[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= r[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= r[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= r[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= r[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= r[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= r[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= r[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= r[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= r[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= r[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= r[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= r[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= r[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= r[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= r[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= r[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= r[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= r[31].DB_MAX_OUTPUT_PORT_TYPE
d[0] => r.DATAB
d[1] => r.DATAB
d[2] => r.DATAB
d[3] => r.DATAB
d[4] => r.DATAB
d[5] => r.DATAB
d[6] => r.DATAB
d[7] => r.DATAB
d[8] => r.DATAB
d[9] => r.DATAB
d[10] => r.DATAB
d[11] => r.DATAB
d[12] => r.DATAB
d[13] => r.DATAB
d[14] => r.DATAB
d[15] => r.DATAB
d[16] => r.DATAB
d[17] => r.DATAB
d[18] => r.DATAB
d[19] => r.DATAB
d[20] => r.DATAB
d[21] => r.DATAB
d[22] => r.DATAB
d[23] => r.DATAB
d[24] => r.DATAB
d[25] => r.DATAB
d[26] => r.DATAB
d[27] => r.DATAB
d[28] => r.DATAB
d[29] => r.DATAB
d[30] => r.DATAB
d[31] => r.DATAB
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clk => r[0].CLK
clk => r[1].CLK
clk => r[2].CLK
clk => r[3].CLK
clk => r[4].CLK
clk => r[5].CLK
clk => r[6].CLK
clk => r[7].CLK
clk => r[8].CLK
clk => r[9].CLK
clk => r[10].CLK
clk => r[11].CLK
clk => r[12].CLK
clk => r[13].CLK
clk => r[14].CLK
clk => r[15].CLK
clk => r[16].CLK
clk => r[17].CLK
clk => r[18].CLK
clk => r[19].CLK
clk => r[20].CLK
clk => r[21].CLK
clk => r[22].CLK
clk => r[23].CLK
clk => r[24].CLK
clk => r[25].CLK
clk => r[26].CLK
clk => r[27].CLK
clk => r[28].CLK
clk => r[29].CLK
clk => r[30].CLK
clk => r[31].CLK
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT


|ControlUnitBus|Bus:B|ALURegisters:LogicReg|reg32bit:gr2
q[0] <= r[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= r[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= r[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= r[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= r[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= r[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= r[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= r[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= r[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= r[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= r[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= r[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= r[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= r[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= r[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= r[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= r[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= r[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= r[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= r[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= r[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= r[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= r[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= r[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= r[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= r[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= r[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= r[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= r[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= r[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= r[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= r[31].DB_MAX_OUTPUT_PORT_TYPE
d[0] => r.DATAB
d[1] => r.DATAB
d[2] => r.DATAB
d[3] => r.DATAB
d[4] => r.DATAB
d[5] => r.DATAB
d[6] => r.DATAB
d[7] => r.DATAB
d[8] => r.DATAB
d[9] => r.DATAB
d[10] => r.DATAB
d[11] => r.DATAB
d[12] => r.DATAB
d[13] => r.DATAB
d[14] => r.DATAB
d[15] => r.DATAB
d[16] => r.DATAB
d[17] => r.DATAB
d[18] => r.DATAB
d[19] => r.DATAB
d[20] => r.DATAB
d[21] => r.DATAB
d[22] => r.DATAB
d[23] => r.DATAB
d[24] => r.DATAB
d[25] => r.DATAB
d[26] => r.DATAB
d[27] => r.DATAB
d[28] => r.DATAB
d[29] => r.DATAB
d[30] => r.DATAB
d[31] => r.DATAB
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clk => r[0].CLK
clk => r[1].CLK
clk => r[2].CLK
clk => r[3].CLK
clk => r[4].CLK
clk => r[5].CLK
clk => r[6].CLK
clk => r[7].CLK
clk => r[8].CLK
clk => r[9].CLK
clk => r[10].CLK
clk => r[11].CLK
clk => r[12].CLK
clk => r[13].CLK
clk => r[14].CLK
clk => r[15].CLK
clk => r[16].CLK
clk => r[17].CLK
clk => r[18].CLK
clk => r[19].CLK
clk => r[20].CLK
clk => r[21].CLK
clk => r[22].CLK
clk => r[23].CLK
clk => r[24].CLK
clk => r[25].CLK
clk => r[26].CLK
clk => r[27].CLK
clk => r[28].CLK
clk => r[29].CLK
clk => r[30].CLK
clk => r[31].CLK
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT


|ControlUnitBus|Bus:B|ALURegisters:LogicReg|reg32bit:gr3
q[0] <= r[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= r[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= r[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= r[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= r[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= r[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= r[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= r[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= r[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= r[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= r[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= r[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= r[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= r[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= r[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= r[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= r[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= r[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= r[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= r[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= r[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= r[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= r[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= r[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= r[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= r[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= r[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= r[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= r[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= r[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= r[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= r[31].DB_MAX_OUTPUT_PORT_TYPE
d[0] => r.DATAB
d[1] => r.DATAB
d[2] => r.DATAB
d[3] => r.DATAB
d[4] => r.DATAB
d[5] => r.DATAB
d[6] => r.DATAB
d[7] => r.DATAB
d[8] => r.DATAB
d[9] => r.DATAB
d[10] => r.DATAB
d[11] => r.DATAB
d[12] => r.DATAB
d[13] => r.DATAB
d[14] => r.DATAB
d[15] => r.DATAB
d[16] => r.DATAB
d[17] => r.DATAB
d[18] => r.DATAB
d[19] => r.DATAB
d[20] => r.DATAB
d[21] => r.DATAB
d[22] => r.DATAB
d[23] => r.DATAB
d[24] => r.DATAB
d[25] => r.DATAB
d[26] => r.DATAB
d[27] => r.DATAB
d[28] => r.DATAB
d[29] => r.DATAB
d[30] => r.DATAB
d[31] => r.DATAB
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clk => r[0].CLK
clk => r[1].CLK
clk => r[2].CLK
clk => r[3].CLK
clk => r[4].CLK
clk => r[5].CLK
clk => r[6].CLK
clk => r[7].CLK
clk => r[8].CLK
clk => r[9].CLK
clk => r[10].CLK
clk => r[11].CLK
clk => r[12].CLK
clk => r[13].CLK
clk => r[14].CLK
clk => r[15].CLK
clk => r[16].CLK
clk => r[17].CLK
clk => r[18].CLK
clk => r[19].CLK
clk => r[20].CLK
clk => r[21].CLK
clk => r[22].CLK
clk => r[23].CLK
clk => r[24].CLK
clk => r[25].CLK
clk => r[26].CLK
clk => r[27].CLK
clk => r[28].CLK
clk => r[29].CLK
clk => r[30].CLK
clk => r[31].CLK
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT


|ControlUnitBus|Bus:B|ALURegisters:LogicReg|reg32bit:gr4
q[0] <= r[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= r[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= r[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= r[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= r[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= r[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= r[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= r[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= r[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= r[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= r[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= r[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= r[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= r[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= r[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= r[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= r[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= r[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= r[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= r[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= r[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= r[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= r[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= r[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= r[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= r[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= r[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= r[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= r[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= r[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= r[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= r[31].DB_MAX_OUTPUT_PORT_TYPE
d[0] => r.DATAB
d[1] => r.DATAB
d[2] => r.DATAB
d[3] => r.DATAB
d[4] => r.DATAB
d[5] => r.DATAB
d[6] => r.DATAB
d[7] => r.DATAB
d[8] => r.DATAB
d[9] => r.DATAB
d[10] => r.DATAB
d[11] => r.DATAB
d[12] => r.DATAB
d[13] => r.DATAB
d[14] => r.DATAB
d[15] => r.DATAB
d[16] => r.DATAB
d[17] => r.DATAB
d[18] => r.DATAB
d[19] => r.DATAB
d[20] => r.DATAB
d[21] => r.DATAB
d[22] => r.DATAB
d[23] => r.DATAB
d[24] => r.DATAB
d[25] => r.DATAB
d[26] => r.DATAB
d[27] => r.DATAB
d[28] => r.DATAB
d[29] => r.DATAB
d[30] => r.DATAB
d[31] => r.DATAB
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clk => r[0].CLK
clk => r[1].CLK
clk => r[2].CLK
clk => r[3].CLK
clk => r[4].CLK
clk => r[5].CLK
clk => r[6].CLK
clk => r[7].CLK
clk => r[8].CLK
clk => r[9].CLK
clk => r[10].CLK
clk => r[11].CLK
clk => r[12].CLK
clk => r[13].CLK
clk => r[14].CLK
clk => r[15].CLK
clk => r[16].CLK
clk => r[17].CLK
clk => r[18].CLK
clk => r[19].CLK
clk => r[20].CLK
clk => r[21].CLK
clk => r[22].CLK
clk => r[23].CLK
clk => r[24].CLK
clk => r[25].CLK
clk => r[26].CLK
clk => r[27].CLK
clk => r[28].CLK
clk => r[29].CLK
clk => r[30].CLK
clk => r[31].CLK
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT


|ControlUnitBus|Bus:B|ALURegisters:LogicReg|reg32bit:gr5
q[0] <= r[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= r[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= r[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= r[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= r[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= r[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= r[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= r[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= r[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= r[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= r[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= r[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= r[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= r[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= r[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= r[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= r[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= r[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= r[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= r[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= r[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= r[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= r[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= r[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= r[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= r[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= r[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= r[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= r[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= r[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= r[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= r[31].DB_MAX_OUTPUT_PORT_TYPE
d[0] => r.DATAB
d[1] => r.DATAB
d[2] => r.DATAB
d[3] => r.DATAB
d[4] => r.DATAB
d[5] => r.DATAB
d[6] => r.DATAB
d[7] => r.DATAB
d[8] => r.DATAB
d[9] => r.DATAB
d[10] => r.DATAB
d[11] => r.DATAB
d[12] => r.DATAB
d[13] => r.DATAB
d[14] => r.DATAB
d[15] => r.DATAB
d[16] => r.DATAB
d[17] => r.DATAB
d[18] => r.DATAB
d[19] => r.DATAB
d[20] => r.DATAB
d[21] => r.DATAB
d[22] => r.DATAB
d[23] => r.DATAB
d[24] => r.DATAB
d[25] => r.DATAB
d[26] => r.DATAB
d[27] => r.DATAB
d[28] => r.DATAB
d[29] => r.DATAB
d[30] => r.DATAB
d[31] => r.DATAB
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clk => r[0].CLK
clk => r[1].CLK
clk => r[2].CLK
clk => r[3].CLK
clk => r[4].CLK
clk => r[5].CLK
clk => r[6].CLK
clk => r[7].CLK
clk => r[8].CLK
clk => r[9].CLK
clk => r[10].CLK
clk => r[11].CLK
clk => r[12].CLK
clk => r[13].CLK
clk => r[14].CLK
clk => r[15].CLK
clk => r[16].CLK
clk => r[17].CLK
clk => r[18].CLK
clk => r[19].CLK
clk => r[20].CLK
clk => r[21].CLK
clk => r[22].CLK
clk => r[23].CLK
clk => r[24].CLK
clk => r[25].CLK
clk => r[26].CLK
clk => r[27].CLK
clk => r[28].CLK
clk => r[29].CLK
clk => r[30].CLK
clk => r[31].CLK
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT


|ControlUnitBus|Bus:B|ALURegisters:LogicReg|reg32bit:gr6
q[0] <= r[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= r[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= r[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= r[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= r[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= r[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= r[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= r[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= r[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= r[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= r[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= r[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= r[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= r[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= r[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= r[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= r[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= r[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= r[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= r[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= r[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= r[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= r[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= r[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= r[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= r[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= r[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= r[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= r[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= r[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= r[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= r[31].DB_MAX_OUTPUT_PORT_TYPE
d[0] => r.DATAB
d[1] => r.DATAB
d[2] => r.DATAB
d[3] => r.DATAB
d[4] => r.DATAB
d[5] => r.DATAB
d[6] => r.DATAB
d[7] => r.DATAB
d[8] => r.DATAB
d[9] => r.DATAB
d[10] => r.DATAB
d[11] => r.DATAB
d[12] => r.DATAB
d[13] => r.DATAB
d[14] => r.DATAB
d[15] => r.DATAB
d[16] => r.DATAB
d[17] => r.DATAB
d[18] => r.DATAB
d[19] => r.DATAB
d[20] => r.DATAB
d[21] => r.DATAB
d[22] => r.DATAB
d[23] => r.DATAB
d[24] => r.DATAB
d[25] => r.DATAB
d[26] => r.DATAB
d[27] => r.DATAB
d[28] => r.DATAB
d[29] => r.DATAB
d[30] => r.DATAB
d[31] => r.DATAB
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clk => r[0].CLK
clk => r[1].CLK
clk => r[2].CLK
clk => r[3].CLK
clk => r[4].CLK
clk => r[5].CLK
clk => r[6].CLK
clk => r[7].CLK
clk => r[8].CLK
clk => r[9].CLK
clk => r[10].CLK
clk => r[11].CLK
clk => r[12].CLK
clk => r[13].CLK
clk => r[14].CLK
clk => r[15].CLK
clk => r[16].CLK
clk => r[17].CLK
clk => r[18].CLK
clk => r[19].CLK
clk => r[20].CLK
clk => r[21].CLK
clk => r[22].CLK
clk => r[23].CLK
clk => r[24].CLK
clk => r[25].CLK
clk => r[26].CLK
clk => r[27].CLK
clk => r[28].CLK
clk => r[29].CLK
clk => r[30].CLK
clk => r[31].CLK
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT


|ControlUnitBus|Bus:B|ALURegisters:LogicReg|reg32bit:gr7
q[0] <= r[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= r[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= r[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= r[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= r[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= r[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= r[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= r[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= r[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= r[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= r[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= r[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= r[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= r[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= r[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= r[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= r[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= r[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= r[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= r[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= r[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= r[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= r[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= r[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= r[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= r[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= r[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= r[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= r[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= r[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= r[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= r[31].DB_MAX_OUTPUT_PORT_TYPE
d[0] => r.DATAB
d[1] => r.DATAB
d[2] => r.DATAB
d[3] => r.DATAB
d[4] => r.DATAB
d[5] => r.DATAB
d[6] => r.DATAB
d[7] => r.DATAB
d[8] => r.DATAB
d[9] => r.DATAB
d[10] => r.DATAB
d[11] => r.DATAB
d[12] => r.DATAB
d[13] => r.DATAB
d[14] => r.DATAB
d[15] => r.DATAB
d[16] => r.DATAB
d[17] => r.DATAB
d[18] => r.DATAB
d[19] => r.DATAB
d[20] => r.DATAB
d[21] => r.DATAB
d[22] => r.DATAB
d[23] => r.DATAB
d[24] => r.DATAB
d[25] => r.DATAB
d[26] => r.DATAB
d[27] => r.DATAB
d[28] => r.DATAB
d[29] => r.DATAB
d[30] => r.DATAB
d[31] => r.DATAB
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clk => r[0].CLK
clk => r[1].CLK
clk => r[2].CLK
clk => r[3].CLK
clk => r[4].CLK
clk => r[5].CLK
clk => r[6].CLK
clk => r[7].CLK
clk => r[8].CLK
clk => r[9].CLK
clk => r[10].CLK
clk => r[11].CLK
clk => r[12].CLK
clk => r[13].CLK
clk => r[14].CLK
clk => r[15].CLK
clk => r[16].CLK
clk => r[17].CLK
clk => r[18].CLK
clk => r[19].CLK
clk => r[20].CLK
clk => r[21].CLK
clk => r[22].CLK
clk => r[23].CLK
clk => r[24].CLK
clk => r[25].CLK
clk => r[26].CLK
clk => r[27].CLK
clk => r[28].CLK
clk => r[29].CLK
clk => r[30].CLK
clk => r[31].CLK
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT


|ControlUnitBus|Bus:B|ALURegisters:LogicReg|reg32bit:gr8
q[0] <= r[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= r[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= r[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= r[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= r[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= r[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= r[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= r[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= r[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= r[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= r[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= r[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= r[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= r[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= r[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= r[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= r[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= r[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= r[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= r[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= r[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= r[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= r[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= r[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= r[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= r[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= r[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= r[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= r[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= r[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= r[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= r[31].DB_MAX_OUTPUT_PORT_TYPE
d[0] => r.DATAB
d[1] => r.DATAB
d[2] => r.DATAB
d[3] => r.DATAB
d[4] => r.DATAB
d[5] => r.DATAB
d[6] => r.DATAB
d[7] => r.DATAB
d[8] => r.DATAB
d[9] => r.DATAB
d[10] => r.DATAB
d[11] => r.DATAB
d[12] => r.DATAB
d[13] => r.DATAB
d[14] => r.DATAB
d[15] => r.DATAB
d[16] => r.DATAB
d[17] => r.DATAB
d[18] => r.DATAB
d[19] => r.DATAB
d[20] => r.DATAB
d[21] => r.DATAB
d[22] => r.DATAB
d[23] => r.DATAB
d[24] => r.DATAB
d[25] => r.DATAB
d[26] => r.DATAB
d[27] => r.DATAB
d[28] => r.DATAB
d[29] => r.DATAB
d[30] => r.DATAB
d[31] => r.DATAB
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clk => r[0].CLK
clk => r[1].CLK
clk => r[2].CLK
clk => r[3].CLK
clk => r[4].CLK
clk => r[5].CLK
clk => r[6].CLK
clk => r[7].CLK
clk => r[8].CLK
clk => r[9].CLK
clk => r[10].CLK
clk => r[11].CLK
clk => r[12].CLK
clk => r[13].CLK
clk => r[14].CLK
clk => r[15].CLK
clk => r[16].CLK
clk => r[17].CLK
clk => r[18].CLK
clk => r[19].CLK
clk => r[20].CLK
clk => r[21].CLK
clk => r[22].CLK
clk => r[23].CLK
clk => r[24].CLK
clk => r[25].CLK
clk => r[26].CLK
clk => r[27].CLK
clk => r[28].CLK
clk => r[29].CLK
clk => r[30].CLK
clk => r[31].CLK
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT


|ControlUnitBus|Bus:B|ALURegisters:LogicReg|reg32bit:gr9
q[0] <= r[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= r[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= r[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= r[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= r[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= r[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= r[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= r[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= r[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= r[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= r[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= r[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= r[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= r[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= r[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= r[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= r[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= r[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= r[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= r[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= r[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= r[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= r[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= r[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= r[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= r[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= r[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= r[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= r[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= r[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= r[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= r[31].DB_MAX_OUTPUT_PORT_TYPE
d[0] => r.DATAB
d[1] => r.DATAB
d[2] => r.DATAB
d[3] => r.DATAB
d[4] => r.DATAB
d[5] => r.DATAB
d[6] => r.DATAB
d[7] => r.DATAB
d[8] => r.DATAB
d[9] => r.DATAB
d[10] => r.DATAB
d[11] => r.DATAB
d[12] => r.DATAB
d[13] => r.DATAB
d[14] => r.DATAB
d[15] => r.DATAB
d[16] => r.DATAB
d[17] => r.DATAB
d[18] => r.DATAB
d[19] => r.DATAB
d[20] => r.DATAB
d[21] => r.DATAB
d[22] => r.DATAB
d[23] => r.DATAB
d[24] => r.DATAB
d[25] => r.DATAB
d[26] => r.DATAB
d[27] => r.DATAB
d[28] => r.DATAB
d[29] => r.DATAB
d[30] => r.DATAB
d[31] => r.DATAB
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clk => r[0].CLK
clk => r[1].CLK
clk => r[2].CLK
clk => r[3].CLK
clk => r[4].CLK
clk => r[5].CLK
clk => r[6].CLK
clk => r[7].CLK
clk => r[8].CLK
clk => r[9].CLK
clk => r[10].CLK
clk => r[11].CLK
clk => r[12].CLK
clk => r[13].CLK
clk => r[14].CLK
clk => r[15].CLK
clk => r[16].CLK
clk => r[17].CLK
clk => r[18].CLK
clk => r[19].CLK
clk => r[20].CLK
clk => r[21].CLK
clk => r[22].CLK
clk => r[23].CLK
clk => r[24].CLK
clk => r[25].CLK
clk => r[26].CLK
clk => r[27].CLK
clk => r[28].CLK
clk => r[29].CLK
clk => r[30].CLK
clk => r[31].CLK
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT


|ControlUnitBus|Bus:B|ALURegisters:LogicReg|reg32bit:gr10
q[0] <= r[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= r[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= r[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= r[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= r[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= r[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= r[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= r[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= r[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= r[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= r[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= r[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= r[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= r[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= r[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= r[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= r[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= r[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= r[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= r[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= r[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= r[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= r[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= r[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= r[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= r[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= r[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= r[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= r[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= r[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= r[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= r[31].DB_MAX_OUTPUT_PORT_TYPE
d[0] => r.DATAB
d[1] => r.DATAB
d[2] => r.DATAB
d[3] => r.DATAB
d[4] => r.DATAB
d[5] => r.DATAB
d[6] => r.DATAB
d[7] => r.DATAB
d[8] => r.DATAB
d[9] => r.DATAB
d[10] => r.DATAB
d[11] => r.DATAB
d[12] => r.DATAB
d[13] => r.DATAB
d[14] => r.DATAB
d[15] => r.DATAB
d[16] => r.DATAB
d[17] => r.DATAB
d[18] => r.DATAB
d[19] => r.DATAB
d[20] => r.DATAB
d[21] => r.DATAB
d[22] => r.DATAB
d[23] => r.DATAB
d[24] => r.DATAB
d[25] => r.DATAB
d[26] => r.DATAB
d[27] => r.DATAB
d[28] => r.DATAB
d[29] => r.DATAB
d[30] => r.DATAB
d[31] => r.DATAB
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clk => r[0].CLK
clk => r[1].CLK
clk => r[2].CLK
clk => r[3].CLK
clk => r[4].CLK
clk => r[5].CLK
clk => r[6].CLK
clk => r[7].CLK
clk => r[8].CLK
clk => r[9].CLK
clk => r[10].CLK
clk => r[11].CLK
clk => r[12].CLK
clk => r[13].CLK
clk => r[14].CLK
clk => r[15].CLK
clk => r[16].CLK
clk => r[17].CLK
clk => r[18].CLK
clk => r[19].CLK
clk => r[20].CLK
clk => r[21].CLK
clk => r[22].CLK
clk => r[23].CLK
clk => r[24].CLK
clk => r[25].CLK
clk => r[26].CLK
clk => r[27].CLK
clk => r[28].CLK
clk => r[29].CLK
clk => r[30].CLK
clk => r[31].CLK
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT


|ControlUnitBus|Bus:B|ALURegisters:LogicReg|reg32bit:gr11
q[0] <= r[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= r[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= r[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= r[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= r[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= r[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= r[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= r[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= r[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= r[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= r[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= r[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= r[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= r[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= r[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= r[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= r[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= r[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= r[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= r[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= r[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= r[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= r[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= r[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= r[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= r[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= r[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= r[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= r[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= r[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= r[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= r[31].DB_MAX_OUTPUT_PORT_TYPE
d[0] => r.DATAB
d[1] => r.DATAB
d[2] => r.DATAB
d[3] => r.DATAB
d[4] => r.DATAB
d[5] => r.DATAB
d[6] => r.DATAB
d[7] => r.DATAB
d[8] => r.DATAB
d[9] => r.DATAB
d[10] => r.DATAB
d[11] => r.DATAB
d[12] => r.DATAB
d[13] => r.DATAB
d[14] => r.DATAB
d[15] => r.DATAB
d[16] => r.DATAB
d[17] => r.DATAB
d[18] => r.DATAB
d[19] => r.DATAB
d[20] => r.DATAB
d[21] => r.DATAB
d[22] => r.DATAB
d[23] => r.DATAB
d[24] => r.DATAB
d[25] => r.DATAB
d[26] => r.DATAB
d[27] => r.DATAB
d[28] => r.DATAB
d[29] => r.DATAB
d[30] => r.DATAB
d[31] => r.DATAB
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clk => r[0].CLK
clk => r[1].CLK
clk => r[2].CLK
clk => r[3].CLK
clk => r[4].CLK
clk => r[5].CLK
clk => r[6].CLK
clk => r[7].CLK
clk => r[8].CLK
clk => r[9].CLK
clk => r[10].CLK
clk => r[11].CLK
clk => r[12].CLK
clk => r[13].CLK
clk => r[14].CLK
clk => r[15].CLK
clk => r[16].CLK
clk => r[17].CLK
clk => r[18].CLK
clk => r[19].CLK
clk => r[20].CLK
clk => r[21].CLK
clk => r[22].CLK
clk => r[23].CLK
clk => r[24].CLK
clk => r[25].CLK
clk => r[26].CLK
clk => r[27].CLK
clk => r[28].CLK
clk => r[29].CLK
clk => r[30].CLK
clk => r[31].CLK
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT


|ControlUnitBus|Bus:B|ALURegisters:LogicReg|reg32bit:gr12
q[0] <= r[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= r[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= r[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= r[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= r[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= r[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= r[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= r[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= r[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= r[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= r[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= r[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= r[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= r[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= r[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= r[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= r[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= r[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= r[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= r[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= r[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= r[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= r[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= r[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= r[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= r[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= r[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= r[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= r[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= r[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= r[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= r[31].DB_MAX_OUTPUT_PORT_TYPE
d[0] => r.DATAB
d[1] => r.DATAB
d[2] => r.DATAB
d[3] => r.DATAB
d[4] => r.DATAB
d[5] => r.DATAB
d[6] => r.DATAB
d[7] => r.DATAB
d[8] => r.DATAB
d[9] => r.DATAB
d[10] => r.DATAB
d[11] => r.DATAB
d[12] => r.DATAB
d[13] => r.DATAB
d[14] => r.DATAB
d[15] => r.DATAB
d[16] => r.DATAB
d[17] => r.DATAB
d[18] => r.DATAB
d[19] => r.DATAB
d[20] => r.DATAB
d[21] => r.DATAB
d[22] => r.DATAB
d[23] => r.DATAB
d[24] => r.DATAB
d[25] => r.DATAB
d[26] => r.DATAB
d[27] => r.DATAB
d[28] => r.DATAB
d[29] => r.DATAB
d[30] => r.DATAB
d[31] => r.DATAB
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clk => r[0].CLK
clk => r[1].CLK
clk => r[2].CLK
clk => r[3].CLK
clk => r[4].CLK
clk => r[5].CLK
clk => r[6].CLK
clk => r[7].CLK
clk => r[8].CLK
clk => r[9].CLK
clk => r[10].CLK
clk => r[11].CLK
clk => r[12].CLK
clk => r[13].CLK
clk => r[14].CLK
clk => r[15].CLK
clk => r[16].CLK
clk => r[17].CLK
clk => r[18].CLK
clk => r[19].CLK
clk => r[20].CLK
clk => r[21].CLK
clk => r[22].CLK
clk => r[23].CLK
clk => r[24].CLK
clk => r[25].CLK
clk => r[26].CLK
clk => r[27].CLK
clk => r[28].CLK
clk => r[29].CLK
clk => r[30].CLK
clk => r[31].CLK
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT


|ControlUnitBus|Bus:B|ALURegisters:LogicReg|reg32bit:gr13
q[0] <= r[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= r[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= r[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= r[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= r[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= r[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= r[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= r[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= r[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= r[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= r[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= r[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= r[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= r[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= r[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= r[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= r[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= r[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= r[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= r[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= r[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= r[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= r[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= r[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= r[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= r[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= r[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= r[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= r[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= r[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= r[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= r[31].DB_MAX_OUTPUT_PORT_TYPE
d[0] => r.DATAB
d[1] => r.DATAB
d[2] => r.DATAB
d[3] => r.DATAB
d[4] => r.DATAB
d[5] => r.DATAB
d[6] => r.DATAB
d[7] => r.DATAB
d[8] => r.DATAB
d[9] => r.DATAB
d[10] => r.DATAB
d[11] => r.DATAB
d[12] => r.DATAB
d[13] => r.DATAB
d[14] => r.DATAB
d[15] => r.DATAB
d[16] => r.DATAB
d[17] => r.DATAB
d[18] => r.DATAB
d[19] => r.DATAB
d[20] => r.DATAB
d[21] => r.DATAB
d[22] => r.DATAB
d[23] => r.DATAB
d[24] => r.DATAB
d[25] => r.DATAB
d[26] => r.DATAB
d[27] => r.DATAB
d[28] => r.DATAB
d[29] => r.DATAB
d[30] => r.DATAB
d[31] => r.DATAB
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clk => r[0].CLK
clk => r[1].CLK
clk => r[2].CLK
clk => r[3].CLK
clk => r[4].CLK
clk => r[5].CLK
clk => r[6].CLK
clk => r[7].CLK
clk => r[8].CLK
clk => r[9].CLK
clk => r[10].CLK
clk => r[11].CLK
clk => r[12].CLK
clk => r[13].CLK
clk => r[14].CLK
clk => r[15].CLK
clk => r[16].CLK
clk => r[17].CLK
clk => r[18].CLK
clk => r[19].CLK
clk => r[20].CLK
clk => r[21].CLK
clk => r[22].CLK
clk => r[23].CLK
clk => r[24].CLK
clk => r[25].CLK
clk => r[26].CLK
clk => r[27].CLK
clk => r[28].CLK
clk => r[29].CLK
clk => r[30].CLK
clk => r[31].CLK
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT


|ControlUnitBus|Bus:B|ALURegisters:LogicReg|reg32bit:gr14
q[0] <= r[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= r[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= r[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= r[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= r[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= r[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= r[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= r[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= r[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= r[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= r[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= r[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= r[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= r[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= r[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= r[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= r[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= r[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= r[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= r[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= r[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= r[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= r[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= r[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= r[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= r[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= r[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= r[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= r[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= r[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= r[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= r[31].DB_MAX_OUTPUT_PORT_TYPE
d[0] => r.DATAB
d[1] => r.DATAB
d[2] => r.DATAB
d[3] => r.DATAB
d[4] => r.DATAB
d[5] => r.DATAB
d[6] => r.DATAB
d[7] => r.DATAB
d[8] => r.DATAB
d[9] => r.DATAB
d[10] => r.DATAB
d[11] => r.DATAB
d[12] => r.DATAB
d[13] => r.DATAB
d[14] => r.DATAB
d[15] => r.DATAB
d[16] => r.DATAB
d[17] => r.DATAB
d[18] => r.DATAB
d[19] => r.DATAB
d[20] => r.DATAB
d[21] => r.DATAB
d[22] => r.DATAB
d[23] => r.DATAB
d[24] => r.DATAB
d[25] => r.DATAB
d[26] => r.DATAB
d[27] => r.DATAB
d[28] => r.DATAB
d[29] => r.DATAB
d[30] => r.DATAB
d[31] => r.DATAB
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clk => r[0].CLK
clk => r[1].CLK
clk => r[2].CLK
clk => r[3].CLK
clk => r[4].CLK
clk => r[5].CLK
clk => r[6].CLK
clk => r[7].CLK
clk => r[8].CLK
clk => r[9].CLK
clk => r[10].CLK
clk => r[11].CLK
clk => r[12].CLK
clk => r[13].CLK
clk => r[14].CLK
clk => r[15].CLK
clk => r[16].CLK
clk => r[17].CLK
clk => r[18].CLK
clk => r[19].CLK
clk => r[20].CLK
clk => r[21].CLK
clk => r[22].CLK
clk => r[23].CLK
clk => r[24].CLK
clk => r[25].CLK
clk => r[26].CLK
clk => r[27].CLK
clk => r[28].CLK
clk => r[29].CLK
clk => r[30].CLK
clk => r[31].CLK
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT


|ControlUnitBus|Bus:B|ALURegisters:LogicReg|reg32bit:gr15
q[0] <= r[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= r[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= r[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= r[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= r[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= r[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= r[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= r[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= r[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= r[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= r[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= r[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= r[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= r[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= r[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= r[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= r[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= r[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= r[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= r[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= r[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= r[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= r[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= r[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= r[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= r[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= r[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= r[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= r[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= r[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= r[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= r[31].DB_MAX_OUTPUT_PORT_TYPE
d[0] => r.DATAB
d[1] => r.DATAB
d[2] => r.DATAB
d[3] => r.DATAB
d[4] => r.DATAB
d[5] => r.DATAB
d[6] => r.DATAB
d[7] => r.DATAB
d[8] => r.DATAB
d[9] => r.DATAB
d[10] => r.DATAB
d[11] => r.DATAB
d[12] => r.DATAB
d[13] => r.DATAB
d[14] => r.DATAB
d[15] => r.DATAB
d[16] => r.DATAB
d[17] => r.DATAB
d[18] => r.DATAB
d[19] => r.DATAB
d[20] => r.DATAB
d[21] => r.DATAB
d[22] => r.DATAB
d[23] => r.DATAB
d[24] => r.DATAB
d[25] => r.DATAB
d[26] => r.DATAB
d[27] => r.DATAB
d[28] => r.DATAB
d[29] => r.DATAB
d[30] => r.DATAB
d[31] => r.DATAB
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clk => r[0].CLK
clk => r[1].CLK
clk => r[2].CLK
clk => r[3].CLK
clk => r[4].CLK
clk => r[5].CLK
clk => r[6].CLK
clk => r[7].CLK
clk => r[8].CLK
clk => r[9].CLK
clk => r[10].CLK
clk => r[11].CLK
clk => r[12].CLK
clk => r[13].CLK
clk => r[14].CLK
clk => r[15].CLK
clk => r[16].CLK
clk => r[17].CLK
clk => r[18].CLK
clk => r[19].CLK
clk => r[20].CLK
clk => r[21].CLK
clk => r[22].CLK
clk => r[23].CLK
clk => r[24].CLK
clk => r[25].CLK
clk => r[26].CLK
clk => r[27].CLK
clk => r[28].CLK
clk => r[29].CLK
clk => r[30].CLK
clk => r[31].CLK
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT
wren => r.OUTPUTSELECT


|ControlUnitBus|Bus:B|Memory:memory
clr => ~NO_FANOUT~
clk => RAMregisters.we_a.CLK
clk => RAMregisters.waddr_a[8].CLK
clk => RAMregisters.waddr_a[7].CLK
clk => RAMregisters.waddr_a[6].CLK
clk => RAMregisters.waddr_a[5].CLK
clk => RAMregisters.waddr_a[4].CLK
clk => RAMregisters.waddr_a[3].CLK
clk => RAMregisters.waddr_a[2].CLK
clk => RAMregisters.waddr_a[1].CLK
clk => RAMregisters.waddr_a[0].CLK
clk => RAMregisters.data_a[31].CLK
clk => RAMregisters.data_a[30].CLK
clk => RAMregisters.data_a[29].CLK
clk => RAMregisters.data_a[28].CLK
clk => RAMregisters.data_a[27].CLK
clk => RAMregisters.data_a[26].CLK
clk => RAMregisters.data_a[25].CLK
clk => RAMregisters.data_a[24].CLK
clk => RAMregisters.data_a[23].CLK
clk => RAMregisters.data_a[22].CLK
clk => RAMregisters.data_a[21].CLK
clk => RAMregisters.data_a[20].CLK
clk => RAMregisters.data_a[19].CLK
clk => RAMregisters.data_a[18].CLK
clk => RAMregisters.data_a[17].CLK
clk => RAMregisters.data_a[16].CLK
clk => RAMregisters.data_a[15].CLK
clk => RAMregisters.data_a[14].CLK
clk => RAMregisters.data_a[13].CLK
clk => RAMregisters.data_a[12].CLK
clk => RAMregisters.data_a[11].CLK
clk => RAMregisters.data_a[10].CLK
clk => RAMregisters.data_a[9].CLK
clk => RAMregisters.data_a[8].CLK
clk => RAMregisters.data_a[7].CLK
clk => RAMregisters.data_a[6].CLK
clk => RAMregisters.data_a[5].CLK
clk => RAMregisters.data_a[4].CLK
clk => RAMregisters.data_a[3].CLK
clk => RAMregisters.data_a[2].CLK
clk => RAMregisters.data_a[1].CLK
clk => RAMregisters.data_a[0].CLK
clk => dataOutTemp[0].CLK
clk => dataOutTemp[1].CLK
clk => dataOutTemp[2].CLK
clk => dataOutTemp[3].CLK
clk => dataOutTemp[4].CLK
clk => dataOutTemp[5].CLK
clk => dataOutTemp[6].CLK
clk => dataOutTemp[7].CLK
clk => dataOutTemp[8].CLK
clk => dataOutTemp[9].CLK
clk => dataOutTemp[10].CLK
clk => dataOutTemp[11].CLK
clk => dataOutTemp[12].CLK
clk => dataOutTemp[13].CLK
clk => dataOutTemp[14].CLK
clk => dataOutTemp[15].CLK
clk => dataOutTemp[16].CLK
clk => dataOutTemp[17].CLK
clk => dataOutTemp[18].CLK
clk => dataOutTemp[19].CLK
clk => dataOutTemp[20].CLK
clk => dataOutTemp[21].CLK
clk => dataOutTemp[22].CLK
clk => dataOutTemp[23].CLK
clk => dataOutTemp[24].CLK
clk => dataOutTemp[25].CLK
clk => dataOutTemp[26].CLK
clk => dataOutTemp[27].CLK
clk => dataOutTemp[28].CLK
clk => dataOutTemp[29].CLK
clk => dataOutTemp[30].CLK
clk => dataOutTemp[31].CLK
clk => RAMregisters.CLK0
write => RAMregisters.we_a.DATAIN
write => RAMregisters.WE
dataIn[0] => RAMregisters.data_a[0].DATAIN
dataIn[0] => RAMregisters.DATAIN
dataIn[1] => RAMregisters.data_a[1].DATAIN
dataIn[1] => RAMregisters.DATAIN1
dataIn[2] => RAMregisters.data_a[2].DATAIN
dataIn[2] => RAMregisters.DATAIN2
dataIn[3] => RAMregisters.data_a[3].DATAIN
dataIn[3] => RAMregisters.DATAIN3
dataIn[4] => RAMregisters.data_a[4].DATAIN
dataIn[4] => RAMregisters.DATAIN4
dataIn[5] => RAMregisters.data_a[5].DATAIN
dataIn[5] => RAMregisters.DATAIN5
dataIn[6] => RAMregisters.data_a[6].DATAIN
dataIn[6] => RAMregisters.DATAIN6
dataIn[7] => RAMregisters.data_a[7].DATAIN
dataIn[7] => RAMregisters.DATAIN7
dataIn[8] => RAMregisters.data_a[8].DATAIN
dataIn[8] => RAMregisters.DATAIN8
dataIn[9] => RAMregisters.data_a[9].DATAIN
dataIn[9] => RAMregisters.DATAIN9
dataIn[10] => RAMregisters.data_a[10].DATAIN
dataIn[10] => RAMregisters.DATAIN10
dataIn[11] => RAMregisters.data_a[11].DATAIN
dataIn[11] => RAMregisters.DATAIN11
dataIn[12] => RAMregisters.data_a[12].DATAIN
dataIn[12] => RAMregisters.DATAIN12
dataIn[13] => RAMregisters.data_a[13].DATAIN
dataIn[13] => RAMregisters.DATAIN13
dataIn[14] => RAMregisters.data_a[14].DATAIN
dataIn[14] => RAMregisters.DATAIN14
dataIn[15] => RAMregisters.data_a[15].DATAIN
dataIn[15] => RAMregisters.DATAIN15
dataIn[16] => RAMregisters.data_a[16].DATAIN
dataIn[16] => RAMregisters.DATAIN16
dataIn[17] => RAMregisters.data_a[17].DATAIN
dataIn[17] => RAMregisters.DATAIN17
dataIn[18] => RAMregisters.data_a[18].DATAIN
dataIn[18] => RAMregisters.DATAIN18
dataIn[19] => RAMregisters.data_a[19].DATAIN
dataIn[19] => RAMregisters.DATAIN19
dataIn[20] => RAMregisters.data_a[20].DATAIN
dataIn[20] => RAMregisters.DATAIN20
dataIn[21] => RAMregisters.data_a[21].DATAIN
dataIn[21] => RAMregisters.DATAIN21
dataIn[22] => RAMregisters.data_a[22].DATAIN
dataIn[22] => RAMregisters.DATAIN22
dataIn[23] => RAMregisters.data_a[23].DATAIN
dataIn[23] => RAMregisters.DATAIN23
dataIn[24] => RAMregisters.data_a[24].DATAIN
dataIn[24] => RAMregisters.DATAIN24
dataIn[25] => RAMregisters.data_a[25].DATAIN
dataIn[25] => RAMregisters.DATAIN25
dataIn[26] => RAMregisters.data_a[26].DATAIN
dataIn[26] => RAMregisters.DATAIN26
dataIn[27] => RAMregisters.data_a[27].DATAIN
dataIn[27] => RAMregisters.DATAIN27
dataIn[28] => RAMregisters.data_a[28].DATAIN
dataIn[28] => RAMregisters.DATAIN28
dataIn[29] => RAMregisters.data_a[29].DATAIN
dataIn[29] => RAMregisters.DATAIN29
dataIn[30] => RAMregisters.data_a[30].DATAIN
dataIn[30] => RAMregisters.DATAIN30
dataIn[31] => RAMregisters.data_a[31].DATAIN
dataIn[31] => RAMregisters.DATAIN31
Addr[0] => RAMregisters.waddr_a[0].DATAIN
Addr[0] => RAMregisters.WADDR
Addr[0] => RAMregisters.RADDR
Addr[1] => RAMregisters.waddr_a[1].DATAIN
Addr[1] => RAMregisters.WADDR1
Addr[1] => RAMregisters.RADDR1
Addr[2] => RAMregisters.waddr_a[2].DATAIN
Addr[2] => RAMregisters.WADDR2
Addr[2] => RAMregisters.RADDR2
Addr[3] => RAMregisters.waddr_a[3].DATAIN
Addr[3] => RAMregisters.WADDR3
Addr[3] => RAMregisters.RADDR3
Addr[4] => RAMregisters.waddr_a[4].DATAIN
Addr[4] => RAMregisters.WADDR4
Addr[4] => RAMregisters.RADDR4
Addr[5] => RAMregisters.waddr_a[5].DATAIN
Addr[5] => RAMregisters.WADDR5
Addr[5] => RAMregisters.RADDR5
Addr[6] => RAMregisters.waddr_a[6].DATAIN
Addr[6] => RAMregisters.WADDR6
Addr[6] => RAMregisters.RADDR6
Addr[7] => RAMregisters.waddr_a[7].DATAIN
Addr[7] => RAMregisters.WADDR7
Addr[7] => RAMregisters.RADDR7
Addr[8] => RAMregisters.waddr_a[8].DATAIN
Addr[8] => RAMregisters.WADDR8
Addr[8] => RAMregisters.RADDR8
dataOut[0] <= dataOutTemp[0].DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOutTemp[1].DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOutTemp[2].DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOutTemp[3].DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOutTemp[4].DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOutTemp[5].DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOutTemp[6].DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOutTemp[7].DB_MAX_OUTPUT_PORT_TYPE
dataOut[8] <= dataOutTemp[8].DB_MAX_OUTPUT_PORT_TYPE
dataOut[9] <= dataOutTemp[9].DB_MAX_OUTPUT_PORT_TYPE
dataOut[10] <= dataOutTemp[10].DB_MAX_OUTPUT_PORT_TYPE
dataOut[11] <= dataOutTemp[11].DB_MAX_OUTPUT_PORT_TYPE
dataOut[12] <= dataOutTemp[12].DB_MAX_OUTPUT_PORT_TYPE
dataOut[13] <= dataOutTemp[13].DB_MAX_OUTPUT_PORT_TYPE
dataOut[14] <= dataOutTemp[14].DB_MAX_OUTPUT_PORT_TYPE
dataOut[15] <= dataOutTemp[15].DB_MAX_OUTPUT_PORT_TYPE
dataOut[16] <= dataOutTemp[16].DB_MAX_OUTPUT_PORT_TYPE
dataOut[17] <= dataOutTemp[17].DB_MAX_OUTPUT_PORT_TYPE
dataOut[18] <= dataOutTemp[18].DB_MAX_OUTPUT_PORT_TYPE
dataOut[19] <= dataOutTemp[19].DB_MAX_OUTPUT_PORT_TYPE
dataOut[20] <= dataOutTemp[20].DB_MAX_OUTPUT_PORT_TYPE
dataOut[21] <= dataOutTemp[21].DB_MAX_OUTPUT_PORT_TYPE
dataOut[22] <= dataOutTemp[22].DB_MAX_OUTPUT_PORT_TYPE
dataOut[23] <= dataOutTemp[23].DB_MAX_OUTPUT_PORT_TYPE
dataOut[24] <= dataOutTemp[24].DB_MAX_OUTPUT_PORT_TYPE
dataOut[25] <= dataOutTemp[25].DB_MAX_OUTPUT_PORT_TYPE
dataOut[26] <= dataOutTemp[26].DB_MAX_OUTPUT_PORT_TYPE
dataOut[27] <= dataOutTemp[27].DB_MAX_OUTPUT_PORT_TYPE
dataOut[28] <= dataOutTemp[28].DB_MAX_OUTPUT_PORT_TYPE
dataOut[29] <= dataOutTemp[29].DB_MAX_OUTPUT_PORT_TYPE
dataOut[30] <= dataOutTemp[30].DB_MAX_OUTPUT_PORT_TYPE
dataOut[31] <= dataOutTemp[31].DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|encoder:EnO
R0out => d[0].OUTPUTSELECT
R0out => d[1].OUTPUTSELECT
R0out => d[2].OUTPUTSELECT
R0out => d[3].OUTPUTSELECT
R0out => d[4].IN1
R0out => d[4].OUTPUTSELECT
R1out => d[0].OUTPUTSELECT
R1out => d[1].OUTPUTSELECT
R1out => d[2].OUTPUTSELECT
R1out => d[3].OUTPUTSELECT
R1out => d[4].IN1
R1out => d[4].OUTPUTSELECT
R2out => d[0].OUTPUTSELECT
R2out => d[1].OUTPUTSELECT
R2out => d[2].OUTPUTSELECT
R2out => d[3].OUTPUTSELECT
R2out => d[4].IN1
R2out => d[4].OUTPUTSELECT
R3out => d[0].OUTPUTSELECT
R3out => d[1].OUTPUTSELECT
R3out => d[2].OUTPUTSELECT
R3out => d[3].OUTPUTSELECT
R3out => d[4].IN1
R3out => d[4].OUTPUTSELECT
R4out => d[0].OUTPUTSELECT
R4out => d[1].OUTPUTSELECT
R4out => d[2].OUTPUTSELECT
R4out => d[3].OUTPUTSELECT
R4out => d[4].IN1
R4out => d[4].OUTPUTSELECT
R5out => d[0].OUTPUTSELECT
R5out => d[1].OUTPUTSELECT
R5out => d[2].OUTPUTSELECT
R5out => d[3].OUTPUTSELECT
R5out => d[4].IN1
R5out => d[4].OUTPUTSELECT
R6out => d[0].OUTPUTSELECT
R6out => d[1].OUTPUTSELECT
R6out => d[2].OUTPUTSELECT
R6out => d[3].OUTPUTSELECT
R6out => d[4].IN1
R6out => d[4].OUTPUTSELECT
R7out => d[0].OUTPUTSELECT
R7out => d[1].OUTPUTSELECT
R7out => d[2].OUTPUTSELECT
R7out => d[3].OUTPUTSELECT
R7out => d[4].IN1
R7out => d[4].OUTPUTSELECT
R8out => d[0].OUTPUTSELECT
R8out => d[1].OUTPUTSELECT
R8out => d[2].OUTPUTSELECT
R8out => d[3].OUTPUTSELECT
R8out => d[4].IN1
R8out => d[4].OUTPUTSELECT
R9out => d[0].OUTPUTSELECT
R9out => d[1].OUTPUTSELECT
R9out => d[2].OUTPUTSELECT
R9out => d[3].OUTPUTSELECT
R9out => d[4].IN1
R9out => d[4].OUTPUTSELECT
R10out => d[0].OUTPUTSELECT
R10out => d[1].OUTPUTSELECT
R10out => d[2].OUTPUTSELECT
R10out => d[3].OUTPUTSELECT
R10out => d[4].IN1
R10out => d[4].OUTPUTSELECT
R11out => d[0].OUTPUTSELECT
R11out => d[1].OUTPUTSELECT
R11out => d[2].OUTPUTSELECT
R11out => d[3].OUTPUTSELECT
R11out => d[4].IN1
R11out => d[4].OUTPUTSELECT
R12out => d[0].OUTPUTSELECT
R12out => d[1].OUTPUTSELECT
R12out => d[2].OUTPUTSELECT
R12out => d[3].OUTPUTSELECT
R12out => d[4].IN1
R12out => d[4].OUTPUTSELECT
R13out => d[0].OUTPUTSELECT
R13out => d[1].OUTPUTSELECT
R13out => d[2].OUTPUTSELECT
R13out => d[3].OUTPUTSELECT
R13out => d[4].IN1
R13out => d[4].OUTPUTSELECT
R14out => d[0].OUTPUTSELECT
R14out => d[1].OUTPUTSELECT
R14out => d[2].OUTPUTSELECT
R14out => d[3].OUTPUTSELECT
R14out => d[4].IN1
R14out => d[4].OUTPUTSELECT
R15out => d[0].OUTPUTSELECT
R15out => d[1].OUTPUTSELECT
R15out => d[2].OUTPUTSELECT
R15out => d[4].IN1
R15out => d[3].DATAA
R15out => d[4].DATAA
HIout => d[0].OUTPUTSELECT
HIout => d[1].OUTPUTSELECT
HIout => d[2].OUTPUTSELECT
HIout => d[4].IN1
LOout => d[0].OUTPUTSELECT
LOout => d[1].OUTPUTSELECT
LOout => d[2].OUTPUTSELECT
LOout => d[4].IN1
ZHIout => d[0].OUTPUTSELECT
ZHIout => d[1].OUTPUTSELECT
ZHIout => d[2].OUTPUTSELECT
ZHIout => d[4].IN1
ZLOout => d[0].OUTPUTSELECT
ZLOout => d[1].OUTPUTSELECT
ZLOout => d[4].IN1
ZLOout => d[2].DATAA
PCout => d[0].OUTPUTSELECT
PCout => d[1].OUTPUTSELECT
PCout => d[4].IN1
MDRout => d[0].OUTPUTSELECT
MDRout => d[4].IN1
MDRout => d[1].DATAA
InPortOut => d[4].IN0
InPortOut => d[0].DATAA
Cout => d[4].IN1
d[0] <= d[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[1] <= d[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[2] <= d[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[3] <= d[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[4] <= d[4]$latch.DB_MAX_OUTPUT_PORT_TYPE


|ControlUnitBus|Bus:B|Multiplexer:Mux
r0out[0] => BusMuxOutTemp.DATAB
r0out[1] => BusMuxOutTemp.DATAB
r0out[2] => BusMuxOutTemp.DATAB
r0out[3] => BusMuxOutTemp.DATAB
r0out[4] => BusMuxOutTemp.DATAB
r0out[5] => BusMuxOutTemp.DATAB
r0out[6] => BusMuxOutTemp.DATAB
r0out[7] => BusMuxOutTemp.DATAB
r0out[8] => BusMuxOutTemp.DATAB
r0out[9] => BusMuxOutTemp.DATAB
r0out[10] => BusMuxOutTemp.DATAB
r0out[11] => BusMuxOutTemp.DATAB
r0out[12] => BusMuxOutTemp.DATAB
r0out[13] => BusMuxOutTemp.DATAB
r0out[14] => BusMuxOutTemp.DATAB
r0out[15] => BusMuxOutTemp.DATAB
r0out[16] => BusMuxOutTemp.DATAB
r0out[17] => BusMuxOutTemp.DATAB
r0out[18] => BusMuxOutTemp.DATAB
r0out[19] => BusMuxOutTemp.DATAB
r0out[20] => BusMuxOutTemp.DATAB
r0out[21] => BusMuxOutTemp.DATAB
r0out[22] => BusMuxOutTemp.DATAB
r0out[23] => BusMuxOutTemp.DATAB
r0out[24] => BusMuxOutTemp.DATAB
r0out[25] => BusMuxOutTemp.DATAB
r0out[26] => BusMuxOutTemp.DATAB
r0out[27] => BusMuxOutTemp.DATAB
r0out[28] => BusMuxOutTemp.DATAB
r0out[29] => BusMuxOutTemp.DATAB
r0out[30] => BusMuxOutTemp.DATAB
r0out[31] => BusMuxOutTemp.DATAB
r1out[0] => BusMuxOutTemp.DATAB
r1out[1] => BusMuxOutTemp.DATAB
r1out[2] => BusMuxOutTemp.DATAB
r1out[3] => BusMuxOutTemp.DATAB
r1out[4] => BusMuxOutTemp.DATAB
r1out[5] => BusMuxOutTemp.DATAB
r1out[6] => BusMuxOutTemp.DATAB
r1out[7] => BusMuxOutTemp.DATAB
r1out[8] => BusMuxOutTemp.DATAB
r1out[9] => BusMuxOutTemp.DATAB
r1out[10] => BusMuxOutTemp.DATAB
r1out[11] => BusMuxOutTemp.DATAB
r1out[12] => BusMuxOutTemp.DATAB
r1out[13] => BusMuxOutTemp.DATAB
r1out[14] => BusMuxOutTemp.DATAB
r1out[15] => BusMuxOutTemp.DATAB
r1out[16] => BusMuxOutTemp.DATAB
r1out[17] => BusMuxOutTemp.DATAB
r1out[18] => BusMuxOutTemp.DATAB
r1out[19] => BusMuxOutTemp.DATAB
r1out[20] => BusMuxOutTemp.DATAB
r1out[21] => BusMuxOutTemp.DATAB
r1out[22] => BusMuxOutTemp.DATAB
r1out[23] => BusMuxOutTemp.DATAB
r1out[24] => BusMuxOutTemp.DATAB
r1out[25] => BusMuxOutTemp.DATAB
r1out[26] => BusMuxOutTemp.DATAB
r1out[27] => BusMuxOutTemp.DATAB
r1out[28] => BusMuxOutTemp.DATAB
r1out[29] => BusMuxOutTemp.DATAB
r1out[30] => BusMuxOutTemp.DATAB
r1out[31] => BusMuxOutTemp.DATAB
r2out[0] => BusMuxOutTemp.DATAB
r2out[1] => BusMuxOutTemp.DATAB
r2out[2] => BusMuxOutTemp.DATAB
r2out[3] => BusMuxOutTemp.DATAB
r2out[4] => BusMuxOutTemp.DATAB
r2out[5] => BusMuxOutTemp.DATAB
r2out[6] => BusMuxOutTemp.DATAB
r2out[7] => BusMuxOutTemp.DATAB
r2out[8] => BusMuxOutTemp.DATAB
r2out[9] => BusMuxOutTemp.DATAB
r2out[10] => BusMuxOutTemp.DATAB
r2out[11] => BusMuxOutTemp.DATAB
r2out[12] => BusMuxOutTemp.DATAB
r2out[13] => BusMuxOutTemp.DATAB
r2out[14] => BusMuxOutTemp.DATAB
r2out[15] => BusMuxOutTemp.DATAB
r2out[16] => BusMuxOutTemp.DATAB
r2out[17] => BusMuxOutTemp.DATAB
r2out[18] => BusMuxOutTemp.DATAB
r2out[19] => BusMuxOutTemp.DATAB
r2out[20] => BusMuxOutTemp.DATAB
r2out[21] => BusMuxOutTemp.DATAB
r2out[22] => BusMuxOutTemp.DATAB
r2out[23] => BusMuxOutTemp.DATAB
r2out[24] => BusMuxOutTemp.DATAB
r2out[25] => BusMuxOutTemp.DATAB
r2out[26] => BusMuxOutTemp.DATAB
r2out[27] => BusMuxOutTemp.DATAB
r2out[28] => BusMuxOutTemp.DATAB
r2out[29] => BusMuxOutTemp.DATAB
r2out[30] => BusMuxOutTemp.DATAB
r2out[31] => BusMuxOutTemp.DATAB
r3out[0] => BusMuxOutTemp.DATAB
r3out[1] => BusMuxOutTemp.DATAB
r3out[2] => BusMuxOutTemp.DATAB
r3out[3] => BusMuxOutTemp.DATAB
r3out[4] => BusMuxOutTemp.DATAB
r3out[5] => BusMuxOutTemp.DATAB
r3out[6] => BusMuxOutTemp.DATAB
r3out[7] => BusMuxOutTemp.DATAB
r3out[8] => BusMuxOutTemp.DATAB
r3out[9] => BusMuxOutTemp.DATAB
r3out[10] => BusMuxOutTemp.DATAB
r3out[11] => BusMuxOutTemp.DATAB
r3out[12] => BusMuxOutTemp.DATAB
r3out[13] => BusMuxOutTemp.DATAB
r3out[14] => BusMuxOutTemp.DATAB
r3out[15] => BusMuxOutTemp.DATAB
r3out[16] => BusMuxOutTemp.DATAB
r3out[17] => BusMuxOutTemp.DATAB
r3out[18] => BusMuxOutTemp.DATAB
r3out[19] => BusMuxOutTemp.DATAB
r3out[20] => BusMuxOutTemp.DATAB
r3out[21] => BusMuxOutTemp.DATAB
r3out[22] => BusMuxOutTemp.DATAB
r3out[23] => BusMuxOutTemp.DATAB
r3out[24] => BusMuxOutTemp.DATAB
r3out[25] => BusMuxOutTemp.DATAB
r3out[26] => BusMuxOutTemp.DATAB
r3out[27] => BusMuxOutTemp.DATAB
r3out[28] => BusMuxOutTemp.DATAB
r3out[29] => BusMuxOutTemp.DATAB
r3out[30] => BusMuxOutTemp.DATAB
r3out[31] => BusMuxOutTemp.DATAB
r4out[0] => BusMuxOutTemp.DATAB
r4out[1] => BusMuxOutTemp.DATAB
r4out[2] => BusMuxOutTemp.DATAB
r4out[3] => BusMuxOutTemp.DATAB
r4out[4] => BusMuxOutTemp.DATAB
r4out[5] => BusMuxOutTemp.DATAB
r4out[6] => BusMuxOutTemp.DATAB
r4out[7] => BusMuxOutTemp.DATAB
r4out[8] => BusMuxOutTemp.DATAB
r4out[9] => BusMuxOutTemp.DATAB
r4out[10] => BusMuxOutTemp.DATAB
r4out[11] => BusMuxOutTemp.DATAB
r4out[12] => BusMuxOutTemp.DATAB
r4out[13] => BusMuxOutTemp.DATAB
r4out[14] => BusMuxOutTemp.DATAB
r4out[15] => BusMuxOutTemp.DATAB
r4out[16] => BusMuxOutTemp.DATAB
r4out[17] => BusMuxOutTemp.DATAB
r4out[18] => BusMuxOutTemp.DATAB
r4out[19] => BusMuxOutTemp.DATAB
r4out[20] => BusMuxOutTemp.DATAB
r4out[21] => BusMuxOutTemp.DATAB
r4out[22] => BusMuxOutTemp.DATAB
r4out[23] => BusMuxOutTemp.DATAB
r4out[24] => BusMuxOutTemp.DATAB
r4out[25] => BusMuxOutTemp.DATAB
r4out[26] => BusMuxOutTemp.DATAB
r4out[27] => BusMuxOutTemp.DATAB
r4out[28] => BusMuxOutTemp.DATAB
r4out[29] => BusMuxOutTemp.DATAB
r4out[30] => BusMuxOutTemp.DATAB
r4out[31] => BusMuxOutTemp.DATAB
r5out[0] => BusMuxOutTemp.DATAB
r5out[1] => BusMuxOutTemp.DATAB
r5out[2] => BusMuxOutTemp.DATAB
r5out[3] => BusMuxOutTemp.DATAB
r5out[4] => BusMuxOutTemp.DATAB
r5out[5] => BusMuxOutTemp.DATAB
r5out[6] => BusMuxOutTemp.DATAB
r5out[7] => BusMuxOutTemp.DATAB
r5out[8] => BusMuxOutTemp.DATAB
r5out[9] => BusMuxOutTemp.DATAB
r5out[10] => BusMuxOutTemp.DATAB
r5out[11] => BusMuxOutTemp.DATAB
r5out[12] => BusMuxOutTemp.DATAB
r5out[13] => BusMuxOutTemp.DATAB
r5out[14] => BusMuxOutTemp.DATAB
r5out[15] => BusMuxOutTemp.DATAB
r5out[16] => BusMuxOutTemp.DATAB
r5out[17] => BusMuxOutTemp.DATAB
r5out[18] => BusMuxOutTemp.DATAB
r5out[19] => BusMuxOutTemp.DATAB
r5out[20] => BusMuxOutTemp.DATAB
r5out[21] => BusMuxOutTemp.DATAB
r5out[22] => BusMuxOutTemp.DATAB
r5out[23] => BusMuxOutTemp.DATAB
r5out[24] => BusMuxOutTemp.DATAB
r5out[25] => BusMuxOutTemp.DATAB
r5out[26] => BusMuxOutTemp.DATAB
r5out[27] => BusMuxOutTemp.DATAB
r5out[28] => BusMuxOutTemp.DATAB
r5out[29] => BusMuxOutTemp.DATAB
r5out[30] => BusMuxOutTemp.DATAB
r5out[31] => BusMuxOutTemp.DATAB
r6out[0] => BusMuxOutTemp.DATAB
r6out[1] => BusMuxOutTemp.DATAB
r6out[2] => BusMuxOutTemp.DATAB
r6out[3] => BusMuxOutTemp.DATAB
r6out[4] => BusMuxOutTemp.DATAB
r6out[5] => BusMuxOutTemp.DATAB
r6out[6] => BusMuxOutTemp.DATAB
r6out[7] => BusMuxOutTemp.DATAB
r6out[8] => BusMuxOutTemp.DATAB
r6out[9] => BusMuxOutTemp.DATAB
r6out[10] => BusMuxOutTemp.DATAB
r6out[11] => BusMuxOutTemp.DATAB
r6out[12] => BusMuxOutTemp.DATAB
r6out[13] => BusMuxOutTemp.DATAB
r6out[14] => BusMuxOutTemp.DATAB
r6out[15] => BusMuxOutTemp.DATAB
r6out[16] => BusMuxOutTemp.DATAB
r6out[17] => BusMuxOutTemp.DATAB
r6out[18] => BusMuxOutTemp.DATAB
r6out[19] => BusMuxOutTemp.DATAB
r6out[20] => BusMuxOutTemp.DATAB
r6out[21] => BusMuxOutTemp.DATAB
r6out[22] => BusMuxOutTemp.DATAB
r6out[23] => BusMuxOutTemp.DATAB
r6out[24] => BusMuxOutTemp.DATAB
r6out[25] => BusMuxOutTemp.DATAB
r6out[26] => BusMuxOutTemp.DATAB
r6out[27] => BusMuxOutTemp.DATAB
r6out[28] => BusMuxOutTemp.DATAB
r6out[29] => BusMuxOutTemp.DATAB
r6out[30] => BusMuxOutTemp.DATAB
r6out[31] => BusMuxOutTemp.DATAB
r7out[0] => BusMuxOutTemp.DATAB
r7out[1] => BusMuxOutTemp.DATAB
r7out[2] => BusMuxOutTemp.DATAB
r7out[3] => BusMuxOutTemp.DATAB
r7out[4] => BusMuxOutTemp.DATAB
r7out[5] => BusMuxOutTemp.DATAB
r7out[6] => BusMuxOutTemp.DATAB
r7out[7] => BusMuxOutTemp.DATAB
r7out[8] => BusMuxOutTemp.DATAB
r7out[9] => BusMuxOutTemp.DATAB
r7out[10] => BusMuxOutTemp.DATAB
r7out[11] => BusMuxOutTemp.DATAB
r7out[12] => BusMuxOutTemp.DATAB
r7out[13] => BusMuxOutTemp.DATAB
r7out[14] => BusMuxOutTemp.DATAB
r7out[15] => BusMuxOutTemp.DATAB
r7out[16] => BusMuxOutTemp.DATAB
r7out[17] => BusMuxOutTemp.DATAB
r7out[18] => BusMuxOutTemp.DATAB
r7out[19] => BusMuxOutTemp.DATAB
r7out[20] => BusMuxOutTemp.DATAB
r7out[21] => BusMuxOutTemp.DATAB
r7out[22] => BusMuxOutTemp.DATAB
r7out[23] => BusMuxOutTemp.DATAB
r7out[24] => BusMuxOutTemp.DATAB
r7out[25] => BusMuxOutTemp.DATAB
r7out[26] => BusMuxOutTemp.DATAB
r7out[27] => BusMuxOutTemp.DATAB
r7out[28] => BusMuxOutTemp.DATAB
r7out[29] => BusMuxOutTemp.DATAB
r7out[30] => BusMuxOutTemp.DATAB
r7out[31] => BusMuxOutTemp.DATAB
r8out[0] => BusMuxOutTemp.DATAB
r8out[1] => BusMuxOutTemp.DATAB
r8out[2] => BusMuxOutTemp.DATAB
r8out[3] => BusMuxOutTemp.DATAB
r8out[4] => BusMuxOutTemp.DATAB
r8out[5] => BusMuxOutTemp.DATAB
r8out[6] => BusMuxOutTemp.DATAB
r8out[7] => BusMuxOutTemp.DATAB
r8out[8] => BusMuxOutTemp.DATAB
r8out[9] => BusMuxOutTemp.DATAB
r8out[10] => BusMuxOutTemp.DATAB
r8out[11] => BusMuxOutTemp.DATAB
r8out[12] => BusMuxOutTemp.DATAB
r8out[13] => BusMuxOutTemp.DATAB
r8out[14] => BusMuxOutTemp.DATAB
r8out[15] => BusMuxOutTemp.DATAB
r8out[16] => BusMuxOutTemp.DATAB
r8out[17] => BusMuxOutTemp.DATAB
r8out[18] => BusMuxOutTemp.DATAB
r8out[19] => BusMuxOutTemp.DATAB
r8out[20] => BusMuxOutTemp.DATAB
r8out[21] => BusMuxOutTemp.DATAB
r8out[22] => BusMuxOutTemp.DATAB
r8out[23] => BusMuxOutTemp.DATAB
r8out[24] => BusMuxOutTemp.DATAB
r8out[25] => BusMuxOutTemp.DATAB
r8out[26] => BusMuxOutTemp.DATAB
r8out[27] => BusMuxOutTemp.DATAB
r8out[28] => BusMuxOutTemp.DATAB
r8out[29] => BusMuxOutTemp.DATAB
r8out[30] => BusMuxOutTemp.DATAB
r8out[31] => BusMuxOutTemp.DATAB
r9out[0] => BusMuxOutTemp.DATAB
r9out[1] => BusMuxOutTemp.DATAB
r9out[2] => BusMuxOutTemp.DATAB
r9out[3] => BusMuxOutTemp.DATAB
r9out[4] => BusMuxOutTemp.DATAB
r9out[5] => BusMuxOutTemp.DATAB
r9out[6] => BusMuxOutTemp.DATAB
r9out[7] => BusMuxOutTemp.DATAB
r9out[8] => BusMuxOutTemp.DATAB
r9out[9] => BusMuxOutTemp.DATAB
r9out[10] => BusMuxOutTemp.DATAB
r9out[11] => BusMuxOutTemp.DATAB
r9out[12] => BusMuxOutTemp.DATAB
r9out[13] => BusMuxOutTemp.DATAB
r9out[14] => BusMuxOutTemp.DATAB
r9out[15] => BusMuxOutTemp.DATAB
r9out[16] => BusMuxOutTemp.DATAB
r9out[17] => BusMuxOutTemp.DATAB
r9out[18] => BusMuxOutTemp.DATAB
r9out[19] => BusMuxOutTemp.DATAB
r9out[20] => BusMuxOutTemp.DATAB
r9out[21] => BusMuxOutTemp.DATAB
r9out[22] => BusMuxOutTemp.DATAB
r9out[23] => BusMuxOutTemp.DATAB
r9out[24] => BusMuxOutTemp.DATAB
r9out[25] => BusMuxOutTemp.DATAB
r9out[26] => BusMuxOutTemp.DATAB
r9out[27] => BusMuxOutTemp.DATAB
r9out[28] => BusMuxOutTemp.DATAB
r9out[29] => BusMuxOutTemp.DATAB
r9out[30] => BusMuxOutTemp.DATAB
r9out[31] => BusMuxOutTemp.DATAB
r10out[0] => BusMuxOutTemp.DATAB
r10out[1] => BusMuxOutTemp.DATAB
r10out[2] => BusMuxOutTemp.DATAB
r10out[3] => BusMuxOutTemp.DATAB
r10out[4] => BusMuxOutTemp.DATAB
r10out[5] => BusMuxOutTemp.DATAB
r10out[6] => BusMuxOutTemp.DATAB
r10out[7] => BusMuxOutTemp.DATAB
r10out[8] => BusMuxOutTemp.DATAB
r10out[9] => BusMuxOutTemp.DATAB
r10out[10] => BusMuxOutTemp.DATAB
r10out[11] => BusMuxOutTemp.DATAB
r10out[12] => BusMuxOutTemp.DATAB
r10out[13] => BusMuxOutTemp.DATAB
r10out[14] => BusMuxOutTemp.DATAB
r10out[15] => BusMuxOutTemp.DATAB
r10out[16] => BusMuxOutTemp.DATAB
r10out[17] => BusMuxOutTemp.DATAB
r10out[18] => BusMuxOutTemp.DATAB
r10out[19] => BusMuxOutTemp.DATAB
r10out[20] => BusMuxOutTemp.DATAB
r10out[21] => BusMuxOutTemp.DATAB
r10out[22] => BusMuxOutTemp.DATAB
r10out[23] => BusMuxOutTemp.DATAB
r10out[24] => BusMuxOutTemp.DATAB
r10out[25] => BusMuxOutTemp.DATAB
r10out[26] => BusMuxOutTemp.DATAB
r10out[27] => BusMuxOutTemp.DATAB
r10out[28] => BusMuxOutTemp.DATAB
r10out[29] => BusMuxOutTemp.DATAB
r10out[30] => BusMuxOutTemp.DATAB
r10out[31] => BusMuxOutTemp.DATAB
r11out[0] => BusMuxOutTemp.DATAB
r11out[1] => BusMuxOutTemp.DATAB
r11out[2] => BusMuxOutTemp.DATAB
r11out[3] => BusMuxOutTemp.DATAB
r11out[4] => BusMuxOutTemp.DATAB
r11out[5] => BusMuxOutTemp.DATAB
r11out[6] => BusMuxOutTemp.DATAB
r11out[7] => BusMuxOutTemp.DATAB
r11out[8] => BusMuxOutTemp.DATAB
r11out[9] => BusMuxOutTemp.DATAB
r11out[10] => BusMuxOutTemp.DATAB
r11out[11] => BusMuxOutTemp.DATAB
r11out[12] => BusMuxOutTemp.DATAB
r11out[13] => BusMuxOutTemp.DATAB
r11out[14] => BusMuxOutTemp.DATAB
r11out[15] => BusMuxOutTemp.DATAB
r11out[16] => BusMuxOutTemp.DATAB
r11out[17] => BusMuxOutTemp.DATAB
r11out[18] => BusMuxOutTemp.DATAB
r11out[19] => BusMuxOutTemp.DATAB
r11out[20] => BusMuxOutTemp.DATAB
r11out[21] => BusMuxOutTemp.DATAB
r11out[22] => BusMuxOutTemp.DATAB
r11out[23] => BusMuxOutTemp.DATAB
r11out[24] => BusMuxOutTemp.DATAB
r11out[25] => BusMuxOutTemp.DATAB
r11out[26] => BusMuxOutTemp.DATAB
r11out[27] => BusMuxOutTemp.DATAB
r11out[28] => BusMuxOutTemp.DATAB
r11out[29] => BusMuxOutTemp.DATAB
r11out[30] => BusMuxOutTemp.DATAB
r11out[31] => BusMuxOutTemp.DATAB
r12out[0] => BusMuxOutTemp.DATAB
r12out[1] => BusMuxOutTemp.DATAB
r12out[2] => BusMuxOutTemp.DATAB
r12out[3] => BusMuxOutTemp.DATAB
r12out[4] => BusMuxOutTemp.DATAB
r12out[5] => BusMuxOutTemp.DATAB
r12out[6] => BusMuxOutTemp.DATAB
r12out[7] => BusMuxOutTemp.DATAB
r12out[8] => BusMuxOutTemp.DATAB
r12out[9] => BusMuxOutTemp.DATAB
r12out[10] => BusMuxOutTemp.DATAB
r12out[11] => BusMuxOutTemp.DATAB
r12out[12] => BusMuxOutTemp.DATAB
r12out[13] => BusMuxOutTemp.DATAB
r12out[14] => BusMuxOutTemp.DATAB
r12out[15] => BusMuxOutTemp.DATAB
r12out[16] => BusMuxOutTemp.DATAB
r12out[17] => BusMuxOutTemp.DATAB
r12out[18] => BusMuxOutTemp.DATAB
r12out[19] => BusMuxOutTemp.DATAB
r12out[20] => BusMuxOutTemp.DATAB
r12out[21] => BusMuxOutTemp.DATAB
r12out[22] => BusMuxOutTemp.DATAB
r12out[23] => BusMuxOutTemp.DATAB
r12out[24] => BusMuxOutTemp.DATAB
r12out[25] => BusMuxOutTemp.DATAB
r12out[26] => BusMuxOutTemp.DATAB
r12out[27] => BusMuxOutTemp.DATAB
r12out[28] => BusMuxOutTemp.DATAB
r12out[29] => BusMuxOutTemp.DATAB
r12out[30] => BusMuxOutTemp.DATAB
r12out[31] => BusMuxOutTemp.DATAB
r13out[0] => BusMuxOutTemp.DATAB
r13out[1] => BusMuxOutTemp.DATAB
r13out[2] => BusMuxOutTemp.DATAB
r13out[3] => BusMuxOutTemp.DATAB
r13out[4] => BusMuxOutTemp.DATAB
r13out[5] => BusMuxOutTemp.DATAB
r13out[6] => BusMuxOutTemp.DATAB
r13out[7] => BusMuxOutTemp.DATAB
r13out[8] => BusMuxOutTemp.DATAB
r13out[9] => BusMuxOutTemp.DATAB
r13out[10] => BusMuxOutTemp.DATAB
r13out[11] => BusMuxOutTemp.DATAB
r13out[12] => BusMuxOutTemp.DATAB
r13out[13] => BusMuxOutTemp.DATAB
r13out[14] => BusMuxOutTemp.DATAB
r13out[15] => BusMuxOutTemp.DATAB
r13out[16] => BusMuxOutTemp.DATAB
r13out[17] => BusMuxOutTemp.DATAB
r13out[18] => BusMuxOutTemp.DATAB
r13out[19] => BusMuxOutTemp.DATAB
r13out[20] => BusMuxOutTemp.DATAB
r13out[21] => BusMuxOutTemp.DATAB
r13out[22] => BusMuxOutTemp.DATAB
r13out[23] => BusMuxOutTemp.DATAB
r13out[24] => BusMuxOutTemp.DATAB
r13out[25] => BusMuxOutTemp.DATAB
r13out[26] => BusMuxOutTemp.DATAB
r13out[27] => BusMuxOutTemp.DATAB
r13out[28] => BusMuxOutTemp.DATAB
r13out[29] => BusMuxOutTemp.DATAB
r13out[30] => BusMuxOutTemp.DATAB
r13out[31] => BusMuxOutTemp.DATAB
r14out[0] => BusMuxOutTemp.DATAB
r14out[1] => BusMuxOutTemp.DATAB
r14out[2] => BusMuxOutTemp.DATAB
r14out[3] => BusMuxOutTemp.DATAB
r14out[4] => BusMuxOutTemp.DATAB
r14out[5] => BusMuxOutTemp.DATAB
r14out[6] => BusMuxOutTemp.DATAB
r14out[7] => BusMuxOutTemp.DATAB
r14out[8] => BusMuxOutTemp.DATAB
r14out[9] => BusMuxOutTemp.DATAB
r14out[10] => BusMuxOutTemp.DATAB
r14out[11] => BusMuxOutTemp.DATAB
r14out[12] => BusMuxOutTemp.DATAB
r14out[13] => BusMuxOutTemp.DATAB
r14out[14] => BusMuxOutTemp.DATAB
r14out[15] => BusMuxOutTemp.DATAB
r14out[16] => BusMuxOutTemp.DATAB
r14out[17] => BusMuxOutTemp.DATAB
r14out[18] => BusMuxOutTemp.DATAB
r14out[19] => BusMuxOutTemp.DATAB
r14out[20] => BusMuxOutTemp.DATAB
r14out[21] => BusMuxOutTemp.DATAB
r14out[22] => BusMuxOutTemp.DATAB
r14out[23] => BusMuxOutTemp.DATAB
r14out[24] => BusMuxOutTemp.DATAB
r14out[25] => BusMuxOutTemp.DATAB
r14out[26] => BusMuxOutTemp.DATAB
r14out[27] => BusMuxOutTemp.DATAB
r14out[28] => BusMuxOutTemp.DATAB
r14out[29] => BusMuxOutTemp.DATAB
r14out[30] => BusMuxOutTemp.DATAB
r14out[31] => BusMuxOutTemp.DATAB
r15out[0] => BusMuxOutTemp.DATAB
r15out[1] => BusMuxOutTemp.DATAB
r15out[2] => BusMuxOutTemp.DATAB
r15out[3] => BusMuxOutTemp.DATAB
r15out[4] => BusMuxOutTemp.DATAB
r15out[5] => BusMuxOutTemp.DATAB
r15out[6] => BusMuxOutTemp.DATAB
r15out[7] => BusMuxOutTemp.DATAB
r15out[8] => BusMuxOutTemp.DATAB
r15out[9] => BusMuxOutTemp.DATAB
r15out[10] => BusMuxOutTemp.DATAB
r15out[11] => BusMuxOutTemp.DATAB
r15out[12] => BusMuxOutTemp.DATAB
r15out[13] => BusMuxOutTemp.DATAB
r15out[14] => BusMuxOutTemp.DATAB
r15out[15] => BusMuxOutTemp.DATAB
r15out[16] => BusMuxOutTemp.DATAB
r15out[17] => BusMuxOutTemp.DATAB
r15out[18] => BusMuxOutTemp.DATAB
r15out[19] => BusMuxOutTemp.DATAB
r15out[20] => BusMuxOutTemp.DATAB
r15out[21] => BusMuxOutTemp.DATAB
r15out[22] => BusMuxOutTemp.DATAB
r15out[23] => BusMuxOutTemp.DATAB
r15out[24] => BusMuxOutTemp.DATAB
r15out[25] => BusMuxOutTemp.DATAB
r15out[26] => BusMuxOutTemp.DATAB
r15out[27] => BusMuxOutTemp.DATAB
r15out[28] => BusMuxOutTemp.DATAB
r15out[29] => BusMuxOutTemp.DATAB
r15out[30] => BusMuxOutTemp.DATAB
r15out[31] => BusMuxOutTemp.DATAB
RegHiOut[0] => BusMuxOutTemp.DATAB
RegHiOut[1] => BusMuxOutTemp.DATAB
RegHiOut[2] => BusMuxOutTemp.DATAB
RegHiOut[3] => BusMuxOutTemp.DATAB
RegHiOut[4] => BusMuxOutTemp.DATAB
RegHiOut[5] => BusMuxOutTemp.DATAB
RegHiOut[6] => BusMuxOutTemp.DATAB
RegHiOut[7] => BusMuxOutTemp.DATAB
RegHiOut[8] => BusMuxOutTemp.DATAB
RegHiOut[9] => BusMuxOutTemp.DATAB
RegHiOut[10] => BusMuxOutTemp.DATAB
RegHiOut[11] => BusMuxOutTemp.DATAB
RegHiOut[12] => BusMuxOutTemp.DATAB
RegHiOut[13] => BusMuxOutTemp.DATAB
RegHiOut[14] => BusMuxOutTemp.DATAB
RegHiOut[15] => BusMuxOutTemp.DATAB
RegHiOut[16] => BusMuxOutTemp.DATAB
RegHiOut[17] => BusMuxOutTemp.DATAB
RegHiOut[18] => BusMuxOutTemp.DATAB
RegHiOut[19] => BusMuxOutTemp.DATAB
RegHiOut[20] => BusMuxOutTemp.DATAB
RegHiOut[21] => BusMuxOutTemp.DATAB
RegHiOut[22] => BusMuxOutTemp.DATAB
RegHiOut[23] => BusMuxOutTemp.DATAB
RegHiOut[24] => BusMuxOutTemp.DATAB
RegHiOut[25] => BusMuxOutTemp.DATAB
RegHiOut[26] => BusMuxOutTemp.DATAB
RegHiOut[27] => BusMuxOutTemp.DATAB
RegHiOut[28] => BusMuxOutTemp.DATAB
RegHiOut[29] => BusMuxOutTemp.DATAB
RegHiOut[30] => BusMuxOutTemp.DATAB
RegHiOut[31] => BusMuxOutTemp.DATAB
RegLoOut[0] => BusMuxOutTemp.DATAB
RegLoOut[1] => BusMuxOutTemp.DATAB
RegLoOut[2] => BusMuxOutTemp.DATAB
RegLoOut[3] => BusMuxOutTemp.DATAB
RegLoOut[4] => BusMuxOutTemp.DATAB
RegLoOut[5] => BusMuxOutTemp.DATAB
RegLoOut[6] => BusMuxOutTemp.DATAB
RegLoOut[7] => BusMuxOutTemp.DATAB
RegLoOut[8] => BusMuxOutTemp.DATAB
RegLoOut[9] => BusMuxOutTemp.DATAB
RegLoOut[10] => BusMuxOutTemp.DATAB
RegLoOut[11] => BusMuxOutTemp.DATAB
RegLoOut[12] => BusMuxOutTemp.DATAB
RegLoOut[13] => BusMuxOutTemp.DATAB
RegLoOut[14] => BusMuxOutTemp.DATAB
RegLoOut[15] => BusMuxOutTemp.DATAB
RegLoOut[16] => BusMuxOutTemp.DATAB
RegLoOut[17] => BusMuxOutTemp.DATAB
RegLoOut[18] => BusMuxOutTemp.DATAB
RegLoOut[19] => BusMuxOutTemp.DATAB
RegLoOut[20] => BusMuxOutTemp.DATAB
RegLoOut[21] => BusMuxOutTemp.DATAB
RegLoOut[22] => BusMuxOutTemp.DATAB
RegLoOut[23] => BusMuxOutTemp.DATAB
RegLoOut[24] => BusMuxOutTemp.DATAB
RegLoOut[25] => BusMuxOutTemp.DATAB
RegLoOut[26] => BusMuxOutTemp.DATAB
RegLoOut[27] => BusMuxOutTemp.DATAB
RegLoOut[28] => BusMuxOutTemp.DATAB
RegLoOut[29] => BusMuxOutTemp.DATAB
RegLoOut[30] => BusMuxOutTemp.DATAB
RegLoOut[31] => BusMuxOutTemp.DATAB
ZHiOut[0] => BusMuxOutTemp.DATAB
ZHiOut[1] => BusMuxOutTemp.DATAB
ZHiOut[2] => BusMuxOutTemp.DATAB
ZHiOut[3] => BusMuxOutTemp.DATAB
ZHiOut[4] => BusMuxOutTemp.DATAB
ZHiOut[5] => BusMuxOutTemp.DATAB
ZHiOut[6] => BusMuxOutTemp.DATAB
ZHiOut[7] => BusMuxOutTemp.DATAB
ZHiOut[8] => BusMuxOutTemp.DATAB
ZHiOut[9] => BusMuxOutTemp.DATAB
ZHiOut[10] => BusMuxOutTemp.DATAB
ZHiOut[11] => BusMuxOutTemp.DATAB
ZHiOut[12] => BusMuxOutTemp.DATAB
ZHiOut[13] => BusMuxOutTemp.DATAB
ZHiOut[14] => BusMuxOutTemp.DATAB
ZHiOut[15] => BusMuxOutTemp.DATAB
ZHiOut[16] => BusMuxOutTemp.DATAB
ZHiOut[17] => BusMuxOutTemp.DATAB
ZHiOut[18] => BusMuxOutTemp.DATAB
ZHiOut[19] => BusMuxOutTemp.DATAB
ZHiOut[20] => BusMuxOutTemp.DATAB
ZHiOut[21] => BusMuxOutTemp.DATAB
ZHiOut[22] => BusMuxOutTemp.DATAB
ZHiOut[23] => BusMuxOutTemp.DATAB
ZHiOut[24] => BusMuxOutTemp.DATAB
ZHiOut[25] => BusMuxOutTemp.DATAB
ZHiOut[26] => BusMuxOutTemp.DATAB
ZHiOut[27] => BusMuxOutTemp.DATAB
ZHiOut[28] => BusMuxOutTemp.DATAB
ZHiOut[29] => BusMuxOutTemp.DATAB
ZHiOut[30] => BusMuxOutTemp.DATAB
ZHiOut[31] => BusMuxOutTemp.DATAB
ZLoOut[0] => BusMuxOutTemp.DATAB
ZLoOut[1] => BusMuxOutTemp.DATAB
ZLoOut[2] => BusMuxOutTemp.DATAB
ZLoOut[3] => BusMuxOutTemp.DATAB
ZLoOut[4] => BusMuxOutTemp.DATAB
ZLoOut[5] => BusMuxOutTemp.DATAB
ZLoOut[6] => BusMuxOutTemp.DATAB
ZLoOut[7] => BusMuxOutTemp.DATAB
ZLoOut[8] => BusMuxOutTemp.DATAB
ZLoOut[9] => BusMuxOutTemp.DATAB
ZLoOut[10] => BusMuxOutTemp.DATAB
ZLoOut[11] => BusMuxOutTemp.DATAB
ZLoOut[12] => BusMuxOutTemp.DATAB
ZLoOut[13] => BusMuxOutTemp.DATAB
ZLoOut[14] => BusMuxOutTemp.DATAB
ZLoOut[15] => BusMuxOutTemp.DATAB
ZLoOut[16] => BusMuxOutTemp.DATAB
ZLoOut[17] => BusMuxOutTemp.DATAB
ZLoOut[18] => BusMuxOutTemp.DATAB
ZLoOut[19] => BusMuxOutTemp.DATAB
ZLoOut[20] => BusMuxOutTemp.DATAB
ZLoOut[21] => BusMuxOutTemp.DATAB
ZLoOut[22] => BusMuxOutTemp.DATAB
ZLoOut[23] => BusMuxOutTemp.DATAB
ZLoOut[24] => BusMuxOutTemp.DATAB
ZLoOut[25] => BusMuxOutTemp.DATAB
ZLoOut[26] => BusMuxOutTemp.DATAB
ZLoOut[27] => BusMuxOutTemp.DATAB
ZLoOut[28] => BusMuxOutTemp.DATAB
ZLoOut[29] => BusMuxOutTemp.DATAB
ZLoOut[30] => BusMuxOutTemp.DATAB
ZLoOut[31] => BusMuxOutTemp.DATAB
PCOut[0] => BusMuxOutTemp.DATAB
PCOut[1] => BusMuxOutTemp.DATAB
PCOut[2] => BusMuxOutTemp.DATAB
PCOut[3] => BusMuxOutTemp.DATAB
PCOut[4] => BusMuxOutTemp.DATAB
PCOut[5] => BusMuxOutTemp.DATAB
PCOut[6] => BusMuxOutTemp.DATAB
PCOut[7] => BusMuxOutTemp.DATAB
PCOut[8] => BusMuxOutTemp.DATAB
PCOut[9] => BusMuxOutTemp.DATAB
PCOut[10] => BusMuxOutTemp.DATAB
PCOut[11] => BusMuxOutTemp.DATAB
PCOut[12] => BusMuxOutTemp.DATAB
PCOut[13] => BusMuxOutTemp.DATAB
PCOut[14] => BusMuxOutTemp.DATAB
PCOut[15] => BusMuxOutTemp.DATAB
PCOut[16] => BusMuxOutTemp.DATAB
PCOut[17] => BusMuxOutTemp.DATAB
PCOut[18] => BusMuxOutTemp.DATAB
PCOut[19] => BusMuxOutTemp.DATAB
PCOut[20] => BusMuxOutTemp.DATAB
PCOut[21] => BusMuxOutTemp.DATAB
PCOut[22] => BusMuxOutTemp.DATAB
PCOut[23] => BusMuxOutTemp.DATAB
PCOut[24] => BusMuxOutTemp.DATAB
PCOut[25] => BusMuxOutTemp.DATAB
PCOut[26] => BusMuxOutTemp.DATAB
PCOut[27] => BusMuxOutTemp.DATAB
PCOut[28] => BusMuxOutTemp.DATAB
PCOut[29] => BusMuxOutTemp.DATAB
PCOut[30] => BusMuxOutTemp.DATAB
PCOut[31] => BusMuxOutTemp.DATAB
MDROut[0] => BusMuxOutTemp.DATAB
MDROut[1] => BusMuxOutTemp.DATAB
MDROut[2] => BusMuxOutTemp.DATAB
MDROut[3] => BusMuxOutTemp.DATAB
MDROut[4] => BusMuxOutTemp.DATAB
MDROut[5] => BusMuxOutTemp.DATAB
MDROut[6] => BusMuxOutTemp.DATAB
MDROut[7] => BusMuxOutTemp.DATAB
MDROut[8] => BusMuxOutTemp.DATAB
MDROut[9] => BusMuxOutTemp.DATAB
MDROut[10] => BusMuxOutTemp.DATAB
MDROut[11] => BusMuxOutTemp.DATAB
MDROut[12] => BusMuxOutTemp.DATAB
MDROut[13] => BusMuxOutTemp.DATAB
MDROut[14] => BusMuxOutTemp.DATAB
MDROut[15] => BusMuxOutTemp.DATAB
MDROut[16] => BusMuxOutTemp.DATAB
MDROut[17] => BusMuxOutTemp.DATAB
MDROut[18] => BusMuxOutTemp.DATAB
MDROut[19] => BusMuxOutTemp.DATAB
MDROut[20] => BusMuxOutTemp.DATAB
MDROut[21] => BusMuxOutTemp.DATAB
MDROut[22] => BusMuxOutTemp.DATAB
MDROut[23] => BusMuxOutTemp.DATAB
MDROut[24] => BusMuxOutTemp.DATAB
MDROut[25] => BusMuxOutTemp.DATAB
MDROut[26] => BusMuxOutTemp.DATAB
MDROut[27] => BusMuxOutTemp.DATAB
MDROut[28] => BusMuxOutTemp.DATAB
MDROut[29] => BusMuxOutTemp.DATAB
MDROut[30] => BusMuxOutTemp.DATAB
MDROut[31] => BusMuxOutTemp.DATAB
RegInportOut[0] => BusMuxOutTemp.DATAB
RegInportOut[1] => BusMuxOutTemp.DATAB
RegInportOut[2] => BusMuxOutTemp.DATAB
RegInportOut[3] => BusMuxOutTemp.DATAB
RegInportOut[4] => BusMuxOutTemp.DATAB
RegInportOut[5] => BusMuxOutTemp.DATAB
RegInportOut[6] => BusMuxOutTemp.DATAB
RegInportOut[7] => BusMuxOutTemp.DATAB
RegInportOut[8] => BusMuxOutTemp.DATAB
RegInportOut[9] => BusMuxOutTemp.DATAB
RegInportOut[10] => BusMuxOutTemp.DATAB
RegInportOut[11] => BusMuxOutTemp.DATAB
RegInportOut[12] => BusMuxOutTemp.DATAB
RegInportOut[13] => BusMuxOutTemp.DATAB
RegInportOut[14] => BusMuxOutTemp.DATAB
RegInportOut[15] => BusMuxOutTemp.DATAB
RegInportOut[16] => BusMuxOutTemp.DATAB
RegInportOut[17] => BusMuxOutTemp.DATAB
RegInportOut[18] => BusMuxOutTemp.DATAB
RegInportOut[19] => BusMuxOutTemp.DATAB
RegInportOut[20] => BusMuxOutTemp.DATAB
RegInportOut[21] => BusMuxOutTemp.DATAB
RegInportOut[22] => BusMuxOutTemp.DATAB
RegInportOut[23] => BusMuxOutTemp.DATAB
RegInportOut[24] => BusMuxOutTemp.DATAB
RegInportOut[25] => BusMuxOutTemp.DATAB
RegInportOut[26] => BusMuxOutTemp.DATAB
RegInportOut[27] => BusMuxOutTemp.DATAB
RegInportOut[28] => BusMuxOutTemp.DATAB
RegInportOut[29] => BusMuxOutTemp.DATAB
RegInportOut[30] => BusMuxOutTemp.DATAB
RegInportOut[31] => BusMuxOutTemp.DATAB
CLoOut[0] => BusMuxOutTemp.DATAB
CLoOut[1] => BusMuxOutTemp.DATAB
CLoOut[2] => BusMuxOutTemp.DATAB
CLoOut[3] => BusMuxOutTemp.DATAB
CLoOut[4] => BusMuxOutTemp.DATAB
CLoOut[5] => BusMuxOutTemp.DATAB
CLoOut[6] => BusMuxOutTemp.DATAB
CLoOut[7] => BusMuxOutTemp.DATAB
CLoOut[8] => BusMuxOutTemp.DATAB
CLoOut[9] => BusMuxOutTemp.DATAB
CLoOut[10] => BusMuxOutTemp.DATAB
CLoOut[11] => BusMuxOutTemp.DATAB
CLoOut[12] => BusMuxOutTemp.DATAB
CLoOut[13] => BusMuxOutTemp.DATAB
CLoOut[14] => BusMuxOutTemp.DATAB
CLoOut[15] => BusMuxOutTemp.DATAB
CLoOut[16] => BusMuxOutTemp.DATAB
CLoOut[17] => BusMuxOutTemp.DATAB
CLoOut[18] => BusMuxOutTemp.DATAB
CLoOut[19] => BusMuxOutTemp.DATAB
CLoOut[20] => BusMuxOutTemp.DATAB
CLoOut[21] => BusMuxOutTemp.DATAB
CLoOut[22] => BusMuxOutTemp.DATAB
CLoOut[23] => BusMuxOutTemp.DATAB
CLoOut[24] => BusMuxOutTemp.DATAB
CLoOut[25] => BusMuxOutTemp.DATAB
CLoOut[26] => BusMuxOutTemp.DATAB
CLoOut[27] => BusMuxOutTemp.DATAB
CLoOut[28] => BusMuxOutTemp.DATAB
CLoOut[29] => BusMuxOutTemp.DATAB
CLoOut[30] => BusMuxOutTemp.DATAB
CLoOut[31] => BusMuxOutTemp.DATAB
EnOut[0] => Equal0.IN32
EnOut[0] => Equal1.IN0
EnOut[0] => Equal2.IN32
EnOut[0] => Equal3.IN1
EnOut[0] => Equal4.IN32
EnOut[0] => Equal5.IN1
EnOut[0] => Equal6.IN32
EnOut[0] => Equal7.IN2
EnOut[0] => Equal8.IN32
EnOut[0] => Equal9.IN1
EnOut[0] => Equal10.IN32
EnOut[0] => Equal11.IN2
EnOut[0] => Equal12.IN32
EnOut[0] => Equal13.IN2
EnOut[0] => Equal14.IN32
EnOut[0] => Equal15.IN3
EnOut[0] => Equal16.IN32
EnOut[0] => Equal17.IN1
EnOut[0] => Equal18.IN32
EnOut[0] => Equal19.IN2
EnOut[0] => Equal20.IN32
EnOut[0] => Equal21.IN2
EnOut[0] => Equal22.IN32
EnOut[0] => Equal23.IN3
EnOut[1] => Equal0.IN31
EnOut[1] => Equal1.IN32
EnOut[1] => Equal2.IN0
EnOut[1] => Equal3.IN0
EnOut[1] => Equal4.IN31
EnOut[1] => Equal5.IN32
EnOut[1] => Equal6.IN1
EnOut[1] => Equal7.IN1
EnOut[1] => Equal8.IN31
EnOut[1] => Equal9.IN32
EnOut[1] => Equal10.IN1
EnOut[1] => Equal11.IN1
EnOut[1] => Equal12.IN31
EnOut[1] => Equal13.IN32
EnOut[1] => Equal14.IN2
EnOut[1] => Equal15.IN2
EnOut[1] => Equal16.IN31
EnOut[1] => Equal17.IN32
EnOut[1] => Equal18.IN1
EnOut[1] => Equal19.IN1
EnOut[1] => Equal20.IN31
EnOut[1] => Equal21.IN32
EnOut[1] => Equal22.IN2
EnOut[1] => Equal23.IN2
EnOut[2] => Equal0.IN30
EnOut[2] => Equal1.IN31
EnOut[2] => Equal2.IN31
EnOut[2] => Equal3.IN32
EnOut[2] => Equal4.IN0
EnOut[2] => Equal5.IN0
EnOut[2] => Equal6.IN0
EnOut[2] => Equal7.IN0
EnOut[2] => Equal8.IN30
EnOut[2] => Equal9.IN31
EnOut[2] => Equal10.IN31
EnOut[2] => Equal11.IN32
EnOut[2] => Equal12.IN1
EnOut[2] => Equal13.IN1
EnOut[2] => Equal14.IN1
EnOut[2] => Equal15.IN1
EnOut[2] => Equal16.IN30
EnOut[2] => Equal17.IN31
EnOut[2] => Equal18.IN31
EnOut[2] => Equal19.IN32
EnOut[2] => Equal20.IN1
EnOut[2] => Equal21.IN1
EnOut[2] => Equal22.IN1
EnOut[2] => Equal23.IN1
EnOut[3] => Equal0.IN29
EnOut[3] => Equal1.IN30
EnOut[3] => Equal2.IN30
EnOut[3] => Equal3.IN31
EnOut[3] => Equal4.IN30
EnOut[3] => Equal5.IN31
EnOut[3] => Equal6.IN31
EnOut[3] => Equal7.IN32
EnOut[3] => Equal8.IN0
EnOut[3] => Equal9.IN0
EnOut[3] => Equal10.IN0
EnOut[3] => Equal11.IN0
EnOut[3] => Equal12.IN0
EnOut[3] => Equal13.IN0
EnOut[3] => Equal14.IN0
EnOut[3] => Equal15.IN0
EnOut[3] => Equal16.IN29
EnOut[3] => Equal17.IN30
EnOut[3] => Equal18.IN30
EnOut[3] => Equal19.IN31
EnOut[3] => Equal20.IN30
EnOut[3] => Equal21.IN31
EnOut[3] => Equal22.IN31
EnOut[3] => Equal23.IN32
EnOut[4] => Equal0.IN28
EnOut[4] => Equal1.IN29
EnOut[4] => Equal2.IN29
EnOut[4] => Equal3.IN30
EnOut[4] => Equal4.IN29
EnOut[4] => Equal5.IN30
EnOut[4] => Equal6.IN30
EnOut[4] => Equal7.IN31
EnOut[4] => Equal8.IN29
EnOut[4] => Equal9.IN30
EnOut[4] => Equal10.IN30
EnOut[4] => Equal11.IN31
EnOut[4] => Equal12.IN30
EnOut[4] => Equal13.IN31
EnOut[4] => Equal14.IN31
EnOut[4] => Equal15.IN32
EnOut[4] => Equal16.IN0
EnOut[4] => Equal17.IN0
EnOut[4] => Equal18.IN0
EnOut[4] => Equal19.IN0
EnOut[4] => Equal20.IN0
EnOut[4] => Equal21.IN0
EnOut[4] => Equal22.IN0
EnOut[4] => Equal23.IN0
BusMuxOut[0] <= BusMuxOutTemp.DB_MAX_OUTPUT_PORT_TYPE
BusMuxOut[1] <= BusMuxOutTemp.DB_MAX_OUTPUT_PORT_TYPE
BusMuxOut[2] <= BusMuxOutTemp.DB_MAX_OUTPUT_PORT_TYPE
BusMuxOut[3] <= BusMuxOutTemp.DB_MAX_OUTPUT_PORT_TYPE
BusMuxOut[4] <= BusMuxOutTemp.DB_MAX_OUTPUT_PORT_TYPE
BusMuxOut[5] <= BusMuxOutTemp.DB_MAX_OUTPUT_PORT_TYPE
BusMuxOut[6] <= BusMuxOutTemp.DB_MAX_OUTPUT_PORT_TYPE
BusMuxOut[7] <= BusMuxOutTemp.DB_MAX_OUTPUT_PORT_TYPE
BusMuxOut[8] <= BusMuxOutTemp.DB_MAX_OUTPUT_PORT_TYPE
BusMuxOut[9] <= BusMuxOutTemp.DB_MAX_OUTPUT_PORT_TYPE
BusMuxOut[10] <= BusMuxOutTemp.DB_MAX_OUTPUT_PORT_TYPE
BusMuxOut[11] <= BusMuxOutTemp.DB_MAX_OUTPUT_PORT_TYPE
BusMuxOut[12] <= BusMuxOutTemp.DB_MAX_OUTPUT_PORT_TYPE
BusMuxOut[13] <= BusMuxOutTemp.DB_MAX_OUTPUT_PORT_TYPE
BusMuxOut[14] <= BusMuxOutTemp.DB_MAX_OUTPUT_PORT_TYPE
BusMuxOut[15] <= BusMuxOutTemp.DB_MAX_OUTPUT_PORT_TYPE
BusMuxOut[16] <= BusMuxOutTemp.DB_MAX_OUTPUT_PORT_TYPE
BusMuxOut[17] <= BusMuxOutTemp.DB_MAX_OUTPUT_PORT_TYPE
BusMuxOut[18] <= BusMuxOutTemp.DB_MAX_OUTPUT_PORT_TYPE
BusMuxOut[19] <= BusMuxOutTemp.DB_MAX_OUTPUT_PORT_TYPE
BusMuxOut[20] <= BusMuxOutTemp.DB_MAX_OUTPUT_PORT_TYPE
BusMuxOut[21] <= BusMuxOutTemp.DB_MAX_OUTPUT_PORT_TYPE
BusMuxOut[22] <= BusMuxOutTemp.DB_MAX_OUTPUT_PORT_TYPE
BusMuxOut[23] <= BusMuxOutTemp.DB_MAX_OUTPUT_PORT_TYPE
BusMuxOut[24] <= BusMuxOutTemp.DB_MAX_OUTPUT_PORT_TYPE
BusMuxOut[25] <= BusMuxOutTemp.DB_MAX_OUTPUT_PORT_TYPE
BusMuxOut[26] <= BusMuxOutTemp.DB_MAX_OUTPUT_PORT_TYPE
BusMuxOut[27] <= BusMuxOutTemp.DB_MAX_OUTPUT_PORT_TYPE
BusMuxOut[28] <= BusMuxOutTemp.DB_MAX_OUTPUT_PORT_TYPE
BusMuxOut[29] <= BusMuxOutTemp.DB_MAX_OUTPUT_PORT_TYPE
BusMuxOut[30] <= BusMuxOutTemp.DB_MAX_OUTPUT_PORT_TYPE
BusMuxOut[31] <= BusMuxOutTemp.DB_MAX_OUTPUT_PORT_TYPE


