
*** Running xst
    with args -ifn "mojo_top_0.xst" -ofn "mojo_top_0.srp" -intstyle ise

Reading design: mojo_top_0.prj

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/shift_41.v" into library work
Parsing module <shift_41>.
Analyzing Verilog file "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/cmp_39.v" into library work
Parsing module <cmp_39>.
Analyzing Verilog file "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/boole_40.v" into library work
Parsing module <boole_40>.
Analyzing Verilog file "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/add_38.v" into library work
Parsing module <add_38>.
Analyzing Verilog file "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/rom_32.v" into library work
Parsing module <rom_32>.
Analyzing Verilog file "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/register_35.v" into library work
Parsing module <register_35>.
Analyzing Verilog file "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/pipeline_19.v" into library work
Parsing module <pipeline_19>.
Analyzing Verilog file "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/mux_5_28.v" into library work
Parsing module <mux_5_28>.
Analyzing Verilog file "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/mux_3_27.v" into library work
Parsing module <mux_3_27>.
Analyzing Verilog file "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/mux_2_29.v" into library work
Parsing module <mux_2_29>.
Analyzing Verilog file "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/board_33.v" into library work
Parsing module <board_33>.
Analyzing Verilog file "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/alu_34.v" into library work
Parsing module <alu_34>.
Analyzing Verilog file "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/reset_conditioner_1.v" into library work
Parsing module <reset_conditioner_1>.
Analyzing Verilog file "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/emulator_18.v" into library work
Parsing module <emulator_18>.
Analyzing Verilog file "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/edge_detector_2.v" into library work
Parsing module <edge_detector_2>.
Analyzing Verilog file "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/button_conditioner_3.v" into library work
Parsing module <button_conditioner_3>.
Analyzing Verilog file "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/mojo_top_0.v" into library work
Parsing module <mojo_top_0>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <mojo_top_0>.

Elaborating module <reset_conditioner_1>.

Elaborating module <edge_detector_2>.

Elaborating module <button_conditioner_3>.

Elaborating module <pipeline_19>.

Elaborating module <emulator_18>.

Elaborating module <mux_3_27>.

Elaborating module <mux_5_28>.

Elaborating module <mux_2_29>.

Elaborating module <rom_32>.
WARNING:HDLCompiler:295 - "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/rom_32.v" Line 53: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/rom_32.v" Line 86: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/rom_32.v" Line 89: case condition never applies

Elaborating module <board_33>.

Elaborating module <alu_34>.

Elaborating module <add_38>.
WARNING:HDLCompiler:1127 - "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/alu_34.v" Line 31: Assignment to M_myAdd_led ignored, since the identifier is never used

Elaborating module <cmp_39>.

Elaborating module <boole_40>.

Elaborating module <shift_41>.
WARNING:HDLCompiler:1127 - "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/emulator_18.v" Line 168: Assignment to M_myalu_z ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/emulator_18.v" Line 169: Assignment to M_myalu_v ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/emulator_18.v" Line 170: Assignment to M_myalu_n ignored, since the identifier is never used

Elaborating module <register_35>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mojo_top_0>.
    Related source file is "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/mojo_top_0.v".
    Found 28-bit register for signal <M_counter_q>.
    Found 6-bit register for signal <M_state_q>.
    Found finite state machine <FSM_0> for signal <M_state_q>.
    -----------------------------------------------------------------------
    | States             | 58                                             |
    | Transitions        | 222                                            |
    | Inputs             | 16                                             |
    | Outputs            | 6                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | M_reset_cond_out (positive)                    |
    | Reset type         | synchronous                                    |
    | Reset State        | 000000                                         |
    | Power Up State     | 000000                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 28-bit adder for signal <M_counter_q[27]_GND_1_o_add_0_OUT> created at line 319.
    Found 1-bit tristate buffer for signal <spi_miso> created at line 293
    Found 1-bit tristate buffer for signal <spi_channel<3>> created at line 293
    Found 1-bit tristate buffer for signal <spi_channel<2>> created at line 293
    Found 1-bit tristate buffer for signal <spi_channel<1>> created at line 293
    Found 1-bit tristate buffer for signal <spi_channel<0>> created at line 293
    Found 1-bit tristate buffer for signal <avr_rx> created at line 293
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  28 D-type flip-flop(s).
	inferred  41 Multiplexer(s).
	inferred   6 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <mojo_top_0> synthesized.

Synthesizing Unit <reset_conditioner_1>.
    Related source file is "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/reset_conditioner_1.v".
    Found 4-bit register for signal <M_stage_q>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <reset_conditioner_1> synthesized.

Synthesizing Unit <edge_detector_2>.
    Related source file is "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/edge_detector_2.v".
    Found 1-bit register for signal <M_last_q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <edge_detector_2> synthesized.

Synthesizing Unit <button_conditioner_3>.
    Related source file is "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/button_conditioner_3.v".
    Found 20-bit register for signal <M_ctr_q>.
    Found 20-bit adder for signal <M_ctr_q[19]_GND_4_o_add_2_OUT> created at line 39.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
Unit <button_conditioner_3> synthesized.

Synthesizing Unit <pipeline_19>.
    Related source file is "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/pipeline_19.v".
    Found 2-bit register for signal <M_pipe_q>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <pipeline_19> synthesized.

Synthesizing Unit <emulator_18>.
    Related source file is "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/emulator_18.v".
INFO:Xst:3210 - "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/emulator_18.v" line 163: Output port <z> of the instance <myalu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/emulator_18.v" line 163: Output port <v> of the instance <myalu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/emulator_18.v" line 163: Output port <n> of the instance <myalu> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <emulator_18> synthesized.

Synthesizing Unit <mux_3_27>.
    Related source file is "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/mux_3_27.v".
    Summary:
	no macro.
Unit <mux_3_27> synthesized.

Synthesizing Unit <mux_5_28>.
    Related source file is "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/mux_5_28.v".
    Found 16-bit 7-to-1 multiplexer for signal <out> created at line 22.
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux_5_28> synthesized.

Synthesizing Unit <mux_2_29>.
    Related source file is "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/mux_2_29.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux_2_29> synthesized.

Synthesizing Unit <rom_32>.
    Related source file is "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/rom_32.v".
    Found 64x16-bit Read Only RAM for signal <out>
    Summary:
	inferred   1 RAM(s).
Unit <rom_32> synthesized.

Synthesizing Unit <board_33>.
    Related source file is "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/board_33.v".
    Summary:
	inferred  24 Multiplexer(s).
Unit <board_33> synthesized.

Synthesizing Unit <alu_34>.
    Related source file is "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/alu_34.v".
INFO:Xst:3210 - "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/alu_34.v" line 27: Output port <led> of the instance <myAdd> is unconnected or connected to loadless signal.
    Found 16-bit 4-to-1 multiplexer for signal <c> created at line 92.
    Summary:
	inferred   4 Multiplexer(s).
Unit <alu_34> synthesized.

Synthesizing Unit <add_38>.
    Related source file is "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/add_38.v".
WARNING:Xst:647 - Input <alufn<5:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <led<5:0>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 16-bit subtractor for signal <a[15]_b[15]_sub_2_OUT> created at line 36.
    Found 16-bit adder for signal <a[15]_b[15]_add_0_OUT> created at line 32.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   2 Multiplexer(s).
Unit <add_38> synthesized.

Synthesizing Unit <cmp_39>.
    Related source file is "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/cmp_39.v".
WARNING:Xst:647 - Input <alufn<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <alufn<5:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit 4-to-1 multiplexer for signal <c> created at line 20.
    Summary:
	inferred   1 Multiplexer(s).
Unit <cmp_39> synthesized.

Synthesizing Unit <boole_40>.
    Related source file is "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/boole_40.v".
WARNING:Xst:647 - Input <alufn<5:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit 4-to-1 multiplexer for signal <c<0>> created at line 11.
    Found 1-bit 4-to-1 multiplexer for signal <c<1>> created at line 11.
    Found 1-bit 4-to-1 multiplexer for signal <c<2>> created at line 11.
    Found 1-bit 4-to-1 multiplexer for signal <c<3>> created at line 11.
    Found 1-bit 4-to-1 multiplexer for signal <c<4>> created at line 11.
    Found 1-bit 4-to-1 multiplexer for signal <c<5>> created at line 11.
    Found 1-bit 4-to-1 multiplexer for signal <c<6>> created at line 11.
    Found 1-bit 4-to-1 multiplexer for signal <c<7>> created at line 11.
    Found 1-bit 4-to-1 multiplexer for signal <c<8>> created at line 11.
    Found 1-bit 4-to-1 multiplexer for signal <c<9>> created at line 11.
    Found 1-bit 4-to-1 multiplexer for signal <c<10>> created at line 11.
    Found 1-bit 4-to-1 multiplexer for signal <c<11>> created at line 11.
    Found 1-bit 4-to-1 multiplexer for signal <c<12>> created at line 11.
    Found 1-bit 4-to-1 multiplexer for signal <c<13>> created at line 11.
    Found 1-bit 4-to-1 multiplexer for signal <c<14>> created at line 11.
    Found 1-bit 4-to-1 multiplexer for signal <c<15>> created at line 11.
    Summary:
	inferred  16 Multiplexer(s).
Unit <boole_40> synthesized.

Synthesizing Unit <shift_41>.
    Related source file is "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/shift_41.v".
WARNING:Xst:647 - Input <alufn<5:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit shifter logical left for signal <b[15]_a[3]_shift_left_0_OUT> created at line 21
    Found 16-bit shifter logical right for signal <b[15]_a[3]_shift_right_1_OUT> created at line 24
    Found 16-bit shifter arithmetic right for signal <a[15]_b[3]_shift_right_2_OUT> created at line 27
    Found 16-bit 4-to-1 multiplexer for signal <c> created at line 19.
    Summary:
	inferred   1 Multiplexer(s).
	inferred   3 Combinational logic shifter(s).
Unit <shift_41> synthesized.

Synthesizing Unit <register_35>.
    Related source file is "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/register_35.v".
    Found 16-bit register for signal <M_reg_q>.
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <register_35> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 64x16-bit single-port Read Only RAM                   : 1
# Adders/Subtractors                                   : 11
 16-bit adder                                          : 1
 16-bit subtractor                                     : 1
 20-bit adder                                          : 8
 28-bit adder                                          : 1
# Registers                                            : 29
 1-bit register                                        : 8
 16-bit register                                       : 3
 2-bit register                                        : 8
 20-bit register                                       : 8
 28-bit register                                       : 1
 4-bit register                                        : 1
# Multiplexers                                         : 96
 1-bit 2-to-1 multiplexer                              : 43
 1-bit 4-to-1 multiplexer                              : 16
 16-bit 2-to-1 multiplexer                             : 6
 16-bit 4-to-1 multiplexer                             : 3
 16-bit 7-to-1 multiplexer                             : 2
 2-bit 2-to-1 multiplexer                              : 2
 28-bit 2-to-1 multiplexer                             : 6
 3-bit 2-to-1 multiplexer                              : 10
 6-bit 2-to-1 multiplexer                              : 7
 8-bit 2-to-1 multiplexer                              : 1
# Logic shifters                                       : 3
 16-bit shifter arithmetic right                       : 1
 16-bit shifter logical left                           : 1
 16-bit shifter logical right                          : 1
# Tristates                                            : 6
 1-bit tristate buffer                                 : 6
# FSMs                                                 : 1
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <button_conditioner_3>.
The following registers are absorbed into counter <M_ctr_q>: 1 register on signal <M_ctr_q>.
Unit <button_conditioner_3> synthesized (advanced).

Synthesizing (advanced) Unit <rom_32>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_out> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 16-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <address>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <out>           |          |
    -----------------------------------------------------------------------
Unit <rom_32> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 64x16-bit single-port distributed Read Only RAM       : 1
# Adders/Subtractors                                   : 3
 16-bit adder                                          : 1
 16-bit subtractor                                     : 1
 28-bit adder                                          : 1
# Counters                                             : 8
 20-bit up counter                                     : 8
# Registers                                            : 104
 Flip-Flops                                            : 104
# Multiplexers                                         : 96
 1-bit 2-to-1 multiplexer                              : 43
 1-bit 4-to-1 multiplexer                              : 16
 16-bit 2-to-1 multiplexer                             : 6
 16-bit 4-to-1 multiplexer                             : 3
 16-bit 7-to-1 multiplexer                             : 2
 2-bit 2-to-1 multiplexer                              : 2
 28-bit 2-to-1 multiplexer                             : 6
 3-bit 2-to-1 multiplexer                              : 10
 6-bit 2-to-1 multiplexer                              : 7
 8-bit 2-to-1 multiplexer                              : 1
# Logic shifters                                       : 3
 16-bit shifter arithmetic right                       : 1
 16-bit shifter logical left                           : 1
 16-bit shifter logical right                          : 1
# FSMs                                                 : 1
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <M_state_q[1:58]> with one-hot encoding.
----------------------------------------------------------------------
 State  | Encoding
----------------------------------------------------------------------
 000000 | 0000000000000000000000000000000000000000000000000000000001
 001101 | 0000000000000000000000000000000000000000000000000000000010
 011000 | 0000000000000000000000000000000000000000000000000000000100
 100111 | 0000000000000000000000000000000000000000000000000000001000
 010011 | 0000000000000000000000000000000000000000000000000000010000
 010100 | 0000000000000000000000000000000000000000000000000000100000
 010101 | 0000000000000000000000000000000000000000000000000001000000
 010110 | 0000000000000000000000000000000000000000000000000010000000
 010111 | 0000000000000000000000000000000000000000000000000100000000
 100000 | 0000000000000000000000000000000000000000000000001000000000
 100001 | 0000000000000000000000000000000000000000000000010000000000
 100010 | 0000000000000000000000000000000000000000000000100000000000
 100011 | 0000000000000000000000000000000000000000000001000000000000
 100100 | 0000000000000000000000000000000000000000000010000000000000
 100101 | 0000000000000000000000000000000000000000000100000000000000
 100110 | 0000000000000000000000000000000000000000001000000000000000
 110011 | 0000000000000000000000000000000000000000010000000000000000
 110100 | 0000000000000000000000000000000000000000100000000000000000
 110101 | 0000000000000000000000000000000000000001000000000000000000
 110110 | 0000000000000000000000000000000000000010000000000000000000
 110111 | 0000000000000000000000000000000000000100000000000000000000
 111000 | 0000000000000000000000000000000000001000000000000000000000
 111001 | 0000000000000000000000000000000000010000000000000000000000
 111010 | 0000000000000000000000000000000000100000000000000000000000
 111011 | 0000000000000000000000000000000001000000000000000000000000
 111100 | 0000000000000000000000000000000010000000000000000000000000
 111101 | 0000000000000000000000000000000100000000000000000000000000
 111110 | 0000000000000000000000000000001000000000000000000000000000
 000011 | 0000000000000000000000000000010000000000000000000000000000
 000001 | 0000000000000000000000000000100000000000000000000000000000
 001110 | 0000000000000000000000000001000000000000000000000000000000
 001111 | 0000000000000000000000000010000000000000000000000000000000
 010000 | 0000000000000000000000000100000000000000000000000000000000
 010001 | 0000000000000000000000001000000000000000000000000000000000
 010010 | 0000000000000000000000010000000000000000000000000000000000
 000010 | 0000000000000000000000100000000000000000000000000000000000
 001010 | 0000000000000000000001000000000000000000000000000000000000
 001011 | 0000000000000000000010000000000000000000000000000000000000
 001000 | 0000000000000000000100000000000000000000000000000000000000
 001001 | 0000000000000000001000000000000000000000000000000000000000
 011001 | 0000000000000000010000000000000000000000000000000000000000
 011010 | 0000000000000000100000000000000000000000000000000000000000
 011011 | 0000000000000001000000000000000000000000000000000000000000
 011100 | 0000000000000010000000000000000000000000000000000000000000
 011101 | 0000000000000100000000000000000000000000000000000000000000
 011110 | 0000000000001000000000000000000000000000000000000000000000
 011111 | 0000000000010000000000000000000000000000000000000000000000
 101000 | 0000000000100000000000000000000000000000000000000000000000
 101001 | 0000000001000000000000000000000000000000000000000000000000
 101010 | 0000000010000000000000000000000000000000000000000000000000
 101011 | 0000000100000000000000000000000000000000000000000000000000
 101100 | 0000001000000000000000000000000000000000000000000000000000
 101101 | 0000010000000000000000000000000000000000000000000000000000
 101110 | 0000100000000000000000000000000000000000000000000000000000
 101111 | 0001000000000000000000000000000000000000000000000000000000
 110000 | 0010000000000000000000000000000000000000000000000000000000
 110001 | 0100000000000000000000000000000000000000000000000000000000
 110010 | 1000000000000000000000000000000000000000000000000000000000
----------------------------------------------------------------------

Optimizing unit <mojo_top_0> ...

Optimizing unit <emulator_18> ...

Optimizing unit <alu_34> ...

Optimizing unit <add_38> ...

Optimizing unit <register_35> ...
WARNING:Xst:2677 - Node <myGame/level/M_reg_q_15> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <myGame/level/M_reg_q_14> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <myGame/level/M_reg_q_13> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <myGame/level/M_reg_q_12> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <myGame/level/M_reg_q_11> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <myGame/level/M_reg_q_10> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <myGame/level/M_reg_q_9> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <myGame/level/M_reg_q_8> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <myGame/level/M_reg_q_7> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <myGame/level/M_reg_q_6> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <myGame/level/M_reg_q_5> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <myGame/level/M_reg_q_4> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <myGame/level/M_reg_q_3> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <myGame/level/M_reg_q_2> of sequential type is unconnected in block <mojo_top_0>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block mojo_top_0, actual ratio is 13.
FlipFlop M_counter_q_27 has been replicated 1 time(s)
FlipFlop M_state_q_FSM_FFd11 has been replicated 1 time(s)
FlipFlop M_state_q_FSM_FFd13 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <mojo_top_0> :
	Found 2-bit shift register for signal <uc/sync/M_pipe_q_1>.
	Found 2-bit shift register for signal <dc/sync/M_pipe_q_1>.
	Found 2-bit shift register for signal <lc/sync/M_pipe_q_1>.
	Found 2-bit shift register for signal <rc/sync/M_pipe_q_1>.
	Found 2-bit shift register for signal <oc/sync/M_pipe_q_1>.
	Found 2-bit shift register for signal <l1c/sync/M_pipe_q_1>.
	Found 2-bit shift register for signal <l2c/sync/M_pipe_q_1>.
	Found 2-bit shift register for signal <l3c/sync/M_pipe_q_1>.
INFO:Xst:741 - HDL ADVISOR - A 4-bit shift register was found for signal <reset_cond/M_stage_q_3> and currently occupies 4 logic cells (2 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <mojo_top_0> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 295
 Flip-Flops                                            : 295
# Shift Registers                                      : 8
 2-bit shift register                                  : 8

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 311   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 12.366ns (Maximum Frequency: 80.867MHz)
   Minimum input arrival time before clock: 3.526ns
   Maximum output required time after clock: 14.949ns
   Maximum combinational path delay: No path found

=========================================================================
