Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot top_module_fpga_func_synth xil_defaultlib.top_module_fpga xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB18E1(DOA_REG=1,INIT_00=256'b...
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.BRAM
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT4
Compiling module xil_defaultlib.Local_Match_AUTOMATED
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module xil_defaultlib.In8BitTo256OneHot
Compiling module xil_defaultlib.STE_MATCH_AUTOMATED_32bit_vector...
Compiling module xil_defaultlib.CA_Processor_32STE_8bitword
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module xil_defaultlib.COMP_stream_contoller
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.OBUFT
Compiling module xil_defaultlib.BRAM_0
Compiling module xil_defaultlib.BRAM_1
Compiling module xil_defaultlib.BRAM_2
Compiling module xil_defaultlib.dbg_hub_CV
Compiling module unisims_ver.CARRY4
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.debounce_3
Compiling module xil_defaultlib.bud9600_gen
Compiling module xil_defaultlib.u_ila_0_CV
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.report_funct
Compiling module unisims_ver.FDPE_default
Compiling module xil_defaultlib.uart_stream_contrl
Compiling module xil_defaultlib.uart_state_machine
Compiling module xil_defaultlib.top_module_fpga
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_fpga_func_synth
