{
  "constraints__clocks__count": 1,
  "constraints__clocks__details": [
    "core_clock: 400.0000"
  ],
  "cts__clock__skew__hold": 1.4992,
  "cts__clock__skew__hold__post_repair": 1.1328,
  "cts__clock__skew__hold__pre_repair": 1.1328,
  "cts__clock__skew__setup": 1.4992,
  "cts__clock__skew__setup__post_repair": 1.1328,
  "cts__clock__skew__setup__pre_repair": 1.1328,
  "cts__design__instance__area": 46.9184,
  "cts__design__instance__area__macros": 0.0,
  "cts__design__instance__area__macros__post_repair": 0.0,
  "cts__design__instance__area__macros__pre_repair": 0.0,
  "cts__design__instance__area__post_repair": 46.2915,
  "cts__design__instance__area__pre_repair": 46.2915,
  "cts__design__instance__area__stdcell": 46.9184,
  "cts__design__instance__area__stdcell__post_repair": 46.2915,
  "cts__design__instance__area__stdcell__pre_repair": 46.2915,
  "cts__design__instance__count": 497,
  "cts__design__instance__count__hold_buffer": 0,
  "cts__design__instance__count__macros": 0,
  "cts__design__instance__count__macros__post_repair": 0,
  "cts__design__instance__count__macros__pre_repair": 0,
  "cts__design__instance__count__post_repair": 489,
  "cts__design__instance__count__pre_repair": 489,
  "cts__design__instance__count__setup_buffer": 8.0,
  "cts__design__instance__count__stdcell": 497,
  "cts__design__instance__count__stdcell__post_repair": 489,
  "cts__design__instance__count__stdcell__pre_repair": 489,
  "cts__design__instance__displacement__max": 0.652,
  "cts__design__instance__displacement__mean": 0.004,
  "cts__design__instance__displacement__total": 2.144,
  "cts__design__instance__utilization": 0.2382,
  "cts__design__instance__utilization__post_repair": 0.235,
  "cts__design__instance__utilization__pre_repair": 0.235,
  "cts__design__instance__utilization__stdcell": 0.2382,
  "cts__design__instance__utilization__stdcell__post_repair": 0.235,
  "cts__design__instance__utilization__stdcell__pre_repair": 0.235,
  "cts__design__io": 54,
  "cts__design__io__post_repair": 54,
  "cts__design__io__pre_repair": 54,
  "cts__design__violations": 0,
  "cts__route__wirelength__estimated": 865.695,
  "cts__timing__drv__hold_violation_count": 0,
  "cts__timing__drv__hold_violation_count__post_repair": 0,
  "cts__timing__drv__hold_violation_count__pre_repair": 0,
  "cts__timing__drv__max_cap": 0,
  "cts__timing__drv__max_cap__post_repair": 0,
  "cts__timing__drv__max_cap__pre_repair": 0,
  "cts__timing__drv__max_cap_limit": 0.7931,
  "cts__timing__drv__max_cap_limit__post_repair": 0.7834,
  "cts__timing__drv__max_cap_limit__pre_repair": 0.7834,
  "cts__timing__drv__max_fanout": 0,
  "cts__timing__drv__max_fanout__post_repair": 0,
  "cts__timing__drv__max_fanout__pre_repair": 0,
  "cts__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "cts__timing__drv__max_fanout_limit__post_repair": 1.0000000150474662e+30,
  "cts__timing__drv__max_fanout_limit__pre_repair": 1.0000000150474662e+30,
  "cts__timing__drv__max_slew": 0,
  "cts__timing__drv__max_slew__post_repair": 0,
  "cts__timing__drv__max_slew__pre_repair": 0,
  "cts__timing__drv__max_slew_limit": 0.4431,
  "cts__timing__drv__max_slew_limit__post_repair": 0.4416,
  "cts__timing__drv__max_slew_limit__pre_repair": 0.4416,
  "cts__timing__drv__setup_violation_count": 1,
  "cts__timing__drv__setup_violation_count__post_repair": 1,
  "cts__timing__drv__setup_violation_count__pre_repair": 1,
  "cts__timing__setup__tns": -287.55,
  "cts__timing__setup__tns__post_repair": -202.78,
  "cts__timing__setup__tns__pre_repair": -202.78,
  "cts__timing__setup__ws": -50.09,
  "cts__timing__setup__ws__post_repair": -41.79,
  "cts__timing__setup__ws__pre_repair": -41.79,
  "detailedplace__clock__skew__hold": -9.9869,
  "detailedplace__clock__skew__setup": 9.9869,
  "detailedplace__cpu__total": 1.94,
  "detailedplace__design__instance__area": 44.294,
  "detailedplace__design__instance__area__macros": 0.0,
  "detailedplace__design__instance__area__stdcell": 44.294,
  "detailedplace__design__instance__count": 450,
  "detailedplace__design__instance__count__macros": 0,
  "detailedplace__design__instance__count__stdcell": 450,
  "detailedplace__design__instance__displacement__max": 1.164,
  "detailedplace__design__instance__displacement__mean": 0.148,
  "detailedplace__design__instance__displacement__total": 66.803,
  "detailedplace__design__instance__utilization": 0.2248,
  "detailedplace__design__instance__utilization__stdcell": 0.2248,
  "detailedplace__design__io": 54,
  "detailedplace__design__violations": 0,
  "detailedplace__mem__peak": 166700.0,
  "detailedplace__route__wirelength__estimated": 836.352,
  "detailedplace__runtime__total": "0:02.71",
  "detailedplace__timing__drv__hold_violation_count": 0,
  "detailedplace__timing__drv__max_cap": 0,
  "detailedplace__timing__drv__max_cap_limit": 0.7834,
  "detailedplace__timing__drv__max_fanout": 0,
  "detailedplace__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "detailedplace__timing__drv__max_slew": 0,
  "detailedplace__timing__drv__max_slew_limit": 0.4416,
  "detailedplace__timing__drv__setup_violation_count": 0,
  "detailedplace__timing__setup__tns": 0.0,
  "detailedplace__timing__setup__ws": 9.45,
  "detailedroute__route__drc_errors": 0,
  "detailedroute__route__drc_errors__iter:1": 398,
  "detailedroute__route__drc_errors__iter:2": 114,
  "detailedroute__route__drc_errors__iter:3": 107,
  "detailedroute__route__drc_errors__iter:4": 0,
  "detailedroute__route__net": 452,
  "detailedroute__route__net__special": 2,
  "detailedroute__route__vias": 3417,
  "detailedroute__route__vias__multicut": 0,
  "detailedroute__route__vias__singlecut": 3417,
  "detailedroute__route__wirelength": 1227,
  "detailedroute__route__wirelength__iter:1": 1245,
  "detailedroute__route__wirelength__iter:2": 1238,
  "detailedroute__route__wirelength__iter:3": 1228,
  "detailedroute__route__wirelength__iter:4": 1227,
  "finish__clock__skew__hold": 1.5551,
  "finish__clock__skew__setup": 1.6974,
  "finish__cpu__total": 3.69,
  "finish__design__instance__area": 46.9184,
  "finish__design__instance__area__macros": 0.0,
  "finish__design__instance__area__stdcell": 46.9184,
  "finish__design__instance__count": 497,
  "finish__design__instance__count__macros": 0,
  "finish__design__instance__count__stdcell": 497,
  "finish__design__instance__utilization": 0.2382,
  "finish__design__instance__utilization__stdcell": 0.2382,
  "finish__design__io": 54,
  "finish__mem__peak": 251584.0,
  "finish__runtime__total": "0:04.38",
  "finish__timing__drv__hold_violation_count": 0.0,
  "finish__timing__drv__max_cap": 0,
  "finish__timing__drv__max_cap_limit": 0.7915,
  "finish__timing__drv__max_fanout": 0,
  "finish__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "finish__timing__drv__max_slew": 0,
  "finish__timing__drv__max_slew_limit": 0.5223,
  "finish__timing__drv__setup_violation_count": 0.0,
  "finish__timing__setup__tns": 0.0,
  "finish__timing__setup__ws": 7.87,
  "finish__timing__wns_percent_delay": 2.519907,
  "floorplan__clock__skew__hold": -10.0204,
  "floorplan__clock__skew__setup": 10.0204,
  "floorplan__cpu__total": 1.66,
  "floorplan__design__instance__area": 36.2896,
  "floorplan__design__instance__area__macros": 0.0,
  "floorplan__design__instance__area__stdcell": 36.2896,
  "floorplan__design__instance__count": 293,
  "floorplan__design__instance__count__macros": 0,
  "floorplan__design__instance__count__stdcell": 293,
  "floorplan__design__instance__utilization": 0.1842,
  "floorplan__design__instance__utilization__stdcell": 0.1842,
  "floorplan__design__io": 54,
  "floorplan__mem__peak": 162208.0,
  "floorplan__runtime__total": "0:01.79",
  "floorplan__timing__setup__tns": 0.0,
  "floorplan__timing__setup__ws": 63.21,
  "globalplace__clock__skew__hold": -10.0204,
  "globalplace__clock__skew__setup": 10.0204,
  "globalplace__design__instance__area": 39.3223,
  "globalplace__design__instance__area__macros": 0.0,
  "globalplace__design__instance__area__stdcell": 39.3223,
  "globalplace__design__instance__count": 397,
  "globalplace__design__instance__count__macros": 0,
  "globalplace__design__instance__count__stdcell": 397,
  "globalplace__design__instance__utilization": 0.1996,
  "globalplace__design__instance__utilization__stdcell": 0.1996,
  "globalplace__design__io": 54,
  "globalplace__timing__setup__tns": 0.0,
  "globalplace__timing__setup__ws": 15.11,
  "globalroute__clock__skew__hold": 1.7743,
  "globalroute__clock__skew__setup": 1.7743,
  "globalroute__design__instance__area": 46.9184,
  "globalroute__design__instance__area__macros": 0.0,
  "globalroute__design__instance__area__stdcell": 46.9184,
  "globalroute__design__instance__count": 497,
  "globalroute__design__instance__count__macros": 0,
  "globalroute__design__instance__count__stdcell": 497,
  "globalroute__design__instance__utilization": 0.2382,
  "globalroute__design__instance__utilization__stdcell": 0.2382,
  "globalroute__design__io": 54,
  "globalroute__timing__clock__slack": -26.294,
  "globalroute__timing__drv__hold_violation_count": 0,
  "globalroute__timing__drv__max_cap": 0,
  "globalroute__timing__drv__max_cap_limit": 0.7868,
  "globalroute__timing__drv__max_fanout": 0,
  "globalroute__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "globalroute__timing__drv__max_slew": 0,
  "globalroute__timing__drv__max_slew_limit": 0.4255,
  "globalroute__timing__drv__setup_violation_count": 1,
  "globalroute__timing__setup__tns": -117.08,
  "globalroute__timing__setup__ws": -26.29,
  "placeopt__clock__skew__hold": -10.0204,
  "placeopt__clock__skew__hold__pre_opt": -10.0204,
  "placeopt__clock__skew__setup": 10.0204,
  "placeopt__clock__skew__setup__pre_opt": 10.0204,
  "placeopt__cpu__total": 2.11,
  "placeopt__design__instance__area": 44.294,
  "placeopt__design__instance__area__macros": 0.0,
  "placeopt__design__instance__area__macros__pre_opt": 0.0,
  "placeopt__design__instance__area__pre_opt": 39.3223,
  "placeopt__design__instance__area__stdcell": 44.294,
  "placeopt__design__instance__area__stdcell__pre_opt": 39.3223,
  "placeopt__design__instance__count": 450,
  "placeopt__design__instance__count__macros": 0,
  "placeopt__design__instance__count__macros__pre_opt": 0,
  "placeopt__design__instance__count__pre_opt": 397,
  "placeopt__design__instance__count__stdcell": 450,
  "placeopt__design__instance__count__stdcell__pre_opt": 397,
  "placeopt__design__instance__utilization": 0.2248,
  "placeopt__design__instance__utilization__pre_opt": 0.1996,
  "placeopt__design__instance__utilization__stdcell": 0.2248,
  "placeopt__design__instance__utilization__stdcell__pre_opt": 0.1996,
  "placeopt__design__io": 54,
  "placeopt__design__io__pre_opt": 54,
  "placeopt__mem__peak": 173676.0,
  "placeopt__runtime__total": "0:02.26",
  "placeopt__timing__drv__hold_violation_count": 0,
  "placeopt__timing__drv__max_cap": 0,
  "placeopt__timing__drv__max_cap_limit": 0.7842,
  "placeopt__timing__drv__max_fanout": 0,
  "placeopt__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "placeopt__timing__drv__max_slew": 0,
  "placeopt__timing__drv__max_slew_limit": 0.4438,
  "placeopt__timing__drv__setup_violation_count": 0,
  "placeopt__timing__setup__tns": 0.0,
  "placeopt__timing__setup__tns__pre_opt": 0.0,
  "placeopt__timing__setup__ws": 9.32,
  "placeopt__timing__setup__ws__pre_opt": 15.11,
  "run__flow__design": "gcd",
  "run__flow__generate_date": "2022-09-07 09:28",
  "run__flow__metrics_version": "Metrics_2.1.2",
  "run__flow__openroad_commit": "N/A",
  "run__flow__openroad_version": "v2.0-4871-g6fd2fefc4",
  "run__flow__platform": "asap7",
  "run__flow__platform__capacitance_units": "1fF",
  "run__flow__platform__current_units": "1mA",
  "run__flow__platform__distance_units": "1um",
  "run__flow__platform__power_units": "1pW",
  "run__flow__platform__resistance_units": "1kohm",
  "run__flow__platform__time_units": "1ps",
  "run__flow__platform__voltage_units": "1v",
  "run__flow__platform_commit": "8aa9f2dd46129f2c0a670095c93e8c9477cb1ccc",
  "run__flow__scripts_commit": "8aa9f2dd46129f2c0a670095c93e8c9477cb1ccc",
  "run__flow__uuid": "a7aa3e65-7852-4546-830c-30f094fb6c44",
  "run__flow__variant": "base",
  "synth__cpu__total": 5.19,
  "synth__design__instance__area__stdcell": 38.1267,
  "synth__design__instance__count__stdcell": 315.0,
  "synth__mem__peak": 153820.0,
  "synth__runtime__total": "0:05.67",
  "total_time": "0:00:16.810000"
}