Classic Timing Analyzer report for Ozy_Janus
Sun Apr 20 18:53:37 2008
Quartus II Version 6.1 Build 201 11/27/2006 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'IFCLK'
  6. Clock Setup: 'CLK_12MHZ'
  7. Clock Setup: 'PCLK_12MHZ'
  8. Clock Setup: 'SPI_SCK'
  9. Clock Setup: 'FX2_CLK'
 10. Clock Hold: 'IFCLK'
 11. Clock Hold: 'CLK_12MHZ'
 12. Clock Hold: 'PCLK_12MHZ'
 13. Clock Hold: 'SPI_SCK'
 14. Clock Hold: 'FX2_CLK'
 15. tsu
 16. tco
 17. tpd
 18. th
 19. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2006 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                     ;
+------------------------------+-----------+----------------------------------+----------------------------------+---------------------------------------------------------+---------------------------------------------------------+------------+------------+--------------+
; Type                         ; Slack     ; Required Time                    ; Actual Time                      ; From                                                    ; To                                                      ; From Clock ; To Clock   ; Failed Paths ;
+------------------------------+-----------+----------------------------------+----------------------------------+---------------------------------------------------------+---------------------------------------------------------+------------+------------+--------------+
; Worst-case tsu               ; N/A       ; None                             ; 10.786 ns                        ; GPIO[18]                                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2] ; --         ; SPI_SCK    ; 0            ;
; Worst-case tco               ; N/A       ; None                             ; 28.050 ns                        ; got_sync                                                ; DEBUG_LED3                                              ; IFCLK      ; --         ; 0            ;
; Worst-case tpd               ; N/A       ; None                             ; 15.044 ns                        ; MCLK_12MHZ                                              ; CLK_MCLK                                                ; --         ; --         ; 0            ;
; Worst-case th                ; N/A       ; None                             ; 1.411 ns                         ; MDOUT                                                   ; q[0]                                                    ; --         ; IFCLK      ; 0            ;
; Clock Setup: 'IFCLK'         ; -5.754 ns ; 48.00 MHz ( period = 20.833 ns ) ; 37.61 MHz ( period = 26.587 ns ) ; frequency[1]                                            ; SPI:Alex_SPI_Tx|data_count[3]                           ; IFCLK      ; IFCLK      ; 179          ;
; Clock Setup: 'SPI_SCK'       ; 12.890 ns ; 48.00 MHz ( period = 20.833 ns ) ; 125.90 MHz ( period = 7.943 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4] ; SPI_SCK    ; SPI_SCK    ; 0            ;
; Clock Setup: 'FX2_CLK'       ; 16.705 ns ; 48.00 MHz ( period = 20.833 ns ) ; 242.25 MHz ( period = 4.128 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0]  ; FX2_CLK    ; FX2_CLK    ; 0            ;
; Clock Setup: 'CLK_12MHZ'     ; 32.265 ns ; 12.29 MHz ( period = 81.380 ns ) ; 59.35 MHz ( period = 16.850 ns ) ; LessThan3~162_OTERM123                                  ; SPI:Alex_SPI_Tx|data_count[3]                           ; CLK_12MHZ  ; CLK_12MHZ  ; 0            ;
; Clock Setup: 'PCLK_12MHZ'    ; 33.437 ns ; 12.50 MHz ( period = 80.000 ns ) ; 76.18 MHz ( period = 13.126 ns ) ; LessThan3~162_OTERM123                                  ; SPI:Alex_SPI_Tx|data_count[3]                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0            ;
; Clock Hold: 'CLK_12MHZ'      ; -4.843 ns ; 12.29 MHz ( period = 81.380 ns ) ; N/A                              ; loop_counter[0]                                         ; loop_counter[0]                                         ; CLK_12MHZ  ; CLK_12MHZ  ; 19           ;
; Clock Hold: 'IFCLK'          ; -4.830 ns ; 48.00 MHz ( period = 20.833 ns ) ; N/A                              ; loop_counter[0]                                         ; loop_counter[0]                                         ; IFCLK      ; IFCLK      ; 19           ;
; Clock Hold: 'PCLK_12MHZ'     ; -2.981 ns ; 12.50 MHz ( period = 80.000 ns ) ; N/A                              ; loop_counter[0]                                         ; loop_counter[0]                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 17           ;
; Clock Hold: 'SPI_SCK'        ; 0.499 ns  ; 48.00 MHz ( period = 20.833 ns ) ; N/A                              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd      ; SPI_SCK    ; SPI_SCK    ; 0            ;
; Clock Hold: 'FX2_CLK'        ; 1.610 ns  ; 48.00 MHz ( period = 20.833 ns ) ; N/A                              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2   ; FX2_CLK    ; FX2_CLK    ; 0            ;
; Total number of failed paths ;           ;                                  ;                                  ;                                                         ;                                                         ;            ;            ; 234          ;
+------------------------------+-----------+----------------------------------+----------------------------------+---------------------------------------------------------+---------------------------------------------------------+------------+------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                             ;
+-------------------------------------------------------+--------------------+-----------------+-------------------------+-------------+
; Option                                                ; Setting            ; From            ; To                      ; Entity Name ;
+-------------------------------------------------------+--------------------+-----------------+-------------------------+-------------+
; Device Name                                           ; EP2C8Q208C8        ;                 ;                         ;             ;
; Timing Models                                         ; Final              ;                 ;                         ;             ;
; Default hold multicycle                               ; Same as Multicycle ;                 ;                         ;             ;
; Cut paths between unrelated clock domains             ; On                 ;                 ;                         ;             ;
; Cut off read during write signal paths                ; On                 ;                 ;                         ;             ;
; Cut off feedback from I/O pins                        ; On                 ;                 ;                         ;             ;
; Report Combined Fast/Slow Timing                      ; Off                ;                 ;                         ;             ;
; fmax Requirement                                      ; 48 MHz             ;                 ;                         ;             ;
; Ignore Clock Settings                                 ; Off                ;                 ;                         ;             ;
; Analyze latches as synchronous elements               ; On                 ;                 ;                         ;             ;
; Enable Recovery/Removal analysis                      ; Off                ;                 ;                         ;             ;
; Enable Clock Latency                                  ; Off                ;                 ;                         ;             ;
; Number of source nodes to report per destination node ; 10                 ;                 ;                         ;             ;
; Number of destination nodes to report                 ; 10                 ;                 ;                         ;             ;
; Number of paths to report                             ; 200                ;                 ;                         ;             ;
; Report Minimum Timing Checks                          ; Off                ;                 ;                         ;             ;
; Use Fast Timing Models                                ; Off                ;                 ;                         ;             ;
; Report IO Paths Separately                            ; Off                ;                 ;                         ;             ;
; Clock Settings                                        ; BCLK to AK5394A    ;                 ; BCLK                    ;             ;
; Clock Settings                                        ; CBCLK to TLV320    ;                 ; CBCLK                   ;             ;
; Clock Settings                                        ; CLK_12MHZ          ;                 ; CLK_12MHZ               ;             ;
; Clock Settings                                        ; CLRCLK to TLV320   ;                 ; CLRCLK                  ;             ;
; Clock Settings                                        ; 48MHz clock        ;                 ; IFCLK                   ;             ;
; Clock Settings                                        ; LRCLK to AD5394A   ;                 ; LRCLK                   ;             ;
; Clock Settings                                        ; PCLK_12MHZ         ;                 ; PCLK_12MHZ              ;             ;
; Cut Timing Path                                       ; On                 ; delayed_wrptr_g ; rs_dgwp|dffpipe3|dffe4a ; dcfifo_6ae1 ;
; Cut Timing Path                                       ; On                 ; rdptr_g         ; ws_dgrp|dffpipe6|dffe7a ; dcfifo_6ae1 ;
; Cut Timing Path                                       ; On                 ; rdptr_g         ; ws_dgrp|dffpipe8|dffe9a ; dcfifo_ege1 ;
+-------------------------------------------------------+--------------------+-----------------+-------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                   ;
+-----------------+--------------------+---------------+------------------+---------------+--------------+-----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type          ; Fmax Requirement ; Early Latency ; Late Latency ; Based on  ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+---------------+------------------+---------------+--------------+-----------+-----------------------+---------------------+--------+--------------+
; IFCLK           ; 48MHz clock        ; User Pin      ; 48.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A    ;              ;
; CLK_12MHZ       ; CLK_12MHZ          ; User Pin      ; 12.29 MHz        ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A    ;              ;
; PCLK_12MHZ      ; PCLK_12MHZ         ; User Pin      ; 12.5 MHz         ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A    ;              ;
; BCLK            ; BCLK to AK5394A    ; Internal Node ; 12.29 MHz        ; 0.000 ns      ; 0.000 ns     ; CLK_12MHZ ; 1                     ; 1                   ; AUTO   ;              ;
; LRCLK           ; LRCLK to AD5394A   ; Internal Node ; 0.19 MHz         ; 0.000 ns      ; 0.000 ns     ; CLK_12MHZ ; 1                     ; 64                  ; AUTO   ;              ;
; CBCLK           ; CBCLK to TLV320    ; Internal Node ; 3.07 MHz         ; 0.000 ns      ; 0.000 ns     ; CLK_12MHZ ; 1                     ; 4                   ; AUTO   ;              ;
; CLRCLK          ; CLRCLK to TLV320   ; Internal Node ; 0.05 MHz         ; 0.000 ns      ; 0.000 ns     ; CLK_12MHZ ; 1                     ; 256                 ; AUTO   ;              ;
; SPI_SCK         ;                    ; User Pin      ; 48.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A    ;              ;
; FX2_CLK         ;                    ; User Pin      ; 48.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+---------------+------------------+---------------+--------------+-----------+-----------------------+---------------------+--------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'IFCLK'                                                                                                                                                                                                                                                      ;
+-----------------------------------------+-----------------------------------------------------+----------------------+----------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                 ; To                                     ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------+----------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; -5.754 ns                               ; 37.61 MHz ( period = 26.587 ns )                    ; frequency[1]         ; SPI:Alex_SPI_Tx|data_count[3]          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.411 ns                 ; 34.165 ns               ;
; -5.754 ns                               ; 37.61 MHz ( period = 26.587 ns )                    ; frequency[1]         ; SPI:Alex_SPI_Tx|data_count[1]          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.411 ns                 ; 34.165 ns               ;
; -5.754 ns                               ; 37.61 MHz ( period = 26.587 ns )                    ; frequency[1]         ; SPI:Alex_SPI_Tx|data_count[0]          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.411 ns                 ; 34.165 ns               ;
; -5.754 ns                               ; 37.61 MHz ( period = 26.587 ns )                    ; frequency[1]         ; SPI:Alex_SPI_Tx|data_count[2]          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.411 ns                 ; 34.165 ns               ;
; -5.754 ns                               ; 37.61 MHz ( period = 26.587 ns )                    ; frequency[1]         ; SPI:Alex_SPI_Tx|data_count[4]          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.411 ns                 ; 34.165 ns               ;
; -5.739 ns                               ; 37.63 MHz ( period = 26.572 ns )                    ; frequency[2]         ; SPI:Alex_SPI_Tx|data_count[3]          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.411 ns                 ; 34.150 ns               ;
; -5.739 ns                               ; 37.63 MHz ( period = 26.572 ns )                    ; frequency[2]         ; SPI:Alex_SPI_Tx|data_count[1]          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.411 ns                 ; 34.150 ns               ;
; -5.739 ns                               ; 37.63 MHz ( period = 26.572 ns )                    ; frequency[2]         ; SPI:Alex_SPI_Tx|data_count[0]          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.411 ns                 ; 34.150 ns               ;
; -5.739 ns                               ; 37.63 MHz ( period = 26.572 ns )                    ; frequency[2]         ; SPI:Alex_SPI_Tx|data_count[2]          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.411 ns                 ; 34.150 ns               ;
; -5.739 ns                               ; 37.63 MHz ( period = 26.572 ns )                    ; frequency[2]         ; SPI:Alex_SPI_Tx|data_count[4]          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.411 ns                 ; 34.150 ns               ;
; -5.402 ns                               ; 38.12 MHz ( period = 26.235 ns )                    ; frequency[3]         ; SPI:Alex_SPI_Tx|data_count[3]          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.411 ns                 ; 33.813 ns               ;
; -5.402 ns                               ; 38.12 MHz ( period = 26.235 ns )                    ; frequency[3]         ; SPI:Alex_SPI_Tx|data_count[1]          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.411 ns                 ; 33.813 ns               ;
; -5.402 ns                               ; 38.12 MHz ( period = 26.235 ns )                    ; frequency[3]         ; SPI:Alex_SPI_Tx|data_count[0]          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.411 ns                 ; 33.813 ns               ;
; -5.402 ns                               ; 38.12 MHz ( period = 26.235 ns )                    ; frequency[3]         ; SPI:Alex_SPI_Tx|data_count[2]          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.411 ns                 ; 33.813 ns               ;
; -5.402 ns                               ; 38.12 MHz ( period = 26.235 ns )                    ; frequency[3]         ; SPI:Alex_SPI_Tx|data_count[4]          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.411 ns                 ; 33.813 ns               ;
; -5.360 ns                               ; 38.18 MHz ( period = 26.193 ns )                    ; frequency[10]        ; SPI:Alex_SPI_Tx|data_count[3]          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.423 ns                 ; 33.783 ns               ;
; -5.360 ns                               ; 38.18 MHz ( period = 26.193 ns )                    ; frequency[10]        ; SPI:Alex_SPI_Tx|data_count[1]          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.423 ns                 ; 33.783 ns               ;
; -5.360 ns                               ; 38.18 MHz ( period = 26.193 ns )                    ; frequency[10]        ; SPI:Alex_SPI_Tx|data_count[0]          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.423 ns                 ; 33.783 ns               ;
; -5.360 ns                               ; 38.18 MHz ( period = 26.193 ns )                    ; frequency[10]        ; SPI:Alex_SPI_Tx|data_count[2]          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.423 ns                 ; 33.783 ns               ;
; -5.360 ns                               ; 38.18 MHz ( period = 26.193 ns )                    ; frequency[10]        ; SPI:Alex_SPI_Tx|data_count[4]          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.423 ns                 ; 33.783 ns               ;
; -5.151 ns                               ; 38.49 MHz ( period = 25.984 ns )                    ; frequency[0]         ; SPI:Alex_SPI_Tx|data_count[3]          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.411 ns                 ; 33.562 ns               ;
; -5.151 ns                               ; 38.49 MHz ( period = 25.984 ns )                    ; frequency[0]         ; SPI:Alex_SPI_Tx|data_count[1]          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.411 ns                 ; 33.562 ns               ;
; -5.151 ns                               ; 38.49 MHz ( period = 25.984 ns )                    ; frequency[0]         ; SPI:Alex_SPI_Tx|data_count[0]          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.411 ns                 ; 33.562 ns               ;
; -5.151 ns                               ; 38.49 MHz ( period = 25.984 ns )                    ; frequency[0]         ; SPI:Alex_SPI_Tx|data_count[2]          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.411 ns                 ; 33.562 ns               ;
; -5.151 ns                               ; 38.49 MHz ( period = 25.984 ns )                    ; frequency[0]         ; SPI:Alex_SPI_Tx|data_count[4]          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.411 ns                 ; 33.562 ns               ;
; -5.130 ns                               ; 38.52 MHz ( period = 25.963 ns )                    ; frequency[5]         ; SPI:Alex_SPI_Tx|data_count[3]          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.411 ns                 ; 33.541 ns               ;
; -5.130 ns                               ; 38.52 MHz ( period = 25.963 ns )                    ; frequency[5]         ; SPI:Alex_SPI_Tx|data_count[1]          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.411 ns                 ; 33.541 ns               ;
; -5.130 ns                               ; 38.52 MHz ( period = 25.963 ns )                    ; frequency[5]         ; SPI:Alex_SPI_Tx|data_count[0]          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.411 ns                 ; 33.541 ns               ;
; -5.130 ns                               ; 38.52 MHz ( period = 25.963 ns )                    ; frequency[5]         ; SPI:Alex_SPI_Tx|data_count[2]          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.411 ns                 ; 33.541 ns               ;
; -5.130 ns                               ; 38.52 MHz ( period = 25.963 ns )                    ; frequency[5]         ; SPI:Alex_SPI_Tx|data_count[4]          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.411 ns                 ; 33.541 ns               ;
; -5.107 ns                               ; 38.55 MHz ( period = 25.940 ns )                    ; frequency[4]         ; SPI:Alex_SPI_Tx|data_count[3]          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.411 ns                 ; 33.518 ns               ;
; -5.107 ns                               ; 38.55 MHz ( period = 25.940 ns )                    ; frequency[4]         ; SPI:Alex_SPI_Tx|data_count[1]          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.411 ns                 ; 33.518 ns               ;
; -5.107 ns                               ; 38.55 MHz ( period = 25.940 ns )                    ; frequency[4]         ; SPI:Alex_SPI_Tx|data_count[0]          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.411 ns                 ; 33.518 ns               ;
; -5.107 ns                               ; 38.55 MHz ( period = 25.940 ns )                    ; frequency[4]         ; SPI:Alex_SPI_Tx|data_count[2]          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.411 ns                 ; 33.518 ns               ;
; -5.107 ns                               ; 38.55 MHz ( period = 25.940 ns )                    ; frequency[4]         ; SPI:Alex_SPI_Tx|data_count[4]          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.411 ns                 ; 33.518 ns               ;
; -4.823 ns                               ; 38.98 MHz ( period = 25.656 ns )                    ; frequency[14]        ; SPI:Alex_SPI_Tx|data_count[3]          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.423 ns                 ; 33.246 ns               ;
; -4.823 ns                               ; 38.98 MHz ( period = 25.656 ns )                    ; frequency[14]        ; SPI:Alex_SPI_Tx|data_count[1]          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.423 ns                 ; 33.246 ns               ;
; -4.823 ns                               ; 38.98 MHz ( period = 25.656 ns )                    ; frequency[14]        ; SPI:Alex_SPI_Tx|data_count[0]          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.423 ns                 ; 33.246 ns               ;
; -4.823 ns                               ; 38.98 MHz ( period = 25.656 ns )                    ; frequency[14]        ; SPI:Alex_SPI_Tx|data_count[2]          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.423 ns                 ; 33.246 ns               ;
; -4.823 ns                               ; 38.98 MHz ( period = 25.656 ns )                    ; frequency[14]        ; SPI:Alex_SPI_Tx|data_count[4]          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.423 ns                 ; 33.246 ns               ;
; -4.345 ns                               ; 39.72 MHz ( period = 25.178 ns )                    ; frequency[12]        ; SPI:Alex_SPI_Tx|data_count[3]          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.423 ns                 ; 32.768 ns               ;
; -4.345 ns                               ; 39.72 MHz ( period = 25.178 ns )                    ; frequency[12]        ; SPI:Alex_SPI_Tx|data_count[1]          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.423 ns                 ; 32.768 ns               ;
; -4.345 ns                               ; 39.72 MHz ( period = 25.178 ns )                    ; frequency[12]        ; SPI:Alex_SPI_Tx|data_count[0]          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.423 ns                 ; 32.768 ns               ;
; -4.345 ns                               ; 39.72 MHz ( period = 25.178 ns )                    ; frequency[12]        ; SPI:Alex_SPI_Tx|data_count[2]          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.423 ns                 ; 32.768 ns               ;
; -4.345 ns                               ; 39.72 MHz ( period = 25.178 ns )                    ; frequency[12]        ; SPI:Alex_SPI_Tx|data_count[4]          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.423 ns                 ; 32.768 ns               ;
; -4.255 ns                               ; 39.86 MHz ( period = 25.088 ns )                    ; frequency[7]         ; SPI:Alex_SPI_Tx|data_count[3]          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.411 ns                 ; 32.666 ns               ;
; -4.255 ns                               ; 39.86 MHz ( period = 25.088 ns )                    ; frequency[7]         ; SPI:Alex_SPI_Tx|data_count[1]          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.411 ns                 ; 32.666 ns               ;
; -4.255 ns                               ; 39.86 MHz ( period = 25.088 ns )                    ; frequency[7]         ; SPI:Alex_SPI_Tx|data_count[0]          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.411 ns                 ; 32.666 ns               ;
; -4.255 ns                               ; 39.86 MHz ( period = 25.088 ns )                    ; frequency[7]         ; SPI:Alex_SPI_Tx|data_count[2]          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.411 ns                 ; 32.666 ns               ;
; -4.255 ns                               ; 39.86 MHz ( period = 25.088 ns )                    ; frequency[7]         ; SPI:Alex_SPI_Tx|data_count[4]          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.411 ns                 ; 32.666 ns               ;
; -4.137 ns                               ; 40.05 MHz ( period = 24.970 ns )                    ; frequency[6]         ; SPI:Alex_SPI_Tx|data_count[3]          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.411 ns                 ; 32.548 ns               ;
; -4.137 ns                               ; 40.05 MHz ( period = 24.970 ns )                    ; frequency[6]         ; SPI:Alex_SPI_Tx|data_count[1]          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.411 ns                 ; 32.548 ns               ;
; -4.137 ns                               ; 40.05 MHz ( period = 24.970 ns )                    ; frequency[6]         ; SPI:Alex_SPI_Tx|data_count[0]          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.411 ns                 ; 32.548 ns               ;
; -4.137 ns                               ; 40.05 MHz ( period = 24.970 ns )                    ; frequency[6]         ; SPI:Alex_SPI_Tx|data_count[2]          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.411 ns                 ; 32.548 ns               ;
; -4.137 ns                               ; 40.05 MHz ( period = 24.970 ns )                    ; frequency[6]         ; SPI:Alex_SPI_Tx|data_count[4]          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.411 ns                 ; 32.548 ns               ;
; -3.566 ns                               ; 40.99 MHz ( period = 24.399 ns )                    ; frequency[8]         ; SPI:Alex_SPI_Tx|data_count[3]          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.411 ns                 ; 31.977 ns               ;
; -3.566 ns                               ; 40.99 MHz ( period = 24.399 ns )                    ; frequency[8]         ; SPI:Alex_SPI_Tx|data_count[1]          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.411 ns                 ; 31.977 ns               ;
; -3.566 ns                               ; 40.99 MHz ( period = 24.399 ns )                    ; frequency[8]         ; SPI:Alex_SPI_Tx|data_count[0]          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.411 ns                 ; 31.977 ns               ;
; -3.566 ns                               ; 40.99 MHz ( period = 24.399 ns )                    ; frequency[8]         ; SPI:Alex_SPI_Tx|data_count[2]          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.411 ns                 ; 31.977 ns               ;
; -3.566 ns                               ; 40.99 MHz ( period = 24.399 ns )                    ; frequency[8]         ; SPI:Alex_SPI_Tx|data_count[4]          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.411 ns                 ; 31.977 ns               ;
; -2.987 ns                               ; 41.98 MHz ( period = 23.820 ns )                    ; frequency[15]        ; SPI:Alex_SPI_Tx|data_count[3]          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.423 ns                 ; 31.410 ns               ;
; -2.987 ns                               ; 41.98 MHz ( period = 23.820 ns )                    ; frequency[15]        ; SPI:Alex_SPI_Tx|data_count[1]          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.423 ns                 ; 31.410 ns               ;
; -2.987 ns                               ; 41.98 MHz ( period = 23.820 ns )                    ; frequency[15]        ; SPI:Alex_SPI_Tx|data_count[0]          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.423 ns                 ; 31.410 ns               ;
; -2.987 ns                               ; 41.98 MHz ( period = 23.820 ns )                    ; frequency[15]        ; SPI:Alex_SPI_Tx|data_count[2]          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.423 ns                 ; 31.410 ns               ;
; -2.987 ns                               ; 41.98 MHz ( period = 23.820 ns )                    ; frequency[15]        ; SPI:Alex_SPI_Tx|data_count[4]          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.423 ns                 ; 31.410 ns               ;
; -2.955 ns                               ; 42.04 MHz ( period = 23.788 ns )                    ; frequency[9]         ; SPI:Alex_SPI_Tx|data_count[3]          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.423 ns                 ; 31.378 ns               ;
; -2.955 ns                               ; 42.04 MHz ( period = 23.788 ns )                    ; frequency[9]         ; SPI:Alex_SPI_Tx|data_count[1]          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.423 ns                 ; 31.378 ns               ;
; -2.955 ns                               ; 42.04 MHz ( period = 23.788 ns )                    ; frequency[9]         ; SPI:Alex_SPI_Tx|data_count[0]          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.423 ns                 ; 31.378 ns               ;
; -2.955 ns                               ; 42.04 MHz ( period = 23.788 ns )                    ; frequency[9]         ; SPI:Alex_SPI_Tx|data_count[2]          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.423 ns                 ; 31.378 ns               ;
; -2.955 ns                               ; 42.04 MHz ( period = 23.788 ns )                    ; frequency[9]         ; SPI:Alex_SPI_Tx|data_count[4]          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.423 ns                 ; 31.378 ns               ;
; -2.813 ns                               ; 42.29 MHz ( period = 23.646 ns )                    ; frequency[1]         ; SPI:Alex_SPI_Tx|spi_state.0001_OTERM51 ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.411 ns                 ; 31.224 ns               ;
; -2.798 ns                               ; 42.32 MHz ( period = 23.631 ns )                    ; frequency[2]         ; SPI:Alex_SPI_Tx|spi_state.0001_OTERM51 ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.411 ns                 ; 31.209 ns               ;
; -2.566 ns                               ; 42.74 MHz ( period = 23.399 ns )                    ; frequency[17]        ; SPI:Alex_SPI_Tx|data_count[3]          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.418 ns                 ; 30.984 ns               ;
; -2.566 ns                               ; 42.74 MHz ( period = 23.399 ns )                    ; frequency[17]        ; SPI:Alex_SPI_Tx|data_count[1]          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.418 ns                 ; 30.984 ns               ;
; -2.566 ns                               ; 42.74 MHz ( period = 23.399 ns )                    ; frequency[17]        ; SPI:Alex_SPI_Tx|data_count[0]          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.418 ns                 ; 30.984 ns               ;
; -2.566 ns                               ; 42.74 MHz ( period = 23.399 ns )                    ; frequency[17]        ; SPI:Alex_SPI_Tx|data_count[2]          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.418 ns                 ; 30.984 ns               ;
; -2.566 ns                               ; 42.74 MHz ( period = 23.399 ns )                    ; frequency[17]        ; SPI:Alex_SPI_Tx|data_count[4]          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.418 ns                 ; 30.984 ns               ;
; -2.531 ns                               ; 42.80 MHz ( period = 23.364 ns )                    ; frequency[1]         ; SPI:Alex_SPI_Tx|SPI_data               ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.412 ns                 ; 30.943 ns               ;
; -2.516 ns                               ; 42.83 MHz ( period = 23.349 ns )                    ; frequency[18]        ; SPI:Alex_SPI_Tx|data_count[3]          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.418 ns                 ; 30.934 ns               ;
; -2.516 ns                               ; 42.83 MHz ( period = 23.349 ns )                    ; frequency[18]        ; SPI:Alex_SPI_Tx|data_count[1]          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.418 ns                 ; 30.934 ns               ;
; -2.516 ns                               ; 42.83 MHz ( period = 23.349 ns )                    ; frequency[18]        ; SPI:Alex_SPI_Tx|data_count[0]          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.418 ns                 ; 30.934 ns               ;
; -2.516 ns                               ; 42.83 MHz ( period = 23.349 ns )                    ; frequency[18]        ; SPI:Alex_SPI_Tx|data_count[2]          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.418 ns                 ; 30.934 ns               ;
; -2.516 ns                               ; 42.83 MHz ( period = 23.349 ns )                    ; frequency[18]        ; SPI:Alex_SPI_Tx|data_count[4]          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.418 ns                 ; 30.934 ns               ;
; -2.516 ns                               ; 42.83 MHz ( period = 23.349 ns )                    ; frequency[2]         ; SPI:Alex_SPI_Tx|SPI_data               ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.412 ns                 ; 30.928 ns               ;
; -2.461 ns                               ; 42.93 MHz ( period = 23.294 ns )                    ; frequency[3]         ; SPI:Alex_SPI_Tx|spi_state.0001_OTERM51 ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.411 ns                 ; 30.872 ns               ;
; -2.419 ns                               ; 43.01 MHz ( period = 23.252 ns )                    ; frequency[10]        ; SPI:Alex_SPI_Tx|spi_state.0001_OTERM51 ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.423 ns                 ; 30.842 ns               ;
; -2.210 ns                               ; 43.40 MHz ( period = 23.043 ns )                    ; frequency[0]         ; SPI:Alex_SPI_Tx|spi_state.0001_OTERM51 ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.411 ns                 ; 30.621 ns               ;
; -2.189 ns                               ; 43.44 MHz ( period = 23.022 ns )                    ; frequency[5]         ; SPI:Alex_SPI_Tx|spi_state.0001_OTERM51 ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.411 ns                 ; 30.600 ns               ;
; -2.179 ns                               ; 43.46 MHz ( period = 23.012 ns )                    ; frequency[3]         ; SPI:Alex_SPI_Tx|SPI_data               ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.412 ns                 ; 30.591 ns               ;
; -2.166 ns                               ; 43.48 MHz ( period = 22.999 ns )                    ; frequency[4]         ; SPI:Alex_SPI_Tx|spi_state.0001_OTERM51 ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.411 ns                 ; 30.577 ns               ;
; -2.137 ns                               ; 43.54 MHz ( period = 22.970 ns )                    ; frequency[10]        ; SPI:Alex_SPI_Tx|SPI_data               ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.424 ns                 ; 30.561 ns               ;
; -2.032 ns                               ; 43.73 MHz ( period = 22.865 ns )                    ; frequency[13]        ; SPI:Alex_SPI_Tx|data_count[3]          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.423 ns                 ; 30.455 ns               ;
; -2.032 ns                               ; 43.73 MHz ( period = 22.865 ns )                    ; frequency[13]        ; SPI:Alex_SPI_Tx|data_count[1]          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.423 ns                 ; 30.455 ns               ;
; -2.032 ns                               ; 43.73 MHz ( period = 22.865 ns )                    ; frequency[13]        ; SPI:Alex_SPI_Tx|data_count[0]          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.423 ns                 ; 30.455 ns               ;
; -2.032 ns                               ; 43.73 MHz ( period = 22.865 ns )                    ; frequency[13]        ; SPI:Alex_SPI_Tx|data_count[2]          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.423 ns                 ; 30.455 ns               ;
; -2.032 ns                               ; 43.73 MHz ( period = 22.865 ns )                    ; frequency[13]        ; SPI:Alex_SPI_Tx|data_count[4]          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.423 ns                 ; 30.455 ns               ;
; -1.939 ns                               ; 43.91 MHz ( period = 22.772 ns )                    ; frequency[20]        ; SPI:Alex_SPI_Tx|data_count[3]          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.418 ns                 ; 30.357 ns               ;
; -1.939 ns                               ; 43.91 MHz ( period = 22.772 ns )                    ; frequency[20]        ; SPI:Alex_SPI_Tx|data_count[1]          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.418 ns                 ; 30.357 ns               ;
; -1.939 ns                               ; 43.91 MHz ( period = 22.772 ns )                    ; frequency[20]        ; SPI:Alex_SPI_Tx|data_count[0]          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.418 ns                 ; 30.357 ns               ;
; -1.939 ns                               ; 43.91 MHz ( period = 22.772 ns )                    ; frequency[20]        ; SPI:Alex_SPI_Tx|data_count[2]          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.418 ns                 ; 30.357 ns               ;
; -1.939 ns                               ; 43.91 MHz ( period = 22.772 ns )                    ; frequency[20]        ; SPI:Alex_SPI_Tx|data_count[4]          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.418 ns                 ; 30.357 ns               ;
; -1.928 ns                               ; 43.93 MHz ( period = 22.761 ns )                    ; frequency[0]         ; SPI:Alex_SPI_Tx|SPI_data               ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.412 ns                 ; 30.340 ns               ;
; -1.907 ns                               ; 43.98 MHz ( period = 22.740 ns )                    ; frequency[5]         ; SPI:Alex_SPI_Tx|SPI_data               ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.412 ns                 ; 30.319 ns               ;
; -1.884 ns                               ; 44.02 MHz ( period = 22.717 ns )                    ; frequency[4]         ; SPI:Alex_SPI_Tx|SPI_data               ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.412 ns                 ; 30.296 ns               ;
; -1.882 ns                               ; 44.02 MHz ( period = 22.715 ns )                    ; frequency[14]        ; SPI:Alex_SPI_Tx|spi_state.0001_OTERM51 ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.423 ns                 ; 30.305 ns               ;
; -1.600 ns                               ; 44.58 MHz ( period = 22.433 ns )                    ; frequency[14]        ; SPI:Alex_SPI_Tx|SPI_data               ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.424 ns                 ; 30.024 ns               ;
; -1.516 ns                               ; 44.74 MHz ( period = 22.349 ns )                    ; frequency[11]        ; SPI:Alex_SPI_Tx|data_count[3]          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.423 ns                 ; 29.939 ns               ;
; -1.516 ns                               ; 44.74 MHz ( period = 22.349 ns )                    ; frequency[11]        ; SPI:Alex_SPI_Tx|data_count[1]          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.423 ns                 ; 29.939 ns               ;
; -1.516 ns                               ; 44.74 MHz ( period = 22.349 ns )                    ; frequency[11]        ; SPI:Alex_SPI_Tx|data_count[0]          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.423 ns                 ; 29.939 ns               ;
; -1.516 ns                               ; 44.74 MHz ( period = 22.349 ns )                    ; frequency[11]        ; SPI:Alex_SPI_Tx|data_count[2]          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.423 ns                 ; 29.939 ns               ;
; -1.516 ns                               ; 44.74 MHz ( period = 22.349 ns )                    ; frequency[11]        ; SPI:Alex_SPI_Tx|data_count[4]          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.423 ns                 ; 29.939 ns               ;
; -1.499 ns                               ; 44.78 MHz ( period = 22.332 ns )                    ; frequency[23]        ; SPI:Alex_SPI_Tx|data_count[3]          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.418 ns                 ; 29.917 ns               ;
; -1.499 ns                               ; 44.78 MHz ( period = 22.332 ns )                    ; frequency[23]        ; SPI:Alex_SPI_Tx|data_count[1]          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.418 ns                 ; 29.917 ns               ;
; -1.499 ns                               ; 44.78 MHz ( period = 22.332 ns )                    ; frequency[23]        ; SPI:Alex_SPI_Tx|data_count[0]          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.418 ns                 ; 29.917 ns               ;
; -1.499 ns                               ; 44.78 MHz ( period = 22.332 ns )                    ; frequency[23]        ; SPI:Alex_SPI_Tx|data_count[2]          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.418 ns                 ; 29.917 ns               ;
; -1.499 ns                               ; 44.78 MHz ( period = 22.332 ns )                    ; frequency[23]        ; SPI:Alex_SPI_Tx|data_count[4]          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.418 ns                 ; 29.917 ns               ;
; -1.423 ns                               ; 44.93 MHz ( period = 22.256 ns )                    ; frequency[30]        ; SPI:Alex_SPI_Tx|data_count[3]          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.425 ns                 ; 29.848 ns               ;
; -1.423 ns                               ; 44.93 MHz ( period = 22.256 ns )                    ; frequency[30]        ; SPI:Alex_SPI_Tx|data_count[1]          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.425 ns                 ; 29.848 ns               ;
; -1.423 ns                               ; 44.93 MHz ( period = 22.256 ns )                    ; frequency[30]        ; SPI:Alex_SPI_Tx|data_count[0]          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.425 ns                 ; 29.848 ns               ;
; -1.423 ns                               ; 44.93 MHz ( period = 22.256 ns )                    ; frequency[30]        ; SPI:Alex_SPI_Tx|data_count[2]          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.425 ns                 ; 29.848 ns               ;
; -1.423 ns                               ; 44.93 MHz ( period = 22.256 ns )                    ; frequency[30]        ; SPI:Alex_SPI_Tx|data_count[4]          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.425 ns                 ; 29.848 ns               ;
; -1.404 ns                               ; 44.97 MHz ( period = 22.237 ns )                    ; frequency[12]        ; SPI:Alex_SPI_Tx|spi_state.0001_OTERM51 ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.423 ns                 ; 29.827 ns               ;
; -1.346 ns                               ; 45.09 MHz ( period = 22.179 ns )                    ; frequency[27]        ; SPI:Alex_SPI_Tx|data_count[3]          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.425 ns                 ; 29.771 ns               ;
; -1.346 ns                               ; 45.09 MHz ( period = 22.179 ns )                    ; frequency[27]        ; SPI:Alex_SPI_Tx|data_count[1]          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.425 ns                 ; 29.771 ns               ;
; -1.346 ns                               ; 45.09 MHz ( period = 22.179 ns )                    ; frequency[27]        ; SPI:Alex_SPI_Tx|data_count[0]          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.425 ns                 ; 29.771 ns               ;
; -1.346 ns                               ; 45.09 MHz ( period = 22.179 ns )                    ; frequency[27]        ; SPI:Alex_SPI_Tx|data_count[2]          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.425 ns                 ; 29.771 ns               ;
; -1.346 ns                               ; 45.09 MHz ( period = 22.179 ns )                    ; frequency[27]        ; SPI:Alex_SPI_Tx|data_count[4]          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.425 ns                 ; 29.771 ns               ;
; -1.314 ns                               ; 45.15 MHz ( period = 22.147 ns )                    ; frequency[7]         ; SPI:Alex_SPI_Tx|spi_state.0001_OTERM51 ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.411 ns                 ; 29.725 ns               ;
; -1.307 ns                               ; 45.17 MHz ( period = 22.140 ns )                    ; AD_state[0]_OTERM163 ; register[11]                           ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.241 ns                 ; 16.548 ns               ;
; -1.266 ns                               ; 45.25 MHz ( period = 22.099 ns )                    ; AD_state[0]_OTERM159 ; register[11]                           ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.241 ns                 ; 16.507 ns               ;
; -1.196 ns                               ; 45.39 MHz ( period = 22.029 ns )                    ; frequency[6]         ; SPI:Alex_SPI_Tx|spi_state.0001_OTERM51 ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.411 ns                 ; 29.607 ns               ;
; -1.154 ns                               ; 45.48 MHz ( period = 21.987 ns )                    ; frequency[21]        ; SPI:Alex_SPI_Tx|data_count[3]          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.418 ns                 ; 29.572 ns               ;
; -1.154 ns                               ; 45.48 MHz ( period = 21.987 ns )                    ; frequency[21]        ; SPI:Alex_SPI_Tx|data_count[1]          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.418 ns                 ; 29.572 ns               ;
; -1.154 ns                               ; 45.48 MHz ( period = 21.987 ns )                    ; frequency[21]        ; SPI:Alex_SPI_Tx|data_count[0]          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.418 ns                 ; 29.572 ns               ;
; -1.154 ns                               ; 45.48 MHz ( period = 21.987 ns )                    ; frequency[21]        ; SPI:Alex_SPI_Tx|data_count[2]          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.418 ns                 ; 29.572 ns               ;
; -1.154 ns                               ; 45.48 MHz ( period = 21.987 ns )                    ; frequency[21]        ; SPI:Alex_SPI_Tx|data_count[4]          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.418 ns                 ; 29.572 ns               ;
; -1.146 ns                               ; 45.50 MHz ( period = 21.979 ns )                    ; frequency[26]        ; SPI:Alex_SPI_Tx|data_count[3]          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.418 ns                 ; 29.564 ns               ;
; -1.146 ns                               ; 45.50 MHz ( period = 21.979 ns )                    ; frequency[26]        ; SPI:Alex_SPI_Tx|data_count[1]          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.418 ns                 ; 29.564 ns               ;
; -1.146 ns                               ; 45.50 MHz ( period = 21.979 ns )                    ; frequency[26]        ; SPI:Alex_SPI_Tx|data_count[0]          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.418 ns                 ; 29.564 ns               ;
; -1.146 ns                               ; 45.50 MHz ( period = 21.979 ns )                    ; frequency[26]        ; SPI:Alex_SPI_Tx|data_count[2]          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.418 ns                 ; 29.564 ns               ;
; -1.146 ns                               ; 45.50 MHz ( period = 21.979 ns )                    ; frequency[26]        ; SPI:Alex_SPI_Tx|data_count[4]          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.418 ns                 ; 29.564 ns               ;
; -1.122 ns                               ; 45.55 MHz ( period = 21.955 ns )                    ; frequency[12]        ; SPI:Alex_SPI_Tx|SPI_data               ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.424 ns                 ; 29.546 ns               ;
; -1.045 ns                               ; 45.71 MHz ( period = 21.878 ns )                    ; AD_state[2]          ; register[11]                           ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.232 ns                 ; 16.277 ns               ;
; -1.032 ns                               ; 45.74 MHz ( period = 21.865 ns )                    ; frequency[7]         ; SPI:Alex_SPI_Tx|SPI_data               ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.412 ns                 ; 29.444 ns               ;
; -1.031 ns                               ; 45.74 MHz ( period = 21.864 ns )                    ; frequency[16]        ; SPI:Alex_SPI_Tx|data_count[3]          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.418 ns                 ; 29.449 ns               ;
; -1.031 ns                               ; 45.74 MHz ( period = 21.864 ns )                    ; frequency[16]        ; SPI:Alex_SPI_Tx|data_count[1]          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.418 ns                 ; 29.449 ns               ;
; -1.031 ns                               ; 45.74 MHz ( period = 21.864 ns )                    ; frequency[16]        ; SPI:Alex_SPI_Tx|data_count[0]          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.418 ns                 ; 29.449 ns               ;
; -1.031 ns                               ; 45.74 MHz ( period = 21.864 ns )                    ; frequency[16]        ; SPI:Alex_SPI_Tx|data_count[2]          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.418 ns                 ; 29.449 ns               ;
; -1.031 ns                               ; 45.74 MHz ( period = 21.864 ns )                    ; frequency[16]        ; SPI:Alex_SPI_Tx|data_count[4]          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.418 ns                 ; 29.449 ns               ;
; -0.914 ns                               ; 45.98 MHz ( period = 21.747 ns )                    ; frequency[6]         ; SPI:Alex_SPI_Tx|SPI_data               ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.412 ns                 ; 29.326 ns               ;
; -0.839 ns                               ; 46.14 MHz ( period = 21.672 ns )                    ; frequency[25]        ; SPI:Alex_SPI_Tx|data_count[3]          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.418 ns                 ; 29.257 ns               ;
; -0.839 ns                               ; 46.14 MHz ( period = 21.672 ns )                    ; frequency[25]        ; SPI:Alex_SPI_Tx|data_count[1]          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.418 ns                 ; 29.257 ns               ;
; -0.839 ns                               ; 46.14 MHz ( period = 21.672 ns )                    ; frequency[25]        ; SPI:Alex_SPI_Tx|data_count[0]          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.418 ns                 ; 29.257 ns               ;
; -0.839 ns                               ; 46.14 MHz ( period = 21.672 ns )                    ; frequency[25]        ; SPI:Alex_SPI_Tx|data_count[2]          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.418 ns                 ; 29.257 ns               ;
; -0.839 ns                               ; 46.14 MHz ( period = 21.672 ns )                    ; frequency[25]        ; SPI:Alex_SPI_Tx|data_count[4]          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.418 ns                 ; 29.257 ns               ;
; -0.839 ns                               ; 46.14 MHz ( period = 21.672 ns )                    ; AD_state[0]_OTERM161 ; register[11]                           ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.241 ns                 ; 16.080 ns               ;
; -0.803 ns                               ; 46.22 MHz ( period = 21.636 ns )                    ; frequency[24]        ; SPI:Alex_SPI_Tx|data_count[3]          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.418 ns                 ; 29.221 ns               ;
; -0.803 ns                               ; 46.22 MHz ( period = 21.636 ns )                    ; frequency[24]        ; SPI:Alex_SPI_Tx|data_count[1]          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.418 ns                 ; 29.221 ns               ;
; -0.803 ns                               ; 46.22 MHz ( period = 21.636 ns )                    ; frequency[24]        ; SPI:Alex_SPI_Tx|data_count[0]          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.418 ns                 ; 29.221 ns               ;
; -0.803 ns                               ; 46.22 MHz ( period = 21.636 ns )                    ; frequency[24]        ; SPI:Alex_SPI_Tx|data_count[2]          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.418 ns                 ; 29.221 ns               ;
; -0.803 ns                               ; 46.22 MHz ( period = 21.636 ns )                    ; frequency[24]        ; SPI:Alex_SPI_Tx|data_count[4]          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.418 ns                 ; 29.221 ns               ;
; -0.781 ns                               ; 46.27 MHz ( period = 21.614 ns )                    ; AD_state[1]          ; register[11]                           ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.232 ns                 ; 16.013 ns               ;
; -0.769 ns                               ; 46.29 MHz ( period = 21.602 ns )                    ; frequency[1]         ; SPI:Alex_SPI_Tx|previous_Alex_data[31] ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.407 ns                 ; 29.176 ns               ;
; -0.754 ns                               ; 46.32 MHz ( period = 21.587 ns )                    ; frequency[2]         ; SPI:Alex_SPI_Tx|previous_Alex_data[31] ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.407 ns                 ; 29.161 ns               ;
; -0.625 ns                               ; 46.60 MHz ( period = 21.458 ns )                    ; frequency[8]         ; SPI:Alex_SPI_Tx|spi_state.0001_OTERM51 ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.411 ns                 ; 29.036 ns               ;
; -0.593 ns                               ; 46.67 MHz ( period = 21.426 ns )                    ; AD_state[0]_OTERM157 ; register[11]                           ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.241 ns                 ; 15.834 ns               ;
; -0.417 ns                               ; 47.06 MHz ( period = 21.250 ns )                    ; frequency[3]         ; SPI:Alex_SPI_Tx|previous_Alex_data[31] ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.407 ns                 ; 28.824 ns               ;
; -0.375 ns                               ; 47.15 MHz ( period = 21.208 ns )                    ; frequency[10]        ; SPI:Alex_SPI_Tx|previous_Alex_data[31] ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.419 ns                 ; 28.794 ns               ;
; -0.365 ns                               ; 47.17 MHz ( period = 21.198 ns )                    ; frequency[22]        ; SPI:Alex_SPI_Tx|data_count[3]          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.426 ns                 ; 28.791 ns               ;
; -0.365 ns                               ; 47.17 MHz ( period = 21.198 ns )                    ; frequency[22]        ; SPI:Alex_SPI_Tx|data_count[1]          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.426 ns                 ; 28.791 ns               ;
; -0.365 ns                               ; 47.17 MHz ( period = 21.198 ns )                    ; frequency[22]        ; SPI:Alex_SPI_Tx|data_count[0]          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.426 ns                 ; 28.791 ns               ;
; -0.365 ns                               ; 47.17 MHz ( period = 21.198 ns )                    ; frequency[22]        ; SPI:Alex_SPI_Tx|data_count[2]          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.426 ns                 ; 28.791 ns               ;
; -0.365 ns                               ; 47.17 MHz ( period = 21.198 ns )                    ; frequency[22]        ; SPI:Alex_SPI_Tx|data_count[4]          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.426 ns                 ; 28.791 ns               ;
; -0.343 ns                               ; 47.22 MHz ( period = 21.176 ns )                    ; frequency[8]         ; SPI:Alex_SPI_Tx|SPI_data               ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.412 ns                 ; 28.755 ns               ;
; -0.166 ns                               ; 47.62 MHz ( period = 20.999 ns )                    ; frequency[0]         ; SPI:Alex_SPI_Tx|previous_Alex_data[31] ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.407 ns                 ; 28.573 ns               ;
; -0.122 ns                               ; 47.72 MHz ( period = 20.955 ns )                    ; frequency[4]         ; SPI:Alex_SPI_Tx|previous_Alex_data[31] ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.407 ns                 ; 28.529 ns               ;
; -0.046 ns                               ; 47.90 MHz ( period = 20.879 ns )                    ; frequency[15]        ; SPI:Alex_SPI_Tx|spi_state.0001_OTERM51 ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.423 ns                 ; 28.469 ns               ;
; -0.014 ns                               ; 47.97 MHz ( period = 20.847 ns )                    ; frequency[9]         ; SPI:Alex_SPI_Tx|spi_state.0001_OTERM51 ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.423 ns                 ; 28.437 ns               ;
; -0.014 ns                               ; 47.97 MHz ( period = 20.847 ns )                    ; AD_state[0]_OTERM163 ; Tx_fifo_enable                         ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.256 ns                 ; 15.270 ns               ;
; 0.007 ns                                ; 48.02 MHz ( period = 20.826 ns )                    ; frequency[29]        ; SPI:Alex_SPI_Tx|data_count[3]          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.423 ns                 ; 28.416 ns               ;
; 0.007 ns                                ; 48.02 MHz ( period = 20.826 ns )                    ; frequency[29]        ; SPI:Alex_SPI_Tx|data_count[1]          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.423 ns                 ; 28.416 ns               ;
; 0.007 ns                                ; 48.02 MHz ( period = 20.826 ns )                    ; frequency[29]        ; SPI:Alex_SPI_Tx|data_count[0]          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.423 ns                 ; 28.416 ns               ;
; 0.007 ns                                ; 48.02 MHz ( period = 20.826 ns )                    ; frequency[29]        ; SPI:Alex_SPI_Tx|data_count[2]          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.423 ns                 ; 28.416 ns               ;
; 0.007 ns                                ; 48.02 MHz ( period = 20.826 ns )                    ; frequency[29]        ; SPI:Alex_SPI_Tx|data_count[4]          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.423 ns                 ; 28.416 ns               ;
; 0.027 ns                                ; 48.06 MHz ( period = 20.806 ns )                    ; AD_state[0]_OTERM159 ; Tx_fifo_enable                         ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.256 ns                 ; 15.229 ns               ;
; 0.068 ns                                ; 48.16 MHz ( period = 20.765 ns )                    ; frequency[19]        ; SPI:Alex_SPI_Tx|data_count[3]          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.418 ns                 ; 28.350 ns               ;
; 0.068 ns                                ; 48.16 MHz ( period = 20.765 ns )                    ; frequency[19]        ; SPI:Alex_SPI_Tx|data_count[1]          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.418 ns                 ; 28.350 ns               ;
; 0.068 ns                                ; 48.16 MHz ( period = 20.765 ns )                    ; frequency[19]        ; SPI:Alex_SPI_Tx|data_count[0]          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.418 ns                 ; 28.350 ns               ;
; 0.068 ns                                ; 48.16 MHz ( period = 20.765 ns )                    ; frequency[19]        ; SPI:Alex_SPI_Tx|data_count[2]          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.418 ns                 ; 28.350 ns               ;
; 0.068 ns                                ; 48.16 MHz ( period = 20.765 ns )                    ; frequency[19]        ; SPI:Alex_SPI_Tx|data_count[4]          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.418 ns                 ; 28.350 ns               ;
; 0.162 ns                                ; 48.38 MHz ( period = 20.671 ns )                    ; frequency[14]        ; SPI:Alex_SPI_Tx|previous_Alex_data[31] ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.419 ns                 ; 28.257 ns               ;
; 0.236 ns                                ; 48.55 MHz ( period = 20.597 ns )                    ; frequency[15]        ; SPI:Alex_SPI_Tx|SPI_data               ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.424 ns                 ; 28.188 ns               ;
; 0.268 ns                                ; 48.63 MHz ( period = 20.565 ns )                    ; frequency[9]         ; SPI:Alex_SPI_Tx|SPI_data               ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.424 ns                 ; 28.156 ns               ;
; 0.282 ns                                ; 48.66 MHz ( period = 20.551 ns )                    ; register[8]          ; register[8]                            ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.240 ns                 ; 14.958 ns               ;
; 0.330 ns                                ; 48.77 MHz ( period = 20.503 ns )                    ; frequency[5]         ; SPI:Alex_SPI_Tx|previous_Alex_data[31] ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.407 ns                 ; 28.077 ns               ;
; 0.352 ns                                ; 48.83 MHz ( period = 20.481 ns )                    ; AD_state[0]_OTERM163 ; register[3]                            ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.266 ns                 ; 14.914 ns               ;
; 0.353 ns                                ; 48.83 MHz ( period = 20.480 ns )                    ; loop_counter[6]      ; register[12]                           ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.259 ns                 ; 14.906 ns               ;
; 0.375 ns                                ; 48.88 MHz ( period = 20.458 ns )                    ; frequency[17]        ; SPI:Alex_SPI_Tx|spi_state.0001_OTERM51 ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.418 ns                 ; 28.043 ns               ;
; 0.393 ns                                ; 48.92 MHz ( period = 20.440 ns )                    ; AD_state[0]_OTERM159 ; register[3]                            ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.266 ns                 ; 14.873 ns               ;
; 0.425 ns                                ; 49.00 MHz ( period = 20.408 ns )                    ; frequency[18]        ; SPI:Alex_SPI_Tx|spi_state.0001_OTERM51 ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 28.418 ns                 ; 27.993 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                      ;                                        ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------+----------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK_12MHZ'                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                ; To                                                                                                                                                       ; From Clock ; To Clock  ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; 32.265 ns                               ; 59.35 MHz ( period = 16.850 ns )                    ; LessThan3~162_OTERM123                                                              ; SPI:Alex_SPI_Tx|data_count[3]                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.083 ns                 ; 10.818 ns               ;
; 32.265 ns                               ; 59.35 MHz ( period = 16.850 ns )                    ; LessThan3~162_OTERM123                                                              ; SPI:Alex_SPI_Tx|data_count[1]                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.083 ns                 ; 10.818 ns               ;
; 32.265 ns                               ; 59.35 MHz ( period = 16.850 ns )                    ; LessThan3~162_OTERM123                                                              ; SPI:Alex_SPI_Tx|data_count[0]                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.083 ns                 ; 10.818 ns               ;
; 32.265 ns                               ; 59.35 MHz ( period = 16.850 ns )                    ; LessThan3~162_OTERM123                                                              ; SPI:Alex_SPI_Tx|data_count[2]                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.083 ns                 ; 10.818 ns               ;
; 32.265 ns                               ; 59.35 MHz ( period = 16.850 ns )                    ; LessThan3~162_OTERM123                                                              ; SPI:Alex_SPI_Tx|data_count[4]                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.083 ns                 ; 10.818 ns               ;
; 32.480 ns                               ; 60.90 MHz ( period = 16.420 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_datain_reg1    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.074 ns                 ; 2.594 ns                ;
; 32.480 ns                               ; 60.90 MHz ( period = 16.420 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.094 ns                 ; 2.614 ns                ;
; 32.480 ns                               ; 60.90 MHz ( period = 16.420 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg9   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.094 ns                 ; 2.614 ns                ;
; 32.480 ns                               ; 60.90 MHz ( period = 16.420 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.094 ns                 ; 2.614 ns                ;
; 32.480 ns                               ; 60.90 MHz ( period = 16.420 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg7   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.094 ns                 ; 2.614 ns                ;
; 32.480 ns                               ; 60.90 MHz ( period = 16.420 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg6   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.094 ns                 ; 2.614 ns                ;
; 32.480 ns                               ; 60.90 MHz ( period = 16.420 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.094 ns                 ; 2.614 ns                ;
; 32.480 ns                               ; 60.90 MHz ( period = 16.420 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg4   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.094 ns                 ; 2.614 ns                ;
; 32.480 ns                               ; 60.90 MHz ( period = 16.420 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg3   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.094 ns                 ; 2.614 ns                ;
; 32.480 ns                               ; 60.90 MHz ( period = 16.420 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg2   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.094 ns                 ; 2.614 ns                ;
; 32.480 ns                               ; 60.90 MHz ( period = 16.420 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.094 ns                 ; 2.614 ns                ;
; 32.480 ns                               ; 60.90 MHz ( period = 16.420 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.094 ns                 ; 2.614 ns                ;
; 32.480 ns                               ; 60.90 MHz ( period = 16.420 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_datain_reg0    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.074 ns                 ; 2.594 ns                ;
; 32.480 ns                               ; 60.90 MHz ( period = 16.420 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_we_reg         ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.094 ns                 ; 2.614 ns                ;
; 32.522 ns                               ; 61.21 MHz ( period = 16.336 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_datain_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.093 ns                 ; 2.571 ns                ;
; 32.522 ns                               ; 61.21 MHz ( period = 16.336 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg10 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.113 ns                 ; 2.591 ns                ;
; 32.522 ns                               ; 61.21 MHz ( period = 16.336 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg9  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.113 ns                 ; 2.591 ns                ;
; 32.522 ns                               ; 61.21 MHz ( period = 16.336 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg8  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.113 ns                 ; 2.591 ns                ;
; 32.522 ns                               ; 61.21 MHz ( period = 16.336 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg7  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.113 ns                 ; 2.591 ns                ;
; 32.522 ns                               ; 61.21 MHz ( period = 16.336 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg6  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.113 ns                 ; 2.591 ns                ;
; 32.522 ns                               ; 61.21 MHz ( period = 16.336 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg5  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.113 ns                 ; 2.591 ns                ;
; 32.522 ns                               ; 61.21 MHz ( period = 16.336 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg4  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.113 ns                 ; 2.591 ns                ;
; 32.522 ns                               ; 61.21 MHz ( period = 16.336 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg3  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.113 ns                 ; 2.591 ns                ;
; 32.522 ns                               ; 61.21 MHz ( period = 16.336 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg2  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.113 ns                 ; 2.591 ns                ;
; 32.522 ns                               ; 61.21 MHz ( period = 16.336 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg1  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.113 ns                 ; 2.591 ns                ;
; 32.522 ns                               ; 61.21 MHz ( period = 16.336 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.113 ns                 ; 2.591 ns                ;
; 32.522 ns                               ; 61.21 MHz ( period = 16.336 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_datain_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.093 ns                 ; 2.571 ns                ;
; 32.522 ns                               ; 61.21 MHz ( period = 16.336 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_we_reg        ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.113 ns                 ; 2.591 ns                ;
; 32.527 ns                               ; 61.25 MHz ( period = 16.326 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_datain_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.123 ns                 ; 2.596 ns                ;
; 32.527 ns                               ; 61.25 MHz ( period = 16.326 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg10 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.143 ns                 ; 2.616 ns                ;
; 32.527 ns                               ; 61.25 MHz ( period = 16.326 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg9  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.143 ns                 ; 2.616 ns                ;
; 32.527 ns                               ; 61.25 MHz ( period = 16.326 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg8  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.143 ns                 ; 2.616 ns                ;
; 32.527 ns                               ; 61.25 MHz ( period = 16.326 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg7  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.143 ns                 ; 2.616 ns                ;
; 32.527 ns                               ; 61.25 MHz ( period = 16.326 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg6  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.143 ns                 ; 2.616 ns                ;
; 32.527 ns                               ; 61.25 MHz ( period = 16.326 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg5  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.143 ns                 ; 2.616 ns                ;
; 32.527 ns                               ; 61.25 MHz ( period = 16.326 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg4  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.143 ns                 ; 2.616 ns                ;
; 32.527 ns                               ; 61.25 MHz ( period = 16.326 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg3  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.143 ns                 ; 2.616 ns                ;
; 32.527 ns                               ; 61.25 MHz ( period = 16.326 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg2  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.143 ns                 ; 2.616 ns                ;
; 32.527 ns                               ; 61.25 MHz ( period = 16.326 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg1  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.143 ns                 ; 2.616 ns                ;
; 32.527 ns                               ; 61.25 MHz ( period = 16.326 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.143 ns                 ; 2.616 ns                ;
; 32.527 ns                               ; 61.25 MHz ( period = 16.326 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_datain_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.123 ns                 ; 2.596 ns                ;
; 32.527 ns                               ; 61.25 MHz ( period = 16.326 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_we_reg        ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.143 ns                 ; 2.616 ns                ;
; 32.534 ns                               ; 61.30 MHz ( period = 16.312 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_datain_reg1    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.115 ns                 ; 2.581 ns                ;
; 32.534 ns                               ; 61.30 MHz ( period = 16.312 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.135 ns                 ; 2.601 ns                ;
; 32.534 ns                               ; 61.30 MHz ( period = 16.312 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg9   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.135 ns                 ; 2.601 ns                ;
; 32.534 ns                               ; 61.30 MHz ( period = 16.312 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.135 ns                 ; 2.601 ns                ;
; 32.534 ns                               ; 61.30 MHz ( period = 16.312 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg7   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.135 ns                 ; 2.601 ns                ;
; 32.534 ns                               ; 61.30 MHz ( period = 16.312 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg6   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.135 ns                 ; 2.601 ns                ;
; 32.534 ns                               ; 61.30 MHz ( period = 16.312 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.135 ns                 ; 2.601 ns                ;
; 32.534 ns                               ; 61.30 MHz ( period = 16.312 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg4   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.135 ns                 ; 2.601 ns                ;
; 32.534 ns                               ; 61.30 MHz ( period = 16.312 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg3   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.135 ns                 ; 2.601 ns                ;
; 32.534 ns                               ; 61.30 MHz ( period = 16.312 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg2   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.135 ns                 ; 2.601 ns                ;
; 32.534 ns                               ; 61.30 MHz ( period = 16.312 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.135 ns                 ; 2.601 ns                ;
; 32.534 ns                               ; 61.30 MHz ( period = 16.312 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.135 ns                 ; 2.601 ns                ;
; 32.534 ns                               ; 61.30 MHz ( period = 16.312 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_datain_reg0    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.115 ns                 ; 2.581 ns                ;
; 32.534 ns                               ; 61.30 MHz ( period = 16.312 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_we_reg         ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.135 ns                 ; 2.601 ns                ;
; 32.546 ns                               ; 61.39 MHz ( period = 16.288 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_datain_reg1    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.124 ns                 ; 2.578 ns                ;
; 32.546 ns                               ; 61.39 MHz ( period = 16.288 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.144 ns                 ; 2.598 ns                ;
; 32.546 ns                               ; 61.39 MHz ( period = 16.288 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg9   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.144 ns                 ; 2.598 ns                ;
; 32.546 ns                               ; 61.39 MHz ( period = 16.288 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.144 ns                 ; 2.598 ns                ;
; 32.546 ns                               ; 61.39 MHz ( period = 16.288 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg7   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.144 ns                 ; 2.598 ns                ;
; 32.546 ns                               ; 61.39 MHz ( period = 16.288 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg6   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.144 ns                 ; 2.598 ns                ;
; 32.546 ns                               ; 61.39 MHz ( period = 16.288 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.144 ns                 ; 2.598 ns                ;
; 32.546 ns                               ; 61.39 MHz ( period = 16.288 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg4   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.144 ns                 ; 2.598 ns                ;
; 32.546 ns                               ; 61.39 MHz ( period = 16.288 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg3   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.144 ns                 ; 2.598 ns                ;
; 32.546 ns                               ; 61.39 MHz ( period = 16.288 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg2   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.144 ns                 ; 2.598 ns                ;
; 32.546 ns                               ; 61.39 MHz ( period = 16.288 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.144 ns                 ; 2.598 ns                ;
; 32.546 ns                               ; 61.39 MHz ( period = 16.288 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.144 ns                 ; 2.598 ns                ;
; 32.546 ns                               ; 61.39 MHz ( period = 16.288 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_datain_reg0    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.124 ns                 ; 2.578 ns                ;
; 32.546 ns                               ; 61.39 MHz ( period = 16.288 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_we_reg         ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.144 ns                 ; 2.598 ns                ;
; 32.572 ns                               ; 61.59 MHz ( period = 16.236 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_datain_reg1    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.119 ns                 ; 2.547 ns                ;
; 32.572 ns                               ; 61.59 MHz ( period = 16.236 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.139 ns                 ; 2.567 ns                ;
; 32.572 ns                               ; 61.59 MHz ( period = 16.236 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg9   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.139 ns                 ; 2.567 ns                ;
; 32.572 ns                               ; 61.59 MHz ( period = 16.236 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.139 ns                 ; 2.567 ns                ;
; 32.572 ns                               ; 61.59 MHz ( period = 16.236 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg7   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.139 ns                 ; 2.567 ns                ;
; 32.572 ns                               ; 61.59 MHz ( period = 16.236 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg6   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.139 ns                 ; 2.567 ns                ;
; 32.572 ns                               ; 61.59 MHz ( period = 16.236 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.139 ns                 ; 2.567 ns                ;
; 32.572 ns                               ; 61.59 MHz ( period = 16.236 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg4   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.139 ns                 ; 2.567 ns                ;
; 32.572 ns                               ; 61.59 MHz ( period = 16.236 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg3   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.139 ns                 ; 2.567 ns                ;
; 32.572 ns                               ; 61.59 MHz ( period = 16.236 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg2   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.139 ns                 ; 2.567 ns                ;
; 32.572 ns                               ; 61.59 MHz ( period = 16.236 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.139 ns                 ; 2.567 ns                ;
; 32.572 ns                               ; 61.59 MHz ( period = 16.236 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.139 ns                 ; 2.567 ns                ;
; 32.572 ns                               ; 61.59 MHz ( period = 16.236 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_datain_reg0    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.119 ns                 ; 2.547 ns                ;
; 32.572 ns                               ; 61.59 MHz ( period = 16.236 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_we_reg         ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.139 ns                 ; 2.567 ns                ;
; 32.665 ns                               ; 62.31 MHz ( period = 16.050 ns )                    ; LessThan3~161_OTERM155                                                              ; SPI:Alex_SPI_Tx|data_count[3]                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.083 ns                 ; 10.418 ns               ;
; 32.665 ns                               ; 62.31 MHz ( period = 16.050 ns )                    ; LessThan3~161_OTERM155                                                              ; SPI:Alex_SPI_Tx|data_count[1]                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.083 ns                 ; 10.418 ns               ;
; 32.665 ns                               ; 62.31 MHz ( period = 16.050 ns )                    ; LessThan3~161_OTERM155                                                              ; SPI:Alex_SPI_Tx|data_count[0]                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.083 ns                 ; 10.418 ns               ;
; 32.665 ns                               ; 62.31 MHz ( period = 16.050 ns )                    ; LessThan3~161_OTERM155                                                              ; SPI:Alex_SPI_Tx|data_count[2]                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.083 ns                 ; 10.418 ns               ;
; 32.665 ns                               ; 62.31 MHz ( period = 16.050 ns )                    ; LessThan3~161_OTERM155                                                              ; SPI:Alex_SPI_Tx|data_count[4]                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.083 ns                 ; 10.418 ns               ;
; 32.920 ns                               ; 64.35 MHz ( period = 15.540 ns )                    ; register[2]                                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_datain_reg0    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.114 ns                 ; 2.194 ns                ;
; 32.949 ns                               ; 64.59 MHz ( period = 15.482 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~253_OTERM9  ; SPI:Alex_SPI_Tx|data_count[3]                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.083 ns                 ; 10.134 ns               ;
; 32.949 ns                               ; 64.59 MHz ( period = 15.482 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~253_OTERM9  ; SPI:Alex_SPI_Tx|data_count[1]                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.083 ns                 ; 10.134 ns               ;
; 32.949 ns                               ; 64.59 MHz ( period = 15.482 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~253_OTERM9  ; SPI:Alex_SPI_Tx|data_count[0]                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.083 ns                 ; 10.134 ns               ;
; 32.949 ns                               ; 64.59 MHz ( period = 15.482 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~253_OTERM9  ; SPI:Alex_SPI_Tx|data_count[2]                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.083 ns                 ; 10.134 ns               ;
; 32.949 ns                               ; 64.59 MHz ( period = 15.482 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~253_OTERM9  ; SPI:Alex_SPI_Tx|data_count[4]                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.083 ns                 ; 10.134 ns               ;
; 32.972 ns                               ; 64.78 MHz ( period = 15.436 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_datain_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.102 ns                 ; 2.130 ns                ;
; 32.972 ns                               ; 64.78 MHz ( period = 15.436 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg10 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.122 ns                 ; 2.150 ns                ;
; 32.972 ns                               ; 64.78 MHz ( period = 15.436 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg9  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.122 ns                 ; 2.150 ns                ;
; 32.972 ns                               ; 64.78 MHz ( period = 15.436 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg8  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.122 ns                 ; 2.150 ns                ;
; 32.972 ns                               ; 64.78 MHz ( period = 15.436 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg7  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.122 ns                 ; 2.150 ns                ;
; 32.972 ns                               ; 64.78 MHz ( period = 15.436 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg6  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.122 ns                 ; 2.150 ns                ;
; 32.972 ns                               ; 64.78 MHz ( period = 15.436 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg5  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.122 ns                 ; 2.150 ns                ;
; 32.972 ns                               ; 64.78 MHz ( period = 15.436 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg4  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.122 ns                 ; 2.150 ns                ;
; 32.972 ns                               ; 64.78 MHz ( period = 15.436 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg3  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.122 ns                 ; 2.150 ns                ;
; 32.972 ns                               ; 64.78 MHz ( period = 15.436 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg2  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.122 ns                 ; 2.150 ns                ;
; 32.972 ns                               ; 64.78 MHz ( period = 15.436 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg1  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.122 ns                 ; 2.150 ns                ;
; 32.972 ns                               ; 64.78 MHz ( period = 15.436 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.122 ns                 ; 2.150 ns                ;
; 32.972 ns                               ; 64.78 MHz ( period = 15.436 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_datain_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.102 ns                 ; 2.130 ns                ;
; 32.972 ns                               ; 64.78 MHz ( period = 15.436 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_we_reg        ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.122 ns                 ; 2.150 ns                ;
; 33.007 ns                               ; 65.08 MHz ( period = 15.366 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_datain_reg1    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.109 ns                 ; 2.102 ns                ;
; 33.007 ns                               ; 65.08 MHz ( period = 15.366 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.129 ns                 ; 2.122 ns                ;
; 33.007 ns                               ; 65.08 MHz ( period = 15.366 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg9   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.129 ns                 ; 2.122 ns                ;
; 33.007 ns                               ; 65.08 MHz ( period = 15.366 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.129 ns                 ; 2.122 ns                ;
; 33.007 ns                               ; 65.08 MHz ( period = 15.366 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg7   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.129 ns                 ; 2.122 ns                ;
; 33.007 ns                               ; 65.08 MHz ( period = 15.366 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg6   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.129 ns                 ; 2.122 ns                ;
; 33.007 ns                               ; 65.08 MHz ( period = 15.366 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.129 ns                 ; 2.122 ns                ;
; 33.007 ns                               ; 65.08 MHz ( period = 15.366 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg4   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.129 ns                 ; 2.122 ns                ;
; 33.007 ns                               ; 65.08 MHz ( period = 15.366 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg3   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.129 ns                 ; 2.122 ns                ;
; 33.007 ns                               ; 65.08 MHz ( period = 15.366 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg2   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.129 ns                 ; 2.122 ns                ;
; 33.007 ns                               ; 65.08 MHz ( period = 15.366 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.129 ns                 ; 2.122 ns                ;
; 33.007 ns                               ; 65.08 MHz ( period = 15.366 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.129 ns                 ; 2.122 ns                ;
; 33.007 ns                               ; 65.08 MHz ( period = 15.366 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_datain_reg0    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.109 ns                 ; 2.102 ns                ;
; 33.007 ns                               ; 65.08 MHz ( period = 15.366 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_we_reg         ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.129 ns                 ; 2.122 ns                ;
; 33.081 ns                               ; 65.71 MHz ( period = 15.218 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~243_OTERM19 ; SPI:Alex_SPI_Tx|data_count[3]                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.083 ns                 ; 10.002 ns               ;
; 33.081 ns                               ; 65.71 MHz ( period = 15.218 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~243_OTERM19 ; SPI:Alex_SPI_Tx|data_count[1]                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.083 ns                 ; 10.002 ns               ;
; 33.081 ns                               ; 65.71 MHz ( period = 15.218 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~243_OTERM19 ; SPI:Alex_SPI_Tx|data_count[0]                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.083 ns                 ; 10.002 ns               ;
; 33.081 ns                               ; 65.71 MHz ( period = 15.218 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~243_OTERM19 ; SPI:Alex_SPI_Tx|data_count[2]                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.083 ns                 ; 10.002 ns               ;
; 33.081 ns                               ; 65.71 MHz ( period = 15.218 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~243_OTERM19 ; SPI:Alex_SPI_Tx|data_count[4]                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.083 ns                 ; 10.002 ns               ;
; 33.233 ns                               ; 67.05 MHz ( period = 14.914 ns )                    ; register[13]                                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_datain_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.092 ns                 ; 1.859 ns                ;
; 33.251 ns                               ; 67.21 MHz ( period = 14.878 ns )                    ; register[15]                                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_datain_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.131 ns                 ; 1.880 ns                ;
; 33.268 ns                               ; 67.37 MHz ( period = 14.844 ns )                    ; register[7]                                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_datain_reg1    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.133 ns                 ; 1.865 ns                ;
; 33.273 ns                               ; 67.41 MHz ( period = 14.834 ns )                    ; register[14]                                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_datain_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.131 ns                 ; 1.858 ns                ;
; 33.283 ns                               ; 67.50 MHz ( period = 14.814 ns )                    ; register[3]                                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_datain_reg1    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.114 ns                 ; 1.831 ns                ;
; 33.290 ns                               ; 67.57 MHz ( period = 14.800 ns )                    ; register[11]                                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_datain_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.117 ns                 ; 1.827 ns                ;
; 33.586 ns                               ; 70.38 MHz ( period = 14.208 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|countera0_OTERM275_OTERM285                                ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.089 ns                 ; 1.503 ns                ;
; 33.607 ns                               ; 70.59 MHz ( period = 14.166 ns )                    ; CCcount[0]                                                                          ; CC~reg0                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.563 ns                 ; 4.956 ns                ;
; 33.659 ns                               ; 71.11 MHz ( period = 14.062 ns )                    ; register[5]                                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_datain_reg1    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.108 ns                 ; 1.449 ns                ;
; 33.667 ns                               ; 71.19 MHz ( period = 14.046 ns )                    ; register[9]                                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_datain_reg1    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.111 ns                 ; 1.444 ns                ;
; 33.672 ns                               ; 71.25 MHz ( period = 14.036 ns )                    ; register[12]                                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_datain_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.108 ns                 ; 1.436 ns                ;
; 33.677 ns                               ; 71.30 MHz ( period = 14.026 ns )                    ; register[8]                                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_datain_reg0    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.111 ns                 ; 1.434 ns                ;
; 33.679 ns                               ; 71.32 MHz ( period = 14.022 ns )                    ; register[0]                                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_datain_reg0    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.109 ns                 ; 1.430 ns                ;
; 33.684 ns                               ; 71.37 MHz ( period = 14.012 ns )                    ; register[10]                                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_datain_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.108 ns                 ; 1.424 ns                ;
; 33.695 ns                               ; 71.48 MHz ( period = 13.990 ns )                    ; register[1]                                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_datain_reg1    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.109 ns                 ; 1.414 ns                ;
; 33.697 ns                               ; 71.50 MHz ( period = 13.986 ns )                    ; register[6]                                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_datain_reg0    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.104 ns                 ; 1.407 ns                ;
; 33.706 ns                               ; 71.59 MHz ( period = 13.968 ns )                    ; register[4]                                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_datain_reg0    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.109 ns                 ; 1.403 ns                ;
; 33.735 ns                               ; 71.89 MHz ( period = 13.910 ns )                    ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]   ; AD_state[1]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.589 ns                 ; 6.854 ns                ;
; 33.757 ns                               ; 72.12 MHz ( period = 13.866 ns )                    ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]   ; AD_state[0]_OTERM163                                                                                                                                     ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.580 ns                 ; 6.823 ns                ;
; 33.994 ns                               ; 74.67 MHz ( period = 13.392 ns )                    ; LessThan3~162_OTERM123                                                              ; SPI:Alex_SPI_Tx|SPI_data                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.084 ns                 ; 9.090 ns                ;
; 34.007 ns                               ; 74.82 MHz ( period = 13.366 ns )                    ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[6]   ; AD_state[1]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.589 ns                 ; 6.582 ns                ;
; 34.029 ns                               ; 75.06 MHz ( period = 13.322 ns )                    ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[6]   ; AD_state[0]_OTERM163                                                                                                                                     ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.580 ns                 ; 6.551 ns                ;
; 34.076 ns                               ; 75.60 MHz ( period = 13.228 ns )                    ; CCcount[2]                                                                          ; CC~reg0                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.563 ns                 ; 4.487 ns                ;
; 34.092 ns                               ; 75.78 MHz ( period = 13.196 ns )                    ; CCcount[1]                                                                          ; CC~reg0                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.563 ns                 ; 4.471 ns                ;
; 34.134 ns                               ; 76.27 MHz ( period = 13.112 ns )                    ; LessThan3~162_OTERM123                                                              ; state_PWM.00001                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.605 ns                 ; 4.471 ns                ;
; 34.144 ns                               ; 76.38 MHz ( period = 13.092 ns )                    ; CCcount[3]                                                                          ; CC~reg0                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.563 ns                 ; 4.419 ns                ;
; 34.153 ns                               ; 76.49 MHz ( period = 13.074 ns )                    ; AK_reset~reg0                                                                       ; AD_state[1]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.589 ns                 ; 6.436 ns                ;
; 34.175 ns                               ; 76.75 MHz ( period = 13.030 ns )                    ; AK_reset~reg0                                                                       ; AD_state[0]_OTERM163                                                                                                                                     ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.580 ns                 ; 6.405 ns                ;
; 34.239 ns                               ; 77.51 MHz ( period = 12.902 ns )                    ; I2SAudioOut:I2SIQO|data[0]                                                          ; I2SAudioOut:I2SIQO|outbit_o                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.564 ns                 ; 4.325 ns                ;
; 34.327 ns                               ; 78.58 MHz ( period = 12.726 ns )                    ; LessThan3~162_OTERM123                                                              ; state_PWM.00000                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.605 ns                 ; 4.278 ns                ;
; 34.350 ns                               ; 78.86 MHz ( period = 12.680 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[1]                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.536 ns                 ; 4.186 ns                ;
; 34.375 ns                               ; 79.18 MHz ( period = 12.630 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[6]                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.571 ns                 ; 4.196 ns                ;
; 34.380 ns                               ; 79.24 MHz ( period = 12.620 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[12]                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.563 ns                 ; 4.183 ns                ;
; 34.389 ns                               ; 79.35 MHz ( period = 12.602 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[11]                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.555 ns                 ; 4.166 ns                ;
; 34.394 ns                               ; 79.42 MHz ( period = 12.592 ns )                    ; LessThan3~161_OTERM155                                                              ; SPI:Alex_SPI_Tx|SPI_data                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.084 ns                 ; 8.690 ns                ;
; 34.436 ns                               ; 79.95 MHz ( period = 12.508 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[14]                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.584 ns                 ; 4.148 ns                ;
; 34.439 ns                               ; 79.99 MHz ( period = 12.502 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[7]                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.576 ns                 ; 4.137 ns                ;
; 34.443 ns                               ; 80.04 MHz ( period = 12.494 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[5]                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.581 ns                 ; 4.138 ns                ;
; 34.497 ns                               ; 80.74 MHz ( period = 12.386 ns )                    ; I2SAudioOut:I2SAO|data[9]                                                           ; I2SAudioOut:I2SAO|outbit_o                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.565 ns                 ; 4.068 ns                ;
; 34.534 ns                               ; 81.22 MHz ( period = 12.312 ns )                    ; LessThan3~161_OTERM155                                                              ; state_PWM.00001                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.605 ns                 ; 4.071 ns                ;
; 34.551 ns                               ; 81.45 MHz ( period = 12.278 ns )                    ; I2SAudioOut:I2SIQO|data[2]                                                          ; I2SAudioOut:I2SIQO|outbit_o                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.564 ns                 ; 4.013 ns                ;
; 34.605 ns                               ; 82.17 MHz ( period = 12.170 ns )                    ; I2SAudioOut:I2SAO|bit_count[0]                                                      ; I2SAudioOut:I2SIQO|outbit_o                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.564 ns                 ; 3.959 ns                ;
; 34.678 ns                               ; 83.17 MHz ( period = 12.024 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~253_OTERM9  ; SPI:Alex_SPI_Tx|SPI_data                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.084 ns                 ; 8.406 ns                ;
; 34.686 ns                               ; 83.28 MHz ( period = 12.008 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[9]                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.557 ns                 ; 3.871 ns                ;
; 34.720 ns                               ; 83.75 MHz ( period = 11.940 ns )                    ; I2SAudioOut:I2SIQO|data[8]                                                          ; I2SAudioOut:I2SIQO|outbit_o                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.563 ns                 ; 3.843 ns                ;
; 34.727 ns                               ; 83.85 MHz ( period = 11.926 ns )                    ; LessThan3~161_OTERM155                                                              ; state_PWM.00000                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.605 ns                 ; 3.878 ns                ;
; 34.791 ns                               ; 84.76 MHz ( period = 11.798 ns )                    ; I2SAudioOut:I2SAO|bit_count[3]                                                      ; I2SAudioOut:I2SAO|outbit_o                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.564 ns                 ; 3.773 ns                ;
; 34.800 ns                               ; 84.89 MHz ( period = 11.780 ns )                    ; I2SAudioOut:I2SAO|bit_count[2]                                                      ; I2SAudioOut:I2SAO|outbit_o                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.564 ns                 ; 3.764 ns                ;
; 34.803 ns                               ; 84.93 MHz ( period = 11.774 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[8]                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.585 ns                 ; 3.782 ns                ;
; 34.810 ns                               ; 85.03 MHz ( period = 11.760 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~243_OTERM19 ; SPI:Alex_SPI_Tx|SPI_data                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.084 ns                 ; 8.274 ns                ;
; 34.818 ns                               ; 85.15 MHz ( period = 11.744 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~253_OTERM9  ; state_PWM.00001                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.605 ns                 ; 3.787 ns                ;
; 34.845 ns                               ; 85.54 MHz ( period = 11.690 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[2]                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.574 ns                 ; 3.729 ns                ;
; 34.845 ns                               ; 85.54 MHz ( period = 11.690 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[1]                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.574 ns                 ; 3.729 ns                ;
; 34.845 ns                               ; 85.54 MHz ( period = 11.690 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[3]                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.574 ns                 ; 3.729 ns                ;
; 34.845 ns                               ; 85.54 MHz ( period = 11.690 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[7]                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.574 ns                 ; 3.729 ns                ;
; 34.845 ns                               ; 85.54 MHz ( period = 11.690 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[6]                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.574 ns                 ; 3.729 ns                ;
; 34.845 ns                               ; 85.54 MHz ( period = 11.690 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[0]                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.574 ns                 ; 3.729 ns                ;
; 34.845 ns                               ; 85.54 MHz ( period = 11.690 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[4]                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.574 ns                 ; 3.729 ns                ;
; 34.845 ns                               ; 85.54 MHz ( period = 11.690 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[5]                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.574 ns                 ; 3.729 ns                ;
; 34.845 ns                               ; 85.54 MHz ( period = 11.690 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[8]                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.574 ns                 ; 3.729 ns                ;
; 34.845 ns                               ; 85.54 MHz ( period = 11.690 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[9]                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.574 ns                 ; 3.729 ns                ;
; 34.845 ns                               ; 85.54 MHz ( period = 11.690 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[10]                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.574 ns                 ; 3.729 ns                ;
; 34.845 ns                               ; 85.54 MHz ( period = 11.690 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[11]                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.574 ns                 ; 3.729 ns                ;
; 34.845 ns                               ; 85.54 MHz ( period = 11.690 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[12]                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.574 ns                 ; 3.729 ns                ;
; 34.899 ns                               ; 86.34 MHz ( period = 11.582 ns )                    ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]   ; AD_state[0]_OTERM159                                                                                                                                     ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.580 ns                 ; 5.681 ns                ;
; 34.950 ns                               ; 87.11 MHz ( period = 11.480 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~243_OTERM19 ; state_PWM.00001                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.605 ns                 ; 3.655 ns                ;
; 34.959 ns                               ; 87.24 MHz ( period = 11.462 ns )                    ; I2SAudioOut:I2SAO|data[1]                                                           ; I2SAudioOut:I2SAO|outbit_o                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.563 ns                 ; 3.604 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                     ;                                                                                                                                                          ;            ;           ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'PCLK_12MHZ'                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                ; To                                                                                                                                                       ; From Clock ; To Clock   ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+
; 33.437 ns                               ; 76.18 MHz ( period = 13.126 ns )                    ; LessThan3~162_OTERM123                                                              ; SPI:Alex_SPI_Tx|data_count[3]                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 44.255 ns                 ; 10.818 ns               ;
; 33.437 ns                               ; 76.18 MHz ( period = 13.126 ns )                    ; LessThan3~162_OTERM123                                                              ; SPI:Alex_SPI_Tx|data_count[1]                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 44.255 ns                 ; 10.818 ns               ;
; 33.437 ns                               ; 76.18 MHz ( period = 13.126 ns )                    ; LessThan3~162_OTERM123                                                              ; SPI:Alex_SPI_Tx|data_count[0]                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 44.255 ns                 ; 10.818 ns               ;
; 33.437 ns                               ; 76.18 MHz ( period = 13.126 ns )                    ; LessThan3~162_OTERM123                                                              ; SPI:Alex_SPI_Tx|data_count[2]                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 44.255 ns                 ; 10.818 ns               ;
; 33.437 ns                               ; 76.18 MHz ( period = 13.126 ns )                    ; LessThan3~162_OTERM123                                                              ; SPI:Alex_SPI_Tx|data_count[4]                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 44.255 ns                 ; 10.818 ns               ;
; 33.652 ns                               ; 78.76 MHz ( period = 12.696 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_datain_reg1    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.246 ns                 ; 2.594 ns                ;
; 33.652 ns                               ; 78.76 MHz ( period = 12.696 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.266 ns                 ; 2.614 ns                ;
; 33.652 ns                               ; 78.76 MHz ( period = 12.696 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg9   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.266 ns                 ; 2.614 ns                ;
; 33.652 ns                               ; 78.76 MHz ( period = 12.696 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg8   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.266 ns                 ; 2.614 ns                ;
; 33.652 ns                               ; 78.76 MHz ( period = 12.696 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg7   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.266 ns                 ; 2.614 ns                ;
; 33.652 ns                               ; 78.76 MHz ( period = 12.696 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg6   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.266 ns                 ; 2.614 ns                ;
; 33.652 ns                               ; 78.76 MHz ( period = 12.696 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg5   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.266 ns                 ; 2.614 ns                ;
; 33.652 ns                               ; 78.76 MHz ( period = 12.696 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg4   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.266 ns                 ; 2.614 ns                ;
; 33.652 ns                               ; 78.76 MHz ( period = 12.696 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg3   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.266 ns                 ; 2.614 ns                ;
; 33.652 ns                               ; 78.76 MHz ( period = 12.696 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg2   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.266 ns                 ; 2.614 ns                ;
; 33.652 ns                               ; 78.76 MHz ( period = 12.696 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.266 ns                 ; 2.614 ns                ;
; 33.652 ns                               ; 78.76 MHz ( period = 12.696 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.266 ns                 ; 2.614 ns                ;
; 33.652 ns                               ; 78.76 MHz ( period = 12.696 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_datain_reg0    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.246 ns                 ; 2.594 ns                ;
; 33.652 ns                               ; 78.76 MHz ( period = 12.696 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_we_reg         ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.266 ns                 ; 2.614 ns                ;
; 33.694 ns                               ; 79.29 MHz ( period = 12.612 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_datain_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.265 ns                 ; 2.571 ns                ;
; 33.694 ns                               ; 79.29 MHz ( period = 12.612 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg10 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.285 ns                 ; 2.591 ns                ;
; 33.694 ns                               ; 79.29 MHz ( period = 12.612 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg9  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.285 ns                 ; 2.591 ns                ;
; 33.694 ns                               ; 79.29 MHz ( period = 12.612 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg8  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.285 ns                 ; 2.591 ns                ;
; 33.694 ns                               ; 79.29 MHz ( period = 12.612 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg7  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.285 ns                 ; 2.591 ns                ;
; 33.694 ns                               ; 79.29 MHz ( period = 12.612 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg6  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.285 ns                 ; 2.591 ns                ;
; 33.694 ns                               ; 79.29 MHz ( period = 12.612 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg5  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.285 ns                 ; 2.591 ns                ;
; 33.694 ns                               ; 79.29 MHz ( period = 12.612 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg4  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.285 ns                 ; 2.591 ns                ;
; 33.694 ns                               ; 79.29 MHz ( period = 12.612 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg3  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.285 ns                 ; 2.591 ns                ;
; 33.694 ns                               ; 79.29 MHz ( period = 12.612 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg2  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.285 ns                 ; 2.591 ns                ;
; 33.694 ns                               ; 79.29 MHz ( period = 12.612 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg1  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.285 ns                 ; 2.591 ns                ;
; 33.694 ns                               ; 79.29 MHz ( period = 12.612 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.285 ns                 ; 2.591 ns                ;
; 33.694 ns                               ; 79.29 MHz ( period = 12.612 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_datain_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.265 ns                 ; 2.571 ns                ;
; 33.694 ns                               ; 79.29 MHz ( period = 12.612 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_we_reg        ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.285 ns                 ; 2.591 ns                ;
; 33.699 ns                               ; 79.35 MHz ( period = 12.602 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_datain_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.295 ns                 ; 2.596 ns                ;
; 33.699 ns                               ; 79.35 MHz ( period = 12.602 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg10 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.315 ns                 ; 2.616 ns                ;
; 33.699 ns                               ; 79.35 MHz ( period = 12.602 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg9  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.315 ns                 ; 2.616 ns                ;
; 33.699 ns                               ; 79.35 MHz ( period = 12.602 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg8  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.315 ns                 ; 2.616 ns                ;
; 33.699 ns                               ; 79.35 MHz ( period = 12.602 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg7  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.315 ns                 ; 2.616 ns                ;
; 33.699 ns                               ; 79.35 MHz ( period = 12.602 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg6  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.315 ns                 ; 2.616 ns                ;
; 33.699 ns                               ; 79.35 MHz ( period = 12.602 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg5  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.315 ns                 ; 2.616 ns                ;
; 33.699 ns                               ; 79.35 MHz ( period = 12.602 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg4  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.315 ns                 ; 2.616 ns                ;
; 33.699 ns                               ; 79.35 MHz ( period = 12.602 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg3  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.315 ns                 ; 2.616 ns                ;
; 33.699 ns                               ; 79.35 MHz ( period = 12.602 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg2  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.315 ns                 ; 2.616 ns                ;
; 33.699 ns                               ; 79.35 MHz ( period = 12.602 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg1  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.315 ns                 ; 2.616 ns                ;
; 33.699 ns                               ; 79.35 MHz ( period = 12.602 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.315 ns                 ; 2.616 ns                ;
; 33.699 ns                               ; 79.35 MHz ( period = 12.602 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_datain_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.295 ns                 ; 2.596 ns                ;
; 33.699 ns                               ; 79.35 MHz ( period = 12.602 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_we_reg        ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.315 ns                 ; 2.616 ns                ;
; 33.706 ns                               ; 79.44 MHz ( period = 12.588 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_datain_reg1    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.287 ns                 ; 2.581 ns                ;
; 33.706 ns                               ; 79.44 MHz ( period = 12.588 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.307 ns                 ; 2.601 ns                ;
; 33.706 ns                               ; 79.44 MHz ( period = 12.588 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg9   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.307 ns                 ; 2.601 ns                ;
; 33.706 ns                               ; 79.44 MHz ( period = 12.588 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg8   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.307 ns                 ; 2.601 ns                ;
; 33.706 ns                               ; 79.44 MHz ( period = 12.588 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg7   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.307 ns                 ; 2.601 ns                ;
; 33.706 ns                               ; 79.44 MHz ( period = 12.588 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg6   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.307 ns                 ; 2.601 ns                ;
; 33.706 ns                               ; 79.44 MHz ( period = 12.588 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg5   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.307 ns                 ; 2.601 ns                ;
; 33.706 ns                               ; 79.44 MHz ( period = 12.588 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg4   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.307 ns                 ; 2.601 ns                ;
; 33.706 ns                               ; 79.44 MHz ( period = 12.588 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg3   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.307 ns                 ; 2.601 ns                ;
; 33.706 ns                               ; 79.44 MHz ( period = 12.588 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg2   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.307 ns                 ; 2.601 ns                ;
; 33.706 ns                               ; 79.44 MHz ( period = 12.588 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.307 ns                 ; 2.601 ns                ;
; 33.706 ns                               ; 79.44 MHz ( period = 12.588 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.307 ns                 ; 2.601 ns                ;
; 33.706 ns                               ; 79.44 MHz ( period = 12.588 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_datain_reg0    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.287 ns                 ; 2.581 ns                ;
; 33.706 ns                               ; 79.44 MHz ( period = 12.588 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_we_reg         ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.307 ns                 ; 2.601 ns                ;
; 33.718 ns                               ; 79.59 MHz ( period = 12.564 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_datain_reg1    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.296 ns                 ; 2.578 ns                ;
; 33.718 ns                               ; 79.59 MHz ( period = 12.564 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.316 ns                 ; 2.598 ns                ;
; 33.718 ns                               ; 79.59 MHz ( period = 12.564 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg9   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.316 ns                 ; 2.598 ns                ;
; 33.718 ns                               ; 79.59 MHz ( period = 12.564 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg8   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.316 ns                 ; 2.598 ns                ;
; 33.718 ns                               ; 79.59 MHz ( period = 12.564 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg7   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.316 ns                 ; 2.598 ns                ;
; 33.718 ns                               ; 79.59 MHz ( period = 12.564 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg6   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.316 ns                 ; 2.598 ns                ;
; 33.718 ns                               ; 79.59 MHz ( period = 12.564 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg5   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.316 ns                 ; 2.598 ns                ;
; 33.718 ns                               ; 79.59 MHz ( period = 12.564 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg4   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.316 ns                 ; 2.598 ns                ;
; 33.718 ns                               ; 79.59 MHz ( period = 12.564 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg3   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.316 ns                 ; 2.598 ns                ;
; 33.718 ns                               ; 79.59 MHz ( period = 12.564 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg2   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.316 ns                 ; 2.598 ns                ;
; 33.718 ns                               ; 79.59 MHz ( period = 12.564 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.316 ns                 ; 2.598 ns                ;
; 33.718 ns                               ; 79.59 MHz ( period = 12.564 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.316 ns                 ; 2.598 ns                ;
; 33.718 ns                               ; 79.59 MHz ( period = 12.564 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_datain_reg0    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.296 ns                 ; 2.578 ns                ;
; 33.718 ns                               ; 79.59 MHz ( period = 12.564 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_we_reg         ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.316 ns                 ; 2.598 ns                ;
; 33.744 ns                               ; 79.92 MHz ( period = 12.512 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_datain_reg1    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.291 ns                 ; 2.547 ns                ;
; 33.744 ns                               ; 79.92 MHz ( period = 12.512 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.311 ns                 ; 2.567 ns                ;
; 33.744 ns                               ; 79.92 MHz ( period = 12.512 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg9   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.311 ns                 ; 2.567 ns                ;
; 33.744 ns                               ; 79.92 MHz ( period = 12.512 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg8   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.311 ns                 ; 2.567 ns                ;
; 33.744 ns                               ; 79.92 MHz ( period = 12.512 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg7   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.311 ns                 ; 2.567 ns                ;
; 33.744 ns                               ; 79.92 MHz ( period = 12.512 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg6   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.311 ns                 ; 2.567 ns                ;
; 33.744 ns                               ; 79.92 MHz ( period = 12.512 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg5   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.311 ns                 ; 2.567 ns                ;
; 33.744 ns                               ; 79.92 MHz ( period = 12.512 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg4   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.311 ns                 ; 2.567 ns                ;
; 33.744 ns                               ; 79.92 MHz ( period = 12.512 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg3   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.311 ns                 ; 2.567 ns                ;
; 33.744 ns                               ; 79.92 MHz ( period = 12.512 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg2   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.311 ns                 ; 2.567 ns                ;
; 33.744 ns                               ; 79.92 MHz ( period = 12.512 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.311 ns                 ; 2.567 ns                ;
; 33.744 ns                               ; 79.92 MHz ( period = 12.512 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.311 ns                 ; 2.567 ns                ;
; 33.744 ns                               ; 79.92 MHz ( period = 12.512 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_datain_reg0    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.291 ns                 ; 2.547 ns                ;
; 33.744 ns                               ; 79.92 MHz ( period = 12.512 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_we_reg         ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.311 ns                 ; 2.567 ns                ;
; 33.837 ns                               ; 81.13 MHz ( period = 12.326 ns )                    ; LessThan3~161_OTERM155                                                              ; SPI:Alex_SPI_Tx|data_count[3]                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 44.255 ns                 ; 10.418 ns               ;
; 33.837 ns                               ; 81.13 MHz ( period = 12.326 ns )                    ; LessThan3~161_OTERM155                                                              ; SPI:Alex_SPI_Tx|data_count[1]                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 44.255 ns                 ; 10.418 ns               ;
; 33.837 ns                               ; 81.13 MHz ( period = 12.326 ns )                    ; LessThan3~161_OTERM155                                                              ; SPI:Alex_SPI_Tx|data_count[0]                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 44.255 ns                 ; 10.418 ns               ;
; 33.837 ns                               ; 81.13 MHz ( period = 12.326 ns )                    ; LessThan3~161_OTERM155                                                              ; SPI:Alex_SPI_Tx|data_count[2]                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 44.255 ns                 ; 10.418 ns               ;
; 33.837 ns                               ; 81.13 MHz ( period = 12.326 ns )                    ; LessThan3~161_OTERM155                                                              ; SPI:Alex_SPI_Tx|data_count[4]                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 44.255 ns                 ; 10.418 ns               ;
; 34.092 ns                               ; 84.63 MHz ( period = 11.816 ns )                    ; register[2]                                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_datain_reg0    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.286 ns                 ; 2.194 ns                ;
; 34.121 ns                               ; 85.05 MHz ( period = 11.758 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~253_OTERM9  ; SPI:Alex_SPI_Tx|data_count[3]                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 44.255 ns                 ; 10.134 ns               ;
; 34.121 ns                               ; 85.05 MHz ( period = 11.758 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~253_OTERM9  ; SPI:Alex_SPI_Tx|data_count[1]                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 44.255 ns                 ; 10.134 ns               ;
; 34.121 ns                               ; 85.05 MHz ( period = 11.758 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~253_OTERM9  ; SPI:Alex_SPI_Tx|data_count[0]                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 44.255 ns                 ; 10.134 ns               ;
; 34.121 ns                               ; 85.05 MHz ( period = 11.758 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~253_OTERM9  ; SPI:Alex_SPI_Tx|data_count[2]                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 44.255 ns                 ; 10.134 ns               ;
; 34.121 ns                               ; 85.05 MHz ( period = 11.758 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~253_OTERM9  ; SPI:Alex_SPI_Tx|data_count[4]                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 44.255 ns                 ; 10.134 ns               ;
; 34.144 ns                               ; 85.38 MHz ( period = 11.712 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_datain_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.274 ns                 ; 2.130 ns                ;
; 34.144 ns                               ; 85.38 MHz ( period = 11.712 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg10 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.294 ns                 ; 2.150 ns                ;
; 34.144 ns                               ; 85.38 MHz ( period = 11.712 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg9  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.294 ns                 ; 2.150 ns                ;
; 34.144 ns                               ; 85.38 MHz ( period = 11.712 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg8  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.294 ns                 ; 2.150 ns                ;
; 34.144 ns                               ; 85.38 MHz ( period = 11.712 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg7  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.294 ns                 ; 2.150 ns                ;
; 34.144 ns                               ; 85.38 MHz ( period = 11.712 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg6  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.294 ns                 ; 2.150 ns                ;
; 34.144 ns                               ; 85.38 MHz ( period = 11.712 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg5  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.294 ns                 ; 2.150 ns                ;
; 34.144 ns                               ; 85.38 MHz ( period = 11.712 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg4  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.294 ns                 ; 2.150 ns                ;
; 34.144 ns                               ; 85.38 MHz ( period = 11.712 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg3  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.294 ns                 ; 2.150 ns                ;
; 34.144 ns                               ; 85.38 MHz ( period = 11.712 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg2  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.294 ns                 ; 2.150 ns                ;
; 34.144 ns                               ; 85.38 MHz ( period = 11.712 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg1  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.294 ns                 ; 2.150 ns                ;
; 34.144 ns                               ; 85.38 MHz ( period = 11.712 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.294 ns                 ; 2.150 ns                ;
; 34.144 ns                               ; 85.38 MHz ( period = 11.712 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_datain_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.274 ns                 ; 2.130 ns                ;
; 34.144 ns                               ; 85.38 MHz ( period = 11.712 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_we_reg        ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.294 ns                 ; 2.150 ns                ;
; 34.179 ns                               ; 85.90 MHz ( period = 11.642 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_datain_reg1    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.281 ns                 ; 2.102 ns                ;
; 34.179 ns                               ; 85.90 MHz ( period = 11.642 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.301 ns                 ; 2.122 ns                ;
; 34.179 ns                               ; 85.90 MHz ( period = 11.642 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg9   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.301 ns                 ; 2.122 ns                ;
; 34.179 ns                               ; 85.90 MHz ( period = 11.642 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg8   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.301 ns                 ; 2.122 ns                ;
; 34.179 ns                               ; 85.90 MHz ( period = 11.642 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg7   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.301 ns                 ; 2.122 ns                ;
; 34.179 ns                               ; 85.90 MHz ( period = 11.642 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg6   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.301 ns                 ; 2.122 ns                ;
; 34.179 ns                               ; 85.90 MHz ( period = 11.642 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg5   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.301 ns                 ; 2.122 ns                ;
; 34.179 ns                               ; 85.90 MHz ( period = 11.642 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg4   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.301 ns                 ; 2.122 ns                ;
; 34.179 ns                               ; 85.90 MHz ( period = 11.642 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg3   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.301 ns                 ; 2.122 ns                ;
; 34.179 ns                               ; 85.90 MHz ( period = 11.642 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg2   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.301 ns                 ; 2.122 ns                ;
; 34.179 ns                               ; 85.90 MHz ( period = 11.642 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.301 ns                 ; 2.122 ns                ;
; 34.179 ns                               ; 85.90 MHz ( period = 11.642 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.301 ns                 ; 2.122 ns                ;
; 34.179 ns                               ; 85.90 MHz ( period = 11.642 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_datain_reg0    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.281 ns                 ; 2.102 ns                ;
; 34.179 ns                               ; 85.90 MHz ( period = 11.642 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_we_reg         ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.301 ns                 ; 2.122 ns                ;
; 34.253 ns                               ; 87.00 MHz ( period = 11.494 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~243_OTERM19 ; SPI:Alex_SPI_Tx|data_count[3]                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 44.255 ns                 ; 10.002 ns               ;
; 34.253 ns                               ; 87.00 MHz ( period = 11.494 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~243_OTERM19 ; SPI:Alex_SPI_Tx|data_count[1]                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 44.255 ns                 ; 10.002 ns               ;
; 34.253 ns                               ; 87.00 MHz ( period = 11.494 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~243_OTERM19 ; SPI:Alex_SPI_Tx|data_count[0]                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 44.255 ns                 ; 10.002 ns               ;
; 34.253 ns                               ; 87.00 MHz ( period = 11.494 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~243_OTERM19 ; SPI:Alex_SPI_Tx|data_count[2]                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 44.255 ns                 ; 10.002 ns               ;
; 34.253 ns                               ; 87.00 MHz ( period = 11.494 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~243_OTERM19 ; SPI:Alex_SPI_Tx|data_count[4]                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 44.255 ns                 ; 10.002 ns               ;
; 34.405 ns                               ; 89.37 MHz ( period = 11.190 ns )                    ; register[13]                                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_datain_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.264 ns                 ; 1.859 ns                ;
; 34.423 ns                               ; 89.65 MHz ( period = 11.154 ns )                    ; register[15]                                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_datain_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.303 ns                 ; 1.880 ns                ;
; 34.440 ns                               ; 89.93 MHz ( period = 11.120 ns )                    ; register[7]                                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_datain_reg1    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.305 ns                 ; 1.865 ns                ;
; 34.445 ns                               ; 90.01 MHz ( period = 11.110 ns )                    ; register[14]                                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_datain_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.303 ns                 ; 1.858 ns                ;
; 34.455 ns                               ; 90.17 MHz ( period = 11.090 ns )                    ; register[3]                                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_datain_reg1    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.286 ns                 ; 1.831 ns                ;
; 34.462 ns                               ; 90.29 MHz ( period = 11.076 ns )                    ; register[11]                                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_datain_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.289 ns                 ; 1.827 ns                ;
; 34.758 ns                               ; 95.38 MHz ( period = 10.484 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|countera0_OTERM275_OTERM285                                ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.261 ns                 ; 1.503 ns                ;
; 34.779 ns                               ; 95.77 MHz ( period = 10.442 ns )                    ; CCcount[0]                                                                          ; CC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.735 ns                 ; 4.956 ns                ;
; 34.831 ns                               ; 96.73 MHz ( period = 10.338 ns )                    ; register[5]                                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_datain_reg1    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.280 ns                 ; 1.449 ns                ;
; 34.839 ns                               ; 96.88 MHz ( period = 10.322 ns )                    ; register[9]                                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_datain_reg1    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.283 ns                 ; 1.444 ns                ;
; 34.844 ns                               ; 96.97 MHz ( period = 10.312 ns )                    ; register[12]                                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_datain_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.280 ns                 ; 1.436 ns                ;
; 34.849 ns                               ; 97.07 MHz ( period = 10.302 ns )                    ; register[8]                                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_datain_reg0    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.283 ns                 ; 1.434 ns                ;
; 34.851 ns                               ; 97.11 MHz ( period = 10.298 ns )                    ; register[0]                                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_datain_reg0    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.281 ns                 ; 1.430 ns                ;
; 34.856 ns                               ; 97.20 MHz ( period = 10.288 ns )                    ; register[10]                                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_datain_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.280 ns                 ; 1.424 ns                ;
; 34.867 ns                               ; 97.41 MHz ( period = 10.266 ns )                    ; register[1]                                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_datain_reg1    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.281 ns                 ; 1.414 ns                ;
; 34.869 ns                               ; 97.45 MHz ( period = 10.262 ns )                    ; register[6]                                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_datain_reg0    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.276 ns                 ; 1.407 ns                ;
; 34.878 ns                               ; 97.62 MHz ( period = 10.244 ns )                    ; register[4]                                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_datain_reg0    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.281 ns                 ; 1.403 ns                ;
; 34.907 ns                               ; 98.17 MHz ( period = 10.186 ns )                    ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]   ; AD_state[1]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 41.761 ns                 ; 6.854 ns                ;
; 34.929 ns                               ; 98.60 MHz ( period = 10.142 ns )                    ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]   ; AD_state[0]_OTERM163                                                                                                                                     ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 41.752 ns                 ; 6.823 ns                ;
; 35.166 ns                               ; 103.43 MHz ( period = 9.668 ns )                    ; LessThan3~162_OTERM123                                                              ; SPI:Alex_SPI_Tx|SPI_data                                                                                                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 44.256 ns                 ; 9.090 ns                ;
; 35.179 ns                               ; 103.71 MHz ( period = 9.642 ns )                    ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[6]   ; AD_state[1]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 41.761 ns                 ; 6.582 ns                ;
; 35.201 ns                               ; 104.19 MHz ( period = 9.598 ns )                    ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[6]   ; AD_state[0]_OTERM163                                                                                                                                     ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 41.752 ns                 ; 6.551 ns                ;
; 35.248 ns                               ; 105.22 MHz ( period = 9.504 ns )                    ; CCcount[2]                                                                          ; CC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.735 ns                 ; 4.487 ns                ;
; 35.264 ns                               ; 105.57 MHz ( period = 9.472 ns )                    ; CCcount[1]                                                                          ; CC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.735 ns                 ; 4.471 ns                ;
; 35.306 ns                               ; 106.52 MHz ( period = 9.388 ns )                    ; LessThan3~162_OTERM123                                                              ; state_PWM.00001                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.777 ns                 ; 4.471 ns                ;
; 35.316 ns                               ; 106.75 MHz ( period = 9.368 ns )                    ; CCcount[3]                                                                          ; CC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.735 ns                 ; 4.419 ns                ;
; 35.325 ns                               ; 106.95 MHz ( period = 9.350 ns )                    ; AK_reset~reg0                                                                       ; AD_state[1]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 41.761 ns                 ; 6.436 ns                ;
; 35.347 ns                               ; 107.46 MHz ( period = 9.306 ns )                    ; AK_reset~reg0                                                                       ; AD_state[0]_OTERM163                                                                                                                                     ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 41.752 ns                 ; 6.405 ns                ;
; 35.411 ns                               ; 108.96 MHz ( period = 9.178 ns )                    ; I2SAudioOut:I2SIQO|data[0]                                                          ; I2SAudioOut:I2SIQO|outbit_o                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.736 ns                 ; 4.325 ns                ;
; 35.499 ns                               ; 111.09 MHz ( period = 9.002 ns )                    ; LessThan3~162_OTERM123                                                              ; state_PWM.00000                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.777 ns                 ; 4.278 ns                ;
; 35.522 ns                               ; 111.66 MHz ( period = 8.956 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[1]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.708 ns                 ; 4.186 ns                ;
; 35.547 ns                               ; 112.28 MHz ( period = 8.906 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[6]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.743 ns                 ; 4.196 ns                ;
; 35.552 ns                               ; 112.41 MHz ( period = 8.896 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[12]                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.735 ns                 ; 4.183 ns                ;
; 35.561 ns                               ; 112.64 MHz ( period = 8.878 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[11]                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.727 ns                 ; 4.166 ns                ;
; 35.566 ns                               ; 112.76 MHz ( period = 8.868 ns )                    ; LessThan3~161_OTERM155                                                              ; SPI:Alex_SPI_Tx|SPI_data                                                                                                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 44.256 ns                 ; 8.690 ns                ;
; 35.608 ns                               ; 113.84 MHz ( period = 8.784 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[14]                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.756 ns                 ; 4.148 ns                ;
; 35.611 ns                               ; 113.92 MHz ( period = 8.778 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[7]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.748 ns                 ; 4.137 ns                ;
; 35.615 ns                               ; 114.03 MHz ( period = 8.770 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[5]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.753 ns                 ; 4.138 ns                ;
; 35.669 ns                               ; 115.45 MHz ( period = 8.662 ns )                    ; I2SAudioOut:I2SAO|data[9]                                                           ; I2SAudioOut:I2SAO|outbit_o                                                                                                                               ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.737 ns                 ; 4.068 ns                ;
; 35.706 ns                               ; 116.44 MHz ( period = 8.588 ns )                    ; LessThan3~161_OTERM155                                                              ; state_PWM.00001                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.777 ns                 ; 4.071 ns                ;
; 35.723 ns                               ; 116.90 MHz ( period = 8.554 ns )                    ; I2SAudioOut:I2SIQO|data[2]                                                          ; I2SAudioOut:I2SIQO|outbit_o                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.736 ns                 ; 4.013 ns                ;
; 35.777 ns                               ; 118.40 MHz ( period = 8.446 ns )                    ; I2SAudioOut:I2SAO|bit_count[0]                                                      ; I2SAudioOut:I2SIQO|outbit_o                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.736 ns                 ; 3.959 ns                ;
; 35.850 ns                               ; 120.48 MHz ( period = 8.300 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~253_OTERM9  ; SPI:Alex_SPI_Tx|SPI_data                                                                                                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 44.256 ns                 ; 8.406 ns                ;
; 35.858 ns                               ; 120.71 MHz ( period = 8.284 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[9]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.729 ns                 ; 3.871 ns                ;
; 35.892 ns                               ; 121.71 MHz ( period = 8.216 ns )                    ; I2SAudioOut:I2SIQO|data[8]                                                          ; I2SAudioOut:I2SIQO|outbit_o                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.735 ns                 ; 3.843 ns                ;
; 35.899 ns                               ; 121.92 MHz ( period = 8.202 ns )                    ; LessThan3~161_OTERM155                                                              ; state_PWM.00000                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.777 ns                 ; 3.878 ns                ;
; 35.963 ns                               ; 123.85 MHz ( period = 8.074 ns )                    ; I2SAudioOut:I2SAO|bit_count[3]                                                      ; I2SAudioOut:I2SAO|outbit_o                                                                                                                               ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.736 ns                 ; 3.773 ns                ;
; 35.972 ns                               ; 124.13 MHz ( period = 8.056 ns )                    ; I2SAudioOut:I2SAO|bit_count[2]                                                      ; I2SAudioOut:I2SAO|outbit_o                                                                                                                               ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.736 ns                 ; 3.764 ns                ;
; 35.975 ns                               ; 124.22 MHz ( period = 8.050 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[8]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.757 ns                 ; 3.782 ns                ;
; 35.982 ns                               ; 124.44 MHz ( period = 8.036 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~243_OTERM19 ; SPI:Alex_SPI_Tx|SPI_data                                                                                                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 44.256 ns                 ; 8.274 ns                ;
; 35.990 ns                               ; 124.69 MHz ( period = 8.020 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~253_OTERM9  ; state_PWM.00001                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.777 ns                 ; 3.787 ns                ;
; 36.017 ns                               ; 125.53 MHz ( period = 7.966 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[2]                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.746 ns                 ; 3.729 ns                ;
; 36.017 ns                               ; 125.53 MHz ( period = 7.966 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[1]                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.746 ns                 ; 3.729 ns                ;
; 36.017 ns                               ; 125.53 MHz ( period = 7.966 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[3]                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.746 ns                 ; 3.729 ns                ;
; 36.017 ns                               ; 125.53 MHz ( period = 7.966 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[7]                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.746 ns                 ; 3.729 ns                ;
; 36.017 ns                               ; 125.53 MHz ( period = 7.966 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[6]                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.746 ns                 ; 3.729 ns                ;
; 36.017 ns                               ; 125.53 MHz ( period = 7.966 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[0]                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.746 ns                 ; 3.729 ns                ;
; 36.017 ns                               ; 125.53 MHz ( period = 7.966 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[4]                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.746 ns                 ; 3.729 ns                ;
; 36.017 ns                               ; 125.53 MHz ( period = 7.966 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[5]                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.746 ns                 ; 3.729 ns                ;
; 36.017 ns                               ; 125.53 MHz ( period = 7.966 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[8]                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.746 ns                 ; 3.729 ns                ;
; 36.017 ns                               ; 125.53 MHz ( period = 7.966 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[9]                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.746 ns                 ; 3.729 ns                ;
; 36.017 ns                               ; 125.53 MHz ( period = 7.966 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[10]                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.746 ns                 ; 3.729 ns                ;
; 36.017 ns                               ; 125.53 MHz ( period = 7.966 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[11]                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.746 ns                 ; 3.729 ns                ;
; 36.017 ns                               ; 125.53 MHz ( period = 7.966 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[12]                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.746 ns                 ; 3.729 ns                ;
; 36.071 ns                               ; 127.26 MHz ( period = 7.858 ns )                    ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]   ; AD_state[0]_OTERM159                                                                                                                                     ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 41.752 ns                 ; 5.681 ns                ;
; 36.122 ns                               ; 128.93 MHz ( period = 7.756 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~243_OTERM19 ; state_PWM.00001                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.777 ns                 ; 3.655 ns                ;
; 36.131 ns                               ; 129.23 MHz ( period = 7.738 ns )                    ; I2SAudioOut:I2SAO|data[1]                                                           ; I2SAudioOut:I2SAO|outbit_o                                                                                                                               ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.735 ns                 ; 3.604 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                     ;                                                                                                                                                          ;            ;            ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'SPI_SCK'                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                         ; To                                                           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; 12.890 ns                               ; 125.90 MHz ( period = 7.943 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.902 ns                 ; 8.012 ns                ;
; 12.903 ns                               ; 126.10 MHz ( period = 7.930 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.902 ns                 ; 7.999 ns                ;
; 12.930 ns                               ; 126.53 MHz ( period = 7.903 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.902 ns                 ; 7.972 ns                ;
; 13.052 ns                               ; 128.52 MHz ( period = 7.781 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.902 ns                 ; 7.850 ns                ;
; 13.067 ns                               ; 128.77 MHz ( period = 7.766 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.902 ns                 ; 7.835 ns                ;
; 13.155 ns                               ; 130.24 MHz ( period = 7.678 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.902 ns                 ; 7.747 ns                ;
; 13.199 ns                               ; 130.99 MHz ( period = 7.634 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.902 ns                 ; 7.703 ns                ;
; 13.212 ns                               ; 131.22 MHz ( period = 7.621 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.902 ns                 ; 7.690 ns                ;
; 13.222 ns                               ; 131.39 MHz ( period = 7.611 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.902 ns                 ; 7.680 ns                ;
; 13.263 ns                               ; 132.10 MHz ( period = 7.570 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.902 ns                 ; 7.639 ns                ;
; 13.345 ns                               ; 133.55 MHz ( period = 7.488 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.902 ns                 ; 7.557 ns                ;
; 13.358 ns                               ; 133.78 MHz ( period = 7.475 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.902 ns                 ; 7.544 ns                ;
; 13.393 ns                               ; 134.41 MHz ( period = 7.440 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.902 ns                 ; 7.509 ns                ;
; 13.406 ns                               ; 134.64 MHz ( period = 7.427 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.902 ns                 ; 7.496 ns                ;
; 13.439 ns                               ; 135.24 MHz ( period = 7.394 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.902 ns                 ; 7.463 ns                ;
; 13.452 ns                               ; 135.48 MHz ( period = 7.381 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.902 ns                 ; 7.450 ns                ;
; 13.464 ns                               ; 135.70 MHz ( period = 7.369 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.902 ns                 ; 7.438 ns                ;
; 13.492 ns                               ; 136.22 MHz ( period = 7.341 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.902 ns                 ; 7.410 ns                ;
; 13.505 ns                               ; 136.46 MHz ( period = 7.328 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.902 ns                 ; 7.397 ns                ;
; 13.531 ns                               ; 136.95 MHz ( period = 7.302 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.902 ns                 ; 7.371 ns                ;
; 13.610 ns                               ; 138.45 MHz ( period = 7.223 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.902 ns                 ; 7.292 ns                ;
; 13.658 ns                               ; 139.37 MHz ( period = 7.175 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.902 ns                 ; 7.244 ns                ;
; 13.677 ns                               ; 139.74 MHz ( period = 7.156 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.902 ns                 ; 7.225 ns                ;
; 13.704 ns                               ; 140.27 MHz ( period = 7.129 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.902 ns                 ; 7.198 ns                ;
; 13.725 ns                               ; 140.69 MHz ( period = 7.108 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.902 ns                 ; 7.177 ns                ;
; 13.726 ns                               ; 140.71 MHz ( period = 7.107 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.902 ns                 ; 7.176 ns                ;
; 13.757 ns                               ; 141.32 MHz ( period = 7.076 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.902 ns                 ; 7.145 ns                ;
; 13.771 ns                               ; 141.60 MHz ( period = 7.062 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.902 ns                 ; 7.131 ns                ;
; 13.791 ns                               ; 142.01 MHz ( period = 7.042 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.902 ns                 ; 7.111 ns                ;
; 13.824 ns                               ; 142.67 MHz ( period = 7.009 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.902 ns                 ; 7.078 ns                ;
; 13.867 ns                               ; 143.55 MHz ( period = 6.966 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.902 ns                 ; 7.035 ns                ;
; 13.880 ns                               ; 143.82 MHz ( period = 6.953 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.902 ns                 ; 7.022 ns                ;
; 13.932 ns                               ; 144.91 MHz ( period = 6.901 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.902 ns                 ; 6.970 ns                ;
; 13.947 ns                               ; 145.22 MHz ( period = 6.886 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.902 ns                 ; 6.955 ns                ;
; 14.083 ns                               ; 148.15 MHz ( period = 6.750 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.902 ns                 ; 6.819 ns                ;
; 14.114 ns                               ; 148.83 MHz ( period = 6.719 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.902 ns                 ; 6.788 ns                ;
; 14.127 ns                               ; 149.12 MHz ( period = 6.706 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.902 ns                 ; 6.775 ns                ;
; 14.128 ns                               ; 149.14 MHz ( period = 6.705 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.902 ns                 ; 6.774 ns                ;
; 14.132 ns                               ; 149.23 MHz ( period = 6.701 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.902 ns                 ; 6.770 ns                ;
; 14.147 ns                               ; 149.57 MHz ( period = 6.686 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.902 ns                 ; 6.755 ns                ;
; 14.162 ns                               ; 149.90 MHz ( period = 6.671 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.902 ns                 ; 6.740 ns                ;
; 14.199 ns                               ; 150.74 MHz ( period = 6.634 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.902 ns                 ; 6.703 ns                ;
; 14.271 ns                               ; 152.39 MHz ( period = 6.562 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.902 ns                 ; 6.631 ns                ;
; 14.288 ns                               ; 152.79 MHz ( period = 6.545 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.902 ns                 ; 6.614 ns                ;
; 14.303 ns                               ; 153.14 MHz ( period = 6.530 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.902 ns                 ; 6.599 ns                ;
; 14.356 ns                               ; 154.39 MHz ( period = 6.477 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.902 ns                 ; 6.546 ns                ;
; 14.379 ns                               ; 154.94 MHz ( period = 6.454 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.902 ns                 ; 6.523 ns                ;
; 14.446 ns                               ; 156.57 MHz ( period = 6.387 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.902 ns                 ; 6.456 ns                ;
; 15.213 ns                               ; 177.94 MHz ( period = 5.620 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.904 ns                 ; 5.691 ns                ;
; 15.262 ns                               ; 179.50 MHz ( period = 5.571 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.904 ns                 ; 5.642 ns                ;
; 15.374 ns                               ; 183.18 MHz ( period = 5.459 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.904 ns                 ; 5.530 ns                ;
; 15.412 ns                               ; 184.47 MHz ( period = 5.421 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.904 ns                 ; 5.492 ns                ;
; 15.423 ns                               ; 184.84 MHz ( period = 5.410 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.904 ns                 ; 5.481 ns                ;
; 15.573 ns                               ; 190.11 MHz ( period = 5.260 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.904 ns                 ; 5.331 ns                ;
; 15.584 ns                               ; 190.51 MHz ( period = 5.249 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.904 ns                 ; 5.320 ns                ;
; 15.745 ns                               ; 196.54 MHz ( period = 5.088 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.904 ns                 ; 5.159 ns                ;
; 15.791 ns                               ; 198.33 MHz ( period = 5.042 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.904 ns                 ; 5.113 ns                ;
; 15.840 ns                               ; 200.28 MHz ( period = 4.993 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.904 ns                 ; 5.064 ns                ;
; 15.844 ns                               ; 200.44 MHz ( period = 4.989 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.904 ns                 ; 5.060 ns                ;
; 15.893 ns                               ; 202.43 MHz ( period = 4.940 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.904 ns                 ; 5.011 ns                ;
; 15.990 ns                               ; 206.48 MHz ( period = 4.843 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.904 ns                 ; 4.914 ns                ;
; 16.043 ns                               ; 208.77 MHz ( period = 4.790 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.904 ns                 ; 4.861 ns                ;
; 16.162 ns                               ; 214.09 MHz ( period = 4.671 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.904 ns                 ; 4.742 ns                ;
; 16.215 ns                               ; 216.54 MHz ( period = 4.618 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.904 ns                 ; 4.689 ns                ;
; 16.255 ns                               ; 218.44 MHz ( period = 4.578 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.904 ns                 ; 4.649 ns                ;
; 16.267 ns                               ; 219.01 MHz ( period = 4.566 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.904 ns                 ; 4.637 ns                ;
; 16.304 ns                               ; 220.80 MHz ( period = 4.529 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.904 ns                 ; 4.600 ns                ;
; 16.316 ns                               ; 221.39 MHz ( period = 4.517 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.904 ns                 ; 4.588 ns                ;
; 16.348 ns                               ; 222.97 MHz ( period = 4.485 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.904 ns                 ; 4.556 ns                ;
; 16.454 ns                               ; 228.36 MHz ( period = 4.379 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.904 ns                 ; 4.450 ns                ;
; 16.466 ns                               ; 228.99 MHz ( period = 4.367 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.904 ns                 ; 4.438 ns                ;
; 16.514 ns                               ; 231.54 MHz ( period = 4.319 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.904 ns                 ; 4.390 ns                ;
; 16.596 ns                               ; 236.02 MHz ( period = 4.237 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.904 ns                 ; 4.308 ns                ;
; 16.597 ns                               ; 236.07 MHz ( period = 4.236 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.904 ns                 ; 4.307 ns                ;
; 16.602 ns                               ; 236.35 MHz ( period = 4.231 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.904 ns                 ; 4.302 ns                ;
; 16.626 ns                               ; 237.70 MHz ( period = 4.207 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.904 ns                 ; 4.278 ns                ;
; 16.626 ns                               ; 237.70 MHz ( period = 4.207 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.904 ns                 ; 4.278 ns                ;
; 16.628 ns                               ; 237.81 MHz ( period = 4.205 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.943 ns                ;
; 16.628 ns                               ; 237.81 MHz ( period = 4.205 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.943 ns                ;
; 16.628 ns                               ; 237.81 MHz ( period = 4.205 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.943 ns                ;
; 16.628 ns                               ; 237.81 MHz ( period = 4.205 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.943 ns                ;
; 16.628 ns                               ; 237.81 MHz ( period = 4.205 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.943 ns                ;
; 16.628 ns                               ; 237.81 MHz ( period = 4.205 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.943 ns                ;
; 16.628 ns                               ; 237.81 MHz ( period = 4.205 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.943 ns                ;
; 16.633 ns                               ; 238.10 MHz ( period = 4.200 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.904 ns                 ; 4.271 ns                ;
; 16.638 ns                               ; 238.38 MHz ( period = 4.195 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.904 ns                 ; 4.266 ns                ;
; 16.638 ns                               ; 238.38 MHz ( period = 4.195 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.904 ns                 ; 4.266 ns                ;
; 16.703 ns                               ; 242.13 MHz ( period = 4.130 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.904 ns                 ; 4.201 ns                ;
; 16.705 ns                               ; 242.25 MHz ( period = 4.128 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.904 ns                 ; 4.199 ns                ;
; 16.752 ns                               ; 245.04 MHz ( period = 4.081 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.904 ns                 ; 4.152 ns                ;
; 16.754 ns                               ; 245.16 MHz ( period = 4.079 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.904 ns                 ; 4.150 ns                ;
; 16.762 ns                               ; 245.64 MHz ( period = 4.071 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.904 ns                 ; 4.142 ns                ;
; 16.763 ns                               ; 245.70 MHz ( period = 4.070 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.904 ns                 ; 4.141 ns                ;
; 16.768 ns                               ; 246.00 MHz ( period = 4.065 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.904 ns                 ; 4.136 ns                ;
; 16.782 ns                               ; 246.85 MHz ( period = 4.051 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.789 ns                ;
; 16.782 ns                               ; 246.85 MHz ( period = 4.051 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.789 ns                ;
; 16.782 ns                               ; 246.85 MHz ( period = 4.051 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.789 ns                ;
; 16.782 ns                               ; 246.85 MHz ( period = 4.051 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.789 ns                ;
; 16.782 ns                               ; 246.85 MHz ( period = 4.051 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.789 ns                ;
; 16.782 ns                               ; 246.85 MHz ( period = 4.051 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.789 ns                ;
; 16.782 ns                               ; 246.85 MHz ( period = 4.051 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.789 ns                ;
; 16.792 ns                               ; 247.46 MHz ( period = 4.041 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.904 ns                 ; 4.112 ns                ;
; 16.794 ns                               ; 247.59 MHz ( period = 4.039 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.777 ns                ;
; 16.794 ns                               ; 247.59 MHz ( period = 4.039 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.777 ns                ;
; 16.794 ns                               ; 247.59 MHz ( period = 4.039 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.777 ns                ;
; 16.794 ns                               ; 247.59 MHz ( period = 4.039 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.777 ns                ;
; 16.794 ns                               ; 247.59 MHz ( period = 4.039 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.777 ns                ;
; 16.794 ns                               ; 247.59 MHz ( period = 4.039 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.777 ns                ;
; 16.794 ns                               ; 247.59 MHz ( period = 4.039 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.777 ns                ;
; 16.799 ns                               ; 247.89 MHz ( period = 4.034 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.904 ns                 ; 4.105 ns                ;
; 16.818 ns                               ; 249.07 MHz ( period = 4.015 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.904 ns                 ; 4.086 ns                ;
; 16.831 ns                               ; 249.88 MHz ( period = 4.002 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.740 ns                ;
; 16.831 ns                               ; 249.88 MHz ( period = 4.002 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.740 ns                ;
; 16.831 ns                               ; 249.88 MHz ( period = 4.002 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.740 ns                ;
; 16.831 ns                               ; 249.88 MHz ( period = 4.002 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.740 ns                ;
; 16.831 ns                               ; 249.88 MHz ( period = 4.002 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.740 ns                ;
; 16.831 ns                               ; 249.88 MHz ( period = 4.002 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.740 ns                ;
; 16.831 ns                               ; 249.88 MHz ( period = 4.002 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.740 ns                ;
; 16.886 ns                               ; 253.36 MHz ( period = 3.947 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.904 ns                 ; 4.018 ns                ;
; 16.887 ns                               ; 253.42 MHz ( period = 3.946 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.904 ns                 ; 4.017 ns                ;
; 16.892 ns                               ; 253.74 MHz ( period = 3.941 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.904 ns                 ; 4.012 ns                ;
; 16.894 ns                               ; 253.87 MHz ( period = 3.939 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.904 ns                 ; 4.010 ns                ;
; 16.896 ns                               ; 254.00 MHz ( period = 3.937 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.904 ns                 ; 4.008 ns                ;
; 16.902 ns                               ; 254.39 MHz ( period = 3.931 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.904 ns                 ; 4.002 ns                ;
; 16.904 ns                               ; 254.52 MHz ( period = 3.929 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.904 ns                 ; 4.000 ns                ;
; 16.916 ns                               ; 255.30 MHz ( period = 3.917 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.904 ns                 ; 3.988 ns                ;
; 16.918 ns                               ; 255.43 MHz ( period = 3.915 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.653 ns                ;
; 16.918 ns                               ; 255.43 MHz ( period = 3.915 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.653 ns                ;
; 16.918 ns                               ; 255.43 MHz ( period = 3.915 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.653 ns                ;
; 16.918 ns                               ; 255.43 MHz ( period = 3.915 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.653 ns                ;
; 16.918 ns                               ; 255.43 MHz ( period = 3.915 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.653 ns                ;
; 16.918 ns                               ; 255.43 MHz ( period = 3.915 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.653 ns                ;
; 16.918 ns                               ; 255.43 MHz ( period = 3.915 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.653 ns                ;
; 16.923 ns                               ; 255.75 MHz ( period = 3.910 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.904 ns                 ; 3.981 ns                ;
; 16.981 ns                               ; 259.61 MHz ( period = 3.852 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.590 ns                ;
; 16.981 ns                               ; 259.61 MHz ( period = 3.852 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.590 ns                ;
; 16.981 ns                               ; 259.61 MHz ( period = 3.852 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.590 ns                ;
; 16.981 ns                               ; 259.61 MHz ( period = 3.852 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.590 ns                ;
; 16.981 ns                               ; 259.61 MHz ( period = 3.852 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.590 ns                ;
; 16.981 ns                               ; 259.61 MHz ( period = 3.852 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.590 ns                ;
; 16.981 ns                               ; 259.61 MHz ( period = 3.852 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.590 ns                ;
; 17.060 ns                               ; 265.04 MHz ( period = 3.773 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.904 ns                 ; 3.844 ns                ;
; 17.062 ns                               ; 265.18 MHz ( period = 3.771 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.904 ns                 ; 3.842 ns                ;
; 17.066 ns                               ; 265.46 MHz ( period = 3.767 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.904 ns                 ; 3.838 ns                ;
; 17.067 ns                               ; 265.53 MHz ( period = 3.766 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.904 ns                 ; 3.837 ns                ;
; 17.072 ns                               ; 265.89 MHz ( period = 3.761 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.904 ns                 ; 3.832 ns                ;
; 17.074 ns                               ; 266.03 MHz ( period = 3.759 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.904 ns                 ; 3.830 ns                ;
; 17.076 ns                               ; 266.17 MHz ( period = 3.757 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.904 ns                 ; 3.828 ns                ;
; 17.096 ns                               ; 267.59 MHz ( period = 3.737 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.904 ns                 ; 3.808 ns                ;
; 17.098 ns                               ; 267.74 MHz ( period = 3.735 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.473 ns                ;
; 17.098 ns                               ; 267.74 MHz ( period = 3.735 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.473 ns                ;
; 17.098 ns                               ; 267.74 MHz ( period = 3.735 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.473 ns                ;
; 17.098 ns                               ; 267.74 MHz ( period = 3.735 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.473 ns                ;
; 17.098 ns                               ; 267.74 MHz ( period = 3.735 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.473 ns                ;
; 17.098 ns                               ; 267.74 MHz ( period = 3.735 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.473 ns                ;
; 17.098 ns                               ; 267.74 MHz ( period = 3.735 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.473 ns                ;
; 17.103 ns                               ; 268.10 MHz ( period = 3.730 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.904 ns                 ; 3.801 ns                ;
; 17.153 ns                               ; 271.74 MHz ( period = 3.680 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.418 ns                ;
; 17.153 ns                               ; 271.74 MHz ( period = 3.680 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.418 ns                ;
; 17.153 ns                               ; 271.74 MHz ( period = 3.680 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.418 ns                ;
; 17.153 ns                               ; 271.74 MHz ( period = 3.680 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.418 ns                ;
; 17.153 ns                               ; 271.74 MHz ( period = 3.680 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.418 ns                ;
; 17.153 ns                               ; 271.74 MHz ( period = 3.680 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.418 ns                ;
; 17.153 ns                               ; 271.74 MHz ( period = 3.680 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.418 ns                ;
; 17.184 ns                               ; 274.05 MHz ( period = 3.649 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.904 ns                 ; 3.720 ns                ;
; 17.186 ns                               ; 274.20 MHz ( period = 3.647 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.904 ns                 ; 3.718 ns                ;
; 17.257 ns                               ; 279.64 MHz ( period = 3.576 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.312 ns                ;
; 17.311 ns                               ; 283.93 MHz ( period = 3.522 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.258 ns                ;
; 17.364 ns                               ; 288.27 MHz ( period = 3.469 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.904 ns                 ; 3.540 ns                ;
; 17.366 ns                               ; 288.43 MHz ( period = 3.467 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.904 ns                 ; 3.538 ns                ;
; 17.379 ns                               ; 289.52 MHz ( period = 3.454 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.190 ns                ;
; 17.428 ns                               ; 293.69 MHz ( period = 3.405 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.141 ns                ;
; 17.578 ns                               ; 307.22 MHz ( period = 3.255 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.991 ns                ;
; 17.750 ns                               ; 324.36 MHz ( period = 3.083 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.819 ns                ;
; 17.758 ns                               ; 325.20 MHz ( period = 3.075 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.811 ns                ;
; 17.807 ns                               ; 330.47 MHz ( period = 3.026 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.762 ns                ;
; 17.826 ns                               ; 332.56 MHz ( period = 3.007 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.904 ns                 ; 3.078 ns                ;
; 17.860 ns                               ; 336.36 MHz ( period = 2.973 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.709 ns                ;
; 17.943 ns                               ; 346.02 MHz ( period = 2.890 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.626 ns                ;
; 17.957 ns                               ; 347.71 MHz ( period = 2.876 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.612 ns                ;
; 18.074 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.904 ns                 ; 2.830 ns                ;
; 18.075 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.904 ns                 ; 2.829 ns                ;
; 18.080 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.904 ns                 ; 2.824 ns                ;
; 18.104 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.904 ns                 ; 2.800 ns                ;
; 18.111 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.904 ns                 ; 2.793 ns                ;
; 18.117 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 2.454 ns                ;
; 18.117 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 2.454 ns                ;
; 18.117 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 2.454 ns                ;
; 18.117 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 2.454 ns                ;
; 18.117 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 2.454 ns                ;
; 18.117 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 2.454 ns                ;
; 18.117 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 2.454 ns                ;
; 18.129 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.440 ns                ;
; 18.159 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.410 ns                ;
; 18.239 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.330 ns                ;
; 18.296 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.273 ns                ;
; 18.322 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.247 ns                ;
; 18.323 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.246 ns                ;
; 18.341 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.228 ns                ;
; 18.342 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.227 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                              ;                                                              ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'FX2_CLK'                                                                                                                                                                                                                                                                 ;
+-----------+-----------------------------------------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack     ; Actual fmax (period)                          ; From                                                  ; To                                                     ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------+-----------------------------------------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; 16.705 ns ; 242.25 MHz ( period = 4.128 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.575 ns                 ; 3.870 ns                ;
; 16.705 ns ; 242.25 MHz ( period = 4.128 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.575 ns                 ; 3.870 ns                ;
; 16.705 ns ; 242.25 MHz ( period = 4.128 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.575 ns                 ; 3.870 ns                ;
; 16.705 ns ; 242.25 MHz ( period = 4.128 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.575 ns                 ; 3.870 ns                ;
; 16.705 ns ; 242.25 MHz ( period = 4.128 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.575 ns                 ; 3.870 ns                ;
; 16.705 ns ; 242.25 MHz ( period = 4.128 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.575 ns                 ; 3.870 ns                ;
; 16.705 ns ; 242.25 MHz ( period = 4.128 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.575 ns                 ; 3.870 ns                ;
; 16.705 ns ; 242.25 MHz ( period = 4.128 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.575 ns                 ; 3.870 ns                ;
; 17.007 ns ; 261.37 MHz ( period = 3.826 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.574 ns                 ; 3.567 ns                ;
; 17.007 ns ; 261.37 MHz ( period = 3.826 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.574 ns                 ; 3.567 ns                ;
; 17.007 ns ; 261.37 MHz ( period = 3.826 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.574 ns                 ; 3.567 ns                ;
; 17.007 ns ; 261.37 MHz ( period = 3.826 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.574 ns                 ; 3.567 ns                ;
; 17.007 ns ; 261.37 MHz ( period = 3.826 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.574 ns                 ; 3.567 ns                ;
; 17.007 ns ; 261.37 MHz ( period = 3.826 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.574 ns                 ; 3.567 ns                ;
; 17.007 ns ; 261.37 MHz ( period = 3.826 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.574 ns                 ; 3.567 ns                ;
; 17.007 ns ; 261.37 MHz ( period = 3.826 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.574 ns                 ; 3.567 ns                ;
; 17.957 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.570 ns                 ; 2.613 ns                ;
; 17.957 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.570 ns                 ; 2.613 ns                ;
; 17.957 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.570 ns                 ; 2.613 ns                ;
; 17.957 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.570 ns                 ; 2.613 ns                ;
; 17.957 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.570 ns                 ; 2.613 ns                ;
; 17.957 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.570 ns                 ; 2.613 ns                ;
; 17.957 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.570 ns                 ; 2.613 ns                ;
; 17.957 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.570 ns                 ; 2.613 ns                ;
; 18.259 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.310 ns                ;
; 18.259 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.310 ns                ;
; 18.259 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.310 ns                ;
; 18.259 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.310 ns                ;
; 18.259 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.310 ns                ;
; 18.259 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.310 ns                ;
; 18.259 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.310 ns                ;
; 18.259 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.310 ns                ;
; 18.957 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2  ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.574 ns                 ; 1.617 ns                ;
+-----------+-----------------------------------------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'IFCLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                     ; To                                                                                                                                                     ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; -4.830 ns                               ; loop_counter[0]                                                                                                                                          ; loop_counter[0]                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.331 ns                   ; 0.501 ns                 ;
; -2.386 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_datain_reg1    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a5~portb_memory_reg0  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.299 ns                   ; 2.913 ns                 ;
; -2.386 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_datain_reg0    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_memory_reg0  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.299 ns                   ; 2.913 ns                 ;
; -2.386 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_datain_reg1   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a11~portb_memory_reg0 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.299 ns                   ; 2.913 ns                 ;
; -2.386 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_datain_reg0   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_memory_reg0 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.299 ns                   ; 2.913 ns                 ;
; -2.386 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_datain_reg1    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a7~portb_memory_reg0  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.299 ns                   ; 2.913 ns                 ;
; -2.386 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_datain_reg0    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_memory_reg0  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.299 ns                   ; 2.913 ns                 ;
; -2.386 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_datain_reg1    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a9~portb_memory_reg0  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.299 ns                   ; 2.913 ns                 ;
; -2.386 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_datain_reg0    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_memory_reg0  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.299 ns                   ; 2.913 ns                 ;
; -2.386 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_datain_reg1   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a13~portb_memory_reg0 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.299 ns                   ; 2.913 ns                 ;
; -2.386 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_datain_reg0   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_memory_reg0 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.299 ns                   ; 2.913 ns                 ;
; -2.386 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_datain_reg1    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a3~portb_memory_reg0  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.299 ns                   ; 2.913 ns                 ;
; -2.386 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_datain_reg0    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_memory_reg0  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.299 ns                   ; 2.913 ns                 ;
; -2.386 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_datain_reg1    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a1~portb_memory_reg0  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.299 ns                   ; 2.913 ns                 ;
; -2.386 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_datain_reg0    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_memory_reg0  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.299 ns                   ; 2.913 ns                 ;
; -2.386 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_datain_reg1   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a15~portb_memory_reg0 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.299 ns                   ; 2.913 ns                 ;
; -2.386 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_datain_reg0   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_memory_reg0 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.299 ns                   ; 2.913 ns                 ;
; -1.640 ns                               ; q[14]                                                                                                                                                    ; q[15]                                                                                                                                                  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.331 ns                   ; 3.691 ns                 ;
; -1.350 ns                               ; TX_state[1]                                                                                                                                              ; TX_state[1]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.851 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; got_sync                                                                                                                                                 ; got_sync                                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; DEBUG_LED0~reg0                                                                                                                                          ; DEBUG_LED0~reg0                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; FIFO_ADR[1]~reg0                                                                                                                                         ; FIFO_ADR[1]~reg0                                                                                                                                       ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SLOE~reg0                                                                                                                                                ; SLOE~reg0                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Rx_fifo_enable                                                                                                                                           ; Rx_fifo_enable                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; debounce:de_PTT|clean_pb                                                                                                                                 ; debounce:de_PTT|clean_pb                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; debounce:de_dot|clean_pb                                                                                                                                 ; debounce:de_dot|clean_pb                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; debounce:de_dash|clean_pb                                                                                                                                ; debounce:de_dash|clean_pb                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_sync.0000                                                                                                                                          ; state_sync.0000                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_sync.0100                                                                                                                                          ; state_sync.0100                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SLEN                                                                                                                                                     ; SLEN                                                                                                                                                   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Tx_read_clock                                                                                                                                            ; Tx_read_clock                                                                                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; IF_count                                                                                                                                                 ; IF_count                                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SLRD~reg0                                                                                                                                                ; SLRD~reg0                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; IFCLK_4                                                                                                                                                  ; IFCLK_4                                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_FX[2]                                                                                                                                              ; state_FX[2]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_FX[1]                                                                                                                                              ; state_FX[1]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_FX[0]                                                                                                                                              ; state_FX[0]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_FX[3]                                                                                                                                              ; state_FX[3]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.678 ns                                ; frequency[29]                                                                                                                                            ; SPI:Alex_SPI_Tx|spi_state.0001_OTERM51                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 9.705 ns                   ; 10.383 ns                ;
; 1.229 ns                                ; frequency[29]                                                                                                                                            ; SPI:Alex_SPI_Tx|previous_Alex_data[23]                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 9.701 ns                   ; 10.930 ns                ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[4]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[4]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[4]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[4]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[4]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[4]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[4]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[4]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[4]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[4]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[4]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[4]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[1]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[1]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[1]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[1]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[1]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[1]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[1]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[1]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[1]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[1]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[1]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[1]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[9]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[9]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[9]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[9]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[9]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[9]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[9]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[9]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[9]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[9]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[9]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[9]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[8]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[8]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[8]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[8]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[8]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[8]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[8]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[8]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[8]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[8]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[8]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[8]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg11 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[12]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg10 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[12]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg9  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[12]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg8  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[12]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg7  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[12]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg6  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[12]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg5  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[12]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg4  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[12]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg3  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[12]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg2  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[12]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg1  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[12]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg0  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[12]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg11 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[13]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg10 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[13]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg9  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[13]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg8  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[13]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg7  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[13]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg6  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[13]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg5  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[13]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg4  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[13]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg3  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[13]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg2  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[13]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg1  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[13]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg0  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[13]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[3]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[3]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[3]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[3]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[3]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[3]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[3]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[3]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[3]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[3]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[3]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[3]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[7]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[7]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[7]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[7]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[7]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[7]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[7]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[7]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[7]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[7]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[7]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[7]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a2~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[2]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a2~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[2]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a2~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[2]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a2~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[2]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a2~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[2]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a2~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[2]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a2~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[2]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a2~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[2]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a2~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[2]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a2~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[2]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a2~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[2]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a2~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[2]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[6]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[6]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[6]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[6]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[6]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[6]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[6]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[6]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[6]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[6]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[6]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[6]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg11 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[10]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg10 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[10]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg9  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[10]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg8  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[10]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg7  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[10]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg6  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[10]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg5  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[10]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg4  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[10]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg3  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[10]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg2  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[10]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg1  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[10]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg0  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[10]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[0]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[0]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[0]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[0]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[0]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[0]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[0]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[0]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[0]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[0]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[0]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[0]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[5]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[5]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[5]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[5]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[5]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[5]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[5]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[5]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[5]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[5]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[5]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[5]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg11 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[14]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg10 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[14]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg9  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[14]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; 1.805 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg8  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[14]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.836 ns                   ; 3.641 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                      ;                                                                                                                                                        ;            ;          ;                            ;                            ;                          ;
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'CLK_12MHZ'                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                     ; To                                                                                                                                                     ; From Clock ; To Clock  ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+----------------------------+----------------------------+--------------------------+
; -4.843 ns                               ; loop_counter[0]                                                                                                                                          ; loop_counter[0]                                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.344 ns                   ; 0.501 ns                 ;
; -2.399 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_datain_reg1    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a5~portb_memory_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.312 ns                   ; 2.913 ns                 ;
; -2.399 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_datain_reg0    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_memory_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.312 ns                   ; 2.913 ns                 ;
; -2.399 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_datain_reg1   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a11~portb_memory_reg0 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.312 ns                   ; 2.913 ns                 ;
; -2.399 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_datain_reg0   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_memory_reg0 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.312 ns                   ; 2.913 ns                 ;
; -2.399 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_datain_reg1    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a7~portb_memory_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.312 ns                   ; 2.913 ns                 ;
; -2.399 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_datain_reg0    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_memory_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.312 ns                   ; 2.913 ns                 ;
; -2.399 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_datain_reg1    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a9~portb_memory_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.312 ns                   ; 2.913 ns                 ;
; -2.399 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_datain_reg0    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_memory_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.312 ns                   ; 2.913 ns                 ;
; -2.399 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_datain_reg1   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a13~portb_memory_reg0 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.312 ns                   ; 2.913 ns                 ;
; -2.399 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_datain_reg0   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_memory_reg0 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.312 ns                   ; 2.913 ns                 ;
; -2.399 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_datain_reg1    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a3~portb_memory_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.312 ns                   ; 2.913 ns                 ;
; -2.399 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_datain_reg0    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_memory_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.312 ns                   ; 2.913 ns                 ;
; -2.399 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_datain_reg1    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a1~portb_memory_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.312 ns                   ; 2.913 ns                 ;
; -2.399 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_datain_reg0    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_memory_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.312 ns                   ; 2.913 ns                 ;
; -2.399 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_datain_reg1   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a15~portb_memory_reg0 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.312 ns                   ; 2.913 ns                 ;
; -2.399 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_datain_reg0   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_memory_reg0 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.312 ns                   ; 2.913 ns                 ;
; -1.653 ns                               ; q[14]                                                                                                                                                    ; q[15]                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.344 ns                   ; 3.691 ns                 ;
; -1.363 ns                               ; TX_state[1]                                                                                                                                              ; TX_state[1]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.864 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; jclock_check[0]                                                                                                                                          ; jclock_check[0]                                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; JCLK_OK                                                                                                                                                  ; JCLK_OK                                                                                                                                                ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[4]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[4]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[4]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[4]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[4]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[4]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[4]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[4]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[4]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[4]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[4]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[4]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[1]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[1]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[1]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[1]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[1]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[1]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[1]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[1]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[1]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[1]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[1]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[1]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[9]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[9]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[9]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[9]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[9]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[9]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[9]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[9]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[9]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[9]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[9]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[9]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[8]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[8]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[8]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[8]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[8]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[8]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[8]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[8]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[8]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[8]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[8]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[8]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg11 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[12]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg10 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[12]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg9  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[12]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg8  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[12]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg7  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[12]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg6  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[12]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg5  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[12]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg4  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[12]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg3  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[12]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg2  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[12]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg1  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[12]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg0  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[12]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg11 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[13]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg10 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[13]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg9  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[13]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg8  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[13]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg7  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[13]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg6  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[13]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg5  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[13]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg4  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[13]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg3  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[13]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg2  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[13]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg1  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[13]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg0  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[13]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[3]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[3]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[3]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[3]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[3]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[3]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[3]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[3]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[3]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[3]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[3]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[3]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[7]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[7]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[7]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[7]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[7]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[7]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[7]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[7]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[7]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[7]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[7]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[7]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a2~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[2]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a2~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[2]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a2~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[2]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a2~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[2]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a2~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[2]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a2~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[2]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a2~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[2]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a2~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[2]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a2~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[2]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a2~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[2]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a2~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[2]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a2~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[2]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[6]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[6]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[6]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[6]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[6]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[6]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[6]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[6]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[6]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[6]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[6]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[6]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg11 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[10]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg10 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[10]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg9  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[10]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg8  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[10]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg7  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[10]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg6  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[10]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg5  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[10]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg4  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[10]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg3  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[10]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg2  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[10]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg1  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[10]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg0  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[10]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[0]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[0]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[0]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[0]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[0]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[0]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[0]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[0]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[0]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[0]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[0]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[0]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[5]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[5]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[5]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[5]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[5]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[5]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[5]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[5]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[5]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[5]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[5]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[5]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg11 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[14]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg10 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[14]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg9  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[14]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg8  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[14]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg7  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[14]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg6  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[14]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg5  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[14]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg4  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[14]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg3  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[14]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg2  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[14]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg1  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[14]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg0  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[14]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg11 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[11]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg10 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[11]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg9  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[11]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg8  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[11]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg7  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[11]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg6  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[11]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg5  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[11]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg4  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[11]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg3  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[11]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg2  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[11]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; 1.792 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg1  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[11]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.849 ns                   ; 3.641 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                      ;                                                                                                                                                        ;            ;           ;                            ;                            ;                          ;
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'PCLK_12MHZ'                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                     ; To                                                                                                                                                     ; From Clock ; To Clock   ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+
; -2.981 ns                               ; loop_counter[0]                                                                                                                                          ; loop_counter[0]                                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.482 ns                   ; 0.501 ns                 ;
; -0.537 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_datain_reg1    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a5~portb_memory_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.450 ns                   ; 2.913 ns                 ;
; -0.537 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_datain_reg0    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_memory_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.450 ns                   ; 2.913 ns                 ;
; -0.537 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_datain_reg1   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a11~portb_memory_reg0 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.450 ns                   ; 2.913 ns                 ;
; -0.537 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_datain_reg0   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_memory_reg0 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.450 ns                   ; 2.913 ns                 ;
; -0.537 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_datain_reg1    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a7~portb_memory_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.450 ns                   ; 2.913 ns                 ;
; -0.537 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_datain_reg0    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_memory_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.450 ns                   ; 2.913 ns                 ;
; -0.537 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_datain_reg1    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a9~portb_memory_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.450 ns                   ; 2.913 ns                 ;
; -0.537 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_datain_reg0    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_memory_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.450 ns                   ; 2.913 ns                 ;
; -0.537 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_datain_reg1   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a13~portb_memory_reg0 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.450 ns                   ; 2.913 ns                 ;
; -0.537 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_datain_reg0   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_memory_reg0 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.450 ns                   ; 2.913 ns                 ;
; -0.537 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_datain_reg1    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a3~portb_memory_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.450 ns                   ; 2.913 ns                 ;
; -0.537 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_datain_reg0    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_memory_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.450 ns                   ; 2.913 ns                 ;
; -0.537 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_datain_reg1    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a1~portb_memory_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.450 ns                   ; 2.913 ns                 ;
; -0.537 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_datain_reg0    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_memory_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.450 ns                   ; 2.913 ns                 ;
; -0.537 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_datain_reg1   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a15~portb_memory_reg0 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.450 ns                   ; 2.913 ns                 ;
; -0.537 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_datain_reg0   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_memory_reg0 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.450 ns                   ; 2.913 ns                 ;
; 0.209 ns                                ; q[14]                                                                                                                                                    ; q[15]                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.482 ns                   ; 3.691 ns                 ;
; 0.499 ns                                ; TX_state[1]                                                                                                                                              ; TX_state[1]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[4]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[4]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[4]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[4]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[4]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[4]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[4]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[4]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[4]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[4]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[4]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[4]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[1]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[1]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[1]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[1]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[1]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[1]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[1]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[1]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[1]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[1]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[1]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[1]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[9]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[9]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[9]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[9]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[9]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[9]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[9]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[9]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[9]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[9]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[9]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[9]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[8]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[8]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[8]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[8]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[8]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[8]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[8]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[8]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[8]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[8]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[8]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[8]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg11 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[12]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg10 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[12]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg9  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[12]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg8  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[12]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg7  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[12]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg6  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[12]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg5  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[12]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg4  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[12]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg3  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[12]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg2  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[12]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg1  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[12]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg0  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[12]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg11 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[13]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg10 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[13]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg9  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[13]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg8  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[13]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg7  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[13]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg6  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[13]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg5  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[13]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg4  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[13]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg3  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[13]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg2  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[13]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg1  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[13]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg0  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[13]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[3]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[3]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[3]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[3]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[3]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[3]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[3]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[3]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[3]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[3]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[3]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[3]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[7]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[7]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[7]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[7]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[7]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[7]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[7]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[7]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[7]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[7]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[7]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[7]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a2~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[2]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a2~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[2]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a2~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[2]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a2~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[2]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a2~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[2]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a2~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[2]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a2~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[2]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a2~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[2]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a2~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[2]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a2~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[2]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a2~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[2]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a2~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[2]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[6]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[6]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[6]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[6]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[6]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[6]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[6]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[6]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[6]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[6]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[6]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[6]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg11 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[10]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg10 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[10]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg9  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[10]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg8  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[10]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg7  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[10]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg6  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[10]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg5  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[10]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg4  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[10]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg3  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[10]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg2  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[10]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg1  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[10]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg0  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[10]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[0]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[0]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[0]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[0]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[0]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[0]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[0]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[0]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[0]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[0]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[0]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[0]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[5]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[5]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[5]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[5]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[5]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[5]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[5]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[5]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[5]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[5]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[5]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[5]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg11 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[14]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg10 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[14]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg9  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[14]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg8  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[14]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg7  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[14]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg6  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[14]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg5  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[14]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg4  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[14]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg3  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[14]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg2  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[14]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg1  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[14]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg0  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[14]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg11 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[11]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg10 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[11]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg9  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[11]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg8  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[11]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg7  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[11]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg6  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[11]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg5  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[11]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg4  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[11]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg3  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[11]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg2  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[11]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg1  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[11]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg0  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[11]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; 3.654 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg11 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[15]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.013 ns                  ; 3.641 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                      ;                                                                                                                                                        ;            ;            ;                            ;                            ;                          ;
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'SPI_SCK'                                                                                                                                                                                                                                                              ;
+-----------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                         ; To                                                           ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.742 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.744 ns                 ;
; 0.751 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.753 ns                 ;
; 0.752 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.754 ns                 ;
; 0.948 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.950 ns                 ;
; 1.060 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.062 ns                 ;
; 1.173 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.175 ns                 ;
; 1.185 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.187 ns                 ;
; 1.186 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.188 ns                 ;
; 1.193 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.195 ns                 ;
; 1.199 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.201 ns                 ;
; 1.203 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.205 ns                 ;
; 1.208 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.210 ns                 ;
; 1.212 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.214 ns                 ;
; 1.225 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.227 ns                 ;
; 1.226 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.228 ns                 ;
; 1.336 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.338 ns                 ;
; 1.337 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.339 ns                 ;
; 1.519 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.521 ns                 ;
; 1.531 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.000 ns                   ; 1.531 ns                 ;
; 1.651 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.653 ns                 ;
; 1.664 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.666 ns                 ;
; 1.705 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.707 ns                 ;
; 1.706 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.708 ns                 ;
; 1.737 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.739 ns                 ;
; 1.750 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.752 ns                 ;
; 1.752 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.754 ns                 ;
; 1.754 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.756 ns                 ;
; 1.758 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.760 ns                 ;
; 1.760 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.762 ns                 ;
; 1.761 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.763 ns                 ;
; 1.774 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.776 ns                 ;
; 1.775 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.777 ns                 ;
; 1.812 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.814 ns                 ;
; 1.820 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.822 ns                 ;
; 1.821 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.823 ns                 ;
; 1.823 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.825 ns                 ;
; 1.844 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.846 ns                 ;
; 1.877 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.879 ns                 ;
; 1.896 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.898 ns                 ;
; 1.922 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.924 ns                 ;
; 1.949 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.951 ns                 ;
; 1.963 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.965 ns                 ;
; 1.995 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.997 ns                 ;
; 2.008 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.010 ns                 ;
; 2.028 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.030 ns                 ;
; 2.034 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.036 ns                 ;
; 2.035 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.037 ns                 ;
; 2.042 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.044 ns                 ;
; 2.081 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.083 ns                 ;
; 2.153 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.155 ns                 ;
; 2.184 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.186 ns                 ;
; 2.193 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.337 ns                   ; 2.530 ns                 ;
; 2.195 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.337 ns                   ; 2.532 ns                 ;
; 2.198 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.200 ns                 ;
; 2.225 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.227 ns                 ;
; 2.226 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.228 ns                 ;
; 2.245 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.247 ns                 ;
; 2.271 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.273 ns                 ;
; 2.328 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.330 ns                 ;
; 2.363 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.365 ns                 ;
; 2.407 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.409 ns                 ;
; 2.438 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.440 ns                 ;
; 2.450 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 2.454 ns                 ;
; 2.450 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 2.454 ns                 ;
; 2.450 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 2.454 ns                 ;
; 2.450 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 2.454 ns                 ;
; 2.450 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 2.454 ns                 ;
; 2.450 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 2.454 ns                 ;
; 2.450 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 2.454 ns                 ;
; 2.456 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.337 ns                   ; 2.793 ns                 ;
; 2.463 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.337 ns                   ; 2.800 ns                 ;
; 2.481 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.483 ns                 ;
; 2.487 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.337 ns                   ; 2.824 ns                 ;
; 2.492 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.337 ns                   ; 2.829 ns                 ;
; 2.493 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.337 ns                   ; 2.830 ns                 ;
; 2.549 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.337 ns                   ; 2.886 ns                 ;
; 2.551 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.337 ns                   ; 2.888 ns                 ;
; 2.610 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.612 ns                 ;
; 2.741 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.337 ns                   ; 3.078 ns                 ;
; 2.760 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.762 ns                 ;
; 2.809 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.811 ns                 ;
; 2.812 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 2.816 ns                 ;
; 2.812 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 2.816 ns                 ;
; 2.812 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 2.816 ns                 ;
; 2.812 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 2.816 ns                 ;
; 2.812 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 2.816 ns                 ;
; 2.812 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 2.816 ns                 ;
; 2.812 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 2.816 ns                 ;
; 2.817 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.819 ns                 ;
; 2.987 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.337 ns                   ; 3.324 ns                 ;
; 2.999 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.337 ns                   ; 3.336 ns                 ;
; 3.139 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.141 ns                 ;
; 3.175 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.337 ns                   ; 3.512 ns                 ;
; 3.177 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.337 ns                   ; 3.514 ns                 ;
; 3.188 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.190 ns                 ;
; 3.201 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.337 ns                   ; 3.538 ns                 ;
; 3.203 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.337 ns                   ; 3.540 ns                 ;
; 3.256 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.258 ns                 ;
; 3.310 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.312 ns                 ;
; 3.347 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.337 ns                   ; 3.684 ns                 ;
; 3.349 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.337 ns                   ; 3.686 ns                 ;
; 3.381 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.337 ns                   ; 3.718 ns                 ;
; 3.383 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.337 ns                   ; 3.720 ns                 ;
; 3.410 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.337 ns                   ; 3.747 ns                 ;
; 3.414 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.418 ns                 ;
; 3.414 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.418 ns                 ;
; 3.414 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.418 ns                 ;
; 3.414 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.418 ns                 ;
; 3.414 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.418 ns                 ;
; 3.414 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.418 ns                 ;
; 3.414 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.418 ns                 ;
; 3.438 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.337 ns                   ; 3.775 ns                 ;
; 3.445 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.337 ns                   ; 3.782 ns                 ;
; 3.463 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.337 ns                   ; 3.800 ns                 ;
; 3.464 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.337 ns                   ; 3.801 ns                 ;
; 3.469 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.473 ns                 ;
; 3.469 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.473 ns                 ;
; 3.469 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.473 ns                 ;
; 3.469 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.473 ns                 ;
; 3.469 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.473 ns                 ;
; 3.469 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.473 ns                 ;
; 3.469 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.473 ns                 ;
; 3.469 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.337 ns                   ; 3.806 ns                 ;
; 3.471 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.337 ns                   ; 3.808 ns                 ;
; 3.474 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.337 ns                   ; 3.811 ns                 ;
; 3.475 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.337 ns                   ; 3.812 ns                 ;
; 3.495 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.337 ns                   ; 3.832 ns                 ;
; 3.497 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.337 ns                   ; 3.834 ns                 ;
; 3.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.337 ns                   ; 3.836 ns                 ;
; 3.500 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.337 ns                   ; 3.837 ns                 ;
; 3.501 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.337 ns                   ; 3.838 ns                 ;
; 3.505 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.337 ns                   ; 3.842 ns                 ;
; 3.507 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.337 ns                   ; 3.844 ns                 ;
; 3.546 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.337 ns                   ; 3.883 ns                 ;
; 3.548 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.337 ns                   ; 3.885 ns                 ;
; 3.586 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.590 ns                 ;
; 3.586 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.590 ns                 ;
; 3.586 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.590 ns                 ;
; 3.586 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.590 ns                 ;
; 3.586 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.590 ns                 ;
; 3.586 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.590 ns                 ;
; 3.586 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.590 ns                 ;
; 3.610 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.337 ns                   ; 3.947 ns                 ;
; 3.617 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.337 ns                   ; 3.954 ns                 ;
; 3.641 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.337 ns                   ; 3.978 ns                 ;
; 3.644 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.337 ns                   ; 3.981 ns                 ;
; 3.646 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.337 ns                   ; 3.983 ns                 ;
; 3.647 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.337 ns                   ; 3.984 ns                 ;
; 3.649 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.653 ns                 ;
; 3.649 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.653 ns                 ;
; 3.649 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.653 ns                 ;
; 3.649 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.653 ns                 ;
; 3.649 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.653 ns                 ;
; 3.649 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.653 ns                 ;
; 3.649 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.653 ns                 ;
; 3.651 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.337 ns                   ; 3.988 ns                 ;
; 3.675 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.337 ns                   ; 4.012 ns                 ;
; 3.680 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.337 ns                   ; 4.017 ns                 ;
; 3.681 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.337 ns                   ; 4.018 ns                 ;
; 3.723 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.337 ns                   ; 4.060 ns                 ;
; 3.736 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.740 ns                 ;
; 3.736 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.740 ns                 ;
; 3.736 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.740 ns                 ;
; 3.736 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.740 ns                 ;
; 3.736 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.740 ns                 ;
; 3.736 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.740 ns                 ;
; 3.736 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.740 ns                 ;
; 3.749 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.337 ns                   ; 4.086 ns                 ;
; 3.760 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.337 ns                   ; 4.097 ns                 ;
; 3.767 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.337 ns                   ; 4.104 ns                 ;
; 3.768 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.337 ns                   ; 4.105 ns                 ;
; 3.773 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.777 ns                 ;
; 3.773 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.777 ns                 ;
; 3.773 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.777 ns                 ;
; 3.773 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.777 ns                 ;
; 3.773 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.777 ns                 ;
; 3.773 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.777 ns                 ;
; 3.773 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.777 ns                 ;
; 3.775 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.337 ns                   ; 4.112 ns                 ;
; 3.785 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.789 ns                 ;
; 3.785 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.789 ns                 ;
; 3.785 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.789 ns                 ;
; 3.785 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.789 ns                 ;
; 3.785 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.789 ns                 ;
; 3.785 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.789 ns                 ;
; 3.785 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.789 ns                 ;
; 3.791 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.337 ns                   ; 4.128 ns                 ;
; 3.796 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.337 ns                   ; 4.133 ns                 ;
; 3.797 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.337 ns                   ; 4.134 ns                 ;
; 3.799 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.337 ns                   ; 4.136 ns                 ;
; 3.804 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.337 ns                   ; 4.141 ns                 ;
; 3.805 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.337 ns                   ; 4.142 ns                 ;
; 3.809 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.337 ns                   ; 4.146 ns                 ;
; 3.816 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.337 ns                   ; 4.153 ns                 ;
; 3.840 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.337 ns                   ; 4.177 ns                 ;
; 3.845 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.337 ns                   ; 4.182 ns                 ;
; 3.846 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.337 ns                   ; 4.183 ns                 ;
; 3.880 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.337 ns                   ; 4.217 ns                 ;
; 3.895 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.337 ns                   ; 4.232 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)          ;                                                              ;            ;          ;                            ;                            ;                          ;
+-----------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'FX2_CLK'                                                                                                                                                                                                                       ;
+---------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack ; From                                                  ; To                                                     ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+---------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; 1.610 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2  ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.007 ns                   ; 1.617 ns                 ;
; 2.308 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.310 ns                 ;
; 2.308 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.310 ns                 ;
; 2.308 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.310 ns                 ;
; 2.308 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.310 ns                 ;
; 2.308 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.310 ns                 ;
; 2.308 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.310 ns                 ;
; 2.308 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.310 ns                 ;
; 2.308 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.310 ns                 ;
; 2.610 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.003 ns                   ; 2.613 ns                 ;
; 2.610 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.003 ns                   ; 2.613 ns                 ;
; 2.610 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.003 ns                   ; 2.613 ns                 ;
; 2.610 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.003 ns                   ; 2.613 ns                 ;
; 2.610 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.003 ns                   ; 2.613 ns                 ;
; 2.610 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.003 ns                   ; 2.613 ns                 ;
; 2.610 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.003 ns                   ; 2.613 ns                 ;
; 2.610 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.003 ns                   ; 2.613 ns                 ;
; 3.560 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.007 ns                   ; 3.567 ns                 ;
; 3.560 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.007 ns                   ; 3.567 ns                 ;
; 3.560 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.007 ns                   ; 3.567 ns                 ;
; 3.560 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.007 ns                   ; 3.567 ns                 ;
; 3.560 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.007 ns                   ; 3.567 ns                 ;
; 3.560 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.007 ns                   ; 3.567 ns                 ;
; 3.560 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.007 ns                   ; 3.567 ns                 ;
; 3.560 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.007 ns                   ; 3.567 ns                 ;
; 3.862 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.008 ns                   ; 3.870 ns                 ;
; 3.862 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.008 ns                   ; 3.870 ns                 ;
; 3.862 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.008 ns                   ; 3.870 ns                 ;
; 3.862 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.008 ns                   ; 3.870 ns                 ;
; 3.862 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.008 ns                   ; 3.870 ns                 ;
; 3.862 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.008 ns                   ; 3.870 ns                 ;
; 3.862 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.008 ns                   ; 3.870 ns                 ;
; 3.862 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.008 ns                   ; 3.870 ns                 ;
+---------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                   ;
+-------+--------------+------------+------------+---------------------------------------------------------+------------+
; Slack ; Required tsu ; Actual tsu ; From       ; To                                                      ; To Clock   ;
+-------+--------------+------------+------------+---------------------------------------------------------+------------+
; N/A   ; None         ; 10.786 ns  ; GPIO[18]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2] ; SPI_SCK    ;
; N/A   ; None         ; 10.654 ns  ; GPIO[22]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6] ; SPI_SCK    ;
; N/A   ; None         ; 10.612 ns  ; GPIO[20]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4] ; SPI_SCK    ;
; N/A   ; None         ; 10.187 ns  ; GPIO[17]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1] ; SPI_SCK    ;
; N/A   ; None         ; 10.026 ns  ; GPIO[21]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5] ; SPI_SCK    ;
; N/A   ; None         ; 9.958 ns   ; GPIO[19]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3] ; SPI_SCK    ;
; N/A   ; None         ; 9.636 ns   ; GPIO[23]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] ; SPI_SCK    ;
; N/A   ; None         ; 9.039 ns   ; GPIO[16]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0] ; SPI_SCK    ;
; N/A   ; None         ; 8.365 ns   ; FLAGC      ; SLWR~reg0                                               ; IFCLK      ;
; N/A   ; None         ; 7.142 ns   ; FLAGA      ; state_FX[2]                                             ; IFCLK      ;
; N/A   ; None         ; 6.604 ns   ; FLAGA      ; SLOE~reg0                                               ; IFCLK      ;
; N/A   ; None         ; 6.555 ns   ; FLAGC      ; Tx_read_clock                                           ; IFCLK      ;
; N/A   ; None         ; 6.419 ns   ; DOUT       ; q[0]                                                    ; PCLK_12MHZ ;
; N/A   ; None         ; 6.216 ns   ; FLAGA      ; state_FX[0]                                             ; IFCLK      ;
; N/A   ; None         ; 5.969 ns   ; FX2_FD[6]  ; Rx_register[14]                                         ; IFCLK      ;
; N/A   ; None         ; 5.830 ns   ; FX2_FD[3]  ; Rx_register[11]                                         ; IFCLK      ;
; N/A   ; None         ; 5.716 ns   ; FLAGC      ; state_FX[0]                                             ; IFCLK      ;
; N/A   ; None         ; 5.641 ns   ; FX2_FD[2]  ; Rx_register[10]                                         ; IFCLK      ;
; N/A   ; None         ; 5.598 ns   ; FX2_FD[1]  ; Rx_register[9]                                          ; IFCLK      ;
; N/A   ; None         ; 5.510 ns   ; FX2_FD[0]  ; Rx_register[8]                                          ; IFCLK      ;
; N/A   ; None         ; 5.484 ns   ; MDOUT      ; q[0]                                                    ; PCLK_12MHZ ;
; N/A   ; None         ; 5.484 ns   ; FX2_FD[5]  ; Rx_register[13]                                         ; IFCLK      ;
; N/A   ; None         ; 5.443 ns   ; FX2_FD[9]  ; Rx_register[1]                                          ; IFCLK      ;
; N/A   ; None         ; 5.404 ns   ; DOUT       ; q[0]                                                    ; CLK_12MHZ  ;
; N/A   ; None         ; 5.393 ns   ; GPIO[22]   ; debounce:de_dot|pb_history[0]                           ; IFCLK      ;
; N/A   ; None         ; 5.390 ns   ; GPIO[21]   ; debounce:de_dash|pb_history[0]                          ; IFCLK      ;
; N/A   ; None         ; 5.346 ns   ; FLAGC      ; SLEN                                                    ; IFCLK      ;
; N/A   ; None         ; 5.345 ns   ; FLAGC      ; state_FX[1]                                             ; IFCLK      ;
; N/A   ; None         ; 5.296 ns   ; FX2_FD[11] ; Rx_register[3]                                          ; IFCLK      ;
; N/A   ; None         ; 5.279 ns   ; FX2_FD[4]  ; Rx_register[12]                                         ; IFCLK      ;
; N/A   ; None         ; 5.163 ns   ; FX2_FD[10] ; Rx_register[2]                                          ; IFCLK      ;
; N/A   ; None         ; 5.119 ns   ; DOUT       ; q[0]                                                    ; IFCLK      ;
; N/A   ; None         ; 5.110 ns   ; SPI_CS     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1   ; FX2_CLK    ;
; N/A   ; None         ; 5.032 ns   ; FX2_FD[14] ; Rx_register[6]                                          ; IFCLK      ;
; N/A   ; None         ; 4.905 ns   ; FX2_FD[13] ; Rx_register[5]                                          ; IFCLK      ;
; N/A   ; None         ; 4.864 ns   ; FX2_FD[15] ; Rx_register[7]                                          ; IFCLK      ;
; N/A   ; None         ; 4.860 ns   ; FX2_FD[8]  ; Rx_register[0]                                          ; IFCLK      ;
; N/A   ; None         ; 4.828 ns   ; FX2_FD[7]  ; Rx_register[15]                                         ; IFCLK      ;
; N/A   ; None         ; 4.820 ns   ; FX2_FD[12] ; Rx_register[4]                                          ; IFCLK      ;
; N/A   ; None         ; 4.755 ns   ; PTT_in     ; debounce:de_PTT|pb_history[0]                           ; IFCLK      ;
; N/A   ; None         ; 4.530 ns   ; SPI_SI     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0] ; SPI_SCK    ;
; N/A   ; None         ; 4.469 ns   ; MDOUT      ; q[0]                                                    ; CLK_12MHZ  ;
; N/A   ; None         ; 4.184 ns   ; MDOUT      ; q[0]                                                    ; IFCLK      ;
; N/A   ; None         ; 3.924 ns   ; SPI_SI     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0] ; SPI_SCK    ;
; N/A   ; None         ; 3.846 ns   ; CDOUT      ; Tx_q[0]                                                 ; PCLK_12MHZ ;
; N/A   ; None         ; 2.988 ns   ; CDOUT_P    ; Tx_q[0]                                                 ; PCLK_12MHZ ;
; N/A   ; None         ; 2.831 ns   ; CDOUT      ; Tx_q[0]                                                 ; CLK_12MHZ  ;
; N/A   ; None         ; 2.546 ns   ; CDOUT      ; Tx_q[0]                                                 ; IFCLK      ;
; N/A   ; None         ; 1.973 ns   ; CDOUT_P    ; Tx_q[0]                                                 ; CLK_12MHZ  ;
; N/A   ; None         ; 1.688 ns   ; CDOUT_P    ; Tx_q[0]                                                 ; IFCLK      ;
+-------+--------------+------------+------------+---------------------------------------------------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                              ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------+----------------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                                                           ; To             ; From Clock ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------+----------------+------------+
; N/A   ; None         ; 28.050 ns  ; got_sync                                                                                                                       ; DEBUG_LED3     ; IFCLK      ;
; N/A   ; None         ; 27.758 ns  ; got_sync                                                                                                                       ; DEBUG_LED2     ; IFCLK      ;
; N/A   ; None         ; 27.487 ns  ; Rx_control_0[0]                                                                                                                ; DEBUG_LED2     ; IFCLK      ;
; N/A   ; None         ; 23.324 ns  ; SPI:Alex_SPI_Tx|Tx_load_strobe                                                                                                 ; Tx_load_strobe ; IFCLK      ;
; N/A   ; None         ; 23.052 ns  ; SPI:Alex_SPI_Tx|Tx_load_strobe                                                                                                 ; Tx_load_strobe ; CLK_12MHZ  ;
; N/A   ; None         ; 22.306 ns  ; DFS0~reg0                                                                                                                      ; DFS0           ; IFCLK      ;
; N/A   ; None         ; 22.290 ns  ; DFS1~reg0                                                                                                                      ; DFS1           ; IFCLK      ;
; N/A   ; None         ; 22.034 ns  ; DFS0~reg0                                                                                                                      ; DFS0           ; CLK_12MHZ  ;
; N/A   ; None         ; 22.018 ns  ; DFS1~reg0                                                                                                                      ; DFS1           ; CLK_12MHZ  ;
; N/A   ; None         ; 21.385 ns  ; I2SAudioOut:I2SIQO|outbit_o                                                                                                    ; LROUT          ; IFCLK      ;
; N/A   ; None         ; 21.279 ns  ; CC~reg0                                                                                                                        ; CC             ; IFCLK      ;
; N/A   ; None         ; 21.235 ns  ; LessThan3~162_OTERM123                                                                                                         ; DEBUG_LED3     ; IFCLK      ;
; N/A   ; None         ; 21.185 ns  ; SPI:Alex_SPI_Tx|SPI_clock                                                                                                      ; SPI_clock      ; IFCLK      ;
; N/A   ; None         ; 21.113 ns  ; I2SAudioOut:I2SIQO|outbit_o                                                                                                    ; LROUT          ; CLK_12MHZ  ;
; N/A   ; None         ; 21.007 ns  ; CC~reg0                                                                                                                        ; CC             ; CLK_12MHZ  ;
; N/A   ; None         ; 20.963 ns  ; LessThan3~162_OTERM123                                                                                                         ; DEBUG_LED3     ; CLK_12MHZ  ;
; N/A   ; None         ; 20.913 ns  ; SPI:Alex_SPI_Tx|SPI_clock                                                                                                      ; SPI_clock      ; CLK_12MHZ  ;
; N/A   ; None         ; 20.835 ns  ; LessThan3~161_OTERM155                                                                                                         ; DEBUG_LED3     ; IFCLK      ;
; N/A   ; None         ; 20.626 ns  ; SPI:Alex_SPI_Tx|SPI_data                                                                                                       ; SPI_data       ; IFCLK      ;
; N/A   ; None         ; 20.563 ns  ; LessThan3~161_OTERM155                                                                                                         ; DEBUG_LED3     ; CLK_12MHZ  ;
; N/A   ; None         ; 20.551 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~253_OTERM9                                             ; DEBUG_LED3     ; IFCLK      ;
; N/A   ; None         ; 20.469 ns  ; I2SAudioOut:I2SAO|outbit_o                                                                                                     ; CDIN           ; IFCLK      ;
; N/A   ; None         ; 20.419 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~243_OTERM19                                            ; DEBUG_LED3     ; IFCLK      ;
; N/A   ; None         ; 20.354 ns  ; SPI:Alex_SPI_Tx|SPI_data                                                                                                       ; SPI_data       ; CLK_12MHZ  ;
; N/A   ; None         ; 20.279 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~253_OTERM9                                             ; DEBUG_LED3     ; CLK_12MHZ  ;
; N/A   ; None         ; 20.207 ns  ; SPI:Alex_SPI_Tx|Rx_load_strobe                                                                                                 ; Rx_load_strobe ; IFCLK      ;
; N/A   ; None         ; 20.199 ns  ; LessThan3~162_OTERM123                                                                                                         ; DEBUG_LED2     ; IFCLK      ;
; N/A   ; None         ; 20.197 ns  ; I2SAudioOut:I2SAO|outbit_o                                                                                                     ; CDIN           ; CLK_12MHZ  ;
; N/A   ; None         ; 20.175 ns  ; SPI:Alex_SPI_Tx|Tx_load_strobe                                                                                                 ; Tx_load_strobe ; PCLK_12MHZ ;
; N/A   ; None         ; 20.147 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~243_OTERM19                                            ; DEBUG_LED3     ; CLK_12MHZ  ;
; N/A   ; None         ; 19.935 ns  ; SPI:Alex_SPI_Tx|Rx_load_strobe                                                                                                 ; Rx_load_strobe ; CLK_12MHZ  ;
; N/A   ; None         ; 19.927 ns  ; LessThan3~162_OTERM123                                                                                                         ; DEBUG_LED2     ; CLK_12MHZ  ;
; N/A   ; None         ; 19.799 ns  ; LessThan3~161_OTERM155                                                                                                         ; DEBUG_LED2     ; IFCLK      ;
; N/A   ; None         ; 19.527 ns  ; LessThan3~161_OTERM155                                                                                                         ; DEBUG_LED2     ; CLK_12MHZ  ;
; N/A   ; None         ; 19.515 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~253_OTERM9                                             ; DEBUG_LED2     ; IFCLK      ;
; N/A   ; None         ; 19.383 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~243_OTERM19                                            ; DEBUG_LED2     ; IFCLK      ;
; N/A   ; None         ; 19.243 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~253_OTERM9                                             ; DEBUG_LED2     ; CLK_12MHZ  ;
; N/A   ; None         ; 19.157 ns  ; DFS0~reg0                                                                                                                      ; DFS0           ; PCLK_12MHZ ;
; N/A   ; None         ; 19.141 ns  ; DFS1~reg0                                                                                                                      ; DFS1           ; PCLK_12MHZ ;
; N/A   ; None         ; 19.111 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~243_OTERM19                                            ; DEBUG_LED2     ; CLK_12MHZ  ;
; N/A   ; None         ; 18.236 ns  ; I2SAudioOut:I2SIQO|outbit_o                                                                                                    ; LROUT          ; PCLK_12MHZ ;
; N/A   ; None         ; 18.130 ns  ; CC~reg0                                                                                                                        ; CC             ; PCLK_12MHZ ;
; N/A   ; None         ; 18.086 ns  ; LessThan3~162_OTERM123                                                                                                         ; DEBUG_LED3     ; PCLK_12MHZ ;
; N/A   ; None         ; 18.036 ns  ; SPI:Alex_SPI_Tx|SPI_clock                                                                                                      ; SPI_clock      ; PCLK_12MHZ ;
; N/A   ; None         ; 17.686 ns  ; LessThan3~161_OTERM155                                                                                                         ; DEBUG_LED3     ; PCLK_12MHZ ;
; N/A   ; None         ; 17.477 ns  ; SPI:Alex_SPI_Tx|SPI_data                                                                                                       ; SPI_data       ; PCLK_12MHZ ;
; N/A   ; None         ; 17.402 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~253_OTERM9                                             ; DEBUG_LED3     ; PCLK_12MHZ ;
; N/A   ; None         ; 17.320 ns  ; I2SAudioOut:I2SAO|outbit_o                                                                                                     ; CDIN           ; PCLK_12MHZ ;
; N/A   ; None         ; 17.270 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~243_OTERM19                                            ; DEBUG_LED3     ; PCLK_12MHZ ;
; N/A   ; None         ; 17.058 ns  ; SPI:Alex_SPI_Tx|Rx_load_strobe                                                                                                 ; Rx_load_strobe ; PCLK_12MHZ ;
; N/A   ; None         ; 17.050 ns  ; LessThan3~162_OTERM123                                                                                                         ; DEBUG_LED2     ; PCLK_12MHZ ;
; N/A   ; None         ; 16.844 ns  ; AK_reset~reg0                                                                                                                  ; AK_reset       ; IFCLK      ;
; N/A   ; None         ; 16.650 ns  ; LessThan3~161_OTERM155                                                                                                         ; DEBUG_LED2     ; PCLK_12MHZ ;
; N/A   ; None         ; 16.572 ns  ; AK_reset~reg0                                                                                                                  ; AK_reset       ; CLK_12MHZ  ;
; N/A   ; None         ; 16.366 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~253_OTERM9                                             ; DEBUG_LED2     ; PCLK_12MHZ ;
; N/A   ; None         ; 16.234 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~243_OTERM19                                            ; DEBUG_LED2     ; PCLK_12MHZ ;
; N/A   ; None         ; 13.695 ns  ; AK_reset~reg0                                                                                                                  ; AK_reset       ; PCLK_12MHZ ;
; N/A   ; None         ; 12.983 ns  ; conf[1]                                                                                                                        ; CLK_MCLK       ; IFCLK      ;
; N/A   ; None         ; 12.820 ns  ; clock_s[2]                                                                                                                     ; CLK_MCLK       ; IFCLK      ;
; N/A   ; None         ; 12.711 ns  ; JCLK_OK                                                                                                                        ; CLK_MCLK       ; CLK_12MHZ  ;
; N/A   ; None         ; 12.639 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[3]  ; FX2_FD[11]     ; IFCLK      ;
; N/A   ; None         ; 12.585 ns  ; DEBUG_LED0~reg0                                                                                                                ; DEBUG_LED0     ; IFCLK      ;
; N/A   ; None         ; 12.532 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[2]  ; FX2_FD[10]     ; IFCLK      ;
; N/A   ; None         ; 12.255 ns  ; conf[0]                                                                                                                        ; CLK_MCLK       ; IFCLK      ;
; N/A   ; None         ; 12.183 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[0]  ; FX2_FD[8]      ; IFCLK      ;
; N/A   ; None         ; 12.158 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[5]  ; FX2_FD[13]     ; IFCLK      ;
; N/A   ; None         ; 12.127 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[4]  ; FX2_FD[12]     ; IFCLK      ;
; N/A   ; None         ; 11.994 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[1]  ; FX2_FD[9]      ; IFCLK      ;
; N/A   ; None         ; 11.959 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[9]  ; FX2_FD[1]      ; IFCLK      ;
; N/A   ; None         ; 11.907 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[8]  ; FX2_FD[0]      ; IFCLK      ;
; N/A   ; None         ; 11.497 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[7]  ; FX2_FD[15]     ; IFCLK      ;
; N/A   ; None         ; 11.486 ns  ; conf[1]                                                                                                                        ; DEBUG_LED1     ; IFCLK      ;
; N/A   ; None         ; 11.439 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[6]  ; FX2_FD[14]     ; IFCLK      ;
; N/A   ; None         ; 11.280 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[11] ; FX2_FD[3]      ; IFCLK      ;
; N/A   ; None         ; 11.270 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[10] ; FX2_FD[2]      ; IFCLK      ;
; N/A   ; None         ; 11.256 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[13] ; FX2_FD[5]      ; IFCLK      ;
; N/A   ; None         ; 11.255 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[12] ; FX2_FD[4]      ; IFCLK      ;
; N/A   ; None         ; 11.134 ns  ; IFCLK_4                                                                                                                        ; CLK_MCLK       ; IFCLK      ;
; N/A   ; None         ; 10.834 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[14] ; FX2_FD[6]      ; IFCLK      ;
; N/A   ; None         ; 10.832 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[15] ; FX2_FD[7]      ; IFCLK      ;
; N/A   ; None         ; 9.824 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[3]                                                                         ; GPIO[11]       ; FX2_CLK    ;
; N/A   ; None         ; 9.712 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[7]                                                                         ; GPIO[15]       ; FX2_CLK    ;
; N/A   ; None         ; 9.633 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[5]                                                                         ; GPIO[13]       ; FX2_CLK    ;
; N/A   ; None         ; 9.611 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[6]                                                                         ; GPIO[14]       ; FX2_CLK    ;
; N/A   ; None         ; 9.536 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[5]                                                                         ; GPIO[5]        ; FX2_CLK    ;
; N/A   ; None         ; 9.529 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[6]                                                                         ; GPIO[6]        ; FX2_CLK    ;
; N/A   ; None         ; 9.362 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[4]                                                                         ; GPIO[12]       ; FX2_CLK    ;
; N/A   ; None         ; 9.321 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[1]                                                                         ; GPIO[9]        ; FX2_CLK    ;
; N/A   ; None         ; 9.166 ns   ; SLEN                                                                                                                           ; FX2_FD[1]      ; IFCLK      ;
; N/A   ; None         ; 9.159 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[2]                                                                         ; GPIO[10]       ; FX2_CLK    ;
; N/A   ; None         ; 9.156 ns   ; SLEN                                                                                                                           ; FX2_FD[0]      ; IFCLK      ;
; N/A   ; None         ; 9.100 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0]                                                                         ; GPIO[8]        ; FX2_CLK    ;
; N/A   ; None         ; 9.005 ns   ; SLEN                                                                                                                           ; FX2_FD[13]     ; IFCLK      ;
; N/A   ; None         ; 9.005 ns   ; SLEN                                                                                                                           ; FX2_FD[15]     ; IFCLK      ;
; N/A   ; None         ; 9.005 ns   ; SLEN                                                                                                                           ; FX2_FD[14]     ; IFCLK      ;
; N/A   ; None         ; 9.002 ns   ; SLEN                                                                                                                           ; FX2_FD[10]     ; IFCLK      ;
; N/A   ; None         ; 8.985 ns   ; SLEN                                                                                                                           ; FX2_FD[12]     ; IFCLK      ;
; N/A   ; None         ; 8.982 ns   ; SLEN                                                                                                                           ; FX2_FD[11]     ; IFCLK      ;
; N/A   ; None         ; 8.980 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[3]                                                                         ; GPIO[3]        ; FX2_CLK    ;
; N/A   ; None         ; 8.974 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[1]                                                                         ; GPIO[1]        ; FX2_CLK    ;
; N/A   ; None         ; 8.919 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[7]                                                                         ; GPIO[7]        ; FX2_CLK    ;
; N/A   ; None         ; 8.623 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0]                                                                         ; GPIO[0]        ; FX2_CLK    ;
; N/A   ; None         ; 8.552 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[4]                                                                         ; GPIO[4]        ; FX2_CLK    ;
; N/A   ; None         ; 8.502 ns   ; SLEN                                                                                                                           ; FX2_FD[7]      ; IFCLK      ;
; N/A   ; None         ; 8.502 ns   ; SLEN                                                                                                                           ; FX2_FD[5]      ; IFCLK      ;
; N/A   ; None         ; 8.502 ns   ; SLEN                                                                                                                           ; FX2_FD[6]      ; IFCLK      ;
; N/A   ; None         ; 8.408 ns   ; FIFO_ADR[1]~reg0                                                                                                               ; FIFO_ADR[1]    ; IFCLK      ;
; N/A   ; None         ; 8.248 ns   ; SLEN                                                                                                                           ; FX2_FD[3]      ; IFCLK      ;
; N/A   ; None         ; 8.248 ns   ; SLEN                                                                                                                           ; FX2_FD[2]      ; IFCLK      ;
; N/A   ; None         ; 8.248 ns   ; SLEN                                                                                                                           ; FX2_FD[4]      ; IFCLK      ;
; N/A   ; None         ; 8.162 ns   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]                                                                        ; SPI_SO         ; SPI_SCK    ;
; N/A   ; None         ; 8.019 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[2]                                                                         ; GPIO[2]        ; FX2_CLK    ;
; N/A   ; None         ; 7.874 ns   ; SLEN                                                                                                                           ; FX2_FD[9]      ; IFCLK      ;
; N/A   ; None         ; 7.854 ns   ; SLEN                                                                                                                           ; FX2_FD[8]      ; IFCLK      ;
; N/A   ; None         ; 7.713 ns   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd                                                                             ; SPI_SO         ; SPI_SCK    ;
; N/A   ; None         ; 7.693 ns   ; SLOE~reg0                                                                                                                      ; SLOE           ; IFCLK      ;
; N/A   ; None         ; 7.642 ns   ; SLRD~reg0                                                                                                                      ; SLRD           ; IFCLK      ;
; N/A   ; None         ; 7.633 ns   ; SLWR~reg0                                                                                                                      ; SLWR           ; IFCLK      ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------+----------------+------------+


+----------------------------------------------------------------------+
; tpd                                                                  ;
+-------+-------------------+-----------------+------------+-----------+
; Slack ; Required P2P Time ; Actual P2P Time ; From       ; To        ;
+-------+-------------------+-----------------+------------+-----------+
; N/A   ; None              ; 15.044 ns       ; MCLK_12MHZ ; CLK_MCLK  ;
; N/A   ; None              ; 10.849 ns       ; CLK_12MHZ  ; CLK_MCLK  ;
; N/A   ; None              ; 9.834 ns        ; PCLK_12MHZ ; CLK_MCLK  ;
; N/A   ; None              ; 6.804 ns        ; IFCLK      ; CLK_48MHZ ;
+-------+-------------------+-----------------+------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                           ;
+---------------+-------------+------------+------------+---------------------------------------------------------+------------+
; Minimum Slack ; Required th ; Actual th  ; From       ; To                                                      ; To Clock   ;
+---------------+-------------+------------+------------+---------------------------------------------------------+------------+
; N/A           ; None        ; 1.411 ns   ; MDOUT      ; q[0]                                                    ; IFCLK      ;
; N/A           ; None        ; 1.139 ns   ; MDOUT      ; q[0]                                                    ; CLK_12MHZ  ;
; N/A           ; None        ; 0.476 ns   ; DOUT       ; q[0]                                                    ; IFCLK      ;
; N/A           ; None        ; 0.427 ns   ; CDOUT_P    ; Tx_q[0]                                                 ; IFCLK      ;
; N/A           ; None        ; 0.204 ns   ; DOUT       ; q[0]                                                    ; CLK_12MHZ  ;
; N/A           ; None        ; 0.155 ns   ; CDOUT_P    ; Tx_q[0]                                                 ; CLK_12MHZ  ;
; N/A           ; None        ; -0.431 ns  ; CDOUT      ; Tx_q[0]                                                 ; IFCLK      ;
; N/A           ; None        ; -0.703 ns  ; CDOUT      ; Tx_q[0]                                                 ; CLK_12MHZ  ;
; N/A           ; None        ; -1.738 ns  ; MDOUT      ; q[0]                                                    ; PCLK_12MHZ ;
; N/A           ; None        ; -2.673 ns  ; DOUT       ; q[0]                                                    ; PCLK_12MHZ ;
; N/A           ; None        ; -2.722 ns  ; CDOUT_P    ; Tx_q[0]                                                 ; PCLK_12MHZ ;
; N/A           ; None        ; -3.580 ns  ; CDOUT      ; Tx_q[0]                                                 ; PCLK_12MHZ ;
; N/A           ; None        ; -3.658 ns  ; SPI_SI     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0] ; SPI_SCK    ;
; N/A           ; None        ; -4.264 ns  ; SPI_SI     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0] ; SPI_SCK    ;
; N/A           ; None        ; -4.489 ns  ; PTT_in     ; debounce:de_PTT|pb_history[0]                           ; IFCLK      ;
; N/A           ; None        ; -4.554 ns  ; FX2_FD[12] ; Rx_register[4]                                          ; IFCLK      ;
; N/A           ; None        ; -4.562 ns  ; FX2_FD[7]  ; Rx_register[15]                                         ; IFCLK      ;
; N/A           ; None        ; -4.594 ns  ; FX2_FD[8]  ; Rx_register[0]                                          ; IFCLK      ;
; N/A           ; None        ; -4.598 ns  ; FX2_FD[15] ; Rx_register[7]                                          ; IFCLK      ;
; N/A           ; None        ; -4.639 ns  ; FX2_FD[13] ; Rx_register[5]                                          ; IFCLK      ;
; N/A           ; None        ; -4.766 ns  ; FX2_FD[14] ; Rx_register[6]                                          ; IFCLK      ;
; N/A           ; None        ; -4.844 ns  ; SPI_CS     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1   ; FX2_CLK    ;
; N/A           ; None        ; -4.897 ns  ; FX2_FD[10] ; Rx_register[2]                                          ; IFCLK      ;
; N/A           ; None        ; -5.013 ns  ; FX2_FD[4]  ; Rx_register[12]                                         ; IFCLK      ;
; N/A           ; None        ; -5.030 ns  ; FX2_FD[11] ; Rx_register[3]                                          ; IFCLK      ;
; N/A           ; None        ; -5.079 ns  ; FLAGC      ; state_FX[1]                                             ; IFCLK      ;
; N/A           ; None        ; -5.080 ns  ; FLAGC      ; SLEN                                                    ; IFCLK      ;
; N/A           ; None        ; -5.124 ns  ; GPIO[21]   ; debounce:de_dash|pb_history[0]                          ; IFCLK      ;
; N/A           ; None        ; -5.127 ns  ; GPIO[22]   ; debounce:de_dot|pb_history[0]                           ; IFCLK      ;
; N/A           ; None        ; -5.177 ns  ; FX2_FD[9]  ; Rx_register[1]                                          ; IFCLK      ;
; N/A           ; None        ; -5.218 ns  ; FX2_FD[5]  ; Rx_register[13]                                         ; IFCLK      ;
; N/A           ; None        ; -5.244 ns  ; FX2_FD[0]  ; Rx_register[8]                                          ; IFCLK      ;
; N/A           ; None        ; -5.332 ns  ; FX2_FD[1]  ; Rx_register[9]                                          ; IFCLK      ;
; N/A           ; None        ; -5.375 ns  ; FX2_FD[2]  ; Rx_register[10]                                         ; IFCLK      ;
; N/A           ; None        ; -5.450 ns  ; FLAGC      ; state_FX[0]                                             ; IFCLK      ;
; N/A           ; None        ; -5.564 ns  ; FX2_FD[3]  ; Rx_register[11]                                         ; IFCLK      ;
; N/A           ; None        ; -5.703 ns  ; FX2_FD[6]  ; Rx_register[14]                                         ; IFCLK      ;
; N/A           ; None        ; -5.950 ns  ; FLAGA      ; state_FX[0]                                             ; IFCLK      ;
; N/A           ; None        ; -6.289 ns  ; FLAGC      ; Tx_read_clock                                           ; IFCLK      ;
; N/A           ; None        ; -6.338 ns  ; FLAGA      ; SLOE~reg0                                               ; IFCLK      ;
; N/A           ; None        ; -6.876 ns  ; FLAGA      ; state_FX[2]                                             ; IFCLK      ;
; N/A           ; None        ; -8.099 ns  ; FLAGC      ; SLWR~reg0                                               ; IFCLK      ;
; N/A           ; None        ; -8.773 ns  ; GPIO[16]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0] ; SPI_SCK    ;
; N/A           ; None        ; -9.370 ns  ; GPIO[23]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] ; SPI_SCK    ;
; N/A           ; None        ; -9.692 ns  ; GPIO[19]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3] ; SPI_SCK    ;
; N/A           ; None        ; -9.760 ns  ; GPIO[21]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5] ; SPI_SCK    ;
; N/A           ; None        ; -9.921 ns  ; GPIO[17]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1] ; SPI_SCK    ;
; N/A           ; None        ; -10.346 ns ; GPIO[20]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4] ; SPI_SCK    ;
; N/A           ; None        ; -10.388 ns ; GPIO[22]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6] ; SPI_SCK    ;
; N/A           ; None        ; -10.520 ns ; GPIO[18]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2] ; SPI_SCK    ;
+---------------+-------------+------------+------------+---------------------------------------------------------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 6.1 Build 201 11/27/2006 SJ Web Edition
    Info: Processing started: Sun Apr 20 18:53:33 2008
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Ozy_Janus -c Ozy_Janus --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "SPI_SCK" is an undefined clock
    Info: Assuming node "FX2_CLK" is an undefined clock
Warning: Clock Setting "FX2 Clock" is unassigned
Warning: Found 17 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "Tx_read_clock" as buffer
    Info: Detected ripple clock "SLRD~reg0" as buffer
    Info: Detected ripple clock "clock_s[2]" as buffer
    Info: Detected ripple clock "IFCLK_4" as buffer
    Info: Detected ripple clock "JCLK_OK" as buffer
    Info: Detected gated clock "CLK_MCLK~232" as buffer
    Info: Detected ripple clock "conf[0]" as buffer
    Info: Detected gated clock "CLK_MCLK~233" as buffer
    Info: Detected ripple clock "conf[1]" as buffer
    Info: Detected ripple clock "DFS0~reg0" as buffer
    Info: Detected ripple clock "DFS1~reg0" as buffer
    Info: Detected gated clock "CLK_MCLK~234" as buffer
    Info: Detected ripple clock "AK_reset~reg0" as buffer
    Info: Detected ripple clock "clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]" as buffer
    Info: Detected gated clock "BCLK~186" as buffer
    Info: Detected gated clock "BCLK~187" as buffer
Info: Found timing assignments -- calculating delays
Info: Slack time is -5.754 ns for clock "IFCLK" between source register "frequency[1]" and destination register "SPI:Alex_SPI_Tx|data_count[3]"
    Info: Fmax is 37.61 MHz (period= 26.587 ns)
    Info: + Largest register to register requirement is 28.411 ns
        Info: + Setup relationship between source and destination is 20.833 ns
            Info: + Latch edge is 20.833 ns
                Info: Clock period of Destination clock "IFCLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "IFCLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 7.842 ns
            Info: + Shortest clock path from clock "IFCLK" to destination register is 13.345 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 2; CLK Node = 'IFCLK'
                Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 122; COMB Node = 'IFCLK~clkctrl'
                Info: 3: + IC(0.904 ns) + CELL(0.970 ns) = 3.140 ns; Loc. = LCFF_X9_Y13_N23; Fanout = 3; REG Node = 'IFCLK_4'
                Info: 4: + IC(0.734 ns) + CELL(0.206 ns) = 4.080 ns; Loc. = LCCOMB_X10_Y13_N2; Fanout = 1; COMB Node = 'CLK_MCLK~233'
                Info: 5: + IC(0.363 ns) + CELL(0.624 ns) = 5.067 ns; Loc. = LCCOMB_X10_Y13_N30; Fanout = 3; COMB Node = 'CLK_MCLK~234'
                Info: 6: + IC(2.202 ns) + CELL(0.000 ns) = 7.269 ns; Loc. = CLKCTRL_G6; Fanout = 381; COMB Node = 'CLK_MCLK~234clkctrl'
                Info: 7: + IC(0.931 ns) + CELL(0.970 ns) = 9.170 ns; Loc. = LCFF_X15_Y15_N21; Fanout = 4; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]'
                Info: 8: + IC(2.603 ns) + CELL(0.000 ns) = 11.773 ns; Loc. = CLKCTRL_G4; Fanout = 152; COMB Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl'
                Info: 9: + IC(0.906 ns) + CELL(0.666 ns) = 13.345 ns; Loc. = LCFF_X16_Y12_N7; Fanout = 6; REG Node = 'SPI:Alex_SPI_Tx|data_count[3]'
                Info: Total cell delay = 4.566 ns ( 34.22 % )
                Info: Total interconnect delay = 8.779 ns ( 65.78 % )
            Info: - Longest clock path from clock "IFCLK" to source register is 5.503 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 2; CLK Node = 'IFCLK'
                Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 122; COMB Node = 'IFCLK~clkctrl'
                Info: 3: + IC(0.871 ns) + CELL(0.970 ns) = 3.107 ns; Loc. = LCFF_X1_Y9_N27; Fanout = 3; REG Node = 'SLRD~reg0'
                Info: 4: + IC(0.814 ns) + CELL(0.000 ns) = 3.921 ns; Loc. = CLKCTRL_G1; Fanout = 405; COMB Node = 'SLRD~reg0clkctrl'
                Info: 5: + IC(0.916 ns) + CELL(0.666 ns) = 5.503 ns; Loc. = LCFF_X9_Y14_N25; Fanout = 2; REG Node = 'frequency[1]'
                Info: Total cell delay = 2.766 ns ( 50.26 % )
                Info: Total interconnect delay = 2.737 ns ( 49.74 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 34.165 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y14_N25; Fanout = 2; REG Node = 'frequency[1]'
        Info: 2: + IC(0.462 ns) + CELL(0.534 ns) = 0.996 ns; Loc. = LCCOMB_X9_Y14_N28; Fanout = 5; COMB Node = 'LPF_select:Alex_LPF_select|LessThan0~1028'
        Info: 3: + IC(0.390 ns) + CELL(0.624 ns) = 2.010 ns; Loc. = LCCOMB_X9_Y14_N0; Fanout = 1; COMB Node = 'LPF_select:Alex_LPF_select|LessThan2~711'
        Info: 4: + IC(0.365 ns) + CELL(0.206 ns) = 2.581 ns; Loc. = LCCOMB_X9_Y14_N12; Fanout = 1; COMB Node = 'LPF_select:Alex_LPF_select|LessThan2~712'
        Info: 5: + IC(2.563 ns) + CELL(0.206 ns) = 5.350 ns; Loc. = LCCOMB_X9_Y13_N8; Fanout = 1; COMB Node = 'LPF_select:Alex_LPF_select|LessThan2~713'
        Info: 6: + IC(1.055 ns) + CELL(0.206 ns) = 6.611 ns; Loc. = LCCOMB_X13_Y13_N8; Fanout = 1; COMB Node = 'LPF_select:Alex_LPF_select|LessThan2~714'
        Info: 7: + IC(3.643 ns) + CELL(0.206 ns) = 10.460 ns; Loc. = LCCOMB_X13_Y13_N20; Fanout = 2; COMB Node = 'LPF_select:Alex_LPF_select|LessThan2~715'
        Info: 8: + IC(6.664 ns) + CELL(0.206 ns) = 17.330 ns; Loc. = LCCOMB_X12_Y12_N18; Fanout = 3; COMB Node = 'LPF_select:Alex_LPF_select|LPF[0]~185'
        Info: 9: + IC(5.929 ns) + CELL(0.206 ns) = 23.465 ns; Loc. = LCCOMB_X13_Y12_N24; Fanout = 3; COMB Node = 'LPF_select:Alex_LPF_select|LPF[0]~190'
        Info: 10: + IC(1.833 ns) + CELL(0.206 ns) = 25.504 ns; Loc. = LCCOMB_X13_Y12_N20; Fanout = 1; COMB Node = 'SPI:Alex_SPI_Tx|Equal0~235_RESYN172_BDD173'
        Info: 11: + IC(1.035 ns) + CELL(0.589 ns) = 27.128 ns; Loc. = LCCOMB_X14_Y12_N12; Fanout = 1; COMB Node = 'SPI:Alex_SPI_Tx|Equal0~235_RESYN174_BDD175'
        Info: 12: + IC(0.676 ns) + CELL(0.370 ns) = 28.174 ns; Loc. = LCCOMB_X14_Y12_N10; Fanout = 2; COMB Node = 'SPI:Alex_SPI_Tx|Equal0~235'
        Info: 13: + IC(0.669 ns) + CELL(0.206 ns) = 29.049 ns; Loc. = LCCOMB_X15_Y12_N22; Fanout = 5; COMB Node = 'SPI:Alex_SPI_Tx|Selector0~16'
        Info: 14: + IC(4.261 ns) + CELL(0.855 ns) = 34.165 ns; Loc. = LCFF_X16_Y12_N7; Fanout = 6; REG Node = 'SPI:Alex_SPI_Tx|data_count[3]'
        Info: Total cell delay = 4.620 ns ( 13.52 % )
        Info: Total interconnect delay = 29.545 ns ( 86.48 % )
Warning: Can't achieve timing requirement Clock Setup: 'IFCLK' along 179 path(s). See Report window for details.
Info: Slack time is 32.265 ns for clock "CLK_12MHZ" between source register "LessThan3~162_OTERM123" and destination register "SPI:Alex_SPI_Tx|data_count[3]"
    Info: Fmax is 59.35 MHz (period= 16.85 ns)
    Info: + Largest register to register requirement is 43.083 ns
        Info: + Setup relationship between source and destination is 40.690 ns
            Info: + Latch edge is 81.380 ns
                Info: Clock period of Destination clock "CLK_12MHZ" is 81.380 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 40.690 ns
                Info: Clock period of Source clock "CLK_12MHZ" is 81.380 ns with inverted offset of 40.690 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 2.657 ns
            Info: + Shortest clock path from clock "CLK_12MHZ" to destination register is 13.060 ns
                Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 13; CLK Node = 'CLK_12MHZ'
                Info: 2: + IC(2.444 ns) + CELL(0.366 ns) = 3.795 ns; Loc. = LCCOMB_X10_Y13_N2; Fanout = 1; COMB Node = 'CLK_MCLK~233'
                Info: 3: + IC(0.363 ns) + CELL(0.624 ns) = 4.782 ns; Loc. = LCCOMB_X10_Y13_N30; Fanout = 3; COMB Node = 'CLK_MCLK~234'
                Info: 4: + IC(2.202 ns) + CELL(0.000 ns) = 6.984 ns; Loc. = CLKCTRL_G6; Fanout = 381; COMB Node = 'CLK_MCLK~234clkctrl'
                Info: 5: + IC(0.931 ns) + CELL(0.970 ns) = 8.885 ns; Loc. = LCFF_X15_Y15_N21; Fanout = 4; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]'
                Info: 6: + IC(2.603 ns) + CELL(0.000 ns) = 11.488 ns; Loc. = CLKCTRL_G4; Fanout = 152; COMB Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl'
                Info: 7: + IC(0.906 ns) + CELL(0.666 ns) = 13.060 ns; Loc. = LCFF_X16_Y12_N7; Fanout = 6; REG Node = 'SPI:Alex_SPI_Tx|data_count[3]'
                Info: Total cell delay = 3.611 ns ( 27.65 % )
                Info: Total interconnect delay = 9.449 ns ( 72.35 % )
            Info: - Longest clock path from clock "CLK_12MHZ" to source register is 10.403 ns
                Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 13; CLK Node = 'CLK_12MHZ'
                Info: 2: + IC(1.943 ns) + CELL(0.970 ns) = 3.898 ns; Loc. = LCFF_X10_Y17_N15; Fanout = 3; REG Node = 'JCLK_OK'
                Info: 3: + IC(1.135 ns) + CELL(0.624 ns) = 5.657 ns; Loc. = LCCOMB_X10_Y13_N2; Fanout = 1; COMB Node = 'CLK_MCLK~233'
                Info: 4: + IC(0.363 ns) + CELL(0.624 ns) = 6.644 ns; Loc. = LCCOMB_X10_Y13_N30; Fanout = 3; COMB Node = 'CLK_MCLK~234'
                Info: 5: + IC(2.202 ns) + CELL(0.000 ns) = 8.846 ns; Loc. = CLKCTRL_G6; Fanout = 381; COMB Node = 'CLK_MCLK~234clkctrl'
                Info: 6: + IC(0.891 ns) + CELL(0.666 ns) = 10.403 ns; Loc. = LCFF_X18_Y13_N29; Fanout = 1; REG Node = 'LessThan3~162_OTERM123'
                Info: Total cell delay = 3.869 ns ( 37.19 % )
                Info: Total interconnect delay = 6.534 ns ( 62.81 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 10.818 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y13_N29; Fanout = 1; REG Node = 'LessThan3~162_OTERM123'
        Info: 2: + IC(0.804 ns) + CELL(0.651 ns) = 1.455 ns; Loc. = LCCOMB_X18_Y13_N0; Fanout = 5; COMB Node = 'LessThan3~163'
        Info: 3: + IC(1.320 ns) + CELL(0.370 ns) = 3.145 ns; Loc. = LCCOMB_X17_Y12_N8; Fanout = 6; COMB Node = 'Alex_data[0]'
        Info: 4: + IC(1.093 ns) + CELL(0.589 ns) = 4.827 ns; Loc. = LCCOMB_X14_Y12_N10; Fanout = 2; COMB Node = 'SPI:Alex_SPI_Tx|Equal0~235'
        Info: 5: + IC(0.669 ns) + CELL(0.206 ns) = 5.702 ns; Loc. = LCCOMB_X15_Y12_N22; Fanout = 5; COMB Node = 'SPI:Alex_SPI_Tx|Selector0~16'
        Info: 6: + IC(4.261 ns) + CELL(0.855 ns) = 10.818 ns; Loc. = LCFF_X16_Y12_N7; Fanout = 6; REG Node = 'SPI:Alex_SPI_Tx|data_count[3]'
        Info: Total cell delay = 2.671 ns ( 24.69 % )
        Info: Total interconnect delay = 8.147 ns ( 75.31 % )
Info: Slack time is 33.437 ns for clock "PCLK_12MHZ" between source register "LessThan3~162_OTERM123" and destination register "SPI:Alex_SPI_Tx|data_count[3]"
    Info: Fmax is 76.18 MHz (period= 13.126 ns)
    Info: + Largest register to register requirement is 44.255 ns
        Info: + Setup relationship between source and destination is 40.000 ns
            Info: + Latch edge is 80.000 ns
                Info: Clock period of Destination clock "PCLK_12MHZ" is 80.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 40.000 ns
                Info: Clock period of Source clock "PCLK_12MHZ" is 80.000 ns with inverted offset of 40.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 4.519 ns
            Info: + Shortest clock path from clock "PCLK_12MHZ" to destination register is 12.045 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_144; Fanout = 1; CLK Node = 'PCLK_12MHZ'
                Info: 2: + IC(2.001 ns) + CELL(0.206 ns) = 3.202 ns; Loc. = LCCOMB_X10_Y13_N12; Fanout = 1; COMB Node = 'CLK_MCLK~232'
                Info: 3: + IC(0.359 ns) + CELL(0.206 ns) = 3.767 ns; Loc. = LCCOMB_X10_Y13_N30; Fanout = 3; COMB Node = 'CLK_MCLK~234'
                Info: 4: + IC(2.202 ns) + CELL(0.000 ns) = 5.969 ns; Loc. = CLKCTRL_G6; Fanout = 381; COMB Node = 'CLK_MCLK~234clkctrl'
                Info: 5: + IC(0.931 ns) + CELL(0.970 ns) = 7.870 ns; Loc. = LCFF_X15_Y15_N21; Fanout = 4; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]'
                Info: 6: + IC(2.603 ns) + CELL(0.000 ns) = 10.473 ns; Loc. = CLKCTRL_G4; Fanout = 152; COMB Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl'
                Info: 7: + IC(0.906 ns) + CELL(0.666 ns) = 12.045 ns; Loc. = LCFF_X16_Y12_N7; Fanout = 6; REG Node = 'SPI:Alex_SPI_Tx|data_count[3]'
                Info: Total cell delay = 3.043 ns ( 25.26 % )
                Info: Total interconnect delay = 9.002 ns ( 74.74 % )
            Info: - Longest clock path from clock "PCLK_12MHZ" to source register is 7.526 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_144; Fanout = 1; CLK Node = 'PCLK_12MHZ'
                Info: 2: + IC(2.001 ns) + CELL(0.206 ns) = 3.202 ns; Loc. = LCCOMB_X10_Y13_N12; Fanout = 1; COMB Node = 'CLK_MCLK~232'
                Info: 3: + IC(0.359 ns) + CELL(0.206 ns) = 3.767 ns; Loc. = LCCOMB_X10_Y13_N30; Fanout = 3; COMB Node = 'CLK_MCLK~234'
                Info: 4: + IC(2.202 ns) + CELL(0.000 ns) = 5.969 ns; Loc. = CLKCTRL_G6; Fanout = 381; COMB Node = 'CLK_MCLK~234clkctrl'
                Info: 5: + IC(0.891 ns) + CELL(0.666 ns) = 7.526 ns; Loc. = LCFF_X18_Y13_N29; Fanout = 1; REG Node = 'LessThan3~162_OTERM123'
                Info: Total cell delay = 2.073 ns ( 27.54 % )
                Info: Total interconnect delay = 5.453 ns ( 72.46 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 10.818 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y13_N29; Fanout = 1; REG Node = 'LessThan3~162_OTERM123'
        Info: 2: + IC(0.804 ns) + CELL(0.651 ns) = 1.455 ns; Loc. = LCCOMB_X18_Y13_N0; Fanout = 5; COMB Node = 'LessThan3~163'
        Info: 3: + IC(1.320 ns) + CELL(0.370 ns) = 3.145 ns; Loc. = LCCOMB_X17_Y12_N8; Fanout = 6; COMB Node = 'Alex_data[0]'
        Info: 4: + IC(1.093 ns) + CELL(0.589 ns) = 4.827 ns; Loc. = LCCOMB_X14_Y12_N10; Fanout = 2; COMB Node = 'SPI:Alex_SPI_Tx|Equal0~235'
        Info: 5: + IC(0.669 ns) + CELL(0.206 ns) = 5.702 ns; Loc. = LCCOMB_X15_Y12_N22; Fanout = 5; COMB Node = 'SPI:Alex_SPI_Tx|Selector0~16'
        Info: 6: + IC(4.261 ns) + CELL(0.855 ns) = 10.818 ns; Loc. = LCFF_X16_Y12_N7; Fanout = 6; REG Node = 'SPI:Alex_SPI_Tx|data_count[3]'
        Info: Total cell delay = 2.671 ns ( 24.69 % )
        Info: Total interconnect delay = 8.147 ns ( 75.31 % )
Info: No valid register-to-register data paths exist for clock "BCLK"
Info: No valid register-to-register data paths exist for clock "LRCLK"
Info: No valid register-to-register data paths exist for clock "CBCLK"
Info: No valid register-to-register data paths exist for clock "CLRCLK"
Info: Slack time is 12.89 ns for clock "SPI_SCK" between source register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]" and destination register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]"
    Info: Fmax is 125.9 MHz (period= 7.943 ns)
    Info: + Largest register to register requirement is 20.902 ns
        Info: + Setup relationship between source and destination is 20.833 ns
            Info: + Latch edge is 20.833 ns
                Info: Clock period of Destination clock "SPI_SCK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "SPI_SCK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.333 ns
            Info: + Shortest clock path from clock "SPI_SCK" to destination register is 2.938 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 24; CLK Node = 'SPI_SCK'
                Info: 2: + IC(1.277 ns) + CELL(0.666 ns) = 2.938 ns; Loc. = LCFF_X4_Y14_N25; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]'
                Info: Total cell delay = 1.661 ns ( 56.54 % )
                Info: Total interconnect delay = 1.277 ns ( 43.46 % )
            Info: - Longest clock path from clock "SPI_SCK" to source register is 2.605 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 24; CLK Node = 'SPI_SCK'
                Info: 2: + IC(0.944 ns) + CELL(0.666 ns) = 2.605 ns; Loc. = LCFF_X1_Y14_N1; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]'
                Info: Total cell delay = 1.661 ns ( 63.76 % )
                Info: Total interconnect delay = 0.944 ns ( 36.24 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 8.012 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y14_N1; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]'
        Info: 2: + IC(0.761 ns) + CELL(0.534 ns) = 1.295 ns; Loc. = LCCOMB_X2_Y14_N22; Fanout = 9; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|Selector2~243'
        Info: 3: + IC(2.993 ns) + CELL(0.650 ns) = 4.938 ns; Loc. = LCCOMB_X12_Y10_N12; Fanout = 1; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|Selector3~225'
        Info: 4: + IC(1.818 ns) + CELL(0.366 ns) = 7.122 ns; Loc. = LCCOMB_X5_Y14_N30; Fanout = 1; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]_OTERM67'
        Info: 5: + IC(0.576 ns) + CELL(0.206 ns) = 7.904 ns; Loc. = LCCOMB_X4_Y14_N24; Fanout = 1; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]~feeder'
        Info: 6: + IC(0.000 ns) + CELL(0.108 ns) = 8.012 ns; Loc. = LCFF_X4_Y14_N25; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]'
        Info: Total cell delay = 1.864 ns ( 23.27 % )
        Info: Total interconnect delay = 6.148 ns ( 76.73 % )
Info: Slack time is 16.705 ns for clock "FX2_CLK" between source register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1" and destination register "gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0]"
    Info: Fmax is 242.25 MHz (period= 4.128 ns)
    Info: + Largest register to register requirement is 20.575 ns
        Info: + Setup relationship between source and destination is 20.833 ns
            Info: + Latch edge is 20.833 ns
                Info: Clock period of Destination clock "FX2_CLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "FX2_CLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.006 ns
            Info: + Shortest clock path from clock "FX2_CLK" to destination register is 2.819 ns
                Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'
                Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G0; Fanout = 18; COMB Node = 'FX2_CLK~clkctrl'
                Info: 3: + IC(0.874 ns) + CELL(0.666 ns) = 2.819 ns; Loc. = LCFF_X13_Y10_N17; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0]'
                Info: Total cell delay = 1.806 ns ( 64.07 % )
                Info: Total interconnect delay = 1.013 ns ( 35.93 % )
            Info: - Longest clock path from clock "FX2_CLK" to source register is 2.813 ns
                Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'
                Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G0; Fanout = 18; COMB Node = 'FX2_CLK~clkctrl'
                Info: 3: + IC(0.868 ns) + CELL(0.666 ns) = 2.813 ns; Loc. = LCFF_X8_Y10_N13; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1'
                Info: Total cell delay = 1.806 ns ( 64.20 % )
                Info: Total interconnect delay = 1.007 ns ( 35.80 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 3.870 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X8_Y10_N13; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1'
        Info: 2: + IC(1.156 ns) + CELL(0.494 ns) = 1.650 ns; Loc. = LCCOMB_X12_Y10_N4; Fanout = 2; COMB Node = 'gpio_control:gpio_controlSDR|RegisterX:port1reg|always0~31'
        Info: 3: + IC(0.680 ns) + CELL(0.370 ns) = 2.700 ns; Loc. = LCCOMB_X13_Y10_N8; Fanout = 8; COMB Node = 'gpio_control:gpio_controlSDR|RegisterX:port0reg|always0~17'
        Info: 4: + IC(0.315 ns) + CELL(0.855 ns) = 3.870 ns; Loc. = LCFF_X13_Y10_N17; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0]'
        Info: Total cell delay = 1.719 ns ( 44.42 % )
        Info: Total interconnect delay = 2.151 ns ( 55.58 % )
Info: Minimum slack time is -4.83 ns for clock "IFCLK" between source register "loop_counter[0]" and destination register "loop_counter[0]"
    Info: + Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y9_N9; Fanout = 5; REG Node = 'loop_counter[0]'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X13_Y9_N8; Fanout = 1; COMB Node = 'loop_counter[0]_OTERM283'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X13_Y9_N9; Fanout = 5; REG Node = 'loop_counter[0]'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 5.331 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "IFCLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "IFCLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 5.329 ns
            Info: + Longest clock path from clock "IFCLK" to destination register is 16.194 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 2; CLK Node = 'IFCLK'
                Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 122; COMB Node = 'IFCLK~clkctrl'
                Info: 3: + IC(0.871 ns) + CELL(0.970 ns) = 3.107 ns; Loc. = LCFF_X1_Y9_N27; Fanout = 3; REG Node = 'SLRD~reg0'
                Info: 4: + IC(0.814 ns) + CELL(0.000 ns) = 3.921 ns; Loc. = CLKCTRL_G1; Fanout = 405; COMB Node = 'SLRD~reg0clkctrl'
                Info: 5: + IC(0.904 ns) + CELL(0.970 ns) = 5.795 ns; Loc. = LCFF_X10_Y13_N11; Fanout = 4; REG Node = 'conf[1]'
                Info: 6: + IC(0.470 ns) + CELL(0.651 ns) = 6.916 ns; Loc. = LCCOMB_X10_Y13_N30; Fanout = 3; COMB Node = 'CLK_MCLK~234'
                Info: 7: + IC(2.202 ns) + CELL(0.000 ns) = 9.118 ns; Loc. = CLKCTRL_G6; Fanout = 381; COMB Node = 'CLK_MCLK~234clkctrl'
                Info: 8: + IC(0.932 ns) + CELL(0.970 ns) = 11.020 ns; Loc. = LCFF_X14_Y15_N29; Fanout = 3; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]'
                Info: 9: + IC(0.444 ns) + CELL(0.624 ns) = 12.088 ns; Loc. = LCCOMB_X14_Y15_N18; Fanout = 2; COMB Node = 'BCLK~187'
                Info: 10: + IC(2.552 ns) + CELL(0.000 ns) = 14.640 ns; Loc. = CLKCTRL_G7; Fanout = 257; COMB Node = 'BCLK~187clkctrl'
                Info: 11: + IC(0.888 ns) + CELL(0.666 ns) = 16.194 ns; Loc. = LCFF_X13_Y9_N9; Fanout = 5; REG Node = 'loop_counter[0]'
                Info: Total cell delay = 5.981 ns ( 36.93 % )
                Info: Total interconnect delay = 10.213 ns ( 63.07 % )
            Info: - Shortest clock path from clock "IFCLK" to source register is 10.865 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 2; CLK Node = 'IFCLK'
                Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 122; COMB Node = 'IFCLK~clkctrl'
                Info: 3: + IC(0.904 ns) + CELL(0.970 ns) = 3.140 ns; Loc. = LCFF_X9_Y13_N23; Fanout = 3; REG Node = 'IFCLK_4'
                Info: 4: + IC(0.734 ns) + CELL(0.206 ns) = 4.080 ns; Loc. = LCCOMB_X10_Y13_N2; Fanout = 1; COMB Node = 'CLK_MCLK~233'
                Info: 5: + IC(0.363 ns) + CELL(0.624 ns) = 5.067 ns; Loc. = LCCOMB_X10_Y13_N30; Fanout = 3; COMB Node = 'CLK_MCLK~234'
                Info: 6: + IC(1.486 ns) + CELL(0.206 ns) = 6.759 ns; Loc. = LCCOMB_X14_Y15_N18; Fanout = 2; COMB Node = 'BCLK~187'
                Info: 7: + IC(2.552 ns) + CELL(0.000 ns) = 9.311 ns; Loc. = CLKCTRL_G7; Fanout = 257; COMB Node = 'BCLK~187clkctrl'
                Info: 8: + IC(0.888 ns) + CELL(0.666 ns) = 10.865 ns; Loc. = LCFF_X13_Y9_N9; Fanout = 5; REG Node = 'loop_counter[0]'
                Info: Total cell delay = 3.802 ns ( 34.99 % )
                Info: Total interconnect delay = 7.063 ns ( 65.01 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Warning: Can't achieve minimum setup and hold requirement IFCLK along 19 path(s). See Report window for details.
Info: Minimum slack time is -4.843 ns for clock "CLK_12MHZ" between source register "loop_counter[0]" and destination register "loop_counter[0]"
    Info: + Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y9_N9; Fanout = 5; REG Node = 'loop_counter[0]'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X13_Y9_N8; Fanout = 1; COMB Node = 'loop_counter[0]_OTERM283'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X13_Y9_N9; Fanout = 5; REG Node = 'loop_counter[0]'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 5.344 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "CLK_12MHZ" is 81.380 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "CLK_12MHZ" is 81.380 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 5.342 ns
            Info: + Longest clock path from clock "CLK_12MHZ" to destination register is 15.922 ns
                Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 13; CLK Node = 'CLK_12MHZ'
                Info: 2: + IC(1.943 ns) + CELL(0.970 ns) = 3.898 ns; Loc. = LCFF_X10_Y17_N15; Fanout = 3; REG Node = 'JCLK_OK'
                Info: 3: + IC(1.135 ns) + CELL(0.624 ns) = 5.657 ns; Loc. = LCCOMB_X10_Y13_N2; Fanout = 1; COMB Node = 'CLK_MCLK~233'
                Info: 4: + IC(0.363 ns) + CELL(0.624 ns) = 6.644 ns; Loc. = LCCOMB_X10_Y13_N30; Fanout = 3; COMB Node = 'CLK_MCLK~234'
                Info: 5: + IC(2.202 ns) + CELL(0.000 ns) = 8.846 ns; Loc. = CLKCTRL_G6; Fanout = 381; COMB Node = 'CLK_MCLK~234clkctrl'
                Info: 6: + IC(0.932 ns) + CELL(0.970 ns) = 10.748 ns; Loc. = LCFF_X14_Y15_N29; Fanout = 3; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]'
                Info: 7: + IC(0.444 ns) + CELL(0.624 ns) = 11.816 ns; Loc. = LCCOMB_X14_Y15_N18; Fanout = 2; COMB Node = 'BCLK~187'
                Info: 8: + IC(2.552 ns) + CELL(0.000 ns) = 14.368 ns; Loc. = CLKCTRL_G7; Fanout = 257; COMB Node = 'BCLK~187clkctrl'
                Info: 9: + IC(0.888 ns) + CELL(0.666 ns) = 15.922 ns; Loc. = LCFF_X13_Y9_N9; Fanout = 5; REG Node = 'loop_counter[0]'
                Info: Total cell delay = 5.463 ns ( 34.31 % )
                Info: Total interconnect delay = 10.459 ns ( 65.69 % )
            Info: - Shortest clock path from clock "CLK_12MHZ" to source register is 10.580 ns
                Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 13; CLK Node = 'CLK_12MHZ'
                Info: 2: + IC(2.444 ns) + CELL(0.366 ns) = 3.795 ns; Loc. = LCCOMB_X10_Y13_N2; Fanout = 1; COMB Node = 'CLK_MCLK~233'
                Info: 3: + IC(0.363 ns) + CELL(0.624 ns) = 4.782 ns; Loc. = LCCOMB_X10_Y13_N30; Fanout = 3; COMB Node = 'CLK_MCLK~234'
                Info: 4: + IC(1.486 ns) + CELL(0.206 ns) = 6.474 ns; Loc. = LCCOMB_X14_Y15_N18; Fanout = 2; COMB Node = 'BCLK~187'
                Info: 5: + IC(2.552 ns) + CELL(0.000 ns) = 9.026 ns; Loc. = CLKCTRL_G7; Fanout = 257; COMB Node = 'BCLK~187clkctrl'
                Info: 6: + IC(0.888 ns) + CELL(0.666 ns) = 10.580 ns; Loc. = LCFF_X13_Y9_N9; Fanout = 5; REG Node = 'loop_counter[0]'
                Info: Total cell delay = 2.847 ns ( 26.91 % )
                Info: Total interconnect delay = 7.733 ns ( 73.09 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Warning: Can't achieve minimum setup and hold requirement CLK_12MHZ along 19 path(s). See Report window for details.
Info: Minimum slack time is -2.981 ns for clock "PCLK_12MHZ" between source register "loop_counter[0]" and destination register "loop_counter[0]"
    Info: + Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y9_N9; Fanout = 5; REG Node = 'loop_counter[0]'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X13_Y9_N8; Fanout = 1; COMB Node = 'loop_counter[0]_OTERM283'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X13_Y9_N9; Fanout = 5; REG Node = 'loop_counter[0]'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 3.482 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "PCLK_12MHZ" is 80.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "PCLK_12MHZ" is 80.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 3.480 ns
            Info: + Longest clock path from clock "PCLK_12MHZ" to destination register is 13.045 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_144; Fanout = 1; CLK Node = 'PCLK_12MHZ'
                Info: 2: + IC(2.001 ns) + CELL(0.206 ns) = 3.202 ns; Loc. = LCCOMB_X10_Y13_N12; Fanout = 1; COMB Node = 'CLK_MCLK~232'
                Info: 3: + IC(0.359 ns) + CELL(0.206 ns) = 3.767 ns; Loc. = LCCOMB_X10_Y13_N30; Fanout = 3; COMB Node = 'CLK_MCLK~234'
                Info: 4: + IC(2.202 ns) + CELL(0.000 ns) = 5.969 ns; Loc. = CLKCTRL_G6; Fanout = 381; COMB Node = 'CLK_MCLK~234clkctrl'
                Info: 5: + IC(0.932 ns) + CELL(0.970 ns) = 7.871 ns; Loc. = LCFF_X14_Y15_N29; Fanout = 3; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]'
                Info: 6: + IC(0.444 ns) + CELL(0.624 ns) = 8.939 ns; Loc. = LCCOMB_X14_Y15_N18; Fanout = 2; COMB Node = 'BCLK~187'
                Info: 7: + IC(2.552 ns) + CELL(0.000 ns) = 11.491 ns; Loc. = CLKCTRL_G7; Fanout = 257; COMB Node = 'BCLK~187clkctrl'
                Info: 8: + IC(0.888 ns) + CELL(0.666 ns) = 13.045 ns; Loc. = LCFF_X13_Y9_N9; Fanout = 5; REG Node = 'loop_counter[0]'
                Info: Total cell delay = 3.667 ns ( 28.11 % )
                Info: Total interconnect delay = 9.378 ns ( 71.89 % )
            Info: - Shortest clock path from clock "PCLK_12MHZ" to source register is 9.565 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_144; Fanout = 1; CLK Node = 'PCLK_12MHZ'
                Info: 2: + IC(2.001 ns) + CELL(0.206 ns) = 3.202 ns; Loc. = LCCOMB_X10_Y13_N12; Fanout = 1; COMB Node = 'CLK_MCLK~232'
                Info: 3: + IC(0.359 ns) + CELL(0.206 ns) = 3.767 ns; Loc. = LCCOMB_X10_Y13_N30; Fanout = 3; COMB Node = 'CLK_MCLK~234'
                Info: 4: + IC(1.486 ns) + CELL(0.206 ns) = 5.459 ns; Loc. = LCCOMB_X14_Y15_N18; Fanout = 2; COMB Node = 'BCLK~187'
                Info: 5: + IC(2.552 ns) + CELL(0.000 ns) = 8.011 ns; Loc. = CLKCTRL_G7; Fanout = 257; COMB Node = 'BCLK~187clkctrl'
                Info: 6: + IC(0.888 ns) + CELL(0.666 ns) = 9.565 ns; Loc. = LCFF_X13_Y9_N9; Fanout = 5; REG Node = 'loop_counter[0]'
                Info: Total cell delay = 2.279 ns ( 23.83 % )
                Info: Total interconnect delay = 7.286 ns ( 76.17 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Warning: Can't achieve minimum setup and hold requirement PCLK_12MHZ along 17 path(s). See Report window for details.
Info: Minimum slack time is 499 ps for clock "SPI_SCK" between source register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd" and destination register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd"
    Info: + Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y14_N19; Fanout = 3; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X1_Y14_N18; Fanout = 1; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd~12'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X1_Y14_N19; Fanout = 3; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.002 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "SPI_SCK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "SPI_SCK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "SPI_SCK" to destination register is 2.603 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 24; CLK Node = 'SPI_SCK'
                Info: 2: + IC(0.942 ns) + CELL(0.666 ns) = 2.603 ns; Loc. = LCFF_X1_Y14_N19; Fanout = 3; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd'
                Info: Total cell delay = 1.661 ns ( 63.81 % )
                Info: Total interconnect delay = 0.942 ns ( 36.19 % )
            Info: - Shortest clock path from clock "SPI_SCK" to source register is 2.603 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 24; CLK Node = 'SPI_SCK'
                Info: 2: + IC(0.942 ns) + CELL(0.666 ns) = 2.603 ns; Loc. = LCFF_X1_Y14_N19; Fanout = 3; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd'
                Info: Total cell delay = 1.661 ns ( 63.81 % )
                Info: Total interconnect delay = 0.942 ns ( 36.19 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Info: Minimum slack time is 1.61 ns for clock "FX2_CLK" between source register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1" and destination register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2"
    Info: + Shortest register to register delay is 1.617 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X8_Y10_N13; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1'
        Info: 2: + IC(1.157 ns) + CELL(0.460 ns) = 1.617 ns; Loc. = LCFF_X12_Y10_N5; Fanout = 1; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2'
        Info: Total cell delay = 0.460 ns ( 28.45 % )
        Info: Total interconnect delay = 1.157 ns ( 71.55 % )
    Info: - Smallest register to register requirement is 0.007 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "FX2_CLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "FX2_CLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.005 ns
            Info: + Longest clock path from clock "FX2_CLK" to destination register is 2.818 ns
                Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'
                Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G0; Fanout = 18; COMB Node = 'FX2_CLK~clkctrl'
                Info: 3: + IC(0.873 ns) + CELL(0.666 ns) = 2.818 ns; Loc. = LCFF_X12_Y10_N5; Fanout = 1; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2'
                Info: Total cell delay = 1.806 ns ( 64.09 % )
                Info: Total interconnect delay = 1.012 ns ( 35.91 % )
            Info: - Shortest clock path from clock "FX2_CLK" to source register is 2.813 ns
                Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'
                Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G0; Fanout = 18; COMB Node = 'FX2_CLK~clkctrl'
                Info: 3: + IC(0.868 ns) + CELL(0.666 ns) = 2.813 ns; Loc. = LCFF_X8_Y10_N13; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1'
                Info: Total cell delay = 1.806 ns ( 64.20 % )
                Info: Total interconnect delay = 1.007 ns ( 35.80 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Info: tsu for register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]" (data pin = "GPIO[18]", clock pin = "SPI_SCK") is 10.786 ns
    Info: + Longest pin to register delay is 13.764 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_92; Fanout = 1; PIN Node = 'GPIO[18]'
        Info: 2: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = IOC_X28_Y0_N1; Fanout = 1; COMB Node = 'GPIO[18]~5'
        Info: 3: + IC(7.192 ns) + CELL(0.650 ns) = 8.806 ns; Loc. = LCCOMB_X13_Y10_N24; Fanout = 1; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|Selector5~224'
        Info: 4: + IC(1.448 ns) + CELL(0.650 ns) = 10.904 ns; Loc. = LCCOMB_X12_Y10_N18; Fanout = 1; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|Selector5~225'
        Info: 5: + IC(2.546 ns) + CELL(0.206 ns) = 13.656 ns; Loc. = LCCOMB_X4_Y14_N6; Fanout = 1; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]_OTERM71'
        Info: 6: + IC(0.000 ns) + CELL(0.108 ns) = 13.764 ns; Loc. = LCFF_X4_Y14_N7; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]'
        Info: Total cell delay = 2.578 ns ( 18.73 % )
        Info: Total interconnect delay = 11.186 ns ( 81.27 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "SPI_SCK" to destination register is 2.938 ns
        Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 24; CLK Node = 'SPI_SCK'
        Info: 2: + IC(1.277 ns) + CELL(0.666 ns) = 2.938 ns; Loc. = LCFF_X4_Y14_N7; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]'
        Info: Total cell delay = 1.661 ns ( 56.54 % )
        Info: Total interconnect delay = 1.277 ns ( 43.46 % )
Info: tco from clock "IFCLK" to destination pin "DEBUG_LED3" through register "got_sync" is 28.050 ns
    Info: + Longest clock path from clock "IFCLK" to source register is 5.497 ns
        Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 2; CLK Node = 'IFCLK'
        Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 122; COMB Node = 'IFCLK~clkctrl'
        Info: 3: + IC(0.871 ns) + CELL(0.970 ns) = 3.107 ns; Loc. = LCFF_X1_Y9_N27; Fanout = 3; REG Node = 'SLRD~reg0'
        Info: 4: + IC(0.814 ns) + CELL(0.000 ns) = 3.921 ns; Loc. = CLKCTRL_G1; Fanout = 405; COMB Node = 'SLRD~reg0clkctrl'
        Info: 5: + IC(0.910 ns) + CELL(0.666 ns) = 5.497 ns; Loc. = LCFF_X14_Y13_N15; Fanout = 4; REG Node = 'got_sync'
        Info: Total cell delay = 2.766 ns ( 50.32 % )
        Info: Total interconnect delay = 2.731 ns ( 49.68 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 22.249 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y13_N15; Fanout = 4; REG Node = 'got_sync'
        Info: 2: + IC(15.199 ns) + CELL(0.206 ns) = 15.405 ns; Loc. = LCCOMB_X17_Y12_N10; Fanout = 1; COMB Node = 'have_sync~0'
        Info: 3: + IC(3.728 ns) + CELL(3.116 ns) = 22.249 ns; Loc. = PIN_108; Fanout = 0; PIN Node = 'DEBUG_LED3'
        Info: Total cell delay = 3.322 ns ( 14.93 % )
        Info: Total interconnect delay = 18.927 ns ( 85.07 % )
Info: Longest tpd from source pin "MCLK_12MHZ" to destination pin "CLK_MCLK" is 15.044 ns
    Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_143; Fanout = 1; PIN Node = 'MCLK_12MHZ'
    Info: 2: + IC(6.766 ns) + CELL(0.651 ns) = 8.412 ns; Loc. = LCCOMB_X10_Y13_N12; Fanout = 1; COMB Node = 'CLK_MCLK~232'
    Info: 3: + IC(0.359 ns) + CELL(0.206 ns) = 8.977 ns; Loc. = LCCOMB_X10_Y13_N30; Fanout = 3; COMB Node = 'CLK_MCLK~234'
    Info: 4: + IC(2.811 ns) + CELL(3.256 ns) = 15.044 ns; Loc. = PIN_175; Fanout = 0; PIN Node = 'CLK_MCLK'
    Info: Total cell delay = 5.108 ns ( 33.95 % )
    Info: Total interconnect delay = 9.936 ns ( 66.05 % )
Info: th for register "q[0]" (data pin = "MDOUT", clock pin = "IFCLK") is 1.411 ns
    Info: + Longest clock path from clock "IFCLK" to destination register is 16.228 ns
        Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 2; CLK Node = 'IFCLK'
        Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 122; COMB Node = 'IFCLK~clkctrl'
        Info: 3: + IC(0.871 ns) + CELL(0.970 ns) = 3.107 ns; Loc. = LCFF_X1_Y9_N27; Fanout = 3; REG Node = 'SLRD~reg0'
        Info: 4: + IC(0.814 ns) + CELL(0.000 ns) = 3.921 ns; Loc. = CLKCTRL_G1; Fanout = 405; COMB Node = 'SLRD~reg0clkctrl'
        Info: 5: + IC(0.904 ns) + CELL(0.970 ns) = 5.795 ns; Loc. = LCFF_X10_Y13_N11; Fanout = 4; REG Node = 'conf[1]'
        Info: 6: + IC(0.470 ns) + CELL(0.651 ns) = 6.916 ns; Loc. = LCCOMB_X10_Y13_N30; Fanout = 3; COMB Node = 'CLK_MCLK~234'
        Info: 7: + IC(2.202 ns) + CELL(0.000 ns) = 9.118 ns; Loc. = CLKCTRL_G6; Fanout = 381; COMB Node = 'CLK_MCLK~234clkctrl'
        Info: 8: + IC(0.932 ns) + CELL(0.970 ns) = 11.020 ns; Loc. = LCFF_X14_Y15_N29; Fanout = 3; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]'
        Info: 9: + IC(0.444 ns) + CELL(0.624 ns) = 12.088 ns; Loc. = LCCOMB_X14_Y15_N18; Fanout = 2; COMB Node = 'BCLK~187'
        Info: 10: + IC(2.552 ns) + CELL(0.000 ns) = 14.640 ns; Loc. = CLKCTRL_G7; Fanout = 257; COMB Node = 'BCLK~187clkctrl'
        Info: 11: + IC(0.922 ns) + CELL(0.666 ns) = 16.228 ns; Loc. = LCFF_X12_Y6_N5; Fanout = 4; REG Node = 'q[0]'
        Info: Total cell delay = 5.981 ns ( 36.86 % )
        Info: Total interconnect delay = 10.247 ns ( 63.14 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 15.123 ns
        Info: 1: + IC(0.000 ns) + CELL(0.975 ns) = 0.975 ns; Loc. = PIN_138; Fanout = 1; PIN Node = 'MDOUT'
        Info: 2: + IC(6.149 ns) + CELL(0.206 ns) = 7.330 ns; Loc. = LCCOMB_X22_Y12_N30; Fanout = 1; COMB Node = 'select_DOUT~7'
        Info: 3: + IC(7.366 ns) + CELL(0.319 ns) = 15.015 ns; Loc. = LCCOMB_X12_Y6_N4; Fanout = 1; COMB Node = 'q[0]~feeder'
        Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 15.123 ns; Loc. = LCFF_X12_Y6_N5; Fanout = 4; REG Node = 'q[0]'
        Info: Total cell delay = 1.608 ns ( 10.63 % )
        Info: Total interconnect delay = 13.515 ns ( 89.37 % )
Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details.
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 8 warnings
    Info: Allocated 115 megabytes of memory during processing
    Info: Processing ended: Sun Apr 20 18:53:37 2008
    Info: Elapsed time: 00:00:04


