<?xml version="1.0" encoding="ISO-8859-1" ?>
<?xml-stylesheet type="text/xsl" href="datasheet.xsl"?>
<datasheet>
  <header>top</header>
  <project-settings>
    <fam>IGLOO</fam>
    <die>AGLN250V2</die>
    <package>100 VQFP</package>
    <speed-grade>STD</speed-grade>
    <voltage>1.2</voltage>
    <hdl-type>Verilog</hdl-type>
    <project-description>
    </project-description>
    <location>Z:/fpga_vision/xorfi_demo/component/work/top</location>
    <state>GENERATED ( Fri Nov 11 14:44:39 2016 )</state>
    <swide-toolchain>SoftConsole workspace has not been generated</swide-toolchain>
  </project-settings>
  <site-map>
  </site-map>
  <fileset>
    <name>HDL File(s)</name>
    <file>Z:\fpga_vision\xorfi_demo\component\work\top\top.v</file>
    <file>Z:\fpga_vision\xorfi_demo\hdl\clock_divider.v</file>
    <file>Z:\fpga_vision\xorfi_demo\hdl\counter_tmp.v</file>
    <file>Z:\fpga_vision\xorfi_demo\hdl\data_dqpsk_generator.v</file>
    <file>Z:\fpga_vision\xorfi_demo\hdl\data_rate.v</file>
    <file>Z:\fpga_vision\xorfi_demo\hdl\dqpsk_modulator.v</file>
    <file>Z:\fpga_vision\xorfi_demo\hdl\main_clock.v</file>
    <file>Z:\fpga_vision\xorfi_demo\hdl\modulator.v</file>
    <file>Z:\fpga_vision\xorfi_demo\hdl\phaser_modulator.v</file>
    <file>Z:\fpga_vision\xorfi_demo\hdl\sigen_trigger.v</file>
    <file>Z:\fpga_vision\xorfi_demo\hdl\ten_mhz_clock.v</file>
    <file>Z:\fpga_vision\xorfi_demo\hdl\trigger_signal_gen.v</file>
    <file>Z:\fpga_vision\xorfi_demo\hdl\two_mhz_clock.v</file>
    <file>Z:\fpga_vision\xorfi_demo\smartgen\delay\delay.v</file>
    <file>Z:\fpga_vision\xorfi_demo\smartgen\delay_five_ns\delay_five_ns.v</file>
    <file>Z:\fpga_vision\xorfi_demo\smartgen\pll_core\pll_core.v</file>
  </fileset>
  <io>
    <port-name>RSS_EN</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS12</io-standard>
  </io>
  <io>
    <port-name>data_in[2]</port-name>
    <direction>IN</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS12</io-standard>
  </io>
  <io>
    <port-name>data_in[0]</port-name>
    <direction>IN</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS12</io-standard>
  </io>
  <io>
    <port-name>data_in[8]</port-name>
    <direction>IN</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS12</io-standard>
  </io>
  <io>
    <port-name>data_in[1]</port-name>
    <direction>IN</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS12</io-standard>
  </io>
  <io>
    <port-name>data_in[5]</port-name>
    <direction>IN</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS12</io-standard>
  </io>
  <io>
    <port-name>clock</port-name>
    <direction>IN</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS12</io-standard>
  </io>
  <io>
    <port-name>data_in[7]</port-name>
    <direction>IN</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS12</io-standard>
  </io>
  <io>
    <port-name>signal_into_switch</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS12</io-standard>
  </io>
  <io>
    <port-name>data_in[4]</port-name>
    <direction>IN</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS12</io-standard>
  </io>
  <io>
    <port-name>ref_signal</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS12</io-standard>
  </io>
  <io>
    <port-name>data_in[3]</port-name>
    <direction>IN</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS12</io-standard>
  </io>
  <io>
    <port-name>reset</port-name>
    <direction>IN</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS12</io-standard>
  </io>
  <io>
    <port-name>data_in[9]</port-name>
    <direction>IN</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS12</io-standard>
  </io>
  <io>
    <port-name>trigger_signal</port-name>
    <direction>IN</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS12</io-standard>
  </io>
  <io>
    <port-name>data_in[6]</port-name>
    <direction>IN</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS12</io-standard>
  </io>
  <core type="AdlibModule">
    <core-type>AdlibModule</core-type>
    <core-exttype>AND2</core-exttype>
    <core-name>AND2_0</core-name>
  </core>
  <core type="AdlibModule">
    <core-type>AdlibModule</core-type>
    <core-exttype>AND2</core-exttype>
    <core-name>AND2_1</core-name>
  </core>
  <core type="AdlibModule">
    <core-type>AdlibModule</core-type>
    <core-exttype>AND2</core-exttype>
    <core-name>AND2_2</core-name>
  </core>
  <core type="AdlibModule">
    <core-type>AdlibModule</core-type>
    <core-exttype>AND2</core-exttype>
    <core-name>AND2_3</core-name>
  </core>
  <core type="HdlModule">
    <core-type>HdlModule</core-type>
    <core-exttype>data_rate</core-exttype>
    <core-location>hdl\data_rate.v</core-location>
    <core-name>data_rate_0</core-name>
  </core>
  <core type="AdlibModule">
    <core-type>AdlibModule</core-type>
    <core-exttype>INV</core-exttype>
    <core-name>INV_0</core-name>
  </core>
  <core type="AdlibModule">
    <core-type>AdlibModule</core-type>
    <core-exttype>INV</core-exttype>
    <core-name>INV_1</core-name>
  </core>
  <core type="AdlibModule">
    <core-type>AdlibModule</core-type>
    <core-exttype>INV</core-exttype>
    <core-name>INV_2</core-name>
  </core>
  <core type="HdlModule">
    <core-type>HdlModule</core-type>
    <core-exttype>main_clock</core-exttype>
    <core-location>hdl\main_clock.v</core-location>
    <core-name>main_clock_0</core-name>
  </core>
  <core type="HdlModule">
    <core-type>HdlModule</core-type>
    <core-exttype>modulator</core-exttype>
    <core-location>hdl\modulator.v</core-location>
    <core-name>modulator_0</core-name>
  </core>
  <core type="AdlibModule">
    <core-type>AdlibModule</core-type>
    <core-exttype>OR2</core-exttype>
    <core-name>OR2_0</core-name>
  </core>
  <core type="AdlibModule">
    <core-type>AdlibModule</core-type>
    <core-exttype>OR2</core-exttype>
    <core-name>OR2_1</core-name>
  </core>
  <core type="ComponentModule">
    <core-type>ComponentModule</core-type>
    <core-exttype>SmartGen</core-exttype>
    <core-location>Z:/fpga_vision/xorfi_demo/smartgen/pll_core</core-location>
    <core-name>pll_core_0</core-name>
  </core>
  <core type="HdlModule">
    <core-type>HdlModule</core-type>
    <core-exttype>ten_mhz_clock</core-exttype>
    <core-location>hdl\ten_mhz_clock.v</core-location>
    <core-name>ten_mhz_clock_0</core-name>
  </core>
  <core type="HdlModule">
    <core-type>HdlModule</core-type>
    <core-exttype>two_mhz_clock</core-exttype>
    <core-location>hdl\two_mhz_clock.v</core-location>
    <core-name>two_mhz_clock_0</core-name>
  </core>
  <memorysystem>
    <title>Memory Map for top</title>
    <description>The project does not contain any subsystems.</description>
  </memorysystem>
</datasheet>
