// Seed: 4232840775
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  tri0 id_9 = 1 >> id_7;
  wire id_10;
  generate
    always @(posedge 1) begin
      if (id_1) id_3 = id_10;
    end
  endgenerate
endmodule
module module_1;
  wire id_1;
  module_0(
      id_1, id_1, id_1, id_1, id_1, id_1, id_1, id_1
  );
  integer id_2 (
      .id_0(),
      .id_1(id_1),
      .id_2(id_1),
      .id_3(1)
  );
endmodule
