

================================================================
== Vivado HLS Report for 'convolution2D'
================================================================
* Date:           Wed Dec 18 21:02:52 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        Convolution2D
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.742|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   25|   25|   25|   25|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   23|   23|        12|          6|          1|     3|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|     54|       0|   1218|
|FIFO             |        -|      -|       -|      -|
|Instance         |        8|      -|     698|    896|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    210|
|Register         |        -|      -|    1575|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        8|     54|    2273|   2324|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        2|     24|       2|      4|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------------+-----------------------------+---------+-------+-----+-----+
    |            Instance           |            Module           | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------------+-----------------------------+---------+-------+-----+-----+
    |convolution2D_conv_io_s_axi_U  |convolution2D_conv_io_s_axi  |        8|      0|  698|  896|
    +-------------------------------+-----------------------------+---------+-------+-----+-----+
    |Total                          |                             |        8|      0|  698|  896|
    +-------------------------------+-----------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |grp_fu_348_p2          |     *    |      3|  0|  20|          32|          32|
    |grp_fu_353_p2          |     *    |      3|  0|  20|          32|          32|
    |grp_fu_358_p2          |     *    |      3|  0|  20|          32|          32|
    |grp_fu_363_p2          |     *    |      3|  0|  20|          32|          32|
    |grp_fu_368_p2          |     *    |      3|  0|  20|          32|          32|
    |grp_fu_373_p2          |     *    |      3|  0|  20|          32|          32|
    |grp_fu_378_p2          |     *    |      3|  0|  20|          32|          32|
    |grp_fu_383_p2          |     *    |      3|  0|  20|          32|          32|
    |grp_fu_388_p2          |     *    |      3|  0|  20|          32|          32|
    |tmp_1_0_0_1_fu_510_p2  |     *    |      3|  0|  20|          32|          32|
    |tmp_1_0_1_1_fu_557_p2  |     *    |      3|  0|  20|          32|          32|
    |tmp_1_0_2_1_fu_586_p2  |     *    |      3|  0|  20|          32|          32|
    |tmp_1_2_0_2_fu_505_p2  |     *    |      3|  0|  20|          32|          32|
    |tmp_1_2_1_2_fu_543_p2  |     *    |      3|  0|  20|          32|          32|
    |tmp_1_2_1_fu_529_p2    |     *    |      3|  0|  20|          32|          32|
    |tmp_1_2_2_2_fu_577_p2  |     *    |      3|  0|  20|          32|          32|
    |tmp_1_2_2_fu_548_p2    |     *    |      3|  0|  20|          32|          32|
    |tmp_1_2_fu_500_p2      |     *    |      3|  0|  20|          32|          32|
    |grp_fu_405_p2          |     +    |      0|  0|  39|          32|          32|
    |i_1_fu_417_p2          |     +    |      0|  0|  10|           2|           1|
    |sum_2_0_2_2_fu_679_p2  |     +    |      0|  0|  32|          32|          32|
    |sum_2_1_2_2_fu_689_p2  |     +    |      0|  0|  32|          32|          32|
    |sum_2_2_2_2_fu_698_p2  |     +    |      0|  0|  32|          32|          32|
    |tmp11_fu_623_p2        |     +    |      0|  0|  32|          32|          32|
    |tmp12_fu_610_p2        |     +    |      0|  0|  32|          32|          32|
    |tmp13_fu_618_p2        |     +    |      0|  0|  32|          32|          32|
    |tmp14_fu_614_p2        |     +    |      0|  0|  32|          32|          32|
    |tmp15_fu_694_p2        |     +    |      0|  0|  32|          32|          32|
    |tmp16_fu_581_p2        |     +    |      0|  0|  39|          32|          32|
    |tmp17_fu_553_p2        |     +    |      0|  0|  39|          32|          32|
    |tmp18_fu_642_p2        |     +    |      0|  0|  32|          32|          32|
    |tmp19_fu_629_p2        |     +    |      0|  0|  32|          32|          32|
    |tmp1_fu_675_p2         |     +    |      0|  0|  32|          32|          32|
    |tmp20_fu_637_p2        |     +    |      0|  0|  32|          32|          32|
    |tmp21_fu_633_p2        |     +    |      0|  0|  32|          32|          32|
    |tmp2_fu_534_p2         |     +    |      0|  0|  39|          32|          32|
    |tmp4_fu_604_p2         |     +    |      0|  0|  32|          32|          32|
    |tmp5_fu_591_p2         |     +    |      0|  0|  32|          32|          32|
    |tmp6_fu_599_p2         |     +    |      0|  0|  32|          32|          32|
    |tmp7_fu_595_p2         |     +    |      0|  0|  32|          32|          32|
    |tmp8_fu_685_p2         |     +    |      0|  0|  32|          32|          32|
    |tmp9_fu_538_p2         |     +    |      0|  0|  39|          32|          32|
    |tmp_4_0_2_fu_476_p2    |     +    |      0|  0|  12|           3|           2|
    |tmp_8_fu_703_p2        |     +    |      0|  0|  15|           5|           1|
    |tmp_9_fu_713_p2        |     +    |      0|  0|  15|           5|           2|
    |tmp_7_fu_664_p2        |     -    |      0|  0|  15|           5|           5|
    |exitcond3_fu_411_p2    |   icmp   |      0|  0|   8|           2|           2|
    |tmp_12_fu_515_p2       |    or    |      0|  0|   3|           3|           1|
    |tmp_16_fu_562_p2       |    or    |      0|  0|   4|           4|           1|
    |tmp_4_fu_442_p2        |    or    |      0|  0|   3|           3|           1|
    |ap_enable_pp0          |    xor   |      0|  0|   2|           1|           2|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |     54|  0|1218|        1345|        1330|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                   |  44|          9|    1|          9|
    |ap_enable_reg_pp0_iter1     |   9|          2|    1|          2|
    |ap_phi_mux_i_phi_fu_328_p4  |   9|          2|    2|          4|
    |i_reg_324                   |   9|          2|    2|          4|
    |input_0_address0            |  38|          7|    4|         28|
    |input_1_address0            |  38|          7|    4|         28|
    |input_2_address0            |  21|          4|    3|         12|
    |output_r_address0           |  21|          4|    4|         16|
    |output_r_d0                 |  21|          4|   32|        128|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       | 210|         41|   53|        231|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                        |   8|   0|    8|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |exitcond3_reg_723                |   1|   0|    1|          0|
    |exitcond3_reg_723_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_1_reg_727                      |   2|   0|    2|          0|
    |i_reg_324                        |   2|   0|    2|          0|
    |i_reg_324_pp0_iter1_reg          |   2|   0|    2|          0|
    |input_2_load_2_reg_918           |  32|   0|   32|          0|
    |kernel_0_0_read_reg_764          |  32|   0|   32|          0|
    |kernel_0_1_read_reg_770          |  32|   0|   32|          0|
    |kernel_0_2_read_reg_776          |  32|   0|   32|          0|
    |kernel_1_0_read_reg_802          |  32|   0|   32|          0|
    |kernel_1_1_read_reg_808          |  32|   0|   32|          0|
    |kernel_1_2_read_reg_814          |  32|   0|   32|          0|
    |kernel_2_0_read_reg_820          |  32|   0|   32|          0|
    |kernel_2_1_read_reg_826          |  32|   0|   32|          0|
    |kernel_2_2_read_reg_832          |  32|   0|   32|          0|
    |reg_336                          |  32|   0|   32|          0|
    |reg_340                          |  32|   0|   32|          0|
    |reg_344                          |  32|   0|   32|          0|
    |reg_393                          |  32|   0|   32|          0|
    |reg_397                          |  32|   0|   32|          0|
    |reg_401                          |  32|   0|   32|          0|
    |sum_2_1_2_2_reg_1059             |  32|   0|   32|          0|
    |sum_2_2_2_2_reg_1064             |  32|   0|   32|          0|
    |tmp10_reg_1003                   |  32|   0|   32|          0|
    |tmp11_reg_1043                   |  32|   0|   32|          0|
    |tmp16_reg_1013                   |  32|   0|   32|          0|
    |tmp17_reg_963                    |  32|   0|   32|          0|
    |tmp18_reg_1048                   |  32|   0|   32|          0|
    |tmp2_reg_938                     |  32|   0|   32|          0|
    |tmp3_reg_983                     |  32|   0|   32|          0|
    |tmp4_reg_1038                    |  32|   0|   32|          0|
    |tmp9_reg_948                     |  32|   0|   32|          0|
    |tmp_10_reg_782                   |   2|   0|    3|          1|
    |tmp_11_reg_787                   |   2|   0|   64|         62|
    |tmp_13_reg_888                   |   2|   0|   64|         62|
    |tmp_14_reg_848                   |   3|   0|    4|          1|
    |tmp_15_reg_853                   |   3|   0|   64|         61|
    |tmp_1_0_0_1_reg_883              |  32|   0|   32|          0|
    |tmp_1_0_1_1_reg_968              |  32|   0|   32|          0|
    |tmp_1_0_1_2_reg_898              |  32|   0|   32|          0|
    |tmp_1_0_2_1_reg_1018             |  32|   0|   32|          0|
    |tmp_1_0_2_2_reg_933              |  32|   0|   32|          0|
    |tmp_1_0_2_reg_993                |  32|   0|   32|          0|
    |tmp_1_1_1_1_reg_908              |  32|   0|   32|          0|
    |tmp_1_1_1_2_reg_998              |  32|   0|   32|          0|
    |tmp_1_1_2_1_reg_943              |  32|   0|   32|          0|
    |tmp_1_1_2_2_reg_1028             |  32|   0|   32|          0|
    |tmp_1_1_2_reg_1023               |  32|   0|   32|          0|
    |tmp_1_1_reg_903                  |  32|   0|   32|          0|
    |tmp_1_2_0_2_reg_873              |  32|   0|   32|          0|
    |tmp_1_2_1_1_reg_1008             |  32|   0|   32|          0|
    |tmp_1_2_1_2_reg_953              |  32|   0|   32|          0|
    |tmp_1_2_1_reg_913                |  32|   0|   32|          0|
    |tmp_1_2_2_1_reg_1033             |  32|   0|   32|          0|
    |tmp_1_2_2_2_reg_988              |  32|   0|   32|          0|
    |tmp_1_2_2_reg_958                |  32|   0|   32|          0|
    |tmp_1_2_reg_868                  |  32|   0|   32|          0|
    |tmp_2_reg_734                    |   2|   0|    3|          1|
    |tmp_5_reg_754                    |   2|   0|   64|         62|
    |tmp_7_reg_1053                   |   5|   0|    5|          0|
    |tmp_s_reg_838                    |  32|   0|   32|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            |1575|   0| 1825|        250|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+---------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-----------------------+-----+-----+------------+---------------+--------------+
|s_axi_conv_io_AWVALID  |  in |    1|    s_axi   |    conv_io    |     array    |
|s_axi_conv_io_AWREADY  | out |    1|    s_axi   |    conv_io    |     array    |
|s_axi_conv_io_AWADDR   |  in |    9|    s_axi   |    conv_io    |     array    |
|s_axi_conv_io_WVALID   |  in |    1|    s_axi   |    conv_io    |     array    |
|s_axi_conv_io_WREADY   | out |    1|    s_axi   |    conv_io    |     array    |
|s_axi_conv_io_WDATA    |  in |   32|    s_axi   |    conv_io    |     array    |
|s_axi_conv_io_WSTRB    |  in |    4|    s_axi   |    conv_io    |     array    |
|s_axi_conv_io_ARVALID  |  in |    1|    s_axi   |    conv_io    |     array    |
|s_axi_conv_io_ARREADY  | out |    1|    s_axi   |    conv_io    |     array    |
|s_axi_conv_io_ARADDR   |  in |    9|    s_axi   |    conv_io    |     array    |
|s_axi_conv_io_RVALID   | out |    1|    s_axi   |    conv_io    |     array    |
|s_axi_conv_io_RREADY   |  in |    1|    s_axi   |    conv_io    |     array    |
|s_axi_conv_io_RDATA    | out |   32|    s_axi   |    conv_io    |     array    |
|s_axi_conv_io_RRESP    | out |    2|    s_axi   |    conv_io    |     array    |
|s_axi_conv_io_BVALID   | out |    1|    s_axi   |    conv_io    |     array    |
|s_axi_conv_io_BREADY   |  in |    1|    s_axi   |    conv_io    |     array    |
|s_axi_conv_io_BRESP    | out |    2|    s_axi   |    conv_io    |     array    |
|ap_clk                 |  in |    1| ap_ctrl_hs | convolution2D | return value |
|ap_rst_n               |  in |    1| ap_ctrl_hs | convolution2D | return value |
|interrupt              | out |    1| ap_ctrl_hs | convolution2D | return value |
+-----------------------+-----+-----+------------+---------------+--------------+

