

================================================================
== Vitis HLS Report for 'Block_entry_state_re_wr_d_rd_proc'
================================================================
* Date:           Thu Nov 20 16:57:55 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        qaoa_kernel
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  15.929 ns|     2.00 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   159884|   206109|  2.547 ms|  3.283 ms|  159884|  206109|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------+----------------------------------------------+---------+---------+----------+----------+--------+--------+------------------------------------------------+
        |                                                         |                                              |  Latency (cycles) |  Latency (absolute) |     Interval    |                    Pipeline                    |
        |                         Instance                        |                    Module                    |   min   |   max   |    min   |    max   |   min  |   max  |                      Type                      |
        +---------------------------------------------------------+----------------------------------------------+---------+---------+----------+----------+--------+--------+------------------------------------------------+
        |grp_Block_entry_state_re_wr_d_rd_proc_Pipeline_1_fu_151  |Block_entry_state_re_wr_d_rd_proc_Pipeline_1  |      513|      513|  5.130 us|  5.130 us|     512|     512|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_qaoaStep_hls_3_1_s_fu_159                            |qaoaStep_hls_3_1_s                            |   158810|   205034|  2.530 ms|  3.266 ms|  158810|  205034|                                              no|
        |grp_expectation_cost_3_s_fu_175                          |expectation_cost_3_s                          |      555|      555|  5.550 us|  5.550 us|     555|     555|                                              no|
        +---------------------------------------------------------+----------------------------------------------+---------+---------+----------+----------+--------+--------+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|   1736|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |       16|  68|  13457|  26793|    -|
|Memory           |        2|   -|      0|      0|    -|
|Multiplexer      |        -|   -|      0|    337|    -|
|Register         |        -|   -|    470|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |       18|  68|  13927|  28866|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |       15|  85|     39|    164|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------+----------------------------------------------+---------+----+------+-------+-----+
    |                         Instance                        |                    Module                    | BRAM_18K| DSP|  FF  |  LUT  | URAM|
    +---------------------------------------------------------+----------------------------------------------+---------+----+------+-------+-----+
    |grp_Block_entry_state_re_wr_d_rd_proc_Pipeline_1_fu_151  |Block_entry_state_re_wr_d_rd_proc_Pipeline_1  |        0|   0|    11|     55|    0|
    |bitselect_1ns_32ns_32s_1_1_1_U110                        |bitselect_1ns_32ns_32s_1_1_1                  |        0|   0|     0|      9|    0|
    |bitselect_1ns_32ns_32s_1_1_1_U111                        |bitselect_1ns_32ns_32s_1_1_1                  |        0|   0|     0|      9|    0|
    |ctlz_32_32_1_1_U109                                      |ctlz_32_32_1_1                                |        0|   0|     0|     44|    0|
    |grp_expectation_cost_3_s_fu_175                          |expectation_cost_3_s                          |        0|  26|  5215|  10203|    0|
    |mul_32s_32s_52_2_1_U112                                  |mul_32s_32s_52_2_1                            |        0|   4|   165|     50|    0|
    |grp_qaoaStep_hls_3_1_s_fu_159                            |qaoaStep_hls_3_1_s                            |       16|  38|  8066|  16423|    0|
    +---------------------------------------------------------+----------------------------------------------+---------+----+------+-------+-----+
    |Total                                                    |                                              |       16|  68| 13457|  26793|    0|
    +---------------------------------------------------------+----------------------------------------------+---------+----+------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------+---------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory    |                             Module                            | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------+---------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |state_im_i_U  |Block_entry_state_re_wr_d_rd_proc_state_im_i_RAM_2P_BRAM_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |state_re_i_U  |Block_entry_state_re_wr_d_rd_proc_state_im_i_RAM_2P_BRAM_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    +--------------+---------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total         |                                                               |        2|  0|   0|    0|  1024|   64|     2|        32768|
    +--------------+---------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+----+---+-----+------------+------------+
    |          Variable Name         | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+----+---+-----+------------+------------+
    |add_ln228_1_fu_684_p2           |         +|   0|  0|   14|           6|           6|
    |add_ln228_2_fu_503_p2           |         +|   0|  0|   71|          64|          64|
    |add_ln228_3_fu_548_p2           |         +|   0|  0|   15|           8|           8|
    |add_ln228_fu_582_p2             |         +|   0|  0|   14|           6|           6|
    |add_ln231_1_fu_370_p2           |         +|   0|  0|   14|           6|           6|
    |add_ln231_2_fu_416_p2           |         +|   0|  0|   71|          64|          64|
    |add_ln231_3_fu_461_p2           |         +|   0|  0|   15|           8|           8|
    |add_ln231_fu_268_p2             |         +|   0|  0|   14|           6|           6|
    |grp_fu_195_p2                   |         -|   0|  0|   39|           1|          32|
    |sub_ln228_1_fu_258_p2           |         -|   0|  0|   14|           7|           6|
    |sub_ln228_2_fu_703_p2           |         -|   0|  0|   14|           5|           6|
    |sub_ln228_3_fu_539_p2           |         -|   0|  0|   14|           4|           6|
    |sub_ln228_4_fu_607_p2           |         -|   0|  0|   13|           4|           5|
    |sub_ln231_1_fu_235_p2           |         -|   0|  0|   14|           7|           6|
    |sub_ln231_2_fu_389_p2           |         -|   0|  0|   14|           5|           6|
    |sub_ln231_3_fu_452_p2           |         -|   0|  0|   14|           4|           6|
    |sub_ln231_4_fu_293_p2           |         -|   0|  0|   13|           4|           5|
    |pi_1_fu_474_p5                  |      1003|   0|  0|    2|          64|           9|
    |pi_fu_561_p5                    |      1003|   0|  0|    2|          64|           9|
    |and_ln228_fu_622_p2             |       and|   0|  0|   32|          32|          32|
    |and_ln231_fu_308_p2             |       and|   0|  0|   32|          32|          32|
    |phi_ln228_1_fu_662_p2           |       and|   0|  0|    2|           1|           1|
    |phi_ln228_fu_634_p2             |       and|   0|  0|    2|           1|           1|
    |phi_ln231_1_fu_348_p2           |       and|   0|  0|    2|           1|           1|
    |phi_ln231_fu_320_p2             |       and|   0|  0|    2|           1|           1|
    |grp_fu_183_p2                   |      icmp|   0|  0|   39|          32|           1|
    |icmp_ln228_1_fu_601_p2          |      icmp|   0|  0|   13|           5|           1|
    |icmp_ln228_2_fu_628_p2          |      icmp|   0|  0|   39|          32|           1|
    |icmp_ln228_3_fu_678_p2          |      icmp|   0|  0|   14|           6|           1|
    |icmp_ln231_1_fu_287_p2          |      icmp|   0|  0|   13|           5|           1|
    |icmp_ln231_2_fu_314_p2          |      icmp|   0|  0|   39|          32|           1|
    |icmp_ln231_3_fu_364_p2          |      icmp|   0|  0|   14|           6|           1|
    |lshr_ln228_2_fu_616_p2          |      lshr|   0|  0|  100|           2|          32|
    |lshr_ln228_fu_697_p2            |      lshr|   0|  0|  182|          64|          64|
    |lshr_ln231_2_fu_302_p2          |      lshr|   0|  0|  100|           2|          32|
    |lshr_ln231_fu_383_p2            |      lshr|   0|  0|  182|          64|          64|
    |ap_block_state1                 |        or|   0|  0|    2|           1|           1|
    |or_ln228_fu_668_p2              |        or|   0|  0|    2|           1|           1|
    |or_ln231_fu_354_p2              |        or|   0|  0|    2|           1|           1|
    |cond46_i_i53_i_i_i_i_fu_408_p3  |    select|   0|  0|   64|           1|          64|
    |cond46_i_i_i_i_i_i_fu_495_p3    |    select|   0|  0|   64|           1|          64|
    |grp_fu_200_p3                   |    select|   0|  0|   32|           1|          32|
    |select_ln228_1_fu_531_p3        |    select|   0|  0|    7|           1|           7|
    |select_ln231_1_fu_444_p3        |    select|   0|  0|    7|           1|           7|
    |shl_ln228_fu_716_p2             |       shl|   0|  0|  182|          64|          64|
    |shl_ln231_fu_402_p2             |       shl|   0|  0|  182|          64|          64|
    |xor_ln228_fu_648_p2             |       xor|   0|  0|    2|           1|           2|
    |xor_ln231_fu_334_p2             |       xor|   0|  0|    2|           1|           2|
    +--------------------------------+----------+----+---+-----+------------+------------+
    |Total                           |          |   0|  0| 1736|         793|         840|
    +--------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  53|         10|    1|         10|
    |ap_done                                  |   9|          2|    1|          2|
    |ap_phi_mux_retval_0_loc_0_phi_fu_139_p8  |  14|          3|   32|         96|
    |best_state                               |   9|          2|   32|         64|
    |d_address0                               |  14|          3|    4|         12|
    |d_ce0                                    |  14|          3|    1|          3|
    |grp_fu_828_ce                            |  14|          3|    1|          3|
    |grp_fu_828_p0                            |  14|          3|   32|         96|
    |grp_fu_828_p1                            |  14|          3|   32|         96|
    |retval_0_loc_0_reg_135                   |  14|          3|   32|         96|
    |state_im_i_address0                      |  14|          3|    9|         27|
    |state_im_i_address1                      |  14|          3|    9|         27|
    |state_im_i_ce0                           |  14|          3|    1|          3|
    |state_im_i_ce1                           |  14|          3|    1|          3|
    |state_im_i_d1                            |  14|          3|   32|         96|
    |state_im_i_we1                           |  14|          3|    1|          3|
    |state_re_i_address0                      |  14|          3|    9|         27|
    |state_re_i_address1                      |  14|          3|    9|         27|
    |state_re_i_ce0                           |  14|          3|    1|          3|
    |state_re_i_ce1                           |  14|          3|    1|          3|
    |state_re_i_d1                            |  14|          3|   32|         96|
    |state_re_i_we1                           |  14|          3|    1|          3|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 337|         71|  274|        796|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------+----+----+-----+-----------+
    |                                 Name                                 | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                             |   9|   0|    9|          0|
    |ap_done_reg                                                           |   1|   0|    1|          0|
    |best_state_preg                                                       |  32|   0|   32|          0|
    |beta_read_reg_727                                                     |  32|   0|   32|          0|
    |gamma_read_reg_722                                                    |  32|   0|   32|          0|
    |get_best_state_read_reg_732                                           |   1|   0|    1|          0|
    |grp_Block_entry_state_re_wr_d_rd_proc_Pipeline_1_fu_151_ap_start_reg  |   1|   0|    1|          0|
    |grp_expectation_cost_3_s_fu_175_ap_start_reg                          |   1|   0|    1|          0|
    |grp_qaoaStep_hls_3_1_s_fu_159_ap_start_reg                            |   1|   0|    1|          0|
    |icmp_ln228_3_reg_813                                                  |   1|   0|    1|          0|
    |icmp_ln228_reg_762                                                    |   1|   0|    1|          0|
    |icmp_ln231_3_reg_793                                                  |   1|   0|    1|          0|
    |icmp_ln231_reg_736                                                    |   1|   0|    1|          0|
    |lshr_ln228_reg_818                                                    |  64|   0|   64|          0|
    |lshr_ln231_reg_798                                                    |  64|   0|   64|          0|
    |or_ln228_reg_808                                                      |   1|   0|    1|          0|
    |or_ln231_reg_788                                                      |   1|   0|    1|          0|
    |reg_215                                                               |  32|   0|   32|          0|
    |retval_0_loc_0_reg_135                                                |  32|   0|   32|          0|
    |shl_ln228_reg_823                                                     |  64|   0|   64|          0|
    |shl_ln231_reg_803                                                     |  64|   0|   64|          0|
    |sub_ln228_1_reg_776                                                   |   6|   0|    6|          0|
    |sub_ln231_1_reg_750                                                   |   6|   0|    6|          0|
    |tmp_107_reg_740                                                       |   1|   0|    1|          0|
    |tmp_reg_766                                                           |   1|   0|    1|          0|
    |trunc_ln228_1_reg_783                                                 |   5|   0|    5|          0|
    |trunc_ln231_1_reg_757                                                 |   5|   0|    5|          0|
    |zext_ln228_reg_771                                                    |   5|   0|    6|          1|
    |zext_ln231_reg_745                                                    |   5|   0|    6|          1|
    +----------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                 | 470|   0|  472|          2|
    +----------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-----------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+-------------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  Block_entry_state.re_wr_d_rd_proc|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  Block_entry_state.re_wr_d_rd_proc|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  Block_entry_state.re_wr_d_rd_proc|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  Block_entry_state.re_wr_d_rd_proc|  return value|
|ap_continue        |   in|    1|  ap_ctrl_hs|  Block_entry_state.re_wr_d_rd_proc|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  Block_entry_state.re_wr_d_rd_proc|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  Block_entry_state.re_wr_d_rd_proc|  return value|
|ap_return          |  out|   32|  ap_ctrl_hs|  Block_entry_state.re_wr_d_rd_proc|  return value|
|d_address0         |  out|    4|   ap_memory|                                  d|         array|
|d_ce0              |  out|    1|   ap_memory|                                  d|         array|
|d_q0               |   in|   32|   ap_memory|                                  d|         array|
|gamma              |   in|   32|     ap_none|                              gamma|       pointer|
|beta               |   in|   32|     ap_none|                               beta|       pointer|
|get_best_state     |   in|    1|     ap_none|                     get_best_state|        scalar|
|best_state         |  out|   32|      ap_vld|                         best_state|       pointer|
|best_state_ap_vld  |  out|    1|      ap_vld|                         best_state|       pointer|
+-------------------+-----+-----+------------+-----------------------------------+--------------+

