

================================================================
== Vivado HLS Report for 'StreamingMaxPool'
================================================================
* Date:           Sat Apr 25 13:04:54 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        cnvW1A1-pynqZ1-Z2
* Solution:       sol1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.644 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1085|     1085| 5.425 us | 5.425 us |  1085|  1085|   none  |
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |     1078|     1078|        77|          -|          -|    14|    no    |
        | + Loop 1.1  |       57|       57|         4|          2|          1|    28|    yes   |
        | + Loop 1.2  |       15|       15|         3|          1|          1|    14|    yes   |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    240|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        4|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    264|    -|
|Register         |        -|      -|     252|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        4|      0|     252|    504|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        1|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +---------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |buf_V_U  |StreamingMaxPool_rcU  |        4|  0|   0|    0|    14|   64|     1|          896|
    +---------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total    |                      |        4|  0|   0|    0|    14|   64|     1|          896|
    +---------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln74_fu_296_p2                 |     +    |      0|  0|  15|           5|           1|
    |outpix_fu_342_p2                   |     +    |      0|  0|  13|           4|           1|
    |xp_fu_320_p2                       |     +    |      0|  0|  13|           4|           1|
    |yp_fu_284_p2                       |     +    |      0|  0|  13|           4|           1|
    |ap_block_pp0_stage0_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_state10_pp0_stage1_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state16_pp1_stage0_iter2  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln73_fu_278_p2                |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln74_fu_290_p2                |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln75_fu_302_p2                |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln85_fu_336_p2                |   icmp   |      0|  0|   9|           4|           3|
    |or_ln718_1_fu_325_p2               |    or    |      0|  0|  64|          64|          64|
    |or_ln718_fu_330_p2                 |    or    |      0|  0|  64|          64|          64|
    |select_ln75_fu_308_p3              |  select  |      0|  0|   4|           1|           1|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp1_iter1            |    xor   |      0|  0|   2|           2|           1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0| 240|         172|         156|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  59|         14|    1|         14|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1                  |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2                  |   9|          2|    1|          2|
    |ap_phi_mux_indvar_flatten_phi_fu_249_p4  |   9|          2|    5|         10|
    |ap_phi_mux_xp_0_phi_fu_260_p4            |   9|          2|    4|          8|
    |buf_V_address0                           |  47|         10|    4|         40|
    |buf_V_address1                           |  44|          9|    4|         36|
    |buf_V_d1                                 |  15|          3|   64|        192|
    |in_V_V_blk_n                             |   9|          2|    1|          2|
    |indvar_flatten_reg_245                   |   9|          2|    5|         10|
    |out_V_V_blk_n                            |   9|          2|    1|          2|
    |outpix_0_reg_267                         |   9|          2|    4|          8|
    |xp_0_reg_256                             |   9|          2|    4|          8|
    |yp_0_reg_234                             |   9|          2|    4|          8|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 264|         58|  104|        344|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |add_ln74_reg_366                 |   5|   0|    5|          0|
    |ap_CS_fsm                        |  13|   0|   13|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2          |   1|   0|    1|          0|
    |buf_V_addr_2_reg_382             |   4|   0|    4|          0|
    |icmp_ln74_reg_362                |   1|   0|    1|          0|
    |icmp_ln74_reg_362_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln85_reg_398                |   1|   0|    1|          0|
    |icmp_ln85_reg_398_pp1_iter1_reg  |   1|   0|    1|          0|
    |indvar_flatten_reg_245           |   5|   0|    5|          0|
    |or_ln718_reg_393                 |  64|   0|   64|          0|
    |outpix_0_reg_267                 |   4|   0|    4|          0|
    |select_ln75_reg_371              |   4|   0|    4|          0|
    |tmp_V_5_reg_412                  |  64|   0|   64|          0|
    |tmp_V_reg_377                    |  64|   0|   64|          0|
    |xp_0_reg_256                     |   4|   0|    4|          0|
    |xp_reg_388                       |   4|   0|    4|          0|
    |yp_0_reg_234                     |   4|   0|    4|          0|
    |yp_reg_357                       |   4|   0|    4|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 252|   0|  252|          0|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+----------------+-----+-----+------------+------------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | StreamingMaxPool | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | StreamingMaxPool | return value |
|ap_start        |  in |    1| ap_ctrl_hs | StreamingMaxPool | return value |
|ap_done         | out |    1| ap_ctrl_hs | StreamingMaxPool | return value |
|ap_idle         | out |    1| ap_ctrl_hs | StreamingMaxPool | return value |
|ap_ready        | out |    1| ap_ctrl_hs | StreamingMaxPool | return value |
|in_V_V_dout     |  in |   64|   ap_fifo  |      in_V_V      |    pointer   |
|in_V_V_empty_n  |  in |    1|   ap_fifo  |      in_V_V      |    pointer   |
|in_V_V_read     | out |    1|   ap_fifo  |      in_V_V      |    pointer   |
|out_V_V_din     | out |   64|   ap_fifo  |      out_V_V     |    pointer   |
|out_V_V_full_n  |  in |    1|   ap_fifo  |      out_V_V     |    pointer   |
|out_V_V_write   | out |    1|   ap_fifo  |      out_V_V     |    pointer   |
+----------------+-----+-----+------------+------------------+--------------+

