# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"tb_top_sim_time_synth.v" \
"../../../../../PE.srcs/sources_1/imports/new/conv_agu_cw.v" \
"../../../../../PE.srcs/sources_1/imports/PE/pe.v" \
"../../../../../PE.srcs/sources_1/imports/new/pe_array.v" \
"../../../../../PE.srcs/sources_1/imports/new/pe_drainer.v" \
"../../../../../PE.srcs/sources_1/imports/new/tb_top_sim.v" \

# Do not sort compile order
nosort
