<stg><name>getSolveNextPatchPairWhileCondition</name>


<trans_list>

<trans id="38" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:4 %lastPatchIndex_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %lastPatchIndex

]]></Node>
<StgValue><ssdm name="lastPatchIndex_read"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="12" op_0_bw="12" op_1_bw="5" op_2_bw="7">
<![CDATA[
_ifconv:10 %tmp = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i5.i7, i5 %lastPatchIndex_read, i7 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
_ifconv:11 %tmp_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %lastPatchIndex_read, i3 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="12" op_0_bw="8">
<![CDATA[
_ifconv:12 %zext_ln886 = zext i8 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln886"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:13 %sub_ln886 = sub i12 %tmp, i12 %zext_ln886

]]></Node>
<StgValue><ssdm name="sub_ln886"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:14 %add_ln886 = add i12 %sub_ln886, i12 61

]]></Node>
<StgValue><ssdm name="add_ln886"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="12">
<![CDATA[
_ifconv:15 %zext_ln886_2 = zext i12 %add_ln886

]]></Node>
<StgValue><ssdm name="zext_ln886_2"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:16 %patches_parameters_addr = getelementptr i32 %patches_parameters, i64 0, i64 %zext_ln886_2

]]></Node>
<StgValue><ssdm name="patches_parameters_addr"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:17 %patches_parameters_load = load i12 %patches_parameters_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_load"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:21 %GDn_points_addr = getelementptr i32 %GDn_points, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="GDn_points_addr"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="3">
<![CDATA[
_ifconv:22 %GDn_points_load = load i3 %GDn_points_addr

]]></Node>
<StgValue><ssdm name="GDn_points_load"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:0 %current_z_top_index_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %current_z_top_index

]]></Node>
<StgValue><ssdm name="current_z_top_index_read"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:1 %previous_white_space_height_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %previous_white_space_height

]]></Node>
<StgValue><ssdm name="previous_white_space_height_read"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:2 %white_space_height_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %white_space_height

]]></Node>
<StgValue><ssdm name="white_space_height_read"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:3 %repeat_original_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %repeat_original

]]></Node>
<StgValue><ssdm name="repeat_original_read"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ifconv:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %GDn_points, void @empty_11, i32 0, i32 0, void @empty_10, i32 4294967295, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:6 %sub_ln180 = sub i64 0, i64 %white_space_height_read

]]></Node>
<StgValue><ssdm name="sub_ln180"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ifconv:7 %tmp_36 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %white_space_height_read, i32 63

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:8 %select_ln180 = select i1 %tmp_36, i64 %sub_ln180, i64 %white_space_height_read

]]></Node>
<StgValue><ssdm name="select_ln180"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:9 %icmp_ln893 = icmp_sgt  i64 %select_ln180, i64 5

]]></Node>
<StgValue><ssdm name="icmp_ln893"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:17 %patches_parameters_load = load i12 %patches_parameters_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_load"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:18 %icmp_ln886 = icmp_sgt  i32 %patches_parameters_load, i32 4244967196

]]></Node>
<StgValue><ssdm name="icmp_ln886"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:19 %icmp_ln895 = icmp_sgt  i64 %white_space_height_read, i64 5

]]></Node>
<StgValue><ssdm name="icmp_ln895"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:20 %or_ln894 = or i1 %icmp_ln886, i1 %icmp_ln895

]]></Node>
<StgValue><ssdm name="or_ln894"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="3">
<![CDATA[
_ifconv:22 %GDn_points_load = load i3 %GDn_points_addr

]]></Node>
<StgValue><ssdm name="GDn_points_load"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:23 %icmp_ln896 = icmp_sgt  i32 %GDn_points_load, i32 %current_z_top_index_read

]]></Node>
<StgValue><ssdm name="icmp_ln896"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:24 %xor_ln897 = xor i1 %repeat_original_read, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln897"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:25 %icmp_ln893_1 = icmp_sgt  i64 %white_space_height_read, i64 0

]]></Node>
<StgValue><ssdm name="icmp_ln893_1"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ifconv:26 %tmp_37 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %previous_white_space_height_read, i32 63

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:27 %or_ln893 = or i1 %tmp_37, i1 %icmp_ln893_1

]]></Node>
<StgValue><ssdm name="or_ln893"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:28 %and_ln894 = and i1 %or_ln893, i1 %icmp_ln893

]]></Node>
<StgValue><ssdm name="and_ln894"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:29 %and_ln894_1 = and i1 %icmp_ln896, i1 %xor_ln897

]]></Node>
<StgValue><ssdm name="and_ln894_1"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:30 %and_ln894_2 = and i1 %and_ln894_1, i1 %or_ln894

]]></Node>
<StgValue><ssdm name="and_ln894_2"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:31 %and_ln894_3 = and i1 %and_ln894_2, i1 %and_ln894

]]></Node>
<StgValue><ssdm name="and_ln894_3"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="1">
<![CDATA[
_ifconv:32 %ret_ln893 = ret i1 %and_ln894_3

]]></Node>
<StgValue><ssdm name="ret_ln893"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="39" name="GDn_points" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="GDn_points"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="40" name="lastPatchIndex" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="lastPatchIndex"/></StgValue>
</port>
<port id="41" name="repeat_original" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="repeat_original"/></StgValue>
</port>
<port id="42" name="white_space_height" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="white_space_height"/></StgValue>
</port>
<port id="43" name="previous_white_space_height" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="previous_white_space_height"/></StgValue>
</port>
<port id="44" name="current_z_top_index" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="current_z_top_index"/></StgValue>
</port>
<port id="45" name="patches_parameters" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="patches_parameters"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="47" from="_ssdm_op_Read.ap_auto.i5" to="lastPatchIndex_read" fromId="46" toId="3">
</dataflow>
<dataflow id="48" from="lastPatchIndex" to="lastPatchIndex_read" fromId="40" toId="3">
</dataflow>
<dataflow id="50" from="_ssdm_op_BitConcatenate.i12.i5.i7" to="tmp" fromId="49" toId="4">
</dataflow>
<dataflow id="51" from="lastPatchIndex_read" to="tmp" fromId="3" toId="4">
</dataflow>
<dataflow id="53" from="StgValue_52" to="tmp" fromId="52" toId="4">
</dataflow>
<dataflow id="55" from="_ssdm_op_BitConcatenate.i8.i5.i3" to="tmp_s" fromId="54" toId="5">
</dataflow>
<dataflow id="56" from="lastPatchIndex_read" to="tmp_s" fromId="3" toId="5">
</dataflow>
<dataflow id="58" from="StgValue_57" to="tmp_s" fromId="57" toId="5">
</dataflow>
<dataflow id="59" from="tmp_s" to="zext_ln886" fromId="5" toId="6">
</dataflow>
<dataflow id="60" from="tmp" to="sub_ln886" fromId="4" toId="7">
</dataflow>
<dataflow id="61" from="zext_ln886" to="sub_ln886" fromId="6" toId="7">
</dataflow>
<dataflow id="62" from="sub_ln886" to="add_ln886" fromId="7" toId="8">
</dataflow>
<dataflow id="64" from="StgValue_63" to="add_ln886" fromId="63" toId="8">
</dataflow>
<dataflow id="65" from="add_ln886" to="zext_ln886_2" fromId="8" toId="9">
</dataflow>
<dataflow id="66" from="patches_parameters" to="patches_parameters_addr" fromId="45" toId="10">
</dataflow>
<dataflow id="68" from="StgValue_67" to="patches_parameters_addr" fromId="67" toId="10">
</dataflow>
<dataflow id="69" from="zext_ln886_2" to="patches_parameters_addr" fromId="9" toId="10">
</dataflow>
<dataflow id="70" from="patches_parameters_addr" to="patches_parameters_load" fromId="10" toId="11">
</dataflow>
<dataflow id="71" from="GDn_points" to="GDn_points_addr" fromId="39" toId="12">
</dataflow>
<dataflow id="72" from="StgValue_67" to="GDn_points_addr" fromId="67" toId="12">
</dataflow>
<dataflow id="74" from="StgValue_73" to="GDn_points_addr" fromId="73" toId="12">
</dataflow>
<dataflow id="75" from="GDn_points_addr" to="GDn_points_load" fromId="12" toId="13">
</dataflow>
<dataflow id="77" from="_ssdm_op_Read.ap_auto.i32" to="current_z_top_index_read" fromId="76" toId="14">
</dataflow>
<dataflow id="78" from="current_z_top_index" to="current_z_top_index_read" fromId="44" toId="14">
</dataflow>
<dataflow id="80" from="_ssdm_op_Read.ap_auto.i64" to="previous_white_space_height_read" fromId="79" toId="15">
</dataflow>
<dataflow id="81" from="previous_white_space_height" to="previous_white_space_height_read" fromId="43" toId="15">
</dataflow>
<dataflow id="82" from="_ssdm_op_Read.ap_auto.i64" to="white_space_height_read" fromId="79" toId="16">
</dataflow>
<dataflow id="83" from="white_space_height" to="white_space_height_read" fromId="42" toId="16">
</dataflow>
<dataflow id="85" from="_ssdm_op_Read.ap_auto.i1" to="repeat_original_read" fromId="84" toId="17">
</dataflow>
<dataflow id="86" from="repeat_original" to="repeat_original_read" fromId="41" toId="17">
</dataflow>
<dataflow id="88" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="87" toId="18">
</dataflow>
<dataflow id="89" from="GDn_points" to="specinterface_ln0" fromId="39" toId="18">
</dataflow>
<dataflow id="91" from="empty_11" to="specinterface_ln0" fromId="90" toId="18">
</dataflow>
<dataflow id="93" from="StgValue_92" to="specinterface_ln0" fromId="92" toId="18">
</dataflow>
<dataflow id="94" from="StgValue_92" to="specinterface_ln0" fromId="92" toId="18">
</dataflow>
<dataflow id="96" from="empty_10" to="specinterface_ln0" fromId="95" toId="18">
</dataflow>
<dataflow id="98" from="StgValue_97" to="specinterface_ln0" fromId="97" toId="18">
</dataflow>
<dataflow id="99" from="StgValue_92" to="specinterface_ln0" fromId="92" toId="18">
</dataflow>
<dataflow id="100" from="empty_10" to="specinterface_ln0" fromId="95" toId="18">
</dataflow>
<dataflow id="101" from="empty_10" to="specinterface_ln0" fromId="95" toId="18">
</dataflow>
<dataflow id="102" from="empty_10" to="specinterface_ln0" fromId="95" toId="18">
</dataflow>
<dataflow id="103" from="StgValue_92" to="specinterface_ln0" fromId="92" toId="18">
</dataflow>
<dataflow id="104" from="StgValue_92" to="specinterface_ln0" fromId="92" toId="18">
</dataflow>
<dataflow id="105" from="StgValue_92" to="specinterface_ln0" fromId="92" toId="18">
</dataflow>
<dataflow id="106" from="StgValue_92" to="specinterface_ln0" fromId="92" toId="18">
</dataflow>
<dataflow id="107" from="empty_10" to="specinterface_ln0" fromId="95" toId="18">
</dataflow>
<dataflow id="108" from="empty_10" to="specinterface_ln0" fromId="95" toId="18">
</dataflow>
<dataflow id="109" from="StgValue_67" to="sub_ln180" fromId="67" toId="19">
</dataflow>
<dataflow id="110" from="white_space_height_read" to="sub_ln180" fromId="16" toId="19">
</dataflow>
<dataflow id="112" from="_ssdm_op_BitSelect.i1.i64.i32" to="tmp_36" fromId="111" toId="20">
</dataflow>
<dataflow id="113" from="white_space_height_read" to="tmp_36" fromId="16" toId="20">
</dataflow>
<dataflow id="115" from="StgValue_114" to="tmp_36" fromId="114" toId="20">
</dataflow>
<dataflow id="116" from="tmp_36" to="select_ln180" fromId="20" toId="21">
</dataflow>
<dataflow id="117" from="sub_ln180" to="select_ln180" fromId="19" toId="21">
</dataflow>
<dataflow id="118" from="white_space_height_read" to="select_ln180" fromId="16" toId="21">
</dataflow>
<dataflow id="119" from="select_ln180" to="icmp_ln893" fromId="21" toId="22">
</dataflow>
<dataflow id="121" from="StgValue_120" to="icmp_ln893" fromId="120" toId="22">
</dataflow>
<dataflow id="122" from="patches_parameters_addr" to="patches_parameters_load" fromId="10" toId="23">
</dataflow>
<dataflow id="123" from="patches_parameters_load" to="icmp_ln886" fromId="23" toId="24">
</dataflow>
<dataflow id="125" from="StgValue_124" to="icmp_ln886" fromId="124" toId="24">
</dataflow>
<dataflow id="126" from="white_space_height_read" to="icmp_ln895" fromId="16" toId="25">
</dataflow>
<dataflow id="127" from="StgValue_120" to="icmp_ln895" fromId="120" toId="25">
</dataflow>
<dataflow id="128" from="icmp_ln886" to="or_ln894" fromId="24" toId="26">
</dataflow>
<dataflow id="129" from="icmp_ln895" to="or_ln894" fromId="25" toId="26">
</dataflow>
<dataflow id="130" from="GDn_points_addr" to="GDn_points_load" fromId="12" toId="27">
</dataflow>
<dataflow id="131" from="GDn_points_load" to="icmp_ln896" fromId="27" toId="28">
</dataflow>
<dataflow id="132" from="current_z_top_index_read" to="icmp_ln896" fromId="14" toId="28">
</dataflow>
<dataflow id="133" from="repeat_original_read" to="xor_ln897" fromId="17" toId="29">
</dataflow>
<dataflow id="135" from="StgValue_134" to="xor_ln897" fromId="134" toId="29">
</dataflow>
<dataflow id="136" from="white_space_height_read" to="icmp_ln893_1" fromId="16" toId="30">
</dataflow>
<dataflow id="137" from="StgValue_67" to="icmp_ln893_1" fromId="67" toId="30">
</dataflow>
<dataflow id="138" from="_ssdm_op_BitSelect.i1.i64.i32" to="tmp_37" fromId="111" toId="31">
</dataflow>
<dataflow id="139" from="previous_white_space_height_read" to="tmp_37" fromId="15" toId="31">
</dataflow>
<dataflow id="140" from="StgValue_114" to="tmp_37" fromId="114" toId="31">
</dataflow>
<dataflow id="141" from="tmp_37" to="or_ln893" fromId="31" toId="32">
</dataflow>
<dataflow id="142" from="icmp_ln893_1" to="or_ln893" fromId="30" toId="32">
</dataflow>
<dataflow id="143" from="or_ln893" to="and_ln894" fromId="32" toId="33">
</dataflow>
<dataflow id="144" from="icmp_ln893" to="and_ln894" fromId="22" toId="33">
</dataflow>
<dataflow id="145" from="icmp_ln896" to="and_ln894_1" fromId="28" toId="34">
</dataflow>
<dataflow id="146" from="xor_ln897" to="and_ln894_1" fromId="29" toId="34">
</dataflow>
<dataflow id="147" from="and_ln894_1" to="and_ln894_2" fromId="34" toId="35">
</dataflow>
<dataflow id="148" from="or_ln894" to="and_ln894_2" fromId="26" toId="35">
</dataflow>
<dataflow id="149" from="and_ln894_2" to="and_ln894_3" fromId="35" toId="36">
</dataflow>
<dataflow id="150" from="and_ln894" to="and_ln894_3" fromId="33" toId="36">
</dataflow>
<dataflow id="151" from="and_ln894_3" to="ret_ln893" fromId="36" toId="37">
</dataflow>
</dataflows>


</stg>
