Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Mar 12 16:11:29 2019
| Host         : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_design_analysis -timing -setup -max_paths 10 -extend -show_all -logic_level_distribution -logic_level_dist_paths 1000 -complexity -congestion -name design_analysis_1 -file design_analysis.txt
| Design       : wrapper
| Device       : xcvu9p
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-10
2. Logic Level Distribution
3. Complexity Characteristics (Cells)
4. Placed Maximum Level Congestion Reporting
5. Initial Estimated Router Congestion Reporting
6. Routed Maximum Level Congestion Reporting
7. SLR Net Crossing Reporting
8. Placed Tile Based Congestion Metric (Vertical)
9. Placed Tile Based Congestion Metric (Horizontal)

1. Setup Path Characteristics 1-10
----------------------------------

Setup Characteristics for Path #1
+---------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                               Path #1                                                                                              |     WorstPath from Dst    |
+---------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                                                                              3.572 |                     0.000 |
| Path Delay                |                     0.700 |                                                                                                                                                                                              9.885 |                     0.558 |
| Logic Delay               | 0.093(14%)                | 3.734(38%)                                                                                                                                                                                         | 0.097(18%)                |
| Net Delay                 | 0.607(86%)                | 6.151(62%)                                                                                                                                                                                         | 0.461(82%)                |
| Clock Skew                |                    -0.073 |                                                                                                                                                                                             -0.112 |                    -1.094 |
| Slack                     |                       inf |                                                                                                                                                                                             -6.434 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                                                                    | Asynchronous Clock Groups |
| Bounding Box Size         | 4% x 0%                   | 7% x 2%                                                                                                                                                                                            | 0% x 0%                   |
| Clock Region Distance     | (0, 1)                    | (0, 0)                                                                                                                                                                                             | (0, 0)                    |
| Cumulative Fanout         |                         2 |                                                                                                                                                                                                392 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                                  0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                                                                  0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                                  0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                                  0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                                                                       | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                                                                                 37 |                         0 |
| Routes                    |                         1 |                                                                                                                                                                                                 37 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT5 LUT3 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT3 LUT5 LUT4 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                                                                                | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                                                                                | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                                                                               | None                      |
| BRAM                      | None                      | None                                                                                                                                                                                               | None                      |
| IO Crossings              |                         0 |                                                                                                                                                                                                  0 |                         0 |
| SLR Crossings             |                         0 |                                                                                                                                                                                                  0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                                                                  0 |                         0 |
| High Fanout               |                         2 |                                                                                                                                                                                                 40 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                                                                  0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                                                                  0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                             | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                             | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[353]/C    | sr_p.sr_1[352]/C                                                                                                                                                                                   | sr_p.sr_1[189]/C          |
| End Point Pin             | sr_p.sr_1[352]/D          | sr_p.sr_1[189]/D                                                                                                                                                                                   | delay_block[0][189]/D     |
+---------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #2
+---------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                            Path #2                                                                                            |     WorstPath from Dst    |
+---------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                                                                         3.572 |                     0.000 |
| Path Delay                |                     0.700 |                                                                                                                                                                                         9.958 |                     0.648 |
| Logic Delay               | 0.093(14%)                | 4.108(42%)                                                                                                                                                                                    | 0.096(15%)                |
| Net Delay                 | 0.607(86%)                | 5.850(58%)                                                                                                                                                                                    | 0.552(85%)                |
| Clock Skew                |                    -0.073 |                                                                                                                                                                                        -0.035 |                    -1.142 |
| Slack                     |                       inf |                                                                                                                                                                                        -6.429 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                                                               | Asynchronous Clock Groups |
| Bounding Box Size         | 4% x 0%                   | 7% x 1%                                                                                                                                                                                       | 3% x 0%                   |
| Clock Region Distance     | (0, 1)                    | (0, 0)                                                                                                                                                                                        | (0, 0)                    |
| Cumulative Fanout         |                         2 |                                                                                                                                                                                           354 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                             0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                                                             0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                             0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                             0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                                                                  | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                                                                            36 |                         0 |
| Routes                    |                         1 |                                                                                                                                                                                            36 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT5 LUT3 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT3 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                                                                           | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                                                                           | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                                                                          | None                      |
| BRAM                      | None                      | None                                                                                                                                                                                          | None                      |
| IO Crossings              |                         0 |                                                                                                                                                                                             0 |                         0 |
| SLR Crossings             |                         0 |                                                                                                                                                                                             0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                                                             0 |                         0 |
| High Fanout               |                         2 |                                                                                                                                                                                            40 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                                                             0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                                                             0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                        | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                        | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[353]/C    | sr_p.sr_1[352]/C                                                                                                                                                                              | sr_p.sr_1[399]/C          |
| End Point Pin             | sr_p.sr_1[352]/D          | sr_p.sr_1[399]/D                                                                                                                                                                              | delay_block[0][399]/D     |
+---------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #3
+---------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                            Path #3                                                                                            |     WorstPath from Dst    |
+---------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                                                                         3.572 |                     0.000 |
| Path Delay                |                     0.700 |                                                                                                                                                                                         9.885 |                     1.573 |
| Logic Delay               | 0.093(14%)                | 4.054(42%)                                                                                                                                                                                    | 0.097(7%)                 |
| Net Delay                 | 0.607(86%)                | 5.831(58%)                                                                                                                                                                                    | 1.476(93%)                |
| Clock Skew                |                    -0.073 |                                                                                                                                                                                        -0.102 |                    -1.138 |
| Slack                     |                       inf |                                                                                                                                                                                        -6.423 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                                                               | Asynchronous Clock Groups |
| Bounding Box Size         | 4% x 0%                   | 7% x 1%                                                                                                                                                                                       | 4% x 0%                   |
| Clock Region Distance     | (0, 1)                    | (0, 1)                                                                                                                                                                                        | (0, 0)                    |
| Cumulative Fanout         |                         2 |                                                                                                                                                                                           354 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                             0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                                                             0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                             0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                             0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                                                                  | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                                                                            36 |                         0 |
| Routes                    |                         1 |                                                                                                                                                                                            36 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT5 LUT3 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT3 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                                                                           | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                                                                           | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                                                                          | None                      |
| BRAM                      | None                      | None                                                                                                                                                                                          | None                      |
| IO Crossings              |                         0 |                                                                                                                                                                                             0 |                         3 |
| SLR Crossings             |                         0 |                                                                                                                                                                                             0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                                                             0 |                         0 |
| High Fanout               |                         2 |                                                                                                                                                                                            40 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                                                             0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                                                             0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                        | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                        | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[353]/C    | sr_p.sr_1[352]/C                                                                                                                                                                              | sr_p.sr_1[385]/C          |
| End Point Pin             | sr_p.sr_1[352]/D          | sr_p.sr_1[385]/D                                                                                                                                                                              | delay_block[0][385]/D     |
+---------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #4
+---------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                            Path #4                                                                                            |     WorstPath from Dst    |
+---------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                                                                         3.572 |                     0.000 |
| Path Delay                |                     0.700 |                                                                                                                                                                                         9.883 |                     0.565 |
| Logic Delay               | 0.093(14%)                | 4.054(42%)                                                                                                                                                                                    | 0.096(17%)                |
| Net Delay                 | 0.607(86%)                | 5.829(58%)                                                                                                                                                                                    | 0.469(83%)                |
| Clock Skew                |                    -0.073 |                                                                                                                                                                                        -0.102 |                    -1.135 |
| Slack                     |                       inf |                                                                                                                                                                                        -6.421 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                                                               | Asynchronous Clock Groups |
| Bounding Box Size         | 4% x 0%                   | 7% x 1%                                                                                                                                                                                       | 3% x 0%                   |
| Clock Region Distance     | (0, 1)                    | (0, 1)                                                                                                                                                                                        | (0, 0)                    |
| Cumulative Fanout         |                         2 |                                                                                                                                                                                           354 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                             0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                                                             0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                             0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                             0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                                                                  | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                                                                            36 |                         0 |
| Routes                    |                         1 |                                                                                                                                                                                            36 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT5 LUT3 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT3 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                                                                           | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                                                                           | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                                                                          | None                      |
| BRAM                      | None                      | None                                                                                                                                                                                          | None                      |
| IO Crossings              |                         0 |                                                                                                                                                                                             0 |                         0 |
| SLR Crossings             |                         0 |                                                                                                                                                                                             0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                                                             0 |                         0 |
| High Fanout               |                         2 |                                                                                                                                                                                            40 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                                                             0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                                                             0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                        | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                        | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[353]/C    | sr_p.sr_1[352]/C                                                                                                                                                                              | sr_p.sr_1[372]/C          |
| End Point Pin             | sr_p.sr_1[352]/D          | sr_p.sr_1[372]/D                                                                                                                                                                              | delay_block[0][372]/D     |
+---------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #5
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                          Path #5                                                                                         |     WorstPath from Dst    |
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                                                                    3.572 |                     0.000 |
| Path Delay                |                     0.700 |                                                                                                                                                                                    9.949 |                     0.675 |
| Logic Delay               | 0.093(14%)                | 3.715(38%)                                                                                                                                                                               | 0.095(15%)                |
| Net Delay                 | 0.607(86%)                | 6.234(62%)                                                                                                                                                                               | 0.580(85%)                |
| Clock Skew                |                    -0.073 |                                                                                                                                                                                   -0.030 |                    -1.177 |
| Slack                     |                       inf |                                                                                                                                                                                   -6.415 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                                                          | Asynchronous Clock Groups |
| Bounding Box Size         | 4% x 0%                   | 7% x 1%                                                                                                                                                                                  | 3% x 0%                   |
| Clock Region Distance     | (0, 1)                    | (0, 0)                                                                                                                                                                                   | (0, 1)                    |
| Cumulative Fanout         |                         2 |                                                                                                                                                                                      317 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                        0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                                                        0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                        0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                        0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                                                             | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                                                                       35 |                         0 |
| Routes                    |                         1 |                                                                                                                                                                                       35 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT5 LUT3 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT5 LUT4 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                                                                      | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                                                                      | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                                                                     | None                      |
| BRAM                      | None                      | None                                                                                                                                                                                     | None                      |
| IO Crossings              |                         0 |                                                                                                                                                                                        0 |                         0 |
| SLR Crossings             |                         0 |                                                                                                                                                                                        0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                                                        0 |                         0 |
| High Fanout               |                         2 |                                                                                                                                                                                       40 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                                                        0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                                                        0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                   | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                   | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[353]/C    | sr_p.sr_1[352]/C                                                                                                                                                                         | sr_p.sr_1[373]/C          |
| End Point Pin             | sr_p.sr_1[352]/D          | sr_p.sr_1[373]/D                                                                                                                                                                         | delay_block[0][373]/D     |
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #6
+---------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                               Path #6                                                                                              |     WorstPath from Dst    |
+---------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                                                                              3.572 |                     0.000 |
| Path Delay                |                     0.700 |                                                                                                                                                                                              9.868 |                     0.639 |
| Logic Delay               | 0.093(14%)                | 3.710(38%)                                                                                                                                                                                         | 0.096(16%)                |
| Net Delay                 | 0.607(86%)                | 6.158(62%)                                                                                                                                                                                         | 0.543(84%)                |
| Clock Skew                |                    -0.073 |                                                                                                                                                                                             -0.106 |                    -1.083 |
| Slack                     |                       inf |                                                                                                                                                                                             -6.411 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                                                                    | Asynchronous Clock Groups |
| Bounding Box Size         | 4% x 0%                   | 7% x 2%                                                                                                                                                                                            | 4% x 0%                   |
| Clock Region Distance     | (0, 1)                    | (0, 0)                                                                                                                                                                                             | (0, 0)                    |
| Cumulative Fanout         |                         2 |                                                                                                                                                                                                392 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                                  0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                                                                  0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                                  0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                                  0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                                                                       | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                                                                                 37 |                         0 |
| Routes                    |                         1 |                                                                                                                                                                                                 37 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT5 LUT3 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT3 LUT5 LUT4 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                                                                                | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                                                                                | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                                                                               | None                      |
| BRAM                      | None                      | None                                                                                                                                                                                               | None                      |
| IO Crossings              |                         0 |                                                                                                                                                                                                  0 |                         0 |
| SLR Crossings             |                         0 |                                                                                                                                                                                                  0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                                                                  0 |                         0 |
| High Fanout               |                         2 |                                                                                                                                                                                                 40 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                                                                  0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                                                                  0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                             | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                             | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[353]/C    | sr_p.sr_1[352]/C                                                                                                                                                                                   | sr_p.sr_1[187]/C          |
| End Point Pin             | sr_p.sr_1[352]/D          | sr_p.sr_1[187]/D                                                                                                                                                                                   | delay_block[0][187]/D     |
+---------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #7
+---------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                            Path #7                                                                                            |     WorstPath from Dst    |
+---------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                                                                         3.572 |                     0.000 |
| Path Delay                |                     0.700 |                                                                                                                                                                                         9.929 |                     1.827 |
| Logic Delay               | 0.093(14%)                | 3.950(40%)                                                                                                                                                                                    | 0.097(6%)                 |
| Net Delay                 | 0.607(86%)                | 5.979(60%)                                                                                                                                                                                    | 1.730(94%)                |
| Clock Skew                |                    -0.073 |                                                                                                                                                                                        -0.040 |                    -1.135 |
| Slack                     |                       inf |                                                                                                                                                                                        -6.405 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                                                               | Asynchronous Clock Groups |
| Bounding Box Size         | 4% x 0%                   | 7% x 1%                                                                                                                                                                                       | 3% x 0%                   |
| Clock Region Distance     | (0, 1)                    | (0, 0)                                                                                                                                                                                        | (0, 0)                    |
| Cumulative Fanout         |                         2 |                                                                                                                                                                                           354 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                             0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                                                             0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                             0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                             0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                                                                  | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                                                                            36 |                         0 |
| Routes                    |                         1 |                                                                                                                                                                                            36 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT5 LUT3 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT3 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                                                                           | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                                                                           | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                                                                          | None                      |
| BRAM                      | None                      | None                                                                                                                                                                                          | None                      |
| IO Crossings              |                         0 |                                                                                                                                                                                             0 |                         3 |
| SLR Crossings             |                         0 |                                                                                                                                                                                             0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                                                             0 |                         0 |
| High Fanout               |                         2 |                                                                                                                                                                                            40 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                                                             0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                                                             0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                        | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                        | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[353]/C    | sr_p.sr_1[352]/C                                                                                                                                                                              | sr_p.sr_1[396]/C          |
| End Point Pin             | sr_p.sr_1[352]/D          | sr_p.sr_1[396]/D                                                                                                                                                                              | delay_block[0][396]/D     |
+---------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #8
+---------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                                 Path #8                                                                                                 |     WorstPath from Dst    |
+---------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                                                                                   3.572 |                     0.000 |
| Path Delay                |                     1.388 |                                                                                                                                                                                                   9.992 |                     1.701 |
| Logic Delay               | 0.094(7%)                 | 3.961(40%)                                                                                                                                                                                              | 0.096(6%)                 |
| Net Delay                 | 1.294(93%)                | 6.031(60%)                                                                                                                                                                                              | 1.605(94%)                |
| Clock Skew                |                    -0.064 |                                                                                                                                                                                                   0.046 |                    -1.303 |
| Slack                     |                       inf |                                                                                                                                                                                                  -6.383 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                                                                         | Asynchronous Clock Groups |
| Bounding Box Size         | 0% x 0%                   | 6% x 0%                                                                                                                                                                                                 | 6% x 0%                   |
| Clock Region Distance     | (0, 0)                    | (0, 0)                                                                                                                                                                                                  | (0, 0)                    |
| Cumulative Fanout         |                         2 |                                                                                                                                                                                                     435 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                                       0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                                                                       0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                                       0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                                       0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                                                                            | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                                                                                      38 |                         0 |
| Routes                    |                         1 |                                                                                                                                                                                                      38 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT5 LUT6 LUT3 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                                                                                     | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                                                                                     | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                                                                                    | None                      |
| BRAM                      | None                      | None                                                                                                                                                                                                    | None                      |
| IO Crossings              |                         3 |                                                                                                                                                                                                       0 |                         3 |
| SLR Crossings             |                         0 |                                                                                                                                                                                                       0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                                                                       0 |                         0 |
| High Fanout               |                         2 |                                                                                                                                                                                                      41 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                                                                       0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                                                                       0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                                  | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                                  | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[120]/C    | sr_p.sr_1[119]/C                                                                                                                                                                                        | sr_p.sr_1[87]/C           |
| End Point Pin             | sr_p.sr_1[119]/D          | sr_p.sr_1[87]/D                                                                                                                                                                                         | delay_block[0][87]/D      |
+---------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #9
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                          Path #9                                                                                         |     WorstPath from Dst    |
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                                                                    3.572 |                     0.000 |
| Path Delay                |                     0.700 |                                                                                                                                                                                    9.911 |                     0.596 |
| Logic Delay               | 0.093(14%)                | 3.584(37%)                                                                                                                                                                               | 0.096(17%)                |
| Net Delay                 | 0.607(86%)                | 6.327(63%)                                                                                                                                                                               | 0.500(83%)                |
| Clock Skew                |                    -0.073 |                                                                                                                                                                                   -0.035 |                    -1.173 |
| Slack                     |                       inf |                                                                                                                                                                                   -6.382 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                                                          | Asynchronous Clock Groups |
| Bounding Box Size         | 4% x 0%                   | 7% x 1%                                                                                                                                                                                  | 4% x 0%                   |
| Clock Region Distance     | (0, 1)                    | (0, 0)                                                                                                                                                                                   | (0, 1)                    |
| Cumulative Fanout         |                         2 |                                                                                                                                                                                      316 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                        0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                                                        0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                        0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                        0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                                                             | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                                                                       35 |                         0 |
| Routes                    |                         1 |                                                                                                                                                                                       35 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT5 LUT3 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT5 LUT5 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                                                                      | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                                                                      | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                                                                     | None                      |
| BRAM                      | None                      | None                                                                                                                                                                                     | None                      |
| IO Crossings              |                         0 |                                                                                                                                                                                        0 |                         0 |
| SLR Crossings             |                         0 |                                                                                                                                                                                        0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                                                        0 |                         0 |
| High Fanout               |                         2 |                                                                                                                                                                                       40 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                                                        0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                                                        0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                   | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                   | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[353]/C    | sr_p.sr_1[352]/C                                                                                                                                                                         | sr_p.sr_1[384]/C          |
| End Point Pin             | sr_p.sr_1[352]/D          | sr_p.sr_1[384]/D                                                                                                                                                                         | delay_block[0][384]/D     |
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #10
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                         Path #10                                                                                         |     WorstPath from Dst    |
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                                                                    3.572 |                     0.000 |
| Path Delay                |                     0.700 |                                                                                                                                                                                    9.910 |                     0.399 |
| Logic Delay               | 0.093(14%)                | 3.584(37%)                                                                                                                                                                               | 0.096(25%)                |
| Net Delay                 | 0.607(86%)                | 6.326(63%)                                                                                                                                                                               | 0.303(75%)                |
| Clock Skew                |                    -0.073 |                                                                                                                                                                                   -0.035 |                    -1.182 |
| Slack                     |                       inf |                                                                                                                                                                                   -6.381 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                                                          | Asynchronous Clock Groups |
| Bounding Box Size         | 4% x 0%                   | 7% x 1%                                                                                                                                                                                  | 0% x 0%                   |
| Clock Region Distance     | (0, 1)                    | (0, 0)                                                                                                                                                                                   | (0, 1)                    |
| Cumulative Fanout         |                         2 |                                                                                                                                                                                      316 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                        0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                                                        0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                        0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                        0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                                                             | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                                                                       35 |                         0 |
| Routes                    |                         1 |                                                                                                                                                                                       35 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT5 LUT3 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT5 LUT5 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                                                                      | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                                                                      | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                                                                     | None                      |
| BRAM                      | None                      | None                                                                                                                                                                                     | None                      |
| IO Crossings              |                         0 |                                                                                                                                                                                        0 |                         0 |
| SLR Crossings             |                         0 |                                                                                                                                                                                        0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                                                        0 |                         0 |
| High Fanout               |                         2 |                                                                                                                                                                                       40 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                                                        0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                                                        0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                   | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                   | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[353]/C    | sr_p.sr_1[352]/C                                                                                                                                                                         | sr_p.sr_1[371]/C          |
| End Point Pin             | sr_p.sr_1[352]/D          | sr_p.sr_1[371]/D                                                                                                                                                                         | delay_block[0][371]/D     |
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+----+----+----+----+----+----+-----+-----+----+
| End Point Clock | Requirement | 26 | 31 | 32 | 33 | 34 | 35 |  36 |  37 | 38 |
+-----------------+-------------+----+----+----+----+----+----+-----+-----+----+
| clk             | 3.572ns     | 32 | 14 |  6 |  8 | 28 | 58 | 103 | 118 | 49 |
+-----------------+-------------+----+----+----+----+----+----+-----+-----+----+
* Columns represents the logic levels per end point clock
** Distribution is for top worst 416 paths


3. Complexity Characteristics (Cells)
-------------------------------------

+-----------+-------------------------------------------------------------------------+------+----------------+-----------------+---------+----------+-----------+------------+-------------+------------+------------+-----+------+------+------+
|  Instance |                                  Module                                 | Rent | Average Fanout | Total Instances |   LUT1  |   LUT2   |    LUT3   |    LUT4    |     LUT5    |    LUT6    | Memory LUT | DSP | RAMB | MUXF | URAM |
+-----------+-------------------------------------------------------------------------+------+----------------+-----------------+---------+----------+-----------+------------+-------------+------------+------------+-----+------+------+------+
| (top)     |                                                                 wrapper | 0.69 |           3.92 |            7800 | 0(0.0%) | 27(0.5%) | 535(9.0%) | 917(15.4%) | 3526(59.1%) | 961(16.1%) |          0 |   0 |    0 |    0 |    0 |
|  dut_inst | muon_sorter_I032_O032_D000_BITONIC_TOPVHDL-freq280x400retfan10000_rev_1 | 0.69 |           4.55 |            5825 | 0(0.0%) | 24(0.4%) | 534(9.2%) | 780(13.4%) | 3526(60.5%) | 961(16.5%) |          0 |   0 |    0 |    0 |    0 |
+-----------+-------------------------------------------------------------------------+------+----------------+-----------------+---------+----------+-----------+------------+-------------+------------+------------+-----+------+------+------+
* Complexity Ranges 
** 0.0 - 0.3 -> Very Low, 0.3 - 0.5 -> low, 0.5 - 0.65 -> normal,  0.65 - 0.85 -> high, 0.85 - 1.0 -> very high
*** -* -> Not computable as cell size is very small


4. Placed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |       Congestion Window       |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                1 |       100% | (CLEL_R_X63Y402,CLEM_X64Y403) | wrapper(100%) |            0% |       4.96875 | 100%         | 0%         |  14% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      |                2 |       106% | (CLEM_X65Y403,CLEL_R_X66Y406) | wrapper(100%) |            0% |       5.19531 | 99%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                1 |       102% | (CLEL_R_X68Y399,CLEM_X69Y400) | wrapper(100%) |            0% |       5.15625 | 100%         | 0%         |  26% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      |                0 |       109% | (CLEM_X65Y400,CLEM_X65Y400)   | wrapper(100%) |            0% |         5.375 | 100%         | 0%         |  43% |   0% | NA   | NA   | NA  |    0% |  0% |
+-----------+------------------+------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


5. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+--------+------------------+------------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction |  Type  | Congestion Level | Percentage Tiles |       Congestion Window       |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+--------+------------------+------------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     | Global |                2 |           0.011% | (CLEM_X66Y404,CLEM_X67Y407)   | wrapper(100%) |            0% |        5.0625 | 98%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     | Global |                1 |           0.004% | (CLEM_X65Y412,CLEM_X66Y413)   | wrapper(100%) |            0% |       5.10417 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      | Global |                2 |           0.042% | (CLEM_X64Y400,CLEM_X69Y407)   | wrapper(100%) |            0% |       5.08854 | 99%          | 0%         |   3% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| West      | Global |                3 |           0.033% | (CLEM_X64Y400,CLEM_X67Y407)   | wrapper(100%) |            0% |       5.04948 | 99%          | 0%         |   2% |   0% | NA   | NA   | 0%  |    0% |  0% |
| East      | Long   |                0 |           0.006% | (CLEM_X60Y416,CLEM_X60Y416)   | wrapper(100%) |            0% |          4.75 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      | Long   |                2 |           0.031% | (CLEL_R_X62Y400,CLEM_X65Y405) | wrapper(100%) |            0% |       4.91667 | 99%          | 0%         |   7% |   0% | NA   | NA   | 0%  |    0% |  0% |
| North     | Short  |                3 |           0.085% | (CLEM_X64Y401,CLEM_X71Y408)   | wrapper(100%) |            0% |       5.07292 | 99%          | 0%         |   2% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| South     | Short  |                3 |           0.083% | (CLEM_X64Y400,CLEM_X71Y415)   | wrapper(100%) |            0% |       5.03906 | 99%          | 0%         |   4% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| East      | Short  |                4 |           0.163% | (CLEL_R_X55Y401,CLEM_X70Y416) | wrapper(100%) |            0% |        4.6284 | 93%          | 0%         |   6% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Short  |                3 |           0.070% | (CLEM_X64Y398,CLEM_X71Y407)   | wrapper(100%) |            0% |         5.025 | 99%          | 0%         |   5% |   0% | 0%   | NA   | 0%  |    0% |  0% |
+-----------+--------+------------------+------------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


6. Routed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-------------------+------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion | Congestion Window | Cell Names | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-------------------+------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
* No router congested regions found.


7. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+-------------+-------------+-------------+
| Cell Names | Number of Nets crossing SLR | 0 - 1 Cuts  | 0 - 2 Cuts  | 1 - 2 Cuts  |
+------------+-----------------------------+-------------+-------------+-------------+
* Information not available. There are no nets crossing SLRs.


8. Placed Tile Based Congestion Metric (Vertical)
-------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |   Cell Names  | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+
| CLEM_X71Y412   | 409             | 505          | 42%                  | wrapper(100%) | Y                   |
| CLEM_X71Y414   | 409             | 503          | 41%                  | wrapper(100%) | Y                   |
| CLEL_R_X63Y403 | 379             | 514          | 40%                  | wrapper(100%) | Y                   |
| CLEL_R_X70Y415 | 408             | 502          | 39%                  | wrapper(100%) | Y                   |
| CLEL_R_X63Y402 | 379             | 515          | 39%                  | wrapper(100%) | Y                   |
| CLEL_R_X60Y403 | 365             | 514          | 38%                  | wrapper(100%) | Y                   |
| CLEM_X71Y413   | 409             | 504          | 38%                  | wrapper(100%) | Y                   |
| CLEL_R_X70Y413 | 408             | 504          | 37%                  | wrapper(100%) | Y                   |
| CLEL_R_X70Y414 | 408             | 503          | 37%                  | wrapper(100%) | Y                   |
| CLEL_R_X63Y401 | 379             | 516          | 37%                  | wrapper(100%) | Y                   |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+


9. Placed Tile Based Congestion Metric (Horizontal)
---------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |   Cell Names  | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+
| CLEM_X64Y402   | 380             | 515          | 39%                  | wrapper(100%) | Y                   |
| CLEL_R_X63Y401 | 379             | 516          | 39%                  | wrapper(100%) | Y                   |
| CLEL_R_X63Y403 | 379             | 514          | 38%                  | wrapper(100%) | Y                   |
| CLEL_R_X63Y402 | 379             | 515          | 38%                  | wrapper(100%) | Y                   |
| CLEM_X64Y401   | 380             | 516          | 38%                  | wrapper(100%) | Y                   |
| CLEM_X65Y403   | 384             | 514          | 37%                  | wrapper(100%) | Y                   |
| CLEM_X64Y403   | 380             | 514          | 37%                  | wrapper(100%) | Y                   |
| CLEM_X65Y402   | 384             | 515          | 37%                  | wrapper(100%) | Y                   |
| CLEM_X64Y400   | 380             | 517          | 37%                  | wrapper(100%) | Y                   |
| CLEM_X63Y401   | 377             | 516          | 36%                  | wrapper(100%) | Y                   |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+


