#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Nov  6 19:37:11 2020
# Process ID: 2224
# Current directory: Z:/Documents/DOCS/projects/projects_uploaded/PN004_mems_mic_recorder/fpga_project/memsMicRec_vivado/memsMicRec_vivado.runs/synth_1
# Command line: vivado.exe -log memsMicRec_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source memsMicRec_top.tcl
# Log file: Z:/Documents/DOCS/projects/projects_uploaded/PN004_mems_mic_recorder/fpga_project/memsMicRec_vivado/memsMicRec_vivado.runs/synth_1/memsMicRec_top.vds
# Journal file: Z:/Documents/DOCS/projects/projects_uploaded/PN004_mems_mic_recorder/fpga_project/memsMicRec_vivado/memsMicRec_vivado.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source memsMicRec_top.tcl -notrace
Command: synth_design -top memsMicRec_top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2944 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 710.824 ; gain = 178.324
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'memsMicRec_top' [Z:/Documents/DOCS/projects/projects_uploaded/PN004_mems_mic_recorder/fpga_project/code/memsMicRec_top.vhd:60]
	Parameter SYS_RST_VAL bound to: 10000000 - type: integer 
	Parameter MMCM_RST_VAL bound to: 6144000 - type: integer 
INFO: [Synth 8-3491] module 'clocks' declared at 'Z:/Documents/DOCS/projects/projects_uploaded/PN004_mems_mic_recorder/fpga_project/code/clocks.vhd:38' bound to instance 'clocking_comp' of component 'clocks' [Z:/Documents/DOCS/projects/projects_uploaded/PN004_mems_mic_recorder/fpga_project/code/memsMicRec_top.vhd:264]
INFO: [Synth 8-638] synthesizing module 'clocks' [Z:/Documents/DOCS/projects/projects_uploaded/PN004_mems_mic_recorder/fpga_project/code/clocks.vhd:67]
	Parameter CLK_SPI_MAX_VAL bound to: 9 - type: integer 
	Parameter CLK_SPI_HD_VAL bound to: 5 - type: integer 
	Parameter CLK_PDM_MAX_VAL bound to: 19 - type: integer 
	Parameter CLK_PDM_HD_VAL bound to: 10 - type: integer 
	Parameter CLK_PCM_MAX_VAL bound to: 1279 - type: integer 
	Parameter CLK_PCM_HD_VAL bound to: 640 - type: integer 
INFO: [Synth 8-3491] module 'mmcm_clock' declared at 'Z:/Documents/DOCS/projects/projects_uploaded/PN004_mems_mic_recorder/fpga_project/memsMicRec_vivado/memsMicRec_vivado.runs/synth_1/.Xil/Vivado-2224-DESKTOP-H4I3KC3/realtime/mmcm_clock_stub.vhdl:5' bound to instance 'mmcm_clocks' of component 'mmcm_clock' [Z:/Documents/DOCS/projects/projects_uploaded/PN004_mems_mic_recorder/fpga_project/code/clocks.vhd:117]
INFO: [Synth 8-638] synthesizing module 'mmcm_clock' [Z:/Documents/DOCS/projects/projects_uploaded/PN004_mems_mic_recorder/fpga_project/memsMicRec_vivado/memsMicRec_vivado.runs/synth_1/.Xil/Vivado-2224-DESKTOP-H4I3KC3/realtime/mmcm_clock_stub.vhdl:15]
INFO: [Synth 8-256] done synthesizing module 'clocks' (1#1) [Z:/Documents/DOCS/projects/projects_uploaded/PN004_mems_mic_recorder/fpga_project/code/clocks.vhd:67]
INFO: [Synth 8-3491] module 'pdm2bitDecode' declared at 'Z:/Documents/DOCS/projects/projects_uploaded/PN004_mems_mic_recorder/fpga_project/code/pdm2bitDecode.vhd:38' bound to instance 'pdm2bitDecode_comp' of component 'pdm2bitDecode' [Z:/Documents/DOCS/projects/projects_uploaded/PN004_mems_mic_recorder/fpga_project/code/memsMicRec_top.vhd:283]
INFO: [Synth 8-638] synthesizing module 'pdm2bitDecode' [Z:/Documents/DOCS/projects/projects_uploaded/PN004_mems_mic_recorder/fpga_project/code/pdm2bitDecode.vhd:55]
	Parameter PDM_BIT1_OFFSET_VAL bound to: 4 - type: integer 
	Parameter PDM_BIT2_OFFSET_VAL bound to: 14 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pdm2bitDecode' (2#1) [Z:/Documents/DOCS/projects/projects_uploaded/PN004_mems_mic_recorder/fpga_project/code/pdm2bitDecode.vhd:55]
INFO: [Synth 8-3491] module 'cicDemod' declared at 'Z:/Documents/DOCS/projects/projects_uploaded/PN004_mems_mic_recorder/fpga_project/code/cicDemod.vhd:38' bound to instance 'cicDemod_comp' of component 'cicDemod' [Z:/Documents/DOCS/projects/projects_uploaded/PN004_mems_mic_recorder/fpga_project/code/memsMicRec_top.vhd:296]
INFO: [Synth 8-638] synthesizing module 'cicDemod' [Z:/Documents/DOCS/projects/projects_uploaded/PN004_mems_mic_recorder/fpga_project/code/cicDemod.vhd:51]
INFO: [Synth 8-3491] module 'cicFlt_4thOrd_64DecFact' declared at 'Z:/Documents/DOCS/projects/projects_uploaded/PN004_mems_mic_recorder/fpga_project/code/cicFlt_4thOrd_64DecFact.vhd:38' bound to instance 'cicFlt_4thOrd_64DecFact_1_comp' of component 'cicFlt_4thOrd_64DecFact' [Z:/Documents/DOCS/projects/projects_uploaded/PN004_mems_mic_recorder/fpga_project/code/cicDemod.vhd:77]
INFO: [Synth 8-638] synthesizing module 'cicFlt_4thOrd_64DecFact' [Z:/Documents/DOCS/projects/projects_uploaded/PN004_mems_mic_recorder/fpga_project/code/cicFlt_4thOrd_64DecFact.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'cicFlt_4thOrd_64DecFact' (3#1) [Z:/Documents/DOCS/projects/projects_uploaded/PN004_mems_mic_recorder/fpga_project/code/cicFlt_4thOrd_64DecFact.vhd:48]
INFO: [Synth 8-3491] module 'cicFlt_4thOrd_64DecFact' declared at 'Z:/Documents/DOCS/projects/projects_uploaded/PN004_mems_mic_recorder/fpga_project/code/cicFlt_4thOrd_64DecFact.vhd:38' bound to instance 'cicFlt_4thOrd_64DecFact_2_comp' of component 'cicFlt_4thOrd_64DecFact' [Z:/Documents/DOCS/projects/projects_uploaded/PN004_mems_mic_recorder/fpga_project/code/cicDemod.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'cicDemod' (4#1) [Z:/Documents/DOCS/projects/projects_uploaded/PN004_mems_mic_recorder/fpga_project/code/cicDemod.vhd:51]
INFO: [Synth 8-3491] module 'cicFirDemod' declared at 'Z:/Documents/DOCS/projects/projects_uploaded/PN004_mems_mic_recorder/fpga_project/code/cicFirDemod.vhd:38' bound to instance 'cicFirDemod_comp' of component 'cicFirDemod' [Z:/Documents/DOCS/projects/projects_uploaded/PN004_mems_mic_recorder/fpga_project/code/memsMicRec_top.vhd:308]
INFO: [Synth 8-638] synthesizing module 'cicFirDemod' [Z:/Documents/DOCS/projects/projects_uploaded/PN004_mems_mic_recorder/fpga_project/code/cicFirDemod.vhd:52]
INFO: [Synth 8-3491] module 'cicFlt_4thOrd_8DecFact' declared at 'Z:/Documents/DOCS/projects/projects_uploaded/PN004_mems_mic_recorder/fpga_project/code/cicFlt_4thOrd_8DecFact.vhd:38' bound to instance 'cicFlt_4thOrd_8DecFact_1_comp' of component 'cicFlt_4thOrd_8DecFact' [Z:/Documents/DOCS/projects/projects_uploaded/PN004_mems_mic_recorder/fpga_project/code/cicFirDemod.vhd:108]
INFO: [Synth 8-638] synthesizing module 'cicFlt_4thOrd_8DecFact' [Z:/Documents/DOCS/projects/projects_uploaded/PN004_mems_mic_recorder/fpga_project/code/cicFlt_4thOrd_8DecFact.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'cicFlt_4thOrd_8DecFact' (5#1) [Z:/Documents/DOCS/projects/projects_uploaded/PN004_mems_mic_recorder/fpga_project/code/cicFlt_4thOrd_8DecFact.vhd:47]
INFO: [Synth 8-3491] module 'firFlt_halfBandDec' declared at 'Z:/Documents/DOCS/projects/projects_uploaded/PN004_mems_mic_recorder/fpga_project/code/firFlt_halfBandDec.vhd:38' bound to instance 'firFlt_halfBandDec_11_comp' of component 'firFlt_halfBandDec' [Z:/Documents/DOCS/projects/projects_uploaded/PN004_mems_mic_recorder/fpga_project/code/cicFirDemod.vhd:116]
INFO: [Synth 8-638] synthesizing module 'firFlt_halfBandDec' [Z:/Documents/DOCS/projects/projects_uploaded/PN004_mems_mic_recorder/fpga_project/code/firFlt_halfBandDec.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'firFlt_halfBandDec' (6#1) [Z:/Documents/DOCS/projects/projects_uploaded/PN004_mems_mic_recorder/fpga_project/code/firFlt_halfBandDec.vhd:47]
INFO: [Synth 8-3491] module 'firFlt_halfBandDec' declared at 'Z:/Documents/DOCS/projects/projects_uploaded/PN004_mems_mic_recorder/fpga_project/code/firFlt_halfBandDec.vhd:38' bound to instance 'firFlt_halfBandDec_12_comp' of component 'firFlt_halfBandDec' [Z:/Documents/DOCS/projects/projects_uploaded/PN004_mems_mic_recorder/fpga_project/code/cicFirDemod.vhd:124]
INFO: [Synth 8-3491] module 'firFlt_halfBandDec' declared at 'Z:/Documents/DOCS/projects/projects_uploaded/PN004_mems_mic_recorder/fpga_project/code/firFlt_halfBandDec.vhd:38' bound to instance 'firFlt_halfBandDec_13_comp' of component 'firFlt_halfBandDec' [Z:/Documents/DOCS/projects/projects_uploaded/PN004_mems_mic_recorder/fpga_project/code/cicFirDemod.vhd:132]
INFO: [Synth 8-3491] module 'cicFlt_4thOrd_8DecFact' declared at 'Z:/Documents/DOCS/projects/projects_uploaded/PN004_mems_mic_recorder/fpga_project/code/cicFlt_4thOrd_8DecFact.vhd:38' bound to instance 'cicFlt_4thOrd_8DecFact_2_comp' of component 'cicFlt_4thOrd_8DecFact' [Z:/Documents/DOCS/projects/projects_uploaded/PN004_mems_mic_recorder/fpga_project/code/cicFirDemod.vhd:142]
INFO: [Synth 8-3491] module 'firFlt_halfBandDec' declared at 'Z:/Documents/DOCS/projects/projects_uploaded/PN004_mems_mic_recorder/fpga_project/code/firFlt_halfBandDec.vhd:38' bound to instance 'firFlt_halfBandDec_21_comp' of component 'firFlt_halfBandDec' [Z:/Documents/DOCS/projects/projects_uploaded/PN004_mems_mic_recorder/fpga_project/code/cicFirDemod.vhd:150]
INFO: [Synth 8-3491] module 'firFlt_halfBandDec' declared at 'Z:/Documents/DOCS/projects/projects_uploaded/PN004_mems_mic_recorder/fpga_project/code/firFlt_halfBandDec.vhd:38' bound to instance 'firFlt_halfBandDec_22_comp' of component 'firFlt_halfBandDec' [Z:/Documents/DOCS/projects/projects_uploaded/PN004_mems_mic_recorder/fpga_project/code/cicFirDemod.vhd:158]
INFO: [Synth 8-3491] module 'firFlt_halfBandDec' declared at 'Z:/Documents/DOCS/projects/projects_uploaded/PN004_mems_mic_recorder/fpga_project/code/firFlt_halfBandDec.vhd:38' bound to instance 'firFlt_halfBandDec_23_comp' of component 'firFlt_halfBandDec' [Z:/Documents/DOCS/projects/projects_uploaded/PN004_mems_mic_recorder/fpga_project/code/cicFirDemod.vhd:166]
INFO: [Synth 8-256] done synthesizing module 'cicFirDemod' (7#1) [Z:/Documents/DOCS/projects/projects_uploaded/PN004_mems_mic_recorder/fpga_project/code/cicFirDemod.vhd:52]
INFO: [Synth 8-3491] module 'dcFiltering' declared at 'Z:/Documents/DOCS/projects/projects_uploaded/PN004_mems_mic_recorder/fpga_project/code/dcFiltering.vhd:38' bound to instance 'dcFiltering_comp' of component 'dcFiltering' [Z:/Documents/DOCS/projects/projects_uploaded/PN004_mems_mic_recorder/fpga_project/code/memsMicRec_top.vhd:321]
INFO: [Synth 8-638] synthesizing module 'dcFiltering' [Z:/Documents/DOCS/projects/projects_uploaded/PN004_mems_mic_recorder/fpga_project/code/dcFiltering.vhd:53]
INFO: [Synth 8-3491] module 'biquadFlt' declared at 'Z:/Documents/DOCS/projects/projects_uploaded/PN004_mems_mic_recorder/fpga_project/code/biquadFlt.vhd:38' bound to instance 'bq1_1' of component 'biquadFlt' [Z:/Documents/DOCS/projects/projects_uploaded/PN004_mems_mic_recorder/fpga_project/code/dcFiltering.vhd:99]
INFO: [Synth 8-638] synthesizing module 'biquadFlt' [Z:/Documents/DOCS/projects/projects_uploaded/PN004_mems_mic_recorder/fpga_project/code/biquadFlt.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'biquadFlt' (8#1) [Z:/Documents/DOCS/projects/projects_uploaded/PN004_mems_mic_recorder/fpga_project/code/biquadFlt.vhd:52]
INFO: [Synth 8-3491] module 'biquadFlt' declared at 'Z:/Documents/DOCS/projects/projects_uploaded/PN004_mems_mic_recorder/fpga_project/code/biquadFlt.vhd:38' bound to instance 'bq1_2' of component 'biquadFlt' [Z:/Documents/DOCS/projects/projects_uploaded/PN004_mems_mic_recorder/fpga_project/code/dcFiltering.vhd:114]
INFO: [Synth 8-3491] module 'biquadFlt' declared at 'Z:/Documents/DOCS/projects/projects_uploaded/PN004_mems_mic_recorder/fpga_project/code/biquadFlt.vhd:38' bound to instance 'bq1_3' of component 'biquadFlt' [Z:/Documents/DOCS/projects/projects_uploaded/PN004_mems_mic_recorder/fpga_project/code/dcFiltering.vhd:129]
INFO: [Synth 8-3491] module 'biquadFlt' declared at 'Z:/Documents/DOCS/projects/projects_uploaded/PN004_mems_mic_recorder/fpga_project/code/biquadFlt.vhd:38' bound to instance 'bq1_4' of component 'biquadFlt' [Z:/Documents/DOCS/projects/projects_uploaded/PN004_mems_mic_recorder/fpga_project/code/dcFiltering.vhd:144]
INFO: [Synth 8-256] done synthesizing module 'dcFiltering' (9#1) [Z:/Documents/DOCS/projects/projects_uploaded/PN004_mems_mic_recorder/fpga_project/code/dcFiltering.vhd:53]
INFO: [Synth 8-3491] module 'spiSlave' declared at 'Z:/Documents/DOCS/projects/projects_uploaded/PN004_mems_mic_recorder/fpga_project/code/spiSlave.vhd:29' bound to instance 'spiSlave_comp' of component 'spiSlave' [Z:/Documents/DOCS/projects/projects_uploaded/PN004_mems_mic_recorder/fpga_project/code/memsMicRec_top.vhd:356]
INFO: [Synth 8-638] synthesizing module 'spiSlave' [Z:/Documents/DOCS/projects/projects_uploaded/PN004_mems_mic_recorder/fpga_project/code/spiSlave.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'spiSlave' (10#1) [Z:/Documents/DOCS/projects/projects_uploaded/PN004_mems_mic_recorder/fpga_project/code/spiSlave.vhd:47]
INFO: [Synth 8-3491] module 'spiDataTransfer' declared at 'Z:/Documents/DOCS/projects/projects_uploaded/PN004_mems_mic_recorder/fpga_project/code/spiDataTransfer.vhd:44' bound to instance 'spiDataTransfer_comp' of component 'spiDataTransfer' [Z:/Documents/DOCS/projects/projects_uploaded/PN004_mems_mic_recorder/fpga_project/code/memsMicRec_top.vhd:373]
INFO: [Synth 8-638] synthesizing module 'spiDataTransfer' [Z:/Documents/DOCS/projects/projects_uploaded/PN004_mems_mic_recorder/fpga_project/code/spiDataTransfer.vhd:70]
	Parameter BIT_DEPTH bound to: 8 - type: integer 
	Parameter FIFO_BIT_DEPTH bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'fifoWrite' declared at 'Z:/Documents/DOCS/projects/projects_uploaded/PN004_mems_mic_recorder/fpga_project/code/fifoWrite.vhd:44' bound to instance 'fifoWrComp' of component 'fifoWrite' [Z:/Documents/DOCS/projects/projects_uploaded/PN004_mems_mic_recorder/fpga_project/code/spiDataTransfer.vhd:203]
INFO: [Synth 8-638] synthesizing module 'fifoWrite' [Z:/Documents/DOCS/projects/projects_uploaded/PN004_mems_mic_recorder/fpga_project/code/fifoWrite.vhd:73]
	Parameter BYTE_PER_WR bound to: 16 - type: integer 
	Parameter FIFO_SIZE bound to: 4096 - type: integer 
	Parameter NUM_FIFOS bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifoWrite' (11#1) [Z:/Documents/DOCS/projects/projects_uploaded/PN004_mems_mic_recorder/fpga_project/code/fifoWrite.vhd:73]
INFO: [Synth 8-3491] module 'fifoRead' declared at 'Z:/Documents/DOCS/projects/projects_uploaded/PN004_mems_mic_recorder/fpga_project/code/fifoRead.vhd:44' bound to instance 'fifoRdComp' of component 'fifoRead' [Z:/Documents/DOCS/projects/projects_uploaded/PN004_mems_mic_recorder/fpga_project/code/spiDataTransfer.vhd:227]
INFO: [Synth 8-638] synthesizing module 'fifoRead' [Z:/Documents/DOCS/projects/projects_uploaded/PN004_mems_mic_recorder/fpga_project/code/fifoRead.vhd:71]
	Parameter FIFO_SIZE bound to: 4096 - type: integer 
	Parameter NUM_FIFOS bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [Z:/Documents/DOCS/projects/projects_uploaded/PN004_mems_mic_recorder/fpga_project/code/fifoRead.vhd:120]
INFO: [Synth 8-256] done synthesizing module 'fifoRead' (12#1) [Z:/Documents/DOCS/projects/projects_uploaded/PN004_mems_mic_recorder/fpga_project/code/fifoRead.vhd:71]
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000010000000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DEVICE bound to: 7SERIES - type: string 
	Parameter FIFO_SIZE bound to: 36Kb - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 0 - type: bool 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_MODE bound to: SAFE - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-3491] module 'FIFO_DUALCLOCK_MACRO' declared at 'C:/Xilinx/Vivado/2019.1/data/vhdl/src/unimacro/FIFO_DUALCLOCK_MACRO.vhd:36' bound to instance 'FIFO_DUALCLOCK_MACRO_inst_1' of component 'FIFO_DUALCLOCK_MACRO' [Z:/Documents/DOCS/projects/projects_uploaded/PN004_mems_mic_recorder/fpga_project/code/spiDataTransfer.vhd:271]
INFO: [Synth 8-638] synthesizing module 'unimacro_FIFO_DUALCLOCK_MACRO' [C:/Xilinx/Vivado/2019.1/data/vhdl/src/unimacro/FIFO_DUALCLOCK_MACRO.vhd:70]
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DEVICE bound to: 7SERIES - type: string 
	Parameter FIFO_SIZE bound to: 36Kb - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 0 - type: bool 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_MODE bound to: SAFE - type: string 
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000010000000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_ECC_READ bound to: 0 - type: bool 
	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIFO_MODE bound to: FIFO36 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 0 - type: bool 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_RDCLK_INVERTED bound to: 1'b0 
	Parameter IS_RDEN_INVERTED bound to: 1'b0 
	Parameter IS_RSTREG_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter IS_WRCLK_INVERTED bound to: 1'b0 
	Parameter IS_WREN_INVERTED bound to: 1'b0 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-113] binding component instance 'fifo_36_bl' to cell 'FIFO36E1' [C:/Xilinx/Vivado/2019.1/data/vhdl/src/unimacro/FIFO_DUALCLOCK_MACRO.vhd:843]
INFO: [Synth 8-256] done synthesizing module 'unimacro_FIFO_DUALCLOCK_MACRO' (13#1) [C:/Xilinx/Vivado/2019.1/data/vhdl/src/unimacro/FIFO_DUALCLOCK_MACRO.vhd:70]
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000010000000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DEVICE bound to: 7SERIES - type: string 
	Parameter FIFO_SIZE bound to: 36Kb - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 0 - type: bool 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_MODE bound to: SAFE - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-3491] module 'FIFO_DUALCLOCK_MACRO' declared at 'C:/Xilinx/Vivado/2019.1/data/vhdl/src/unimacro/FIFO_DUALCLOCK_MACRO.vhd:36' bound to instance 'FIFO_DUALCLOCK_MACRO_inst_2' of component 'FIFO_DUALCLOCK_MACRO' [Z:/Documents/DOCS/projects/projects_uploaded/PN004_mems_mic_recorder/fpga_project/code/spiDataTransfer.vhd:295]
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000010000000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DEVICE bound to: 7SERIES - type: string 
	Parameter FIFO_SIZE bound to: 36Kb - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 0 - type: bool 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_MODE bound to: SAFE - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-3491] module 'FIFO_DUALCLOCK_MACRO' declared at 'C:/Xilinx/Vivado/2019.1/data/vhdl/src/unimacro/FIFO_DUALCLOCK_MACRO.vhd:36' bound to instance 'FIFO_DUALCLOCK_MACRO_inst_3' of component 'FIFO_DUALCLOCK_MACRO' [Z:/Documents/DOCS/projects/projects_uploaded/PN004_mems_mic_recorder/fpga_project/code/spiDataTransfer.vhd:319]
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000010000000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DEVICE bound to: 7SERIES - type: string 
	Parameter FIFO_SIZE bound to: 36Kb - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 0 - type: bool 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_MODE bound to: SAFE - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-3491] module 'FIFO_DUALCLOCK_MACRO' declared at 'C:/Xilinx/Vivado/2019.1/data/vhdl/src/unimacro/FIFO_DUALCLOCK_MACRO.vhd:36' bound to instance 'FIFO_DUALCLOCK_MACRO_inst_4' of component 'FIFO_DUALCLOCK_MACRO' [Z:/Documents/DOCS/projects/projects_uploaded/PN004_mems_mic_recorder/fpga_project/code/spiDataTransfer.vhd:344]
INFO: [Synth 8-256] done synthesizing module 'spiDataTransfer' (14#1) [Z:/Documents/DOCS/projects/projects_uploaded/PN004_mems_mic_recorder/fpga_project/code/spiDataTransfer.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'memsMicRec_top' (15#1) [Z:/Documents/DOCS/projects/projects_uploaded/PN004_mems_mic_recorder/fpga_project/code/memsMicRec_top.vhd:60]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:28 . Memory (MB): peak = 776.512 ; gain = 244.012
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 776.512 ; gain = 244.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 776.512 ; gain = 244.012
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [z:/Documents/DOCS/projects/projects_uploaded/PN004_mems_mic_recorder/fpga_project/memsMicRec_vivado/memsMicRec_vivado.srcs/sources_1/ip/mmcm_clock/mmcm_clock/mmcm_clock_in_context.xdc] for cell 'clocking_comp/mmcm_clocks'
Finished Parsing XDC File [z:/Documents/DOCS/projects/projects_uploaded/PN004_mems_mic_recorder/fpga_project/memsMicRec_vivado/memsMicRec_vivado.srcs/sources_1/ip/mmcm_clock/mmcm_clock/mmcm_clock_in_context.xdc] for cell 'clocking_comp/mmcm_clocks'
Parsing XDC File [Z:/Documents/DOCS/projects/projects_uploaded/PN004_mems_mic_recorder/fpga_project/code/Basys3_Master.xdc]
WARNING: [Vivado 12-508] No pins matched 'clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0'. [Z:/Documents/DOCS/projects/projects_uploaded/PN004_mems_mic_recorder/fpga_project/code/Basys3_Master.xdc:304]
WARNING: [Vivado 12-508] No pins matched 'clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0'. [Z:/Documents/DOCS/projects/projects_uploaded/PN004_mems_mic_recorder/fpga_project/code/Basys3_Master.xdc:306]
Finished Parsing XDC File [Z:/Documents/DOCS/projects/projects_uploaded/PN004_mems_mic_recorder/fpga_project/code/Basys3_Master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [Z:/Documents/DOCS/projects/projects_uploaded/PN004_mems_mic_recorder/fpga_project/code/Basys3_Master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/memsMicRec_top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [Z:/Documents/DOCS/projects/projects_uploaded/PN004_mems_mic_recorder/fpga_project/code/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/memsMicRec_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/memsMicRec_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 932.246 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.287 . Memory (MB): peak = 932.246 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:42 ; elapsed = 00:00:57 . Memory (MB): peak = 932.246 ; gain = 399.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:42 ; elapsed = 00:00:57 . Memory (MB): peak = 932.246 ; gain = 399.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for CLK. (constraint file  z:/Documents/DOCS/projects/projects_uploaded/PN004_mems_mic_recorder/fpga_project/memsMicRec_vivado/memsMicRec_vivado.srcs/sources_1/ip/mmcm_clock/mmcm_clock/mmcm_clock_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CLK. (constraint file  z:/Documents/DOCS/projects/projects_uploaded/PN004_mems_mic_recorder/fpga_project/memsMicRec_vivado/memsMicRec_vivado.srcs/sources_1/ip/mmcm_clock/mmcm_clock/mmcm_clock_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for clocking_comp/mmcm_clocks. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:42 ; elapsed = 00:00:57 . Memory (MB): peak = 932.246 ; gain = 399.746
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'CIC_state_reg' in module 'cicFlt_4thOrd_64DecFact'
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 8 [Z:/Documents/DOCS/projects/projects_uploaded/PN004_mems_mic_recorder/fpga_project/code/biquadFlt.vhd:194]
INFO: [Synth 8-802] inferred FSM for state register 'wrEnState_reg' in module 'fifoWrite'
INFO: [Synth 8-802] inferred FSM for state register 'rdState_reg' in module 'fifoRead'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          cic_idle_state |                              001 |                               00
    cic_read_input_state |                              010 |                               01
cic_integrator_delay_state |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CIC_state_reg' using encoding 'one-hot' in module 'cicFlt_4thOrd_64DecFact'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                                0 |                               00
                 iSTATE0 |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wrEnState_reg' using encoding 'sequential' in module 'fifoWrite'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rdState_reg' using encoding 'sequential' in module 'fifoRead'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:46 ; elapsed = 00:01:02 . Memory (MB): peak = 932.246 ; gain = 399.746
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------+------------+----------+
|      |RTL Partition       |Replication |Instances |
+------+--------------------+------------+----------+
|1     |firFlt_halfBandDec  |           6|      6724|
|2     |cicFirDemod__GC0    |           1|      2060|
|3     |memsMicRec_top__GC0 |           1|     19180|
+------+--------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     96 Bit       Adders := 4     
	   3 Input     65 Bit       Adders := 8     
	  24 Input     64 Bit       Adders := 6     
	   2 Input     64 Bit       Adders := 8     
	   2 Input     31 Bit       Adders := 6     
	   3 Input     26 Bit       Adders := 2     
	   4 Input     26 Bit       Adders := 2     
	   5 Input     26 Bit       Adders := 2     
	   6 Input     26 Bit       Adders := 2     
	   2 Input     24 Bit       Adders := 1     
	   2 Input     23 Bit       Adders := 1     
	   3 Input     14 Bit       Adders := 2     
	   4 Input     14 Bit       Adders := 2     
	   5 Input     14 Bit       Adders := 2     
	   6 Input     14 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 12    
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 9     
	   2 Input      2 Bit       Adders := 6     
	   2 Input      1 Bit       Adders := 6     
+---Registers : 
	               96 Bit    Registers := 20    
	               65 Bit    Registers := 8     
	               64 Bit    Registers := 16    
	               32 Bit    Registers := 144   
	               26 Bit    Registers := 10    
	               24 Bit    Registers := 1     
	               23 Bit    Registers := 1     
	               16 Bit    Registers := 236   
	               14 Bit    Registers := 10    
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 11    
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 9     
	                2 Bit    Registers := 14    
	                1 Bit    Registers := 21    
+---Muxes : 
	   5 Input     64 Bit        Muxes := 4     
	   2 Input     26 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 20    
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 8     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 12    
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 202   
	   3 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module memsMicRec_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
	   2 Input     23 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	               23 Bit    Registers := 1     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
Module firFlt_halfBandDec 
Detailed RTL Component Info : 
+---Adders : 
	  24 Input     64 Bit       Adders := 1     
	   2 Input     31 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 24    
	               16 Bit    Registers := 38    
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 24    
Module cicFlt_4thOrd_8DecFact__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 1     
	   4 Input     14 Bit       Adders := 1     
	   5 Input     14 Bit       Adders := 1     
	   6 Input     14 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 5     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module cicFlt_4thOrd_8DecFact 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 1     
	   4 Input     14 Bit       Adders := 1     
	   5 Input     14 Bit       Adders := 1     
	   6 Input     14 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 5     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module clocks 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module pdm2bitDecode 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module cicFlt_4thOrd_64DecFact__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     26 Bit       Adders := 1     
	   4 Input     26 Bit       Adders := 1     
	   5 Input     26 Bit       Adders := 1     
	   6 Input     26 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 5     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module cicFlt_4thOrd_64DecFact 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     26 Bit       Adders := 1     
	   4 Input     26 Bit       Adders := 1     
	   5 Input     26 Bit       Adders := 1     
	   6 Input     26 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 5     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module biquadFlt__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     96 Bit       Adders := 1     
	   3 Input     65 Bit       Adders := 2     
	   2 Input     64 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               96 Bit    Registers := 5     
	               65 Bit    Registers := 2     
	               64 Bit    Registers := 4     
	               16 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   5 Input     64 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module biquadFlt__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     96 Bit       Adders := 1     
	   3 Input     65 Bit       Adders := 2     
	   2 Input     64 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               96 Bit    Registers := 5     
	               65 Bit    Registers := 2     
	               64 Bit    Registers := 4     
	               16 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   5 Input     64 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module biquadFlt__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     96 Bit       Adders := 1     
	   3 Input     65 Bit       Adders := 2     
	   2 Input     64 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               96 Bit    Registers := 5     
	               65 Bit    Registers := 2     
	               64 Bit    Registers := 4     
	               16 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   5 Input     64 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module biquadFlt 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     96 Bit       Adders := 1     
	   3 Input     65 Bit       Adders := 2     
	   2 Input     64 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               96 Bit    Registers := 5     
	               65 Bit    Registers := 2     
	               64 Bit    Registers := 4     
	               16 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   5 Input     64 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module spiSlave 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module fifoWrite 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module fifoRead 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   5 Input      8 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   4 Input      1 Bit        Muxes := 3     
Module spiDataTransfer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
DSP Report: Generating DSP prodArray_reg[0]0, operation Mode is: A*B.
DSP Report: operator prodArray_reg[0]0 is absorbed into DSP prodArray_reg[0]0.
DSP Report: Generating DSP multiVec_reg[0]0, operation Mode is: A*B.
DSP Report: operator multiVec_reg[0]0 is absorbed into DSP multiVec_reg[0]0.
DSP Report: operator multiVec_reg[0]0 is absorbed into DSP multiVec_reg[0]0.
DSP Report: Generating DSP multiVec_reg[0]0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator multiVec_reg[0]0 is absorbed into DSP multiVec_reg[0]0.
DSP Report: operator multiVec_reg[0]0 is absorbed into DSP multiVec_reg[0]0.
DSP Report: Generating DSP multiVec_reg[0]0, operation Mode is: A*B.
DSP Report: operator multiVec_reg[0]0 is absorbed into DSP multiVec_reg[0]0.
DSP Report: operator multiVec_reg[0]0 is absorbed into DSP multiVec_reg[0]0.
DSP Report: Generating DSP multiVec_reg[0]0, operation Mode is: PCIN+A*B.
DSP Report: operator multiVec_reg[0]0 is absorbed into DSP multiVec_reg[0]0.
DSP Report: operator multiVec_reg[0]0 is absorbed into DSP multiVec_reg[0]0.
DSP Report: Generating DSP multiVec_reg[0]0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator multiVec_reg[0]0 is absorbed into DSP multiVec_reg[0]0.
DSP Report: operator multiVec_reg[0]0 is absorbed into DSP multiVec_reg[0]0.
DSP Report: Generating DSP multiVec_reg[0]0, operation Mode is: A*B.
DSP Report: operator multiVec_reg[0]0 is absorbed into DSP multiVec_reg[0]0.
DSP Report: operator multiVec_reg[0]0 is absorbed into DSP multiVec_reg[0]0.
DSP Report: Generating DSP multiVec_reg[0]0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator multiVec_reg[0]0 is absorbed into DSP multiVec_reg[0]0.
DSP Report: operator multiVec_reg[0]0 is absorbed into DSP multiVec_reg[0]0.
DSP Report: Generating DSP multiVec_reg[0]0, operation Mode is: PCIN+A*B.
DSP Report: operator multiVec_reg[0]0 is absorbed into DSP multiVec_reg[0]0.
DSP Report: operator multiVec_reg[0]0 is absorbed into DSP multiVec_reg[0]0.
DSP Report: Generating DSP multiVec_reg[0]0, operation Mode is: A*B.
DSP Report: operator multiVec_reg[0]0 is absorbed into DSP multiVec_reg[0]0.
DSP Report: operator multiVec_reg[0]0 is absorbed into DSP multiVec_reg[0]0.
DSP Report: Generating DSP multiVec_reg[0]0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator multiVec_reg[0]0 is absorbed into DSP multiVec_reg[0]0.
DSP Report: operator multiVec_reg[0]0 is absorbed into DSP multiVec_reg[0]0.
DSP Report: Generating DSP multiVec_reg[0]0, operation Mode is: A*B.
DSP Report: operator multiVec_reg[0]0 is absorbed into DSP multiVec_reg[0]0.
DSP Report: operator multiVec_reg[0]0 is absorbed into DSP multiVec_reg[0]0.
DSP Report: Generating DSP multiVec_reg[0]0, operation Mode is: PCIN+A*B.
DSP Report: operator multiVec_reg[0]0 is absorbed into DSP multiVec_reg[0]0.
DSP Report: operator multiVec_reg[0]0 is absorbed into DSP multiVec_reg[0]0.
DSP Report: Generating DSP multiVec_reg[0]0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator multiVec_reg[0]0 is absorbed into DSP multiVec_reg[0]0.
DSP Report: operator multiVec_reg[0]0 is absorbed into DSP multiVec_reg[0]0.
DSP Report: Generating DSP multiVec_reg[0]0, operation Mode is: A*B.
DSP Report: operator multiVec_reg[0]0 is absorbed into DSP multiVec_reg[0]0.
DSP Report: operator multiVec_reg[0]0 is absorbed into DSP multiVec_reg[0]0.
DSP Report: Generating DSP multiVec_reg[0]0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator multiVec_reg[0]0 is absorbed into DSP multiVec_reg[0]0.
DSP Report: operator multiVec_reg[0]0 is absorbed into DSP multiVec_reg[0]0.
DSP Report: Generating DSP multiVec_reg[0]0, operation Mode is: PCIN+A*B.
DSP Report: operator multiVec_reg[0]0 is absorbed into DSP multiVec_reg[0]0.
DSP Report: operator multiVec_reg[0]0 is absorbed into DSP multiVec_reg[0]0.
DSP Report: Generating DSP multiVec_reg[0]0, operation Mode is: A*B.
DSP Report: operator multiVec_reg[0]0 is absorbed into DSP multiVec_reg[0]0.
DSP Report: operator multiVec_reg[0]0 is absorbed into DSP multiVec_reg[0]0.
DSP Report: Generating DSP multiVec_reg[0]0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator multiVec_reg[0]0 is absorbed into DSP multiVec_reg[0]0.
DSP Report: operator multiVec_reg[0]0 is absorbed into DSP multiVec_reg[0]0.
DSP Report: Generating DSP multiVec_reg[0]0, operation Mode is: A*B.
DSP Report: operator multiVec_reg[0]0 is absorbed into DSP multiVec_reg[0]0.
DSP Report: operator multiVec_reg[0]0 is absorbed into DSP multiVec_reg[0]0.
DSP Report: Generating DSP multiVec_reg[0]0, operation Mode is: PCIN+A*B.
DSP Report: operator multiVec_reg[0]0 is absorbed into DSP multiVec_reg[0]0.
DSP Report: operator multiVec_reg[0]0 is absorbed into DSP multiVec_reg[0]0.
DSP Report: Generating DSP multiVec_reg[0]0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator multiVec_reg[0]0 is absorbed into DSP multiVec_reg[0]0.
DSP Report: operator multiVec_reg[0]0 is absorbed into DSP multiVec_reg[0]0.
DSP Report: Generating DSP multiVec_reg[0]0, operation Mode is: A*B.
DSP Report: operator multiVec_reg[0]0 is absorbed into DSP multiVec_reg[0]0.
DSP Report: operator multiVec_reg[0]0 is absorbed into DSP multiVec_reg[0]0.
DSP Report: Generating DSP multiVec_reg[0]0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator multiVec_reg[0]0 is absorbed into DSP multiVec_reg[0]0.
DSP Report: operator multiVec_reg[0]0 is absorbed into DSP multiVec_reg[0]0.
DSP Report: Generating DSP multiVec_reg[0]0, operation Mode is: PCIN+A*B.
DSP Report: operator multiVec_reg[0]0 is absorbed into DSP multiVec_reg[0]0.
DSP Report: operator multiVec_reg[0]0 is absorbed into DSP multiVec_reg[0]0.
DSP Report: Generating DSP multiVec_reg[0]0, operation Mode is: A*B.
DSP Report: operator multiVec_reg[0]0 is absorbed into DSP multiVec_reg[0]0.
DSP Report: operator multiVec_reg[0]0 is absorbed into DSP multiVec_reg[0]0.
DSP Report: Generating DSP multiVec_reg[0]0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator multiVec_reg[0]0 is absorbed into DSP multiVec_reg[0]0.
DSP Report: operator multiVec_reg[0]0 is absorbed into DSP multiVec_reg[0]0.
DSP Report: Generating DSP multiVec_reg[0]0, operation Mode is: A*B.
DSP Report: operator multiVec_reg[0]0 is absorbed into DSP multiVec_reg[0]0.
DSP Report: operator multiVec_reg[0]0 is absorbed into DSP multiVec_reg[0]0.
DSP Report: Generating DSP multiVec_reg[0]0, operation Mode is: PCIN+A*B.
DSP Report: operator multiVec_reg[0]0 is absorbed into DSP multiVec_reg[0]0.
DSP Report: operator multiVec_reg[0]0 is absorbed into DSP multiVec_reg[0]0.
DSP Report: Generating DSP multiVec_reg[0]0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator multiVec_reg[0]0 is absorbed into DSP multiVec_reg[0]0.
DSP Report: operator multiVec_reg[0]0 is absorbed into DSP multiVec_reg[0]0.
DSP Report: Generating DSP multiVec_reg[0]0, operation Mode is: A*B.
DSP Report: operator multiVec_reg[0]0 is absorbed into DSP multiVec_reg[0]0.
DSP Report: operator multiVec_reg[0]0 is absorbed into DSP multiVec_reg[0]0.
DSP Report: Generating DSP multiVec_reg[0]0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator multiVec_reg[0]0 is absorbed into DSP multiVec_reg[0]0.
DSP Report: operator multiVec_reg[0]0 is absorbed into DSP multiVec_reg[0]0.
DSP Report: Generating DSP multiVec_reg[0]0, operation Mode is: PCIN+A*B.
DSP Report: operator multiVec_reg[0]0 is absorbed into DSP multiVec_reg[0]0.
DSP Report: operator multiVec_reg[0]0 is absorbed into DSP multiVec_reg[0]0.
INFO: [Synth 8-3886] merging instance 'firFlt_halfBandDec:/input_pipeline_phase0_reg[0][0]' (FDCE) to 'firFlt_halfBandDec:/input_pipeline_phase0_reg[0][1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (firFlt_halfBandDec:/\input_pipeline_phase0_reg[0][1] )
INFO: [Synth 8-3886] merging instance 'firFlt_halfBandDec:/input_pipeline_phase0_reg[1][0]' (FDCE) to 'firFlt_halfBandDec:/input_pipeline_phase0_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'firFlt_halfBandDec:/input_pipeline_phase0_reg[1][1]' (FDCE) to 'firFlt_halfBandDec:/input_pipeline_phase0_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'firFlt_halfBandDec:/input_pipeline_phase0_reg[2][0]' (FDCE) to 'firFlt_halfBandDec:/input_pipeline_phase0_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'firFlt_halfBandDec:/input_pipeline_phase0_reg[3][0]' (FDCE) to 'firFlt_halfBandDec:/input_pipeline_phase0_reg[3][1]'
INFO: [Synth 8-3886] merging instance 'firFlt_halfBandDec:/input_pipeline_phase0_reg[4][0]' (FDCE) to 'firFlt_halfBandDec:/input_pipeline_phase0_reg[4][1]'
INFO: [Synth 8-3886] merging instance 'firFlt_halfBandDec:/input_pipeline_phase0_reg[5][0]' (FDCE) to 'firFlt_halfBandDec:/input_pipeline_phase0_reg[5][1]'
INFO: [Synth 8-3886] merging instance 'firFlt_halfBandDec:/input_pipeline_phase0_reg[6][0]' (FDCE) to 'firFlt_halfBandDec:/input_pipeline_phase0_reg[6][1]'
INFO: [Synth 8-3886] merging instance 'firFlt_halfBandDec:/input_pipeline_phase0_reg[7][0]' (FDCE) to 'firFlt_halfBandDec:/input_pipeline_phase0_reg[7][1]'
INFO: [Synth 8-3886] merging instance 'firFlt_halfBandDec:/input_pipeline_phase0_reg[8][0]' (FDCE) to 'firFlt_halfBandDec:/input_pipeline_phase0_reg[8][1]'
INFO: [Synth 8-3886] merging instance 'firFlt_halfBandDec:/input_pipeline_phase0_reg[9][0]' (FDCE) to 'firFlt_halfBandDec:/input_pipeline_phase0_reg[9][1]'
INFO: [Synth 8-3886] merging instance 'firFlt_halfBandDec:/input_pipeline_phase1_reg[0][0]' (FDRE) to 'firFlt_halfBandDec:/input_pipeline_phase1_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'firFlt_halfBandDec:/input_pipeline_phase1_reg[1][1]' (FDRE) to 'firFlt_halfBandDec:/input_pipeline_phase1_reg[1][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (firFlt_halfBandDec:/\input_pipeline_phase1_reg[0][1] )
INFO: [Synth 8-3886] merging instance 'firFlt_halfBandDec:/input_pipeline_phase0_reg[10][0]' (FDCE) to 'firFlt_halfBandDec:/input_pipeline_phase0_reg[10][1]'
INFO: [Synth 8-3886] merging instance 'firFlt_halfBandDec:/input_pipeline_phase0_reg[11][0]' (FDCE) to 'firFlt_halfBandDec:/input_pipeline_phase0_reg[11][1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (firFlt_halfBandDec:/\input_pipeline_phase0_reg[0][1] )
INFO: [Synth 8-3886] merging instance 'firFlt_halfBandDec:/input_pipeline_phase0_reg[2][1]' (FDCE) to 'firFlt_halfBandDec:/input_pipeline_phase0_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'firFlt_halfBandDec:/input_pipeline_phase1_reg[2][0]' (FDRE) to 'firFlt_halfBandDec:/input_pipeline_phase1_reg[3][1]'
INFO: [Synth 8-3886] merging instance 'firFlt_halfBandDec:/input_pipeline_phase1_reg[1][0]' (FDRE) to 'firFlt_halfBandDec:/input_pipeline_phase1_reg[3][1]'
INFO: [Synth 8-3886] merging instance 'firFlt_halfBandDec:/input_pipeline_phase1_reg[0][1]' (FDRE) to 'firFlt_halfBandDec:/input_pipeline_phase1_reg[3][1]'
INFO: [Synth 8-3886] merging instance 'firFlt_halfBandDec:/input_pipeline_phase1_reg[2][1]' (FDRE) to 'firFlt_halfBandDec:/input_pipeline_phase1_reg[3][1]'
INFO: [Synth 8-3886] merging instance 'firFlt_halfBandDec:/input_pipeline_phase1_reg[4][1]' (FDRE) to 'firFlt_halfBandDec:/input_pipeline_phase1_reg[3][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (firFlt_halfBandDec:/\input_pipeline_phase1_reg[3][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (firFlt_halfBandDec:/\input_pipeline_phase0_reg[0][1] )
INFO: [Synth 8-3886] merging instance 'firFlt_halfBandDec:/input_pipeline_phase0_reg[3][1]' (FDCE) to 'firFlt_halfBandDec:/input_pipeline_phase0_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'firFlt_halfBandDec:/input_pipeline_phase1_reg[5][1]' (FDRE) to 'firFlt_halfBandDec:/input_pipeline_phase1_reg[4][0]'
INFO: [Synth 8-3886] merging instance 'firFlt_halfBandDec:/input_pipeline_phase1_reg[3][0]' (FDRE) to 'firFlt_halfBandDec:/input_pipeline_phase1_reg[4][0]'
INFO: [Synth 8-3886] merging instance 'firFlt_halfBandDec:/input_pipeline_phase1_reg[3][1]' (FDRE) to 'firFlt_halfBandDec:/input_pipeline_phase1_reg[4][0]'
INFO: [Synth 8-3886] merging instance 'firFlt_halfBandDec:/input_pipeline_phase1_reg[4][0]' (FDRE) to 'firFlt_halfBandDec:/input_pipeline_phase1_reg[6][1]'
INFO: [Synth 8-3886] merging instance 'firFlt_halfBandDec:/input_pipeline_phase1_reg[7][1]' (FDRE) to 'firFlt_halfBandDec:/input_pipeline_phase1_reg[5][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (firFlt_halfBandDec:/\input_pipeline_phase1_reg[6][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (firFlt_halfBandDec:/\input_pipeline_phase0_reg[0][1] )
INFO: [Synth 8-3886] merging instance 'firFlt_halfBandDec:/input_pipeline_phase0_reg[4][1]' (FDCE) to 'firFlt_halfBandDec:/input_pipeline_phase0_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'firFlt_halfBandDec:/input_pipeline_phase1_reg[6][0]' (FDRE) to 'firFlt_halfBandDec:/input_pipeline_phase1_reg[9][1]'
INFO: [Synth 8-3886] merging instance 'firFlt_halfBandDec:/input_pipeline_phase1_reg[5][0]' (FDRE) to 'firFlt_halfBandDec:/input_pipeline_phase1_reg[9][1]'
INFO: [Synth 8-3886] merging instance 'firFlt_halfBandDec:/input_pipeline_phase1_reg[6][1]' (FDRE) to 'firFlt_halfBandDec:/input_pipeline_phase1_reg[9][1]'
INFO: [Synth 8-3886] merging instance 'firFlt_halfBandDec:/input_pipeline_phase1_reg[8][1]' (FDRE) to 'firFlt_halfBandDec:/input_pipeline_phase1_reg[9][1]'
INFO: [Synth 8-3886] merging instance 'firFlt_halfBandDec:/input_pipeline_phase1_reg[10][1]' (FDRE) to 'firFlt_halfBandDec:/input_pipeline_phase1_reg[7][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (firFlt_halfBandDec:/\input_pipeline_phase1_reg[9][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (firFlt_halfBandDec:/\input_pipeline_phase0_reg[0][1] )
INFO: [Synth 8-3886] merging instance 'firFlt_halfBandDec:/input_pipeline_phase0_reg[5][1]' (FDCE) to 'firFlt_halfBandDec:/input_pipeline_phase0_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'firFlt_halfBandDec:/input_pipeline_phase1_reg[11][1]' (FDRE) to 'firFlt_halfBandDec:/input_pipeline_phase1_reg[8][0]'
INFO: [Synth 8-3886] merging instance 'firFlt_halfBandDec:/input_pipeline_phase1_reg[9][1]' (FDRE) to 'firFlt_halfBandDec:/input_pipeline_phase1_reg[8][0]'
INFO: [Synth 8-3886] merging instance 'firFlt_halfBandDec:/input_pipeline_phase1_reg[7][0]' (FDRE) to 'firFlt_halfBandDec:/input_pipeline_phase1_reg[8][0]'
INFO: [Synth 8-3886] merging instance 'firFlt_halfBandDec:/input_pipeline_phase1_reg[8][0]' (FDRE) to 'firFlt_halfBandDec:/input_pipeline_phase1_reg[12][1]'
INFO: [Synth 8-3886] merging instance 'firFlt_halfBandDec:/input_pipeline_phase1_reg[13][1]' (FDRE) to 'firFlt_halfBandDec:/input_pipeline_phase1_reg[9][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (firFlt_halfBandDec:/\input_pipeline_phase1_reg[12][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (firFlt_halfBandDec:/\input_pipeline_phase0_reg[0][1] )
INFO: [Synth 8-3886] merging instance 'firFlt_halfBandDec:/input_pipeline_phase0_reg[6][1]' (FDCE) to 'firFlt_halfBandDec:/input_pipeline_phase0_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'firFlt_halfBandDec:/input_pipeline_phase1_reg[10][0]' (FDRE) to 'firFlt_halfBandDec:/input_pipeline_phase1_reg[15][1]'
INFO: [Synth 8-3886] merging instance 'firFlt_halfBandDec:/input_pipeline_phase1_reg[9][0]' (FDRE) to 'firFlt_halfBandDec:/input_pipeline_phase1_reg[15][1]'
INFO: [Synth 8-3886] merging instance 'firFlt_halfBandDec:/input_pipeline_phase1_reg[12][1]' (FDRE) to 'firFlt_halfBandDec:/input_pipeline_phase1_reg[15][1]'
INFO: [Synth 8-3886] merging instance 'firFlt_halfBandDec:/input_pipeline_phase1_reg[14][1]' (FDRE) to 'firFlt_halfBandDec:/input_pipeline_phase1_reg[15][1]'
INFO: [Synth 8-3886] merging instance 'firFlt_halfBandDec:/input_pipeline_phase1_reg[16][1]' (FDRE) to 'firFlt_halfBandDec:/input_pipeline_phase1_reg[11][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (firFlt_halfBandDec:/\input_pipeline_phase1_reg[15][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (firFlt_halfBandDec:/\input_pipeline_phase0_reg[0][1] )
INFO: [Synth 8-3886] merging instance 'firFlt_halfBandDec:/input_pipeline_phase0_reg[7][1]' (FDCE) to 'firFlt_halfBandDec:/input_pipeline_phase0_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'firFlt_halfBandDec:/input_pipeline_phase1_reg[17][1]' (FDRE) to 'firFlt_halfBandDec:/input_pipeline_phase1_reg[12][0]'
INFO: [Synth 8-3886] merging instance 'firFlt_halfBandDec:/input_pipeline_phase1_reg[15][1]' (FDRE) to 'firFlt_halfBandDec:/input_pipeline_phase1_reg[12][0]'
INFO: [Synth 8-3886] merging instance 'firFlt_halfBandDec:/input_pipeline_phase1_reg[11][0]' (FDRE) to 'firFlt_halfBandDec:/input_pipeline_phase1_reg[12][0]'
INFO: [Synth 8-3886] merging instance 'firFlt_halfBandDec:/input_pipeline_phase1_reg[12][0]' (FDRE) to 'firFlt_halfBandDec:/input_pipeline_phase1_reg[18][1]'
INFO: [Synth 8-3886] merging instance 'firFlt_halfBandDec:/input_pipeline_phase1_reg[19][1]' (FDRE) to 'firFlt_halfBandDec:/input_pipeline_phase1_reg[13][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (firFlt_halfBandDec:/\input_pipeline_phase1_reg[18][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (firFlt_halfBandDec:/\input_pipeline_phase0_reg[0][1] )
INFO: [Synth 8-3886] merging instance 'firFlt_halfBandDec:/input_pipeline_phase0_reg[8][1]' (FDCE) to 'firFlt_halfBandDec:/input_pipeline_phase0_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'firFlt_halfBandDec:/input_pipeline_phase1_reg[14][0]' (FDRE) to 'firFlt_halfBandDec:/input_pipeline_phase1_reg[21][1]'
INFO: [Synth 8-3886] merging instance 'firFlt_halfBandDec:/input_pipeline_phase1_reg[13][0]' (FDRE) to 'firFlt_halfBandDec:/input_pipeline_phase1_reg[21][1]'
INFO: [Synth 8-3886] merging instance 'firFlt_halfBandDec:/input_pipeline_phase1_reg[18][1]' (FDRE) to 'firFlt_halfBandDec:/input_pipeline_phase1_reg[21][1]'
INFO: [Synth 8-3886] merging instance 'firFlt_halfBandDec:/input_pipeline_phase1_reg[20][1]' (FDRE) to 'firFlt_halfBandDec:/input_pipeline_phase1_reg[21][1]'
INFO: [Synth 8-3886] merging instance 'firFlt_halfBandDec:/input_pipeline_phase1_reg[22][1]' (FDRE) to 'firFlt_halfBandDec:/input_pipeline_phase1_reg[15][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (firFlt_halfBandDec:/\input_pipeline_phase1_reg[21][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (firFlt_halfBandDec:/\input_pipeline_phase0_reg[0][1] )
INFO: [Synth 8-3886] merging instance 'firFlt_halfBandDec:/input_pipeline_phase0_reg[9][1]' (FDCE) to 'firFlt_halfBandDec:/input_pipeline_phase0_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'firFlt_halfBandDec:/input_pipeline_phase1_reg[23][1]' (FDRE) to 'firFlt_halfBandDec:/input_pipeline_phase1_reg[16][0]'
INFO: [Synth 8-3886] merging instance 'firFlt_halfBandDec:/input_pipeline_phase1_reg[21][1]' (FDRE) to 'firFlt_halfBandDec:/input_pipeline_phase1_reg[16][0]'
INFO: [Synth 8-3886] merging instance 'firFlt_halfBandDec:/input_pipeline_phase1_reg[15][0]' (FDRE) to 'firFlt_halfBandDec:/input_pipeline_phase1_reg[16][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (firFlt_halfBandDec:/\input_pipeline_phase1_reg[16][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (firFlt_halfBandDec:/\input_pipeline_phase0_reg[0][1] )
INFO: [Synth 8-3886] merging instance 'firFlt_halfBandDec:/input_pipeline_phase1_reg[17][0]' (FDRE) to 'firFlt_halfBandDec:/input_pipeline_phase1_reg[18][0]'
INFO: [Synth 8-3886] merging instance 'firFlt_halfBandDec:/input_pipeline_phase1_reg[16][0]' (FDRE) to 'firFlt_halfBandDec:/input_pipeline_phase1_reg[18][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (firFlt_halfBandDec:/\input_pipeline_phase1_reg[18][0] )
INFO: [Synth 8-3886] merging instance 'firFlt_halfBandDec:/input_pipeline_phase0_reg[10][1]' (FDCE) to 'firFlt_halfBandDec:/input_pipeline_phase0_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'firFlt_halfBandDec:/input_pipeline_phase1_reg[19][0]' (FDRE) to 'firFlt_halfBandDec:/input_pipeline_phase1_reg[20][0]'
INFO: [Synth 8-3886] merging instance 'firFlt_halfBandDec:/input_pipeline_phase1_reg[18][0]' (FDRE) to 'firFlt_halfBandDec:/input_pipeline_phase1_reg[20][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (firFlt_halfBandDec:/\input_pipeline_phase1_reg[20][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (firFlt_halfBandDec:/\input_pipeline_phase0_reg[0][1] )
INFO: [Synth 8-3886] merging instance 'firFlt_halfBandDec:/input_pipeline_phase0_reg[11][1]' (FDCE) to 'firFlt_halfBandDec:/input_pipeline_phase0_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'firFlt_halfBandDec:/input_pipeline_phase1_reg[21][0]' (FDRE) to 'firFlt_halfBandDec:/input_pipeline_phase1_reg[22][0]'
INFO: [Synth 8-3886] merging instance 'firFlt_halfBandDec:/input_pipeline_phase1_reg[20][0]' (FDRE) to 'firFlt_halfBandDec:/input_pipeline_phase1_reg[22][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (firFlt_halfBandDec:/\input_pipeline_phase1_reg[22][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (firFlt_halfBandDec:/\input_pipeline_phase0_reg[0][1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:48 ; elapsed = 00:02:12 . Memory (MB): peak = 932.246 ; gain = 399.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-------------------+---------------+---------------+----------------+
|Module Name        | RTL Object    | Depth x Width | Implemented As | 
+-------------------+---------------+---------------+----------------+
|firFlt_halfBandDec | coeffArray[0] | 32x15         | LUT            | 
|firFlt_halfBandDec | coeffArray[0] | 32x14         | LUT            | 
+-------------------+---------------+---------------+----------------+


DSP: Preliminary Mapping  Report (see note below)
+-------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name        | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|firFlt_halfBandDec | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|biquadFlt          | A*B            | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|biquadFlt          | (PCIN>>17)+A*B | 15     | 13     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|biquadFlt          | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|biquadFlt          | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|biquadFlt          | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 45     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|biquadFlt          | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|biquadFlt          | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|biquadFlt          | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|biquadFlt          | A*B            | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|biquadFlt          | (PCIN>>17)+A*B | 15     | 13     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|biquadFlt          | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|biquadFlt          | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|biquadFlt          | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 45     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|biquadFlt          | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|biquadFlt          | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|biquadFlt          | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|biquadFlt          | A*B            | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|biquadFlt          | (PCIN>>17)+A*B | 15     | 13     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|biquadFlt          | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|biquadFlt          | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|biquadFlt          | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 45     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|biquadFlt          | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|biquadFlt          | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|biquadFlt          | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|biquadFlt          | A*B            | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|biquadFlt          | (PCIN>>17)+A*B | 15     | 13     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|biquadFlt          | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|biquadFlt          | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|biquadFlt          | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 45     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|biquadFlt          | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|biquadFlt          | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|biquadFlt          | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+-------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------+------------+----------+
|      |RTL Partition         |Replication |Instances |
+------+----------------------+------------+----------+
|1     |firFlt_halfBandDec    |           2|      5077|
|2     |cicFirDemod__GC0      |           1|      1658|
|3     |memsMicRec_top__GC0   |           1|     12144|
|4     |firFlt_halfBandDec__1 |           4|      5197|
+------+----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clocking_comp/mmcm_clocks/CLK_OUT1' to pin 'clocking_comp/mmcm_clocks/bbstub_CLK_OUT1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:16 ; elapsed = 00:02:44 . Memory (MB): peak = 936.969 ; gain = 404.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:35 ; elapsed = 00:03:07 . Memory (MB): peak = 1053.160 ; gain = 520.660
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------+------------+----------+
|      |RTL Partition         |Replication |Instances |
+------+----------------------+------------+----------+
|1     |firFlt_halfBandDec    |           2|      5077|
|2     |cicFirDemod__GC0      |           1|      1658|
|3     |memsMicRec_top__GC0   |           1|     11942|
|4     |firFlt_halfBandDec__1 |           4|      5197|
+------+----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:02 ; elapsed = 00:03:37 . Memory (MB): peak = 1055.629 ; gain = 523.129
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:09 ; elapsed = 00:03:46 . Memory (MB): peak = 1055.629 ; gain = 523.129
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:10 ; elapsed = 00:03:47 . Memory (MB): peak = 1055.629 ; gain = 523.129
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:17 ; elapsed = 00:03:55 . Memory (MB): peak = 1055.629 ; gain = 523.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:17 ; elapsed = 00:03:55 . Memory (MB): peak = 1055.629 ; gain = 523.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:18 ; elapsed = 00:03:56 . Memory (MB): peak = 1055.629 ; gain = 523.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:18 ; elapsed = 00:03:56 . Memory (MB): peak = 1055.629 ; gain = 523.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+---------------+-------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name    | RTL Name                                                                      | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+---------------+-------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|memsMicRec_top | cicFirDemod_comp/firFlt_halfBandDec_11_comp/input_pipeline_phase0_reg[11][15] | 12     | 14    | YES          | NO                 | YES               | 14     | 0       | 
|memsMicRec_top | cicFirDemod_comp/firFlt_halfBandDec_12_comp/input_pipeline_phase0_reg[11][15] | 12     | 16    | YES          | NO                 | YES               | 16     | 0       | 
|memsMicRec_top | cicFirDemod_comp/firFlt_halfBandDec_13_comp/input_pipeline_phase0_reg[11][15] | 12     | 16    | YES          | NO                 | YES               | 16     | 0       | 
|memsMicRec_top | cicFirDemod_comp/firFlt_halfBandDec_21_comp/input_pipeline_phase0_reg[11][15] | 12     | 14    | YES          | NO                 | YES               | 14     | 0       | 
|memsMicRec_top | cicFirDemod_comp/firFlt_halfBandDec_22_comp/input_pipeline_phase0_reg[11][15] | 12     | 16    | YES          | NO                 | YES               | 16     | 0       | 
|memsMicRec_top | cicFirDemod_comp/firFlt_halfBandDec_23_comp/input_pipeline_phase0_reg[11][15] | 12     | 16    | YES          | NO                 | YES               | 16     | 0       | 
+---------------+-------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |mmcm_clock    |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------------+------+
|      |Cell              |Count |
+------+------------------+------+
|1     |mmcm_clock_bbox_0 |     1|
|2     |CARRY4            |  1097|
|3     |DSP48E1           |    38|
|4     |FIFO36E1          |     4|
|5     |LUT1              |   196|
|6     |LUT2              |  1589|
|7     |LUT3              |  2496|
|8     |LUT4              |  2303|
|9     |LUT5              |   603|
|10    |LUT6              |  1664|
|11    |MUXF7             |   292|
|12    |MUXF8             |     8|
|13    |SRL16E            |    92|
|14    |FDCE              |  1097|
|15    |FDPE              |    22|
|16    |FDRE              |  9504|
|17    |FDSE              |     4|
|18    |IBUF              |     4|
|19    |OBUF              |     2|
+------+------------------+------+

Report Instance Areas: 
+------+-----------------------------------+--------------------------------+------+
|      |Instance                           |Module                          |Cells |
+------+-----------------------------------+--------------------------------+------+
|1     |top                                |                                | 21017|
|2     |  cicDemod_comp                    |cicDemod                        |  1588|
|3     |    cicFlt_4thOrd_64DecFact_1_comp |cicFlt_4thOrd_64DecFact         |   802|
|4     |    cicFlt_4thOrd_64DecFact_2_comp |cicFlt_4thOrd_64DecFact_12      |   786|
|5     |  cicFirDemod_comp                 |cicFirDemod                     | 14228|
|6     |    cicFlt_4thOrd_8DecFact_1_comp  |cicFlt_4thOrd_8DecFact          |   419|
|7     |    cicFlt_4thOrd_8DecFact_2_comp  |cicFlt_4thOrd_8DecFact_6        |   419|
|8     |    firFlt_halfBandDec_11_comp     |firFlt_halfBandDec              |  2178|
|9     |    firFlt_halfBandDec_12_comp     |firFlt_halfBandDec_7            |  2256|
|10    |    firFlt_halfBandDec_13_comp     |firFlt_halfBandDec_8            |  2260|
|11    |    firFlt_halfBandDec_21_comp     |firFlt_halfBandDec_9            |  2178|
|12    |    firFlt_halfBandDec_22_comp     |firFlt_halfBandDec_10           |  2256|
|13    |    firFlt_halfBandDec_23_comp     |firFlt_halfBandDec_11           |  2262|
|14    |  clocking_comp                    |clocks                          |   161|
|15    |  dcFiltering_comp                 |dcFiltering                     |  4580|
|16    |    bq1_1                          |biquadFlt                       |  1155|
|17    |    bq1_2                          |biquadFlt_3                     |  1139|
|18    |    bq1_3                          |biquadFlt_4                     |  1147|
|19    |    bq1_4                          |biquadFlt_5                     |  1139|
|20    |  pdm2bitDecode_comp               |pdm2bitDecode                   |    73|
|21    |  spiDataTransfer_comp             |spiDataTransfer                 |   206|
|22    |    FIFO_DUALCLOCK_MACRO_inst_1    |unimacro_FIFO_DUALCLOCK_MACRO   |     1|
|23    |    FIFO_DUALCLOCK_MACRO_inst_2    |unimacro_FIFO_DUALCLOCK_MACRO_0 |     1|
|24    |    FIFO_DUALCLOCK_MACRO_inst_3    |unimacro_FIFO_DUALCLOCK_MACRO_1 |     1|
|25    |    FIFO_DUALCLOCK_MACRO_inst_4    |unimacro_FIFO_DUALCLOCK_MACRO_2 |     1|
|26    |    fifoRdComp                     |fifoRead                        |    62|
|27    |    fifoWrComp                     |fifoWrite                       |   130|
|28    |  spiSlave_comp                    |spiSlave                        |    42|
+------+-----------------------------------+--------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:18 ; elapsed = 00:03:56 . Memory (MB): peak = 1055.629 ; gain = 523.129
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:45 ; elapsed = 00:03:41 . Memory (MB): peak = 1055.629 ; gain = 367.395
Synthesis Optimization Complete : Time (s): cpu = 00:03:18 ; elapsed = 00:03:58 . Memory (MB): peak = 1055.629 ; gain = 523.129
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1439 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1065.609 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
178 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:44 ; elapsed = 00:04:35 . Memory (MB): peak = 1065.609 ; gain = 775.203
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1065.609 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'Z:/Documents/DOCS/projects/projects_uploaded/PN004_mems_mic_recorder/fpga_project/memsMicRec_vivado/memsMicRec_vivado.runs/synth_1/memsMicRec_top.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1065.609 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file memsMicRec_top_utilization_synth.rpt -pb memsMicRec_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Nov  6 19:42:19 2020...
