{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1498411596523 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1498411596523 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 25 19:26:36 2017 " "Processing started: Sun Jun 25 19:26:36 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1498411596523 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1498411596523 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sampler -c sampler --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off sampler -c sampler --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1498411596523 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1498411597366 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1498411597366 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "nios_sampler.qsys " "Elaborating Qsys system entity \"nios_sampler.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Design Software" 0 -1 1498411609541 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.06.25.19:26:54 Progress: Loading sampler/nios_sampler.qsys " "2017.06.25.19:26:54 Progress: Loading sampler/nios_sampler.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498411614939 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.06.25.19:26:55 Progress: Reading input file " "2017.06.25.19:26:55 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498411615478 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.06.25.19:26:55 Progress: Adding clk_0 \[clock_source 17.0\] " "2017.06.25.19:26:55 Progress: Adding clk_0 \[clock_source 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498411615612 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.06.25.19:26:56 Progress: Parameterizing module clk_0 " "2017.06.25.19:26:56 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498411616708 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.06.25.19:26:56 Progress: Adding cpu \[altera_nios2_gen2 17.0\] " "2017.06.25.19:26:56 Progress: Adding cpu \[altera_nios2_gen2 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498411616708 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.06.25.19:26:57 Progress: Parameterizing module cpu " "2017.06.25.19:26:57 Progress: Parameterizing module cpu" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498411617103 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.06.25.19:26:57 Progress: Adding cpu_memory \[altera_avalon_onchip_memory2 17.0\] " "2017.06.25.19:26:57 Progress: Adding cpu_memory \[altera_avalon_onchip_memory2 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498411617103 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.06.25.19:26:57 Progress: Parameterizing module cpu_memory " "2017.06.25.19:26:57 Progress: Parameterizing module cpu_memory" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498411617166 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.06.25.19:26:57 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 17.0\] " "2017.06.25.19:26:57 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498411617166 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.06.25.19:26:57 Progress: Parameterizing module jtag_uart_0 " "2017.06.25.19:26:57 Progress: Parameterizing module jtag_uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498411617202 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.06.25.19:26:57 Progress: Adding pio_0 \[altera_avalon_pio 17.0\] " "2017.06.25.19:26:57 Progress: Adding pio_0 \[altera_avalon_pio 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498411617202 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.06.25.19:26:57 Progress: Parameterizing module pio_0 " "2017.06.25.19:26:57 Progress: Parameterizing module pio_0" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498411617248 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.06.25.19:26:57 Progress: Adding sdram \[altera_avalon_new_sdram_controller 17.0\] " "2017.06.25.19:26:57 Progress: Adding sdram \[altera_avalon_new_sdram_controller 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498411617248 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.06.25.19:26:57 Progress: Parameterizing module sdram " "2017.06.25.19:26:57 Progress: Parameterizing module sdram" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498411617280 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.06.25.19:26:57 Progress: Adding sys_sdram_pll_0 \[altera_up_avalon_sys_sdram_pll 17.0\] " "2017.06.25.19:26:57 Progress: Adding sys_sdram_pll_0 \[altera_up_avalon_sys_sdram_pll 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498411617295 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.06.25.19:26:57 Progress: Parameterizing module sys_sdram_pll_0 " "2017.06.25.19:26:57 Progress: Parameterizing module sys_sdram_pll_0" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498411617347 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.06.25.19:26:57 Progress: Adding sysid \[altera_avalon_sysid_qsys 17.0\] " "2017.06.25.19:26:57 Progress: Adding sysid \[altera_avalon_sysid_qsys 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498411617347 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.06.25.19:26:57 Progress: Parameterizing module sysid " "2017.06.25.19:26:57 Progress: Parameterizing module sysid" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498411617866 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.06.25.19:26:57 Progress: Building connections " "2017.06.25.19:26:57 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498411617866 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.06.25.19:26:57 Progress: Parameterizing connections " "2017.06.25.19:26:57 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498411617917 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.06.25.19:26:57 Progress: Validating " "2017.06.25.19:26:57 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498411617917 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.06.25.19:26:58 Progress: Done reading input file " "2017.06.25.19:26:58 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498411618867 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_sampler.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Nios_sampler.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498411619639 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_sampler.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "Nios_sampler.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498411619639 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_sampler.sys_sdram_pll_0: Refclk Freq: 50.0 " "Nios_sampler.sys_sdram_pll_0: Refclk Freq: 50.0" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498411619639 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_sampler.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "Nios_sampler.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498411619639 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_sampler.sysid: Time stamp will be automatically updated when this component is generated. " "Nios_sampler.sysid: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498411619639 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_sampler: Generating nios_sampler \"nios_sampler\" for QUARTUS_SYNTH " "Nios_sampler: Generating nios_sampler \"nios_sampler\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498411620538 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios_sampler\" instantiated altera_nios2_gen2 \"cpu\" " "Cpu: \"nios_sampler\" instantiated altera_nios2_gen2 \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498411625265 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_memory: Starting RTL generation for module 'nios_sampler_cpu_memory' " "Cpu_memory: Starting RTL generation for module 'nios_sampler_cpu_memory'" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498411625380 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_memory:   Generation command is \[exec F:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I F:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I F:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I F:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I F:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I F:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I F:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- F:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_sampler_cpu_memory --dir=C:/Users/rveldema/AppData/Local/Temp/alt7342_3169390458756309016.dir/0001_cpu_memory_gen/ --quartus_dir=F:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/rveldema/AppData/Local/Temp/alt7342_3169390458756309016.dir/0001_cpu_memory_gen//nios_sampler_cpu_memory_component_configuration.pl  --do_build_sim=0  \] " "Cpu_memory:   Generation command is \[exec F:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I F:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I F:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I F:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I F:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I F:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I F:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- F:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_sampler_cpu_memory --dir=C:/Users/rveldema/AppData/Local/Temp/alt7342_3169390458756309016.dir/0001_cpu_memory_gen/ --quartus_dir=F:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/rveldema/AppData/Local/Temp/alt7342_3169390458756309016.dir/0001_cpu_memory_gen//nios_sampler_cpu_memory_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498411625380 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_memory: Done RTL generation for module 'nios_sampler_cpu_memory' " "Cpu_memory: Done RTL generation for module 'nios_sampler_cpu_memory'" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498411625768 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_memory: \"nios_sampler\" instantiated altera_avalon_onchip_memory2 \"cpu_memory\" " "Cpu_memory: \"nios_sampler\" instantiated altera_avalon_onchip_memory2 \"cpu_memory\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498411625784 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Starting RTL generation for module 'nios_sampler_jtag_uart_0' " "Jtag_uart_0: Starting RTL generation for module 'nios_sampler_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498411625799 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0:   Generation command is \[exec F:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I F:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I F:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I F:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I F:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I F:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I F:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- F:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_sampler_jtag_uart_0 --dir=C:/Users/rveldema/AppData/Local/Temp/alt7342_3169390458756309016.dir/0002_jtag_uart_0_gen/ --quartus_dir=F:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/rveldema/AppData/Local/Temp/alt7342_3169390458756309016.dir/0002_jtag_uart_0_gen//nios_sampler_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart_0:   Generation command is \[exec F:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I F:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I F:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I F:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I F:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I F:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I F:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- F:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_sampler_jtag_uart_0 --dir=C:/Users/rveldema/AppData/Local/Temp/alt7342_3169390458756309016.dir/0002_jtag_uart_0_gen/ --quartus_dir=F:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/rveldema/AppData/Local/Temp/alt7342_3169390458756309016.dir/0002_jtag_uart_0_gen//nios_sampler_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498411625799 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Done RTL generation for module 'nios_sampler_jtag_uart_0' " "Jtag_uart_0: Done RTL generation for module 'nios_sampler_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498411626190 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: \"nios_sampler\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\" " "Jtag_uart_0: \"nios_sampler\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498411626206 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: Starting RTL generation for module 'nios_sampler_pio_0' " "Pio_0: Starting RTL generation for module 'nios_sampler_pio_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498411626222 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0:   Generation command is \[exec F:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I F:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I F:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I F:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I F:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I F:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I F:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- F:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_sampler_pio_0 --dir=C:/Users/rveldema/AppData/Local/Temp/alt7342_3169390458756309016.dir/0003_pio_0_gen/ --quartus_dir=F:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/rveldema/AppData/Local/Temp/alt7342_3169390458756309016.dir/0003_pio_0_gen//nios_sampler_pio_0_component_configuration.pl  --do_build_sim=0  \] " "Pio_0:   Generation command is \[exec F:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I F:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I F:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I F:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I F:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I F:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I F:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- F:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_sampler_pio_0 --dir=C:/Users/rveldema/AppData/Local/Temp/alt7342_3169390458756309016.dir/0003_pio_0_gen/ --quartus_dir=F:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/rveldema/AppData/Local/Temp/alt7342_3169390458756309016.dir/0003_pio_0_gen//nios_sampler_pio_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498411626222 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: Done RTL generation for module 'nios_sampler_pio_0' " "Pio_0: Done RTL generation for module 'nios_sampler_pio_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498411626465 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: \"nios_sampler\" instantiated altera_avalon_pio \"pio_0\" " "Pio_0: \"nios_sampler\" instantiated altera_avalon_pio \"pio_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498411626465 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Starting RTL generation for module 'nios_sampler_sdram' " "Sdram: Starting RTL generation for module 'nios_sampler_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498411626481 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram:   Generation command is \[exec F:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I F:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I F:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I F:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I F:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I F:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I F:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- F:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=nios_sampler_sdram --dir=C:/Users/rveldema/AppData/Local/Temp/alt7342_3169390458756309016.dir/0004_sdram_gen/ --quartus_dir=F:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/rveldema/AppData/Local/Temp/alt7342_3169390458756309016.dir/0004_sdram_gen//nios_sampler_sdram_component_configuration.pl  --do_build_sim=0  \] " "Sdram:   Generation command is \[exec F:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I F:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I F:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I F:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I F:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I F:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I F:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- F:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=nios_sampler_sdram --dir=C:/Users/rveldema/AppData/Local/Temp/alt7342_3169390458756309016.dir/0004_sdram_gen/ --quartus_dir=F:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/rveldema/AppData/Local/Temp/alt7342_3169390458756309016.dir/0004_sdram_gen//nios_sampler_sdram_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498411626481 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Done RTL generation for module 'nios_sampler_sdram' " "Sdram: Done RTL generation for module 'nios_sampler_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498411627006 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: \"nios_sampler\" instantiated altera_avalon_new_sdram_controller \"sdram\" " "Sdram: \"nios_sampler\" instantiated altera_avalon_new_sdram_controller \"sdram\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498411627021 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_sdram_pll_0: \"nios_sampler\" instantiated altera_up_avalon_sys_sdram_pll \"sys_sdram_pll_0\" " "Sys_sdram_pll_0: \"nios_sampler\" instantiated altera_up_avalon_sys_sdram_pll \"sys_sdram_pll_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498411627212 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sysid: \"nios_sampler\" instantiated altera_avalon_sysid_qsys \"sysid\" " "Sysid: \"nios_sampler\" instantiated altera_avalon_sysid_qsys \"sysid\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498411627228 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498411628721 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498411628897 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498411629054 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498411629200 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498411629345 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498411629511 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"nios_sampler\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"nios_sampler\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498411630630 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"nios_sampler\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"nios_sampler\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498411630645 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"nios_sampler\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"nios_sampler\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498411630645 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'nios_sampler_cpu_cpu' " "Cpu: Starting RTL generation for module 'nios_sampler_cpu_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498411630677 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec F:/intelFPGA_lite/17.0/quartus/bin64//eperlcmd.exe -I F:/intelFPGA_lite/17.0/quartus/bin64//perl/lib -I F:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I F:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I F:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I F:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I F:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I F:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I F:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- F:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=nios_sampler_cpu_cpu --dir=C:/Users/rveldema/AppData/Local/Temp/alt7342_3169390458756309016.dir/0008_cpu_gen/ --quartus_bindir=F:/intelFPGA_lite/17.0/quartus/bin64/ --verilog --config=C:/Users/rveldema/AppData/Local/Temp/alt7342_3169390458756309016.dir/0008_cpu_gen//nios_sampler_cpu_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec F:/intelFPGA_lite/17.0/quartus/bin64//eperlcmd.exe -I F:/intelFPGA_lite/17.0/quartus/bin64//perl/lib -I F:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I F:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I F:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I F:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I F:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I F:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I F:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- F:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=nios_sampler_cpu_cpu --dir=C:/Users/rveldema/AppData/Local/Temp/alt7342_3169390458756309016.dir/0008_cpu_gen/ --quartus_bindir=F:/intelFPGA_lite/17.0/quartus/bin64/ --verilog --config=C:/Users/rveldema/AppData/Local/Temp/alt7342_3169390458756309016.dir/0008_cpu_gen//nios_sampler_cpu_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498411630677 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.06.25 19:27:11 (*) Starting Nios II generation " "Cpu: # 2017.06.25 19:27:11 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498411634751 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.06.25 19:27:11 (*)   Checking for plaintext license. " "Cpu: # 2017.06.25 19:27:11 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498411634751 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.06.25 19:27:11 (*)   Couldn't query license setup in Quartus directory F:/intelFPGA_lite/17.0/quartus/bin64/ " "Cpu: # 2017.06.25 19:27:11 (*)   Couldn't query license setup in Quartus directory F:/intelFPGA_lite/17.0/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498411634751 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.06.25 19:27:11 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2017.06.25 19:27:11 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498411634751 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.06.25 19:27:11 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2017.06.25 19:27:11 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498411634751 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.06.25 19:27:11 (*)   Plaintext license not found. " "Cpu: # 2017.06.25 19:27:11 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498411634751 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.06.25 19:27:11 (*)   No license required to generate encrypted Nios II/e. " "Cpu: # 2017.06.25 19:27:11 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498411634751 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.06.25 19:27:11 (*)   Elaborating CPU configuration settings " "Cpu: # 2017.06.25 19:27:11 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498411634751 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.06.25 19:27:12 (*)   Creating all objects for CPU " "Cpu: # 2017.06.25 19:27:12 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498411634751 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.06.25 19:27:13 (*)   Generating RTL from CPU objects " "Cpu: # 2017.06.25 19:27:13 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498411634751 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.06.25 19:27:13 (*)   Creating plain-text RTL " "Cpu: # 2017.06.25 19:27:13 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498411634751 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.06.25 19:27:14 (*) Done Nios II generation " "Cpu: # 2017.06.25 19:27:14 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498411634751 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'nios_sampler_cpu_cpu' " "Cpu: Done RTL generation for module 'nios_sampler_cpu_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498411634751 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498411634751 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_pll: \"sys_sdram_pll_0\" instantiated altera_up_altpll \"sys_pll\" " "Sys_pll: \"sys_sdram_pll_0\" instantiated altera_up_altpll \"sys_pll\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498411634786 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reset_from_locked: \"sys_sdram_pll_0\" instantiated altera_up_avalon_reset_from_locked_signal \"reset_from_locked\" " "Reset_from_locked: \"sys_sdram_pll_0\" instantiated altera_up_avalon_reset_from_locked_signal \"reset_from_locked\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498411634786 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_data_master_translator\" " "Cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498411634786 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\" " "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498411634802 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_data_master_agent\" " "Cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498411634818 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\" " "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498411634818 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498411634833 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498411634865 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498411634886 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498411634901 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498411634917 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\" " "Router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498411634933 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"sdram_s1_burst_adapter\" " "Sdram_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"sdram_s1_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498411634933 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498411634997 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498411635000 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498411635031 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\" " "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498411635047 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file F:/sampler/db/ip/nios_sampler/submodules/altera_merlin_arbitrator.sv " "Reusing file F:/sampler/db/ip/nios_sampler/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498411635062 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498411635062 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\" " "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498411635078 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498411635117 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file F:/sampler/db/ip/nios_sampler/submodules/altera_merlin_arbitrator.sv " "Reusing file F:/sampler/db/ip/nios_sampler/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498411635132 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498411635164 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file F:/sampler/db/ip/nios_sampler/submodules/altera_merlin_arbitrator.sv " "Reusing file F:/sampler/db/ip/nios_sampler/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498411635164 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"sdram_s1_rsp_width_adapter\" " "Sdram_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"sdram_s1_rsp_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498411635179 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file F:/sampler/db/ip/nios_sampler/submodules/altera_merlin_address_alignment.sv " "Reusing file F:/sampler/db/ip/nios_sampler/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498411635195 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file F:/sampler/db/ip/nios_sampler/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file F:/sampler/db/ip/nios_sampler/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498411635195 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498411635403 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_005\" " "Avalon_st_adapter_005: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498411635602 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498411635618 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_005\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_005\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498411635618 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_sampler: Done \"nios_sampler\" with 38 modules, 60 files " "Nios_sampler: Done \"nios_sampler\" with 38 modules, 60 files" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498411635618 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "nios_sampler.qsys " "Finished elaborating Qsys system entity \"nios_sampler.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Design Software" 0 -1 1498411636930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/nios_sampler.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sampler/synthesis/nios_sampler.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sampler " "Found entity 1: nios_sampler" {  } { { "nios_sampler/synthesis/nios_sampler.v" "" { Text "F:/sampler/nios_sampler/synthesis/nios_sampler.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498411637142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498411637142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sampler/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "nios_sampler/synthesis/submodules/altera_reset_controller.v" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498411637158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498411637158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sampler/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "nios_sampler/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498411637158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498411637158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/nios_sampler_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sampler/synthesis/submodules/nios_sampler_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sampler_irq_mapper " "Found entity 1: nios_sampler_irq_mapper" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_irq_mapper.sv" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498411637158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498411637158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sampler_mm_interconnect_0 " "Found entity 1: nios_sampler_mm_interconnect_0" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0.v" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498411637158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498411637158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_avalon_st_adapter_005.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_avalon_st_adapter_005.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sampler_mm_interconnect_0_avalon_st_adapter_005 " "Found entity 1: nios_sampler_mm_interconnect_0_avalon_st_adapter_005" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_avalon_st_adapter_005.v" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_avalon_st_adapter_005.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498411637158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498411637158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sampler_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 " "Found entity 1: nios_sampler_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498411637158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498411637158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sampler_mm_interconnect_0_avalon_st_adapter " "Found entity 1: nios_sampler_mm_interconnect_0_avalon_st_adapter" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_avalon_st_adapter.v" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498411637174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498411637174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sampler_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: nios_sampler_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498411637174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498411637174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sampler/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "nios_sampler/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498411637174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498411637174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sampler/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "nios_sampler/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498411637174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498411637174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sampler/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "nios_sampler/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498411637174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498411637174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sampler_mm_interconnect_0_rsp_mux_001 " "Found entity 1: nios_sampler_mm_interconnect_0_rsp_mux_001" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_rsp_mux_001.sv" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498411637174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498411637174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_sampler/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "nios_sampler/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498411637174 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "nios_sampler/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498411637174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498411637174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sampler_mm_interconnect_0_rsp_mux " "Found entity 1: nios_sampler_mm_interconnect_0_rsp_mux" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_rsp_mux.sv" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498411637189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498411637189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sampler_mm_interconnect_0_rsp_demux_001 " "Found entity 1: nios_sampler_mm_interconnect_0_rsp_demux_001" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_rsp_demux_001.sv" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498411637189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498411637189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sampler_mm_interconnect_0_rsp_demux " "Found entity 1: nios_sampler_mm_interconnect_0_rsp_demux" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_rsp_demux.sv" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498411637189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498411637189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sampler_mm_interconnect_0_cmd_mux_001 " "Found entity 1: nios_sampler_mm_interconnect_0_cmd_mux_001" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_cmd_mux_001.sv" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498411637189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498411637189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sampler_mm_interconnect_0_cmd_mux " "Found entity 1: nios_sampler_mm_interconnect_0_cmd_mux" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_cmd_mux.sv" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498411637189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498411637189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sampler_mm_interconnect_0_cmd_demux_001 " "Found entity 1: nios_sampler_mm_interconnect_0_cmd_demux_001" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_cmd_demux_001.sv" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498411637189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498411637189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sampler_mm_interconnect_0_cmd_demux " "Found entity 1: nios_sampler_mm_interconnect_0_cmd_demux" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_cmd_demux.sv" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498411637189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498411637189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sampler/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "nios_sampler/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498411637189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498411637189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sampler/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "nios_sampler/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498411637205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498411637205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file nios_sampler/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "nios_sampler/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498411637205 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "nios_sampler/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498411637205 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "nios_sampler/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498411637205 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "nios_sampler/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498411637205 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "nios_sampler/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498411637205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498411637205 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "nios_sampler/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1498411637205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sampler/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "nios_sampler/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498411637205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498411637205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sampler/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "nios_sampler/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498411637205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498411637205 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "nios_sampler/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1498411637205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sampler/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "nios_sampler/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498411637221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498411637221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sampler/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "nios_sampler/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498411637223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498411637223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sampler/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "nios_sampler/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498411637224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498411637224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sampler/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "nios_sampler/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498411637226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498411637226 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_sampler_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at nios_sampler_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_007.sv" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1498411637226 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_sampler_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at nios_sampler_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_007.sv" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1498411637226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sampler_mm_interconnect_0_router_007_default_decode " "Found entity 1: nios_sampler_mm_interconnect_0_router_007_default_decode" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_007.sv" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498411637226 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_sampler_mm_interconnect_0_router_007 " "Found entity 2: nios_sampler_mm_interconnect_0_router_007" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_007.sv" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498411637226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498411637226 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_sampler_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at nios_sampler_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_003.sv" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1498411637226 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_sampler_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at nios_sampler_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_003.sv" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1498411637226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sampler_mm_interconnect_0_router_003_default_decode " "Found entity 1: nios_sampler_mm_interconnect_0_router_003_default_decode" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_003.sv" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498411637226 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_sampler_mm_interconnect_0_router_003 " "Found entity 2: nios_sampler_mm_interconnect_0_router_003" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_003.sv" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498411637226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498411637226 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_sampler_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at nios_sampler_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_002.sv" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1498411637226 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_sampler_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at nios_sampler_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_002.sv" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1498411637226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sampler_mm_interconnect_0_router_002_default_decode " "Found entity 1: nios_sampler_mm_interconnect_0_router_002_default_decode" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_002.sv" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498411637226 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_sampler_mm_interconnect_0_router_002 " "Found entity 2: nios_sampler_mm_interconnect_0_router_002" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_002.sv" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498411637226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498411637226 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_sampler_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at nios_sampler_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_001.sv" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1498411637226 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_sampler_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at nios_sampler_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_001.sv" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1498411637226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sampler_mm_interconnect_0_router_001_default_decode " "Found entity 1: nios_sampler_mm_interconnect_0_router_001_default_decode" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_001.sv" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498411637226 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_sampler_mm_interconnect_0_router_001 " "Found entity 2: nios_sampler_mm_interconnect_0_router_001" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_001.sv" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498411637226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498411637226 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_sampler_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at nios_sampler_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router.sv" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1498411637226 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_sampler_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at nios_sampler_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router.sv" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1498411637226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sampler_mm_interconnect_0_router_default_decode " "Found entity 1: nios_sampler_mm_interconnect_0_router_default_decode" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router.sv" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498411637226 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_sampler_mm_interconnect_0_router " "Found entity 2: nios_sampler_mm_interconnect_0_router" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router.sv" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498411637226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498411637226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sampler/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "nios_sampler/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498411637226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498411637226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sampler/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "nios_sampler/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498411637242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498411637242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sampler/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "nios_sampler/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498411637242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498411637242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sampler/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "nios_sampler/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498411637242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498411637242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sampler/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "nios_sampler/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498411637242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498411637242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/nios_sampler_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sampler/synthesis/submodules/nios_sampler_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sampler_sysid " "Found entity 1: nios_sampler_sysid" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_sysid.v" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_sysid.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498411637242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498411637242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/nios_sampler_sys_sdram_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sampler/synthesis/submodules/nios_sampler_sys_sdram_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sampler_sys_sdram_pll_0 " "Found entity 1: nios_sampler_sys_sdram_pll_0" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_sys_sdram_pll_0.v" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_sys_sdram_pll_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498411637242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498411637242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sampler/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "nios_sampler/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498411637242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498411637242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/altera_up_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sampler/synthesis/submodules/altera_up_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_altpll " "Found entity 1: altera_up_altpll" {  } { { "nios_sampler/synthesis/submodules/altera_up_altpll.v" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/altera_up_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498411637257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498411637257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/nios_sampler_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file nios_sampler/synthesis/submodules/nios_sampler_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sampler_sdram_input_efifo_module " "Found entity 1: nios_sampler_sdram_input_efifo_module" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_sdram.v" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498411637257 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_sampler_sdram " "Found entity 2: nios_sampler_sdram" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_sdram.v" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498411637257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498411637257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/nios_sampler_pio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sampler/synthesis/submodules/nios_sampler_pio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sampler_pio_0 " "Found entity 1: nios_sampler_pio_0" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_pio_0.v" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_pio_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498411637257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498411637257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/nios_sampler_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file nios_sampler/synthesis/submodules/nios_sampler_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sampler_jtag_uart_0_sim_scfifo_w " "Found entity 1: nios_sampler_jtag_uart_0_sim_scfifo_w" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_jtag_uart_0.v" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498411637257 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_sampler_jtag_uart_0_scfifo_w " "Found entity 2: nios_sampler_jtag_uart_0_scfifo_w" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_jtag_uart_0.v" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498411637257 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_sampler_jtag_uart_0_sim_scfifo_r " "Found entity 3: nios_sampler_jtag_uart_0_sim_scfifo_r" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_jtag_uart_0.v" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498411637257 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_sampler_jtag_uart_0_scfifo_r " "Found entity 4: nios_sampler_jtag_uart_0_scfifo_r" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_jtag_uart_0.v" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498411637257 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_sampler_jtag_uart_0 " "Found entity 5: nios_sampler_jtag_uart_0" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_jtag_uart_0.v" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498411637257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498411637257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/nios_sampler_cpu_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sampler/synthesis/submodules/nios_sampler_cpu_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sampler_cpu_memory " "Found entity 1: nios_sampler_cpu_memory" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_cpu_memory.v" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498411637257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498411637257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/nios_sampler_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sampler/synthesis/submodules/nios_sampler_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sampler_cpu " "Found entity 1: nios_sampler_cpu" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_cpu.v" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498411637257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498411637257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sampler_cpu_cpu_register_bank_a_module " "Found entity 1: nios_sampler_cpu_cpu_register_bank_a_module" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498411637273 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_sampler_cpu_cpu_register_bank_b_module " "Found entity 2: nios_sampler_cpu_cpu_register_bank_b_module" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498411637273 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_sampler_cpu_cpu_nios2_oci_debug " "Found entity 3: nios_sampler_cpu_cpu_nios2_oci_debug" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498411637273 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_sampler_cpu_cpu_nios2_oci_break " "Found entity 4: nios_sampler_cpu_cpu_nios2_oci_break" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498411637273 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_sampler_cpu_cpu_nios2_oci_xbrk " "Found entity 5: nios_sampler_cpu_cpu_nios2_oci_xbrk" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498411637273 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios_sampler_cpu_cpu_nios2_oci_dbrk " "Found entity 6: nios_sampler_cpu_cpu_nios2_oci_dbrk" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498411637273 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios_sampler_cpu_cpu_nios2_oci_itrace " "Found entity 7: nios_sampler_cpu_cpu_nios2_oci_itrace" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498411637273 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios_sampler_cpu_cpu_nios2_oci_td_mode " "Found entity 8: nios_sampler_cpu_cpu_nios2_oci_td_mode" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498411637273 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios_sampler_cpu_cpu_nios2_oci_dtrace " "Found entity 9: nios_sampler_cpu_cpu_nios2_oci_dtrace" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498411637273 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios_sampler_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: nios_sampler_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498411637273 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios_sampler_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: nios_sampler_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498411637273 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios_sampler_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: nios_sampler_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498411637273 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios_sampler_cpu_cpu_nios2_oci_fifo " "Found entity 13: nios_sampler_cpu_cpu_nios2_oci_fifo" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498411637273 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios_sampler_cpu_cpu_nios2_oci_pib " "Found entity 14: nios_sampler_cpu_cpu_nios2_oci_pib" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498411637273 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios_sampler_cpu_cpu_nios2_oci_im " "Found entity 15: nios_sampler_cpu_cpu_nios2_oci_im" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498411637273 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios_sampler_cpu_cpu_nios2_performance_monitors " "Found entity 16: nios_sampler_cpu_cpu_nios2_performance_monitors" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498411637273 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios_sampler_cpu_cpu_nios2_avalon_reg " "Found entity 17: nios_sampler_cpu_cpu_nios2_avalon_reg" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498411637273 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios_sampler_cpu_cpu_ociram_sp_ram_module " "Found entity 18: nios_sampler_cpu_cpu_ociram_sp_ram_module" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498411637273 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios_sampler_cpu_cpu_nios2_ocimem " "Found entity 19: nios_sampler_cpu_cpu_nios2_ocimem" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498411637273 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios_sampler_cpu_cpu_nios2_oci " "Found entity 20: nios_sampler_cpu_cpu_nios2_oci" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498411637273 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios_sampler_cpu_cpu " "Found entity 21: nios_sampler_cpu_cpu" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498411637273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498411637273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sampler_cpu_cpu_debug_slave_sysclk " "Found entity 1: nios_sampler_cpu_cpu_debug_slave_sysclk" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu_debug_slave_sysclk.v" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498411637289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498411637289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sampler_cpu_cpu_debug_slave_tck " "Found entity 1: nios_sampler_cpu_cpu_debug_slave_tck" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu_debug_slave_tck.v" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498411637289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498411637289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sampler_cpu_cpu_debug_slave_wrapper " "Found entity 1: nios_sampler_cpu_cpu_debug_slave_wrapper" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu_debug_slave_wrapper.v" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498411637289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498411637289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sampler_cpu_cpu_test_bench " "Found entity 1: nios_sampler_cpu_cpu_test_bench" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu_test_bench.v" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498411637289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498411637289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sampler.v 1 1 " "Found 1 design units, including 1 entities, in source file sampler.v" { { "Info" "ISGN_ENTITY_NAME" "1 sampler " "Found entity 1: sampler" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498411637289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498411637289 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "f:/sampler/db/ip/nios_sampler/nios_sampler.v F:/sampler/nios_sampler/synthesis/nios_sampler.v " "File \"f:/sampler/db/ip/nios_sampler/nios_sampler.v\" is a duplicate of already analyzed file \"F:/sampler/nios_sampler/synthesis/nios_sampler.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1498411637289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/nios_sampler.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/nios_sampler.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498411637289 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "f:/sampler/db/ip/nios_sampler/submodules/altera_avalon_sc_fifo.v F:/sampler/nios_sampler/synthesis/submodules/altera_avalon_sc_fifo.v " "File \"f:/sampler/db/ip/nios_sampler/submodules/altera_avalon_sc_fifo.v\" is a duplicate of already analyzed file \"F:/sampler/nios_sampler/synthesis/submodules/altera_avalon_sc_fifo.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1498411637289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/altera_avalon_sc_fifo.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498411637289 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "f:/sampler/db/ip/nios_sampler/submodules/altera_avalon_st_pipeline_base.v F:/sampler/nios_sampler/synthesis/submodules/altera_avalon_st_pipeline_base.v " "File \"f:/sampler/db/ip/nios_sampler/submodules/altera_avalon_st_pipeline_base.v\" is a duplicate of already analyzed file \"F:/sampler/nios_sampler/synthesis/submodules/altera_avalon_st_pipeline_base.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1498411637289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/altera_avalon_st_pipeline_base.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498411637289 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "f:/sampler/db/ip/nios_sampler/submodules/altera_avalon_st_pipeline_stage.sv F:/sampler/nios_sampler/synthesis/submodules/altera_avalon_st_pipeline_stage.sv " "File \"f:/sampler/db/ip/nios_sampler/submodules/altera_avalon_st_pipeline_stage.sv\" is a duplicate of already analyzed file \"F:/sampler/nios_sampler/synthesis/submodules/altera_avalon_st_pipeline_stage.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1498411637304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/altera_avalon_st_pipeline_stage.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/altera_avalon_st_pipeline_stage.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498411637304 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "f:/sampler/db/ip/nios_sampler/submodules/altera_default_burst_converter.sv F:/sampler/nios_sampler/synthesis/submodules/altera_default_burst_converter.sv " "File \"f:/sampler/db/ip/nios_sampler/submodules/altera_default_burst_converter.sv\" is a duplicate of already analyzed file \"F:/sampler/nios_sampler/synthesis/submodules/altera_default_burst_converter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1498411637304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/altera_default_burst_converter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/altera_default_burst_converter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498411637304 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "f:/sampler/db/ip/nios_sampler/submodules/altera_incr_burst_converter.sv F:/sampler/nios_sampler/synthesis/submodules/altera_incr_burst_converter.sv " "File \"f:/sampler/db/ip/nios_sampler/submodules/altera_incr_burst_converter.sv\" is a duplicate of already analyzed file \"F:/sampler/nios_sampler/synthesis/submodules/altera_incr_burst_converter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1498411637304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/altera_incr_burst_converter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/altera_incr_burst_converter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498411637304 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "f:/sampler/db/ip/nios_sampler/submodules/altera_merlin_address_alignment.sv F:/sampler/nios_sampler/synthesis/submodules/altera_merlin_address_alignment.sv " "File \"f:/sampler/db/ip/nios_sampler/submodules/altera_merlin_address_alignment.sv\" is a duplicate of already analyzed file \"F:/sampler/nios_sampler/synthesis/submodules/altera_merlin_address_alignment.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1498411637304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/altera_merlin_address_alignment.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498411637304 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "f:/sampler/db/ip/nios_sampler/submodules/altera_merlin_arbitrator.sv F:/sampler/nios_sampler/synthesis/submodules/altera_merlin_arbitrator.sv " "File \"f:/sampler/db/ip/nios_sampler/submodules/altera_merlin_arbitrator.sv\" is a duplicate of already analyzed file \"F:/sampler/nios_sampler/synthesis/submodules/altera_merlin_arbitrator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1498411637304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/altera_merlin_arbitrator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498411637304 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "f:/sampler/db/ip/nios_sampler/submodules/altera_merlin_burst_adapter.sv F:/sampler/nios_sampler/synthesis/submodules/altera_merlin_burst_adapter.sv " "File \"f:/sampler/db/ip/nios_sampler/submodules/altera_merlin_burst_adapter.sv\" is a duplicate of already analyzed file \"F:/sampler/nios_sampler/synthesis/submodules/altera_merlin_burst_adapter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1498411637304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/altera_merlin_burst_adapter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/altera_merlin_burst_adapter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498411637304 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "f:/sampler/db/ip/nios_sampler/submodules/altera_merlin_burst_adapter_13_1.sv F:/sampler/nios_sampler/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv " "File \"f:/sampler/db/ip/nios_sampler/submodules/altera_merlin_burst_adapter_13_1.sv\" is a duplicate of already analyzed file \"F:/sampler/nios_sampler/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1498411637304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/altera_merlin_burst_adapter_13_1.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/altera_merlin_burst_adapter_13_1.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498411637304 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "f:/sampler/db/ip/nios_sampler/submodules/altera_merlin_burst_adapter_new.sv F:/sampler/nios_sampler/synthesis/submodules/altera_merlin_burst_adapter_new.sv " "File \"f:/sampler/db/ip/nios_sampler/submodules/altera_merlin_burst_adapter_new.sv\" is a duplicate of already analyzed file \"F:/sampler/nios_sampler/synthesis/submodules/altera_merlin_burst_adapter_new.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1498411637304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/altera_merlin_burst_adapter_new.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/altera_merlin_burst_adapter_new.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498411637304 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "f:/sampler/db/ip/nios_sampler/submodules/altera_merlin_burst_adapter_uncmpr.sv F:/sampler/nios_sampler/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv " "File \"f:/sampler/db/ip/nios_sampler/submodules/altera_merlin_burst_adapter_uncmpr.sv\" is a duplicate of already analyzed file \"F:/sampler/nios_sampler/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1498411637304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/altera_merlin_burst_adapter_uncmpr.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/altera_merlin_burst_adapter_uncmpr.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498411637304 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "f:/sampler/db/ip/nios_sampler/submodules/altera_merlin_burst_uncompressor.sv F:/sampler/nios_sampler/synthesis/submodules/altera_merlin_burst_uncompressor.sv " "File \"f:/sampler/db/ip/nios_sampler/submodules/altera_merlin_burst_uncompressor.sv\" is a duplicate of already analyzed file \"F:/sampler/nios_sampler/synthesis/submodules/altera_merlin_burst_uncompressor.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1498411637304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/altera_merlin_burst_uncompressor.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498411637304 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "f:/sampler/db/ip/nios_sampler/submodules/altera_merlin_master_agent.sv F:/sampler/nios_sampler/synthesis/submodules/altera_merlin_master_agent.sv " "File \"f:/sampler/db/ip/nios_sampler/submodules/altera_merlin_master_agent.sv\" is a duplicate of already analyzed file \"F:/sampler/nios_sampler/synthesis/submodules/altera_merlin_master_agent.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1498411637304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/altera_merlin_master_agent.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/altera_merlin_master_agent.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498411637304 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "f:/sampler/db/ip/nios_sampler/submodules/altera_merlin_master_translator.sv F:/sampler/nios_sampler/synthesis/submodules/altera_merlin_master_translator.sv " "File \"f:/sampler/db/ip/nios_sampler/submodules/altera_merlin_master_translator.sv\" is a duplicate of already analyzed file \"F:/sampler/nios_sampler/synthesis/submodules/altera_merlin_master_translator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1498411637304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/altera_merlin_master_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/altera_merlin_master_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498411637304 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "f:/sampler/db/ip/nios_sampler/submodules/altera_merlin_slave_agent.sv F:/sampler/nios_sampler/synthesis/submodules/altera_merlin_slave_agent.sv " "File \"f:/sampler/db/ip/nios_sampler/submodules/altera_merlin_slave_agent.sv\" is a duplicate of already analyzed file \"F:/sampler/nios_sampler/synthesis/submodules/altera_merlin_slave_agent.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1498411637304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/altera_merlin_slave_agent.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/altera_merlin_slave_agent.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498411637304 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "f:/sampler/db/ip/nios_sampler/submodules/altera_merlin_slave_translator.sv F:/sampler/nios_sampler/synthesis/submodules/altera_merlin_slave_translator.sv " "File \"f:/sampler/db/ip/nios_sampler/submodules/altera_merlin_slave_translator.sv\" is a duplicate of already analyzed file \"F:/sampler/nios_sampler/synthesis/submodules/altera_merlin_slave_translator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1498411637304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/altera_merlin_slave_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/altera_merlin_slave_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498411637304 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "f:/sampler/db/ip/nios_sampler/submodules/altera_merlin_width_adapter.sv F:/sampler/nios_sampler/synthesis/submodules/altera_merlin_width_adapter.sv " "File \"f:/sampler/db/ip/nios_sampler/submodules/altera_merlin_width_adapter.sv\" is a duplicate of already analyzed file \"F:/sampler/nios_sampler/synthesis/submodules/altera_merlin_width_adapter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1498411637320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/altera_merlin_width_adapter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/altera_merlin_width_adapter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498411637320 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "f:/sampler/db/ip/nios_sampler/submodules/altera_reset_controller.v F:/sampler/nios_sampler/synthesis/submodules/altera_reset_controller.v " "File \"f:/sampler/db/ip/nios_sampler/submodules/altera_reset_controller.v\" is a duplicate of already analyzed file \"F:/sampler/nios_sampler/synthesis/submodules/altera_reset_controller.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1498411637320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/altera_reset_controller.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/altera_reset_controller.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498411637320 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "f:/sampler/db/ip/nios_sampler/submodules/altera_reset_synchronizer.v F:/sampler/nios_sampler/synthesis/submodules/altera_reset_synchronizer.v " "File \"f:/sampler/db/ip/nios_sampler/submodules/altera_reset_synchronizer.v\" is a duplicate of already analyzed file \"F:/sampler/nios_sampler/synthesis/submodules/altera_reset_synchronizer.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1498411637320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/altera_reset_synchronizer.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/altera_reset_synchronizer.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498411637320 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "f:/sampler/db/ip/nios_sampler/submodules/altera_up_altpll.v F:/sampler/nios_sampler/synthesis/submodules/altera_up_altpll.v " "File \"f:/sampler/db/ip/nios_sampler/submodules/altera_up_altpll.v\" is a duplicate of already analyzed file \"F:/sampler/nios_sampler/synthesis/submodules/altera_up_altpll.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1498411637320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/altera_up_altpll.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/altera_up_altpll.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498411637320 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "f:/sampler/db/ip/nios_sampler/submodules/altera_up_avalon_reset_from_locked_signal.v F:/sampler/nios_sampler/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v " "File \"f:/sampler/db/ip/nios_sampler/submodules/altera_up_avalon_reset_from_locked_signal.v\" is a duplicate of already analyzed file \"F:/sampler/nios_sampler/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1498411637320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/altera_up_avalon_reset_from_locked_signal.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/altera_up_avalon_reset_from_locked_signal.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498411637320 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "f:/sampler/db/ip/nios_sampler/submodules/altera_wrap_burst_converter.sv F:/sampler/nios_sampler/synthesis/submodules/altera_wrap_burst_converter.sv " "File \"f:/sampler/db/ip/nios_sampler/submodules/altera_wrap_burst_converter.sv\" is a duplicate of already analyzed file \"F:/sampler/nios_sampler/synthesis/submodules/altera_wrap_burst_converter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1498411637320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/altera_wrap_burst_converter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/altera_wrap_burst_converter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498411637320 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "f:/sampler/db/ip/nios_sampler/submodules/nios_sampler_cpu.v F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu.v " "File \"f:/sampler/db/ip/nios_sampler/submodules/nios_sampler_cpu.v\" is a duplicate of already analyzed file \"F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1498411637320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/nios_sampler_cpu.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/nios_sampler_cpu.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498411637320 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "f:/sampler/db/ip/nios_sampler/submodules/nios_sampler_cpu_cpu.v F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v " "File \"f:/sampler/db/ip/nios_sampler/submodules/nios_sampler_cpu_cpu.v\" is a duplicate of already analyzed file \"F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1498411637320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/nios_sampler_cpu_cpu.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/nios_sampler_cpu_cpu.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498411637320 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "f:/sampler/db/ip/nios_sampler/submodules/nios_sampler_cpu_cpu_debug_slave_sysclk.v F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu_debug_slave_sysclk.v " "File \"f:/sampler/db/ip/nios_sampler/submodules/nios_sampler_cpu_cpu_debug_slave_sysclk.v\" is a duplicate of already analyzed file \"F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu_debug_slave_sysclk.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1498411637320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/nios_sampler_cpu_cpu_debug_slave_sysclk.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/nios_sampler_cpu_cpu_debug_slave_sysclk.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498411637320 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "f:/sampler/db/ip/nios_sampler/submodules/nios_sampler_cpu_cpu_debug_slave_tck.v F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu_debug_slave_tck.v " "File \"f:/sampler/db/ip/nios_sampler/submodules/nios_sampler_cpu_cpu_debug_slave_tck.v\" is a duplicate of already analyzed file \"F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu_debug_slave_tck.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1498411637320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/nios_sampler_cpu_cpu_debug_slave_tck.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/nios_sampler_cpu_cpu_debug_slave_tck.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498411637320 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "f:/sampler/db/ip/nios_sampler/submodules/nios_sampler_cpu_cpu_debug_slave_wrapper.v F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu_debug_slave_wrapper.v " "File \"f:/sampler/db/ip/nios_sampler/submodules/nios_sampler_cpu_cpu_debug_slave_wrapper.v\" is a duplicate of already analyzed file \"F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu_debug_slave_wrapper.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1498411637320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/nios_sampler_cpu_cpu_debug_slave_wrapper.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/nios_sampler_cpu_cpu_debug_slave_wrapper.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498411637320 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "f:/sampler/db/ip/nios_sampler/submodules/nios_sampler_cpu_cpu_test_bench.v F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu_test_bench.v " "File \"f:/sampler/db/ip/nios_sampler/submodules/nios_sampler_cpu_cpu_test_bench.v\" is a duplicate of already analyzed file \"F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu_test_bench.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1498411637320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/nios_sampler_cpu_cpu_test_bench.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/nios_sampler_cpu_cpu_test_bench.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498411637320 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "f:/sampler/db/ip/nios_sampler/submodules/nios_sampler_cpu_memory.v F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu_memory.v " "File \"f:/sampler/db/ip/nios_sampler/submodules/nios_sampler_cpu_memory.v\" is a duplicate of already analyzed file \"F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu_memory.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1498411637320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/nios_sampler_cpu_memory.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/nios_sampler_cpu_memory.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498411637320 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "f:/sampler/db/ip/nios_sampler/submodules/nios_sampler_irq_mapper.sv F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_irq_mapper.sv " "File \"f:/sampler/db/ip/nios_sampler/submodules/nios_sampler_irq_mapper.sv\" is a duplicate of already analyzed file \"F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_irq_mapper.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1498411637336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/nios_sampler_irq_mapper.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/nios_sampler_irq_mapper.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498411637336 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "f:/sampler/db/ip/nios_sampler/submodules/nios_sampler_jtag_uart_0.v F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_jtag_uart_0.v " "File \"f:/sampler/db/ip/nios_sampler/submodules/nios_sampler_jtag_uart_0.v\" is a duplicate of already analyzed file \"F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_jtag_uart_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1498411637337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/nios_sampler_jtag_uart_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/nios_sampler_jtag_uart_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498411637337 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "f:/sampler/db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0.v F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0.v " "File \"f:/sampler/db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0.v\" is a duplicate of already analyzed file \"F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1498411637339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498411637340 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "f:/sampler/db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_avalon_st_adapter.v F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_avalon_st_adapter.v " "File \"f:/sampler/db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_avalon_st_adapter.v\" is a duplicate of already analyzed file \"F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_avalon_st_adapter.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1498411637340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_avalon_st_adapter.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_avalon_st_adapter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498411637340 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "f:/sampler/db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_avalon_st_adapter_005.v F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_avalon_st_adapter_005.v " "File \"f:/sampler/db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_avalon_st_adapter_005.v\" is a duplicate of already analyzed file \"F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_avalon_st_adapter_005.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1498411637340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_avalon_st_adapter_005.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_avalon_st_adapter_005.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498411637340 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "f:/sampler/db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv " "File \"f:/sampler/db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv\" is a duplicate of already analyzed file \"F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1498411637340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498411637340 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "f:/sampler/db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv " "File \"f:/sampler/db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv\" is a duplicate of already analyzed file \"F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1498411637340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498411637340 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "f:/sampler/db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_cmd_demux.sv F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_cmd_demux.sv " "File \"f:/sampler/db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_cmd_demux.sv\" is a duplicate of already analyzed file \"F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_cmd_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1498411637340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_cmd_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_cmd_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498411637340 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "f:/sampler/db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_cmd_demux_001.sv F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_cmd_demux_001.sv " "File \"f:/sampler/db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_cmd_demux_001.sv\" is a duplicate of already analyzed file \"F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_cmd_demux_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1498411637340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_cmd_demux_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_cmd_demux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498411637340 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "f:/sampler/db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_cmd_mux.sv F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_cmd_mux.sv " "File \"f:/sampler/db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_cmd_mux.sv\" is a duplicate of already analyzed file \"F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_cmd_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1498411637340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_cmd_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_cmd_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498411637340 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "f:/sampler/db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_cmd_mux_001.sv F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_cmd_mux_001.sv " "File \"f:/sampler/db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_cmd_mux_001.sv\" is a duplicate of already analyzed file \"F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_cmd_mux_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1498411637340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_cmd_mux_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_cmd_mux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498411637340 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "f:/sampler/db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_router.sv F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router.sv " "File \"f:/sampler/db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_router.sv\" is a duplicate of already analyzed file \"F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1498411637340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_router.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_router.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498411637340 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "f:/sampler/db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_router_001.sv F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_001.sv " "File \"f:/sampler/db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_router_001.sv\" is a duplicate of already analyzed file \"F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1498411637340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_router_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_router_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498411637340 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "f:/sampler/db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_router_002.sv F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_002.sv " "File \"f:/sampler/db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_router_002.sv\" is a duplicate of already analyzed file \"F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_002.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1498411637340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_router_002.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_router_002.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498411637340 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "f:/sampler/db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_router_003.sv F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_003.sv " "File \"f:/sampler/db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_router_003.sv\" is a duplicate of already analyzed file \"F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_003.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1498411637340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_router_003.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_router_003.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498411637340 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "f:/sampler/db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_router_007.sv F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_007.sv " "File \"f:/sampler/db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_router_007.sv\" is a duplicate of already analyzed file \"F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_007.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1498411637340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_router_007.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_router_007.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498411637340 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "f:/sampler/db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_rsp_demux.sv F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_rsp_demux.sv " "File \"f:/sampler/db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_rsp_demux.sv\" is a duplicate of already analyzed file \"F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_rsp_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1498411637340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_rsp_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_rsp_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498411637340 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "f:/sampler/db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_rsp_demux_001.sv F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_rsp_demux_001.sv " "File \"f:/sampler/db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_rsp_demux_001.sv\" is a duplicate of already analyzed file \"F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_rsp_demux_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1498411637340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_rsp_demux_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_rsp_demux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498411637340 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "f:/sampler/db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_rsp_mux.sv F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_rsp_mux.sv " "File \"f:/sampler/db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_rsp_mux.sv\" is a duplicate of already analyzed file \"F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_rsp_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1498411637356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_rsp_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_rsp_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498411637356 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "f:/sampler/db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_rsp_mux_001.sv F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_rsp_mux_001.sv " "File \"f:/sampler/db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_rsp_mux_001.sv\" is a duplicate of already analyzed file \"F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_rsp_mux_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1498411637356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_rsp_mux_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_rsp_mux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498411637356 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "f:/sampler/db/ip/nios_sampler/submodules/nios_sampler_pio_0.v F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_pio_0.v " "File \"f:/sampler/db/ip/nios_sampler/submodules/nios_sampler_pio_0.v\" is a duplicate of already analyzed file \"F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_pio_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1498411637356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/nios_sampler_pio_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/nios_sampler_pio_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498411637356 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "f:/sampler/db/ip/nios_sampler/submodules/nios_sampler_sdram.v F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_sdram.v " "File \"f:/sampler/db/ip/nios_sampler/submodules/nios_sampler_sdram.v\" is a duplicate of already analyzed file \"F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_sdram.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1498411637356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/nios_sampler_sdram.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/nios_sampler_sdram.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498411637356 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "f:/sampler/db/ip/nios_sampler/submodules/nios_sampler_sys_sdram_pll_0.v F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_sys_sdram_pll_0.v " "File \"f:/sampler/db/ip/nios_sampler/submodules/nios_sampler_sys_sdram_pll_0.v\" is a duplicate of already analyzed file \"F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_sys_sdram_pll_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1498411637356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/nios_sampler_sys_sdram_pll_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/nios_sampler_sys_sdram_pll_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498411637356 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "nios_sampler_sysid nios_sampler_sysid.v(34) " "Verilog HDL error at nios_sampler_sysid.v(34): module \"nios_sampler_sysid\" cannot be declared more than once" {  } { { "db/ip/nios_sampler/submodules/nios_sampler_sysid.v" "" { Text "F:/sampler/db/ip/nios_sampler/submodules/nios_sampler_sysid.v" 34 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Design Software" 0 -1 1498411637356 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "nios_sampler_sysid nios_sampler_sysid.v(34) " "HDL info at nios_sampler_sysid.v(34): see declaration for object \"nios_sampler_sysid\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_sysid.v" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_sysid.v" 34 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Design Software" 0 -1 1498411637356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/nios_sampler_sysid.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/nios_sampler_sysid.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498411637356 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/sampler/sampler.map.smsg " "Generated suppressed messages file F:/sampler/sampler.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1498411637418 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 1  1  Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "624 " "Peak virtual memory: 624 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1498411637454 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Jun 25 19:27:17 2017 " "Processing ended: Sun Jun 25 19:27:17 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1498411637454 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:41 " "Elapsed time: 00:00:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1498411637454 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:35 " "Total CPU time (on all processors): 00:01:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1498411637454 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1498411637454 ""}
