{
    "PDK": "sky130A",
    "STD_CELL_LIBRARY": "sky130_fd_sc_hd",
    "DESIGN_NAME": "datapath",
    "VERILOG_FILES": "dir::src/*.v",
    "CLOCK_PORT": "clk",
    "CLOCK_PERIOD": 10.0,
    "DESIGN_IS_CORE": false,
    "FP_PDN_MULTILAYER": false,
    "FP_SIZING": "absolute",
    "DIE_AREA": "0 0 400 400",
    "FP_CORE_UTIL": "35",
    "PL_TARGET_DENSITY" :0.35,
    "ROUTING_CORES":8,
    "FP_PIN_ORDER_CFG":"dir::pin_config.cfg",
    "SYNTH_MAX_FANOUT": 10,
    "SYNTH_STRATEGY":"AREA 3",
    "PL_RESIZER_MAX_WIRE_LENGTH":70
}