Classic Timing Analyzer report for Test1
Fri Nov 07 21:30:19 2008
Quartus II Version 8.0 Build 215 05/29/2008 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'CBCLK'
  6. Clock Setup: 'CLK_48MHZ'
  7. tsu
  8. tco
  9. tpd
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                      ;
+------------------------------+-------+---------------+------------------------------------------------+--------------+---------------+------------+-----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From         ; To            ; From Clock ; To Clock  ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+--------------+---------------+------------+-----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 0.369 ns                                       ; phase_data   ; phase_word[0] ; --         ; CBCLK     ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 11.352 ns                                      ; I_CLKRX~reg0 ; I_CLKRX       ; CLK_48MHZ  ; --        ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 6.679 ns                                       ; PTT          ; RXOE2         ; --         ; --        ; 0            ;
; Worst-case th                ; N/A   ; None          ; 2.624 ns                                       ; CLRCLK       ; CC_state.10   ; --         ; CBCLK     ; 0            ;
; Clock Setup: 'CBCLK'         ; N/A   ; None          ; 172.18 MHz ( period = 5.808 ns )               ; CC_state.10  ; phase_word[0] ; CBCLK      ; CBCLK     ; 0            ;
; Clock Setup: 'CLK_48MHZ'     ; N/A   ; None          ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; state.01     ; I_CLKRX~reg0  ; CLK_48MHZ  ; CLK_48MHZ ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;              ;               ;            ;           ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+--------------+---------------+------------+-----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EPM240T100C5       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLRCLK          ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; CBCLK           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; CLK_48MHZ       ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CBCLK'                                                                                                                                                                                             ;
+-------+------------------------------------------------+----------------------+----------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                 ; To                   ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------------+----------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 172.18 MHz ( period = 5.808 ns )               ; CC_state.10          ; phase_word[0]        ; CBCLK      ; CBCLK    ; None                        ; None                      ; 5.099 ns                ;
; N/A   ; 173.37 MHz ( period = 5.768 ns )               ; bits[1]              ; bits[0]              ; CBCLK      ; CBCLK    ; None                        ; None                      ; 5.059 ns                ;
; N/A   ; 173.37 MHz ( period = 5.768 ns )               ; bits[1]              ; bits[1]              ; CBCLK      ; CBCLK    ; None                        ; None                      ; 5.059 ns                ;
; N/A   ; 173.37 MHz ( period = 5.768 ns )               ; bits[1]              ; bits[2]              ; CBCLK      ; CBCLK    ; None                        ; None                      ; 5.059 ns                ;
; N/A   ; 173.37 MHz ( period = 5.768 ns )               ; bits[1]              ; bits[5]              ; CBCLK      ; CBCLK    ; None                        ; None                      ; 5.059 ns                ;
; N/A   ; 173.37 MHz ( period = 5.768 ns )               ; bits[1]              ; bits[4]              ; CBCLK      ; CBCLK    ; None                        ; None                      ; 5.059 ns                ;
; N/A   ; 173.37 MHz ( period = 5.768 ns )               ; bits[1]              ; bits[3]              ; CBCLK      ; CBCLK    ; None                        ; None                      ; 5.059 ns                ;
; N/A   ; 177.97 MHz ( period = 5.619 ns )               ; bits[5]              ; bits[0]              ; CBCLK      ; CBCLK    ; None                        ; None                      ; 4.910 ns                ;
; N/A   ; 177.97 MHz ( period = 5.619 ns )               ; bits[5]              ; bits[1]              ; CBCLK      ; CBCLK    ; None                        ; None                      ; 4.910 ns                ;
; N/A   ; 177.97 MHz ( period = 5.619 ns )               ; bits[5]              ; bits[2]              ; CBCLK      ; CBCLK    ; None                        ; None                      ; 4.910 ns                ;
; N/A   ; 177.97 MHz ( period = 5.619 ns )               ; bits[5]              ; bits[5]              ; CBCLK      ; CBCLK    ; None                        ; None                      ; 4.910 ns                ;
; N/A   ; 177.97 MHz ( period = 5.619 ns )               ; bits[5]              ; bits[4]              ; CBCLK      ; CBCLK    ; None                        ; None                      ; 4.910 ns                ;
; N/A   ; 177.97 MHz ( period = 5.619 ns )               ; bits[5]              ; bits[3]              ; CBCLK      ; CBCLK    ; None                        ; None                      ; 4.910 ns                ;
; N/A   ; 179.89 MHz ( period = 5.559 ns )               ; bits[3]              ; bits[0]              ; CBCLK      ; CBCLK    ; None                        ; None                      ; 4.850 ns                ;
; N/A   ; 179.89 MHz ( period = 5.559 ns )               ; bits[3]              ; bits[1]              ; CBCLK      ; CBCLK    ; None                        ; None                      ; 4.850 ns                ;
; N/A   ; 179.89 MHz ( period = 5.559 ns )               ; bits[3]              ; bits[2]              ; CBCLK      ; CBCLK    ; None                        ; None                      ; 4.850 ns                ;
; N/A   ; 179.89 MHz ( period = 5.559 ns )               ; bits[3]              ; bits[5]              ; CBCLK      ; CBCLK    ; None                        ; None                      ; 4.850 ns                ;
; N/A   ; 179.89 MHz ( period = 5.559 ns )               ; bits[3]              ; bits[4]              ; CBCLK      ; CBCLK    ; None                        ; None                      ; 4.850 ns                ;
; N/A   ; 179.89 MHz ( period = 5.559 ns )               ; bits[3]              ; bits[3]              ; CBCLK      ; CBCLK    ; None                        ; None                      ; 4.850 ns                ;
; N/A   ; 185.05 MHz ( period = 5.404 ns )               ; bits[2]              ; bits[0]              ; CBCLK      ; CBCLK    ; None                        ; None                      ; 4.695 ns                ;
; N/A   ; 185.05 MHz ( period = 5.404 ns )               ; bits[2]              ; bits[1]              ; CBCLK      ; CBCLK    ; None                        ; None                      ; 4.695 ns                ;
; N/A   ; 185.05 MHz ( period = 5.404 ns )               ; bits[2]              ; bits[2]              ; CBCLK      ; CBCLK    ; None                        ; None                      ; 4.695 ns                ;
; N/A   ; 185.05 MHz ( period = 5.404 ns )               ; bits[2]              ; bits[5]              ; CBCLK      ; CBCLK    ; None                        ; None                      ; 4.695 ns                ;
; N/A   ; 185.05 MHz ( period = 5.404 ns )               ; bits[2]              ; bits[4]              ; CBCLK      ; CBCLK    ; None                        ; None                      ; 4.695 ns                ;
; N/A   ; 185.05 MHz ( period = 5.404 ns )               ; bits[2]              ; bits[3]              ; CBCLK      ; CBCLK    ; None                        ; None                      ; 4.695 ns                ;
; N/A   ; 188.22 MHz ( period = 5.313 ns )               ; CC_state.01          ; bits[0]              ; CBCLK      ; CBCLK    ; None                        ; None                      ; 4.604 ns                ;
; N/A   ; 188.22 MHz ( period = 5.313 ns )               ; CC_state.01          ; bits[1]              ; CBCLK      ; CBCLK    ; None                        ; None                      ; 4.604 ns                ;
; N/A   ; 188.22 MHz ( period = 5.313 ns )               ; CC_state.01          ; bits[2]              ; CBCLK      ; CBCLK    ; None                        ; None                      ; 4.604 ns                ;
; N/A   ; 188.22 MHz ( period = 5.313 ns )               ; CC_state.01          ; bits[5]              ; CBCLK      ; CBCLK    ; None                        ; None                      ; 4.604 ns                ;
; N/A   ; 188.22 MHz ( period = 5.313 ns )               ; CC_state.01          ; bits[4]              ; CBCLK      ; CBCLK    ; None                        ; None                      ; 4.604 ns                ;
; N/A   ; 188.22 MHz ( period = 5.313 ns )               ; CC_state.01          ; bits[3]              ; CBCLK      ; CBCLK    ; None                        ; None                      ; 4.604 ns                ;
; N/A   ; 189.07 MHz ( period = 5.289 ns )               ; bits[2]              ; phase_word[0]        ; CBCLK      ; CBCLK    ; None                        ; None                      ; 4.580 ns                ;
; N/A   ; 191.24 MHz ( period = 5.229 ns )               ; bits[0]              ; bits[0]              ; CBCLK      ; CBCLK    ; None                        ; None                      ; 4.520 ns                ;
; N/A   ; 191.24 MHz ( period = 5.229 ns )               ; bits[0]              ; bits[1]              ; CBCLK      ; CBCLK    ; None                        ; None                      ; 4.520 ns                ;
; N/A   ; 191.24 MHz ( period = 5.229 ns )               ; bits[0]              ; bits[2]              ; CBCLK      ; CBCLK    ; None                        ; None                      ; 4.520 ns                ;
; N/A   ; 191.24 MHz ( period = 5.229 ns )               ; bits[0]              ; bits[5]              ; CBCLK      ; CBCLK    ; None                        ; None                      ; 4.520 ns                ;
; N/A   ; 191.24 MHz ( period = 5.229 ns )               ; bits[0]              ; bits[4]              ; CBCLK      ; CBCLK    ; None                        ; None                      ; 4.520 ns                ;
; N/A   ; 191.24 MHz ( period = 5.229 ns )               ; bits[0]              ; bits[3]              ; CBCLK      ; CBCLK    ; None                        ; None                      ; 4.520 ns                ;
; N/A   ; 194.25 MHz ( period = 5.148 ns )               ; bits[0]              ; phase_word[0]        ; CBCLK      ; CBCLK    ; None                        ; None                      ; 4.439 ns                ;
; N/A   ; 197.90 MHz ( period = 5.053 ns )               ; bits[4]              ; bits[0]              ; CBCLK      ; CBCLK    ; None                        ; None                      ; 4.344 ns                ;
; N/A   ; 197.90 MHz ( period = 5.053 ns )               ; bits[4]              ; bits[1]              ; CBCLK      ; CBCLK    ; None                        ; None                      ; 4.344 ns                ;
; N/A   ; 197.90 MHz ( period = 5.053 ns )               ; bits[4]              ; bits[2]              ; CBCLK      ; CBCLK    ; None                        ; None                      ; 4.344 ns                ;
; N/A   ; 197.90 MHz ( period = 5.053 ns )               ; bits[4]              ; bits[5]              ; CBCLK      ; CBCLK    ; None                        ; None                      ; 4.344 ns                ;
; N/A   ; 197.90 MHz ( period = 5.053 ns )               ; bits[4]              ; bits[4]              ; CBCLK      ; CBCLK    ; None                        ; None                      ; 4.344 ns                ;
; N/A   ; 197.90 MHz ( period = 5.053 ns )               ; bits[4]              ; bits[3]              ; CBCLK      ; CBCLK    ; None                        ; None                      ; 4.344 ns                ;
; N/A   ; 204.50 MHz ( period = 4.890 ns )               ; data_count[2]        ; spi_state.001        ; CBCLK      ; CBCLK    ; None                        ; None                      ; 4.181 ns                ;
; N/A   ; 204.54 MHz ( period = 4.889 ns )               ; data_count[2]        ; data_count[0]        ; CBCLK      ; CBCLK    ; None                        ; None                      ; 4.180 ns                ;
; N/A   ; 204.58 MHz ( period = 4.888 ns )               ; data_count[2]        ; data_count[3]        ; CBCLK      ; CBCLK    ; None                        ; None                      ; 4.179 ns                ;
; N/A   ; 204.62 MHz ( period = 4.887 ns )               ; data_count[2]        ; data_count[1]        ; CBCLK      ; CBCLK    ; None                        ; None                      ; 4.178 ns                ;
; N/A   ; 208.81 MHz ( period = 4.789 ns )               ; data_count[3]        ; DIN~reg0             ; CBCLK      ; CBCLK    ; None                        ; None                      ; 4.080 ns                ;
; N/A   ; 212.22 MHz ( period = 4.712 ns )               ; data_count[3]        ; spi_state.001        ; CBCLK      ; CBCLK    ; None                        ; None                      ; 4.003 ns                ;
; N/A   ; 212.27 MHz ( period = 4.711 ns )               ; data_count[3]        ; data_count[0]        ; CBCLK      ; CBCLK    ; None                        ; None                      ; 4.002 ns                ;
; N/A   ; 212.31 MHz ( period = 4.710 ns )               ; data_count[3]        ; data_count[3]        ; CBCLK      ; CBCLK    ; None                        ; None                      ; 4.001 ns                ;
; N/A   ; 212.36 MHz ( period = 4.709 ns )               ; data_count[3]        ; data_count[1]        ; CBCLK      ; CBCLK    ; None                        ; None                      ; 4.000 ns                ;
; N/A   ; 215.70 MHz ( period = 4.636 ns )               ; spi_state.001        ; DIN~reg0             ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.927 ns                ;
; N/A   ; 217.06 MHz ( period = 4.607 ns )               ; bits[1]              ; phase_word[0]        ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.898 ns                ;
; N/A   ; 217.39 MHz ( period = 4.600 ns )               ; bits[3]              ; phase_word[0]        ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.891 ns                ;
; N/A   ; 217.39 MHz ( period = 4.600 ns )               ; data_count[0]        ; spi_state.001        ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.891 ns                ;
; N/A   ; 217.44 MHz ( period = 4.599 ns )               ; data_count[0]        ; data_count[0]        ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.890 ns                ;
; N/A   ; 217.49 MHz ( period = 4.598 ns )               ; data_count[0]        ; data_count[3]        ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.889 ns                ;
; N/A   ; 217.53 MHz ( period = 4.597 ns )               ; data_count[0]        ; data_count[1]        ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.888 ns                ;
; N/A   ; 223.51 MHz ( period = 4.474 ns )               ; previous_DAC_data[0] ; spi_state.001        ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.765 ns                ;
; N/A   ; 223.56 MHz ( period = 4.473 ns )               ; previous_DAC_data[0] ; data_count[0]        ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.764 ns                ;
; N/A   ; 223.61 MHz ( period = 4.472 ns )               ; previous_DAC_data[0] ; data_count[3]        ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.763 ns                ;
; N/A   ; 223.66 MHz ( period = 4.471 ns )               ; previous_DAC_data[0] ; data_count[1]        ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.762 ns                ;
; N/A   ; 227.63 MHz ( period = 4.393 ns )               ; spi_state.100        ; data_count[3]        ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.684 ns                ;
; N/A   ; 227.69 MHz ( period = 4.392 ns )               ; spi_state.100        ; data_count[1]        ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.683 ns                ;
; N/A   ; 228.36 MHz ( period = 4.379 ns )               ; CC_state.10          ; bits[0]              ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.670 ns                ;
; N/A   ; 228.36 MHz ( period = 4.379 ns )               ; CC_state.10          ; bits[1]              ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.670 ns                ;
; N/A   ; 228.36 MHz ( period = 4.379 ns )               ; CC_state.10          ; bits[2]              ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.670 ns                ;
; N/A   ; 228.36 MHz ( period = 4.379 ns )               ; CC_state.10          ; bits[5]              ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.670 ns                ;
; N/A   ; 228.36 MHz ( period = 4.379 ns )               ; CC_state.10          ; bits[4]              ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.670 ns                ;
; N/A   ; 228.36 MHz ( period = 4.379 ns )               ; CC_state.10          ; bits[3]              ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.670 ns                ;
; N/A   ; 229.25 MHz ( period = 4.362 ns )               ; data_count[2]        ; data_count[2]        ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.653 ns                ;
; N/A   ; 229.83 MHz ( period = 4.351 ns )               ; data_count[1]        ; DIN~reg0             ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.642 ns                ;
; N/A   ; 232.13 MHz ( period = 4.308 ns )               ; bits[4]              ; phase_word[0]        ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.599 ns                ;
; N/A   ; 232.29 MHz ( period = 4.305 ns )               ; data_count[2]        ; DLD~reg0             ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.596 ns                ;
; N/A   ; 232.56 MHz ( period = 4.300 ns )               ; data_count[2]        ; spi_state.101        ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.591 ns                ;
; N/A   ; 233.97 MHz ( period = 4.274 ns )               ; data_count[1]        ; spi_state.001        ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.565 ns                ;
; N/A   ; 234.03 MHz ( period = 4.273 ns )               ; data_count[1]        ; data_count[0]        ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.564 ns                ;
; N/A   ; 234.08 MHz ( period = 4.272 ns )               ; data_count[1]        ; data_count[3]        ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.563 ns                ;
; N/A   ; 234.14 MHz ( period = 4.271 ns )               ; data_count[1]        ; data_count[1]        ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.562 ns                ;
; N/A   ; 235.18 MHz ( period = 4.252 ns )               ; bits[1]              ; CC_state.10          ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.543 ns                ;
; N/A   ; 237.64 MHz ( period = 4.208 ns )               ; spi_state.000        ; spi_state.001        ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.499 ns                ;
; N/A   ; 237.64 MHz ( period = 4.208 ns )               ; data_count[0]        ; data_count[2]        ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.499 ns                ;
; N/A   ; 237.70 MHz ( period = 4.207 ns )               ; spi_state.000        ; data_count[0]        ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.498 ns                ;
; N/A   ; 237.76 MHz ( period = 4.206 ns )               ; spi_state.000        ; data_count[3]        ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.497 ns                ;
; N/A   ; 237.81 MHz ( period = 4.205 ns )               ; spi_state.000        ; data_count[1]        ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.496 ns                ;
; N/A   ; 239.01 MHz ( period = 4.184 ns )               ; data_count[3]        ; data_count[2]        ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.475 ns                ;
; N/A   ; 242.31 MHz ( period = 4.127 ns )               ; data_count[3]        ; DLD~reg0             ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.418 ns                ;
; N/A   ; 242.60 MHz ( period = 4.122 ns )               ; data_count[3]        ; spi_state.101        ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.413 ns                ;
; N/A   ; 243.72 MHz ( period = 4.103 ns )               ; bits[5]              ; CC_state.10          ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.394 ns                ;
; N/A   ; 247.34 MHz ( period = 4.043 ns )               ; bits[3]              ; CC_state.10          ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.334 ns                ;
; N/A   ; 249.07 MHz ( period = 4.015 ns )               ; data_count[0]        ; DLD~reg0             ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.306 ns                ;
; N/A   ; 249.38 MHz ( period = 4.010 ns )               ; data_count[0]        ; spi_state.101        ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.301 ns                ;
; N/A   ; 253.42 MHz ( period = 3.946 ns )               ; previous_DAC_data[0] ; data_count[2]        ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.237 ns                ;
; N/A   ; 257.20 MHz ( period = 3.888 ns )               ; bits[2]              ; CC_state.10          ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.179 ns                ;
; N/A   ; 257.40 MHz ( period = 3.885 ns )               ; data_count[1]        ; data_count[2]        ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.176 ns                ;
; N/A   ; 268.31 MHz ( period = 3.727 ns )               ; CC_state.01          ; CC_state.10          ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.018 ns                ;
; N/A   ; 269.32 MHz ( period = 3.713 ns )               ; bits[0]              ; CC_state.10          ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.004 ns                ;
; N/A   ; 271.08 MHz ( period = 3.689 ns )               ; data_count[1]        ; DLD~reg0             ; CBCLK      ; CBCLK    ; None                        ; None                      ; 2.980 ns                ;
; N/A   ; 271.44 MHz ( period = 3.684 ns )               ; data_count[1]        ; spi_state.101        ; CBCLK      ; CBCLK    ; None                        ; None                      ; 2.975 ns                ;
; N/A   ; 271.74 MHz ( period = 3.680 ns )               ; spi_state.000        ; data_count[2]        ; CBCLK      ; CBCLK    ; None                        ; None                      ; 2.971 ns                ;
; N/A   ; 276.32 MHz ( period = 3.619 ns )               ; spi_state.100        ; DLD~reg0             ; CBCLK      ; CBCLK    ; None                        ; None                      ; 2.910 ns                ;
; N/A   ; 281.29 MHz ( period = 3.555 ns )               ; DIN~reg0             ; DIN~reg0             ; CBCLK      ; CBCLK    ; None                        ; None                      ; 2.846 ns                ;
; N/A   ; 282.73 MHz ( period = 3.537 ns )               ; bits[4]              ; CC_state.10          ; CBCLK      ; CBCLK    ; None                        ; None                      ; 2.828 ns                ;
; N/A   ; 283.05 MHz ( period = 3.533 ns )               ; CC_state.10          ; CC_state.01          ; CBCLK      ; CBCLK    ; None                        ; None                      ; 2.824 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; spi_state.100        ; data_count[0]        ; CBCLK      ; CBCLK    ; None                        ; None                      ; 2.532 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; spi_state.100        ; data_count[2]        ; CBCLK      ; CBCLK    ; None                        ; None                      ; 2.528 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; data_count[0]        ; DIN~reg0             ; CBCLK      ; CBCLK    ; None                        ; None                      ; 2.469 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; spi_state.010        ; DCLK~reg0            ; CBCLK      ; CBCLK    ; None                        ; None                      ; 2.381 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; spi_state.100        ; spi_state.101        ; CBCLK      ; CBCLK    ; None                        ; None                      ; 2.173 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; spi_state.101        ; DLD~reg0             ; CBCLK      ; CBCLK    ; None                        ; None                      ; 2.114 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; spi_state.101        ; spi_state.000        ; CBCLK      ; CBCLK    ; None                        ; None                      ; 2.107 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; DCLK~reg0            ; DCLK~reg0            ; CBCLK      ; CBCLK    ; None                        ; None                      ; 2.085 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; phase_word[0]        ; phase_word[0]        ; CBCLK      ; CBCLK    ; None                        ; None                      ; 2.076 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; spi_state.100        ; spi_state.001        ; CBCLK      ; CBCLK    ; None                        ; None                      ; 2.019 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; spi_state.001        ; spi_state.010        ; CBCLK      ; CBCLK    ; None                        ; None                      ; 1.925 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; spi_state.010        ; spi_state.011        ; CBCLK      ; CBCLK    ; None                        ; None                      ; 1.913 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; previous_DAC_data[0] ; spi_state.000        ; CBCLK      ; CBCLK    ; None                        ; None                      ; 1.772 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; previous_DAC_data[0] ; previous_DAC_data[0] ; CBCLK      ; CBCLK    ; None                        ; None                      ; 1.762 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; DLD~reg0             ; DLD~reg0             ; CBCLK      ; CBCLK    ; None                        ; None                      ; 1.744 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; spi_state.011        ; spi_state.100        ; CBCLK      ; CBCLK    ; None                        ; None                      ; 1.609 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; spi_state.101        ; previous_DAC_data[0] ; CBCLK      ; CBCLK    ; None                        ; None                      ; 1.542 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; spi_state.011        ; DCLK~reg0            ; CBCLK      ; CBCLK    ; None                        ; None                      ; 1.495 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; spi_state.000        ; spi_state.000        ; CBCLK      ; CBCLK    ; None                        ; None                      ; 1.494 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; CC_state.10          ; CC_state.10          ; CBCLK      ; CBCLK    ; None                        ; None                      ; 0.923 ns                ;
+-------+------------------------------------------------+----------------------+----------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK_48MHZ'                                                                                                                                                                      ;
+-------+------------------------------------------------+----------+--------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From     ; To           ; From Clock ; To Clock  ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------+--------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; state.01 ; I_CLKRX~reg0 ; CLK_48MHZ  ; CLK_48MHZ ; None                        ; None                      ; 1.773 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; state.11 ; state.00     ; CLK_48MHZ  ; CLK_48MHZ ; None                        ; None                      ; 1.767 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; state.11 ; Q_CLKRX~reg0 ; CLK_48MHZ  ; CLK_48MHZ ; None                        ; None                      ; 1.766 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; state.00 ; state.01     ; CLK_48MHZ  ; CLK_48MHZ ; None                        ; None                      ; 1.527 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; state.00 ; I_CLKRX~reg0 ; CLK_48MHZ  ; CLK_48MHZ ; None                        ; None                      ; 1.526 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; state.00 ; Q_CLKRX~reg0 ; CLK_48MHZ  ; CLK_48MHZ ; None                        ; None                      ; 1.526 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; state.01 ; state.10     ; CLK_48MHZ  ; CLK_48MHZ ; None                        ; None                      ; 1.258 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; state.10 ; state.11     ; CLK_48MHZ  ; CLK_48MHZ ; None                        ; None                      ; 1.244 ns                ;
+-------+------------------------------------------------+----------+--------------+------------+-----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------+
; tsu                                                                       ;
+-------+--------------+------------+------------+---------------+----------+
; Slack ; Required tsu ; Actual tsu ; From       ; To            ; To Clock ;
+-------+--------------+------------+------------+---------------+----------+
; N/A   ; None         ; 0.369 ns   ; phase_data ; phase_word[0] ; CBCLK    ;
; N/A   ; None         ; -0.432 ns  ; CLRCLK     ; bits[0]       ; CBCLK    ;
; N/A   ; None         ; -0.432 ns  ; CLRCLK     ; bits[1]       ; CBCLK    ;
; N/A   ; None         ; -0.432 ns  ; CLRCLK     ; bits[2]       ; CBCLK    ;
; N/A   ; None         ; -0.432 ns  ; CLRCLK     ; bits[5]       ; CBCLK    ;
; N/A   ; None         ; -0.432 ns  ; CLRCLK     ; bits[4]       ; CBCLK    ;
; N/A   ; None         ; -0.432 ns  ; CLRCLK     ; bits[3]       ; CBCLK    ;
; N/A   ; None         ; -1.584 ns  ; CLRCLK     ; CC_state.01   ; CBCLK    ;
; N/A   ; None         ; -2.070 ns  ; CLRCLK     ; CC_state.10   ; CBCLK    ;
+-------+--------------+------------+------------+---------------+----------+


+----------------------------------------------------------------------------+
; tco                                                                        ;
+-------+--------------+------------+-----------------+---------+------------+
; Slack ; Required tco ; Actual tco ; From            ; To      ; From Clock ;
+-------+--------------+------------+-----------------+---------+------------+
; N/A   ; None         ; 11.352 ns  ; I_CLKRX~reg0    ; I_CLKRX ; CLK_48MHZ  ;
; N/A   ; None         ; 11.334 ns  ; Q_CLKRX~reg0    ; Q_CLKRX ; CLK_48MHZ  ;
; N/A   ; None         ; 11.188 ns  ; DIN~reg0        ; DIN     ; CBCLK      ;
; N/A   ; None         ; 11.151 ns  ; DLD~reg0        ; DLD     ; CBCLK      ;
; N/A   ; None         ; 11.145 ns  ; DCLK~reg0       ; DCLK    ; CBCLK      ;
; N/A   ; None         ; 10.881 ns  ; Q_CLKRX~reg0    ; Q_CLKTX ; CLK_48MHZ  ;
; N/A   ; None         ; 9.655 ns   ; I_CLKRX~reg0    ; I_CLKTX ; CLK_48MHZ  ;
; N/A   ; None         ; 9.268 ns   ; AD9912_phase[0] ; LED1    ; CLRCLK     ;
+-------+--------------+------------+-----------------+---------+------------+


+------------------------------------------------------------+
; tpd                                                        ;
+-------+-------------------+-----------------+------+-------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To    ;
+-------+-------------------+-----------------+------+-------+
; N/A   ; None              ; 6.679 ns        ; PTT  ; RXOE2 ;
; N/A   ; None              ; 6.236 ns        ; PTT  ; TXOE2 ;
; N/A   ; None              ; 6.236 ns        ; PTT  ; TXOE1 ;
; N/A   ; None              ; 6.236 ns        ; PTT  ; LED2  ;
; N/A   ; None              ; 6.210 ns        ; PTT  ; RXOE1 ;
+-------+-------------------+-----------------+------+-------+


+---------------------------------------------------------------------------------+
; th                                                                              ;
+---------------+-------------+-----------+------------+---------------+----------+
; Minimum Slack ; Required th ; Actual th ; From       ; To            ; To Clock ;
+---------------+-------------+-----------+------------+---------------+----------+
; N/A           ; None        ; 2.624 ns  ; CLRCLK     ; CC_state.10   ; CBCLK    ;
; N/A           ; None        ; 2.138 ns  ; CLRCLK     ; CC_state.01   ; CBCLK    ;
; N/A           ; None        ; 0.986 ns  ; CLRCLK     ; bits[0]       ; CBCLK    ;
; N/A           ; None        ; 0.986 ns  ; CLRCLK     ; bits[1]       ; CBCLK    ;
; N/A           ; None        ; 0.986 ns  ; CLRCLK     ; bits[2]       ; CBCLK    ;
; N/A           ; None        ; 0.986 ns  ; CLRCLK     ; bits[5]       ; CBCLK    ;
; N/A           ; None        ; 0.986 ns  ; CLRCLK     ; bits[4]       ; CBCLK    ;
; N/A           ; None        ; 0.986 ns  ; CLRCLK     ; bits[3]       ; CBCLK    ;
; N/A           ; None        ; 0.185 ns  ; phase_data ; phase_word[0] ; CBCLK    ;
+---------------+-------------+-----------+------------+---------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.0 Build 215 05/29/2008 SJ Web Edition
    Info: Processing started: Fri Nov 07 21:30:19 2008
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Phoenix -c Test1
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLRCLK" is an undefined clock
    Info: Assuming node "CBCLK" is an undefined clock
    Info: Assuming node "CLK_48MHZ" is an undefined clock
Info: No valid register-to-register data paths exist for clock "CLRCLK"
Info: Clock "CBCLK" has Internal fmax of 172.18 MHz between source register "CC_state.10" and destination register "phase_word[0]" (period= 5.808 ns)
    Info: + Longest register to register delay is 5.099 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X7_Y2_N0; Fanout = 10; REG Node = 'CC_state.10'
        Info: 2: + IC(1.852 ns) + CELL(0.511 ns) = 2.363 ns; Loc. = LC_X7_Y2_N9; Fanout = 1; COMB Node = 'phase_word[0]~115'
        Info: 3: + IC(1.675 ns) + CELL(1.061 ns) = 5.099 ns; Loc. = LC_X6_Y1_N6; Fanout = 2; REG Node = 'phase_word[0]'
        Info: Total cell delay = 1.572 ns ( 30.83 % )
        Info: Total interconnect delay = 3.527 ns ( 69.17 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "CBCLK" to destination register is 6.545 ns
            Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_70; Fanout = 23; CLK Node = 'CBCLK'
            Info: 2: + IC(4.495 ns) + CELL(0.918 ns) = 6.545 ns; Loc. = LC_X6_Y1_N6; Fanout = 2; REG Node = 'phase_word[0]'
            Info: Total cell delay = 2.050 ns ( 31.32 % )
            Info: Total interconnect delay = 4.495 ns ( 68.68 % )
        Info: - Longest clock path from clock "CBCLK" to source register is 6.545 ns
            Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_70; Fanout = 23; CLK Node = 'CBCLK'
            Info: 2: + IC(4.495 ns) + CELL(0.918 ns) = 6.545 ns; Loc. = LC_X7_Y2_N0; Fanout = 10; REG Node = 'CC_state.10'
            Info: Total cell delay = 2.050 ns ( 31.32 % )
            Info: Total interconnect delay = 4.495 ns ( 68.68 % )
    Info: + Micro clock to output delay of source is 0.376 ns
    Info: + Micro setup delay of destination is 0.333 ns
Info: Clock "CLK_48MHZ" Internal fmax is restricted to 304.04 MHz between source register "state.01" and destination register "I_CLKRX~reg0"
    Info: fmax restricted to clock pin edge rate 3.289 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.773 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y4_N0; Fanout = 2; REG Node = 'state.01'
            Info: 2: + IC(0.969 ns) + CELL(0.804 ns) = 1.773 ns; Loc. = LC_X5_Y4_N1; Fanout = 2; REG Node = 'I_CLKRX~reg0'
            Info: Total cell delay = 0.804 ns ( 45.35 % )
            Info: Total interconnect delay = 0.969 ns ( 54.65 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "CLK_48MHZ" to destination register is 6.183 ns
                Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_82; Fanout = 6; CLK Node = 'CLK_48MHZ'
                Info: 2: + IC(4.133 ns) + CELL(0.918 ns) = 6.183 ns; Loc. = LC_X5_Y4_N1; Fanout = 2; REG Node = 'I_CLKRX~reg0'
                Info: Total cell delay = 2.050 ns ( 33.16 % )
                Info: Total interconnect delay = 4.133 ns ( 66.84 % )
            Info: - Longest clock path from clock "CLK_48MHZ" to source register is 6.183 ns
                Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_82; Fanout = 6; CLK Node = 'CLK_48MHZ'
                Info: 2: + IC(4.133 ns) + CELL(0.918 ns) = 6.183 ns; Loc. = LC_X5_Y4_N0; Fanout = 2; REG Node = 'state.01'
                Info: Total cell delay = 2.050 ns ( 33.16 % )
                Info: Total interconnect delay = 4.133 ns ( 66.84 % )
        Info: + Micro clock to output delay of source is 0.376 ns
        Info: + Micro setup delay of destination is 0.333 ns
Info: tsu for register "phase_word[0]" (data pin = "phase_data", clock pin = "CBCLK") is 0.369 ns
    Info: + Longest pin to register delay is 6.581 ns
        Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_38; Fanout = 1; PIN Node = 'phase_data'
        Info: 2: + IC(4.645 ns) + CELL(0.804 ns) = 6.581 ns; Loc. = LC_X6_Y1_N6; Fanout = 2; REG Node = 'phase_word[0]'
        Info: Total cell delay = 1.936 ns ( 29.42 % )
        Info: Total interconnect delay = 4.645 ns ( 70.58 % )
    Info: + Micro setup delay of destination is 0.333 ns
    Info: - Shortest clock path from clock "CBCLK" to destination register is 6.545 ns
        Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_70; Fanout = 23; CLK Node = 'CBCLK'
        Info: 2: + IC(4.495 ns) + CELL(0.918 ns) = 6.545 ns; Loc. = LC_X6_Y1_N6; Fanout = 2; REG Node = 'phase_word[0]'
        Info: Total cell delay = 2.050 ns ( 31.32 % )
        Info: Total interconnect delay = 4.495 ns ( 68.68 % )
Info: tco from clock "CLK_48MHZ" to destination pin "I_CLKRX" through register "I_CLKRX~reg0" is 11.352 ns
    Info: + Longest clock path from clock "CLK_48MHZ" to source register is 6.183 ns
        Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_82; Fanout = 6; CLK Node = 'CLK_48MHZ'
        Info: 2: + IC(4.133 ns) + CELL(0.918 ns) = 6.183 ns; Loc. = LC_X5_Y4_N1; Fanout = 2; REG Node = 'I_CLKRX~reg0'
        Info: Total cell delay = 2.050 ns ( 33.16 % )
        Info: Total interconnect delay = 4.133 ns ( 66.84 % )
    Info: + Micro clock to output delay of source is 0.376 ns
    Info: + Longest register to pin delay is 4.793 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y4_N1; Fanout = 2; REG Node = 'I_CLKRX~reg0'
        Info: 2: + IC(2.471 ns) + CELL(2.322 ns) = 4.793 ns; Loc. = PIN_99; Fanout = 0; PIN Node = 'I_CLKRX'
        Info: Total cell delay = 2.322 ns ( 48.45 % )
        Info: Total interconnect delay = 2.471 ns ( 51.55 % )
Info: Longest tpd from source pin "PTT" to destination pin "RXOE2" is 6.679 ns
    Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_52; Fanout = 5; PIN Node = 'PTT'
    Info: 2: + IC(3.225 ns) + CELL(2.322 ns) = 6.679 ns; Loc. = PIN_98; Fanout = 0; PIN Node = 'RXOE2'
    Info: Total cell delay = 3.454 ns ( 51.71 % )
    Info: Total interconnect delay = 3.225 ns ( 48.29 % )
Info: th for register "CC_state.10" (data pin = "CLRCLK", clock pin = "CBCLK") is 2.624 ns
    Info: + Longest clock path from clock "CBCLK" to destination register is 6.545 ns
        Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_70; Fanout = 23; CLK Node = 'CBCLK'
        Info: 2: + IC(4.495 ns) + CELL(0.918 ns) = 6.545 ns; Loc. = LC_X7_Y2_N0; Fanout = 10; REG Node = 'CC_state.10'
        Info: Total cell delay = 2.050 ns ( 31.32 % )
        Info: Total interconnect delay = 4.495 ns ( 68.68 % )
    Info: + Micro hold delay of destination is 0.221 ns
    Info: - Shortest pin to register delay is 4.142 ns
        Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_58; Fanout = 4; CLK Node = 'CLRCLK'
        Info: 2: + IC(1.827 ns) + CELL(1.183 ns) = 4.142 ns; Loc. = LC_X7_Y2_N0; Fanout = 10; REG Node = 'CC_state.10'
        Info: Total cell delay = 2.315 ns ( 55.89 % )
        Info: Total interconnect delay = 1.827 ns ( 44.11 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 119 megabytes
    Info: Processing ended: Fri Nov 07 21:30:19 2008
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


