v 20081231 1
C 35100 70800 1 0 0 comparador.sym
{
T 36275 71795 5 10 0 1 0 0 1
device=none
T 36075 71795 5 10 1 1 0 0 1
refdes=SC?
T 35100 70800 5 10 0 0 0 0 1
source=SUBcomp.7.sch
}
C 35100 68800 1 0 0 comparador.sym
{
T 36275 69795 5 10 0 1 0 0 1
device=none
T 36075 69795 5 10 1 1 0 0 1
refdes=SC?
T 35100 68800 5 10 0 0 0 0 1
source=SUBcomp.6.sch
}
C 34800 70600 1 90 0 resistor-1.sym
{
T 34400 70900 5 10 0 0 90 0 1
device=RESISTOR
T 34500 70800 5 10 1 1 90 0 1
refdes=R7
T 34800 70600 5 10 0 0 0 0 1
value=10k
}
C 34800 71900 1 90 0 resistor-1.sym
{
T 34400 72200 5 10 0 0 90 0 1
device=RESISTOR
T 34500 72100 5 10 1 1 90 0 1
refdes=R8
T 34800 71900 5 10 0 1 0 0 1
value=5k
}
N 34700 70600 34700 69600 4
N 35100 69700 34700 69700 4
N 34700 71900 34700 71500 4
N 35100 71700 34700 71700 4
N 35100 71100 35000 71100 4
N 35000 69100 35100 69100 4
N 35000 10000 35000 71100 4
C 42700 81900 1 0 0 vdc-1.sym
{
T 42700 83050 5 10 1 1 180 0 1
refdes=V_bias
T 43400 82750 5 10 0 0 0 0 1
device=VOLTAGE_SOURCE
T 43400 82950 5 10 0 0 0 0 1
footprint=none
T 42600 82650 5 10 1 1 180 0 1
value=DC 1V
}
C 41700 83100 1 180 0 vdc-1.sym
{
T 40800 83050 5 10 1 1 180 0 1
refdes=Vdd
T 41000 82250 5 10 0 0 180 0 1
device=VOLTAGE_SOURCE
T 41000 82050 5 10 0 0 180 0 1
footprint=none
T 41000 82650 5 10 1 1 180 0 1
value=DC 3.3V
}
C 32600 71600 1 0 0 vdc-1.sym
{
T 33300 72250 5 10 1 1 0 0 1
refdes=V5
T 33300 72450 5 10 0 0 0 0 1
device=VOLTAGE_SOURCE
T 33300 72650 5 10 0 0 0 0 1
footprint=none
T 33300 72050 5 10 1 1 0 0 1
value=DC 3V
}
N 32900 72800 32900 72900 4
N 32900 72900 34700 72900 4
N 34700 72900 34700 72800 4
C 42100 79400 1 0 0 gnd-1.sym
C 32800 71200 1 0 0 gnd-1.sym
C 41300 81600 1 0 0 gnd-1.sym
N 32900 71500 32900 71600 4
T 45600 76100 9 14 1 0 0 0 1
4-bit Flash converter
T 47900 75300 9 10 1 0 0 0 1
Facundo J Ferrer
T 47900 75600 9 10 1 0 0 0 1
2
T 43900 75600 9 10 1 0 0 0 1
flash.sch
T 44300 75300 9 10 1 0 0 0 1
1
T 45900 75300 9 10 1 0 0 0 1
8
C 48400 82600 1 0 0 spice-model-1.sym
{
T 48500 83300 5 10 0 1 0 0 1
device=model
T 48500 83200 5 10 1 1 0 0 1
refdes=A1
T 49700 82900 5 10 1 1 0 0 1
model-name=nmos4
T 48900 82700 5 10 1 1 0 0 1
file=nmos4.model
}
C 48400 81700 1 0 0 spice-model-1.sym
{
T 48500 82400 5 10 0 1 0 0 1
device=model
T 48500 82300 5 10 1 1 0 0 1
refdes=A2
T 49700 82000 5 10 1 1 0 0 1
model-name=pmos4
T 48900 81800 5 10 1 1 0 0 1
file=pmos4.model
}
C 48400 81000 1 0 0 spice-include-1.sym
{
T 48500 81300 5 10 0 1 0 0 1
device=include
T 48500 81400 5 10 1 1 0 0 1
refdes=A3
T 48900 81100 5 10 1 1 0 0 1
file=flash.cmd
}
C 38300 69000 1 0 0 flipflop.sym
{
T 39595 69800 5 10 1 1 0 0 1
refdes=SF?
T 39195 71000 5 10 0 1 0 0 1
device=none
T 38300 69000 5 10 0 0 0 0 1
source=ffd.6.sch
}
C 38300 71000 1 0 0 flipflop.sym
{
T 39595 71800 5 10 1 1 0 0 1
refdes=SF?
T 39195 73000 5 10 0 1 0 0 1
device=none
T 38300 71000 5 10 0 0 0 0 1
source=ffd.7.sch
}
N 36400 71400 38500 71400 4
{
T 36400 71400 5 10 1 0 0 0 1
netname=c?
}
N 36400 69400 38500 69400 4
{
T 36400 69400 5 10 1 0 0 0 1
netname=c?
}
N 38500 71100 38300 71100 4
N 38300 69100 38500 69100 4
N 39300 70000 39300 69900 4
N 39300 72000 39300 71900 4
C 46400 81900 1 0 0 vpulse-1.sym
{
T 45600 82950 5 10 1 1 0 0 1
refdes=V_clock
T 47100 82750 5 10 0 0 0 0 1
device=vpulse
T 47100 82950 5 10 0 0 0 0 1
footprint=none
T 43600 82550 5 10 1 1 0 0 1
value=pulse 0 3.3 0 .1u .1u 1u 2u DC 0
}
C 42900 81600 1 0 0 gnd-1.sym
C 41900 79700 1 0 0 vsin-1.sym
{
T 41500 80650 5 10 1 1 0 0 1
refdes=V_in
T 42600 80550 5 10 0 0 0 0 1
device=vsin
T 42600 80750 5 10 0 0 0 0 1
footprint=none
T 40200 80350 5 10 1 1 0 0 1
value=sin 0.7 2.5 1k 0 DC
}
C 39900 75200 0 0 0 title-A.sym
C 35400 70000 1 0 0 vdd-1.sym
C 39100 70000 1 0 0 vdd-1.sym
C 34800 68700 1 90 0 resistor-1.sym
{
T 34400 69000 5 10 0 0 90 0 1
device=RESISTOR
T 34500 68900 5 10 1 1 90 0 1
refdes=R7
T 34800 68700 5 10 0 0 0 0 1
value=10k
}
C 35100 66800 1 0 0 comparador.sym
{
T 36275 67795 5 10 0 1 0 0 1
device=none
T 36075 67795 5 10 1 1 0 0 1
refdes=SC?
T 35100 66800 5 10 0 0 0 0 1
source=SUBcomp.6.sch
}
N 34700 68700 34700 67600 4
N 35100 67700 34700 67700 4
N 35000 67100 35100 67100 4
C 38300 67000 1 0 0 flipflop.sym
{
T 39595 67800 5 10 1 1 0 0 1
refdes=SF?
T 39195 69000 5 10 0 1 0 0 1
device=none
T 38300 67000 5 10 0 0 0 0 1
source=ffd.6.sch
}
N 36400 67400 38500 67400 4
{
T 36400 67400 5 10 1 0 0 0 1
netname=c?
}
N 38300 67100 38500 67100 4
N 39300 68000 39300 67900 4
C 35400 68000 1 0 0 vdd-1.sym
C 39100 68000 1 0 0 vdd-1.sym
C 34800 66700 1 90 0 resistor-1.sym
{
T 34400 67000 5 10 0 0 90 0 1
device=RESISTOR
T 34500 66900 5 10 1 1 90 0 1
refdes=R7
T 34800 66700 5 10 0 0 0 0 1
value=10k
}
C 35100 64800 1 0 0 comparador.sym
{
T 36275 65795 5 10 0 1 0 0 1
device=none
T 36075 65795 5 10 1 1 0 0 1
refdes=SC?
T 35100 64800 5 10 0 0 0 0 1
source=SUBcomp.6.sch
}
N 34700 66700 34700 65600 4
N 35100 65700 34700 65700 4
N 35000 65100 35100 65100 4
C 38300 65000 1 0 0 flipflop.sym
{
T 39595 65800 5 10 1 1 0 0 1
refdes=SF?
T 39195 67000 5 10 0 1 0 0 1
device=none
T 38300 65000 5 10 0 0 0 0 1
source=ffd.6.sch
}
N 36400 65400 38500 65400 4
{
T 36400 65400 5 10 1 0 0 0 1
netname=c?
}
N 38300 65100 38500 65100 4
N 39300 66000 39300 65900 4
C 35400 66000 1 0 0 vdd-1.sym
C 39100 66000 1 0 0 vdd-1.sym
C 34800 64700 1 90 0 resistor-1.sym
{
T 34400 65000 5 10 0 0 90 0 1
device=RESISTOR
T 34500 64900 5 10 1 1 90 0 1
refdes=R7
T 34800 64700 5 10 0 0 0 0 1
value=10k
}
C 35100 62800 1 0 0 comparador.sym
{
T 36275 63795 5 10 0 1 0 0 1
device=none
T 36075 63795 5 10 1 1 0 0 1
refdes=SC?
T 35100 62800 5 10 0 0 0 0 1
source=SUBcomp.6.sch
}
N 34700 64700 34700 63600 4
N 35100 63700 34700 63700 4
N 35000 63100 35100 63100 4
C 38300 63000 1 0 0 flipflop.sym
{
T 39595 63800 5 10 1 1 0 0 1
refdes=SF?
T 39195 65000 5 10 0 1 0 0 1
device=none
T 38300 63000 5 10 0 0 0 0 1
source=ffd.6.sch
}
N 36400 63400 38500 63400 4
{
T 36400 63400 5 10 1 0 0 0 1
netname=c?
}
N 38300 63100 38500 63100 4
N 39300 64000 39300 63900 4
C 35400 64000 1 0 0 vdd-1.sym
C 39100 64000 1 0 0 vdd-1.sym
C 34800 62700 1 90 0 resistor-1.sym
{
T 34400 63000 5 10 0 0 90 0 1
device=RESISTOR
T 34500 62900 5 10 1 1 90 0 1
refdes=R7
T 34800 62700 5 10 0 0 0 0 1
value=10k
}
C 35100 60800 1 0 0 comparador.sym
{
T 36275 61795 5 10 0 1 0 0 1
device=none
T 36075 61795 5 10 1 1 0 0 1
refdes=SC?
T 35100 60800 5 10 0 0 0 0 1
source=SUBcomp.6.sch
}
N 34700 62700 34700 61600 4
N 35100 61700 34700 61700 4
N 35000 61100 35100 61100 4
C 38300 61000 1 0 0 flipflop.sym
{
T 39595 61800 5 10 1 1 0 0 1
refdes=SF?
T 39195 63000 5 10 0 1 0 0 1
device=none
T 38300 61000 5 10 0 0 0 0 1
source=ffd.6.sch
}
N 36400 61400 38500 61400 4
{
T 36400 61400 5 10 1 0 0 0 1
netname=c?
}
N 38300 61100 38500 61100 4
N 39300 62000 39300 61900 4
C 35400 62000 1 0 0 vdd-1.sym
C 39100 62000 1 0 0 vdd-1.sym
C 34800 60700 1 90 0 resistor-1.sym
{
T 34400 61000 5 10 0 0 90 0 1
device=RESISTOR
T 34500 60900 5 10 1 1 90 0 1
refdes=R7
T 34800 60700 5 10 0 0 0 0 1
value=10k
}
C 35100 58800 1 0 0 comparador.sym
{
T 36275 59795 5 10 0 1 0 0 1
device=none
T 36075 59795 5 10 1 1 0 0 1
refdes=SC?
T 35100 58800 5 10 0 0 0 0 1
source=SUBcomp.6.sch
}
N 34700 60700 34700 59600 4
N 35100 59700 34700 59700 4
N 35000 59100 35100 59100 4
C 38300 59000 1 0 0 flipflop.sym
{
T 39595 59800 5 10 1 1 0 0 1
refdes=SF?
T 39195 61000 5 10 0 1 0 0 1
device=none
T 38300 59000 5 10 0 0 0 0 1
source=ffd.6.sch
}
N 36400 59400 38500 59400 4
{
T 36400 59400 5 10 1 0 0 0 1
netname=c?
}
N 38300 59100 38500 59100 4
N 39300 60000 39300 59900 4
C 35400 60000 1 0 0 vdd-1.sym
C 39100 60000 1 0 0 vdd-1.sym
C 34800 58700 1 90 0 resistor-1.sym
{
T 34400 59000 5 10 0 0 90 0 1
device=RESISTOR
T 34500 58900 5 10 1 1 90 0 1
refdes=R7
T 34800 58700 5 10 0 0 0 0 1
value=10k
}
C 35100 56800 1 0 0 comparador.sym
{
T 36275 57795 5 10 0 1 0 0 1
device=none
T 36075 57795 5 10 1 1 0 0 1
refdes=SC?
T 35100 56800 5 10 0 0 0 0 1
source=SUBcomp.6.sch
}
N 34700 58700 34700 57600 4
N 35100 57700 34700 57700 4
N 35000 57100 35100 57100 4
C 38300 57000 1 0 0 flipflop.sym
{
T 39595 57800 5 10 1 1 0 0 1
refdes=SF?
T 39195 59000 5 10 0 1 0 0 1
device=none
T 38300 57000 5 10 0 0 0 0 1
source=ffd.6.sch
}
N 36400 57400 38500 57400 4
{
T 36400 57400 5 10 1 0 0 0 1
netname=c?
}
N 38300 57100 38500 57100 4
N 39300 58000 39300 57900 4
C 35400 58000 1 0 0 vdd-1.sym
C 39100 58000 1 0 0 vdd-1.sym
C 34800 56700 1 90 0 resistor-1.sym
{
T 34400 57000 5 10 0 0 90 0 1
device=RESISTOR
T 34500 56900 5 10 1 1 90 0 1
refdes=R7
T 34800 56700 5 10 0 0 0 0 1
value=10k
}
C 35100 54800 1 0 0 comparador.sym
{
T 36275 55795 5 10 0 1 0 0 1
device=none
T 36075 55795 5 10 1 1 0 0 1
refdes=SC?
T 35100 54800 5 10 0 0 0 0 1
source=SUBcomp.6.sch
}
N 34700 56700 34700 55600 4
N 35100 55700 34700 55700 4
N 35000 55100 35100 55100 4
C 38300 55000 1 0 0 flipflop.sym
{
T 39595 55800 5 10 1 1 0 0 1
refdes=SF?
T 39195 57000 5 10 0 1 0 0 1
device=none
T 38300 55000 5 10 0 0 0 0 1
source=ffd.6.sch
}
N 36400 55400 38500 55400 4
{
T 36400 55400 5 10 1 0 0 0 1
netname=c?
}
N 38300 55100 38500 55100 4
N 39300 56000 39300 55900 4
C 35400 56000 1 0 0 vdd-1.sym
C 39100 56000 1 0 0 vdd-1.sym
C 34800 54700 1 90 0 resistor-1.sym
{
T 34400 55000 5 10 0 0 90 0 1
device=RESISTOR
T 34500 54900 5 10 1 1 90 0 1
refdes=R7
T 34800 54700 5 10 0 0 0 0 1
value=10k
}
C 35100 52800 1 0 0 comparador.sym
{
T 36275 53795 5 10 0 1 0 0 1
device=none
T 36075 53795 5 10 1 1 0 0 1
refdes=SC?
T 35100 52800 5 10 0 0 0 0 1
source=SUBcomp.6.sch
}
N 34700 54700 34700 53600 4
N 35100 53700 34700 53700 4
N 35000 53100 35100 53100 4
C 38300 53000 1 0 0 flipflop.sym
{
T 39595 53800 5 10 1 1 0 0 1
refdes=SF?
T 39195 55000 5 10 0 1 0 0 1
device=none
T 38300 53000 5 10 0 0 0 0 1
source=ffd.6.sch
}
N 36400 53400 38500 53400 4
{
T 36400 53400 5 10 1 0 0 0 1
netname=c?
}
N 38300 53100 38500 53100 4
N 39300 54000 39300 53900 4
C 35400 54000 1 0 0 vdd-1.sym
C 39100 54000 1 0 0 vdd-1.sym
C 34800 52700 1 90 0 resistor-1.sym
{
T 34400 53000 5 10 0 0 90 0 1
device=RESISTOR
T 34500 52900 5 10 1 1 90 0 1
refdes=R7
T 34800 52700 5 10 0 0 0 0 1
value=10k
}
C 35100 50800 1 0 0 comparador.sym
{
T 36275 51795 5 10 0 1 0 0 1
device=none
T 36075 51795 5 10 1 1 0 0 1
refdes=SC?
T 35100 50800 5 10 0 0 0 0 1
source=SUBcomp.6.sch
}
N 34700 52700 34700 51600 4
N 35100 51700 34700 51700 4
N 35000 51100 35100 51100 4
C 38300 51000 1 0 0 flipflop.sym
{
T 39595 51800 5 10 1 1 0 0 1
refdes=SF?
T 39195 53000 5 10 0 1 0 0 1
device=none
T 38300 51000 5 10 0 0 0 0 1
source=ffd.6.sch
}
N 36400 51400 38500 51400 4
{
T 36400 51400 5 10 1 0 0 0 1
netname=c?
}
N 38300 51100 38500 51100 4
N 39300 52000 39300 51900 4
C 35400 52000 1 0 0 vdd-1.sym
C 39100 52000 1 0 0 vdd-1.sym
C 34800 50700 1 90 0 resistor-1.sym
{
T 34400 51000 5 10 0 0 90 0 1
device=RESISTOR
T 34500 50900 5 10 1 1 90 0 1
refdes=R7
T 34800 50700 5 10 0 0 0 0 1
value=10k
}
C 35100 48800 1 0 0 comparador.sym
{
T 36275 49795 5 10 0 1 0 0 1
device=none
T 36075 49795 5 10 1 1 0 0 1
refdes=SC?
T 35100 48800 5 10 0 0 0 0 1
source=SUBcomp.6.sch
}
N 34700 50700 34700 49600 4
N 35100 49700 34700 49700 4
N 35000 49100 35100 49100 4
C 38300 49000 1 0 0 flipflop.sym
{
T 39595 49800 5 10 1 1 0 0 1
refdes=SF?
T 39195 51000 5 10 0 1 0 0 1
device=none
T 38300 49000 5 10 0 0 0 0 1
source=ffd.6.sch
}
N 36400 49400 38500 49400 4
{
T 36400 49400 5 10 1 0 0 0 1
netname=c?
}
N 38300 49100 38500 49100 4
N 39300 50000 39300 49900 4
C 35400 50000 1 0 0 vdd-1.sym
C 39100 50000 1 0 0 vdd-1.sym
C 34800 48700 1 90 0 resistor-1.sym
{
T 34400 49000 5 10 0 0 90 0 1
device=RESISTOR
T 34500 48900 5 10 1 1 90 0 1
refdes=R7
T 34800 48700 5 10 0 0 0 0 1
value=10k
}
C 35100 46800 1 0 0 comparador.sym
{
T 36275 47795 5 10 0 1 0 0 1
device=none
T 36075 47795 5 10 1 1 0 0 1
refdes=SC?
T 35100 46800 5 10 0 0 0 0 1
source=SUBcomp.6.sch
}
N 34700 48700 34700 47600 4
N 35100 47700 34700 47700 4
N 35000 47100 35100 47100 4
C 38300 47000 1 0 0 flipflop.sym
{
T 39595 47800 5 10 1 1 0 0 1
refdes=SF?
T 39195 49000 5 10 0 1 0 0 1
device=none
T 38300 47000 5 10 0 0 0 0 1
source=ffd.6.sch
}
N 36400 47400 38500 47400 4
{
T 36400 47400 5 10 1 0 0 0 1
netname=c?
}
N 38300 47100 38500 47100 4
N 39300 48000 39300 47900 4
C 35400 48000 1 0 0 vdd-1.sym
C 39100 48000 1 0 0 vdd-1.sym
C 34800 46700 1 90 0 resistor-1.sym
{
T 34400 47000 5 10 0 0 90 0 1
device=RESISTOR
T 34500 46900 5 10 1 1 90 0 1
refdes=R7
T 34800 46700 5 10 0 0 0 0 1
value=10k
}
C 35100 44800 1 0 0 comparador.sym
{
T 36275 45795 5 10 0 1 0 0 1
device=none
T 36075 45795 5 10 1 1 0 0 1
refdes=SC?
T 35100 44800 5 10 0 0 0 0 1
source=SUBcomp.6.sch
}
N 34700 46700 34700 45600 4
N 35100 45700 34700 45700 4
N 35000 45100 35100 45100 4
C 38300 45000 1 0 0 flipflop.sym
{
T 39595 45800 5 10 1 1 0 0 1
refdes=SF?
T 39195 47000 5 10 0 1 0 0 1
device=none
T 38300 45000 5 10 0 0 0 0 1
source=ffd.6.sch
}
N 36400 45400 38500 45400 4
{
T 36400 45400 5 10 1 0 0 0 1
netname=c?
}
N 38300 45100 38500 45100 4
N 39300 46000 39300 45900 4
C 35400 46000 1 0 0 vdd-1.sym
C 39100 46000 1 0 0 vdd-1.sym
C 34800 44700 1 90 0 resistor-1.sym
{
T 34400 45000 5 10 0 0 90 0 1
device=RESISTOR
T 34500 44900 5 10 1 1 90 0 1
refdes=R7
T 34800 44700 5 10 0 0 0 0 1
value=10k
}
C 35100 42800 1 0 0 comparador.sym
{
T 36275 43795 5 10 0 1 0 0 1
device=none
T 36075 43795 5 10 1 1 0 0 1
refdes=SC?
T 35100 42800 5 10 0 0 0 0 1
source=SUBcomp.6.sch
}
N 34700 44300 34700 43600 4
N 35100 43700 34700 43700 4
N 35000 43100 35100 43100 4
C 38300 43000 1 0 0 flipflop.sym
{
T 39595 43800 5 10 1 1 0 0 1
refdes=SF?
T 39195 45000 5 10 0 1 0 0 1
device=none
T 38300 43000 5 10 0 0 0 0 1
source=ffd.6.sch
}
N 36400 43400 38500 43400 4
{
T 36400 43400 5 10 1 0 0 0 1
netname=c?
}
N 38300 43100 38500 43100 4
N 39300 44000 39300 43900 4
C 35400 44000 1 0 0 vdd-1.sym
C 39100 44000 1 0 0 vdd-1.sym
C 34800 42700 1 90 0 resistor-1.sym
{
T 34400 43000 5 10 0 0 90 0 1
device=RESISTOR
T 34500 42900 5 10 1 1 90 0 1
refdes=R7
T 34800 42700 5 10 0 0 0 0 1
value=10k
}
C 35100 40800 1 0 0 comparador.sym
{
T 36275 41795 5 10 0 1 0 0 1
device=none
T 36075 41795 5 10 1 1 0 0 1
refdes=SC?
T 35100 40800 5 10 0 0 0 0 1
source=SUBcomp.6.sch
}
N 34700 42700 34700 41600 4
N 35100 41700 34700 41700 4
N 35000 41100 35100 41100 4
C 38300 41000 1 0 0 flipflop.sym
{
T 39595 41800 5 10 1 1 0 0 1
refdes=SF?
T 39195 43000 5 10 0 1 0 0 1
device=none
T 38300 41000 5 10 0 0 0 0 1
source=ffd.6.sch
}
N 36400 41400 38500 41400 4
{
T 36400 41400 5 10 1 0 0 0 1
netname=c?
}
N 38300 41100 38500 41100 4
N 39300 42000 39300 41900 4
C 35400 42000 1 0 0 vdd-1.sym
C 39100 42000 1 0 0 vdd-1.sym
C 34800 40700 1 90 0 resistor-1.sym
{
T 34400 41000 5 10 0 0 90 0 1
device=RESISTOR
T 34500 40900 5 10 1 1 90 0 1
refdes=R7
T 34800 40700 5 10 0 0 0 0 1
value=10k
}
C 35100 38800 1 0 0 comparador.sym
{
T 36275 39795 5 10 0 1 0 0 1
device=none
T 36075 39795 5 10 1 1 0 0 1
refdes=SC?
T 35100 38800 5 10 0 0 0 0 1
source=SUBcomp.6.sch
}
N 34700 40700 34700 39600 4
N 35100 39700 34700 39700 4
N 35000 39100 35100 39100 4
C 38300 39000 1 0 0 flipflop.sym
{
T 39595 39800 5 10 1 1 0 0 1
refdes=SF?
T 39195 41000 5 10 0 1 0 0 1
device=none
T 38300 39000 5 10 0 0 0 0 1
source=ffd.6.sch
}
N 36400 39400 38500 39400 4
{
T 36400 39400 5 10 1 0 0 0 1
netname=c?
}
N 38300 39100 38500 39100 4
N 39300 40000 39300 39900 4
C 35400 40000 1 0 0 vdd-1.sym
C 39100 40000 1 0 0 vdd-1.sym
C 34800 38700 1 90 0 resistor-1.sym
{
T 34400 39000 5 10 0 0 90 0 1
device=RESISTOR
T 34500 38900 5 10 1 1 90 0 1
refdes=R7
T 34800 38700 5 10 0 0 0 0 1
value=10k
}
C 35100 36800 1 0 0 comparador.sym
{
T 36275 37795 5 10 0 1 0 0 1
device=none
T 36075 37795 5 10 1 1 0 0 1
refdes=SC?
T 35100 36800 5 10 0 0 0 0 1
source=SUBcomp.6.sch
}
N 34700 38700 34700 37600 4
N 35100 37700 34700 37700 4
N 35000 37100 35100 37100 4
C 38300 37000 1 0 0 flipflop.sym
{
T 39595 37800 5 10 1 1 0 0 1
refdes=SF?
T 39195 39000 5 10 0 1 0 0 1
device=none
T 38300 37000 5 10 0 0 0 0 1
source=ffd.6.sch
}
N 36400 37400 38500 37400 4
{
T 36400 37400 5 10 1 0 0 0 1
netname=c?
}
N 38300 37100 38500 37100 4
N 39300 38000 39300 37900 4
C 35400 38000 1 0 0 vdd-1.sym
C 39100 38000 1 0 0 vdd-1.sym
C 34800 36700 1 90 0 resistor-1.sym
{
T 34400 37000 5 10 0 0 90 0 1
device=RESISTOR
T 34500 36900 5 10 1 1 90 0 1
refdes=R7
T 34800 36700 5 10 0 0 0 0 1
value=10k
}
C 35100 34800 1 0 0 comparador.sym
{
T 36275 35795 5 10 0 1 0 0 1
device=none
T 36075 35795 5 10 1 1 0 0 1
refdes=SC?
T 35100 34800 5 10 0 0 0 0 1
source=SUBcomp.6.sch
}
N 34700 36700 34700 35600 4
N 35100 35700 34700 35700 4
N 35000 35100 35100 35100 4
C 38300 35000 1 0 0 flipflop.sym
{
T 39595 35800 5 10 1 1 0 0 1
refdes=SF?
T 39195 37000 5 10 0 1 0 0 1
device=none
T 38300 35000 5 10 0 0 0 0 1
source=ffd.6.sch
}
N 36400 35400 38500 35400 4
{
T 36400 35400 5 10 1 0 0 0 1
netname=c?
}
N 38300 35100 38500 35100 4
N 39300 36000 39300 35900 4
C 35400 36000 1 0 0 vdd-1.sym
C 39100 36000 1 0 0 vdd-1.sym
C 34800 34700 1 90 0 resistor-1.sym
{
T 34400 35000 5 10 0 0 90 0 1
device=RESISTOR
T 34500 34900 5 10 1 1 90 0 1
refdes=R7
T 34800 34700 5 10 0 0 0 0 1
value=10k
}
C 35100 32800 1 0 0 comparador.sym
{
T 36275 33795 5 10 0 1 0 0 1
device=none
T 36075 33795 5 10 1 1 0 0 1
refdes=SC?
T 35100 32800 5 10 0 0 0 0 1
source=SUBcomp.6.sch
}
N 34700 34700 34700 33600 4
N 35100 33700 34700 33700 4
N 35000 33100 35100 33100 4
C 38300 33000 1 0 0 flipflop.sym
{
T 39595 33800 5 10 1 1 0 0 1
refdes=SF?
T 39195 35000 5 10 0 1 0 0 1
device=none
T 38300 33000 5 10 0 0 0 0 1
source=ffd.6.sch
}
N 36400 33400 38500 33400 4
{
T 36400 33400 5 10 1 0 0 0 1
netname=c?
}
N 38300 33100 38500 33100 4
N 39300 34000 39300 33900 4
C 35400 34000 1 0 0 vdd-1.sym
C 39100 34000 1 0 0 vdd-1.sym
C 34800 32700 1 90 0 resistor-1.sym
{
T 34400 33000 5 10 0 0 90 0 1
device=RESISTOR
T 34500 32900 5 10 1 1 90 0 1
refdes=R7
T 34800 32700 5 10 0 0 0 0 1
value=10k
}
C 35100 30800 1 0 0 comparador.sym
{
T 36275 31795 5 10 0 1 0 0 1
device=none
T 36075 31795 5 10 1 1 0 0 1
refdes=SC?
T 35100 30800 5 10 0 0 0 0 1
source=SUBcomp.6.sch
}
N 34700 32700 34700 31600 4
N 35100 31700 34700 31700 4
N 35000 31100 35100 31100 4
C 38300 31000 1 0 0 flipflop.sym
{
T 39595 31800 5 10 1 1 0 0 1
refdes=SF?
T 39195 33000 5 10 0 1 0 0 1
device=none
T 38300 31000 5 10 0 0 0 0 1
source=ffd.6.sch
}
N 36400 31400 38500 31400 4
{
T 36400 31400 5 10 1 0 0 0 1
netname=c?
}
N 38300 31100 38500 31100 4
N 39300 32000 39300 31900 4
C 35400 32000 1 0 0 vdd-1.sym
C 39100 32000 1 0 0 vdd-1.sym
C 34800 30700 1 90 0 resistor-1.sym
{
T 34400 31000 5 10 0 0 90 0 1
device=RESISTOR
T 34500 30900 5 10 1 1 90 0 1
refdes=R7
T 34800 30700 5 10 0 0 0 0 1
value=10k
}
C 35100 28800 1 0 0 comparador.sym
{
T 36275 29795 5 10 0 1 0 0 1
device=none
T 36075 29795 5 10 1 1 0 0 1
refdes=SC?
T 35100 28800 5 10 0 0 0 0 1
source=SUBcomp.6.sch
}
N 34700 30700 34700 29600 4
N 35100 29700 34700 29700 4
N 35000 29100 35100 29100 4
C 38300 29000 1 0 0 flipflop.sym
{
T 39595 29800 5 10 1 1 0 0 1
refdes=SF?
T 39195 31000 5 10 0 1 0 0 1
device=none
T 38300 29000 5 10 0 0 0 0 1
source=ffd.6.sch
}
N 36400 29400 38500 29400 4
{
T 36400 29400 5 10 1 0 0 0 1
netname=c?
}
N 38300 29100 38500 29100 4
N 39300 30000 39300 29900 4
C 35400 30000 1 0 0 vdd-1.sym
C 39100 30000 1 0 0 vdd-1.sym
C 34800 28700 1 90 0 resistor-1.sym
{
T 34400 29000 5 10 0 0 90 0 1
device=RESISTOR
T 34500 28900 5 10 1 1 90 0 1
refdes=R7
T 34800 28700 5 10 0 0 0 0 1
value=10k
}
C 35100 26800 1 0 0 comparador.sym
{
T 36275 27795 5 10 0 1 0 0 1
device=none
T 36075 27795 5 10 1 1 0 0 1
refdes=SC?
T 35100 26800 5 10 0 0 0 0 1
source=SUBcomp.6.sch
}
N 34700 28700 34700 27600 4
N 35100 27700 34700 27700 4
N 35000 27100 35100 27100 4
C 38300 27000 1 0 0 flipflop.sym
{
T 39595 27800 5 10 1 1 0 0 1
refdes=SF?
T 39195 29000 5 10 0 1 0 0 1
device=none
T 38300 27000 5 10 0 0 0 0 1
source=ffd.6.sch
}
N 36400 27400 38500 27400 4
{
T 36400 27400 5 10 1 0 0 0 1
netname=c?
}
N 38300 27100 38500 27100 4
N 39300 28000 39300 27900 4
C 35400 28000 1 0 0 vdd-1.sym
C 39100 28000 1 0 0 vdd-1.sym
C 34800 26700 1 90 0 resistor-1.sym
{
T 34400 27000 5 10 0 0 90 0 1
device=RESISTOR
T 34500 26900 5 10 1 1 90 0 1
refdes=R7
T 34800 26700 5 10 0 0 0 0 1
value=10k
}
C 35100 24800 1 0 0 comparador.sym
{
T 36275 25795 5 10 0 1 0 0 1
device=none
T 36075 25795 5 10 1 1 0 0 1
refdes=SC?
T 35100 24800 5 10 0 0 0 0 1
source=SUBcomp.6.sch
}
N 34700 26700 34700 25600 4
N 35100 25700 34700 25700 4
N 35000 25100 35100 25100 4
C 38300 25000 1 0 0 flipflop.sym
{
T 39595 25800 5 10 1 1 0 0 1
refdes=SF?
T 39195 27000 5 10 0 1 0 0 1
device=none
T 38300 25000 5 10 0 0 0 0 1
source=ffd.6.sch
}
N 36400 25400 38500 25400 4
{
T 36400 25400 5 10 1 0 0 0 1
netname=c?
}
N 38300 25100 38500 25100 4
N 39300 26000 39300 25900 4
C 35400 26000 1 0 0 vdd-1.sym
C 39100 26000 1 0 0 vdd-1.sym
C 34800 24700 1 90 0 resistor-1.sym
{
T 34400 25000 5 10 0 0 90 0 1
device=RESISTOR
T 34500 24900 5 10 1 1 90 0 1
refdes=R7
T 34800 24700 5 10 0 0 0 0 1
value=10k
}
C 35100 22800 1 0 0 comparador.sym
{
T 36275 23795 5 10 0 1 0 0 1
device=none
T 36075 23795 5 10 1 1 0 0 1
refdes=SC?
T 35100 22800 5 10 0 0 0 0 1
source=SUBcomp.6.sch
}
N 34700 24700 34700 23600 4
N 35100 23700 34700 23700 4
N 35000 23100 35100 23100 4
C 38300 23000 1 0 0 flipflop.sym
{
T 39595 23800 5 10 1 1 0 0 1
refdes=SF?
T 39195 25000 5 10 0 1 0 0 1
device=none
T 38300 23000 5 10 0 0 0 0 1
source=ffd.6.sch
}
N 36400 23400 38500 23400 4
{
T 36400 23400 5 10 1 0 0 0 1
netname=c?
}
N 38300 23100 38500 23100 4
N 39300 24000 39300 23900 4
C 35400 24000 1 0 0 vdd-1.sym
C 39100 24000 1 0 0 vdd-1.sym
C 34800 22700 1 90 0 resistor-1.sym
{
T 34400 23000 5 10 0 0 90 0 1
device=RESISTOR
T 34500 22900 5 10 1 1 90 0 1
refdes=R7
T 34800 22700 5 10 0 0 0 0 1
value=10k
}
C 35100 20800 1 0 0 comparador.sym
{
T 36275 21795 5 10 0 1 0 0 1
device=none
T 36075 21795 5 10 1 1 0 0 1
refdes=SC?
T 35100 20800 5 10 0 0 0 0 1
source=SUBcomp.6.sch
}
N 34700 22700 34700 21600 4
N 35100 21700 34700 21700 4
N 35000 21100 35100 21100 4
C 38300 21000 1 0 0 flipflop.sym
{
T 39595 21800 5 10 1 1 0 0 1
refdes=SF?
T 39195 23000 5 10 0 1 0 0 1
device=none
T 38300 21000 5 10 0 0 0 0 1
source=ffd.6.sch
}
N 36400 21400 38500 21400 4
{
T 36400 21400 5 10 1 0 0 0 1
netname=c?
}
N 38300 21100 38500 21100 4
N 39300 22000 39300 21900 4
C 35400 22000 1 0 0 vdd-1.sym
C 39100 22000 1 0 0 vdd-1.sym
C 34800 20700 1 90 0 resistor-1.sym
{
T 34400 21000 5 10 0 0 90 0 1
device=RESISTOR
T 34500 20900 5 10 1 1 90 0 1
refdes=R7
T 34800 20700 5 10 0 0 0 0 1
value=10k
}
C 35100 18800 1 0 0 comparador.sym
{
T 36275 19795 5 10 0 1 0 0 1
device=none
T 36075 19795 5 10 1 1 0 0 1
refdes=SC?
T 35100 18800 5 10 0 0 0 0 1
source=SUBcomp.6.sch
}
N 34700 20700 34700 19600 4
N 35100 19700 34700 19700 4
N 35000 19100 35100 19100 4
C 38300 19000 1 0 0 flipflop.sym
{
T 39595 19800 5 10 1 1 0 0 1
refdes=SF?
T 39195 21000 5 10 0 1 0 0 1
device=none
T 38300 19000 5 10 0 0 0 0 1
source=ffd.6.sch
}
N 36400 19400 38500 19400 4
{
T 36400 19400 5 10 1 0 0 0 1
netname=c?
}
N 38300 19100 38500 19100 4
N 39300 20000 39300 19900 4
C 35400 20000 1 0 0 vdd-1.sym
C 39100 20000 1 0 0 vdd-1.sym
C 34800 18700 1 90 0 resistor-1.sym
{
T 34400 19000 5 10 0 0 90 0 1
device=RESISTOR
T 34500 18900 5 10 1 1 90 0 1
refdes=R7
T 34800 18700 5 10 0 0 0 0 1
value=10k
}
C 35100 16800 1 0 0 comparador.sym
{
T 36275 17795 5 10 0 1 0 0 1
device=none
T 36075 17795 5 10 1 1 0 0 1
refdes=SC?
T 35100 16800 5 10 0 0 0 0 1
source=SUBcomp.6.sch
}
N 34700 18700 34700 17600 4
N 35100 17700 34700 17700 4
N 35000 17100 35100 17100 4
C 38300 17000 1 0 0 flipflop.sym
{
T 39595 17800 5 10 1 1 0 0 1
refdes=SF?
T 39195 19000 5 10 0 1 0 0 1
device=none
T 38300 17000 5 10 0 0 0 0 1
source=ffd.6.sch
}
N 36400 17400 38500 17400 4
{
T 36400 17400 5 10 1 0 0 0 1
netname=c?
}
N 38300 17100 38500 17100 4
N 39300 18000 39300 17900 4
C 35400 18000 1 0 0 vdd-1.sym
C 39100 18000 1 0 0 vdd-1.sym
C 34800 16700 1 90 0 resistor-1.sym
{
T 34400 17000 5 10 0 0 90 0 1
device=RESISTOR
T 34500 16900 5 10 1 1 90 0 1
refdes=R7
T 34800 16700 5 10 0 0 0 0 1
value=10k
}
C 35100 14800 1 0 0 comparador.sym
{
T 36275 15795 5 10 0 1 0 0 1
device=none
T 36075 15795 5 10 1 1 0 0 1
refdes=SC?
T 35100 14800 5 10 0 0 0 0 1
source=SUBcomp.6.sch
}
N 34700 16700 34700 15600 4
N 35100 15700 34700 15700 4
N 35000 15100 35100 15100 4
C 38300 15000 1 0 0 flipflop.sym
{
T 39595 15800 5 10 1 1 0 0 1
refdes=SF?
T 39195 17000 5 10 0 1 0 0 1
device=none
T 38300 15000 5 10 0 0 0 0 1
source=ffd.6.sch
}
N 36400 15400 38500 15400 4
{
T 36400 15400 5 10 1 0 0 0 1
netname=c?
}
N 38300 15100 38500 15100 4
N 39300 16000 39300 15900 4
C 35400 16000 1 0 0 vdd-1.sym
C 39100 16000 1 0 0 vdd-1.sym
C 34800 14700 1 90 0 resistor-1.sym
{
T 34400 15000 5 10 0 0 90 0 1
device=RESISTOR
T 34500 14900 5 10 1 1 90 0 1
refdes=R7
T 34800 14700 5 10 0 0 0 0 1
value=10k
}
C 35100 12800 1 0 0 comparador.sym
{
T 36275 13795 5 10 0 1 0 0 1
device=none
T 36075 13795 5 10 1 1 0 0 1
refdes=SC?
T 35100 12800 5 10 0 0 0 0 1
source=SUBcomp.6.sch
}
N 34700 14700 34700 13600 4
N 35100 13700 34700 13700 4
N 35000 13100 35100 13100 4
C 38300 13000 1 0 0 flipflop.sym
{
T 39595 13800 5 10 1 1 0 0 1
refdes=SF?
T 39195 15000 5 10 0 1 0 0 1
device=none
T 38300 13000 5 10 0 0 0 0 1
source=ffd.6.sch
}
N 36400 13400 38500 13400 4
{
T 36400 13400 5 10 1 0 0 0 1
netname=c?
}
N 38300 13100 38500 13100 4
N 39300 14000 39300 13900 4
C 35400 14000 1 0 0 vdd-1.sym
C 39100 14000 1 0 0 vdd-1.sym
C 34800 12700 1 90 0 resistor-1.sym
{
T 34400 13000 5 10 0 0 90 0 1
device=RESISTOR
T 34500 12900 5 10 1 1 90 0 1
refdes=R7
T 34800 12700 5 10 0 0 0 0 1
value=10k
}
C 35100 10800 1 0 0 comparador.sym
{
T 36275 11795 5 10 0 1 0 0 1
device=none
T 36075 11895 5 10 1 1 0 0 1
refdes=SC?
T 35100 10800 5 10 0 0 0 0 1
source=SUBcomp.6.sch
}
N 34700 12700 34700 11600 4
N 35100 11700 34700 11700 4
N 35000 11100 35100 11100 4
C 38300 11000 1 0 0 flipflop.sym
{
T 39595 11900 5 10 1 1 0 0 1
refdes=SF?
T 39195 13000 5 10 0 1 0 0 1
device=none
T 38300 11000 5 10 0 0 0 0 1
source=ffd.6.sch
}
N 36400 11400 38500 11400 4
{
T 36400 11400 5 10 1 0 0 0 1
netname=c?
}
N 38300 11100 38500 11100 4
N 39300 12000 39300 11900 4
C 35400 12000 1 0 0 vdd-1.sym
C 39100 12000 1 0 0 vdd-1.sym
C 34800 10700 1 90 0 resistor-1.sym
{
T 34400 11000 5 10 0 0 90 0 1
device=RESISTOR
T 34500 10900 5 10 1 1 90 0 1
refdes=R7
T 34800 10700 5 10 0 0 0 0 1
value=10k
}
C 41200 83100 1 0 0 vdd-1.sym
C 46600 81600 1 0 0 gnd-1.sym
C 42800 83100 1 0 0 generic-power.sym
{
T 43000 83350 5 10 1 1 0 3 1
net=Vbias:1
}
C 46500 83100 1 0 0 generic-power.sym
{
T 46700 83350 5 10 1 1 0 3 1
net=Vclock:1
}
C 38500 71100 1 180 0 generic-power.sym
{
T 38300 70850 5 10 1 1 180 3 1
net=Vclock:1
}
C 38500 69100 1 180 0 generic-power.sym
{
T 38300 68850 5 10 1 1 180 3 1
net=Vclock:1
}
C 38500 67100 1 180 0 generic-power.sym
{
T 38300 66850 5 10 1 1 180 3 1
net=Vclock:1
}
C 38500 65100 1 180 0 generic-power.sym
{
T 38300 64850 5 10 1 1 180 3 1
net=Vclock:1
}
C 38500 63100 1 180 0 generic-power.sym
{
T 38300 62850 5 10 1 1 180 3 1
net=Vclock:1
}
C 38500 61100 1 180 0 generic-power.sym
{
T 38300 60850 5 10 1 1 180 3 1
net=Vclock:1
}
C 38500 59100 1 180 0 generic-power.sym
{
T 38300 58850 5 10 1 1 180 3 1
net=Vclock:1
}
C 38500 57100 1 180 0 generic-power.sym
{
T 38300 56850 5 10 1 1 180 3 1
net=Vclock:1
}
C 38500 55100 1 180 0 generic-power.sym
{
T 38300 54850 5 10 1 1 180 3 1
net=Vclock:1
}
C 38500 53100 1 180 0 generic-power.sym
{
T 38300 52850 5 10 1 1 180 3 1
net=Vclock:1
}
C 38500 51100 1 180 0 generic-power.sym
{
T 38300 50850 5 10 1 1 180 3 1
net=Vclock:1
}
C 38500 49100 1 180 0 generic-power.sym
{
T 38300 48850 5 10 1 1 180 3 1
net=Vclock:1
}
C 38500 47100 1 180 0 generic-power.sym
{
T 38300 46850 5 10 1 1 180 3 1
net=Vclock:1
}
C 38500 45100 1 180 0 generic-power.sym
{
T 38300 44850 5 10 1 1 180 3 1
net=Vclock:1
}
C 38500 43100 1 180 0 generic-power.sym
{
T 38300 42850 5 10 1 1 180 3 1
net=Vclock:1
}
C 38500 41100 1 180 0 generic-power.sym
{
T 38300 40850 5 10 1 1 180 3 1
net=Vclock:1
}
C 38500 39100 1 180 0 generic-power.sym
{
T 38300 38850 5 10 1 1 180 3 1
net=Vclock:1
}
C 38500 37100 1 180 0 generic-power.sym
{
T 38300 36850 5 10 1 1 180 3 1
net=Vclock:1
}
C 38500 35100 1 180 0 generic-power.sym
{
T 38300 34850 5 10 1 1 180 3 1
net=Vclock:1
}
C 38500 33100 1 180 0 generic-power.sym
{
T 38300 32850 5 10 1 1 180 3 1
net=Vclock:1
}
C 38500 31100 1 180 0 generic-power.sym
{
T 38300 30850 5 10 1 1 180 3 1
net=Vclock:1
}
C 38500 29100 1 180 0 generic-power.sym
{
T 38300 28850 5 10 1 1 180 3 1
net=Vclock:1
}
C 38500 27100 1 180 0 generic-power.sym
{
T 38300 26850 5 10 1 1 180 3 1
net=Vclock:1
}
C 38500 25100 1 180 0 generic-power.sym
{
T 38300 24850 5 10 1 1 180 3 1
net=Vclock:1
}
C 38500 23100 1 180 0 generic-power.sym
{
T 38300 22850 5 10 1 1 180 3 1
net=Vclock:1
}
C 38500 21100 1 180 0 generic-power.sym
{
T 38300 20850 5 10 1 1 180 3 1
net=Vclock:1
}
C 38500 19100 1 180 0 generic-power.sym
{
T 38300 18850 5 10 1 1 180 3 1
net=Vclock:1
}
C 38500 17100 1 180 0 generic-power.sym
{
T 38300 16850 5 10 1 1 180 3 1
net=Vclock:1
}
C 38500 15100 1 180 0 generic-power.sym
{
T 38300 14850 5 10 1 1 180 3 1
net=Vclock:1
}
C 38500 13100 1 180 0 generic-power.sym
{
T 38300 12850 5 10 1 1 180 3 1
net=Vclock:1
}
C 38500 11100 1 180 0 generic-power.sym
{
T 38300 10850 5 10 1 1 180 3 1
net=Vclock:1
}
C 39100 72000 1 0 0 vdd-1.sym
C 35800 70800 1 180 0 generic-power.sym
{
T 35600 70550 5 10 1 1 180 3 1
net=Vbias:1
}
C 35800 68800 1 180 0 generic-power.sym
{
T 35600 68550 5 10 1 1 180 3 1
net=Vbias:1
}
C 35800 64800 1 180 0 generic-power.sym
{
T 35600 64550 5 10 1 1 180 3 1
net=Vbias:1
}
C 35800 60800 1 180 0 generic-power.sym
{
T 35600 60550 5 10 1 1 180 3 1
net=Vbias:1
}
C 35800 58800 1 180 0 generic-power.sym
{
T 35600 58550 5 10 1 1 180 3 1
net=Vbias:1
}
C 35800 56800 1 180 0 generic-power.sym
{
T 35600 56550 5 10 1 1 180 3 1
net=Vbias:1
}
C 35800 54800 1 180 0 generic-power.sym
{
T 35600 54550 5 10 1 1 180 3 1
net=Vbias:1
}
C 35800 52800 1 180 0 generic-power.sym
{
T 35600 52550 5 10 1 1 180 3 1
net=Vbias:1
}
C 35800 50800 1 180 0 generic-power.sym
{
T 35600 50550 5 10 1 1 180 3 1
net=Vbias:1
}
C 35800 48800 1 180 0 generic-power.sym
{
T 35600 48550 5 10 1 1 180 3 1
net=Vbias:1
}
C 35800 46800 1 180 0 generic-power.sym
{
T 35600 46550 5 10 1 1 180 3 1
net=Vbias:1
}
C 35800 44800 1 180 0 generic-power.sym
{
T 35600 44550 5 10 1 1 180 3 1
net=Vbias:1
}
C 35800 42800 1 180 0 generic-power.sym
{
T 35600 42550 5 10 1 1 180 3 1
net=Vbias:1
}
C 35800 40800 1 180 0 generic-power.sym
{
T 35600 40550 5 10 1 1 180 3 1
net=Vbias:1
}
C 35800 38800 1 180 0 generic-power.sym
{
T 35600 38550 5 10 1 1 180 3 1
net=Vbias:1
}
C 35800 36800 1 180 0 generic-power.sym
{
T 35600 36550 5 10 1 1 180 3 1
net=Vbias:1
}
C 35800 34800 1 180 0 generic-power.sym
{
T 35600 34550 5 10 1 1 180 3 1
net=Vbias:1
}
C 35800 32800 1 180 0 generic-power.sym
{
T 35600 32550 5 10 1 1 180 3 1
net=Vbias:1
}
C 35800 30800 1 180 0 generic-power.sym
{
T 35600 30550 5 10 1 1 180 3 1
net=Vbias:1
}
C 35800 28800 1 180 0 generic-power.sym
{
T 35600 28550 5 10 1 1 180 3 1
net=Vbias:1
}
C 35800 26800 1 180 0 generic-power.sym
{
T 35600 26550 5 10 1 1 180 3 1
net=Vbias:1
}
C 35800 24800 1 180 0 generic-power.sym
{
T 35600 24550 5 10 1 1 180 3 1
net=Vbias:1
}
C 35800 22800 1 180 0 generic-power.sym
{
T 35600 22550 5 10 1 1 180 3 1
net=Vbias:1
}
C 35800 20800 1 180 0 generic-power.sym
{
T 35600 20550 5 10 1 1 180 3 1
net=Vbias:1
}
C 35800 18800 1 180 0 generic-power.sym
{
T 35600 18550 5 10 1 1 180 3 1
net=Vbias:1
}
C 35800 16800 1 180 0 generic-power.sym
{
T 35600 16550 5 10 1 1 180 3 1
net=Vbias:1
}
C 35800 14800 1 180 0 generic-power.sym
{
T 35600 14550 5 10 1 1 180 3 1
net=Vbias:1
}
C 35800 12800 1 180 0 generic-power.sym
{
T 35600 12550 5 10 1 1 180 3 1
net=Vbias:1
}
C 40100 71300 1 0 0 nc-right-1.sym
{
T 40200 71800 5 10 0 0 0 0 1
value=NoConnection
T 40200 72000 5 10 0 0 0 0 1
device=DRC_Directive
}
C 40100 71000 1 0 0 nc-right-1.sym
{
T 40200 71500 5 10 0 0 0 0 1
value=NoConnection
T 40200 71700 5 10 0 0 0 0 1
device=DRC_Directive
}
C 40100 69300 1 0 0 nc-right-1.sym
{
T 40200 69800 5 10 0 0 0 0 1
value=NoConnection
T 40200 70000 5 10 0 0 0 0 1
device=DRC_Directive
}
C 40100 69000 1 0 0 nc-right-1.sym
{
T 40200 69500 5 10 0 0 0 0 1
value=NoConnection
T 40200 69700 5 10 0 0 0 0 1
device=DRC_Directive
}
C 40100 67300 1 0 0 nc-right-1.sym
{
T 40200 67800 5 10 0 0 0 0 1
value=NoConnection
T 40200 68000 5 10 0 0 0 0 1
device=DRC_Directive
}
C 40100 67000 1 0 0 nc-right-1.sym
{
T 40200 67500 5 10 0 0 0 0 1
value=NoConnection
T 40200 67700 5 10 0 0 0 0 1
device=DRC_Directive
}
C 40100 65300 1 0 0 nc-right-1.sym
{
T 40200 65800 5 10 0 0 0 0 1
value=NoConnection
T 40200 66000 5 10 0 0 0 0 1
device=DRC_Directive
}
C 40100 65000 1 0 0 nc-right-1.sym
{
T 40200 65500 5 10 0 0 0 0 1
value=NoConnection
T 40200 65700 5 10 0 0 0 0 1
device=DRC_Directive
}
C 35800 66800 1 180 0 generic-power.sym
{
T 35600 66550 5 10 1 1 180 3 1
net=Vbias:1
}
C 35800 62800 1 180 0 generic-power.sym
{
T 35600 62550 5 10 1 1 180 3 1
net=Vbias:1
}
C 40100 63300 1 0 0 nc-right-1.sym
{
T 40200 63800 5 10 0 0 0 0 1
value=NoConnection
T 40200 64000 5 10 0 0 0 0 1
device=DRC_Directive
}
C 40100 63000 1 0 0 nc-right-1.sym
{
T 40200 63500 5 10 0 0 0 0 1
value=NoConnection
T 40200 63700 5 10 0 0 0 0 1
device=DRC_Directive
}
C 40100 61300 1 0 0 nc-right-1.sym
{
T 40200 61800 5 10 0 0 0 0 1
value=NoConnection
T 40200 62000 5 10 0 0 0 0 1
device=DRC_Directive
}
C 40100 61000 1 0 0 nc-right-1.sym
{
T 40200 61500 5 10 0 0 0 0 1
value=NoConnection
T 40200 61700 5 10 0 0 0 0 1
device=DRC_Directive
}
C 40100 59300 1 0 0 nc-right-1.sym
{
T 40200 59800 5 10 0 0 0 0 1
value=NoConnection
T 40200 60000 5 10 0 0 0 0 1
device=DRC_Directive
}
C 40100 59000 1 0 0 nc-right-1.sym
{
T 40200 59500 5 10 0 0 0 0 1
value=NoConnection
T 40200 59700 5 10 0 0 0 0 1
device=DRC_Directive
}
C 40100 57300 1 0 0 nc-right-1.sym
{
T 40200 57800 5 10 0 0 0 0 1
value=NoConnection
T 40200 58000 5 10 0 0 0 0 1
device=DRC_Directive
}
C 40100 57000 1 0 0 nc-right-1.sym
{
T 40200 57500 5 10 0 0 0 0 1
value=NoConnection
T 40200 57700 5 10 0 0 0 0 1
device=DRC_Directive
}
C 40100 55300 1 0 0 nc-right-1.sym
{
T 40200 55800 5 10 0 0 0 0 1
value=NoConnection
T 40200 56000 5 10 0 0 0 0 1
device=DRC_Directive
}
C 40100 55000 1 0 0 nc-right-1.sym
{
T 40200 55500 5 10 0 0 0 0 1
value=NoConnection
T 40200 55700 5 10 0 0 0 0 1
device=DRC_Directive
}
C 40100 53300 1 0 0 nc-right-1.sym
{
T 40200 53800 5 10 0 0 0 0 1
value=NoConnection
T 40200 54000 5 10 0 0 0 0 1
device=DRC_Directive
}
C 40100 53000 1 0 0 nc-right-1.sym
{
T 40200 53500 5 10 0 0 0 0 1
value=NoConnection
T 40200 53700 5 10 0 0 0 0 1
device=DRC_Directive
}
C 40100 51300 1 0 0 nc-right-1.sym
{
T 40200 51800 5 10 0 0 0 0 1
value=NoConnection
T 40200 52000 5 10 0 0 0 0 1
device=DRC_Directive
}
C 40100 51000 1 0 0 nc-right-1.sym
{
T 40200 51500 5 10 0 0 0 0 1
value=NoConnection
T 40200 51700 5 10 0 0 0 0 1
device=DRC_Directive
}
C 40100 49300 1 0 0 nc-right-1.sym
{
T 40200 49800 5 10 0 0 0 0 1
value=NoConnection
T 40200 50000 5 10 0 0 0 0 1
device=DRC_Directive
}
C 40100 49000 1 0 0 nc-right-1.sym
{
T 40200 49500 5 10 0 0 0 0 1
value=NoConnection
T 40200 49700 5 10 0 0 0 0 1
device=DRC_Directive
}
C 40100 47300 1 0 0 nc-right-1.sym
{
T 40200 47800 5 10 0 0 0 0 1
value=NoConnection
T 40200 48000 5 10 0 0 0 0 1
device=DRC_Directive
}
C 40100 47000 1 0 0 nc-right-1.sym
{
T 40200 47500 5 10 0 0 0 0 1
value=NoConnection
T 40200 47700 5 10 0 0 0 0 1
device=DRC_Directive
}
C 40100 45300 1 0 0 nc-right-1.sym
{
T 40200 45800 5 10 0 0 0 0 1
value=NoConnection
T 40200 46000 5 10 0 0 0 0 1
device=DRC_Directive
}
C 40100 45000 1 0 0 nc-right-1.sym
{
T 40200 45500 5 10 0 0 0 0 1
value=NoConnection
T 40200 45700 5 10 0 0 0 0 1
device=DRC_Directive
}
C 40100 43300 1 0 0 nc-right-1.sym
{
T 40200 43800 5 10 0 0 0 0 1
value=NoConnection
T 40200 44000 5 10 0 0 0 0 1
device=DRC_Directive
}
C 40100 43000 1 0 0 nc-right-1.sym
{
T 40200 43500 5 10 0 0 0 0 1
value=NoConnection
T 40200 43700 5 10 0 0 0 0 1
device=DRC_Directive
}
C 40100 41300 1 0 0 nc-right-1.sym
{
T 40200 41800 5 10 0 0 0 0 1
value=NoConnection
T 40200 42000 5 10 0 0 0 0 1
device=DRC_Directive
}
C 40100 41000 1 0 0 nc-right-1.sym
{
T 40200 41500 5 10 0 0 0 0 1
value=NoConnection
T 40200 41700 5 10 0 0 0 0 1
device=DRC_Directive
}
C 40100 39300 1 0 0 nc-right-1.sym
{
T 40200 39800 5 10 0 0 0 0 1
value=NoConnection
T 40200 40000 5 10 0 0 0 0 1
device=DRC_Directive
}
C 40100 39000 1 0 0 nc-right-1.sym
{
T 40200 39500 5 10 0 0 0 0 1
value=NoConnection
T 40200 39700 5 10 0 0 0 0 1
device=DRC_Directive
}
C 40100 37300 1 0 0 nc-right-1.sym
{
T 40200 37800 5 10 0 0 0 0 1
value=NoConnection
T 40200 38000 5 10 0 0 0 0 1
device=DRC_Directive
}
C 40100 37000 1 0 0 nc-right-1.sym
{
T 40200 37500 5 10 0 0 0 0 1
value=NoConnection
T 40200 37700 5 10 0 0 0 0 1
device=DRC_Directive
}
C 40100 35300 1 0 0 nc-right-1.sym
{
T 40200 35800 5 10 0 0 0 0 1
value=NoConnection
T 40200 36000 5 10 0 0 0 0 1
device=DRC_Directive
}
C 40100 35000 1 0 0 nc-right-1.sym
{
T 40200 35500 5 10 0 0 0 0 1
value=NoConnection
T 40200 35700 5 10 0 0 0 0 1
device=DRC_Directive
}
C 40100 33300 1 0 0 nc-right-1.sym
{
T 40200 33800 5 10 0 0 0 0 1
value=NoConnection
T 40200 34000 5 10 0 0 0 0 1
device=DRC_Directive
}
C 40100 33000 1 0 0 nc-right-1.sym
{
T 40200 33500 5 10 0 0 0 0 1
value=NoConnection
T 40200 33700 5 10 0 0 0 0 1
device=DRC_Directive
}
C 40100 31300 1 0 0 nc-right-1.sym
{
T 40200 31800 5 10 0 0 0 0 1
value=NoConnection
T 40200 32000 5 10 0 0 0 0 1
device=DRC_Directive
}
C 40100 31000 1 0 0 nc-right-1.sym
{
T 40200 31500 5 10 0 0 0 0 1
value=NoConnection
T 40200 31700 5 10 0 0 0 0 1
device=DRC_Directive
}
C 40100 29300 1 0 0 nc-right-1.sym
{
T 40200 29800 5 10 0 0 0 0 1
value=NoConnection
T 40200 30000 5 10 0 0 0 0 1
device=DRC_Directive
}
C 40100 29000 1 0 0 nc-right-1.sym
{
T 40200 29500 5 10 0 0 0 0 1
value=NoConnection
T 40200 29700 5 10 0 0 0 0 1
device=DRC_Directive
}
C 40100 27300 1 0 0 nc-right-1.sym
{
T 40200 27800 5 10 0 0 0 0 1
value=NoConnection
T 40200 28000 5 10 0 0 0 0 1
device=DRC_Directive
}
C 40100 27000 1 0 0 nc-right-1.sym
{
T 40200 27500 5 10 0 0 0 0 1
value=NoConnection
T 40200 27700 5 10 0 0 0 0 1
device=DRC_Directive
}
C 40100 25300 1 0 0 nc-right-1.sym
{
T 40200 25800 5 10 0 0 0 0 1
value=NoConnection
T 40200 26000 5 10 0 0 0 0 1
device=DRC_Directive
}
C 40100 25000 1 0 0 nc-right-1.sym
{
T 40200 25500 5 10 0 0 0 0 1
value=NoConnection
T 40200 25700 5 10 0 0 0 0 1
device=DRC_Directive
}
C 40100 23300 1 0 0 nc-right-1.sym
{
T 40200 23800 5 10 0 0 0 0 1
value=NoConnection
T 40200 24000 5 10 0 0 0 0 1
device=DRC_Directive
}
C 40100 23000 1 0 0 nc-right-1.sym
{
T 40200 23500 5 10 0 0 0 0 1
value=NoConnection
T 40200 23700 5 10 0 0 0 0 1
device=DRC_Directive
}
C 40100 21300 1 0 0 nc-right-1.sym
{
T 40200 21800 5 10 0 0 0 0 1
value=NoConnection
T 40200 22000 5 10 0 0 0 0 1
device=DRC_Directive
}
C 40100 21000 1 0 0 nc-right-1.sym
{
T 40200 21500 5 10 0 0 0 0 1
value=NoConnection
T 40200 21700 5 10 0 0 0 0 1
device=DRC_Directive
}
C 40100 19300 1 0 0 nc-right-1.sym
{
T 40200 19800 5 10 0 0 0 0 1
value=NoConnection
T 40200 20000 5 10 0 0 0 0 1
device=DRC_Directive
}
C 40100 19000 1 0 0 nc-right-1.sym
{
T 40200 19500 5 10 0 0 0 0 1
value=NoConnection
T 40200 19700 5 10 0 0 0 0 1
device=DRC_Directive
}
C 40100 17300 1 0 0 nc-right-1.sym
{
T 40200 17800 5 10 0 0 0 0 1
value=NoConnection
T 40200 18000 5 10 0 0 0 0 1
device=DRC_Directive
}
C 40100 17000 1 0 0 nc-right-1.sym
{
T 40200 17500 5 10 0 0 0 0 1
value=NoConnection
T 40200 17700 5 10 0 0 0 0 1
device=DRC_Directive
}
C 40100 15300 1 0 0 nc-right-1.sym
{
T 40200 15800 5 10 0 0 0 0 1
value=NoConnection
T 40200 16000 5 10 0 0 0 0 1
device=DRC_Directive
}
C 40100 15000 1 0 0 nc-right-1.sym
{
T 40200 15500 5 10 0 0 0 0 1
value=NoConnection
T 40200 15700 5 10 0 0 0 0 1
device=DRC_Directive
}
C 40100 13300 1 0 0 nc-right-1.sym
{
T 40200 13800 5 10 0 0 0 0 1
value=NoConnection
T 40200 14000 5 10 0 0 0 0 1
device=DRC_Directive
}
C 40100 13000 1 0 0 nc-right-1.sym
{
T 40200 13500 5 10 0 0 0 0 1
value=NoConnection
T 40200 13700 5 10 0 0 0 0 1
device=DRC_Directive
}
C 40100 11300 1 0 0 nc-right-1.sym
{
T 40200 11800 5 10 0 0 0 0 1
value=NoConnection
T 40200 12000 5 10 0 0 0 0 1
device=DRC_Directive
}
C 40100 11000 1 0 0 nc-right-1.sym
{
T 40200 11500 5 10 0 0 0 0 1
value=NoConnection
T 40200 11700 5 10 0 0 0 0 1
device=DRC_Directive
}
N 34700 10700 34700 10000 4
C 34500 9600 1 0 0 nc-bottom-1.sym
{
T 34500 10200 5 10 0 0 0 0 1
value=NoConnection
T 34500 10600 5 10 0 0 0 0 1
device=DRC_Directive
}
C 34800 9600 1 0 0 nc-bottom-1.sym
{
T 34800 10200 5 10 0 0 0 0 1
value=NoConnection
T 34800 10600 5 10 0 0 0 0 1
device=DRC_Directive
}
C 35800 10800 1 180 0 generic-power.sym
{
T 35600 10550 5 10 1 1 180 3 1
net=Vbias:1
}
C 35400 72000 1 0 0 vdd-1.sym
C 54700 70800 1 0 1 comparador.sym
{
T 53525 71795 5 10 0 1 0 6 1
device=none
T 53725 71795 5 10 1 1 0 6 1
refdes=SC?
T 54700 70800 5 10 0 0 0 6 1
source=SUBcomp.7.sch
}
C 54700 68800 1 0 1 comparador.sym
{
T 53525 69795 5 10 0 1 0 6 1
device=none
T 53725 69795 5 10 1 1 0 6 1
refdes=SC?
T 54700 68800 5 10 0 0 0 6 1
source=SUBcomp.6.sch
}
C 55000 70600 1 270 1 resistor-1.sym
{
T 55400 70900 5 10 0 0 90 2 1
device=RESISTOR
T 55300 70800 5 10 1 1 90 2 1
refdes=R7
T 55000 70600 5 10 0 0 0 6 1
value=10k
}
C 55000 71900 1 270 1 resistor-1.sym
{
T 55400 72200 5 10 0 0 90 2 1
device=RESISTOR
T 55300 72100 5 10 1 1 90 2 1
refdes=R8
T 55000 71900 5 10 0 1 0 6 1
value=5k
}
N 55100 70600 55100 69600 4
N 54700 69700 55100 69700 4
N 55100 71900 55100 71500 4
N 54700 71700 55100 71700 4
N 54700 71100 54800 71100 4
N 54800 69100 54700 69100 4
N 54800 10000 54800 71100 4
C 57200 71600 1 0 1 vdc-1.sym
{
T 56500 72250 5 10 1 1 0 6 1
refdes=V5
T 56500 72450 5 10 0 0 0 6 1
device=VOLTAGE_SOURCE
T 56500 72650 5 10 0 0 0 6 1
footprint=none
T 56500 72050 5 10 1 1 0 6 1
value=DC 3V
}
N 56900 72800 56900 72900 4
N 56900 72900 55100 72900 4
N 55100 72900 55100 72800 4
C 57000 71200 1 0 1 gnd-1.sym
N 56900 71500 56900 71600 4
C 51500 69000 1 0 1 flipflop.sym
{
T 50205 69800 5 10 1 1 0 6 1
refdes=SF?
T 50605 71000 5 10 0 1 0 6 1
device=none
T 51500 69000 5 10 0 0 0 6 1
source=ffd.6.sch
}
C 51500 71000 1 0 1 flipflop.sym
{
T 50205 71800 5 10 1 1 0 6 1
refdes=SF?
T 50605 73000 5 10 0 1 0 6 1
device=none
T 51500 71000 5 10 0 0 0 6 1
source=ffd.7.sch
}
N 53400 71400 51300 71400 4
{
T 53400 71400 5 10 1 0 0 6 1
netname=c?
}
N 53400 69400 51300 69400 4
{
T 53400 69400 5 10 1 0 0 6 1
netname=c?
}
N 51300 71100 51500 71100 4
N 51500 69100 51300 69100 4
N 50500 70000 50500 69900 4
N 50500 72000 50500 71900 4
C 54400 70000 1 0 1 vdd-1.sym
C 50700 70000 1 0 1 vdd-1.sym
C 55000 68700 1 270 1 resistor-1.sym
{
T 55400 69000 5 10 0 0 90 2 1
device=RESISTOR
T 55300 68900 5 10 1 1 90 2 1
refdes=R7
T 55000 68700 5 10 0 0 0 6 1
value=10k
}
C 54700 66800 1 0 1 comparador.sym
{
T 53525 67795 5 10 0 1 0 6 1
device=none
T 53725 67795 5 10 1 1 0 6 1
refdes=SC?
T 54700 66800 5 10 0 0 0 6 1
source=SUBcomp.6.sch
}
N 55100 68700 55100 67600 4
N 54700 67700 55100 67700 4
N 54800 67100 54700 67100 4
C 51500 67000 1 0 1 flipflop.sym
{
T 50205 67800 5 10 1 1 0 6 1
refdes=SF?
T 50605 69000 5 10 0 1 0 6 1
device=none
T 51500 67000 5 10 0 0 0 6 1
source=ffd.6.sch
}
N 53400 67400 51300 67400 4
{
T 53400 67400 5 10 1 0 0 6 1
netname=c?
}
N 51500 67100 51300 67100 4
N 50500 68000 50500 67900 4
C 54400 68000 1 0 1 vdd-1.sym
C 50700 68000 1 0 1 vdd-1.sym
C 55000 66700 1 270 1 resistor-1.sym
{
T 55400 67000 5 10 0 0 90 2 1
device=RESISTOR
T 55300 66900 5 10 1 1 90 2 1
refdes=R7
T 55000 66700 5 10 0 0 0 6 1
value=10k
}
C 54700 64800 1 0 1 comparador.sym
{
T 53525 65795 5 10 0 1 0 6 1
device=none
T 53725 65795 5 10 1 1 0 6 1
refdes=SC?
T 54700 64800 5 10 0 0 0 6 1
source=SUBcomp.6.sch
}
N 55100 66700 55100 65600 4
N 54700 65700 55100 65700 4
N 54800 65100 54700 65100 4
C 51500 65000 1 0 1 flipflop.sym
{
T 50205 65800 5 10 1 1 0 6 1
refdes=SF?
T 50605 67000 5 10 0 1 0 6 1
device=none
T 51500 65000 5 10 0 0 0 6 1
source=ffd.6.sch
}
N 53400 65400 51300 65400 4
{
T 53400 65400 5 10 1 0 0 6 1
netname=c?
}
N 51500 65100 51300 65100 4
N 50500 66000 50500 65900 4
C 54400 66000 1 0 1 vdd-1.sym
C 50700 66000 1 0 1 vdd-1.sym
C 55000 64700 1 270 1 resistor-1.sym
{
T 55400 65000 5 10 0 0 90 2 1
device=RESISTOR
T 55300 64900 5 10 1 1 90 2 1
refdes=R7
T 55000 64700 5 10 0 0 0 6 1
value=10k
}
C 54700 62800 1 0 1 comparador.sym
{
T 53525 63795 5 10 0 1 0 6 1
device=none
T 53725 63795 5 10 1 1 0 6 1
refdes=SC?
T 54700 62800 5 10 0 0 0 6 1
source=SUBcomp.6.sch
}
N 55100 64700 55100 63600 4
N 54700 63700 55100 63700 4
N 54800 63100 54700 63100 4
C 51500 63000 1 0 1 flipflop.sym
{
T 50205 63800 5 10 1 1 0 6 1
refdes=SF?
T 50605 65000 5 10 0 1 0 6 1
device=none
T 51500 63000 5 10 0 0 0 6 1
source=ffd.6.sch
}
N 53400 63400 51300 63400 4
{
T 53400 63400 5 10 1 0 0 6 1
netname=c?
}
N 51500 63100 51300 63100 4
N 50500 64000 50500 63900 4
C 54400 64000 1 0 1 vdd-1.sym
C 50700 64000 1 0 1 vdd-1.sym
C 55000 62700 1 270 1 resistor-1.sym
{
T 55400 63000 5 10 0 0 90 2 1
device=RESISTOR
T 55300 62900 5 10 1 1 90 2 1
refdes=R7
T 55000 62700 5 10 0 0 0 6 1
value=10k
}
C 54700 60800 1 0 1 comparador.sym
{
T 53525 61795 5 10 0 1 0 6 1
device=none
T 53725 61795 5 10 1 1 0 6 1
refdes=SC?
T 54700 60800 5 10 0 0 0 6 1
source=SUBcomp.6.sch
}
N 55100 62700 55100 61600 4
N 54700 61700 55100 61700 4
N 54800 61100 54700 61100 4
C 51500 61000 1 0 1 flipflop.sym
{
T 50205 61800 5 10 1 1 0 6 1
refdes=SF?
T 50605 63000 5 10 0 1 0 6 1
device=none
T 51500 61000 5 10 0 0 0 6 1
source=ffd.6.sch
}
N 53400 61400 51300 61400 4
{
T 53400 61400 5 10 1 0 0 6 1
netname=c?
}
N 51500 61100 51300 61100 4
N 50500 62000 50500 61900 4
C 54400 62000 1 0 1 vdd-1.sym
C 50700 62000 1 0 1 vdd-1.sym
C 55000 60700 1 270 1 resistor-1.sym
{
T 55400 61000 5 10 0 0 90 2 1
device=RESISTOR
T 55300 60900 5 10 1 1 90 2 1
refdes=R7
T 55000 60700 5 10 0 0 0 6 1
value=10k
}
C 54700 58800 1 0 1 comparador.sym
{
T 53525 59795 5 10 0 1 0 6 1
device=none
T 53725 59795 5 10 1 1 0 6 1
refdes=SC?
T 54700 58800 5 10 0 0 0 6 1
source=SUBcomp.6.sch
}
N 55100 60700 55100 59600 4
N 54700 59700 55100 59700 4
N 54800 59100 54700 59100 4
C 51500 59000 1 0 1 flipflop.sym
{
T 50205 59800 5 10 1 1 0 6 1
refdes=SF?
T 50605 61000 5 10 0 1 0 6 1
device=none
T 51500 59000 5 10 0 0 0 6 1
source=ffd.6.sch
}
N 53400 59400 51300 59400 4
{
T 53400 59400 5 10 1 0 0 6 1
netname=c?
}
N 51500 59100 51300 59100 4
N 50500 60000 50500 59900 4
C 54400 60000 1 0 1 vdd-1.sym
C 50700 60000 1 0 1 vdd-1.sym
C 55000 58700 1 270 1 resistor-1.sym
{
T 55400 59000 5 10 0 0 90 2 1
device=RESISTOR
T 55300 58900 5 10 1 1 90 2 1
refdes=R7
T 55000 58700 5 10 0 0 0 6 1
value=10k
}
C 54700 56800 1 0 1 comparador.sym
{
T 53525 57795 5 10 0 1 0 6 1
device=none
T 53725 57795 5 10 1 1 0 6 1
refdes=SC?
T 54700 56800 5 10 0 0 0 6 1
source=SUBcomp.6.sch
}
N 55100 58700 55100 57600 4
N 54700 57700 55100 57700 4
N 54800 57100 54700 57100 4
C 51500 57000 1 0 1 flipflop.sym
{
T 50205 57800 5 10 1 1 0 6 1
refdes=SF?
T 50605 59000 5 10 0 1 0 6 1
device=none
T 51500 57000 5 10 0 0 0 6 1
source=ffd.6.sch
}
N 53400 57400 51300 57400 4
{
T 53400 57400 5 10 1 0 0 6 1
netname=c?
}
N 51500 57100 51300 57100 4
N 50500 58000 50500 57900 4
C 54400 58000 1 0 1 vdd-1.sym
C 50700 58000 1 0 1 vdd-1.sym
C 55000 56700 1 270 1 resistor-1.sym
{
T 55400 57000 5 10 0 0 90 2 1
device=RESISTOR
T 55300 56900 5 10 1 1 90 2 1
refdes=R7
T 55000 56700 5 10 0 0 0 6 1
value=10k
}
C 54700 54800 1 0 1 comparador.sym
{
T 53525 55795 5 10 0 1 0 6 1
device=none
T 53725 55795 5 10 1 1 0 6 1
refdes=SC?
T 54700 54800 5 10 0 0 0 6 1
source=SUBcomp.6.sch
}
N 55100 56700 55100 55600 4
N 54700 55700 55100 55700 4
N 54800 55100 54700 55100 4
C 51500 55000 1 0 1 flipflop.sym
{
T 50205 55800 5 10 1 1 0 6 1
refdes=SF?
T 50605 57000 5 10 0 1 0 6 1
device=none
T 51500 55000 5 10 0 0 0 6 1
source=ffd.6.sch
}
N 53400 55400 51300 55400 4
{
T 53400 55400 5 10 1 0 0 6 1
netname=c?
}
N 51500 55100 51300 55100 4
N 50500 56000 50500 55900 4
C 54400 56000 1 0 1 vdd-1.sym
C 50700 56000 1 0 1 vdd-1.sym
C 55000 54700 1 270 1 resistor-1.sym
{
T 55400 55000 5 10 0 0 90 2 1
device=RESISTOR
T 55300 54900 5 10 1 1 90 2 1
refdes=R7
T 55000 54700 5 10 0 0 0 6 1
value=10k
}
C 54700 52800 1 0 1 comparador.sym
{
T 53525 53795 5 10 0 1 0 6 1
device=none
T 53725 53795 5 10 1 1 0 6 1
refdes=SC?
T 54700 52800 5 10 0 0 0 6 1
source=SUBcomp.6.sch
}
N 55100 54700 55100 53600 4
N 54700 53700 55100 53700 4
N 54800 53100 54700 53100 4
C 51500 53000 1 0 1 flipflop.sym
{
T 50205 53800 5 10 1 1 0 6 1
refdes=SF?
T 50605 55000 5 10 0 1 0 6 1
device=none
T 51500 53000 5 10 0 0 0 6 1
source=ffd.6.sch
}
N 53400 53400 51300 53400 4
{
T 53400 53400 5 10 1 0 0 6 1
netname=c?
}
N 51500 53100 51300 53100 4
N 50500 54000 50500 53900 4
C 54400 54000 1 0 1 vdd-1.sym
C 50700 54000 1 0 1 vdd-1.sym
C 55000 52700 1 270 1 resistor-1.sym
{
T 55400 53000 5 10 0 0 90 2 1
device=RESISTOR
T 55300 52900 5 10 1 1 90 2 1
refdes=R7
T 55000 52700 5 10 0 0 0 6 1
value=10k
}
C 54700 50800 1 0 1 comparador.sym
{
T 53525 51795 5 10 0 1 0 6 1
device=none
T 53725 51795 5 10 1 1 0 6 1
refdes=SC?
T 54700 50800 5 10 0 0 0 6 1
source=SUBcomp.6.sch
}
N 55100 52700 55100 51600 4
N 54700 51700 55100 51700 4
N 54800 51100 54700 51100 4
C 51500 51000 1 0 1 flipflop.sym
{
T 50205 51800 5 10 1 1 0 6 1
refdes=SF?
T 50605 53000 5 10 0 1 0 6 1
device=none
T 51500 51000 5 10 0 0 0 6 1
source=ffd.6.sch
}
N 53400 51400 51300 51400 4
{
T 53400 51400 5 10 1 0 0 6 1
netname=c?
}
N 51500 51100 51300 51100 4
N 50500 52000 50500 51900 4
C 54400 52000 1 0 1 vdd-1.sym
C 50700 52000 1 0 1 vdd-1.sym
C 55000 50700 1 270 1 resistor-1.sym
{
T 55400 51000 5 10 0 0 90 2 1
device=RESISTOR
T 55300 50900 5 10 1 1 90 2 1
refdes=R7
T 55000 50700 5 10 0 0 0 6 1
value=10k
}
C 54700 48800 1 0 1 comparador.sym
{
T 53525 49795 5 10 0 1 0 6 1
device=none
T 53725 49795 5 10 1 1 0 6 1
refdes=SC?
T 54700 48800 5 10 0 0 0 6 1
source=SUBcomp.6.sch
}
N 55100 50700 55100 49600 4
N 54700 49700 55100 49700 4
N 54800 49100 54700 49100 4
C 51500 49000 1 0 1 flipflop.sym
{
T 50205 49800 5 10 1 1 0 6 1
refdes=SF?
T 50605 51000 5 10 0 1 0 6 1
device=none
T 51500 49000 5 10 0 0 0 6 1
source=ffd.6.sch
}
N 53400 49400 51300 49400 4
{
T 53400 49400 5 10 1 0 0 6 1
netname=c?
}
N 51500 49100 51300 49100 4
N 50500 50000 50500 49900 4
C 54400 50000 1 0 1 vdd-1.sym
C 50700 50000 1 0 1 vdd-1.sym
C 55000 48700 1 270 1 resistor-1.sym
{
T 55400 49000 5 10 0 0 90 2 1
device=RESISTOR
T 55300 48900 5 10 1 1 90 2 1
refdes=R7
T 55000 48700 5 10 0 0 0 6 1
value=10k
}
C 54700 46800 1 0 1 comparador.sym
{
T 53525 47795 5 10 0 1 0 6 1
device=none
T 53725 47795 5 10 1 1 0 6 1
refdes=SC?
T 54700 46800 5 10 0 0 0 6 1
source=SUBcomp.6.sch
}
N 55100 48700 55100 47600 4
N 54700 47700 55100 47700 4
N 54800 47100 54700 47100 4
C 51500 47000 1 0 1 flipflop.sym
{
T 50205 47800 5 10 1 1 0 6 1
refdes=SF?
T 50605 49000 5 10 0 1 0 6 1
device=none
T 51500 47000 5 10 0 0 0 6 1
source=ffd.6.sch
}
N 53400 47400 51300 47400 4
{
T 53400 47400 5 10 1 0 0 6 1
netname=c?
}
N 51500 47100 51300 47100 4
N 50500 48000 50500 47900 4
C 54400 48000 1 0 1 vdd-1.sym
C 50700 48000 1 0 1 vdd-1.sym
C 55000 46700 1 270 1 resistor-1.sym
{
T 55400 47000 5 10 0 0 90 2 1
device=RESISTOR
T 55300 46900 5 10 1 1 90 2 1
refdes=R7
T 55000 46700 5 10 0 0 0 6 1
value=10k
}
C 54700 44800 1 0 1 comparador.sym
{
T 53525 45795 5 10 0 1 0 6 1
device=none
T 53725 45795 5 10 1 1 0 6 1
refdes=SC?
T 54700 44800 5 10 0 0 0 6 1
source=SUBcomp.6.sch
}
N 55100 46700 55100 45600 4
N 54700 45700 55100 45700 4
N 54800 45100 54700 45100 4
C 51500 45000 1 0 1 flipflop.sym
{
T 50205 45800 5 10 1 1 0 6 1
refdes=SF?
T 50605 47000 5 10 0 1 0 6 1
device=none
T 51500 45000 5 10 0 0 0 6 1
source=ffd.6.sch
}
N 53400 45400 51300 45400 4
{
T 53400 45400 5 10 1 0 0 6 1
netname=c?
}
N 51500 45100 51300 45100 4
N 50500 46000 50500 45900 4
C 54400 46000 1 0 1 vdd-1.sym
C 50700 46000 1 0 1 vdd-1.sym
C 55000 44700 1 270 1 resistor-1.sym
{
T 55400 45000 5 10 0 0 90 2 1
device=RESISTOR
T 55300 44900 5 10 1 1 90 2 1
refdes=R7
T 55000 44700 5 10 0 0 0 6 1
value=10k
}
C 54700 42800 1 0 1 comparador.sym
{
T 53525 43795 5 10 0 1 0 6 1
device=none
T 53725 43795 5 10 1 1 0 6 1
refdes=SC?
T 54700 42800 5 10 0 0 0 6 1
source=SUBcomp.6.sch
}
N 55100 44300 55100 43600 4
N 54700 43700 55100 43700 4
N 54800 43100 54700 43100 4
C 51500 43000 1 0 1 flipflop.sym
{
T 50205 43800 5 10 1 1 0 6 1
refdes=SF?
T 50605 45000 5 10 0 1 0 6 1
device=none
T 51500 43000 5 10 0 0 0 6 1
source=ffd.6.sch
}
N 53400 43400 51300 43400 4
{
T 53400 43400 5 10 1 0 0 6 1
netname=c?
}
N 51500 43100 51300 43100 4
N 50500 44000 50500 43900 4
C 54400 44000 1 0 1 vdd-1.sym
C 50700 44000 1 0 1 vdd-1.sym
C 55000 42700 1 270 1 resistor-1.sym
{
T 55400 43000 5 10 0 0 90 2 1
device=RESISTOR
T 55300 42900 5 10 1 1 90 2 1
refdes=R7
T 55000 42700 5 10 0 0 0 6 1
value=10k
}
C 54700 40800 1 0 1 comparador.sym
{
T 53525 41795 5 10 0 1 0 6 1
device=none
T 53725 41795 5 10 1 1 0 6 1
refdes=SC?
T 54700 40800 5 10 0 0 0 6 1
source=SUBcomp.6.sch
}
N 55100 42700 55100 41600 4
N 54700 41700 55100 41700 4
N 54800 41100 54700 41100 4
C 51500 41000 1 0 1 flipflop.sym
{
T 50205 41800 5 10 1 1 0 6 1
refdes=SF?
T 50605 43000 5 10 0 1 0 6 1
device=none
T 51500 41000 5 10 0 0 0 6 1
source=ffd.6.sch
}
N 53400 41400 51300 41400 4
{
T 53400 41400 5 10 1 0 0 6 1
netname=c?
}
N 51500 41100 51300 41100 4
N 50500 42000 50500 41900 4
C 54400 42000 1 0 1 vdd-1.sym
C 50700 42000 1 0 1 vdd-1.sym
C 55000 40700 1 270 1 resistor-1.sym
{
T 55400 41000 5 10 0 0 90 2 1
device=RESISTOR
T 55300 40900 5 10 1 1 90 2 1
refdes=R7
T 55000 40700 5 10 0 0 0 6 1
value=10k
}
C 54700 38800 1 0 1 comparador.sym
{
T 53525 39795 5 10 0 1 0 6 1
device=none
T 53725 39795 5 10 1 1 0 6 1
refdes=SC?
T 54700 38800 5 10 0 0 0 6 1
source=SUBcomp.6.sch
}
N 55100 40700 55100 39600 4
N 54700 39700 55100 39700 4
N 54800 39100 54700 39100 4
C 51500 39000 1 0 1 flipflop.sym
{
T 50205 39800 5 10 1 1 0 6 1
refdes=SF?
T 50605 41000 5 10 0 1 0 6 1
device=none
T 51500 39000 5 10 0 0 0 6 1
source=ffd.6.sch
}
N 53400 39400 51300 39400 4
{
T 53400 39400 5 10 1 0 0 6 1
netname=c?
}
N 51500 39100 51300 39100 4
N 50500 40000 50500 39900 4
C 54400 40000 1 0 1 vdd-1.sym
C 50700 40000 1 0 1 vdd-1.sym
C 55000 38700 1 270 1 resistor-1.sym
{
T 55400 39000 5 10 0 0 90 2 1
device=RESISTOR
T 55300 38900 5 10 1 1 90 2 1
refdes=R7
T 55000 38700 5 10 0 0 0 6 1
value=10k
}
C 54700 36800 1 0 1 comparador.sym
{
T 53525 37795 5 10 0 1 0 6 1
device=none
T 53725 37795 5 10 1 1 0 6 1
refdes=SC?
T 54700 36800 5 10 0 0 0 6 1
source=SUBcomp.6.sch
}
N 55100 38700 55100 37600 4
N 54700 37700 55100 37700 4
N 54800 37100 54700 37100 4
C 51500 37000 1 0 1 flipflop.sym
{
T 50205 37800 5 10 1 1 0 6 1
refdes=SF?
T 50605 39000 5 10 0 1 0 6 1
device=none
T 51500 37000 5 10 0 0 0 6 1
source=ffd.6.sch
}
N 53400 37400 51300 37400 4
{
T 53400 37400 5 10 1 0 0 6 1
netname=c?
}
N 51500 37100 51300 37100 4
N 50500 38000 50500 37900 4
C 54400 38000 1 0 1 vdd-1.sym
C 50700 38000 1 0 1 vdd-1.sym
C 55000 36700 1 270 1 resistor-1.sym
{
T 55400 37000 5 10 0 0 90 2 1
device=RESISTOR
T 55300 36900 5 10 1 1 90 2 1
refdes=R7
T 55000 36700 5 10 0 0 0 6 1
value=10k
}
C 54700 34800 1 0 1 comparador.sym
{
T 53525 35795 5 10 0 1 0 6 1
device=none
T 53725 35795 5 10 1 1 0 6 1
refdes=SC?
T 54700 34800 5 10 0 0 0 6 1
source=SUBcomp.6.sch
}
N 55100 36700 55100 35600 4
N 54700 35700 55100 35700 4
N 54800 35100 54700 35100 4
C 51500 35000 1 0 1 flipflop.sym
{
T 50205 35800 5 10 1 1 0 6 1
refdes=SF?
T 50605 37000 5 10 0 1 0 6 1
device=none
T 51500 35000 5 10 0 0 0 6 1
source=ffd.6.sch
}
N 53400 35400 51300 35400 4
{
T 53400 35400 5 10 1 0 0 6 1
netname=c?
}
N 51500 35100 51300 35100 4
N 50500 36000 50500 35900 4
C 54400 36000 1 0 1 vdd-1.sym
C 50700 36000 1 0 1 vdd-1.sym
C 55000 34700 1 270 1 resistor-1.sym
{
T 55400 35000 5 10 0 0 90 2 1
device=RESISTOR
T 55300 34900 5 10 1 1 90 2 1
refdes=R7
T 55000 34700 5 10 0 0 0 6 1
value=10k
}
C 54700 32800 1 0 1 comparador.sym
{
T 53525 33795 5 10 0 1 0 6 1
device=none
T 53725 33795 5 10 1 1 0 6 1
refdes=SC?
T 54700 32800 5 10 0 0 0 6 1
source=SUBcomp.6.sch
}
N 55100 34700 55100 33600 4
N 54700 33700 55100 33700 4
N 54800 33100 54700 33100 4
C 51500 33000 1 0 1 flipflop.sym
{
T 50205 33800 5 10 1 1 0 6 1
refdes=SF?
T 50605 35000 5 10 0 1 0 6 1
device=none
T 51500 33000 5 10 0 0 0 6 1
source=ffd.6.sch
}
N 53400 33400 51300 33400 4
{
T 53400 33400 5 10 1 0 0 6 1
netname=c?
}
N 51500 33100 51300 33100 4
N 50500 34000 50500 33900 4
C 54400 34000 1 0 1 vdd-1.sym
C 50700 34000 1 0 1 vdd-1.sym
C 55000 32700 1 270 1 resistor-1.sym
{
T 55400 33000 5 10 0 0 90 2 1
device=RESISTOR
T 55300 32900 5 10 1 1 90 2 1
refdes=R7
T 55000 32700 5 10 0 0 0 6 1
value=10k
}
C 54700 30800 1 0 1 comparador.sym
{
T 53525 31795 5 10 0 1 0 6 1
device=none
T 53725 31795 5 10 1 1 0 6 1
refdes=SC?
T 54700 30800 5 10 0 0 0 6 1
source=SUBcomp.6.sch
}
N 55100 32700 55100 31600 4
N 54700 31700 55100 31700 4
N 54800 31100 54700 31100 4
C 51500 31000 1 0 1 flipflop.sym
{
T 50205 31800 5 10 1 1 0 6 1
refdes=SF?
T 50605 33000 5 10 0 1 0 6 1
device=none
T 51500 31000 5 10 0 0 0 6 1
source=ffd.6.sch
}
N 53400 31400 51300 31400 4
{
T 53400 31400 5 10 1 0 0 6 1
netname=c?
}
N 51500 31100 51300 31100 4
N 50500 32000 50500 31900 4
C 54400 32000 1 0 1 vdd-1.sym
C 50700 32000 1 0 1 vdd-1.sym
C 55000 30700 1 270 1 resistor-1.sym
{
T 55400 31000 5 10 0 0 90 2 1
device=RESISTOR
T 55300 30900 5 10 1 1 90 2 1
refdes=R7
T 55000 30700 5 10 0 0 0 6 1
value=10k
}
C 54700 28800 1 0 1 comparador.sym
{
T 53525 29795 5 10 0 1 0 6 1
device=none
T 53725 29795 5 10 1 1 0 6 1
refdes=SC?
T 54700 28800 5 10 0 0 0 6 1
source=SUBcomp.6.sch
}
N 55100 30700 55100 29600 4
N 54700 29700 55100 29700 4
N 54800 29100 54700 29100 4
C 51500 29000 1 0 1 flipflop.sym
{
T 50205 29800 5 10 1 1 0 6 1
refdes=SF?
T 50605 31000 5 10 0 1 0 6 1
device=none
T 51500 29000 5 10 0 0 0 6 1
source=ffd.6.sch
}
N 53400 29400 51300 29400 4
{
T 53400 29400 5 10 1 0 0 6 1
netname=c?
}
N 51500 29100 51300 29100 4
N 50500 30000 50500 29900 4
C 54400 30000 1 0 1 vdd-1.sym
C 50700 30000 1 0 1 vdd-1.sym
C 55000 28700 1 270 1 resistor-1.sym
{
T 55400 29000 5 10 0 0 90 2 1
device=RESISTOR
T 55300 28900 5 10 1 1 90 2 1
refdes=R7
T 55000 28700 5 10 0 0 0 6 1
value=10k
}
C 54700 26800 1 0 1 comparador.sym
{
T 53525 27795 5 10 0 1 0 6 1
device=none
T 53725 27795 5 10 1 1 0 6 1
refdes=SC?
T 54700 26800 5 10 0 0 0 6 1
source=SUBcomp.6.sch
}
N 55100 28700 55100 27600 4
N 54700 27700 55100 27700 4
N 54800 27100 54700 27100 4
C 51500 27000 1 0 1 flipflop.sym
{
T 50205 27800 5 10 1 1 0 6 1
refdes=SF?
T 50605 29000 5 10 0 1 0 6 1
device=none
T 51500 27000 5 10 0 0 0 6 1
source=ffd.6.sch
}
N 53400 27400 51300 27400 4
{
T 53400 27400 5 10 1 0 0 6 1
netname=c?
}
N 51500 27100 51300 27100 4
N 50500 28000 50500 27900 4
C 54400 28000 1 0 1 vdd-1.sym
C 50700 28000 1 0 1 vdd-1.sym
C 55000 26700 1 270 1 resistor-1.sym
{
T 55400 27000 5 10 0 0 90 2 1
device=RESISTOR
T 55300 26900 5 10 1 1 90 2 1
refdes=R7
T 55000 26700 5 10 0 0 0 6 1
value=10k
}
C 54700 24800 1 0 1 comparador.sym
{
T 53525 25795 5 10 0 1 0 6 1
device=none
T 53725 25795 5 10 1 1 0 6 1
refdes=SC?
T 54700 24800 5 10 0 0 0 6 1
source=SUBcomp.6.sch
}
N 55100 26700 55100 25600 4
N 54700 25700 55100 25700 4
N 54800 25100 54700 25100 4
C 51500 25000 1 0 1 flipflop.sym
{
T 50205 25800 5 10 1 1 0 6 1
refdes=SF?
T 50605 27000 5 10 0 1 0 6 1
device=none
T 51500 25000 5 10 0 0 0 6 1
source=ffd.6.sch
}
N 53400 25400 51300 25400 4
{
T 53400 25400 5 10 1 0 0 6 1
netname=c?
}
N 51500 25100 51300 25100 4
N 50500 26000 50500 25900 4
C 54400 26000 1 0 1 vdd-1.sym
C 50700 26000 1 0 1 vdd-1.sym
C 55000 24700 1 270 1 resistor-1.sym
{
T 55400 25000 5 10 0 0 90 2 1
device=RESISTOR
T 55300 24900 5 10 1 1 90 2 1
refdes=R7
T 55000 24700 5 10 0 0 0 6 1
value=10k
}
C 54700 22800 1 0 1 comparador.sym
{
T 53525 23795 5 10 0 1 0 6 1
device=none
T 53725 23795 5 10 1 1 0 6 1
refdes=SC?
T 54700 22800 5 10 0 0 0 6 1
source=SUBcomp.6.sch
}
N 55100 24700 55100 23600 4
N 54700 23700 55100 23700 4
N 54800 23100 54700 23100 4
C 51500 23000 1 0 1 flipflop.sym
{
T 50205 23800 5 10 1 1 0 6 1
refdes=SF?
T 50605 25000 5 10 0 1 0 6 1
device=none
T 51500 23000 5 10 0 0 0 6 1
source=ffd.6.sch
}
N 53400 23400 51300 23400 4
{
T 53400 23400 5 10 1 0 0 6 1
netname=c?
}
N 51500 23100 51300 23100 4
N 50500 24000 50500 23900 4
C 54400 24000 1 0 1 vdd-1.sym
C 50700 24000 1 0 1 vdd-1.sym
C 55000 22700 1 270 1 resistor-1.sym
{
T 55400 23000 5 10 0 0 90 2 1
device=RESISTOR
T 55300 22900 5 10 1 1 90 2 1
refdes=R7
T 55000 22700 5 10 0 0 0 6 1
value=10k
}
C 54700 20800 1 0 1 comparador.sym
{
T 53525 21795 5 10 0 1 0 6 1
device=none
T 53725 21795 5 10 1 1 0 6 1
refdes=SC?
T 54700 20800 5 10 0 0 0 6 1
source=SUBcomp.6.sch
}
N 55100 22700 55100 21600 4
N 54700 21700 55100 21700 4
N 54800 21100 54700 21100 4
C 51500 21000 1 0 1 flipflop.sym
{
T 50205 21800 5 10 1 1 0 6 1
refdes=SF?
T 50605 23000 5 10 0 1 0 6 1
device=none
T 51500 21000 5 10 0 0 0 6 1
source=ffd.6.sch
}
N 53400 21400 51300 21400 4
{
T 53400 21400 5 10 1 0 0 6 1
netname=c?
}
N 51500 21100 51300 21100 4
N 50500 22000 50500 21900 4
C 54400 22000 1 0 1 vdd-1.sym
C 50700 22000 1 0 1 vdd-1.sym
C 55000 20700 1 270 1 resistor-1.sym
{
T 55400 21000 5 10 0 0 90 2 1
device=RESISTOR
T 55300 20900 5 10 1 1 90 2 1
refdes=R7
T 55000 20700 5 10 0 0 0 6 1
value=10k
}
C 54700 18800 1 0 1 comparador.sym
{
T 53525 19795 5 10 0 1 0 6 1
device=none
T 53725 19795 5 10 1 1 0 6 1
refdes=SC?
T 54700 18800 5 10 0 0 0 6 1
source=SUBcomp.6.sch
}
N 55100 20700 55100 19600 4
N 54700 19700 55100 19700 4
N 54800 19100 54700 19100 4
C 51500 19000 1 0 1 flipflop.sym
{
T 50205 19800 5 10 1 1 0 6 1
refdes=SF?
T 50605 21000 5 10 0 1 0 6 1
device=none
T 51500 19000 5 10 0 0 0 6 1
source=ffd.6.sch
}
N 53400 19400 51300 19400 4
{
T 53400 19400 5 10 1 0 0 6 1
netname=c?
}
N 51500 19100 51300 19100 4
N 50500 20000 50500 19900 4
C 54400 20000 1 0 1 vdd-1.sym
C 50700 20000 1 0 1 vdd-1.sym
C 55000 18700 1 270 1 resistor-1.sym
{
T 55400 19000 5 10 0 0 90 2 1
device=RESISTOR
T 55300 18900 5 10 1 1 90 2 1
refdes=R7
T 55000 18700 5 10 0 0 0 6 1
value=10k
}
C 54700 16800 1 0 1 comparador.sym
{
T 53525 17795 5 10 0 1 0 6 1
device=none
T 53725 17795 5 10 1 1 0 6 1
refdes=SC?
T 54700 16800 5 10 0 0 0 6 1
source=SUBcomp.6.sch
}
N 55100 18700 55100 17600 4
N 54700 17700 55100 17700 4
N 54800 17100 54700 17100 4
C 51500 17000 1 0 1 flipflop.sym
{
T 50205 17800 5 10 1 1 0 6 1
refdes=SF?
T 50605 19000 5 10 0 1 0 6 1
device=none
T 51500 17000 5 10 0 0 0 6 1
source=ffd.6.sch
}
N 53400 17400 51300 17400 4
{
T 53400 17400 5 10 1 0 0 6 1
netname=c?
}
N 51500 17100 51300 17100 4
N 50500 18000 50500 17900 4
C 54400 18000 1 0 1 vdd-1.sym
C 50700 18000 1 0 1 vdd-1.sym
C 55000 16700 1 270 1 resistor-1.sym
{
T 55400 17000 5 10 0 0 90 2 1
device=RESISTOR
T 55300 16900 5 10 1 1 90 2 1
refdes=R7
T 55000 16700 5 10 0 0 0 6 1
value=10k
}
C 54700 14800 1 0 1 comparador.sym
{
T 53525 15795 5 10 0 1 0 6 1
device=none
T 53725 15795 5 10 1 1 0 6 1
refdes=SC?
T 54700 14800 5 10 0 0 0 6 1
source=SUBcomp.6.sch
}
N 55100 16700 55100 15600 4
N 54700 15700 55100 15700 4
N 54800 15100 54700 15100 4
C 51500 15000 1 0 1 flipflop.sym
{
T 50205 15800 5 10 1 1 0 6 1
refdes=SF?
T 50605 17000 5 10 0 1 0 6 1
device=none
T 51500 15000 5 10 0 0 0 6 1
source=ffd.6.sch
}
N 53400 15400 51300 15400 4
{
T 53400 15400 5 10 1 0 0 6 1
netname=c?
}
N 51500 15100 51300 15100 4
N 50500 16000 50500 15900 4
C 54400 16000 1 0 1 vdd-1.sym
C 50700 16000 1 0 1 vdd-1.sym
C 55000 14700 1 270 1 resistor-1.sym
{
T 55400 15000 5 10 0 0 90 2 1
device=RESISTOR
T 55300 14900 5 10 1 1 90 2 1
refdes=R7
T 55000 14700 5 10 0 0 0 6 1
value=10k
}
C 54700 12800 1 0 1 comparador.sym
{
T 53525 13795 5 10 0 1 0 6 1
device=none
T 53725 13795 5 10 1 1 0 6 1
refdes=SC?
T 54700 12800 5 10 0 0 0 6 1
source=SUBcomp.6.sch
}
N 55100 14700 55100 13600 4
N 54700 13700 55100 13700 4
N 54800 13100 54700 13100 4
C 51500 13000 1 0 1 flipflop.sym
{
T 50205 13800 5 10 1 1 0 6 1
refdes=SF?
T 50605 15000 5 10 0 1 0 6 1
device=none
T 51500 13000 5 10 0 0 0 6 1
source=ffd.6.sch
}
N 53400 13400 51300 13400 4
{
T 53400 13400 5 10 1 0 0 6 1
netname=c?
}
N 51500 13100 51300 13100 4
N 50500 14000 50500 13900 4
C 54400 14000 1 0 1 vdd-1.sym
C 50700 14000 1 0 1 vdd-1.sym
C 55000 12700 1 270 1 resistor-1.sym
{
T 55400 13000 5 10 0 0 90 2 1
device=RESISTOR
T 55300 12900 5 10 1 1 90 2 1
refdes=R7
T 55000 12700 5 10 0 0 0 6 1
value=10k
}
C 54700 10800 1 0 1 comparador.sym
{
T 53525 11795 5 10 0 1 0 6 1
device=none
T 53725 11895 5 10 1 1 0 6 1
refdes=SC?
T 54700 10800 5 10 0 0 0 6 1
source=SUBcomp.6.sch
}
N 55100 12700 55100 11600 4
N 54700 11700 55100 11700 4
N 54800 11100 54700 11100 4
C 51500 11000 1 0 1 flipflop.sym
{
T 50205 11900 5 10 1 1 0 6 1
refdes=SF?
T 50605 13000 5 10 0 1 0 6 1
device=none
T 51500 11000 5 10 0 0 0 6 1
source=ffd.6.sch
}
N 53400 11400 51300 11400 4
{
T 53400 11400 5 10 1 0 0 6 1
netname=c?
}
N 51500 11100 51300 11100 4
N 50500 12000 50500 11900 4
C 54400 12000 1 0 1 vdd-1.sym
C 50700 12000 1 0 1 vdd-1.sym
C 55000 10700 1 270 1 resistor-1.sym
{
T 55400 11000 5 10 0 0 90 2 1
device=RESISTOR
T 55300 10900 5 10 1 1 90 2 1
refdes=R7
T 55000 10700 5 10 0 0 0 6 1
value=10k
}
C 51300 71100 1 180 1 generic-power.sym
{
T 51500 70850 5 10 1 1 180 3 1
net=Vclock:1
}
C 51300 69100 1 180 1 generic-power.sym
{
T 51500 68850 5 10 1 1 180 3 1
net=Vclock:1
}
C 51300 67100 1 180 1 generic-power.sym
{
T 51500 66850 5 10 1 1 180 3 1
net=Vclock:1
}
C 51300 65100 1 180 1 generic-power.sym
{
T 51500 64850 5 10 1 1 180 3 1
net=Vclock:1
}
C 51300 63100 1 180 1 generic-power.sym
{
T 51500 62850 5 10 1 1 180 3 1
net=Vclock:1
}
C 51300 61100 1 180 1 generic-power.sym
{
T 51500 60850 5 10 1 1 180 3 1
net=Vclock:1
}
C 51300 59100 1 180 1 generic-power.sym
{
T 51500 58850 5 10 1 1 180 3 1
net=Vclock:1
}
C 51300 57100 1 180 1 generic-power.sym
{
T 51500 56850 5 10 1 1 180 3 1
net=Vclock:1
}
C 51300 55100 1 180 1 generic-power.sym
{
T 51500 54850 5 10 1 1 180 3 1
net=Vclock:1
}
C 51300 53100 1 180 1 generic-power.sym
{
T 51500 52850 5 10 1 1 180 3 1
net=Vclock:1
}
C 51300 51100 1 180 1 generic-power.sym
{
T 51500 50850 5 10 1 1 180 3 1
net=Vclock:1
}
C 51300 49100 1 180 1 generic-power.sym
{
T 51500 48850 5 10 1 1 180 3 1
net=Vclock:1
}
C 51300 47100 1 180 1 generic-power.sym
{
T 51500 46850 5 10 1 1 180 3 1
net=Vclock:1
}
C 51300 45100 1 180 1 generic-power.sym
{
T 51500 44850 5 10 1 1 180 3 1
net=Vclock:1
}
C 51300 43100 1 180 1 generic-power.sym
{
T 51500 42850 5 10 1 1 180 3 1
net=Vclock:1
}
C 51300 41100 1 180 1 generic-power.sym
{
T 51500 40850 5 10 1 1 180 3 1
net=Vclock:1
}
C 51300 39100 1 180 1 generic-power.sym
{
T 51500 38850 5 10 1 1 180 3 1
net=Vclock:1
}
C 51300 37100 1 180 1 generic-power.sym
{
T 51500 36850 5 10 1 1 180 3 1
net=Vclock:1
}
C 51300 35100 1 180 1 generic-power.sym
{
T 51500 34850 5 10 1 1 180 3 1
net=Vclock:1
}
C 51300 33100 1 180 1 generic-power.sym
{
T 51500 32850 5 10 1 1 180 3 1
net=Vclock:1
}
C 51300 31100 1 180 1 generic-power.sym
{
T 51500 30850 5 10 1 1 180 3 1
net=Vclock:1
}
C 51300 29100 1 180 1 generic-power.sym
{
T 51500 28850 5 10 1 1 180 3 1
net=Vclock:1
}
C 51300 27100 1 180 1 generic-power.sym
{
T 51500 26850 5 10 1 1 180 3 1
net=Vclock:1
}
C 51300 25100 1 180 1 generic-power.sym
{
T 51500 24850 5 10 1 1 180 3 1
net=Vclock:1
}
C 51300 23100 1 180 1 generic-power.sym
{
T 51500 22850 5 10 1 1 180 3 1
net=Vclock:1
}
C 51300 21100 1 180 1 generic-power.sym
{
T 51500 20850 5 10 1 1 180 3 1
net=Vclock:1
}
C 51300 19100 1 180 1 generic-power.sym
{
T 51500 18850 5 10 1 1 180 3 1
net=Vclock:1
}
C 51300 17100 1 180 1 generic-power.sym
{
T 51500 16850 5 10 1 1 180 3 1
net=Vclock:1
}
C 51300 15100 1 180 1 generic-power.sym
{
T 51500 14850 5 10 1 1 180 3 1
net=Vclock:1
}
C 51300 13100 1 180 1 generic-power.sym
{
T 51500 12850 5 10 1 1 180 3 1
net=Vclock:1
}
C 51300 11100 1 180 1 generic-power.sym
{
T 51500 10850 5 10 1 1 180 3 1
net=Vclock:1
}
C 50700 72000 1 0 1 vdd-1.sym
C 54000 70800 1 180 1 generic-power.sym
{
T 54200 70550 5 10 1 1 180 3 1
net=Vbias:1
}
C 54000 68800 1 180 1 generic-power.sym
{
T 54200 68550 5 10 1 1 180 3 1
net=Vbias:1
}
C 54000 64800 1 180 1 generic-power.sym
{
T 54200 64550 5 10 1 1 180 3 1
net=Vbias:1
}
C 54000 60800 1 180 1 generic-power.sym
{
T 54200 60550 5 10 1 1 180 3 1
net=Vbias:1
}
C 54000 58800 1 180 1 generic-power.sym
{
T 54200 58550 5 10 1 1 180 3 1
net=Vbias:1
}
C 54000 56800 1 180 1 generic-power.sym
{
T 54200 56550 5 10 1 1 180 3 1
net=Vbias:1
}
C 54000 54800 1 180 1 generic-power.sym
{
T 54200 54550 5 10 1 1 180 3 1
net=Vbias:1
}
C 54000 52800 1 180 1 generic-power.sym
{
T 54200 52550 5 10 1 1 180 3 1
net=Vbias:1
}
C 54000 50800 1 180 1 generic-power.sym
{
T 54200 50550 5 10 1 1 180 3 1
net=Vbias:1
}
C 54000 48800 1 180 1 generic-power.sym
{
T 54200 48550 5 10 1 1 180 3 1
net=Vbias:1
}
C 54000 46800 1 180 1 generic-power.sym
{
T 54200 46550 5 10 1 1 180 3 1
net=Vbias:1
}
C 54000 44800 1 180 1 generic-power.sym
{
T 54200 44550 5 10 1 1 180 3 1
net=Vbias:1
}
C 54000 42800 1 180 1 generic-power.sym
{
T 54200 42550 5 10 1 1 180 3 1
net=Vbias:1
}
C 54000 40800 1 180 1 generic-power.sym
{
T 54200 40550 5 10 1 1 180 3 1
net=Vbias:1
}
C 54000 38800 1 180 1 generic-power.sym
{
T 54200 38550 5 10 1 1 180 3 1
net=Vbias:1
}
C 54000 36800 1 180 1 generic-power.sym
{
T 54200 36550 5 10 1 1 180 3 1
net=Vbias:1
}
C 54000 34800 1 180 1 generic-power.sym
{
T 54200 34550 5 10 1 1 180 3 1
net=Vbias:1
}
C 54000 32800 1 180 1 generic-power.sym
{
T 54200 32550 5 10 1 1 180 3 1
net=Vbias:1
}
C 54000 30800 1 180 1 generic-power.sym
{
T 54200 30550 5 10 1 1 180 3 1
net=Vbias:1
}
C 54000 28800 1 180 1 generic-power.sym
{
T 54200 28550 5 10 1 1 180 3 1
net=Vbias:1
}
C 54000 26800 1 180 1 generic-power.sym
{
T 54200 26550 5 10 1 1 180 3 1
net=Vbias:1
}
C 54000 24800 1 180 1 generic-power.sym
{
T 54200 24550 5 10 1 1 180 3 1
net=Vbias:1
}
C 54000 22800 1 180 1 generic-power.sym
{
T 54200 22550 5 10 1 1 180 3 1
net=Vbias:1
}
C 54000 20800 1 180 1 generic-power.sym
{
T 54200 20550 5 10 1 1 180 3 1
net=Vbias:1
}
C 54000 18800 1 180 1 generic-power.sym
{
T 54200 18550 5 10 1 1 180 3 1
net=Vbias:1
}
C 54000 16800 1 180 1 generic-power.sym
{
T 54200 16550 5 10 1 1 180 3 1
net=Vbias:1
}
C 54000 14800 1 180 1 generic-power.sym
{
T 54200 14550 5 10 1 1 180 3 1
net=Vbias:1
}
C 54000 12800 1 180 1 generic-power.sym
{
T 54200 12550 5 10 1 1 180 3 1
net=Vbias:1
}
C 49700 71300 1 0 1 nc-right-1.sym
{
T 49600 71800 5 10 0 0 0 6 1
value=NoConnection
T 49600 72000 5 10 0 0 0 6 1
device=DRC_Directive
}
C 49700 71000 1 0 1 nc-right-1.sym
{
T 49600 71500 5 10 0 0 0 6 1
value=NoConnection
T 49600 71700 5 10 0 0 0 6 1
device=DRC_Directive
}
C 49700 69300 1 0 1 nc-right-1.sym
{
T 49600 69800 5 10 0 0 0 6 1
value=NoConnection
T 49600 70000 5 10 0 0 0 6 1
device=DRC_Directive
}
C 49700 69000 1 0 1 nc-right-1.sym
{
T 49600 69500 5 10 0 0 0 6 1
value=NoConnection
T 49600 69700 5 10 0 0 0 6 1
device=DRC_Directive
}
C 49700 67300 1 0 1 nc-right-1.sym
{
T 49600 67800 5 10 0 0 0 6 1
value=NoConnection
T 49600 68000 5 10 0 0 0 6 1
device=DRC_Directive
}
C 49700 67000 1 0 1 nc-right-1.sym
{
T 49600 67500 5 10 0 0 0 6 1
value=NoConnection
T 49600 67700 5 10 0 0 0 6 1
device=DRC_Directive
}
C 49700 65300 1 0 1 nc-right-1.sym
{
T 49600 65800 5 10 0 0 0 6 1
value=NoConnection
T 49600 66000 5 10 0 0 0 6 1
device=DRC_Directive
}
C 49700 65000 1 0 1 nc-right-1.sym
{
T 49600 65500 5 10 0 0 0 6 1
value=NoConnection
T 49600 65700 5 10 0 0 0 6 1
device=DRC_Directive
}
C 54000 66800 1 180 1 generic-power.sym
{
T 54200 66550 5 10 1 1 180 3 1
net=Vbias:1
}
C 54000 62800 1 180 1 generic-power.sym
{
T 54200 62550 5 10 1 1 180 3 1
net=Vbias:1
}
C 49700 63300 1 0 1 nc-right-1.sym
{
T 49600 63800 5 10 0 0 0 6 1
value=NoConnection
T 49600 64000 5 10 0 0 0 6 1
device=DRC_Directive
}
C 49700 63000 1 0 1 nc-right-1.sym
{
T 49600 63500 5 10 0 0 0 6 1
value=NoConnection
T 49600 63700 5 10 0 0 0 6 1
device=DRC_Directive
}
C 49700 61300 1 0 1 nc-right-1.sym
{
T 49600 61800 5 10 0 0 0 6 1
value=NoConnection
T 49600 62000 5 10 0 0 0 6 1
device=DRC_Directive
}
C 49700 61000 1 0 1 nc-right-1.sym
{
T 49600 61500 5 10 0 0 0 6 1
value=NoConnection
T 49600 61700 5 10 0 0 0 6 1
device=DRC_Directive
}
C 49700 59300 1 0 1 nc-right-1.sym
{
T 49600 59800 5 10 0 0 0 6 1
value=NoConnection
T 49600 60000 5 10 0 0 0 6 1
device=DRC_Directive
}
C 49700 59000 1 0 1 nc-right-1.sym
{
T 49600 59500 5 10 0 0 0 6 1
value=NoConnection
T 49600 59700 5 10 0 0 0 6 1
device=DRC_Directive
}
C 49700 57300 1 0 1 nc-right-1.sym
{
T 49600 57800 5 10 0 0 0 6 1
value=NoConnection
T 49600 58000 5 10 0 0 0 6 1
device=DRC_Directive
}
C 49700 57000 1 0 1 nc-right-1.sym
{
T 49600 57500 5 10 0 0 0 6 1
value=NoConnection
T 49600 57700 5 10 0 0 0 6 1
device=DRC_Directive
}
C 49700 55300 1 0 1 nc-right-1.sym
{
T 49600 55800 5 10 0 0 0 6 1
value=NoConnection
T 49600 56000 5 10 0 0 0 6 1
device=DRC_Directive
}
C 49700 55000 1 0 1 nc-right-1.sym
{
T 49600 55500 5 10 0 0 0 6 1
value=NoConnection
T 49600 55700 5 10 0 0 0 6 1
device=DRC_Directive
}
C 49700 53300 1 0 1 nc-right-1.sym
{
T 49600 53800 5 10 0 0 0 6 1
value=NoConnection
T 49600 54000 5 10 0 0 0 6 1
device=DRC_Directive
}
C 49700 53000 1 0 1 nc-right-1.sym
{
T 49600 53500 5 10 0 0 0 6 1
value=NoConnection
T 49600 53700 5 10 0 0 0 6 1
device=DRC_Directive
}
C 49700 51300 1 0 1 nc-right-1.sym
{
T 49600 51800 5 10 0 0 0 6 1
value=NoConnection
T 49600 52000 5 10 0 0 0 6 1
device=DRC_Directive
}
C 49700 51000 1 0 1 nc-right-1.sym
{
T 49600 51500 5 10 0 0 0 6 1
value=NoConnection
T 49600 51700 5 10 0 0 0 6 1
device=DRC_Directive
}
C 49700 49300 1 0 1 nc-right-1.sym
{
T 49600 49800 5 10 0 0 0 6 1
value=NoConnection
T 49600 50000 5 10 0 0 0 6 1
device=DRC_Directive
}
C 49700 49000 1 0 1 nc-right-1.sym
{
T 49600 49500 5 10 0 0 0 6 1
value=NoConnection
T 49600 49700 5 10 0 0 0 6 1
device=DRC_Directive
}
C 49700 47300 1 0 1 nc-right-1.sym
{
T 49600 47800 5 10 0 0 0 6 1
value=NoConnection
T 49600 48000 5 10 0 0 0 6 1
device=DRC_Directive
}
C 49700 47000 1 0 1 nc-right-1.sym
{
T 49600 47500 5 10 0 0 0 6 1
value=NoConnection
T 49600 47700 5 10 0 0 0 6 1
device=DRC_Directive
}
C 49700 45300 1 0 1 nc-right-1.sym
{
T 49600 45800 5 10 0 0 0 6 1
value=NoConnection
T 49600 46000 5 10 0 0 0 6 1
device=DRC_Directive
}
C 49700 45000 1 0 1 nc-right-1.sym
{
T 49600 45500 5 10 0 0 0 6 1
value=NoConnection
T 49600 45700 5 10 0 0 0 6 1
device=DRC_Directive
}
C 49700 43300 1 0 1 nc-right-1.sym
{
T 49600 43800 5 10 0 0 0 6 1
value=NoConnection
T 49600 44000 5 10 0 0 0 6 1
device=DRC_Directive
}
C 49700 43000 1 0 1 nc-right-1.sym
{
T 49600 43500 5 10 0 0 0 6 1
value=NoConnection
T 49600 43700 5 10 0 0 0 6 1
device=DRC_Directive
}
C 49700 41300 1 0 1 nc-right-1.sym
{
T 49600 41800 5 10 0 0 0 6 1
value=NoConnection
T 49600 42000 5 10 0 0 0 6 1
device=DRC_Directive
}
C 49700 41000 1 0 1 nc-right-1.sym
{
T 49600 41500 5 10 0 0 0 6 1
value=NoConnection
T 49600 41700 5 10 0 0 0 6 1
device=DRC_Directive
}
C 49700 39300 1 0 1 nc-right-1.sym
{
T 49600 39800 5 10 0 0 0 6 1
value=NoConnection
T 49600 40000 5 10 0 0 0 6 1
device=DRC_Directive
}
C 49700 39000 1 0 1 nc-right-1.sym
{
T 49600 39500 5 10 0 0 0 6 1
value=NoConnection
T 49600 39700 5 10 0 0 0 6 1
device=DRC_Directive
}
C 49700 37300 1 0 1 nc-right-1.sym
{
T 49600 37800 5 10 0 0 0 6 1
value=NoConnection
T 49600 38000 5 10 0 0 0 6 1
device=DRC_Directive
}
C 49700 37000 1 0 1 nc-right-1.sym
{
T 49600 37500 5 10 0 0 0 6 1
value=NoConnection
T 49600 37700 5 10 0 0 0 6 1
device=DRC_Directive
}
C 49700 35300 1 0 1 nc-right-1.sym
{
T 49600 35800 5 10 0 0 0 6 1
value=NoConnection
T 49600 36000 5 10 0 0 0 6 1
device=DRC_Directive
}
C 49700 35000 1 0 1 nc-right-1.sym
{
T 49600 35500 5 10 0 0 0 6 1
value=NoConnection
T 49600 35700 5 10 0 0 0 6 1
device=DRC_Directive
}
C 49700 33300 1 0 1 nc-right-1.sym
{
T 49600 33800 5 10 0 0 0 6 1
value=NoConnection
T 49600 34000 5 10 0 0 0 6 1
device=DRC_Directive
}
C 49700 33000 1 0 1 nc-right-1.sym
{
T 49600 33500 5 10 0 0 0 6 1
value=NoConnection
T 49600 33700 5 10 0 0 0 6 1
device=DRC_Directive
}
C 49700 31300 1 0 1 nc-right-1.sym
{
T 49600 31800 5 10 0 0 0 6 1
value=NoConnection
T 49600 32000 5 10 0 0 0 6 1
device=DRC_Directive
}
C 49700 31000 1 0 1 nc-right-1.sym
{
T 49600 31500 5 10 0 0 0 6 1
value=NoConnection
T 49600 31700 5 10 0 0 0 6 1
device=DRC_Directive
}
C 49700 29300 1 0 1 nc-right-1.sym
{
T 49600 29800 5 10 0 0 0 6 1
value=NoConnection
T 49600 30000 5 10 0 0 0 6 1
device=DRC_Directive
}
C 49700 29000 1 0 1 nc-right-1.sym
{
T 49600 29500 5 10 0 0 0 6 1
value=NoConnection
T 49600 29700 5 10 0 0 0 6 1
device=DRC_Directive
}
C 49700 27300 1 0 1 nc-right-1.sym
{
T 49600 27800 5 10 0 0 0 6 1
value=NoConnection
T 49600 28000 5 10 0 0 0 6 1
device=DRC_Directive
}
C 49700 27000 1 0 1 nc-right-1.sym
{
T 49600 27500 5 10 0 0 0 6 1
value=NoConnection
T 49600 27700 5 10 0 0 0 6 1
device=DRC_Directive
}
C 49700 25300 1 0 1 nc-right-1.sym
{
T 49600 25800 5 10 0 0 0 6 1
value=NoConnection
T 49600 26000 5 10 0 0 0 6 1
device=DRC_Directive
}
C 49700 25000 1 0 1 nc-right-1.sym
{
T 49600 25500 5 10 0 0 0 6 1
value=NoConnection
T 49600 25700 5 10 0 0 0 6 1
device=DRC_Directive
}
C 49700 23300 1 0 1 nc-right-1.sym
{
T 49600 23800 5 10 0 0 0 6 1
value=NoConnection
T 49600 24000 5 10 0 0 0 6 1
device=DRC_Directive
}
C 49700 23000 1 0 1 nc-right-1.sym
{
T 49600 23500 5 10 0 0 0 6 1
value=NoConnection
T 49600 23700 5 10 0 0 0 6 1
device=DRC_Directive
}
C 49700 21300 1 0 1 nc-right-1.sym
{
T 49600 21800 5 10 0 0 0 6 1
value=NoConnection
T 49600 22000 5 10 0 0 0 6 1
device=DRC_Directive
}
C 49700 21000 1 0 1 nc-right-1.sym
{
T 49600 21500 5 10 0 0 0 6 1
value=NoConnection
T 49600 21700 5 10 0 0 0 6 1
device=DRC_Directive
}
C 49700 19300 1 0 1 nc-right-1.sym
{
T 49600 19800 5 10 0 0 0 6 1
value=NoConnection
T 49600 20000 5 10 0 0 0 6 1
device=DRC_Directive
}
C 49700 19000 1 0 1 nc-right-1.sym
{
T 49600 19500 5 10 0 0 0 6 1
value=NoConnection
T 49600 19700 5 10 0 0 0 6 1
device=DRC_Directive
}
C 49700 17300 1 0 1 nc-right-1.sym
{
T 49600 17800 5 10 0 0 0 6 1
value=NoConnection
T 49600 18000 5 10 0 0 0 6 1
device=DRC_Directive
}
C 49700 17000 1 0 1 nc-right-1.sym
{
T 49600 17500 5 10 0 0 0 6 1
value=NoConnection
T 49600 17700 5 10 0 0 0 6 1
device=DRC_Directive
}
C 49700 15300 1 0 1 nc-right-1.sym
{
T 49600 15800 5 10 0 0 0 6 1
value=NoConnection
T 49600 16000 5 10 0 0 0 6 1
device=DRC_Directive
}
C 49700 15000 1 0 1 nc-right-1.sym
{
T 49600 15500 5 10 0 0 0 6 1
value=NoConnection
T 49600 15700 5 10 0 0 0 6 1
device=DRC_Directive
}
C 49700 13300 1 0 1 nc-right-1.sym
{
T 49600 13800 5 10 0 0 0 6 1
value=NoConnection
T 49600 14000 5 10 0 0 0 6 1
device=DRC_Directive
}
C 49700 13000 1 0 1 nc-right-1.sym
{
T 49600 13500 5 10 0 0 0 6 1
value=NoConnection
T 49600 13700 5 10 0 0 0 6 1
device=DRC_Directive
}
C 49700 11300 1 0 1 nc-right-1.sym
{
T 49600 11800 5 10 0 0 0 6 1
value=NoConnection
T 49600 12000 5 10 0 0 0 6 1
device=DRC_Directive
}
C 49700 11000 1 0 1 nc-right-1.sym
{
T 49600 11500 5 10 0 0 0 6 1
value=NoConnection
T 49600 11700 5 10 0 0 0 6 1
device=DRC_Directive
}
N 55100 10700 55100 10000 4
C 55300 9600 1 0 1 nc-bottom-1.sym
{
T 55300 10200 5 10 0 0 0 6 1
value=NoConnection
T 55300 10600 5 10 0 0 0 6 1
device=DRC_Directive
}
C 55000 9600 1 0 1 nc-bottom-1.sym
{
T 55000 10200 5 10 0 0 0 6 1
value=NoConnection
T 55000 10600 5 10 0 0 0 6 1
device=DRC_Directive
}
C 54000 10800 1 180 1 generic-power.sym
{
T 54200 10550 5 10 1 1 180 3 1
net=Vbias:1
}
C 54400 72000 1 0 1 vdd-1.sym
C 42000 80900 1 0 0 generic-power.sym
{
T 42200 81150 5 10 1 1 0 3 1
net=Vin:1
}
