{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1498469403717 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1498469403718 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 26 11:30:03 2017 " "Processing started: Mon Jun 26 11:30:03 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1498469403718 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1498469403718 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SmallComputerArchitecture -c SCA " "Command: quartus_map --read_settings_files=on --write_settings_files=off SmallComputerArchitecture -c SCA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1498469403719 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1498469403911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/julian/Downloads/top_SCA_DE0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/julian/Downloads/top_SCA_DE0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_SCA_DE0-struct " "Found design unit 1: top_SCA_DE0-struct" {  } { { "../../Downloads/top_SCA_DE0.vhd" "" { Text "/home/julian/Downloads/top_SCA_DE0.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498469404299 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_SCA_DE0 " "Found entity 1: top_SCA_DE0" {  } { { "../../Downloads/top_SCA_DE0.vhd" "" { Text "/home/julian/Downloads/top_SCA_DE0.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498469404299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498469404299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_Mem_DE0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_Mem_DE0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_Mem_DE0-struct " "Found design unit 1: top_Mem_DE0-struct" {  } { { "top_Mem_DE0.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/top_Mem_DE0.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498469404300 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_Mem_DE0 " "Found entity 1: top_Mem_DE0" {  } { { "top_Mem_DE0.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/top_Mem_DE0.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498469404300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498469404300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/julian/altera/13.0.1/quartus/bin/types.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /home/julian/altera/13.0.1/quartus/bin/types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SCA_types " "Found design unit 1: SCA_types" {  } { { "../../altera/13.0.1/quartus/bin/types.vhd" "" { Text "/home/julian/altera/13.0.1/quartus/bin/types.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498469404301 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 SCA_types-body " "Found design unit 2: SCA_types-body" {  } { { "../../altera/13.0.1/quartus/bin/types.vhd" "" { Text "/home/julian/altera/13.0.1/quartus/bin/types.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498469404301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498469404301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/julian/altera/13.0.1/quartus/bin/spX.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/julian/altera/13.0.1/quartus/bin/spX.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spX-behavior " "Found design unit 1: spX-behavior" {  } { { "../../altera/13.0.1/quartus/bin/spX.vhd" "" { Text "/home/julian/altera/13.0.1/quartus/bin/spX.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498469404302 ""} { "Info" "ISGN_ENTITY_NAME" "1 spX " "Found entity 1: spX" {  } { { "../../altera/13.0.1/quartus/bin/spX.vhd" "" { Text "/home/julian/altera/13.0.1/quartus/bin/spX.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498469404302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498469404302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/julian/altera/13.0.1/quartus/bin/register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/julian/altera/13.0.1/quartus/bin/register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_std-behavior " "Found design unit 1: register_std-behavior" {  } { { "../../altera/13.0.1/quartus/bin/register.vhd" "" { Text "/home/julian/altera/13.0.1/quartus/bin/register.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498469404303 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_std " "Found entity 1: register_std" {  } { { "../../altera/13.0.1/quartus/bin/register.vhd" "" { Text "/home/julian/altera/13.0.1/quartus/bin/register.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498469404303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498469404303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/julian/altera/13.0.1/quartus/bin/rb1X.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/julian/altera/13.0.1/quartus/bin/rb1X.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rb1X-behavior " "Found design unit 1: rb1X-behavior" {  } { { "../../altera/13.0.1/quartus/bin/rb1X.vhd" "" { Text "/home/julian/altera/13.0.1/quartus/bin/rb1X.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498469404304 ""} { "Info" "ISGN_ENTITY_NAME" "1 rb1X " "Found entity 1: rb1X" {  } { { "../../altera/13.0.1/quartus/bin/rb1X.vhd" "" { Text "/home/julian/altera/13.0.1/quartus/bin/rb1X.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498469404304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498469404304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/julian/altera/13.0.1/quartus/bin/rb0X.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/julian/altera/13.0.1/quartus/bin/rb0X.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rb0X-behavior " "Found design unit 1: rb0X-behavior" {  } { { "../../altera/13.0.1/quartus/bin/rb0X.vhd" "" { Text "/home/julian/altera/13.0.1/quartus/bin/rb0X.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498469404304 ""} { "Info" "ISGN_ENTITY_NAME" "1 rb0X " "Found entity 1: rb0X" {  } { { "../../altera/13.0.1/quartus/bin/rb0X.vhd" "" { Text "/home/julian/altera/13.0.1/quartus/bin/rb0X.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498469404304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498469404304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/julian/altera/13.0.1/quartus/bin/processor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/julian/altera/13.0.1/quartus/bin/processor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 processor-behavior " "Found design unit 1: processor-behavior" {  } { { "../../altera/13.0.1/quartus/bin/processor.vhd" "" { Text "/home/julian/altera/13.0.1/quartus/bin/processor.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498469404306 ""} { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "../../altera/13.0.1/quartus/bin/processor.vhd" "" { Text "/home/julian/altera/13.0.1/quartus/bin/processor.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498469404306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498469404306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/julian/altera/13.0.1/quartus/bin/pcX.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/julian/altera/13.0.1/quartus/bin/pcX.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pcX-behavior " "Found design unit 1: pcX-behavior" {  } { { "../../altera/13.0.1/quartus/bin/pcX.vhd" "" { Text "/home/julian/altera/13.0.1/quartus/bin/pcX.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498469404306 ""} { "Info" "ISGN_ENTITY_NAME" "1 pcX " "Found entity 1: pcX" {  } { { "../../altera/13.0.1/quartus/bin/pcX.vhd" "" { Text "/home/julian/altera/13.0.1/quartus/bin/pcX.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498469404306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498469404306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/julian/altera/13.0.1/quartus/bin/mux_alu_in.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/julian/altera/13.0.1/quartus/bin/mux_alu_in.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_alu_in-behavior " "Found design unit 1: mux_alu_in-behavior" {  } { { "../../altera/13.0.1/quartus/bin/mux_alu_in.vhd" "" { Text "/home/julian/altera/13.0.1/quartus/bin/mux_alu_in.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498469404307 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_alu_in " "Found entity 1: mux_alu_in" {  } { { "../../altera/13.0.1/quartus/bin/mux_alu_in.vhd" "" { Text "/home/julian/altera/13.0.1/quartus/bin/mux_alu_in.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498469404307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498469404307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/julian/altera/13.0.1/quartus/bin/mux_address.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/julian/altera/13.0.1/quartus/bin/mux_address.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_address-behavior " "Found design unit 1: mux_address-behavior" {  } { { "../../altera/13.0.1/quartus/bin/mux_address.vhd" "" { Text "/home/julian/altera/13.0.1/quartus/bin/mux_address.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498469404308 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_address " "Found entity 1: mux_address" {  } { { "../../altera/13.0.1/quartus/bin/mux_address.vhd" "" { Text "/home/julian/altera/13.0.1/quartus/bin/mux_address.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498469404308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498469404308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/julian/altera/13.0.1/quartus/bin/instruction_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/julian/altera/13.0.1/quartus/bin/instruction_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_register-behavior " "Found design unit 1: instruction_register-behavior" {  } { { "../../altera/13.0.1/quartus/bin/instruction_register.vhd" "" { Text "/home/julian/altera/13.0.1/quartus/bin/instruction_register.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498469404309 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_register " "Found entity 1: instruction_register" {  } { { "../../altera/13.0.1/quartus/bin/instruction_register.vhd" "" { Text "/home/julian/altera/13.0.1/quartus/bin/instruction_register.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498469404309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498469404309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/julian/altera/13.0.1/quartus/bin/demux_alu_out.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/julian/altera/13.0.1/quartus/bin/demux_alu_out.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demux_alu_out-behavior " "Found design unit 1: demux_alu_out-behavior" {  } { { "../../altera/13.0.1/quartus/bin/demux_alu_out.vhd" "" { Text "/home/julian/altera/13.0.1/quartus/bin/demux_alu_out.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498469404309 ""} { "Info" "ISGN_ENTITY_NAME" "1 demux_alu_out " "Found entity 1: demux_alu_out" {  } { { "../../altera/13.0.1/quartus/bin/demux_alu_out.vhd" "" { Text "/home/julian/altera/13.0.1/quartus/bin/demux_alu_out.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498469404309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498469404309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/julian/altera/13.0.1/quartus/bin/decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/julian/altera/13.0.1/quartus/bin/decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-behavior " "Found design unit 1: decoder-behavior" {  } { { "../../altera/13.0.1/quartus/bin/decoder.vhd" "" { Text "/home/julian/altera/13.0.1/quartus/bin/decoder.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498469404310 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "../../altera/13.0.1/quartus/bin/decoder.vhd" "" { Text "/home/julian/altera/13.0.1/quartus/bin/decoder.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498469404310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498469404310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/julian/altera/13.0.1/quartus/bin/control_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/julian/altera/13.0.1/quartus/bin/control_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_unit-behavior " "Found design unit 1: control_unit-behavior" {  } { { "../../altera/13.0.1/quartus/bin/control_unit.vhd" "" { Text "/home/julian/altera/13.0.1/quartus/bin/control_unit.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498469404311 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "../../altera/13.0.1/quartus/bin/control_unit.vhd" "" { Text "/home/julian/altera/13.0.1/quartus/bin/control_unit.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498469404311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498469404311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/julian/altera/13.0.1/quartus/bin/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/julian/altera/13.0.1/quartus/bin/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-behavior " "Found design unit 1: alu-behavior" {  } { { "../../altera/13.0.1/quartus/bin/alu.vhd" "" { Text "/home/julian/altera/13.0.1/quartus/bin/alu.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498469404312 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../../altera/13.0.1/quartus/bin/alu.vhd" "" { Text "/home/julian/altera/13.0.1/quartus/bin/alu.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498469404312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498469404312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/julian/altera/13.0.1/quartus/bin/absolute_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/julian/altera/13.0.1/quartus/bin/absolute_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 absolute_register-behavior " "Found design unit 1: absolute_register-behavior" {  } { { "../../altera/13.0.1/quartus/bin/absolute_register.vhd" "" { Text "/home/julian/altera/13.0.1/quartus/bin/absolute_register.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498469404313 ""} { "Info" "ISGN_ENTITY_NAME" "1 absolute_register " "Found entity 1: absolute_register" {  } { { "../../altera/13.0.1/quartus/bin/absolute_register.vhd" "" { Text "/home/julian/altera/13.0.1/quartus/bin/absolute_register.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498469404313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498469404313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toy_XFSA.vhd 2 1 " "Found 2 design units, including 1 entities, in source file toy_XFSA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TOY_XFSA-BEHAVE " "Found design unit 1: TOY_XFSA-BEHAVE" {  } { { "toy_XFSA.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/toy_XFSA.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498469404314 ""} { "Info" "ISGN_ENTITY_NAME" "1 TOY_XFSA " "Found entity 1: TOY_XFSA" {  } { { "toy_XFSA.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/toy_XFSA.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498469404314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498469404314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SCA_types.vhd 2 0 " "Found 2 design units, including 0 entities, in source file SCA_types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 types " "Found design unit 1: types" {  } { { "SCA_types.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/SCA_types.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498469404314 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 types-body " "Found design unit 2: types-body" {  } { { "SCA_types.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/SCA_types.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498469404314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498469404314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "single_port_ram_with_init.vhd 2 1 " "Found 2 design units, including 1 entities, in source file single_port_ram_with_init.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 single_port_ram_with_init-rtl " "Found design unit 1: single_port_ram_with_init-rtl" {  } { { "single_port_ram_with_init.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/single_port_ram_with_init.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498469404315 ""} { "Info" "ISGN_ENTITY_NAME" "1 single_port_ram_with_init " "Found entity 1: single_port_ram_with_init" {  } { { "single_port_ram_with_init.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/single_port_ram_with_init.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498469404315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498469404315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-behv " "Found design unit 1: memory-behv" {  } { { "memory.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/memory.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498469404316 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/memory.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498469404316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498469404316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "address_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file address_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 address_decoder-table " "Found design unit 1: address_decoder-table" {  } { { "address_decoder.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/address_decoder.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498469404317 ""} { "Info" "ISGN_ENTITY_NAME" "1 address_decoder " "Found entity 1: address_decoder" {  } { { "address_decoder.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/address_decoder.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498469404317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498469404317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LED_IO.vhd 2 1 " "Found 2 design units, including 1 entities, in source file LED_IO.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LED_IO-reg " "Found design unit 1: LED_IO-reg" {  } { { "LED_IO.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/LED_IO.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498469404317 ""} { "Info" "ISGN_ENTITY_NAME" "1 LED_IO " "Found entity 1: LED_IO" {  } { { "LED_IO.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/LED_IO.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498469404317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498469404317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "convDisp7.vhd 2 0 " "Found 2 design units, including 0 entities, in source file convDisp7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 convdisp7 " "Found design unit 1: convdisp7" {  } { { "convDisp7.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/convDisp7.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498469404318 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 convdisp7-body " "Found design unit 2: convdisp7-body" {  } { { "convDisp7.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/convDisp7.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498469404318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498469404318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "HEX_IO.vhd 2 1 " "Found 2 design units, including 1 entities, in source file HEX_IO.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HEX_IO-registered " "Found design unit 1: HEX_IO-registered" {  } { { "HEX_IO.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/HEX_IO.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498469404319 ""} { "Info" "ISGN_ENTITY_NAME" "1 HEX_IO " "Found entity 1: HEX_IO" {  } { { "HEX_IO.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/HEX_IO.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498469404319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498469404319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_IO.vhd 2 1 " "Found 2 design units, including 1 entities, in source file key_IO.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 key_IO-reg " "Found design unit 1: key_IO-reg" {  } { { "key_IO.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/key_IO.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498469404320 ""} { "Info" "ISGN_ENTITY_NAME" "1 Key_IO " "Found entity 1: Key_IO" {  } { { "key_IO.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/key_IO.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498469404320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498469404320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SCA.vhd 2 1 " "Found 2 design units, including 1 entities, in source file SCA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SCA-struct " "Found design unit 1: SCA-struct" {  } { { "SCA.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/SCA.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498469404321 ""} { "Info" "ISGN_ENTITY_NAME" "1 SCA " "Found entity 1: SCA" {  } { { "SCA.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/SCA.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498469404321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498469404321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dBus2Pcr_MUX.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dBus2Pcr_MUX.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dBus2Pcr_MUX-buffered " "Found design unit 1: dBus2Pcr_MUX-buffered" {  } { { "dBus2Pcr_MUX.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/dBus2Pcr_MUX.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498469404321 ""} { "Info" "ISGN_ENTITY_NAME" "1 dBus2Pcr_MUX " "Found entity 1: dBus2Pcr_MUX" {  } { { "dBus2Pcr_MUX.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/dBus2Pcr_MUX.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498469404321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498469404321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_unit_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_unit_2-behavior " "Found design unit 1: control_unit_2-behavior" {  } { { "control_unit_2.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/control_unit_2.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498469404322 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_unit_2 " "Found entity 1: control_unit_2" {  } { { "control_unit_2.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/control_unit_2.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498469404322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498469404322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MIFRAM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file MIFRAM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIFRAM-rtl " "Found design unit 1: MIFRAM-rtl" {  } { { "MIFRAM.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/MIFRAM.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498469404323 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIFRAM " "Found entity 1: MIFRAM" {  } { { "MIFRAM.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/MIFRAM.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498469404323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498469404323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "single_port_ram_mega_function.vhd 2 1 " "Found 2 design units, including 1 entities, in source file single_port_ram_mega_function.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 single_port_ram_mega_function-SYN " "Found design unit 1: single_port_ram_mega_function-SYN" {  } { { "single_port_ram_mega_function.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/single_port_ram_mega_function.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498469404324 ""} { "Info" "ISGN_ENTITY_NAME" "1 single_port_ram_mega_function " "Found entity 1: single_port_ram_mega_function" {  } { { "single_port_ram_mega_function.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/single_port_ram_mega_function.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498469404324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498469404324 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_SCA_DE0 " "Elaborating entity \"top_SCA_DE0\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1498469404398 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac_test top_SCA_DE0.vhd(33) " "Verilog HDL or VHDL warning at top_SCA_DE0.vhd(33): object \"ac_test\" assigned a value but never read" {  } { { "../../Downloads/top_SCA_DE0.vhd" "" { Text "/home/julian/Downloads/top_SCA_DE0.vhd" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1498469404400 "|top_SCA_DE0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SCA SCA:mySCA " "Elaborating entity \"SCA\" for hierarchy \"SCA:mySCA\"" {  } { { "../../Downloads/top_SCA_DE0.vhd" "mySCA" { Text "/home/julian/Downloads/top_SCA_DE0.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498469404404 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ac_test SCA.vhd(18) " "VHDL Signal Declaration warning at SCA.vhd(18): used implicit default value for signal \"ac_test\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "SCA.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/SCA.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1498469404406 "|top_SCA_DE0|SCA:mySCA"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ir_test SCA.vhd(18) " "VHDL Signal Declaration warning at SCA.vhd(18): used implicit default value for signal \"ir_test\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "SCA.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/SCA.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1498469404406 "|top_SCA_DE0|SCA:mySCA"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "pc_test SCA.vhd(20) " "VHDL Signal Declaration warning at SCA.vhd(20): used implicit default value for signal \"pc_test\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "SCA.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/SCA.vhd" 20 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1498469404406 "|top_SCA_DE0|SCA:mySCA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor SCA:mySCA\|processor:prc " "Elaborating entity \"processor\" for hierarchy \"SCA:mySCA\|processor:prc\"" {  } { { "SCA.vhd" "prc" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/SCA.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498469404408 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "X1data processor.vhd(336) " "Verilog HDL or VHDL warning at processor.vhd(336): object \"X1data\" assigned a value but never read" {  } { { "../../altera/13.0.1/quartus/bin/processor.vhd" "" { Text "/home/julian/altera/13.0.1/quartus/bin/processor.vhd" 336 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1498469404411 "|SCA|processor:prc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_std SCA:mySCA\|processor:prc\|register_std:\\GEN_REG:0:REGX " "Elaborating entity \"register_std\" for hierarchy \"SCA:mySCA\|processor:prc\|register_std:\\GEN_REG:0:REGX\"" {  } { { "../../altera/13.0.1/quartus/bin/processor.vhd" "\\GEN_REG:0:REGX" { Text "/home/julian/altera/13.0.1/quartus/bin/processor.vhd" 410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498469404412 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data register.vhd(37) " "VHDL Process Statement warning at register.vhd(37): signal \"data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../altera/13.0.1/quartus/bin/register.vhd" "" { Text "/home/julian/altera/13.0.1/quartus/bin/register.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1498469404413 "|top_SCA_DE0|SCA:mySCA|processor:prc|register_std:\GEN_REG:0:REGX"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_address SCA:mySCA\|processor:prc\|mux_address:mux_address_pm " "Elaborating entity \"mux_address\" for hierarchy \"SCA:mySCA\|processor:prc\|mux_address:mux_address_pm\"" {  } { { "../../altera/13.0.1/quartus/bin/processor.vhd" "mux_address_pm" { Text "/home/julian/altera/13.0.1/quartus/bin/processor.vhd" 453 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498469404421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_alu_in SCA:mySCA\|processor:prc\|mux_alu_in:mux_alu_in_pm " "Elaborating entity \"mux_alu_in\" for hierarchy \"SCA:mySCA\|processor:prc\|mux_alu_in:mux_alu_in_pm\"" {  } { { "../../altera/13.0.1/quartus/bin/processor.vhd" "mux_alu_in_pm" { Text "/home/julian/altera/13.0.1/quartus/bin/processor.vhd" 455 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498469404423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu SCA:mySCA\|processor:prc\|alu:alu_pm " "Elaborating entity \"alu\" for hierarchy \"SCA:mySCA\|processor:prc\|alu:alu_pm\"" {  } { { "../../altera/13.0.1/quartus/bin/processor.vhd" "alu_pm" { Text "/home/julian/altera/13.0.1/quartus/bin/processor.vhd" 457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498469404427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux_alu_out SCA:mySCA\|processor:prc\|demux_alu_out:demux_alu_out_pm " "Elaborating entity \"demux_alu_out\" for hierarchy \"SCA:mySCA\|processor:prc\|demux_alu_out:demux_alu_out_pm\"" {  } { { "../../altera/13.0.1/quartus/bin/processor.vhd" "demux_alu_out_pm" { Text "/home/julian/altera/13.0.1/quartus/bin/processor.vhd" 459 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498469404431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_register SCA:mySCA\|processor:prc\|instruction_register:instruction_register_pm " "Elaborating entity \"instruction_register\" for hierarchy \"SCA:mySCA\|processor:prc\|instruction_register:instruction_register_pm\"" {  } { { "../../altera/13.0.1/quartus/bin/processor.vhd" "instruction_register_pm" { Text "/home/julian/altera/13.0.1/quartus/bin/processor.vhd" 461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498469404436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder SCA:mySCA\|processor:prc\|decoder:decoder_pm " "Elaborating entity \"decoder\" for hierarchy \"SCA:mySCA\|processor:prc\|decoder:decoder_pm\"" {  } { { "../../altera/13.0.1/quartus/bin/processor.vhd" "decoder_pm" { Text "/home/julian/altera/13.0.1/quartus/bin/processor.vhd" 463 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498469404438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit_2 SCA:mySCA\|processor:prc\|control_unit_2:control_unit_pm " "Elaborating entity \"control_unit_2\" for hierarchy \"SCA:mySCA\|processor:prc\|control_unit_2:control_unit_pm\"" {  } { { "../../altera/13.0.1/quartus/bin/processor.vhd" "control_unit_pm" { Text "/home/julian/altera/13.0.1/quartus/bin/processor.vhd" 467 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498469404440 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CURRENT_STATE control_unit_2.vhd(131) " "VHDL Process Statement warning at control_unit_2.vhd(131): signal \"CURRENT_STATE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_unit_2.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/control_unit_2.vhd" 131 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1498469404443 "|top_SCA_DE0|SCA:mySCA|processor:prc|control_unit_2:control_unit_pm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "spx_pcx_in control_unit_2.vhd(170) " "VHDL Process Statement warning at control_unit_2.vhd(170): signal \"spx_pcx_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_unit_2.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/control_unit_2.vhd" 170 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1498469404443 "|top_SCA_DE0|SCA:mySCA|processor:prc|control_unit_2:control_unit_pm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_out control_unit_2.vhd(174) " "VHDL Process Statement warning at control_unit_2.vhd(174): signal \"alu_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_unit_2.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/control_unit_2.vhd" 174 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1498469404443 "|top_SCA_DE0|SCA:mySCA|processor:prc|control_unit_2:control_unit_pm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_in1 control_unit_2.vhd(191) " "VHDL Process Statement warning at control_unit_2.vhd(191): signal \"alu_in1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_unit_2.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/control_unit_2.vhd" 191 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1498469404443 "|top_SCA_DE0|SCA:mySCA|processor:prc|control_unit_2:control_unit_pm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_out control_unit_2.vhd(193) " "VHDL Process Statement warning at control_unit_2.vhd(193): signal \"alu_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_unit_2.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/control_unit_2.vhd" 193 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1498469404443 "|top_SCA_DE0|SCA:mySCA|processor:prc|control_unit_2:control_unit_pm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "spx_pcx_in control_unit_2.vhd(194) " "VHDL Process Statement warning at control_unit_2.vhd(194): signal \"spx_pcx_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_unit_2.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/control_unit_2.vhd" 194 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1498469404443 "|top_SCA_DE0|SCA:mySCA|processor:prc|control_unit_2:control_unit_pm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instruction_in control_unit_2.vhd(195) " "VHDL Process Statement warning at control_unit_2.vhd(195): signal \"instruction_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_unit_2.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/control_unit_2.vhd" 195 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1498469404443 "|top_SCA_DE0|SCA:mySCA|processor:prc|control_unit_2:control_unit_pm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "absolute_in control_unit_2.vhd(196) " "VHDL Process Statement warning at control_unit_2.vhd(196): signal \"absolute_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_unit_2.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/control_unit_2.vhd" 196 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1498469404443 "|top_SCA_DE0|SCA:mySCA|processor:prc|control_unit_2:control_unit_pm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_in1 control_unit_2.vhd(206) " "VHDL Process Statement warning at control_unit_2.vhd(206): signal \"alu_in1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_unit_2.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/control_unit_2.vhd" 206 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1498469404443 "|top_SCA_DE0|SCA:mySCA|processor:prc|control_unit_2:control_unit_pm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_out control_unit_2.vhd(207) " "VHDL Process Statement warning at control_unit_2.vhd(207): signal \"alu_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_unit_2.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/control_unit_2.vhd" 207 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1498469404443 "|top_SCA_DE0|SCA:mySCA|processor:prc|control_unit_2:control_unit_pm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "spx_pcx_in control_unit_2.vhd(208) " "VHDL Process Statement warning at control_unit_2.vhd(208): signal \"spx_pcx_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_unit_2.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/control_unit_2.vhd" 208 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1498469404443 "|top_SCA_DE0|SCA:mySCA|processor:prc|control_unit_2:control_unit_pm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instruction_in control_unit_2.vhd(209) " "VHDL Process Statement warning at control_unit_2.vhd(209): signal \"instruction_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_unit_2.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/control_unit_2.vhd" 209 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1498469404443 "|top_SCA_DE0|SCA:mySCA|processor:prc|control_unit_2:control_unit_pm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_out control_unit_2.vhd(211) " "VHDL Process Statement warning at control_unit_2.vhd(211): signal \"alu_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_unit_2.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/control_unit_2.vhd" 211 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1498469404443 "|top_SCA_DE0|SCA:mySCA|processor:prc|control_unit_2:control_unit_pm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_in1 control_unit_2.vhd(215) " "VHDL Process Statement warning at control_unit_2.vhd(215): signal \"alu_in1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_unit_2.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/control_unit_2.vhd" 215 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1498469404443 "|top_SCA_DE0|SCA:mySCA|processor:prc|control_unit_2:control_unit_pm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_out control_unit_2.vhd(228) " "VHDL Process Statement warning at control_unit_2.vhd(228): signal \"alu_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_unit_2.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/control_unit_2.vhd" 228 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1498469404443 "|top_SCA_DE0|SCA:mySCA|processor:prc|control_unit_2:control_unit_pm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_in1 control_unit_2.vhd(232) " "VHDL Process Statement warning at control_unit_2.vhd(232): signal \"alu_in1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_unit_2.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/control_unit_2.vhd" 232 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1498469404443 "|top_SCA_DE0|SCA:mySCA|processor:prc|control_unit_2:control_unit_pm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_in1 control_unit_2.vhd(244) " "VHDL Process Statement warning at control_unit_2.vhd(244): signal \"alu_in1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_unit_2.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/control_unit_2.vhd" 244 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1498469404443 "|top_SCA_DE0|SCA:mySCA|processor:prc|control_unit_2:control_unit_pm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_in2 control_unit_2.vhd(245) " "VHDL Process Statement warning at control_unit_2.vhd(245): signal \"alu_in2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_unit_2.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/control_unit_2.vhd" 245 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1498469404443 "|top_SCA_DE0|SCA:mySCA|processor:prc|control_unit_2:control_unit_pm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_out control_unit_2.vhd(246) " "VHDL Process Statement warning at control_unit_2.vhd(246): signal \"alu_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_unit_2.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/control_unit_2.vhd" 246 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1498469404443 "|top_SCA_DE0|SCA:mySCA|processor:prc|control_unit_2:control_unit_pm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "spx_pcx_in control_unit_2.vhd(247) " "VHDL Process Statement warning at control_unit_2.vhd(247): signal \"spx_pcx_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_unit_2.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/control_unit_2.vhd" 247 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1498469404443 "|top_SCA_DE0|SCA:mySCA|processor:prc|control_unit_2:control_unit_pm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instruction_in control_unit_2.vhd(248) " "VHDL Process Statement warning at control_unit_2.vhd(248): signal \"instruction_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_unit_2.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/control_unit_2.vhd" 248 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1498469404443 "|top_SCA_DE0|SCA:mySCA|processor:prc|control_unit_2:control_unit_pm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_out control_unit_2.vhd(251) " "VHDL Process Statement warning at control_unit_2.vhd(251): signal \"alu_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_unit_2.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/control_unit_2.vhd" 251 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1498469404444 "|top_SCA_DE0|SCA:mySCA|processor:prc|control_unit_2:control_unit_pm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_in1 control_unit_2.vhd(255) " "VHDL Process Statement warning at control_unit_2.vhd(255): signal \"alu_in1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_unit_2.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/control_unit_2.vhd" 255 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1498469404444 "|top_SCA_DE0|SCA:mySCA|processor:prc|control_unit_2:control_unit_pm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_in1 control_unit_2.vhd(266) " "VHDL Process Statement warning at control_unit_2.vhd(266): signal \"alu_in1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_unit_2.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/control_unit_2.vhd" 266 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1498469404444 "|top_SCA_DE0|SCA:mySCA|processor:prc|control_unit_2:control_unit_pm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_in2 control_unit_2.vhd(267) " "VHDL Process Statement warning at control_unit_2.vhd(267): signal \"alu_in2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_unit_2.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/control_unit_2.vhd" 267 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1498469404444 "|top_SCA_DE0|SCA:mySCA|processor:prc|control_unit_2:control_unit_pm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_out control_unit_2.vhd(268) " "VHDL Process Statement warning at control_unit_2.vhd(268): signal \"alu_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_unit_2.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/control_unit_2.vhd" 268 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1498469404444 "|top_SCA_DE0|SCA:mySCA|processor:prc|control_unit_2:control_unit_pm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "spx_pcx_in control_unit_2.vhd(269) " "VHDL Process Statement warning at control_unit_2.vhd(269): signal \"spx_pcx_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_unit_2.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/control_unit_2.vhd" 269 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1498469404444 "|top_SCA_DE0|SCA:mySCA|processor:prc|control_unit_2:control_unit_pm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instruction_in control_unit_2.vhd(270) " "VHDL Process Statement warning at control_unit_2.vhd(270): signal \"instruction_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_unit_2.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/control_unit_2.vhd" 270 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1498469404444 "|top_SCA_DE0|SCA:mySCA|processor:prc|control_unit_2:control_unit_pm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "absolute_in control_unit_2.vhd(271) " "VHDL Process Statement warning at control_unit_2.vhd(271): signal \"absolute_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_unit_2.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/control_unit_2.vhd" 271 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1498469404444 "|top_SCA_DE0|SCA:mySCA|processor:prc|control_unit_2:control_unit_pm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_in1 control_unit_2.vhd(274) " "VHDL Process Statement warning at control_unit_2.vhd(274): signal \"alu_in1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_unit_2.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/control_unit_2.vhd" 274 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1498469404444 "|top_SCA_DE0|SCA:mySCA|processor:prc|control_unit_2:control_unit_pm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instruction_in control_unit_2.vhd(275) " "VHDL Process Statement warning at control_unit_2.vhd(275): signal \"instruction_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_unit_2.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/control_unit_2.vhd" 275 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1498469404444 "|top_SCA_DE0|SCA:mySCA|processor:prc|control_unit_2:control_unit_pm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_in1 control_unit_2.vhd(281) " "VHDL Process Statement warning at control_unit_2.vhd(281): signal \"alu_in1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_unit_2.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/control_unit_2.vhd" 281 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1498469404444 "|top_SCA_DE0|SCA:mySCA|processor:prc|control_unit_2:control_unit_pm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_in2 control_unit_2.vhd(282) " "VHDL Process Statement warning at control_unit_2.vhd(282): signal \"alu_in2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_unit_2.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/control_unit_2.vhd" 282 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1498469404444 "|top_SCA_DE0|SCA:mySCA|processor:prc|control_unit_2:control_unit_pm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "spx_pcx_in control_unit_2.vhd(283) " "VHDL Process Statement warning at control_unit_2.vhd(283): signal \"spx_pcx_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_unit_2.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/control_unit_2.vhd" 283 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1498469404444 "|top_SCA_DE0|SCA:mySCA|processor:prc|control_unit_2:control_unit_pm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instruction_in control_unit_2.vhd(284) " "VHDL Process Statement warning at control_unit_2.vhd(284): signal \"instruction_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_unit_2.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/control_unit_2.vhd" 284 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1498469404444 "|top_SCA_DE0|SCA:mySCA|processor:prc|control_unit_2:control_unit_pm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instruction_in control_unit_2.vhd(332) " "VHDL Process Statement warning at control_unit_2.vhd(332): signal \"instruction_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_unit_2.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/control_unit_2.vhd" 332 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1498469404444 "|top_SCA_DE0|SCA:mySCA|processor:prc|control_unit_2:control_unit_pm"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "spx_reset control_unit_2.vhd(120) " "VHDL Process Statement warning at control_unit_2.vhd(120): inferring latch(es) for signal or variable \"spx_reset\", which holds its previous value in one or more paths through the process" {  } { { "control_unit_2.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/control_unit_2.vhd" 120 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1498469404444 "|top_SCA_DE0|SCA:mySCA|processor:prc|control_unit_2:control_unit_pm"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pcx_reset control_unit_2.vhd(120) " "VHDL Process Statement warning at control_unit_2.vhd(120): inferring latch(es) for signal or variable \"pcx_reset\", which holds its previous value in one or more paths through the process" {  } { { "control_unit_2.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/control_unit_2.vhd" 120 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1498469404444 "|top_SCA_DE0|SCA:mySCA|processor:prc|control_unit_2:control_unit_pm"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "writeMemory control_unit_2.vhd(120) " "VHDL Process Statement warning at control_unit_2.vhd(120): inferring latch(es) for signal or variable \"writeMemory\", which holds its previous value in one or more paths through the process" {  } { { "control_unit_2.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/control_unit_2.vhd" 120 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1498469404444 "|top_SCA_DE0|SCA:mySCA|processor:prc|control_unit_2:control_unit_pm"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "readMemory control_unit_2.vhd(120) " "VHDL Process Statement warning at control_unit_2.vhd(120): inferring latch(es) for signal or variable \"readMemory\", which holds its previous value in one or more paths through the process" {  } { { "control_unit_2.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/control_unit_2.vhd" 120 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1498469404444 "|top_SCA_DE0|SCA:mySCA|processor:prc|control_unit_2:control_unit_pm"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mux_address_ctrl control_unit_2.vhd(120) " "VHDL Process Statement warning at control_unit_2.vhd(120): inferring latch(es) for signal or variable \"mux_address_ctrl\", which holds its previous value in one or more paths through the process" {  } { { "control_unit_2.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/control_unit_2.vhd" 120 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1498469404444 "|top_SCA_DE0|SCA:mySCA|processor:prc|control_unit_2:control_unit_pm"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "instruction_register_ctrl control_unit_2.vhd(120) " "VHDL Process Statement warning at control_unit_2.vhd(120): inferring latch(es) for signal or variable \"instruction_register_ctrl\", which holds its previous value in one or more paths through the process" {  } { { "control_unit_2.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/control_unit_2.vhd" 120 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1498469404444 "|top_SCA_DE0|SCA:mySCA|processor:prc|control_unit_2:control_unit_pm"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pcx_increment control_unit_2.vhd(120) " "VHDL Process Statement warning at control_unit_2.vhd(120): inferring latch(es) for signal or variable \"pcx_increment\", which holds its previous value in one or more paths through the process" {  } { { "control_unit_2.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/control_unit_2.vhd" 120 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1498469404444 "|top_SCA_DE0|SCA:mySCA|processor:prc|control_unit_2:control_unit_pm"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "spx_decrement control_unit_2.vhd(120) " "VHDL Process Statement warning at control_unit_2.vhd(120): inferring latch(es) for signal or variable \"spx_decrement\", which holds its previous value in one or more paths through the process" {  } { { "control_unit_2.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/control_unit_2.vhd" 120 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1498469404444 "|top_SCA_DE0|SCA:mySCA|processor:prc|control_unit_2:control_unit_pm"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "register_ctrl control_unit_2.vhd(120) " "VHDL Process Statement warning at control_unit_2.vhd(120): inferring latch(es) for signal or variable \"register_ctrl\", which holds its previous value in one or more paths through the process" {  } { { "control_unit_2.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/control_unit_2.vhd" 120 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1498469404444 "|top_SCA_DE0|SCA:mySCA|processor:prc|control_unit_2:control_unit_pm"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pcX_ctrl control_unit_2.vhd(120) " "VHDL Process Statement warning at control_unit_2.vhd(120): inferring latch(es) for signal or variable \"pcX_ctrl\", which holds its previous value in one or more paths through the process" {  } { { "control_unit_2.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/control_unit_2.vhd" 120 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1498469404444 "|top_SCA_DE0|SCA:mySCA|processor:prc|control_unit_2:control_unit_pm"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "spX_ctrl control_unit_2.vhd(120) " "VHDL Process Statement warning at control_unit_2.vhd(120): inferring latch(es) for signal or variable \"spX_ctrl\", which holds its previous value in one or more paths through the process" {  } { { "control_unit_2.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/control_unit_2.vhd" 120 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1498469404445 "|top_SCA_DE0|SCA:mySCA|processor:prc|control_unit_2:control_unit_pm"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rb0X_ctrl control_unit_2.vhd(120) " "VHDL Process Statement warning at control_unit_2.vhd(120): inferring latch(es) for signal or variable \"rb0X_ctrl\", which holds its previous value in one or more paths through the process" {  } { { "control_unit_2.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/control_unit_2.vhd" 120 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1498469404445 "|top_SCA_DE0|SCA:mySCA|processor:prc|control_unit_2:control_unit_pm"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rb1X_ctrl control_unit_2.vhd(120) " "VHDL Process Statement warning at control_unit_2.vhd(120): inferring latch(es) for signal or variable \"rb1X_ctrl\", which holds its previous value in one or more paths through the process" {  } { { "control_unit_2.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/control_unit_2.vhd" 120 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1498469404445 "|top_SCA_DE0|SCA:mySCA|processor:prc|control_unit_2:control_unit_pm"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "demux_alu_out_ctrl control_unit_2.vhd(120) " "VHDL Process Statement warning at control_unit_2.vhd(120): inferring latch(es) for signal or variable \"demux_alu_out_ctrl\", which holds its previous value in one or more paths through the process" {  } { { "control_unit_2.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/control_unit_2.vhd" 120 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1498469404445 "|top_SCA_DE0|SCA:mySCA|processor:prc|control_unit_2:control_unit_pm"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mux_alu_in_ctrl0 control_unit_2.vhd(120) " "VHDL Process Statement warning at control_unit_2.vhd(120): inferring latch(es) for signal or variable \"mux_alu_in_ctrl0\", which holds its previous value in one or more paths through the process" {  } { { "control_unit_2.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/control_unit_2.vhd" 120 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1498469404445 "|top_SCA_DE0|SCA:mySCA|processor:prc|control_unit_2:control_unit_pm"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu_ctrl control_unit_2.vhd(120) " "VHDL Process Statement warning at control_unit_2.vhd(120): inferring latch(es) for signal or variable \"alu_ctrl\", which holds its previous value in one or more paths through the process" {  } { { "control_unit_2.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/control_unit_2.vhd" 120 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1498469404445 "|top_SCA_DE0|SCA:mySCA|processor:prc|control_unit_2:control_unit_pm"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "absolute_register control_unit_2.vhd(120) " "VHDL Process Statement warning at control_unit_2.vhd(120): inferring latch(es) for signal or variable \"absolute_register\", which holds its previous value in one or more paths through the process" {  } { { "control_unit_2.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/control_unit_2.vhd" 120 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1498469404445 "|top_SCA_DE0|SCA:mySCA|processor:prc|control_unit_2:control_unit_pm"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "absolute_register_ctrl control_unit_2.vhd(120) " "VHDL Process Statement warning at control_unit_2.vhd(120): inferring latch(es) for signal or variable \"absolute_register_ctrl\", which holds its previous value in one or more paths through the process" {  } { { "control_unit_2.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/control_unit_2.vhd" 120 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1498469404445 "|top_SCA_DE0|SCA:mySCA|processor:prc|control_unit_2:control_unit_pm"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mux_alu_in_ctrl1 control_unit_2.vhd(120) " "VHDL Process Statement warning at control_unit_2.vhd(120): inferring latch(es) for signal or variable \"mux_alu_in_ctrl1\", which holds its previous value in one or more paths through the process" {  } { { "control_unit_2.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/control_unit_2.vhd" 120 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1498469404445 "|top_SCA_DE0|SCA:mySCA|processor:prc|control_unit_2:control_unit_pm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_alu_in_ctrl1\[0\] control_unit_2.vhd(120) " "Inferred latch for \"mux_alu_in_ctrl1\[0\]\" at control_unit_2.vhd(120)" {  } { { "control_unit_2.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/control_unit_2.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498469404445 "|top_SCA_DE0|SCA:mySCA|processor:prc|control_unit_2:control_unit_pm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_alu_in_ctrl1\[1\] control_unit_2.vhd(120) " "Inferred latch for \"mux_alu_in_ctrl1\[1\]\" at control_unit_2.vhd(120)" {  } { { "control_unit_2.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/control_unit_2.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498469404445 "|top_SCA_DE0|SCA:mySCA|processor:prc|control_unit_2:control_unit_pm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_alu_in_ctrl1\[2\] control_unit_2.vhd(120) " "Inferred latch for \"mux_alu_in_ctrl1\[2\]\" at control_unit_2.vhd(120)" {  } { { "control_unit_2.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/control_unit_2.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498469404445 "|top_SCA_DE0|SCA:mySCA|processor:prc|control_unit_2:control_unit_pm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_alu_in_ctrl1\[3\] control_unit_2.vhd(120) " "Inferred latch for \"mux_alu_in_ctrl1\[3\]\" at control_unit_2.vhd(120)" {  } { { "control_unit_2.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/control_unit_2.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498469404445 "|top_SCA_DE0|SCA:mySCA|processor:prc|control_unit_2:control_unit_pm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "absolute_register_ctrl control_unit_2.vhd(120) " "Inferred latch for \"absolute_register_ctrl\" at control_unit_2.vhd(120)" {  } { { "control_unit_2.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/control_unit_2.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498469404445 "|top_SCA_DE0|SCA:mySCA|processor:prc|control_unit_2:control_unit_pm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "absolute_register\[0\] control_unit_2.vhd(120) " "Inferred latch for \"absolute_register\[0\]\" at control_unit_2.vhd(120)" {  } { { "control_unit_2.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/control_unit_2.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498469404445 "|top_SCA_DE0|SCA:mySCA|processor:prc|control_unit_2:control_unit_pm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "absolute_register\[1\] control_unit_2.vhd(120) " "Inferred latch for \"absolute_register\[1\]\" at control_unit_2.vhd(120)" {  } { { "control_unit_2.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/control_unit_2.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498469404445 "|top_SCA_DE0|SCA:mySCA|processor:prc|control_unit_2:control_unit_pm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "absolute_register\[2\] control_unit_2.vhd(120) " "Inferred latch for \"absolute_register\[2\]\" at control_unit_2.vhd(120)" {  } { { "control_unit_2.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/control_unit_2.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498469404445 "|top_SCA_DE0|SCA:mySCA|processor:prc|control_unit_2:control_unit_pm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "absolute_register\[3\] control_unit_2.vhd(120) " "Inferred latch for \"absolute_register\[3\]\" at control_unit_2.vhd(120)" {  } { { "control_unit_2.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/control_unit_2.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498469404445 "|top_SCA_DE0|SCA:mySCA|processor:prc|control_unit_2:control_unit_pm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "absolute_register\[4\] control_unit_2.vhd(120) " "Inferred latch for \"absolute_register\[4\]\" at control_unit_2.vhd(120)" {  } { { "control_unit_2.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/control_unit_2.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498469404445 "|top_SCA_DE0|SCA:mySCA|processor:prc|control_unit_2:control_unit_pm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "absolute_register\[5\] control_unit_2.vhd(120) " "Inferred latch for \"absolute_register\[5\]\" at control_unit_2.vhd(120)" {  } { { "control_unit_2.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/control_unit_2.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498469404445 "|top_SCA_DE0|SCA:mySCA|processor:prc|control_unit_2:control_unit_pm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "absolute_register\[6\] control_unit_2.vhd(120) " "Inferred latch for \"absolute_register\[6\]\" at control_unit_2.vhd(120)" {  } { { "control_unit_2.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/control_unit_2.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498469404445 "|top_SCA_DE0|SCA:mySCA|processor:prc|control_unit_2:control_unit_pm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "absolute_register\[7\] control_unit_2.vhd(120) " "Inferred latch for \"absolute_register\[7\]\" at control_unit_2.vhd(120)" {  } { { "control_unit_2.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/control_unit_2.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498469404445 "|top_SCA_DE0|SCA:mySCA|processor:prc|control_unit_2:control_unit_pm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "absolute_register\[8\] control_unit_2.vhd(120) " "Inferred latch for \"absolute_register\[8\]\" at control_unit_2.vhd(120)" {  } { { "control_unit_2.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/control_unit_2.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498469404445 "|top_SCA_DE0|SCA:mySCA|processor:prc|control_unit_2:control_unit_pm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "absolute_register\[9\] control_unit_2.vhd(120) " "Inferred latch for \"absolute_register\[9\]\" at control_unit_2.vhd(120)" {  } { { "control_unit_2.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/control_unit_2.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498469404445 "|top_SCA_DE0|SCA:mySCA|processor:prc|control_unit_2:control_unit_pm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "absolute_register\[10\] control_unit_2.vhd(120) " "Inferred latch for \"absolute_register\[10\]\" at control_unit_2.vhd(120)" {  } { { "control_unit_2.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/control_unit_2.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498469404445 "|top_SCA_DE0|SCA:mySCA|processor:prc|control_unit_2:control_unit_pm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "absolute_register\[11\] control_unit_2.vhd(120) " "Inferred latch for \"absolute_register\[11\]\" at control_unit_2.vhd(120)" {  } { { "control_unit_2.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/control_unit_2.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498469404445 "|top_SCA_DE0|SCA:mySCA|processor:prc|control_unit_2:control_unit_pm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "absolute_register\[12\] control_unit_2.vhd(120) " "Inferred latch for \"absolute_register\[12\]\" at control_unit_2.vhd(120)" {  } { { "control_unit_2.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/control_unit_2.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498469404445 "|top_SCA_DE0|SCA:mySCA|processor:prc|control_unit_2:control_unit_pm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "absolute_register\[13\] control_unit_2.vhd(120) " "Inferred latch for \"absolute_register\[13\]\" at control_unit_2.vhd(120)" {  } { { "control_unit_2.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/control_unit_2.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498469404445 "|top_SCA_DE0|SCA:mySCA|processor:prc|control_unit_2:control_unit_pm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "absolute_register\[14\] control_unit_2.vhd(120) " "Inferred latch for \"absolute_register\[14\]\" at control_unit_2.vhd(120)" {  } { { "control_unit_2.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/control_unit_2.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498469404446 "|top_SCA_DE0|SCA:mySCA|processor:prc|control_unit_2:control_unit_pm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "absolute_register\[15\] control_unit_2.vhd(120) " "Inferred latch for \"absolute_register\[15\]\" at control_unit_2.vhd(120)" {  } { { "control_unit_2.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/control_unit_2.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498469404446 "|top_SCA_DE0|SCA:mySCA|processor:prc|control_unit_2:control_unit_pm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "absolute_register\[16\] control_unit_2.vhd(120) " "Inferred latch for \"absolute_register\[16\]\" at control_unit_2.vhd(120)" {  } { { "control_unit_2.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/control_unit_2.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498469404446 "|top_SCA_DE0|SCA:mySCA|processor:prc|control_unit_2:control_unit_pm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "absolute_register\[17\] control_unit_2.vhd(120) " "Inferred latch for \"absolute_register\[17\]\" at control_unit_2.vhd(120)" {  } { { "control_unit_2.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/control_unit_2.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498469404446 "|top_SCA_DE0|SCA:mySCA|processor:prc|control_unit_2:control_unit_pm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "absolute_register\[18\] control_unit_2.vhd(120) " "Inferred latch for \"absolute_register\[18\]\" at control_unit_2.vhd(120)" {  } { { "control_unit_2.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/control_unit_2.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498469404446 "|top_SCA_DE0|SCA:mySCA|processor:prc|control_unit_2:control_unit_pm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "absolute_register\[19\] control_unit_2.vhd(120) " "Inferred latch for \"absolute_register\[19\]\" at control_unit_2.vhd(120)" {  } { { "control_unit_2.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/control_unit_2.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498469404446 "|top_SCA_DE0|SCA:mySCA|processor:prc|control_unit_2:control_unit_pm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "absolute_register\[20\] control_unit_2.vhd(120) " "Inferred latch for \"absolute_register\[20\]\" at control_unit_2.vhd(120)" {  } { { "control_unit_2.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/control_unit_2.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498469404446 "|top_SCA_DE0|SCA:mySCA|processor:prc|control_unit_2:control_unit_pm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "absolute_register\[21\] control_unit_2.vhd(120) " "Inferred latch for \"absolute_register\[21\]\" at control_unit_2.vhd(120)" {  } { { "control_unit_2.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/control_unit_2.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498469404446 "|top_SCA_DE0|SCA:mySCA|processor:prc|control_unit_2:control_unit_pm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "absolute_register\[22\] control_unit_2.vhd(120) " "Inferred latch for \"absolute_register\[22\]\" at control_unit_2.vhd(120)" {  } { { "control_unit_2.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/control_unit_2.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498469404446 "|top_SCA_DE0|SCA:mySCA|processor:prc|control_unit_2:control_unit_pm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "absolute_register\[23\] control_unit_2.vhd(120) " "Inferred latch for \"absolute_register\[23\]\" at control_unit_2.vhd(120)" {  } { { "control_unit_2.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/control_unit_2.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498469404446 "|top_SCA_DE0|SCA:mySCA|processor:prc|control_unit_2:control_unit_pm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "absolute_register\[24\] control_unit_2.vhd(120) " "Inferred latch for \"absolute_register\[24\]\" at control_unit_2.vhd(120)" {  } { { "control_unit_2.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/control_unit_2.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498469404446 "|top_SCA_DE0|SCA:mySCA|processor:prc|control_unit_2:control_unit_pm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "absolute_register\[25\] control_unit_2.vhd(120) " "Inferred latch for \"absolute_register\[25\]\" at control_unit_2.vhd(120)" {  } { { "control_unit_2.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/control_unit_2.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498469404446 "|top_SCA_DE0|SCA:mySCA|processor:prc|control_unit_2:control_unit_pm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "absolute_register\[26\] control_unit_2.vhd(120) " "Inferred latch for \"absolute_register\[26\]\" at control_unit_2.vhd(120)" {  } { { "control_unit_2.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/control_unit_2.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498469404446 "|top_SCA_DE0|SCA:mySCA|processor:prc|control_unit_2:control_unit_pm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "absolute_register\[27\] control_unit_2.vhd(120) " "Inferred latch for \"absolute_register\[27\]\" at control_unit_2.vhd(120)" {  } { { "control_unit_2.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/control_unit_2.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498469404446 "|top_SCA_DE0|SCA:mySCA|processor:prc|control_unit_2:control_unit_pm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "absolute_register\[28\] control_unit_2.vhd(120) " "Inferred latch for \"absolute_register\[28\]\" at control_unit_2.vhd(120)" {  } { { "control_unit_2.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/control_unit_2.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498469404446 "|top_SCA_DE0|SCA:mySCA|processor:prc|control_unit_2:control_unit_pm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "absolute_register\[29\] control_unit_2.vhd(120) " "Inferred latch for \"absolute_register\[29\]\" at control_unit_2.vhd(120)" {  } { { "control_unit_2.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/control_unit_2.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498469404446 "|top_SCA_DE0|SCA:mySCA|processor:prc|control_unit_2:control_unit_pm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "absolute_register\[30\] control_unit_2.vhd(120) " "Inferred latch for \"absolute_register\[30\]\" at control_unit_2.vhd(120)" {  } { { "control_unit_2.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/control_unit_2.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498469404446 "|top_SCA_DE0|SCA:mySCA|processor:prc|control_unit_2:control_unit_pm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "absolute_register\[31\] control_unit_2.vhd(120) " "Inferred latch for \"absolute_register\[31\]\" at control_unit_2.vhd(120)" {  } { { "control_unit_2.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/control_unit_2.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498469404446 "|top_SCA_DE0|SCA:mySCA|processor:prc|control_unit_2:control_unit_pm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_ctrl\[0\] control_unit_2.vhd(120) " "Inferred latch for \"alu_ctrl\[0\]\" at control_unit_2.vhd(120)" {  } { { "control_unit_2.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/control_unit_2.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498469404446 "|top_SCA_DE0|SCA:mySCA|processor:prc|control_unit_2:control_unit_pm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_ctrl\[1\] control_unit_2.vhd(120) " "Inferred latch for \"alu_ctrl\[1\]\" at control_unit_2.vhd(120)" {  } { { "control_unit_2.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/control_unit_2.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498469404446 "|top_SCA_DE0|SCA:mySCA|processor:prc|control_unit_2:control_unit_pm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_ctrl\[2\] control_unit_2.vhd(120) " "Inferred latch for \"alu_ctrl\[2\]\" at control_unit_2.vhd(120)" {  } { { "control_unit_2.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/control_unit_2.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498469404446 "|top_SCA_DE0|SCA:mySCA|processor:prc|control_unit_2:control_unit_pm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_ctrl\[3\] control_unit_2.vhd(120) " "Inferred latch for \"alu_ctrl\[3\]\" at control_unit_2.vhd(120)" {  } { { "control_unit_2.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/control_unit_2.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498469404446 "|top_SCA_DE0|SCA:mySCA|processor:prc|control_unit_2:control_unit_pm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_ctrl\[4\] control_unit_2.vhd(120) " "Inferred latch for \"alu_ctrl\[4\]\" at control_unit_2.vhd(120)" {  } { { "control_unit_2.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/control_unit_2.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498469404446 "|top_SCA_DE0|SCA:mySCA|processor:prc|control_unit_2:control_unit_pm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_alu_in_ctrl0\[0\] control_unit_2.vhd(120) " "Inferred latch for \"mux_alu_in_ctrl0\[0\]\" at control_unit_2.vhd(120)" {  } { { "control_unit_2.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/control_unit_2.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498469404446 "|top_SCA_DE0|SCA:mySCA|processor:prc|control_unit_2:control_unit_pm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_alu_in_ctrl0\[1\] control_unit_2.vhd(120) " "Inferred latch for \"mux_alu_in_ctrl0\[1\]\" at control_unit_2.vhd(120)" {  } { { "control_unit_2.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/control_unit_2.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498469404446 "|top_SCA_DE0|SCA:mySCA|processor:prc|control_unit_2:control_unit_pm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_alu_in_ctrl0\[2\] control_unit_2.vhd(120) " "Inferred latch for \"mux_alu_in_ctrl0\[2\]\" at control_unit_2.vhd(120)" {  } { { "control_unit_2.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/control_unit_2.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498469404446 "|top_SCA_DE0|SCA:mySCA|processor:prc|control_unit_2:control_unit_pm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_alu_in_ctrl0\[3\] control_unit_2.vhd(120) " "Inferred latch for \"mux_alu_in_ctrl0\[3\]\" at control_unit_2.vhd(120)" {  } { { "control_unit_2.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/control_unit_2.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498469404446 "|top_SCA_DE0|SCA:mySCA|processor:prc|control_unit_2:control_unit_pm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "demux_alu_out_ctrl\[0\] control_unit_2.vhd(120) " "Inferred latch for \"demux_alu_out_ctrl\[0\]\" at control_unit_2.vhd(120)" {  } { { "control_unit_2.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/control_unit_2.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498469404446 "|top_SCA_DE0|SCA:mySCA|processor:prc|control_unit_2:control_unit_pm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "demux_alu_out_ctrl\[1\] control_unit_2.vhd(120) " "Inferred latch for \"demux_alu_out_ctrl\[1\]\" at control_unit_2.vhd(120)" {  } { { "control_unit_2.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/control_unit_2.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498469404446 "|top_SCA_DE0|SCA:mySCA|processor:prc|control_unit_2:control_unit_pm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "demux_alu_out_ctrl\[2\] control_unit_2.vhd(120) " "Inferred latch for \"demux_alu_out_ctrl\[2\]\" at control_unit_2.vhd(120)" {  } { { "control_unit_2.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/control_unit_2.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498469404447 "|top_SCA_DE0|SCA:mySCA|processor:prc|control_unit_2:control_unit_pm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "demux_alu_out_ctrl\[3\] control_unit_2.vhd(120) " "Inferred latch for \"demux_alu_out_ctrl\[3\]\" at control_unit_2.vhd(120)" {  } { { "control_unit_2.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/control_unit_2.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498469404447 "|top_SCA_DE0|SCA:mySCA|processor:prc|control_unit_2:control_unit_pm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1X_ctrl control_unit_2.vhd(120) " "Inferred latch for \"rb1X_ctrl\" at control_unit_2.vhd(120)" {  } { { "control_unit_2.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/control_unit_2.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498469404447 "|top_SCA_DE0|SCA:mySCA|processor:prc|control_unit_2:control_unit_pm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb0X_ctrl control_unit_2.vhd(120) " "Inferred latch for \"rb0X_ctrl\" at control_unit_2.vhd(120)" {  } { { "control_unit_2.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/control_unit_2.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498469404447 "|top_SCA_DE0|SCA:mySCA|processor:prc|control_unit_2:control_unit_pm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spX_ctrl control_unit_2.vhd(120) " "Inferred latch for \"spX_ctrl\" at control_unit_2.vhd(120)" {  } { { "control_unit_2.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/control_unit_2.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498469404447 "|top_SCA_DE0|SCA:mySCA|processor:prc|control_unit_2:control_unit_pm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pcX_ctrl control_unit_2.vhd(120) " "Inferred latch for \"pcX_ctrl\" at control_unit_2.vhd(120)" {  } { { "control_unit_2.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/control_unit_2.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498469404447 "|top_SCA_DE0|SCA:mySCA|processor:prc|control_unit_2:control_unit_pm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_ctrl control_unit_2.vhd(120) " "Inferred latch for \"register_ctrl\" at control_unit_2.vhd(120)" {  } { { "control_unit_2.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/control_unit_2.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498469404447 "|top_SCA_DE0|SCA:mySCA|processor:prc|control_unit_2:control_unit_pm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spx_decrement control_unit_2.vhd(120) " "Inferred latch for \"spx_decrement\" at control_unit_2.vhd(120)" {  } { { "control_unit_2.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/control_unit_2.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498469404447 "|top_SCA_DE0|SCA:mySCA|processor:prc|control_unit_2:control_unit_pm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pcx_increment control_unit_2.vhd(120) " "Inferred latch for \"pcx_increment\" at control_unit_2.vhd(120)" {  } { { "control_unit_2.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/control_unit_2.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498469404447 "|top_SCA_DE0|SCA:mySCA|processor:prc|control_unit_2:control_unit_pm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_register_ctrl control_unit_2.vhd(120) " "Inferred latch for \"instruction_register_ctrl\" at control_unit_2.vhd(120)" {  } { { "control_unit_2.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/control_unit_2.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498469404447 "|top_SCA_DE0|SCA:mySCA|processor:prc|control_unit_2:control_unit_pm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_address_ctrl\[0\] control_unit_2.vhd(120) " "Inferred latch for \"mux_address_ctrl\[0\]\" at control_unit_2.vhd(120)" {  } { { "control_unit_2.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/control_unit_2.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498469404447 "|top_SCA_DE0|SCA:mySCA|processor:prc|control_unit_2:control_unit_pm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_address_ctrl\[1\] control_unit_2.vhd(120) " "Inferred latch for \"mux_address_ctrl\[1\]\" at control_unit_2.vhd(120)" {  } { { "control_unit_2.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/control_unit_2.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498469404447 "|top_SCA_DE0|SCA:mySCA|processor:prc|control_unit_2:control_unit_pm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readMemory control_unit_2.vhd(120) " "Inferred latch for \"readMemory\" at control_unit_2.vhd(120)" {  } { { "control_unit_2.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/control_unit_2.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498469404447 "|top_SCA_DE0|SCA:mySCA|processor:prc|control_unit_2:control_unit_pm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeMemory control_unit_2.vhd(120) " "Inferred latch for \"writeMemory\" at control_unit_2.vhd(120)" {  } { { "control_unit_2.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/control_unit_2.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498469404447 "|top_SCA_DE0|SCA:mySCA|processor:prc|control_unit_2:control_unit_pm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pcx_reset control_unit_2.vhd(120) " "Inferred latch for \"pcx_reset\" at control_unit_2.vhd(120)" {  } { { "control_unit_2.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/control_unit_2.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498469404447 "|top_SCA_DE0|SCA:mySCA|processor:prc|control_unit_2:control_unit_pm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spx_reset control_unit_2.vhd(120) " "Inferred latch for \"spx_reset\" at control_unit_2.vhd(120)" {  } { { "control_unit_2.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/control_unit_2.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498469404447 "|top_SCA_DE0|SCA:mySCA|processor:prc|control_unit_2:control_unit_pm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "absolute_register SCA:mySCA\|processor:prc\|absolute_register:absolute_register_pm " "Elaborating entity \"absolute_register\" for hierarchy \"SCA:mySCA\|processor:prc\|absolute_register:absolute_register_pm\"" {  } { { "../../altera/13.0.1/quartus/bin/processor.vhd" "absolute_register_pm" { Text "/home/julian/altera/13.0.1/quartus/bin/processor.vhd" 469 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498469404448 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data absolute_register.vhd(37) " "VHDL Process Statement warning at absolute_register.vhd(37): signal \"data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../altera/13.0.1/quartus/bin/absolute_register.vhd" "" { Text "/home/julian/altera/13.0.1/quartus/bin/absolute_register.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1498469404449 "|SCA|processor:prc|absolute_register:absolute_register_pm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spX SCA:mySCA\|processor:prc\|spX:spX_register_pm " "Elaborating entity \"spX\" for hierarchy \"SCA:mySCA\|processor:prc\|spX:spX_register_pm\"" {  } { { "../../altera/13.0.1/quartus/bin/processor.vhd" "spX_register_pm" { Text "/home/julian/altera/13.0.1/quartus/bin/processor.vhd" 471 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498469404450 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset spX.vhd(31) " "VHDL Process Statement warning at spX.vhd(31): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../altera/13.0.1/quartus/bin/spX.vhd" "" { Text "/home/julian/altera/13.0.1/quartus/bin/spX.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1498469404451 "|SCA|processor:prc|spX:spX_register_pm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data spX.vhd(50) " "VHDL Process Statement warning at spX.vhd(50): signal \"data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../altera/13.0.1/quartus/bin/spX.vhd" "" { Text "/home/julian/altera/13.0.1/quartus/bin/spX.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1498469404451 "|SCA|processor:prc|spX:spX_register_pm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data spX.vhd(51) " "VHDL Process Statement warning at spX.vhd(51): signal \"data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../altera/13.0.1/quartus/bin/spX.vhd" "" { Text "/home/julian/altera/13.0.1/quartus/bin/spX.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1498469404452 "|SCA|processor:prc|spX:spX_register_pm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcX SCA:mySCA\|processor:prc\|pcX:pcX_register_pm " "Elaborating entity \"pcX\" for hierarchy \"SCA:mySCA\|processor:prc\|pcX:pcX_register_pm\"" {  } { { "../../altera/13.0.1/quartus/bin/processor.vhd" "pcX_register_pm" { Text "/home/julian/altera/13.0.1/quartus/bin/processor.vhd" 473 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498469404453 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset pcX.vhd(31) " "VHDL Process Statement warning at pcX.vhd(31): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../altera/13.0.1/quartus/bin/pcX.vhd" "" { Text "/home/julian/altera/13.0.1/quartus/bin/pcX.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1498469404454 "|SCA|processor:prc|pcX:pcX_register_pm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data pcX.vhd(49) " "VHDL Process Statement warning at pcX.vhd(49): signal \"data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../altera/13.0.1/quartus/bin/pcX.vhd" "" { Text "/home/julian/altera/13.0.1/quartus/bin/pcX.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1498469404454 "|SCA|processor:prc|pcX:pcX_register_pm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data pcX.vhd(50) " "VHDL Process Statement warning at pcX.vhd(50): signal \"data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../altera/13.0.1/quartus/bin/pcX.vhd" "" { Text "/home/julian/altera/13.0.1/quartus/bin/pcX.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1498469404454 "|SCA|processor:prc|pcX:pcX_register_pm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rb0X SCA:mySCA\|processor:prc\|rb0X:rb0X_register_pm " "Elaborating entity \"rb0X\" for hierarchy \"SCA:mySCA\|processor:prc\|rb0X:rb0X_register_pm\"" {  } { { "../../altera/13.0.1/quartus/bin/processor.vhd" "rb0X_register_pm" { Text "/home/julian/altera/13.0.1/quartus/bin/processor.vhd" 475 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498469404455 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data rb0X.vhd(38) " "VHDL Process Statement warning at rb0X.vhd(38): signal \"data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../altera/13.0.1/quartus/bin/rb0X.vhd" "" { Text "/home/julian/altera/13.0.1/quartus/bin/rb0X.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1498469404456 "|SCA|processor:prc|rb0X:rb0X_register_pm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data rb0X.vhd(39) " "VHDL Process Statement warning at rb0X.vhd(39): signal \"data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../altera/13.0.1/quartus/bin/rb0X.vhd" "" { Text "/home/julian/altera/13.0.1/quartus/bin/rb0X.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1498469404456 "|SCA|processor:prc|rb0X:rb0X_register_pm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rb1X SCA:mySCA\|processor:prc\|rb1X:rb1X_register_pm " "Elaborating entity \"rb1X\" for hierarchy \"SCA:mySCA\|processor:prc\|rb1X:rb1X_register_pm\"" {  } { { "../../altera/13.0.1/quartus/bin/processor.vhd" "rb1X_register_pm" { Text "/home/julian/altera/13.0.1/quartus/bin/processor.vhd" 477 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498469404457 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data rb1X.vhd(38) " "VHDL Process Statement warning at rb1X.vhd(38): signal \"data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../altera/13.0.1/quartus/bin/rb1X.vhd" "" { Text "/home/julian/altera/13.0.1/quartus/bin/rb1X.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1498469404458 "|SCA|processor:prc|rb1X:rb1X_register_pm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data rb1X.vhd(39) " "VHDL Process Statement warning at rb1X.vhd(39): signal \"data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../altera/13.0.1/quartus/bin/rb1X.vhd" "" { Text "/home/julian/altera/13.0.1/quartus/bin/rb1X.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1498469404458 "|SCA|processor:prc|rb1X:rb1X_register_pm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory SCA:mySCA\|memory:mem " "Elaborating entity \"memory\" for hierarchy \"SCA:mySCA\|memory:mem\"" {  } { { "SCA.vhd" "mem" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/SCA.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498469404459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "single_port_ram_mega_function SCA:mySCA\|memory:mem\|single_port_ram_mega_function:sprwi " "Elaborating entity \"single_port_ram_mega_function\" for hierarchy \"SCA:mySCA\|memory:mem\|single_port_ram_mega_function:sprwi\"" {  } { { "memory.vhd" "sprwi" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/memory.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498469404462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SCA:mySCA\|memory:mem\|single_port_ram_mega_function:sprwi\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"SCA:mySCA\|memory:mem\|single_port_ram_mega_function:sprwi\|altsyncram:altsyncram_component\"" {  } { { "single_port_ram_mega_function.vhd" "altsyncram_component" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/single_port_ram_mega_function.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498469404541 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SCA:mySCA\|memory:mem\|single_port_ram_mega_function:sprwi\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"SCA:mySCA\|memory:mem\|single_port_ram_mega_function:sprwi\|altsyncram:altsyncram_component\"" {  } { { "single_port_ram_mega_function.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/single_port_ram_mega_function.vhd" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498469404543 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SCA:mySCA\|memory:mem\|single_port_ram_mega_function:sprwi\|altsyncram:altsyncram_component " "Instantiated megafunction \"SCA:mySCA\|memory:mem\|single_port_ram_mega_function:sprwi\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498469404543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498469404543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SCAMIF.mif " "Parameter \"init_file\" = \"SCAMIF.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498469404543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498469404543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498469404543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498469404543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498469404543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498469404543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498469404543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498469404543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498469404543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498469404543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498469404543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498469404543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498469404543 ""}  } { { "single_port_ram_mega_function.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/single_port_ram_mega_function.vhd" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1498469404543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ajh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ajh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ajh1 " "Found entity 1: altsyncram_ajh1" {  } { { "db/altsyncram_ajh1.tdf" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/db/altsyncram_ajh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498469404588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498469404588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ajh1 SCA:mySCA\|memory:mem\|single_port_ram_mega_function:sprwi\|altsyncram:altsyncram_component\|altsyncram_ajh1:auto_generated " "Elaborating entity \"altsyncram_ajh1\" for hierarchy \"SCA:mySCA\|memory:mem\|single_port_ram_mega_function:sprwi\|altsyncram:altsyncram_component\|altsyncram_ajh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/julian/altera/13.0.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498469404589 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "8192 8 /home/julian/Dokumente/SmallComputerArchitecture_restored/SCAMIF.mif " "Memory depth (8192) in the design file differs from memory depth (8) in the Memory Initialization File \"/home/julian/Dokumente/SmallComputerArchitecture_restored/SCAMIF.mif\" -- setting initial value for remaining addresses to 0" {  } { { "single_port_ram_mega_function.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/single_port_ram_mega_function.vhd" 90 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1498469404640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "address_decoder SCA:mySCA\|address_decoder:addrDec " "Elaborating entity \"address_decoder\" for hierarchy \"SCA:mySCA\|address_decoder:addrDec\"" {  } { { "SCA.vhd" "addrDec" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/SCA.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498469404679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dBus2Pcr_MUX SCA:mySCA\|dBus2Pcr_MUX:dBusMux " "Elaborating entity \"dBus2Pcr_MUX\" for hierarchy \"SCA:mySCA\|dBus2Pcr_MUX:dBusMux\"" {  } { { "SCA.vhd" "dBusMux" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/SCA.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498469404680 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "state dBus2Pcr_MUX.vhd(21) " "VHDL Process Statement warning at dBus2Pcr_MUX.vhd(21): inferring latch(es) for signal or variable \"state\", which holds its previous value in one or more paths through the process" {  } { { "dBus2Pcr_MUX.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/dBus2Pcr_MUX.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1498469404681 "|SCA|dBus2Pcr_MUX:dBusMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.key2Pcr dBus2Pcr_MUX.vhd(26) " "Inferred latch for \"state.key2Pcr\" at dBus2Pcr_MUX.vhd(26)" {  } { { "dBus2Pcr_MUX.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/dBus2Pcr_MUX.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498469404681 "|SCA|dBus2Pcr_MUX:dBusMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.switch2Pcr dBus2Pcr_MUX.vhd(26) " "Inferred latch for \"state.switch2Pcr\" at dBus2Pcr_MUX.vhd(26)" {  } { { "dBus2Pcr_MUX.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/dBus2Pcr_MUX.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498469404681 "|SCA|dBus2Pcr_MUX:dBusMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.mem2Pcr dBus2Pcr_MUX.vhd(26) " "Inferred latch for \"state.mem2Pcr\" at dBus2Pcr_MUX.vhd(26)" {  } { { "dBus2Pcr_MUX.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/dBus2Pcr_MUX.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498469404681 "|SCA|dBus2Pcr_MUX:dBusMux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED_IO SCA:mySCA\|LED_IO:Leds " "Elaborating entity \"LED_IO\" for hierarchy \"SCA:mySCA\|LED_IO:Leds\"" {  } { { "SCA.vhd" "Leds" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/SCA.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498469404682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HEX_IO SCA:mySCA\|HEX_IO:HexDisp " "Elaborating entity \"HEX_IO\" for hierarchy \"SCA:mySCA\|HEX_IO:HexDisp\"" {  } { { "SCA.vhd" "HexDisp" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/SCA.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498469404684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Key_IO SCA:mySCA\|Key_IO:keys " "Elaborating entity \"Key_IO\" for hierarchy \"SCA:mySCA\|Key_IO:keys\"" {  } { { "SCA.vhd" "keys" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/SCA.vhd" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498469404685 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "keyPins key_IO.vhd(63) " "VHDL Process Statement warning at key_IO.vhd(63): signal \"keyPins\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "key_IO.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/key_IO.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1498469404686 "|SCA|Key_IO:keys"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "keyPins key_IO.vhd(65) " "VHDL Process Statement warning at key_IO.vhd(65): signal \"keyPins\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "key_IO.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/key_IO.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1498469404686 "|SCA|Key_IO:keys"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key_edge_reg key_IO.vhd(67) " "VHDL Process Statement warning at key_IO.vhd(67): signal \"key_edge_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "key_IO.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/key_IO.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1498469404686 "|SCA|Key_IO:keys"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dOut key_IO.vhd(60) " "VHDL Process Statement warning at key_IO.vhd(60): inferring latch(es) for signal or variable \"dOut\", which holds its previous value in one or more paths through the process" {  } { { "key_IO.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/key_IO.vhd" 60 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1498469404686 "|SCA|Key_IO:keys"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dOut\[0\] key_IO.vhd(60) " "Inferred latch for \"dOut\[0\]\" at key_IO.vhd(60)" {  } { { "key_IO.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/key_IO.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498469404686 "|SCA|Key_IO:keys"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dOut\[1\] key_IO.vhd(60) " "Inferred latch for \"dOut\[1\]\" at key_IO.vhd(60)" {  } { { "key_IO.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/key_IO.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498469404686 "|SCA|Key_IO:keys"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dOut\[2\] key_IO.vhd(60) " "Inferred latch for \"dOut\[2\]\" at key_IO.vhd(60)" {  } { { "key_IO.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/key_IO.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1498469404686 "|SCA|Key_IO:keys"}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "clock " "Found clock multiplexer clock" {  } { { "../../Downloads/top_SCA_DE0.vhd" "" { Text "/home/julian/Downloads/top_SCA_DE0.vhd" 37 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1498469405039 "|top_SCA_DE0|clock"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1498469405039 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SCA:mySCA\|processor:prc\|alu:alu_pm\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SCA:mySCA\|processor:prc\|alu:alu_pm\|Div0\"" {  } { { "../../altera/13.0.1/quartus/bin/alu.vhd" "Div0" { Text "/home/julian/altera/13.0.1/quartus/bin/alu.vhd" 79 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498469406222 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "SCA:mySCA\|processor:prc\|alu:alu_pm\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"SCA:mySCA\|processor:prc\|alu:alu_pm\|Mult0\"" {  } { { "../../altera/13.0.1/quartus/bin/alu.vhd" "Mult0" { Text "/home/julian/altera/13.0.1/quartus/bin/alu.vhd" 71 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498469406222 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1498469406222 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SCA:mySCA\|processor:prc\|alu:alu_pm\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"SCA:mySCA\|processor:prc\|alu:alu_pm\|lpm_divide:Div0\"" {  } { { "../../altera/13.0.1/quartus/bin/alu.vhd" "" { Text "/home/julian/altera/13.0.1/quartus/bin/alu.vhd" 79 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498469406248 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SCA:mySCA\|processor:prc\|alu:alu_pm\|lpm_divide:Div0 " "Instantiated megafunction \"SCA:mySCA\|processor:prc\|alu:alu_pm\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498469406248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498469406248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498469406248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498469406248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498469406248 ""}  } { { "../../altera/13.0.1/quartus/bin/alu.vhd" "" { Text "/home/julian/altera/13.0.1/quartus/bin/alu.vhd" 79 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1498469406248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_01p.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_01p.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_01p " "Found entity 1: lpm_divide_01p" {  } { { "db/lpm_divide_01p.tdf" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/db/lpm_divide_01p.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498469406285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498469406285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_4dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_4dg " "Found entity 1: abs_divider_4dg" {  } { { "db/abs_divider_4dg.tdf" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/db/abs_divider_4dg.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498469406290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498469406290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_t8f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_t8f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_t8f " "Found entity 1: alt_u_div_t8f" {  } { { "db/alt_u_div_t8f.tdf" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/db/alt_u_div_t8f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498469406348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498469406348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_unc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_unc " "Found entity 1: add_sub_unc" {  } { { "db/add_sub_unc.tdf" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/db/add_sub_unc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498469406407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498469406407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vnc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vnc " "Found entity 1: add_sub_vnc" {  } { { "db/add_sub_vnc.tdf" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/db/add_sub_vnc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498469406441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498469406441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_9v9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_9v9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_9v9 " "Found entity 1: lpm_abs_9v9" {  } { { "db/lpm_abs_9v9.tdf" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/db/lpm_abs_9v9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498469406445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498469406445 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SCA:mySCA\|processor:prc\|alu:alu_pm\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"SCA:mySCA\|processor:prc\|alu:alu_pm\|lpm_mult:Mult0\"" {  } { { "../../altera/13.0.1/quartus/bin/alu.vhd" "" { Text "/home/julian/altera/13.0.1/quartus/bin/alu.vhd" 71 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498469406463 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SCA:mySCA\|processor:prc\|alu:alu_pm\|lpm_mult:Mult0 " "Instantiated megafunction \"SCA:mySCA\|processor:prc\|alu:alu_pm\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498469406463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498469406463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498469406463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498469406463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498469406463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498469406463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498469406463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498469406463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498469406463 ""}  } { { "../../altera/13.0.1/quartus/bin/alu.vhd" "" { Text "/home/julian/altera/13.0.1/quartus/bin/alu.vhd" 71 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1498469406463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_r4t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_r4t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_r4t " "Found entity 1: mult_r4t" {  } { { "db/mult_r4t.tdf" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/db/mult_r4t.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1498469406500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1498469406500 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SCA:mySCA\|processor:prc\|alu:alu_pm\|lpm_mult:Mult0\|mult_r4t:auto_generated\|mac_mult7 " "Synthesized away node \"SCA:mySCA\|processor:prc\|alu:alu_pm\|lpm_mult:Mult0\|mult_r4t:auto_generated\|mac_mult7\"" {  } { { "db/mult_r4t.tdf" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/db/mult_r4t.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "/home/julian/altera/13.0.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "../../altera/13.0.1/quartus/bin/alu.vhd" "" { Text "/home/julian/altera/13.0.1/quartus/bin/alu.vhd" 71 -1 0 } } { "../../altera/13.0.1/quartus/bin/processor.vhd" "" { Text "/home/julian/altera/13.0.1/quartus/bin/processor.vhd" 457 0 0 } } { "SCA.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/SCA.vhd" 87 0 0 } } { "../../Downloads/top_SCA_DE0.vhd" "" { Text "/home/julian/Downloads/top_SCA_DE0.vhd" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498469406677 "|top_SCA_DE0|SCA:mySCA|processor:prc|alu:alu_pm|lpm_mult:Mult0|mult_r4t:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SCA:mySCA\|processor:prc\|alu:alu_pm\|lpm_mult:Mult0\|mult_r4t:auto_generated\|mac_out8 " "Synthesized away node \"SCA:mySCA\|processor:prc\|alu:alu_pm\|lpm_mult:Mult0\|mult_r4t:auto_generated\|mac_out8\"" {  } { { "db/mult_r4t.tdf" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/db/mult_r4t.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "/home/julian/altera/13.0.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "../../altera/13.0.1/quartus/bin/alu.vhd" "" { Text "/home/julian/altera/13.0.1/quartus/bin/alu.vhd" 71 -1 0 } } { "../../altera/13.0.1/quartus/bin/processor.vhd" "" { Text "/home/julian/altera/13.0.1/quartus/bin/processor.vhd" 457 0 0 } } { "SCA.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/SCA.vhd" 87 0 0 } } { "../../Downloads/top_SCA_DE0.vhd" "" { Text "/home/julian/Downloads/top_SCA_DE0.vhd" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498469406677 "|top_SCA_DE0|SCA:mySCA|processor:prc|alu:alu_pm|lpm_mult:Mult0|mult_r4t:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1498469406677 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1498469406677 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "146 " "Ignored 146 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "62 " "Ignored 62 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Quartus II" 0 -1 1498469407137 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "84 " "Ignored 84 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1498469407137 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1498469407137 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "SCA:mySCA\|processor:prc\|control_unit_2:control_unit_pm\|rb1X_ctrl SCA:mySCA\|processor:prc\|control_unit_2:control_unit_pm\|rb0X_ctrl " "Duplicate LATCH primitive \"SCA:mySCA\|processor:prc\|control_unit_2:control_unit_pm\|rb1X_ctrl\" merged with LATCH primitive \"SCA:mySCA\|processor:prc\|control_unit_2:control_unit_pm\|rb0X_ctrl\"" {  } { { "control_unit_2.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/control_unit_2.vhd" 45 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498469407193 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "SCA:mySCA\|processor:prc\|control_unit_2:control_unit_pm\|pcx_reset SCA:mySCA\|processor:prc\|control_unit_2:control_unit_pm\|spx_reset " "Duplicate LATCH primitive \"SCA:mySCA\|processor:prc\|control_unit_2:control_unit_pm\|pcx_reset\" merged with LATCH primitive \"SCA:mySCA\|processor:prc\|control_unit_2:control_unit_pm\|spx_reset\"" {  } { { "control_unit_2.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/control_unit_2.vhd" 38 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1498469407193 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1498469407193 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SCA:mySCA\|processor:prc\|control_unit_2:control_unit_pm\|demux_alu_out_ctrl\[3\] " "Latch SCA:mySCA\|processor:prc\|control_unit_2:control_unit_pm\|demux_alu_out_ctrl\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SCA:mySCA\|processor:prc\|control_unit_2:control_unit_pm\|CURRENT_STATE.JUMP " "Ports D and ENA on the latch are fed by the same signal SCA:mySCA\|processor:prc\|control_unit_2:control_unit_pm\|CURRENT_STATE.JUMP" {  } { { "control_unit_2.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/control_unit_2.vhd" 82 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1498469407194 ""}  } { { "control_unit_2.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/control_unit_2.vhd" 120 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1498469407194 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SCA:mySCA\|processor:prc\|control_unit_2:control_unit_pm\|demux_alu_out_ctrl\[2\] " "Latch SCA:mySCA\|processor:prc\|control_unit_2:control_unit_pm\|demux_alu_out_ctrl\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SCA:mySCA\|processor:prc\|control_unit_2:control_unit_pm\|CURRENT_STATE.JUMP " "Ports D and ENA on the latch are fed by the same signal SCA:mySCA\|processor:prc\|control_unit_2:control_unit_pm\|CURRENT_STATE.JUMP" {  } { { "control_unit_2.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/control_unit_2.vhd" 82 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1498469407194 ""}  } { { "control_unit_2.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/control_unit_2.vhd" 120 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1498469407194 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SCA:mySCA\|processor:prc\|control_unit_2:control_unit_pm\|demux_alu_out_ctrl\[1\] " "Latch SCA:mySCA\|processor:prc\|control_unit_2:control_unit_pm\|demux_alu_out_ctrl\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SCA:mySCA\|processor:prc\|control_unit_2:control_unit_pm\|CURRENT_STATE.STOREA " "Ports D and ENA on the latch are fed by the same signal SCA:mySCA\|processor:prc\|control_unit_2:control_unit_pm\|CURRENT_STATE.STOREA" {  } { { "control_unit_2.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/control_unit_2.vhd" 82 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1498469407194 ""}  } { { "control_unit_2.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/control_unit_2.vhd" 120 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1498469407194 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SCA:mySCA\|processor:prc\|control_unit_2:control_unit_pm\|demux_alu_out_ctrl\[0\] " "Latch SCA:mySCA\|processor:prc\|control_unit_2:control_unit_pm\|demux_alu_out_ctrl\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SCA:mySCA\|processor:prc\|control_unit_2:control_unit_pm\|CURRENT_STATE.STOREA " "Ports D and ENA on the latch are fed by the same signal SCA:mySCA\|processor:prc\|control_unit_2:control_unit_pm\|CURRENT_STATE.STOREA" {  } { { "control_unit_2.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/control_unit_2.vhd" 82 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1498469407195 ""}  } { { "control_unit_2.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/control_unit_2.vhd" 120 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1498469407195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SCA:mySCA\|processor:prc\|control_unit_2:control_unit_pm\|rb0X_ctrl " "Latch SCA:mySCA\|processor:prc\|control_unit_2:control_unit_pm\|rb0X_ctrl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SCA:mySCA\|processor:prc\|control_unit_2:control_unit_pm\|CURRENT_STATE.STOREA " "Ports D and ENA on the latch are fed by the same signal SCA:mySCA\|processor:prc\|control_unit_2:control_unit_pm\|CURRENT_STATE.STOREA" {  } { { "control_unit_2.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/control_unit_2.vhd" 82 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1498469407195 ""}  } { { "control_unit_2.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/control_unit_2.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1498469407195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SCA:mySCA\|processor:prc\|control_unit_2:control_unit_pm\|spx_decrement " "Latch SCA:mySCA\|processor:prc\|control_unit_2:control_unit_pm\|spx_decrement has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SCA:mySCA\|processor:prc\|control_unit_2:control_unit_pm\|CURRENT_STATE.STOREA " "Ports D and ENA on the latch are fed by the same signal SCA:mySCA\|processor:prc\|control_unit_2:control_unit_pm\|CURRENT_STATE.STOREA" {  } { { "control_unit_2.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/control_unit_2.vhd" 82 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1498469407195 ""}  } { { "control_unit_2.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/control_unit_2.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1498469407195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SCA:mySCA\|processor:prc\|control_unit_2:control_unit_pm\|spx_reset " "Latch SCA:mySCA\|processor:prc\|control_unit_2:control_unit_pm\|spx_reset has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SCA:mySCA\|processor:prc\|control_unit_2:control_unit_pm\|CURRENT_STATE.FETCH_1 " "Ports D and ENA on the latch are fed by the same signal SCA:mySCA\|processor:prc\|control_unit_2:control_unit_pm\|CURRENT_STATE.FETCH_1" {  } { { "control_unit_2.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/control_unit_2.vhd" 82 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1498469407195 ""}  } { { "control_unit_2.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/control_unit_2.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1498469407195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SCA:mySCA\|processor:prc\|control_unit_2:control_unit_pm\|pcX_ctrl " "Latch SCA:mySCA\|processor:prc\|control_unit_2:control_unit_pm\|pcX_ctrl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SCA:mySCA\|processor:prc\|control_unit_2:control_unit_pm\|CURRENT_STATE.JUMP " "Ports D and ENA on the latch are fed by the same signal SCA:mySCA\|processor:prc\|control_unit_2:control_unit_pm\|CURRENT_STATE.JUMP" {  } { { "control_unit_2.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/control_unit_2.vhd" 82 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1498469407195 ""}  } { { "control_unit_2.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/control_unit_2.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1498469407195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SCA:mySCA\|processor:prc\|control_unit_2:control_unit_pm\|alu_ctrl\[3\] " "Latch SCA:mySCA\|processor:prc\|control_unit_2:control_unit_pm\|alu_ctrl\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SCA:mySCA\|processor:prc\|control_unit_2:control_unit_pm\|CURRENT_STATE.HALT " "Ports D and ENA on the latch are fed by the same signal SCA:mySCA\|processor:prc\|control_unit_2:control_unit_pm\|CURRENT_STATE.HALT" {  } { { "control_unit_2.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/control_unit_2.vhd" 82 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1498469407195 ""}  } { { "control_unit_2.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/control_unit_2.vhd" 120 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1498469407195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SCA:mySCA\|processor:prc\|control_unit_2:control_unit_pm\|alu_ctrl\[2\] " "Latch SCA:mySCA\|processor:prc\|control_unit_2:control_unit_pm\|alu_ctrl\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SCA:mySCA\|processor:prc\|control_unit_2:control_unit_pm\|CURRENT_STATE.HALT " "Ports D and ENA on the latch are fed by the same signal SCA:mySCA\|processor:prc\|control_unit_2:control_unit_pm\|CURRENT_STATE.HALT" {  } { { "control_unit_2.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/control_unit_2.vhd" 82 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1498469407195 ""}  } { { "control_unit_2.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/control_unit_2.vhd" 120 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1498469407195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SCA:mySCA\|processor:prc\|control_unit_2:control_unit_pm\|alu_ctrl\[0\] " "Latch SCA:mySCA\|processor:prc\|control_unit_2:control_unit_pm\|alu_ctrl\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SCA:mySCA\|processor:prc\|control_unit_2:control_unit_pm\|CURRENT_STATE.HALT " "Ports D and ENA on the latch are fed by the same signal SCA:mySCA\|processor:prc\|control_unit_2:control_unit_pm\|CURRENT_STATE.HALT" {  } { { "control_unit_2.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/control_unit_2.vhd" 82 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1498469407195 ""}  } { { "control_unit_2.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/control_unit_2.vhd" 120 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1498469407195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SCA:mySCA\|processor:prc\|control_unit_2:control_unit_pm\|alu_ctrl\[1\] " "Latch SCA:mySCA\|processor:prc\|control_unit_2:control_unit_pm\|alu_ctrl\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SCA:mySCA\|processor:prc\|control_unit_2:control_unit_pm\|CURRENT_STATE.HALT " "Ports D and ENA on the latch are fed by the same signal SCA:mySCA\|processor:prc\|control_unit_2:control_unit_pm\|CURRENT_STATE.HALT" {  } { { "control_unit_2.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/control_unit_2.vhd" 82 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1498469407195 ""}  } { { "control_unit_2.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/control_unit_2.vhd" 120 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1498469407195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SCA:mySCA\|processor:prc\|control_unit_2:control_unit_pm\|alu_ctrl\[4\] " "Latch SCA:mySCA\|processor:prc\|control_unit_2:control_unit_pm\|alu_ctrl\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SCA:mySCA\|processor:prc\|control_unit_2:control_unit_pm\|CURRENT_STATE.HALT " "Ports D and ENA on the latch are fed by the same signal SCA:mySCA\|processor:prc\|control_unit_2:control_unit_pm\|CURRENT_STATE.HALT" {  } { { "control_unit_2.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/control_unit_2.vhd" 82 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1498469407196 ""}  } { { "control_unit_2.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/control_unit_2.vhd" 120 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1498469407196 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SCA:mySCA\|Key_IO:keys\|dOut\[0\] " "Latch SCA:mySCA\|Key_IO:keys\|dOut\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BUTTON\[0\] " "Ports D and ENA on the latch are fed by the same signal BUTTON\[0\]" {  } { { "../../Downloads/top_SCA_DE0.vhd" "" { Text "/home/julian/Downloads/top_SCA_DE0.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1498469407196 ""}  } { { "key_IO.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/key_IO.vhd" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1498469407196 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SCA:mySCA\|Key_IO:keys\|dOut\[1\] " "Latch SCA:mySCA\|Key_IO:keys\|dOut\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BUTTON\[0\] " "Ports D and ENA on the latch are fed by the same signal BUTTON\[0\]" {  } { { "../../Downloads/top_SCA_DE0.vhd" "" { Text "/home/julian/Downloads/top_SCA_DE0.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1498469407196 ""}  } { { "key_IO.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/key_IO.vhd" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1498469407196 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SCA:mySCA\|Key_IO:keys\|dOut\[2\] " "Latch SCA:mySCA\|Key_IO:keys\|dOut\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BUTTON\[0\] " "Ports D and ENA on the latch are fed by the same signal BUTTON\[0\]" {  } { { "../../Downloads/top_SCA_DE0.vhd" "" { Text "/home/julian/Downloads/top_SCA_DE0.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1498469407196 ""}  } { { "key_IO.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/key_IO.vhd" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1498469407196 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SCA:mySCA\|processor:prc\|control_unit_2:control_unit_pm\|absolute_register_ctrl " "Latch SCA:mySCA\|processor:prc\|control_unit_2:control_unit_pm\|absolute_register_ctrl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SCA:mySCA\|processor:prc\|control_unit_2:control_unit_pm\|CURRENT_STATE.WAIT_2SEC " "Ports D and ENA on the latch are fed by the same signal SCA:mySCA\|processor:prc\|control_unit_2:control_unit_pm\|CURRENT_STATE.WAIT_2SEC" {  } { { "control_unit_2.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/control_unit_2.vhd" 82 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1498469407196 ""}  } { { "control_unit_2.vhd" "" { Text "/home/julian/Dokumente/SmallComputerArchitecture_restored/control_unit_2.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1498469407196 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_D\[7\] VCC " "Pin \"HEX3_D\[7\]\" is stuck at VCC" {  } { { "../../Downloads/top_SCA_DE0.vhd" "" { Text "/home/julian/Downloads/top_SCA_DE0.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1498469407897 "|top_SCA_DE0|HEX3_D[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2_D\[7\] VCC " "Pin \"HEX2_D\[7\]\" is stuck at VCC" {  } { { "../../Downloads/top_SCA_DE0.vhd" "" { Text "/home/julian/Downloads/top_SCA_DE0.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1498469407897 "|top_SCA_DE0|HEX2_D[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1_D\[7\] VCC " "Pin \"HEX1_D\[7\]\" is stuck at VCC" {  } { { "../../Downloads/top_SCA_DE0.vhd" "" { Text "/home/julian/Downloads/top_SCA_DE0.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1498469407897 "|top_SCA_DE0|HEX1_D[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0_D\[7\] VCC " "Pin \"HEX0_D\[7\]\" is stuck at VCC" {  } { { "../../Downloads/top_SCA_DE0.vhd" "" { Text "/home/julian/Downloads/top_SCA_DE0.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1498469407897 "|top_SCA_DE0|HEX0_D[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1498469407897 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "cnt\[10\] High " "Register cnt\[10\] will power up to High" {  } { { "../../Downloads/top_SCA_DE0.vhd" "" { Text "/home/julian/Downloads/top_SCA_DE0.vhd" 46 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1498469407918 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "cnt\[8\] High " "Register cnt\[8\] will power up to High" {  } { { "../../Downloads/top_SCA_DE0.vhd" "" { Text "/home/julian/Downloads/top_SCA_DE0.vhd" 46 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1498469407918 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "cnt\[5\] High " "Register cnt\[5\] will power up to High" {  } { { "../../Downloads/top_SCA_DE0.vhd" "" { Text "/home/julian/Downloads/top_SCA_DE0.vhd" 46 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1498469407918 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "cnt\[18\] High " "Register cnt\[18\] will power up to High" {  } { { "../../Downloads/top_SCA_DE0.vhd" "" { Text "/home/julian/Downloads/top_SCA_DE0.vhd" 46 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1498469407918 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "cnt\[13\] High " "Register cnt\[13\] will power up to High" {  } { { "../../Downloads/top_SCA_DE0.vhd" "" { Text "/home/julian/Downloads/top_SCA_DE0.vhd" 46 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1498469407918 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "cnt\[7\] High " "Register cnt\[7\] will power up to High" {  } { { "../../Downloads/top_SCA_DE0.vhd" "" { Text "/home/julian/Downloads/top_SCA_DE0.vhd" 46 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1498469407918 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "cnt\[21\] High " "Register cnt\[21\] will power up to High" {  } { { "../../Downloads/top_SCA_DE0.vhd" "" { Text "/home/julian/Downloads/top_SCA_DE0.vhd" 46 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1498469407918 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "cnt\[17\] High " "Register cnt\[17\] will power up to High" {  } { { "../../Downloads/top_SCA_DE0.vhd" "" { Text "/home/julian/Downloads/top_SCA_DE0.vhd" 46 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1498469407918 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1498469407918 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1498469408181 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "32 " "32 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1498469409504 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1498469409874 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1498469409874 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3931 " "Implemented 3931 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1498469410159 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1498469410159 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3837 " "Implemented 3837 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1498469410159 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1498469410159 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1498469410159 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1498469410159 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 133 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 133 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "704 " "Peak virtual memory: 704 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1498469410175 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 26 11:30:10 2017 " "Processing ended: Mon Jun 26 11:30:10 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1498469410175 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1498469410175 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1498469410175 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1498469410175 ""}
