`timescale 1ns / 1ps

module FSM (
	//port list
	clk	,
	rst_n	,
	din_bit	,
	dout_bit
);

input	clk	;
input	rst_n	;
input	din_bit	;
output	dout_bit;

parameter	START		= 3'b000;
parameter	RD0_ONCE	= 3'b001;
parameter	RD1_ONCE	= 3'b011;
parameter	RD0_TWICE	= 3'b010;
parameter	RD1_TWICE	= 3'b110;

reg	[2:0]	state; // current state
reg	[2:0]	next;

always @(posedge clk or negedge rst_n) begin
	if(~rst_n)
		state <= START;
	else
		state <= next;
end

always @(state,din_bit) begin
	case(state)
		START		:	if	(din_bit == 0)	next = RD0_ONCE		;
			  		else if	(din_bit == 1)	next = RD1_ONCE		;
			  		else			next = START		;

		RD0_ONCE	:	if	(din_bit == 0)	next = RD0_TWICE	;
			  		else if	(din_bit == 1)	next = RD1_ONCE		;
			  		else			next = START		;

		RD1_ONCE	:	if	(din_bit == 0)	next = RD0_ONCE		;
			  		else if	(din_bit == 1)	next = RD1_TWICE	;
			  		else			next = START		;

		RD0_TWICE	:	if	(din_bit == 0)	next = RD0_TWICE	;	
			  		else if	(din_bit == 1)	next = RD1_ONCE		;
			  		else			next = START		;

		RD1_TWICE	:	if	(din_bit == 0)	next = RD0_ONCE		;
			  		else if	(din_bit == 1)	next = RD1_TWICE	;
			  		else			next = START		;

		default		:				next = START		;
	endcase
end

assign dout_bit = (((state == RD0_TWICE) && (din_bit == 0)) || ((state == RD1_TWICE) && (din_bit == 1))) ? 1:0;

endmodule
