
Stm32.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001dc8  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000034  08001e88  08001e88  00011e88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001ebc  08001ebc  00020004  2**0
                  CONTENTS
  4 .ARM          00000000  08001ebc  08001ebc  00020004  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001ebc  08001ebc  00020004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001ebc  08001ebc  00011ebc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08001ec0  08001ec0  00011ec0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000004  20000000  08001ec4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000001c  20000004  08001ec8  00020004  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000020  08001ec8  00020020  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020004  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002002c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00005e08  00000000  00000000  0002006f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001973  00000000  00000000  00025e77  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000007c0  00000000  00000000  000277f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000059e  00000000  00000000  00027fb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0000ceb3  00000000  00000000  0002854e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00006a3b  00000000  00000000  00035401  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000430c0  00000000  00000000  0003be3c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  0000197c  00000000  00000000  0007eefc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000089  00000000  00000000  00080878  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000004 	.word	0x20000004
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08001e70 	.word	0x08001e70

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000008 	.word	0x20000008
 8000104:	08001e70 	.word	0x08001e70

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <LL_ADC_SetCommonFrequencyMode>:
  *         @arg @ref LL_ADC_CLOCK_FREQ_MODE_HIGH
  *         @arg @ref LL_ADC_CLOCK_FREQ_MODE_LOW
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonFrequencyMode(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonFrequencyMode)
{
 8000220:	b580      	push	{r7, lr}
 8000222:	b082      	sub	sp, #8
 8000224:	af00      	add	r7, sp, #0
 8000226:	6078      	str	r0, [r7, #4]
 8000228:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_LFMEN, CommonFrequencyMode);
 800022a:	687b      	ldr	r3, [r7, #4]
 800022c:	681b      	ldr	r3, [r3, #0]
 800022e:	4a05      	ldr	r2, [pc, #20]	; (8000244 <LL_ADC_SetCommonFrequencyMode+0x24>)
 8000230:	401a      	ands	r2, r3
 8000232:	683b      	ldr	r3, [r7, #0]
 8000234:	431a      	orrs	r2, r3
 8000236:	687b      	ldr	r3, [r7, #4]
 8000238:	601a      	str	r2, [r3, #0]
}
 800023a:	46c0      	nop			; (mov r8, r8)
 800023c:	46bd      	mov	sp, r7
 800023e:	b002      	add	sp, #8
 8000240:	bd80      	pop	{r7, pc}
 8000242:	46c0      	nop			; (mov r8, r8)
 8000244:	fdffffff 	.word	0xfdffffff

08000248 <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTime)
{
 8000248:	b580      	push	{r7, lr}
 800024a:	b082      	sub	sp, #8
 800024c:	af00      	add	r7, sp, #0
 800024e:	6078      	str	r0, [r7, #4]
 8000250:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR, ADC_SMPR_SMP, SamplingTime);
 8000252:	687b      	ldr	r3, [r7, #4]
 8000254:	695b      	ldr	r3, [r3, #20]
 8000256:	2207      	movs	r2, #7
 8000258:	4393      	bics	r3, r2
 800025a:	001a      	movs	r2, r3
 800025c:	683b      	ldr	r3, [r7, #0]
 800025e:	431a      	orrs	r2, r3
 8000260:	687b      	ldr	r3, [r7, #4]
 8000262:	615a      	str	r2, [r3, #20]
}
 8000264:	46c0      	nop			; (mov r8, r8)
 8000266:	46bd      	mov	sp, r7
 8000268:	b002      	add	sp, #8
 800026a:	bd80      	pop	{r7, pc}

0800026c <LL_ADC_REG_SetSequencerScanDirection>:
  *         @arg @ref LL_ADC_REG_SEQ_SCAN_DIR_FORWARD
  *         @arg @ref LL_ADC_REG_SEQ_SCAN_DIR_BACKWARD
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerScanDirection(ADC_TypeDef *ADCx, uint32_t ScanDirection)
{
 800026c:	b580      	push	{r7, lr}
 800026e:	b082      	sub	sp, #8
 8000270:	af00      	add	r7, sp, #0
 8000272:	6078      	str	r0, [r7, #4]
 8000274:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_SCANDIR, ScanDirection);
 8000276:	687b      	ldr	r3, [r7, #4]
 8000278:	68db      	ldr	r3, [r3, #12]
 800027a:	2204      	movs	r2, #4
 800027c:	4393      	bics	r3, r2
 800027e:	001a      	movs	r2, r3
 8000280:	683b      	ldr	r3, [r7, #0]
 8000282:	431a      	orrs	r2, r3
 8000284:	687b      	ldr	r3, [r7, #4]
 8000286:	60da      	str	r2, [r3, #12]
}
 8000288:	46c0      	nop			; (mov r8, r8)
 800028a:	46bd      	mov	sp, r7
 800028c:	b002      	add	sp, #8
 800028e:	bd80      	pop	{r7, pc}

08000290 <LL_ADC_REG_SetSequencerChAdd>:
  *
  *         (1) On STM32L0, parameter not available on all devices: only on STM32L053xx, STM32L063xx, STM32L073xx, STM32L083xx.
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8000290:	b580      	push	{r7, lr}
 8000292:	b082      	sub	sp, #8
 8000294:	af00      	add	r7, sp, #0
 8000296:	6078      	str	r0, [r7, #4]
 8000298:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 800029a:	687b      	ldr	r3, [r7, #4]
 800029c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800029e:	683b      	ldr	r3, [r7, #0]
 80002a0:	035b      	lsls	r3, r3, #13
 80002a2:	0b5b      	lsrs	r3, r3, #13
 80002a4:	431a      	orrs	r2, r3
 80002a6:	687b      	ldr	r3, [r7, #4]
 80002a8:	629a      	str	r2, [r3, #40]	; 0x28
}
 80002aa:	46c0      	nop			; (mov r8, r8)
 80002ac:	46bd      	mov	sp, r7
 80002ae:	b002      	add	sp, #8
 80002b0:	bd80      	pop	{r7, pc}

080002b2 <LL_ADC_SetOverSamplingScope>:
  *         @arg @ref LL_ADC_OVS_DISABLE
  *         @arg @ref LL_ADC_OVS_GRP_REGULAR_CONTINUED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOverSamplingScope(ADC_TypeDef *ADCx, uint32_t OvsScope)
{
 80002b2:	b580      	push	{r7, lr}
 80002b4:	b082      	sub	sp, #8
 80002b6:	af00      	add	r7, sp, #0
 80002b8:	6078      	str	r0, [r7, #4]
 80002ba:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CFGR2, ADC_CFGR2_OVSE, OvsScope);
 80002bc:	687b      	ldr	r3, [r7, #4]
 80002be:	691b      	ldr	r3, [r3, #16]
 80002c0:	2201      	movs	r2, #1
 80002c2:	4393      	bics	r3, r2
 80002c4:	001a      	movs	r2, r3
 80002c6:	683b      	ldr	r3, [r7, #0]
 80002c8:	431a      	orrs	r2, r3
 80002ca:	687b      	ldr	r3, [r7, #4]
 80002cc:	611a      	str	r2, [r3, #16]
}
 80002ce:	46c0      	nop			; (mov r8, r8)
 80002d0:	46bd      	mov	sp, r7
 80002d2:	b002      	add	sp, #8
 80002d4:	bd80      	pop	{r7, pc}
	...

080002d8 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80002d8:	b580      	push	{r7, lr}
 80002da:	b082      	sub	sp, #8
 80002dc:	af00      	add	r7, sp, #0
 80002de:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80002e0:	687b      	ldr	r3, [r7, #4]
 80002e2:	689b      	ldr	r3, [r3, #8]
 80002e4:	4a05      	ldr	r2, [pc, #20]	; (80002fc <LL_ADC_EnableInternalRegulator+0x24>)
 80002e6:	4013      	ands	r3, r2
 80002e8:	2280      	movs	r2, #128	; 0x80
 80002ea:	0552      	lsls	r2, r2, #21
 80002ec:	431a      	orrs	r2, r3
 80002ee:	687b      	ldr	r3, [r7, #4]
 80002f0:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80002f2:	46c0      	nop			; (mov r8, r8)
 80002f4:	46bd      	mov	sp, r7
 80002f6:	b002      	add	sp, #8
 80002f8:	bd80      	pop	{r7, pc}
 80002fa:	46c0      	nop			; (mov r8, r8)
 80002fc:	6fffffe8 	.word	0x6fffffe8

08000300 <LL_ADC_DisableIT_EOC>:
  * @rmtoll IER      EOCIE          LL_ADC_DisableIT_EOC
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_EOC(ADC_TypeDef *ADCx)
{
 8000300:	b580      	push	{r7, lr}
 8000302:	b082      	sub	sp, #8
 8000304:	af00      	add	r7, sp, #0
 8000306:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_EOC);
 8000308:	687b      	ldr	r3, [r7, #4]
 800030a:	685b      	ldr	r3, [r3, #4]
 800030c:	2204      	movs	r2, #4
 800030e:	4393      	bics	r3, r2
 8000310:	001a      	movs	r2, r3
 8000312:	687b      	ldr	r3, [r7, #4]
 8000314:	605a      	str	r2, [r3, #4]
}
 8000316:	46c0      	nop			; (mov r8, r8)
 8000318:	46bd      	mov	sp, r7
 800031a:	b002      	add	sp, #8
 800031c:	bd80      	pop	{r7, pc}

0800031e <LL_ADC_DisableIT_EOS>:
  * @rmtoll IER      EOSEQIE        LL_ADC_DisableIT_EOS
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_EOS(ADC_TypeDef *ADCx)
{
 800031e:	b580      	push	{r7, lr}
 8000320:	b082      	sub	sp, #8
 8000322:	af00      	add	r7, sp, #0
 8000324:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_EOS);
 8000326:	687b      	ldr	r3, [r7, #4]
 8000328:	685b      	ldr	r3, [r3, #4]
 800032a:	2208      	movs	r2, #8
 800032c:	4393      	bics	r3, r2
 800032e:	001a      	movs	r2, r3
 8000330:	687b      	ldr	r3, [r7, #4]
 8000332:	605a      	str	r2, [r3, #4]
}
 8000334:	46c0      	nop			; (mov r8, r8)
 8000336:	46bd      	mov	sp, r7
 8000338:	b002      	add	sp, #8
 800033a:	bd80      	pop	{r7, pc}

0800033c <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 800033c:	b580      	push	{r7, lr}
 800033e:	b084      	sub	sp, #16
 8000340:	af00      	add	r7, sp, #0
 8000342:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8000344:	4b07      	ldr	r3, [pc, #28]	; (8000364 <LL_APB2_GRP1_EnableClock+0x28>)
 8000346:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8000348:	4b06      	ldr	r3, [pc, #24]	; (8000364 <LL_APB2_GRP1_EnableClock+0x28>)
 800034a:	687a      	ldr	r2, [r7, #4]
 800034c:	430a      	orrs	r2, r1
 800034e:	635a      	str	r2, [r3, #52]	; 0x34
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8000350:	4b04      	ldr	r3, [pc, #16]	; (8000364 <LL_APB2_GRP1_EnableClock+0x28>)
 8000352:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000354:	687a      	ldr	r2, [r7, #4]
 8000356:	4013      	ands	r3, r2
 8000358:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800035a:	68fb      	ldr	r3, [r7, #12]
}
 800035c:	46c0      	nop			; (mov r8, r8)
 800035e:	46bd      	mov	sp, r7
 8000360:	b004      	add	sp, #16
 8000362:	bd80      	pop	{r7, pc}
 8000364:	40021000 	.word	0x40021000

08000368 <LL_IOP_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_IOP_GRP1_EnableClock(uint32_t Periphs)
{
 8000368:	b580      	push	{r7, lr}
 800036a:	b084      	sub	sp, #16
 800036c:	af00      	add	r7, sp, #0
 800036e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->IOPENR, Periphs);
 8000370:	4b07      	ldr	r3, [pc, #28]	; (8000390 <LL_IOP_GRP1_EnableClock+0x28>)
 8000372:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8000374:	4b06      	ldr	r3, [pc, #24]	; (8000390 <LL_IOP_GRP1_EnableClock+0x28>)
 8000376:	687a      	ldr	r2, [r7, #4]
 8000378:	430a      	orrs	r2, r1
 800037a:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->IOPENR, Periphs);
 800037c:	4b04      	ldr	r3, [pc, #16]	; (8000390 <LL_IOP_GRP1_EnableClock+0x28>)
 800037e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000380:	687a      	ldr	r2, [r7, #4]
 8000382:	4013      	ands	r3, r2
 8000384:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000386:	68fb      	ldr	r3, [r7, #12]
}
 8000388:	46c0      	nop			; (mov r8, r8)
 800038a:	46bd      	mov	sp, r7
 800038c:	b004      	add	sp, #16
 800038e:	bd80      	pop	{r7, pc}
 8000390:	40021000 	.word	0x40021000

08000394 <MX_ADC_Init>:

/* USER CODE END 0 */

/* ADC init function */
void MX_ADC_Init(void)
{
 8000394:	b5b0      	push	{r4, r5, r7, lr}
 8000396:	b090      	sub	sp, #64	; 0x40
 8000398:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  LL_ADC_REG_InitTypeDef ADC_REG_InitStruct = {0};
 800039a:	2428      	movs	r4, #40	; 0x28
 800039c:	193b      	adds	r3, r7, r4
 800039e:	0018      	movs	r0, r3
 80003a0:	2314      	movs	r3, #20
 80003a2:	001a      	movs	r2, r3
 80003a4:	2100      	movs	r1, #0
 80003a6:	f001 fd37 	bl	8001e18 <memset>
  LL_ADC_InitTypeDef ADC_InitStruct = {0};
 80003aa:	2518      	movs	r5, #24
 80003ac:	197b      	adds	r3, r7, r5
 80003ae:	0018      	movs	r0, r3
 80003b0:	2310      	movs	r3, #16
 80003b2:	001a      	movs	r2, r3
 80003b4:	2100      	movs	r1, #0
 80003b6:	f001 fd2f 	bl	8001e18 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80003ba:	003b      	movs	r3, r7
 80003bc:	0018      	movs	r0, r3
 80003be:	2318      	movs	r3, #24
 80003c0:	001a      	movs	r2, r3
 80003c2:	2100      	movs	r1, #0
 80003c4:	f001 fd28 	bl	8001e18 <memset>

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_ADC1);
 80003c8:	2380      	movs	r3, #128	; 0x80
 80003ca:	009b      	lsls	r3, r3, #2
 80003cc:	0018      	movs	r0, r3
 80003ce:	f7ff ffb5 	bl	800033c <LL_APB2_GRP1_EnableClock>

  LL_IOP_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOA);
 80003d2:	2001      	movs	r0, #1
 80003d4:	f7ff ffc8 	bl	8000368 <LL_IOP_GRP1_EnableClock>
  /**ADC GPIO Configuration
  PA1   ------> ADC_IN1
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_1;
 80003d8:	003b      	movs	r3, r7
 80003da:	2202      	movs	r2, #2
 80003dc:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 80003de:	003b      	movs	r3, r7
 80003e0:	2203      	movs	r2, #3
 80003e2:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80003e4:	003b      	movs	r3, r7
 80003e6:	2200      	movs	r2, #0
 80003e8:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80003ea:	003a      	movs	r2, r7
 80003ec:	23a0      	movs	r3, #160	; 0xa0
 80003ee:	05db      	lsls	r3, r3, #23
 80003f0:	0011      	movs	r1, r2
 80003f2:	0018      	movs	r0, r3
 80003f4:	f000 ff7d 	bl	80012f2 <LL_GPIO_Init>

  /* USER CODE END ADC_Init 1 */

  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerChAdd(ADC1, LL_ADC_CHANNEL_1);
 80003f8:	4a37      	ldr	r2, [pc, #220]	; (80004d8 <MX_ADC_Init+0x144>)
 80003fa:	4b38      	ldr	r3, [pc, #224]	; (80004dc <MX_ADC_Init+0x148>)
 80003fc:	0011      	movs	r1, r2
 80003fe:	0018      	movs	r0, r3
 8000400:	f7ff ff46 	bl	8000290 <LL_ADC_REG_SetSequencerChAdd>

  /** Common config
  */
  ADC_REG_InitStruct.TriggerSource = LL_ADC_REG_TRIG_SOFTWARE;
 8000404:	0021      	movs	r1, r4
 8000406:	187b      	adds	r3, r7, r1
 8000408:	2200      	movs	r2, #0
 800040a:	601a      	str	r2, [r3, #0]
  ADC_REG_InitStruct.SequencerDiscont = LL_ADC_REG_SEQ_DISCONT_DISABLE;
 800040c:	187b      	adds	r3, r7, r1
 800040e:	2200      	movs	r2, #0
 8000410:	605a      	str	r2, [r3, #4]
  ADC_REG_InitStruct.ContinuousMode = LL_ADC_REG_CONV_SINGLE;
 8000412:	187b      	adds	r3, r7, r1
 8000414:	2200      	movs	r2, #0
 8000416:	609a      	str	r2, [r3, #8]
  ADC_REG_InitStruct.DMATransfer = LL_ADC_REG_DMA_TRANSFER_NONE;
 8000418:	187b      	adds	r3, r7, r1
 800041a:	2200      	movs	r2, #0
 800041c:	60da      	str	r2, [r3, #12]
  ADC_REG_InitStruct.Overrun = LL_ADC_REG_OVR_DATA_PRESERVED;
 800041e:	187b      	adds	r3, r7, r1
 8000420:	2200      	movs	r2, #0
 8000422:	611a      	str	r2, [r3, #16]
  LL_ADC_REG_Init(ADC1, &ADC_REG_InitStruct);
 8000424:	187b      	adds	r3, r7, r1
 8000426:	4a2d      	ldr	r2, [pc, #180]	; (80004dc <MX_ADC_Init+0x148>)
 8000428:	0019      	movs	r1, r3
 800042a:	0010      	movs	r0, r2
 800042c:	f000 fe76 	bl	800111c <LL_ADC_REG_Init>
  LL_ADC_SetSamplingTimeCommonChannels(ADC1, LL_ADC_SAMPLINGTIME_1CYCLE_5);
 8000430:	4b2a      	ldr	r3, [pc, #168]	; (80004dc <MX_ADC_Init+0x148>)
 8000432:	2100      	movs	r1, #0
 8000434:	0018      	movs	r0, r3
 8000436:	f7ff ff07 	bl	8000248 <LL_ADC_SetSamplingTimeCommonChannels>
  LL_ADC_SetOverSamplingScope(ADC1, LL_ADC_OVS_DISABLE);
 800043a:	4b28      	ldr	r3, [pc, #160]	; (80004dc <MX_ADC_Init+0x148>)
 800043c:	2100      	movs	r1, #0
 800043e:	0018      	movs	r0, r3
 8000440:	f7ff ff37 	bl	80002b2 <LL_ADC_SetOverSamplingScope>
  LL_ADC_REG_SetSequencerScanDirection(ADC1, LL_ADC_REG_SEQ_SCAN_DIR_FORWARD);
 8000444:	4b25      	ldr	r3, [pc, #148]	; (80004dc <MX_ADC_Init+0x148>)
 8000446:	2100      	movs	r1, #0
 8000448:	0018      	movs	r0, r3
 800044a:	f7ff ff0f 	bl	800026c <LL_ADC_REG_SetSequencerScanDirection>
  LL_ADC_SetCommonFrequencyMode(__LL_ADC_COMMON_INSTANCE(ADC1), LL_ADC_CLOCK_FREQ_MODE_LOW);
 800044e:	2380      	movs	r3, #128	; 0x80
 8000450:	049b      	lsls	r3, r3, #18
 8000452:	4a23      	ldr	r2, [pc, #140]	; (80004e0 <MX_ADC_Init+0x14c>)
 8000454:	0019      	movs	r1, r3
 8000456:	0010      	movs	r0, r2
 8000458:	f7ff fee2 	bl	8000220 <LL_ADC_SetCommonFrequencyMode>
  LL_ADC_DisableIT_EOC(ADC1);
 800045c:	4b1f      	ldr	r3, [pc, #124]	; (80004dc <MX_ADC_Init+0x148>)
 800045e:	0018      	movs	r0, r3
 8000460:	f7ff ff4e 	bl	8000300 <LL_ADC_DisableIT_EOC>
  LL_ADC_DisableIT_EOS(ADC1);
 8000464:	4b1d      	ldr	r3, [pc, #116]	; (80004dc <MX_ADC_Init+0x148>)
 8000466:	0018      	movs	r0, r3
 8000468:	f7ff ff59 	bl	800031e <LL_ADC_DisableIT_EOS>
  ADC_InitStruct.Clock = LL_ADC_CLOCK_SYNC_PCLK_DIV1;
 800046c:	197b      	adds	r3, r7, r5
 800046e:	22c0      	movs	r2, #192	; 0xc0
 8000470:	0612      	lsls	r2, r2, #24
 8000472:	601a      	str	r2, [r3, #0]
  ADC_InitStruct.Resolution = LL_ADC_RESOLUTION_12B;
 8000474:	197b      	adds	r3, r7, r5
 8000476:	2200      	movs	r2, #0
 8000478:	605a      	str	r2, [r3, #4]
  ADC_InitStruct.DataAlignment = LL_ADC_DATA_ALIGN_RIGHT;
 800047a:	197b      	adds	r3, r7, r5
 800047c:	2200      	movs	r2, #0
 800047e:	609a      	str	r2, [r3, #8]
  ADC_InitStruct.LowPowerMode = LL_ADC_LP_MODE_NONE;
 8000480:	197b      	adds	r3, r7, r5
 8000482:	2200      	movs	r2, #0
 8000484:	60da      	str	r2, [r3, #12]
  LL_ADC_Init(ADC1, &ADC_InitStruct);
 8000486:	197b      	adds	r3, r7, r5
 8000488:	4a14      	ldr	r2, [pc, #80]	; (80004dc <MX_ADC_Init+0x148>)
 800048a:	0019      	movs	r1, r3
 800048c:	0010      	movs	r0, r2
 800048e:	f000 fe0f 	bl	80010b0 <LL_ADC_Init>

  /* Enable ADC internal voltage regulator */
  LL_ADC_EnableInternalRegulator(ADC1);
 8000492:	4b12      	ldr	r3, [pc, #72]	; (80004dc <MX_ADC_Init+0x148>)
 8000494:	0018      	movs	r0, r3
 8000496:	f7ff ff1f 	bl	80002d8 <LL_ADC_EnableInternalRegulator>
  /* Note: Variable divided by 2 to compensate partially */
  /* CPU processing cycles (depends on compilation optimization). */
  /* Note: If system core clock frequency is below 200kHz, wait time */
  /* is only a few CPU processing cycles. */
  uint32_t wait_loop_index;
  wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US * (SystemCoreClock / (100000 * 2))) / 10);
 800049a:	4b12      	ldr	r3, [pc, #72]	; (80004e4 <MX_ADC_Init+0x150>)
 800049c:	681b      	ldr	r3, [r3, #0]
 800049e:	4912      	ldr	r1, [pc, #72]	; (80004e8 <MX_ADC_Init+0x154>)
 80004a0:	0018      	movs	r0, r3
 80004a2:	f7ff fe31 	bl	8000108 <__udivsi3>
 80004a6:	0003      	movs	r3, r0
 80004a8:	001a      	movs	r2, r3
 80004aa:	0013      	movs	r3, r2
 80004ac:	009b      	lsls	r3, r3, #2
 80004ae:	189b      	adds	r3, r3, r2
 80004b0:	005b      	lsls	r3, r3, #1
 80004b2:	210a      	movs	r1, #10
 80004b4:	0018      	movs	r0, r3
 80004b6:	f7ff fe27 	bl	8000108 <__udivsi3>
 80004ba:	0003      	movs	r3, r0
 80004bc:	63fb      	str	r3, [r7, #60]	; 0x3c
  while(wait_loop_index != 0)
 80004be:	e002      	b.n	80004c6 <MX_ADC_Init+0x132>
  {
    wait_loop_index--;
 80004c0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80004c2:	3b01      	subs	r3, #1
 80004c4:	63fb      	str	r3, [r7, #60]	; 0x3c
  while(wait_loop_index != 0)
 80004c6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80004c8:	2b00      	cmp	r3, #0
 80004ca:	d1f9      	bne.n	80004c0 <MX_ADC_Init+0x12c>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 80004cc:	46c0      	nop			; (mov r8, r8)
 80004ce:	46c0      	nop			; (mov r8, r8)
 80004d0:	46bd      	mov	sp, r7
 80004d2:	b010      	add	sp, #64	; 0x40
 80004d4:	bdb0      	pop	{r4, r5, r7, pc}
 80004d6:	46c0      	nop			; (mov r8, r8)
 80004d8:	04000002 	.word	0x04000002
 80004dc:	40012400 	.word	0x40012400
 80004e0:	40012708 	.word	0x40012708
 80004e4:	20000000 	.word	0x20000000
 80004e8:	00030d40 	.word	0x00030d40

080004ec <LL_IOP_GRP1_EnableClock>:
{
 80004ec:	b580      	push	{r7, lr}
 80004ee:	b084      	sub	sp, #16
 80004f0:	af00      	add	r7, sp, #0
 80004f2:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->IOPENR, Periphs);
 80004f4:	4b07      	ldr	r3, [pc, #28]	; (8000514 <LL_IOP_GRP1_EnableClock+0x28>)
 80004f6:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80004f8:	4b06      	ldr	r3, [pc, #24]	; (8000514 <LL_IOP_GRP1_EnableClock+0x28>)
 80004fa:	687a      	ldr	r2, [r7, #4]
 80004fc:	430a      	orrs	r2, r1
 80004fe:	62da      	str	r2, [r3, #44]	; 0x2c
  tmpreg = READ_BIT(RCC->IOPENR, Periphs);
 8000500:	4b04      	ldr	r3, [pc, #16]	; (8000514 <LL_IOP_GRP1_EnableClock+0x28>)
 8000502:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000504:	687a      	ldr	r2, [r7, #4]
 8000506:	4013      	ands	r3, r2
 8000508:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800050a:	68fb      	ldr	r3, [r7, #12]
}
 800050c:	46c0      	nop			; (mov r8, r8)
 800050e:	46bd      	mov	sp, r7
 8000510:	b004      	add	sp, #16
 8000512:	bd80      	pop	{r7, pc}
 8000514:	40021000 	.word	0x40021000

08000518 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8000518:	b580      	push	{r7, lr}
 800051a:	b082      	sub	sp, #8
 800051c:	af00      	add	r7, sp, #0
 800051e:	6078      	str	r0, [r7, #4]
 8000520:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 8000522:	687b      	ldr	r3, [r7, #4]
 8000524:	683a      	ldr	r2, [r7, #0]
 8000526:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000528:	46c0      	nop			; (mov r8, r8)
 800052a:	46bd      	mov	sp, r7
 800052c:	b002      	add	sp, #8
 800052e:	bd80      	pop	{r7, pc}

08000530 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000530:	b580      	push	{r7, lr}
 8000532:	b086      	sub	sp, #24
 8000534:	af00      	add	r7, sp, #0

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000536:	003b      	movs	r3, r7
 8000538:	0018      	movs	r0, r3
 800053a:	2318      	movs	r3, #24
 800053c:	001a      	movs	r2, r3
 800053e:	2100      	movs	r1, #0
 8000540:	f001 fc6a 	bl	8001e18 <memset>

  /* GPIO Ports Clock Enable */
  LL_IOP_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOA);
 8000544:	2001      	movs	r0, #1
 8000546:	f7ff ffd1 	bl	80004ec <LL_IOP_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(DAC_nCS_GPIO_Port, DAC_nCS_Pin);
 800054a:	23a0      	movs	r3, #160	; 0xa0
 800054c:	05db      	lsls	r3, r3, #23
 800054e:	2110      	movs	r1, #16
 8000550:	0018      	movs	r0, r3
 8000552:	f7ff ffe1 	bl	8000518 <LL_GPIO_ResetOutputPin>

  /**/
  GPIO_InitStruct.Pin = DAC_nLDAC_Pin;
 8000556:	003b      	movs	r3, r7
 8000558:	2208      	movs	r2, #8
 800055a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 800055c:	003b      	movs	r3, r7
 800055e:	2200      	movs	r2, #0
 8000560:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000562:	003b      	movs	r3, r7
 8000564:	2200      	movs	r2, #0
 8000566:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(DAC_nLDAC_GPIO_Port, &GPIO_InitStruct);
 8000568:	003a      	movs	r2, r7
 800056a:	23a0      	movs	r3, #160	; 0xa0
 800056c:	05db      	lsls	r3, r3, #23
 800056e:	0011      	movs	r1, r2
 8000570:	0018      	movs	r0, r3
 8000572:	f000 febe 	bl	80012f2 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = DAC_nCS_Pin;
 8000576:	003b      	movs	r3, r7
 8000578:	2210      	movs	r2, #16
 800057a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800057c:	003b      	movs	r3, r7
 800057e:	2201      	movs	r2, #1
 8000580:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000582:	003b      	movs	r3, r7
 8000584:	2200      	movs	r2, #0
 8000586:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000588:	003b      	movs	r3, r7
 800058a:	2200      	movs	r2, #0
 800058c:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800058e:	003b      	movs	r3, r7
 8000590:	2200      	movs	r2, #0
 8000592:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(DAC_nCS_GPIO_Port, &GPIO_InitStruct);
 8000594:	003a      	movs	r2, r7
 8000596:	23a0      	movs	r3, #160	; 0xa0
 8000598:	05db      	lsls	r3, r3, #23
 800059a:	0011      	movs	r1, r2
 800059c:	0018      	movs	r0, r3
 800059e:	f000 fea8 	bl	80012f2 <LL_GPIO_Init>

}
 80005a2:	46c0      	nop			; (mov r8, r8)
 80005a4:	46bd      	mov	sp, r7
 80005a6:	b006      	add	sp, #24
 80005a8:	bd80      	pop	{r7, pc}
	...

080005ac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80005ac:	b590      	push	{r4, r7, lr}
 80005ae:	b083      	sub	sp, #12
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	0002      	movs	r2, r0
 80005b4:	6039      	str	r1, [r7, #0]
 80005b6:	1dfb      	adds	r3, r7, #7
 80005b8:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80005ba:	1dfb      	adds	r3, r7, #7
 80005bc:	781b      	ldrb	r3, [r3, #0]
 80005be:	2b7f      	cmp	r3, #127	; 0x7f
 80005c0:	d828      	bhi.n	8000614 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80005c2:	4a2f      	ldr	r2, [pc, #188]	; (8000680 <__NVIC_SetPriority+0xd4>)
 80005c4:	1dfb      	adds	r3, r7, #7
 80005c6:	781b      	ldrb	r3, [r3, #0]
 80005c8:	b25b      	sxtb	r3, r3
 80005ca:	089b      	lsrs	r3, r3, #2
 80005cc:	33c0      	adds	r3, #192	; 0xc0
 80005ce:	009b      	lsls	r3, r3, #2
 80005d0:	589b      	ldr	r3, [r3, r2]
 80005d2:	1dfa      	adds	r2, r7, #7
 80005d4:	7812      	ldrb	r2, [r2, #0]
 80005d6:	0011      	movs	r1, r2
 80005d8:	2203      	movs	r2, #3
 80005da:	400a      	ands	r2, r1
 80005dc:	00d2      	lsls	r2, r2, #3
 80005de:	21ff      	movs	r1, #255	; 0xff
 80005e0:	4091      	lsls	r1, r2
 80005e2:	000a      	movs	r2, r1
 80005e4:	43d2      	mvns	r2, r2
 80005e6:	401a      	ands	r2, r3
 80005e8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80005ea:	683b      	ldr	r3, [r7, #0]
 80005ec:	019b      	lsls	r3, r3, #6
 80005ee:	22ff      	movs	r2, #255	; 0xff
 80005f0:	401a      	ands	r2, r3
 80005f2:	1dfb      	adds	r3, r7, #7
 80005f4:	781b      	ldrb	r3, [r3, #0]
 80005f6:	0018      	movs	r0, r3
 80005f8:	2303      	movs	r3, #3
 80005fa:	4003      	ands	r3, r0
 80005fc:	00db      	lsls	r3, r3, #3
 80005fe:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000600:	481f      	ldr	r0, [pc, #124]	; (8000680 <__NVIC_SetPriority+0xd4>)
 8000602:	1dfb      	adds	r3, r7, #7
 8000604:	781b      	ldrb	r3, [r3, #0]
 8000606:	b25b      	sxtb	r3, r3
 8000608:	089b      	lsrs	r3, r3, #2
 800060a:	430a      	orrs	r2, r1
 800060c:	33c0      	adds	r3, #192	; 0xc0
 800060e:	009b      	lsls	r3, r3, #2
 8000610:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000612:	e031      	b.n	8000678 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000614:	4a1b      	ldr	r2, [pc, #108]	; (8000684 <__NVIC_SetPriority+0xd8>)
 8000616:	1dfb      	adds	r3, r7, #7
 8000618:	781b      	ldrb	r3, [r3, #0]
 800061a:	0019      	movs	r1, r3
 800061c:	230f      	movs	r3, #15
 800061e:	400b      	ands	r3, r1
 8000620:	3b08      	subs	r3, #8
 8000622:	089b      	lsrs	r3, r3, #2
 8000624:	3306      	adds	r3, #6
 8000626:	009b      	lsls	r3, r3, #2
 8000628:	18d3      	adds	r3, r2, r3
 800062a:	3304      	adds	r3, #4
 800062c:	681b      	ldr	r3, [r3, #0]
 800062e:	1dfa      	adds	r2, r7, #7
 8000630:	7812      	ldrb	r2, [r2, #0]
 8000632:	0011      	movs	r1, r2
 8000634:	2203      	movs	r2, #3
 8000636:	400a      	ands	r2, r1
 8000638:	00d2      	lsls	r2, r2, #3
 800063a:	21ff      	movs	r1, #255	; 0xff
 800063c:	4091      	lsls	r1, r2
 800063e:	000a      	movs	r2, r1
 8000640:	43d2      	mvns	r2, r2
 8000642:	401a      	ands	r2, r3
 8000644:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000646:	683b      	ldr	r3, [r7, #0]
 8000648:	019b      	lsls	r3, r3, #6
 800064a:	22ff      	movs	r2, #255	; 0xff
 800064c:	401a      	ands	r2, r3
 800064e:	1dfb      	adds	r3, r7, #7
 8000650:	781b      	ldrb	r3, [r3, #0]
 8000652:	0018      	movs	r0, r3
 8000654:	2303      	movs	r3, #3
 8000656:	4003      	ands	r3, r0
 8000658:	00db      	lsls	r3, r3, #3
 800065a:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800065c:	4809      	ldr	r0, [pc, #36]	; (8000684 <__NVIC_SetPriority+0xd8>)
 800065e:	1dfb      	adds	r3, r7, #7
 8000660:	781b      	ldrb	r3, [r3, #0]
 8000662:	001c      	movs	r4, r3
 8000664:	230f      	movs	r3, #15
 8000666:	4023      	ands	r3, r4
 8000668:	3b08      	subs	r3, #8
 800066a:	089b      	lsrs	r3, r3, #2
 800066c:	430a      	orrs	r2, r1
 800066e:	3306      	adds	r3, #6
 8000670:	009b      	lsls	r3, r3, #2
 8000672:	18c3      	adds	r3, r0, r3
 8000674:	3304      	adds	r3, #4
 8000676:	601a      	str	r2, [r3, #0]
}
 8000678:	46c0      	nop			; (mov r8, r8)
 800067a:	46bd      	mov	sp, r7
 800067c:	b003      	add	sp, #12
 800067e:	bd90      	pop	{r4, r7, pc}
 8000680:	e000e100 	.word	0xe000e100
 8000684:	e000ed00 	.word	0xe000ed00

08000688 <LL_RCC_MSI_Enable>:
  * @brief  Enable MSI oscillator
  * @rmtoll CR           MSION         LL_RCC_MSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_Enable(void)
{
 8000688:	b580      	push	{r7, lr}
 800068a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 800068c:	4b04      	ldr	r3, [pc, #16]	; (80006a0 <LL_RCC_MSI_Enable+0x18>)
 800068e:	681a      	ldr	r2, [r3, #0]
 8000690:	4b03      	ldr	r3, [pc, #12]	; (80006a0 <LL_RCC_MSI_Enable+0x18>)
 8000692:	2180      	movs	r1, #128	; 0x80
 8000694:	0049      	lsls	r1, r1, #1
 8000696:	430a      	orrs	r2, r1
 8000698:	601a      	str	r2, [r3, #0]
}
 800069a:	46c0      	nop			; (mov r8, r8)
 800069c:	46bd      	mov	sp, r7
 800069e:	bd80      	pop	{r7, pc}
 80006a0:	40021000 	.word	0x40021000

080006a4 <LL_RCC_MSI_IsReady>:
  * @brief  Check if MSI oscillator Ready
  * @rmtoll CR           MSIRDY        LL_RCC_MSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_IsReady(void)
{
 80006a4:	b580      	push	{r7, lr}
 80006a6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == RCC_CR_MSIRDY) ? 1UL : 0UL);
 80006a8:	4b07      	ldr	r3, [pc, #28]	; (80006c8 <LL_RCC_MSI_IsReady+0x24>)
 80006aa:	681a      	ldr	r2, [r3, #0]
 80006ac:	2380      	movs	r3, #128	; 0x80
 80006ae:	009b      	lsls	r3, r3, #2
 80006b0:	401a      	ands	r2, r3
 80006b2:	2380      	movs	r3, #128	; 0x80
 80006b4:	009b      	lsls	r3, r3, #2
 80006b6:	429a      	cmp	r2, r3
 80006b8:	d101      	bne.n	80006be <LL_RCC_MSI_IsReady+0x1a>
 80006ba:	2301      	movs	r3, #1
 80006bc:	e000      	b.n	80006c0 <LL_RCC_MSI_IsReady+0x1c>
 80006be:	2300      	movs	r3, #0
}
 80006c0:	0018      	movs	r0, r3
 80006c2:	46bd      	mov	sp, r7
 80006c4:	bd80      	pop	{r7, pc}
 80006c6:	46c0      	nop			; (mov r8, r8)
 80006c8:	40021000 	.word	0x40021000

080006cc <LL_RCC_MSI_SetRange>:
  *         @arg @ref LL_RCC_MSIRANGE_5
  *         @arg @ref LL_RCC_MSIRANGE_6
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_SetRange(uint32_t Range)
{
 80006cc:	b580      	push	{r7, lr}
 80006ce:	b082      	sub	sp, #8
 80006d0:	af00      	add	r7, sp, #0
 80006d2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSIRANGE, Range);
 80006d4:	4b06      	ldr	r3, [pc, #24]	; (80006f0 <LL_RCC_MSI_SetRange+0x24>)
 80006d6:	685b      	ldr	r3, [r3, #4]
 80006d8:	4a06      	ldr	r2, [pc, #24]	; (80006f4 <LL_RCC_MSI_SetRange+0x28>)
 80006da:	4013      	ands	r3, r2
 80006dc:	0019      	movs	r1, r3
 80006de:	4b04      	ldr	r3, [pc, #16]	; (80006f0 <LL_RCC_MSI_SetRange+0x24>)
 80006e0:	687a      	ldr	r2, [r7, #4]
 80006e2:	430a      	orrs	r2, r1
 80006e4:	605a      	str	r2, [r3, #4]
}
 80006e6:	46c0      	nop			; (mov r8, r8)
 80006e8:	46bd      	mov	sp, r7
 80006ea:	b002      	add	sp, #8
 80006ec:	bd80      	pop	{r7, pc}
 80006ee:	46c0      	nop			; (mov r8, r8)
 80006f0:	40021000 	.word	0x40021000
 80006f4:	ffff1fff 	.word	0xffff1fff

080006f8 <LL_RCC_MSI_SetCalibTrimming>:
  * @rmtoll ICSCR        MSITRIM       LL_RCC_MSI_SetCalibTrimming
  * @param  Value between Min_Data = 0x00 and Max_Data = 0xFF
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_SetCalibTrimming(uint32_t Value)
{
 80006f8:	b580      	push	{r7, lr}
 80006fa:	b082      	sub	sp, #8
 80006fc:	af00      	add	r7, sp, #0
 80006fe:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 8000700:	4b06      	ldr	r3, [pc, #24]	; (800071c <LL_RCC_MSI_SetCalibTrimming+0x24>)
 8000702:	685b      	ldr	r3, [r3, #4]
 8000704:	021b      	lsls	r3, r3, #8
 8000706:	0a19      	lsrs	r1, r3, #8
 8000708:	687b      	ldr	r3, [r7, #4]
 800070a:	061a      	lsls	r2, r3, #24
 800070c:	4b03      	ldr	r3, [pc, #12]	; (800071c <LL_RCC_MSI_SetCalibTrimming+0x24>)
 800070e:	430a      	orrs	r2, r1
 8000710:	605a      	str	r2, [r3, #4]
}
 8000712:	46c0      	nop			; (mov r8, r8)
 8000714:	46bd      	mov	sp, r7
 8000716:	b002      	add	sp, #8
 8000718:	bd80      	pop	{r7, pc}
 800071a:	46c0      	nop			; (mov r8, r8)
 800071c:	40021000 	.word	0x40021000

08000720 <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 8000720:	b580      	push	{r7, lr}
 8000722:	b082      	sub	sp, #8
 8000724:	af00      	add	r7, sp, #0
 8000726:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8000728:	4b06      	ldr	r3, [pc, #24]	; (8000744 <LL_RCC_SetSysClkSource+0x24>)
 800072a:	68db      	ldr	r3, [r3, #12]
 800072c:	2203      	movs	r2, #3
 800072e:	4393      	bics	r3, r2
 8000730:	0019      	movs	r1, r3
 8000732:	4b04      	ldr	r3, [pc, #16]	; (8000744 <LL_RCC_SetSysClkSource+0x24>)
 8000734:	687a      	ldr	r2, [r7, #4]
 8000736:	430a      	orrs	r2, r1
 8000738:	60da      	str	r2, [r3, #12]
}
 800073a:	46c0      	nop			; (mov r8, r8)
 800073c:	46bd      	mov	sp, r7
 800073e:	b002      	add	sp, #8
 8000740:	bd80      	pop	{r7, pc}
 8000742:	46c0      	nop			; (mov r8, r8)
 8000744:	40021000 	.word	0x40021000

08000748 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8000748:	b580      	push	{r7, lr}
 800074a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 800074c:	4b03      	ldr	r3, [pc, #12]	; (800075c <LL_RCC_GetSysClkSource+0x14>)
 800074e:	68db      	ldr	r3, [r3, #12]
 8000750:	220c      	movs	r2, #12
 8000752:	4013      	ands	r3, r2
}
 8000754:	0018      	movs	r0, r3
 8000756:	46bd      	mov	sp, r7
 8000758:	bd80      	pop	{r7, pc}
 800075a:	46c0      	nop			; (mov r8, r8)
 800075c:	40021000 	.word	0x40021000

08000760 <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 8000760:	b580      	push	{r7, lr}
 8000762:	b082      	sub	sp, #8
 8000764:	af00      	add	r7, sp, #0
 8000766:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8000768:	4b06      	ldr	r3, [pc, #24]	; (8000784 <LL_RCC_SetAHBPrescaler+0x24>)
 800076a:	68db      	ldr	r3, [r3, #12]
 800076c:	22f0      	movs	r2, #240	; 0xf0
 800076e:	4393      	bics	r3, r2
 8000770:	0019      	movs	r1, r3
 8000772:	4b04      	ldr	r3, [pc, #16]	; (8000784 <LL_RCC_SetAHBPrescaler+0x24>)
 8000774:	687a      	ldr	r2, [r7, #4]
 8000776:	430a      	orrs	r2, r1
 8000778:	60da      	str	r2, [r3, #12]
}
 800077a:	46c0      	nop			; (mov r8, r8)
 800077c:	46bd      	mov	sp, r7
 800077e:	b002      	add	sp, #8
 8000780:	bd80      	pop	{r7, pc}
 8000782:	46c0      	nop			; (mov r8, r8)
 8000784:	40021000 	.word	0x40021000

08000788 <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 8000788:	b580      	push	{r7, lr}
 800078a:	b082      	sub	sp, #8
 800078c:	af00      	add	r7, sp, #0
 800078e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8000790:	4b06      	ldr	r3, [pc, #24]	; (80007ac <LL_RCC_SetAPB1Prescaler+0x24>)
 8000792:	68db      	ldr	r3, [r3, #12]
 8000794:	4a06      	ldr	r2, [pc, #24]	; (80007b0 <LL_RCC_SetAPB1Prescaler+0x28>)
 8000796:	4013      	ands	r3, r2
 8000798:	0019      	movs	r1, r3
 800079a:	4b04      	ldr	r3, [pc, #16]	; (80007ac <LL_RCC_SetAPB1Prescaler+0x24>)
 800079c:	687a      	ldr	r2, [r7, #4]
 800079e:	430a      	orrs	r2, r1
 80007a0:	60da      	str	r2, [r3, #12]
}
 80007a2:	46c0      	nop			; (mov r8, r8)
 80007a4:	46bd      	mov	sp, r7
 80007a6:	b002      	add	sp, #8
 80007a8:	bd80      	pop	{r7, pc}
 80007aa:	46c0      	nop			; (mov r8, r8)
 80007ac:	40021000 	.word	0x40021000
 80007b0:	fffff8ff 	.word	0xfffff8ff

080007b4 <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 80007b4:	b580      	push	{r7, lr}
 80007b6:	b082      	sub	sp, #8
 80007b8:	af00      	add	r7, sp, #0
 80007ba:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 80007bc:	4b06      	ldr	r3, [pc, #24]	; (80007d8 <LL_RCC_SetAPB2Prescaler+0x24>)
 80007be:	68db      	ldr	r3, [r3, #12]
 80007c0:	4a06      	ldr	r2, [pc, #24]	; (80007dc <LL_RCC_SetAPB2Prescaler+0x28>)
 80007c2:	4013      	ands	r3, r2
 80007c4:	0019      	movs	r1, r3
 80007c6:	4b04      	ldr	r3, [pc, #16]	; (80007d8 <LL_RCC_SetAPB2Prescaler+0x24>)
 80007c8:	687a      	ldr	r2, [r7, #4]
 80007ca:	430a      	orrs	r2, r1
 80007cc:	60da      	str	r2, [r3, #12]
}
 80007ce:	46c0      	nop			; (mov r8, r8)
 80007d0:	46bd      	mov	sp, r7
 80007d2:	b002      	add	sp, #8
 80007d4:	bd80      	pop	{r7, pc}
 80007d6:	46c0      	nop			; (mov r8, r8)
 80007d8:	40021000 	.word	0x40021000
 80007dc:	ffffc7ff 	.word	0xffffc7ff

080007e0 <LL_RCC_SetUSARTClockSource>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetUSARTClockSource(uint32_t USARTxSource)
{
 80007e0:	b580      	push	{r7, lr}
 80007e2:	b082      	sub	sp, #8
 80007e4:	af00      	add	r7, sp, #0
 80007e6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (USARTxSource >> 16U), (USARTxSource & 0x0000FFFFU));
 80007e8:	4b08      	ldr	r3, [pc, #32]	; (800080c <LL_RCC_SetUSARTClockSource+0x2c>)
 80007ea:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80007ec:	687a      	ldr	r2, [r7, #4]
 80007ee:	0c12      	lsrs	r2, r2, #16
 80007f0:	43d2      	mvns	r2, r2
 80007f2:	401a      	ands	r2, r3
 80007f4:	0011      	movs	r1, r2
 80007f6:	687b      	ldr	r3, [r7, #4]
 80007f8:	041b      	lsls	r3, r3, #16
 80007fa:	0c1a      	lsrs	r2, r3, #16
 80007fc:	4b03      	ldr	r3, [pc, #12]	; (800080c <LL_RCC_SetUSARTClockSource+0x2c>)
 80007fe:	430a      	orrs	r2, r1
 8000800:	64da      	str	r2, [r3, #76]	; 0x4c
}
 8000802:	46c0      	nop			; (mov r8, r8)
 8000804:	46bd      	mov	sp, r7
 8000806:	b002      	add	sp, #8
 8000808:	bd80      	pop	{r7, pc}
 800080a:	46c0      	nop			; (mov r8, r8)
 800080c:	40021000 	.word	0x40021000

08000810 <LL_APB1_GRP1_EnableClock>:
{
 8000810:	b580      	push	{r7, lr}
 8000812:	b084      	sub	sp, #16
 8000814:	af00      	add	r7, sp, #0
 8000816:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 8000818:	4b07      	ldr	r3, [pc, #28]	; (8000838 <LL_APB1_GRP1_EnableClock+0x28>)
 800081a:	6b99      	ldr	r1, [r3, #56]	; 0x38
 800081c:	4b06      	ldr	r3, [pc, #24]	; (8000838 <LL_APB1_GRP1_EnableClock+0x28>)
 800081e:	687a      	ldr	r2, [r7, #4]
 8000820:	430a      	orrs	r2, r1
 8000822:	639a      	str	r2, [r3, #56]	; 0x38
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8000824:	4b04      	ldr	r3, [pc, #16]	; (8000838 <LL_APB1_GRP1_EnableClock+0x28>)
 8000826:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000828:	687a      	ldr	r2, [r7, #4]
 800082a:	4013      	ands	r3, r2
 800082c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800082e:	68fb      	ldr	r3, [r7, #12]
}
 8000830:	46c0      	nop			; (mov r8, r8)
 8000832:	46bd      	mov	sp, r7
 8000834:	b004      	add	sp, #16
 8000836:	bd80      	pop	{r7, pc}
 8000838:	40021000 	.word	0x40021000

0800083c <LL_APB2_GRP1_EnableClock>:
{
 800083c:	b580      	push	{r7, lr}
 800083e:	b084      	sub	sp, #16
 8000840:	af00      	add	r7, sp, #0
 8000842:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 8000844:	4b07      	ldr	r3, [pc, #28]	; (8000864 <LL_APB2_GRP1_EnableClock+0x28>)
 8000846:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8000848:	4b06      	ldr	r3, [pc, #24]	; (8000864 <LL_APB2_GRP1_EnableClock+0x28>)
 800084a:	687a      	ldr	r2, [r7, #4]
 800084c:	430a      	orrs	r2, r1
 800084e:	635a      	str	r2, [r3, #52]	; 0x34
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8000850:	4b04      	ldr	r3, [pc, #16]	; (8000864 <LL_APB2_GRP1_EnableClock+0x28>)
 8000852:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000854:	687a      	ldr	r2, [r7, #4]
 8000856:	4013      	ands	r3, r2
 8000858:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800085a:	68fb      	ldr	r3, [r7, #12]
}
 800085c:	46c0      	nop			; (mov r8, r8)
 800085e:	46bd      	mov	sp, r7
 8000860:	b004      	add	sp, #16
 8000862:	bd80      	pop	{r7, pc}
 8000864:	40021000 	.word	0x40021000

08000868 <LL_FLASH_SetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_0
  *         @arg @ref LL_FLASH_LATENCY_1
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 8000868:	b580      	push	{r7, lr}
 800086a:	b082      	sub	sp, #8
 800086c:	af00      	add	r7, sp, #0
 800086e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 8000870:	4b06      	ldr	r3, [pc, #24]	; (800088c <LL_FLASH_SetLatency+0x24>)
 8000872:	681b      	ldr	r3, [r3, #0]
 8000874:	2201      	movs	r2, #1
 8000876:	4393      	bics	r3, r2
 8000878:	0019      	movs	r1, r3
 800087a:	4b04      	ldr	r3, [pc, #16]	; (800088c <LL_FLASH_SetLatency+0x24>)
 800087c:	687a      	ldr	r2, [r7, #4]
 800087e:	430a      	orrs	r2, r1
 8000880:	601a      	str	r2, [r3, #0]
}
 8000882:	46c0      	nop			; (mov r8, r8)
 8000884:	46bd      	mov	sp, r7
 8000886:	b002      	add	sp, #8
 8000888:	bd80      	pop	{r7, pc}
 800088a:	46c0      	nop			; (mov r8, r8)
 800088c:	40022000 	.word	0x40022000

08000890 <LL_FLASH_GetLatency>:
  * @retval Returned value can be one of the following values:
  *         @arg @ref LL_FLASH_LATENCY_0
  *         @arg @ref LL_FLASH_LATENCY_1
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
 8000890:	b580      	push	{r7, lr}
 8000892:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 8000894:	4b03      	ldr	r3, [pc, #12]	; (80008a4 <LL_FLASH_GetLatency+0x14>)
 8000896:	681b      	ldr	r3, [r3, #0]
 8000898:	2201      	movs	r2, #1
 800089a:	4013      	ands	r3, r2
}
 800089c:	0018      	movs	r0, r3
 800089e:	46bd      	mov	sp, r7
 80008a0:	bd80      	pop	{r7, pc}
 80008a2:	46c0      	nop			; (mov r8, r8)
 80008a4:	40022000 	.word	0x40022000

080008a8 <LL_PWR_SetRegulVoltageScaling>:
  *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE2
  *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE3
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SetRegulVoltageScaling(uint32_t VoltageScaling)
{
 80008a8:	b580      	push	{r7, lr}
 80008aa:	b082      	sub	sp, #8
 80008ac:	af00      	add	r7, sp, #0
 80008ae:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->CR, PWR_CR_VOS, VoltageScaling);
 80008b0:	4b06      	ldr	r3, [pc, #24]	; (80008cc <LL_PWR_SetRegulVoltageScaling+0x24>)
 80008b2:	681b      	ldr	r3, [r3, #0]
 80008b4:	4a06      	ldr	r2, [pc, #24]	; (80008d0 <LL_PWR_SetRegulVoltageScaling+0x28>)
 80008b6:	4013      	ands	r3, r2
 80008b8:	0019      	movs	r1, r3
 80008ba:	4b04      	ldr	r3, [pc, #16]	; (80008cc <LL_PWR_SetRegulVoltageScaling+0x24>)
 80008bc:	687a      	ldr	r2, [r7, #4]
 80008be:	430a      	orrs	r2, r1
 80008c0:	601a      	str	r2, [r3, #0]
}
 80008c2:	46c0      	nop			; (mov r8, r8)
 80008c4:	46bd      	mov	sp, r7
 80008c6:	b002      	add	sp, #8
 80008c8:	bd80      	pop	{r7, pc}
 80008ca:	46c0      	nop			; (mov r8, r8)
 80008cc:	40007000 	.word	0x40007000
 80008d0:	ffffe7ff 	.word	0xffffe7ff

080008d4 <LL_PWR_IsActiveFlag_VOS>:
  * @brief  Indicate whether the regulator is ready in the selected voltage range or if its output voltage is still changing to the required voltage level
  * @rmtoll CSR   VOSF       LL_PWR_IsActiveFlag_VOS
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_VOS(void)
{
 80008d4:	b580      	push	{r7, lr}
 80008d6:	af00      	add	r7, sp, #0
  return (READ_BIT(PWR->CSR, LL_PWR_CSR_VOS) == (LL_PWR_CSR_VOS));
 80008d8:	4b05      	ldr	r3, [pc, #20]	; (80008f0 <LL_PWR_IsActiveFlag_VOS+0x1c>)
 80008da:	685b      	ldr	r3, [r3, #4]
 80008dc:	2210      	movs	r2, #16
 80008de:	4013      	ands	r3, r2
 80008e0:	3b10      	subs	r3, #16
 80008e2:	425a      	negs	r2, r3
 80008e4:	4153      	adcs	r3, r2
 80008e6:	b2db      	uxtb	r3, r3
}
 80008e8:	0018      	movs	r0, r3
 80008ea:	46bd      	mov	sp, r7
 80008ec:	bd80      	pop	{r7, pc}
 80008ee:	46c0      	nop			; (mov r8, r8)
 80008f0:	40007000 	.word	0x40007000

080008f4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80008f4:	b580      	push	{r7, lr}
 80008f6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
 80008f8:	2001      	movs	r0, #1
 80008fa:	f7ff ff9f 	bl	800083c <LL_APB2_GRP1_EnableClock>
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
 80008fe:	2380      	movs	r3, #128	; 0x80
 8000900:	055b      	lsls	r3, r3, #21
 8000902:	0018      	movs	r0, r3
 8000904:	f7ff ff84 	bl	8000810 <LL_APB1_GRP1_EnableClock>

  /* SysTick_IRQn interrupt configuration */
  NVIC_SetPriority(SysTick_IRQn, 3);
 8000908:	2301      	movs	r3, #1
 800090a:	425b      	negs	r3, r3
 800090c:	2103      	movs	r1, #3
 800090e:	0018      	movs	r0, r3
 8000910:	f7ff fe4c 	bl	80005ac <__NVIC_SetPriority>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000914:	f000 f80c 	bl	8000930 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000918:	f7ff fe0a 	bl	8000530 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800091c:	f000 fafe 	bl	8000f1c <MX_USART2_UART_Init>
  MX_ADC_Init();
 8000920:	f7ff fd38 	bl	8000394 <MX_ADC_Init>
  MX_SPI1_Init();
 8000924:	f000 f88a 	bl	8000a3c <MX_SPI1_Init>
  MX_TIM2_Init();
 8000928:	f000 fa1c 	bl	8000d64 <MX_TIM2_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800092c:	e7fe      	b.n	800092c <main+0x38>
	...

08000930 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000930:	b580      	push	{r7, lr}
 8000932:	af00      	add	r7, sp, #0
  LL_FLASH_SetLatency(LL_FLASH_LATENCY_0);
 8000934:	2000      	movs	r0, #0
 8000936:	f7ff ff97 	bl	8000868 <LL_FLASH_SetLatency>
  while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_0)
 800093a:	46c0      	nop			; (mov r8, r8)
 800093c:	f7ff ffa8 	bl	8000890 <LL_FLASH_GetLatency>
 8000940:	1e03      	subs	r3, r0, #0
 8000942:	d1fb      	bne.n	800093c <SystemClock_Config+0xc>
  {
  }
  LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE1);
 8000944:	2380      	movs	r3, #128	; 0x80
 8000946:	011b      	lsls	r3, r3, #4
 8000948:	0018      	movs	r0, r3
 800094a:	f7ff ffad 	bl	80008a8 <LL_PWR_SetRegulVoltageScaling>
  while (LL_PWR_IsActiveFlag_VOS() != 0)
 800094e:	46c0      	nop			; (mov r8, r8)
 8000950:	f7ff ffc0 	bl	80008d4 <LL_PWR_IsActiveFlag_VOS>
 8000954:	1e03      	subs	r3, r0, #0
 8000956:	d1fb      	bne.n	8000950 <SystemClock_Config+0x20>
  {
  }
  LL_RCC_MSI_Enable();
 8000958:	f7ff fe96 	bl	8000688 <LL_RCC_MSI_Enable>

   /* Wait till MSI is ready */
  while(LL_RCC_MSI_IsReady() != 1)
 800095c:	46c0      	nop			; (mov r8, r8)
 800095e:	f7ff fea1 	bl	80006a4 <LL_RCC_MSI_IsReady>
 8000962:	0003      	movs	r3, r0
 8000964:	2b01      	cmp	r3, #1
 8000966:	d1fa      	bne.n	800095e <SystemClock_Config+0x2e>
  {

  }
  LL_RCC_MSI_SetRange(LL_RCC_MSIRANGE_5);
 8000968:	23a0      	movs	r3, #160	; 0xa0
 800096a:	021b      	lsls	r3, r3, #8
 800096c:	0018      	movs	r0, r3
 800096e:	f7ff fead 	bl	80006cc <LL_RCC_MSI_SetRange>
  LL_RCC_MSI_SetCalibTrimming(0);
 8000972:	2000      	movs	r0, #0
 8000974:	f7ff fec0 	bl	80006f8 <LL_RCC_MSI_SetCalibTrimming>
  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 8000978:	2000      	movs	r0, #0
 800097a:	f7ff fef1 	bl	8000760 <LL_RCC_SetAHBPrescaler>
  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1);
 800097e:	2000      	movs	r0, #0
 8000980:	f7ff ff02 	bl	8000788 <LL_RCC_SetAPB1Prescaler>
  LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1);
 8000984:	2000      	movs	r0, #0
 8000986:	f7ff ff15 	bl	80007b4 <LL_RCC_SetAPB2Prescaler>
  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_MSI);
 800098a:	2000      	movs	r0, #0
 800098c:	f7ff fec8 	bl	8000720 <LL_RCC_SetSysClkSource>

   /* Wait till System clock is ready */
  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_MSI)
 8000990:	46c0      	nop			; (mov r8, r8)
 8000992:	f7ff fed9 	bl	8000748 <LL_RCC_GetSysClkSource>
 8000996:	1e03      	subs	r3, r0, #0
 8000998:	d1fb      	bne.n	8000992 <SystemClock_Config+0x62>
  {

  }

  LL_Init1msTick(2097000);
 800099a:	4b08      	ldr	r3, [pc, #32]	; (80009bc <SystemClock_Config+0x8c>)
 800099c:	0018      	movs	r0, r3
 800099e:	f001 fa1d 	bl	8001ddc <LL_Init1msTick>

  LL_SetSystemCoreClock(2097000);
 80009a2:	4b06      	ldr	r3, [pc, #24]	; (80009bc <SystemClock_Config+0x8c>)
 80009a4:	0018      	movs	r0, r3
 80009a6:	f001 fa29 	bl	8001dfc <LL_SetSystemCoreClock>
  LL_RCC_SetUSARTClockSource(LL_RCC_USART2_CLKSOURCE_PCLK1);
 80009aa:	23c0      	movs	r3, #192	; 0xc0
 80009ac:	031b      	lsls	r3, r3, #12
 80009ae:	0018      	movs	r0, r3
 80009b0:	f7ff ff16 	bl	80007e0 <LL_RCC_SetUSARTClockSource>
}
 80009b4:	46c0      	nop			; (mov r8, r8)
 80009b6:	46bd      	mov	sp, r7
 80009b8:	bd80      	pop	{r7, pc}
 80009ba:	46c0      	nop			; (mov r8, r8)
 80009bc:	001fff68 	.word	0x001fff68

080009c0 <LL_APB2_GRP1_EnableClock>:
{
 80009c0:	b580      	push	{r7, lr}
 80009c2:	b084      	sub	sp, #16
 80009c4:	af00      	add	r7, sp, #0
 80009c6:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 80009c8:	4b07      	ldr	r3, [pc, #28]	; (80009e8 <LL_APB2_GRP1_EnableClock+0x28>)
 80009ca:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80009cc:	4b06      	ldr	r3, [pc, #24]	; (80009e8 <LL_APB2_GRP1_EnableClock+0x28>)
 80009ce:	687a      	ldr	r2, [r7, #4]
 80009d0:	430a      	orrs	r2, r1
 80009d2:	635a      	str	r2, [r3, #52]	; 0x34
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80009d4:	4b04      	ldr	r3, [pc, #16]	; (80009e8 <LL_APB2_GRP1_EnableClock+0x28>)
 80009d6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80009d8:	687a      	ldr	r2, [r7, #4]
 80009da:	4013      	ands	r3, r2
 80009dc:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80009de:	68fb      	ldr	r3, [r7, #12]
}
 80009e0:	46c0      	nop			; (mov r8, r8)
 80009e2:	46bd      	mov	sp, r7
 80009e4:	b004      	add	sp, #16
 80009e6:	bd80      	pop	{r7, pc}
 80009e8:	40021000 	.word	0x40021000

080009ec <LL_IOP_GRP1_EnableClock>:
{
 80009ec:	b580      	push	{r7, lr}
 80009ee:	b084      	sub	sp, #16
 80009f0:	af00      	add	r7, sp, #0
 80009f2:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->IOPENR, Periphs);
 80009f4:	4b07      	ldr	r3, [pc, #28]	; (8000a14 <LL_IOP_GRP1_EnableClock+0x28>)
 80009f6:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80009f8:	4b06      	ldr	r3, [pc, #24]	; (8000a14 <LL_IOP_GRP1_EnableClock+0x28>)
 80009fa:	687a      	ldr	r2, [r7, #4]
 80009fc:	430a      	orrs	r2, r1
 80009fe:	62da      	str	r2, [r3, #44]	; 0x2c
  tmpreg = READ_BIT(RCC->IOPENR, Periphs);
 8000a00:	4b04      	ldr	r3, [pc, #16]	; (8000a14 <LL_IOP_GRP1_EnableClock+0x28>)
 8000a02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000a04:	687a      	ldr	r2, [r7, #4]
 8000a06:	4013      	ands	r3, r2
 8000a08:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000a0a:	68fb      	ldr	r3, [r7, #12]
}
 8000a0c:	46c0      	nop			; (mov r8, r8)
 8000a0e:	46bd      	mov	sp, r7
 8000a10:	b004      	add	sp, #16
 8000a12:	bd80      	pop	{r7, pc}
 8000a14:	40021000 	.word	0x40021000

08000a18 <LL_SPI_SetStandard>:
  *         @arg @ref LL_SPI_PROTOCOL_MOTOROLA
  *         @arg @ref LL_SPI_PROTOCOL_TI
  * @retval None
  */
__STATIC_INLINE void LL_SPI_SetStandard(SPI_TypeDef *SPIx, uint32_t Standard)
{
 8000a18:	b580      	push	{r7, lr}
 8000a1a:	b082      	sub	sp, #8
 8000a1c:	af00      	add	r7, sp, #0
 8000a1e:	6078      	str	r0, [r7, #4]
 8000a20:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRF, Standard);
 8000a22:	687b      	ldr	r3, [r7, #4]
 8000a24:	685b      	ldr	r3, [r3, #4]
 8000a26:	2210      	movs	r2, #16
 8000a28:	4393      	bics	r3, r2
 8000a2a:	001a      	movs	r2, r3
 8000a2c:	683b      	ldr	r3, [r7, #0]
 8000a2e:	431a      	orrs	r2, r3
 8000a30:	687b      	ldr	r3, [r7, #4]
 8000a32:	605a      	str	r2, [r3, #4]
}
 8000a34:	46c0      	nop			; (mov r8, r8)
 8000a36:	46bd      	mov	sp, r7
 8000a38:	b002      	add	sp, #8
 8000a3a:	bd80      	pop	{r7, pc}

08000a3c <MX_SPI1_Init>:

/* USER CODE END 0 */

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8000a3c:	b590      	push	{r4, r7, lr}
 8000a3e:	b091      	sub	sp, #68	; 0x44
 8000a40:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 0 */

  /* USER CODE END SPI1_Init 0 */

  LL_SPI_InitTypeDef SPI_InitStruct = {0};
 8000a42:	2418      	movs	r4, #24
 8000a44:	193b      	adds	r3, r7, r4
 8000a46:	0018      	movs	r0, r3
 8000a48:	2328      	movs	r3, #40	; 0x28
 8000a4a:	001a      	movs	r2, r3
 8000a4c:	2100      	movs	r1, #0
 8000a4e:	f001 f9e3 	bl	8001e18 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a52:	003b      	movs	r3, r7
 8000a54:	0018      	movs	r0, r3
 8000a56:	2318      	movs	r3, #24
 8000a58:	001a      	movs	r2, r3
 8000a5a:	2100      	movs	r1, #0
 8000a5c:	f001 f9dc 	bl	8001e18 <memset>

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SPI1);
 8000a60:	2380      	movs	r3, #128	; 0x80
 8000a62:	015b      	lsls	r3, r3, #5
 8000a64:	0018      	movs	r0, r3
 8000a66:	f7ff ffab 	bl	80009c0 <LL_APB2_GRP1_EnableClock>

  LL_IOP_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOA);
 8000a6a:	2001      	movs	r0, #1
 8000a6c:	f7ff ffbe 	bl	80009ec <LL_IOP_GRP1_EnableClock>
  /**SPI1 GPIO Configuration
  PA5   ------> SPI1_SCK
  PA6   ------> SPI1_MISO
  PA7   ------> SPI1_MOSI
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_5;
 8000a70:	003b      	movs	r3, r7
 8000a72:	2220      	movs	r2, #32
 8000a74:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8000a76:	003b      	movs	r3, r7
 8000a78:	2202      	movs	r2, #2
 8000a7a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8000a7c:	003b      	movs	r3, r7
 8000a7e:	2203      	movs	r2, #3
 8000a80:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000a82:	003b      	movs	r3, r7
 8000a84:	2200      	movs	r2, #0
 8000a86:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000a88:	003b      	movs	r3, r7
 8000a8a:	2200      	movs	r2, #0
 8000a8c:	611a      	str	r2, [r3, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_0;
 8000a8e:	003b      	movs	r3, r7
 8000a90:	2200      	movs	r2, #0
 8000a92:	615a      	str	r2, [r3, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a94:	003a      	movs	r2, r7
 8000a96:	23a0      	movs	r3, #160	; 0xa0
 8000a98:	05db      	lsls	r3, r3, #23
 8000a9a:	0011      	movs	r1, r2
 8000a9c:	0018      	movs	r0, r3
 8000a9e:	f000 fc28 	bl	80012f2 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_6;
 8000aa2:	003b      	movs	r3, r7
 8000aa4:	2240      	movs	r2, #64	; 0x40
 8000aa6:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8000aa8:	003b      	movs	r3, r7
 8000aaa:	2202      	movs	r2, #2
 8000aac:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8000aae:	003b      	movs	r3, r7
 8000ab0:	2203      	movs	r2, #3
 8000ab2:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000ab4:	003b      	movs	r3, r7
 8000ab6:	2200      	movs	r2, #0
 8000ab8:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000aba:	003b      	movs	r3, r7
 8000abc:	2200      	movs	r2, #0
 8000abe:	611a      	str	r2, [r3, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_0;
 8000ac0:	003b      	movs	r3, r7
 8000ac2:	2200      	movs	r2, #0
 8000ac4:	615a      	str	r2, [r3, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ac6:	003a      	movs	r2, r7
 8000ac8:	23a0      	movs	r3, #160	; 0xa0
 8000aca:	05db      	lsls	r3, r3, #23
 8000acc:	0011      	movs	r1, r2
 8000ace:	0018      	movs	r0, r3
 8000ad0:	f000 fc0f 	bl	80012f2 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_7;
 8000ad4:	003b      	movs	r3, r7
 8000ad6:	2280      	movs	r2, #128	; 0x80
 8000ad8:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8000ada:	003b      	movs	r3, r7
 8000adc:	2202      	movs	r2, #2
 8000ade:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8000ae0:	003b      	movs	r3, r7
 8000ae2:	2203      	movs	r2, #3
 8000ae4:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000ae6:	003b      	movs	r3, r7
 8000ae8:	2200      	movs	r2, #0
 8000aea:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000aec:	003b      	movs	r3, r7
 8000aee:	2200      	movs	r2, #0
 8000af0:	611a      	str	r2, [r3, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_0;
 8000af2:	003b      	movs	r3, r7
 8000af4:	2200      	movs	r2, #0
 8000af6:	615a      	str	r2, [r3, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000af8:	003a      	movs	r2, r7
 8000afa:	23a0      	movs	r3, #160	; 0xa0
 8000afc:	05db      	lsls	r3, r3, #23
 8000afe:	0011      	movs	r1, r2
 8000b00:	0018      	movs	r0, r3
 8000b02:	f000 fbf6 	bl	80012f2 <LL_GPIO_Init>

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 8000b06:	193b      	adds	r3, r7, r4
 8000b08:	2200      	movs	r2, #0
 8000b0a:	601a      	str	r2, [r3, #0]
  SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 8000b0c:	193b      	adds	r3, r7, r4
 8000b0e:	2282      	movs	r2, #130	; 0x82
 8000b10:	0052      	lsls	r2, r2, #1
 8000b12:	605a      	str	r2, [r3, #4]
  SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 8000b14:	0021      	movs	r1, r4
 8000b16:	187b      	adds	r3, r7, r1
 8000b18:	2200      	movs	r2, #0
 8000b1a:	609a      	str	r2, [r3, #8]
  SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_LOW;
 8000b1c:	187b      	adds	r3, r7, r1
 8000b1e:	2200      	movs	r2, #0
 8000b20:	60da      	str	r2, [r3, #12]
  SPI_InitStruct.ClockPhase = LL_SPI_PHASE_1EDGE;
 8000b22:	187b      	adds	r3, r7, r1
 8000b24:	2200      	movs	r2, #0
 8000b26:	611a      	str	r2, [r3, #16]
  SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 8000b28:	187b      	adds	r3, r7, r1
 8000b2a:	2280      	movs	r2, #128	; 0x80
 8000b2c:	0092      	lsls	r2, r2, #2
 8000b2e:	615a      	str	r2, [r3, #20]
  SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV2;
 8000b30:	187b      	adds	r3, r7, r1
 8000b32:	2200      	movs	r2, #0
 8000b34:	619a      	str	r2, [r3, #24]
  SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 8000b36:	187b      	adds	r3, r7, r1
 8000b38:	2200      	movs	r2, #0
 8000b3a:	61da      	str	r2, [r3, #28]
  SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 8000b3c:	187b      	adds	r3, r7, r1
 8000b3e:	2200      	movs	r2, #0
 8000b40:	621a      	str	r2, [r3, #32]
  SPI_InitStruct.CRCPoly = 7;
 8000b42:	187b      	adds	r3, r7, r1
 8000b44:	2207      	movs	r2, #7
 8000b46:	625a      	str	r2, [r3, #36]	; 0x24
  LL_SPI_Init(SPI1, &SPI_InitStruct);
 8000b48:	187b      	adds	r3, r7, r1
 8000b4a:	4a07      	ldr	r2, [pc, #28]	; (8000b68 <MX_SPI1_Init+0x12c>)
 8000b4c:	0019      	movs	r1, r3
 8000b4e:	0010      	movs	r0, r2
 8000b50:	f000 fde4 	bl	800171c <LL_SPI_Init>
  LL_SPI_SetStandard(SPI1, LL_SPI_PROTOCOL_MOTOROLA);
 8000b54:	4b04      	ldr	r3, [pc, #16]	; (8000b68 <MX_SPI1_Init+0x12c>)
 8000b56:	2100      	movs	r1, #0
 8000b58:	0018      	movs	r0, r3
 8000b5a:	f7ff ff5d 	bl	8000a18 <LL_SPI_SetStandard>
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000b5e:	46c0      	nop			; (mov r8, r8)
 8000b60:	46bd      	mov	sp, r7
 8000b62:	b011      	add	sp, #68	; 0x44
 8000b64:	bd90      	pop	{r4, r7, pc}
 8000b66:	46c0      	nop			; (mov r8, r8)
 8000b68:	40013000 	.word	0x40013000

08000b6c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b6c:	b580      	push	{r7, lr}
 8000b6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000b70:	e7fe      	b.n	8000b70 <NMI_Handler+0x4>

08000b72 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b72:	b580      	push	{r7, lr}
 8000b74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b76:	e7fe      	b.n	8000b76 <HardFault_Handler+0x4>

08000b78 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000b78:	b580      	push	{r7, lr}
 8000b7a:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000b7c:	46c0      	nop			; (mov r8, r8)
 8000b7e:	46bd      	mov	sp, r7
 8000b80:	bd80      	pop	{r7, pc}

08000b82 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000b82:	b580      	push	{r7, lr}
 8000b84:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000b86:	46c0      	nop			; (mov r8, r8)
 8000b88:	46bd      	mov	sp, r7
 8000b8a:	bd80      	pop	{r7, pc}

08000b8c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000b8c:	b580      	push	{r7, lr}
 8000b8e:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000b90:	46c0      	nop			; (mov r8, r8)
 8000b92:	46bd      	mov	sp, r7
 8000b94:	bd80      	pop	{r7, pc}

08000b96 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000b96:	b580      	push	{r7, lr}
 8000b98:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000b9a:	46c0      	nop			; (mov r8, r8)
 8000b9c:	46bd      	mov	sp, r7
 8000b9e:	bd80      	pop	{r7, pc}

08000ba0 <LL_APB1_GRP1_EnableClock>:
{
 8000ba0:	b580      	push	{r7, lr}
 8000ba2:	b084      	sub	sp, #16
 8000ba4:	af00      	add	r7, sp, #0
 8000ba6:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 8000ba8:	4b07      	ldr	r3, [pc, #28]	; (8000bc8 <LL_APB1_GRP1_EnableClock+0x28>)
 8000baa:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8000bac:	4b06      	ldr	r3, [pc, #24]	; (8000bc8 <LL_APB1_GRP1_EnableClock+0x28>)
 8000bae:	687a      	ldr	r2, [r7, #4]
 8000bb0:	430a      	orrs	r2, r1
 8000bb2:	639a      	str	r2, [r3, #56]	; 0x38
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8000bb4:	4b04      	ldr	r3, [pc, #16]	; (8000bc8 <LL_APB1_GRP1_EnableClock+0x28>)
 8000bb6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000bb8:	687a      	ldr	r2, [r7, #4]
 8000bba:	4013      	ands	r3, r2
 8000bbc:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000bbe:	68fb      	ldr	r3, [r7, #12]
}
 8000bc0:	46c0      	nop			; (mov r8, r8)
 8000bc2:	46bd      	mov	sp, r7
 8000bc4:	b004      	add	sp, #16
 8000bc6:	bd80      	pop	{r7, pc}
 8000bc8:	40021000 	.word	0x40021000

08000bcc <LL_IOP_GRP1_EnableClock>:
{
 8000bcc:	b580      	push	{r7, lr}
 8000bce:	b084      	sub	sp, #16
 8000bd0:	af00      	add	r7, sp, #0
 8000bd2:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->IOPENR, Periphs);
 8000bd4:	4b07      	ldr	r3, [pc, #28]	; (8000bf4 <LL_IOP_GRP1_EnableClock+0x28>)
 8000bd6:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8000bd8:	4b06      	ldr	r3, [pc, #24]	; (8000bf4 <LL_IOP_GRP1_EnableClock+0x28>)
 8000bda:	687a      	ldr	r2, [r7, #4]
 8000bdc:	430a      	orrs	r2, r1
 8000bde:	62da      	str	r2, [r3, #44]	; 0x2c
  tmpreg = READ_BIT(RCC->IOPENR, Periphs);
 8000be0:	4b04      	ldr	r3, [pc, #16]	; (8000bf4 <LL_IOP_GRP1_EnableClock+0x28>)
 8000be2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000be4:	687a      	ldr	r2, [r7, #4]
 8000be6:	4013      	ands	r3, r2
 8000be8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000bea:	68fb      	ldr	r3, [r7, #12]
}
 8000bec:	46c0      	nop			; (mov r8, r8)
 8000bee:	46bd      	mov	sp, r7
 8000bf0:	b004      	add	sp, #16
 8000bf2:	bd80      	pop	{r7, pc}
 8000bf4:	40021000 	.word	0x40021000

08000bf8 <LL_TIM_DisableARRPreload>:
  * @rmtoll CR1          ARPE          LL_TIM_DisableARRPreload
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableARRPreload(TIM_TypeDef *TIMx)
{
 8000bf8:	b580      	push	{r7, lr}
 8000bfa:	b082      	sub	sp, #8
 8000bfc:	af00      	add	r7, sp, #0
 8000bfe:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
 8000c00:	687b      	ldr	r3, [r7, #4]
 8000c02:	681b      	ldr	r3, [r3, #0]
 8000c04:	2280      	movs	r2, #128	; 0x80
 8000c06:	4393      	bics	r3, r2
 8000c08:	001a      	movs	r2, r3
 8000c0a:	687b      	ldr	r3, [r7, #4]
 8000c0c:	601a      	str	r2, [r3, #0]
}
 8000c0e:	46c0      	nop			; (mov r8, r8)
 8000c10:	46bd      	mov	sp, r7
 8000c12:	b002      	add	sp, #8
 8000c14:	bd80      	pop	{r7, pc}
	...

08000c18 <LL_TIM_OC_DisableFast>:
  *         @arg @ref LL_TIM_CHANNEL_CH3
  *         @arg @ref LL_TIM_CHANNEL_CH4
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_DisableFast(TIM_TypeDef *TIMx, uint32_t Channel)
{
 8000c18:	b580      	push	{r7, lr}
 8000c1a:	b084      	sub	sp, #16
 8000c1c:	af00      	add	r7, sp, #0
 8000c1e:	6078      	str	r0, [r7, #4]
 8000c20:	6039      	str	r1, [r7, #0]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8000c22:	683b      	ldr	r3, [r7, #0]
 8000c24:	2b01      	cmp	r3, #1
 8000c26:	d00d      	beq.n	8000c44 <LL_TIM_OC_DisableFast+0x2c>
 8000c28:	683b      	ldr	r3, [r7, #0]
 8000c2a:	2b10      	cmp	r3, #16
 8000c2c:	d008      	beq.n	8000c40 <LL_TIM_OC_DisableFast+0x28>
 8000c2e:	683a      	ldr	r2, [r7, #0]
 8000c30:	2380      	movs	r3, #128	; 0x80
 8000c32:	005b      	lsls	r3, r3, #1
 8000c34:	429a      	cmp	r2, r3
 8000c36:	d101      	bne.n	8000c3c <LL_TIM_OC_DisableFast+0x24>
 8000c38:	2304      	movs	r3, #4
 8000c3a:	e004      	b.n	8000c46 <LL_TIM_OC_DisableFast+0x2e>
 8000c3c:	2306      	movs	r3, #6
 8000c3e:	e002      	b.n	8000c46 <LL_TIM_OC_DisableFast+0x2e>
 8000c40:	2302      	movs	r3, #2
 8000c42:	e000      	b.n	8000c46 <LL_TIM_OC_DisableFast+0x2e>
 8000c44:	2300      	movs	r3, #0
 8000c46:	200f      	movs	r0, #15
 8000c48:	183a      	adds	r2, r7, r0
 8000c4a:	7013      	strb	r3, [r2, #0]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8000c4c:	687b      	ldr	r3, [r7, #4]
 8000c4e:	3318      	adds	r3, #24
 8000c50:	0019      	movs	r1, r3
 8000c52:	183b      	adds	r3, r7, r0
 8000c54:	781b      	ldrb	r3, [r3, #0]
 8000c56:	4a0a      	ldr	r2, [pc, #40]	; (8000c80 <LL_TIM_OC_DisableFast+0x68>)
 8000c58:	5cd3      	ldrb	r3, [r2, r3]
 8000c5a:	18cb      	adds	r3, r1, r3
 8000c5c:	60bb      	str	r3, [r7, #8]
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
 8000c5e:	68bb      	ldr	r3, [r7, #8]
 8000c60:	681b      	ldr	r3, [r3, #0]
 8000c62:	183a      	adds	r2, r7, r0
 8000c64:	7812      	ldrb	r2, [r2, #0]
 8000c66:	4907      	ldr	r1, [pc, #28]	; (8000c84 <LL_TIM_OC_DisableFast+0x6c>)
 8000c68:	5c8a      	ldrb	r2, [r1, r2]
 8000c6a:	0011      	movs	r1, r2
 8000c6c:	2204      	movs	r2, #4
 8000c6e:	408a      	lsls	r2, r1
 8000c70:	43d2      	mvns	r2, r2
 8000c72:	401a      	ands	r2, r3
 8000c74:	68bb      	ldr	r3, [r7, #8]
 8000c76:	601a      	str	r2, [r3, #0]

}
 8000c78:	46c0      	nop			; (mov r8, r8)
 8000c7a:	46bd      	mov	sp, r7
 8000c7c:	b004      	add	sp, #16
 8000c7e:	bd80      	pop	{r7, pc}
 8000c80:	08001eac 	.word	0x08001eac
 8000c84:	08001eb4 	.word	0x08001eb4

08000c88 <LL_TIM_OC_EnablePreload>:
  *         @arg @ref LL_TIM_CHANNEL_CH3
  *         @arg @ref LL_TIM_CHANNEL_CH4
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_EnablePreload(TIM_TypeDef *TIMx, uint32_t Channel)
{
 8000c88:	b580      	push	{r7, lr}
 8000c8a:	b084      	sub	sp, #16
 8000c8c:	af00      	add	r7, sp, #0
 8000c8e:	6078      	str	r0, [r7, #4]
 8000c90:	6039      	str	r1, [r7, #0]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8000c92:	683b      	ldr	r3, [r7, #0]
 8000c94:	2b01      	cmp	r3, #1
 8000c96:	d00d      	beq.n	8000cb4 <LL_TIM_OC_EnablePreload+0x2c>
 8000c98:	683b      	ldr	r3, [r7, #0]
 8000c9a:	2b10      	cmp	r3, #16
 8000c9c:	d008      	beq.n	8000cb0 <LL_TIM_OC_EnablePreload+0x28>
 8000c9e:	683a      	ldr	r2, [r7, #0]
 8000ca0:	2380      	movs	r3, #128	; 0x80
 8000ca2:	005b      	lsls	r3, r3, #1
 8000ca4:	429a      	cmp	r2, r3
 8000ca6:	d101      	bne.n	8000cac <LL_TIM_OC_EnablePreload+0x24>
 8000ca8:	2304      	movs	r3, #4
 8000caa:	e004      	b.n	8000cb6 <LL_TIM_OC_EnablePreload+0x2e>
 8000cac:	2306      	movs	r3, #6
 8000cae:	e002      	b.n	8000cb6 <LL_TIM_OC_EnablePreload+0x2e>
 8000cb0:	2302      	movs	r3, #2
 8000cb2:	e000      	b.n	8000cb6 <LL_TIM_OC_EnablePreload+0x2e>
 8000cb4:	2300      	movs	r3, #0
 8000cb6:	200f      	movs	r0, #15
 8000cb8:	183a      	adds	r2, r7, r0
 8000cba:	7013      	strb	r3, [r2, #0]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8000cbc:	687b      	ldr	r3, [r7, #4]
 8000cbe:	3318      	adds	r3, #24
 8000cc0:	0019      	movs	r1, r3
 8000cc2:	183b      	adds	r3, r7, r0
 8000cc4:	781b      	ldrb	r3, [r3, #0]
 8000cc6:	4a0a      	ldr	r2, [pc, #40]	; (8000cf0 <LL_TIM_OC_EnablePreload+0x68>)
 8000cc8:	5cd3      	ldrb	r3, [r2, r3]
 8000cca:	18cb      	adds	r3, r1, r3
 8000ccc:	60bb      	str	r3, [r7, #8]
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 8000cce:	68bb      	ldr	r3, [r7, #8]
 8000cd0:	681a      	ldr	r2, [r3, #0]
 8000cd2:	183b      	adds	r3, r7, r0
 8000cd4:	781b      	ldrb	r3, [r3, #0]
 8000cd6:	4907      	ldr	r1, [pc, #28]	; (8000cf4 <LL_TIM_OC_EnablePreload+0x6c>)
 8000cd8:	5ccb      	ldrb	r3, [r1, r3]
 8000cda:	0019      	movs	r1, r3
 8000cdc:	2308      	movs	r3, #8
 8000cde:	408b      	lsls	r3, r1
 8000ce0:	431a      	orrs	r2, r3
 8000ce2:	68bb      	ldr	r3, [r7, #8]
 8000ce4:	601a      	str	r2, [r3, #0]
}
 8000ce6:	46c0      	nop			; (mov r8, r8)
 8000ce8:	46bd      	mov	sp, r7
 8000cea:	b004      	add	sp, #16
 8000cec:	bd80      	pop	{r7, pc}
 8000cee:	46c0      	nop			; (mov r8, r8)
 8000cf0:	08001eac 	.word	0x08001eac
 8000cf4:	08001eb4 	.word	0x08001eb4

08000cf8 <LL_TIM_SetClockSource>:
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE1
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE2
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetClockSource(TIM_TypeDef *TIMx, uint32_t ClockSource)
{
 8000cf8:	b580      	push	{r7, lr}
 8000cfa:	b082      	sub	sp, #8
 8000cfc:	af00      	add	r7, sp, #0
 8000cfe:	6078      	str	r0, [r7, #4]
 8000d00:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	689b      	ldr	r3, [r3, #8]
 8000d06:	4a05      	ldr	r2, [pc, #20]	; (8000d1c <LL_TIM_SetClockSource+0x24>)
 8000d08:	401a      	ands	r2, r3
 8000d0a:	683b      	ldr	r3, [r7, #0]
 8000d0c:	431a      	orrs	r2, r3
 8000d0e:	687b      	ldr	r3, [r7, #4]
 8000d10:	609a      	str	r2, [r3, #8]
}
 8000d12:	46c0      	nop			; (mov r8, r8)
 8000d14:	46bd      	mov	sp, r7
 8000d16:	b002      	add	sp, #8
 8000d18:	bd80      	pop	{r7, pc}
 8000d1a:	46c0      	nop			; (mov r8, r8)
 8000d1c:	ffffbff8 	.word	0xffffbff8

08000d20 <LL_TIM_SetTriggerOutput>:
  *         @arg @ref LL_TIM_TRGO_OC3REF
  *         @arg @ref LL_TIM_TRGO_OC4REF
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetTriggerOutput(TIM_TypeDef *TIMx, uint32_t TimerSynchronization)
{
 8000d20:	b580      	push	{r7, lr}
 8000d22:	b082      	sub	sp, #8
 8000d24:	af00      	add	r7, sp, #0
 8000d26:	6078      	str	r0, [r7, #4]
 8000d28:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8000d2a:	687b      	ldr	r3, [r7, #4]
 8000d2c:	685b      	ldr	r3, [r3, #4]
 8000d2e:	2270      	movs	r2, #112	; 0x70
 8000d30:	4393      	bics	r3, r2
 8000d32:	001a      	movs	r2, r3
 8000d34:	683b      	ldr	r3, [r7, #0]
 8000d36:	431a      	orrs	r2, r3
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	605a      	str	r2, [r3, #4]
}
 8000d3c:	46c0      	nop			; (mov r8, r8)
 8000d3e:	46bd      	mov	sp, r7
 8000d40:	b002      	add	sp, #8
 8000d42:	bd80      	pop	{r7, pc}

08000d44 <LL_TIM_DisableMasterSlaveMode>:
  * @rmtoll SMCR         MSM           LL_TIM_DisableMasterSlaveMode
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableMasterSlaveMode(TIM_TypeDef *TIMx)
{
 8000d44:	b580      	push	{r7, lr}
 8000d46:	b082      	sub	sp, #8
 8000d48:	af00      	add	r7, sp, #0
 8000d4a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	689b      	ldr	r3, [r3, #8]
 8000d50:	2280      	movs	r2, #128	; 0x80
 8000d52:	4393      	bics	r3, r2
 8000d54:	001a      	movs	r2, r3
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	609a      	str	r2, [r3, #8]
}
 8000d5a:	46c0      	nop			; (mov r8, r8)
 8000d5c:	46bd      	mov	sp, r7
 8000d5e:	b002      	add	sp, #8
 8000d60:	bd80      	pop	{r7, pc}
	...

08000d64 <MX_TIM2_Init>:

/* USER CODE END 0 */

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8000d64:	b5b0      	push	{r4, r5, r7, lr}
 8000d66:	b08e      	sub	sp, #56	; 0x38
 8000d68:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8000d6a:	2428      	movs	r4, #40	; 0x28
 8000d6c:	193b      	adds	r3, r7, r4
 8000d6e:	0018      	movs	r0, r3
 8000d70:	2310      	movs	r3, #16
 8000d72:	001a      	movs	r2, r3
 8000d74:	2100      	movs	r1, #0
 8000d76:	f001 f84f 	bl	8001e18 <memset>
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 8000d7a:	2518      	movs	r5, #24
 8000d7c:	197b      	adds	r3, r7, r5
 8000d7e:	0018      	movs	r0, r3
 8000d80:	2310      	movs	r3, #16
 8000d82:	001a      	movs	r2, r3
 8000d84:	2100      	movs	r1, #0
 8000d86:	f001 f847 	bl	8001e18 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d8a:	003b      	movs	r3, r7
 8000d8c:	0018      	movs	r0, r3
 8000d8e:	2318      	movs	r3, #24
 8000d90:	001a      	movs	r2, r3
 8000d92:	2100      	movs	r1, #0
 8000d94:	f001 f840 	bl	8001e18 <memset>
  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM2);
 8000d98:	2001      	movs	r0, #1
 8000d9a:	f7ff ff01 	bl	8000ba0 <LL_APB1_GRP1_EnableClock>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  TIM_InitStruct.Prescaler = 0;
 8000d9e:	193b      	adds	r3, r7, r4
 8000da0:	2200      	movs	r2, #0
 8000da2:	801a      	strh	r2, [r3, #0]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8000da4:	193b      	adds	r3, r7, r4
 8000da6:	2200      	movs	r2, #0
 8000da8:	605a      	str	r2, [r3, #4]
  TIM_InitStruct.Autoreload = 65535;
 8000daa:	193b      	adds	r3, r7, r4
 8000dac:	4a31      	ldr	r2, [pc, #196]	; (8000e74 <MX_TIM2_Init+0x110>)
 8000dae:	609a      	str	r2, [r3, #8]
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8000db0:	193b      	adds	r3, r7, r4
 8000db2:	2200      	movs	r2, #0
 8000db4:	60da      	str	r2, [r3, #12]
  LL_TIM_Init(TIM2, &TIM_InitStruct);
 8000db6:	193a      	adds	r2, r7, r4
 8000db8:	2380      	movs	r3, #128	; 0x80
 8000dba:	05db      	lsls	r3, r3, #23
 8000dbc:	0011      	movs	r1, r2
 8000dbe:	0018      	movs	r0, r3
 8000dc0:	f000 fd58 	bl	8001874 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM2);
 8000dc4:	2380      	movs	r3, #128	; 0x80
 8000dc6:	05db      	lsls	r3, r3, #23
 8000dc8:	0018      	movs	r0, r3
 8000dca:	f7ff ff15 	bl	8000bf8 <LL_TIM_DisableARRPreload>
  LL_TIM_SetClockSource(TIM2, LL_TIM_CLOCKSOURCE_INTERNAL);
 8000dce:	2380      	movs	r3, #128	; 0x80
 8000dd0:	05db      	lsls	r3, r3, #23
 8000dd2:	2100      	movs	r1, #0
 8000dd4:	0018      	movs	r0, r3
 8000dd6:	f7ff ff8f 	bl	8000cf8 <LL_TIM_SetClockSource>
  LL_TIM_OC_EnablePreload(TIM2, LL_TIM_CHANNEL_CH1);
 8000dda:	2380      	movs	r3, #128	; 0x80
 8000ddc:	05db      	lsls	r3, r3, #23
 8000dde:	2101      	movs	r1, #1
 8000de0:	0018      	movs	r0, r3
 8000de2:	f7ff ff51 	bl	8000c88 <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 8000de6:	0029      	movs	r1, r5
 8000de8:	187b      	adds	r3, r7, r1
 8000dea:	2260      	movs	r2, #96	; 0x60
 8000dec:	601a      	str	r2, [r3, #0]
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 8000dee:	187b      	adds	r3, r7, r1
 8000df0:	2200      	movs	r2, #0
 8000df2:	605a      	str	r2, [r3, #4]
  TIM_OC_InitStruct.CompareValue = 0;
 8000df4:	187b      	adds	r3, r7, r1
 8000df6:	2200      	movs	r2, #0
 8000df8:	609a      	str	r2, [r3, #8]
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 8000dfa:	187b      	adds	r3, r7, r1
 8000dfc:	2200      	movs	r2, #0
 8000dfe:	60da      	str	r2, [r3, #12]
  LL_TIM_OC_Init(TIM2, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
 8000e00:	187a      	adds	r2, r7, r1
 8000e02:	2380      	movs	r3, #128	; 0x80
 8000e04:	05db      	lsls	r3, r3, #23
 8000e06:	2101      	movs	r1, #1
 8000e08:	0018      	movs	r0, r3
 8000e0a:	f000 fd7b 	bl	8001904 <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM2, LL_TIM_CHANNEL_CH1);
 8000e0e:	2380      	movs	r3, #128	; 0x80
 8000e10:	05db      	lsls	r3, r3, #23
 8000e12:	2101      	movs	r1, #1
 8000e14:	0018      	movs	r0, r3
 8000e16:	f7ff feff 	bl	8000c18 <LL_TIM_OC_DisableFast>
  LL_TIM_SetTriggerOutput(TIM2, LL_TIM_TRGO_RESET);
 8000e1a:	2380      	movs	r3, #128	; 0x80
 8000e1c:	05db      	lsls	r3, r3, #23
 8000e1e:	2100      	movs	r1, #0
 8000e20:	0018      	movs	r0, r3
 8000e22:	f7ff ff7d 	bl	8000d20 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM2);
 8000e26:	2380      	movs	r3, #128	; 0x80
 8000e28:	05db      	lsls	r3, r3, #23
 8000e2a:	0018      	movs	r0, r3
 8000e2c:	f7ff ff8a 	bl	8000d44 <LL_TIM_DisableMasterSlaveMode>
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  LL_IOP_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOA);
 8000e30:	2001      	movs	r0, #1
 8000e32:	f7ff fecb 	bl	8000bcc <LL_IOP_GRP1_EnableClock>
    /**TIM2 GPIO Configuration
    PA8     ------> TIM2_CH1
    */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_8;
 8000e36:	003b      	movs	r3, r7
 8000e38:	2280      	movs	r2, #128	; 0x80
 8000e3a:	0052      	lsls	r2, r2, #1
 8000e3c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8000e3e:	003b      	movs	r3, r7
 8000e40:	2202      	movs	r2, #2
 8000e42:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000e44:	003b      	movs	r3, r7
 8000e46:	2200      	movs	r2, #0
 8000e48:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000e4a:	003b      	movs	r3, r7
 8000e4c:	2200      	movs	r2, #0
 8000e4e:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000e50:	003b      	movs	r3, r7
 8000e52:	2200      	movs	r2, #0
 8000e54:	611a      	str	r2, [r3, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 8000e56:	003b      	movs	r3, r7
 8000e58:	2205      	movs	r2, #5
 8000e5a:	615a      	str	r2, [r3, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e5c:	003a      	movs	r2, r7
 8000e5e:	23a0      	movs	r3, #160	; 0xa0
 8000e60:	05db      	lsls	r3, r3, #23
 8000e62:	0011      	movs	r1, r2
 8000e64:	0018      	movs	r0, r3
 8000e66:	f000 fa44 	bl	80012f2 <LL_GPIO_Init>

}
 8000e6a:	46c0      	nop			; (mov r8, r8)
 8000e6c:	46bd      	mov	sp, r7
 8000e6e:	b00e      	add	sp, #56	; 0x38
 8000e70:	bdb0      	pop	{r4, r5, r7, pc}
 8000e72:	46c0      	nop			; (mov r8, r8)
 8000e74:	0000ffff 	.word	0x0000ffff

08000e78 <LL_APB1_GRP1_EnableClock>:
{
 8000e78:	b580      	push	{r7, lr}
 8000e7a:	b084      	sub	sp, #16
 8000e7c:	af00      	add	r7, sp, #0
 8000e7e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 8000e80:	4b07      	ldr	r3, [pc, #28]	; (8000ea0 <LL_APB1_GRP1_EnableClock+0x28>)
 8000e82:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8000e84:	4b06      	ldr	r3, [pc, #24]	; (8000ea0 <LL_APB1_GRP1_EnableClock+0x28>)
 8000e86:	687a      	ldr	r2, [r7, #4]
 8000e88:	430a      	orrs	r2, r1
 8000e8a:	639a      	str	r2, [r3, #56]	; 0x38
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8000e8c:	4b04      	ldr	r3, [pc, #16]	; (8000ea0 <LL_APB1_GRP1_EnableClock+0x28>)
 8000e8e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000e90:	687a      	ldr	r2, [r7, #4]
 8000e92:	4013      	ands	r3, r2
 8000e94:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000e96:	68fb      	ldr	r3, [r7, #12]
}
 8000e98:	46c0      	nop			; (mov r8, r8)
 8000e9a:	46bd      	mov	sp, r7
 8000e9c:	b004      	add	sp, #16
 8000e9e:	bd80      	pop	{r7, pc}
 8000ea0:	40021000 	.word	0x40021000

08000ea4 <LL_IOP_GRP1_EnableClock>:
{
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	b084      	sub	sp, #16
 8000ea8:	af00      	add	r7, sp, #0
 8000eaa:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->IOPENR, Periphs);
 8000eac:	4b07      	ldr	r3, [pc, #28]	; (8000ecc <LL_IOP_GRP1_EnableClock+0x28>)
 8000eae:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8000eb0:	4b06      	ldr	r3, [pc, #24]	; (8000ecc <LL_IOP_GRP1_EnableClock+0x28>)
 8000eb2:	687a      	ldr	r2, [r7, #4]
 8000eb4:	430a      	orrs	r2, r1
 8000eb6:	62da      	str	r2, [r3, #44]	; 0x2c
  tmpreg = READ_BIT(RCC->IOPENR, Periphs);
 8000eb8:	4b04      	ldr	r3, [pc, #16]	; (8000ecc <LL_IOP_GRP1_EnableClock+0x28>)
 8000eba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000ebc:	687a      	ldr	r2, [r7, #4]
 8000ebe:	4013      	ands	r3, r2
 8000ec0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000ec2:	68fb      	ldr	r3, [r7, #12]
}
 8000ec4:	46c0      	nop			; (mov r8, r8)
 8000ec6:	46bd      	mov	sp, r7
 8000ec8:	b004      	add	sp, #16
 8000eca:	bd80      	pop	{r7, pc}
 8000ecc:	40021000 	.word	0x40021000

08000ed0 <LL_USART_Enable>:
  * @rmtoll CR1          UE            LL_USART_Enable
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_Enable(USART_TypeDef *USARTx)
{
 8000ed0:	b580      	push	{r7, lr}
 8000ed2:	b082      	sub	sp, #8
 8000ed4:	af00      	add	r7, sp, #0
 8000ed6:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	681b      	ldr	r3, [r3, #0]
 8000edc:	2201      	movs	r2, #1
 8000ede:	431a      	orrs	r2, r3
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	601a      	str	r2, [r3, #0]
}
 8000ee4:	46c0      	nop			; (mov r8, r8)
 8000ee6:	46bd      	mov	sp, r7
 8000ee8:	b002      	add	sp, #8
 8000eea:	bd80      	pop	{r7, pc}

08000eec <LL_USART_ConfigAsyncMode>:
  *         CR3          HDSEL         LL_USART_ConfigAsyncMode
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ConfigAsyncMode(USART_TypeDef *USARTx)
{
 8000eec:	b580      	push	{r7, lr}
 8000eee:	b082      	sub	sp, #8
 8000ef0:	af00      	add	r7, sp, #0
 8000ef2:	6078      	str	r0, [r7, #4]
  /* In Asynchronous mode, the following bits must be kept cleared:
  - LINEN, CLKEN bits in the USART_CR2 register,
  - SCEN, IREN and HDSEL bits in the USART_CR3 register.
  */
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	685b      	ldr	r3, [r3, #4]
 8000ef8:	4a07      	ldr	r2, [pc, #28]	; (8000f18 <LL_USART_ConfigAsyncMode+0x2c>)
 8000efa:	401a      	ands	r2, r3
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	689b      	ldr	r3, [r3, #8]
 8000f04:	222a      	movs	r2, #42	; 0x2a
 8000f06:	4393      	bics	r3, r2
 8000f08:	001a      	movs	r2, r3
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	609a      	str	r2, [r3, #8]
}
 8000f0e:	46c0      	nop			; (mov r8, r8)
 8000f10:	46bd      	mov	sp, r7
 8000f12:	b002      	add	sp, #8
 8000f14:	bd80      	pop	{r7, pc}
 8000f16:	46c0      	nop			; (mov r8, r8)
 8000f18:	ffffb7ff 	.word	0xffffb7ff

08000f1c <MX_USART2_UART_Init>:
/* USER CODE END 0 */

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8000f1c:	b590      	push	{r4, r7, lr}
 8000f1e:	b08f      	sub	sp, #60	; 0x3c
 8000f20:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART2_Init 0 */

  /* USER CODE END USART2_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 8000f22:	241c      	movs	r4, #28
 8000f24:	193b      	adds	r3, r7, r4
 8000f26:	0018      	movs	r0, r3
 8000f28:	231c      	movs	r3, #28
 8000f2a:	001a      	movs	r2, r3
 8000f2c:	2100      	movs	r1, #0
 8000f2e:	f000 ff73 	bl	8001e18 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f32:	1d3b      	adds	r3, r7, #4
 8000f34:	0018      	movs	r0, r3
 8000f36:	2318      	movs	r3, #24
 8000f38:	001a      	movs	r2, r3
 8000f3a:	2100      	movs	r1, #0
 8000f3c:	f000 ff6c 	bl	8001e18 <memset>

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_USART2);
 8000f40:	2380      	movs	r3, #128	; 0x80
 8000f42:	029b      	lsls	r3, r3, #10
 8000f44:	0018      	movs	r0, r3
 8000f46:	f7ff ff97 	bl	8000e78 <LL_APB1_GRP1_EnableClock>

  LL_IOP_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOA);
 8000f4a:	2001      	movs	r0, #1
 8000f4c:	f7ff ffaa 	bl	8000ea4 <LL_IOP_GRP1_EnableClock>
  /**USART2 GPIO Configuration
  PA0-CK_IN   ------> USART2_RX
  PA2   ------> USART2_TX
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_0;
 8000f50:	1d3b      	adds	r3, r7, #4
 8000f52:	2201      	movs	r2, #1
 8000f54:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8000f56:	1d3b      	adds	r3, r7, #4
 8000f58:	2202      	movs	r2, #2
 8000f5a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8000f5c:	1d3b      	adds	r3, r7, #4
 8000f5e:	2203      	movs	r2, #3
 8000f60:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000f62:	1d3b      	adds	r3, r7, #4
 8000f64:	2200      	movs	r2, #0
 8000f66:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000f68:	1d3b      	adds	r3, r7, #4
 8000f6a:	2200      	movs	r2, #0
 8000f6c:	611a      	str	r2, [r3, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_0;
 8000f6e:	1d3b      	adds	r3, r7, #4
 8000f70:	2200      	movs	r2, #0
 8000f72:	615a      	str	r2, [r3, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f74:	1d3a      	adds	r2, r7, #4
 8000f76:	23a0      	movs	r3, #160	; 0xa0
 8000f78:	05db      	lsls	r3, r3, #23
 8000f7a:	0011      	movs	r1, r2
 8000f7c:	0018      	movs	r0, r3
 8000f7e:	f000 f9b8 	bl	80012f2 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_2;
 8000f82:	1d3b      	adds	r3, r7, #4
 8000f84:	2204      	movs	r2, #4
 8000f86:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8000f88:	1d3b      	adds	r3, r7, #4
 8000f8a:	2202      	movs	r2, #2
 8000f8c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8000f8e:	1d3b      	adds	r3, r7, #4
 8000f90:	2203      	movs	r2, #3
 8000f92:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000f94:	1d3b      	adds	r3, r7, #4
 8000f96:	2200      	movs	r2, #0
 8000f98:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000f9a:	1d3b      	adds	r3, r7, #4
 8000f9c:	2200      	movs	r2, #0
 8000f9e:	611a      	str	r2, [r3, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_4;
 8000fa0:	1d3b      	adds	r3, r7, #4
 8000fa2:	2204      	movs	r2, #4
 8000fa4:	615a      	str	r2, [r3, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fa6:	1d3a      	adds	r2, r7, #4
 8000fa8:	23a0      	movs	r3, #160	; 0xa0
 8000faa:	05db      	lsls	r3, r3, #23
 8000fac:	0011      	movs	r1, r2
 8000fae:	0018      	movs	r0, r3
 8000fb0:	f000 f99f 	bl	80012f2 <LL_GPIO_Init>

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  USART_InitStruct.BaudRate = 115200;
 8000fb4:	193b      	adds	r3, r7, r4
 8000fb6:	22e1      	movs	r2, #225	; 0xe1
 8000fb8:	0252      	lsls	r2, r2, #9
 8000fba:	601a      	str	r2, [r3, #0]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8000fbc:	0021      	movs	r1, r4
 8000fbe:	187b      	adds	r3, r7, r1
 8000fc0:	2200      	movs	r2, #0
 8000fc2:	605a      	str	r2, [r3, #4]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8000fc4:	187b      	adds	r3, r7, r1
 8000fc6:	2200      	movs	r2, #0
 8000fc8:	609a      	str	r2, [r3, #8]
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8000fca:	187b      	adds	r3, r7, r1
 8000fcc:	2200      	movs	r2, #0
 8000fce:	60da      	str	r2, [r3, #12]
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8000fd0:	187b      	adds	r3, r7, r1
 8000fd2:	220c      	movs	r2, #12
 8000fd4:	611a      	str	r2, [r3, #16]
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8000fd6:	187b      	adds	r3, r7, r1
 8000fd8:	2200      	movs	r2, #0
 8000fda:	615a      	str	r2, [r3, #20]
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8000fdc:	187b      	adds	r3, r7, r1
 8000fde:	2200      	movs	r2, #0
 8000fe0:	619a      	str	r2, [r3, #24]
  LL_USART_Init(USART2, &USART_InitStruct);
 8000fe2:	187b      	adds	r3, r7, r1
 8000fe4:	4a08      	ldr	r2, [pc, #32]	; (8001008 <MX_USART2_UART_Init+0xec>)
 8000fe6:	0019      	movs	r1, r3
 8000fe8:	0010      	movs	r0, r2
 8000fea:	f000 fe85 	bl	8001cf8 <LL_USART_Init>
  LL_USART_ConfigAsyncMode(USART2);
 8000fee:	4b06      	ldr	r3, [pc, #24]	; (8001008 <MX_USART2_UART_Init+0xec>)
 8000ff0:	0018      	movs	r0, r3
 8000ff2:	f7ff ff7b 	bl	8000eec <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(USART2);
 8000ff6:	4b04      	ldr	r3, [pc, #16]	; (8001008 <MX_USART2_UART_Init+0xec>)
 8000ff8:	0018      	movs	r0, r3
 8000ffa:	f7ff ff69 	bl	8000ed0 <LL_USART_Enable>
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000ffe:	46c0      	nop			; (mov r8, r8)
 8001000:	46bd      	mov	sp, r7
 8001002:	b00f      	add	sp, #60	; 0x3c
 8001004:	bd90      	pop	{r4, r7, pc}
 8001006:	46c0      	nop			; (mov r8, r8)
 8001008:	40004400 	.word	0x40004400

0800100c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 800100c:	4813      	ldr	r0, [pc, #76]	; (800105c <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 800100e:	4685      	mov	sp, r0
   
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001010:	f7ff fdc1 	bl	8000b96 <SystemInit>

/*Check if boot space corresponds to system memory*/

    LDR R0,=0x00000004
 8001014:	4812      	ldr	r0, [pc, #72]	; (8001060 <LoopForever+0x6>)
    LDR R1, [R0]
 8001016:	6801      	ldr	r1, [r0, #0]
    LSRS R1, R1, #24
 8001018:	0e09      	lsrs	r1, r1, #24
    LDR R2,=0x1F
 800101a:	4a12      	ldr	r2, [pc, #72]	; (8001064 <LoopForever+0xa>)
    CMP R1, R2
 800101c:	4291      	cmp	r1, r2
    BNE ApplicationStart
 800101e:	d105      	bne.n	800102c <ApplicationStart>

 /*SYSCFG clock enable*/
    LDR R0,=0x40021034
 8001020:	4811      	ldr	r0, [pc, #68]	; (8001068 <LoopForever+0xe>)
    LDR R1,=0x00000001
 8001022:	4912      	ldr	r1, [pc, #72]	; (800106c <LoopForever+0x12>)
    STR R1, [R0]
 8001024:	6001      	str	r1, [r0, #0]

/*Set CFGR1 register with flash memory remap at address 0*/
    LDR R0,=0x40010000
 8001026:	4812      	ldr	r0, [pc, #72]	; (8001070 <LoopForever+0x16>)
    LDR R1,=0x00000000
 8001028:	4912      	ldr	r1, [pc, #72]	; (8001074 <LoopForever+0x1a>)
    STR R1, [R0]
 800102a:	6001      	str	r1, [r0, #0]

0800102c <ApplicationStart>:

ApplicationStart:
/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800102c:	4812      	ldr	r0, [pc, #72]	; (8001078 <LoopForever+0x1e>)
  ldr r1, =_edata
 800102e:	4913      	ldr	r1, [pc, #76]	; (800107c <LoopForever+0x22>)
  ldr r2, =_sidata
 8001030:	4a13      	ldr	r2, [pc, #76]	; (8001080 <LoopForever+0x26>)
  movs r3, #0
 8001032:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001034:	e002      	b.n	800103c <LoopCopyDataInit>

08001036 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001036:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001038:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800103a:	3304      	adds	r3, #4

0800103c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800103c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800103e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001040:	d3f9      	bcc.n	8001036 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001042:	4a10      	ldr	r2, [pc, #64]	; (8001084 <LoopForever+0x2a>)
  ldr r4, =_ebss
 8001044:	4c10      	ldr	r4, [pc, #64]	; (8001088 <LoopForever+0x2e>)
  movs r3, #0
 8001046:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001048:	e001      	b.n	800104e <LoopFillZerobss>

0800104a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800104a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800104c:	3204      	adds	r2, #4

0800104e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800104e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001050:	d3fb      	bcc.n	800104a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001052:	f000 fee9 	bl	8001e28 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001056:	f7ff fc4d 	bl	80008f4 <main>

0800105a <LoopForever>:

LoopForever:
    b LoopForever
 800105a:	e7fe      	b.n	800105a <LoopForever>
   ldr   r0, =_estack
 800105c:	20000800 	.word	0x20000800
    LDR R0,=0x00000004
 8001060:	00000004 	.word	0x00000004
    LDR R2,=0x1F
 8001064:	0000001f 	.word	0x0000001f
    LDR R0,=0x40021034
 8001068:	40021034 	.word	0x40021034
    LDR R1,=0x00000001
 800106c:	00000001 	.word	0x00000001
    LDR R0,=0x40010000
 8001070:	40010000 	.word	0x40010000
    LDR R1,=0x00000000
 8001074:	00000000 	.word	0x00000000
  ldr r0, =_sdata
 8001078:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800107c:	20000004 	.word	0x20000004
  ldr r2, =_sidata
 8001080:	08001ec4 	.word	0x08001ec4
  ldr r2, =_sbss
 8001084:	20000004 	.word	0x20000004
  ldr r4, =_ebss
 8001088:	20000020 	.word	0x20000020

0800108c <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800108c:	e7fe      	b.n	800108c <ADC1_COMP_IRQHandler>

0800108e <LL_ADC_IsEnabled>:
{
 800108e:	b580      	push	{r7, lr}
 8001090:	b082      	sub	sp, #8
 8001092:	af00      	add	r7, sp, #0
 8001094:	6078      	str	r0, [r7, #4]
  return (READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN));
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	689b      	ldr	r3, [r3, #8]
 800109a:	2201      	movs	r2, #1
 800109c:	4013      	ands	r3, r2
 800109e:	3b01      	subs	r3, #1
 80010a0:	425a      	negs	r2, r3
 80010a2:	4153      	adcs	r3, r2
 80010a4:	b2db      	uxtb	r3, r3
}
 80010a6:	0018      	movs	r0, r3
 80010a8:	46bd      	mov	sp, r7
 80010aa:	b002      	add	sp, #8
 80010ac:	bd80      	pop	{r7, pc}
	...

080010b0 <LL_ADC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC registers are initialized
  *          - ERROR: ADC registers are not initialized
  */
ErrorStatus LL_ADC_Init(ADC_TypeDef *ADCx, LL_ADC_InitTypeDef *ADC_InitStruct)
{
 80010b0:	b580      	push	{r7, lr}
 80010b2:	b084      	sub	sp, #16
 80010b4:	af00      	add	r7, sp, #0
 80010b6:	6078      	str	r0, [r7, #4]
 80010b8:	6039      	str	r1, [r7, #0]
  ErrorStatus status = SUCCESS;
 80010ba:	230f      	movs	r3, #15
 80010bc:	18fb      	adds	r3, r7, r3
 80010be:	2200      	movs	r2, #0
 80010c0:	701a      	strb	r2, [r3, #0]
  assert_param(IS_LL_ADC_DATA_ALIGN(ADC_InitStruct->DataAlignment));
  assert_param(IS_LL_ADC_LOW_POWER(ADC_InitStruct->LowPowerMode));

  /* Note: Hardware constraint (refer to description of this function):       */
  /*       ADC instance must be disabled.                                     */
  if (LL_ADC_IsEnabled(ADCx) == 0U)
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	0018      	movs	r0, r3
 80010c6:	f7ff ffe2 	bl	800108e <LL_ADC_IsEnabled>
 80010ca:	1e03      	subs	r3, r0, #0
 80010cc:	d118      	bne.n	8001100 <LL_ADC_Init+0x50>
    /* Configuration of ADC hierarchical scope:                               */
    /*  - ADC instance                                                        */
    /*    - Set ADC data resolution                                           */
    /*    - Set ADC conversion data alignment                                 */
    /*    - Set ADC low power mode                                            */
    MODIFY_REG(ADCx->CFGR1,
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	68db      	ldr	r3, [r3, #12]
 80010d2:	4a11      	ldr	r2, [pc, #68]	; (8001118 <LL_ADC_Init+0x68>)
 80010d4:	401a      	ands	r2, r3
 80010d6:	683b      	ldr	r3, [r7, #0]
 80010d8:	6859      	ldr	r1, [r3, #4]
 80010da:	683b      	ldr	r3, [r7, #0]
 80010dc:	689b      	ldr	r3, [r3, #8]
 80010de:	4319      	orrs	r1, r3
 80010e0:	683b      	ldr	r3, [r7, #0]
 80010e2:	68db      	ldr	r3, [r3, #12]
 80010e4:	430b      	orrs	r3, r1
 80010e6:	431a      	orrs	r2, r3
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	60da      	str	r2, [r3, #12]
               ADC_InitStruct->Resolution
               | ADC_InitStruct->DataAlignment
               | ADC_InitStruct->LowPowerMode
              );

    MODIFY_REG(ADCx->CFGR2,
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	691b      	ldr	r3, [r3, #16]
 80010f0:	009b      	lsls	r3, r3, #2
 80010f2:	089a      	lsrs	r2, r3, #2
 80010f4:	683b      	ldr	r3, [r7, #0]
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	431a      	orrs	r2, r3
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	611a      	str	r2, [r3, #16]
 80010fe:	e003      	b.n	8001108 <LL_ADC_Init+0x58>
              );
  }
  else
  {
    /* Initialization error: ADC instance is not disabled. */
    status = ERROR;
 8001100:	230f      	movs	r3, #15
 8001102:	18fb      	adds	r3, r7, r3
 8001104:	2201      	movs	r2, #1
 8001106:	701a      	strb	r2, [r3, #0]
  }
  return status;
 8001108:	230f      	movs	r3, #15
 800110a:	18fb      	adds	r3, r7, r3
 800110c:	781b      	ldrb	r3, [r3, #0]
}
 800110e:	0018      	movs	r0, r3
 8001110:	46bd      	mov	sp, r7
 8001112:	b004      	add	sp, #16
 8001114:	bd80      	pop	{r7, pc}
 8001116:	46c0      	nop			; (mov r8, r8)
 8001118:	ffff3fc7 	.word	0xffff3fc7

0800111c <LL_ADC_REG_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC registers are initialized
  *          - ERROR: ADC registers are not initialized
  */
ErrorStatus LL_ADC_REG_Init(ADC_TypeDef *ADCx, LL_ADC_REG_InitTypeDef *ADC_REG_InitStruct)
{
 800111c:	b580      	push	{r7, lr}
 800111e:	b084      	sub	sp, #16
 8001120:	af00      	add	r7, sp, #0
 8001122:	6078      	str	r0, [r7, #4]
 8001124:	6039      	str	r1, [r7, #0]
  ErrorStatus status = SUCCESS;
 8001126:	230f      	movs	r3, #15
 8001128:	18fb      	adds	r3, r7, r3
 800112a:	2200      	movs	r2, #0
 800112c:	701a      	strb	r2, [r3, #0]
  assert_param((ADC_REG_InitStruct->ContinuousMode == LL_ADC_REG_CONV_SINGLE)
               || (ADC_REG_InitStruct->SequencerDiscont == LL_ADC_REG_SEQ_DISCONT_DISABLE));

  /* Note: Hardware constraint (refer to description of this function):       */
  /*       ADC instance must be disabled.                                     */
  if (LL_ADC_IsEnabled(ADCx) == 0U)
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	0018      	movs	r0, r3
 8001132:	f7ff ffac 	bl	800108e <LL_ADC_IsEnabled>
 8001136:	1e03      	subs	r3, r0, #0
 8001138:	d115      	bne.n	8001166 <LL_ADC_REG_Init+0x4a>
    /*    - Set ADC group regular conversion data transfer: no transfer or    */
    /*      transfer by DMA, and DMA requests mode                            */
    /*    - Set ADC group regular overrun behavior                            */
    /* Note: On this STM32 series, ADC trigger edge is set to value 0x0 by     */
    /*       setting of trigger source to SW start.                           */
    MODIFY_REG(ADCx->CFGR1,
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	68db      	ldr	r3, [r3, #12]
 800113e:	4a0f      	ldr	r2, [pc, #60]	; (800117c <LL_ADC_REG_Init+0x60>)
 8001140:	401a      	ands	r2, r3
 8001142:	683b      	ldr	r3, [r7, #0]
 8001144:	6819      	ldr	r1, [r3, #0]
 8001146:	683b      	ldr	r3, [r7, #0]
 8001148:	685b      	ldr	r3, [r3, #4]
 800114a:	4319      	orrs	r1, r3
 800114c:	683b      	ldr	r3, [r7, #0]
 800114e:	689b      	ldr	r3, [r3, #8]
 8001150:	4319      	orrs	r1, r3
 8001152:	683b      	ldr	r3, [r7, #0]
 8001154:	68db      	ldr	r3, [r3, #12]
 8001156:	4319      	orrs	r1, r3
 8001158:	683b      	ldr	r3, [r7, #0]
 800115a:	691b      	ldr	r3, [r3, #16]
 800115c:	430b      	orrs	r3, r1
 800115e:	431a      	orrs	r2, r3
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	60da      	str	r2, [r3, #12]
 8001164:	e003      	b.n	800116e <LL_ADC_REG_Init+0x52>

  }
  else
  {
    /* Initialization error: ADC instance is not disabled. */
    status = ERROR;
 8001166:	230f      	movs	r3, #15
 8001168:	18fb      	adds	r3, r7, r3
 800116a:	2201      	movs	r2, #1
 800116c:	701a      	strb	r2, [r3, #0]
  }
  return status;
 800116e:	230f      	movs	r3, #15
 8001170:	18fb      	adds	r3, r7, r3
 8001172:	781b      	ldrb	r3, [r3, #0]
}
 8001174:	0018      	movs	r0, r3
 8001176:	46bd      	mov	sp, r7
 8001178:	b004      	add	sp, #16
 800117a:	bd80      	pop	{r7, pc}
 800117c:	fffec23c 	.word	0xfffec23c

08001180 <LL_GPIO_SetPinMode>:
{
 8001180:	b580      	push	{r7, lr}
 8001182:	b084      	sub	sp, #16
 8001184:	af00      	add	r7, sp, #0
 8001186:	60f8      	str	r0, [r7, #12]
 8001188:	60b9      	str	r1, [r7, #8]
 800118a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, ((Pin * Pin) * GPIO_MODER_MODE0), ((Pin * Pin) * Mode));
 800118c:	68fb      	ldr	r3, [r7, #12]
 800118e:	6819      	ldr	r1, [r3, #0]
 8001190:	68bb      	ldr	r3, [r7, #8]
 8001192:	435b      	muls	r3, r3
 8001194:	001a      	movs	r2, r3
 8001196:	0013      	movs	r3, r2
 8001198:	005b      	lsls	r3, r3, #1
 800119a:	189b      	adds	r3, r3, r2
 800119c:	43db      	mvns	r3, r3
 800119e:	400b      	ands	r3, r1
 80011a0:	001a      	movs	r2, r3
 80011a2:	68bb      	ldr	r3, [r7, #8]
 80011a4:	435b      	muls	r3, r3
 80011a6:	6879      	ldr	r1, [r7, #4]
 80011a8:	434b      	muls	r3, r1
 80011aa:	431a      	orrs	r2, r3
 80011ac:	68fb      	ldr	r3, [r7, #12]
 80011ae:	601a      	str	r2, [r3, #0]
}
 80011b0:	46c0      	nop			; (mov r8, r8)
 80011b2:	46bd      	mov	sp, r7
 80011b4:	b004      	add	sp, #16
 80011b6:	bd80      	pop	{r7, pc}

080011b8 <LL_GPIO_SetPinOutputType>:
{
 80011b8:	b580      	push	{r7, lr}
 80011ba:	b084      	sub	sp, #16
 80011bc:	af00      	add	r7, sp, #0
 80011be:	60f8      	str	r0, [r7, #12]
 80011c0:	60b9      	str	r1, [r7, #8]
 80011c2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 80011c4:	68fb      	ldr	r3, [r7, #12]
 80011c6:	685b      	ldr	r3, [r3, #4]
 80011c8:	68ba      	ldr	r2, [r7, #8]
 80011ca:	43d2      	mvns	r2, r2
 80011cc:	401a      	ands	r2, r3
 80011ce:	68bb      	ldr	r3, [r7, #8]
 80011d0:	6879      	ldr	r1, [r7, #4]
 80011d2:	434b      	muls	r3, r1
 80011d4:	431a      	orrs	r2, r3
 80011d6:	68fb      	ldr	r3, [r7, #12]
 80011d8:	605a      	str	r2, [r3, #4]
}
 80011da:	46c0      	nop			; (mov r8, r8)
 80011dc:	46bd      	mov	sp, r7
 80011de:	b004      	add	sp, #16
 80011e0:	bd80      	pop	{r7, pc}

080011e2 <LL_GPIO_SetPinSpeed>:
{
 80011e2:	b580      	push	{r7, lr}
 80011e4:	b084      	sub	sp, #16
 80011e6:	af00      	add	r7, sp, #0
 80011e8:	60f8      	str	r0, [r7, #12]
 80011ea:	60b9      	str	r1, [r7, #8]
 80011ec:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, ((Pin * Pin) * GPIO_OSPEEDER_OSPEED0), ((Pin * Pin) * Speed));
 80011ee:	68fb      	ldr	r3, [r7, #12]
 80011f0:	6899      	ldr	r1, [r3, #8]
 80011f2:	68bb      	ldr	r3, [r7, #8]
 80011f4:	435b      	muls	r3, r3
 80011f6:	001a      	movs	r2, r3
 80011f8:	0013      	movs	r3, r2
 80011fa:	005b      	lsls	r3, r3, #1
 80011fc:	189b      	adds	r3, r3, r2
 80011fe:	43db      	mvns	r3, r3
 8001200:	400b      	ands	r3, r1
 8001202:	001a      	movs	r2, r3
 8001204:	68bb      	ldr	r3, [r7, #8]
 8001206:	435b      	muls	r3, r3
 8001208:	6879      	ldr	r1, [r7, #4]
 800120a:	434b      	muls	r3, r1
 800120c:	431a      	orrs	r2, r3
 800120e:	68fb      	ldr	r3, [r7, #12]
 8001210:	609a      	str	r2, [r3, #8]
}
 8001212:	46c0      	nop			; (mov r8, r8)
 8001214:	46bd      	mov	sp, r7
 8001216:	b004      	add	sp, #16
 8001218:	bd80      	pop	{r7, pc}

0800121a <LL_GPIO_SetPinPull>:
{
 800121a:	b580      	push	{r7, lr}
 800121c:	b084      	sub	sp, #16
 800121e:	af00      	add	r7, sp, #0
 8001220:	60f8      	str	r0, [r7, #12]
 8001222:	60b9      	str	r1, [r7, #8]
 8001224:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, ((Pin * Pin) * GPIO_PUPDR_PUPD0), ((Pin * Pin) * Pull));
 8001226:	68fb      	ldr	r3, [r7, #12]
 8001228:	68d9      	ldr	r1, [r3, #12]
 800122a:	68bb      	ldr	r3, [r7, #8]
 800122c:	435b      	muls	r3, r3
 800122e:	001a      	movs	r2, r3
 8001230:	0013      	movs	r3, r2
 8001232:	005b      	lsls	r3, r3, #1
 8001234:	189b      	adds	r3, r3, r2
 8001236:	43db      	mvns	r3, r3
 8001238:	400b      	ands	r3, r1
 800123a:	001a      	movs	r2, r3
 800123c:	68bb      	ldr	r3, [r7, #8]
 800123e:	435b      	muls	r3, r3
 8001240:	6879      	ldr	r1, [r7, #4]
 8001242:	434b      	muls	r3, r1
 8001244:	431a      	orrs	r2, r3
 8001246:	68fb      	ldr	r3, [r7, #12]
 8001248:	60da      	str	r2, [r3, #12]
}
 800124a:	46c0      	nop			; (mov r8, r8)
 800124c:	46bd      	mov	sp, r7
 800124e:	b004      	add	sp, #16
 8001250:	bd80      	pop	{r7, pc}

08001252 <LL_GPIO_SetAFPin_0_7>:
{
 8001252:	b580      	push	{r7, lr}
 8001254:	b084      	sub	sp, #16
 8001256:	af00      	add	r7, sp, #0
 8001258:	60f8      	str	r0, [r7, #12]
 800125a:	60b9      	str	r1, [r7, #8]
 800125c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], ((((Pin * Pin) * Pin) * Pin) * GPIO_AFRL_AFSEL0),
 800125e:	68fb      	ldr	r3, [r7, #12]
 8001260:	6a19      	ldr	r1, [r3, #32]
 8001262:	68bb      	ldr	r3, [r7, #8]
 8001264:	435b      	muls	r3, r3
 8001266:	68ba      	ldr	r2, [r7, #8]
 8001268:	4353      	muls	r3, r2
 800126a:	68ba      	ldr	r2, [r7, #8]
 800126c:	435a      	muls	r2, r3
 800126e:	0013      	movs	r3, r2
 8001270:	011b      	lsls	r3, r3, #4
 8001272:	1a9b      	subs	r3, r3, r2
 8001274:	43db      	mvns	r3, r3
 8001276:	400b      	ands	r3, r1
 8001278:	001a      	movs	r2, r3
 800127a:	68bb      	ldr	r3, [r7, #8]
 800127c:	435b      	muls	r3, r3
 800127e:	68b9      	ldr	r1, [r7, #8]
 8001280:	434b      	muls	r3, r1
 8001282:	68b9      	ldr	r1, [r7, #8]
 8001284:	434b      	muls	r3, r1
 8001286:	6879      	ldr	r1, [r7, #4]
 8001288:	434b      	muls	r3, r1
 800128a:	431a      	orrs	r2, r3
 800128c:	68fb      	ldr	r3, [r7, #12]
 800128e:	621a      	str	r2, [r3, #32]
}
 8001290:	46c0      	nop			; (mov r8, r8)
 8001292:	46bd      	mov	sp, r7
 8001294:	b004      	add	sp, #16
 8001296:	bd80      	pop	{r7, pc}

08001298 <LL_GPIO_SetAFPin_8_15>:
{
 8001298:	b580      	push	{r7, lr}
 800129a:	b084      	sub	sp, #16
 800129c:	af00      	add	r7, sp, #0
 800129e:	60f8      	str	r0, [r7, #12]
 80012a0:	60b9      	str	r1, [r7, #8]
 80012a2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (((((Pin >> 8U) * (Pin >> 8U)) * (Pin >> 8U)) * (Pin >> 8U)) * GPIO_AFRH_AFSEL8),
 80012a4:	68fb      	ldr	r3, [r7, #12]
 80012a6:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80012a8:	68bb      	ldr	r3, [r7, #8]
 80012aa:	0a1b      	lsrs	r3, r3, #8
 80012ac:	68ba      	ldr	r2, [r7, #8]
 80012ae:	0a12      	lsrs	r2, r2, #8
 80012b0:	4353      	muls	r3, r2
 80012b2:	68ba      	ldr	r2, [r7, #8]
 80012b4:	0a12      	lsrs	r2, r2, #8
 80012b6:	4353      	muls	r3, r2
 80012b8:	68ba      	ldr	r2, [r7, #8]
 80012ba:	0a12      	lsrs	r2, r2, #8
 80012bc:	435a      	muls	r2, r3
 80012be:	0013      	movs	r3, r2
 80012c0:	011b      	lsls	r3, r3, #4
 80012c2:	1a9b      	subs	r3, r3, r2
 80012c4:	43db      	mvns	r3, r3
 80012c6:	400b      	ands	r3, r1
 80012c8:	001a      	movs	r2, r3
 80012ca:	68bb      	ldr	r3, [r7, #8]
 80012cc:	0a1b      	lsrs	r3, r3, #8
 80012ce:	68b9      	ldr	r1, [r7, #8]
 80012d0:	0a09      	lsrs	r1, r1, #8
 80012d2:	434b      	muls	r3, r1
 80012d4:	68b9      	ldr	r1, [r7, #8]
 80012d6:	0a09      	lsrs	r1, r1, #8
 80012d8:	434b      	muls	r3, r1
 80012da:	68b9      	ldr	r1, [r7, #8]
 80012dc:	0a09      	lsrs	r1, r1, #8
 80012de:	434b      	muls	r3, r1
 80012e0:	6879      	ldr	r1, [r7, #4]
 80012e2:	434b      	muls	r3, r1
 80012e4:	431a      	orrs	r2, r3
 80012e6:	68fb      	ldr	r3, [r7, #12]
 80012e8:	625a      	str	r2, [r3, #36]	; 0x24
}
 80012ea:	46c0      	nop			; (mov r8, r8)
 80012ec:	46bd      	mov	sp, r7
 80012ee:	b004      	add	sp, #16
 80012f0:	bd80      	pop	{r7, pc}

080012f2 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 80012f2:	b580      	push	{r7, lr}
 80012f4:	b084      	sub	sp, #16
 80012f6:	af00      	add	r7, sp, #0
 80012f8:	6078      	str	r0, [r7, #4]
 80012fa:	6039      	str	r1, [r7, #0]
  uint32_t pinpos     = 0x00000000U;
 80012fc:	2300      	movs	r3, #0
 80012fe:	60fb      	str	r3, [r7, #12]
  uint32_t currentpin = 0x00000000U;
 8001300:	2300      	movs	r3, #0
 8001302:	60bb      	str	r3, [r7, #8]
  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  /* pinpos = 0; useless as already done in default initialization */

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8001304:	e048      	b.n	8001398 <LL_GPIO_Init+0xa6>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001U << pinpos);
 8001306:	683b      	ldr	r3, [r7, #0]
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	2101      	movs	r1, #1
 800130c:	68fa      	ldr	r2, [r7, #12]
 800130e:	4091      	lsls	r1, r2
 8001310:	000a      	movs	r2, r1
 8001312:	4013      	ands	r3, r2
 8001314:	60bb      	str	r3, [r7, #8]

    if (currentpin)
 8001316:	68bb      	ldr	r3, [r7, #8]
 8001318:	2b00      	cmp	r3, #0
 800131a:	d03a      	beq.n	8001392 <LL_GPIO_Init+0xa0>
    {
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 800131c:	683b      	ldr	r3, [r7, #0]
 800131e:	685b      	ldr	r3, [r3, #4]
 8001320:	2b01      	cmp	r3, #1
 8001322:	d003      	beq.n	800132c <LL_GPIO_Init+0x3a>
 8001324:	683b      	ldr	r3, [r7, #0]
 8001326:	685b      	ldr	r3, [r3, #4]
 8001328:	2b02      	cmp	r3, #2
 800132a:	d10e      	bne.n	800134a <LL_GPIO_Init+0x58>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 800132c:	683b      	ldr	r3, [r7, #0]
 800132e:	689a      	ldr	r2, [r3, #8]
 8001330:	68b9      	ldr	r1, [r7, #8]
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	0018      	movs	r0, r3
 8001336:	f7ff ff54 	bl	80011e2 <LL_GPIO_SetPinSpeed>

        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 800133a:	683b      	ldr	r3, [r7, #0]
 800133c:	6819      	ldr	r1, [r3, #0]
 800133e:	683b      	ldr	r3, [r7, #0]
 8001340:	68da      	ldr	r2, [r3, #12]
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	0018      	movs	r0, r3
 8001346:	f7ff ff37 	bl	80011b8 <LL_GPIO_SetPinOutputType>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 800134a:	683b      	ldr	r3, [r7, #0]
 800134c:	691a      	ldr	r2, [r3, #16]
 800134e:	68b9      	ldr	r1, [r7, #8]
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	0018      	movs	r0, r3
 8001354:	f7ff ff61 	bl	800121a <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8001358:	683b      	ldr	r3, [r7, #0]
 800135a:	685b      	ldr	r3, [r3, #4]
 800135c:	2b02      	cmp	r3, #2
 800135e:	d111      	bne.n	8001384 <LL_GPIO_Init+0x92>
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (currentpin < LL_GPIO_PIN_8)
 8001360:	68bb      	ldr	r3, [r7, #8]
 8001362:	2bff      	cmp	r3, #255	; 0xff
 8001364:	d807      	bhi.n	8001376 <LL_GPIO_Init+0x84>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8001366:	683b      	ldr	r3, [r7, #0]
 8001368:	695a      	ldr	r2, [r3, #20]
 800136a:	68b9      	ldr	r1, [r7, #8]
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	0018      	movs	r0, r3
 8001370:	f7ff ff6f 	bl	8001252 <LL_GPIO_SetAFPin_0_7>
 8001374:	e006      	b.n	8001384 <LL_GPIO_Init+0x92>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8001376:	683b      	ldr	r3, [r7, #0]
 8001378:	695a      	ldr	r2, [r3, #20]
 800137a:	68b9      	ldr	r1, [r7, #8]
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	0018      	movs	r0, r3
 8001380:	f7ff ff8a 	bl	8001298 <LL_GPIO_SetAFPin_8_15>
        }
      }

      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8001384:	683b      	ldr	r3, [r7, #0]
 8001386:	685a      	ldr	r2, [r3, #4]
 8001388:	68b9      	ldr	r1, [r7, #8]
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	0018      	movs	r0, r3
 800138e:	f7ff fef7 	bl	8001180 <LL_GPIO_SetPinMode>
    }
    pinpos++;
 8001392:	68fb      	ldr	r3, [r7, #12]
 8001394:	3301      	adds	r3, #1
 8001396:	60fb      	str	r3, [r7, #12]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8001398:	683b      	ldr	r3, [r7, #0]
 800139a:	681a      	ldr	r2, [r3, #0]
 800139c:	68fb      	ldr	r3, [r7, #12]
 800139e:	40da      	lsrs	r2, r3
 80013a0:	1e13      	subs	r3, r2, #0
 80013a2:	d1b0      	bne.n	8001306 <LL_GPIO_Init+0x14>
  }


  return (SUCCESS);
 80013a4:	2300      	movs	r3, #0
}
 80013a6:	0018      	movs	r0, r3
 80013a8:	46bd      	mov	sp, r7
 80013aa:	b004      	add	sp, #16
 80013ac:	bd80      	pop	{r7, pc}
	...

080013b0 <LL_RCC_HSI_IsReady>:
{
 80013b0:	b580      	push	{r7, lr}
 80013b2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RCC_CR_HSIRDY) ? 1UL : 0UL);
 80013b4:	4b05      	ldr	r3, [pc, #20]	; (80013cc <LL_RCC_HSI_IsReady+0x1c>)
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	2204      	movs	r2, #4
 80013ba:	4013      	ands	r3, r2
 80013bc:	2b04      	cmp	r3, #4
 80013be:	d101      	bne.n	80013c4 <LL_RCC_HSI_IsReady+0x14>
 80013c0:	2301      	movs	r3, #1
 80013c2:	e000      	b.n	80013c6 <LL_RCC_HSI_IsReady+0x16>
 80013c4:	2300      	movs	r3, #0
}
 80013c6:	0018      	movs	r0, r3
 80013c8:	46bd      	mov	sp, r7
 80013ca:	bd80      	pop	{r7, pc}
 80013cc:	40021000 	.word	0x40021000

080013d0 <LL_RCC_LSE_IsReady>:
{
 80013d0:	b580      	push	{r7, lr}
 80013d2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSERDY) == RCC_CSR_LSERDY) ? 1UL : 0UL);
 80013d4:	4b07      	ldr	r3, [pc, #28]	; (80013f4 <LL_RCC_LSE_IsReady+0x24>)
 80013d6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80013d8:	2380      	movs	r3, #128	; 0x80
 80013da:	009b      	lsls	r3, r3, #2
 80013dc:	401a      	ands	r2, r3
 80013de:	2380      	movs	r3, #128	; 0x80
 80013e0:	009b      	lsls	r3, r3, #2
 80013e2:	429a      	cmp	r2, r3
 80013e4:	d101      	bne.n	80013ea <LL_RCC_LSE_IsReady+0x1a>
 80013e6:	2301      	movs	r3, #1
 80013e8:	e000      	b.n	80013ec <LL_RCC_LSE_IsReady+0x1c>
 80013ea:	2300      	movs	r3, #0
}
 80013ec:	0018      	movs	r0, r3
 80013ee:	46bd      	mov	sp, r7
 80013f0:	bd80      	pop	{r7, pc}
 80013f2:	46c0      	nop			; (mov r8, r8)
 80013f4:	40021000 	.word	0x40021000

080013f8 <LL_RCC_MSI_GetRange>:
{
 80013f8:	b580      	push	{r7, lr}
 80013fa:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->ICSCR, RCC_ICSCR_MSIRANGE));
 80013fc:	4b03      	ldr	r3, [pc, #12]	; (800140c <LL_RCC_MSI_GetRange+0x14>)
 80013fe:	685a      	ldr	r2, [r3, #4]
 8001400:	23e0      	movs	r3, #224	; 0xe0
 8001402:	021b      	lsls	r3, r3, #8
 8001404:	4013      	ands	r3, r2
}
 8001406:	0018      	movs	r0, r3
 8001408:	46bd      	mov	sp, r7
 800140a:	bd80      	pop	{r7, pc}
 800140c:	40021000 	.word	0x40021000

08001410 <LL_RCC_GetSysClkSource>:
{
 8001410:	b580      	push	{r7, lr}
 8001412:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8001414:	4b03      	ldr	r3, [pc, #12]	; (8001424 <LL_RCC_GetSysClkSource+0x14>)
 8001416:	68db      	ldr	r3, [r3, #12]
 8001418:	220c      	movs	r2, #12
 800141a:	4013      	ands	r3, r2
}
 800141c:	0018      	movs	r0, r3
 800141e:	46bd      	mov	sp, r7
 8001420:	bd80      	pop	{r7, pc}
 8001422:	46c0      	nop			; (mov r8, r8)
 8001424:	40021000 	.word	0x40021000

08001428 <LL_RCC_GetAHBPrescaler>:
{
 8001428:	b580      	push	{r7, lr}
 800142a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 800142c:	4b03      	ldr	r3, [pc, #12]	; (800143c <LL_RCC_GetAHBPrescaler+0x14>)
 800142e:	68db      	ldr	r3, [r3, #12]
 8001430:	22f0      	movs	r2, #240	; 0xf0
 8001432:	4013      	ands	r3, r2
}
 8001434:	0018      	movs	r0, r3
 8001436:	46bd      	mov	sp, r7
 8001438:	bd80      	pop	{r7, pc}
 800143a:	46c0      	nop			; (mov r8, r8)
 800143c:	40021000 	.word	0x40021000

08001440 <LL_RCC_GetAPB1Prescaler>:
{
 8001440:	b580      	push	{r7, lr}
 8001442:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8001444:	4b03      	ldr	r3, [pc, #12]	; (8001454 <LL_RCC_GetAPB1Prescaler+0x14>)
 8001446:	68da      	ldr	r2, [r3, #12]
 8001448:	23e0      	movs	r3, #224	; 0xe0
 800144a:	00db      	lsls	r3, r3, #3
 800144c:	4013      	ands	r3, r2
}
 800144e:	0018      	movs	r0, r3
 8001450:	46bd      	mov	sp, r7
 8001452:	bd80      	pop	{r7, pc}
 8001454:	40021000 	.word	0x40021000

08001458 <LL_RCC_GetUSARTClockSource>:
  *         @arg @ref LL_RCC_USART2_CLKSOURCE_LSE
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_GetUSARTClockSource(uint32_t USARTx)
{
 8001458:	b580      	push	{r7, lr}
 800145a:	b082      	sub	sp, #8
 800145c:	af00      	add	r7, sp, #0
 800145e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16U));
 8001460:	4b05      	ldr	r3, [pc, #20]	; (8001478 <LL_RCC_GetUSARTClockSource+0x20>)
 8001462:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001464:	687a      	ldr	r2, [r7, #4]
 8001466:	401a      	ands	r2, r3
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	041b      	lsls	r3, r3, #16
 800146c:	4313      	orrs	r3, r2
}
 800146e:	0018      	movs	r0, r3
 8001470:	46bd      	mov	sp, r7
 8001472:	b002      	add	sp, #8
 8001474:	bd80      	pop	{r7, pc}
 8001476:	46c0      	nop			; (mov r8, r8)
 8001478:	40021000 	.word	0x40021000

0800147c <LL_RCC_PLL_GetMainSource>:
  * @retval Returned value can be one of the following values:
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 800147c:	b580      	push	{r7, lr}
 800147e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLSRC));
 8001480:	4b03      	ldr	r3, [pc, #12]	; (8001490 <LL_RCC_PLL_GetMainSource+0x14>)
 8001482:	68da      	ldr	r2, [r3, #12]
 8001484:	2380      	movs	r3, #128	; 0x80
 8001486:	025b      	lsls	r3, r3, #9
 8001488:	4013      	ands	r3, r2
}
 800148a:	0018      	movs	r0, r3
 800148c:	46bd      	mov	sp, r7
 800148e:	bd80      	pop	{r7, pc}
 8001490:	40021000 	.word	0x40021000

08001494 <LL_RCC_PLL_GetMultiplicator>:
  *         @arg @ref LL_RCC_PLL_MUL_24
  *         @arg @ref LL_RCC_PLL_MUL_32
  *         @arg @ref LL_RCC_PLL_MUL_48
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMultiplicator(void)
{
 8001494:	b580      	push	{r7, lr}
 8001496:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLMUL));
 8001498:	4b03      	ldr	r3, [pc, #12]	; (80014a8 <LL_RCC_PLL_GetMultiplicator+0x14>)
 800149a:	68da      	ldr	r2, [r3, #12]
 800149c:	23f0      	movs	r3, #240	; 0xf0
 800149e:	039b      	lsls	r3, r3, #14
 80014a0:	4013      	ands	r3, r2
}
 80014a2:	0018      	movs	r0, r3
 80014a4:	46bd      	mov	sp, r7
 80014a6:	bd80      	pop	{r7, pc}
 80014a8:	40021000 	.word	0x40021000

080014ac <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLL_DIV_2
  *         @arg @ref LL_RCC_PLL_DIV_3
  *         @arg @ref LL_RCC_PLL_DIV_4
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 80014ac:	b580      	push	{r7, lr}
 80014ae:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLDIV));
 80014b0:	4b03      	ldr	r3, [pc, #12]	; (80014c0 <LL_RCC_PLL_GetDivider+0x14>)
 80014b2:	68da      	ldr	r2, [r3, #12]
 80014b4:	23c0      	movs	r3, #192	; 0xc0
 80014b6:	041b      	lsls	r3, r3, #16
 80014b8:	4013      	ands	r3, r2
}
 80014ba:	0018      	movs	r0, r3
 80014bc:	46bd      	mov	sp, r7
 80014be:	bd80      	pop	{r7, pc}
 80014c0:	40021000 	.word	0x40021000

080014c4 <LL_RCC_IsActiveFlag_HSIDIV>:
  * @brief  Check if HSI Divider is enabled (it divides by 4)
  * @rmtoll CR        HSIDIVF        LL_RCC_IsActiveFlag_HSIDIV
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HSIDIV(void)
{
 80014c4:	b580      	push	{r7, lr}
 80014c6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIDIVF) == RCC_CR_HSIDIVF) ? 1UL : 0UL);
 80014c8:	4b05      	ldr	r3, [pc, #20]	; (80014e0 <LL_RCC_IsActiveFlag_HSIDIV+0x1c>)
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	2210      	movs	r2, #16
 80014ce:	4013      	ands	r3, r2
 80014d0:	2b10      	cmp	r3, #16
 80014d2:	d101      	bne.n	80014d8 <LL_RCC_IsActiveFlag_HSIDIV+0x14>
 80014d4:	2301      	movs	r3, #1
 80014d6:	e000      	b.n	80014da <LL_RCC_IsActiveFlag_HSIDIV+0x16>
 80014d8:	2300      	movs	r3, #0
}
 80014da:	0018      	movs	r0, r3
 80014dc:	46bd      	mov	sp, r7
 80014de:	bd80      	pop	{r7, pc}
 80014e0:	40021000 	.word	0x40021000

080014e4 <LL_RCC_GetUSARTClockFreq>:
  *         (*) value not defined in all devices.
  * @retval USART clock frequency (in Hz)
  *         @arg @ref LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready
  */
uint32_t LL_RCC_GetUSARTClockFreq(uint32_t USARTxSource)
{
 80014e4:	b580      	push	{r7, lr}
 80014e6:	b084      	sub	sp, #16
 80014e8:	af00      	add	r7, sp, #0
 80014ea:	6078      	str	r0, [r7, #4]
  uint32_t usart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 80014ec:	2300      	movs	r3, #0
 80014ee:	60fb      	str	r3, [r7, #12]
    }
  }
#endif /* RCC_CCIPR_USART1SEL  */

#if defined(RCC_CCIPR_USART2SEL)
  if (USARTxSource == LL_RCC_USART2_CLKSOURCE)
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	2b0c      	cmp	r3, #12
 80014f4:	d13c      	bne.n	8001570 <LL_RCC_GetUSARTClockFreq+0x8c>
  {
    /* USART2CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	0018      	movs	r0, r3
 80014fa:	f7ff ffad 	bl	8001458 <LL_RCC_GetUSARTClockSource>
 80014fe:	0003      	movs	r3, r0
 8001500:	4a1e      	ldr	r2, [pc, #120]	; (800157c <LL_RCC_GetUSARTClockFreq+0x98>)
 8001502:	4293      	cmp	r3, r2
 8001504:	d01c      	beq.n	8001540 <LL_RCC_GetUSARTClockFreq+0x5c>
 8001506:	4a1d      	ldr	r2, [pc, #116]	; (800157c <LL_RCC_GetUSARTClockFreq+0x98>)
 8001508:	4293      	cmp	r3, r2
 800150a:	d821      	bhi.n	8001550 <LL_RCC_GetUSARTClockFreq+0x6c>
 800150c:	4a1c      	ldr	r2, [pc, #112]	; (8001580 <LL_RCC_GetUSARTClockFreq+0x9c>)
 800150e:	4293      	cmp	r3, r2
 8001510:	d003      	beq.n	800151a <LL_RCC_GetUSARTClockFreq+0x36>
 8001512:	4a1c      	ldr	r2, [pc, #112]	; (8001584 <LL_RCC_GetUSARTClockFreq+0xa0>)
 8001514:	4293      	cmp	r3, r2
 8001516:	d005      	beq.n	8001524 <LL_RCC_GetUSARTClockFreq+0x40>
 8001518:	e01a      	b.n	8001550 <LL_RCC_GetUSARTClockFreq+0x6c>
    {
      case LL_RCC_USART2_CLKSOURCE_SYSCLK: /* USART2 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 800151a:	f000 f839 	bl	8001590 <RCC_GetSystemClockFreq>
 800151e:	0003      	movs	r3, r0
 8001520:	60fb      	str	r3, [r7, #12]
        break;
 8001522:	e025      	b.n	8001570 <LL_RCC_GetUSARTClockFreq+0x8c>

      case LL_RCC_USART2_CLKSOURCE_HSI:    /* USART2 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() != 0U)
 8001524:	f7ff ff44 	bl	80013b0 <LL_RCC_HSI_IsReady>
 8001528:	1e03      	subs	r3, r0, #0
 800152a:	d01e      	beq.n	800156a <LL_RCC_GetUSARTClockFreq+0x86>
        {
          if (LL_RCC_IsActiveFlag_HSIDIV() != 0U)
 800152c:	f7ff ffca 	bl	80014c4 <LL_RCC_IsActiveFlag_HSIDIV>
 8001530:	1e03      	subs	r3, r0, #0
 8001532:	d002      	beq.n	800153a <LL_RCC_GetUSARTClockFreq+0x56>
          {
            usart_frequency = (HSI_VALUE >> 2U);
 8001534:	4b14      	ldr	r3, [pc, #80]	; (8001588 <LL_RCC_GetUSARTClockFreq+0xa4>)
 8001536:	60fb      	str	r3, [r7, #12]
          else
          {
            usart_frequency = HSI_VALUE;
          }
        }
        break;
 8001538:	e017      	b.n	800156a <LL_RCC_GetUSARTClockFreq+0x86>
            usart_frequency = HSI_VALUE;
 800153a:	4b14      	ldr	r3, [pc, #80]	; (800158c <LL_RCC_GetUSARTClockFreq+0xa8>)
 800153c:	60fb      	str	r3, [r7, #12]
        break;
 800153e:	e014      	b.n	800156a <LL_RCC_GetUSARTClockFreq+0x86>

      case LL_RCC_USART2_CLKSOURCE_LSE:    /* USART2 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() != 0U)
 8001540:	f7ff ff46 	bl	80013d0 <LL_RCC_LSE_IsReady>
 8001544:	1e03      	subs	r3, r0, #0
 8001546:	d012      	beq.n	800156e <LL_RCC_GetUSARTClockFreq+0x8a>
        {
          usart_frequency = LSE_VALUE;
 8001548:	2380      	movs	r3, #128	; 0x80
 800154a:	021b      	lsls	r3, r3, #8
 800154c:	60fb      	str	r3, [r7, #12]
        }
        break;
 800154e:	e00e      	b.n	800156e <LL_RCC_GetUSARTClockFreq+0x8a>

      case LL_RCC_USART2_CLKSOURCE_PCLK1:  /* USART2 Clock is PCLK1 */
      default:
        usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8001550:	f000 f81e 	bl	8001590 <RCC_GetSystemClockFreq>
 8001554:	0003      	movs	r3, r0
 8001556:	0018      	movs	r0, r3
 8001558:	f000 f85e 	bl	8001618 <RCC_GetHCLKClockFreq>
 800155c:	0003      	movs	r3, r0
 800155e:	0018      	movs	r0, r3
 8001560:	f000 f870 	bl	8001644 <RCC_GetPCLK1ClockFreq>
 8001564:	0003      	movs	r3, r0
 8001566:	60fb      	str	r3, [r7, #12]
        break;
 8001568:	e002      	b.n	8001570 <LL_RCC_GetUSARTClockFreq+0x8c>
        break;
 800156a:	46c0      	nop			; (mov r8, r8)
 800156c:	e000      	b.n	8001570 <LL_RCC_GetUSARTClockFreq+0x8c>
        break;
 800156e:	46c0      	nop			; (mov r8, r8)
    }
  }
#endif /* RCC_CCIPR_USART2SEL */

  return usart_frequency;
 8001570:	68fb      	ldr	r3, [r7, #12]
}
 8001572:	0018      	movs	r0, r3
 8001574:	46bd      	mov	sp, r7
 8001576:	b004      	add	sp, #16
 8001578:	bd80      	pop	{r7, pc}
 800157a:	46c0      	nop			; (mov r8, r8)
 800157c:	000c000c 	.word	0x000c000c
 8001580:	000c0004 	.word	0x000c0004
 8001584:	000c0008 	.word	0x000c0008
 8001588:	003d0900 	.word	0x003d0900
 800158c:	00f42400 	.word	0x00f42400

08001590 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
static uint32_t RCC_GetSystemClockFreq(void)
{
 8001590:	b580      	push	{r7, lr}
 8001592:	b082      	sub	sp, #8
 8001594:	af00      	add	r7, sp, #0
  uint32_t frequency;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 8001596:	f7ff ff3b 	bl	8001410 <LL_RCC_GetSysClkSource>
 800159a:	0003      	movs	r3, r0
 800159c:	2b0c      	cmp	r3, #12
 800159e:	d020      	beq.n	80015e2 <RCC_GetSystemClockFreq+0x52>
 80015a0:	d824      	bhi.n	80015ec <RCC_GetSystemClockFreq+0x5c>
 80015a2:	2b08      	cmp	r3, #8
 80015a4:	d01a      	beq.n	80015dc <RCC_GetSystemClockFreq+0x4c>
 80015a6:	d821      	bhi.n	80015ec <RCC_GetSystemClockFreq+0x5c>
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	d002      	beq.n	80015b2 <RCC_GetSystemClockFreq+0x22>
 80015ac:	2b04      	cmp	r3, #4
 80015ae:	d00b      	beq.n	80015c8 <RCC_GetSystemClockFreq+0x38>
 80015b0:	e01c      	b.n	80015ec <RCC_GetSystemClockFreq+0x5c>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
      frequency = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 80015b2:	f7ff ff21 	bl	80013f8 <LL_RCC_MSI_GetRange>
 80015b6:	0003      	movs	r3, r0
 80015b8:	0b5b      	lsrs	r3, r3, #13
 80015ba:	3301      	adds	r3, #1
 80015bc:	2280      	movs	r2, #128	; 0x80
 80015be:	0212      	lsls	r2, r2, #8
 80015c0:	409a      	lsls	r2, r3
 80015c2:	0013      	movs	r3, r2
 80015c4:	607b      	str	r3, [r7, #4]
      break;
 80015c6:	e01c      	b.n	8001602 <RCC_GetSystemClockFreq+0x72>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
      if (LL_RCC_IsActiveFlag_HSIDIV() != 0U)
 80015c8:	f7ff ff7c 	bl	80014c4 <LL_RCC_IsActiveFlag_HSIDIV>
 80015cc:	1e03      	subs	r3, r0, #0
 80015ce:	d002      	beq.n	80015d6 <RCC_GetSystemClockFreq+0x46>
      {
        frequency = (HSI_VALUE >> 2U);
 80015d0:	4b0e      	ldr	r3, [pc, #56]	; (800160c <RCC_GetSystemClockFreq+0x7c>)
 80015d2:	607b      	str	r3, [r7, #4]
      }
      else
      {
        frequency = HSI_VALUE;
      }
      break;
 80015d4:	e015      	b.n	8001602 <RCC_GetSystemClockFreq+0x72>
        frequency = HSI_VALUE;
 80015d6:	4b0e      	ldr	r3, [pc, #56]	; (8001610 <RCC_GetSystemClockFreq+0x80>)
 80015d8:	607b      	str	r3, [r7, #4]
      break;
 80015da:	e012      	b.n	8001602 <RCC_GetSystemClockFreq+0x72>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock source */
      frequency = HSE_VALUE;
 80015dc:	4b0d      	ldr	r3, [pc, #52]	; (8001614 <RCC_GetSystemClockFreq+0x84>)
 80015de:	607b      	str	r3, [r7, #4]
      break;
 80015e0:	e00f      	b.n	8001602 <RCC_GetSystemClockFreq+0x72>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS();
 80015e2:	f000 f843 	bl	800166c <RCC_PLL_GetFreqDomain_SYS>
 80015e6:	0003      	movs	r3, r0
 80015e8:	607b      	str	r3, [r7, #4]
      break;
 80015ea:	e00a      	b.n	8001602 <RCC_GetSystemClockFreq+0x72>

    default:
      frequency = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 80015ec:	f7ff ff04 	bl	80013f8 <LL_RCC_MSI_GetRange>
 80015f0:	0003      	movs	r3, r0
 80015f2:	0b5b      	lsrs	r3, r3, #13
 80015f4:	3301      	adds	r3, #1
 80015f6:	2280      	movs	r2, #128	; 0x80
 80015f8:	0212      	lsls	r2, r2, #8
 80015fa:	409a      	lsls	r2, r3
 80015fc:	0013      	movs	r3, r2
 80015fe:	607b      	str	r3, [r7, #4]
      break;
 8001600:	46c0      	nop			; (mov r8, r8)
  }

  return frequency;
 8001602:	687b      	ldr	r3, [r7, #4]
}
 8001604:	0018      	movs	r0, r3
 8001606:	46bd      	mov	sp, r7
 8001608:	b002      	add	sp, #8
 800160a:	bd80      	pop	{r7, pc}
 800160c:	003d0900 	.word	0x003d0900
 8001610:	00f42400 	.word	0x00f42400
 8001614:	007a1200 	.word	0x007a1200

08001618 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
static uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 8001618:	b580      	push	{r7, lr}
 800161a:	b082      	sub	sp, #8
 800161c:	af00      	add	r7, sp, #0
 800161e:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8001620:	f7ff ff02 	bl	8001428 <LL_RCC_GetAHBPrescaler>
 8001624:	0003      	movs	r3, r0
 8001626:	091b      	lsrs	r3, r3, #4
 8001628:	220f      	movs	r2, #15
 800162a:	4013      	ands	r3, r2
 800162c:	4a04      	ldr	r2, [pc, #16]	; (8001640 <RCC_GetHCLKClockFreq+0x28>)
 800162e:	5cd3      	ldrb	r3, [r2, r3]
 8001630:	001a      	movs	r2, r3
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	40d3      	lsrs	r3, r2
}
 8001636:	0018      	movs	r0, r3
 8001638:	46bd      	mov	sp, r7
 800163a:	b002      	add	sp, #8
 800163c:	bd80      	pop	{r7, pc}
 800163e:	46c0      	nop			; (mov r8, r8)
 8001640:	08001e88 	.word	0x08001e88

08001644 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
static uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 8001644:	b580      	push	{r7, lr}
 8001646:	b082      	sub	sp, #8
 8001648:	af00      	add	r7, sp, #0
 800164a:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 800164c:	f7ff fef8 	bl	8001440 <LL_RCC_GetAPB1Prescaler>
 8001650:	0003      	movs	r3, r0
 8001652:	0a1b      	lsrs	r3, r3, #8
 8001654:	4a04      	ldr	r2, [pc, #16]	; (8001668 <RCC_GetPCLK1ClockFreq+0x24>)
 8001656:	5cd3      	ldrb	r3, [r2, r3]
 8001658:	001a      	movs	r2, r3
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	40d3      	lsrs	r3, r2
}
 800165e:	0018      	movs	r0, r3
 8001660:	46bd      	mov	sp, r7
 8001662:	b002      	add	sp, #8
 8001664:	bd80      	pop	{r7, pc}
 8001666:	46c0      	nop			; (mov r8, r8)
 8001668:	08001e98 	.word	0x08001e98

0800166c <RCC_PLL_GetFreqDomain_SYS>:
/**
  * @brief  Return PLL clock frequency used for system domain
  * @retval PLL clock frequency (in Hz)
  */
static uint32_t RCC_PLL_GetFreqDomain_SYS(void)
{
 800166c:	b590      	push	{r4, r7, lr}
 800166e:	b083      	sub	sp, #12
 8001670:	af00      	add	r7, sp, #0
  uint32_t pllinputfreq, pllsource;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL divider) * PLL Multiplicator */

  /* Get PLL source */
  pllsource = LL_RCC_PLL_GetMainSource();
 8001672:	f7ff ff03 	bl	800147c <LL_RCC_PLL_GetMainSource>
 8001676:	0003      	movs	r3, r0
 8001678:	603b      	str	r3, [r7, #0]

  switch (pllsource)
 800167a:	683b      	ldr	r3, [r7, #0]
 800167c:	2b00      	cmp	r3, #0
 800167e:	d109      	bne.n	8001694 <RCC_PLL_GetFreqDomain_SYS+0x28>
  {
    case LL_RCC_PLLSOURCE_HSI:       /* HSI used as PLL clock source */
      if (LL_RCC_IsActiveFlag_HSIDIV() != 0U)
 8001680:	f7ff ff20 	bl	80014c4 <LL_RCC_IsActiveFlag_HSIDIV>
 8001684:	1e03      	subs	r3, r0, #0
 8001686:	d002      	beq.n	800168e <RCC_PLL_GetFreqDomain_SYS+0x22>
      {
        pllinputfreq = (HSI_VALUE >> 2U);
 8001688:	4b10      	ldr	r3, [pc, #64]	; (80016cc <RCC_PLL_GetFreqDomain_SYS+0x60>)
 800168a:	607b      	str	r3, [r7, #4]
      }
      else
      {
        pllinputfreq = HSI_VALUE;
      }
      break;
 800168c:	e005      	b.n	800169a <RCC_PLL_GetFreqDomain_SYS+0x2e>
        pllinputfreq = HSI_VALUE;
 800168e:	4b10      	ldr	r3, [pc, #64]	; (80016d0 <RCC_PLL_GetFreqDomain_SYS+0x64>)
 8001690:	607b      	str	r3, [r7, #4]
      break;
 8001692:	e002      	b.n	800169a <RCC_PLL_GetFreqDomain_SYS+0x2e>

    default:       /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 8001694:	4b0f      	ldr	r3, [pc, #60]	; (80016d4 <RCC_PLL_GetFreqDomain_SYS+0x68>)
 8001696:	607b      	str	r3, [r7, #4]
      break;
 8001698:	46c0      	nop			; (mov r8, r8)
  }
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetMultiplicator(), LL_RCC_PLL_GetDivider());
 800169a:	f7ff fefb 	bl	8001494 <LL_RCC_PLL_GetMultiplicator>
 800169e:	0003      	movs	r3, r0
 80016a0:	0c9b      	lsrs	r3, r3, #18
 80016a2:	4a0d      	ldr	r2, [pc, #52]	; (80016d8 <RCC_PLL_GetFreqDomain_SYS+0x6c>)
 80016a4:	5cd3      	ldrb	r3, [r2, r3]
 80016a6:	001a      	movs	r2, r3
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	4353      	muls	r3, r2
 80016ac:	001c      	movs	r4, r3
 80016ae:	f7ff fefd 	bl	80014ac <LL_RCC_PLL_GetDivider>
 80016b2:	0003      	movs	r3, r0
 80016b4:	0d9b      	lsrs	r3, r3, #22
 80016b6:	3301      	adds	r3, #1
 80016b8:	0019      	movs	r1, r3
 80016ba:	0020      	movs	r0, r4
 80016bc:	f7fe fd24 	bl	8000108 <__udivsi3>
 80016c0:	0003      	movs	r3, r0
}
 80016c2:	0018      	movs	r0, r3
 80016c4:	46bd      	mov	sp, r7
 80016c6:	b003      	add	sp, #12
 80016c8:	bd90      	pop	{r4, r7, pc}
 80016ca:	46c0      	nop			; (mov r8, r8)
 80016cc:	003d0900 	.word	0x003d0900
 80016d0:	00f42400 	.word	0x00f42400
 80016d4:	007a1200 	.word	0x007a1200
 80016d8:	08001ea0 	.word	0x08001ea0

080016dc <LL_SPI_IsEnabled>:
{
 80016dc:	b580      	push	{r7, lr}
 80016de:	b082      	sub	sp, #8
 80016e0:	af00      	add	r7, sp, #0
 80016e2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->CR1, SPI_CR1_SPE) == (SPI_CR1_SPE)) ? 1UL : 0UL);
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	2240      	movs	r2, #64	; 0x40
 80016ea:	4013      	ands	r3, r2
 80016ec:	2b40      	cmp	r3, #64	; 0x40
 80016ee:	d101      	bne.n	80016f4 <LL_SPI_IsEnabled+0x18>
 80016f0:	2301      	movs	r3, #1
 80016f2:	e000      	b.n	80016f6 <LL_SPI_IsEnabled+0x1a>
 80016f4:	2300      	movs	r3, #0
}
 80016f6:	0018      	movs	r0, r3
 80016f8:	46bd      	mov	sp, r7
 80016fa:	b002      	add	sp, #8
 80016fc:	bd80      	pop	{r7, pc}

080016fe <LL_SPI_SetCRCPolynomial>:
  * @param  SPIx SPI Instance
  * @param  CRCPoly This parameter must be a number between Min_Data = 0x00 and Max_Data = 0xFFFF
  * @retval None
  */
__STATIC_INLINE void LL_SPI_SetCRCPolynomial(SPI_TypeDef *SPIx, uint32_t CRCPoly)
{
 80016fe:	b580      	push	{r7, lr}
 8001700:	b082      	sub	sp, #8
 8001702:	af00      	add	r7, sp, #0
 8001704:	6078      	str	r0, [r7, #4]
 8001706:	6039      	str	r1, [r7, #0]
  WRITE_REG(SPIx->CRCPR, (uint16_t)CRCPoly);
 8001708:	683b      	ldr	r3, [r7, #0]
 800170a:	b29b      	uxth	r3, r3
 800170c:	001a      	movs	r2, r3
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	611a      	str	r2, [r3, #16]
}
 8001712:	46c0      	nop			; (mov r8, r8)
 8001714:	46bd      	mov	sp, r7
 8001716:	b002      	add	sp, #8
 8001718:	bd80      	pop	{r7, pc}
	...

0800171c <LL_SPI_Init>:
  * @param  SPIx SPI Instance
  * @param  SPI_InitStruct pointer to a @ref LL_SPI_InitTypeDef structure
  * @retval An ErrorStatus enumeration value. (Return always SUCCESS)
  */
ErrorStatus LL_SPI_Init(SPI_TypeDef *SPIx, LL_SPI_InitTypeDef *SPI_InitStruct)
{
 800171c:	b580      	push	{r7, lr}
 800171e:	b084      	sub	sp, #16
 8001720:	af00      	add	r7, sp, #0
 8001722:	6078      	str	r0, [r7, #4]
 8001724:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8001726:	230f      	movs	r3, #15
 8001728:	18fb      	adds	r3, r7, r3
 800172a:	2201      	movs	r2, #1
 800172c:	701a      	strb	r2, [r3, #0]
  assert_param(IS_LL_SPI_NSS(SPI_InitStruct->NSS));
  assert_param(IS_LL_SPI_BAUDRATE(SPI_InitStruct->BaudRate));
  assert_param(IS_LL_SPI_BITORDER(SPI_InitStruct->BitOrder));
  assert_param(IS_LL_SPI_CRCCALCULATION(SPI_InitStruct->CRCCalculation));

  if (LL_SPI_IsEnabled(SPIx) == 0x00000000U)
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	0018      	movs	r0, r3
 8001732:	f7ff ffd3 	bl	80016dc <LL_SPI_IsEnabled>
 8001736:	1e03      	subs	r3, r0, #0
 8001738:	d13c      	bne.n	80017b4 <LL_SPI_Init+0x98>
     * - NSS management:     SPI_CR1_SSM bit
     * - BaudRate prescaler: SPI_CR1_BR[2:0] bits
     * - BitOrder:           SPI_CR1_LSBFIRST bit
     * - CRCCalculation:     SPI_CR1_CRCEN bit
     */
    MODIFY_REG(SPIx->CR1,
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	4a21      	ldr	r2, [pc, #132]	; (80017c4 <LL_SPI_Init+0xa8>)
 8001740:	401a      	ands	r2, r3
 8001742:	683b      	ldr	r3, [r7, #0]
 8001744:	6819      	ldr	r1, [r3, #0]
 8001746:	683b      	ldr	r3, [r7, #0]
 8001748:	685b      	ldr	r3, [r3, #4]
 800174a:	4319      	orrs	r1, r3
 800174c:	683b      	ldr	r3, [r7, #0]
 800174e:	689b      	ldr	r3, [r3, #8]
 8001750:	4319      	orrs	r1, r3
 8001752:	683b      	ldr	r3, [r7, #0]
 8001754:	68db      	ldr	r3, [r3, #12]
 8001756:	4319      	orrs	r1, r3
 8001758:	683b      	ldr	r3, [r7, #0]
 800175a:	691b      	ldr	r3, [r3, #16]
 800175c:	4319      	orrs	r1, r3
 800175e:	683b      	ldr	r3, [r7, #0]
 8001760:	695b      	ldr	r3, [r3, #20]
 8001762:	4319      	orrs	r1, r3
 8001764:	683b      	ldr	r3, [r7, #0]
 8001766:	699b      	ldr	r3, [r3, #24]
 8001768:	4319      	orrs	r1, r3
 800176a:	683b      	ldr	r3, [r7, #0]
 800176c:	69db      	ldr	r3, [r3, #28]
 800176e:	4319      	orrs	r1, r3
 8001770:	683b      	ldr	r3, [r7, #0]
 8001772:	6a1b      	ldr	r3, [r3, #32]
 8001774:	430b      	orrs	r3, r1
 8001776:	431a      	orrs	r2, r3
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	601a      	str	r2, [r3, #0]

    /*---------------------------- SPIx CR2 Configuration ------------------------
     * Configure SPIx CR2 with parameters:
     * - NSS management:     SSOE bit
     */
    MODIFY_REG(SPIx->CR2, SPI_CR2_SSOE, (SPI_InitStruct->NSS >> 16U));
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	685b      	ldr	r3, [r3, #4]
 8001780:	2204      	movs	r2, #4
 8001782:	4393      	bics	r3, r2
 8001784:	001a      	movs	r2, r3
 8001786:	683b      	ldr	r3, [r7, #0]
 8001788:	695b      	ldr	r3, [r3, #20]
 800178a:	0c1b      	lsrs	r3, r3, #16
 800178c:	431a      	orrs	r2, r3
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	605a      	str	r2, [r3, #4]

    /*---------------------------- SPIx CRCPR Configuration ----------------------
     * Configure SPIx CRCPR with parameters:
     * - CRCPoly:            CRCPOLY[15:0] bits
     */
    if (SPI_InitStruct->CRCCalculation == LL_SPI_CRCCALCULATION_ENABLE)
 8001792:	683b      	ldr	r3, [r7, #0]
 8001794:	6a1a      	ldr	r2, [r3, #32]
 8001796:	2380      	movs	r3, #128	; 0x80
 8001798:	019b      	lsls	r3, r3, #6
 800179a:	429a      	cmp	r2, r3
 800179c:	d106      	bne.n	80017ac <LL_SPI_Init+0x90>
    {
      assert_param(IS_LL_SPI_CRC_POLYNOMIAL(SPI_InitStruct->CRCPoly));
      LL_SPI_SetCRCPolynomial(SPIx, SPI_InitStruct->CRCPoly);
 800179e:	683b      	ldr	r3, [r7, #0]
 80017a0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	0011      	movs	r1, r2
 80017a6:	0018      	movs	r0, r3
 80017a8:	f7ff ffa9 	bl	80016fe <LL_SPI_SetCRCPolynomial>
    }
    status = SUCCESS;
 80017ac:	230f      	movs	r3, #15
 80017ae:	18fb      	adds	r3, r7, r3
 80017b0:	2200      	movs	r2, #0
 80017b2:	701a      	strb	r2, [r3, #0]

#if defined (SPI_I2S_SUPPORT)
  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  CLEAR_BIT(SPIx->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2S_SUPPORT */
  return status;
 80017b4:	230f      	movs	r3, #15
 80017b6:	18fb      	adds	r3, r7, r3
 80017b8:	781b      	ldrb	r3, [r3, #0]
}
 80017ba:	0018      	movs	r0, r3
 80017bc:	46bd      	mov	sp, r7
 80017be:	b004      	add	sp, #16
 80017c0:	bd80      	pop	{r7, pc}
 80017c2:	46c0      	nop			; (mov r8, r8)
 80017c4:	ffff0040 	.word	0xffff0040

080017c8 <LL_TIM_SetPrescaler>:
{
 80017c8:	b580      	push	{r7, lr}
 80017ca:	b082      	sub	sp, #8
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	6078      	str	r0, [r7, #4]
 80017d0:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	683a      	ldr	r2, [r7, #0]
 80017d6:	629a      	str	r2, [r3, #40]	; 0x28
}
 80017d8:	46c0      	nop			; (mov r8, r8)
 80017da:	46bd      	mov	sp, r7
 80017dc:	b002      	add	sp, #8
 80017de:	bd80      	pop	{r7, pc}

080017e0 <LL_TIM_SetAutoReload>:
{
 80017e0:	b580      	push	{r7, lr}
 80017e2:	b082      	sub	sp, #8
 80017e4:	af00      	add	r7, sp, #0
 80017e6:	6078      	str	r0, [r7, #4]
 80017e8:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	683a      	ldr	r2, [r7, #0]
 80017ee:	62da      	str	r2, [r3, #44]	; 0x2c
}
 80017f0:	46c0      	nop			; (mov r8, r8)
 80017f2:	46bd      	mov	sp, r7
 80017f4:	b002      	add	sp, #8
 80017f6:	bd80      	pop	{r7, pc}

080017f8 <LL_TIM_OC_SetCompareCH1>:
{
 80017f8:	b580      	push	{r7, lr}
 80017fa:	b082      	sub	sp, #8
 80017fc:	af00      	add	r7, sp, #0
 80017fe:	6078      	str	r0, [r7, #4]
 8001800:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	683a      	ldr	r2, [r7, #0]
 8001806:	635a      	str	r2, [r3, #52]	; 0x34
}
 8001808:	46c0      	nop			; (mov r8, r8)
 800180a:	46bd      	mov	sp, r7
 800180c:	b002      	add	sp, #8
 800180e:	bd80      	pop	{r7, pc}

08001810 <LL_TIM_OC_SetCompareCH2>:
{
 8001810:	b580      	push	{r7, lr}
 8001812:	b082      	sub	sp, #8
 8001814:	af00      	add	r7, sp, #0
 8001816:	6078      	str	r0, [r7, #4]
 8001818:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR2, CompareValue);
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	683a      	ldr	r2, [r7, #0]
 800181e:	639a      	str	r2, [r3, #56]	; 0x38
}
 8001820:	46c0      	nop			; (mov r8, r8)
 8001822:	46bd      	mov	sp, r7
 8001824:	b002      	add	sp, #8
 8001826:	bd80      	pop	{r7, pc}

08001828 <LL_TIM_OC_SetCompareCH3>:
{
 8001828:	b580      	push	{r7, lr}
 800182a:	b082      	sub	sp, #8
 800182c:	af00      	add	r7, sp, #0
 800182e:	6078      	str	r0, [r7, #4]
 8001830:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR3, CompareValue);
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	683a      	ldr	r2, [r7, #0]
 8001836:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8001838:	46c0      	nop			; (mov r8, r8)
 800183a:	46bd      	mov	sp, r7
 800183c:	b002      	add	sp, #8
 800183e:	bd80      	pop	{r7, pc}

08001840 <LL_TIM_OC_SetCompareCH4>:
{
 8001840:	b580      	push	{r7, lr}
 8001842:	b082      	sub	sp, #8
 8001844:	af00      	add	r7, sp, #0
 8001846:	6078      	str	r0, [r7, #4]
 8001848:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR4, CompareValue);
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	683a      	ldr	r2, [r7, #0]
 800184e:	641a      	str	r2, [r3, #64]	; 0x40
}
 8001850:	46c0      	nop			; (mov r8, r8)
 8001852:	46bd      	mov	sp, r7
 8001854:	b002      	add	sp, #8
 8001856:	bd80      	pop	{r7, pc}

08001858 <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 8001858:	b580      	push	{r7, lr}
 800185a:	b082      	sub	sp, #8
 800185c:	af00      	add	r7, sp, #0
 800185e:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	695b      	ldr	r3, [r3, #20]
 8001864:	2201      	movs	r2, #1
 8001866:	431a      	orrs	r2, r3
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	615a      	str	r2, [r3, #20]
}
 800186c:	46c0      	nop			; (mov r8, r8)
 800186e:	46bd      	mov	sp, r7
 8001870:	b002      	add	sp, #8
 8001872:	bd80      	pop	{r7, pc}

08001874 <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, const LL_TIM_InitTypeDef *TIM_InitStruct)
{
 8001874:	b580      	push	{r7, lr}
 8001876:	b084      	sub	sp, #16
 8001878:	af00      	add	r7, sp, #0
 800187a:	6078      	str	r0, [r7, #4]
 800187c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001884:	687a      	ldr	r2, [r7, #4]
 8001886:	2380      	movs	r3, #128	; 0x80
 8001888:	05db      	lsls	r3, r3, #23
 800188a:	429a      	cmp	r2, r3
 800188c:	d003      	beq.n	8001896 <LL_TIM_Init+0x22>
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	4a1a      	ldr	r2, [pc, #104]	; (80018fc <LL_TIM_Init+0x88>)
 8001892:	4293      	cmp	r3, r2
 8001894:	d107      	bne.n	80018a6 <LL_TIM_Init+0x32>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 8001896:	68fb      	ldr	r3, [r7, #12]
 8001898:	2270      	movs	r2, #112	; 0x70
 800189a:	4393      	bics	r3, r2
 800189c:	001a      	movs	r2, r3
 800189e:	683b      	ldr	r3, [r7, #0]
 80018a0:	685b      	ldr	r3, [r3, #4]
 80018a2:	4313      	orrs	r3, r2
 80018a4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80018a6:	687a      	ldr	r2, [r7, #4]
 80018a8:	2380      	movs	r3, #128	; 0x80
 80018aa:	05db      	lsls	r3, r3, #23
 80018ac:	429a      	cmp	r2, r3
 80018ae:	d003      	beq.n	80018b8 <LL_TIM_Init+0x44>
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	4a12      	ldr	r2, [pc, #72]	; (80018fc <LL_TIM_Init+0x88>)
 80018b4:	4293      	cmp	r3, r2
 80018b6:	d106      	bne.n	80018c6 <LL_TIM_Init+0x52>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 80018b8:	68fb      	ldr	r3, [r7, #12]
 80018ba:	4a11      	ldr	r2, [pc, #68]	; (8001900 <LL_TIM_Init+0x8c>)
 80018bc:	401a      	ands	r2, r3
 80018be:	683b      	ldr	r3, [r7, #0]
 80018c0:	68db      	ldr	r3, [r3, #12]
 80018c2:	4313      	orrs	r3, r2
 80018c4:	60fb      	str	r3, [r7, #12]
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	68fa      	ldr	r2, [r7, #12]
 80018ca:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 80018cc:	683b      	ldr	r3, [r7, #0]
 80018ce:	689a      	ldr	r2, [r3, #8]
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	0011      	movs	r1, r2
 80018d4:	0018      	movs	r0, r3
 80018d6:	f7ff ff83 	bl	80017e0 <LL_TIM_SetAutoReload>

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 80018da:	683b      	ldr	r3, [r7, #0]
 80018dc:	881b      	ldrh	r3, [r3, #0]
 80018de:	001a      	movs	r2, r3
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	0011      	movs	r1, r2
 80018e4:	0018      	movs	r0, r3
 80018e6:	f7ff ff6f 	bl	80017c8 <LL_TIM_SetPrescaler>
  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	0018      	movs	r0, r3
 80018ee:	f7ff ffb3 	bl	8001858 <LL_TIM_GenerateEvent_UPDATE>

  return SUCCESS;
 80018f2:	2300      	movs	r3, #0
}
 80018f4:	0018      	movs	r0, r3
 80018f6:	46bd      	mov	sp, r7
 80018f8:	b004      	add	sp, #16
 80018fa:	bd80      	pop	{r7, pc}
 80018fc:	40010800 	.word	0x40010800
 8001900:	fffffcff 	.word	0xfffffcff

08001904 <LL_TIM_OC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx output channel is initialized
  *          - ERROR: TIMx output channel is not initialized
  */
ErrorStatus LL_TIM_OC_Init(TIM_TypeDef *TIMx, uint32_t Channel, const LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct)
{
 8001904:	b590      	push	{r4, r7, lr}
 8001906:	b087      	sub	sp, #28
 8001908:	af00      	add	r7, sp, #0
 800190a:	60f8      	str	r0, [r7, #12]
 800190c:	60b9      	str	r1, [r7, #8]
 800190e:	607a      	str	r2, [r7, #4]
  ErrorStatus result = ERROR;
 8001910:	2317      	movs	r3, #23
 8001912:	18fb      	adds	r3, r7, r3
 8001914:	2201      	movs	r2, #1
 8001916:	701a      	strb	r2, [r3, #0]

  switch (Channel)
 8001918:	68ba      	ldr	r2, [r7, #8]
 800191a:	2380      	movs	r3, #128	; 0x80
 800191c:	015b      	lsls	r3, r3, #5
 800191e:	429a      	cmp	r2, r3
 8001920:	d036      	beq.n	8001990 <LL_TIM_OC_Init+0x8c>
 8001922:	68ba      	ldr	r2, [r7, #8]
 8001924:	2380      	movs	r3, #128	; 0x80
 8001926:	015b      	lsls	r3, r3, #5
 8001928:	429a      	cmp	r2, r3
 800192a:	d83c      	bhi.n	80019a6 <LL_TIM_OC_Init+0xa2>
 800192c:	68ba      	ldr	r2, [r7, #8]
 800192e:	2380      	movs	r3, #128	; 0x80
 8001930:	005b      	lsls	r3, r3, #1
 8001932:	429a      	cmp	r2, r3
 8001934:	d021      	beq.n	800197a <LL_TIM_OC_Init+0x76>
 8001936:	68ba      	ldr	r2, [r7, #8]
 8001938:	2380      	movs	r3, #128	; 0x80
 800193a:	005b      	lsls	r3, r3, #1
 800193c:	429a      	cmp	r2, r3
 800193e:	d832      	bhi.n	80019a6 <LL_TIM_OC_Init+0xa2>
 8001940:	68bb      	ldr	r3, [r7, #8]
 8001942:	2b01      	cmp	r3, #1
 8001944:	d003      	beq.n	800194e <LL_TIM_OC_Init+0x4a>
 8001946:	68bb      	ldr	r3, [r7, #8]
 8001948:	2b10      	cmp	r3, #16
 800194a:	d00b      	beq.n	8001964 <LL_TIM_OC_Init+0x60>
      break;
    case LL_TIM_CHANNEL_CH4:
      result = OC4Config(TIMx, TIM_OC_InitStruct);
      break;
    default:
      break;
 800194c:	e02b      	b.n	80019a6 <LL_TIM_OC_Init+0xa2>
      result = OC1Config(TIMx, TIM_OC_InitStruct);
 800194e:	2317      	movs	r3, #23
 8001950:	18fc      	adds	r4, r7, r3
 8001952:	687a      	ldr	r2, [r7, #4]
 8001954:	68fb      	ldr	r3, [r7, #12]
 8001956:	0011      	movs	r1, r2
 8001958:	0018      	movs	r0, r3
 800195a:	f000 f82c 	bl	80019b6 <OC1Config>
 800195e:	0003      	movs	r3, r0
 8001960:	7023      	strb	r3, [r4, #0]
      break;
 8001962:	e021      	b.n	80019a8 <LL_TIM_OC_Init+0xa4>
      result = OC2Config(TIMx, TIM_OC_InitStruct);
 8001964:	2317      	movs	r3, #23
 8001966:	18fc      	adds	r4, r7, r3
 8001968:	687a      	ldr	r2, [r7, #4]
 800196a:	68fb      	ldr	r3, [r7, #12]
 800196c:	0011      	movs	r1, r2
 800196e:	0018      	movs	r0, r3
 8001970:	f000 f868 	bl	8001a44 <OC2Config>
 8001974:	0003      	movs	r3, r0
 8001976:	7023      	strb	r3, [r4, #0]
      break;
 8001978:	e016      	b.n	80019a8 <LL_TIM_OC_Init+0xa4>
      result = OC3Config(TIMx, TIM_OC_InitStruct);
 800197a:	2317      	movs	r3, #23
 800197c:	18fc      	adds	r4, r7, r3
 800197e:	687a      	ldr	r2, [r7, #4]
 8001980:	68fb      	ldr	r3, [r7, #12]
 8001982:	0011      	movs	r1, r2
 8001984:	0018      	movs	r0, r3
 8001986:	f000 f8a9 	bl	8001adc <OC3Config>
 800198a:	0003      	movs	r3, r0
 800198c:	7023      	strb	r3, [r4, #0]
      break;
 800198e:	e00b      	b.n	80019a8 <LL_TIM_OC_Init+0xa4>
      result = OC4Config(TIMx, TIM_OC_InitStruct);
 8001990:	2317      	movs	r3, #23
 8001992:	18fc      	adds	r4, r7, r3
 8001994:	687a      	ldr	r2, [r7, #4]
 8001996:	68fb      	ldr	r3, [r7, #12]
 8001998:	0011      	movs	r1, r2
 800199a:	0018      	movs	r0, r3
 800199c:	f000 f8e8 	bl	8001b70 <OC4Config>
 80019a0:	0003      	movs	r3, r0
 80019a2:	7023      	strb	r3, [r4, #0]
      break;
 80019a4:	e000      	b.n	80019a8 <LL_TIM_OC_Init+0xa4>
      break;
 80019a6:	46c0      	nop			; (mov r8, r8)
  }

  return result;
 80019a8:	2317      	movs	r3, #23
 80019aa:	18fb      	adds	r3, r7, r3
 80019ac:	781b      	ldrb	r3, [r3, #0]
}
 80019ae:	0018      	movs	r0, r3
 80019b0:	46bd      	mov	sp, r7
 80019b2:	b007      	add	sp, #28
 80019b4:	bd90      	pop	{r4, r7, pc}

080019b6 <OC1Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC1Config(TIM_TypeDef *TIMx, const LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 80019b6:	b580      	push	{r7, lr}
 80019b8:	b086      	sub	sp, #24
 80019ba:	af00      	add	r7, sp, #0
 80019bc:	6078      	str	r0, [r7, #4]
 80019be:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));

  /* Disable the Channel 1: Reset the CC1E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC1E);
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	6a1b      	ldr	r3, [r3, #32]
 80019c4:	2201      	movs	r2, #1
 80019c6:	4393      	bics	r3, r2
 80019c8:	001a      	movs	r2, r3
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	6a1b      	ldr	r3, [r3, #32]
 80019d2:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	685b      	ldr	r3, [r3, #4]
 80019d8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	699b      	ldr	r3, [r3, #24]
 80019de:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC1S);
 80019e0:	68fb      	ldr	r3, [r7, #12]
 80019e2:	2203      	movs	r2, #3
 80019e4:	4393      	bics	r3, r2
 80019e6:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode);
 80019e8:	68fb      	ldr	r3, [r7, #12]
 80019ea:	2270      	movs	r2, #112	; 0x70
 80019ec:	4393      	bics	r3, r2
 80019ee:	001a      	movs	r2, r3
 80019f0:	683b      	ldr	r3, [r7, #0]
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	4313      	orrs	r3, r2
 80019f6:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC1P, TIM_OCInitStruct->OCPolarity);
 80019f8:	697b      	ldr	r3, [r7, #20]
 80019fa:	2202      	movs	r2, #2
 80019fc:	4393      	bics	r3, r2
 80019fe:	001a      	movs	r2, r3
 8001a00:	683b      	ldr	r3, [r7, #0]
 8001a02:	68db      	ldr	r3, [r3, #12]
 8001a04:	4313      	orrs	r3, r2
 8001a06:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC1E, TIM_OCInitStruct->OCState);
 8001a08:	697b      	ldr	r3, [r7, #20]
 8001a0a:	2201      	movs	r2, #1
 8001a0c:	4393      	bics	r3, r2
 8001a0e:	001a      	movs	r2, r3
 8001a10:	683b      	ldr	r3, [r7, #0]
 8001a12:	685b      	ldr	r3, [r3, #4]
 8001a14:	4313      	orrs	r3, r2
 8001a16:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	693a      	ldr	r2, [r7, #16]
 8001a1c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	68fa      	ldr	r2, [r7, #12]
 8001a22:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH1(TIMx, TIM_OCInitStruct->CompareValue);
 8001a24:	683b      	ldr	r3, [r7, #0]
 8001a26:	689a      	ldr	r2, [r3, #8]
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	0011      	movs	r1, r2
 8001a2c:	0018      	movs	r0, r3
 8001a2e:	f7ff fee3 	bl	80017f8 <LL_TIM_OC_SetCompareCH1>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	697a      	ldr	r2, [r7, #20]
 8001a36:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8001a38:	2300      	movs	r3, #0
}
 8001a3a:	0018      	movs	r0, r3
 8001a3c:	46bd      	mov	sp, r7
 8001a3e:	b006      	add	sp, #24
 8001a40:	bd80      	pop	{r7, pc}
	...

08001a44 <OC2Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC2Config(TIM_TypeDef *TIMx, const LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8001a44:	b580      	push	{r7, lr}
 8001a46:	b086      	sub	sp, #24
 8001a48:	af00      	add	r7, sp, #0
 8001a4a:	6078      	str	r0, [r7, #4]
 8001a4c:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));

  /* Disable the Channel 2: Reset the CC2E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC2E);
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	6a1b      	ldr	r3, [r3, #32]
 8001a52:	2210      	movs	r2, #16
 8001a54:	4393      	bics	r3, r2
 8001a56:	001a      	movs	r2, r3
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	6a1b      	ldr	r3, [r3, #32]
 8001a60:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	685b      	ldr	r3, [r3, #4]
 8001a66:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	699b      	ldr	r3, [r3, #24]
 8001a6c:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC2S);
 8001a6e:	68fb      	ldr	r3, [r7, #12]
 8001a70:	4a18      	ldr	r2, [pc, #96]	; (8001ad4 <OC2Config+0x90>)
 8001a72:	4013      	ands	r3, r2
 8001a74:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U);
 8001a76:	68fb      	ldr	r3, [r7, #12]
 8001a78:	4a17      	ldr	r2, [pc, #92]	; (8001ad8 <OC2Config+0x94>)
 8001a7a:	401a      	ands	r2, r3
 8001a7c:	683b      	ldr	r3, [r7, #0]
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	021b      	lsls	r3, r3, #8
 8001a82:	4313      	orrs	r3, r2
 8001a84:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC2P, TIM_OCInitStruct->OCPolarity << 4U);
 8001a86:	697b      	ldr	r3, [r7, #20]
 8001a88:	2220      	movs	r2, #32
 8001a8a:	4393      	bics	r3, r2
 8001a8c:	001a      	movs	r2, r3
 8001a8e:	683b      	ldr	r3, [r7, #0]
 8001a90:	68db      	ldr	r3, [r3, #12]
 8001a92:	011b      	lsls	r3, r3, #4
 8001a94:	4313      	orrs	r3, r2
 8001a96:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC2E, TIM_OCInitStruct->OCState << 4U);
 8001a98:	697b      	ldr	r3, [r7, #20]
 8001a9a:	2210      	movs	r2, #16
 8001a9c:	4393      	bics	r3, r2
 8001a9e:	001a      	movs	r2, r3
 8001aa0:	683b      	ldr	r3, [r7, #0]
 8001aa2:	685b      	ldr	r3, [r3, #4]
 8001aa4:	011b      	lsls	r3, r3, #4
 8001aa6:	4313      	orrs	r3, r2
 8001aa8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	693a      	ldr	r2, [r7, #16]
 8001aae:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	68fa      	ldr	r2, [r7, #12]
 8001ab4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH2(TIMx, TIM_OCInitStruct->CompareValue);
 8001ab6:	683b      	ldr	r3, [r7, #0]
 8001ab8:	689a      	ldr	r2, [r3, #8]
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	0011      	movs	r1, r2
 8001abe:	0018      	movs	r0, r3
 8001ac0:	f7ff fea6 	bl	8001810 <LL_TIM_OC_SetCompareCH2>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	697a      	ldr	r2, [r7, #20]
 8001ac8:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8001aca:	2300      	movs	r3, #0
}
 8001acc:	0018      	movs	r0, r3
 8001ace:	46bd      	mov	sp, r7
 8001ad0:	b006      	add	sp, #24
 8001ad2:	bd80      	pop	{r7, pc}
 8001ad4:	fffffcff 	.word	0xfffffcff
 8001ad8:	ffff8fff 	.word	0xffff8fff

08001adc <OC3Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC3Config(TIM_TypeDef *TIMx, const LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8001adc:	b580      	push	{r7, lr}
 8001ade:	b086      	sub	sp, #24
 8001ae0:	af00      	add	r7, sp, #0
 8001ae2:	6078      	str	r0, [r7, #4]
 8001ae4:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));

  /* Disable the Channel 3: Reset the CC3E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC3E);
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	6a1b      	ldr	r3, [r3, #32]
 8001aea:	4a1f      	ldr	r2, [pc, #124]	; (8001b68 <OC3Config+0x8c>)
 8001aec:	401a      	ands	r2, r3
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	6a1b      	ldr	r3, [r3, #32]
 8001af6:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	685b      	ldr	r3, [r3, #4]
 8001afc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	69db      	ldr	r3, [r3, #28]
 8001b02:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC3S);
 8001b04:	68fb      	ldr	r3, [r7, #12]
 8001b06:	2203      	movs	r2, #3
 8001b08:	4393      	bics	r3, r2
 8001b0a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode);
 8001b0c:	68fb      	ldr	r3, [r7, #12]
 8001b0e:	2270      	movs	r2, #112	; 0x70
 8001b10:	4393      	bics	r3, r2
 8001b12:	001a      	movs	r2, r3
 8001b14:	683b      	ldr	r3, [r7, #0]
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	4313      	orrs	r3, r2
 8001b1a:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC3P, TIM_OCInitStruct->OCPolarity << 8U);
 8001b1c:	697b      	ldr	r3, [r7, #20]
 8001b1e:	4a13      	ldr	r2, [pc, #76]	; (8001b6c <OC3Config+0x90>)
 8001b20:	401a      	ands	r2, r3
 8001b22:	683b      	ldr	r3, [r7, #0]
 8001b24:	68db      	ldr	r3, [r3, #12]
 8001b26:	021b      	lsls	r3, r3, #8
 8001b28:	4313      	orrs	r3, r2
 8001b2a:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC3E, TIM_OCInitStruct->OCState << 8U);
 8001b2c:	697b      	ldr	r3, [r7, #20]
 8001b2e:	4a0e      	ldr	r2, [pc, #56]	; (8001b68 <OC3Config+0x8c>)
 8001b30:	401a      	ands	r2, r3
 8001b32:	683b      	ldr	r3, [r7, #0]
 8001b34:	685b      	ldr	r3, [r3, #4]
 8001b36:	021b      	lsls	r3, r3, #8
 8001b38:	4313      	orrs	r3, r2
 8001b3a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	693a      	ldr	r2, [r7, #16]
 8001b40:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	68fa      	ldr	r2, [r7, #12]
 8001b46:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH3(TIMx, TIM_OCInitStruct->CompareValue);
 8001b48:	683b      	ldr	r3, [r7, #0]
 8001b4a:	689a      	ldr	r2, [r3, #8]
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	0011      	movs	r1, r2
 8001b50:	0018      	movs	r0, r3
 8001b52:	f7ff fe69 	bl	8001828 <LL_TIM_OC_SetCompareCH3>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	697a      	ldr	r2, [r7, #20]
 8001b5a:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8001b5c:	2300      	movs	r3, #0
}
 8001b5e:	0018      	movs	r0, r3
 8001b60:	46bd      	mov	sp, r7
 8001b62:	b006      	add	sp, #24
 8001b64:	bd80      	pop	{r7, pc}
 8001b66:	46c0      	nop			; (mov r8, r8)
 8001b68:	fffffeff 	.word	0xfffffeff
 8001b6c:	fffffdff 	.word	0xfffffdff

08001b70 <OC4Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC4Config(TIM_TypeDef *TIMx, const LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8001b70:	b580      	push	{r7, lr}
 8001b72:	b086      	sub	sp, #24
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	6078      	str	r0, [r7, #4]
 8001b78:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));

  /* Disable the Channel 4: Reset the CC4E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC4E);
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	6a1b      	ldr	r3, [r3, #32]
 8001b7e:	4a1f      	ldr	r2, [pc, #124]	; (8001bfc <OC4Config+0x8c>)
 8001b80:	401a      	ands	r2, r3
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	6a1b      	ldr	r3, [r3, #32]
 8001b8a:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  LL_TIM_ReadReg(TIMx, CR2);
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	685b      	ldr	r3, [r3, #4]
 8001b90:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	69db      	ldr	r3, [r3, #28]
 8001b96:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC4S);
 8001b98:	68fb      	ldr	r3, [r7, #12]
 8001b9a:	4a19      	ldr	r2, [pc, #100]	; (8001c00 <OC4Config+0x90>)
 8001b9c:	4013      	ands	r3, r2
 8001b9e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U);
 8001ba0:	68fb      	ldr	r3, [r7, #12]
 8001ba2:	4a18      	ldr	r2, [pc, #96]	; (8001c04 <OC4Config+0x94>)
 8001ba4:	401a      	ands	r2, r3
 8001ba6:	683b      	ldr	r3, [r7, #0]
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	021b      	lsls	r3, r3, #8
 8001bac:	4313      	orrs	r3, r2
 8001bae:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC4P, TIM_OCInitStruct->OCPolarity << 12U);
 8001bb0:	697b      	ldr	r3, [r7, #20]
 8001bb2:	4a15      	ldr	r2, [pc, #84]	; (8001c08 <OC4Config+0x98>)
 8001bb4:	401a      	ands	r2, r3
 8001bb6:	683b      	ldr	r3, [r7, #0]
 8001bb8:	68db      	ldr	r3, [r3, #12]
 8001bba:	031b      	lsls	r3, r3, #12
 8001bbc:	4313      	orrs	r3, r2
 8001bbe:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC4E, TIM_OCInitStruct->OCState << 12U);
 8001bc0:	697b      	ldr	r3, [r7, #20]
 8001bc2:	4a0e      	ldr	r2, [pc, #56]	; (8001bfc <OC4Config+0x8c>)
 8001bc4:	401a      	ands	r2, r3
 8001bc6:	683b      	ldr	r3, [r7, #0]
 8001bc8:	685b      	ldr	r3, [r3, #4]
 8001bca:	031b      	lsls	r3, r3, #12
 8001bcc:	4313      	orrs	r3, r2
 8001bce:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	693a      	ldr	r2, [r7, #16]
 8001bd4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	68fa      	ldr	r2, [r7, #12]
 8001bda:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH4(TIMx, TIM_OCInitStruct->CompareValue);
 8001bdc:	683b      	ldr	r3, [r7, #0]
 8001bde:	689a      	ldr	r2, [r3, #8]
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	0011      	movs	r1, r2
 8001be4:	0018      	movs	r0, r3
 8001be6:	f7ff fe2b 	bl	8001840 <LL_TIM_OC_SetCompareCH4>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	697a      	ldr	r2, [r7, #20]
 8001bee:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8001bf0:	2300      	movs	r3, #0
}
 8001bf2:	0018      	movs	r0, r3
 8001bf4:	46bd      	mov	sp, r7
 8001bf6:	b006      	add	sp, #24
 8001bf8:	bd80      	pop	{r7, pc}
 8001bfa:	46c0      	nop			; (mov r8, r8)
 8001bfc:	ffffefff 	.word	0xffffefff
 8001c00:	fffffcff 	.word	0xfffffcff
 8001c04:	ffff8fff 	.word	0xffff8fff
 8001c08:	ffffdfff 	.word	0xffffdfff

08001c0c <LL_USART_IsEnabled>:
{
 8001c0c:	b580      	push	{r7, lr}
 8001c0e:	b082      	sub	sp, #8
 8001c10:	af00      	add	r7, sp, #0
 8001c12:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE)) ? 1UL : 0UL);
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	2201      	movs	r2, #1
 8001c1a:	4013      	ands	r3, r2
 8001c1c:	2b01      	cmp	r3, #1
 8001c1e:	d101      	bne.n	8001c24 <LL_USART_IsEnabled+0x18>
 8001c20:	2301      	movs	r3, #1
 8001c22:	e000      	b.n	8001c26 <LL_USART_IsEnabled+0x1a>
 8001c24:	2300      	movs	r3, #0
}
 8001c26:	0018      	movs	r0, r3
 8001c28:	46bd      	mov	sp, r7
 8001c2a:	b002      	add	sp, #8
 8001c2c:	bd80      	pop	{r7, pc}
	...

08001c30 <LL_USART_SetStopBitsLength>:
{
 8001c30:	b580      	push	{r7, lr}
 8001c32:	b082      	sub	sp, #8
 8001c34:	af00      	add	r7, sp, #0
 8001c36:	6078      	str	r0, [r7, #4]
 8001c38:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	685b      	ldr	r3, [r3, #4]
 8001c3e:	4a05      	ldr	r2, [pc, #20]	; (8001c54 <LL_USART_SetStopBitsLength+0x24>)
 8001c40:	401a      	ands	r2, r3
 8001c42:	683b      	ldr	r3, [r7, #0]
 8001c44:	431a      	orrs	r2, r3
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	605a      	str	r2, [r3, #4]
}
 8001c4a:	46c0      	nop			; (mov r8, r8)
 8001c4c:	46bd      	mov	sp, r7
 8001c4e:	b002      	add	sp, #8
 8001c50:	bd80      	pop	{r7, pc}
 8001c52:	46c0      	nop			; (mov r8, r8)
 8001c54:	ffffcfff 	.word	0xffffcfff

08001c58 <LL_USART_SetHWFlowCtrl>:
{
 8001c58:	b580      	push	{r7, lr}
 8001c5a:	b082      	sub	sp, #8
 8001c5c:	af00      	add	r7, sp, #0
 8001c5e:	6078      	str	r0, [r7, #4]
 8001c60:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	689b      	ldr	r3, [r3, #8]
 8001c66:	4a05      	ldr	r2, [pc, #20]	; (8001c7c <LL_USART_SetHWFlowCtrl+0x24>)
 8001c68:	401a      	ands	r2, r3
 8001c6a:	683b      	ldr	r3, [r7, #0]
 8001c6c:	431a      	orrs	r2, r3
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	609a      	str	r2, [r3, #8]
}
 8001c72:	46c0      	nop			; (mov r8, r8)
 8001c74:	46bd      	mov	sp, r7
 8001c76:	b002      	add	sp, #8
 8001c78:	bd80      	pop	{r7, pc}
 8001c7a:	46c0      	nop			; (mov r8, r8)
 8001c7c:	fffffcff 	.word	0xfffffcff

08001c80 <LL_USART_SetBaudRate>:
{
 8001c80:	b580      	push	{r7, lr}
 8001c82:	b086      	sub	sp, #24
 8001c84:	af00      	add	r7, sp, #0
 8001c86:	60f8      	str	r0, [r7, #12]
 8001c88:	60b9      	str	r1, [r7, #8]
 8001c8a:	607a      	str	r2, [r7, #4]
 8001c8c:	603b      	str	r3, [r7, #0]
  if (OverSampling == LL_USART_OVERSAMPLING_8)
 8001c8e:	687a      	ldr	r2, [r7, #4]
 8001c90:	2380      	movs	r3, #128	; 0x80
 8001c92:	021b      	lsls	r3, r3, #8
 8001c94:	429a      	cmp	r2, r3
 8001c96:	d11c      	bne.n	8001cd2 <LL_USART_SetBaudRate+0x52>
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, BaudRate));
 8001c98:	68bb      	ldr	r3, [r7, #8]
 8001c9a:	005a      	lsls	r2, r3, #1
 8001c9c:	683b      	ldr	r3, [r7, #0]
 8001c9e:	085b      	lsrs	r3, r3, #1
 8001ca0:	18d3      	adds	r3, r2, r3
 8001ca2:	6839      	ldr	r1, [r7, #0]
 8001ca4:	0018      	movs	r0, r3
 8001ca6:	f7fe fa2f 	bl	8000108 <__udivsi3>
 8001caa:	0003      	movs	r3, r0
 8001cac:	b29b      	uxth	r3, r3
 8001cae:	617b      	str	r3, [r7, #20]
    brrtemp = usartdiv & 0xFFF0U;
 8001cb0:	697b      	ldr	r3, [r7, #20]
 8001cb2:	4a10      	ldr	r2, [pc, #64]	; (8001cf4 <LL_USART_SetBaudRate+0x74>)
 8001cb4:	4013      	ands	r3, r2
 8001cb6:	613b      	str	r3, [r7, #16]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8001cb8:	697b      	ldr	r3, [r7, #20]
 8001cba:	085b      	lsrs	r3, r3, #1
 8001cbc:	b29b      	uxth	r3, r3
 8001cbe:	001a      	movs	r2, r3
 8001cc0:	2307      	movs	r3, #7
 8001cc2:	4013      	ands	r3, r2
 8001cc4:	693a      	ldr	r2, [r7, #16]
 8001cc6:	4313      	orrs	r3, r2
 8001cc8:	613b      	str	r3, [r7, #16]
    USARTx->BRR = brrtemp;
 8001cca:	68fb      	ldr	r3, [r7, #12]
 8001ccc:	693a      	ldr	r2, [r7, #16]
 8001cce:	60da      	str	r2, [r3, #12]
}
 8001cd0:	e00c      	b.n	8001cec <LL_USART_SetBaudRate+0x6c>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 8001cd2:	683b      	ldr	r3, [r7, #0]
 8001cd4:	085a      	lsrs	r2, r3, #1
 8001cd6:	68bb      	ldr	r3, [r7, #8]
 8001cd8:	18d3      	adds	r3, r2, r3
 8001cda:	6839      	ldr	r1, [r7, #0]
 8001cdc:	0018      	movs	r0, r3
 8001cde:	f7fe fa13 	bl	8000108 <__udivsi3>
 8001ce2:	0003      	movs	r3, r0
 8001ce4:	b29b      	uxth	r3, r3
 8001ce6:	001a      	movs	r2, r3
 8001ce8:	68fb      	ldr	r3, [r7, #12]
 8001cea:	60da      	str	r2, [r3, #12]
}
 8001cec:	46c0      	nop			; (mov r8, r8)
 8001cee:	46bd      	mov	sp, r7
 8001cf0:	b006      	add	sp, #24
 8001cf2:	bd80      	pop	{r7, pc}
 8001cf4:	0000fff0 	.word	0x0000fff0

08001cf8 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, const LL_USART_InitTypeDef *USART_InitStruct)
{
 8001cf8:	b580      	push	{r7, lr}
 8001cfa:	b084      	sub	sp, #16
 8001cfc:	af00      	add	r7, sp, #0
 8001cfe:	6078      	str	r0, [r7, #4]
 8001d00:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8001d02:	230f      	movs	r3, #15
 8001d04:	18fb      	adds	r3, r7, r3
 8001d06:	2201      	movs	r2, #1
 8001d08:	701a      	strb	r2, [r3, #0]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 8001d0a:	2300      	movs	r3, #0
 8001d0c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	0018      	movs	r0, r3
 8001d12:	f7ff ff7b 	bl	8001c0c <LL_USART_IsEnabled>
 8001d16:	1e03      	subs	r3, r0, #0
 8001d18:	d13b      	bne.n	8001d92 <LL_USART_Init+0x9a>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	4a20      	ldr	r2, [pc, #128]	; (8001da0 <LL_USART_Init+0xa8>)
 8001d20:	401a      	ands	r2, r3
 8001d22:	683b      	ldr	r3, [r7, #0]
 8001d24:	6859      	ldr	r1, [r3, #4]
 8001d26:	683b      	ldr	r3, [r7, #0]
 8001d28:	68db      	ldr	r3, [r3, #12]
 8001d2a:	4319      	orrs	r1, r3
 8001d2c:	683b      	ldr	r3, [r7, #0]
 8001d2e:	691b      	ldr	r3, [r3, #16]
 8001d30:	4319      	orrs	r1, r3
 8001d32:	683b      	ldr	r3, [r7, #0]
 8001d34:	699b      	ldr	r3, [r3, #24]
 8001d36:	430b      	orrs	r3, r1
 8001d38:	431a      	orrs	r2, r3
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	601a      	str	r2, [r3, #0]
    /*---------------------------- USART CR2 Configuration ---------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 8001d3e:	683b      	ldr	r3, [r7, #0]
 8001d40:	689a      	ldr	r2, [r3, #8]
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	0011      	movs	r1, r2
 8001d46:	0018      	movs	r0, r3
 8001d48:	f7ff ff72 	bl	8001c30 <LL_USART_SetStopBitsLength>
    /*---------------------------- USART CR3 Configuration ---------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to
     *   USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 8001d4c:	683b      	ldr	r3, [r7, #0]
 8001d4e:	695a      	ldr	r2, [r3, #20]
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	0011      	movs	r1, r2
 8001d54:	0018      	movs	r0, r3
 8001d56:	f7ff ff7f 	bl	8001c58 <LL_USART_SetHWFlowCtrl>
    }
#endif /* USART1 */
#if defined(USART1)
    else if (USARTx == USART2)
#else
    if (USARTx == USART2)
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	4a11      	ldr	r2, [pc, #68]	; (8001da4 <LL_USART_Init+0xac>)
 8001d5e:	4293      	cmp	r3, r2
 8001d60:	d104      	bne.n	8001d6c <LL_USART_Init+0x74>
#endif /* USART1 */
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART2_CLKSOURCE);
 8001d62:	200c      	movs	r0, #12
 8001d64:	f7ff fbbe 	bl	80014e4 <LL_RCC_GetUSARTClockFreq>
 8001d68:	0003      	movs	r3, r0
 8001d6a:	60bb      	str	r3, [r7, #8]

    /* Configure the USART Baud Rate :
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 8001d6c:	68bb      	ldr	r3, [r7, #8]
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d00f      	beq.n	8001d92 <LL_USART_Init+0x9a>
        && (USART_InitStruct->BaudRate != 0U))
 8001d72:	683b      	ldr	r3, [r7, #0]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d00b      	beq.n	8001d92 <LL_USART_Init+0x9a>
    {
      status = SUCCESS;
 8001d7a:	230f      	movs	r3, #15
 8001d7c:	18fb      	adds	r3, r7, r3
 8001d7e:	2200      	movs	r2, #0
 8001d80:	701a      	strb	r2, [r3, #0]
      LL_USART_SetBaudRate(USARTx,
                           periphclk,
                           USART_InitStruct->OverSampling,
 8001d82:	683b      	ldr	r3, [r7, #0]
 8001d84:	699a      	ldr	r2, [r3, #24]
                           USART_InitStruct->BaudRate);
 8001d86:	683b      	ldr	r3, [r7, #0]
 8001d88:	681b      	ldr	r3, [r3, #0]
      LL_USART_SetBaudRate(USARTx,
 8001d8a:	68b9      	ldr	r1, [r7, #8]
 8001d8c:	6878      	ldr	r0, [r7, #4]
 8001d8e:	f7ff ff77 	bl	8001c80 <LL_USART_SetBaudRate>
      assert_param(IS_LL_USART_BRR_MIN(USARTx->BRR));
    }
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 8001d92:	230f      	movs	r3, #15
 8001d94:	18fb      	adds	r3, r7, r3
 8001d96:	781b      	ldrb	r3, [r3, #0]
}
 8001d98:	0018      	movs	r0, r3
 8001d9a:	46bd      	mov	sp, r7
 8001d9c:	b004      	add	sp, #16
 8001d9e:	bd80      	pop	{r7, pc}
 8001da0:	efff69f3 	.word	0xefff69f3
 8001da4:	40004400 	.word	0x40004400

08001da8 <LL_InitTick>:
  *         configuration by calling this function, for a delay use rather osDelay RTOS service.
  * @param  Ticks Number of ticks
  * @retval None
  */
__STATIC_INLINE void LL_InitTick(uint32_t HCLKFrequency, uint32_t Ticks)
{
 8001da8:	b580      	push	{r7, lr}
 8001daa:	b082      	sub	sp, #8
 8001dac:	af00      	add	r7, sp, #0
 8001dae:	6078      	str	r0, [r7, #4]
 8001db0:	6039      	str	r1, [r7, #0]
  /* Configure the SysTick to have interrupt in 1ms time base */
  SysTick->LOAD  = (uint32_t)((HCLKFrequency / Ticks) - 1UL);  /* set reload register */
 8001db2:	6839      	ldr	r1, [r7, #0]
 8001db4:	6878      	ldr	r0, [r7, #4]
 8001db6:	f7fe f9a7 	bl	8000108 <__udivsi3>
 8001dba:	0003      	movs	r3, r0
 8001dbc:	001a      	movs	r2, r3
 8001dbe:	4b06      	ldr	r3, [pc, #24]	; (8001dd8 <LL_InitTick+0x30>)
 8001dc0:	3a01      	subs	r2, #1
 8001dc2:	605a      	str	r2, [r3, #4]
  SysTick->VAL   = 0UL;                                       /* Load the SysTick Counter Value */
 8001dc4:	4b04      	ldr	r3, [pc, #16]	; (8001dd8 <LL_InitTick+0x30>)
 8001dc6:	2200      	movs	r2, #0
 8001dc8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001dca:	4b03      	ldr	r3, [pc, #12]	; (8001dd8 <LL_InitTick+0x30>)
 8001dcc:	2205      	movs	r2, #5
 8001dce:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_ENABLE_Msk;                   /* Enable the Systick Timer */
}
 8001dd0:	46c0      	nop			; (mov r8, r8)
 8001dd2:	46bd      	mov	sp, r7
 8001dd4:	b002      	add	sp, #8
 8001dd6:	bd80      	pop	{r7, pc}
 8001dd8:	e000e010 	.word	0xe000e010

08001ddc <LL_Init1msTick>:
  * @param  HCLKFrequency HCLK frequency in Hz
  * @note   HCLK frequency can be calculated thanks to RCC helper macro or function @ref LL_RCC_GetSystemClocksFreq
  * @retval None
  */
void LL_Init1msTick(uint32_t HCLKFrequency)
{
 8001ddc:	b580      	push	{r7, lr}
 8001dde:	b082      	sub	sp, #8
 8001de0:	af00      	add	r7, sp, #0
 8001de2:	6078      	str	r0, [r7, #4]
  /* Use frequency provided in argument */
  LL_InitTick(HCLKFrequency, 1000U);
 8001de4:	23fa      	movs	r3, #250	; 0xfa
 8001de6:	009a      	lsls	r2, r3, #2
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	0011      	movs	r1, r2
 8001dec:	0018      	movs	r0, r3
 8001dee:	f7ff ffdb 	bl	8001da8 <LL_InitTick>
}
 8001df2:	46c0      	nop			; (mov r8, r8)
 8001df4:	46bd      	mov	sp, r7
 8001df6:	b002      	add	sp, #8
 8001df8:	bd80      	pop	{r7, pc}
	...

08001dfc <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 8001dfc:	b580      	push	{r7, lr}
 8001dfe:	b082      	sub	sp, #8
 8001e00:	af00      	add	r7, sp, #0
 8001e02:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 8001e04:	4b03      	ldr	r3, [pc, #12]	; (8001e14 <LL_SetSystemCoreClock+0x18>)
 8001e06:	687a      	ldr	r2, [r7, #4]
 8001e08:	601a      	str	r2, [r3, #0]
}
 8001e0a:	46c0      	nop			; (mov r8, r8)
 8001e0c:	46bd      	mov	sp, r7
 8001e0e:	b002      	add	sp, #8
 8001e10:	bd80      	pop	{r7, pc}
 8001e12:	46c0      	nop			; (mov r8, r8)
 8001e14:	20000000 	.word	0x20000000

08001e18 <memset>:
 8001e18:	0003      	movs	r3, r0
 8001e1a:	1882      	adds	r2, r0, r2
 8001e1c:	4293      	cmp	r3, r2
 8001e1e:	d100      	bne.n	8001e22 <memset+0xa>
 8001e20:	4770      	bx	lr
 8001e22:	7019      	strb	r1, [r3, #0]
 8001e24:	3301      	adds	r3, #1
 8001e26:	e7f9      	b.n	8001e1c <memset+0x4>

08001e28 <__libc_init_array>:
 8001e28:	b570      	push	{r4, r5, r6, lr}
 8001e2a:	2600      	movs	r6, #0
 8001e2c:	4c0c      	ldr	r4, [pc, #48]	; (8001e60 <__libc_init_array+0x38>)
 8001e2e:	4d0d      	ldr	r5, [pc, #52]	; (8001e64 <__libc_init_array+0x3c>)
 8001e30:	1b64      	subs	r4, r4, r5
 8001e32:	10a4      	asrs	r4, r4, #2
 8001e34:	42a6      	cmp	r6, r4
 8001e36:	d109      	bne.n	8001e4c <__libc_init_array+0x24>
 8001e38:	2600      	movs	r6, #0
 8001e3a:	f000 f819 	bl	8001e70 <_init>
 8001e3e:	4c0a      	ldr	r4, [pc, #40]	; (8001e68 <__libc_init_array+0x40>)
 8001e40:	4d0a      	ldr	r5, [pc, #40]	; (8001e6c <__libc_init_array+0x44>)
 8001e42:	1b64      	subs	r4, r4, r5
 8001e44:	10a4      	asrs	r4, r4, #2
 8001e46:	42a6      	cmp	r6, r4
 8001e48:	d105      	bne.n	8001e56 <__libc_init_array+0x2e>
 8001e4a:	bd70      	pop	{r4, r5, r6, pc}
 8001e4c:	00b3      	lsls	r3, r6, #2
 8001e4e:	58eb      	ldr	r3, [r5, r3]
 8001e50:	4798      	blx	r3
 8001e52:	3601      	adds	r6, #1
 8001e54:	e7ee      	b.n	8001e34 <__libc_init_array+0xc>
 8001e56:	00b3      	lsls	r3, r6, #2
 8001e58:	58eb      	ldr	r3, [r5, r3]
 8001e5a:	4798      	blx	r3
 8001e5c:	3601      	adds	r6, #1
 8001e5e:	e7f2      	b.n	8001e46 <__libc_init_array+0x1e>
 8001e60:	08001ebc 	.word	0x08001ebc
 8001e64:	08001ebc 	.word	0x08001ebc
 8001e68:	08001ec0 	.word	0x08001ec0
 8001e6c:	08001ebc 	.word	0x08001ebc

08001e70 <_init>:
 8001e70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001e72:	46c0      	nop			; (mov r8, r8)
 8001e74:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001e76:	bc08      	pop	{r3}
 8001e78:	469e      	mov	lr, r3
 8001e7a:	4770      	bx	lr

08001e7c <_fini>:
 8001e7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001e7e:	46c0      	nop			; (mov r8, r8)
 8001e80:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001e82:	bc08      	pop	{r3}
 8001e84:	469e      	mov	lr, r3
 8001e86:	4770      	bx	lr
