Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Feb 14 00:34:13 2019
| Host         : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_design_analysis -timing -setup -max_paths 10 -extend -show_all -logic_level_distribution -logic_level_dist_paths 1000 -complexity -congestion -name design_analysis_1 -file design_analysis.txt
| Design       : wrapper
| Device       : xcvu9p
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-10
2. Logic Level Distribution
3. Complexity Characteristics (Cells)
4. Placed Maximum Level Congestion Reporting
5. Initial Estimated Router Congestion Reporting
6. Routed Maximum Level Congestion Reporting
7. SLR Net Crossing Reporting
8. Placed Tile Based Congestion Metric (Vertical)
9. Placed Tile Based Congestion Metric (Horizontal)

1. Setup Path Characteristics 1-10
----------------------------------

Setup Characteristics for Path #1
+---------------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
|      Characteristics      |    WorstPath to Src    |                                                                                                                                                      Path #1                                                                                                                                                     |   WorstPath from Dst   |
+---------------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
| Requirement               |                 25.000 |                                                                                                                                                                                                                                                                                                           25.000 |                 25.000 |
| Path Delay                |                  0.675 |                                                                                                                                                                                                                                                                                                           22.783 |                  0.662 |
| Logic Delay               | 0.096(15%)             | 6.451(29%)                                                                                                                                                                                                                                                                                                       | 0.097(15%)             |
| Net Delay                 | 0.579(85%)             | 16.332(71%)                                                                                                                                                                                                                                                                                                      | 0.565(85%)             |
| Clock Skew                |                 -0.104 |                                                                                                                                                                                                                                                                                                           -0.124 |                 -0.073 |
| Slack                     |                 24.213 |                                                                                                                                                                                                                                                                                                            2.084 |                 24.256 |
| Timing Exception          |                        |                                                                                                                                                                                                                                                                                                                  |                        |
| Bounding Box Size         | 1% x 1%                | 8% x 4%                                                                                                                                                                                                                                                                                                          | 1% x 2%                |
| Clock Region Distance     | (0, 0)                 | (0, 0)                                                                                                                                                                                                                                                                                                           | (0, 0)                 |
| Cumulative Fanout         |                      1 |                                                                                                                                                                                                                                                                                                              386 |                      1 |
| Fixed Loc                 |                      0 |                                                                                                                                                                                                                                                                                                                0 |                      0 |
| Fixed Route               |                      0 |                                                                                                                                                                                                                                                                                                                0 |                      0 |
| Hold Fix Detour           |                      0 |                                                                                                                                                                                                                                                                                                                0 |                      0 |
| Combined LUT Pairs        |                      0 |                                                                                                                                                                                                                                                                                                                0 |                      0 |
| Clock Relationship        | Safely Timed           | Safely Timed                                                                                                                                                                                                                                                                                                     | Safely Timed           |
| Logic Levels              |                      0 |                                                                                                                                                                                                                                                                                                               59 |                      0 |
| Routes                    |                      1 |                                                                                                                                                                                                                                                                                                               59 |                      1 |
| Logical Path              | FDRE FDRE              | FDRE LUT4 LUT5 LUT5 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT2 LUT6 LUT6 FDRE | FDRE FDRE              |
| Start Point Clock         | clk                    | clk                                                                                                                                                                                                                                                                                                              | clk                    |
| End Point Clock           | clk                    | clk                                                                                                                                                                                                                                                                                                              | clk                    |
| DSP Block                 | None                   | None                                                                                                                                                                                                                                                                                                             | None                   |
| BRAM                      | None                   | None                                                                                                                                                                                                                                                                                                             | None                   |
| IO Crossings              |                      0 |                                                                                                                                                                                                                                                                                                                0 |                      0 |
| SLR Crossings             |                      0 |                                                                                                                                                                                                                                                                                                                0 |                      0 |
| PBlocks                   |                      0 |                                                                                                                                                                                                                                                                                                                0 |                      0 |
| High Fanout               |                      1 |                                                                                                                                                                                                                                                                                                               32 |                      1 |
| Dont Touch                |                      0 |                                                                                                                                                                                                                                                                                                                0 |                      0 |
| Mark Debug                |                      0 |                                                                                                                                                                                                                                                                                                                0 |                      0 |
| Start Point Pin Primitive | FDRE/C                 | FDRE/C                                                                                                                                                                                                                                                                                                           | FDRE/C                 |
| End Point Pin Primitive   | FDRE/D                 | FDRE/D                                                                                                                                                                                                                                                                                                           | FDRE/D                 |
| Start Point Pin           | sr_p.sr_1_10.pt[0]/C   | sr_p.sr_2_10.pt_2[0]/C                                                                                                                                                                                                                                                                                           | sr_p.sr_1_15.pt[2]/C   |
| End Point Pin             | sr_p.sr_2_10.pt_2[0]/D | sr_p.sr_1_15.pt[2]/D                                                                                                                                                                                                                                                                                             | sr_p.sr_2_15.pt_2[2]/D |
+---------------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #2
+---------------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
|      Characteristics      |    WorstPath to Src    |                                                                                                                                                      Path #2                                                                                                                                                     |    WorstPath from Dst   |
+---------------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
| Requirement               |                 25.000 |                                                                                                                                                                                                                                                                                                           25.000 |                  25.000 |
| Path Delay                |                  0.675 |                                                                                                                                                                                                                                                                                                           22.766 |                   1.659 |
| Logic Delay               | 0.096(15%)             | 6.364(28%)                                                                                                                                                                                                                                                                                                       | 0.096(6%)               |
| Net Delay                 | 0.579(85%)             | 16.402(72%)                                                                                                                                                                                                                                                                                                      | 1.563(94%)              |
| Clock Skew                |                 -0.104 |                                                                                                                                                                                                                                                                                                           -0.102 |                  -0.041 |
| Slack                     |                 24.213 |                                                                                                                                                                                                                                                                                                            2.124 |                  23.291 |
| Timing Exception          |                        |                                                                                                                                                                                                                                                                                                                  |                         |
| Bounding Box Size         | 1% x 1%                | 8% x 4%                                                                                                                                                                                                                                                                                                          | 0% x 0%                 |
| Clock Region Distance     | (0, 0)                 | (0, 0)                                                                                                                                                                                                                                                                                                           | (0, 0)                  |
| Cumulative Fanout         |                      1 |                                                                                                                                                                                                                                                                                                              386 |                       1 |
| Fixed Loc                 |                      0 |                                                                                                                                                                                                                                                                                                                0 |                       0 |
| Fixed Route               |                      0 |                                                                                                                                                                                                                                                                                                                0 |                       0 |
| Hold Fix Detour           |                      0 |                                                                                                                                                                                                                                                                                                                0 |                       0 |
| Combined LUT Pairs        |                      0 |                                                                                                                                                                                                                                                                                                                0 |                       0 |
| Clock Relationship        | Safely Timed           | Safely Timed                                                                                                                                                                                                                                                                                                     | Safely Timed            |
| Logic Levels              |                      0 |                                                                                                                                                                                                                                                                                                               59 |                       0 |
| Routes                    |                      1 |                                                                                                                                                                                                                                                                                                               59 |                       1 |
| Logical Path              | FDRE FDRE              | FDRE LUT4 LUT5 LUT5 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT2 LUT6 LUT6 FDRE | FDRE FDRE               |
| Start Point Clock         | clk                    | clk                                                                                                                                                                                                                                                                                                              | clk                     |
| End Point Clock           | clk                    | clk                                                                                                                                                                                                                                                                                                              | clk                     |
| DSP Block                 | None                   | None                                                                                                                                                                                                                                                                                                             | None                    |
| BRAM                      | None                   | None                                                                                                                                                                                                                                                                                                             | None                    |
| IO Crossings              |                      0 |                                                                                                                                                                                                                                                                                                                0 |                       3 |
| SLR Crossings             |                      0 |                                                                                                                                                                                                                                                                                                                0 |                       0 |
| PBlocks                   |                      0 |                                                                                                                                                                                                                                                                                                                0 |                       0 |
| High Fanout               |                      1 |                                                                                                                                                                                                                                                                                                               32 |                       1 |
| Dont Touch                |                      0 |                                                                                                                                                                                                                                                                                                                0 |                       0 |
| Mark Debug                |                      0 |                                                                                                                                                                                                                                                                                                                0 |                       0 |
| Start Point Pin Primitive | FDRE/C                 | FDRE/C                                                                                                                                                                                                                                                                                                           | FDRE/C                  |
| End Point Pin Primitive   | FDRE/D                 | FDRE/D                                                                                                                                                                                                                                                                                                           | FDRE/D                  |
| Start Point Pin           | sr_p.sr_1_10.pt[0]/C   | sr_p.sr_2_10.pt_2[0]/C                                                                                                                                                                                                                                                                                           | sr_p.sr_1_15.roi[5]/C   |
| End Point Pin             | sr_p.sr_2_10.pt_2[0]/D | sr_p.sr_1_15.roi[5]/D                                                                                                                                                                                                                                                                                            | sr_p.sr_2_15.roi_1[5]/D |
+---------------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #3
+---------------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
|      Characteristics      |    WorstPath to Src    |                                                                                                                                                      Path #3                                                                                                                                                     |     WorstPath from Dst     |
+---------------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
| Requirement               |                 25.000 |                                                                                                                                                                                                                                                                                                           25.000 |                     25.000 |
| Path Delay                |                  0.675 |                                                                                                                                                                                                                                                                                                           22.755 |                      0.555 |
| Logic Delay               | 0.096(15%)             | 6.649(30%)                                                                                                                                                                                                                                                                                                       | 0.096(18%)                 |
| Net Delay                 | 0.579(85%)             | 16.106(70%)                                                                                                                                                                                                                                                                                                      | 0.459(82%)                 |
| Clock Skew                |                 -0.104 |                                                                                                                                                                                                                                                                                                           -0.111 |                     -0.102 |
| Slack                     |                 24.213 |                                                                                                                                                                                                                                                                                                            2.126 |                     24.335 |
| Timing Exception          |                        |                                                                                                                                                                                                                                                                                                                  |                            |
| Bounding Box Size         | 1% x 1%                | 8% x 4%                                                                                                                                                                                                                                                                                                          | 1% x 0%                    |
| Clock Region Distance     | (0, 0)                 | (0, 0)                                                                                                                                                                                                                                                                                                           | (0, 0)                     |
| Cumulative Fanout         |                      1 |                                                                                                                                                                                                                                                                                                              386 |                          1 |
| Fixed Loc                 |                      0 |                                                                                                                                                                                                                                                                                                                0 |                          0 |
| Fixed Route               |                      0 |                                                                                                                                                                                                                                                                                                                0 |                          0 |
| Hold Fix Detour           |                      0 |                                                                                                                                                                                                                                                                                                                0 |                          0 |
| Combined LUT Pairs        |                      0 |                                                                                                                                                                                                                                                                                                                0 |                          0 |
| Clock Relationship        | Safely Timed           | Safely Timed                                                                                                                                                                                                                                                                                                     | Safely Timed               |
| Logic Levels              |                      0 |                                                                                                                                                                                                                                                                                                               59 |                          0 |
| Routes                    |                      1 |                                                                                                                                                                                                                                                                                                               59 |                          1 |
| Logical Path              | FDRE FDRE              | FDRE LUT4 LUT5 LUT5 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE FDRE                  |
| Start Point Clock         | clk                    | clk                                                                                                                                                                                                                                                                                                              | clk                        |
| End Point Clock           | clk                    | clk                                                                                                                                                                                                                                                                                                              | clk                        |
| DSP Block                 | None                   | None                                                                                                                                                                                                                                                                                                             | None                       |
| BRAM                      | None                   | None                                                                                                                                                                                                                                                                                                             | None                       |
| IO Crossings              |                      0 |                                                                                                                                                                                                                                                                                                                0 |                          0 |
| SLR Crossings             |                      0 |                                                                                                                                                                                                                                                                                                                0 |                          0 |
| PBlocks                   |                      0 |                                                                                                                                                                                                                                                                                                                0 |                          0 |
| High Fanout               |                      1 |                                                                                                                                                                                                                                                                                                               32 |                          1 |
| Dont Touch                |                      0 |                                                                                                                                                                                                                                                                                                                0 |                          0 |
| Mark Debug                |                      0 |                                                                                                                                                                                                                                                                                                                0 |                          0 |
| Start Point Pin Primitive | FDRE/C                 | FDRE/C                                                                                                                                                                                                                                                                                                           | FDRE/C                     |
| End Point Pin Primitive   | FDRE/D                 | FDRE/D                                                                                                                                                                                                                                                                                                           | FDRE/D                     |
| Start Point Pin           | sr_p.sr_1_10.pt[0]/C   | sr_p.sr_2_10.pt_2[0]/C                                                                                                                                                                                                                                                                                           | sr_p.sr_1_15.sector[0]/C   |
| End Point Pin             | sr_p.sr_2_10.pt_2[0]/D | sr_p.sr_1_15.sector[0]/D                                                                                                                                                                                                                                                                                         | sr_p.sr_2_15.sector_1[0]/D |
+---------------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #4
+---------------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
|      Characteristics      |    WorstPath to Src    |                                                                                                                                                      Path #4                                                                                                                                                     |   WorstPath from Dst   |
+---------------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
| Requirement               |                 25.000 |                                                                                                                                                                                                                                                                                                           25.000 |                 25.000 |
| Path Delay                |                  0.675 |                                                                                                                                                                                                                                                                                                           22.723 |                  0.665 |
| Logic Delay               | 0.096(15%)             | 6.247(28%)                                                                                                                                                                                                                                                                                                       | 0.096(15%)             |
| Net Delay                 | 0.579(85%)             | 16.476(72%)                                                                                                                                                                                                                                                                                                      | 0.569(85%)             |
| Clock Skew                |                 -0.104 |                                                                                                                                                                                                                                                                                                           -0.124 |                 -0.073 |
| Slack                     |                 24.213 |                                                                                                                                                                                                                                                                                                            2.144 |                 24.253 |
| Timing Exception          |                        |                                                                                                                                                                                                                                                                                                                  |                        |
| Bounding Box Size         | 1% x 1%                | 8% x 4%                                                                                                                                                                                                                                                                                                          | 1% x 2%                |
| Clock Region Distance     | (0, 0)                 | (0, 0)                                                                                                                                                                                                                                                                                                           | (0, 0)                 |
| Cumulative Fanout         |                      1 |                                                                                                                                                                                                                                                                                                              386 |                      1 |
| Fixed Loc                 |                      0 |                                                                                                                                                                                                                                                                                                                0 |                      0 |
| Fixed Route               |                      0 |                                                                                                                                                                                                                                                                                                                0 |                      0 |
| Hold Fix Detour           |                      0 |                                                                                                                                                                                                                                                                                                                0 |                      0 |
| Combined LUT Pairs        |                      0 |                                                                                                                                                                                                                                                                                                                0 |                      0 |
| Clock Relationship        | Safely Timed           | Safely Timed                                                                                                                                                                                                                                                                                                     | Safely Timed           |
| Logic Levels              |                      0 |                                                                                                                                                                                                                                                                                                               59 |                      0 |
| Routes                    |                      1 |                                                                                                                                                                                                                                                                                                               59 |                      1 |
| Logical Path              | FDRE FDRE              | FDRE LUT4 LUT5 LUT5 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT2 LUT6 LUT6 FDRE | FDRE FDRE              |
| Start Point Clock         | clk                    | clk                                                                                                                                                                                                                                                                                                              | clk                    |
| End Point Clock           | clk                    | clk                                                                                                                                                                                                                                                                                                              | clk                    |
| DSP Block                 | None                   | None                                                                                                                                                                                                                                                                                                             | None                   |
| BRAM                      | None                   | None                                                                                                                                                                                                                                                                                                             | None                   |
| IO Crossings              |                      0 |                                                                                                                                                                                                                                                                                                                0 |                      0 |
| SLR Crossings             |                      0 |                                                                                                                                                                                                                                                                                                                0 |                      0 |
| PBlocks                   |                      0 |                                                                                                                                                                                                                                                                                                                0 |                      0 |
| High Fanout               |                      1 |                                                                                                                                                                                                                                                                                                               32 |                      1 |
| Dont Touch                |                      0 |                                                                                                                                                                                                                                                                                                                0 |                      0 |
| Mark Debug                |                      0 |                                                                                                                                                                                                                                                                                                                0 |                      0 |
| Start Point Pin Primitive | FDRE/C                 | FDRE/C                                                                                                                                                                                                                                                                                                           | FDRE/C                 |
| End Point Pin Primitive   | FDRE/D                 | FDRE/D                                                                                                                                                                                                                                                                                                           | FDRE/D                 |
| Start Point Pin           | sr_p.sr_1_10.pt[0]/C   | sr_p.sr_2_10.pt_2[0]/C                                                                                                                                                                                                                                                                                           | sr_p.sr_1_15.pt[1]/C   |
| End Point Pin             | sr_p.sr_2_10.pt_2[0]/D | sr_p.sr_1_15.pt[1]/D                                                                                                                                                                                                                                                                                             | sr_p.sr_2_15.pt_2[1]/D |
+---------------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #5
+---------------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
|      Characteristics      |    WorstPath to Src    |                                                                                                                                                      Path #5                                                                                                                                                     |   WorstPath from Dst   |
+---------------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
| Requirement               |                 25.000 |                                                                                                                                                                                                                                                                                                           25.000 |                 25.000 |
| Path Delay                |                  0.675 |                                                                                                                                                                                                                                                                                                           22.720 |                  0.947 |
| Logic Delay               | 0.096(15%)             | 6.697(30%)                                                                                                                                                                                                                                                                                                       | 0.096(11%)             |
| Net Delay                 | 0.579(85%)             | 16.023(70%)                                                                                                                                                                                                                                                                                                      | 0.851(89%)             |
| Clock Skew                |                 -0.104 |                                                                                                                                                                                                                                                                                                           -0.110 |                 -0.099 |
| Slack                     |                 24.213 |                                                                                                                                                                                                                                                                                                            2.162 |                 23.946 |
| Timing Exception          |                        |                                                                                                                                                                                                                                                                                                                  |                        |
| Bounding Box Size         | 1% x 1%                | 8% x 4%                                                                                                                                                                                                                                                                                                          | 1% x 2%                |
| Clock Region Distance     | (0, 0)                 | (0, 0)                                                                                                                                                                                                                                                                                                           | (0, 0)                 |
| Cumulative Fanout         |                      1 |                                                                                                                                                                                                                                                                                                              386 |                      1 |
| Fixed Loc                 |                      0 |                                                                                                                                                                                                                                                                                                                0 |                      0 |
| Fixed Route               |                      0 |                                                                                                                                                                                                                                                                                                                0 |                      0 |
| Hold Fix Detour           |                      0 |                                                                                                                                                                                                                                                                                                                0 |                      0 |
| Combined LUT Pairs        |                      0 |                                                                                                                                                                                                                                                                                                                0 |                      0 |
| Clock Relationship        | Safely Timed           | Safely Timed                                                                                                                                                                                                                                                                                                     | Safely Timed           |
| Logic Levels              |                      0 |                                                                                                                                                                                                                                                                                                               59 |                      0 |
| Routes                    |                      1 |                                                                                                                                                                                                                                                                                                               59 |                      1 |
| Logical Path              | FDRE FDRE              | FDRE LUT4 LUT5 LUT5 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE FDRE              |
| Start Point Clock         | clk                    | clk                                                                                                                                                                                                                                                                                                              | clk                    |
| End Point Clock           | clk                    | clk                                                                                                                                                                                                                                                                                                              | clk                    |
| DSP Block                 | None                   | None                                                                                                                                                                                                                                                                                                             | None                   |
| BRAM                      | None                   | None                                                                                                                                                                                                                                                                                                             | None                   |
| IO Crossings              |                      0 |                                                                                                                                                                                                                                                                                                                0 |                      0 |
| SLR Crossings             |                      0 |                                                                                                                                                                                                                                                                                                                0 |                      0 |
| PBlocks                   |                      0 |                                                                                                                                                                                                                                                                                                                0 |                      0 |
| High Fanout               |                      1 |                                                                                                                                                                                                                                                                                                               32 |                      1 |
| Dont Touch                |                      0 |                                                                                                                                                                                                                                                                                                                0 |                      0 |
| Mark Debug                |                      0 |                                                                                                                                                                                                                                                                                                                0 |                      0 |
| Start Point Pin Primitive | FDRE/C                 | FDRE/C                                                                                                                                                                                                                                                                                                           | FDRE/C                 |
| End Point Pin Primitive   | FDRE/D                 | FDRE/D                                                                                                                                                                                                                                                                                                           | FDRE/D                 |
| Start Point Pin           | sr_p.sr_1_10.pt[0]/C   | sr_p.sr_2_10.pt_2[0]/C                                                                                                                                                                                                                                                                                           | sr_p.sr_1_15.pt[3]/C   |
| End Point Pin             | sr_p.sr_2_10.pt_2[0]/D | sr_p.sr_1_15.pt[3]/D                                                                                                                                                                                                                                                                                             | sr_p.sr_2_15.pt_2[3]/D |
+---------------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #6
+---------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
|      Characteristics      |    WorstPath to Src    |                                                                                                                                                   Path #6                                                                                                                                                   |    WorstPath from Dst   |
+---------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
| Requirement               |                 25.000 |                                                                                                                                                                                                                                                                                                      25.000 |                  25.000 |
| Path Delay                |                  0.675 |                                                                                                                                                                                                                                                                                                      22.705 |                   0.501 |
| Logic Delay               | 0.096(15%)             | 6.420(29%)                                                                                                                                                                                                                                                                                                  | 0.096(20%)              |
| Net Delay                 | 0.579(85%)             | 16.285(71%)                                                                                                                                                                                                                                                                                                 | 0.405(80%)              |
| Clock Skew                |                 -0.104 |                                                                                                                                                                                                                                                                                                      -0.108 |                  -0.092 |
| Slack                     |                 24.213 |                                                                                                                                                                                                                                                                                                       2.179 |                  24.399 |
| Timing Exception          |                        |                                                                                                                                                                                                                                                                                                             |                         |
| Bounding Box Size         | 1% x 1%                | 8% x 4%                                                                                                                                                                                                                                                                                                     | 0% x 0%                 |
| Clock Region Distance     | (0, 0)                 | (0, 0)                                                                                                                                                                                                                                                                                                      | (0, 0)                  |
| Cumulative Fanout         |                      1 |                                                                                                                                                                                                                                                                                                         387 |                       1 |
| Fixed Loc                 |                      0 |                                                                                                                                                                                                                                                                                                           0 |                       0 |
| Fixed Route               |                      0 |                                                                                                                                                                                                                                                                                                           0 |                       0 |
| Hold Fix Detour           |                      0 |                                                                                                                                                                                                                                                                                                           0 |                       0 |
| Combined LUT Pairs        |                      0 |                                                                                                                                                                                                                                                                                                           0 |                       0 |
| Clock Relationship        | Safely Timed           | Safely Timed                                                                                                                                                                                                                                                                                                | Safely Timed            |
| Logic Levels              |                      0 |                                                                                                                                                                                                                                                                                                          58 |                       0 |
| Routes                    |                      1 |                                                                                                                                                                                                                                                                                                          58 |                       1 |
| Logical Path              | FDRE FDRE              | FDRE LUT4 LUT5 LUT5 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE FDRE               |
| Start Point Clock         | clk                    | clk                                                                                                                                                                                                                                                                                                         | clk                     |
| End Point Clock           | clk                    | clk                                                                                                                                                                                                                                                                                                         | clk                     |
| DSP Block                 | None                   | None                                                                                                                                                                                                                                                                                                        | None                    |
| BRAM                      | None                   | None                                                                                                                                                                                                                                                                                                        | None                    |
| IO Crossings              |                      0 |                                                                                                                                                                                                                                                                                                           0 |                       0 |
| SLR Crossings             |                      0 |                                                                                                                                                                                                                                                                                                           0 |                       0 |
| PBlocks                   |                      0 |                                                                                                                                                                                                                                                                                                           0 |                       0 |
| High Fanout               |                      1 |                                                                                                                                                                                                                                                                                                          32 |                       1 |
| Dont Touch                |                      0 |                                                                                                                                                                                                                                                                                                           0 |                       0 |
| Mark Debug                |                      0 |                                                                                                                                                                                                                                                                                                           0 |                       0 |
| Start Point Pin Primitive | FDRE/C                 | FDRE/C                                                                                                                                                                                                                                                                                                      | FDRE/C                  |
| End Point Pin Primitive   | FDRE/D                 | FDRE/D                                                                                                                                                                                                                                                                                                      | FDRE/D                  |
| Start Point Pin           | sr_p.sr_1_10.pt[0]/C   | sr_p.sr_2_10.pt_2[0]/C                                                                                                                                                                                                                                                                                      | sr_p.sr_1_15.roi[1]/C   |
| End Point Pin             | sr_p.sr_2_10.pt_2[0]/D | sr_p.sr_1_15.roi[1]/D                                                                                                                                                                                                                                                                                       | sr_p.sr_2_15.roi_1[1]/D |
+---------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #7
+---------------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
|      Characteristics      |    WorstPath to Src    |                                                                                                                                                      Path #7                                                                                                                                                     |     WorstPath from Dst     |
+---------------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
| Requirement               |                 25.000 |                                                                                                                                                                                                                                                                                                           25.000 |                     25.000 |
| Path Delay                |                  0.675 |                                                                                                                                                                                                                                                                                                           22.690 |                      0.376 |
| Logic Delay               | 0.096(15%)             | 6.600(30%)                                                                                                                                                                                                                                                                                                       | 0.096(26%)                 |
| Net Delay                 | 0.579(85%)             | 16.090(70%)                                                                                                                                                                                                                                                                                                      | 0.280(74%)                 |
| Clock Skew                |                 -0.104 |                                                                                                                                                                                                                                                                                                           -0.108 |                     -0.030 |
| Slack                     |                 24.213 |                                                                                                                                                                                                                                                                                                            2.194 |                     24.586 |
| Timing Exception          |                        |                                                                                                                                                                                                                                                                                                                  |                            |
| Bounding Box Size         | 1% x 1%                | 8% x 4%                                                                                                                                                                                                                                                                                                          | 0% x 0%                    |
| Clock Region Distance     | (0, 0)                 | (0, 0)                                                                                                                                                                                                                                                                                                           | (0, 0)                     |
| Cumulative Fanout         |                      1 |                                                                                                                                                                                                                                                                                                              386 |                          1 |
| Fixed Loc                 |                      0 |                                                                                                                                                                                                                                                                                                                0 |                          0 |
| Fixed Route               |                      0 |                                                                                                                                                                                                                                                                                                                0 |                          0 |
| Hold Fix Detour           |                      0 |                                                                                                                                                                                                                                                                                                                0 |                          0 |
| Combined LUT Pairs        |                      0 |                                                                                                                                                                                                                                                                                                                0 |                          0 |
| Clock Relationship        | Safely Timed           | Safely Timed                                                                                                                                                                                                                                                                                                     | Safely Timed               |
| Logic Levels              |                      0 |                                                                                                                                                                                                                                                                                                               59 |                          0 |
| Routes                    |                      1 |                                                                                                                                                                                                                                                                                                               59 |                          1 |
| Logical Path              | FDRE FDRE              | FDRE LUT4 LUT5 LUT5 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE FDRE                  |
| Start Point Clock         | clk                    | clk                                                                                                                                                                                                                                                                                                              | clk                        |
| End Point Clock           | clk                    | clk                                                                                                                                                                                                                                                                                                              | clk                        |
| DSP Block                 | None                   | None                                                                                                                                                                                                                                                                                                             | None                       |
| BRAM                      | None                   | None                                                                                                                                                                                                                                                                                                             | None                       |
| IO Crossings              |                      0 |                                                                                                                                                                                                                                                                                                                0 |                          0 |
| SLR Crossings             |                      0 |                                                                                                                                                                                                                                                                                                                0 |                          0 |
| PBlocks                   |                      0 |                                                                                                                                                                                                                                                                                                                0 |                          0 |
| High Fanout               |                      1 |                                                                                                                                                                                                                                                                                                               32 |                          1 |
| Dont Touch                |                      0 |                                                                                                                                                                                                                                                                                                                0 |                          0 |
| Mark Debug                |                      0 |                                                                                                                                                                                                                                                                                                                0 |                          0 |
| Start Point Pin Primitive | FDRE/C                 | FDRE/C                                                                                                                                                                                                                                                                                                           | FDRE/C                     |
| End Point Pin Primitive   | FDRE/D                 | FDRE/D                                                                                                                                                                                                                                                                                                           | FDRE/D                     |
| Start Point Pin           | sr_p.sr_1_10.pt[0]/C   | sr_p.sr_2_10.pt_2[0]/C                                                                                                                                                                                                                                                                                           | sr_p.sr_1_15.sector[2]/C   |
| End Point Pin             | sr_p.sr_2_10.pt_2[0]/D | sr_p.sr_1_15.sector[2]/D                                                                                                                                                                                                                                                                                         | sr_p.sr_2_15.sector_1[2]/D |
+---------------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #8
+---------------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
|      Characteristics      |    WorstPath to Src    |                                                                                                                                                      Path #8                                                                                                                                                     |     WorstPath from Dst     |
+---------------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
| Requirement               |                 25.000 |                                                                                                                                                                                                                                                                                                           25.000 |                     25.000 |
| Path Delay                |                  0.675 |                                                                                                                                                                                                                                                                                                           22.670 |                      0.508 |
| Logic Delay               | 0.096(15%)             | 6.339(28%)                                                                                                                                                                                                                                                                                                       | 0.095(19%)                 |
| Net Delay                 | 0.579(85%)             | 16.331(72%)                                                                                                                                                                                                                                                                                                      | 0.413(81%)                 |
| Clock Skew                |                 -0.104 |                                                                                                                                                                                                                                                                                                           -0.100 |                     -0.048 |
| Slack                     |                 24.213 |                                                                                                                                                                                                                                                                                                            2.222 |                     24.436 |
| Timing Exception          |                        |                                                                                                                                                                                                                                                                                                                  |                            |
| Bounding Box Size         | 1% x 1%                | 8% x 4%                                                                                                                                                                                                                                                                                                          | 0% x 0%                    |
| Clock Region Distance     | (0, 0)                 | (0, 0)                                                                                                                                                                                                                                                                                                           | (0, 0)                     |
| Cumulative Fanout         |                      1 |                                                                                                                                                                                                                                                                                                              386 |                          1 |
| Fixed Loc                 |                      0 |                                                                                                                                                                                                                                                                                                                0 |                          0 |
| Fixed Route               |                      0 |                                                                                                                                                                                                                                                                                                                0 |                          0 |
| Hold Fix Detour           |                      0 |                                                                                                                                                                                                                                                                                                                0 |                          0 |
| Combined LUT Pairs        |                      0 |                                                                                                                                                                                                                                                                                                                0 |                          0 |
| Clock Relationship        | Safely Timed           | Safely Timed                                                                                                                                                                                                                                                                                                     | Safely Timed               |
| Logic Levels              |                      0 |                                                                                                                                                                                                                                                                                                               59 |                          0 |
| Routes                    |                      1 |                                                                                                                                                                                                                                                                                                               59 |                          1 |
| Logical Path              | FDRE FDRE              | FDRE LUT4 LUT5 LUT5 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT2 LUT6 LUT6 FDRE | FDRE FDRE                  |
| Start Point Clock         | clk                    | clk                                                                                                                                                                                                                                                                                                              | clk                        |
| End Point Clock           | clk                    | clk                                                                                                                                                                                                                                                                                                              | clk                        |
| DSP Block                 | None                   | None                                                                                                                                                                                                                                                                                                             | None                       |
| BRAM                      | None                   | None                                                                                                                                                                                                                                                                                                             | None                       |
| IO Crossings              |                      0 |                                                                                                                                                                                                                                                                                                                0 |                          0 |
| SLR Crossings             |                      0 |                                                                                                                                                                                                                                                                                                                0 |                          0 |
| PBlocks                   |                      0 |                                                                                                                                                                                                                                                                                                                0 |                          0 |
| High Fanout               |                      1 |                                                                                                                                                                                                                                                                                                               32 |                          1 |
| Dont Touch                |                      0 |                                                                                                                                                                                                                                                                                                                0 |                          0 |
| Mark Debug                |                      0 |                                                                                                                                                                                                                                                                                                                0 |                          0 |
| Start Point Pin Primitive | FDRE/C                 | FDRE/C                                                                                                                                                                                                                                                                                                           | FDRE/C                     |
| End Point Pin Primitive   | FDRE/D                 | FDRE/D                                                                                                                                                                                                                                                                                                           | FDRE/D                     |
| Start Point Pin           | sr_p.sr_1_10.pt[0]/C   | sr_p.sr_2_10.pt_2[0]/C                                                                                                                                                                                                                                                                                           | sr_p.sr_1_15.sector[3]/C   |
| End Point Pin             | sr_p.sr_2_10.pt_2[0]/D | sr_p.sr_1_15.sector[3]/D                                                                                                                                                                                                                                                                                         | sr_p.sr_2_15.sector_1[3]/D |
+---------------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #9
+---------------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
|      Characteristics      |    WorstPath to Src    |                                                                                                                                                      Path #9                                                                                                                                                     |    WorstPath from Dst   |
+---------------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
| Requirement               |                 25.000 |                                                                                                                                                                                                                                                                                                           25.000 |                  25.000 |
| Path Delay                |                  0.675 |                                                                                                                                                                                                                                                                                                           22.648 |                   0.334 |
| Logic Delay               | 0.096(15%)             | 6.179(28%)                                                                                                                                                                                                                                                                                                       | 0.097(30%)              |
| Net Delay                 | 0.579(85%)             | 16.469(72%)                                                                                                                                                                                                                                                                                                      | 0.237(70%)              |
| Clock Skew                |                 -0.104 |                                                                                                                                                                                                                                                                                                           -0.111 |                  -0.030 |
| Slack                     |                 24.213 |                                                                                                                                                                                                                                                                                                            2.233 |                  24.628 |
| Timing Exception          |                        |                                                                                                                                                                                                                                                                                                                  |                         |
| Bounding Box Size         | 1% x 1%                | 8% x 4%                                                                                                                                                                                                                                                                                                          | 0% x 0%                 |
| Clock Region Distance     | (0, 0)                 | (0, 0)                                                                                                                                                                                                                                                                                                           | (0, 0)                  |
| Cumulative Fanout         |                      1 |                                                                                                                                                                                                                                                                                                              386 |                       1 |
| Fixed Loc                 |                      0 |                                                                                                                                                                                                                                                                                                                0 |                       0 |
| Fixed Route               |                      0 |                                                                                                                                                                                                                                                                                                                0 |                       0 |
| Hold Fix Detour           |                      0 |                                                                                                                                                                                                                                                                                                                0 |                       0 |
| Combined LUT Pairs        |                      0 |                                                                                                                                                                                                                                                                                                                0 |                       0 |
| Clock Relationship        | Safely Timed           | Safely Timed                                                                                                                                                                                                                                                                                                     | Safely Timed            |
| Logic Levels              |                      0 |                                                                                                                                                                                                                                                                                                               59 |                       0 |
| Routes                    |                      1 |                                                                                                                                                                                                                                                                                                               59 |                       1 |
| Logical Path              | FDRE FDRE              | FDRE LUT4 LUT5 LUT5 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT2 LUT6 LUT6 FDRE | FDRE FDRE               |
| Start Point Clock         | clk                    | clk                                                                                                                                                                                                                                                                                                              | clk                     |
| End Point Clock           | clk                    | clk                                                                                                                                                                                                                                                                                                              | clk                     |
| DSP Block                 | None                   | None                                                                                                                                                                                                                                                                                                             | None                    |
| BRAM                      | None                   | None                                                                                                                                                                                                                                                                                                             | None                    |
| IO Crossings              |                      0 |                                                                                                                                                                                                                                                                                                                0 |                       0 |
| SLR Crossings             |                      0 |                                                                                                                                                                                                                                                                                                                0 |                       0 |
| PBlocks                   |                      0 |                                                                                                                                                                                                                                                                                                                0 |                       0 |
| High Fanout               |                      1 |                                                                                                                                                                                                                                                                                                               32 |                       1 |
| Dont Touch                |                      0 |                                                                                                                                                                                                                                                                                                                0 |                       0 |
| Mark Debug                |                      0 |                                                                                                                                                                                                                                                                                                                0 |                       0 |
| Start Point Pin Primitive | FDRE/C                 | FDRE/C                                                                                                                                                                                                                                                                                                           | FDRE/C                  |
| End Point Pin Primitive   | FDRE/D                 | FDRE/D                                                                                                                                                                                                                                                                                                           | FDRE/D                  |
| Start Point Pin           | sr_p.sr_1_10.pt[0]/C   | sr_p.sr_2_10.pt_2[0]/C                                                                                                                                                                                                                                                                                           | sr_p.sr_1_15.roi[0]/C   |
| End Point Pin             | sr_p.sr_2_10.pt_2[0]/D | sr_p.sr_1_15.roi[0]/D                                                                                                                                                                                                                                                                                            | sr_p.sr_2_15.roi_1[0]/D |
+---------------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #10
+---------------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
|      Characteristics      |    WorstPath to Src    |                                                                                                                                                     Path #10                                                                                                                                                     |    WorstPath from Dst   |
+---------------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
| Requirement               |                 25.000 |                                                                                                                                                                                                                                                                                                           25.000 |                  25.000 |
| Path Delay                |                  0.675 |                                                                                                                                                                                                                                                                                                           22.610 |                   0.522 |
| Logic Delay               | 0.096(15%)             | 6.331(29%)                                                                                                                                                                                                                                                                                                       | 0.096(19%)              |
| Net Delay                 | 0.579(85%)             | 16.279(71%)                                                                                                                                                                                                                                                                                                      | 0.426(81%)              |
| Clock Skew                |                 -0.104 |                                                                                                                                                                                                                                                                                                           -0.109 |                  -0.096 |
| Slack                     |                 24.213 |                                                                                                                                                                                                                                                                                                            2.273 |                  24.374 |
| Timing Exception          |                        |                                                                                                                                                                                                                                                                                                                  |                         |
| Bounding Box Size         | 1% x 1%                | 8% x 4%                                                                                                                                                                                                                                                                                                          | 0% x 0%                 |
| Clock Region Distance     | (0, 0)                 | (0, 0)                                                                                                                                                                                                                                                                                                           | (0, 0)                  |
| Cumulative Fanout         |                      1 |                                                                                                                                                                                                                                                                                                              386 |                       1 |
| Fixed Loc                 |                      0 |                                                                                                                                                                                                                                                                                                                0 |                       0 |
| Fixed Route               |                      0 |                                                                                                                                                                                                                                                                                                                0 |                       0 |
| Hold Fix Detour           |                      0 |                                                                                                                                                                                                                                                                                                                0 |                       0 |
| Combined LUT Pairs        |                      0 |                                                                                                                                                                                                                                                                                                                0 |                       0 |
| Clock Relationship        | Safely Timed           | Safely Timed                                                                                                                                                                                                                                                                                                     | Safely Timed            |
| Logic Levels              |                      0 |                                                                                                                                                                                                                                                                                                               59 |                       0 |
| Routes                    |                      1 |                                                                                                                                                                                                                                                                                                               59 |                       1 |
| Logical Path              | FDRE FDRE              | FDRE LUT4 LUT5 LUT5 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT2 LUT6 LUT6 FDRE | FDRE FDRE               |
| Start Point Clock         | clk                    | clk                                                                                                                                                                                                                                                                                                              | clk                     |
| End Point Clock           | clk                    | clk                                                                                                                                                                                                                                                                                                              | clk                     |
| DSP Block                 | None                   | None                                                                                                                                                                                                                                                                                                             | None                    |
| BRAM                      | None                   | None                                                                                                                                                                                                                                                                                                             | None                    |
| IO Crossings              |                      0 |                                                                                                                                                                                                                                                                                                                0 |                       0 |
| SLR Crossings             |                      0 |                                                                                                                                                                                                                                                                                                                0 |                       0 |
| PBlocks                   |                      0 |                                                                                                                                                                                                                                                                                                                0 |                       0 |
| High Fanout               |                      1 |                                                                                                                                                                                                                                                                                                               32 |                       1 |
| Dont Touch                |                      0 |                                                                                                                                                                                                                                                                                                                0 |                       0 |
| Mark Debug                |                      0 |                                                                                                                                                                                                                                                                                                                0 |                       0 |
| Start Point Pin Primitive | FDRE/C                 | FDRE/C                                                                                                                                                                                                                                                                                                           | FDRE/C                  |
| End Point Pin Primitive   | FDRE/D                 | FDRE/D                                                                                                                                                                                                                                                                                                           | FDRE/D                  |
| Start Point Pin           | sr_p.sr_1_10.pt[0]/C   | sr_p.sr_2_10.pt_2[0]/C                                                                                                                                                                                                                                                                                           | sr_p.sr_1_15.roi[3]/C   |
| End Point Pin             | sr_p.sr_2_10.pt_2[0]/D | sr_p.sr_1_15.roi[3]/D                                                                                                                                                                                                                                                                                            | sr_p.sr_2_15.roi_1[3]/D |
+---------------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+---+---+----+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| End Point Clock | Requirement |  0  | 6 | 7 |  8 | 9 | 10 | 12 | 13 | 14 | 16 | 17 | 18 | 19 | 20 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 30 | 31 | 33 | 34 | 36 | 37 | 40 | 41 | 42 | 44 | 48 | 49 | 53 | 54 | 55 | 57 | 58 | 59 |
+-----------------+-------------+-----+---+---+----+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| clk             | 25.000ns    | 744 | 2 | 4 | 11 | 6 |  9 |  3 | 10 |  3 | 13 |  2 |  1 |  2 | 13 |  1 |  4 | 12 |  1 |  3 |  3 |  9 |  1 |  9 |  6 |  9 |  7 |  4 | 12 | 14 |  2 |  2 | 14 |  2 | 14 |  6 | 10 |  8 |  3 | 10 | 11 |
+-----------------+-------------+-----+---+---+----+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
* Columns represents the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Complexity Characteristics (Cells)
-------------------------------------

+------------------+-------------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+-----------+-------------+-------------+------------+-----+------+------+------+
|     Instance     |                         Module                        | Rent | Average Fanout | Total Instances |   LUT1  |    LUT2   |    LUT3   |    LUT4   |     LUT5    |     LUT6    | Memory LUT | DSP | RAMB | MUXF | URAM |
+------------------+-------------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+-----------+-------------+-------------+------------+-----+------+------+------+
| (top)            |                                               wrapper | 0.42 |           3.25 |            9891 | 0(0.0%) | 212(4.1%) | 215(4.1%) | 214(4.1%) | 1835(35.3%) | 2723(52.4%) |          0 |   0 |    0 |    0 |    0 |
|  muon_sorter_1   | muon_sorter_I016_O016_D002_IORET-freq40retfan16_rev_1 | 0.83 |           4.95 |            5622 | 0(0.0%) | 212(4.1%) | 215(4.2%) | 129(2.5%) | 1835(35.9%) | 2723(53.2%) |          0 |   0 |    0 |    0 |    0 |
|  shift_reg_tap_o |                                 shift_reg_tap_256_4_0 | 0.00 |           1.00 |            3840 | 0(0.0%) |   0(0.0%) |   0(0.0%) |   0(0.0%) |     0(0.0%) |     0(0.0%) |          0 |   0 |    0 |    0 |    0 |
+------------------+-------------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+-----------+-------------+-------------+------------+-----+------+------+------+
* Complexity Ranges 
** 0.0 - 0.3 -> Very Low, 0.3 - 0.5 -> low, 0.5 - 0.65 -> normal,  0.65 - 0.85 -> high, 0.85 - 1.0 -> very high
*** -* -> Not computable as cell size is very small


4. Placed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+---------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |        Congestion Window        |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+---------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                1 |       111% | (CLEL_R_X63Y537,CLEM_X64Y538)   | wrapper(100%) |            0% |        5.4375 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      |                0 |       107% | (CLEL_R_X60Y504,CLEL_R_X60Y504) | wrapper(100%) |            0% |           5.5 | 100%         | NA         |   0% |   0% | NA   | NA   | NA  |    0% |  NA |
| South     |                1 |       122% | (CLEL_R_X58Y518,CLEM_X59Y519)   | wrapper(100%) |            0% |          5.25 | 96%          | 0%         |   3% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      |                0 |        99% | (CLEM_X61Y541,CLEM_X61Y541)     | wrapper(100%) |            0% |         5.375 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
+-----------+------------------+------------+---------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


5. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+--------+------------------+------------------+------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction |  Type  | Congestion Level | Percentage Tiles |       Congestion Window      |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+--------+------------------+------------------+------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     | Global |                2 |           0.065% | (CLEM_X57Y509,CLEM_X58Y539)  | wrapper(100%) |            0% |       4.06183 | 75%          | 0%         |  22% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     | Global |                1 |           0.005% | (CLEM_X65Y502,CLEM_X66Y504)  | wrapper(100%) |            0% |       5.02778 | 90%          | 0%         |   6% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      | Global |                2 |           0.016% | (CLEM_X60Y502,CLEM_X61Y505)  | wrapper(100%) |            0% |       5.22917 | 96%          | 0%         |   3% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      | Global |                2 |           0.011% | (CLEM_X63Y535,CLEM_X65Y541)  | wrapper(100%) |            0% |       5.16518 | 94%          | 0%         |   3% |   0% | NA   | NA   | 0%  |    0% |  0% |
| North     | Short  |                4 |           0.174% | (CLEM_X57Y503,CLEM_X64Y542)  | wrapper(100%) |            0% |       4.59644 | 84%          | 0%         |  22% |   0% | NA   | 0%   | 0%  |    0% |  0% |
| South     | Short  |                2 |           0.051% | (CLEM_X64Y532,CLEM_X67Y535)  | wrapper(100%) |            0% |       3.66146 | 73%          | 0%         |  50% |   0% | NA   | NA   | 0%  |    0% |  0% |
| East      | Short  |                4 |           0.195% | (CLEM_X57Y497,CLEM_X64Y520)  | wrapper(100%) |            0% |       4.46658 | 80%          | 0%         |  26% |   0% | NA   | 0%   | 0%  |    0% |  0% |
| West      | Short  |                3 |           0.088% | (CLEM_X60Y532,NULL_X393Y563) | wrapper(100%) |            0% |       3.79018 | 71%          | 0%         |  20% |   0% | NA   | 0%   | 0%  |    0% |  0% |
+-----------+--------+------------------+------------------+------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


6. Routed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-----------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |      Congestion Window      |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-----------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                0 |        92% | (CLEM_X58Y525,CLEM_X58Y525) | wrapper(100%) |            0% |           3.5 | 62%          | 0%         |  87% |   0% | NA   | NA   | NA  |    0% |  0% |
+-----------+------------------+------------+-----------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
* Congested regions with less than 85% congestion are not reported.


7. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+-------------+-------------+-------------+
| Cell Names | Number of Nets crossing SLR | 0 - 1 Cuts  | 0 - 2 Cuts  | 1 - 2 Cuts  |
+------------+-----------------------------+-------------+-------------+-------------+
* Information not available. There are no nets crossing SLRs.


8. Placed Tile Based Congestion Metric (Vertical)
-------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |   Cell Names  | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+
| CLEM_X58Y525   | 354             | 388          | 40%                  | wrapper(100%) | N                   |
| CLEM_X58Y526   | 354             | 387          | 39%                  | wrapper(100%) | N                   |
| CLEM_X58Y524   | 354             | 389          | 37%                  | wrapper(100%) | N                   |
| CLEM_X66Y508   | 389             | 406          | 37%                  | wrapper(100%) | Y                   |
| CLEM_X59Y525   | 359             | 388          | 37%                  | wrapper(100%) | N                   |
| CLEL_R_X57Y525 | 352             | 388          | 37%                  | wrapper(100%) | N                   |
| CLEM_X58Y529   | 354             | 384          | 36%                  | wrapper(100%) | N                   |
| CLEL_R_X58Y528 | 356             | 385          | 36%                  | wrapper(100%) | N                   |
| CLEM_X58Y522   | 354             | 391          | 36%                  | wrapper(100%) | N                   |
| CLEL_R_X58Y524 | 356             | 389          | 36%                  | wrapper(100%) | N                   |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+


9. Placed Tile Based Congestion Metric (Horizontal)
---------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |   Cell Names  | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+
| CLEM_X61Y514   | 368             | 399          | 31%                  | wrapper(100%) | Y                   |
| CLEM_X60Y515   | 363             | 398          | 31%                  | wrapper(100%) | Y                   |
| CLEL_R_X60Y514 | 365             | 399          | 31%                  | wrapper(100%) | Y                   |
| CLEM_X60Y514   | 363             | 399          | 29%                  | wrapper(100%) | Y                   |
| CLEM_X64Y499   | 380             | 415          | 29%                  | wrapper(100%) | Y                   |
| CLEL_R_X62Y515 | 374             | 398          | 29%                  | wrapper(100%) | Y                   |
| CLEM_X60Y516   | 363             | 397          | 29%                  | wrapper(100%) | Y                   |
| CLEL_R_X60Y515 | 365             | 398          | 29%                  | wrapper(100%) | Y                   |
| CLEM_X60Y504   | 363             | 410          | 28%                  | wrapper(100%) | Y                   |
| CLEM_X61Y538   | 368             | 375          | 28%                  | wrapper(100%) | Y                   |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+


