# *************************************************************************
#
# Copyright 2020 Xilinx, Inc.
#
# Licensed under the Apache License, Version 2.0 (the "License");
# you may not use this file except in compliance with the License.
# You may obtain a copy of the License at
#
#     http://www.apache.org/licenses/LICENSE-2.0
#
# Unless required by applicable law or agreed to in writing, software
# distributed under the License is distributed on an "AS IS" BASIS,
# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
# See the License for the specific language governing permissions and
# limitations under the License.
#
# *************************************************************************
set_operating_conditions -design_power_budget 63

set_property CONFIG_VOLTAGE 1.8 [current_design]
set_property BITSTREAM.CONFIG.CONFIGFALLBACK Enable [current_design]
set_property BITSTREAM.GENERAL.COMPRESS TRUE [current_design]
set_property CONFIG_MODE SPIx4 [current_design]
set_property BITSTREAM.CONFIG.SPI_BUSWIDTH 4 [current_design]
set_property BITSTREAM.CONFIG.CONFIGRATE 63.8 [current_design]
set_property BITSTREAM.CONFIG.EXTMASTERCCLK_EN disable [current_design]
set_property BITSTREAM.CONFIG.SPI_FALL_EDGE YES [current_design]
set_property BITSTREAM.CONFIG.UNUSEDPIN Pullup [current_design]
set_property BITSTREAM.CONFIG.SPI_32BIT_ADDR Yes [current_design]












create_debug_core u_ila_0 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_DATA_DEPTH 8192 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list qdma_subsystem_inst/qdma_wrapper_inst/clk_div_inst/inst/clk_out1]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {box_250mhz_inst/spmv_calc_top/s_axil_awaddr[0]} {box_250mhz_inst/spmv_calc_top/s_axil_awaddr[1]} {box_250mhz_inst/spmv_calc_top/s_axil_awaddr[2]} {box_250mhz_inst/spmv_calc_top/s_axil_awaddr[3]} {box_250mhz_inst/spmv_calc_top/s_axil_awaddr[4]} {box_250mhz_inst/spmv_calc_top/s_axil_awaddr[5]} {box_250mhz_inst/spmv_calc_top/s_axil_awaddr[6]} {box_250mhz_inst/spmv_calc_top/s_axil_awaddr[7]} {box_250mhz_inst/spmv_calc_top/s_axil_awaddr[8]} {box_250mhz_inst/spmv_calc_top/s_axil_awaddr[9]} {box_250mhz_inst/spmv_calc_top/s_axil_awaddr[10]} {box_250mhz_inst/spmv_calc_top/s_axil_awaddr[11]} {box_250mhz_inst/spmv_calc_top/s_axil_awaddr[12]} {box_250mhz_inst/spmv_calc_top/s_axil_awaddr[13]} {box_250mhz_inst/spmv_calc_top/s_axil_awaddr[14]} {box_250mhz_inst/spmv_calc_top/s_axil_awaddr[15]} {box_250mhz_inst/spmv_calc_top/s_axil_awaddr[16]} {box_250mhz_inst/spmv_calc_top/s_axil_awaddr[17]} {box_250mhz_inst/spmv_calc_top/s_axil_awaddr[18]} {box_250mhz_inst/spmv_calc_top/s_axil_awaddr[19]} {box_250mhz_inst/spmv_calc_top/s_axil_awaddr[20]} {box_250mhz_inst/spmv_calc_top/s_axil_awaddr[21]} {box_250mhz_inst/spmv_calc_top/s_axil_awaddr[22]} {box_250mhz_inst/spmv_calc_top/s_axil_awaddr[23]} {box_250mhz_inst/spmv_calc_top/s_axil_awaddr[24]} {box_250mhz_inst/spmv_calc_top/s_axil_awaddr[25]} {box_250mhz_inst/spmv_calc_top/s_axil_awaddr[26]} {box_250mhz_inst/spmv_calc_top/s_axil_awaddr[27]} {box_250mhz_inst/spmv_calc_top/s_axil_awaddr[28]} {box_250mhz_inst/spmv_calc_top/s_axil_awaddr[29]} {box_250mhz_inst/spmv_calc_top/s_axil_awaddr[30]} {box_250mhz_inst/spmv_calc_top/s_axil_awaddr[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {box_250mhz_inst/spmv_calc_top/s_axil_wdata[0]} {box_250mhz_inst/spmv_calc_top/s_axil_wdata[1]} {box_250mhz_inst/spmv_calc_top/s_axil_wdata[2]} {box_250mhz_inst/spmv_calc_top/s_axil_wdata[3]} {box_250mhz_inst/spmv_calc_top/s_axil_wdata[4]} {box_250mhz_inst/spmv_calc_top/s_axil_wdata[5]} {box_250mhz_inst/spmv_calc_top/s_axil_wdata[6]} {box_250mhz_inst/spmv_calc_top/s_axil_wdata[7]} {box_250mhz_inst/spmv_calc_top/s_axil_wdata[8]} {box_250mhz_inst/spmv_calc_top/s_axil_wdata[9]} {box_250mhz_inst/spmv_calc_top/s_axil_wdata[10]} {box_250mhz_inst/spmv_calc_top/s_axil_wdata[11]} {box_250mhz_inst/spmv_calc_top/s_axil_wdata[12]} {box_250mhz_inst/spmv_calc_top/s_axil_wdata[13]} {box_250mhz_inst/spmv_calc_top/s_axil_wdata[14]} {box_250mhz_inst/spmv_calc_top/s_axil_wdata[15]} {box_250mhz_inst/spmv_calc_top/s_axil_wdata[16]} {box_250mhz_inst/spmv_calc_top/s_axil_wdata[17]} {box_250mhz_inst/spmv_calc_top/s_axil_wdata[18]} {box_250mhz_inst/spmv_calc_top/s_axil_wdata[19]} {box_250mhz_inst/spmv_calc_top/s_axil_wdata[20]} {box_250mhz_inst/spmv_calc_top/s_axil_wdata[21]} {box_250mhz_inst/spmv_calc_top/s_axil_wdata[22]} {box_250mhz_inst/spmv_calc_top/s_axil_wdata[23]} {box_250mhz_inst/spmv_calc_top/s_axil_wdata[24]} {box_250mhz_inst/spmv_calc_top/s_axil_wdata[25]} {box_250mhz_inst/spmv_calc_top/s_axil_wdata[26]} {box_250mhz_inst/spmv_calc_top/s_axil_wdata[27]} {box_250mhz_inst/spmv_calc_top/s_axil_wdata[28]} {box_250mhz_inst/spmv_calc_top/s_axil_wdata[29]} {box_250mhz_inst/spmv_calc_top/s_axil_wdata[30]} {box_250mhz_inst/spmv_calc_top/s_axil_wdata[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
set_property port_width 284 [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {box_250mhz_inst/spmv_calc_top/config_wire[0]} {box_250mhz_inst/spmv_calc_top/config_wire[1]} {box_250mhz_inst/spmv_calc_top/config_wire[2]} {box_250mhz_inst/spmv_calc_top/config_wire[3]} {box_250mhz_inst/spmv_calc_top/config_wire[4]} {box_250mhz_inst/spmv_calc_top/config_wire[5]} {box_250mhz_inst/spmv_calc_top/config_wire[6]} {box_250mhz_inst/spmv_calc_top/config_wire[32]} {box_250mhz_inst/spmv_calc_top/config_wire[33]} {box_250mhz_inst/spmv_calc_top/config_wire[34]} {box_250mhz_inst/spmv_calc_top/config_wire[35]} {box_250mhz_inst/spmv_calc_top/config_wire[36]} {box_250mhz_inst/spmv_calc_top/config_wire[37]} {box_250mhz_inst/spmv_calc_top/config_wire[38]} {box_250mhz_inst/spmv_calc_top/config_wire[39]} {box_250mhz_inst/spmv_calc_top/config_wire[40]} {box_250mhz_inst/spmv_calc_top/config_wire[41]} {box_250mhz_inst/spmv_calc_top/config_wire[42]} {box_250mhz_inst/spmv_calc_top/config_wire[43]} {box_250mhz_inst/spmv_calc_top/config_wire[44]} {box_250mhz_inst/spmv_calc_top/config_wire[45]} {box_250mhz_inst/spmv_calc_top/config_wire[46]} {box_250mhz_inst/spmv_calc_top/config_wire[47]} {box_250mhz_inst/spmv_calc_top/config_wire[48]} {box_250mhz_inst/spmv_calc_top/config_wire[49]} {box_250mhz_inst/spmv_calc_top/config_wire[50]} {box_250mhz_inst/spmv_calc_top/config_wire[51]} {box_250mhz_inst/spmv_calc_top/config_wire[52]} {box_250mhz_inst/spmv_calc_top/config_wire[53]} {box_250mhz_inst/spmv_calc_top/config_wire[54]} {box_250mhz_inst/spmv_calc_top/config_wire[55]} {box_250mhz_inst/spmv_calc_top/config_wire[56]} {box_250mhz_inst/spmv_calc_top/config_wire[57]} {box_250mhz_inst/spmv_calc_top/config_wire[58]} {box_250mhz_inst/spmv_calc_top/config_wire[59]} {box_250mhz_inst/spmv_calc_top/config_wire[60]} {box_250mhz_inst/spmv_calc_top/config_wire[61]} {box_250mhz_inst/spmv_calc_top/config_wire[62]} {box_250mhz_inst/spmv_calc_top/config_wire[63]} {box_250mhz_inst/spmv_calc_top/config_wire[64]} {box_250mhz_inst/spmv_calc_top/config_wire[65]} {box_250mhz_inst/spmv_calc_top/config_wire[66]} {box_250mhz_inst/spmv_calc_top/config_wire[67]} {box_250mhz_inst/spmv_calc_top/config_wire[68]} {box_250mhz_inst/spmv_calc_top/config_wire[69]} {box_250mhz_inst/spmv_calc_top/config_wire[70]} {box_250mhz_inst/spmv_calc_top/config_wire[71]} {box_250mhz_inst/spmv_calc_top/config_wire[72]} {box_250mhz_inst/spmv_calc_top/config_wire[73]} {box_250mhz_inst/spmv_calc_top/config_wire[74]} {box_250mhz_inst/spmv_calc_top/config_wire[75]} {box_250mhz_inst/spmv_calc_top/config_wire[76]} {box_250mhz_inst/spmv_calc_top/config_wire[77]} {box_250mhz_inst/spmv_calc_top/config_wire[78]} {box_250mhz_inst/spmv_calc_top/config_wire[79]} {box_250mhz_inst/spmv_calc_top/config_wire[80]} {box_250mhz_inst/spmv_calc_top/config_wire[81]} {box_250mhz_inst/spmv_calc_top/config_wire[82]} {box_250mhz_inst/spmv_calc_top/config_wire[83]} {box_250mhz_inst/spmv_calc_top/config_wire[84]} {box_250mhz_inst/spmv_calc_top/config_wire[85]} {box_250mhz_inst/spmv_calc_top/config_wire[86]} {box_250mhz_inst/spmv_calc_top/config_wire[87]} {box_250mhz_inst/spmv_calc_top/config_wire[88]} {box_250mhz_inst/spmv_calc_top/config_wire[89]} {box_250mhz_inst/spmv_calc_top/config_wire[90]} {box_250mhz_inst/spmv_calc_top/config_wire[91]} {box_250mhz_inst/spmv_calc_top/config_wire[92]} {box_250mhz_inst/spmv_calc_top/config_wire[93]} {box_250mhz_inst/spmv_calc_top/config_wire[94]} {box_250mhz_inst/spmv_calc_top/config_wire[95]} {box_250mhz_inst/spmv_calc_top/config_wire[96]} {box_250mhz_inst/spmv_calc_top/config_wire[97]} {box_250mhz_inst/spmv_calc_top/config_wire[98]} {box_250mhz_inst/spmv_calc_top/config_wire[99]} {box_250mhz_inst/spmv_calc_top/config_wire[100]} {box_250mhz_inst/spmv_calc_top/config_wire[101]} {box_250mhz_inst/spmv_calc_top/config_wire[102]} {box_250mhz_inst/spmv_calc_top/config_wire[128]} {box_250mhz_inst/spmv_calc_top/config_wire[129]} {box_250mhz_inst/spmv_calc_top/config_wire[130]} {box_250mhz_inst/spmv_calc_top/config_wire[131]} {box_250mhz_inst/spmv_calc_top/config_wire[132]} {box_250mhz_inst/spmv_calc_top/config_wire[133]} {box_250mhz_inst/spmv_calc_top/config_wire[134]} {box_250mhz_inst/spmv_calc_top/config_wire[135]} {box_250mhz_inst/spmv_calc_top/config_wire[136]} {box_250mhz_inst/spmv_calc_top/config_wire[137]} {box_250mhz_inst/spmv_calc_top/config_wire[138]} {box_250mhz_inst/spmv_calc_top/config_wire[139]} {box_250mhz_inst/spmv_calc_top/config_wire[140]} {box_250mhz_inst/spmv_calc_top/config_wire[141]} {box_250mhz_inst/spmv_calc_top/config_wire[142]} {box_250mhz_inst/spmv_calc_top/config_wire[143]} {box_250mhz_inst/spmv_calc_top/config_wire[144]} {box_250mhz_inst/spmv_calc_top/config_wire[145]} {box_250mhz_inst/spmv_calc_top/config_wire[146]} {box_250mhz_inst/spmv_calc_top/config_wire[147]} {box_250mhz_inst/spmv_calc_top/config_wire[148]} {box_250mhz_inst/spmv_calc_top/config_wire[149]} {box_250mhz_inst/spmv_calc_top/config_wire[150]} {box_250mhz_inst/spmv_calc_top/config_wire[151]} {box_250mhz_inst/spmv_calc_top/config_wire[152]} {box_250mhz_inst/spmv_calc_top/config_wire[153]} {box_250mhz_inst/spmv_calc_top/config_wire[154]} {box_250mhz_inst/spmv_calc_top/config_wire[155]} {box_250mhz_inst/spmv_calc_top/config_wire[156]} {box_250mhz_inst/spmv_calc_top/config_wire[157]} {box_250mhz_inst/spmv_calc_top/config_wire[158]} {box_250mhz_inst/spmv_calc_top/config_wire[159]} {box_250mhz_inst/spmv_calc_top/config_wire[160]} {box_250mhz_inst/spmv_calc_top/config_wire[161]} {box_250mhz_inst/spmv_calc_top/config_wire[162]} {box_250mhz_inst/spmv_calc_top/config_wire[163]} {box_250mhz_inst/spmv_calc_top/config_wire[164]} {box_250mhz_inst/spmv_calc_top/config_wire[165]} {box_250mhz_inst/spmv_calc_top/config_wire[166]} {box_250mhz_inst/spmv_calc_top/config_wire[167]} {box_250mhz_inst/spmv_calc_top/config_wire[168]} {box_250mhz_inst/spmv_calc_top/config_wire[169]} {box_250mhz_inst/spmv_calc_top/config_wire[170]} {box_250mhz_inst/spmv_calc_top/config_wire[171]} {box_250mhz_inst/spmv_calc_top/config_wire[172]} {box_250mhz_inst/spmv_calc_top/config_wire[173]} {box_250mhz_inst/spmv_calc_top/config_wire[174]} {box_250mhz_inst/spmv_calc_top/config_wire[175]} {box_250mhz_inst/spmv_calc_top/config_wire[176]} {box_250mhz_inst/spmv_calc_top/config_wire[177]} {box_250mhz_inst/spmv_calc_top/config_wire[178]} {box_250mhz_inst/spmv_calc_top/config_wire[179]} {box_250mhz_inst/spmv_calc_top/config_wire[180]} {box_250mhz_inst/spmv_calc_top/config_wire[181]} {box_250mhz_inst/spmv_calc_top/config_wire[182]} {box_250mhz_inst/spmv_calc_top/config_wire[183]} {box_250mhz_inst/spmv_calc_top/config_wire[184]} {box_250mhz_inst/spmv_calc_top/config_wire[185]} {box_250mhz_inst/spmv_calc_top/config_wire[186]} {box_250mhz_inst/spmv_calc_top/config_wire[187]} {box_250mhz_inst/spmv_calc_top/config_wire[188]} {box_250mhz_inst/spmv_calc_top/config_wire[189]} {box_250mhz_inst/spmv_calc_top/config_wire[190]} {box_250mhz_inst/spmv_calc_top/config_wire[191]} {box_250mhz_inst/spmv_calc_top/config_wire[192]} {box_250mhz_inst/spmv_calc_top/config_wire[193]} {box_250mhz_inst/spmv_calc_top/config_wire[194]} {box_250mhz_inst/spmv_calc_top/config_wire[195]} {box_250mhz_inst/spmv_calc_top/config_wire[196]} {box_250mhz_inst/spmv_calc_top/config_wire[197]} {box_250mhz_inst/spmv_calc_top/config_wire[198]} {box_250mhz_inst/spmv_calc_top/config_wire[224]} {box_250mhz_inst/spmv_calc_top/config_wire[225]} {box_250mhz_inst/spmv_calc_top/config_wire[226]} {box_250mhz_inst/spmv_calc_top/config_wire[227]} {box_250mhz_inst/spmv_calc_top/config_wire[228]} {box_250mhz_inst/spmv_calc_top/config_wire[229]} {box_250mhz_inst/spmv_calc_top/config_wire[230]} {box_250mhz_inst/spmv_calc_top/config_wire[231]} {box_250mhz_inst/spmv_calc_top/config_wire[232]} {box_250mhz_inst/spmv_calc_top/config_wire[233]} {box_250mhz_inst/spmv_calc_top/config_wire[234]} {box_250mhz_inst/spmv_calc_top/config_wire[235]} {box_250mhz_inst/spmv_calc_top/config_wire[236]} {box_250mhz_inst/spmv_calc_top/config_wire[237]} {box_250mhz_inst/spmv_calc_top/config_wire[238]} {box_250mhz_inst/spmv_calc_top/config_wire[239]} {box_250mhz_inst/spmv_calc_top/config_wire[240]} {box_250mhz_inst/spmv_calc_top/config_wire[241]} {box_250mhz_inst/spmv_calc_top/config_wire[242]} {box_250mhz_inst/spmv_calc_top/config_wire[243]} {box_250mhz_inst/spmv_calc_top/config_wire[244]} {box_250mhz_inst/spmv_calc_top/config_wire[245]} {box_250mhz_inst/spmv_calc_top/config_wire[246]} {box_250mhz_inst/spmv_calc_top/config_wire[247]} {box_250mhz_inst/spmv_calc_top/config_wire[248]} {box_250mhz_inst/spmv_calc_top/config_wire[249]} {box_250mhz_inst/spmv_calc_top/config_wire[250]} {box_250mhz_inst/spmv_calc_top/config_wire[251]} {box_250mhz_inst/spmv_calc_top/config_wire[252]} {box_250mhz_inst/spmv_calc_top/config_wire[253]} {box_250mhz_inst/spmv_calc_top/config_wire[254]} {box_250mhz_inst/spmv_calc_top/config_wire[255]} {box_250mhz_inst/spmv_calc_top/config_wire[256]} {box_250mhz_inst/spmv_calc_top/config_wire[257]} {box_250mhz_inst/spmv_calc_top/config_wire[258]} {box_250mhz_inst/spmv_calc_top/config_wire[259]} {box_250mhz_inst/spmv_calc_top/config_wire[260]} {box_250mhz_inst/spmv_calc_top/config_wire[261]} {box_250mhz_inst/spmv_calc_top/config_wire[262]} {box_250mhz_inst/spmv_calc_top/config_wire[263]} {box_250mhz_inst/spmv_calc_top/config_wire[264]} {box_250mhz_inst/spmv_calc_top/config_wire[265]} {box_250mhz_inst/spmv_calc_top/config_wire[266]} {box_250mhz_inst/spmv_calc_top/config_wire[267]} {box_250mhz_inst/spmv_calc_top/config_wire[268]} {box_250mhz_inst/spmv_calc_top/config_wire[269]} {box_250mhz_inst/spmv_calc_top/config_wire[270]} {box_250mhz_inst/spmv_calc_top/config_wire[271]} {box_250mhz_inst/spmv_calc_top/config_wire[272]} {box_250mhz_inst/spmv_calc_top/config_wire[273]} {box_250mhz_inst/spmv_calc_top/config_wire[274]} {box_250mhz_inst/spmv_calc_top/config_wire[275]} {box_250mhz_inst/spmv_calc_top/config_wire[276]} {box_250mhz_inst/spmv_calc_top/config_wire[277]} {box_250mhz_inst/spmv_calc_top/config_wire[278]} {box_250mhz_inst/spmv_calc_top/config_wire[279]} {box_250mhz_inst/spmv_calc_top/config_wire[280]} {box_250mhz_inst/spmv_calc_top/config_wire[281]} {box_250mhz_inst/spmv_calc_top/config_wire[282]} {box_250mhz_inst/spmv_calc_top/config_wire[283]} {box_250mhz_inst/spmv_calc_top/config_wire[284]} {box_250mhz_inst/spmv_calc_top/config_wire[285]} {box_250mhz_inst/spmv_calc_top/config_wire[286]} {box_250mhz_inst/spmv_calc_top/config_wire[287]} {box_250mhz_inst/spmv_calc_top/config_wire[288]} {box_250mhz_inst/spmv_calc_top/config_wire[289]} {box_250mhz_inst/spmv_calc_top/config_wire[290]} {box_250mhz_inst/spmv_calc_top/config_wire[291]} {box_250mhz_inst/spmv_calc_top/config_wire[292]} {box_250mhz_inst/spmv_calc_top/config_wire[293]} {box_250mhz_inst/spmv_calc_top/config_wire[294]} {box_250mhz_inst/spmv_calc_top/config_wire[320]} {box_250mhz_inst/spmv_calc_top/config_wire[321]} {box_250mhz_inst/spmv_calc_top/config_wire[322]} {box_250mhz_inst/spmv_calc_top/config_wire[323]} {box_250mhz_inst/spmv_calc_top/config_wire[324]} {box_250mhz_inst/spmv_calc_top/config_wire[325]} {box_250mhz_inst/spmv_calc_top/config_wire[326]} {box_250mhz_inst/spmv_calc_top/config_wire[327]} {box_250mhz_inst/spmv_calc_top/config_wire[328]} {box_250mhz_inst/spmv_calc_top/config_wire[329]} {box_250mhz_inst/spmv_calc_top/config_wire[330]} {box_250mhz_inst/spmv_calc_top/config_wire[331]} {box_250mhz_inst/spmv_calc_top/config_wire[332]} {box_250mhz_inst/spmv_calc_top/config_wire[333]} {box_250mhz_inst/spmv_calc_top/config_wire[334]} {box_250mhz_inst/spmv_calc_top/config_wire[335]} {box_250mhz_inst/spmv_calc_top/config_wire[336]} {box_250mhz_inst/spmv_calc_top/config_wire[337]} {box_250mhz_inst/spmv_calc_top/config_wire[338]} {box_250mhz_inst/spmv_calc_top/config_wire[339]} {box_250mhz_inst/spmv_calc_top/config_wire[340]} {box_250mhz_inst/spmv_calc_top/config_wire[341]} {box_250mhz_inst/spmv_calc_top/config_wire[342]} {box_250mhz_inst/spmv_calc_top/config_wire[343]} {box_250mhz_inst/spmv_calc_top/config_wire[344]} {box_250mhz_inst/spmv_calc_top/config_wire[345]} {box_250mhz_inst/spmv_calc_top/config_wire[346]} {box_250mhz_inst/spmv_calc_top/config_wire[347]} {box_250mhz_inst/spmv_calc_top/config_wire[348]} {box_250mhz_inst/spmv_calc_top/config_wire[349]} {box_250mhz_inst/spmv_calc_top/config_wire[350]} {box_250mhz_inst/spmv_calc_top/config_wire[351]} {box_250mhz_inst/spmv_calc_top/config_wire[352]} {box_250mhz_inst/spmv_calc_top/config_wire[353]} {box_250mhz_inst/spmv_calc_top/config_wire[354]} {box_250mhz_inst/spmv_calc_top/config_wire[355]} {box_250mhz_inst/spmv_calc_top/config_wire[356]} {box_250mhz_inst/spmv_calc_top/config_wire[357]} {box_250mhz_inst/spmv_calc_top/config_wire[358]} {box_250mhz_inst/spmv_calc_top/config_wire[359]} {box_250mhz_inst/spmv_calc_top/config_wire[360]} {box_250mhz_inst/spmv_calc_top/config_wire[361]} {box_250mhz_inst/spmv_calc_top/config_wire[362]} {box_250mhz_inst/spmv_calc_top/config_wire[363]} {box_250mhz_inst/spmv_calc_top/config_wire[364]} {box_250mhz_inst/spmv_calc_top/config_wire[365]} {box_250mhz_inst/spmv_calc_top/config_wire[366]} {box_250mhz_inst/spmv_calc_top/config_wire[367]} {box_250mhz_inst/spmv_calc_top/config_wire[368]} {box_250mhz_inst/spmv_calc_top/config_wire[369]} {box_250mhz_inst/spmv_calc_top/config_wire[370]} {box_250mhz_inst/spmv_calc_top/config_wire[371]} {box_250mhz_inst/spmv_calc_top/config_wire[372]} {box_250mhz_inst/spmv_calc_top/config_wire[373]} {box_250mhz_inst/spmv_calc_top/config_wire[374]} {box_250mhz_inst/spmv_calc_top/config_wire[375]} {box_250mhz_inst/spmv_calc_top/config_wire[376]} {box_250mhz_inst/spmv_calc_top/config_wire[377]} {box_250mhz_inst/spmv_calc_top/config_wire[378]} {box_250mhz_inst/spmv_calc_top/config_wire[379]} {box_250mhz_inst/spmv_calc_top/config_wire[380]} {box_250mhz_inst/spmv_calc_top/config_wire[381]} {box_250mhz_inst/spmv_calc_top/config_wire[382]} {box_250mhz_inst/spmv_calc_top/config_wire[383]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
set_property port_width 1 [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list box_250mhz_inst/spmv_calc_top/s_axil_awready]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
set_property port_width 1 [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list box_250mhz_inst/spmv_calc_top/s_axil_awvalid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
set_property port_width 1 [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list box_250mhz_inst/spmv_calc_top/s_axil_wready]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list box_250mhz_inst/spmv_calc_top/s_axil_wvalid]]
create_debug_core u_ila_1 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_1]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_1]
set_property C_DATA_DEPTH 8192 [get_debug_cores u_ila_1]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_1]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_1]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_1]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_1]
set_property port_width 1 [get_debug_ports u_ila_1/clk]
connect_debug_port u_ila_1/clk [get_nets [list qdma_subsystem_inst/qdma_wrapper_inst/clk_div_inst/inst/clkfbout_buf_qdma_subsystem_clk_div]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe0]
set_property port_width 32 [get_debug_ports u_ila_1/probe0]
connect_debug_port u_ila_1/probe0 [get_nets [list {box_250mhz_inst/spmv_calc_top/genblk1[2].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[0]} {box_250mhz_inst/spmv_calc_top/genblk1[2].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[1]} {box_250mhz_inst/spmv_calc_top/genblk1[2].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[2]} {box_250mhz_inst/spmv_calc_top/genblk1[2].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[3]} {box_250mhz_inst/spmv_calc_top/genblk1[2].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[4]} {box_250mhz_inst/spmv_calc_top/genblk1[2].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[5]} {box_250mhz_inst/spmv_calc_top/genblk1[2].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[6]} {box_250mhz_inst/spmv_calc_top/genblk1[2].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[7]} {box_250mhz_inst/spmv_calc_top/genblk1[2].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[8]} {box_250mhz_inst/spmv_calc_top/genblk1[2].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[9]} {box_250mhz_inst/spmv_calc_top/genblk1[2].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[10]} {box_250mhz_inst/spmv_calc_top/genblk1[2].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[11]} {box_250mhz_inst/spmv_calc_top/genblk1[2].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[12]} {box_250mhz_inst/spmv_calc_top/genblk1[2].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[13]} {box_250mhz_inst/spmv_calc_top/genblk1[2].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[14]} {box_250mhz_inst/spmv_calc_top/genblk1[2].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[15]} {box_250mhz_inst/spmv_calc_top/genblk1[2].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[16]} {box_250mhz_inst/spmv_calc_top/genblk1[2].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[17]} {box_250mhz_inst/spmv_calc_top/genblk1[2].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[18]} {box_250mhz_inst/spmv_calc_top/genblk1[2].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[19]} {box_250mhz_inst/spmv_calc_top/genblk1[2].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[20]} {box_250mhz_inst/spmv_calc_top/genblk1[2].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[21]} {box_250mhz_inst/spmv_calc_top/genblk1[2].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[22]} {box_250mhz_inst/spmv_calc_top/genblk1[2].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[23]} {box_250mhz_inst/spmv_calc_top/genblk1[2].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[24]} {box_250mhz_inst/spmv_calc_top/genblk1[2].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[25]} {box_250mhz_inst/spmv_calc_top/genblk1[2].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[26]} {box_250mhz_inst/spmv_calc_top/genblk1[2].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[27]} {box_250mhz_inst/spmv_calc_top/genblk1[2].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[28]} {box_250mhz_inst/spmv_calc_top/genblk1[2].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[29]} {box_250mhz_inst/spmv_calc_top/genblk1[2].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[30]} {box_250mhz_inst/spmv_calc_top/genblk1[2].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[31]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe1]
set_property port_width 48 [get_debug_ports u_ila_1/probe1]
connect_debug_port u_ila_1/probe1 [get_nets [list {box_250mhz_inst/spmv_calc_top/genblk1[2].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[0]} {box_250mhz_inst/spmv_calc_top/genblk1[2].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[1]} {box_250mhz_inst/spmv_calc_top/genblk1[2].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[2]} {box_250mhz_inst/spmv_calc_top/genblk1[2].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[3]} {box_250mhz_inst/spmv_calc_top/genblk1[2].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[4]} {box_250mhz_inst/spmv_calc_top/genblk1[2].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[5]} {box_250mhz_inst/spmv_calc_top/genblk1[2].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[6]} {box_250mhz_inst/spmv_calc_top/genblk1[2].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[7]} {box_250mhz_inst/spmv_calc_top/genblk1[2].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[8]} {box_250mhz_inst/spmv_calc_top/genblk1[2].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[9]} {box_250mhz_inst/spmv_calc_top/genblk1[2].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[10]} {box_250mhz_inst/spmv_calc_top/genblk1[2].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[11]} {box_250mhz_inst/spmv_calc_top/genblk1[2].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[12]} {box_250mhz_inst/spmv_calc_top/genblk1[2].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[13]} {box_250mhz_inst/spmv_calc_top/genblk1[2].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[14]} {box_250mhz_inst/spmv_calc_top/genblk1[2].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[15]} {box_250mhz_inst/spmv_calc_top/genblk1[2].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[16]} {box_250mhz_inst/spmv_calc_top/genblk1[2].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[17]} {box_250mhz_inst/spmv_calc_top/genblk1[2].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[18]} {box_250mhz_inst/spmv_calc_top/genblk1[2].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[19]} {box_250mhz_inst/spmv_calc_top/genblk1[2].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[20]} {box_250mhz_inst/spmv_calc_top/genblk1[2].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[21]} {box_250mhz_inst/spmv_calc_top/genblk1[2].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[22]} {box_250mhz_inst/spmv_calc_top/genblk1[2].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[23]} {box_250mhz_inst/spmv_calc_top/genblk1[2].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[24]} {box_250mhz_inst/spmv_calc_top/genblk1[2].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[25]} {box_250mhz_inst/spmv_calc_top/genblk1[2].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[26]} {box_250mhz_inst/spmv_calc_top/genblk1[2].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[27]} {box_250mhz_inst/spmv_calc_top/genblk1[2].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[28]} {box_250mhz_inst/spmv_calc_top/genblk1[2].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[29]} {box_250mhz_inst/spmv_calc_top/genblk1[2].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[30]} {box_250mhz_inst/spmv_calc_top/genblk1[2].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[31]} {box_250mhz_inst/spmv_calc_top/genblk1[2].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[32]} {box_250mhz_inst/spmv_calc_top/genblk1[2].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[33]} {box_250mhz_inst/spmv_calc_top/genblk1[2].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[34]} {box_250mhz_inst/spmv_calc_top/genblk1[2].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[35]} {box_250mhz_inst/spmv_calc_top/genblk1[2].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[36]} {box_250mhz_inst/spmv_calc_top/genblk1[2].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[37]} {box_250mhz_inst/spmv_calc_top/genblk1[2].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[38]} {box_250mhz_inst/spmv_calc_top/genblk1[2].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[39]} {box_250mhz_inst/spmv_calc_top/genblk1[2].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[40]} {box_250mhz_inst/spmv_calc_top/genblk1[2].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[41]} {box_250mhz_inst/spmv_calc_top/genblk1[2].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[42]} {box_250mhz_inst/spmv_calc_top/genblk1[2].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[43]} {box_250mhz_inst/spmv_calc_top/genblk1[2].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[44]} {box_250mhz_inst/spmv_calc_top/genblk1[2].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[45]} {box_250mhz_inst/spmv_calc_top/genblk1[2].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[46]} {box_250mhz_inst/spmv_calc_top/genblk1[2].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[47]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe2]
set_property port_width 48 [get_debug_ports u_ila_1/probe2]
connect_debug_port u_ila_1/probe2 [get_nets [list {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[0]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[1]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[2]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[3]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[4]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[5]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[6]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[7]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[8]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[9]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[10]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[11]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[12]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[13]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[14]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[15]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[16]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[17]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[18]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[19]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[20]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[21]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[22]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[23]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[24]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[25]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[26]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[27]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[28]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[29]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[30]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[31]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[32]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[33]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[34]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[35]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[36]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[37]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[38]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[39]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[40]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[41]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[42]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[43]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[44]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[45]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[46]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[47]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe3]
set_property port_width 32 [get_debug_ports u_ila_1/probe3]
connect_debug_port u_ila_1/probe3 [get_nets [list {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[0]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[1]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[2]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[3]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[4]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[5]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[6]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[7]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[8]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[9]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[10]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[11]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[12]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[13]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[14]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[15]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[16]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[17]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[18]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[19]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[20]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[21]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[22]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[23]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[24]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[25]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[26]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[27]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[28]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[29]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[30]} {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[31]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe4]
set_property port_width 32 [get_debug_ports u_ila_1/probe4]
connect_debug_port u_ila_1/probe4 [get_nets [list {box_250mhz_inst/spmv_calc_top/genblk1[3].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[0]} {box_250mhz_inst/spmv_calc_top/genblk1[3].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[1]} {box_250mhz_inst/spmv_calc_top/genblk1[3].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[2]} {box_250mhz_inst/spmv_calc_top/genblk1[3].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[3]} {box_250mhz_inst/spmv_calc_top/genblk1[3].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[4]} {box_250mhz_inst/spmv_calc_top/genblk1[3].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[5]} {box_250mhz_inst/spmv_calc_top/genblk1[3].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[6]} {box_250mhz_inst/spmv_calc_top/genblk1[3].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[7]} {box_250mhz_inst/spmv_calc_top/genblk1[3].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[8]} {box_250mhz_inst/spmv_calc_top/genblk1[3].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[9]} {box_250mhz_inst/spmv_calc_top/genblk1[3].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[10]} {box_250mhz_inst/spmv_calc_top/genblk1[3].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[11]} {box_250mhz_inst/spmv_calc_top/genblk1[3].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[12]} {box_250mhz_inst/spmv_calc_top/genblk1[3].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[13]} {box_250mhz_inst/spmv_calc_top/genblk1[3].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[14]} {box_250mhz_inst/spmv_calc_top/genblk1[3].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[15]} {box_250mhz_inst/spmv_calc_top/genblk1[3].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[16]} {box_250mhz_inst/spmv_calc_top/genblk1[3].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[17]} {box_250mhz_inst/spmv_calc_top/genblk1[3].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[18]} {box_250mhz_inst/spmv_calc_top/genblk1[3].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[19]} {box_250mhz_inst/spmv_calc_top/genblk1[3].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[20]} {box_250mhz_inst/spmv_calc_top/genblk1[3].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[21]} {box_250mhz_inst/spmv_calc_top/genblk1[3].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[22]} {box_250mhz_inst/spmv_calc_top/genblk1[3].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[23]} {box_250mhz_inst/spmv_calc_top/genblk1[3].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[24]} {box_250mhz_inst/spmv_calc_top/genblk1[3].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[25]} {box_250mhz_inst/spmv_calc_top/genblk1[3].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[26]} {box_250mhz_inst/spmv_calc_top/genblk1[3].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[27]} {box_250mhz_inst/spmv_calc_top/genblk1[3].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[28]} {box_250mhz_inst/spmv_calc_top/genblk1[3].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[29]} {box_250mhz_inst/spmv_calc_top/genblk1[3].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[30]} {box_250mhz_inst/spmv_calc_top/genblk1[3].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[31]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe5]
set_property port_width 48 [get_debug_ports u_ila_1/probe5]
connect_debug_port u_ila_1/probe5 [get_nets [list {box_250mhz_inst/spmv_calc_top/genblk1[3].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[0]} {box_250mhz_inst/spmv_calc_top/genblk1[3].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[1]} {box_250mhz_inst/spmv_calc_top/genblk1[3].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[2]} {box_250mhz_inst/spmv_calc_top/genblk1[3].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[3]} {box_250mhz_inst/spmv_calc_top/genblk1[3].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[4]} {box_250mhz_inst/spmv_calc_top/genblk1[3].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[5]} {box_250mhz_inst/spmv_calc_top/genblk1[3].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[6]} {box_250mhz_inst/spmv_calc_top/genblk1[3].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[7]} {box_250mhz_inst/spmv_calc_top/genblk1[3].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[8]} {box_250mhz_inst/spmv_calc_top/genblk1[3].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[9]} {box_250mhz_inst/spmv_calc_top/genblk1[3].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[10]} {box_250mhz_inst/spmv_calc_top/genblk1[3].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[11]} {box_250mhz_inst/spmv_calc_top/genblk1[3].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[12]} {box_250mhz_inst/spmv_calc_top/genblk1[3].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[13]} {box_250mhz_inst/spmv_calc_top/genblk1[3].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[14]} {box_250mhz_inst/spmv_calc_top/genblk1[3].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[15]} {box_250mhz_inst/spmv_calc_top/genblk1[3].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[16]} {box_250mhz_inst/spmv_calc_top/genblk1[3].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[17]} {box_250mhz_inst/spmv_calc_top/genblk1[3].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[18]} {box_250mhz_inst/spmv_calc_top/genblk1[3].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[19]} {box_250mhz_inst/spmv_calc_top/genblk1[3].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[20]} {box_250mhz_inst/spmv_calc_top/genblk1[3].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[21]} {box_250mhz_inst/spmv_calc_top/genblk1[3].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[22]} {box_250mhz_inst/spmv_calc_top/genblk1[3].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[23]} {box_250mhz_inst/spmv_calc_top/genblk1[3].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[24]} {box_250mhz_inst/spmv_calc_top/genblk1[3].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[25]} {box_250mhz_inst/spmv_calc_top/genblk1[3].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[26]} {box_250mhz_inst/spmv_calc_top/genblk1[3].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[27]} {box_250mhz_inst/spmv_calc_top/genblk1[3].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[28]} {box_250mhz_inst/spmv_calc_top/genblk1[3].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[29]} {box_250mhz_inst/spmv_calc_top/genblk1[3].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[30]} {box_250mhz_inst/spmv_calc_top/genblk1[3].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[31]} {box_250mhz_inst/spmv_calc_top/genblk1[3].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[32]} {box_250mhz_inst/spmv_calc_top/genblk1[3].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[33]} {box_250mhz_inst/spmv_calc_top/genblk1[3].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[34]} {box_250mhz_inst/spmv_calc_top/genblk1[3].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[35]} {box_250mhz_inst/spmv_calc_top/genblk1[3].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[36]} {box_250mhz_inst/spmv_calc_top/genblk1[3].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[37]} {box_250mhz_inst/spmv_calc_top/genblk1[3].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[38]} {box_250mhz_inst/spmv_calc_top/genblk1[3].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[39]} {box_250mhz_inst/spmv_calc_top/genblk1[3].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[40]} {box_250mhz_inst/spmv_calc_top/genblk1[3].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[41]} {box_250mhz_inst/spmv_calc_top/genblk1[3].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[42]} {box_250mhz_inst/spmv_calc_top/genblk1[3].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[43]} {box_250mhz_inst/spmv_calc_top/genblk1[3].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[44]} {box_250mhz_inst/spmv_calc_top/genblk1[3].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[45]} {box_250mhz_inst/spmv_calc_top/genblk1[3].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[46]} {box_250mhz_inst/spmv_calc_top/genblk1[3].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[47]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe6]
set_property port_width 48 [get_debug_ports u_ila_1/probe6]
connect_debug_port u_ila_1/probe6 [get_nets [list {box_250mhz_inst/spmv_calc_top/genblk1[1].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[0]} {box_250mhz_inst/spmv_calc_top/genblk1[1].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[1]} {box_250mhz_inst/spmv_calc_top/genblk1[1].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[2]} {box_250mhz_inst/spmv_calc_top/genblk1[1].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[3]} {box_250mhz_inst/spmv_calc_top/genblk1[1].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[4]} {box_250mhz_inst/spmv_calc_top/genblk1[1].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[5]} {box_250mhz_inst/spmv_calc_top/genblk1[1].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[6]} {box_250mhz_inst/spmv_calc_top/genblk1[1].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[7]} {box_250mhz_inst/spmv_calc_top/genblk1[1].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[8]} {box_250mhz_inst/spmv_calc_top/genblk1[1].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[9]} {box_250mhz_inst/spmv_calc_top/genblk1[1].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[10]} {box_250mhz_inst/spmv_calc_top/genblk1[1].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[11]} {box_250mhz_inst/spmv_calc_top/genblk1[1].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[12]} {box_250mhz_inst/spmv_calc_top/genblk1[1].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[13]} {box_250mhz_inst/spmv_calc_top/genblk1[1].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[14]} {box_250mhz_inst/spmv_calc_top/genblk1[1].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[15]} {box_250mhz_inst/spmv_calc_top/genblk1[1].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[16]} {box_250mhz_inst/spmv_calc_top/genblk1[1].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[17]} {box_250mhz_inst/spmv_calc_top/genblk1[1].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[18]} {box_250mhz_inst/spmv_calc_top/genblk1[1].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[19]} {box_250mhz_inst/spmv_calc_top/genblk1[1].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[20]} {box_250mhz_inst/spmv_calc_top/genblk1[1].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[21]} {box_250mhz_inst/spmv_calc_top/genblk1[1].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[22]} {box_250mhz_inst/spmv_calc_top/genblk1[1].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[23]} {box_250mhz_inst/spmv_calc_top/genblk1[1].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[24]} {box_250mhz_inst/spmv_calc_top/genblk1[1].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[25]} {box_250mhz_inst/spmv_calc_top/genblk1[1].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[26]} {box_250mhz_inst/spmv_calc_top/genblk1[1].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[27]} {box_250mhz_inst/spmv_calc_top/genblk1[1].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[28]} {box_250mhz_inst/spmv_calc_top/genblk1[1].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[29]} {box_250mhz_inst/spmv_calc_top/genblk1[1].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[30]} {box_250mhz_inst/spmv_calc_top/genblk1[1].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[31]} {box_250mhz_inst/spmv_calc_top/genblk1[1].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[32]} {box_250mhz_inst/spmv_calc_top/genblk1[1].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[33]} {box_250mhz_inst/spmv_calc_top/genblk1[1].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[34]} {box_250mhz_inst/spmv_calc_top/genblk1[1].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[35]} {box_250mhz_inst/spmv_calc_top/genblk1[1].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[36]} {box_250mhz_inst/spmv_calc_top/genblk1[1].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[37]} {box_250mhz_inst/spmv_calc_top/genblk1[1].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[38]} {box_250mhz_inst/spmv_calc_top/genblk1[1].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[39]} {box_250mhz_inst/spmv_calc_top/genblk1[1].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[40]} {box_250mhz_inst/spmv_calc_top/genblk1[1].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[41]} {box_250mhz_inst/spmv_calc_top/genblk1[1].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[42]} {box_250mhz_inst/spmv_calc_top/genblk1[1].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[43]} {box_250mhz_inst/spmv_calc_top/genblk1[1].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[44]} {box_250mhz_inst/spmv_calc_top/genblk1[1].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[45]} {box_250mhz_inst/spmv_calc_top/genblk1[1].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[46]} {box_250mhz_inst/spmv_calc_top/genblk1[1].spmv_calc_kernel/Row_Top/m_axi_NNZ_araddr[47]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe7]
set_property port_width 32 [get_debug_ports u_ila_1/probe7]
connect_debug_port u_ila_1/probe7 [get_nets [list {box_250mhz_inst/spmv_calc_top/genblk1[1].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[0]} {box_250mhz_inst/spmv_calc_top/genblk1[1].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[1]} {box_250mhz_inst/spmv_calc_top/genblk1[1].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[2]} {box_250mhz_inst/spmv_calc_top/genblk1[1].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[3]} {box_250mhz_inst/spmv_calc_top/genblk1[1].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[4]} {box_250mhz_inst/spmv_calc_top/genblk1[1].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[5]} {box_250mhz_inst/spmv_calc_top/genblk1[1].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[6]} {box_250mhz_inst/spmv_calc_top/genblk1[1].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[7]} {box_250mhz_inst/spmv_calc_top/genblk1[1].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[8]} {box_250mhz_inst/spmv_calc_top/genblk1[1].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[9]} {box_250mhz_inst/spmv_calc_top/genblk1[1].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[10]} {box_250mhz_inst/spmv_calc_top/genblk1[1].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[11]} {box_250mhz_inst/spmv_calc_top/genblk1[1].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[12]} {box_250mhz_inst/spmv_calc_top/genblk1[1].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[13]} {box_250mhz_inst/spmv_calc_top/genblk1[1].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[14]} {box_250mhz_inst/spmv_calc_top/genblk1[1].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[15]} {box_250mhz_inst/spmv_calc_top/genblk1[1].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[16]} {box_250mhz_inst/spmv_calc_top/genblk1[1].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[17]} {box_250mhz_inst/spmv_calc_top/genblk1[1].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[18]} {box_250mhz_inst/spmv_calc_top/genblk1[1].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[19]} {box_250mhz_inst/spmv_calc_top/genblk1[1].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[20]} {box_250mhz_inst/spmv_calc_top/genblk1[1].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[21]} {box_250mhz_inst/spmv_calc_top/genblk1[1].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[22]} {box_250mhz_inst/spmv_calc_top/genblk1[1].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[23]} {box_250mhz_inst/spmv_calc_top/genblk1[1].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[24]} {box_250mhz_inst/spmv_calc_top/genblk1[1].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[25]} {box_250mhz_inst/spmv_calc_top/genblk1[1].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[26]} {box_250mhz_inst/spmv_calc_top/genblk1[1].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[27]} {box_250mhz_inst/spmv_calc_top/genblk1[1].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[28]} {box_250mhz_inst/spmv_calc_top/genblk1[1].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[29]} {box_250mhz_inst/spmv_calc_top/genblk1[1].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[30]} {box_250mhz_inst/spmv_calc_top/genblk1[1].spmv_calc_kernel/Row_Top/m_axi_NNZ_rdata[31]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe8]
set_property port_width 1 [get_debug_ports u_ila_1/probe8]
connect_debug_port u_ila_1/probe8 [get_nets [list {box_250mhz_inst/spmv_calc_top/genblk1[1].spmv_calc_kernel/Row_Top/m_axi_NNZ_arready}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe9]
set_property port_width 1 [get_debug_ports u_ila_1/probe9]
connect_debug_port u_ila_1/probe9 [get_nets [list {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_arready}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe10]
set_property port_width 1 [get_debug_ports u_ila_1/probe10]
connect_debug_port u_ila_1/probe10 [get_nets [list {box_250mhz_inst/spmv_calc_top/genblk1[3].spmv_calc_kernel/Row_Top/m_axi_NNZ_arready}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe11]
set_property port_width 1 [get_debug_ports u_ila_1/probe11]
connect_debug_port u_ila_1/probe11 [get_nets [list {box_250mhz_inst/spmv_calc_top/genblk1[2].spmv_calc_kernel/Row_Top/m_axi_NNZ_arready}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe12]
set_property port_width 1 [get_debug_ports u_ila_1/probe12]
connect_debug_port u_ila_1/probe12 [get_nets [list {box_250mhz_inst/spmv_calc_top/genblk1[1].spmv_calc_kernel/Row_Top/m_axi_NNZ_arvalid}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe13]
set_property port_width 1 [get_debug_ports u_ila_1/probe13]
connect_debug_port u_ila_1/probe13 [get_nets [list {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_arvalid}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe14]
set_property port_width 1 [get_debug_ports u_ila_1/probe14]
connect_debug_port u_ila_1/probe14 [get_nets [list {box_250mhz_inst/spmv_calc_top/genblk1[3].spmv_calc_kernel/Row_Top/m_axi_NNZ_arvalid}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe15]
set_property port_width 1 [get_debug_ports u_ila_1/probe15]
connect_debug_port u_ila_1/probe15 [get_nets [list {box_250mhz_inst/spmv_calc_top/genblk1[2].spmv_calc_kernel/Row_Top/m_axi_NNZ_arvalid}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe16]
set_property port_width 1 [get_debug_ports u_ila_1/probe16]
connect_debug_port u_ila_1/probe16 [get_nets [list {box_250mhz_inst/spmv_calc_top/genblk1[3].spmv_calc_kernel/Row_Top/m_axi_NNZ_rlast}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe17]
set_property port_width 1 [get_debug_ports u_ila_1/probe17]
connect_debug_port u_ila_1/probe17 [get_nets [list {box_250mhz_inst/spmv_calc_top/genblk1[2].spmv_calc_kernel/Row_Top/m_axi_NNZ_rlast}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe18]
set_property port_width 1 [get_debug_ports u_ila_1/probe18]
connect_debug_port u_ila_1/probe18 [get_nets [list {box_250mhz_inst/spmv_calc_top/genblk1[1].spmv_calc_kernel/Row_Top/m_axi_NNZ_rlast}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe19]
set_property port_width 1 [get_debug_ports u_ila_1/probe19]
connect_debug_port u_ila_1/probe19 [get_nets [list {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_rlast}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe20]
set_property port_width 1 [get_debug_ports u_ila_1/probe20]
connect_debug_port u_ila_1/probe20 [get_nets [list {box_250mhz_inst/spmv_calc_top/genblk1[3].spmv_calc_kernel/Row_Top/m_axi_NNZ_rready}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe21]
set_property port_width 1 [get_debug_ports u_ila_1/probe21]
connect_debug_port u_ila_1/probe21 [get_nets [list {box_250mhz_inst/spmv_calc_top/genblk1[2].spmv_calc_kernel/Row_Top/m_axi_NNZ_rready}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe22]
set_property port_width 1 [get_debug_ports u_ila_1/probe22]
connect_debug_port u_ila_1/probe22 [get_nets [list {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_rready}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe23]
set_property port_width 1 [get_debug_ports u_ila_1/probe23]
connect_debug_port u_ila_1/probe23 [get_nets [list {box_250mhz_inst/spmv_calc_top/genblk1[1].spmv_calc_kernel/Row_Top/m_axi_NNZ_rready}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe24]
set_property port_width 1 [get_debug_ports u_ila_1/probe24]
connect_debug_port u_ila_1/probe24 [get_nets [list {box_250mhz_inst/spmv_calc_top/genblk1[2].spmv_calc_kernel/Row_Top/m_axi_NNZ_rvalid}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe25]
set_property port_width 1 [get_debug_ports u_ila_1/probe25]
connect_debug_port u_ila_1/probe25 [get_nets [list {box_250mhz_inst/spmv_calc_top/genblk1[1].spmv_calc_kernel/Row_Top/m_axi_NNZ_rvalid}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe26]
set_property port_width 1 [get_debug_ports u_ila_1/probe26]
connect_debug_port u_ila_1/probe26 [get_nets [list {box_250mhz_inst/spmv_calc_top/genblk1[3].spmv_calc_kernel/Row_Top/m_axi_NNZ_rvalid}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe27]
set_property port_width 1 [get_debug_ports u_ila_1/probe27]
connect_debug_port u_ila_1/probe27 [get_nets [list {box_250mhz_inst/spmv_calc_top/genblk1[0].spmv_calc_kernel/Row_Top/m_axi_NNZ_rvalid}]]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets axil_aclk]
