Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: IP2MCPU.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "IP2MCPU.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "IP2MCPU"
Output Format                      : NGC
Target Device                      : xc7k160t-2L-ffg676

---- Source Options
Top Module Name                    : IP2MCPU
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\neko\lab5\Top_Multi_CPU_App\Unsign_Ext.v" into library work
Parsing module <Unsign_Ext>.
Analyzing Verilog file "C:\neko\lab5\Top_Multi_CPU_App\Regs.v" into library work
Parsing module <Regs>.
Analyzing Verilog file "C:\neko\lab5\Top_Multi_CPU_App\REG32.v" into library work
Parsing module <REG32>.
Analyzing Verilog file "C:\neko\lab5\Top_Multi_CPU_App\MyMC14495.vf" into library work
Parsing module <MyMC14495>.
Analyzing Verilog file "C:\neko\lab5\Top_Multi_CPU_App\MUX4T1_5.vf" into library work
Parsing module <MUX4T1_5>.
Analyzing Verilog file "C:\neko\lab5\Top_Multi_CPU_App\MUX4T1_32.v" into library work
Parsing module <MUX4T1_32>.
Analyzing Verilog file "C:\neko\lab5\Top_Multi_CPU_App\MUX2T1_32.v" into library work
Parsing module <MUX2T1_32>.
Analyzing Verilog file "C:\neko\lab5\Top_Multi_CPU_App\Ext_32.v" into library work
Parsing module <Ext_32>.
Analyzing Verilog file "C:\neko\lab5\Top_Multi_CPU_App\ALU.v" into library work
Parsing module <ALU>.
Analyzing Verilog file "C:\neko\lab5\Top_Multi_CPU_App\SSeg_map.v" into library work
Parsing module <SSeg_map>.
Analyzing Verilog file "C:\neko\lab5\Top_Multi_CPU_App\P2S_IO.v" into library work
Parsing module <P2S>.
Analyzing Verilog file "C:\neko\lab5\Top_Multi_CPU_App\M_datapath.v" into library work
Parsing module <M_datapath>.
Analyzing Verilog file "C:\neko\lab5\Top_Multi_CPU_App\MUX8T1_8.v" into library work
Parsing module <MUX8T1_8>.
Analyzing Verilog file "C:\neko\lab5\Top_Multi_CPU_App\MUX8T1_32.v" into library work
Parsing module <MUX8T1_32>.
Analyzing Verilog file "C:\neko\lab5\Top_Multi_CPU_App\MUX2T1_64.v" into library work
Parsing module <MUX2T1_64>.
Analyzing Verilog file "C:\neko\lab5\Top_Multi_CPU_App\Micro_ctrl.v" into library work
Parsing module <Micro_ctrl>.
Analyzing Verilog file "C:\neko\lab5\Top_Multi_CPU_App\LEDP2S_IO.v" into library work
Parsing module <LEDP2S>.
Analyzing Verilog file "C:\neko\lab5\Top_Multi_CPU_App\HexTo8SEG.v" into library work
Parsing module <HexTo8SEG>.
Analyzing Verilog file "C:\neko\lab5\Top_Multi_CPU_App\SSeg7_Dev.vf" into library work
Parsing module <SSeg7_Dev>.
Analyzing Verilog file "C:\neko\lab5\Top_Multi_CPU_App\SPIO.v" into library work
Parsing module <SPIO>.
Analyzing Verilog file "C:\neko\lab5\Top_Multi_CPU_App\SEnter_2_32_IO.v" into library work
Parsing module <SEnter_2_32>.
Analyzing Verilog file "C:\neko\lab5\Top_Multi_CPU_App\SAnti_jitter_IO.v" into library work
Parsing module <SAnti_jitter>.
Analyzing Verilog file "C:\neko\lab5\Top_Multi_CPU_App\Multi_CPU.v" into library work
Parsing module <Multi_CPU>.
Analyzing Verilog file "C:\neko\lab5\Top_Multi_CPU_App\Multi_8CH32.v" into library work
Parsing module <Multi_8CH32>.
Analyzing Verilog file "C:\neko\lab5\Top_Multi_CPU_App\MIO_BUS_IO.v" into library work
Parsing module <MIO_BUS>.
Analyzing Verilog file "C:\neko\lab5\Top_Multi_CPU_App\ipcore_dir\RAM_B.v" into library work
Parsing module <RAM_B>.
Analyzing Verilog file "C:\neko\lab5\Top_Multi_CPU_App\Counter_x_IO.v" into library work
Parsing module <Counter_x>.
Analyzing Verilog file "C:\neko\lab5\Top_Multi_CPU_App\clk_div.v" into library work
Parsing module <clk_div>.
Analyzing Verilog file "C:\neko\lab5\Top_Multi_CPU_App\IP2MCPU.v" into library work
Parsing module <IP2MCPU>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "C:\neko\lab5\Top_Multi_CPU_App\IP2MCPU.v" Line 182: Port rst is not connected to this instance

Elaborating module <IP2MCPU>.
WARNING:HDLCompiler:1127 - "C:\neko\lab5\Top_Multi_CPU_App\IP2MCPU.v" Line 54: Assignment to clk_m ignored, since the identifier is never used

Elaborating module <Multi_CPU>.

Elaborating module <Micro_ctrl>.

Elaborating module <MUX4T1_5>.

Elaborating module <INV>.

Elaborating module <AND2>.

Elaborating module <OR4>.
WARNING:HDLCompiler:1016 - "C:\neko\lab5\Top_Multi_CPU_App\M_datapath.v" Line 109: Port I3 is not connected to this instance

Elaborating module <M_datapath>.

Elaborating module <MUX4T1_32>.

Elaborating module <REG32>.

Elaborating module <Regs>.

Elaborating module <ALU>.

Elaborating module <MUX2T1_32>.

Elaborating module <Ext_32>.

Elaborating module <Unsign_Ext>.
WARNING:HDLCompiler:552 - "C:\neko\lab5\Top_Multi_CPU_App\M_datapath.v" Line 109: Input port I3[31] is not connected on this instance
WARNING:HDLCompiler:189 - "C:\neko\lab5\Top_Multi_CPU_App\IP2MCPU.v" Line 60: Size mismatch in connection of port <inst_out>. Formal port size is 32-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:1127 - "C:\neko\lab5\Top_Multi_CPU_App\IP2MCPU.v" Line 65: Assignment to state ignored, since the identifier is never used

Elaborating module <RAM_B>.
WARNING:HDLCompiler:1499 - "C:\neko\lab5\Top_Multi_CPU_App\ipcore_dir\RAM_B.v" Line 39: Empty module <RAM_B> remains a black box.

Elaborating module <MIO_BUS>.
WARNING:HDLCompiler:1499 - "C:\neko\lab5\Top_Multi_CPU_App\MIO_BUS_IO.v" Line 21: Empty module <MIO_BUS> remains a black box.

Elaborating module <Multi_8CH32>.

Elaborating module <MUX8T1_32>.

Elaborating module <MUX8T1_8>.
WARNING:HDLCompiler:189 - "C:\neko\lab5\Top_Multi_CPU_App\IP2MCPU.v" Line 109: Size mismatch in connection of port <Test_data2>. Formal port size is 32-bit while actual signal size is 1-bit.

Elaborating module <SSeg7_Dev>.

Elaborating module <MUX2T1_64>.

Elaborating module <HexTo8SEG>.

Elaborating module <MyMC14495>.

Elaborating module <AND4>.

Elaborating module <AND3>.

Elaborating module <OR3>.

Elaborating module <OR2>.

Elaborating module <SSeg_map>.

Elaborating module <P2S>.
WARNING:HDLCompiler:1499 - "C:\neko\lab5\Top_Multi_CPU_App\P2S_IO.v" Line 21: Empty module <P2S> remains a black box.

Elaborating module <SPIO>.

Elaborating module <LEDP2S(DATA_BITS=16,DATA_COUNT_BITS=4)>.
WARNING:HDLCompiler:1499 - "C:\neko\lab5\Top_Multi_CPU_App\LEDP2S_IO.v" Line 21: Empty module <LEDP2S(DATA_BITS=16,DATA_COUNT_BITS=4)> remains a black box.

Elaborating module <clk_div>.

Elaborating module <SAnti_jitter>.
WARNING:HDLCompiler:1499 - "C:\neko\lab5\Top_Multi_CPU_App\SAnti_jitter_IO.v" Line 21: Empty module <SAnti_jitter> remains a black box.
WARNING:HDLCompiler:1127 - "C:\neko\lab5\Top_Multi_CPU_App\IP2MCPU.v" Line 165: Assignment to Pulse ignored, since the identifier is never used

Elaborating module <SEnter_2_32>.
WARNING:HDLCompiler:1499 - "C:\neko\lab5\Top_Multi_CPU_App\SEnter_2_32_IO.v" Line 21: Empty module <SEnter_2_32> remains a black box.
WARNING:HDLCompiler:1127 - "C:\neko\lab5\Top_Multi_CPU_App\IP2MCPU.v" Line 177: Assignment to Ai ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\neko\lab5\Top_Multi_CPU_App\IP2MCPU.v" Line 178: Assignment to Bi ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\neko\lab5\Top_Multi_CPU_App\IP2MCPU.v" Line 179: Assignment to blink ignored, since the identifier is never used

Elaborating module <Counter_x>.
WARNING:HDLCompiler:1127 - "C:\neko\lab5\Top_Multi_CPU_App\Counter_x_IO.v" Line 43: Assignment to M2 ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "C:\neko\lab5\Top_Multi_CPU_App\Counter_x_IO.v" Line 36: Net <counter1[32]> does not have a driver.
WARNING:HDLCompiler:552 - "C:\neko\lab5\Top_Multi_CPU_App\IP2MCPU.v" Line 182: Input port rst is not connected on this instance

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <IP2MCPU>.
    Related source file is "C:\neko\lab5\Top_Multi_CPU_App\IP2MCPU.v".
WARNING:Xst:2898 - Port 'rst', unconnected in block instance 'U10', is tied to GND.
INFO:Xst:3210 - "C:\neko\lab5\Top_Multi_CPU_App\IP2MCPU.v" line 57: Output port <state> of the instance <U1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\neko\lab5\Top_Multi_CPU_App\IP2MCPU.v" line 57: Output port <CPU_MIO> of the instance <U1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\neko\lab5\Top_Multi_CPU_App\IP2MCPU.v" line 134: Output port <GPIOf0> of the instance <U7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\neko\lab5\Top_Multi_CPU_App\IP2MCPU.v" line 155: Output port <pulse_out> of the instance <U9> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\neko\lab5\Top_Multi_CPU_App\IP2MCPU.v" line 170: Output port <Ai> of the instance <M4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\neko\lab5\Top_Multi_CPU_App\IP2MCPU.v" line 170: Output port <Bi> of the instance <M4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\neko\lab5\Top_Multi_CPU_App\IP2MCPU.v" line 170: Output port <blink> of the instance <M4> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <IP2MCPU> synthesized.

Synthesizing Unit <Multi_CPU>.
    Related source file is "C:\neko\lab5\Top_Multi_CPU_App\Multi_CPU.v".
WARNING:Xst:647 - Input <INT> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <Multi_CPU> synthesized.

Synthesizing Unit <Micro_ctrl>.
    Related source file is "C:\neko\lab5\Top_Multi_CPU_App\Micro_ctrl.v".
        AND = 3'b000
        OR = 3'b001
        ADD = 3'b010
        SUB = 3'b110
        NOR = 3'b100
        SLT = 3'b111
        XOR = 3'b011
        SRL = 3'b101
        IF = 5'b00000
        ID = 5'b00001
        EX_Mem = 5'b00010
        EX_R = 5'b00011
        R_WB = 5'b00100
        EX_I = 5'b00101
        I_WB = 5'b00110
        EX_Lui = 5'b00111
        EX_Beq = 5'b01000
        EX_Bne = 5'b01001
        EX_Jr = 5'b01010
        EX_Jal = 5'b01011
        EX_J = 5'b01100
        Mem_RD = 5'b01101
        LW_WB = 5'b01110
        Mem_WD = 5'b01111
        Error = 5'b10000
        value0 = 20'b10010100000100001011
        value1 = 20'b00000000001100000001
        value2 = 20'b00000000001010000010
        value3 = 20'b00000000000010000011
        value4 = 20'b00000000000011010000
        value5 = 20'b00000000001010000011
        value6 = 20'b00000000001011000000
        value7 = 20'b00000010001101000000
        value8 = 20'b01000000010010000100
        value9 = 20'b01000000010010000000
        value10 = 20'b10000000000010000000
        value11 = 20'b10000011101101100000
        value12 = 20'b10000000101100000000
        value13 = 20'b00110000001010001011
        value14 = 20'b00000001000001000000
        value15 = 20'b00101000001010001000
WARNING:Xst:647 - Input <Inst_in<25:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <zero> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <overflow> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MIO_ready> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 5-bit register for signal <state>.
    Found 5-bit adder for signal <state[4]_GND_3_o_add_28_OUT> created at line 128.
    Found 32x20-bit Read Only RAM for signal <MicroInst>
WARNING:Xst:737 - Found 1-bit latch for signal <Dispatch2<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Dispatch2<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Dispatch2<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Dispatch2<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Dispatch2<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUSrcA<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Unsign>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred   5 D-type flip-flop(s).
	inferred   7 Latch(s).
	inferred   1 Multiplexer(s).
Unit <Micro_ctrl> synthesized.

Synthesizing Unit <MUX4T1_5>.
    Related source file is "C:\neko\lab5\Top_Multi_CPU_App\MUX4T1_5.vf".
    Summary:
	no macro.
Unit <MUX4T1_5> synthesized.

Synthesizing Unit <M_datapath>.
    Related source file is "C:\neko\lab5\Top_Multi_CPU_App\M_datapath.v".
WARNING:Xst:2898 - Port 'I3', unconnected in block instance 'A_MUX4', is tied to GND.
    Found 1-bit comparator equal for signal <Branch_zero_equal_1_o> created at line 45
    Summary:
	inferred   1 Comparator(s).
Unit <M_datapath> synthesized.

Synthesizing Unit <MUX4T1_32>.
    Related source file is "C:\neko\lab5\Top_Multi_CPU_App\MUX4T1_32.v".
    Found 32-bit 4-to-1 multiplexer for signal <o> created at line 31.
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX4T1_32> synthesized.

Synthesizing Unit <REG32>.
    Related source file is "C:\neko\lab5\Top_Multi_CPU_App\REG32.v".
    Found 32-bit register for signal <r>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <REG32> synthesized.

Synthesizing Unit <Regs>.
    Related source file is "C:\neko\lab5\Top_Multi_CPU_App\Regs.v".
    Found 992-bit register for signal <n0051[991:0]>.
    Found 32-bit 31-to-1 multiplexer for signal <R_addr_A[4]_register[31][31]_wide_mux_1_OUT> created at line 30.
    Found 32-bit 31-to-1 multiplexer for signal <R_addr_B[4]_register[31][31]_wide_mux_4_OUT> created at line 31.
    Summary:
	inferred 992 D-type flip-flop(s).
	inferred  35 Multiplexer(s).
Unit <Regs> synthesized.

Synthesizing Unit <ALU>.
    Related source file is "C:\neko\lab5\Top_Multi_CPU_App\ALU.v".
        one = 32'b00000000000000000000000000000001
        zero_0 = 32'b00000000000000000000000000000000
WARNING:Xst:653 - Signal <overflow> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 32-bit subtractor for signal <res_sub> created at line 33.
    Found 32-bit adder for signal <res_add> created at line 32.
    Found 32-bit shifter logical right for signal <res_srl> created at line 27
    Found 32-bit 8-to-1 multiplexer for signal <r> created at line 41.
    Found 32-bit comparator greater for signal <A[31]_B[31]_LessThan_9_o> created at line 37
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred  13 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <ALU> synthesized.

Synthesizing Unit <MUX2T1_32>.
    Related source file is "C:\neko\lab5\Top_Multi_CPU_App\MUX2T1_32.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX2T1_32> synthesized.

Synthesizing Unit <Ext_32>.
    Related source file is "C:\neko\lab5\Top_Multi_CPU_App\Ext_32.v".
    Summary:
	no macro.
Unit <Ext_32> synthesized.

Synthesizing Unit <Unsign_Ext>.
    Related source file is "C:\neko\lab5\Top_Multi_CPU_App\Unsign_Ext.v".
    Summary:
	no macro.
Unit <Unsign_Ext> synthesized.

Synthesizing Unit <Multi_8CH32>.
    Related source file is "C:\neko\lab5\Top_Multi_CPU_App\Multi_8CH32.v".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit register for signal <cpu_blink>.
    Found 8-bit register for signal <cpu_point>.
    Found 32-bit register for signal <disp_data>.
    Summary:
	inferred  48 D-type flip-flop(s).
Unit <Multi_8CH32> synthesized.

Synthesizing Unit <MUX8T1_32>.
    Related source file is "C:\neko\lab5\Top_Multi_CPU_App\MUX8T1_32.v".
    Found 32-bit 8-to-1 multiplexer for signal <o> created at line 35.
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX8T1_32> synthesized.

Synthesizing Unit <MUX8T1_8>.
    Related source file is "C:\neko\lab5\Top_Multi_CPU_App\MUX8T1_8.v".
    Found 8-bit 8-to-1 multiplexer for signal <o> created at line 35.
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX8T1_8> synthesized.

Synthesizing Unit <SSeg7_Dev>.
    Related source file is "C:\neko\lab5\Top_Multi_CPU_App\SSeg7_Dev.vf".
    Summary:
	no macro.
Unit <SSeg7_Dev> synthesized.

Synthesizing Unit <MUX2T1_64>.
    Related source file is "C:\neko\lab5\Top_Multi_CPU_App\MUX2T1_64.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX2T1_64> synthesized.

Synthesizing Unit <HexTo8SEG>.
    Related source file is "C:\neko\lab5\Top_Multi_CPU_App\HexTo8SEG.v".
    Summary:
	no macro.
Unit <HexTo8SEG> synthesized.

Synthesizing Unit <MyMC14495>.
    Related source file is "C:\neko\lab5\Top_Multi_CPU_App\MyMC14495.vf".
    Summary:
	no macro.
Unit <MyMC14495> synthesized.

Synthesizing Unit <SSeg_map>.
    Related source file is "C:\neko\lab5\Top_Multi_CPU_App\SSeg_map.v".
WARNING:Xst:647 - Input <Disp_num<63:32>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <SSeg_map> synthesized.

Synthesizing Unit <SPIO>.
    Related source file is "C:\neko\lab5\Top_Multi_CPU_App\SPIO.v".
    Found 2-bit register for signal <counter_set>.
    Found 16-bit register for signal <LED>.
    Found 14-bit register for signal <GPIOf0>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <SPIO> synthesized.

Synthesizing Unit <clk_div>.
    Related source file is "C:\neko\lab5\Top_Multi_CPU_App\clk_div.v".
    Found 32-bit register for signal <clkdiv>.
    Found 32-bit adder for signal <clkdiv[31]_GND_383_o_add_0_OUT> created at line 30.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <clk_div> synthesized.

Synthesizing Unit <Counter_x>.
    Related source file is "C:\neko\lab5\Top_Multi_CPU_App\Counter_x_IO.v".
WARNING:Xst:647 - Input <clk1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <counter1<32>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <counter2<32>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 24-bit register for signal <counter_Ctrl>.
    Found 1-bit register for signal <M0>.
    Found 33-bit register for signal <counter0>.
    Found 1-bit register for signal <sq0>.
    Found 1-bit register for signal <clr0>.
    Found 32-bit register for signal <counter0_Lock>.
    Found 33-bit subtractor for signal <counter0[32]_GND_386_o_sub_26_OUT> created at line 77.
    Found 33-bit 4-to-1 multiplexer for signal <counter_Ctrl[2]_counter0[32]_wide_mux_26_OUT> created at line 70.
    Found 1-bit comparator not equal for signal <n0017> created at line 76
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  92 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   5 Multiplexer(s).
Unit <Counter_x> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 32x20-bit single-port Read Only RAM                   : 1
# Adders/Subtractors                                   : 4
 32-bit adder                                          : 1
 32-bit addsub                                         : 1
 33-bit subtractor                                     : 1
 5-bit adder                                           : 1
# Registers                                            : 19
 1-bit register                                        : 3
 14-bit register                                       : 1
 16-bit register                                       : 1
 2-bit register                                        : 1
 24-bit register                                       : 1
 32-bit register                                       : 7
 33-bit register                                       : 1
 5-bit register                                        : 1
 8-bit register                                        : 2
 992-bit register                                      : 1
# Latches                                              : 7
 1-bit latch                                           : 7
# Comparators                                          : 3
 1-bit comparator equal                                : 1
 1-bit comparator not equal                            : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 65
 1-bit 2-to-1 multiplexer                              : 1
 3-bit 2-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 48
 32-bit 31-to-1 multiplexer                            : 2
 32-bit 4-to-1 multiplexer                             : 4
 32-bit 8-to-1 multiplexer                             : 1
 33-bit 2-to-1 multiplexer                             : 4
 33-bit 4-to-1 multiplexer                             : 1
 64-bit 2-to-1 multiplexer                             : 1
 8-bit 8-to-1 multiplexer                              : 2
# Logic shifters                                       : 1
 32-bit shifter logical right                          : 1
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <SAnti_jitter.ngc>.
Reading core <ipcore_dir/RAM_B.ngc>.
Reading core <MIO_BUS.ngc>.
Reading core <SEnter_2_32.ngc>.
Reading core <P2S.ngc>.
Reading core <LEDP2S.ngc>.
Loading core <SAnti_jitter> for timing and area information for instance <U9>.
Loading core <RAM_B> for timing and area information for instance <U3>.
Loading core <MIO_BUS> for timing and area information for instance <U4>.
Loading core <SEnter_2_32> for timing and area information for instance <M4>.
Loading core <P2S> for timing and area information for instance <XLXI_1>.
Loading core <LEDP2S> for timing and area information for instance <M1>.
INFO:Xst:2261 - The FF/Latch <Dispatch2_3> in Unit <x_ctrl> is equivalent to the following 2 FFs/Latches, which will be removed : <Dispatch2_0> <Dispatch2_2> 
WARNING:Xst:1710 - FF/Latch <Dispatch2_4> (without init value) has a constant value of 0 in block <x_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <counter_Ctrl_0> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_3> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_4> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_5> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_6> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_7> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_8> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_9> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_10> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_11> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_12> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_13> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_14> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_15> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_16> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_17> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_18> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_19> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_20> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_21> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_22> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_23> of sequential type is unconnected in block <U10>.

Synthesizing (advanced) Unit <Micro_ctrl>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_MicroInst> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 20-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <state>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <MicroInst>     |          |
    -----------------------------------------------------------------------
Unit <Micro_ctrl> synthesized (advanced).

Synthesizing (advanced) Unit <clk_div>.
The following registers are absorbed into counter <clkdiv>: 1 register on signal <clkdiv>.
Unit <clk_div> synthesized (advanced).
WARNING:Xst:2677 - Node <counter_Ctrl_0> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_3> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_4> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_5> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_6> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_7> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_8> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_9> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_10> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_11> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_12> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_13> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_14> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_15> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_16> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_17> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_18> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_19> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_20> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_21> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_22> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_23> of sequential type is unconnected in block <Counter_x>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 32x20-bit single-port distributed Read Only RAM       : 1
# Adders/Subtractors                                   : 3
 32-bit addsub                                         : 1
 33-bit subtractor                                     : 1
 5-bit adder                                           : 1
# Counters                                             : 1
 32-bit up counter                                     : 1
# Registers                                            : 1275
 Flip-Flops                                            : 1275
# Comparators                                          : 3
 1-bit comparator equal                                : 1
 1-bit comparator not equal                            : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 128
 1-bit 2-to-1 multiplexer                              : 66
 3-bit 2-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 48
 32-bit 31-to-1 multiplexer                            : 2
 32-bit 4-to-1 multiplexer                             : 4
 32-bit 8-to-1 multiplexer                             : 1
 33-bit 2-to-1 multiplexer                             : 2
 33-bit 4-to-1 multiplexer                             : 1
 64-bit 2-to-1 multiplexer                             : 1
 8-bit 8-to-1 multiplexer                              : 2
# Logic shifters                                       : 1
 32-bit shifter logical right                          : 1
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <Dispatch2_4> (without init value) has a constant value of 0 in block <Micro_ctrl>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <Dispatch2_3> in Unit <Micro_ctrl> is equivalent to the following 2 FFs/Latches, which will be removed : <Dispatch2_2> <Dispatch2_0> 

Optimizing unit <MyMC14495> ...

Optimizing unit <MUX4T1_5> ...

Optimizing unit <REG32> ...

Optimizing unit <IP2MCPU> ...

Optimizing unit <HexTo8SEG> ...

Optimizing unit <M_datapath> ...

Optimizing unit <ALU> ...

Optimizing unit <Regs> ...

Optimizing unit <Micro_ctrl> ...

Optimizing unit <Multi_8CH32> ...

Optimizing unit <SPIO> ...

Optimizing unit <Counter_x> ...
WARNING:Xst:2677 - Node <U7/GPIOf0_13> of sequential type is unconnected in block <IP2MCPU>.
WARNING:Xst:2677 - Node <U7/GPIOf0_12> of sequential type is unconnected in block <IP2MCPU>.
WARNING:Xst:2677 - Node <U7/GPIOf0_11> of sequential type is unconnected in block <IP2MCPU>.
WARNING:Xst:2677 - Node <U7/GPIOf0_10> of sequential type is unconnected in block <IP2MCPU>.
WARNING:Xst:2677 - Node <U7/GPIOf0_9> of sequential type is unconnected in block <IP2MCPU>.
WARNING:Xst:2677 - Node <U7/GPIOf0_8> of sequential type is unconnected in block <IP2MCPU>.
WARNING:Xst:2677 - Node <U7/GPIOf0_7> of sequential type is unconnected in block <IP2MCPU>.
WARNING:Xst:2677 - Node <U7/GPIOf0_6> of sequential type is unconnected in block <IP2MCPU>.
WARNING:Xst:2677 - Node <U7/GPIOf0_5> of sequential type is unconnected in block <IP2MCPU>.
WARNING:Xst:2677 - Node <U7/GPIOf0_4> of sequential type is unconnected in block <IP2MCPU>.
WARNING:Xst:2677 - Node <U7/GPIOf0_3> of sequential type is unconnected in block <IP2MCPU>.
WARNING:Xst:2677 - Node <U7/GPIOf0_2> of sequential type is unconnected in block <IP2MCPU>.
WARNING:Xst:2677 - Node <U7/GPIOf0_1> of sequential type is unconnected in block <IP2MCPU>.
WARNING:Xst:2677 - Node <U7/GPIOf0_0> of sequential type is unconnected in block <IP2MCPU>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block IP2MCPU, actual ratio is 3.
FlipFlop U1/x_ctrl/state_0 has been replicated 2 time(s)
FlipFlop U1/x_ctrl/state_1 has been replicated 2 time(s)
FlipFlop U1/x_ctrl/state_2 has been replicated 2 time(s)
FlipFlop U1/x_ctrl/state_3 has been replicated 2 time(s)
FlipFlop U1/x_ctrl/state_4 has been replicated 2 time(s)
FlipFlop U1/x_datapath/IR/r_16 has been replicated 6 time(s)
FlipFlop U1/x_datapath/IR/r_17 has been replicated 6 time(s)
FlipFlop U1/x_datapath/IR/r_18 has been replicated 1 time(s)
FlipFlop U1/x_datapath/IR/r_19 has been replicated 1 time(s)
FlipFlop U1/x_datapath/IR/r_20 has been replicated 1 time(s)
FlipFlop U1/x_datapath/IR/r_21 has been replicated 4 time(s)
FlipFlop U1/x_datapath/IR/r_22 has been replicated 4 time(s)
FlipFlop U1/x_datapath/IR/r_23 has been replicated 1 time(s)
FlipFlop U1/x_datapath/IR/r_24 has been replicated 1 time(s)
FlipFlop U1/x_datapath/IR/r_25 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1329
 Flip-Flops                                            : 1329

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : IP2MCPU.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 4128
#      AND2                        : 56
#      AND3                        : 88
#      AND4                        : 72
#      GND                         : 3
#      INV                         : 106
#      LUT1                        : 98
#      LUT2                        : 45
#      LUT3                        : 1190
#      LUT4                        : 277
#      LUT5                        : 500
#      LUT6                        : 1174
#      MUXCY                       : 200
#      MUXF7                       : 26
#      OR2                         : 56
#      OR3                         : 24
#      OR4                         : 42
#      VCC                         : 5
#      XORCY                       : 166
# FlipFlops/Latches                : 1625
#      FD                          : 302
#      FDC                         : 89
#      FDCE                        : 1050
#      FDCE_1                      : 15
#      FDE                         : 123
#      FDPE_1                      : 3
#      FDR                         : 10
#      FDRE                        : 29
#      LD                          : 4
# RAMS                             : 1
#      RAMB36E1                    : 1
# Clock Buffers                    : 5
#      BUFG                        : 4
#      BUFGP                       : 1
# IO Buffers                       : 37
#      IBUF                        : 21
#      OBUF                        : 16

Device utilization summary:
---------------------------

Selected Device : 7k160tffg676-2l 


Slice Logic Utilization: 
 Number of Slice Registers:            1625  out of  202800     0%  
 Number of Slice LUTs:                 3390  out of  101400     3%  
    Number used as Logic:              3390  out of  101400     3%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   3576
   Number with an unused Flip Flop:    1951  out of   3576    54%  
   Number with an unused LUT:           186  out of   3576     5%  
   Number of fully used LUT-FF pairs:  1439  out of   3576    40%  
   Number of unique control sets:        31

IO Utilization: 
 Number of IOs:                          38
 Number of bonded IOBs:                  38  out of    400     9%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of    325     0%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRLs:                5  out of     32    15%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------------------------------------------------+-------------------------------+-------+
Clock Signal                                                                                   | Clock buffer(FF name)         | Load  |
-----------------------------------------------------------------------------------------------+-------------------------------+-------+
clk_50mhz                                                                                      | BUFGP                         | 262   |
Clk_CPU(Clk_CPU1:O)                                                                            | BUFG(*)(U1/x_datapath/IR/r_31)| 1161  |
U1/x_ctrl/_n0490(U1/x_ctrl/_n04901:O)                                                          | NONE(*)(U1/x_ctrl/ALUSrcA_1)  | 2     |
U1/x_ctrl/Inst_in[31]_PWR_3_o_equal_10_o<31>1(U1/x_ctrl/Inst_in[31]_PWR_3_o_equal_10_o<31>11:O)| NONE(*)(U1/x_ctrl/Dispatch2_3)| 2     |
clk_io(clk_io11:O)                                                                             | BUFG(*)(U5/cpu_blink_7)       | 120   |
U8/clkdiv_8                                                                                    | BUFG                          | 35    |
U9/clk1                                                                                        | BUFG                          | 41    |
M4/push(M4/push1:O)                                                                            | NONE(*)(M4/state_0)           | 3     |
-----------------------------------------------------------------------------------------------+-------------------------------+-------+
(*) These 5 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                     | Buffer(FF name)                                                                                                                         | Load  |
-----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-------+
U3/N1(U3/XST_GND:G)                | NONE(U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
-----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 6.859ns (Maximum Frequency: 145.786MHz)
   Minimum input arrival time before clock: 2.109ns
   Maximum output required time after clock: 2.336ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_50mhz'
  Clock period: 5.440ns (frequency: 183.808MHz)
  Total number of paths / destination ports: 11953 / 333
-------------------------------------------------------------------------
Delay:               5.440ns (Levels of Logic = 11)
  Source:            U9/SW_OK_2 (FF)
  Destination:       U6/XLXI_1/buffer_63 (FF)
  Source Clock:      clk_50mhz rising
  Destination Clock: clk_50mhz rising

  Data Path: U9/SW_OK_2 to U6/XLXI_1/buffer_63
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              4   0.236   0.422  SW_OK_2 (SW_OK<2>)
     end scope: 'U9:SW_OK<2>'
     begin scope: 'U4:SW<2>'
     LUT6:I4->O            3   0.043   0.417  Mmux_Cpu_data4bus231 (Cpu_data4bus<2>)
     end scope: 'U4:Cpu_data4bus<2>'
     LUT5:I3->O            3   0.043   0.417  U5/MUX1_DispData/Mmux_o222 (U5/MUX1_DispData/Mmux_o221)
     LUT3:I1->O           11   0.043   0.395  U5/MUX1_DispData/Mmux_o223 (Disp_num<2>)
     INV:I->O              8   0.317   0.561  U6/SM1/M0/XLXI_6 (U6/SM1/M0/XLXN_16)
     AND4:I2->O            2   0.134   0.500  U6/SM1/M0/AD20 (U6/SM1/M0/XLXN_73)
     OR4:I3->O             1   0.161   0.603  U6/SM1/M0/XLXI_38 (U6/SM1/M0/XLXN_101)
     OR2:I1->O             1   0.053   0.405  U6/SM1/M0/XLXI_45 (U6/XLXN_1<63>)
     LUT3:I1->O            1   0.043   0.603  U6/MUXSH2M/Mmux_o601 (U6/XLXN_9<63>)
     begin scope: 'U6/XLXI_1:P_Data<63>'
     LUT5:I0->O            1   0.043   0.000  buffer_63_rstpot (buffer_63_rstpot)
     FD:D                     -0.000          buffer_63
    ----------------------------------------
    Total                      5.440ns (1.116ns logic, 4.324ns route)
                                       (20.5% logic, 79.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk_CPU'
  Clock period: 6.859ns (frequency: 145.786MHz)
  Total number of paths / destination ports: 212839084 / 2211
-------------------------------------------------------------------------
Delay:               6.859ns (Levels of Logic = 35)
  Source:            U1/x_ctrl/state_0_1 (FF)
  Destination:       U1/x_datapath/PC/r_1 (FF)
  Source Clock:      Clk_CPU rising
  Destination Clock: Clk_CPU rising

  Data Path: U1/x_ctrl/state_0_1 to U1/x_datapath/PC/r_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.236   0.608  U1/x_ctrl/state_0_1 (U1/x_ctrl/state_0_1)
     LUT5:I0->O           53   0.043   0.484  U1/x_ctrl/Mram_MicroInst71 (U1/ALUSrcA<0>)
     LUT4:I3->O            2   0.043   0.527  U1/x_datapath/regs/Mmux_R_addr_A[4]_register[31][31]_wide_mux_1_OUT_2_f7_10_SW1 (N225)
     LUT6:I2->O            4   0.043   0.512  U1/x_datapath/A_MUX4/Mmux_o121_1 (U1/x_datapath/A_MUX4/Mmux_o121)
     LUT3:I0->O            4   0.043   0.539  U1/x_datapath/x_ALU/Sh1121 (U1/x_datapath/x_ALU/Sh112)
     LUT6:I2->O            2   0.043   0.355  U1/x_datapath/x_ALU/Sh3211 (U1/x_datapath/x_ALU/Sh321)
     LUT6:I5->O            1   0.043   0.350  U1/x_datapath/x_ALU/Mmux_r7_A24 (U1/x_datapath/x_ALU/Mmux_r7_A28)
     LUT6:I5->O            2   0.043   0.355  U1/x_datapath/x_ALU/Mmux_r7_A212 (U1/x_datapath/x_ALU/Mmux_r7_A214)
     LUT6:I5->O            1   0.043   0.000  U1/x_datapath/x_ALU/Mmux_r7_rs_lut<0> (U1/x_datapath/x_ALU/Mmux_r7_rs_lut<0>)
     MUXCY:S->O            1   0.238   0.000  U1/x_datapath/x_ALU/Mmux_r7_rs_cy<0> (U1/x_datapath/x_ALU/Mmux_r7_rs_cy<0>)
     MUXCY:CI->O           1   0.013   0.000  U1/x_datapath/x_ALU/Mmux_r7_rs_cy<1> (U1/x_datapath/x_ALU/Mmux_r7_rs_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  U1/x_datapath/x_ALU/Mmux_r7_rs_cy<2> (U1/x_datapath/x_ALU/Mmux_r7_rs_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  U1/x_datapath/x_ALU/Mmux_r7_rs_cy<3> (U1/x_datapath/x_ALU/Mmux_r7_rs_cy<3>)
     MUXCY:CI->O           1   0.013   0.000  U1/x_datapath/x_ALU/Mmux_r7_rs_cy<4> (U1/x_datapath/x_ALU/Mmux_r7_rs_cy<4>)
     MUXCY:CI->O           1   0.013   0.000  U1/x_datapath/x_ALU/Mmux_r7_rs_cy<5> (U1/x_datapath/x_ALU/Mmux_r7_rs_cy<5>)
     MUXCY:CI->O           1   0.013   0.000  U1/x_datapath/x_ALU/Mmux_r7_rs_cy<6> (U1/x_datapath/x_ALU/Mmux_r7_rs_cy<6>)
     MUXCY:CI->O           1   0.013   0.000  U1/x_datapath/x_ALU/Mmux_r7_rs_cy<7> (U1/x_datapath/x_ALU/Mmux_r7_rs_cy<7>)
     MUXCY:CI->O           1   0.013   0.000  U1/x_datapath/x_ALU/Mmux_r7_rs_cy<8> (U1/x_datapath/x_ALU/Mmux_r7_rs_cy<8>)
     MUXCY:CI->O           1   0.013   0.000  U1/x_datapath/x_ALU/Mmux_r7_rs_cy<9> (U1/x_datapath/x_ALU/Mmux_r7_rs_cy<9>)
     MUXCY:CI->O           1   0.013   0.000  U1/x_datapath/x_ALU/Mmux_r7_rs_cy<10> (U1/x_datapath/x_ALU/Mmux_r7_rs_cy<10>)
     MUXCY:CI->O           1   0.013   0.000  U1/x_datapath/x_ALU/Mmux_r7_rs_cy<11> (U1/x_datapath/x_ALU/Mmux_r7_rs_cy<11>)
     MUXCY:CI->O           1   0.013   0.000  U1/x_datapath/x_ALU/Mmux_r7_rs_cy<12> (U1/x_datapath/x_ALU/Mmux_r7_rs_cy<12>)
     MUXCY:CI->O           1   0.013   0.000  U1/x_datapath/x_ALU/Mmux_r7_rs_cy<13> (U1/x_datapath/x_ALU/Mmux_r7_rs_cy<13>)
     MUXCY:CI->O           1   0.013   0.000  U1/x_datapath/x_ALU/Mmux_r7_rs_cy<14> (U1/x_datapath/x_ALU/Mmux_r7_rs_cy<14>)
     MUXCY:CI->O           1   0.013   0.000  U1/x_datapath/x_ALU/Mmux_r7_rs_cy<15> (U1/x_datapath/x_ALU/Mmux_r7_rs_cy<15>)
     MUXCY:CI->O           1   0.013   0.000  U1/x_datapath/x_ALU/Mmux_r7_rs_cy<16> (U1/x_datapath/x_ALU/Mmux_r7_rs_cy<16>)
     MUXCY:CI->O           1   0.013   0.000  U1/x_datapath/x_ALU/Mmux_r7_rs_cy<17> (U1/x_datapath/x_ALU/Mmux_r7_rs_cy<17>)
     MUXCY:CI->O           1   0.013   0.000  U1/x_datapath/x_ALU/Mmux_r7_rs_cy<18> (U1/x_datapath/x_ALU/Mmux_r7_rs_cy<18>)
     MUXCY:CI->O           1   0.013   0.000  U1/x_datapath/x_ALU/Mmux_r7_rs_cy<19> (U1/x_datapath/x_ALU/Mmux_r7_rs_cy<19>)
     MUXCY:CI->O           1   0.013   0.000  U1/x_datapath/x_ALU/Mmux_r7_rs_cy<20> (U1/x_datapath/x_ALU/Mmux_r7_rs_cy<20>)
     MUXCY:CI->O           1   0.013   0.000  U1/x_datapath/x_ALU/Mmux_r7_rs_cy<21> (U1/x_datapath/x_ALU/Mmux_r7_rs_cy<21>)
     MUXCY:CI->O           1   0.013   0.000  U1/x_datapath/x_ALU/Mmux_r7_rs_cy<22> (U1/x_datapath/x_ALU/Mmux_r7_rs_cy<22>)
     XORCY:CI->O           3   0.262   0.625  U1/x_datapath/x_ALU/Mmux_r7_rs_xor<23> (U1/x_datapath/res<23>)
     LUT6:I0->O            5   0.043   0.518  U1/x_datapath/x_ALU/zero<31>3 (U1/x_datapath/x_ALU/zero<31>2)
     LUT6:I3->O           28   0.043   0.479  U1/x_datapath/CE (U1/x_datapath/CE)
     LUT3:I2->O            1   0.043   0.000  U1/x_datapath/PC/r_27_rstpot (U1/x_datapath/PC/r_27_rstpot)
     FDC:D                    -0.000          U1/x_datapath/PC/r_27
    ----------------------------------------
    Total                      6.859ns (1.506ns logic, 5.353ns route)
                                       (22.0% logic, 78.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_io'
  Clock period: 2.840ns (frequency: 352.149MHz)
  Total number of paths / destination ports: 453 / 62
-------------------------------------------------------------------------
Delay:               1.420ns (Levels of Logic = 1)
  Source:            U7/counter_set_1 (FF)
  Destination:       U10/counter0_Lock_31 (FF)
  Source Clock:      clk_io falling
  Destination Clock: clk_io rising

  Data Path: U7/counter_set_1 to U10/counter0_Lock_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE_1:C->Q           3   0.240   0.507  U7/counter_set_1 (U7/counter_set_1)
     LUT3:I0->O           32   0.043   0.469  U10/_n00831 (U10/_n0083)
     FDE:CE                    0.161          U10/counter0_Lock_0
    ----------------------------------------
    Total                      1.420ns (0.444ns logic, 0.976ns route)
                                       (31.3% logic, 68.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U8/clkdiv_8'
  Clock period: 2.482ns (frequency: 402.828MHz)
  Total number of paths / destination ports: 788 / 36
-------------------------------------------------------------------------
Delay:               2.482ns (Levels of Logic = 35)
  Source:            U10/counter0_0 (FF)
  Destination:       U10/counter0_31 (FF)
  Source Clock:      U8/clkdiv_8 rising
  Destination Clock: U8/clkdiv_8 rising

  Data Path: U10/counter0_0 to U10/counter0_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               4   0.236   0.367  U10/counter0_0 (U10/counter0_0)
     LUT1:I0->O            1   0.043   0.000  U10/Msub_counter0[32]_GND_386_o_sub_26_OUT_cy<0>_rt (U10/Msub_counter0[32]_GND_386_o_sub_26_OUT_cy<0>_rt)
     MUXCY:S->O            1   0.238   0.000  U10/Msub_counter0[32]_GND_386_o_sub_26_OUT_cy<0> (U10/Msub_counter0[32]_GND_386_o_sub_26_OUT_cy<0>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_386_o_sub_26_OUT_cy<1> (U10/Msub_counter0[32]_GND_386_o_sub_26_OUT_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_386_o_sub_26_OUT_cy<2> (U10/Msub_counter0[32]_GND_386_o_sub_26_OUT_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_386_o_sub_26_OUT_cy<3> (U10/Msub_counter0[32]_GND_386_o_sub_26_OUT_cy<3>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_386_o_sub_26_OUT_cy<4> (U10/Msub_counter0[32]_GND_386_o_sub_26_OUT_cy<4>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_386_o_sub_26_OUT_cy<5> (U10/Msub_counter0[32]_GND_386_o_sub_26_OUT_cy<5>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_386_o_sub_26_OUT_cy<6> (U10/Msub_counter0[32]_GND_386_o_sub_26_OUT_cy<6>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_386_o_sub_26_OUT_cy<7> (U10/Msub_counter0[32]_GND_386_o_sub_26_OUT_cy<7>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_386_o_sub_26_OUT_cy<8> (U10/Msub_counter0[32]_GND_386_o_sub_26_OUT_cy<8>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_386_o_sub_26_OUT_cy<9> (U10/Msub_counter0[32]_GND_386_o_sub_26_OUT_cy<9>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_386_o_sub_26_OUT_cy<10> (U10/Msub_counter0[32]_GND_386_o_sub_26_OUT_cy<10>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_386_o_sub_26_OUT_cy<11> (U10/Msub_counter0[32]_GND_386_o_sub_26_OUT_cy<11>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_386_o_sub_26_OUT_cy<12> (U10/Msub_counter0[32]_GND_386_o_sub_26_OUT_cy<12>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_386_o_sub_26_OUT_cy<13> (U10/Msub_counter0[32]_GND_386_o_sub_26_OUT_cy<13>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_386_o_sub_26_OUT_cy<14> (U10/Msub_counter0[32]_GND_386_o_sub_26_OUT_cy<14>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_386_o_sub_26_OUT_cy<15> (U10/Msub_counter0[32]_GND_386_o_sub_26_OUT_cy<15>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_386_o_sub_26_OUT_cy<16> (U10/Msub_counter0[32]_GND_386_o_sub_26_OUT_cy<16>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_386_o_sub_26_OUT_cy<17> (U10/Msub_counter0[32]_GND_386_o_sub_26_OUT_cy<17>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_386_o_sub_26_OUT_cy<18> (U10/Msub_counter0[32]_GND_386_o_sub_26_OUT_cy<18>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_386_o_sub_26_OUT_cy<19> (U10/Msub_counter0[32]_GND_386_o_sub_26_OUT_cy<19>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_386_o_sub_26_OUT_cy<20> (U10/Msub_counter0[32]_GND_386_o_sub_26_OUT_cy<20>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_386_o_sub_26_OUT_cy<21> (U10/Msub_counter0[32]_GND_386_o_sub_26_OUT_cy<21>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_386_o_sub_26_OUT_cy<22> (U10/Msub_counter0[32]_GND_386_o_sub_26_OUT_cy<22>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_386_o_sub_26_OUT_cy<23> (U10/Msub_counter0[32]_GND_386_o_sub_26_OUT_cy<23>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_386_o_sub_26_OUT_cy<24> (U10/Msub_counter0[32]_GND_386_o_sub_26_OUT_cy<24>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_386_o_sub_26_OUT_cy<25> (U10/Msub_counter0[32]_GND_386_o_sub_26_OUT_cy<25>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_386_o_sub_26_OUT_cy<26> (U10/Msub_counter0[32]_GND_386_o_sub_26_OUT_cy<26>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_386_o_sub_26_OUT_cy<27> (U10/Msub_counter0[32]_GND_386_o_sub_26_OUT_cy<27>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_386_o_sub_26_OUT_cy<28> (U10/Msub_counter0[32]_GND_386_o_sub_26_OUT_cy<28>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_386_o_sub_26_OUT_cy<29> (U10/Msub_counter0[32]_GND_386_o_sub_26_OUT_cy<29>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_386_o_sub_26_OUT_cy<30> (U10/Msub_counter0[32]_GND_386_o_sub_26_OUT_cy<30>)
     XORCY:CI->O           1   0.262   0.495  U10/Msub_counter0[32]_GND_386_o_sub_26_OUT_xor<31> (U10/counter0[32]_GND_386_o_sub_26_OUT<31>)
     LUT4:I1->O            1   0.043   0.350  U10/Mmux_counter_Ctrl[2]_counter0[32]_wide_mux_26_OUT25_SW1 (N433)
     LUT6:I5->O            1   0.043   0.000  U10/Mmux_counter_Ctrl[2]_counter0[32]_wide_mux_26_OUT25 (U10/counter_Ctrl[2]_counter0[32]_wide_mux_26_OUT<31>)
     FD:D                     -0.000          U10/counter0_31
    ----------------------------------------
    Total                      2.482ns (1.270ns logic, 1.212ns route)
                                       (51.2% logic, 48.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U9/clk1'
  Clock period: 2.152ns (frequency: 464.587MHz)
  Total number of paths / destination ports: 1454 / 90
-------------------------------------------------------------------------
Delay:               2.152ns (Levels of Logic = 7)
  Source:            U9/counter_8 (FF)
  Destination:       U9/Key_x_0 (FF)
  Source Clock:      U9/clk1 rising
  Destination Clock: U9/clk1 rising

  Data Path: U9/counter_8 to U9/Key_x_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.236   0.615  counter_8 (counter<8>)
     LUT5:I0->O            1   0.043   0.000  Mcompar_counter[31]_GND_1_o_LessThan_5_o_lut<0> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_lut<0>)
     MUXCY:S->O            1   0.238   0.000  Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<0> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<0>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<1> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<2> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<3> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<3>)
     MUXCY:CI->O           8   0.013   0.378  Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<4> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<4>)
     INV:I->O              7   0.054   0.373  _n0225_inv1_cepot_INV_0 (_n0225_inv1_cepot)
     FDE:CE                    0.161          Key_x_0
    ----------------------------------------
    Total                      2.152ns (0.786ns logic, 1.366ns route)
                                       (36.5% logic, 63.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'M4/push'
  Clock period: 1.069ns (frequency: 935.060MHz)
  Total number of paths / destination ports: 6 / 3
-------------------------------------------------------------------------
Delay:               1.069ns (Levels of Logic = 1)
  Source:            M4/state_0 (FF)
  Destination:       M4/state_0 (FF)
  Source Clock:      M4/push rising
  Destination Clock: M4/push rising

  Data Path: M4/state_0 to M4/state_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             19   0.236   0.440  state_0 (state<0>)
     INV:I->O              1   0.054   0.339  Result<0>1_INV_0 (Result<0>)
     FDE:D                    -0.000          state_0
    ----------------------------------------
    Total                      1.069ns (0.290ns logic, 0.779ns route)
                                       (27.1% logic, 72.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_50mhz'
  Total number of paths / destination ports: 1195 / 100
-------------------------------------------------------------------------
Offset:              2.089ns (Levels of Logic = 10)
  Source:            SW<2> (PAD)
  Destination:       U9/SW_OK_0 (FF)
  Destination Clock: clk_50mhz rising

  Data Path: SW<2> to U9/SW_OK_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.000   0.625  SW_2_IBUF (SW_2_IBUF)
     begin scope: 'U9:SW<2>'
     LUT6:I0->O            1   0.043   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_lut<0> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_lut<0>)
     MUXCY:S->O            1   0.238   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<0> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<0>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<1> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<2> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<3> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<3>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<4> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<4>)
     MUXCY:CI->O          43   0.013   0.471  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<5> (sw_temp[15]_SW[15]_not_equal_100_o)
     INV:I->O             17   0.054   0.429  _n0243_inv1_cepot_cepot_INV_0 (_n0243_inv1_cepot_cepot)
     FDE:CE                    0.161          SW_OK_0
    ----------------------------------------
    Total                      2.089ns (0.563ns logic, 1.525ns route)
                                       (27.0% logic, 73.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'U9/clk1'
  Total number of paths / destination ports: 176 / 41
-------------------------------------------------------------------------
Offset:              2.109ns (Levels of Logic = 6)
  Source:            BTN_Y<3> (PAD)
  Destination:       U9/Key_x_1 (FF)
  Destination Clock: U9/clk1 rising

  Data Path: BTN_Y<3> to U9/Key_x_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.000   0.550  BTN_Y_3_IBUF (BTN_Y_3_IBUF)
     begin scope: 'U9:Key_y<3>'
     LUT4:I0->O           12   0.043   0.674  out1 (n0016)
     LUT6:I0->O            3   0.043   0.362  _n0295<0>1 (_n0295<0>)
     LUT6:I5->O            1   0.043   0.350  Key_x[4]_PWR_1_o_select_74_OUT<1>1 (Key_x[4]_PWR_1_o_select_74_OUT<4>)
     LUT3:I2->O            1   0.043   0.000  Key_x_4_dpot (Key_x_4_dpot)
     FDE:D                    -0.000          Key_x_4
    ----------------------------------------
    Total                      2.109ns (0.172ns logic, 1.937ns route)
                                       (8.2% logic, 91.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U9/clk1'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              0.658ns (Levels of Logic = 2)
  Source:            U9/Key_x_4 (FF)
  Destination:       BTN_X<4> (PAD)
  Source Clock:      U9/clk1 rising

  Data Path: U9/Key_x_4 to BTN_X<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             16   0.236   0.422  Key_x_4 (Key_x<4>)
     end scope: 'U9:Key_x<4>'
     OBUF:I->O                 0.000          BTN_X_4_OBUF (BTN_X<4>)
    ----------------------------------------
    Total                      0.658ns (0.236ns logic, 0.422ns route)
                                       (35.8% logic, 64.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_50mhz'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              0.625ns (Levels of Logic = 2)
  Source:            U6/XLXI_1/s_clk (FF)
  Destination:       seg_clk (PAD)
  Source Clock:      clk_50mhz rising

  Data Path: U6/XLXI_1/s_clk to seg_clk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             10   0.236   0.389  s_clk (s_clk)
     end scope: 'U6/XLXI_1:s_clk'
     OBUF:I->O                 0.000          seg_clk_OBUF (seg_clk)
    ----------------------------------------
    Total                      0.625ns (0.236ns logic, 0.389ns route)
                                       (37.7% logic, 62.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_io'
  Total number of paths / destination ports: 35 / 3
-------------------------------------------------------------------------
Offset:              2.336ns (Levels of Logic = 5)
  Source:            U7/M1/Q_5 (FF)
  Destination:       LED_PEN (PAD)
  Source Clock:      clk_io rising

  Data Path: U7/M1/Q_5 to LED_PEN
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.236   0.625  Q_5 (Q<5>)
     LUT6:I0->O            2   0.043   0.410  out2 (out1)
     LUT6:I4->O           19   0.043   0.596  out3 (finish)
     LUT3:I0->O            1   0.043   0.339  Mmux_EN11 (EN)
     end scope: 'U7/M1:EN'
     OBUF:I->O                 0.000          LED_PEN_OBUF (LED_PEN)
    ----------------------------------------
    Total                      2.336ns (0.365ns logic, 1.971ns route)
                                       (15.6% logic, 84.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Clk_CPU
---------------------------------------------+---------+---------+---------+---------+
                                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------+---------+---------+---------+---------+
Clk_CPU                                      |    6.859|         |         |         |
U1/x_ctrl/Inst_in[31]_PWR_3_o_equal_10_o<31>1|         |    2.005|         |         |
U1/x_ctrl/_n0490                             |         |    6.594|         |         |
U8/clkdiv_8                                  |    0.824|         |         |         |
clk_50mhz                                    |    1.080|         |         |         |
clk_io                                       |         |    0.693|         |         |
---------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock M4/push
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
M4/push        |    1.069|         |         |         |
U9/clk1        |    0.818|         |         |         |
clk_50mhz      |    1.337|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U1/x_ctrl/Inst_in[31]_PWR_3_o_equal_10_o<31>1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_CPU        |         |         |    0.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U1/x_ctrl/_n0490
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_CPU        |         |         |    1.520|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U8/clkdiv_8
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U8/clkdiv_8    |    2.482|         |         |         |
clk_io         |    2.138|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U9/clk1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U9/clk1        |    2.152|         |         |         |
clk_50mhz      |    1.292|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_50mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_CPU        |    7.370|         |         |         |
M4/push        |    1.928|         |         |         |
U8/clkdiv_8    |    5.601|         |         |         |
U9/clk1        |    1.100|         |         |         |
clk_50mhz      |    5.440|         |         |         |
clk_io         |    5.061|    5.476|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_io
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_CPU        |    2.783|         |    2.339|         |
U8/clkdiv_8    |    1.237|         |         |         |
clk_50mhz      |    0.598|         |    1.080|         |
clk_io         |    1.857|    1.420|         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 27.00 secs
Total CPU time to Xst completion: 27.03 secs
 
--> 

Total memory usage is 4660512 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  101 (   0 filtered)
Number of infos    :   12 (   0 filtered)

