
Loading design for application trce from file word00_word0.ncd.
Design name: word00
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 5
Loading device for application trce from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.0.240.2
Wed Mar 31 14:57:12 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o word00_word0.twr -gui -msgset C:/Users/crist/Desktop/Semestre 2021 - 2/Arquitectura de computadoras/Parcial 2/Practicas/word00/promote.xml word00_word0.ncd word00_word0.prf 
Design file:     word00_word0.ncd
Preference file: word00_word0.prf
Device,speed:    LCMXO2-7000HE,5
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "W00/sclk" 2.080000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 465.944ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              W00/OSC01/sdiv[7]  (from W00/sclk +)
   Destination:    FF         Data in        W00/OSC01/sdiv[21]  (to W00/sclk +)

   Delay:              14.675ns  (44.0% logic, 56.0% route), 20 logic levels.

 Constraint Details:

     14.675ns physical path delay W00/OSC01/SLICE_8 to W00/OSC01/SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 465.944ns

 Physical Path Details:

      Data path W00/OSC01/SLICE_8 to W00/OSC01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R22C18A.CLK to     R22C18A.Q0 W00/OSC01/SLICE_8 (from W00/sclk)
ROUTE         2     1.251     R22C18A.Q0 to     R21C17B.B0 W00/OSC01/sdiv[7]
CTOF_DEL    ---     0.452     R21C17B.B0 to     R21C17B.F0 W00/OSC01/SLICE_39
ROUTE         1     0.659     R21C17B.F0 to     R21C17D.C1 W00/OSC01/oscout13lto18_i_a2_15_3
CTOF_DEL    ---     0.452     R21C17D.C1 to     R21C17D.F1 W00/OSC01/SLICE_32
ROUTE         4     0.584     R21C17D.F1 to     R21C19B.D1 W00/OSC01/N_27_8
CTOF_DEL    ---     0.452     R21C19B.D1 to     R21C19B.F1 W00/OSC01/SLICE_25
ROUTE         6     1.381     R21C19B.F1 to     R22C21A.C0 W00/OSC01/N_3_19
CTOF_DEL    ---     0.452     R22C21A.C0 to     R22C21A.F0 W00/OSC01/SLICE_27
ROUTE         1     0.882     R22C21A.F0 to     R22C20A.B0 W00/OSC01/oscout13lt21
CTOF_DEL    ---     0.452     R22C20A.B0 to     R22C20A.F0 W00/OSC01/SLICE_21
ROUTE         1     0.882     R22C20A.F0 to     R21C20D.B1 W00/OSC01/oscout_0_sqmuxa_2
CTOF_DEL    ---     0.452     R21C20D.B1 to     R21C20D.F1 W00/OSC01/SLICE_17
ROUTE         3     0.907     R21C20D.F1 to     R21C20B.B1 W00/OSC01/un1_oscout56_7_2
CTOF_DEL    ---     0.452     R21C20B.B1 to     R21C20B.F1 W00/OSC01/SLICE_18
ROUTE         1     1.674     R21C20B.F1 to     R22C17A.A0 W00/OSC01/un1_oscout56_i
C0TOFCO_DE  ---     0.905     R22C17A.A0 to    R22C17A.FCO W00/OSC01/SLICE_0
ROUTE         1     0.000    R22C17A.FCO to    R22C17B.FCI W00/OSC01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R22C17B.FCI to    R22C17B.FCO W00/OSC01/SLICE_11
ROUTE         1     0.000    R22C17B.FCO to    R22C17C.FCI W00/OSC01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R22C17C.FCI to    R22C17C.FCO W00/OSC01/SLICE_10
ROUTE         1     0.000    R22C17C.FCO to    R22C17D.FCI W00/OSC01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R22C17D.FCI to    R22C17D.FCO W00/OSC01/SLICE_9
ROUTE         1     0.000    R22C17D.FCO to    R22C18A.FCI W00/OSC01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R22C18A.FCI to    R22C18A.FCO W00/OSC01/SLICE_8
ROUTE         1     0.000    R22C18A.FCO to    R22C18B.FCI W00/OSC01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R22C18B.FCI to    R22C18B.FCO W00/OSC01/SLICE_7
ROUTE         1     0.000    R22C18B.FCO to    R22C18C.FCI W00/OSC01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R22C18C.FCI to    R22C18C.FCO W00/OSC01/SLICE_6
ROUTE         1     0.000    R22C18C.FCO to    R22C18D.FCI W00/OSC01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R22C18D.FCI to    R22C18D.FCO W00/OSC01/SLICE_5
ROUTE         1     0.000    R22C18D.FCO to    R22C19A.FCI W00/OSC01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R22C19A.FCI to    R22C19A.FCO W00/OSC01/SLICE_4
ROUTE         1     0.000    R22C19A.FCO to    R22C19B.FCI W00/OSC01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R22C19B.FCI to    R22C19B.FCO W00/OSC01/SLICE_3
ROUTE         1     0.000    R22C19B.FCO to    R22C19C.FCI W00/OSC01/un1_sdiv_cry_18
FCITOFCO_D  ---     0.146    R22C19C.FCI to    R22C19C.FCO W00/OSC01/SLICE_2
ROUTE         1     0.000    R22C19C.FCO to    R22C19D.FCI W00/OSC01/un1_sdiv_cry_20
FCITOF0_DE  ---     0.517    R22C19D.FCI to     R22C19D.F0 W00/OSC01/SLICE_1
ROUTE         1     0.000     R22C19D.F0 to    R22C19D.DI0 W00/OSC01/sdiv_12[21] (to W00/sclk)
                  --------
                   14.675   (44.0% logic, 56.0% route), 20 logic levels.

 Clock Skew Details: 

      Source Clock Path W00/OSC00/OSCInst0 to W00/OSC01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.729        OSC.OSC to    R22C18A.CLK W00/sclk
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path W00/OSC00/OSCInst0 to W00/OSC01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.729        OSC.OSC to    R22C19D.CLK W00/sclk
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.016ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              W00/OSC01/sdiv[2]  (from W00/sclk +)
   Destination:    FF         Data in        W00/OSC01/sdiv[21]  (to W00/sclk +)

   Delay:              14.603ns  (44.2% logic, 55.8% route), 20 logic levels.

 Constraint Details:

     14.603ns physical path delay W00/OSC01/SLICE_11 to W00/OSC01/SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.016ns

 Physical Path Details:

      Data path W00/OSC01/SLICE_11 to W00/OSC01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R22C17B.CLK to     R22C17B.Q1 W00/OSC01/SLICE_11 (from W00/sclk)
ROUTE         2     1.294     R22C17B.Q1 to     R21C17B.A1 W00/OSC01/sdiv[2]
CTOF_DEL    ---     0.452     R21C17B.A1 to     R21C17B.F1 W00/OSC01/SLICE_39
ROUTE         1     0.544     R21C17B.F1 to     R21C17D.D1 W00/OSC01/oscout13lto18_i_a2_15_4
CTOF_DEL    ---     0.452     R21C17D.D1 to     R21C17D.F1 W00/OSC01/SLICE_32
ROUTE         4     0.584     R21C17D.F1 to     R21C19B.D1 W00/OSC01/N_27_8
CTOF_DEL    ---     0.452     R21C19B.D1 to     R21C19B.F1 W00/OSC01/SLICE_25
ROUTE         6     1.381     R21C19B.F1 to     R22C21A.C0 W00/OSC01/N_3_19
CTOF_DEL    ---     0.452     R22C21A.C0 to     R22C21A.F0 W00/OSC01/SLICE_27
ROUTE         1     0.882     R22C21A.F0 to     R22C20A.B0 W00/OSC01/oscout13lt21
CTOF_DEL    ---     0.452     R22C20A.B0 to     R22C20A.F0 W00/OSC01/SLICE_21
ROUTE         1     0.882     R22C20A.F0 to     R21C20D.B1 W00/OSC01/oscout_0_sqmuxa_2
CTOF_DEL    ---     0.452     R21C20D.B1 to     R21C20D.F1 W00/OSC01/SLICE_17
ROUTE         3     0.907     R21C20D.F1 to     R21C20B.B1 W00/OSC01/un1_oscout56_7_2
CTOF_DEL    ---     0.452     R21C20B.B1 to     R21C20B.F1 W00/OSC01/SLICE_18
ROUTE         1     1.674     R21C20B.F1 to     R22C17A.A0 W00/OSC01/un1_oscout56_i
C0TOFCO_DE  ---     0.905     R22C17A.A0 to    R22C17A.FCO W00/OSC01/SLICE_0
ROUTE         1     0.000    R22C17A.FCO to    R22C17B.FCI W00/OSC01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R22C17B.FCI to    R22C17B.FCO W00/OSC01/SLICE_11
ROUTE         1     0.000    R22C17B.FCO to    R22C17C.FCI W00/OSC01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R22C17C.FCI to    R22C17C.FCO W00/OSC01/SLICE_10
ROUTE         1     0.000    R22C17C.FCO to    R22C17D.FCI W00/OSC01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R22C17D.FCI to    R22C17D.FCO W00/OSC01/SLICE_9
ROUTE         1     0.000    R22C17D.FCO to    R22C18A.FCI W00/OSC01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R22C18A.FCI to    R22C18A.FCO W00/OSC01/SLICE_8
ROUTE         1     0.000    R22C18A.FCO to    R22C18B.FCI W00/OSC01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R22C18B.FCI to    R22C18B.FCO W00/OSC01/SLICE_7
ROUTE         1     0.000    R22C18B.FCO to    R22C18C.FCI W00/OSC01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R22C18C.FCI to    R22C18C.FCO W00/OSC01/SLICE_6
ROUTE         1     0.000    R22C18C.FCO to    R22C18D.FCI W00/OSC01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R22C18D.FCI to    R22C18D.FCO W00/OSC01/SLICE_5
ROUTE         1     0.000    R22C18D.FCO to    R22C19A.FCI W00/OSC01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R22C19A.FCI to    R22C19A.FCO W00/OSC01/SLICE_4
ROUTE         1     0.000    R22C19A.FCO to    R22C19B.FCI W00/OSC01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R22C19B.FCI to    R22C19B.FCO W00/OSC01/SLICE_3
ROUTE         1     0.000    R22C19B.FCO to    R22C19C.FCI W00/OSC01/un1_sdiv_cry_18
FCITOFCO_D  ---     0.146    R22C19C.FCI to    R22C19C.FCO W00/OSC01/SLICE_2
ROUTE         1     0.000    R22C19C.FCO to    R22C19D.FCI W00/OSC01/un1_sdiv_cry_20
FCITOF0_DE  ---     0.517    R22C19D.FCI to     R22C19D.F0 W00/OSC01/SLICE_1
ROUTE         1     0.000     R22C19D.F0 to    R22C19D.DI0 W00/OSC01/sdiv_12[21] (to W00/sclk)
                  --------
                   14.603   (44.2% logic, 55.8% route), 20 logic levels.

 Clock Skew Details: 

      Source Clock Path W00/OSC00/OSCInst0 to W00/OSC01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.729        OSC.OSC to    R22C17B.CLK W00/sclk
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path W00/OSC00/OSCInst0 to W00/OSC01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.729        OSC.OSC to    R22C19D.CLK W00/sclk
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.038ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              W00/OSC01/sdiv[7]  (from W00/sclk +)
   Destination:    FF         Data in        W00/OSC01/sdiv[20]  (to W00/sclk +)

   Delay:              14.581ns  (43.6% logic, 56.4% route), 19 logic levels.

 Constraint Details:

     14.581ns physical path delay W00/OSC01/SLICE_8 to W00/OSC01/SLICE_2 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.038ns

 Physical Path Details:

      Data path W00/OSC01/SLICE_8 to W00/OSC01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R22C18A.CLK to     R22C18A.Q0 W00/OSC01/SLICE_8 (from W00/sclk)
ROUTE         2     1.251     R22C18A.Q0 to     R21C17B.B0 W00/OSC01/sdiv[7]
CTOF_DEL    ---     0.452     R21C17B.B0 to     R21C17B.F0 W00/OSC01/SLICE_39
ROUTE         1     0.659     R21C17B.F0 to     R21C17D.C1 W00/OSC01/oscout13lto18_i_a2_15_3
CTOF_DEL    ---     0.452     R21C17D.C1 to     R21C17D.F1 W00/OSC01/SLICE_32
ROUTE         4     0.584     R21C17D.F1 to     R21C19B.D1 W00/OSC01/N_27_8
CTOF_DEL    ---     0.452     R21C19B.D1 to     R21C19B.F1 W00/OSC01/SLICE_25
ROUTE         6     1.381     R21C19B.F1 to     R22C21A.C0 W00/OSC01/N_3_19
CTOF_DEL    ---     0.452     R22C21A.C0 to     R22C21A.F0 W00/OSC01/SLICE_27
ROUTE         1     0.882     R22C21A.F0 to     R22C20A.B0 W00/OSC01/oscout13lt21
CTOF_DEL    ---     0.452     R22C20A.B0 to     R22C20A.F0 W00/OSC01/SLICE_21
ROUTE         1     0.882     R22C20A.F0 to     R21C20D.B1 W00/OSC01/oscout_0_sqmuxa_2
CTOF_DEL    ---     0.452     R21C20D.B1 to     R21C20D.F1 W00/OSC01/SLICE_17
ROUTE         3     0.907     R21C20D.F1 to     R21C20B.B1 W00/OSC01/un1_oscout56_7_2
CTOF_DEL    ---     0.452     R21C20B.B1 to     R21C20B.F1 W00/OSC01/SLICE_18
ROUTE         1     1.674     R21C20B.F1 to     R22C17A.A0 W00/OSC01/un1_oscout56_i
C0TOFCO_DE  ---     0.905     R22C17A.A0 to    R22C17A.FCO W00/OSC01/SLICE_0
ROUTE         1     0.000    R22C17A.FCO to    R22C17B.FCI W00/OSC01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R22C17B.FCI to    R22C17B.FCO W00/OSC01/SLICE_11
ROUTE         1     0.000    R22C17B.FCO to    R22C17C.FCI W00/OSC01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R22C17C.FCI to    R22C17C.FCO W00/OSC01/SLICE_10
ROUTE         1     0.000    R22C17C.FCO to    R22C17D.FCI W00/OSC01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R22C17D.FCI to    R22C17D.FCO W00/OSC01/SLICE_9
ROUTE         1     0.000    R22C17D.FCO to    R22C18A.FCI W00/OSC01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R22C18A.FCI to    R22C18A.FCO W00/OSC01/SLICE_8
ROUTE         1     0.000    R22C18A.FCO to    R22C18B.FCI W00/OSC01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R22C18B.FCI to    R22C18B.FCO W00/OSC01/SLICE_7
ROUTE         1     0.000    R22C18B.FCO to    R22C18C.FCI W00/OSC01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R22C18C.FCI to    R22C18C.FCO W00/OSC01/SLICE_6
ROUTE         1     0.000    R22C18C.FCO to    R22C18D.FCI W00/OSC01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R22C18D.FCI to    R22C18D.FCO W00/OSC01/SLICE_5
ROUTE         1     0.000    R22C18D.FCO to    R22C19A.FCI W00/OSC01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R22C19A.FCI to    R22C19A.FCO W00/OSC01/SLICE_4
ROUTE         1     0.000    R22C19A.FCO to    R22C19B.FCI W00/OSC01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R22C19B.FCI to    R22C19B.FCO W00/OSC01/SLICE_3
ROUTE         1     0.000    R22C19B.FCO to    R22C19C.FCI W00/OSC01/un1_sdiv_cry_18
FCITOF1_DE  ---     0.569    R22C19C.FCI to     R22C19C.F1 W00/OSC01/SLICE_2
ROUTE         1     0.000     R22C19C.F1 to    R22C19C.DI1 W00/OSC01/sdiv_12[20] (to W00/sclk)
                  --------
                   14.581   (43.6% logic, 56.4% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path W00/OSC00/OSCInst0 to W00/OSC01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.729        OSC.OSC to    R22C18A.CLK W00/sclk
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path W00/OSC00/OSCInst0 to W00/OSC01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.729        OSC.OSC to    R22C19C.CLK W00/sclk
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.090ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              W00/OSC01/sdiv[7]  (from W00/sclk +)
   Destination:    FF         Data in        W00/OSC01/sdiv[19]  (to W00/sclk +)

   Delay:              14.529ns  (43.4% logic, 56.6% route), 19 logic levels.

 Constraint Details:

     14.529ns physical path delay W00/OSC01/SLICE_8 to W00/OSC01/SLICE_2 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.090ns

 Physical Path Details:

      Data path W00/OSC01/SLICE_8 to W00/OSC01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R22C18A.CLK to     R22C18A.Q0 W00/OSC01/SLICE_8 (from W00/sclk)
ROUTE         2     1.251     R22C18A.Q0 to     R21C17B.B0 W00/OSC01/sdiv[7]
CTOF_DEL    ---     0.452     R21C17B.B0 to     R21C17B.F0 W00/OSC01/SLICE_39
ROUTE         1     0.659     R21C17B.F0 to     R21C17D.C1 W00/OSC01/oscout13lto18_i_a2_15_3
CTOF_DEL    ---     0.452     R21C17D.C1 to     R21C17D.F1 W00/OSC01/SLICE_32
ROUTE         4     0.584     R21C17D.F1 to     R21C19B.D1 W00/OSC01/N_27_8
CTOF_DEL    ---     0.452     R21C19B.D1 to     R21C19B.F1 W00/OSC01/SLICE_25
ROUTE         6     1.381     R21C19B.F1 to     R22C21A.C0 W00/OSC01/N_3_19
CTOF_DEL    ---     0.452     R22C21A.C0 to     R22C21A.F0 W00/OSC01/SLICE_27
ROUTE         1     0.882     R22C21A.F0 to     R22C20A.B0 W00/OSC01/oscout13lt21
CTOF_DEL    ---     0.452     R22C20A.B0 to     R22C20A.F0 W00/OSC01/SLICE_21
ROUTE         1     0.882     R22C20A.F0 to     R21C20D.B1 W00/OSC01/oscout_0_sqmuxa_2
CTOF_DEL    ---     0.452     R21C20D.B1 to     R21C20D.F1 W00/OSC01/SLICE_17
ROUTE         3     0.907     R21C20D.F1 to     R21C20B.B1 W00/OSC01/un1_oscout56_7_2
CTOF_DEL    ---     0.452     R21C20B.B1 to     R21C20B.F1 W00/OSC01/SLICE_18
ROUTE         1     1.674     R21C20B.F1 to     R22C17A.A0 W00/OSC01/un1_oscout56_i
C0TOFCO_DE  ---     0.905     R22C17A.A0 to    R22C17A.FCO W00/OSC01/SLICE_0
ROUTE         1     0.000    R22C17A.FCO to    R22C17B.FCI W00/OSC01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R22C17B.FCI to    R22C17B.FCO W00/OSC01/SLICE_11
ROUTE         1     0.000    R22C17B.FCO to    R22C17C.FCI W00/OSC01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R22C17C.FCI to    R22C17C.FCO W00/OSC01/SLICE_10
ROUTE         1     0.000    R22C17C.FCO to    R22C17D.FCI W00/OSC01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R22C17D.FCI to    R22C17D.FCO W00/OSC01/SLICE_9
ROUTE         1     0.000    R22C17D.FCO to    R22C18A.FCI W00/OSC01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R22C18A.FCI to    R22C18A.FCO W00/OSC01/SLICE_8
ROUTE         1     0.000    R22C18A.FCO to    R22C18B.FCI W00/OSC01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R22C18B.FCI to    R22C18B.FCO W00/OSC01/SLICE_7
ROUTE         1     0.000    R22C18B.FCO to    R22C18C.FCI W00/OSC01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R22C18C.FCI to    R22C18C.FCO W00/OSC01/SLICE_6
ROUTE         1     0.000    R22C18C.FCO to    R22C18D.FCI W00/OSC01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R22C18D.FCI to    R22C18D.FCO W00/OSC01/SLICE_5
ROUTE         1     0.000    R22C18D.FCO to    R22C19A.FCI W00/OSC01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R22C19A.FCI to    R22C19A.FCO W00/OSC01/SLICE_4
ROUTE         1     0.000    R22C19A.FCO to    R22C19B.FCI W00/OSC01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R22C19B.FCI to    R22C19B.FCO W00/OSC01/SLICE_3
ROUTE         1     0.000    R22C19B.FCO to    R22C19C.FCI W00/OSC01/un1_sdiv_cry_18
FCITOF0_DE  ---     0.517    R22C19C.FCI to     R22C19C.F0 W00/OSC01/SLICE_2
ROUTE         1     0.000     R22C19C.F0 to    R22C19C.DI0 W00/OSC01/sdiv_12[19] (to W00/sclk)
                  --------
                   14.529   (43.4% logic, 56.6% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path W00/OSC00/OSCInst0 to W00/OSC01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.729        OSC.OSC to    R22C18A.CLK W00/sclk
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path W00/OSC00/OSCInst0 to W00/OSC01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.729        OSC.OSC to    R22C19C.CLK W00/sclk
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.110ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              W00/OSC01/sdiv[2]  (from W00/sclk +)
   Destination:    FF         Data in        W00/OSC01/sdiv[20]  (to W00/sclk +)

   Delay:              14.509ns  (43.8% logic, 56.2% route), 19 logic levels.

 Constraint Details:

     14.509ns physical path delay W00/OSC01/SLICE_11 to W00/OSC01/SLICE_2 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.110ns

 Physical Path Details:

      Data path W00/OSC01/SLICE_11 to W00/OSC01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R22C17B.CLK to     R22C17B.Q1 W00/OSC01/SLICE_11 (from W00/sclk)
ROUTE         2     1.294     R22C17B.Q1 to     R21C17B.A1 W00/OSC01/sdiv[2]
CTOF_DEL    ---     0.452     R21C17B.A1 to     R21C17B.F1 W00/OSC01/SLICE_39
ROUTE         1     0.544     R21C17B.F1 to     R21C17D.D1 W00/OSC01/oscout13lto18_i_a2_15_4
CTOF_DEL    ---     0.452     R21C17D.D1 to     R21C17D.F1 W00/OSC01/SLICE_32
ROUTE         4     0.584     R21C17D.F1 to     R21C19B.D1 W00/OSC01/N_27_8
CTOF_DEL    ---     0.452     R21C19B.D1 to     R21C19B.F1 W00/OSC01/SLICE_25
ROUTE         6     1.381     R21C19B.F1 to     R22C21A.C0 W00/OSC01/N_3_19
CTOF_DEL    ---     0.452     R22C21A.C0 to     R22C21A.F0 W00/OSC01/SLICE_27
ROUTE         1     0.882     R22C21A.F0 to     R22C20A.B0 W00/OSC01/oscout13lt21
CTOF_DEL    ---     0.452     R22C20A.B0 to     R22C20A.F0 W00/OSC01/SLICE_21
ROUTE         1     0.882     R22C20A.F0 to     R21C20D.B1 W00/OSC01/oscout_0_sqmuxa_2
CTOF_DEL    ---     0.452     R21C20D.B1 to     R21C20D.F1 W00/OSC01/SLICE_17
ROUTE         3     0.907     R21C20D.F1 to     R21C20B.B1 W00/OSC01/un1_oscout56_7_2
CTOF_DEL    ---     0.452     R21C20B.B1 to     R21C20B.F1 W00/OSC01/SLICE_18
ROUTE         1     1.674     R21C20B.F1 to     R22C17A.A0 W00/OSC01/un1_oscout56_i
C0TOFCO_DE  ---     0.905     R22C17A.A0 to    R22C17A.FCO W00/OSC01/SLICE_0
ROUTE         1     0.000    R22C17A.FCO to    R22C17B.FCI W00/OSC01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R22C17B.FCI to    R22C17B.FCO W00/OSC01/SLICE_11
ROUTE         1     0.000    R22C17B.FCO to    R22C17C.FCI W00/OSC01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R22C17C.FCI to    R22C17C.FCO W00/OSC01/SLICE_10
ROUTE         1     0.000    R22C17C.FCO to    R22C17D.FCI W00/OSC01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R22C17D.FCI to    R22C17D.FCO W00/OSC01/SLICE_9
ROUTE         1     0.000    R22C17D.FCO to    R22C18A.FCI W00/OSC01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R22C18A.FCI to    R22C18A.FCO W00/OSC01/SLICE_8
ROUTE         1     0.000    R22C18A.FCO to    R22C18B.FCI W00/OSC01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R22C18B.FCI to    R22C18B.FCO W00/OSC01/SLICE_7
ROUTE         1     0.000    R22C18B.FCO to    R22C18C.FCI W00/OSC01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R22C18C.FCI to    R22C18C.FCO W00/OSC01/SLICE_6
ROUTE         1     0.000    R22C18C.FCO to    R22C18D.FCI W00/OSC01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R22C18D.FCI to    R22C18D.FCO W00/OSC01/SLICE_5
ROUTE         1     0.000    R22C18D.FCO to    R22C19A.FCI W00/OSC01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R22C19A.FCI to    R22C19A.FCO W00/OSC01/SLICE_4
ROUTE         1     0.000    R22C19A.FCO to    R22C19B.FCI W00/OSC01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R22C19B.FCI to    R22C19B.FCO W00/OSC01/SLICE_3
ROUTE         1     0.000    R22C19B.FCO to    R22C19C.FCI W00/OSC01/un1_sdiv_cry_18
FCITOF1_DE  ---     0.569    R22C19C.FCI to     R22C19C.F1 W00/OSC01/SLICE_2
ROUTE         1     0.000     R22C19C.F1 to    R22C19C.DI1 W00/OSC01/sdiv_12[20] (to W00/sclk)
                  --------
                   14.509   (43.8% logic, 56.2% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path W00/OSC00/OSCInst0 to W00/OSC01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.729        OSC.OSC to    R22C17B.CLK W00/sclk
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path W00/OSC00/OSCInst0 to W00/OSC01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.729        OSC.OSC to    R22C19C.CLK W00/sclk
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.162ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              W00/OSC01/sdiv[2]  (from W00/sclk +)
   Destination:    FF         Data in        W00/OSC01/sdiv[19]  (to W00/sclk +)

   Delay:              14.457ns  (43.6% logic, 56.4% route), 19 logic levels.

 Constraint Details:

     14.457ns physical path delay W00/OSC01/SLICE_11 to W00/OSC01/SLICE_2 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.162ns

 Physical Path Details:

      Data path W00/OSC01/SLICE_11 to W00/OSC01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R22C17B.CLK to     R22C17B.Q1 W00/OSC01/SLICE_11 (from W00/sclk)
ROUTE         2     1.294     R22C17B.Q1 to     R21C17B.A1 W00/OSC01/sdiv[2]
CTOF_DEL    ---     0.452     R21C17B.A1 to     R21C17B.F1 W00/OSC01/SLICE_39
ROUTE         1     0.544     R21C17B.F1 to     R21C17D.D1 W00/OSC01/oscout13lto18_i_a2_15_4
CTOF_DEL    ---     0.452     R21C17D.D1 to     R21C17D.F1 W00/OSC01/SLICE_32
ROUTE         4     0.584     R21C17D.F1 to     R21C19B.D1 W00/OSC01/N_27_8
CTOF_DEL    ---     0.452     R21C19B.D1 to     R21C19B.F1 W00/OSC01/SLICE_25
ROUTE         6     1.381     R21C19B.F1 to     R22C21A.C0 W00/OSC01/N_3_19
CTOF_DEL    ---     0.452     R22C21A.C0 to     R22C21A.F0 W00/OSC01/SLICE_27
ROUTE         1     0.882     R22C21A.F0 to     R22C20A.B0 W00/OSC01/oscout13lt21
CTOF_DEL    ---     0.452     R22C20A.B0 to     R22C20A.F0 W00/OSC01/SLICE_21
ROUTE         1     0.882     R22C20A.F0 to     R21C20D.B1 W00/OSC01/oscout_0_sqmuxa_2
CTOF_DEL    ---     0.452     R21C20D.B1 to     R21C20D.F1 W00/OSC01/SLICE_17
ROUTE         3     0.907     R21C20D.F1 to     R21C20B.B1 W00/OSC01/un1_oscout56_7_2
CTOF_DEL    ---     0.452     R21C20B.B1 to     R21C20B.F1 W00/OSC01/SLICE_18
ROUTE         1     1.674     R21C20B.F1 to     R22C17A.A0 W00/OSC01/un1_oscout56_i
C0TOFCO_DE  ---     0.905     R22C17A.A0 to    R22C17A.FCO W00/OSC01/SLICE_0
ROUTE         1     0.000    R22C17A.FCO to    R22C17B.FCI W00/OSC01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R22C17B.FCI to    R22C17B.FCO W00/OSC01/SLICE_11
ROUTE         1     0.000    R22C17B.FCO to    R22C17C.FCI W00/OSC01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R22C17C.FCI to    R22C17C.FCO W00/OSC01/SLICE_10
ROUTE         1     0.000    R22C17C.FCO to    R22C17D.FCI W00/OSC01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R22C17D.FCI to    R22C17D.FCO W00/OSC01/SLICE_9
ROUTE         1     0.000    R22C17D.FCO to    R22C18A.FCI W00/OSC01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R22C18A.FCI to    R22C18A.FCO W00/OSC01/SLICE_8
ROUTE         1     0.000    R22C18A.FCO to    R22C18B.FCI W00/OSC01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R22C18B.FCI to    R22C18B.FCO W00/OSC01/SLICE_7
ROUTE         1     0.000    R22C18B.FCO to    R22C18C.FCI W00/OSC01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R22C18C.FCI to    R22C18C.FCO W00/OSC01/SLICE_6
ROUTE         1     0.000    R22C18C.FCO to    R22C18D.FCI W00/OSC01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R22C18D.FCI to    R22C18D.FCO W00/OSC01/SLICE_5
ROUTE         1     0.000    R22C18D.FCO to    R22C19A.FCI W00/OSC01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R22C19A.FCI to    R22C19A.FCO W00/OSC01/SLICE_4
ROUTE         1     0.000    R22C19A.FCO to    R22C19B.FCI W00/OSC01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R22C19B.FCI to    R22C19B.FCO W00/OSC01/SLICE_3
ROUTE         1     0.000    R22C19B.FCO to    R22C19C.FCI W00/OSC01/un1_sdiv_cry_18
FCITOF0_DE  ---     0.517    R22C19C.FCI to     R22C19C.F0 W00/OSC01/SLICE_2
ROUTE         1     0.000     R22C19C.F0 to    R22C19C.DI0 W00/OSC01/sdiv_12[19] (to W00/sclk)
                  --------
                   14.457   (43.6% logic, 56.4% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path W00/OSC00/OSCInst0 to W00/OSC01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.729        OSC.OSC to    R22C17B.CLK W00/sclk
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path W00/OSC00/OSCInst0 to W00/OSC01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.729        OSC.OSC to    R22C19C.CLK W00/sclk
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.184ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              W00/OSC01/sdiv[7]  (from W00/sclk +)
   Destination:    FF         Data in        W00/OSC01/sdiv[18]  (to W00/sclk +)

   Delay:              14.435ns  (43.1% logic, 56.9% route), 18 logic levels.

 Constraint Details:

     14.435ns physical path delay W00/OSC01/SLICE_8 to W00/OSC01/SLICE_3 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.184ns

 Physical Path Details:

      Data path W00/OSC01/SLICE_8 to W00/OSC01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R22C18A.CLK to     R22C18A.Q0 W00/OSC01/SLICE_8 (from W00/sclk)
ROUTE         2     1.251     R22C18A.Q0 to     R21C17B.B0 W00/OSC01/sdiv[7]
CTOF_DEL    ---     0.452     R21C17B.B0 to     R21C17B.F0 W00/OSC01/SLICE_39
ROUTE         1     0.659     R21C17B.F0 to     R21C17D.C1 W00/OSC01/oscout13lto18_i_a2_15_3
CTOF_DEL    ---     0.452     R21C17D.C1 to     R21C17D.F1 W00/OSC01/SLICE_32
ROUTE         4     0.584     R21C17D.F1 to     R21C19B.D1 W00/OSC01/N_27_8
CTOF_DEL    ---     0.452     R21C19B.D1 to     R21C19B.F1 W00/OSC01/SLICE_25
ROUTE         6     1.381     R21C19B.F1 to     R22C21A.C0 W00/OSC01/N_3_19
CTOF_DEL    ---     0.452     R22C21A.C0 to     R22C21A.F0 W00/OSC01/SLICE_27
ROUTE         1     0.882     R22C21A.F0 to     R22C20A.B0 W00/OSC01/oscout13lt21
CTOF_DEL    ---     0.452     R22C20A.B0 to     R22C20A.F0 W00/OSC01/SLICE_21
ROUTE         1     0.882     R22C20A.F0 to     R21C20D.B1 W00/OSC01/oscout_0_sqmuxa_2
CTOF_DEL    ---     0.452     R21C20D.B1 to     R21C20D.F1 W00/OSC01/SLICE_17
ROUTE         3     0.907     R21C20D.F1 to     R21C20B.B1 W00/OSC01/un1_oscout56_7_2
CTOF_DEL    ---     0.452     R21C20B.B1 to     R21C20B.F1 W00/OSC01/SLICE_18
ROUTE         1     1.674     R21C20B.F1 to     R22C17A.A0 W00/OSC01/un1_oscout56_i
C0TOFCO_DE  ---     0.905     R22C17A.A0 to    R22C17A.FCO W00/OSC01/SLICE_0
ROUTE         1     0.000    R22C17A.FCO to    R22C17B.FCI W00/OSC01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R22C17B.FCI to    R22C17B.FCO W00/OSC01/SLICE_11
ROUTE         1     0.000    R22C17B.FCO to    R22C17C.FCI W00/OSC01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R22C17C.FCI to    R22C17C.FCO W00/OSC01/SLICE_10
ROUTE         1     0.000    R22C17C.FCO to    R22C17D.FCI W00/OSC01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R22C17D.FCI to    R22C17D.FCO W00/OSC01/SLICE_9
ROUTE         1     0.000    R22C17D.FCO to    R22C18A.FCI W00/OSC01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R22C18A.FCI to    R22C18A.FCO W00/OSC01/SLICE_8
ROUTE         1     0.000    R22C18A.FCO to    R22C18B.FCI W00/OSC01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R22C18B.FCI to    R22C18B.FCO W00/OSC01/SLICE_7
ROUTE         1     0.000    R22C18B.FCO to    R22C18C.FCI W00/OSC01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R22C18C.FCI to    R22C18C.FCO W00/OSC01/SLICE_6
ROUTE         1     0.000    R22C18C.FCO to    R22C18D.FCI W00/OSC01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R22C18D.FCI to    R22C18D.FCO W00/OSC01/SLICE_5
ROUTE         1     0.000    R22C18D.FCO to    R22C19A.FCI W00/OSC01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R22C19A.FCI to    R22C19A.FCO W00/OSC01/SLICE_4
ROUTE         1     0.000    R22C19A.FCO to    R22C19B.FCI W00/OSC01/un1_sdiv_cry_16
FCITOF1_DE  ---     0.569    R22C19B.FCI to     R22C19B.F1 W00/OSC01/SLICE_3
ROUTE         1     0.000     R22C19B.F1 to    R22C19B.DI1 W00/OSC01/sdiv_12[18] (to W00/sclk)
                  --------
                   14.435   (43.1% logic, 56.9% route), 18 logic levels.

 Clock Skew Details: 

      Source Clock Path W00/OSC00/OSCInst0 to W00/OSC01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.729        OSC.OSC to    R22C18A.CLK W00/sclk
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path W00/OSC00/OSCInst0 to W00/OSC01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.729        OSC.OSC to    R22C19B.CLK W00/sclk
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.236ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              W00/OSC01/sdiv[7]  (from W00/sclk +)
   Destination:    FF         Data in        W00/OSC01/sdiv[17]  (to W00/sclk +)

   Delay:              14.383ns  (42.8% logic, 57.2% route), 18 logic levels.

 Constraint Details:

     14.383ns physical path delay W00/OSC01/SLICE_8 to W00/OSC01/SLICE_3 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.236ns

 Physical Path Details:

      Data path W00/OSC01/SLICE_8 to W00/OSC01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R22C18A.CLK to     R22C18A.Q0 W00/OSC01/SLICE_8 (from W00/sclk)
ROUTE         2     1.251     R22C18A.Q0 to     R21C17B.B0 W00/OSC01/sdiv[7]
CTOF_DEL    ---     0.452     R21C17B.B0 to     R21C17B.F0 W00/OSC01/SLICE_39
ROUTE         1     0.659     R21C17B.F0 to     R21C17D.C1 W00/OSC01/oscout13lto18_i_a2_15_3
CTOF_DEL    ---     0.452     R21C17D.C1 to     R21C17D.F1 W00/OSC01/SLICE_32
ROUTE         4     0.584     R21C17D.F1 to     R21C19B.D1 W00/OSC01/N_27_8
CTOF_DEL    ---     0.452     R21C19B.D1 to     R21C19B.F1 W00/OSC01/SLICE_25
ROUTE         6     1.381     R21C19B.F1 to     R22C21A.C0 W00/OSC01/N_3_19
CTOF_DEL    ---     0.452     R22C21A.C0 to     R22C21A.F0 W00/OSC01/SLICE_27
ROUTE         1     0.882     R22C21A.F0 to     R22C20A.B0 W00/OSC01/oscout13lt21
CTOF_DEL    ---     0.452     R22C20A.B0 to     R22C20A.F0 W00/OSC01/SLICE_21
ROUTE         1     0.882     R22C20A.F0 to     R21C20D.B1 W00/OSC01/oscout_0_sqmuxa_2
CTOF_DEL    ---     0.452     R21C20D.B1 to     R21C20D.F1 W00/OSC01/SLICE_17
ROUTE         3     0.907     R21C20D.F1 to     R21C20B.B1 W00/OSC01/un1_oscout56_7_2
CTOF_DEL    ---     0.452     R21C20B.B1 to     R21C20B.F1 W00/OSC01/SLICE_18
ROUTE         1     1.674     R21C20B.F1 to     R22C17A.A0 W00/OSC01/un1_oscout56_i
C0TOFCO_DE  ---     0.905     R22C17A.A0 to    R22C17A.FCO W00/OSC01/SLICE_0
ROUTE         1     0.000    R22C17A.FCO to    R22C17B.FCI W00/OSC01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R22C17B.FCI to    R22C17B.FCO W00/OSC01/SLICE_11
ROUTE         1     0.000    R22C17B.FCO to    R22C17C.FCI W00/OSC01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R22C17C.FCI to    R22C17C.FCO W00/OSC01/SLICE_10
ROUTE         1     0.000    R22C17C.FCO to    R22C17D.FCI W00/OSC01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R22C17D.FCI to    R22C17D.FCO W00/OSC01/SLICE_9
ROUTE         1     0.000    R22C17D.FCO to    R22C18A.FCI W00/OSC01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R22C18A.FCI to    R22C18A.FCO W00/OSC01/SLICE_8
ROUTE         1     0.000    R22C18A.FCO to    R22C18B.FCI W00/OSC01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R22C18B.FCI to    R22C18B.FCO W00/OSC01/SLICE_7
ROUTE         1     0.000    R22C18B.FCO to    R22C18C.FCI W00/OSC01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R22C18C.FCI to    R22C18C.FCO W00/OSC01/SLICE_6
ROUTE         1     0.000    R22C18C.FCO to    R22C18D.FCI W00/OSC01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R22C18D.FCI to    R22C18D.FCO W00/OSC01/SLICE_5
ROUTE         1     0.000    R22C18D.FCO to    R22C19A.FCI W00/OSC01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R22C19A.FCI to    R22C19A.FCO W00/OSC01/SLICE_4
ROUTE         1     0.000    R22C19A.FCO to    R22C19B.FCI W00/OSC01/un1_sdiv_cry_16
FCITOF0_DE  ---     0.517    R22C19B.FCI to     R22C19B.F0 W00/OSC01/SLICE_3
ROUTE         1     0.000     R22C19B.F0 to    R22C19B.DI0 W00/OSC01/sdiv_12[17] (to W00/sclk)
                  --------
                   14.383   (42.8% logic, 57.2% route), 18 logic levels.

 Clock Skew Details: 

      Source Clock Path W00/OSC00/OSCInst0 to W00/OSC01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.729        OSC.OSC to    R22C18A.CLK W00/sclk
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path W00/OSC00/OSCInst0 to W00/OSC01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.729        OSC.OSC to    R22C19B.CLK W00/sclk
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.251ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              W00/OSC01/sdiv[6]  (from W00/sclk +)
   Destination:    FF         Data in        W00/OSC01/sdiv[21]  (to W00/sclk +)

   Delay:              14.368ns  (44.9% logic, 55.1% route), 20 logic levels.

 Constraint Details:

     14.368ns physical path delay W00/OSC01/SLICE_9 to W00/OSC01/SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.251ns

 Physical Path Details:

      Data path W00/OSC01/SLICE_9 to W00/OSC01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R22C17D.CLK to     R22C17D.Q1 W00/OSC01/SLICE_9 (from W00/sclk)
ROUTE         2     0.944     R22C17D.Q1 to     R21C17B.A0 W00/OSC01/sdiv[6]
CTOF_DEL    ---     0.452     R21C17B.A0 to     R21C17B.F0 W00/OSC01/SLICE_39
ROUTE         1     0.659     R21C17B.F0 to     R21C17D.C1 W00/OSC01/oscout13lto18_i_a2_15_3
CTOF_DEL    ---     0.452     R21C17D.C1 to     R21C17D.F1 W00/OSC01/SLICE_32
ROUTE         4     0.584     R21C17D.F1 to     R21C19B.D1 W00/OSC01/N_27_8
CTOF_DEL    ---     0.452     R21C19B.D1 to     R21C19B.F1 W00/OSC01/SLICE_25
ROUTE         6     1.381     R21C19B.F1 to     R22C21A.C0 W00/OSC01/N_3_19
CTOF_DEL    ---     0.452     R22C21A.C0 to     R22C21A.F0 W00/OSC01/SLICE_27
ROUTE         1     0.882     R22C21A.F0 to     R22C20A.B0 W00/OSC01/oscout13lt21
CTOF_DEL    ---     0.452     R22C20A.B0 to     R22C20A.F0 W00/OSC01/SLICE_21
ROUTE         1     0.882     R22C20A.F0 to     R21C20D.B1 W00/OSC01/oscout_0_sqmuxa_2
CTOF_DEL    ---     0.452     R21C20D.B1 to     R21C20D.F1 W00/OSC01/SLICE_17
ROUTE         3     0.907     R21C20D.F1 to     R21C20B.B1 W00/OSC01/un1_oscout56_7_2
CTOF_DEL    ---     0.452     R21C20B.B1 to     R21C20B.F1 W00/OSC01/SLICE_18
ROUTE         1     1.674     R21C20B.F1 to     R22C17A.A0 W00/OSC01/un1_oscout56_i
C0TOFCO_DE  ---     0.905     R22C17A.A0 to    R22C17A.FCO W00/OSC01/SLICE_0
ROUTE         1     0.000    R22C17A.FCO to    R22C17B.FCI W00/OSC01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R22C17B.FCI to    R22C17B.FCO W00/OSC01/SLICE_11
ROUTE         1     0.000    R22C17B.FCO to    R22C17C.FCI W00/OSC01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R22C17C.FCI to    R22C17C.FCO W00/OSC01/SLICE_10
ROUTE         1     0.000    R22C17C.FCO to    R22C17D.FCI W00/OSC01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R22C17D.FCI to    R22C17D.FCO W00/OSC01/SLICE_9
ROUTE         1     0.000    R22C17D.FCO to    R22C18A.FCI W00/OSC01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R22C18A.FCI to    R22C18A.FCO W00/OSC01/SLICE_8
ROUTE         1     0.000    R22C18A.FCO to    R22C18B.FCI W00/OSC01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R22C18B.FCI to    R22C18B.FCO W00/OSC01/SLICE_7
ROUTE         1     0.000    R22C18B.FCO to    R22C18C.FCI W00/OSC01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R22C18C.FCI to    R22C18C.FCO W00/OSC01/SLICE_6
ROUTE         1     0.000    R22C18C.FCO to    R22C18D.FCI W00/OSC01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R22C18D.FCI to    R22C18D.FCO W00/OSC01/SLICE_5
ROUTE         1     0.000    R22C18D.FCO to    R22C19A.FCI W00/OSC01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R22C19A.FCI to    R22C19A.FCO W00/OSC01/SLICE_4
ROUTE         1     0.000    R22C19A.FCO to    R22C19B.FCI W00/OSC01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R22C19B.FCI to    R22C19B.FCO W00/OSC01/SLICE_3
ROUTE         1     0.000    R22C19B.FCO to    R22C19C.FCI W00/OSC01/un1_sdiv_cry_18
FCITOFCO_D  ---     0.146    R22C19C.FCI to    R22C19C.FCO W00/OSC01/SLICE_2
ROUTE         1     0.000    R22C19C.FCO to    R22C19D.FCI W00/OSC01/un1_sdiv_cry_20
FCITOF0_DE  ---     0.517    R22C19D.FCI to     R22C19D.F0 W00/OSC01/SLICE_1
ROUTE         1     0.000     R22C19D.F0 to    R22C19D.DI0 W00/OSC01/sdiv_12[21] (to W00/sclk)
                  --------
                   14.368   (44.9% logic, 55.1% route), 20 logic levels.

 Clock Skew Details: 

      Source Clock Path W00/OSC00/OSCInst0 to W00/OSC01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.729        OSC.OSC to    R22C17D.CLK W00/sclk
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path W00/OSC00/OSCInst0 to W00/OSC01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.729        OSC.OSC to    R22C19D.CLK W00/sclk
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.256ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              W00/OSC01/sdiv[2]  (from W00/sclk +)
   Destination:    FF         Data in        W00/OSC01/sdiv[18]  (to W00/sclk +)

   Delay:              14.363ns  (43.3% logic, 56.7% route), 18 logic levels.

 Constraint Details:

     14.363ns physical path delay W00/OSC01/SLICE_11 to W00/OSC01/SLICE_3 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.256ns

 Physical Path Details:

      Data path W00/OSC01/SLICE_11 to W00/OSC01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R22C17B.CLK to     R22C17B.Q1 W00/OSC01/SLICE_11 (from W00/sclk)
ROUTE         2     1.294     R22C17B.Q1 to     R21C17B.A1 W00/OSC01/sdiv[2]
CTOF_DEL    ---     0.452     R21C17B.A1 to     R21C17B.F1 W00/OSC01/SLICE_39
ROUTE         1     0.544     R21C17B.F1 to     R21C17D.D1 W00/OSC01/oscout13lto18_i_a2_15_4
CTOF_DEL    ---     0.452     R21C17D.D1 to     R21C17D.F1 W00/OSC01/SLICE_32
ROUTE         4     0.584     R21C17D.F1 to     R21C19B.D1 W00/OSC01/N_27_8
CTOF_DEL    ---     0.452     R21C19B.D1 to     R21C19B.F1 W00/OSC01/SLICE_25
ROUTE         6     1.381     R21C19B.F1 to     R22C21A.C0 W00/OSC01/N_3_19
CTOF_DEL    ---     0.452     R22C21A.C0 to     R22C21A.F0 W00/OSC01/SLICE_27
ROUTE         1     0.882     R22C21A.F0 to     R22C20A.B0 W00/OSC01/oscout13lt21
CTOF_DEL    ---     0.452     R22C20A.B0 to     R22C20A.F0 W00/OSC01/SLICE_21
ROUTE         1     0.882     R22C20A.F0 to     R21C20D.B1 W00/OSC01/oscout_0_sqmuxa_2
CTOF_DEL    ---     0.452     R21C20D.B1 to     R21C20D.F1 W00/OSC01/SLICE_17
ROUTE         3     0.907     R21C20D.F1 to     R21C20B.B1 W00/OSC01/un1_oscout56_7_2
CTOF_DEL    ---     0.452     R21C20B.B1 to     R21C20B.F1 W00/OSC01/SLICE_18
ROUTE         1     1.674     R21C20B.F1 to     R22C17A.A0 W00/OSC01/un1_oscout56_i
C0TOFCO_DE  ---     0.905     R22C17A.A0 to    R22C17A.FCO W00/OSC01/SLICE_0
ROUTE         1     0.000    R22C17A.FCO to    R22C17B.FCI W00/OSC01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R22C17B.FCI to    R22C17B.FCO W00/OSC01/SLICE_11
ROUTE         1     0.000    R22C17B.FCO to    R22C17C.FCI W00/OSC01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R22C17C.FCI to    R22C17C.FCO W00/OSC01/SLICE_10
ROUTE         1     0.000    R22C17C.FCO to    R22C17D.FCI W00/OSC01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R22C17D.FCI to    R22C17D.FCO W00/OSC01/SLICE_9
ROUTE         1     0.000    R22C17D.FCO to    R22C18A.FCI W00/OSC01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R22C18A.FCI to    R22C18A.FCO W00/OSC01/SLICE_8
ROUTE         1     0.000    R22C18A.FCO to    R22C18B.FCI W00/OSC01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R22C18B.FCI to    R22C18B.FCO W00/OSC01/SLICE_7
ROUTE         1     0.000    R22C18B.FCO to    R22C18C.FCI W00/OSC01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R22C18C.FCI to    R22C18C.FCO W00/OSC01/SLICE_6
ROUTE         1     0.000    R22C18C.FCO to    R22C18D.FCI W00/OSC01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R22C18D.FCI to    R22C18D.FCO W00/OSC01/SLICE_5
ROUTE         1     0.000    R22C18D.FCO to    R22C19A.FCI W00/OSC01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R22C19A.FCI to    R22C19A.FCO W00/OSC01/SLICE_4
ROUTE         1     0.000    R22C19A.FCO to    R22C19B.FCI W00/OSC01/un1_sdiv_cry_16
FCITOF1_DE  ---     0.569    R22C19B.FCI to     R22C19B.F1 W00/OSC01/SLICE_3
ROUTE         1     0.000     R22C19B.F1 to    R22C19B.DI1 W00/OSC01/sdiv_12[18] (to W00/sclk)
                  --------
                   14.363   (43.3% logic, 56.7% route), 18 logic levels.

 Clock Skew Details: 

      Source Clock Path W00/OSC00/OSCInst0 to W00/OSC01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.729        OSC.OSC to    R22C17B.CLK W00/sclk
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path W00/OSC00/OSCInst0 to W00/OSC01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.729        OSC.OSC to    R22C19B.CLK W00/sclk
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.

Report:   67.454MHz is the maximum frequency for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "W00/sclk" 2.080000 MHz ; |    2.080 MHz|   67.454 MHz|  20  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 2 clocks:

Clock Domain: clk0_c   Source: W00/OSC01/SLICE_12.Q0   Loads: 5
   No transfer within this clock domain is found

Clock Domain: W00/sclk   Source: W00/OSC00/OSCInst0.OSC   Loads: 13
   Covered under: FREQUENCY NET "W00/sclk" 2.080000 MHz ;


Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 6700 paths, 1 nets, and 252 connections (83.44% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.0.240.2
Wed Mar 31 14:57:12 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o word00_word0.twr -gui -msgset C:/Users/crist/Desktop/Semestre 2021 - 2/Arquitectura de computadoras/Parcial 2/Practicas/word00/promote.xml word00_word0.ncd word00_word0.prf 
Design file:     word00_word0.ncd
Preference file: word00_word0.prf
Device,speed:    LCMXO2-7000HE,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "W00/sclk" 2.080000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              W00/OSC01/sdiv[6]  (from W00/sclk +)
   Destination:    FF         Data in        W00/OSC01/sdiv[6]  (to W00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay W00/OSC01/SLICE_9 to W00/OSC01/SLICE_9 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path W00/OSC01/SLICE_9 to W00/OSC01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R22C17D.CLK to     R22C17D.Q1 W00/OSC01/SLICE_9 (from W00/sclk)
ROUTE         2     0.132     R22C17D.Q1 to     R22C17D.A1 W00/OSC01/sdiv[6]
CTOF_DEL    ---     0.101     R22C17D.A1 to     R22C17D.F1 W00/OSC01/SLICE_9
ROUTE         1     0.000     R22C17D.F1 to    R22C17D.DI1 W00/OSC01/sdiv_12[6] (to W00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path W00/OSC00/OSCInst0 to W00/OSC01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R22C17D.CLK W00/sclk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path W00/OSC00/OSCInst0 to W00/OSC01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R22C17D.CLK W00/sclk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              W00/OSC01/sdiv[12]  (from W00/sclk +)
   Destination:    FF         Data in        W00/OSC01/sdiv[12]  (to W00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay W00/OSC01/SLICE_6 to W00/OSC01/SLICE_6 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path W00/OSC01/SLICE_6 to W00/OSC01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R22C18C.CLK to     R22C18C.Q1 W00/OSC01/SLICE_6 (from W00/sclk)
ROUTE         5     0.132     R22C18C.Q1 to     R22C18C.A1 W00/OSC01/sdiv[12]
CTOF_DEL    ---     0.101     R22C18C.A1 to     R22C18C.F1 W00/OSC01/SLICE_6
ROUTE         1     0.000     R22C18C.F1 to    R22C18C.DI1 W00/OSC01/sdiv_12[12] (to W00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path W00/OSC00/OSCInst0 to W00/OSC01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R22C18C.CLK W00/sclk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path W00/OSC00/OSCInst0 to W00/OSC01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R22C18C.CLK W00/sclk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              W00/OSC01/sdiv[8]  (from W00/sclk +)
   Destination:    FF         Data in        W00/OSC01/sdiv[8]  (to W00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay W00/OSC01/SLICE_8 to W00/OSC01/SLICE_8 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path W00/OSC01/SLICE_8 to W00/OSC01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R22C18A.CLK to     R22C18A.Q1 W00/OSC01/SLICE_8 (from W00/sclk)
ROUTE         3     0.132     R22C18A.Q1 to     R22C18A.A1 W00/OSC01/sdiv[8]
CTOF_DEL    ---     0.101     R22C18A.A1 to     R22C18A.F1 W00/OSC01/SLICE_8
ROUTE         1     0.000     R22C18A.F1 to    R22C18A.DI1 W00/OSC01/sdiv_12[8] (to W00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path W00/OSC00/OSCInst0 to W00/OSC01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R22C18A.CLK W00/sclk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path W00/OSC00/OSCInst0 to W00/OSC01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R22C18A.CLK W00/sclk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              W00/OSC01/sdiv[7]  (from W00/sclk +)
   Destination:    FF         Data in        W00/OSC01/sdiv[7]  (to W00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay W00/OSC01/SLICE_8 to W00/OSC01/SLICE_8 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path W00/OSC01/SLICE_8 to W00/OSC01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R22C18A.CLK to     R22C18A.Q0 W00/OSC01/SLICE_8 (from W00/sclk)
ROUTE         2     0.132     R22C18A.Q0 to     R22C18A.A0 W00/OSC01/sdiv[7]
CTOF_DEL    ---     0.101     R22C18A.A0 to     R22C18A.F0 W00/OSC01/SLICE_8
ROUTE         1     0.000     R22C18A.F0 to    R22C18A.DI0 W00/OSC01/sdiv_12[7] (to W00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path W00/OSC00/OSCInst0 to W00/OSC01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R22C18A.CLK W00/sclk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path W00/OSC00/OSCInst0 to W00/OSC01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R22C18A.CLK W00/sclk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              W00/OSC01/sdiv[3]  (from W00/sclk +)
   Destination:    FF         Data in        W00/OSC01/sdiv[3]  (to W00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay W00/OSC01/SLICE_10 to W00/OSC01/SLICE_10 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path W00/OSC01/SLICE_10 to W00/OSC01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R22C17C.CLK to     R22C17C.Q0 W00/OSC01/SLICE_10 (from W00/sclk)
ROUTE         2     0.132     R22C17C.Q0 to     R22C17C.A0 W00/OSC01/sdiv[3]
CTOF_DEL    ---     0.101     R22C17C.A0 to     R22C17C.F0 W00/OSC01/SLICE_10
ROUTE         1     0.000     R22C17C.F0 to    R22C17C.DI0 W00/OSC01/sdiv_12[3] (to W00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path W00/OSC00/OSCInst0 to W00/OSC01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R22C17C.CLK W00/sclk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path W00/OSC00/OSCInst0 to W00/OSC01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R22C17C.CLK W00/sclk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              W00/OSC01/sdiv[10]  (from W00/sclk +)
   Destination:    FF         Data in        W00/OSC01/sdiv[10]  (to W00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay W00/OSC01/SLICE_7 to W00/OSC01/SLICE_7 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path W00/OSC01/SLICE_7 to W00/OSC01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R22C18B.CLK to     R22C18B.Q1 W00/OSC01/SLICE_7 (from W00/sclk)
ROUTE         3     0.132     R22C18B.Q1 to     R22C18B.A1 W00/OSC01/sdiv[10]
CTOF_DEL    ---     0.101     R22C18B.A1 to     R22C18B.F1 W00/OSC01/SLICE_7
ROUTE         1     0.000     R22C18B.F1 to    R22C18B.DI1 W00/OSC01/sdiv_12[10] (to W00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path W00/OSC00/OSCInst0 to W00/OSC01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R22C18B.CLK W00/sclk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path W00/OSC00/OSCInst0 to W00/OSC01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R22C18B.CLK W00/sclk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              W00/OSC01/sdiv[9]  (from W00/sclk +)
   Destination:    FF         Data in        W00/OSC01/sdiv[9]  (to W00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay W00/OSC01/SLICE_7 to W00/OSC01/SLICE_7 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path W00/OSC01/SLICE_7 to W00/OSC01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R22C18B.CLK to     R22C18B.Q0 W00/OSC01/SLICE_7 (from W00/sclk)
ROUTE         3     0.132     R22C18B.Q0 to     R22C18B.A0 W00/OSC01/sdiv[9]
CTOF_DEL    ---     0.101     R22C18B.A0 to     R22C18B.F0 W00/OSC01/SLICE_7
ROUTE         1     0.000     R22C18B.F0 to    R22C18B.DI0 W00/OSC01/sdiv_12[9] (to W00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path W00/OSC00/OSCInst0 to W00/OSC01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R22C18B.CLK W00/sclk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path W00/OSC00/OSCInst0 to W00/OSC01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R22C18B.CLK W00/sclk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              W00/OSC01/sdiv[15]  (from W00/sclk +)
   Destination:    FF         Data in        W00/OSC01/sdiv[15]  (to W00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay W00/OSC01/SLICE_4 to W00/OSC01/SLICE_4 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path W00/OSC01/SLICE_4 to W00/OSC01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R22C19A.CLK to     R22C19A.Q0 W00/OSC01/SLICE_4 (from W00/sclk)
ROUTE         5     0.132     R22C19A.Q0 to     R22C19A.A0 W00/OSC01/sdiv[15]
CTOF_DEL    ---     0.101     R22C19A.A0 to     R22C19A.F0 W00/OSC01/SLICE_4
ROUTE         1     0.000     R22C19A.F0 to    R22C19A.DI0 W00/OSC01/sdiv_12[15] (to W00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path W00/OSC00/OSCInst0 to W00/OSC01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R22C19A.CLK W00/sclk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path W00/OSC00/OSCInst0 to W00/OSC01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R22C19A.CLK W00/sclk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              W00/OSC01/sdiv[4]  (from W00/sclk +)
   Destination:    FF         Data in        W00/OSC01/sdiv[4]  (to W00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay W00/OSC01/SLICE_10 to W00/OSC01/SLICE_10 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path W00/OSC01/SLICE_10 to W00/OSC01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R22C17C.CLK to     R22C17C.Q1 W00/OSC01/SLICE_10 (from W00/sclk)
ROUTE         2     0.132     R22C17C.Q1 to     R22C17C.A1 W00/OSC01/sdiv[4]
CTOF_DEL    ---     0.101     R22C17C.A1 to     R22C17C.F1 W00/OSC01/SLICE_10
ROUTE         1     0.000     R22C17C.F1 to    R22C17C.DI1 W00/OSC01/sdiv_12[4] (to W00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path W00/OSC00/OSCInst0 to W00/OSC01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R22C17C.CLK W00/sclk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path W00/OSC00/OSCInst0 to W00/OSC01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R22C17C.CLK W00/sclk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              W00/OSC01/sdiv[2]  (from W00/sclk +)
   Destination:    FF         Data in        W00/OSC01/sdiv[2]  (to W00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay W00/OSC01/SLICE_11 to W00/OSC01/SLICE_11 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path W00/OSC01/SLICE_11 to W00/OSC01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R22C17B.CLK to     R22C17B.Q1 W00/OSC01/SLICE_11 (from W00/sclk)
ROUTE         2     0.132     R22C17B.Q1 to     R22C17B.A1 W00/OSC01/sdiv[2]
CTOF_DEL    ---     0.101     R22C17B.A1 to     R22C17B.F1 W00/OSC01/SLICE_11
ROUTE         1     0.000     R22C17B.F1 to    R22C17B.DI1 W00/OSC01/sdiv_12[2] (to W00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path W00/OSC00/OSCInst0 to W00/OSC01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R22C17B.CLK W00/sclk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path W00/OSC00/OSCInst0 to W00/OSC01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R22C17B.CLK W00/sclk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "W00/sclk" 2.080000 MHz ; |     0.000 ns|     0.379 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 2 clocks:

Clock Domain: clk0_c   Source: W00/OSC01/SLICE_12.Q0   Loads: 5
   No transfer within this clock domain is found

Clock Domain: W00/sclk   Source: W00/OSC00/OSCInst0.OSC   Loads: 13
   Covered under: FREQUENCY NET "W00/sclk" 2.080000 MHz ;


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 6700 paths, 1 nets, and 252 connections (83.44% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

