{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1721837755276 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1721837755298 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 25 01:15:54 2024 " "Processing started: Thu Jul 25 01:15:54 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1721837755298 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837755298 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off de0_nano_ptmch -c DE0_Nano " "Command: quartus_map --read_settings_files=on --write_settings_files=off de0_nano_ptmch -c DE0_Nano" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837755298 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1721837757921 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1721837757922 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "de0_nano_system.qsys " "Elaborating Platform Designer system entity \"de0_nano_system.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721837777630 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.07.25.01:16:26 Progress: Loading de0_nano_ptmch/de0_nano_system.qsys " "2024.07.25.01:16:26 Progress: Loading de0_nano_ptmch/de0_nano_system.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837786623 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.07.25.01:16:27 Progress: Reading input file " "2024.07.25.01:16:27 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837787769 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.07.25.01:16:27 Progress: Adding CLK100M \[clock_source 18.1\] " "2024.07.25.01:16:27 Progress: Adding CLK100M \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837787939 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.07.25.01:16:30 Progress: Parameterizing module CLK100M " "2024.07.25.01:16:30 Progress: Parameterizing module CLK100M" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837790350 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.07.25.01:16:30 Progress: Adding TRG_PLS_component_0 \[TRG_PLS_component 1.4\] " "2024.07.25.01:16:30 Progress: Adding TRG_PLS_component_0 \[TRG_PLS_component 1.4\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837790353 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "TRG_PLS_component_0: Used TRG_PLS_component 1.5 (instead of 1.4) " "TRG_PLS_component_0: Used TRG_PLS_component 1.5 (instead of 1.4)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837791571 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.07.25.01:16:31 Progress: Parameterizing module TRG_PLS_component_0 " "2024.07.25.01:16:31 Progress: Parameterizing module TRG_PLS_component_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837791571 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.07.25.01:16:31 Progress: Adding altpll_0 \[altpll 18.1\] " "2024.07.25.01:16:31 Progress: Adding altpll_0 \[altpll 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837791573 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.07.25.01:16:31 Progress: Parameterizing module altpll_0 " "2024.07.25.01:16:31 Progress: Parameterizing module altpll_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837791747 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.07.25.01:16:31 Progress: Adding clk_50 \[clock_source 18.1\] " "2024.07.25.01:16:31 Progress: Adding clk_50 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837791752 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.07.25.01:16:31 Progress: Parameterizing module clk_50 " "2024.07.25.01:16:31 Progress: Parameterizing module clk_50" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837791754 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.07.25.01:16:31 Progress: Adding cpu \[altera_nios2_gen2 18.1\] " "2024.07.25.01:16:31 Progress: Adding cpu \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837791755 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.07.25.01:16:32 Progress: Parameterizing module cpu " "2024.07.25.01:16:32 Progress: Parameterizing module cpu" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837792043 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.07.25.01:16:32 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\] " "2024.07.25.01:16:32 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837792048 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.07.25.01:16:32 Progress: Parameterizing module jtag_uart " "2024.07.25.01:16:32 Progress: Parameterizing module jtag_uart" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837792102 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.07.25.01:16:32 Progress: Adding key \[altera_avalon_pio 18.1\] " "2024.07.25.01:16:32 Progress: Adding key \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837792104 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.07.25.01:16:32 Progress: Parameterizing module key " "2024.07.25.01:16:32 Progress: Parameterizing module key" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837792160 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.07.25.01:16:32 Progress: Adding sdram \[altera_avalon_new_sdram_controller 18.1\] " "2024.07.25.01:16:32 Progress: Adding sdram \[altera_avalon_new_sdram_controller 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837792170 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.07.25.01:16:32 Progress: Parameterizing module sdram " "2024.07.25.01:16:32 Progress: Parameterizing module sdram" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837792247 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.07.25.01:16:32 Progress: Adding sw \[altera_avalon_pio 18.1\] " "2024.07.25.01:16:32 Progress: Adding sw \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837792251 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.07.25.01:16:32 Progress: Parameterizing module sw " "2024.07.25.01:16:32 Progress: Parameterizing module sw" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837792254 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.07.25.01:16:32 Progress: Adding timer \[altera_avalon_timer 18.1\] " "2024.07.25.01:16:32 Progress: Adding timer \[altera_avalon_timer 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837792257 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.07.25.01:16:32 Progress: Parameterizing module timer " "2024.07.25.01:16:32 Progress: Parameterizing module timer" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837792417 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.07.25.01:16:32 Progress: Building connections " "2024.07.25.01:16:32 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837792418 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.07.25.01:16:32 Progress: Parameterizing connections " "2024.07.25.01:16:32 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837792499 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.07.25.01:16:32 Progress: Validating " "2024.07.25.01:16:32 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837792505 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.07.25.01:16:33 Progress: Done reading input file " "2024.07.25.01:16:33 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837794000 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "De0_nano_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "De0_nano_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837796029 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "De0_nano_system.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "De0_nano_system.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837796029 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "De0_nano_system.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "De0_nano_system.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837796029 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "De0_nano_system.sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "De0_nano_system.sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837796030 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_nano_system.altpll_0: altpll_0.areset_conduit must be exported, or connected to a matching conduit. " "De0_nano_system.altpll_0: altpll_0.areset_conduit must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837796033 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_nano_system.altpll_0: altpll_0.locked_conduit must be exported, or connected to a matching conduit. " "De0_nano_system.altpll_0: altpll_0.locked_conduit must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837796033 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "De0_nano_system: Generating de0_nano_system \"de0_nano_system\" for QUARTUS_SYNTH " "De0_nano_system: Generating de0_nano_system \"de0_nano_system\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837798407 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux.src2 and cmd_mux_002.sink0 " "Inserting clock-crossing logic between cmd_demux.src2 and cmd_mux_002.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837804665 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_002.src0 and rsp_mux.sink2 " "Inserting clock-crossing logic between rsp_demux_002.src0 and rsp_mux.sink2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837804712 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "TRG_PLS_component_0: \"de0_nano_system\" instantiated TRG_PLS_component \"TRG_PLS_component_0\" " "TRG_PLS_component_0: \"de0_nano_system\" instantiated TRG_PLS_component \"TRG_PLS_component_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837810710 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altpll_0: \"de0_nano_system\" instantiated altpll \"altpll_0\" " "Altpll_0: \"de0_nano_system\" instantiated altpll \"altpll_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837813864 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"de0_nano_system\" instantiated altera_nios2_gen2 \"cpu\" " "Cpu: \"de0_nano_system\" instantiated altera_nios2_gen2 \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837814891 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Starting RTL generation for module 'de0_nano_system_jtag_uart' " "Jtag_uart: Starting RTL generation for module 'de0_nano_system_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837814907 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=de0_nano_system_jtag_uart --dir=C:/Users/suyama84/AppData/Local/Temp/alt9928_8009894482454429719.dir/0005_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/suyama84/AppData/Local/Temp/alt9928_8009894482454429719.dir/0005_jtag_uart_gen//de0_nano_system_jtag_uart_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=de0_nano_system_jtag_uart --dir=C:/Users/suyama84/AppData/Local/Temp/alt9928_8009894482454429719.dir/0005_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/suyama84/AppData/Local/Temp/alt9928_8009894482454429719.dir/0005_jtag_uart_gen//de0_nano_system_jtag_uart_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837814908 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Done RTL generation for module 'de0_nano_system_jtag_uart' " "Jtag_uart: Done RTL generation for module 'de0_nano_system_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837816063 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: \"de0_nano_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\" " "Jtag_uart: \"de0_nano_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837816090 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Key: Starting RTL generation for module 'de0_nano_system_key' " "Key: Starting RTL generation for module 'de0_nano_system_key'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837816109 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Key:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=de0_nano_system_key --dir=C:/Users/suyama84/AppData/Local/Temp/alt9928_8009894482454429719.dir/0006_key_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/suyama84/AppData/Local/Temp/alt9928_8009894482454429719.dir/0006_key_gen//de0_nano_system_key_component_configuration.pl  --do_build_sim=0  \] " "Key:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=de0_nano_system_key --dir=C:/Users/suyama84/AppData/Local/Temp/alt9928_8009894482454429719.dir/0006_key_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/suyama84/AppData/Local/Temp/alt9928_8009894482454429719.dir/0006_key_gen//de0_nano_system_key_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837816110 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Key: Done RTL generation for module 'de0_nano_system_key' " "Key: Done RTL generation for module 'de0_nano_system_key'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837816763 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Key: \"de0_nano_system\" instantiated altera_avalon_pio \"key\" " "Key: \"de0_nano_system\" instantiated altera_avalon_pio \"key\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837816786 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Starting RTL generation for module 'de0_nano_system_sdram' " "Sdram: Starting RTL generation for module 'de0_nano_system_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837816798 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=de0_nano_system_sdram --dir=C:/Users/suyama84/AppData/Local/Temp/alt9928_8009894482454429719.dir/0007_sdram_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/suyama84/AppData/Local/Temp/alt9928_8009894482454429719.dir/0007_sdram_gen//de0_nano_system_sdram_component_configuration.pl  --do_build_sim=0  \] " "Sdram:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=de0_nano_system_sdram --dir=C:/Users/suyama84/AppData/Local/Temp/alt9928_8009894482454429719.dir/0007_sdram_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/suyama84/AppData/Local/Temp/alt9928_8009894482454429719.dir/0007_sdram_gen//de0_nano_system_sdram_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837816798 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Done RTL generation for module 'de0_nano_system_sdram' " "Sdram: Done RTL generation for module 'de0_nano_system_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837817743 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: \"de0_nano_system\" instantiated altera_avalon_new_sdram_controller \"sdram\" " "Sdram: \"de0_nano_system\" instantiated altera_avalon_new_sdram_controller \"sdram\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837817781 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sw: Starting RTL generation for module 'de0_nano_system_sw' " "Sw: Starting RTL generation for module 'de0_nano_system_sw'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837817798 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sw:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=de0_nano_system_sw --dir=C:/Users/suyama84/AppData/Local/Temp/alt9928_8009894482454429719.dir/0008_sw_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/suyama84/AppData/Local/Temp/alt9928_8009894482454429719.dir/0008_sw_gen//de0_nano_system_sw_component_configuration.pl  --do_build_sim=0  \] " "Sw:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=de0_nano_system_sw --dir=C:/Users/suyama84/AppData/Local/Temp/alt9928_8009894482454429719.dir/0008_sw_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/suyama84/AppData/Local/Temp/alt9928_8009894482454429719.dir/0008_sw_gen//de0_nano_system_sw_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837817798 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sw: Done RTL generation for module 'de0_nano_system_sw' " "Sw: Done RTL generation for module 'de0_nano_system_sw'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837818550 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sw: \"de0_nano_system\" instantiated altera_avalon_pio \"sw\" " "Sw: \"de0_nano_system\" instantiated altera_avalon_pio \"sw\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837818563 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer: Starting RTL generation for module 'de0_nano_system_timer' " "Timer: Starting RTL generation for module 'de0_nano_system_timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837818576 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=de0_nano_system_timer --dir=C:/Users/suyama84/AppData/Local/Temp/alt9928_8009894482454429719.dir/0009_timer_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/suyama84/AppData/Local/Temp/alt9928_8009894482454429719.dir/0009_timer_gen//de0_nano_system_timer_component_configuration.pl  --do_build_sim=0  \] " "Timer:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=de0_nano_system_timer --dir=C:/Users/suyama84/AppData/Local/Temp/alt9928_8009894482454429719.dir/0009_timer_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/suyama84/AppData/Local/Temp/alt9928_8009894482454429719.dir/0009_timer_gen//de0_nano_system_timer_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837818577 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer: Done RTL generation for module 'de0_nano_system_timer' " "Timer: Done RTL generation for module 'de0_nano_system_timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837819320 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer: \"de0_nano_system\" instantiated altera_avalon_timer \"timer\" " "Timer: \"de0_nano_system\" instantiated altera_avalon_timer \"timer\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837819334 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837825915 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837826682 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837827587 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837828193 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837828773 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837829384 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837829970 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837830630 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"de0_nano_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"de0_nano_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837836618 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"de0_nano_system\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"de0_nano_system\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837836654 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"de0_nano_system\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"de0_nano_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837836683 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'de0_nano_system_cpu_cpu' " "Cpu: Starting RTL generation for module 'de0_nano_system_cpu_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837836757 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=de0_nano_system_cpu_cpu --dir=C:/Users/suyama84/AppData/Local/Temp/alt9928_8009894482454429719.dir/0012_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/suyama84/AppData/Local/Temp/alt9928_8009894482454429719.dir/0012_cpu_gen//de0_nano_system_cpu_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=de0_nano_system_cpu_cpu --dir=C:/Users/suyama84/AppData/Local/Temp/alt9928_8009894482454429719.dir/0012_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/suyama84/AppData/Local/Temp/alt9928_8009894482454429719.dir/0012_cpu_gen//de0_nano_system_cpu_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837836759 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.07.25 01:17:18 (*) Starting Nios II generation " "Cpu: # 2024.07.25 01:17:18 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837843459 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.07.25 01:17:18 (*)   Checking for plaintext license. " "Cpu: # 2024.07.25 01:17:18 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837843459 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.07.25 01:17:20 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/ " "Cpu: # 2024.07.25 01:17:20 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837843459 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.07.25 01:17:20 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2024.07.25 01:17:20 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837843459 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.07.25 01:17:20 (*)   Plaintext license not found. " "Cpu: # 2024.07.25 01:17:20 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837843460 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.07.25 01:17:20 (*)   No license required to generate encrypted Nios II/e. " "Cpu: # 2024.07.25 01:17:20 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837843460 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.07.25 01:17:20 (*)   Elaborating CPU configuration settings " "Cpu: # 2024.07.25 01:17:20 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837843460 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.07.25 01:17:20 (*)   Creating all objects for CPU " "Cpu: # 2024.07.25 01:17:20 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837843460 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.07.25 01:17:22 (*)   Generating RTL from CPU objects " "Cpu: # 2024.07.25 01:17:22 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837843461 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.07.25 01:17:22 (*)   Creating plain-text RTL " "Cpu: # 2024.07.25 01:17:22 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837843461 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.07.25 01:17:23 (*) Done Nios II generation " "Cpu: # 2024.07.25 01:17:23 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837843461 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'de0_nano_system_cpu_cpu' " "Cpu: Done RTL generation for module 'de0_nano_system_cpu_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837843462 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837843502 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_data_master_translator\" " "Cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837843517 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\" " "Jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837843525 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_data_master_agent\" " "Cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837843533 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\" " "Jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837843543 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837843556 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837843602 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837843659 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837843689 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837843717 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\" " "Router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837843747 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\" " "Router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837843776 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"sdram_s1_burst_adapter\" " "Sdram_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"sdram_s1_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837843795 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837843843 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837843860 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837843893 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\" " "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837843957 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837844006 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837844043 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\" " "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837844067 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\" " "Rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837844098 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837844196 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837844203 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837844287 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837844292 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"sdram_s1_rsp_width_adapter\" " "Sdram_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"sdram_s1_rsp_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837844312 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_merlin_address_alignment.sv " "Reusing file C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837844372 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837844420 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\" " "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837844440 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_avalon_st_pipeline_base.v " "Reusing file C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837844448 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837846049 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_004\" " "Avalon_st_adapter_004: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837847348 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837847362 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_004\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_004\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837847375 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "De0_nano_system: Done \"de0_nano_system\" with 40 modules, 69 files " "De0_nano_system: Done \"de0_nano_system\" with 40 modules, 69 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837847376 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "de0_nano_system.qsys " "Finished elaborating Platform Designer system entity \"de0_nano_system.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721837848721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ledpwm.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ledpwm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ledpwm " "Found entity 1: ledpwm" {  } { { "rtl/ledpwm.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/rtl/ledpwm.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721837849165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837849165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_system/synthesis/de0_nano_system.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_system/synthesis/de0_nano_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 de0_nano_system " "Found entity 1: de0_nano_system" {  } { { "de0_nano_system/synthesis/de0_nano_system.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/de0_nano_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721837849191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837849191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "de0_nano_system/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721837849212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837849212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "de0_nano_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721837849220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837849220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_system/synthesis/submodules/de0_nano_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_system/synthesis/submodules/de0_nano_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de0_nano_system_irq_mapper " "Found entity 1: de0_nano_system_irq_mapper" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_irq_mapper.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721837849229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837849229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 de0_nano_system_mm_interconnect_0 " "Found entity 1: de0_nano_system_mm_interconnect_0" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721837849278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837849278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_avalon_st_adapter_004.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_avalon_st_adapter_004.v" { { "Info" "ISGN_ENTITY_NAME" "1 de0_nano_system_mm_interconnect_0_avalon_st_adapter_004 " "Found entity 1: de0_nano_system_mm_interconnect_0_avalon_st_adapter_004" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_avalon_st_adapter_004.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_avalon_st_adapter_004.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721837849291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837849291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de0_nano_system_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0 " "Found entity 1: de0_nano_system_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721837849309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837849309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 de0_nano_system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: de0_nano_system_mm_interconnect_0_avalon_st_adapter" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721837849321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837849321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de0_nano_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: de0_nano_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721837849334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837849334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "de0_nano_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721837849345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837849345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_system/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "de0_nano_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721837849358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837849358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_system/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "de0_nano_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721837849364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837849364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_system/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_system/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "de0_nano_system/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721837849373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837849373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_system/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_system/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "de0_nano_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721837849408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837849408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_system/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_system/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "de0_nano_system/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721837849418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837849418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "de0_nano_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721837849427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837849427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de0_nano_system_mm_interconnect_0_rsp_mux_001 " "Found entity 1: de0_nano_system_mm_interconnect_0_rsp_mux_001" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721837849452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837849452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file de0_nano_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "de0_nano_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721837849459 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "de0_nano_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721837849459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837849459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de0_nano_system_mm_interconnect_0_rsp_mux " "Found entity 1: de0_nano_system_mm_interconnect_0_rsp_mux" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721837849481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837849481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de0_nano_system_mm_interconnect_0_rsp_demux_002 " "Found entity 1: de0_nano_system_mm_interconnect_0_rsp_demux_002" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_rsp_demux_002.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721837849491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837849491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de0_nano_system_mm_interconnect_0_rsp_demux_001 " "Found entity 1: de0_nano_system_mm_interconnect_0_rsp_demux_001" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721837849501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837849501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de0_nano_system_mm_interconnect_0_rsp_demux " "Found entity 1: de0_nano_system_mm_interconnect_0_rsp_demux" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721837849510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837849510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de0_nano_system_mm_interconnect_0_cmd_mux_001 " "Found entity 1: de0_nano_system_mm_interconnect_0_cmd_mux_001" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721837849535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837849535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de0_nano_system_mm_interconnect_0_cmd_mux " "Found entity 1: de0_nano_system_mm_interconnect_0_cmd_mux" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721837849545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837849545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de0_nano_system_mm_interconnect_0_cmd_demux_001 " "Found entity 1: de0_nano_system_mm_interconnect_0_cmd_demux_001" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721837849555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837849555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de0_nano_system_mm_interconnect_0_cmd_demux " "Found entity 1: de0_nano_system_mm_interconnect_0_cmd_demux" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721837849566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837849566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_system/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_system/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "de0_nano_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721837849585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837849585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "de0_nano_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721837849594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837849594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file de0_nano_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "de0_nano_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721837849626 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "de0_nano_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721837849626 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "de0_nano_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721837849626 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "de0_nano_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721837849626 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "de0_nano_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721837849626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837849626 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "de0_nano_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1721837849664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "de0_nano_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721837849666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837849666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_system/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_system/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "de0_nano_system/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721837849693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837849693 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "de0_nano_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1721837849714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_system/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_system/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "de0_nano_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721837849717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837849717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_system/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_system/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "de0_nano_system/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721837849727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837849727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "de0_nano_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721837849736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837849736 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel de0_nano_system_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at de0_nano_system_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1721837849745 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel de0_nano_system_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at de0_nano_system_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1721837849745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de0_nano_system_mm_interconnect_0_router_007_default_decode " "Found entity 1: de0_nano_system_mm_interconnect_0_router_007_default_decode" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721837849747 ""} { "Info" "ISGN_ENTITY_NAME" "2 de0_nano_system_mm_interconnect_0_router_007 " "Found entity 2: de0_nano_system_mm_interconnect_0_router_007" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721837849747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837849747 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel de0_nano_system_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at de0_nano_system_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1721837849756 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel de0_nano_system_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at de0_nano_system_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1721837849757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de0_nano_system_mm_interconnect_0_router_006_default_decode " "Found entity 1: de0_nano_system_mm_interconnect_0_router_006_default_decode" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721837849758 ""} { "Info" "ISGN_ENTITY_NAME" "2 de0_nano_system_mm_interconnect_0_router_006 " "Found entity 2: de0_nano_system_mm_interconnect_0_router_006" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721837849758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837849758 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel de0_nano_system_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at de0_nano_system_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1721837849767 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel de0_nano_system_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at de0_nano_system_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1721837849768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de0_nano_system_mm_interconnect_0_router_003_default_decode " "Found entity 1: de0_nano_system_mm_interconnect_0_router_003_default_decode" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721837849770 ""} { "Info" "ISGN_ENTITY_NAME" "2 de0_nano_system_mm_interconnect_0_router_003 " "Found entity 2: de0_nano_system_mm_interconnect_0_router_003" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721837849770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837849770 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel de0_nano_system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at de0_nano_system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1721837849779 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel de0_nano_system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at de0_nano_system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1721837849780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de0_nano_system_mm_interconnect_0_router_002_default_decode " "Found entity 1: de0_nano_system_mm_interconnect_0_router_002_default_decode" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721837849781 ""} { "Info" "ISGN_ENTITY_NAME" "2 de0_nano_system_mm_interconnect_0_router_002 " "Found entity 2: de0_nano_system_mm_interconnect_0_router_002" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721837849781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837849781 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel de0_nano_system_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at de0_nano_system_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1721837849803 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel de0_nano_system_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at de0_nano_system_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1721837849804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de0_nano_system_mm_interconnect_0_router_001_default_decode " "Found entity 1: de0_nano_system_mm_interconnect_0_router_001_default_decode" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721837849805 ""} { "Info" "ISGN_ENTITY_NAME" "2 de0_nano_system_mm_interconnect_0_router_001 " "Found entity 2: de0_nano_system_mm_interconnect_0_router_001" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721837849805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837849805 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel de0_nano_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at de0_nano_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1721837849827 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel de0_nano_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at de0_nano_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1721837849828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de0_nano_system_mm_interconnect_0_router_default_decode " "Found entity 1: de0_nano_system_mm_interconnect_0_router_default_decode" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721837849829 ""} { "Info" "ISGN_ENTITY_NAME" "2 de0_nano_system_mm_interconnect_0_router " "Found entity 2: de0_nano_system_mm_interconnect_0_router" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721837849829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837849829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "de0_nano_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721837849862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837849862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "de0_nano_system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721837849882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837849882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_system/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_system/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "de0_nano_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721837849906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837849906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "de0_nano_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721837849928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837849928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_system/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_system/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "de0_nano_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721837849955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837849955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_system/synthesis/submodules/de0_nano_system_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_system/synthesis/submodules/de0_nano_system_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 de0_nano_system_timer " "Found entity 1: de0_nano_system_timer" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_timer.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721837849967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837849967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_system/synthesis/submodules/de0_nano_system_sw.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_system/synthesis/submodules/de0_nano_system_sw.v" { { "Info" "ISGN_ENTITY_NAME" "1 de0_nano_system_sw " "Found entity 1: de0_nano_system_sw" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_sw.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_sw.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721837849977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837849977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_system/synthesis/submodules/de0_nano_system_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file de0_nano_system/synthesis/submodules/de0_nano_system_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 de0_nano_system_sdram_input_efifo_module " "Found entity 1: de0_nano_system_sdram_input_efifo_module" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_sdram.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721837850006 ""} { "Info" "ISGN_ENTITY_NAME" "2 de0_nano_system_sdram " "Found entity 2: de0_nano_system_sdram" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_sdram.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721837850006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837850006 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "de0_nano_system_sdram_test_component.v(236) " "Verilog HDL warning at de0_nano_system_sdram_test_component.v(236): extended using \"x\" or \"z\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_sdram_test_component.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_sdram_test_component.v" 236 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1721837850030 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "de0_nano_system_sdram_test_component.v(237) " "Verilog HDL warning at de0_nano_system_sdram_test_component.v(237): extended using \"x\" or \"z\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_sdram_test_component.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_sdram_test_component.v" 237 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1721837850031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_system/synthesis/submodules/de0_nano_system_sdram_test_component.v 2 2 " "Found 2 design units, including 2 entities, in source file de0_nano_system/synthesis/submodules/de0_nano_system_sdram_test_component.v" { { "Info" "ISGN_ENTITY_NAME" "1 de0_nano_system_sdram_test_component_ram_module " "Found entity 1: de0_nano_system_sdram_test_component_ram_module" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_sdram_test_component.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_sdram_test_component.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721837850032 ""} { "Info" "ISGN_ENTITY_NAME" "2 de0_nano_system_sdram_test_component " "Found entity 2: de0_nano_system_sdram_test_component" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_sdram_test_component.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_sdram_test_component.v" 114 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721837850032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837850032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_system/synthesis/submodules/de0_nano_system_key.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_system/synthesis/submodules/de0_nano_system_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 de0_nano_system_key " "Found entity 1: de0_nano_system_key" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_key.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721837850044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837850044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_system/synthesis/submodules/de0_nano_system_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file de0_nano_system/synthesis/submodules/de0_nano_system_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 de0_nano_system_jtag_uart_sim_scfifo_w " "Found entity 1: de0_nano_system_jtag_uart_sim_scfifo_w" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_jtag_uart.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721837850074 ""} { "Info" "ISGN_ENTITY_NAME" "2 de0_nano_system_jtag_uart_scfifo_w " "Found entity 2: de0_nano_system_jtag_uart_scfifo_w" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_jtag_uart.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721837850074 ""} { "Info" "ISGN_ENTITY_NAME" "3 de0_nano_system_jtag_uart_sim_scfifo_r " "Found entity 3: de0_nano_system_jtag_uart_sim_scfifo_r" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_jtag_uart.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721837850074 ""} { "Info" "ISGN_ENTITY_NAME" "4 de0_nano_system_jtag_uart_scfifo_r " "Found entity 4: de0_nano_system_jtag_uart_scfifo_r" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_jtag_uart.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721837850074 ""} { "Info" "ISGN_ENTITY_NAME" "5 de0_nano_system_jtag_uart " "Found entity 5: de0_nano_system_jtag_uart" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_jtag_uart.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721837850074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837850074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_system/synthesis/submodules/de0_nano_system_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_system/synthesis/submodules/de0_nano_system_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 de0_nano_system_cpu " "Found entity 1: de0_nano_system_cpu" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_cpu.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721837850096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837850096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 de0_nano_system_cpu_cpu_register_bank_a_module " "Found entity 1: de0_nano_system_cpu_cpu_register_bank_a_module" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721837850134 ""} { "Info" "ISGN_ENTITY_NAME" "2 de0_nano_system_cpu_cpu_register_bank_b_module " "Found entity 2: de0_nano_system_cpu_cpu_register_bank_b_module" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721837850134 ""} { "Info" "ISGN_ENTITY_NAME" "3 de0_nano_system_cpu_cpu_nios2_oci_debug " "Found entity 3: de0_nano_system_cpu_cpu_nios2_oci_debug" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721837850134 ""} { "Info" "ISGN_ENTITY_NAME" "4 de0_nano_system_cpu_cpu_nios2_oci_break " "Found entity 4: de0_nano_system_cpu_cpu_nios2_oci_break" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721837850134 ""} { "Info" "ISGN_ENTITY_NAME" "5 de0_nano_system_cpu_cpu_nios2_oci_xbrk " "Found entity 5: de0_nano_system_cpu_cpu_nios2_oci_xbrk" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721837850134 ""} { "Info" "ISGN_ENTITY_NAME" "6 de0_nano_system_cpu_cpu_nios2_oci_dbrk " "Found entity 6: de0_nano_system_cpu_cpu_nios2_oci_dbrk" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721837850134 ""} { "Info" "ISGN_ENTITY_NAME" "7 de0_nano_system_cpu_cpu_nios2_oci_itrace " "Found entity 7: de0_nano_system_cpu_cpu_nios2_oci_itrace" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721837850134 ""} { "Info" "ISGN_ENTITY_NAME" "8 de0_nano_system_cpu_cpu_nios2_oci_td_mode " "Found entity 8: de0_nano_system_cpu_cpu_nios2_oci_td_mode" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721837850134 ""} { "Info" "ISGN_ENTITY_NAME" "9 de0_nano_system_cpu_cpu_nios2_oci_dtrace " "Found entity 9: de0_nano_system_cpu_cpu_nios2_oci_dtrace" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721837850134 ""} { "Info" "ISGN_ENTITY_NAME" "10 de0_nano_system_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: de0_nano_system_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721837850134 ""} { "Info" "ISGN_ENTITY_NAME" "11 de0_nano_system_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: de0_nano_system_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721837850134 ""} { "Info" "ISGN_ENTITY_NAME" "12 de0_nano_system_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: de0_nano_system_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721837850134 ""} { "Info" "ISGN_ENTITY_NAME" "13 de0_nano_system_cpu_cpu_nios2_oci_fifo " "Found entity 13: de0_nano_system_cpu_cpu_nios2_oci_fifo" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721837850134 ""} { "Info" "ISGN_ENTITY_NAME" "14 de0_nano_system_cpu_cpu_nios2_oci_pib " "Found entity 14: de0_nano_system_cpu_cpu_nios2_oci_pib" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721837850134 ""} { "Info" "ISGN_ENTITY_NAME" "15 de0_nano_system_cpu_cpu_nios2_oci_im " "Found entity 15: de0_nano_system_cpu_cpu_nios2_oci_im" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721837850134 ""} { "Info" "ISGN_ENTITY_NAME" "16 de0_nano_system_cpu_cpu_nios2_performance_monitors " "Found entity 16: de0_nano_system_cpu_cpu_nios2_performance_monitors" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721837850134 ""} { "Info" "ISGN_ENTITY_NAME" "17 de0_nano_system_cpu_cpu_nios2_avalon_reg " "Found entity 17: de0_nano_system_cpu_cpu_nios2_avalon_reg" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721837850134 ""} { "Info" "ISGN_ENTITY_NAME" "18 de0_nano_system_cpu_cpu_ociram_sp_ram_module " "Found entity 18: de0_nano_system_cpu_cpu_ociram_sp_ram_module" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721837850134 ""} { "Info" "ISGN_ENTITY_NAME" "19 de0_nano_system_cpu_cpu_nios2_ocimem " "Found entity 19: de0_nano_system_cpu_cpu_nios2_ocimem" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721837850134 ""} { "Info" "ISGN_ENTITY_NAME" "20 de0_nano_system_cpu_cpu_nios2_oci " "Found entity 20: de0_nano_system_cpu_cpu_nios2_oci" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721837850134 ""} { "Info" "ISGN_ENTITY_NAME" "21 de0_nano_system_cpu_cpu " "Found entity 21: de0_nano_system_cpu_cpu" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721837850134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837850134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 de0_nano_system_cpu_cpu_debug_slave_sysclk " "Found entity 1: de0_nano_system_cpu_cpu_debug_slave_sysclk" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721837850144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837850144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 de0_nano_system_cpu_cpu_debug_slave_tck " "Found entity 1: de0_nano_system_cpu_cpu_debug_slave_tck" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu_debug_slave_tck.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721837850168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837850168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 de0_nano_system_cpu_cpu_debug_slave_wrapper " "Found entity 1: de0_nano_system_cpu_cpu_debug_slave_wrapper" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721837850192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837850192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 de0_nano_system_cpu_cpu_test_bench " "Found entity 1: de0_nano_system_cpu_cpu_test_bench" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu_test_bench.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721837850219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837850219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_system/synthesis/submodules/de0_nano_system_altpll_0.v 4 4 " "Found 4 design units, including 4 entities, in source file de0_nano_system/synthesis/submodules/de0_nano_system_altpll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 de0_nano_system_altpll_0_dffpipe_l2c " "Found entity 1: de0_nano_system_altpll_0_dffpipe_l2c" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_altpll_0.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_altpll_0.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721837850243 ""} { "Info" "ISGN_ENTITY_NAME" "2 de0_nano_system_altpll_0_stdsync_sv6 " "Found entity 2: de0_nano_system_altpll_0_stdsync_sv6" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_altpll_0.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_altpll_0.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721837850243 ""} { "Info" "ISGN_ENTITY_NAME" "3 de0_nano_system_altpll_0_altpll_gma2 " "Found entity 3: de0_nano_system_altpll_0_altpll_gma2" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_altpll_0.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_altpll_0.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721837850243 ""} { "Info" "ISGN_ENTITY_NAME" "4 de0_nano_system_altpll_0 " "Found entity 4: de0_nano_system_altpll_0" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_altpll_0.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_altpll_0.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721837850243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837850243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_system/synthesis/submodules/ptmch_cnt.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_system/synthesis/submodules/ptmch_cnt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ptmch_cnt " "Found entity 1: ptmch_cnt" {  } { { "de0_nano_system/synthesis/submodules/ptmch_cnt.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/ptmch_cnt.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721837850263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837850263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_system/synthesis/submodules/ptmch_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_system/synthesis/submodules/ptmch_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ptmch_reg " "Found entity 1: ptmch_reg" {  } { { "de0_nano_system/synthesis/submodules/ptmch_reg.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/ptmch_reg.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721837850287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837850287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_system/synthesis/submodules/ptmch_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_system/synthesis/submodules/ptmch_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ptmch_top " "Found entity 1: ptmch_top" {  } { { "de0_nano_system/synthesis/submodules/ptmch_top.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/ptmch_top.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721837850297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837850297 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ptmch_trg.sv(202) " "Verilog HDL information at ptmch_trg.sv(202): always construct contains both blocking and non-blocking assignments" {  } { { "de0_nano_system/synthesis/submodules/ptmch_trg.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/ptmch_trg.sv" 202 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1721837850317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_system/synthesis/submodules/ptmch_trg.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_system/synthesis/submodules/ptmch_trg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ptmch_trg " "Found entity 1: ptmch_trg" {  } { { "de0_nano_system/synthesis/submodules/ptmch_trg.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/ptmch_trg.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721837850319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837850319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/de0_nano_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/de0_nano_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de0_nano_top " "Found entity 1: de0_nano_top" {  } { { "rtl/de0_nano_top.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/rtl/de0_nano_top.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721837850326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837850326 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/de0_nano_system.v C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/de0_nano_system.v " "File \"c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/de0_nano_system.v\" is a duplicate of already analyzed file \"C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/de0_nano_system.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1721837850354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_system/de0_nano_system.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/de0_nano_system.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837850355 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_avalon_sc_fifo.v C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_avalon_sc_fifo.v " "File \"c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_avalon_sc_fifo.v\" is a duplicate of already analyzed file \"C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_avalon_sc_fifo.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1721837850381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_system/submodules/altera_avalon_sc_fifo.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837850383 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_avalon_st_clock_crosser.v C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_avalon_st_clock_crosser.v " "File \"c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_avalon_st_clock_crosser.v\" is a duplicate of already analyzed file \"C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_avalon_st_clock_crosser.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1721837850390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_system/submodules/altera_avalon_st_clock_crosser.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/altera_avalon_st_clock_crosser.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837850390 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_avalon_st_handshake_clock_crosser.v C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v " "File \"c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_avalon_st_handshake_clock_crosser.v\" is a duplicate of already analyzed file \"C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1721837850397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_system/submodules/altera_avalon_st_handshake_clock_crosser.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/altera_avalon_st_handshake_clock_crosser.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837850398 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_avalon_st_pipeline_base.v C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_avalon_st_pipeline_base.v " "File \"c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_avalon_st_pipeline_base.v\" is a duplicate of already analyzed file \"C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_avalon_st_pipeline_base.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1721837850404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_system/submodules/altera_avalon_st_pipeline_base.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837850405 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_avalon_st_pipeline_stage.sv C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv " "File \"c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_avalon_st_pipeline_stage.sv\" is a duplicate of already analyzed file \"C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1721837850412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_system/submodules/altera_avalon_st_pipeline_stage.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/altera_avalon_st_pipeline_stage.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837850413 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_default_burst_converter.sv C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_default_burst_converter.sv " "File \"c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_default_burst_converter.sv\" is a duplicate of already analyzed file \"C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_default_burst_converter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1721837850420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_system/submodules/altera_default_burst_converter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/altera_default_burst_converter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837850421 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_incr_burst_converter.sv C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_incr_burst_converter.sv " "File \"c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_incr_burst_converter.sv\" is a duplicate of already analyzed file \"C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_incr_burst_converter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1721837850443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_system/submodules/altera_incr_burst_converter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/altera_incr_burst_converter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837850444 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_merlin_address_alignment.sv C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_address_alignment.sv " "File \"c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_merlin_address_alignment.sv\" is a duplicate of already analyzed file \"C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_address_alignment.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1721837850449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_system/submodules/altera_merlin_address_alignment.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837850450 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_merlin_arbitrator.sv C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_arbitrator.sv " "File \"c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_merlin_arbitrator.sv\" is a duplicate of already analyzed file \"C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_arbitrator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1721837850455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_system/submodules/altera_merlin_arbitrator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837850456 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_merlin_burst_adapter.sv C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_burst_adapter.sv " "File \"c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_merlin_burst_adapter.sv\" is a duplicate of already analyzed file \"C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_burst_adapter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1721837850471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_system/submodules/altera_merlin_burst_adapter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/altera_merlin_burst_adapter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837850472 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_merlin_burst_adapter_13_1.sv C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv " "File \"c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_merlin_burst_adapter_13_1.sv\" is a duplicate of already analyzed file \"C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1721837850498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_system/submodules/altera_merlin_burst_adapter_13_1.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/altera_merlin_burst_adapter_13_1.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837850499 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_merlin_burst_adapter_new.sv C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv " "File \"c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_merlin_burst_adapter_new.sv\" is a duplicate of already analyzed file \"C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1721837850535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_system/submodules/altera_merlin_burst_adapter_new.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/altera_merlin_burst_adapter_new.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837850537 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_merlin_burst_adapter_uncmpr.sv C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv " "File \"c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_merlin_burst_adapter_uncmpr.sv\" is a duplicate of already analyzed file \"C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1721837850544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_system/submodules/altera_merlin_burst_adapter_uncmpr.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/altera_merlin_burst_adapter_uncmpr.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837850545 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_merlin_burst_uncompressor.sv C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv " "File \"c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_merlin_burst_uncompressor.sv\" is a duplicate of already analyzed file \"C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1721837850551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_system/submodules/altera_merlin_burst_uncompressor.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837850552 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_merlin_master_agent.sv C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_master_agent.sv " "File \"c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_merlin_master_agent.sv\" is a duplicate of already analyzed file \"C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_master_agent.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1721837850574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_system/submodules/altera_merlin_master_agent.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/altera_merlin_master_agent.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837850575 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_merlin_master_translator.sv C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_master_translator.sv " "File \"c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_merlin_master_translator.sv\" is a duplicate of already analyzed file \"C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_master_translator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1721837850598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_system/submodules/altera_merlin_master_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/altera_merlin_master_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837850600 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_merlin_slave_agent.sv C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_slave_agent.sv " "File \"c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_merlin_slave_agent.sv\" is a duplicate of already analyzed file \"C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_slave_agent.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1721837850620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_system/submodules/altera_merlin_slave_agent.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/altera_merlin_slave_agent.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837850621 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_merlin_slave_translator.sv C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_slave_translator.sv " "File \"c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_merlin_slave_translator.sv\" is a duplicate of already analyzed file \"C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_slave_translator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1721837850644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_system/submodules/altera_merlin_slave_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/altera_merlin_slave_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837850645 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_merlin_width_adapter.sv C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_width_adapter.sv " "File \"c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_merlin_width_adapter.sv\" is a duplicate of already analyzed file \"C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_width_adapter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1721837850671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_system/submodules/altera_merlin_width_adapter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/altera_merlin_width_adapter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837850672 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_reset_controller.v C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_reset_controller.v " "File \"c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_reset_controller.v\" is a duplicate of already analyzed file \"C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_reset_controller.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1721837850698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_system/submodules/altera_reset_controller.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/altera_reset_controller.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837850699 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_reset_synchronizer.v C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_reset_synchronizer.v " "File \"c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_reset_synchronizer.v\" is a duplicate of already analyzed file \"C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_reset_synchronizer.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1721837850707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_system/submodules/altera_reset_synchronizer.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/altera_reset_synchronizer.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837850707 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_std_synchronizer_nocut.v C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_std_synchronizer_nocut.v " "File \"c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_std_synchronizer_nocut.v\" is a duplicate of already analyzed file \"C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_std_synchronizer_nocut.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1721837850715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_system/submodules/altera_std_synchronizer_nocut.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/altera_std_synchronizer_nocut.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837850716 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_wrap_burst_converter.sv C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_wrap_burst_converter.sv " "File \"c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_wrap_burst_converter.sv\" is a duplicate of already analyzed file \"C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_wrap_burst_converter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1721837850742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_system/submodules/altera_wrap_burst_converter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/altera_wrap_burst_converter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837850742 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_altpll_0.v C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_altpll_0.v " "File \"c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_altpll_0.v\" is a duplicate of already analyzed file \"C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_altpll_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1721837850766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_system/submodules/de0_nano_system_altpll_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/de0_nano_system_altpll_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837850767 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_cpu.v C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu.v " "File \"c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_cpu.v\" is a duplicate of already analyzed file \"C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1721837850775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_system/submodules/de0_nano_system_cpu.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/de0_nano_system_cpu.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837850776 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_cpu_cpu.v C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v " "File \"c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_cpu_cpu.v\" is a duplicate of already analyzed file \"C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1721837850797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_system/submodules/de0_nano_system_cpu_cpu.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/de0_nano_system_cpu_cpu.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837850802 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_cpu_cpu_debug_slave_sysclk.v C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu_debug_slave_sysclk.v " "File \"c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_cpu_cpu_debug_slave_sysclk.v\" is a duplicate of already analyzed file \"C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu_debug_slave_sysclk.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1721837850811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_system/submodules/de0_nano_system_cpu_cpu_debug_slave_sysclk.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/de0_nano_system_cpu_cpu_debug_slave_sysclk.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837850812 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_cpu_cpu_debug_slave_tck.v C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu_debug_slave_tck.v " "File \"c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_cpu_cpu_debug_slave_tck.v\" is a duplicate of already analyzed file \"C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu_debug_slave_tck.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1721837850840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_system/submodules/de0_nano_system_cpu_cpu_debug_slave_tck.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/de0_nano_system_cpu_cpu_debug_slave_tck.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837850841 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_cpu_cpu_debug_slave_wrapper.v C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu_debug_slave_wrapper.v " "File \"c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_cpu_cpu_debug_slave_wrapper.v\" is a duplicate of already analyzed file \"C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu_debug_slave_wrapper.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1721837850868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_system/submodules/de0_nano_system_cpu_cpu_debug_slave_wrapper.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/de0_nano_system_cpu_cpu_debug_slave_wrapper.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837850869 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_cpu_cpu_test_bench.v C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu_test_bench.v " "File \"c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_cpu_cpu_test_bench.v\" is a duplicate of already analyzed file \"C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu_test_bench.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1721837850899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_system/submodules/de0_nano_system_cpu_cpu_test_bench.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/de0_nano_system_cpu_cpu_test_bench.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837850902 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_irq_mapper.sv C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_irq_mapper.sv " "File \"c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_irq_mapper.sv\" is a duplicate of already analyzed file \"C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_irq_mapper.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1721837850911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_system/submodules/de0_nano_system_irq_mapper.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/de0_nano_system_irq_mapper.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837850911 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_jtag_uart.v C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_jtag_uart.v " "File \"c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_jtag_uart.v\" is a duplicate of already analyzed file \"C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_jtag_uart.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1721837850941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_system/submodules/de0_nano_system_jtag_uart.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/de0_nano_system_jtag_uart.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837850942 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_key.v C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_key.v " "File \"c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_key.v\" is a duplicate of already analyzed file \"C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_key.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1721837850949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_system/submodules/de0_nano_system_key.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/de0_nano_system_key.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837850950 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0.v C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v " "File \"c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0.v\" is a duplicate of already analyzed file \"C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1721837851002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837851005 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_avalon_st_adapter.v C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_avalon_st_adapter.v " "File \"c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_avalon_st_adapter.v\" is a duplicate of already analyzed file \"C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_avalon_st_adapter.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1721837851014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_avalon_st_adapter.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_avalon_st_adapter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837851015 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_avalon_st_adapter_004.v C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_avalon_st_adapter_004.v " "File \"c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_avalon_st_adapter_004.v\" is a duplicate of already analyzed file \"C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_avalon_st_adapter_004.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1721837851025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_avalon_st_adapter_004.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_avalon_st_adapter_004.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837851026 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv " "File \"c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv\" is a duplicate of already analyzed file \"C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1721837851035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837851036 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv " "File \"c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv\" is a duplicate of already analyzed file \"C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1721837851044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837851045 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_cmd_demux.sv C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_cmd_demux.sv " "File \"c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_cmd_demux.sv\" is a duplicate of already analyzed file \"C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_cmd_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1721837851052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_cmd_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_cmd_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837851053 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_cmd_demux_001.sv C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_cmd_demux_001.sv " "File \"c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_cmd_demux_001.sv\" is a duplicate of already analyzed file \"C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_cmd_demux_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1721837851061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_cmd_demux_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_cmd_demux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837851061 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_cmd_mux.sv C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_cmd_mux.sv " "File \"c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_cmd_mux.sv\" is a duplicate of already analyzed file \"C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_cmd_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1721837851069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_cmd_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_cmd_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837851070 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_cmd_mux_001.sv C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_cmd_mux_001.sv " "File \"c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_cmd_mux_001.sv\" is a duplicate of already analyzed file \"C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_cmd_mux_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1721837851094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_cmd_mux_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_cmd_mux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837851095 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_router.sv C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router.sv " "File \"c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_router.sv\" is a duplicate of already analyzed file \"C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1721837851120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_router.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_router.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837851121 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_router_001.sv C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_001.sv " "File \"c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_router_001.sv\" is a duplicate of already analyzed file \"C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1721837851148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_router_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_router_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837851149 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_router_002.sv C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_002.sv " "File \"c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_router_002.sv\" is a duplicate of already analyzed file \"C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_002.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1721837851158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_router_002.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_router_002.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837851159 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_router_003.sv C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_003.sv " "File \"c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_router_003.sv\" is a duplicate of already analyzed file \"C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_003.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1721837851167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_router_003.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_router_003.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837851168 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_router_006.sv C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_006.sv " "File \"c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_router_006.sv\" is a duplicate of already analyzed file \"C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_006.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1721837851176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_router_006.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_router_006.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837851177 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_router_007.sv C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_007.sv " "File \"c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_router_007.sv\" is a duplicate of already analyzed file \"C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_007.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1721837851185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_router_007.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_router_007.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837851186 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_rsp_demux.sv C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_rsp_demux.sv " "File \"c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_rsp_demux.sv\" is a duplicate of already analyzed file \"C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_rsp_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1721837851194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_rsp_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_rsp_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837851195 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_rsp_demux_001.sv C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_rsp_demux_001.sv " "File \"c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_rsp_demux_001.sv\" is a duplicate of already analyzed file \"C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_rsp_demux_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1721837851202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_rsp_demux_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_rsp_demux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837851203 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_rsp_demux_002.sv C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_rsp_demux_002.sv " "File \"c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_rsp_demux_002.sv\" is a duplicate of already analyzed file \"C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_rsp_demux_002.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1721837851211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_rsp_demux_002.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_rsp_demux_002.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837851211 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_rsp_mux.sv C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_rsp_mux.sv " "File \"c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_rsp_mux.sv\" is a duplicate of already analyzed file \"C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_rsp_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1721837851234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_rsp_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_rsp_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837851236 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_rsp_mux_001.sv C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_rsp_mux_001.sv " "File \"c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_rsp_mux_001.sv\" is a duplicate of already analyzed file \"C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_rsp_mux_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1721837851260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_rsp_mux_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_rsp_mux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837851260 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_sdram.v C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_sdram.v " "File \"c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_sdram.v\" is a duplicate of already analyzed file \"C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_sdram.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1721837851289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_system/submodules/de0_nano_system_sdram.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/de0_nano_system_sdram.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837851290 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_sdram_test_component.v C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_sdram_test_component.v " "File \"c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_sdram_test_component.v\" is a duplicate of already analyzed file \"C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_sdram_test_component.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1721837851309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_system/submodules/de0_nano_system_sdram_test_component.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/de0_nano_system_sdram_test_component.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837851310 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_sw.v C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_sw.v " "File \"c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_sw.v\" is a duplicate of already analyzed file \"C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_sw.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1721837851318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_system/submodules/de0_nano_system_sw.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/de0_nano_system_sw.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837851318 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_timer.v C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_timer.v " "File \"c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_timer.v\" is a duplicate of already analyzed file \"C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_timer.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1721837851326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_system/submodules/de0_nano_system_timer.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/de0_nano_system_timer.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837851327 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/ptmch_cnt.sv C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/ptmch_cnt.sv " "File \"c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/ptmch_cnt.sv\" is a duplicate of already analyzed file \"C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/ptmch_cnt.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1721837851357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_system/submodules/ptmch_cnt.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/ptmch_cnt.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837851358 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/ptmch_reg.sv C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/ptmch_reg.sv " "File \"c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/ptmch_reg.sv\" is a duplicate of already analyzed file \"C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/ptmch_reg.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1721837851380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_system/submodules/ptmch_reg.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/ptmch_reg.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837851380 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/ptmch_top.sv C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/ptmch_top.sv " "File \"c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/ptmch_top.sv\" is a duplicate of already analyzed file \"C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/ptmch_top.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1721837851389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_system/submodules/ptmch_top.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/ptmch_top.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837851390 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/ptmch_trg.sv C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/ptmch_trg.sv " "File \"c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/ptmch_trg.sv\" is a duplicate of already analyzed file \"C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/ptmch_trg.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1721837851412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_system/submodules/ptmch_trg.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/ptmch_trg.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837851413 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de0_nano_system_sdram.v(318) " "Verilog HDL or VHDL warning at de0_nano_system_sdram.v(318): conditional expression evaluates to a constant" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_sdram.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1721837851448 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de0_nano_system_sdram.v(328) " "Verilog HDL or VHDL warning at de0_nano_system_sdram.v(328): conditional expression evaluates to a constant" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_sdram.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1721837851448 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de0_nano_system_sdram.v(338) " "Verilog HDL or VHDL warning at de0_nano_system_sdram.v(338): conditional expression evaluates to a constant" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_sdram.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1721837851448 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de0_nano_system_sdram.v(682) " "Verilog HDL or VHDL warning at de0_nano_system_sdram.v(682): conditional expression evaluates to a constant" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_sdram.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1721837851452 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "de0_nano_top " "Elaborating entity \"de0_nano_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1721837851709 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK de0_nano_top.sv(30) " "Output port \"DRAM_CLK\" at de0_nano_top.sv(30) has no driver" {  } { { "rtl/de0_nano_top.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/rtl/de0_nano_top.sv" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1721837851711 "|de0_nano_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de0_nano_system de0_nano_system:u0_inst " "Elaborating entity \"de0_nano_system\" for hierarchy \"de0_nano_system:u0_inst\"" {  } { { "rtl/de0_nano_top.sv" "u0_inst" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/rtl/de0_nano_top.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721837851724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ptmch_top de0_nano_system:u0_inst\|ptmch_top:trg_pls_component_0 " "Elaborating entity \"ptmch_top\" for hierarchy \"de0_nano_system:u0_inst\|ptmch_top:trg_pls_component_0\"" {  } { { "de0_nano_system/synthesis/de0_nano_system.v" "trg_pls_component_0" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/de0_nano_system.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721837851742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ptmch_trg de0_nano_system:u0_inst\|ptmch_top:trg_pls_component_0\|ptmch_trg:trg_inst " "Elaborating entity \"ptmch_trg\" for hierarchy \"de0_nano_system:u0_inst\|ptmch_top:trg_pls_component_0\|ptmch_trg:trg_inst\"" {  } { { "de0_nano_system/synthesis/submodules/ptmch_top.sv" "trg_inst" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/ptmch_top.sv" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721837851758 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c_inst_mch ptmch_trg.sv(202) " "Verilog HDL Always Construct warning at ptmch_trg.sv(202): inferring latch(es) for variable \"c_inst_mch\", which holds its previous value in one or more paths through the always construct" {  } { { "de0_nano_system/synthesis/submodules/ptmch_trg.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/ptmch_trg.sv" 202 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1721837851763 "|de0_nano_top|de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_inst_mch ptmch_trg.sv(202) " "Inferred latch for \"c_inst_mch\" at ptmch_trg.sv(202)" {  } { { "de0_nano_system/synthesis/submodules/ptmch_trg.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/ptmch_trg.sv" 202 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837851767 "|de0_nano_top|de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ptmch_cnt de0_nano_system:u0_inst\|ptmch_top:trg_pls_component_0\|ptmch_cnt:cnt_inst " "Elaborating entity \"ptmch_cnt\" for hierarchy \"de0_nano_system:u0_inst\|ptmch_top:trg_pls_component_0\|ptmch_cnt:cnt_inst\"" {  } { { "de0_nano_system/synthesis/submodules/ptmch_top.sv" "cnt_inst" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/ptmch_top.sv" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721837851823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ptmch_reg de0_nano_system:u0_inst\|ptmch_top:trg_pls_component_0\|ptmch_reg:reg_inst " "Elaborating entity \"ptmch_reg\" for hierarchy \"de0_nano_system:u0_inst\|ptmch_top:trg_pls_component_0\|ptmch_reg:reg_inst\"" {  } { { "de0_nano_system/synthesis/submodules/ptmch_top.sv" "reg_inst" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/ptmch_top.sv" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721837851891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de0_nano_system_altpll_0 de0_nano_system:u0_inst\|de0_nano_system_altpll_0:altpll_0 " "Elaborating entity \"de0_nano_system_altpll_0\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_altpll_0:altpll_0\"" {  } { { "de0_nano_system/synthesis/de0_nano_system.v" "altpll_0" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/de0_nano_system.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721837851995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de0_nano_system_altpll_0_stdsync_sv6 de0_nano_system:u0_inst\|de0_nano_system_altpll_0:altpll_0\|de0_nano_system_altpll_0_stdsync_sv6:stdsync2 " "Elaborating entity \"de0_nano_system_altpll_0_stdsync_sv6\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_altpll_0:altpll_0\|de0_nano_system_altpll_0_stdsync_sv6:stdsync2\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_altpll_0.v" "stdsync2" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_altpll_0.v" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721837852049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de0_nano_system_altpll_0_dffpipe_l2c de0_nano_system:u0_inst\|de0_nano_system_altpll_0:altpll_0\|de0_nano_system_altpll_0_stdsync_sv6:stdsync2\|de0_nano_system_altpll_0_dffpipe_l2c:dffpipe3 " "Elaborating entity \"de0_nano_system_altpll_0_dffpipe_l2c\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_altpll_0:altpll_0\|de0_nano_system_altpll_0_stdsync_sv6:stdsync2\|de0_nano_system_altpll_0_dffpipe_l2c:dffpipe3\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_altpll_0.v" "dffpipe3" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_altpll_0.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721837852096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de0_nano_system_altpll_0_altpll_gma2 de0_nano_system:u0_inst\|de0_nano_system_altpll_0:altpll_0\|de0_nano_system_altpll_0_altpll_gma2:sd1 " "Elaborating entity \"de0_nano_system_altpll_0_altpll_gma2\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_altpll_0:altpll_0\|de0_nano_system_altpll_0_altpll_gma2:sd1\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_altpll_0.v" "sd1" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_altpll_0.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721837852138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de0_nano_system_cpu de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu " "Elaborating entity \"de0_nano_system_cpu\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\"" {  } { { "de0_nano_system/synthesis/de0_nano_system.v" "cpu" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/de0_nano_system.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721837852244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de0_nano_system_cpu_cpu de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu " "Elaborating entity \"de0_nano_system_cpu_cpu\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_cpu.v" "cpu" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721837852299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de0_nano_system_cpu_cpu_test_bench de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_test_bench:the_de0_nano_system_cpu_cpu_test_bench " "Elaborating entity \"de0_nano_system_cpu_cpu_test_bench\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_test_bench:the_de0_nano_system_cpu_cpu_test_bench\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" "the_de0_nano_system_cpu_cpu_test_bench" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" 3563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721837852621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de0_nano_system_cpu_cpu_register_bank_a_module de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_register_bank_a_module:de0_nano_system_cpu_cpu_register_bank_a " "Elaborating entity \"de0_nano_system_cpu_cpu_register_bank_a_module\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_register_bank_a_module:de0_nano_system_cpu_cpu_register_bank_a\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" "de0_nano_system_cpu_cpu_register_bank_a" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721837852682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_register_bank_a_module:de0_nano_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_register_bank_a_module:de0_nano_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721837853195 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_register_bank_a_module:de0_nano_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_register_bank_a_module:de0_nano_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721837853225 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_register_bank_a_module:de0_nano_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_register_bank_a_module:de0_nano_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721837853227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721837853227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721837853227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721837853227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721837853227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721837853227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721837853227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721837853227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721837853227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721837853227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721837853227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721837853227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721837853227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721837853227 ""}  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1721837853227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/db/altsyncram_6mc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721837853444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837853444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_register_bank_a_module:de0_nano_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_register_bank_a_module:de0_nano_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721837853446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de0_nano_system_cpu_cpu_register_bank_b_module de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_register_bank_b_module:de0_nano_system_cpu_cpu_register_bank_b " "Elaborating entity \"de0_nano_system_cpu_cpu_register_bank_b_module\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_register_bank_b_module:de0_nano_system_cpu_cpu_register_bank_b\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" "de0_nano_system_cpu_cpu_register_bank_b" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" 4097 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721837853521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de0_nano_system_cpu_cpu_nios2_oci de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci " "Elaborating entity \"de0_nano_system_cpu_cpu_nios2_oci\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" "the_de0_nano_system_cpu_cpu_nios2_oci" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" 4593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721837853646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de0_nano_system_cpu_cpu_nios2_oci_debug de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci\|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug " "Elaborating entity \"de0_nano_system_cpu_cpu_nios2_oci_debug\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci\|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" "the_de0_nano_system_cpu_cpu_nios2_oci_debug" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721837853728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci\|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci\|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721837853896 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci\|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci\|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721837853920 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci\|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci\|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721837853921 ""}  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1721837853921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de0_nano_system_cpu_cpu_nios2_oci_break de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci\|de0_nano_system_cpu_cpu_nios2_oci_break:the_de0_nano_system_cpu_cpu_nios2_oci_break " "Elaborating entity \"de0_nano_system_cpu_cpu_nios2_oci_break\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci\|de0_nano_system_cpu_cpu_nios2_oci_break:the_de0_nano_system_cpu_cpu_nios2_oci_break\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" "the_de0_nano_system_cpu_cpu_nios2_oci_break" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721837853939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de0_nano_system_cpu_cpu_nios2_oci_xbrk de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci\|de0_nano_system_cpu_cpu_nios2_oci_xbrk:the_de0_nano_system_cpu_cpu_nios2_oci_xbrk " "Elaborating entity \"de0_nano_system_cpu_cpu_nios2_oci_xbrk\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci\|de0_nano_system_cpu_cpu_nios2_oci_xbrk:the_de0_nano_system_cpu_cpu_nios2_oci_xbrk\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" "the_de0_nano_system_cpu_cpu_nios2_oci_xbrk" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721837854038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de0_nano_system_cpu_cpu_nios2_oci_dbrk de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci\|de0_nano_system_cpu_cpu_nios2_oci_dbrk:the_de0_nano_system_cpu_cpu_nios2_oci_dbrk " "Elaborating entity \"de0_nano_system_cpu_cpu_nios2_oci_dbrk\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci\|de0_nano_system_cpu_cpu_nios2_oci_dbrk:the_de0_nano_system_cpu_cpu_nios2_oci_dbrk\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" "the_de0_nano_system_cpu_cpu_nios2_oci_dbrk" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721837854085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de0_nano_system_cpu_cpu_nios2_oci_itrace de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci\|de0_nano_system_cpu_cpu_nios2_oci_itrace:the_de0_nano_system_cpu_cpu_nios2_oci_itrace " "Elaborating entity \"de0_nano_system_cpu_cpu_nios2_oci_itrace\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci\|de0_nano_system_cpu_cpu_nios2_oci_itrace:the_de0_nano_system_cpu_cpu_nios2_oci_itrace\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" "the_de0_nano_system_cpu_cpu_nios2_oci_itrace" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721837854138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de0_nano_system_cpu_cpu_nios2_oci_dtrace de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci\|de0_nano_system_cpu_cpu_nios2_oci_dtrace:the_de0_nano_system_cpu_cpu_nios2_oci_dtrace " "Elaborating entity \"de0_nano_system_cpu_cpu_nios2_oci_dtrace\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci\|de0_nano_system_cpu_cpu_nios2_oci_dtrace:the_de0_nano_system_cpu_cpu_nios2_oci_dtrace\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" "the_de0_nano_system_cpu_cpu_nios2_oci_dtrace" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721837854188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de0_nano_system_cpu_cpu_nios2_oci_td_mode de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci\|de0_nano_system_cpu_cpu_nios2_oci_dtrace:the_de0_nano_system_cpu_cpu_nios2_oci_dtrace\|de0_nano_system_cpu_cpu_nios2_oci_td_mode:de0_nano_system_cpu_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"de0_nano_system_cpu_cpu_nios2_oci_td_mode\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci\|de0_nano_system_cpu_cpu_nios2_oci_dtrace:the_de0_nano_system_cpu_cpu_nios2_oci_dtrace\|de0_nano_system_cpu_cpu_nios2_oci_td_mode:de0_nano_system_cpu_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" "de0_nano_system_cpu_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721837854336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de0_nano_system_cpu_cpu_nios2_oci_fifo de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci\|de0_nano_system_cpu_cpu_nios2_oci_fifo:the_de0_nano_system_cpu_cpu_nios2_oci_fifo " "Elaborating entity \"de0_nano_system_cpu_cpu_nios2_oci_fifo\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci\|de0_nano_system_cpu_cpu_nios2_oci_fifo:the_de0_nano_system_cpu_cpu_nios2_oci_fifo\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" "the_de0_nano_system_cpu_cpu_nios2_oci_fifo" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721837854399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de0_nano_system_cpu_cpu_nios2_oci_compute_input_tm_cnt de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci\|de0_nano_system_cpu_cpu_nios2_oci_fifo:the_de0_nano_system_cpu_cpu_nios2_oci_fifo\|de0_nano_system_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_de0_nano_system_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"de0_nano_system_cpu_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci\|de0_nano_system_cpu_cpu_nios2_oci_fifo:the_de0_nano_system_cpu_cpu_nios2_oci_fifo\|de0_nano_system_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_de0_nano_system_cpu_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" "the_de0_nano_system_cpu_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721837854520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de0_nano_system_cpu_cpu_nios2_oci_fifo_wrptr_inc de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci\|de0_nano_system_cpu_cpu_nios2_oci_fifo:the_de0_nano_system_cpu_cpu_nios2_oci_fifo\|de0_nano_system_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_de0_nano_system_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"de0_nano_system_cpu_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci\|de0_nano_system_cpu_cpu_nios2_oci_fifo:the_de0_nano_system_cpu_cpu_nios2_oci_fifo\|de0_nano_system_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_de0_nano_system_cpu_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" "the_de0_nano_system_cpu_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721837854566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de0_nano_system_cpu_cpu_nios2_oci_fifo_cnt_inc de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci\|de0_nano_system_cpu_cpu_nios2_oci_fifo:the_de0_nano_system_cpu_cpu_nios2_oci_fifo\|de0_nano_system_cpu_cpu_nios2_oci_fifo_cnt_inc:the_de0_nano_system_cpu_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"de0_nano_system_cpu_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci\|de0_nano_system_cpu_cpu_nios2_oci_fifo:the_de0_nano_system_cpu_cpu_nios2_oci_fifo\|de0_nano_system_cpu_cpu_nios2_oci_fifo_cnt_inc:the_de0_nano_system_cpu_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" "the_de0_nano_system_cpu_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721837854605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de0_nano_system_cpu_cpu_nios2_oci_pib de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci\|de0_nano_system_cpu_cpu_nios2_oci_pib:the_de0_nano_system_cpu_cpu_nios2_oci_pib " "Elaborating entity \"de0_nano_system_cpu_cpu_nios2_oci_pib\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci\|de0_nano_system_cpu_cpu_nios2_oci_pib:the_de0_nano_system_cpu_cpu_nios2_oci_pib\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" "the_de0_nano_system_cpu_cpu_nios2_oci_pib" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721837854644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de0_nano_system_cpu_cpu_nios2_oci_im de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci\|de0_nano_system_cpu_cpu_nios2_oci_im:the_de0_nano_system_cpu_cpu_nios2_oci_im " "Elaborating entity \"de0_nano_system_cpu_cpu_nios2_oci_im\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci\|de0_nano_system_cpu_cpu_nios2_oci_im:the_de0_nano_system_cpu_cpu_nios2_oci_im\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" "the_de0_nano_system_cpu_cpu_nios2_oci_im" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721837854689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de0_nano_system_cpu_cpu_nios2_avalon_reg de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci\|de0_nano_system_cpu_cpu_nios2_avalon_reg:the_de0_nano_system_cpu_cpu_nios2_avalon_reg " "Elaborating entity \"de0_nano_system_cpu_cpu_nios2_avalon_reg\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci\|de0_nano_system_cpu_cpu_nios2_avalon_reg:the_de0_nano_system_cpu_cpu_nios2_avalon_reg\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" "the_de0_nano_system_cpu_cpu_nios2_avalon_reg" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721837854739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de0_nano_system_cpu_cpu_nios2_ocimem de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci\|de0_nano_system_cpu_cpu_nios2_ocimem:the_de0_nano_system_cpu_cpu_nios2_ocimem " "Elaborating entity \"de0_nano_system_cpu_cpu_nios2_ocimem\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci\|de0_nano_system_cpu_cpu_nios2_ocimem:the_de0_nano_system_cpu_cpu_nios2_ocimem\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" "the_de0_nano_system_cpu_cpu_nios2_ocimem" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721837854794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de0_nano_system_cpu_cpu_ociram_sp_ram_module de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci\|de0_nano_system_cpu_cpu_nios2_ocimem:the_de0_nano_system_cpu_cpu_nios2_ocimem\|de0_nano_system_cpu_cpu_ociram_sp_ram_module:de0_nano_system_cpu_cpu_ociram_sp_ram " "Elaborating entity \"de0_nano_system_cpu_cpu_ociram_sp_ram_module\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci\|de0_nano_system_cpu_cpu_nios2_ocimem:the_de0_nano_system_cpu_cpu_nios2_ocimem\|de0_nano_system_cpu_cpu_ociram_sp_ram_module:de0_nano_system_cpu_cpu_ociram_sp_ram\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" "de0_nano_system_cpu_cpu_ociram_sp_ram" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721837854901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci\|de0_nano_system_cpu_cpu_nios2_ocimem:the_de0_nano_system_cpu_cpu_nios2_ocimem\|de0_nano_system_cpu_cpu_ociram_sp_ram_module:de0_nano_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci\|de0_nano_system_cpu_cpu_nios2_ocimem:the_de0_nano_system_cpu_cpu_nios2_ocimem\|de0_nano_system_cpu_cpu_ociram_sp_ram_module:de0_nano_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721837854969 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci\|de0_nano_system_cpu_cpu_nios2_ocimem:the_de0_nano_system_cpu_cpu_nios2_ocimem\|de0_nano_system_cpu_cpu_ociram_sp_ram_module:de0_nano_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci\|de0_nano_system_cpu_cpu_nios2_ocimem:the_de0_nano_system_cpu_cpu_nios2_ocimem\|de0_nano_system_cpu_cpu_ociram_sp_ram_module:de0_nano_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721837855016 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci\|de0_nano_system_cpu_cpu_nios2_ocimem:the_de0_nano_system_cpu_cpu_nios2_ocimem\|de0_nano_system_cpu_cpu_ociram_sp_ram_module:de0_nano_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci\|de0_nano_system_cpu_cpu_nios2_ocimem:the_de0_nano_system_cpu_cpu_nios2_ocimem\|de0_nano_system_cpu_cpu_ociram_sp_ram_module:de0_nano_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721837855016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721837855016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721837855016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721837855016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721837855016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721837855016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721837855016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721837855016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721837855016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721837855016 ""}  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1721837855016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/db/altsyncram_ac71.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721837855236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837855236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci\|de0_nano_system_cpu_cpu_nios2_ocimem:the_de0_nano_system_cpu_cpu_nios2_ocimem\|de0_nano_system_cpu_cpu_ociram_sp_ram_module:de0_nano_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci\|de0_nano_system_cpu_cpu_nios2_ocimem:the_de0_nano_system_cpu_cpu_nios2_ocimem\|de0_nano_system_cpu_cpu_ociram_sp_ram_module:de0_nano_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721837855242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de0_nano_system_cpu_cpu_debug_slave_wrapper de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci\|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper " "Elaborating entity \"de0_nano_system_cpu_cpu_debug_slave_wrapper\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci\|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" "the_de0_nano_system_cpu_cpu_debug_slave_wrapper" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721837855337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de0_nano_system_cpu_cpu_debug_slave_tck de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci\|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper\|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck " "Elaborating entity \"de0_nano_system_cpu_cpu_debug_slave_tck\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci\|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper\|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu_debug_slave_wrapper.v" "the_de0_nano_system_cpu_cpu_debug_slave_tck" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721837855400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de0_nano_system_cpu_cpu_debug_slave_sysclk de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci\|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper\|de0_nano_system_cpu_cpu_debug_slave_sysclk:the_de0_nano_system_cpu_cpu_debug_slave_sysclk " "Elaborating entity \"de0_nano_system_cpu_cpu_debug_slave_sysclk\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci\|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper\|de0_nano_system_cpu_cpu_debug_slave_sysclk:the_de0_nano_system_cpu_cpu_debug_slave_sysclk\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu_debug_slave_wrapper.v" "the_de0_nano_system_cpu_cpu_debug_slave_sysclk" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721837855549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci\|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:de0_nano_system_cpu_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci\|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:de0_nano_system_cpu_cpu_debug_slave_phy\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu_debug_slave_wrapper.v" "de0_nano_system_cpu_cpu_debug_slave_phy" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721837855888 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci\|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:de0_nano_system_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci\|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:de0_nano_system_cpu_cpu_debug_slave_phy\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721837855909 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci\|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:de0_nano_system_cpu_cpu_debug_slave_phy " "Instantiated megafunction \"de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci\|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:de0_nano_system_cpu_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721837855910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721837855910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721837855910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721837855910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721837855910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721837855910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721837855910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721837855910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721837855910 ""}  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1721837855910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci\|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:de0_nano_system_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci\|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:de0_nano_system_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721837855923 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci\|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:de0_nano_system_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci\|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:de0_nano_system_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci\|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:de0_nano_system_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci\|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:de0_nano_system_cpu_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721837855949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci\|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:de0_nano_system_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci\|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:de0_nano_system_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721837857730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci\|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:de0_nano_system_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci\|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:de0_nano_system_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721837858049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de0_nano_system_jtag_uart de0_nano_system:u0_inst\|de0_nano_system_jtag_uart:jtag_uart " "Elaborating entity \"de0_nano_system_jtag_uart\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_jtag_uart:jtag_uart\"" {  } { { "de0_nano_system/synthesis/de0_nano_system.v" "jtag_uart" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/de0_nano_system.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721837858143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de0_nano_system_jtag_uart_scfifo_w de0_nano_system:u0_inst\|de0_nano_system_jtag_uart:jtag_uart\|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w " "Elaborating entity \"de0_nano_system_jtag_uart_scfifo_w\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_jtag_uart:jtag_uart\|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_jtag_uart.v" "the_de0_nano_system_jtag_uart_scfifo_w" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721837858191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo de0_nano_system:u0_inst\|de0_nano_system_jtag_uart:jtag_uart\|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_jtag_uart:jtag_uart\|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_jtag_uart.v" "wfifo" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721837858929 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de0_nano_system:u0_inst\|de0_nano_system_jtag_uart:jtag_uart\|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"de0_nano_system:u0_inst\|de0_nano_system_jtag_uart:jtag_uart\|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_jtag_uart.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721837858947 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de0_nano_system:u0_inst\|de0_nano_system_jtag_uart:jtag_uart\|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"de0_nano_system:u0_inst\|de0_nano_system_jtag_uart:jtag_uart\|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721837858947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721837858947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721837858947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721837858947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721837858947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721837858947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721837858947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721837858947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721837858947 ""}  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_jtag_uart.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1721837858947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_kr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_kr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_kr21 " "Found entity 1: scfifo_kr21" {  } { { "db/scfifo_kr21.tdf" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/db/scfifo_kr21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721837859272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837859272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_kr21 de0_nano_system:u0_inst\|de0_nano_system_jtag_uart:jtag_uart\|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_kr21:auto_generated " "Elaborating entity \"scfifo_kr21\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_jtag_uart:jtag_uart\|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_kr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721837859276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/db/a_dpfifo_l011.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721837859497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837859497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 de0_nano_system:u0_inst\|de0_nano_system_jtag_uart:jtag_uart\|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_kr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_jtag_uart:jtag_uart\|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_kr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_kr21.tdf" "dpfifo" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/db/scfifo_kr21.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721837859503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721837859726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837859726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf de0_nano_system:u0_inst\|de0_nano_system_jtag_uart:jtag_uart\|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_kr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_jtag_uart:jtag_uart\|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_kr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721837859730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/db/cntr_do7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721837859981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837859981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 de0_nano_system:u0_inst\|de0_nano_system_jtag_uart:jtag_uart\|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_kr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_jtag_uart:jtag_uart\|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_kr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721837859984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/db/altsyncram_nio1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721837860186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837860186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 de0_nano_system:u0_inst\|de0_nano_system_jtag_uart:jtag_uart\|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_kr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_jtag_uart:jtag_uart\|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_kr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721837860188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/db/cntr_1ob.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721837860366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837860366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob de0_nano_system:u0_inst\|de0_nano_system_jtag_uart:jtag_uart\|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_kr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_jtag_uart:jtag_uart\|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_kr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/db/a_dpfifo_l011.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721837860369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de0_nano_system_jtag_uart_scfifo_r de0_nano_system:u0_inst\|de0_nano_system_jtag_uart:jtag_uart\|de0_nano_system_jtag_uart_scfifo_r:the_de0_nano_system_jtag_uart_scfifo_r " "Elaborating entity \"de0_nano_system_jtag_uart_scfifo_r\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_jtag_uart:jtag_uart\|de0_nano_system_jtag_uart_scfifo_r:the_de0_nano_system_jtag_uart_scfifo_r\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_jtag_uart.v" "the_de0_nano_system_jtag_uart_scfifo_r" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721837860427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic de0_nano_system:u0_inst\|de0_nano_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_jtag_uart.v" "de0_nano_system_jtag_uart_alt_jtag_atlantic" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721837861031 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de0_nano_system:u0_inst\|de0_nano_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"de0_nano_system:u0_inst\|de0_nano_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_jtag_uart.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721837861077 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de0_nano_system:u0_inst\|de0_nano_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"de0_nano_system:u0_inst\|de0_nano_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721837861078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721837861078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721837861078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721837861078 ""}  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_jtag_uart.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1721837861078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter de0_nano_system:u0_inst\|de0_nano_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721837861130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl de0_nano_system:u0_inst\|de0_nano_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721837861168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de0_nano_system_key de0_nano_system:u0_inst\|de0_nano_system_key:key " "Elaborating entity \"de0_nano_system_key\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_key:key\"" {  } { { "de0_nano_system/synthesis/de0_nano_system.v" "key" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/de0_nano_system.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721837861218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de0_nano_system_sdram de0_nano_system:u0_inst\|de0_nano_system_sdram:sdram " "Elaborating entity \"de0_nano_system_sdram\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_sdram:sdram\"" {  } { { "de0_nano_system/synthesis/de0_nano_system.v" "sdram" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/de0_nano_system.v" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721837861273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de0_nano_system_sdram_input_efifo_module de0_nano_system:u0_inst\|de0_nano_system_sdram:sdram\|de0_nano_system_sdram_input_efifo_module:the_de0_nano_system_sdram_input_efifo_module " "Elaborating entity \"de0_nano_system_sdram_input_efifo_module\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_sdram:sdram\|de0_nano_system_sdram_input_efifo_module:the_de0_nano_system_sdram_input_efifo_module\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_sdram.v" "the_de0_nano_system_sdram_input_efifo_module" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721837861491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de0_nano_system_sw de0_nano_system:u0_inst\|de0_nano_system_sw:sw " "Elaborating entity \"de0_nano_system_sw\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_sw:sw\"" {  } { { "de0_nano_system/synthesis/de0_nano_system.v" "sw" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/de0_nano_system.v" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721837861557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de0_nano_system_timer de0_nano_system:u0_inst\|de0_nano_system_timer:timer " "Elaborating entity \"de0_nano_system_timer\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_timer:timer\"" {  } { { "de0_nano_system/synthesis/de0_nano_system.v" "timer" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/de0_nano_system.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721837861613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de0_nano_system_mm_interconnect_0 de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"de0_nano_system_mm_interconnect_0\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\"" {  } { { "de0_nano_system/synthesis/de0_nano_system.v" "mm_interconnect_0" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/de0_nano_system.v" 318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721837861703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" "cpu_data_master_translator" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" 726 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721837862324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" 786 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721837862391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" 850 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721837862444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" "cpu_debug_mem_slave_translator" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" 914 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721837862506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:altpll_0_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:altpll_0_pll_slave_translator\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" "altpll_0_pll_slave_translator" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" 978 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721837862563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:trg_pls_component_0_reg_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:trg_pls_component_0_reg_translator\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" "trg_pls_component_0_reg_translator" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" 1042 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721837862625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" "sdram_s1_translator" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" 1106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721837862689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:key_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:key_s1_translator\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" "key_s1_translator" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" 1170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721837862753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" "timer_s1_translator" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" 1298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721837862843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" "cpu_data_master_agent" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" 1379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721837862906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" 1460 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721837862968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" 1544 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721837863019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "de0_nano_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721837863092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" 1585 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721837863158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" "altpll_0_pll_slave_agent_rdata_fifo" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" 1876 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721837863390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" "sdram_s1_agent" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" 2085 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721837863532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "de0_nano_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721837863614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" 2126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721837863686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" 2167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721837863908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de0_nano_system_mm_interconnect_0_router de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|de0_nano_system_mm_interconnect_0_router:router " "Elaborating entity \"de0_nano_system_mm_interconnect_0_router\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|de0_nano_system_mm_interconnect_0_router:router\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" "router" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" 2558 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721837864073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de0_nano_system_mm_interconnect_0_router_default_decode de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|de0_nano_system_mm_interconnect_0_router:router\|de0_nano_system_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"de0_nano_system_mm_interconnect_0_router_default_decode\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|de0_nano_system_mm_interconnect_0_router:router\|de0_nano_system_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721837864146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de0_nano_system_mm_interconnect_0_router_001 de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|de0_nano_system_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"de0_nano_system_mm_interconnect_0_router_001\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|de0_nano_system_mm_interconnect_0_router_001:router_001\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" "router_001" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" 2574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721837864182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de0_nano_system_mm_interconnect_0_router_001_default_decode de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|de0_nano_system_mm_interconnect_0_router_001:router_001\|de0_nano_system_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"de0_nano_system_mm_interconnect_0_router_001_default_decode\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|de0_nano_system_mm_interconnect_0_router_001:router_001\|de0_nano_system_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_001.sv" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721837864264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de0_nano_system_mm_interconnect_0_router_002 de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|de0_nano_system_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"de0_nano_system_mm_interconnect_0_router_002\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|de0_nano_system_mm_interconnect_0_router_002:router_002\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" "router_002" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" 2590 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721837864296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de0_nano_system_mm_interconnect_0_router_002_default_decode de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|de0_nano_system_mm_interconnect_0_router_002:router_002\|de0_nano_system_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"de0_nano_system_mm_interconnect_0_router_002_default_decode\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|de0_nano_system_mm_interconnect_0_router_002:router_002\|de0_nano_system_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721837864338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de0_nano_system_mm_interconnect_0_router_003 de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|de0_nano_system_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"de0_nano_system_mm_interconnect_0_router_003\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|de0_nano_system_mm_interconnect_0_router_003:router_003\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" "router_003" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" 2606 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721837864379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de0_nano_system_mm_interconnect_0_router_003_default_decode de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|de0_nano_system_mm_interconnect_0_router_003:router_003\|de0_nano_system_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"de0_nano_system_mm_interconnect_0_router_003_default_decode\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|de0_nano_system_mm_interconnect_0_router_003:router_003\|de0_nano_system_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721837864427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de0_nano_system_mm_interconnect_0_router_006 de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|de0_nano_system_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"de0_nano_system_mm_interconnect_0_router_006\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|de0_nano_system_mm_interconnect_0_router_006:router_006\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" "router_006" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721837864536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de0_nano_system_mm_interconnect_0_router_006_default_decode de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|de0_nano_system_mm_interconnect_0_router_006:router_006\|de0_nano_system_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"de0_nano_system_mm_interconnect_0_router_006_default_decode\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|de0_nano_system_mm_interconnect_0_router_006:router_006\|de0_nano_system_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_006.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721837864582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de0_nano_system_mm_interconnect_0_router_007 de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|de0_nano_system_mm_interconnect_0_router_007:router_007 " "Elaborating entity \"de0_nano_system_mm_interconnect_0_router_007\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|de0_nano_system_mm_interconnect_0_router_007:router_007\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" "router_007" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" 2670 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721837864628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de0_nano_system_mm_interconnect_0_router_007_default_decode de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|de0_nano_system_mm_interconnect_0_router_007:router_007\|de0_nano_system_mm_interconnect_0_router_007_default_decode:the_default_decode " "Elaborating entity \"de0_nano_system_mm_interconnect_0_router_007_default_decode\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|de0_nano_system_mm_interconnect_0_router_007:router_007\|de0_nano_system_mm_interconnect_0_router_007_default_decode:the_default_decode\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_007.sv" "the_default_decode" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_007.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721837864674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" 2752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721837864782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "de0_nano_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721837864844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de0_nano_system_mm_interconnect_0_cmd_demux de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|de0_nano_system_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"de0_nano_system_mm_interconnect_0_cmd_demux\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|de0_nano_system_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" 2793 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721837864894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de0_nano_system_mm_interconnect_0_cmd_demux_001 de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|de0_nano_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"de0_nano_system_mm_interconnect_0_cmd_demux_001\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|de0_nano_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" 2840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721837864951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de0_nano_system_mm_interconnect_0_cmd_mux de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|de0_nano_system_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"de0_nano_system_mm_interconnect_0_cmd_mux\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|de0_nano_system_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" 2857 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721837865021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de0_nano_system_mm_interconnect_0_cmd_mux_001 de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|de0_nano_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"de0_nano_system_mm_interconnect_0_cmd_mux_001\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|de0_nano_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" 2880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721837865063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|de0_nano_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|de0_nano_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_cmd_mux_001.sv" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721837865129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|de0_nano_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|de0_nano_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "de0_nano_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721837865174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de0_nano_system_mm_interconnect_0_rsp_demux de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|de0_nano_system_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"de0_nano_system_mm_interconnect_0_rsp_demux\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|de0_nano_system_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" 3011 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721837865394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de0_nano_system_mm_interconnect_0_rsp_demux_001 de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|de0_nano_system_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"de0_nano_system_mm_interconnect_0_rsp_demux_001\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|de0_nano_system_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" "rsp_demux_001" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" 3034 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721837865458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de0_nano_system_mm_interconnect_0_rsp_demux_002 de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|de0_nano_system_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"de0_nano_system_mm_interconnect_0_rsp_demux_002\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|de0_nano_system_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" "rsp_demux_002" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" 3051 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721837865514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de0_nano_system_mm_interconnect_0_rsp_mux de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|de0_nano_system_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"de0_nano_system_mm_interconnect_0_rsp_mux\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|de0_nano_system_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" 3189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721837865626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|de0_nano_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|de0_nano_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_rsp_mux.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721837865717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|de0_nano_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|de0_nano_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "de0_nano_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721837865754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de0_nano_system_mm_interconnect_0_rsp_mux_001 de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|de0_nano_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"de0_nano_system_mm_interconnect_0_rsp_mux_001\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|de0_nano_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" 3236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721837865799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|de0_nano_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|de0_nano_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_rsp_mux_001.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721837865911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|de0_nano_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|de0_nano_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "de0_nano_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721837865949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" "sdram_s1_rsp_width_adapter" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" 3302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721837865991 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "de0_nano_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1721837866013 "|de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "de0_nano_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1721837866015 "|de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "de0_nano_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1721837866015 "|de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" "sdram_s1_cmd_width_adapter" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" 3368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721837866146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" "crosser" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" 3402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721837866265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "de0_nano_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721837866314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "de0_nano_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721837866460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de0_nano_system_mm_interconnect_0_avalon_st_adapter de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|de0_nano_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"de0_nano_system_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|de0_nano_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" 3465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721837866591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de0_nano_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|de0_nano_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|de0_nano_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"de0_nano_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|de0_nano_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|de0_nano_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721837866640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de0_nano_system_mm_interconnect_0_avalon_st_adapter_004 de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|de0_nano_system_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004 " "Elaborating entity \"de0_nano_system_mm_interconnect_0_avalon_st_adapter_004\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|de0_nano_system_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" "avalon_st_adapter_004" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" 3581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721837866802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de0_nano_system_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0 de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|de0_nano_system_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\|de0_nano_system_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0:error_adapter_0 " "Elaborating entity \"de0_nano_system_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|de0_nano_system_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\|de0_nano_system_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0:error_adapter_0\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_avalon_st_adapter_004.v" "error_adapter_0" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_avalon_st_adapter_004.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721837866845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de0_nano_system_irq_mapper de0_nano_system:u0_inst\|de0_nano_system_irq_mapper:irq_mapper " "Elaborating entity \"de0_nano_system_irq_mapper\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_irq_mapper:irq_mapper\"" {  } { { "de0_nano_system/synthesis/de0_nano_system.v" "irq_mapper" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/de0_nano_system.v" 328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721837867035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller de0_nano_system:u0_inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"de0_nano_system:u0_inst\|altera_reset_controller:rst_controller\"" {  } { { "de0_nano_system/synthesis/de0_nano_system.v" "rst_controller" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/de0_nano_system.v" 391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721837867088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer de0_nano_system:u0_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"de0_nano_system:u0_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "de0_nano_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721837867146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer de0_nano_system:u0_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"de0_nano_system:u0_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "de0_nano_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721837867196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller de0_nano_system:u0_inst\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"de0_nano_system:u0_inst\|altera_reset_controller:rst_controller_001\"" {  } { { "de0_nano_system/synthesis/de0_nano_system.v" "rst_controller_001" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/de0_nano_system.v" 454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721837867246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller de0_nano_system:u0_inst\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"de0_nano_system:u0_inst\|altera_reset_controller:rst_controller_002\"" {  } { { "de0_nano_system/synthesis/de0_nano_system.v" "rst_controller_002" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/de0_nano_system.v" 517 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721837867329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ledpwm ledpwm:ledpwm_inst " "Elaborating entity \"ledpwm\" for hierarchy \"ledpwm:ledpwm_inst\"" {  } { { "rtl/de0_nano_top.sv" "ledpwm_inst" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/rtl/de0_nano_top.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721837867441 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 ledpwm.sv(42) " "Verilog HDL assignment warning at ledpwm.sv(42): truncated value with size 32 to match size of target (27)" {  } { { "rtl/ledpwm.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/rtl/ledpwm.sv" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721837867442 "|de0_nano_top|ledpwm:ledpwm_inst"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1721837870145 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.07.25.01:18:01 Progress: Loading sld60dec8c8/alt_sld_fab_wrapper_hw.tcl " "2024.07.25.01:18:01 Progress: Loading sld60dec8c8/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837881484 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837887449 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837887895 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837892488 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837892665 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837892841 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837893057 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837893089 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837893091 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1721837893902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld60dec8c8/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld60dec8c8/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld60dec8c8/alt_sld_fab.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/db/ip/sld60dec8c8/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721837894297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837894297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld60dec8c8/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld60dec8c8/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld60dec8c8/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/db/ip/sld60dec8c8/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721837894427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837894427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld60dec8c8/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld60dec8c8/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld60dec8c8/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/db/ip/sld60dec8c8/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721837894450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837894450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld60dec8c8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld60dec8c8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld60dec8c8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/db/ip/sld60dec8c8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721837894576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837894576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld60dec8c8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld60dec8c8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld60dec8c8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/db/ip/sld60dec8c8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721837894723 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld60dec8c8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/db/ip/sld60dec8c8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721837894723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837894723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld60dec8c8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld60dec8c8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld60dec8c8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/db/ip/sld60dec8c8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721837894816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837894816 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem " "RAM logic \"de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "de0_nano_system/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1721837899780 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1721837899780 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "de0_nano_system:u0_inst\|ptmch_top:trg_pls_component_0\|ptmch_trg:trg_inst\|sr_inst_chk_1d_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"de0_nano_system:u0_inst\|ptmch_top:trg_pls_component_0\|ptmch_trg:trg_inst\|sr_inst_chk_1d_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1721837902652 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1721837902652 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 32 " "Parameter WIDTH set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1721837902652 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1721837902652 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1721837902652 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de0_nano_system:u0_inst\|ptmch_top:trg_pls_component_0\|ptmch_trg:trg_inst\|altshift_taps:sr_inst_chk_1d_rtl_0 " "Elaborated megafunction instantiation \"de0_nano_system:u0_inst\|ptmch_top:trg_pls_component_0\|ptmch_trg:trg_inst\|altshift_taps:sr_inst_chk_1d_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721837903117 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de0_nano_system:u0_inst\|ptmch_top:trg_pls_component_0\|ptmch_trg:trg_inst\|altshift_taps:sr_inst_chk_1d_rtl_0 " "Instantiated megafunction \"de0_nano_system:u0_inst\|ptmch_top:trg_pls_component_0\|ptmch_trg:trg_inst\|altshift_taps:sr_inst_chk_1d_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721837903117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721837903117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 32 " "Parameter \"WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721837903117 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1721837903117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_ckm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_ckm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_ckm " "Found entity 1: shift_taps_ckm" {  } { { "db/shift_taps_ckm.tdf" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/db/shift_taps_ckm.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721837903254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837903254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t861.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t861.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t861 " "Found entity 1: altsyncram_t861" {  } { { "db/altsyncram_t861.tdf" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/db/altsyncram_t861.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721837903397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837903397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_24e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_24e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_24e " "Found entity 1: add_sub_24e" {  } { { "db/add_sub_24e.tdf" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/db/add_sub_24e.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721837903599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837903599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6pf " "Found entity 1: cntr_6pf" {  } { { "db/cntr_6pf.tdf" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/db/cntr_6pf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721837903760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837903760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ogc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ogc " "Found entity 1: cmpr_ogc" {  } { { "db/cmpr_ogc.tdf" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/db/cmpr_ogc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721837903924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837903924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_p8h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_p8h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_p8h " "Found entity 1: cntr_p8h" {  } { { "db/cntr_p8h.tdf" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/db/cntr_p8h.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721837904066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837904066 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1721837905429 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_sdram.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_sdram.v" 442 -1 0 } } { "de0_nano_system/synthesis/submodules/ptmch_trg.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/ptmch_trg.sv" 158 -1 0 } } { "de0_nano_system/synthesis/submodules/de0_nano_system_sdram.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_sdram.v" 356 -1 0 } } { "de0_nano_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "db/shift_taps_ckm.tdf" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/db/shift_taps_ckm.tdf" 42 2 0 } } { "de0_nano_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "de0_nano_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" 2878 -1 0 } } { "de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" 3896 -1 0 } } { "de0_nano_system/synthesis/submodules/de0_nano_system_sdram.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_sdram.v" 306 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "de0_nano_system/synthesis/submodules/de0_nano_system_jtag_uart.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_jtag_uart.v" 352 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" 3500 -1 0 } } { "de0_nano_system/synthesis/submodules/de0_nano_system_jtag_uart.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_jtag_uart.v" 398 -1 0 } } { "de0_nano_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "de0_nano_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" 2099 -1 0 } } { "de0_nano_system/synthesis/submodules/ptmch_reg.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/ptmch_reg.sv" 173 -1 0 } } { "de0_nano_system/synthesis/submodules/ptmch_reg.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/ptmch_reg.sv" 154 -1 0 } } { "de0_nano_system/synthesis/submodules/ptmch_reg.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/ptmch_reg.sv" 135 -1 0 } } { "de0_nano_system/synthesis/submodules/ptmch_reg.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/ptmch_reg.sv" 116 -1 0 } } { "de0_nano_system/synthesis/submodules/ptmch_reg.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/ptmch_reg.sv" 97 -1 0 } } { "de0_nano_system/synthesis/submodules/de0_nano_system_altpll_0.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_altpll_0.v" 267 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1721837905841 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1721837905842 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "de0_nano_system:u0_inst\|ptmch_top:trg_pls_component_0\|ptmch_trg:trg_inst\|sr_inst_cnt\[5\] de0_nano_system:u0_inst\|ptmch_top:trg_pls_component_0\|ptmch_trg:trg_inst\|sr_inst_cnt\[5\]~_emulated de0_nano_system:u0_inst\|ptmch_top:trg_pls_component_0\|ptmch_trg:trg_inst\|sr_inst_cnt\[5\]~1 " "Register \"de0_nano_system:u0_inst\|ptmch_top:trg_pls_component_0\|ptmch_trg:trg_inst\|sr_inst_cnt\[5\]\" is converted into an equivalent circuit using register \"de0_nano_system:u0_inst\|ptmch_top:trg_pls_component_0\|ptmch_trg:trg_inst\|sr_inst_cnt\[5\]~_emulated\" and latch \"de0_nano_system:u0_inst\|ptmch_top:trg_pls_component_0\|ptmch_trg:trg_inst\|sr_inst_cnt\[5\]~1\"" {  } { { "de0_nano_system/synthesis/submodules/ptmch_trg.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/ptmch_trg.sv" 103 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1721837905843 "|de0_nano_top|de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "de0_nano_system:u0_inst\|ptmch_top:trg_pls_component_0\|ptmch_trg:trg_inst\|sr_inst_cnt\[0\] de0_nano_system:u0_inst\|ptmch_top:trg_pls_component_0\|ptmch_trg:trg_inst\|sr_inst_cnt\[0\]~_emulated de0_nano_system:u0_inst\|ptmch_top:trg_pls_component_0\|ptmch_trg:trg_inst\|sr_inst_cnt\[5\]~1 " "Register \"de0_nano_system:u0_inst\|ptmch_top:trg_pls_component_0\|ptmch_trg:trg_inst\|sr_inst_cnt\[0\]\" is converted into an equivalent circuit using register \"de0_nano_system:u0_inst\|ptmch_top:trg_pls_component_0\|ptmch_trg:trg_inst\|sr_inst_cnt\[0\]~_emulated\" and latch \"de0_nano_system:u0_inst\|ptmch_top:trg_pls_component_0\|ptmch_trg:trg_inst\|sr_inst_cnt\[5\]~1\"" {  } { { "de0_nano_system/synthesis/submodules/ptmch_trg.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/ptmch_trg.sv" 103 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1721837905843 "|de0_nano_top|de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1721837905843 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "rtl/de0_nano_top.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/rtl/de0_nano_top.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1721837908313 "|de0_nano_top|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "rtl/de0_nano_top.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/rtl/de0_nano_top.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1721837908313 "|de0_nano_top|DRAM_CLK"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1721837908313 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721837908840 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "323 " "323 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1721837912823 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1721837913187 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1721837913188 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721837913500 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/output_files/DE0_Nano.map.smsg " "Generated suppressed messages file C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/output_files/DE0_Nano.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837916232 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1721837918500 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721837918500 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4143 " "Implemented 4143 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1721837919685 ""} { "Info" "ICUT_CUT_TM_OPINS" "37 " "Implemented 37 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1721837919685 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1721837919685 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3931 " "Implemented 3931 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1721837919685 ""} { "Info" "ICUT_CUT_TM_RAMS" "144 " "Implemented 144 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1721837919685 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1721837919685 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1721837919685 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4919 " "Peak virtual memory: 4919 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1721837919864 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 25 01:18:39 2024 " "Processing ended: Thu Jul 25 01:18:39 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1721837919864 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:45 " "Elapsed time: 00:02:45" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1721837919864 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:06 " "Total CPU time (on all processors): 00:04:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1721837919864 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1721837919864 ""}
