#ifndef BSP_IRQ_CFG_H_
#define BSP_IRQ_CFG_H_

#define BSP_IRQ_DISABLED 0
#define BSP_IRQ_ENABLED  1

//List of events
#define BSP_IRQ_CFG_ICU_IRQ0                  BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_ICU_IRQ1                  BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_ICU_IRQ2                  BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_ICU_IRQ3                  BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_ICU_IRQ4                  BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_ICU_IRQ5                  BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_ICU_IRQ6                  BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_ICU_IRQ7                  BSP_IRQ_ENABLED
#define BSP_IRQ_CFG_ICU_IRQ8                  BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_ICU_IRQ9                  BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_ICU_IRQ10                 BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_ICU_IRQ11                 BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_ICU_IRQ12                 BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_ICU_IRQ13                 BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_ICU_IRQ14                 BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_ICU_IRQ15                 BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_DMAC0_INT                 BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_DMAC1_INT                 BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_DMAC2_INT                 BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_DMAC3_INT                 BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_DMAC4_INT                 BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_DMAC5_INT                 BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_DMAC6_INT                 BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_DMAC7_INT                 BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_DTC_COMPLETE              BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_DTC_END                   BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_ICU_SNOOZE_CANCEL         BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_FCU_FIFERR                BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_FCU_FRDYI                 BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_LVD_LVD1                  BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_LVD_LVD2                  BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_CGC_MOSC_STOP             BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_LPM_SNOOZE_REQUEST        BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_AGT0_INT                  BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_AGT0_COMPARE_A            BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_AGT0_COMPARE_B            BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_AGT1_INT                  BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_AGT1_COMPARE_A            BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_AGT1_COMPARE_B            BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_IWDT_UNDERFLOW            BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_WDT_UNDERFLOW             BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_RTC_ALARM                 BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_RTC_PERIOD                BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_RTC_CARRY                 BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_ADC0_SCAN_END             BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_ADC0_SCAN_END_B           BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_ADC0_WINDOW_A             BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_ADC0_WINDOW_B             BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_ADC0_COMPARE_MATCH        BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_ADC0_COMPARE_MISMATCH     BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_ADC1_SCAN_END             BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_ADC1_SCAN_END_B           BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_ADC1_WINDOW_A             BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_ADC1_WINDOW_B             BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_ADC1_COMPARE_MATCH        BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_ADC1_COMPARE_MISMATCH     BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_ACMPHS0_INT               BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_ACMPHS1_INT               BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_ACMPHS2_INT               BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_ACMPHS3_INT               BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_ACMPHS4_INT               BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_ACMPHS5_INT               BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_USBFS_FIFO_0              BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_USBFS_FIFO_1              BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_USBFS_INT                 BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_USBFS_RESUME              BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_IIC0_RXI                  BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_IIC0_TXI                  BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_IIC0_TEI                  BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_IIC0_ERI                  BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_IIC0_WUI                  BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_IIC1_RXI                  BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_IIC1_TXI                  BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_IIC1_TEI                  BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_IIC1_ERI                  BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_IIC2_RXI                  BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_IIC2_TXI                  BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_IIC2_TEI                  BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_IIC2_ERI                  BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_SSI0_TXI                  BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_SSI0_RXI                  BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_SSI0_INT                  BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_SRC_INPUT_FIFO_EMPTY      BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_SRC_OUTPUT_FIFO_FULL      BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_SRC_OUTPUT_FIFO_OVERFLOW  BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_SRC_OUTPUT_FIFO_UNDERFLOW BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_SRC_CONVERSION_END        BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_PDC_RECEIVE_DATA_READY    BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_PDC_FRAME_END             BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_PDC_INT                   BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_CTSU_WRITE                BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_CTSU_READ                 BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_CTSU_END                  BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_KEY_INT                   BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_DOC_INT                   BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_CAC_FREQUENCY_ERROR       BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_CAC_MEASUREMENT_END       BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_CAC_OVERFLOW              BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_CAN0_ERROR                BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_CAN0_FIFO_RX              BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_CAN0_FIFO_TX              BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_CAN0_MAILBOX_RX           BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_CAN0_MAILBOX_TX           BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_CAN1_ERROR                BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_CAN1_FIFO_RX              BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_CAN1_FIFO_TX              BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_CAN1_MAILBOX_RX           BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_CAN1_MAILBOX_TX           BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_IOPORT_EVENT_1            BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_IOPORT_EVENT_2            BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_IOPORT_EVENT_3            BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_IOPORT_EVENT_4            BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_ELC_SOFTWARE_EVENT_0      BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_ELC_SOFTWARE_EVENT_1      BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_POEG0_EVENT               BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_POEG1_EVENT               BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_POEG2_EVENT               BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_POEG3_EVENT               BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_GPT0_CAPTURE_COMPARE_A    BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_GPT0_CAPTURE_COMPARE_B    BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_GPT0_COMPARE_C            BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_GPT0_COMPARE_D            BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_GPT0_COMPARE_E            BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_GPT0_COMPARE_F            BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_GPT0_COUNTER_OVERFLOW     BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_GPT0_COUNTER_UNDERFLOW    BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_GPT0_AD_TRIG_A            BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_GPT0_AD_TRIG_B            BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_GPT1_CAPTURE_COMPARE_A    BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_GPT1_CAPTURE_COMPARE_B    BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_GPT1_COMPARE_C            BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_GPT1_COMPARE_D            BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_GPT1_COMPARE_E            BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_GPT1_COMPARE_F            BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_GPT1_COUNTER_OVERFLOW     BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_GPT1_COUNTER_UNDERFLOW    BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_GPT1_AD_TRIG_A            BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_GPT1_AD_TRIG_B            BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_GPT2_CAPTURE_COMPARE_A    BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_GPT2_CAPTURE_COMPARE_B    BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_GPT2_COMPARE_C            BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_GPT2_COMPARE_D            BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_GPT2_COMPARE_E            BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_GPT2_COMPARE_F            BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_GPT2_COUNTER_OVERFLOW     BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_GPT2_COUNTER_UNDERFLOW    BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_GPT2_AD_TRIG_A            BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_GPT2_AD_TRIG_B            BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_GPT3_CAPTURE_COMPARE_A    BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_GPT3_CAPTURE_COMPARE_B    BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_GPT3_COMPARE_C            BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_GPT3_COMPARE_D            BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_GPT3_COMPARE_E            BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_GPT3_COMPARE_F            BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_GPT3_COUNTER_OVERFLOW     BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_GPT3_COUNTER_UNDERFLOW    BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_GPT3_AD_TRIG_A            BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_GPT3_AD_TRIG_B            BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_GPT4_CAPTURE_COMPARE_A    BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_GPT4_CAPTURE_COMPARE_B    BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_GPT4_COMPARE_C            BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_GPT4_COMPARE_D            BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_GPT4_COMPARE_E            BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_GPT4_COMPARE_F            BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_GPT4_COUNTER_OVERFLOW     BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_GPT4_COUNTER_UNDERFLOW    BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_GPT4_AD_TRIG_A            BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_GPT4_AD_TRIG_B            BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_GPT5_CAPTURE_COMPARE_A    BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_GPT5_CAPTURE_COMPARE_B    BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_GPT5_COMPARE_C            BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_GPT5_COMPARE_D            BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_GPT5_COMPARE_E            BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_GPT5_COMPARE_F            BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_GPT5_COUNTER_OVERFLOW     BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_GPT5_COUNTER_UNDERFLOW    BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_GPT5_AD_TRIG_A            BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_GPT5_AD_TRIG_B            BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_GPT6_CAPTURE_COMPARE_A    BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_GPT6_CAPTURE_COMPARE_B    BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_GPT6_COMPARE_C            BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_GPT6_COMPARE_D            BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_GPT6_COMPARE_E            BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_GPT6_COMPARE_F            BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_GPT6_COUNTER_OVERFLOW     BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_GPT6_COUNTER_UNDERFLOW    BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_GPT6_AD_TRIG_A            BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_GPT6_AD_TRIG_B            BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_GPT7_CAPTURE_COMPARE_A    BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_GPT7_CAPTURE_COMPARE_B    BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_GPT7_COMPARE_C            BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_GPT7_COMPARE_D            BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_GPT7_COMPARE_E            BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_GPT7_COMPARE_F            BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_GPT7_COUNTER_OVERFLOW     BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_GPT7_COUNTER_UNDERFLOW    BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_GPT7_AD_TRIG_A            BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_GPT7_AD_TRIG_B            BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_GPT8_CAPTURE_COMPARE_A    BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_GPT8_CAPTURE_COMPARE_B    BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_GPT8_COMPARE_C            BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_GPT8_COMPARE_D            BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_GPT8_COMPARE_E            BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_GPT8_COMPARE_F            BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_GPT8_COUNTER_OVERFLOW     BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_GPT8_COUNTER_UNDERFLOW    BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_GPT9_CAPTURE_COMPARE_A    BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_GPT9_CAPTURE_COMPARE_B    BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_GPT9_COMPARE_C            BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_GPT9_COMPARE_D            BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_GPT9_COMPARE_E            BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_GPT9_COMPARE_F            BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_GPT9_COUNTER_OVERFLOW     BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_GPT9_COUNTER_UNDERFLOW    BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_GPT10_CAPTURE_COMPARE_A   BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_GPT10_CAPTURE_COMPARE_B   BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_GPT10_COMPARE_C           BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_GPT10_COMPARE_D           BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_GPT10_COMPARE_E           BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_GPT10_COMPARE_F           BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_GPT10_COUNTER_OVERFLOW    BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_GPT10_COUNTER_UNDERFLOW   BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_GPT11_CAPTURE_COMPARE_A   BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_GPT11_CAPTURE_COMPARE_B   BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_GPT11_COMPARE_C           BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_GPT11_COMPARE_D           BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_GPT11_COMPARE_E           BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_GPT11_COMPARE_F           BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_GPT11_COUNTER_OVERFLOW    BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_GPT11_COUNTER_UNDERFLOW   BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_GPT12_CAPTURE_COMPARE_A   BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_GPT12_CAPTURE_COMPARE_B   BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_GPT12_COMPARE_C           BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_GPT12_COMPARE_D           BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_GPT12_COMPARE_E           BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_GPT12_COMPARE_F           BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_GPT12_COUNTER_OVERFLOW    BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_GPT12_COUNTER_UNDERFLOW   BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_GPT13_CAPTURE_COMPARE_A   BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_GPT13_CAPTURE_COMPARE_B   BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_GPT13_COMPARE_C           BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_GPT13_COMPARE_D           BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_GPT13_COMPARE_E           BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_GPT13_COMPARE_F           BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_GPT13_COUNTER_OVERFLOW    BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_GPT13_COUNTER_UNDERFLOW   BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_OPS_UVW_EDGE              BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_EDMAC0_EINT               BSP_IRQ_ENABLED
#define BSP_IRQ_CFG_SCI0_RXI                  BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_SCI0_TXI                  BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_SCI0_TEI                  BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_SCI0_ERI                  BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_SCI0_AM                   BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_SCI0_RXI_OR_ERI           BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_SCI1_RXI                  BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_SCI1_TXI                  BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_SCI1_TEI                  BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_SCI1_ERI                  BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_SCI1_AM                   BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_SCI2_RXI                  BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_SCI2_TXI                  BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_SCI2_TEI                  BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_SCI2_ERI                  BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_SCI2_AM                   BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_SCI3_RXI                  BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_SCI3_TXI                  BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_SCI3_TEI                  BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_SCI3_ERI                  BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_SCI3_AM                   BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_SCI4_RXI                  BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_SCI4_TXI                  BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_SCI4_TEI                  BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_SCI4_ERI                  BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_SCI4_AM                   BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_SCI5_RXI                  BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_SCI5_TXI                  BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_SCI5_TEI                  BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_SCI5_ERI                  BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_SCI5_AM                   BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_SCI6_RXI                  BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_SCI6_TXI                  BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_SCI6_TEI                  BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_SCI6_ERI                  BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_SCI6_AM                   BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_SCI7_RXI                  BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_SCI7_TXI                  BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_SCI7_TEI                  BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_SCI7_ERI                  BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_SCI7_AM                   BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_SCI8_RXI                  BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_SCI8_TXI                  BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_SCI8_TEI                  BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_SCI8_ERI                  BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_SCI8_AM                   BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_SCI9_RXI                  BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_SCI9_TXI                  BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_SCI9_TEI                  BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_SCI9_ERI                  BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_SCI9_AM                   BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_SPI0_RXI                  BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_SPI0_TXI                  BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_SPI0_IDLE                 BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_SPI0_ERI                  BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_SPI0_TEI                  BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_SPI1_RXI                  BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_SPI1_TXI                  BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_SPI1_IDLE                 BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_SPI1_ERI                  BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_SPI1_TEI                  BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_QSPI_INT                  BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_SDHIMMC0_ACCS             BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_SDHIMMC0_SDIO             BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_SDHIMMC0_CARD             BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_SDHIMMC0_DMA_REQ          BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_SDHIMMC1_ACCS             BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_SDHIMMC1_SDIO             BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_SDHIMMC1_CARD             BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_SDHIMMC1_DMA_REQ          BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_SCE_PROC_BUSY             BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_SCE_ROMOK                 BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_SCE_LONG_PLG              BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_SCE_TEST_BUSY             BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_SCE_WRRDY_0               BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_SCE_WRRDY_1               BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_SCE_WRRDY_4               BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_SCE_RDRDY_0               BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_SCE_RDRDY_1               BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_SCE_INTEGRATE_WRRDY       BSP_IRQ_DISABLED
#define BSP_IRQ_CFG_SCE_INTEGRATE_RDRDY       BSP_IRQ_DISABLED

#endif
