\doxysection{RCC\+\_\+\+PLLI2\+SInit\+Type\+Def Struct Reference}
\hypertarget{struct_r_c_c___p_l_l_i2_s_init_type_def}{}\label{struct_r_c_c___p_l_l_i2_s_init_type_def}\index{RCC\_PLLI2SInitTypeDef@{RCC\_PLLI2SInitTypeDef}}


PLLI2S Clock structure definition ~\newline
  




{\ttfamily \#include $<$stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h$>$}

\doxysubsubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} \mbox{\hyperlink{struct_r_c_c___p_l_l_i2_s_init_type_def_a1edb776fccb621edb1405b3502ebc8eb}{PLLI2\+SN}}
\item 
\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} \mbox{\hyperlink{struct_r_c_c___p_l_l_i2_s_init_type_def_ad49056bf464bd58c0c0692c36b70b473}{PLLI2\+SR}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
PLLI2S Clock structure definition ~\newline
 

\doxysubsection{Member Data Documentation}
\Hypertarget{struct_r_c_c___p_l_l_i2_s_init_type_def_a1edb776fccb621edb1405b3502ebc8eb}\label{struct_r_c_c___p_l_l_i2_s_init_type_def_a1edb776fccb621edb1405b3502ebc8eb} 
\index{RCC\_PLLI2SInitTypeDef@{RCC\_PLLI2SInitTypeDef}!PLLI2SN@{PLLI2SN}}
\index{PLLI2SN@{PLLI2SN}!RCC\_PLLI2SInitTypeDef@{RCC\_PLLI2SInitTypeDef}}
\doxysubsubsection{\texorpdfstring{PLLI2SN}{PLLI2SN}}
{\footnotesize\ttfamily \mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} RCC\+\_\+\+PLLI2\+SInit\+Type\+Def\+::\+PLLI2\+SN}

Specifies the multiplication factor for PLLI2S VCO output clock. This parameter must be a number between Min\+\_\+\+Data = 192 and Max\+\_\+\+Data = 432 This parameter will be used only when PLLI2S is selected as Clock Source I2S or SAI \Hypertarget{struct_r_c_c___p_l_l_i2_s_init_type_def_ad49056bf464bd58c0c0692c36b70b473}\label{struct_r_c_c___p_l_l_i2_s_init_type_def_ad49056bf464bd58c0c0692c36b70b473} 
\index{RCC\_PLLI2SInitTypeDef@{RCC\_PLLI2SInitTypeDef}!PLLI2SR@{PLLI2SR}}
\index{PLLI2SR@{PLLI2SR}!RCC\_PLLI2SInitTypeDef@{RCC\_PLLI2SInitTypeDef}}
\doxysubsubsection{\texorpdfstring{PLLI2SR}{PLLI2SR}}
{\footnotesize\ttfamily \mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} RCC\+\_\+\+PLLI2\+SInit\+Type\+Def\+::\+PLLI2\+SR}

Specifies the division factor for I2S clock. This parameter must be a number between Min\+\_\+\+Data = 2 and Max\+\_\+\+Data = 7. This parameter will be used only when PLLI2S is selected as Clock Source I2S or SAI 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
mbed/\+TARGET\+\_\+\+NUCLEO\+\_\+\+F401\+RE/\mbox{\hyperlink{stm32f4xx__hal__rcc__ex_8h}{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}\end{DoxyCompactItemize}
