<profile>

<section name = "Vitis HLS Report for 'Linear_layer_qkv_Pipeline_l_k'" level="0">
<item name = "Date">Wed Sep  6 10:24:05 2023
</item>
<item name = "Version">2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)</item>
<item name = "Project">out.prj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.085 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">773, 773, 7.730 us, 7.730 us, 773, 773, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- l_k">771, 771, 5, 1, 1, 768, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 1, -, -, -</column>
<column name="Expression">-, -, 0, 49, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 0, 130, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 54, -</column>
<column name="Register">-, -, 106, 32, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mux_124_4_1_1_U56">mux_124_4_1_1, 0, 0, 0, 65, 0</column>
<column name="mux_124_8_1_1_U55">mux_124_8_1_1, 0, 0, 0, 65, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="mac_muladd_8s_4s_22s_22_4_1_U57">mac_muladd_8s_4s_22s_22_4_1, i0 * i1 + i2</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln59_fu_472_p2">+, 0, 0, 13, 10, 1</column>
<column name="add_ln61_fu_498_p2">+, 0, 0, 23, 16, 16</column>
<column name="icmp_ln59_fu_466_p2">icmp, 0, 0, 11, 10, 10</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_k_1">9, 2, 10, 20</column>
<column name="ap_sig_allocacmp_v27_V_load">9, 2, 22, 44</column>
<column name="k_fu_106">9, 2, 10, 20</column>
<column name="v27_V_fu_102">9, 2, 22, 44</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="icmp_ln59_reg_636">1, 0, 1, 0</column>
<column name="k_fu_106">10, 0, 10, 0</column>
<column name="v27_V_fu_102">22, 0, 22, 0</column>
<column name="icmp_ln59_reg_636">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Linear_layer_qkv_Pipeline_l_k, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Linear_layer_qkv_Pipeline_l_k, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Linear_layer_qkv_Pipeline_l_k, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Linear_layer_qkv_Pipeline_l_k, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Linear_layer_qkv_Pipeline_l_k, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Linear_layer_qkv_Pipeline_l_k, return value</column>
<column name="tmp">in, 22, ap_none, tmp, scalar</column>
<column name="sub_ln61">in, 16, ap_none, sub_ln61, scalar</column>
<column name="v324_0_address0">out, 16, ap_memory, v324_0, array</column>
<column name="v324_0_ce0">out, 1, ap_memory, v324_0, array</column>
<column name="v324_0_q0">in, 4, ap_memory, v324_0, array</column>
<column name="v324_1_address0">out, 16, ap_memory, v324_1, array</column>
<column name="v324_1_ce0">out, 1, ap_memory, v324_1, array</column>
<column name="v324_1_q0">in, 4, ap_memory, v324_1, array</column>
<column name="v324_2_address0">out, 16, ap_memory, v324_2, array</column>
<column name="v324_2_ce0">out, 1, ap_memory, v324_2, array</column>
<column name="v324_2_q0">in, 4, ap_memory, v324_2, array</column>
<column name="v324_3_address0">out, 16, ap_memory, v324_3, array</column>
<column name="v324_3_ce0">out, 1, ap_memory, v324_3, array</column>
<column name="v324_3_q0">in, 4, ap_memory, v324_3, array</column>
<column name="v324_4_address0">out, 16, ap_memory, v324_4, array</column>
<column name="v324_4_ce0">out, 1, ap_memory, v324_4, array</column>
<column name="v324_4_q0">in, 4, ap_memory, v324_4, array</column>
<column name="v324_5_address0">out, 16, ap_memory, v324_5, array</column>
<column name="v324_5_ce0">out, 1, ap_memory, v324_5, array</column>
<column name="v324_5_q0">in, 4, ap_memory, v324_5, array</column>
<column name="v324_6_address0">out, 16, ap_memory, v324_6, array</column>
<column name="v324_6_ce0">out, 1, ap_memory, v324_6, array</column>
<column name="v324_6_q0">in, 4, ap_memory, v324_6, array</column>
<column name="v324_7_address0">out, 16, ap_memory, v324_7, array</column>
<column name="v324_7_ce0">out, 1, ap_memory, v324_7, array</column>
<column name="v324_7_q0">in, 4, ap_memory, v324_7, array</column>
<column name="v324_8_address0">out, 16, ap_memory, v324_8, array</column>
<column name="v324_8_ce0">out, 1, ap_memory, v324_8, array</column>
<column name="v324_8_q0">in, 4, ap_memory, v324_8, array</column>
<column name="v324_9_address0">out, 16, ap_memory, v324_9, array</column>
<column name="v324_9_ce0">out, 1, ap_memory, v324_9, array</column>
<column name="v324_9_q0">in, 4, ap_memory, v324_9, array</column>
<column name="v324_10_address0">out, 16, ap_memory, v324_10, array</column>
<column name="v324_10_ce0">out, 1, ap_memory, v324_10, array</column>
<column name="v324_10_q0">in, 4, ap_memory, v324_10, array</column>
<column name="v324_11_address0">out, 16, ap_memory, v324_11, array</column>
<column name="v324_11_ce0">out, 1, ap_memory, v324_11, array</column>
<column name="v324_11_q0">in, 4, ap_memory, v324_11, array</column>
<column name="v9_0_address0">out, 10, ap_memory, v9_0, array</column>
<column name="v9_0_ce0">out, 1, ap_memory, v9_0, array</column>
<column name="v9_0_q0">in, 8, ap_memory, v9_0, array</column>
<column name="v9_1_address0">out, 10, ap_memory, v9_1, array</column>
<column name="v9_1_ce0">out, 1, ap_memory, v9_1, array</column>
<column name="v9_1_q0">in, 8, ap_memory, v9_1, array</column>
<column name="v9_2_address0">out, 10, ap_memory, v9_2, array</column>
<column name="v9_2_ce0">out, 1, ap_memory, v9_2, array</column>
<column name="v9_2_q0">in, 8, ap_memory, v9_2, array</column>
<column name="v9_3_address0">out, 10, ap_memory, v9_3, array</column>
<column name="v9_3_ce0">out, 1, ap_memory, v9_3, array</column>
<column name="v9_3_q0">in, 8, ap_memory, v9_3, array</column>
<column name="v9_4_address0">out, 10, ap_memory, v9_4, array</column>
<column name="v9_4_ce0">out, 1, ap_memory, v9_4, array</column>
<column name="v9_4_q0">in, 8, ap_memory, v9_4, array</column>
<column name="v9_5_address0">out, 10, ap_memory, v9_5, array</column>
<column name="v9_5_ce0">out, 1, ap_memory, v9_5, array</column>
<column name="v9_5_q0">in, 8, ap_memory, v9_5, array</column>
<column name="v9_6_address0">out, 10, ap_memory, v9_6, array</column>
<column name="v9_6_ce0">out, 1, ap_memory, v9_6, array</column>
<column name="v9_6_q0">in, 8, ap_memory, v9_6, array</column>
<column name="v9_7_address0">out, 10, ap_memory, v9_7, array</column>
<column name="v9_7_ce0">out, 1, ap_memory, v9_7, array</column>
<column name="v9_7_q0">in, 8, ap_memory, v9_7, array</column>
<column name="v9_8_address0">out, 10, ap_memory, v9_8, array</column>
<column name="v9_8_ce0">out, 1, ap_memory, v9_8, array</column>
<column name="v9_8_q0">in, 8, ap_memory, v9_8, array</column>
<column name="v9_9_address0">out, 10, ap_memory, v9_9, array</column>
<column name="v9_9_ce0">out, 1, ap_memory, v9_9, array</column>
<column name="v9_9_q0">in, 8, ap_memory, v9_9, array</column>
<column name="v9_10_address0">out, 10, ap_memory, v9_10, array</column>
<column name="v9_10_ce0">out, 1, ap_memory, v9_10, array</column>
<column name="v9_10_q0">in, 8, ap_memory, v9_10, array</column>
<column name="v9_11_address0">out, 10, ap_memory, v9_11, array</column>
<column name="v9_11_ce0">out, 1, ap_memory, v9_11, array</column>
<column name="v9_11_q0">in, 8, ap_memory, v9_11, array</column>
<column name="select_ln57_1">in, 4, ap_none, select_ln57_1, scalar</column>
<column name="empty">in, 4, ap_none, empty, scalar</column>
<column name="v27_V_out">out, 22, ap_vld, v27_V_out, pointer</column>
<column name="v27_V_out_ap_vld">out, 1, ap_vld, v27_V_out, pointer</column>
</table>
</item>
</section>
</profile>
