

Implementation tool: Xilinx Vivado v.2019.1.3
Project:             FFT_test_3
Solution:            Pipeline_2ports
Device target:       xc7z010-clg400-1
Report date:         Tue Nov 10 09:33:57 -0600 2020

#=== Post-Implementation Resource usage ===
SLICE:          582
LUT:           1607
FF:            1692
DSP:              8
BRAM:             2
SRL:              0
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    8.254
CP achieved post-implementation:    8.690
Timing met
