Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 04d3f77dbf7e4a34af921b802e684385 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_Processor_tb_behav xil_defaultlib.RISC_V_Processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.IF_ID_Register
Compiling module xil_defaultlib.Instruction_Parser
Compiling module xil_defaultlib.Imm_Data_Extractor
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.Register_File
Compiling module xil_defaultlib.ID_EX_Register
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.ALU_64_bit
Compiling module xil_defaultlib.EX_MEM_Register
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.MEM_WB_Register
Compiling module xil_defaultlib.RISC_V_Processor
Compiling module xil_defaultlib.RISC_V_Processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_V_Processor_tb_behav
