Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue May 28 11:33:36 2019
| Host         : e5-01-26 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -max_paths 10 -file parkade_timing_summary_routed.rpt -pb parkade_timing_summary_routed.pb -rpx parkade_timing_summary_routed.rpx -warn_on_violation
| Design       : parkade
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 7 register/latch pins with no clock driven by root clock pin: Parkade_Available_Capacity_LSD_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Parkade_Available_Capacity_LSD_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Parkade_Available_Capacity_LSD_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Parkade_Available_Capacity_MSD_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Parkade_Available_Capacity_MSD_reg[11]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Parkade_Available_Capacity_MSD_reg[12]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Parkade_Available_Capacity_MSD_reg[13]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Parkade_Available_Capacity_MSD_reg[14]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Parkade_Available_Capacity_MSD_reg[15]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Parkade_Available_Capacity_MSD_reg[16]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Parkade_Available_Capacity_MSD_reg[17]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Parkade_Available_Capacity_MSD_reg[18]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Parkade_Available_Capacity_MSD_reg[19]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Parkade_Available_Capacity_MSD_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Parkade_Available_Capacity_MSD_reg[20]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Parkade_Available_Capacity_MSD_reg[21]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Parkade_Available_Capacity_MSD_reg[22]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Parkade_Available_Capacity_MSD_reg[23]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Parkade_Available_Capacity_MSD_reg[24]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Parkade_Available_Capacity_MSD_reg[25]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Parkade_Available_Capacity_MSD_reg[26]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Parkade_Available_Capacity_MSD_reg[27]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Parkade_Available_Capacity_MSD_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Parkade_Available_Capacity_MSD_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Parkade_Available_Capacity_MSD_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Parkade_Available_Capacity_MSD_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Parkade_Available_Capacity_MSD_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Parkade_Available_Capacity_MSD_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Parkade_Available_Capacity_MSD_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Parkade_Available_Capacity_MSD_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Parkade_Available_Capacity_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Parkade_Available_Capacity_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Parkade_Available_Capacity_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Parkade_Available_Capacity_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Parkade_Available_Capacity_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Parkade_Available_Capacity_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Parkade_Available_Capacity_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Parkade_Available_Capacity_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Parkade_Available_Capacity_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Parkade_Available_Capacity_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Parkade_Available_Capacity_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Parkade_Available_Capacity_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Parkade_Available_Capacity_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Parkade_Available_Capacity_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Parkade_Available_Capacity_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Parkade_Available_Capacity_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Parkade_Available_Capacity_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Parkade_Available_Capacity_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Parkade_Available_Capacity_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Parkade_Available_Capacity_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Parkade_Available_Capacity_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Parkade_Available_Capacity_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Parkade_Available_Capacity_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Parkade_Available_Capacity_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Parkade_Available_Capacity_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Parkade_Available_Capacity_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Parkade_Available_Capacity_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Parkade_Available_Capacity_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Parkade_Available_Capacity_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Parkade_Available_Capacity_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Parkade_Available_Capacity_reg[9]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: clk_1Hz_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: select_segment_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 105 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.328        0.000                      0                   85        0.210        0.000                      0                   85        3.500        0.000                       0                    45  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.328        0.000                      0                   85        0.210        0.000                      0                   85        3.500        0.000                       0                    45  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.328ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.210ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.328ns  (required time - arrival time)
  Source:                 count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.183ns  (logic 0.952ns (22.760%)  route 3.231ns (77.240%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 12.894 - 8.000 ) 
    Source Clock Delay      (SCD):    5.345ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.676     5.345    clk_IBUF_BUFG
    SLICE_X21Y45         FDRE                                         r  count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDRE (Prop_fdre_C_Q)         0.456     5.801 r  count_reg[8]/Q
                         net (fo=2, routed)           1.001     6.801    count_reg[8]
    SLICE_X20Y45         LUT6 (Prop_lut6_I1_O)        0.124     6.925 r  count[0]_i_6/O
                         net (fo=1, routed)           0.417     7.343    count[0]_i_6_n_1
    SLICE_X20Y46         LUT6 (Prop_lut6_I2_O)        0.124     7.467 r  count[0]_i_5/O
                         net (fo=1, routed)           0.417     7.884    count[0]_i_5_n_1
    SLICE_X20Y47         LUT6 (Prop_lut6_I2_O)        0.124     8.008 r  count[0]_i_3/O
                         net (fo=1, routed)           0.417     8.426    count[0]_i_3_n_1
    SLICE_X20Y48         LUT6 (Prop_lut6_I2_O)        0.124     8.550 r  count[0]_i_1/O
                         net (fo=29, routed)          0.978     9.528    clear
    SLICE_X21Y43         FDRE                                         r  count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.502    12.894    clk_IBUF_BUFG
    SLICE_X21Y43         FDRE                                         r  count_reg[0]/C
                         clock pessimism              0.425    13.320    
                         clock uncertainty           -0.035    13.284    
    SLICE_X21Y43         FDRE (Setup_fdre_C_R)       -0.429    12.855    count_reg[0]
  -------------------------------------------------------------------
                         required time                         12.855    
                         arrival time                          -9.528    
  -------------------------------------------------------------------
                         slack                                  3.328    

Slack (MET) :             3.328ns  (required time - arrival time)
  Source:                 count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.183ns  (logic 0.952ns (22.760%)  route 3.231ns (77.240%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 12.894 - 8.000 ) 
    Source Clock Delay      (SCD):    5.345ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.676     5.345    clk_IBUF_BUFG
    SLICE_X21Y45         FDRE                                         r  count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDRE (Prop_fdre_C_Q)         0.456     5.801 r  count_reg[8]/Q
                         net (fo=2, routed)           1.001     6.801    count_reg[8]
    SLICE_X20Y45         LUT6 (Prop_lut6_I1_O)        0.124     6.925 r  count[0]_i_6/O
                         net (fo=1, routed)           0.417     7.343    count[0]_i_6_n_1
    SLICE_X20Y46         LUT6 (Prop_lut6_I2_O)        0.124     7.467 r  count[0]_i_5/O
                         net (fo=1, routed)           0.417     7.884    count[0]_i_5_n_1
    SLICE_X20Y47         LUT6 (Prop_lut6_I2_O)        0.124     8.008 r  count[0]_i_3/O
                         net (fo=1, routed)           0.417     8.426    count[0]_i_3_n_1
    SLICE_X20Y48         LUT6 (Prop_lut6_I2_O)        0.124     8.550 r  count[0]_i_1/O
                         net (fo=29, routed)          0.978     9.528    clear
    SLICE_X21Y43         FDRE                                         r  count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.502    12.894    clk_IBUF_BUFG
    SLICE_X21Y43         FDRE                                         r  count_reg[1]/C
                         clock pessimism              0.425    13.320    
                         clock uncertainty           -0.035    13.284    
    SLICE_X21Y43         FDRE (Setup_fdre_C_R)       -0.429    12.855    count_reg[1]
  -------------------------------------------------------------------
                         required time                         12.855    
                         arrival time                          -9.528    
  -------------------------------------------------------------------
                         slack                                  3.328    

Slack (MET) :             3.328ns  (required time - arrival time)
  Source:                 count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.183ns  (logic 0.952ns (22.760%)  route 3.231ns (77.240%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 12.894 - 8.000 ) 
    Source Clock Delay      (SCD):    5.345ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.676     5.345    clk_IBUF_BUFG
    SLICE_X21Y45         FDRE                                         r  count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDRE (Prop_fdre_C_Q)         0.456     5.801 r  count_reg[8]/Q
                         net (fo=2, routed)           1.001     6.801    count_reg[8]
    SLICE_X20Y45         LUT6 (Prop_lut6_I1_O)        0.124     6.925 r  count[0]_i_6/O
                         net (fo=1, routed)           0.417     7.343    count[0]_i_6_n_1
    SLICE_X20Y46         LUT6 (Prop_lut6_I2_O)        0.124     7.467 r  count[0]_i_5/O
                         net (fo=1, routed)           0.417     7.884    count[0]_i_5_n_1
    SLICE_X20Y47         LUT6 (Prop_lut6_I2_O)        0.124     8.008 r  count[0]_i_3/O
                         net (fo=1, routed)           0.417     8.426    count[0]_i_3_n_1
    SLICE_X20Y48         LUT6 (Prop_lut6_I2_O)        0.124     8.550 r  count[0]_i_1/O
                         net (fo=29, routed)          0.978     9.528    clear
    SLICE_X21Y43         FDRE                                         r  count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.502    12.894    clk_IBUF_BUFG
    SLICE_X21Y43         FDRE                                         r  count_reg[2]/C
                         clock pessimism              0.425    13.320    
                         clock uncertainty           -0.035    13.284    
    SLICE_X21Y43         FDRE (Setup_fdre_C_R)       -0.429    12.855    count_reg[2]
  -------------------------------------------------------------------
                         required time                         12.855    
                         arrival time                          -9.528    
  -------------------------------------------------------------------
                         slack                                  3.328    

Slack (MET) :             3.328ns  (required time - arrival time)
  Source:                 count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.183ns  (logic 0.952ns (22.760%)  route 3.231ns (77.240%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 12.894 - 8.000 ) 
    Source Clock Delay      (SCD):    5.345ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.676     5.345    clk_IBUF_BUFG
    SLICE_X21Y45         FDRE                                         r  count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDRE (Prop_fdre_C_Q)         0.456     5.801 r  count_reg[8]/Q
                         net (fo=2, routed)           1.001     6.801    count_reg[8]
    SLICE_X20Y45         LUT6 (Prop_lut6_I1_O)        0.124     6.925 r  count[0]_i_6/O
                         net (fo=1, routed)           0.417     7.343    count[0]_i_6_n_1
    SLICE_X20Y46         LUT6 (Prop_lut6_I2_O)        0.124     7.467 r  count[0]_i_5/O
                         net (fo=1, routed)           0.417     7.884    count[0]_i_5_n_1
    SLICE_X20Y47         LUT6 (Prop_lut6_I2_O)        0.124     8.008 r  count[0]_i_3/O
                         net (fo=1, routed)           0.417     8.426    count[0]_i_3_n_1
    SLICE_X20Y48         LUT6 (Prop_lut6_I2_O)        0.124     8.550 r  count[0]_i_1/O
                         net (fo=29, routed)          0.978     9.528    clear
    SLICE_X21Y43         FDRE                                         r  count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.502    12.894    clk_IBUF_BUFG
    SLICE_X21Y43         FDRE                                         r  count_reg[3]/C
                         clock pessimism              0.425    13.320    
                         clock uncertainty           -0.035    13.284    
    SLICE_X21Y43         FDRE (Setup_fdre_C_R)       -0.429    12.855    count_reg[3]
  -------------------------------------------------------------------
                         required time                         12.855    
                         arrival time                          -9.528    
  -------------------------------------------------------------------
                         slack                                  3.328    

Slack (MET) :             3.469ns  (required time - arrival time)
  Source:                 count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.042ns  (logic 0.952ns (23.553%)  route 3.090ns (76.447%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 12.894 - 8.000 ) 
    Source Clock Delay      (SCD):    5.345ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.676     5.345    clk_IBUF_BUFG
    SLICE_X21Y45         FDRE                                         r  count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDRE (Prop_fdre_C_Q)         0.456     5.801 r  count_reg[8]/Q
                         net (fo=2, routed)           1.001     6.801    count_reg[8]
    SLICE_X20Y45         LUT6 (Prop_lut6_I1_O)        0.124     6.925 r  count[0]_i_6/O
                         net (fo=1, routed)           0.417     7.343    count[0]_i_6_n_1
    SLICE_X20Y46         LUT6 (Prop_lut6_I2_O)        0.124     7.467 r  count[0]_i_5/O
                         net (fo=1, routed)           0.417     7.884    count[0]_i_5_n_1
    SLICE_X20Y47         LUT6 (Prop_lut6_I2_O)        0.124     8.008 r  count[0]_i_3/O
                         net (fo=1, routed)           0.417     8.426    count[0]_i_3_n_1
    SLICE_X20Y48         LUT6 (Prop_lut6_I2_O)        0.124     8.550 r  count[0]_i_1/O
                         net (fo=29, routed)          0.837     9.387    clear
    SLICE_X21Y44         FDRE                                         r  count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.502    12.894    clk_IBUF_BUFG
    SLICE_X21Y44         FDRE                                         r  count_reg[4]/C
                         clock pessimism              0.425    13.320    
                         clock uncertainty           -0.035    13.284    
    SLICE_X21Y44         FDRE (Setup_fdre_C_R)       -0.429    12.855    count_reg[4]
  -------------------------------------------------------------------
                         required time                         12.855    
                         arrival time                          -9.387    
  -------------------------------------------------------------------
                         slack                                  3.469    

Slack (MET) :             3.469ns  (required time - arrival time)
  Source:                 count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.042ns  (logic 0.952ns (23.553%)  route 3.090ns (76.447%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 12.894 - 8.000 ) 
    Source Clock Delay      (SCD):    5.345ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.676     5.345    clk_IBUF_BUFG
    SLICE_X21Y45         FDRE                                         r  count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDRE (Prop_fdre_C_Q)         0.456     5.801 r  count_reg[8]/Q
                         net (fo=2, routed)           1.001     6.801    count_reg[8]
    SLICE_X20Y45         LUT6 (Prop_lut6_I1_O)        0.124     6.925 r  count[0]_i_6/O
                         net (fo=1, routed)           0.417     7.343    count[0]_i_6_n_1
    SLICE_X20Y46         LUT6 (Prop_lut6_I2_O)        0.124     7.467 r  count[0]_i_5/O
                         net (fo=1, routed)           0.417     7.884    count[0]_i_5_n_1
    SLICE_X20Y47         LUT6 (Prop_lut6_I2_O)        0.124     8.008 r  count[0]_i_3/O
                         net (fo=1, routed)           0.417     8.426    count[0]_i_3_n_1
    SLICE_X20Y48         LUT6 (Prop_lut6_I2_O)        0.124     8.550 r  count[0]_i_1/O
                         net (fo=29, routed)          0.837     9.387    clear
    SLICE_X21Y44         FDRE                                         r  count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.502    12.894    clk_IBUF_BUFG
    SLICE_X21Y44         FDRE                                         r  count_reg[5]/C
                         clock pessimism              0.425    13.320    
                         clock uncertainty           -0.035    13.284    
    SLICE_X21Y44         FDRE (Setup_fdre_C_R)       -0.429    12.855    count_reg[5]
  -------------------------------------------------------------------
                         required time                         12.855    
                         arrival time                          -9.387    
  -------------------------------------------------------------------
                         slack                                  3.469    

Slack (MET) :             3.469ns  (required time - arrival time)
  Source:                 count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.042ns  (logic 0.952ns (23.553%)  route 3.090ns (76.447%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 12.894 - 8.000 ) 
    Source Clock Delay      (SCD):    5.345ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.676     5.345    clk_IBUF_BUFG
    SLICE_X21Y45         FDRE                                         r  count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDRE (Prop_fdre_C_Q)         0.456     5.801 r  count_reg[8]/Q
                         net (fo=2, routed)           1.001     6.801    count_reg[8]
    SLICE_X20Y45         LUT6 (Prop_lut6_I1_O)        0.124     6.925 r  count[0]_i_6/O
                         net (fo=1, routed)           0.417     7.343    count[0]_i_6_n_1
    SLICE_X20Y46         LUT6 (Prop_lut6_I2_O)        0.124     7.467 r  count[0]_i_5/O
                         net (fo=1, routed)           0.417     7.884    count[0]_i_5_n_1
    SLICE_X20Y47         LUT6 (Prop_lut6_I2_O)        0.124     8.008 r  count[0]_i_3/O
                         net (fo=1, routed)           0.417     8.426    count[0]_i_3_n_1
    SLICE_X20Y48         LUT6 (Prop_lut6_I2_O)        0.124     8.550 r  count[0]_i_1/O
                         net (fo=29, routed)          0.837     9.387    clear
    SLICE_X21Y44         FDRE                                         r  count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.502    12.894    clk_IBUF_BUFG
    SLICE_X21Y44         FDRE                                         r  count_reg[6]/C
                         clock pessimism              0.425    13.320    
                         clock uncertainty           -0.035    13.284    
    SLICE_X21Y44         FDRE (Setup_fdre_C_R)       -0.429    12.855    count_reg[6]
  -------------------------------------------------------------------
                         required time                         12.855    
                         arrival time                          -9.387    
  -------------------------------------------------------------------
                         slack                                  3.469    

Slack (MET) :             3.469ns  (required time - arrival time)
  Source:                 count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.042ns  (logic 0.952ns (23.553%)  route 3.090ns (76.447%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 12.894 - 8.000 ) 
    Source Clock Delay      (SCD):    5.345ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.676     5.345    clk_IBUF_BUFG
    SLICE_X21Y45         FDRE                                         r  count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDRE (Prop_fdre_C_Q)         0.456     5.801 r  count_reg[8]/Q
                         net (fo=2, routed)           1.001     6.801    count_reg[8]
    SLICE_X20Y45         LUT6 (Prop_lut6_I1_O)        0.124     6.925 r  count[0]_i_6/O
                         net (fo=1, routed)           0.417     7.343    count[0]_i_6_n_1
    SLICE_X20Y46         LUT6 (Prop_lut6_I2_O)        0.124     7.467 r  count[0]_i_5/O
                         net (fo=1, routed)           0.417     7.884    count[0]_i_5_n_1
    SLICE_X20Y47         LUT6 (Prop_lut6_I2_O)        0.124     8.008 r  count[0]_i_3/O
                         net (fo=1, routed)           0.417     8.426    count[0]_i_3_n_1
    SLICE_X20Y48         LUT6 (Prop_lut6_I2_O)        0.124     8.550 r  count[0]_i_1/O
                         net (fo=29, routed)          0.837     9.387    clear
    SLICE_X21Y44         FDRE                                         r  count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.502    12.894    clk_IBUF_BUFG
    SLICE_X21Y44         FDRE                                         r  count_reg[7]/C
                         clock pessimism              0.425    13.320    
                         clock uncertainty           -0.035    13.284    
    SLICE_X21Y44         FDRE (Setup_fdre_C_R)       -0.429    12.855    count_reg[7]
  -------------------------------------------------------------------
                         required time                         12.855    
                         arrival time                          -9.387    
  -------------------------------------------------------------------
                         slack                                  3.469    

Slack (MET) :             3.641ns  (required time - arrival time)
  Source:                 count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.871ns  (logic 0.952ns (24.594%)  route 2.919ns (75.406%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns = ( 12.896 - 8.000 ) 
    Source Clock Delay      (SCD):    5.345ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.676     5.345    clk_IBUF_BUFG
    SLICE_X21Y45         FDRE                                         r  count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDRE (Prop_fdre_C_Q)         0.456     5.801 r  count_reg[8]/Q
                         net (fo=2, routed)           1.001     6.801    count_reg[8]
    SLICE_X20Y45         LUT6 (Prop_lut6_I1_O)        0.124     6.925 r  count[0]_i_6/O
                         net (fo=1, routed)           0.417     7.343    count[0]_i_6_n_1
    SLICE_X20Y46         LUT6 (Prop_lut6_I2_O)        0.124     7.467 r  count[0]_i_5/O
                         net (fo=1, routed)           0.417     7.884    count[0]_i_5_n_1
    SLICE_X20Y47         LUT6 (Prop_lut6_I2_O)        0.124     8.008 r  count[0]_i_3/O
                         net (fo=1, routed)           0.417     8.426    count[0]_i_3_n_1
    SLICE_X20Y48         LUT6 (Prop_lut6_I2_O)        0.124     8.550 r  count[0]_i_1/O
                         net (fo=29, routed)          0.666     9.216    clear
    SLICE_X21Y47         FDRE                                         r  count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.503    12.895    clk_IBUF_BUFG
    SLICE_X21Y47         FDRE                                         r  count_reg[16]/C
                         clock pessimism              0.425    13.321    
                         clock uncertainty           -0.035    13.285    
    SLICE_X21Y47         FDRE (Setup_fdre_C_R)       -0.429    12.856    count_reg[16]
  -------------------------------------------------------------------
                         required time                         12.856    
                         arrival time                          -9.216    
  -------------------------------------------------------------------
                         slack                                  3.641    

Slack (MET) :             3.641ns  (required time - arrival time)
  Source:                 count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.871ns  (logic 0.952ns (24.594%)  route 2.919ns (75.406%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns = ( 12.896 - 8.000 ) 
    Source Clock Delay      (SCD):    5.345ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.676     5.345    clk_IBUF_BUFG
    SLICE_X21Y45         FDRE                                         r  count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDRE (Prop_fdre_C_Q)         0.456     5.801 r  count_reg[8]/Q
                         net (fo=2, routed)           1.001     6.801    count_reg[8]
    SLICE_X20Y45         LUT6 (Prop_lut6_I1_O)        0.124     6.925 r  count[0]_i_6/O
                         net (fo=1, routed)           0.417     7.343    count[0]_i_6_n_1
    SLICE_X20Y46         LUT6 (Prop_lut6_I2_O)        0.124     7.467 r  count[0]_i_5/O
                         net (fo=1, routed)           0.417     7.884    count[0]_i_5_n_1
    SLICE_X20Y47         LUT6 (Prop_lut6_I2_O)        0.124     8.008 r  count[0]_i_3/O
                         net (fo=1, routed)           0.417     8.426    count[0]_i_3_n_1
    SLICE_X20Y48         LUT6 (Prop_lut6_I2_O)        0.124     8.550 r  count[0]_i_1/O
                         net (fo=29, routed)          0.666     9.216    clear
    SLICE_X21Y47         FDRE                                         r  count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.503    12.895    clk_IBUF_BUFG
    SLICE_X21Y47         FDRE                                         r  count_reg[17]/C
                         clock pessimism              0.425    13.321    
                         clock uncertainty           -0.035    13.285    
    SLICE_X21Y47         FDRE (Setup_fdre_C_R)       -0.429    12.856    count_reg[17]
  -------------------------------------------------------------------
                         required time                         12.856    
                         arrival time                          -9.216    
  -------------------------------------------------------------------
                         slack                                  3.641    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 count_7seg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            select_segment_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.488%)  route 0.105ns (33.512%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.591     1.503    clk_IBUF_BUFG
    SLICE_X42Y37         FDRE                                         r  count_7seg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDRE (Prop_fdre_C_Q)         0.164     1.667 r  count_7seg_reg[8]/Q
                         net (fo=3, routed)           0.105     1.773    count_7seg_reg[8]
    SLICE_X43Y37         LUT6 (Prop_lut6_I1_O)        0.045     1.818 r  select_segment_i_1/O
                         net (fo=1, routed)           0.000     1.818    select_segment_i_1_n_1
    SLICE_X43Y37         FDRE                                         r  select_segment_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.859     2.018    clk_IBUF_BUFG
    SLICE_X43Y37         FDRE                                         r  select_segment_reg/C
                         clock pessimism             -0.502     1.516    
    SLICE_X43Y37         FDRE (Hold_fdre_C_D)         0.091     1.607    select_segment_reg
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.562     1.474    clk_IBUF_BUFG
    SLICE_X21Y43         FDRE                                         r  count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y43         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  count_reg[3]/Q
                         net (fo=1, routed)           0.108     1.723    count_reg_n_1_[3]
    SLICE_X21Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.831 r  count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.831    count_reg[0]_i_2_n_5
    SLICE_X21Y43         FDRE                                         r  count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.832     1.991    clk_IBUF_BUFG
    SLICE_X21Y43         FDRE                                         r  count_reg[3]/C
                         clock pessimism             -0.517     1.474    
    SLICE_X21Y43         FDRE (Hold_fdre_C_D)         0.105     1.579    count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.562     1.474    clk_IBUF_BUFG
    SLICE_X21Y44         FDRE                                         r  count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y44         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  count_reg[4]/Q
                         net (fo=1, routed)           0.105     1.720    count_reg_n_1_[4]
    SLICE_X21Y44         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.835 r  count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.835    count_reg[4]_i_1_n_8
    SLICE_X21Y44         FDRE                                         r  count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.832     1.991    clk_IBUF_BUFG
    SLICE_X21Y44         FDRE                                         r  count_reg[4]/C
                         clock pessimism             -0.517     1.474    
    SLICE_X21Y44         FDRE (Hold_fdre_C_D)         0.105     1.579    count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.562     1.474    clk_IBUF_BUFG
    SLICE_X21Y43         FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y43         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  count_reg[2]/Q
                         net (fo=1, routed)           0.109     1.725    count_reg_n_1_[2]
    SLICE_X21Y43         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.836 r  count_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.836    count_reg[0]_i_2_n_6
    SLICE_X21Y43         FDRE                                         r  count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.832     1.991    clk_IBUF_BUFG
    SLICE_X21Y43         FDRE                                         r  count_reg[2]/C
                         clock pessimism             -0.517     1.474    
    SLICE_X21Y43         FDRE (Hold_fdre_C_D)         0.105     1.579    count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.562     1.474    clk_IBUF_BUFG
    SLICE_X21Y46         FDRE                                         r  count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  count_reg[15]/Q
                         net (fo=2, routed)           0.117     1.732    count_reg[15]
    SLICE_X21Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.840 r  count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.840    count_reg[12]_i_1_n_5
    SLICE_X21Y46         FDRE                                         r  count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.832     1.991    clk_IBUF_BUFG
    SLICE_X21Y46         FDRE                                         r  count_reg[15]/C
                         clock pessimism             -0.517     1.474    
    SLICE_X21Y46         FDRE (Hold_fdre_C_D)         0.105     1.579    count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.563     1.475    clk_IBUF_BUFG
    SLICE_X21Y47         FDRE                                         r  count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y47         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  count_reg[19]/Q
                         net (fo=2, routed)           0.117     1.733    count_reg[19]
    SLICE_X21Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.841 r  count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.841    count_reg[16]_i_1_n_5
    SLICE_X21Y47         FDRE                                         r  count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.833     1.992    clk_IBUF_BUFG
    SLICE_X21Y47         FDRE                                         r  count_reg[19]/C
                         clock pessimism             -0.517     1.475    
    SLICE_X21Y47         FDRE (Hold_fdre_C_D)         0.105     1.580    count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.563     1.475    clk_IBUF_BUFG
    SLICE_X21Y48         FDRE                                         r  count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y48         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  count_reg[23]/Q
                         net (fo=2, routed)           0.117     1.733    count_reg[23]
    SLICE_X21Y48         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.841 r  count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.841    count_reg[20]_i_1_n_5
    SLICE_X21Y48         FDRE                                         r  count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.833     1.992    clk_IBUF_BUFG
    SLICE_X21Y48         FDRE                                         r  count_reg[23]/C
                         clock pessimism             -0.517     1.475    
    SLICE_X21Y48         FDRE (Hold_fdre_C_D)         0.105     1.580    count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.562     1.474    clk_IBUF_BUFG
    SLICE_X21Y45         FDRE                                         r  count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  count_reg[11]/Q
                         net (fo=2, routed)           0.120     1.736    count_reg[11]
    SLICE_X21Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.844 r  count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.844    count_reg[8]_i_1_n_5
    SLICE_X21Y45         FDRE                                         r  count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.832     1.991    clk_IBUF_BUFG
    SLICE_X21Y45         FDRE                                         r  count_reg[11]/C
                         clock pessimism             -0.517     1.474    
    SLICE_X21Y45         FDRE (Hold_fdre_C_D)         0.105     1.579    count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.562     1.474    clk_IBUF_BUFG
    SLICE_X21Y44         FDRE                                         r  count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y44         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  count_reg[7]/Q
                         net (fo=2, routed)           0.120     1.736    count_reg[7]
    SLICE_X21Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.844 r  count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.844    count_reg[4]_i_1_n_5
    SLICE_X21Y44         FDRE                                         r  count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.832     1.991    clk_IBUF_BUFG
    SLICE_X21Y44         FDRE                                         r  count_reg[7]/C
                         clock pessimism             -0.517     1.474    
    SLICE_X21Y44         FDRE (Hold_fdre_C_D)         0.105     1.579    count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.181%)  route 0.114ns (30.819%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.562     1.474    clk_IBUF_BUFG
    SLICE_X21Y45         FDRE                                         r  count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  count_reg[8]/Q
                         net (fo=2, routed)           0.114     1.729    count_reg[8]
    SLICE_X21Y45         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.844 r  count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.844    count_reg[8]_i_1_n_8
    SLICE_X21Y45         FDRE                                         r  count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.832     1.991    clk_IBUF_BUFG
    SLICE_X21Y45         FDRE                                         r  count_reg[8]/C
                         clock pessimism             -0.517     1.474    
    SLICE_X21Y45         FDRE (Hold_fdre_C_D)         0.105     1.579    count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X21Y47    count_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X21Y43    count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X21Y48    count_reg[20]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X21Y48    count_reg[21]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X21Y48    count_reg[22]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X21Y48    count_reg[23]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X21Y49    count_reg[24]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X21Y49    count_reg[25]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X21Y49    count_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X22Y46    clk_1Hz_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X22Y46    clk_out_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y35    count_7seg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y37    count_7seg_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y37    count_7seg_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y35    count_7seg_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y35    count_7seg_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y35    count_7seg_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y36    count_7seg_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y36    count_7seg_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X21Y47    count_reg[19]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X21Y47    count_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X21Y43    count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X21Y48    count_reg[20]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X21Y48    count_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X21Y48    count_reg[21]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X21Y48    count_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X21Y48    count_reg[22]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X21Y48    count_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X21Y48    count_reg[23]/C



