<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>TRABALHO_FINAL_EMBARCADOS: src/ASF/sam0/utils/cmsis/samd21/include/instance/tcc1.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">TRABALHO_FINAL_EMBARCADOS
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="dir_48df721a600249707234158a96c7fafb.html">ASF</a></li><li class="navelem"><a class="el" href="dir_7cfca43fdac2a4c30da32869189975e9.html">sam0</a></li><li class="navelem"><a class="el" href="dir_1acdffdfd67a16295b6d270d65b858e0.html">utils</a></li><li class="navelem"><a class="el" href="dir_908d54dc55adc28dc59e889cd891cf71.html">cmsis</a></li><li class="navelem"><a class="el" href="dir_af279d8ef37147066f46c5173239084c.html">samd21</a></li><li class="navelem"><a class="el" href="dir_d1c0e4a3971422dc242819d65e377d24.html">include</a></li><li class="navelem"><a class="el" href="dir_f989e52af2a43e85dab3a7983e085d05.html">instance</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">tcc1.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="tcc1_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#ifndef _SAMD21_TCC1_INSTANCE_</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#define _SAMD21_TCC1_INSTANCE_</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">/* ========== Register definition for TCC1 peripheral ========== */</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#if (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#define REG_TCC1_CTRLA             (0x42002400U) </span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#define REG_TCC1_CTRLBCLR          (0x42002404U) </span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#define REG_TCC1_CTRLBSET          (0x42002405U) </span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#define REG_TCC1_SYNCBUSY          (0x42002408U) </span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#define REG_TCC1_FCTRLA            (0x4200240CU) </span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#define REG_TCC1_FCTRLB            (0x42002410U) </span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#define REG_TCC1_DRVCTRL           (0x42002418U) </span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#define REG_TCC1_DBGCTRL           (0x4200241EU) </span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#define REG_TCC1_EVCTRL            (0x42002420U) </span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#define REG_TCC1_INTENCLR          (0x42002424U) </span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#define REG_TCC1_INTENSET          (0x42002428U) </span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#define REG_TCC1_INTFLAG           (0x4200242CU) </span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#define REG_TCC1_STATUS            (0x42002430U) </span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#define REG_TCC1_COUNT             (0x42002434U) </span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">#define REG_TCC1_PATT              (0x42002438U) </span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">#define REG_TCC1_WAVE              (0x4200243CU) </span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#define REG_TCC1_PER               (0x42002440U) </span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">#define REG_TCC1_CC0               (0x42002444U) </span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">#define REG_TCC1_CC1               (0x42002448U) </span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#define REG_TCC1_PATTB             (0x42002464U) </span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">#define REG_TCC1_WAVEB             (0x42002468U) </span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">#define REG_TCC1_PERB              (0x4200246CU) </span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">#define REG_TCC1_CCB0              (0x42002470U) </span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor">#define REG_TCC1_CCB1              (0x42002474U) </span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="tcc1_8h.html#ae5cd7851f51bed0c0120fa8eb3f705de">   74</a></span>&#160;<span class="preprocessor">#define REG_TCC1_CTRLA             (*(RwReg  *)0x42002400U) </span></div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="tcc1_8h.html#a963334a0bf0172f4af2c7ea2be63fd9b">   75</a></span>&#160;<span class="preprocessor">#define REG_TCC1_CTRLBCLR          (*(RwReg8 *)0x42002404U) </span></div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="tcc1_8h.html#a2ccc9b17368b82bec29bd91e859b4669">   76</a></span>&#160;<span class="preprocessor">#define REG_TCC1_CTRLBSET          (*(RwReg8 *)0x42002405U) </span></div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="tcc1_8h.html#a06e728439e8d707ef68a5837936f00b1">   77</a></span>&#160;<span class="preprocessor">#define REG_TCC1_SYNCBUSY          (*(RoReg  *)0x42002408U) </span></div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="tcc1_8h.html#a23cb6fe2cfec2c5e6489b62a326d84e5">   78</a></span>&#160;<span class="preprocessor">#define REG_TCC1_FCTRLA            (*(RwReg  *)0x4200240CU) </span></div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="tcc1_8h.html#a7ee7fd9855dcc2f260a055161ed9b1b6">   79</a></span>&#160;<span class="preprocessor">#define REG_TCC1_FCTRLB            (*(RwReg  *)0x42002410U) </span></div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="tcc1_8h.html#ab17fec223c549a0f605db732798a68c5">   80</a></span>&#160;<span class="preprocessor">#define REG_TCC1_DRVCTRL           (*(RwReg  *)0x42002418U) </span></div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="tcc1_8h.html#a6e6b584653cc910b9c289c1eda03bbe3">   81</a></span>&#160;<span class="preprocessor">#define REG_TCC1_DBGCTRL           (*(RwReg8 *)0x4200241EU) </span></div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="tcc1_8h.html#af0b1f8e9ff3efe003808eb2d8408965e">   82</a></span>&#160;<span class="preprocessor">#define REG_TCC1_EVCTRL            (*(RwReg  *)0x42002420U) </span></div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="tcc1_8h.html#ac0cb1252cf859d4aa67d6004212ac495">   83</a></span>&#160;<span class="preprocessor">#define REG_TCC1_INTENCLR          (*(RwReg  *)0x42002424U) </span></div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="tcc1_8h.html#af07b2355341e617601807231394b5470">   84</a></span>&#160;<span class="preprocessor">#define REG_TCC1_INTENSET          (*(RwReg  *)0x42002428U) </span></div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="tcc1_8h.html#ab4cc78645dd2570eba921057e1869467">   85</a></span>&#160;<span class="preprocessor">#define REG_TCC1_INTFLAG           (*(RwReg  *)0x4200242CU) </span></div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="tcc1_8h.html#a4c77e42df68ed5322240d48e0fb13046">   86</a></span>&#160;<span class="preprocessor">#define REG_TCC1_STATUS            (*(RwReg  *)0x42002430U) </span></div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="tcc1_8h.html#a4c9fa592136ece3acfbe6a1152bca25f">   87</a></span>&#160;<span class="preprocessor">#define REG_TCC1_COUNT             (*(RwReg  *)0x42002434U) </span></div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="tcc1_8h.html#a547e919ab428cff5269cf6ceb5820afa">   88</a></span>&#160;<span class="preprocessor">#define REG_TCC1_PATT              (*(RwReg16*)0x42002438U) </span></div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="tcc1_8h.html#ab8c27a81ebc3115d0c7de44d0e6a01ab">   89</a></span>&#160;<span class="preprocessor">#define REG_TCC1_WAVE              (*(RwReg  *)0x4200243CU) </span></div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="tcc1_8h.html#a0e578ce9efac12016f937e00e2b1b94b">   90</a></span>&#160;<span class="preprocessor">#define REG_TCC1_PER               (*(RwReg  *)0x42002440U) </span></div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="tcc1_8h.html#a21dc13ef126e1b5986e369244fe315d3">   91</a></span>&#160;<span class="preprocessor">#define REG_TCC1_CC0               (*(RwReg  *)0x42002444U) </span></div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="tcc1_8h.html#ab4efa5c221d02499fa1b4f9b3115b525">   92</a></span>&#160;<span class="preprocessor">#define REG_TCC1_CC1               (*(RwReg  *)0x42002448U) </span></div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="tcc1_8h.html#a3cc293ac51794c33a1a86c425b1b7008">   93</a></span>&#160;<span class="preprocessor">#define REG_TCC1_PATTB             (*(RwReg16*)0x42002464U) </span></div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="tcc1_8h.html#adc23043cea425e61c427ab728f665f1b">   94</a></span>&#160;<span class="preprocessor">#define REG_TCC1_WAVEB             (*(RwReg  *)0x42002468U) </span></div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="tcc1_8h.html#a5816202c076533dbf51cc629d5f2bc94">   95</a></span>&#160;<span class="preprocessor">#define REG_TCC1_PERB              (*(RwReg  *)0x4200246CU) </span></div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="tcc1_8h.html#a2b2545ff04eda93815397ebcad7527e2">   96</a></span>&#160;<span class="preprocessor">#define REG_TCC1_CCB0              (*(RwReg  *)0x42002470U) </span></div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="tcc1_8h.html#a3a170db0d9741a02b4d8c2eb76941306">   97</a></span>&#160;<span class="preprocessor">#define REG_TCC1_CCB1              (*(RwReg  *)0x42002474U) </span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment">/* ========== Instance parameters for TCC1 peripheral ========== */</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor">#define TCC1_CC_NUM                 2        // Number of Compare/Capture units</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor">#define TCC1_DITHERING              1        // Dithering feature implemented</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor">#define TCC1_DMAC_ID_MC_0           19</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor">#define TCC1_DMAC_ID_MC_1           20</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor">#define TCC1_DMAC_ID_MC_LSB         19</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor">#define TCC1_DMAC_ID_MC_MSB         20</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor">#define TCC1_DMAC_ID_MC_SIZE        2</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor">#define TCC1_DMAC_ID_OVF            18       // DMA overflow/underflow/retrigger trigger</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor">#define TCC1_DTI                    0        // Dead-Time-Insertion feature implemented</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor">#define TCC1_EXT                    24       // Coding of implemented extended features</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor">#define TCC1_GCLK_ID                26       // Index of Generic Clock</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor">#define TCC1_MASTER                 1       </span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor">#define TCC1_OTMX                   0        // Output Matrix feature implemented</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor">#define TCC1_OW_NUM                 4        // Number of Output Waveforms</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor">#define TCC1_PG                     1        // Pattern Generation feature implemented</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor">#define TCC1_SIZE                   24      </span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor">#define TCC1_SWAP                   0        // DTI outputs swap feature implemented</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor">#define TCC1_TYPE                   2        // TCC type 0 : NA, 1 : Master, 2 : Slave</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* _SAMD21_TCC1_INSTANCE_ */</span><span class="preprocessor"></span></div></div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
