// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module myproject_dense_latency_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config20_s (
        ap_ready,
        data_val1,
        ap_return,
        ap_rst
);


output   ap_ready;
input  [5:0] data_val1;
output  [11:0] ap_return;
input   ap_rst;

wire    res_dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config20_s_fu_20_ap_ready;
wire   [11:0] res_dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config20_s_fu_20_ap_return;

myproject_dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config20_s res_dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config20_s_fu_20(
    .ap_ready(res_dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config20_s_fu_20_ap_ready),
    .data_val(data_val1),
    .ap_return(res_dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config20_s_fu_20_ap_return),
    .ap_rst(ap_rst)
);

assign ap_ready = 1'b1;

assign ap_return = res_dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config20_s_fu_20_ap_return;

endmodule //myproject_dense_latency_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config20_s
