// This program was cloned from: https://github.com/dawsonjon/FPGA-TX
// License: MIT License

// Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2016.3 (lin64) Build 1682563 Mon Oct 10 19:07:26 MDT 2016
// Date        : Wed Dec  7 19:00:56 2016
// Host        : jon-GA-MA770T-ES3 running 64-bit Linux Mint 17.2 Rafaela
// Command     : write_verilog -force ./cpu_impl_netlist.v -mode timesim -sdf_anno true
// Design      : bsp
// Purpose     : This verilog netlist is a timing simulation representation of the design and should not be modified or
//               synthesized. Please ensure that this netlist is used with the corresponding SDF file.
// Device      : xc7a100tcsg324-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps
`define XIL_TIMING

module RAM32M_UNIQ_BASE_
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

module RAM32M_HD10
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

module RAM32M_HD11
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

module RAM32M_HD12
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

module RAM32M_HD13
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

module RAM32M_HD3
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

module RAM32M_HD4
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

module RAM32M_HD5
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

module RAM32M_HD6
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

module RAM32M_HD7
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

module RAM32M_HD8
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

module RAM32M_HD9
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

(* ECO_CHECKSUM = "13fa1ed3" *) (* POWER_OPT_BRAM_CDC = "0" *) (* POWER_OPT_BRAM_SR_ADDR = "0" *) 
(* POWER_OPT_LOOPED_NET_PERCENTAGE = "0" *) 
(* NotValidForBitStream *)
module bsp
   (clk_in,
    rst,
    rf_out,
    leds,
    gps_tx,
    gps_rx,
    pps,
    tx_rx,
    tx_pa,
    rs232_rx,
    rs232_tx);
  input clk_in;
  input rst;
  output rf_out;
  output [7:0]leds;
  input gps_tx;
  output gps_rx;
  input pps;
  output tx_rx;
  output tx_pa;
  input rs232_rx;
  output rs232_tx;

  wire [23:0]amplitude;
  wire clk;
  wire clk0;
  (* IBUF_LOW_PWR *) wire clk_in;
  wire clkin1;
  wire [2:1]control;
  wire control_stb;
  wire [1:0]delta_d3;
  wire dithering;
  wire [31:0]frequency;
  wire frequency_stb;
  wire gps_rx;
  wire gps_rx_OBUF;
  wire gps_tx;
  wire gps_tx_IBUF;
  wire i_out_1_reg_i_10_n_0;
  wire i_out_1_reg_i_11_n_0;
  wire i_out_1_reg_i_12_n_0;
  wire i_out_1_reg_i_13_n_0;
  wire i_out_1_reg_i_14_n_0;
  wire i_out_1_reg_i_15_n_0;
  wire i_out_1_reg_i_16_n_0;
  wire i_out_1_reg_i_17_n_0;
  wire i_out_1_reg_i_18_n_0;
  wire i_out_1_reg_i_19_n_0;
  wire i_out_1_reg_i_1_n_0;
  wire i_out_1_reg_i_20_n_0;
  wire i_out_1_reg_i_21_n_0;
  wire i_out_1_reg_i_22_n_0;
  wire i_out_1_reg_i_23_n_0;
  wire i_out_1_reg_i_24_n_0;
  wire i_out_1_reg_i_2_n_0;
  wire i_out_1_reg_i_3_n_0;
  wire i_out_1_reg_i_4_n_0;
  wire i_out_1_reg_i_5_n_0;
  wire i_out_1_reg_i_6_n_0;
  wire i_out_1_reg_i_7_n_0;
  wire i_out_1_reg_i_8_n_0;
  wire i_out_1_reg_i_9_n_0;
  wire i_out_3_reg_i_10_n_0;
  wire i_out_3_reg_i_11_n_0;
  wire i_out_3_reg_i_12_n_0;
  wire i_out_3_reg_i_13_n_0;
  wire i_out_3_reg_i_14_n_0;
  wire i_out_3_reg_i_15_n_0;
  wire i_out_3_reg_i_16_n_0;
  wire i_out_3_reg_i_17_n_0;
  wire i_out_3_reg_i_18_n_0;
  wire i_out_3_reg_i_19_n_0;
  wire i_out_3_reg_i_1_n_0;
  wire i_out_3_reg_i_20_n_0;
  wire i_out_3_reg_i_21_n_0;
  wire i_out_3_reg_i_22_n_0;
  wire i_out_3_reg_i_23_n_0;
  wire i_out_3_reg_i_24_n_0;
  wire i_out_3_reg_i_2_n_0;
  wire i_out_3_reg_i_3_n_0;
  wire i_out_3_reg_i_4_n_0;
  wire i_out_3_reg_i_5_n_0;
  wire i_out_3_reg_i_6_n_0;
  wire i_out_3_reg_i_7_n_0;
  wire i_out_3_reg_i_8_n_0;
  wire i_out_3_reg_i_9_n_0;
  wire i_out_5_reg_i_10_n_0;
  wire i_out_5_reg_i_11_n_0;
  wire i_out_5_reg_i_12_n_0;
  wire i_out_5_reg_i_13_n_0;
  wire i_out_5_reg_i_14_n_0;
  wire i_out_5_reg_i_15_n_0;
  wire i_out_5_reg_i_16_n_0;
  wire i_out_5_reg_i_17_n_0;
  wire i_out_5_reg_i_18_n_0;
  wire i_out_5_reg_i_19_n_0;
  wire i_out_5_reg_i_1_n_0;
  wire i_out_5_reg_i_20_n_0;
  wire i_out_5_reg_i_21_n_0;
  wire i_out_5_reg_i_22_n_0;
  wire i_out_5_reg_i_23_n_0;
  wire i_out_5_reg_i_24_n_0;
  wire i_out_5_reg_i_2_n_0;
  wire i_out_5_reg_i_3_n_0;
  wire i_out_5_reg_i_4_n_0;
  wire i_out_5_reg_i_5_n_0;
  wire i_out_5_reg_i_6_n_0;
  wire i_out_5_reg_i_7_n_0;
  wire i_out_5_reg_i_8_n_0;
  wire i_out_5_reg_i_9_n_0;
  wire i_out_7_reg_i_10_n_0;
  wire i_out_7_reg_i_11_n_0;
  wire i_out_7_reg_i_12_n_0;
  wire i_out_7_reg_i_13_n_0;
  wire i_out_7_reg_i_14_n_0;
  wire i_out_7_reg_i_15_n_0;
  wire i_out_7_reg_i_16_n_0;
  wire i_out_7_reg_i_17_n_0;
  wire i_out_7_reg_i_18_n_0;
  wire i_out_7_reg_i_19_n_0;
  wire i_out_7_reg_i_1_n_0;
  wire i_out_7_reg_i_20_n_0;
  wire i_out_7_reg_i_21_n_0;
  wire i_out_7_reg_i_22_n_0;
  wire i_out_7_reg_i_23_n_0;
  wire i_out_7_reg_i_24_n_0;
  wire i_out_7_reg_i_2_n_0;
  wire i_out_7_reg_i_3_n_0;
  wire i_out_7_reg_i_4_n_0;
  wire i_out_7_reg_i_5_n_0;
  wire i_out_7_reg_i_6_n_0;
  wire i_out_7_reg_i_7_n_0;
  wire i_out_7_reg_i_8_n_0;
  wire i_out_7_reg_i_9_n_0;
  wire [31:0]input_gps_count;
  wire [7:0]input_gps_rx;
  wire input_gps_rx_ack;
  wire input_gps_rx_stb;
  wire input_rs232_rx_ack;
  wire input_rs232_rx_stb;
  wire internal_rst_reg_n_0;
  wire [7:0]last_input;
  wire [7:0]leds;
  wire [7:0]leds_OBUF;
  wire locked_internal;
  wire not_locked;
  wire not_locked_i_1_n_0;
  wire [7:0]out1;
  wire out_10_i_10_n_0;
  wire out_10_i_11_n_0;
  wire out_10_i_12_n_0;
  wire out_10_i_13_n_0;
  wire out_10_i_14_n_0;
  wire out_10_i_15_n_0;
  wire out_10_i_16_n_0;
  wire out_10_i_17_n_0;
  wire out_10_i_18_n_0;
  wire out_10_i_19_n_0;
  wire out_10_i_1_n_0;
  wire out_10_i_20_n_0;
  wire out_10_i_21_n_0;
  wire out_10_i_22_n_0;
  wire out_10_i_23_n_0;
  wire out_10_i_24_n_0;
  wire out_10_i_2_n_0;
  wire out_10_i_3_n_0;
  wire out_10_i_4_n_0;
  wire out_10_i_5_n_0;
  wire out_10_i_6_n_0;
  wire out_10_i_7_n_0;
  wire out_10_i_8_n_0;
  wire out_10_i_9_n_0;
  wire out_30_i_10_n_0;
  wire out_30_i_11_n_0;
  wire out_30_i_12_n_0;
  wire out_30_i_13_n_0;
  wire out_30_i_14_n_0;
  wire out_30_i_15_n_0;
  wire out_30_i_16_n_0;
  wire out_30_i_17_n_0;
  wire out_30_i_18_n_0;
  wire out_30_i_19_n_0;
  wire out_30_i_1_n_0;
  wire out_30_i_20_n_0;
  wire out_30_i_21_n_0;
  wire out_30_i_22_n_0;
  wire out_30_i_23_n_0;
  wire out_30_i_24_n_0;
  wire out_30_i_2_n_0;
  wire out_30_i_3_n_0;
  wire out_30_i_4_n_0;
  wire out_30_i_5_n_0;
  wire out_30_i_6_n_0;
  wire out_30_i_7_n_0;
  wire out_30_i_8_n_0;
  wire out_30_i_9_n_0;
  wire out_50_i_10_n_0;
  wire out_50_i_11_n_0;
  wire out_50_i_12_n_0;
  wire out_50_i_13_n_0;
  wire out_50_i_14_n_0;
  wire out_50_i_15_n_0;
  wire out_50_i_16_n_0;
  wire out_50_i_17_n_0;
  wire out_50_i_18_n_0;
  wire out_50_i_19_n_0;
  wire out_50_i_1_n_0;
  wire out_50_i_20_n_0;
  wire out_50_i_21_n_0;
  wire out_50_i_22_n_0;
  wire out_50_i_23_n_0;
  wire out_50_i_24_n_0;
  wire out_50_i_2_n_0;
  wire out_50_i_3_n_0;
  wire out_50_i_4_n_0;
  wire out_50_i_5_n_0;
  wire out_50_i_6_n_0;
  wire out_50_i_7_n_0;
  wire out_50_i_8_n_0;
  wire out_50_i_9_n_0;
  wire out_70_i_10_n_0;
  wire out_70_i_11_n_0;
  wire out_70_i_12_n_0;
  wire out_70_i_13_n_0;
  wire out_70_i_14_n_0;
  wire out_70_i_15_n_0;
  wire out_70_i_16_n_0;
  wire out_70_i_17_n_0;
  wire out_70_i_18_n_0;
  wire out_70_i_19_n_0;
  wire out_70_i_1_n_0;
  wire out_70_i_20_n_0;
  wire out_70_i_21_n_0;
  wire out_70_i_22_n_0;
  wire out_70_i_23_n_0;
  wire out_70_i_24_n_0;
  wire out_70_i_2_n_0;
  wire out_70_i_3_n_0;
  wire out_70_i_4_n_0;
  wire out_70_i_5_n_0;
  wire out_70_i_6_n_0;
  wire out_70_i_7_n_0;
  wire out_70_i_8_n_0;
  wire out_70_i_9_n_0;
  wire [7:0]output_gps_tx;
  wire output_gps_tx_ack;
  wire output_gps_tx_stb;
  wire [7:0]output_leds;
  wire output_leds_stb;
  wire [7:0]output_rs232_tx;
  wire output_rs232_tx_ack;
  wire output_rs232_tx_stb;
  wire output_tx_am_ack;
  wire pps;
  wire pps_IBUF;
  wire rf_out;
  wire rf_out_OBUF;
  wire rs232_rx;
  wire rs232_rx_IBUF;
  wire rs232_tx;
  wire rs232_tx_OBUF;
  wire rst;
  wire rst_IBUF;
  wire transmitter_inst_1_n_100;
  wire transmitter_inst_1_n_101;
  wire transmitter_inst_1_n_102;
  wire transmitter_inst_1_n_103;
  wire transmitter_inst_1_n_104;
  wire transmitter_inst_1_n_105;
  wire transmitter_inst_1_n_106;
  wire transmitter_inst_1_n_107;
  wire transmitter_inst_1_n_108;
  wire transmitter_inst_1_n_109;
  wire transmitter_inst_1_n_110;
  wire transmitter_inst_1_n_111;
  wire transmitter_inst_1_n_112;
  wire transmitter_inst_1_n_113;
  wire transmitter_inst_1_n_114;
  wire transmitter_inst_1_n_115;
  wire transmitter_inst_1_n_116;
  wire transmitter_inst_1_n_117;
  wire transmitter_inst_1_n_118;
  wire transmitter_inst_1_n_119;
  wire transmitter_inst_1_n_120;
  wire transmitter_inst_1_n_121;
  wire transmitter_inst_1_n_122;
  wire transmitter_inst_1_n_123;
  wire transmitter_inst_1_n_124;
  wire transmitter_inst_1_n_125;
  wire transmitter_inst_1_n_126;
  wire transmitter_inst_1_n_127;
  wire transmitter_inst_1_n_128;
  wire transmitter_inst_1_n_129;
  wire transmitter_inst_1_n_130;
  wire transmitter_inst_1_n_131;
  wire transmitter_inst_1_n_132;
  wire transmitter_inst_1_n_133;
  wire transmitter_inst_1_n_134;
  wire transmitter_inst_1_n_135;
  wire transmitter_inst_1_n_136;
  wire transmitter_inst_1_n_137;
  wire transmitter_inst_1_n_138;
  wire transmitter_inst_1_n_139;
  wire transmitter_inst_1_n_140;
  wire transmitter_inst_1_n_141;
  wire transmitter_inst_1_n_142;
  wire transmitter_inst_1_n_143;
  wire transmitter_inst_1_n_144;
  wire transmitter_inst_1_n_145;
  wire transmitter_inst_1_n_146;
  wire transmitter_inst_1_n_147;
  wire transmitter_inst_1_n_148;
  wire transmitter_inst_1_n_149;
  wire transmitter_inst_1_n_15;
  wire transmitter_inst_1_n_150;
  wire transmitter_inst_1_n_151;
  wire transmitter_inst_1_n_152;
  wire transmitter_inst_1_n_153;
  wire transmitter_inst_1_n_154;
  wire transmitter_inst_1_n_155;
  wire transmitter_inst_1_n_156;
  wire transmitter_inst_1_n_157;
  wire transmitter_inst_1_n_158;
  wire transmitter_inst_1_n_159;
  wire transmitter_inst_1_n_16;
  wire transmitter_inst_1_n_160;
  wire transmitter_inst_1_n_161;
  wire transmitter_inst_1_n_162;
  wire transmitter_inst_1_n_163;
  wire transmitter_inst_1_n_164;
  wire transmitter_inst_1_n_165;
  wire transmitter_inst_1_n_166;
  wire transmitter_inst_1_n_167;
  wire transmitter_inst_1_n_168;
  wire transmitter_inst_1_n_169;
  wire transmitter_inst_1_n_17;
  wire transmitter_inst_1_n_170;
  wire transmitter_inst_1_n_171;
  wire transmitter_inst_1_n_172;
  wire transmitter_inst_1_n_173;
  wire transmitter_inst_1_n_174;
  wire transmitter_inst_1_n_175;
  wire transmitter_inst_1_n_176;
  wire transmitter_inst_1_n_177;
  wire transmitter_inst_1_n_178;
  wire transmitter_inst_1_n_179;
  wire transmitter_inst_1_n_18;
  wire transmitter_inst_1_n_180;
  wire transmitter_inst_1_n_181;
  wire transmitter_inst_1_n_182;
  wire transmitter_inst_1_n_183;
  wire transmitter_inst_1_n_184;
  wire transmitter_inst_1_n_185;
  wire transmitter_inst_1_n_186;
  wire transmitter_inst_1_n_187;
  wire transmitter_inst_1_n_188;
  wire transmitter_inst_1_n_189;
  wire transmitter_inst_1_n_19;
  wire transmitter_inst_1_n_190;
  wire transmitter_inst_1_n_191;
  wire transmitter_inst_1_n_192;
  wire transmitter_inst_1_n_193;
  wire transmitter_inst_1_n_194;
  wire transmitter_inst_1_n_195;
  wire transmitter_inst_1_n_196;
  wire transmitter_inst_1_n_197;
  wire transmitter_inst_1_n_198;
  wire transmitter_inst_1_n_199;
  wire transmitter_inst_1_n_20;
  wire transmitter_inst_1_n_200;
  wire transmitter_inst_1_n_201;
  wire transmitter_inst_1_n_202;
  wire transmitter_inst_1_n_203;
  wire transmitter_inst_1_n_21;
  wire transmitter_inst_1_n_22;
  wire transmitter_inst_1_n_23;
  wire transmitter_inst_1_n_24;
  wire transmitter_inst_1_n_25;
  wire transmitter_inst_1_n_26;
  wire transmitter_inst_1_n_27;
  wire transmitter_inst_1_n_28;
  wire transmitter_inst_1_n_29;
  wire transmitter_inst_1_n_30;
  wire transmitter_inst_1_n_31;
  wire transmitter_inst_1_n_32;
  wire transmitter_inst_1_n_33;
  wire transmitter_inst_1_n_34;
  wire transmitter_inst_1_n_35;
  wire transmitter_inst_1_n_36;
  wire transmitter_inst_1_n_37;
  wire transmitter_inst_1_n_38;
  wire transmitter_inst_1_n_39;
  wire transmitter_inst_1_n_4;
  wire transmitter_inst_1_n_40;
  wire transmitter_inst_1_n_41;
  wire transmitter_inst_1_n_42;
  wire transmitter_inst_1_n_43;
  wire transmitter_inst_1_n_44;
  wire transmitter_inst_1_n_45;
  wire transmitter_inst_1_n_46;
  wire transmitter_inst_1_n_47;
  wire transmitter_inst_1_n_48;
  wire transmitter_inst_1_n_49;
  wire transmitter_inst_1_n_50;
  wire transmitter_inst_1_n_51;
  wire transmitter_inst_1_n_52;
  wire transmitter_inst_1_n_53;
  wire transmitter_inst_1_n_54;
  wire transmitter_inst_1_n_55;
  wire transmitter_inst_1_n_56;
  wire transmitter_inst_1_n_57;
  wire transmitter_inst_1_n_58;
  wire transmitter_inst_1_n_59;
  wire transmitter_inst_1_n_60;
  wire transmitter_inst_1_n_61;
  wire transmitter_inst_1_n_62;
  wire transmitter_inst_1_n_63;
  wire transmitter_inst_1_n_64;
  wire transmitter_inst_1_n_65;
  wire transmitter_inst_1_n_66;
  wire transmitter_inst_1_n_67;
  wire transmitter_inst_1_n_68;
  wire transmitter_inst_1_n_69;
  wire transmitter_inst_1_n_70;
  wire transmitter_inst_1_n_71;
  wire transmitter_inst_1_n_72;
  wire transmitter_inst_1_n_73;
  wire transmitter_inst_1_n_74;
  wire transmitter_inst_1_n_75;
  wire transmitter_inst_1_n_76;
  wire transmitter_inst_1_n_77;
  wire transmitter_inst_1_n_78;
  wire transmitter_inst_1_n_79;
  wire transmitter_inst_1_n_80;
  wire transmitter_inst_1_n_81;
  wire transmitter_inst_1_n_82;
  wire transmitter_inst_1_n_83;
  wire transmitter_inst_1_n_84;
  wire transmitter_inst_1_n_85;
  wire transmitter_inst_1_n_86;
  wire transmitter_inst_1_n_87;
  wire transmitter_inst_1_n_88;
  wire transmitter_inst_1_n_89;
  wire transmitter_inst_1_n_90;
  wire transmitter_inst_1_n_91;
  wire transmitter_inst_1_n_92;
  wire transmitter_inst_1_n_93;
  wire transmitter_inst_1_n_94;
  wire transmitter_inst_1_n_95;
  wire transmitter_inst_1_n_96;
  wire transmitter_inst_1_n_97;
  wire transmitter_inst_1_n_98;
  wire transmitter_inst_1_n_99;
  wire tx_pa;
  wire tx_pa_OBUF;
  wire tx_rx;
  wire tx_rx_OBUF;
  wire user_design_inst_1_n_23;
  wire user_design_inst_1_n_24;
  wire user_design_inst_1_n_25;
  wire user_design_inst_1_n_26;
  wire user_design_inst_1_n_27;
  wire user_design_inst_1_n_28;
  wire user_design_inst_1_n_29;
  wire user_design_inst_1_n_3;
  wire user_design_inst_1_n_30;
  wire user_design_inst_1_n_31;
  wire user_design_inst_1_n_32;
  wire user_design_inst_1_n_33;
  wire user_design_inst_1_n_34;
  wire user_design_inst_1_n_35;
  wire user_design_inst_1_n_4;
  wire user_design_inst_1_n_5;
  wire user_design_inst_1_n_6;
  wire NLW_dcm_sp_inst_CLKFBOUTB_UNCONNECTED;
  wire NLW_dcm_sp_inst_CLKFBSTOPPED_UNCONNECTED;
  wire NLW_dcm_sp_inst_CLKINSTOPPED_UNCONNECTED;
  wire NLW_dcm_sp_inst_CLKOUT0_UNCONNECTED;
  wire NLW_dcm_sp_inst_CLKOUT0B_UNCONNECTED;
  wire NLW_dcm_sp_inst_CLKOUT1_UNCONNECTED;
  wire NLW_dcm_sp_inst_CLKOUT1B_UNCONNECTED;
  wire NLW_dcm_sp_inst_CLKOUT2_UNCONNECTED;
  wire NLW_dcm_sp_inst_CLKOUT2B_UNCONNECTED;
  wire NLW_dcm_sp_inst_CLKOUT3_UNCONNECTED;
  wire NLW_dcm_sp_inst_CLKOUT3B_UNCONNECTED;
  wire NLW_dcm_sp_inst_CLKOUT4_UNCONNECTED;
  wire NLW_dcm_sp_inst_CLKOUT5_UNCONNECTED;
  wire NLW_dcm_sp_inst_CLKOUT6_UNCONNECTED;
  wire NLW_dcm_sp_inst_DRDY_UNCONNECTED;
  wire NLW_dcm_sp_inst_PSDONE_UNCONNECTED;
  wire [15:0]NLW_dcm_sp_inst_DO_UNCONNECTED;

initial begin
 $sdf_annotate("cpu_impl_netlist.sdf",,,,"tool_control");
end
  (* box_type = "PRIMITIVE" *) 
  BUFG bufg_inst2
       (.I(clk0),
        .O(clk));
  (* CAPACITANCE = "DONT_CARE" *) 
  (* IBUF_DELAY_VALUE = "0" *) 
  (* XILINX_LEGACY_PRIM = "IBUFG" *) 
  (* box_type = "PRIMITIVE" *) 
  IBUF #(
    .IOSTANDARD("DEFAULT")) 
    clkin1_buf
       (.I(clk_in),
        .O(clkin1));
  (* XILINX_LEGACY_PRIM = "DCM_SP" *) 
  (* XILINX_TRANSFORM_PINMAP = "STATUS[7]:DO[7] STATUS[6]:DO[6] STATUS[5]:DO[5] STATUS[4]:DO[4] STATUS[3]:DO[3] STATUS[2]:DO[2] STATUS[1]:DO[1] STATUS[0]:DO[0] CLKIN:CLKIN1 CLKFX:CLKOUT0 CLKFX180:CLKOUT0B CLK2X:CLKOUT1 CLK2X180:CLKOUT1B CLK90:CLKOUT2 CLK270:CLKOUT2B CLKDV:CLKOUT4 CLK0:CLKFBOUT CLK180:CLKFBOUTB CLKFB:CLKFBIN" *) 
  (* box_type = "PRIMITIVE" *) 
  MMCME2_ADV #(
    .BANDWIDTH("OPTIMIZED"),
    .CLKFBOUT_MULT_F(8.000000),
    .CLKFBOUT_PHASE(0.000000),
    .CLKFBOUT_USE_FINE_PS("FALSE"),
    .CLKIN1_PERIOD(10.000000),
    .CLKIN2_PERIOD(0.000000),
    .CLKOUT0_DIVIDE_F(2.000000),
    .CLKOUT0_DUTY_CYCLE(0.500000),
    .CLKOUT0_PHASE(0.000000),
    .CLKOUT0_USE_FINE_PS("FALSE"),
    .CLKOUT1_DIVIDE(4),
    .CLKOUT1_DUTY_CYCLE(0.500000),
    .CLKOUT1_PHASE(0.000000),
    .CLKOUT1_USE_FINE_PS("FALSE"),
    .CLKOUT2_DIVIDE(8),
    .CLKOUT2_DUTY_CYCLE(0.500000),
    .CLKOUT2_PHASE(90.000000),
    .CLKOUT2_USE_FINE_PS("FALSE"),
    .CLKOUT3_DIVIDE(8),
    .CLKOUT3_DUTY_CYCLE(0.500000),
    .CLKOUT3_PHASE(0.000000),
    .CLKOUT3_USE_FINE_PS("FALSE"),
    .CLKOUT4_CASCADE("FALSE"),
    .CLKOUT4_DIVIDE(16),
    .CLKOUT4_DUTY_CYCLE(0.500000),
    .CLKOUT4_PHASE(0.000000),
    .CLKOUT4_USE_FINE_PS("FALSE"),
    .CLKOUT5_DIVIDE(1),
    .CLKOUT5_DUTY_CYCLE(0.500000),
    .CLKOUT5_PHASE(0.000000),
    .CLKOUT5_USE_FINE_PS("FALSE"),
    .CLKOUT6_DIVIDE(1),
    .CLKOUT6_DUTY_CYCLE(0.500000),
    .CLKOUT6_PHASE(0.000000),
    .CLKOUT6_USE_FINE_PS("FALSE"),
    .COMPENSATION("ZHOLD"),
    .DIVCLK_DIVIDE(1),
    .IS_PSINCDEC_INVERTED(1'b1),
    .IS_RST_INVERTED(1'b1),
    .REF_JITTER1(0.010000),
    .REF_JITTER2(0.010000),
    .STARTUP_WAIT("FALSE")) 
    dcm_sp_inst
       (.CLKFBIN(clk),
        .CLKFBOUT(clk0),
        .CLKFBOUTB(NLW_dcm_sp_inst_CLKFBOUTB_UNCONNECTED),
        .CLKFBSTOPPED(NLW_dcm_sp_inst_CLKFBSTOPPED_UNCONNECTED),
        .CLKIN1(clkin1),
        .CLKIN2(1'b0),
        .CLKINSEL(1'b1),
        .CLKINSTOPPED(NLW_dcm_sp_inst_CLKINSTOPPED_UNCONNECTED),
        .CLKOUT0(NLW_dcm_sp_inst_CLKOUT0_UNCONNECTED),
        .CLKOUT0B(NLW_dcm_sp_inst_CLKOUT0B_UNCONNECTED),
        .CLKOUT1(NLW_dcm_sp_inst_CLKOUT1_UNCONNECTED),
        .CLKOUT1B(NLW_dcm_sp_inst_CLKOUT1B_UNCONNECTED),
        .CLKOUT2(NLW_dcm_sp_inst_CLKOUT2_UNCONNECTED),
        .CLKOUT2B(NLW_dcm_sp_inst_CLKOUT2B_UNCONNECTED),
        .CLKOUT3(NLW_dcm_sp_inst_CLKOUT3_UNCONNECTED),
        .CLKOUT3B(NLW_dcm_sp_inst_CLKOUT3B_UNCONNECTED),
        .CLKOUT4(NLW_dcm_sp_inst_CLKOUT4_UNCONNECTED),
        .CLKOUT5(NLW_dcm_sp_inst_CLKOUT5_UNCONNECTED),
        .CLKOUT6(NLW_dcm_sp_inst_CLKOUT6_UNCONNECTED),
        .DADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DCLK(1'b0),
        .DEN(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DO(NLW_dcm_sp_inst_DO_UNCONNECTED[15:0]),
        .DRDY(NLW_dcm_sp_inst_DRDY_UNCONNECTED),
        .DWE(1'b0),
        .LOCKED(locked_internal),
        .PSCLK(1'b0),
        .PSDONE(NLW_dcm_sp_inst_PSDONE_UNCONNECTED),
        .PSEN(1'b0),
        .PSINCDEC(1'b0),
        .PWRDWN(1'b0),
        .RST(rst_IBUF));
  OBUF gps_rx_OBUF_inst
       (.I(gps_rx_OBUF),
        .O(gps_rx));
  IBUF gps_tx_IBUF_inst
       (.I(gps_tx),
        .O(gps_tx_IBUF));
  FDRE i_out_1_reg_i_1
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_24),
        .Q(i_out_1_reg_i_1_n_0),
        .R(1'b0));
  FDRE i_out_1_reg_i_10
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_33),
        .Q(i_out_1_reg_i_10_n_0),
        .R(1'b0));
  FDRE i_out_1_reg_i_11
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_34),
        .Q(i_out_1_reg_i_11_n_0),
        .R(1'b0));
  FDRE i_out_1_reg_i_12
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_35),
        .Q(i_out_1_reg_i_12_n_0),
        .R(1'b0));
  FDRE i_out_1_reg_i_13
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_36),
        .Q(i_out_1_reg_i_13_n_0),
        .R(1'b0));
  FDRE i_out_1_reg_i_14
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_37),
        .Q(i_out_1_reg_i_14_n_0),
        .R(1'b0));
  FDRE i_out_1_reg_i_15
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_38),
        .Q(i_out_1_reg_i_15_n_0),
        .R(1'b0));
  FDRE i_out_1_reg_i_16
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_39),
        .Q(i_out_1_reg_i_16_n_0),
        .R(1'b0));
  FDRE i_out_1_reg_i_17
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_40),
        .Q(i_out_1_reg_i_17_n_0),
        .R(1'b0));
  FDRE i_out_1_reg_i_18
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_41),
        .Q(i_out_1_reg_i_18_n_0),
        .R(1'b0));
  FDRE i_out_1_reg_i_19
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_42),
        .Q(i_out_1_reg_i_19_n_0),
        .R(1'b0));
  FDRE i_out_1_reg_i_2
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_25),
        .Q(i_out_1_reg_i_2_n_0),
        .R(1'b0));
  FDRE i_out_1_reg_i_20
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_43),
        .Q(i_out_1_reg_i_20_n_0),
        .R(1'b0));
  FDRE i_out_1_reg_i_21
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_44),
        .Q(i_out_1_reg_i_21_n_0),
        .R(1'b0));
  FDRE i_out_1_reg_i_22
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_110),
        .Q(i_out_1_reg_i_22_n_0),
        .R(1'b0));
  FDRE i_out_1_reg_i_23
       (.C(clk),
        .CE(1'b1),
        .D(delta_d3[1]),
        .Q(i_out_1_reg_i_23_n_0),
        .R(1'b0));
  FDRE i_out_1_reg_i_24
       (.C(clk),
        .CE(1'b1),
        .D(delta_d3[0]),
        .Q(i_out_1_reg_i_24_n_0),
        .R(1'b0));
  FDRE i_out_1_reg_i_3
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_26),
        .Q(i_out_1_reg_i_3_n_0),
        .R(1'b0));
  FDRE i_out_1_reg_i_4
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_27),
        .Q(i_out_1_reg_i_4_n_0),
        .R(1'b0));
  FDRE i_out_1_reg_i_5
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_28),
        .Q(i_out_1_reg_i_5_n_0),
        .R(1'b0));
  FDRE i_out_1_reg_i_6
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_29),
        .Q(i_out_1_reg_i_6_n_0),
        .R(1'b0));
  FDRE i_out_1_reg_i_7
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_30),
        .Q(i_out_1_reg_i_7_n_0),
        .R(1'b0));
  FDRE i_out_1_reg_i_8
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_31),
        .Q(i_out_1_reg_i_8_n_0),
        .R(1'b0));
  FDRE i_out_1_reg_i_9
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_32),
        .Q(i_out_1_reg_i_9_n_0),
        .R(1'b0));
  FDRE i_out_3_reg_i_1
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_45),
        .Q(i_out_3_reg_i_1_n_0),
        .R(1'b0));
  FDRE i_out_3_reg_i_10
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_54),
        .Q(i_out_3_reg_i_10_n_0),
        .R(1'b0));
  FDRE i_out_3_reg_i_11
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_55),
        .Q(i_out_3_reg_i_11_n_0),
        .R(1'b0));
  FDRE i_out_3_reg_i_12
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_56),
        .Q(i_out_3_reg_i_12_n_0),
        .R(1'b0));
  FDRE i_out_3_reg_i_13
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_57),
        .Q(i_out_3_reg_i_13_n_0),
        .R(1'b0));
  FDRE i_out_3_reg_i_14
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_58),
        .Q(i_out_3_reg_i_14_n_0),
        .R(1'b0));
  FDRE i_out_3_reg_i_15
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_59),
        .Q(i_out_3_reg_i_15_n_0),
        .R(1'b0));
  FDRE i_out_3_reg_i_16
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_60),
        .Q(i_out_3_reg_i_16_n_0),
        .R(1'b0));
  FDRE i_out_3_reg_i_17
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_61),
        .Q(i_out_3_reg_i_17_n_0),
        .R(1'b0));
  FDRE i_out_3_reg_i_18
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_62),
        .Q(i_out_3_reg_i_18_n_0),
        .R(1'b0));
  FDRE i_out_3_reg_i_19
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_63),
        .Q(i_out_3_reg_i_19_n_0),
        .R(1'b0));
  FDRE i_out_3_reg_i_2
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_46),
        .Q(i_out_3_reg_i_2_n_0),
        .R(1'b0));
  FDRE i_out_3_reg_i_20
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_64),
        .Q(i_out_3_reg_i_20_n_0),
        .R(1'b0));
  FDRE i_out_3_reg_i_21
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_65),
        .Q(i_out_3_reg_i_21_n_0),
        .R(1'b0));
  FDRE i_out_3_reg_i_22
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_66),
        .Q(i_out_3_reg_i_22_n_0),
        .R(1'b0));
  FDRE i_out_3_reg_i_23
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_111),
        .Q(i_out_3_reg_i_23_n_0),
        .R(1'b0));
  FDRE i_out_3_reg_i_24
       (.C(clk),
        .CE(1'b1),
        .D(delta_d3[0]),
        .Q(i_out_3_reg_i_24_n_0),
        .R(1'b0));
  FDRE i_out_3_reg_i_3
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_47),
        .Q(i_out_3_reg_i_3_n_0),
        .R(1'b0));
  FDRE i_out_3_reg_i_4
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_48),
        .Q(i_out_3_reg_i_4_n_0),
        .R(1'b0));
  FDRE i_out_3_reg_i_5
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_49),
        .Q(i_out_3_reg_i_5_n_0),
        .R(1'b0));
  FDRE i_out_3_reg_i_6
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_50),
        .Q(i_out_3_reg_i_6_n_0),
        .R(1'b0));
  FDRE i_out_3_reg_i_7
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_51),
        .Q(i_out_3_reg_i_7_n_0),
        .R(1'b0));
  FDRE i_out_3_reg_i_8
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_52),
        .Q(i_out_3_reg_i_8_n_0),
        .R(1'b0));
  FDRE i_out_3_reg_i_9
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_53),
        .Q(i_out_3_reg_i_9_n_0),
        .R(1'b0));
  FDRE i_out_5_reg_i_1
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_67),
        .Q(i_out_5_reg_i_1_n_0),
        .R(1'b0));
  FDRE i_out_5_reg_i_10
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_76),
        .Q(i_out_5_reg_i_10_n_0),
        .R(1'b0));
  FDRE i_out_5_reg_i_11
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_77),
        .Q(i_out_5_reg_i_11_n_0),
        .R(1'b0));
  FDRE i_out_5_reg_i_12
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_78),
        .Q(i_out_5_reg_i_12_n_0),
        .R(1'b0));
  FDRE i_out_5_reg_i_13
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_79),
        .Q(i_out_5_reg_i_13_n_0),
        .R(1'b0));
  FDRE i_out_5_reg_i_14
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_80),
        .Q(i_out_5_reg_i_14_n_0),
        .R(1'b0));
  FDRE i_out_5_reg_i_15
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_81),
        .Q(i_out_5_reg_i_15_n_0),
        .R(1'b0));
  FDRE i_out_5_reg_i_16
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_82),
        .Q(i_out_5_reg_i_16_n_0),
        .R(1'b0));
  FDRE i_out_5_reg_i_17
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_83),
        .Q(i_out_5_reg_i_17_n_0),
        .R(1'b0));
  FDRE i_out_5_reg_i_18
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_84),
        .Q(i_out_5_reg_i_18_n_0),
        .R(1'b0));
  FDRE i_out_5_reg_i_19
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_85),
        .Q(i_out_5_reg_i_19_n_0),
        .R(1'b0));
  FDRE i_out_5_reg_i_2
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_68),
        .Q(i_out_5_reg_i_2_n_0),
        .R(1'b0));
  FDRE i_out_5_reg_i_20
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_86),
        .Q(i_out_5_reg_i_20_n_0),
        .R(1'b0));
  FDRE i_out_5_reg_i_21
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_87),
        .Q(i_out_5_reg_i_21_n_0),
        .R(1'b0));
  FDRE i_out_5_reg_i_22
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_112),
        .Q(i_out_5_reg_i_22_n_0),
        .R(1'b0));
  FDRE i_out_5_reg_i_23
       (.C(clk),
        .CE(1'b1),
        .D(delta_d3[1]),
        .Q(i_out_5_reg_i_23_n_0),
        .R(1'b0));
  FDRE i_out_5_reg_i_24
       (.C(clk),
        .CE(1'b1),
        .D(delta_d3[0]),
        .Q(i_out_5_reg_i_24_n_0),
        .R(1'b0));
  FDRE i_out_5_reg_i_3
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_69),
        .Q(i_out_5_reg_i_3_n_0),
        .R(1'b0));
  FDRE i_out_5_reg_i_4
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_70),
        .Q(i_out_5_reg_i_4_n_0),
        .R(1'b0));
  FDRE i_out_5_reg_i_5
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_71),
        .Q(i_out_5_reg_i_5_n_0),
        .R(1'b0));
  FDRE i_out_5_reg_i_6
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_72),
        .Q(i_out_5_reg_i_6_n_0),
        .R(1'b0));
  FDRE i_out_5_reg_i_7
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_73),
        .Q(i_out_5_reg_i_7_n_0),
        .R(1'b0));
  FDRE i_out_5_reg_i_8
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_74),
        .Q(i_out_5_reg_i_8_n_0),
        .R(1'b0));
  FDRE i_out_5_reg_i_9
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_75),
        .Q(i_out_5_reg_i_9_n_0),
        .R(1'b0));
  FDRE i_out_7_reg_i_1
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_88),
        .Q(i_out_7_reg_i_1_n_0),
        .R(1'b0));
  FDRE i_out_7_reg_i_10
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_97),
        .Q(i_out_7_reg_i_10_n_0),
        .R(1'b0));
  FDRE i_out_7_reg_i_11
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_98),
        .Q(i_out_7_reg_i_11_n_0),
        .R(1'b0));
  FDRE i_out_7_reg_i_12
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_99),
        .Q(i_out_7_reg_i_12_n_0),
        .R(1'b0));
  FDRE i_out_7_reg_i_13
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_100),
        .Q(i_out_7_reg_i_13_n_0),
        .R(1'b0));
  FDRE i_out_7_reg_i_14
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_101),
        .Q(i_out_7_reg_i_14_n_0),
        .R(1'b0));
  FDRE i_out_7_reg_i_15
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_102),
        .Q(i_out_7_reg_i_15_n_0),
        .R(1'b0));
  FDRE i_out_7_reg_i_16
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_103),
        .Q(i_out_7_reg_i_16_n_0),
        .R(1'b0));
  FDRE i_out_7_reg_i_17
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_104),
        .Q(i_out_7_reg_i_17_n_0),
        .R(1'b0));
  FDRE i_out_7_reg_i_18
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_105),
        .Q(i_out_7_reg_i_18_n_0),
        .R(1'b0));
  FDRE i_out_7_reg_i_19
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_106),
        .Q(i_out_7_reg_i_19_n_0),
        .R(1'b0));
  FDRE i_out_7_reg_i_2
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_89),
        .Q(i_out_7_reg_i_2_n_0),
        .R(1'b0));
  FDRE i_out_7_reg_i_20
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_107),
        .Q(i_out_7_reg_i_20_n_0),
        .R(1'b0));
  FDRE i_out_7_reg_i_21
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_108),
        .Q(i_out_7_reg_i_21_n_0),
        .R(1'b0));
  FDRE i_out_7_reg_i_22
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_109),
        .Q(i_out_7_reg_i_22_n_0),
        .R(1'b0));
  FDRE i_out_7_reg_i_23
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_113),
        .Q(i_out_7_reg_i_23_n_0),
        .R(1'b0));
  FDRE i_out_7_reg_i_24
       (.C(clk),
        .CE(1'b1),
        .D(delta_d3[0]),
        .Q(i_out_7_reg_i_24_n_0),
        .R(1'b0));
  FDRE i_out_7_reg_i_3
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_90),
        .Q(i_out_7_reg_i_3_n_0),
        .R(1'b0));
  FDRE i_out_7_reg_i_4
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_91),
        .Q(i_out_7_reg_i_4_n_0),
        .R(1'b0));
  FDRE i_out_7_reg_i_5
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_92),
        .Q(i_out_7_reg_i_5_n_0),
        .R(1'b0));
  FDRE i_out_7_reg_i_6
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_93),
        .Q(i_out_7_reg_i_6_n_0),
        .R(1'b0));
  FDRE i_out_7_reg_i_7
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_94),
        .Q(i_out_7_reg_i_7_n_0),
        .R(1'b0));
  FDRE i_out_7_reg_i_8
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_95),
        .Q(i_out_7_reg_i_8_n_0),
        .R(1'b0));
  FDRE i_out_7_reg_i_9
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_96),
        .Q(i_out_7_reg_i_9_n_0),
        .R(1'b0));
  FDRE internal_rst_reg
       (.C(clk),
        .CE(1'b1),
        .D(not_locked),
        .Q(internal_rst_reg_n_0),
        .R(1'b0));
  OBUF \leds_OBUF[0]_inst 
       (.I(leds_OBUF[0]),
        .O(leds[0]));
  OBUF \leds_OBUF[1]_inst 
       (.I(leds_OBUF[1]),
        .O(leds[1]));
  OBUF \leds_OBUF[2]_inst 
       (.I(leds_OBUF[2]),
        .O(leds[2]));
  OBUF \leds_OBUF[3]_inst 
       (.I(leds_OBUF[3]),
        .O(leds[3]));
  OBUF \leds_OBUF[4]_inst 
       (.I(leds_OBUF[4]),
        .O(leds[4]));
  OBUF \leds_OBUF[5]_inst 
       (.I(leds_OBUF[5]),
        .O(leds[5]));
  OBUF \leds_OBUF[6]_inst 
       (.I(leds_OBUF[6]),
        .O(leds[6]));
  OBUF \leds_OBUF[7]_inst 
       (.I(leds_OBUF[7]),
        .O(leds[7]));
  FDRE \leds_reg[0] 
       (.C(clk),
        .CE(output_leds_stb),
        .D(output_leds[0]),
        .Q(leds_OBUF[0]),
        .R(1'b0));
  FDRE \leds_reg[1] 
       (.C(clk),
        .CE(output_leds_stb),
        .D(output_leds[1]),
        .Q(leds_OBUF[1]),
        .R(1'b0));
  FDRE \leds_reg[2] 
       (.C(clk),
        .CE(output_leds_stb),
        .D(output_leds[2]),
        .Q(leds_OBUF[2]),
        .R(1'b0));
  FDRE \leds_reg[3] 
       (.C(clk),
        .CE(output_leds_stb),
        .D(output_leds[3]),
        .Q(leds_OBUF[3]),
        .R(1'b0));
  FDRE \leds_reg[4] 
       (.C(clk),
        .CE(output_leds_stb),
        .D(output_leds[4]),
        .Q(leds_OBUF[4]),
        .R(1'b0));
  FDRE \leds_reg[5] 
       (.C(clk),
        .CE(output_leds_stb),
        .D(output_leds[5]),
        .Q(leds_OBUF[5]),
        .R(1'b0));
  FDRE \leds_reg[6] 
       (.C(clk),
        .CE(output_leds_stb),
        .D(output_leds[6]),
        .Q(leds_OBUF[6]),
        .R(1'b0));
  FDRE \leds_reg[7] 
       (.C(clk),
        .CE(output_leds_stb),
        .D(output_leds[7]),
        .Q(leds_OBUF[7]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    not_locked_i_1
       (.I0(locked_internal),
        .O(not_locked_i_1_n_0));
  FDRE not_locked_reg
       (.C(clk),
        .CE(1'b1),
        .D(not_locked_i_1_n_0),
        .Q(not_locked),
        .R(1'b0));
  FDRE out_10_i_1
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_114),
        .Q(out_10_i_1_n_0),
        .R(1'b0));
  FDRE out_10_i_10
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_123),
        .Q(out_10_i_10_n_0),
        .R(1'b0));
  FDRE out_10_i_11
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_124),
        .Q(out_10_i_11_n_0),
        .R(1'b0));
  FDRE out_10_i_12
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_125),
        .Q(out_10_i_12_n_0),
        .R(1'b0));
  FDRE out_10_i_13
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_126),
        .Q(out_10_i_13_n_0),
        .R(1'b0));
  FDRE out_10_i_14
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_127),
        .Q(out_10_i_14_n_0),
        .R(1'b0));
  FDRE out_10_i_15
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_128),
        .Q(out_10_i_15_n_0),
        .R(1'b0));
  FDRE out_10_i_16
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_129),
        .Q(out_10_i_16_n_0),
        .R(1'b0));
  FDRE out_10_i_17
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_130),
        .Q(out_10_i_17_n_0),
        .R(1'b0));
  FDRE out_10_i_18
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_131),
        .Q(out_10_i_18_n_0),
        .R(1'b0));
  FDRE out_10_i_19
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_132),
        .Q(out_10_i_19_n_0),
        .R(1'b0));
  FDRE out_10_i_2
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_115),
        .Q(out_10_i_2_n_0),
        .R(1'b0));
  FDRE out_10_i_20
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_133),
        .Q(out_10_i_20_n_0),
        .R(1'b0));
  FDRE out_10_i_21
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_134),
        .Q(out_10_i_21_n_0),
        .R(1'b0));
  FDRE out_10_i_22
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_200),
        .Q(out_10_i_22_n_0),
        .R(1'b0));
  FDRE out_10_i_23
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_23),
        .Q(out_10_i_23_n_0),
        .R(1'b0));
  FDRE out_10_i_24
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_4),
        .Q(out_10_i_24_n_0),
        .R(1'b0));
  FDRE out_10_i_3
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_116),
        .Q(out_10_i_3_n_0),
        .R(1'b0));
  FDRE out_10_i_4
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_117),
        .Q(out_10_i_4_n_0),
        .R(1'b0));
  FDRE out_10_i_5
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_118),
        .Q(out_10_i_5_n_0),
        .R(1'b0));
  FDRE out_10_i_6
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_119),
        .Q(out_10_i_6_n_0),
        .R(1'b0));
  FDRE out_10_i_7
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_120),
        .Q(out_10_i_7_n_0),
        .R(1'b0));
  FDRE out_10_i_8
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_121),
        .Q(out_10_i_8_n_0),
        .R(1'b0));
  FDRE out_10_i_9
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_122),
        .Q(out_10_i_9_n_0),
        .R(1'b0));
  FDRE out_30_i_1
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_135),
        .Q(out_30_i_1_n_0),
        .R(1'b0));
  FDRE out_30_i_10
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_144),
        .Q(out_30_i_10_n_0),
        .R(1'b0));
  FDRE out_30_i_11
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_145),
        .Q(out_30_i_11_n_0),
        .R(1'b0));
  FDRE out_30_i_12
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_146),
        .Q(out_30_i_12_n_0),
        .R(1'b0));
  FDRE out_30_i_13
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_147),
        .Q(out_30_i_13_n_0),
        .R(1'b0));
  FDRE out_30_i_14
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_148),
        .Q(out_30_i_14_n_0),
        .R(1'b0));
  FDRE out_30_i_15
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_149),
        .Q(out_30_i_15_n_0),
        .R(1'b0));
  FDRE out_30_i_16
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_150),
        .Q(out_30_i_16_n_0),
        .R(1'b0));
  FDRE out_30_i_17
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_151),
        .Q(out_30_i_17_n_0),
        .R(1'b0));
  FDRE out_30_i_18
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_152),
        .Q(out_30_i_18_n_0),
        .R(1'b0));
  FDRE out_30_i_19
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_153),
        .Q(out_30_i_19_n_0),
        .R(1'b0));
  FDRE out_30_i_2
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_136),
        .Q(out_30_i_2_n_0),
        .R(1'b0));
  FDRE out_30_i_20
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_154),
        .Q(out_30_i_20_n_0),
        .R(1'b0));
  FDRE out_30_i_21
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_155),
        .Q(out_30_i_21_n_0),
        .R(1'b0));
  FDRE out_30_i_22
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_156),
        .Q(out_30_i_22_n_0),
        .R(1'b0));
  FDRE out_30_i_23
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_201),
        .Q(out_30_i_23_n_0),
        .R(1'b0));
  FDRE out_30_i_24
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_4),
        .Q(out_30_i_24_n_0),
        .R(1'b0));
  FDRE out_30_i_3
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_137),
        .Q(out_30_i_3_n_0),
        .R(1'b0));
  FDRE out_30_i_4
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_138),
        .Q(out_30_i_4_n_0),
        .R(1'b0));
  FDRE out_30_i_5
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_139),
        .Q(out_30_i_5_n_0),
        .R(1'b0));
  FDRE out_30_i_6
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_140),
        .Q(out_30_i_6_n_0),
        .R(1'b0));
  FDRE out_30_i_7
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_141),
        .Q(out_30_i_7_n_0),
        .R(1'b0));
  FDRE out_30_i_8
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_142),
        .Q(out_30_i_8_n_0),
        .R(1'b0));
  FDRE out_30_i_9
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_143),
        .Q(out_30_i_9_n_0),
        .R(1'b0));
  FDRE out_50_i_1
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_157),
        .Q(out_50_i_1_n_0),
        .R(1'b0));
  FDRE out_50_i_10
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_166),
        .Q(out_50_i_10_n_0),
        .R(1'b0));
  FDRE out_50_i_11
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_167),
        .Q(out_50_i_11_n_0),
        .R(1'b0));
  FDRE out_50_i_12
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_168),
        .Q(out_50_i_12_n_0),
        .R(1'b0));
  FDRE out_50_i_13
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_169),
        .Q(out_50_i_13_n_0),
        .R(1'b0));
  FDRE out_50_i_14
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_170),
        .Q(out_50_i_14_n_0),
        .R(1'b0));
  FDRE out_50_i_15
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_171),
        .Q(out_50_i_15_n_0),
        .R(1'b0));
  FDRE out_50_i_16
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_172),
        .Q(out_50_i_16_n_0),
        .R(1'b0));
  FDRE out_50_i_17
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_173),
        .Q(out_50_i_17_n_0),
        .R(1'b0));
  FDRE out_50_i_18
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_174),
        .Q(out_50_i_18_n_0),
        .R(1'b0));
  FDRE out_50_i_19
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_175),
        .Q(out_50_i_19_n_0),
        .R(1'b0));
  FDRE out_50_i_2
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_158),
        .Q(out_50_i_2_n_0),
        .R(1'b0));
  FDRE out_50_i_20
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_176),
        .Q(out_50_i_20_n_0),
        .R(1'b0));
  FDRE out_50_i_21
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_177),
        .Q(out_50_i_21_n_0),
        .R(1'b0));
  FDRE out_50_i_22
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_202),
        .Q(out_50_i_22_n_0),
        .R(1'b0));
  FDRE out_50_i_23
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_23),
        .Q(out_50_i_23_n_0),
        .R(1'b0));
  FDRE out_50_i_24
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_4),
        .Q(out_50_i_24_n_0),
        .R(1'b0));
  FDRE out_50_i_3
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_159),
        .Q(out_50_i_3_n_0),
        .R(1'b0));
  FDRE out_50_i_4
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_160),
        .Q(out_50_i_4_n_0),
        .R(1'b0));
  FDRE out_50_i_5
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_161),
        .Q(out_50_i_5_n_0),
        .R(1'b0));
  FDRE out_50_i_6
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_162),
        .Q(out_50_i_6_n_0),
        .R(1'b0));
  FDRE out_50_i_7
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_163),
        .Q(out_50_i_7_n_0),
        .R(1'b0));
  FDRE out_50_i_8
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_164),
        .Q(out_50_i_8_n_0),
        .R(1'b0));
  FDRE out_50_i_9
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_165),
        .Q(out_50_i_9_n_0),
        .R(1'b0));
  FDRE out_70_i_1
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_178),
        .Q(out_70_i_1_n_0),
        .R(1'b0));
  FDRE out_70_i_10
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_187),
        .Q(out_70_i_10_n_0),
        .R(1'b0));
  FDRE out_70_i_11
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_188),
        .Q(out_70_i_11_n_0),
        .R(1'b0));
  FDRE out_70_i_12
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_189),
        .Q(out_70_i_12_n_0),
        .R(1'b0));
  FDRE out_70_i_13
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_190),
        .Q(out_70_i_13_n_0),
        .R(1'b0));
  FDRE out_70_i_14
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_191),
        .Q(out_70_i_14_n_0),
        .R(1'b0));
  FDRE out_70_i_15
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_192),
        .Q(out_70_i_15_n_0),
        .R(1'b0));
  FDRE out_70_i_16
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_193),
        .Q(out_70_i_16_n_0),
        .R(1'b0));
  FDRE out_70_i_17
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_194),
        .Q(out_70_i_17_n_0),
        .R(1'b0));
  FDRE out_70_i_18
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_195),
        .Q(out_70_i_18_n_0),
        .R(1'b0));
  FDRE out_70_i_19
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_196),
        .Q(out_70_i_19_n_0),
        .R(1'b0));
  FDRE out_70_i_2
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_179),
        .Q(out_70_i_2_n_0),
        .R(1'b0));
  FDRE out_70_i_20
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_197),
        .Q(out_70_i_20_n_0),
        .R(1'b0));
  FDRE out_70_i_21
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_198),
        .Q(out_70_i_21_n_0),
        .R(1'b0));
  FDRE out_70_i_22
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_199),
        .Q(out_70_i_22_n_0),
        .R(1'b0));
  FDRE out_70_i_23
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_203),
        .Q(out_70_i_23_n_0),
        .R(1'b0));
  FDRE out_70_i_24
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_4),
        .Q(out_70_i_24_n_0),
        .R(1'b0));
  FDRE out_70_i_3
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_180),
        .Q(out_70_i_3_n_0),
        .R(1'b0));
  FDRE out_70_i_4
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_181),
        .Q(out_70_i_4_n_0),
        .R(1'b0));
  FDRE out_70_i_5
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_182),
        .Q(out_70_i_5_n_0),
        .R(1'b0));
  FDRE out_70_i_6
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_183),
        .Q(out_70_i_6_n_0),
        .R(1'b0));
  FDRE out_70_i_7
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_184),
        .Q(out_70_i_7_n_0),
        .R(1'b0));
  FDRE out_70_i_8
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_185),
        .Q(out_70_i_8_n_0),
        .R(1'b0));
  FDRE out_70_i_9
       (.C(clk),
        .CE(1'b1),
        .D(transmitter_inst_1_n_186),
        .Q(out_70_i_9_n_0),
        .R(1'b0));
  gps_pps pps1
       (.Q(input_gps_count),
        .clk(clk),
        .pps_IBUF(pps_IBUF));
  IBUF pps_IBUF_inst
       (.I(pps),
        .O(pps_IBUF));
  OBUF rf_out_OBUF_inst
       (.I(rf_out_OBUF),
        .O(rf_out));
  IBUF rs232_rx_IBUF_inst
       (.I(rs232_rx),
        .O(rs232_rx_IBUF));
  OBUF rs232_tx_OBUF_inst
       (.I(rs232_tx_OBUF),
        .O(rs232_tx));
  IBUF rst_IBUF_inst
       (.I(rst),
        .O(rst_IBUF));
  serial_input serial_input_inst_1
       (.clk(clk),
        .input_rs232_rx_ack(input_rs232_rx_ack),
        .input_rs232_rx_stb(input_rs232_rx_stb),
        .internal_rst_reg(internal_rst_reg_n_0),
        .\output (out1),
        .rs232_rx_IBUF(rs232_rx_IBUF));
  serial_input__parameterized1 serial_input_inst_2
       (.clk(clk),
        .gps_tx_IBUF(gps_tx_IBUF),
        .input_gps_rx_ack(input_gps_rx_ack),
        .input_gps_rx_stb(input_gps_rx_stb),
        .internal_rst_reg(internal_rst_reg_n_0),
        .\output (input_gps_rx));
  serial_output serial_output_inst_1
       (.Q(output_rs232_tx),
        .clk(clk),
        .internal_rst_reg(internal_rst_reg_n_0),
        .output_rs232_tx_ack(output_rs232_tx_ack),
        .output_rs232_tx_stb(output_rs232_tx_stb),
        .rs232_tx_OBUF(rs232_tx_OBUF));
  serial_output__parameterized1 serial_output_inst_2
       (.Q(output_gps_tx),
        .clk(clk),
        .gps_rx_OBUF(gps_rx_OBUF),
        .internal_rst_reg(internal_rst_reg_n_0),
        .output_gps_tx_ack(output_gps_tx_ack),
        .output_gps_tx_stb(output_gps_tx_stb));
  transmitter transmitter_inst_1
       (.A({i_out_1_reg_i_1_n_0,i_out_1_reg_i_2_n_0,i_out_1_reg_i_3_n_0,i_out_1_reg_i_4_n_0,i_out_1_reg_i_5_n_0,i_out_1_reg_i_6_n_0,i_out_1_reg_i_7_n_0,i_out_1_reg_i_8_n_0,i_out_1_reg_i_9_n_0,i_out_1_reg_i_10_n_0,i_out_1_reg_i_11_n_0,i_out_1_reg_i_12_n_0,i_out_1_reg_i_13_n_0,i_out_1_reg_i_14_n_0,i_out_1_reg_i_15_n_0,i_out_1_reg_i_16_n_0,i_out_1_reg_i_17_n_0,i_out_1_reg_i_18_n_0,i_out_1_reg_i_19_n_0,i_out_1_reg_i_20_n_0,i_out_1_reg_i_21_n_0,i_out_1_reg_i_22_n_0,i_out_1_reg_i_23_n_0,i_out_1_reg_i_24_n_0}),
        .E(frequency_stb),
        .O111({transmitter_inst_1_n_45,transmitter_inst_1_n_46,transmitter_inst_1_n_47,transmitter_inst_1_n_48,transmitter_inst_1_n_49,transmitter_inst_1_n_50,transmitter_inst_1_n_51,transmitter_inst_1_n_52,transmitter_inst_1_n_53,transmitter_inst_1_n_54,transmitter_inst_1_n_55,transmitter_inst_1_n_56,transmitter_inst_1_n_57,transmitter_inst_1_n_58,transmitter_inst_1_n_59,transmitter_inst_1_n_60,transmitter_inst_1_n_61,transmitter_inst_1_n_62,transmitter_inst_1_n_63,transmitter_inst_1_n_64,transmitter_inst_1_n_65,transmitter_inst_1_n_66}),
        .O112({transmitter_inst_1_n_67,transmitter_inst_1_n_68,transmitter_inst_1_n_69,transmitter_inst_1_n_70,transmitter_inst_1_n_71,transmitter_inst_1_n_72,transmitter_inst_1_n_73,transmitter_inst_1_n_74,transmitter_inst_1_n_75,transmitter_inst_1_n_76,transmitter_inst_1_n_77,transmitter_inst_1_n_78,transmitter_inst_1_n_79,transmitter_inst_1_n_80,transmitter_inst_1_n_81,transmitter_inst_1_n_82,transmitter_inst_1_n_83,transmitter_inst_1_n_84,transmitter_inst_1_n_85,transmitter_inst_1_n_86,transmitter_inst_1_n_87}),
        .O113({transmitter_inst_1_n_88,transmitter_inst_1_n_89,transmitter_inst_1_n_90,transmitter_inst_1_n_91,transmitter_inst_1_n_92,transmitter_inst_1_n_93,transmitter_inst_1_n_94,transmitter_inst_1_n_95,transmitter_inst_1_n_96,transmitter_inst_1_n_97,transmitter_inst_1_n_98,transmitter_inst_1_n_99,transmitter_inst_1_n_100,transmitter_inst_1_n_101,transmitter_inst_1_n_102,transmitter_inst_1_n_103,transmitter_inst_1_n_104,transmitter_inst_1_n_105,transmitter_inst_1_n_106,transmitter_inst_1_n_107,transmitter_inst_1_n_108,transmitter_inst_1_n_109}),
        .O117({transmitter_inst_1_n_135,transmitter_inst_1_n_136,transmitter_inst_1_n_137,transmitter_inst_1_n_138,transmitter_inst_1_n_139,transmitter_inst_1_n_140,transmitter_inst_1_n_141,transmitter_inst_1_n_142,transmitter_inst_1_n_143,transmitter_inst_1_n_144,transmitter_inst_1_n_145,transmitter_inst_1_n_146,transmitter_inst_1_n_147,transmitter_inst_1_n_148,transmitter_inst_1_n_149,transmitter_inst_1_n_150,transmitter_inst_1_n_151,transmitter_inst_1_n_152,transmitter_inst_1_n_153,transmitter_inst_1_n_154,transmitter_inst_1_n_155,transmitter_inst_1_n_156}),
        .O118({transmitter_inst_1_n_157,transmitter_inst_1_n_158,transmitter_inst_1_n_159,transmitter_inst_1_n_160,transmitter_inst_1_n_161,transmitter_inst_1_n_162,transmitter_inst_1_n_163,transmitter_inst_1_n_164,transmitter_inst_1_n_165,transmitter_inst_1_n_166,transmitter_inst_1_n_167,transmitter_inst_1_n_168,transmitter_inst_1_n_169,transmitter_inst_1_n_170,transmitter_inst_1_n_171,transmitter_inst_1_n_172,transmitter_inst_1_n_173,transmitter_inst_1_n_174,transmitter_inst_1_n_175,transmitter_inst_1_n_176,transmitter_inst_1_n_177}),
        .O119({transmitter_inst_1_n_178,transmitter_inst_1_n_179,transmitter_inst_1_n_180,transmitter_inst_1_n_181,transmitter_inst_1_n_182,transmitter_inst_1_n_183,transmitter_inst_1_n_184,transmitter_inst_1_n_185,transmitter_inst_1_n_186,transmitter_inst_1_n_187,transmitter_inst_1_n_188,transmitter_inst_1_n_189,transmitter_inst_1_n_190,transmitter_inst_1_n_191,transmitter_inst_1_n_192,transmitter_inst_1_n_193,transmitter_inst_1_n_194,transmitter_inst_1_n_195,transmitter_inst_1_n_196,transmitter_inst_1_n_197,transmitter_inst_1_n_198,transmitter_inst_1_n_199}),
        .Q(last_input),
        .S({user_design_inst_1_n_23,user_design_inst_1_n_24,user_design_inst_1_n_25,user_design_inst_1_n_26}),
        .clk(clk),
        .control(control),
        .control_stb(control_stb),
        .\delta_reg[7] ({transmitter_inst_1_n_15,transmitter_inst_1_n_16,transmitter_inst_1_n_17,transmitter_inst_1_n_18,transmitter_inst_1_n_19,transmitter_inst_1_n_20,transmitter_inst_1_n_21,transmitter_inst_1_n_22}),
        .dithering(dithering),
        .i_out_1_reg_i_22(transmitter_inst_1_n_110),
        .i_out_3_reg_i_1({i_out_3_reg_i_1_n_0,i_out_3_reg_i_2_n_0,i_out_3_reg_i_3_n_0,i_out_3_reg_i_4_n_0,i_out_3_reg_i_5_n_0,i_out_3_reg_i_6_n_0,i_out_3_reg_i_7_n_0,i_out_3_reg_i_8_n_0,i_out_3_reg_i_9_n_0,i_out_3_reg_i_10_n_0,i_out_3_reg_i_11_n_0,i_out_3_reg_i_12_n_0,i_out_3_reg_i_13_n_0,i_out_3_reg_i_14_n_0,i_out_3_reg_i_15_n_0,i_out_3_reg_i_16_n_0,i_out_3_reg_i_17_n_0,i_out_3_reg_i_18_n_0,i_out_3_reg_i_19_n_0,i_out_3_reg_i_20_n_0,i_out_3_reg_i_21_n_0,i_out_3_reg_i_22_n_0,i_out_3_reg_i_23_n_0,i_out_3_reg_i_24_n_0}),
        .i_out_3_reg_i_23(transmitter_inst_1_n_111),
        .i_out_5_reg_i_1({i_out_5_reg_i_1_n_0,i_out_5_reg_i_2_n_0,i_out_5_reg_i_3_n_0,i_out_5_reg_i_4_n_0,i_out_5_reg_i_5_n_0,i_out_5_reg_i_6_n_0,i_out_5_reg_i_7_n_0,i_out_5_reg_i_8_n_0,i_out_5_reg_i_9_n_0,i_out_5_reg_i_10_n_0,i_out_5_reg_i_11_n_0,i_out_5_reg_i_12_n_0,i_out_5_reg_i_13_n_0,i_out_5_reg_i_14_n_0,i_out_5_reg_i_15_n_0,i_out_5_reg_i_16_n_0,i_out_5_reg_i_17_n_0,i_out_5_reg_i_18_n_0,i_out_5_reg_i_19_n_0,i_out_5_reg_i_20_n_0,i_out_5_reg_i_21_n_0,i_out_5_reg_i_22_n_0,i_out_5_reg_i_23_n_0,i_out_5_reg_i_24_n_0}),
        .i_out_5_reg_i_22(transmitter_inst_1_n_112),
        .i_out_5_reg_i_23(delta_d3),
        .i_out_7_reg_i_1({i_out_7_reg_i_1_n_0,i_out_7_reg_i_2_n_0,i_out_7_reg_i_3_n_0,i_out_7_reg_i_4_n_0,i_out_7_reg_i_5_n_0,i_out_7_reg_i_6_n_0,i_out_7_reg_i_7_n_0,i_out_7_reg_i_8_n_0,i_out_7_reg_i_9_n_0,i_out_7_reg_i_10_n_0,i_out_7_reg_i_11_n_0,i_out_7_reg_i_12_n_0,i_out_7_reg_i_13_n_0,i_out_7_reg_i_14_n_0,i_out_7_reg_i_15_n_0,i_out_7_reg_i_16_n_0,i_out_7_reg_i_17_n_0,i_out_7_reg_i_18_n_0,i_out_7_reg_i_19_n_0,i_out_7_reg_i_20_n_0,i_out_7_reg_i_21_n_0,i_out_7_reg_i_22_n_0,i_out_7_reg_i_23_n_0,i_out_7_reg_i_24_n_0}),
        .i_out_7_reg_i_23(transmitter_inst_1_n_113),
        .out_10_i_1({transmitter_inst_1_n_114,transmitter_inst_1_n_115,transmitter_inst_1_n_116,transmitter_inst_1_n_117,transmitter_inst_1_n_118,transmitter_inst_1_n_119,transmitter_inst_1_n_120,transmitter_inst_1_n_121,transmitter_inst_1_n_122,transmitter_inst_1_n_123,transmitter_inst_1_n_124,transmitter_inst_1_n_125,transmitter_inst_1_n_126,transmitter_inst_1_n_127,transmitter_inst_1_n_128,transmitter_inst_1_n_129,transmitter_inst_1_n_130,transmitter_inst_1_n_131,transmitter_inst_1_n_132,transmitter_inst_1_n_133,transmitter_inst_1_n_134}),
        .out_10_i_1_0({out_10_i_1_n_0,out_10_i_2_n_0,out_10_i_3_n_0,out_10_i_4_n_0,out_10_i_5_n_0,out_10_i_6_n_0,out_10_i_7_n_0,out_10_i_8_n_0,out_10_i_9_n_0,out_10_i_10_n_0,out_10_i_11_n_0,out_10_i_12_n_0,out_10_i_13_n_0,out_10_i_14_n_0,out_10_i_15_n_0,out_10_i_16_n_0,out_10_i_17_n_0,out_10_i_18_n_0,out_10_i_19_n_0,out_10_i_20_n_0,out_10_i_21_n_0,out_10_i_22_n_0,out_10_i_23_n_0,out_10_i_24_n_0}),
        .out_10_i_22(transmitter_inst_1_n_200),
        .out_20_0(transmitter_inst_1_n_4),
        .out_30_i_1({out_30_i_1_n_0,out_30_i_2_n_0,out_30_i_3_n_0,out_30_i_4_n_0,out_30_i_5_n_0,out_30_i_6_n_0,out_30_i_7_n_0,out_30_i_8_n_0,out_30_i_9_n_0,out_30_i_10_n_0,out_30_i_11_n_0,out_30_i_12_n_0,out_30_i_13_n_0,out_30_i_14_n_0,out_30_i_15_n_0,out_30_i_16_n_0,out_30_i_17_n_0,out_30_i_18_n_0,out_30_i_19_n_0,out_30_i_20_n_0,out_30_i_21_n_0,out_30_i_22_n_0,out_30_i_23_n_0,out_30_i_24_n_0}),
        .out_30_i_23(transmitter_inst_1_n_201),
        .out_50_i_1({out_50_i_1_n_0,out_50_i_2_n_0,out_50_i_3_n_0,out_50_i_4_n_0,out_50_i_5_n_0,out_50_i_6_n_0,out_50_i_7_n_0,out_50_i_8_n_0,out_50_i_9_n_0,out_50_i_10_n_0,out_50_i_11_n_0,out_50_i_12_n_0,out_50_i_13_n_0,out_50_i_14_n_0,out_50_i_15_n_0,out_50_i_16_n_0,out_50_i_17_n_0,out_50_i_18_n_0,out_50_i_19_n_0,out_50_i_20_n_0,out_50_i_21_n_0,out_50_i_22_n_0,out_50_i_23_n_0,out_50_i_24_n_0}),
        .out_50_i_22(transmitter_inst_1_n_202),
        .out_50_i_23(transmitter_inst_1_n_23),
        .out_70_i_1({out_70_i_1_n_0,out_70_i_2_n_0,out_70_i_3_n_0,out_70_i_4_n_0,out_70_i_5_n_0,out_70_i_6_n_0,out_70_i_7_n_0,out_70_i_8_n_0,out_70_i_9_n_0,out_70_i_10_n_0,out_70_i_11_n_0,out_70_i_12_n_0,out_70_i_13_n_0,out_70_i_14_n_0,out_70_i_15_n_0,out_70_i_16_n_0,out_70_i_17_n_0,out_70_i_18_n_0,out_70_i_19_n_0,out_70_i_20_n_0,out_70_i_21_n_0,out_70_i_22_n_0,out_70_i_23_n_0,out_70_i_24_n_0}),
        .out_70_i_23(transmitter_inst_1_n_203),
        .\output (rf_out_OBUF),
        .output_tx_am_ack(output_tx_am_ack),
        .p_0_in({transmitter_inst_1_n_24,transmitter_inst_1_n_25,transmitter_inst_1_n_26,transmitter_inst_1_n_27,transmitter_inst_1_n_28,transmitter_inst_1_n_29,transmitter_inst_1_n_30,transmitter_inst_1_n_31,transmitter_inst_1_n_32,transmitter_inst_1_n_33,transmitter_inst_1_n_34,transmitter_inst_1_n_35,transmitter_inst_1_n_36,transmitter_inst_1_n_37,transmitter_inst_1_n_38,transmitter_inst_1_n_39,transmitter_inst_1_n_40,transmitter_inst_1_n_41,transmitter_inst_1_n_42,transmitter_inst_1_n_43,transmitter_inst_1_n_44}),
        .\s_output_am_out_reg[23] ({amplitude[23:16],amplitude[7:0]}),
        .\s_output_am_out_reg[23]_0 ({user_design_inst_1_n_3,user_design_inst_1_n_4,user_design_inst_1_n_5,user_design_inst_1_n_6}),
        .\s_output_am_out_reg[3] ({user_design_inst_1_n_31,user_design_inst_1_n_32,user_design_inst_1_n_33,user_design_inst_1_n_34}),
        .\s_output_am_out_reg[7] ({user_design_inst_1_n_27,user_design_inst_1_n_28,user_design_inst_1_n_29,user_design_inst_1_n_30}),
        .\s_output_ctl_out_reg[0] (user_design_inst_1_n_35),
        .\s_output_freq_out_reg[31] (frequency),
        .tx_pa_OBUF(tx_pa_OBUF),
        .tx_rx_OBUF(tx_rx_OBUF));
  OBUF tx_pa_OBUF_inst
       (.I(tx_pa_OBUF),
        .O(tx_pa));
  OBUF tx_rx_OBUF_inst
       (.I(tx_rx_OBUF),
        .O(tx_rx));
  user_design user_design_inst_1
       (.E(frequency_stb),
        .Q(last_input),
        .S({user_design_inst_1_n_23,user_design_inst_1_n_24,user_design_inst_1_n_25,user_design_inst_1_n_26}),
        .clk(clk),
        .control_stb(control_stb),
        .\delta_reg[3] ({user_design_inst_1_n_31,user_design_inst_1_n_32,user_design_inst_1_n_33,user_design_inst_1_n_34}),
        .\delta_reg[7] ({user_design_inst_1_n_3,user_design_inst_1_n_4,user_design_inst_1_n_5,user_design_inst_1_n_6}),
        .\delta_reg[7]_0 ({user_design_inst_1_n_27,user_design_inst_1_n_28,user_design_inst_1_n_29,user_design_inst_1_n_30}),
        .dithering(dithering),
        .dithering_reg(user_design_inst_1_n_35),
        .input_gps_rx_ack(input_gps_rx_ack),
        .input_gps_rx_stb(input_gps_rx_stb),
        .input_rs232_rx_ack(input_rs232_rx_ack),
        .input_rs232_rx_stb(input_rs232_rx_stb),
        .internal_rst_reg(internal_rst_reg_n_0),
        .\last_input_reg[7] ({transmitter_inst_1_n_15,transmitter_inst_1_n_16,transmitter_inst_1_n_17,transmitter_inst_1_n_18,transmitter_inst_1_n_19,transmitter_inst_1_n_20,transmitter_inst_1_n_21,transmitter_inst_1_n_22}),
        .\leds_reg[0] (output_leds_stb),
        .memory_reg_3(out1),
        .\output (input_gps_rx),
        .output_am_out({amplitude[23:16],amplitude[7:0]}),
        .output_freq_out(frequency),
        .output_gps_tx(output_gps_tx),
        .output_gps_tx_ack(output_gps_tx_ack),
        .output_gps_tx_stb(output_gps_tx_stb),
        .output_leds(output_leds),
        .output_rs232_tx(output_rs232_tx),
        .output_rs232_tx_ack(output_rs232_tx_ack),
        .output_rs232_tx_stb(output_rs232_tx_stb),
        .output_tx_am_ack(output_tx_am_ack),
        .\pps_count_reg[31] (input_gps_count),
        .pwropt(not_locked),
        .tx_pa_reg(control));
endmodule

module dac_interface
   (\output ,
    clk,
    P,
    out_10,
    out_20,
    out_30,
    out_40,
    out_50,
    out_60,
    out_70,
    dithering_reg);
  output \output ;
  input clk;
  input [31:0]P;
  input [31:0]out_10;
  input [31:0]out_20;
  input [31:0]out_30;
  input [31:0]out_40;
  input [31:0]out_50;
  input [31:0]out_60;
  input [31:0]out_70;
  input dithering_reg;

  wire [31:0]P;
  wire clk;
  wire dac_0;
  wire dac_0_i_1_n_0;
  wire dac_1;
  wire dac_1_i_1_n_0;
  wire dac_2;
  wire dac_2_i_1_n_0;
  wire dac_3;
  wire dac_3_i_1_n_0;
  wire dac_4;
  wire dac_4_i_1_n_0;
  wire dac_5;
  wire dac_5_i_1_n_0;
  wire dac_6;
  wire dac_6_i_1_n_0;
  wire dac_7;
  wire dac_7_i_1_n_0;
  wire dithered_0;
  wire dithered_1;
  wire dithered_2;
  wire dithered_3;
  wire dithered_4;
  wire dithered_5;
  wire dithered_6;
  wire dithered_7;
  wire dithering_reg;
  wire lfsr_0_n_0;
  wire lfsr_0_n_1;
  wire lfsr_0_n_10;
  wire lfsr_0_n_11;
  wire lfsr_0_n_12;
  wire lfsr_0_n_13;
  wire lfsr_0_n_14;
  wire lfsr_0_n_15;
  wire lfsr_0_n_16;
  wire lfsr_0_n_17;
  wire lfsr_0_n_18;
  wire lfsr_0_n_19;
  wire lfsr_0_n_2;
  wire lfsr_0_n_20;
  wire lfsr_0_n_21;
  wire lfsr_0_n_22;
  wire lfsr_0_n_23;
  wire lfsr_0_n_24;
  wire lfsr_0_n_25;
  wire lfsr_0_n_26;
  wire lfsr_0_n_27;
  wire lfsr_0_n_28;
  wire lfsr_0_n_29;
  wire lfsr_0_n_3;
  wire lfsr_0_n_30;
  wire lfsr_0_n_31;
  wire lfsr_0_n_4;
  wire lfsr_0_n_5;
  wire lfsr_0_n_6;
  wire lfsr_0_n_7;
  wire lfsr_0_n_8;
  wire lfsr_0_n_9;
  wire lfsr_1_n_0;
  wire lfsr_1_n_1;
  wire lfsr_1_n_10;
  wire lfsr_1_n_11;
  wire lfsr_1_n_12;
  wire lfsr_1_n_13;
  wire lfsr_1_n_14;
  wire lfsr_1_n_15;
  wire lfsr_1_n_16;
  wire lfsr_1_n_17;
  wire lfsr_1_n_18;
  wire lfsr_1_n_19;
  wire lfsr_1_n_2;
  wire lfsr_1_n_20;
  wire lfsr_1_n_21;
  wire lfsr_1_n_22;
  wire lfsr_1_n_23;
  wire lfsr_1_n_24;
  wire lfsr_1_n_25;
  wire lfsr_1_n_26;
  wire lfsr_1_n_27;
  wire lfsr_1_n_28;
  wire lfsr_1_n_29;
  wire lfsr_1_n_3;
  wire lfsr_1_n_30;
  wire lfsr_1_n_31;
  wire lfsr_1_n_4;
  wire lfsr_1_n_5;
  wire lfsr_1_n_6;
  wire lfsr_1_n_7;
  wire lfsr_1_n_8;
  wire lfsr_1_n_9;
  wire lfsr_2_n_0;
  wire lfsr_2_n_1;
  wire lfsr_2_n_10;
  wire lfsr_2_n_11;
  wire lfsr_2_n_12;
  wire lfsr_2_n_13;
  wire lfsr_2_n_14;
  wire lfsr_2_n_15;
  wire lfsr_2_n_16;
  wire lfsr_2_n_17;
  wire lfsr_2_n_18;
  wire lfsr_2_n_19;
  wire lfsr_2_n_2;
  wire lfsr_2_n_20;
  wire lfsr_2_n_21;
  wire lfsr_2_n_22;
  wire lfsr_2_n_23;
  wire lfsr_2_n_24;
  wire lfsr_2_n_25;
  wire lfsr_2_n_26;
  wire lfsr_2_n_27;
  wire lfsr_2_n_28;
  wire lfsr_2_n_29;
  wire lfsr_2_n_3;
  wire lfsr_2_n_30;
  wire lfsr_2_n_31;
  wire lfsr_2_n_4;
  wire lfsr_2_n_5;
  wire lfsr_2_n_6;
  wire lfsr_2_n_7;
  wire lfsr_2_n_8;
  wire lfsr_2_n_9;
  wire lfsr_3_n_0;
  wire lfsr_3_n_1;
  wire lfsr_3_n_10;
  wire lfsr_3_n_11;
  wire lfsr_3_n_12;
  wire lfsr_3_n_13;
  wire lfsr_3_n_14;
  wire lfsr_3_n_15;
  wire lfsr_3_n_16;
  wire lfsr_3_n_17;
  wire lfsr_3_n_18;
  wire lfsr_3_n_19;
  wire lfsr_3_n_2;
  wire lfsr_3_n_20;
  wire lfsr_3_n_21;
  wire lfsr_3_n_22;
  wire lfsr_3_n_23;
  wire lfsr_3_n_24;
  wire lfsr_3_n_25;
  wire lfsr_3_n_26;
  wire lfsr_3_n_27;
  wire lfsr_3_n_28;
  wire lfsr_3_n_29;
  wire lfsr_3_n_3;
  wire lfsr_3_n_30;
  wire lfsr_3_n_31;
  wire lfsr_3_n_4;
  wire lfsr_3_n_5;
  wire lfsr_3_n_6;
  wire lfsr_3_n_7;
  wire lfsr_3_n_8;
  wire lfsr_3_n_9;
  wire lfsr_4_n_0;
  wire lfsr_4_n_1;
  wire lfsr_4_n_10;
  wire lfsr_4_n_11;
  wire lfsr_4_n_12;
  wire lfsr_4_n_13;
  wire lfsr_4_n_14;
  wire lfsr_4_n_15;
  wire lfsr_4_n_16;
  wire lfsr_4_n_17;
  wire lfsr_4_n_18;
  wire lfsr_4_n_19;
  wire lfsr_4_n_2;
  wire lfsr_4_n_20;
  wire lfsr_4_n_21;
  wire lfsr_4_n_22;
  wire lfsr_4_n_23;
  wire lfsr_4_n_24;
  wire lfsr_4_n_25;
  wire lfsr_4_n_26;
  wire lfsr_4_n_27;
  wire lfsr_4_n_28;
  wire lfsr_4_n_29;
  wire lfsr_4_n_3;
  wire lfsr_4_n_30;
  wire lfsr_4_n_31;
  wire lfsr_4_n_4;
  wire lfsr_4_n_5;
  wire lfsr_4_n_6;
  wire lfsr_4_n_7;
  wire lfsr_4_n_8;
  wire lfsr_4_n_9;
  wire lfsr_5_n_0;
  wire lfsr_5_n_1;
  wire lfsr_5_n_10;
  wire lfsr_5_n_11;
  wire lfsr_5_n_12;
  wire lfsr_5_n_13;
  wire lfsr_5_n_14;
  wire lfsr_5_n_15;
  wire lfsr_5_n_16;
  wire lfsr_5_n_17;
  wire lfsr_5_n_18;
  wire lfsr_5_n_19;
  wire lfsr_5_n_2;
  wire lfsr_5_n_20;
  wire lfsr_5_n_21;
  wire lfsr_5_n_22;
  wire lfsr_5_n_23;
  wire lfsr_5_n_24;
  wire lfsr_5_n_25;
  wire lfsr_5_n_26;
  wire lfsr_5_n_27;
  wire lfsr_5_n_28;
  wire lfsr_5_n_29;
  wire lfsr_5_n_3;
  wire lfsr_5_n_30;
  wire lfsr_5_n_31;
  wire lfsr_5_n_4;
  wire lfsr_5_n_5;
  wire lfsr_5_n_6;
  wire lfsr_5_n_7;
  wire lfsr_5_n_8;
  wire lfsr_5_n_9;
  wire lfsr_6_n_0;
  wire lfsr_6_n_1;
  wire lfsr_6_n_10;
  wire lfsr_6_n_11;
  wire lfsr_6_n_12;
  wire lfsr_6_n_13;
  wire lfsr_6_n_14;
  wire lfsr_6_n_15;
  wire lfsr_6_n_16;
  wire lfsr_6_n_17;
  wire lfsr_6_n_18;
  wire lfsr_6_n_19;
  wire lfsr_6_n_2;
  wire lfsr_6_n_20;
  wire lfsr_6_n_21;
  wire lfsr_6_n_22;
  wire lfsr_6_n_23;
  wire lfsr_6_n_24;
  wire lfsr_6_n_25;
  wire lfsr_6_n_26;
  wire lfsr_6_n_27;
  wire lfsr_6_n_28;
  wire lfsr_6_n_29;
  wire lfsr_6_n_3;
  wire lfsr_6_n_30;
  wire lfsr_6_n_31;
  wire lfsr_6_n_4;
  wire lfsr_6_n_5;
  wire lfsr_6_n_6;
  wire lfsr_6_n_7;
  wire lfsr_6_n_8;
  wire lfsr_6_n_9;
  wire lfsr_7_n_0;
  wire lfsr_7_n_1;
  wire lfsr_7_n_10;
  wire lfsr_7_n_11;
  wire lfsr_7_n_12;
  wire lfsr_7_n_13;
  wire lfsr_7_n_14;
  wire lfsr_7_n_15;
  wire lfsr_7_n_16;
  wire lfsr_7_n_17;
  wire lfsr_7_n_18;
  wire lfsr_7_n_19;
  wire lfsr_7_n_2;
  wire lfsr_7_n_20;
  wire lfsr_7_n_21;
  wire lfsr_7_n_22;
  wire lfsr_7_n_23;
  wire lfsr_7_n_24;
  wire lfsr_7_n_25;
  wire lfsr_7_n_26;
  wire lfsr_7_n_27;
  wire lfsr_7_n_28;
  wire lfsr_7_n_29;
  wire lfsr_7_n_3;
  wire lfsr_7_n_30;
  wire lfsr_7_n_31;
  wire lfsr_7_n_4;
  wire lfsr_7_n_5;
  wire lfsr_7_n_6;
  wire lfsr_7_n_7;
  wire lfsr_7_n_8;
  wire lfsr_7_n_9;
  wire [31:0]out_10;
  wire [31:0]out_20;
  wire [31:0]out_30;
  wire [31:0]out_40;
  wire [31:0]out_50;
  wire [31:0]out_60;
  wire [31:0]out_70;
  wire \output ;
  wire to_std;
  wire x_carry__0_n_0;
  wire x_carry__1_n_0;
  wire x_carry_n_0;
  wire \x_inferred__0/i__carry__0_n_0 ;
  wire \x_inferred__0/i__carry__1_n_0 ;
  wire \x_inferred__0/i__carry__2_n_0 ;
  wire \x_inferred__0/i__carry_n_0 ;
  wire \x_inferred__1/i__carry__0_n_0 ;
  wire \x_inferred__1/i__carry__1_n_0 ;
  wire \x_inferred__1/i__carry__2_n_0 ;
  wire \x_inferred__1/i__carry_n_0 ;
  wire \x_inferred__2/i__carry__0_n_0 ;
  wire \x_inferred__2/i__carry__1_n_0 ;
  wire \x_inferred__2/i__carry__2_n_0 ;
  wire \x_inferred__2/i__carry_n_0 ;
  wire \x_inferred__3/i__carry__0_n_0 ;
  wire \x_inferred__3/i__carry__1_n_0 ;
  wire \x_inferred__3/i__carry__2_n_0 ;
  wire \x_inferred__3/i__carry_n_0 ;
  wire \x_inferred__4/i__carry__0_n_0 ;
  wire \x_inferred__4/i__carry__1_n_0 ;
  wire \x_inferred__4/i__carry__2_n_0 ;
  wire \x_inferred__4/i__carry_n_0 ;
  wire \x_inferred__5/i__carry__0_n_0 ;
  wire \x_inferred__5/i__carry__1_n_0 ;
  wire \x_inferred__5/i__carry__2_n_0 ;
  wire \x_inferred__5/i__carry_n_0 ;
  wire \x_inferred__6/i__carry__0_n_0 ;
  wire \x_inferred__6/i__carry__1_n_0 ;
  wire \x_inferred__6/i__carry__2_n_0 ;
  wire \x_inferred__6/i__carry_n_0 ;
  wire [2:0]NLW_x_carry_CO_UNCONNECTED;
  wire [3:0]NLW_x_carry_O_UNCONNECTED;
  wire [2:0]NLW_x_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_x_carry__0_O_UNCONNECTED;
  wire [2:0]NLW_x_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_x_carry__1_O_UNCONNECTED;
  wire [2:0]NLW_x_carry__2_CO_UNCONNECTED;
  wire [3:0]NLW_x_carry__2_O_UNCONNECTED;
  wire [2:0]\NLW_x_inferred__0/i__carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_x_inferred__0/i__carry_O_UNCONNECTED ;
  wire [2:0]\NLW_x_inferred__0/i__carry__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_x_inferred__0/i__carry__0_O_UNCONNECTED ;
  wire [2:0]\NLW_x_inferred__0/i__carry__1_CO_UNCONNECTED ;
  wire [3:0]\NLW_x_inferred__0/i__carry__1_O_UNCONNECTED ;
  wire [2:0]\NLW_x_inferred__0/i__carry__2_CO_UNCONNECTED ;
  wire [3:0]\NLW_x_inferred__0/i__carry__2_O_UNCONNECTED ;
  wire [2:0]\NLW_x_inferred__1/i__carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_x_inferred__1/i__carry_O_UNCONNECTED ;
  wire [2:0]\NLW_x_inferred__1/i__carry__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_x_inferred__1/i__carry__0_O_UNCONNECTED ;
  wire [2:0]\NLW_x_inferred__1/i__carry__1_CO_UNCONNECTED ;
  wire [3:0]\NLW_x_inferred__1/i__carry__1_O_UNCONNECTED ;
  wire [2:0]\NLW_x_inferred__1/i__carry__2_CO_UNCONNECTED ;
  wire [3:0]\NLW_x_inferred__1/i__carry__2_O_UNCONNECTED ;
  wire [2:0]\NLW_x_inferred__2/i__carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_x_inferred__2/i__carry_O_UNCONNECTED ;
  wire [2:0]\NLW_x_inferred__2/i__carry__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_x_inferred__2/i__carry__0_O_UNCONNECTED ;
  wire [2:0]\NLW_x_inferred__2/i__carry__1_CO_UNCONNECTED ;
  wire [3:0]\NLW_x_inferred__2/i__carry__1_O_UNCONNECTED ;
  wire [2:0]\NLW_x_inferred__2/i__carry__2_CO_UNCONNECTED ;
  wire [3:0]\NLW_x_inferred__2/i__carry__2_O_UNCONNECTED ;
  wire [2:0]\NLW_x_inferred__3/i__carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_x_inferred__3/i__carry_O_UNCONNECTED ;
  wire [2:0]\NLW_x_inferred__3/i__carry__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_x_inferred__3/i__carry__0_O_UNCONNECTED ;
  wire [2:0]\NLW_x_inferred__3/i__carry__1_CO_UNCONNECTED ;
  wire [3:0]\NLW_x_inferred__3/i__carry__1_O_UNCONNECTED ;
  wire [2:0]\NLW_x_inferred__3/i__carry__2_CO_UNCONNECTED ;
  wire [3:0]\NLW_x_inferred__3/i__carry__2_O_UNCONNECTED ;
  wire [2:0]\NLW_x_inferred__4/i__carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_x_inferred__4/i__carry_O_UNCONNECTED ;
  wire [2:0]\NLW_x_inferred__4/i__carry__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_x_inferred__4/i__carry__0_O_UNCONNECTED ;
  wire [2:0]\NLW_x_inferred__4/i__carry__1_CO_UNCONNECTED ;
  wire [3:0]\NLW_x_inferred__4/i__carry__1_O_UNCONNECTED ;
  wire [2:0]\NLW_x_inferred__4/i__carry__2_CO_UNCONNECTED ;
  wire [3:0]\NLW_x_inferred__4/i__carry__2_O_UNCONNECTED ;
  wire [2:0]\NLW_x_inferred__5/i__carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_x_inferred__5/i__carry_O_UNCONNECTED ;
  wire [2:0]\NLW_x_inferred__5/i__carry__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_x_inferred__5/i__carry__0_O_UNCONNECTED ;
  wire [2:0]\NLW_x_inferred__5/i__carry__1_CO_UNCONNECTED ;
  wire [3:0]\NLW_x_inferred__5/i__carry__1_O_UNCONNECTED ;
  wire [2:0]\NLW_x_inferred__5/i__carry__2_CO_UNCONNECTED ;
  wire [3:0]\NLW_x_inferred__5/i__carry__2_O_UNCONNECTED ;
  wire [2:0]\NLW_x_inferred__6/i__carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_x_inferred__6/i__carry_O_UNCONNECTED ;
  wire [2:0]\NLW_x_inferred__6/i__carry__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_x_inferred__6/i__carry__0_O_UNCONNECTED ;
  wire [2:0]\NLW_x_inferred__6/i__carry__1_CO_UNCONNECTED ;
  wire [3:0]\NLW_x_inferred__6/i__carry__1_O_UNCONNECTED ;
  wire [2:0]\NLW_x_inferred__6/i__carry__2_CO_UNCONNECTED ;
  wire [3:0]\NLW_x_inferred__6/i__carry__2_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dac_0_i_1
       (.I0(dithered_0),
        .I1(P[31]),
        .I2(dithering_reg),
        .O(dac_0_i_1_n_0));
  FDRE dac_0_reg
       (.C(clk),
        .CE(1'b1),
        .D(dac_0_i_1_n_0),
        .Q(dac_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dac_1_i_1
       (.I0(dithered_1),
        .I1(out_10[31]),
        .I2(dithering_reg),
        .O(dac_1_i_1_n_0));
  FDRE dac_1_reg
       (.C(clk),
        .CE(1'b1),
        .D(dac_1_i_1_n_0),
        .Q(dac_1),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dac_2_i_1
       (.I0(dithered_2),
        .I1(out_20[31]),
        .I2(dithering_reg),
        .O(dac_2_i_1_n_0));
  FDRE dac_2_reg
       (.C(clk),
        .CE(1'b1),
        .D(dac_2_i_1_n_0),
        .Q(dac_2),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dac_3_i_1
       (.I0(dithered_3),
        .I1(out_30[31]),
        .I2(dithering_reg),
        .O(dac_3_i_1_n_0));
  FDRE dac_3_reg
       (.C(clk),
        .CE(1'b1),
        .D(dac_3_i_1_n_0),
        .Q(dac_3),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dac_4_i_1
       (.I0(dithered_4),
        .I1(out_40[31]),
        .I2(dithering_reg),
        .O(dac_4_i_1_n_0));
  FDRE dac_4_reg
       (.C(clk),
        .CE(1'b1),
        .D(dac_4_i_1_n_0),
        .Q(dac_4),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dac_5_i_1
       (.I0(dithered_5),
        .I1(out_50[31]),
        .I2(dithering_reg),
        .O(dac_5_i_1_n_0));
  FDRE dac_5_reg
       (.C(clk),
        .CE(1'b1),
        .D(dac_5_i_1_n_0),
        .Q(dac_5),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dac_6_i_1
       (.I0(dithered_6),
        .I1(out_60[31]),
        .I2(dithering_reg),
        .O(dac_6_i_1_n_0));
  FDRE dac_6_reg
       (.C(clk),
        .CE(1'b1),
        .D(dac_6_i_1_n_0),
        .Q(dac_6),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    dac_7_i_1
       (.I0(dithered_7),
        .I1(out_70[31]),
        .I2(dithering_reg),
        .O(dac_7_i_1_n_0));
  FDRE dac_7_reg
       (.C(clk),
        .CE(1'b1),
        .D(dac_7_i_1_n_0),
        .Q(dac_7),
        .R(1'b0));
  FDRE dithered_0_reg
       (.C(clk),
        .CE(1'b1),
        .D(to_std),
        .Q(dithered_0),
        .R(1'b0));
  FDRE dithered_1_reg
       (.C(clk),
        .CE(1'b1),
        .D(\x_inferred__0/i__carry__2_n_0 ),
        .Q(dithered_1),
        .R(1'b0));
  FDRE dithered_2_reg
       (.C(clk),
        .CE(1'b1),
        .D(\x_inferred__1/i__carry__2_n_0 ),
        .Q(dithered_2),
        .R(1'b0));
  FDRE dithered_3_reg
       (.C(clk),
        .CE(1'b1),
        .D(\x_inferred__2/i__carry__2_n_0 ),
        .Q(dithered_3),
        .R(1'b0));
  FDRE dithered_4_reg
       (.C(clk),
        .CE(1'b1),
        .D(\x_inferred__3/i__carry__2_n_0 ),
        .Q(dithered_4),
        .R(1'b0));
  FDRE dithered_5_reg
       (.C(clk),
        .CE(1'b1),
        .D(\x_inferred__4/i__carry__2_n_0 ),
        .Q(dithered_5),
        .R(1'b0));
  FDRE dithered_6_reg
       (.C(clk),
        .CE(1'b1),
        .D(\x_inferred__5/i__carry__2_n_0 ),
        .Q(dithered_6),
        .R(1'b0));
  FDRE dithered_7_reg
       (.C(clk),
        .CE(1'b1),
        .D(\x_inferred__6/i__carry__2_n_0 ),
        .Q(dithered_7),
        .R(1'b0));
  lfsr lfsr_0
       (.DI({lfsr_0_n_4,lfsr_0_n_5,lfsr_0_n_6,lfsr_0_n_7}),
        .P(P),
        .S({lfsr_0_n_0,lfsr_0_n_1,lfsr_0_n_2,lfsr_0_n_3}),
        .clk(clk),
        .dithered_0_reg({lfsr_0_n_8,lfsr_0_n_9,lfsr_0_n_10,lfsr_0_n_11}),
        .dithered_0_reg_0({lfsr_0_n_12,lfsr_0_n_13,lfsr_0_n_14,lfsr_0_n_15}),
        .dithered_0_reg_1({lfsr_0_n_16,lfsr_0_n_17,lfsr_0_n_18,lfsr_0_n_19}),
        .dithered_0_reg_2({lfsr_0_n_20,lfsr_0_n_21,lfsr_0_n_22,lfsr_0_n_23}),
        .dithered_0_reg_3({lfsr_0_n_24,lfsr_0_n_25,lfsr_0_n_26,lfsr_0_n_27}),
        .dithered_0_reg_4({lfsr_0_n_28,lfsr_0_n_29,lfsr_0_n_30,lfsr_0_n_31}));
  lfsr__parameterized1 lfsr_1
       (.DI({lfsr_1_n_4,lfsr_1_n_5,lfsr_1_n_6,lfsr_1_n_7}),
        .S({lfsr_1_n_0,lfsr_1_n_1,lfsr_1_n_2,lfsr_1_n_3}),
        .clk(clk),
        .dithered_1_reg({lfsr_1_n_8,lfsr_1_n_9,lfsr_1_n_10,lfsr_1_n_11}),
        .dithered_1_reg_0({lfsr_1_n_12,lfsr_1_n_13,lfsr_1_n_14,lfsr_1_n_15}),
        .dithered_1_reg_1({lfsr_1_n_16,lfsr_1_n_17,lfsr_1_n_18,lfsr_1_n_19}),
        .dithered_1_reg_2({lfsr_1_n_20,lfsr_1_n_21,lfsr_1_n_22,lfsr_1_n_23}),
        .dithered_1_reg_3({lfsr_1_n_24,lfsr_1_n_25,lfsr_1_n_26,lfsr_1_n_27}),
        .dithered_1_reg_4({lfsr_1_n_28,lfsr_1_n_29,lfsr_1_n_30,lfsr_1_n_31}),
        .out_10(out_10));
  lfsr__parameterized3 lfsr_2
       (.DI({lfsr_2_n_4,lfsr_2_n_5,lfsr_2_n_6,lfsr_2_n_7}),
        .S({lfsr_2_n_0,lfsr_2_n_1,lfsr_2_n_2,lfsr_2_n_3}),
        .clk(clk),
        .dithered_2_reg({lfsr_2_n_8,lfsr_2_n_9,lfsr_2_n_10,lfsr_2_n_11}),
        .dithered_2_reg_0({lfsr_2_n_12,lfsr_2_n_13,lfsr_2_n_14,lfsr_2_n_15}),
        .dithered_2_reg_1({lfsr_2_n_16,lfsr_2_n_17,lfsr_2_n_18,lfsr_2_n_19}),
        .dithered_2_reg_2({lfsr_2_n_20,lfsr_2_n_21,lfsr_2_n_22,lfsr_2_n_23}),
        .dithered_2_reg_3({lfsr_2_n_24,lfsr_2_n_25,lfsr_2_n_26,lfsr_2_n_27}),
        .dithered_2_reg_4({lfsr_2_n_28,lfsr_2_n_29,lfsr_2_n_30,lfsr_2_n_31}),
        .out_20(out_20));
  lfsr__parameterized5 lfsr_3
       (.DI({lfsr_3_n_4,lfsr_3_n_5,lfsr_3_n_6,lfsr_3_n_7}),
        .S({lfsr_3_n_0,lfsr_3_n_1,lfsr_3_n_2,lfsr_3_n_3}),
        .clk(clk),
        .dithered_3_reg({lfsr_3_n_8,lfsr_3_n_9,lfsr_3_n_10,lfsr_3_n_11}),
        .dithered_3_reg_0({lfsr_3_n_12,lfsr_3_n_13,lfsr_3_n_14,lfsr_3_n_15}),
        .dithered_3_reg_1({lfsr_3_n_16,lfsr_3_n_17,lfsr_3_n_18,lfsr_3_n_19}),
        .dithered_3_reg_2({lfsr_3_n_20,lfsr_3_n_21,lfsr_3_n_22,lfsr_3_n_23}),
        .dithered_3_reg_3({lfsr_3_n_24,lfsr_3_n_25,lfsr_3_n_26,lfsr_3_n_27}),
        .dithered_3_reg_4({lfsr_3_n_28,lfsr_3_n_29,lfsr_3_n_30,lfsr_3_n_31}),
        .out_30(out_30));
  lfsr__parameterized7 lfsr_4
       (.DI({lfsr_4_n_4,lfsr_4_n_5,lfsr_4_n_6,lfsr_4_n_7}),
        .S({lfsr_4_n_0,lfsr_4_n_1,lfsr_4_n_2,lfsr_4_n_3}),
        .clk(clk),
        .dithered_4_reg({lfsr_4_n_8,lfsr_4_n_9,lfsr_4_n_10,lfsr_4_n_11}),
        .dithered_4_reg_0({lfsr_4_n_12,lfsr_4_n_13,lfsr_4_n_14,lfsr_4_n_15}),
        .dithered_4_reg_1({lfsr_4_n_16,lfsr_4_n_17,lfsr_4_n_18,lfsr_4_n_19}),
        .dithered_4_reg_2({lfsr_4_n_20,lfsr_4_n_21,lfsr_4_n_22,lfsr_4_n_23}),
        .dithered_4_reg_3({lfsr_4_n_24,lfsr_4_n_25,lfsr_4_n_26,lfsr_4_n_27}),
        .dithered_4_reg_4({lfsr_4_n_28,lfsr_4_n_29,lfsr_4_n_30,lfsr_4_n_31}),
        .out_40(out_40));
  lfsr__parameterized9 lfsr_5
       (.DI({lfsr_5_n_4,lfsr_5_n_5,lfsr_5_n_6,lfsr_5_n_7}),
        .S({lfsr_5_n_0,lfsr_5_n_1,lfsr_5_n_2,lfsr_5_n_3}),
        .clk(clk),
        .dithered_5_reg({lfsr_5_n_8,lfsr_5_n_9,lfsr_5_n_10,lfsr_5_n_11}),
        .dithered_5_reg_0({lfsr_5_n_12,lfsr_5_n_13,lfsr_5_n_14,lfsr_5_n_15}),
        .dithered_5_reg_1({lfsr_5_n_16,lfsr_5_n_17,lfsr_5_n_18,lfsr_5_n_19}),
        .dithered_5_reg_2({lfsr_5_n_20,lfsr_5_n_21,lfsr_5_n_22,lfsr_5_n_23}),
        .dithered_5_reg_3({lfsr_5_n_24,lfsr_5_n_25,lfsr_5_n_26,lfsr_5_n_27}),
        .dithered_5_reg_4({lfsr_5_n_28,lfsr_5_n_29,lfsr_5_n_30,lfsr_5_n_31}),
        .out_50(out_50));
  lfsr__parameterized11 lfsr_6
       (.DI({lfsr_6_n_4,lfsr_6_n_5,lfsr_6_n_6,lfsr_6_n_7}),
        .S({lfsr_6_n_0,lfsr_6_n_1,lfsr_6_n_2,lfsr_6_n_3}),
        .clk(clk),
        .dithered_6_reg({lfsr_6_n_8,lfsr_6_n_9,lfsr_6_n_10,lfsr_6_n_11}),
        .dithered_6_reg_0({lfsr_6_n_12,lfsr_6_n_13,lfsr_6_n_14,lfsr_6_n_15}),
        .dithered_6_reg_1({lfsr_6_n_16,lfsr_6_n_17,lfsr_6_n_18,lfsr_6_n_19}),
        .dithered_6_reg_2({lfsr_6_n_20,lfsr_6_n_21,lfsr_6_n_22,lfsr_6_n_23}),
        .dithered_6_reg_3({lfsr_6_n_24,lfsr_6_n_25,lfsr_6_n_26,lfsr_6_n_27}),
        .dithered_6_reg_4({lfsr_6_n_28,lfsr_6_n_29,lfsr_6_n_30,lfsr_6_n_31}),
        .out_60(out_60));
  lfsr__parameterized13 lfsr_7
       (.DI({lfsr_7_n_4,lfsr_7_n_5,lfsr_7_n_6,lfsr_7_n_7}),
        .S({lfsr_7_n_0,lfsr_7_n_1,lfsr_7_n_2,lfsr_7_n_3}),
        .clk(clk),
        .dithered_7_reg({lfsr_7_n_8,lfsr_7_n_9,lfsr_7_n_10,lfsr_7_n_11}),
        .dithered_7_reg_0({lfsr_7_n_12,lfsr_7_n_13,lfsr_7_n_14,lfsr_7_n_15}),
        .dithered_7_reg_1({lfsr_7_n_16,lfsr_7_n_17,lfsr_7_n_18,lfsr_7_n_19}),
        .dithered_7_reg_2({lfsr_7_n_20,lfsr_7_n_21,lfsr_7_n_22,lfsr_7_n_23}),
        .dithered_7_reg_3({lfsr_7_n_24,lfsr_7_n_25,lfsr_7_n_26,lfsr_7_n_27}),
        .dithered_7_reg_4({lfsr_7_n_28,lfsr_7_n_29,lfsr_7_n_30,lfsr_7_n_31}),
        .out_70(out_70));
  serdes serdes_inst_1
       (.clk(clk),
        .dac_0(dac_0),
        .dac_1(dac_1),
        .dac_2(dac_2),
        .dac_3(dac_3),
        .dac_4(dac_4),
        .dac_5(dac_5),
        .dac_6(dac_6),
        .dac_7(dac_7),
        .\output (\output ));
  CARRY4 x_carry
       (.CI(1'b0),
        .CO({x_carry_n_0,NLW_x_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({lfsr_0_n_4,lfsr_0_n_5,lfsr_0_n_6,lfsr_0_n_7}),
        .O(NLW_x_carry_O_UNCONNECTED[3:0]),
        .S({lfsr_0_n_0,lfsr_0_n_1,lfsr_0_n_2,lfsr_0_n_3}));
  CARRY4 x_carry__0
       (.CI(x_carry_n_0),
        .CO({x_carry__0_n_0,NLW_x_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({lfsr_0_n_12,lfsr_0_n_13,lfsr_0_n_14,lfsr_0_n_15}),
        .O(NLW_x_carry__0_O_UNCONNECTED[3:0]),
        .S({lfsr_0_n_8,lfsr_0_n_9,lfsr_0_n_10,lfsr_0_n_11}));
  CARRY4 x_carry__1
       (.CI(x_carry__0_n_0),
        .CO({x_carry__1_n_0,NLW_x_carry__1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({lfsr_0_n_20,lfsr_0_n_21,lfsr_0_n_22,lfsr_0_n_23}),
        .O(NLW_x_carry__1_O_UNCONNECTED[3:0]),
        .S({lfsr_0_n_16,lfsr_0_n_17,lfsr_0_n_18,lfsr_0_n_19}));
  CARRY4 x_carry__2
       (.CI(x_carry__1_n_0),
        .CO({to_std,NLW_x_carry__2_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({lfsr_0_n_28,lfsr_0_n_29,lfsr_0_n_30,lfsr_0_n_31}),
        .O(NLW_x_carry__2_O_UNCONNECTED[3:0]),
        .S({lfsr_0_n_24,lfsr_0_n_25,lfsr_0_n_26,lfsr_0_n_27}));
  CARRY4 \x_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\x_inferred__0/i__carry_n_0 ,\NLW_x_inferred__0/i__carry_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({lfsr_1_n_4,lfsr_1_n_5,lfsr_1_n_6,lfsr_1_n_7}),
        .O(\NLW_x_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S({lfsr_1_n_0,lfsr_1_n_1,lfsr_1_n_2,lfsr_1_n_3}));
  CARRY4 \x_inferred__0/i__carry__0 
       (.CI(\x_inferred__0/i__carry_n_0 ),
        .CO({\x_inferred__0/i__carry__0_n_0 ,\NLW_x_inferred__0/i__carry__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({lfsr_1_n_12,lfsr_1_n_13,lfsr_1_n_14,lfsr_1_n_15}),
        .O(\NLW_x_inferred__0/i__carry__0_O_UNCONNECTED [3:0]),
        .S({lfsr_1_n_8,lfsr_1_n_9,lfsr_1_n_10,lfsr_1_n_11}));
  CARRY4 \x_inferred__0/i__carry__1 
       (.CI(\x_inferred__0/i__carry__0_n_0 ),
        .CO({\x_inferred__0/i__carry__1_n_0 ,\NLW_x_inferred__0/i__carry__1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({lfsr_1_n_20,lfsr_1_n_21,lfsr_1_n_22,lfsr_1_n_23}),
        .O(\NLW_x_inferred__0/i__carry__1_O_UNCONNECTED [3:0]),
        .S({lfsr_1_n_16,lfsr_1_n_17,lfsr_1_n_18,lfsr_1_n_19}));
  CARRY4 \x_inferred__0/i__carry__2 
       (.CI(\x_inferred__0/i__carry__1_n_0 ),
        .CO({\x_inferred__0/i__carry__2_n_0 ,\NLW_x_inferred__0/i__carry__2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({lfsr_1_n_28,lfsr_1_n_29,lfsr_1_n_30,lfsr_1_n_31}),
        .O(\NLW_x_inferred__0/i__carry__2_O_UNCONNECTED [3:0]),
        .S({lfsr_1_n_24,lfsr_1_n_25,lfsr_1_n_26,lfsr_1_n_27}));
  CARRY4 \x_inferred__1/i__carry 
       (.CI(1'b0),
        .CO({\x_inferred__1/i__carry_n_0 ,\NLW_x_inferred__1/i__carry_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({lfsr_2_n_4,lfsr_2_n_5,lfsr_2_n_6,lfsr_2_n_7}),
        .O(\NLW_x_inferred__1/i__carry_O_UNCONNECTED [3:0]),
        .S({lfsr_2_n_0,lfsr_2_n_1,lfsr_2_n_2,lfsr_2_n_3}));
  CARRY4 \x_inferred__1/i__carry__0 
       (.CI(\x_inferred__1/i__carry_n_0 ),
        .CO({\x_inferred__1/i__carry__0_n_0 ,\NLW_x_inferred__1/i__carry__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({lfsr_2_n_12,lfsr_2_n_13,lfsr_2_n_14,lfsr_2_n_15}),
        .O(\NLW_x_inferred__1/i__carry__0_O_UNCONNECTED [3:0]),
        .S({lfsr_2_n_8,lfsr_2_n_9,lfsr_2_n_10,lfsr_2_n_11}));
  CARRY4 \x_inferred__1/i__carry__1 
       (.CI(\x_inferred__1/i__carry__0_n_0 ),
        .CO({\x_inferred__1/i__carry__1_n_0 ,\NLW_x_inferred__1/i__carry__1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({lfsr_2_n_20,lfsr_2_n_21,lfsr_2_n_22,lfsr_2_n_23}),
        .O(\NLW_x_inferred__1/i__carry__1_O_UNCONNECTED [3:0]),
        .S({lfsr_2_n_16,lfsr_2_n_17,lfsr_2_n_18,lfsr_2_n_19}));
  CARRY4 \x_inferred__1/i__carry__2 
       (.CI(\x_inferred__1/i__carry__1_n_0 ),
        .CO({\x_inferred__1/i__carry__2_n_0 ,\NLW_x_inferred__1/i__carry__2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({lfsr_2_n_28,lfsr_2_n_29,lfsr_2_n_30,lfsr_2_n_31}),
        .O(\NLW_x_inferred__1/i__carry__2_O_UNCONNECTED [3:0]),
        .S({lfsr_2_n_24,lfsr_2_n_25,lfsr_2_n_26,lfsr_2_n_27}));
  CARRY4 \x_inferred__2/i__carry 
       (.CI(1'b0),
        .CO({\x_inferred__2/i__carry_n_0 ,\NLW_x_inferred__2/i__carry_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({lfsr_3_n_4,lfsr_3_n_5,lfsr_3_n_6,lfsr_3_n_7}),
        .O(\NLW_x_inferred__2/i__carry_O_UNCONNECTED [3:0]),
        .S({lfsr_3_n_0,lfsr_3_n_1,lfsr_3_n_2,lfsr_3_n_3}));
  CARRY4 \x_inferred__2/i__carry__0 
       (.CI(\x_inferred__2/i__carry_n_0 ),
        .CO({\x_inferred__2/i__carry__0_n_0 ,\NLW_x_inferred__2/i__carry__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({lfsr_3_n_12,lfsr_3_n_13,lfsr_3_n_14,lfsr_3_n_15}),
        .O(\NLW_x_inferred__2/i__carry__0_O_UNCONNECTED [3:0]),
        .S({lfsr_3_n_8,lfsr_3_n_9,lfsr_3_n_10,lfsr_3_n_11}));
  CARRY4 \x_inferred__2/i__carry__1 
       (.CI(\x_inferred__2/i__carry__0_n_0 ),
        .CO({\x_inferred__2/i__carry__1_n_0 ,\NLW_x_inferred__2/i__carry__1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({lfsr_3_n_20,lfsr_3_n_21,lfsr_3_n_22,lfsr_3_n_23}),
        .O(\NLW_x_inferred__2/i__carry__1_O_UNCONNECTED [3:0]),
        .S({lfsr_3_n_16,lfsr_3_n_17,lfsr_3_n_18,lfsr_3_n_19}));
  CARRY4 \x_inferred__2/i__carry__2 
       (.CI(\x_inferred__2/i__carry__1_n_0 ),
        .CO({\x_inferred__2/i__carry__2_n_0 ,\NLW_x_inferred__2/i__carry__2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({lfsr_3_n_28,lfsr_3_n_29,lfsr_3_n_30,lfsr_3_n_31}),
        .O(\NLW_x_inferred__2/i__carry__2_O_UNCONNECTED [3:0]),
        .S({lfsr_3_n_24,lfsr_3_n_25,lfsr_3_n_26,lfsr_3_n_27}));
  CARRY4 \x_inferred__3/i__carry 
       (.CI(1'b0),
        .CO({\x_inferred__3/i__carry_n_0 ,\NLW_x_inferred__3/i__carry_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({lfsr_4_n_4,lfsr_4_n_5,lfsr_4_n_6,lfsr_4_n_7}),
        .O(\NLW_x_inferred__3/i__carry_O_UNCONNECTED [3:0]),
        .S({lfsr_4_n_0,lfsr_4_n_1,lfsr_4_n_2,lfsr_4_n_3}));
  CARRY4 \x_inferred__3/i__carry__0 
       (.CI(\x_inferred__3/i__carry_n_0 ),
        .CO({\x_inferred__3/i__carry__0_n_0 ,\NLW_x_inferred__3/i__carry__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({lfsr_4_n_12,lfsr_4_n_13,lfsr_4_n_14,lfsr_4_n_15}),
        .O(\NLW_x_inferred__3/i__carry__0_O_UNCONNECTED [3:0]),
        .S({lfsr_4_n_8,lfsr_4_n_9,lfsr_4_n_10,lfsr_4_n_11}));
  CARRY4 \x_inferred__3/i__carry__1 
       (.CI(\x_inferred__3/i__carry__0_n_0 ),
        .CO({\x_inferred__3/i__carry__1_n_0 ,\NLW_x_inferred__3/i__carry__1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({lfsr_4_n_20,lfsr_4_n_21,lfsr_4_n_22,lfsr_4_n_23}),
        .O(\NLW_x_inferred__3/i__carry__1_O_UNCONNECTED [3:0]),
        .S({lfsr_4_n_16,lfsr_4_n_17,lfsr_4_n_18,lfsr_4_n_19}));
  CARRY4 \x_inferred__3/i__carry__2 
       (.CI(\x_inferred__3/i__carry__1_n_0 ),
        .CO({\x_inferred__3/i__carry__2_n_0 ,\NLW_x_inferred__3/i__carry__2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({lfsr_4_n_28,lfsr_4_n_29,lfsr_4_n_30,lfsr_4_n_31}),
        .O(\NLW_x_inferred__3/i__carry__2_O_UNCONNECTED [3:0]),
        .S({lfsr_4_n_24,lfsr_4_n_25,lfsr_4_n_26,lfsr_4_n_27}));
  CARRY4 \x_inferred__4/i__carry 
       (.CI(1'b0),
        .CO({\x_inferred__4/i__carry_n_0 ,\NLW_x_inferred__4/i__carry_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({lfsr_5_n_4,lfsr_5_n_5,lfsr_5_n_6,lfsr_5_n_7}),
        .O(\NLW_x_inferred__4/i__carry_O_UNCONNECTED [3:0]),
        .S({lfsr_5_n_0,lfsr_5_n_1,lfsr_5_n_2,lfsr_5_n_3}));
  CARRY4 \x_inferred__4/i__carry__0 
       (.CI(\x_inferred__4/i__carry_n_0 ),
        .CO({\x_inferred__4/i__carry__0_n_0 ,\NLW_x_inferred__4/i__carry__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({lfsr_5_n_12,lfsr_5_n_13,lfsr_5_n_14,lfsr_5_n_15}),
        .O(\NLW_x_inferred__4/i__carry__0_O_UNCONNECTED [3:0]),
        .S({lfsr_5_n_8,lfsr_5_n_9,lfsr_5_n_10,lfsr_5_n_11}));
  CARRY4 \x_inferred__4/i__carry__1 
       (.CI(\x_inferred__4/i__carry__0_n_0 ),
        .CO({\x_inferred__4/i__carry__1_n_0 ,\NLW_x_inferred__4/i__carry__1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({lfsr_5_n_20,lfsr_5_n_21,lfsr_5_n_22,lfsr_5_n_23}),
        .O(\NLW_x_inferred__4/i__carry__1_O_UNCONNECTED [3:0]),
        .S({lfsr_5_n_16,lfsr_5_n_17,lfsr_5_n_18,lfsr_5_n_19}));
  CARRY4 \x_inferred__4/i__carry__2 
       (.CI(\x_inferred__4/i__carry__1_n_0 ),
        .CO({\x_inferred__4/i__carry__2_n_0 ,\NLW_x_inferred__4/i__carry__2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({lfsr_5_n_28,lfsr_5_n_29,lfsr_5_n_30,lfsr_5_n_31}),
        .O(\NLW_x_inferred__4/i__carry__2_O_UNCONNECTED [3:0]),
        .S({lfsr_5_n_24,lfsr_5_n_25,lfsr_5_n_26,lfsr_5_n_27}));
  CARRY4 \x_inferred__5/i__carry 
       (.CI(1'b0),
        .CO({\x_inferred__5/i__carry_n_0 ,\NLW_x_inferred__5/i__carry_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({lfsr_6_n_4,lfsr_6_n_5,lfsr_6_n_6,lfsr_6_n_7}),
        .O(\NLW_x_inferred__5/i__carry_O_UNCONNECTED [3:0]),
        .S({lfsr_6_n_0,lfsr_6_n_1,lfsr_6_n_2,lfsr_6_n_3}));
  CARRY4 \x_inferred__5/i__carry__0 
       (.CI(\x_inferred__5/i__carry_n_0 ),
        .CO({\x_inferred__5/i__carry__0_n_0 ,\NLW_x_inferred__5/i__carry__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({lfsr_6_n_12,lfsr_6_n_13,lfsr_6_n_14,lfsr_6_n_15}),
        .O(\NLW_x_inferred__5/i__carry__0_O_UNCONNECTED [3:0]),
        .S({lfsr_6_n_8,lfsr_6_n_9,lfsr_6_n_10,lfsr_6_n_11}));
  CARRY4 \x_inferred__5/i__carry__1 
       (.CI(\x_inferred__5/i__carry__0_n_0 ),
        .CO({\x_inferred__5/i__carry__1_n_0 ,\NLW_x_inferred__5/i__carry__1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({lfsr_6_n_20,lfsr_6_n_21,lfsr_6_n_22,lfsr_6_n_23}),
        .O(\NLW_x_inferred__5/i__carry__1_O_UNCONNECTED [3:0]),
        .S({lfsr_6_n_16,lfsr_6_n_17,lfsr_6_n_18,lfsr_6_n_19}));
  CARRY4 \x_inferred__5/i__carry__2 
       (.CI(\x_inferred__5/i__carry__1_n_0 ),
        .CO({\x_inferred__5/i__carry__2_n_0 ,\NLW_x_inferred__5/i__carry__2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({lfsr_6_n_28,lfsr_6_n_29,lfsr_6_n_30,lfsr_6_n_31}),
        .O(\NLW_x_inferred__5/i__carry__2_O_UNCONNECTED [3:0]),
        .S({lfsr_6_n_24,lfsr_6_n_25,lfsr_6_n_26,lfsr_6_n_27}));
  CARRY4 \x_inferred__6/i__carry 
       (.CI(1'b0),
        .CO({\x_inferred__6/i__carry_n_0 ,\NLW_x_inferred__6/i__carry_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({lfsr_7_n_4,lfsr_7_n_5,lfsr_7_n_6,lfsr_7_n_7}),
        .O(\NLW_x_inferred__6/i__carry_O_UNCONNECTED [3:0]),
        .S({lfsr_7_n_0,lfsr_7_n_1,lfsr_7_n_2,lfsr_7_n_3}));
  CARRY4 \x_inferred__6/i__carry__0 
       (.CI(\x_inferred__6/i__carry_n_0 ),
        .CO({\x_inferred__6/i__carry__0_n_0 ,\NLW_x_inferred__6/i__carry__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({lfsr_7_n_12,lfsr_7_n_13,lfsr_7_n_14,lfsr_7_n_15}),
        .O(\NLW_x_inferred__6/i__carry__0_O_UNCONNECTED [3:0]),
        .S({lfsr_7_n_8,lfsr_7_n_9,lfsr_7_n_10,lfsr_7_n_11}));
  CARRY4 \x_inferred__6/i__carry__1 
       (.CI(\x_inferred__6/i__carry__0_n_0 ),
        .CO({\x_inferred__6/i__carry__1_n_0 ,\NLW_x_inferred__6/i__carry__1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({lfsr_7_n_20,lfsr_7_n_21,lfsr_7_n_22,lfsr_7_n_23}),
        .O(\NLW_x_inferred__6/i__carry__1_O_UNCONNECTED [3:0]),
        .S({lfsr_7_n_16,lfsr_7_n_17,lfsr_7_n_18,lfsr_7_n_19}));
  CARRY4 \x_inferred__6/i__carry__2 
       (.CI(\x_inferred__6/i__carry__1_n_0 ),
        .CO({\x_inferred__6/i__carry__2_n_0 ,\NLW_x_inferred__6/i__carry__2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({lfsr_7_n_28,lfsr_7_n_29,lfsr_7_n_30,lfsr_7_n_31}),
        .O(\NLW_x_inferred__6/i__carry__2_O_UNCONNECTED [3:0]),
        .S({lfsr_7_n_24,lfsr_7_n_25,lfsr_7_n_26,lfsr_7_n_27}));
endmodule

module fifo
   (input_gps_rx_stb,
    int_out1_stb_reg,
    \state_reg[0] ,
    \state_reg[1] ,
    \output ,
    internal_rst_reg,
    clk,
    \state_reg[1]_0 ,
    WEA,
    input_gps_rx_ack,
    rx_d2,
    \state_reg[0]_0 ,
    \bit_spacing_reg[0] ,
    \bit_count_reg[2] ,
    Q);
  output input_gps_rx_stb;
  output int_out1_stb_reg;
  output \state_reg[0] ;
  output \state_reg[1] ;
  output [7:0]\output ;
  input internal_rst_reg;
  input clk;
  input \state_reg[1]_0 ;
  input [0:0]WEA;
  input input_gps_rx_ack;
  input rx_d2;
  input \state_reg[0]_0 ;
  input \bit_spacing_reg[0] ;
  input \bit_count_reg[2] ;
  input [7:0]Q;

  wire [7:0]Q;
  wire [0:0]WEA;
  wire _carry__0_i_1__0_n_0;
  wire _carry_i_1__0_n_0;
  wire _carry_i_2__0_n_0;
  wire _carry_i_3__0_n_0;
  wire _carry_i_4__0_n_0;
  wire _carry_n_0;
  wire [13:0]a_in;
  wire \a_in[0]_i_1__0_n_0 ;
  wire \a_in[10]_i_1__0_n_0 ;
  wire \a_in[11]_i_1__0_n_0 ;
  wire \a_in[12]_i_1__0_n_0 ;
  wire \a_in[13]_i_2__0_n_0 ;
  wire \a_in[13]_i_3__0_n_0 ;
  wire \a_in[13]_i_5__0_n_0 ;
  wire \a_in[13]_i_6__0_n_0 ;
  wire \a_in[1]_i_1__0_n_0 ;
  wire \a_in[2]_i_1__0_n_0 ;
  wire \a_in[3]_i_1__0_n_0 ;
  wire \a_in[4]_i_1__0_n_0 ;
  wire \a_in[5]_i_1__0_n_0 ;
  wire \a_in[6]_i_1__0_n_0 ;
  wire \a_in[7]_i_1__0_n_0 ;
  wire \a_in[8]_i_1__0_n_0 ;
  wire \a_in[9]_i_1__0_n_0 ;
  wire \a_in_reg[12]_i_2__0_n_0 ;
  wire \a_in_reg[12]_i_2__0_n_4 ;
  wire \a_in_reg[12]_i_2__0_n_5 ;
  wire \a_in_reg[12]_i_2__0_n_6 ;
  wire \a_in_reg[12]_i_2__0_n_7 ;
  wire \a_in_reg[13]_i_4__0_n_7 ;
  wire \a_in_reg[4]_i_2__0_n_0 ;
  wire \a_in_reg[4]_i_2__0_n_4 ;
  wire \a_in_reg[4]_i_2__0_n_5 ;
  wire \a_in_reg[4]_i_2__0_n_6 ;
  wire \a_in_reg[4]_i_2__0_n_7 ;
  wire \a_in_reg[8]_i_2__0_n_0 ;
  wire \a_in_reg[8]_i_2__0_n_4 ;
  wire \a_in_reg[8]_i_2__0_n_5 ;
  wire \a_in_reg[8]_i_2__0_n_6 ;
  wire \a_in_reg[8]_i_2__0_n_7 ;
  wire \a_out[0]_i_1__0_n_0 ;
  wire \a_out[10]_i_1__0_n_0 ;
  wire \a_out[11]_i_1__0_n_0 ;
  wire \a_out[12]_i_1__0_n_0 ;
  wire \a_out[13]_i_1__0_n_0 ;
  wire \a_out[1]_i_1__0_n_0 ;
  wire \a_out[1]_i_2__0_n_0 ;
  wire \a_out[1]_i_4__0_n_0 ;
  wire \a_out[1]_i_5__0_n_0 ;
  wire \a_out[2]_i_1__0_n_0 ;
  wire \a_out[3]_i_1__0_n_0 ;
  wire \a_out[4]_i_1__0_n_0 ;
  wire \a_out[5]_i_1__0_n_0 ;
  wire \a_out[6]_i_1__0_n_0 ;
  wire \a_out[7]_i_1__0_n_0 ;
  wire \a_out[8]_i_1__0_n_0 ;
  wire \a_out[9]_i_1__0_n_0 ;
  wire \a_out_reg[13]_i_2__0_n_7 ;
  wire \a_out_reg[1]_i_3__0_n_0 ;
  wire \a_out_reg[1]_i_3__0_n_4 ;
  wire \a_out_reg[1]_i_3__0_n_5 ;
  wire \a_out_reg[1]_i_3__0_n_6 ;
  wire \a_out_reg[1]_i_3__0_n_7 ;
  wire \a_out_reg[5]_i_2__0_n_0 ;
  wire \a_out_reg[5]_i_2__0_n_4 ;
  wire \a_out_reg[5]_i_2__0_n_5 ;
  wire \a_out_reg[5]_i_2__0_n_6 ;
  wire \a_out_reg[5]_i_2__0_n_7 ;
  wire \a_out_reg[9]_i_2__0_n_0 ;
  wire \a_out_reg[9]_i_2__0_n_4 ;
  wire \a_out_reg[9]_i_2__0_n_5 ;
  wire \a_out_reg[9]_i_2__0_n_6 ;
  wire \a_out_reg[9]_i_2__0_n_7 ;
  wire \a_out_reg_n_0_[0] ;
  wire \a_out_reg_n_0_[10] ;
  wire \a_out_reg_n_0_[11] ;
  wire \a_out_reg_n_0_[12] ;
  wire \a_out_reg_n_0_[13] ;
  wire \a_out_reg_n_0_[1] ;
  wire \a_out_reg_n_0_[2] ;
  wire \a_out_reg_n_0_[3] ;
  wire \a_out_reg_n_0_[4] ;
  wire \a_out_reg_n_0_[5] ;
  wire \a_out_reg_n_0_[6] ;
  wire \a_out_reg_n_0_[7] ;
  wire \a_out_reg_n_0_[8] ;
  wire \a_out_reg_n_0_[9] ;
  wire \bit_count_reg[2] ;
  wire \bit_spacing_reg[0] ;
  wire clk;
  wire full1_carry__0_i_1__0_n_0;
  wire full1_carry__0_i_2__0_n_2;
  wire full1_carry__0_i_2__0_n_7;
  wire full1_carry__0_i_3__0_n_0;
  wire full1_carry__0_n_3;
  wire full1_carry_i_10__0_n_0;
  wire full1_carry_i_11__0_n_0;
  wire full1_carry_i_12__0_n_0;
  wire full1_carry_i_13__0_n_0;
  wire full1_carry_i_14__0_n_0;
  wire full1_carry_i_15__0_n_0;
  wire full1_carry_i_16__0_n_0;
  wire full1_carry_i_17__0_n_0;
  wire full1_carry_i_18__0_n_0;
  wire full1_carry_i_19__0_n_0;
  wire full1_carry_i_1__0_n_0;
  wire full1_carry_i_2__0_n_0;
  wire full1_carry_i_3__0_n_0;
  wire full1_carry_i_4__0_n_0;
  wire full1_carry_i_5__0_n_0;
  wire full1_carry_i_5__0_n_4;
  wire full1_carry_i_5__0_n_5;
  wire full1_carry_i_5__0_n_6;
  wire full1_carry_i_5__0_n_7;
  wire full1_carry_i_6__0_n_0;
  wire full1_carry_i_6__0_n_4;
  wire full1_carry_i_6__0_n_5;
  wire full1_carry_i_6__0_n_6;
  wire full1_carry_i_6__0_n_7;
  wire full1_carry_i_7__0_n_0;
  wire full1_carry_i_7__0_n_4;
  wire full1_carry_i_7__0_n_5;
  wire full1_carry_i_7__0_n_6;
  wire full1_carry_i_7__0_n_7;
  wire full1_carry_i_8__0_n_0;
  wire full1_carry_i_9__0_n_0;
  wire full1_carry_n_0;
  wire input_gps_rx_ack;
  wire input_gps_rx_stb;
  wire int_out1_ack;
  wire int_out1_stb_reg;
  wire internal_rst_reg;
  wire memory_reg_0_ENARDEN_cooolgate_en_sig_12;
  wire memory_reg_0_i_2__0_n_0;
  wire memory_reg_0_i_3__0_n_0;
  wire memory_reg_0_i_4__0_n_0;
  wire memory_reg_0_i_5__0_n_0;
  wire memory_reg_0_i_6__0_n_0;
  wire memory_reg_1_ENARDEN_cooolgate_en_sig_13;
  wire memory_reg_2_ENARDEN_cooolgate_en_sig_14;
  wire memory_reg_3_ENARDEN_cooolgate_en_sig_15;
  wire [7:0]\output ;
  wire read0;
  wire rx_d2;
  wire s_output_stb_i_1__0_n_0;
  wire \state[0]_i_2__1_n_0 ;
  wire \state_reg[0] ;
  wire \state_reg[0]_0 ;
  wire \state_reg[1] ;
  wire \state_reg[1]_0 ;
  wire write;
  wire [2:0]NLW__carry_CO_UNCONNECTED;
  wire [3:0]NLW__carry_O_UNCONNECTED;
  wire [3:1]NLW__carry__0_CO_UNCONNECTED;
  wire [3:0]NLW__carry__0_O_UNCONNECTED;
  wire [2:0]\NLW_a_in_reg[12]_i_2__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_a_in_reg[13]_i_4__0_CO_UNCONNECTED ;
  wire [3:1]\NLW_a_in_reg[13]_i_4__0_O_UNCONNECTED ;
  wire [2:0]\NLW_a_in_reg[4]_i_2__0_CO_UNCONNECTED ;
  wire [2:0]\NLW_a_in_reg[8]_i_2__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_a_out_reg[13]_i_2__0_CO_UNCONNECTED ;
  wire [3:1]\NLW_a_out_reg[13]_i_2__0_O_UNCONNECTED ;
  wire [2:0]\NLW_a_out_reg[1]_i_3__0_CO_UNCONNECTED ;
  wire [2:0]\NLW_a_out_reg[5]_i_2__0_CO_UNCONNECTED ;
  wire [2:0]\NLW_a_out_reg[9]_i_2__0_CO_UNCONNECTED ;
  wire [2:0]NLW_full1_carry_CO_UNCONNECTED;
  wire [3:0]NLW_full1_carry_O_UNCONNECTED;
  wire [3:1]NLW_full1_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_full1_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_full1_carry__0_i_2__0_CO_UNCONNECTED;
  wire [3:1]NLW_full1_carry__0_i_2__0_O_UNCONNECTED;
  wire [2:0]NLW_full1_carry_i_5__0_CO_UNCONNECTED;
  wire [2:0]NLW_full1_carry_i_6__0_CO_UNCONNECTED;
  wire [2:0]NLW_full1_carry_i_7__0_CO_UNCONNECTED;
  wire NLW_memory_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_0_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_0_DOADO_UNCONNECTED;
  wire [31:2]NLW_memory_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_0_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_1_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_1_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_1_DOADO_UNCONNECTED;
  wire [31:2]NLW_memory_reg_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_1_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_2_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_2_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_2_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_2_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_2_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_2_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_2_DOADO_UNCONNECTED;
  wire [31:2]NLW_memory_reg_2_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_2_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_2_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_2_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_2_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_3_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_3_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_3_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_3_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_3_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_3_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_3_DOADO_UNCONNECTED;
  wire [31:2]NLW_memory_reg_3_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_3_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_3_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_3_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_3_RDADDRECC_UNCONNECTED;

  CARRY4 _carry
       (.CI(1'b0),
        .CO({_carry_n_0,NLW__carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(NLW__carry_O_UNCONNECTED[3:0]),
        .S({_carry_i_1__0_n_0,_carry_i_2__0_n_0,_carry_i_3__0_n_0,_carry_i_4__0_n_0}));
  CARRY4 _carry__0
       (.CI(_carry_n_0),
        .CO({NLW__carry__0_CO_UNCONNECTED[3:1],read0}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O(NLW__carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,_carry__0_i_1__0_n_0}));
  LUT4 #(
    .INIT(16'h9009)) 
    _carry__0_i_1__0
       (.I0(\a_out_reg_n_0_[13] ),
        .I1(a_in[13]),
        .I2(\a_out_reg_n_0_[12] ),
        .I3(a_in[12]),
        .O(_carry__0_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    _carry_i_1__0
       (.I0(a_in[11]),
        .I1(\a_out_reg_n_0_[11] ),
        .I2(a_in[10]),
        .I3(\a_out_reg_n_0_[10] ),
        .I4(\a_out_reg_n_0_[9] ),
        .I5(a_in[9]),
        .O(_carry_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    _carry_i_2__0
       (.I0(a_in[8]),
        .I1(\a_out_reg_n_0_[8] ),
        .I2(a_in[7]),
        .I3(\a_out_reg_n_0_[7] ),
        .I4(\a_out_reg_n_0_[6] ),
        .I5(a_in[6]),
        .O(_carry_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    _carry_i_3__0
       (.I0(a_in[5]),
        .I1(\a_out_reg_n_0_[5] ),
        .I2(a_in[4]),
        .I3(\a_out_reg_n_0_[4] ),
        .I4(\a_out_reg_n_0_[3] ),
        .I5(a_in[3]),
        .O(_carry_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    _carry_i_4__0
       (.I0(a_in[2]),
        .I1(\a_out_reg_n_0_[2] ),
        .I2(a_in[1]),
        .I3(\a_out_reg_n_0_[1] ),
        .I4(\a_out_reg_n_0_[0] ),
        .I5(a_in[0]),
        .O(_carry_i_4__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \a_in[0]_i_1__0 
       (.I0(a_in[0]),
        .O(\a_in[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \a_in[10]_i_1__0 
       (.I0(\a_in[13]_i_3__0_n_0 ),
        .I1(\a_in_reg[12]_i_2__0_n_6 ),
        .O(\a_in[10]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \a_in[11]_i_1__0 
       (.I0(\a_in[13]_i_3__0_n_0 ),
        .I1(\a_in_reg[12]_i_2__0_n_5 ),
        .O(\a_in[11]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \a_in[12]_i_1__0 
       (.I0(\a_in[13]_i_3__0_n_0 ),
        .I1(\a_in_reg[12]_i_2__0_n_4 ),
        .O(\a_in[12]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \a_in[13]_i_1__0 
       (.I0(memory_reg_0_i_3__0_n_0),
        .I1(full1_carry__0_n_3),
        .I2(WEA),
        .O(write));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \a_in[13]_i_2__0 
       (.I0(\a_in[13]_i_3__0_n_0 ),
        .I1(\a_in_reg[13]_i_4__0_n_7 ),
        .O(\a_in[13]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBFFFFFFF)) 
    \a_in[13]_i_3__0 
       (.I0(\a_in[13]_i_5__0_n_0 ),
        .I1(a_in[3]),
        .I2(a_in[2]),
        .I3(a_in[5]),
        .I4(a_in[4]),
        .I5(\a_in[13]_i_6__0_n_0 ),
        .O(\a_in[13]_i_3__0_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \a_in[13]_i_5__0 
       (.I0(a_in[7]),
        .I1(a_in[6]),
        .I2(a_in[9]),
        .I3(a_in[8]),
        .O(\a_in[13]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \a_in[13]_i_6__0 
       (.I0(a_in[12]),
        .I1(a_in[13]),
        .I2(a_in[10]),
        .I3(a_in[11]),
        .I4(a_in[1]),
        .I5(a_in[0]),
        .O(\a_in[13]_i_6__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \a_in[1]_i_1__0 
       (.I0(\a_in[13]_i_3__0_n_0 ),
        .I1(\a_in_reg[4]_i_2__0_n_7 ),
        .O(\a_in[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \a_in[2]_i_1__0 
       (.I0(\a_in[13]_i_3__0_n_0 ),
        .I1(\a_in_reg[4]_i_2__0_n_6 ),
        .O(\a_in[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \a_in[3]_i_1__0 
       (.I0(\a_in[13]_i_3__0_n_0 ),
        .I1(\a_in_reg[4]_i_2__0_n_5 ),
        .O(\a_in[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \a_in[4]_i_1__0 
       (.I0(\a_in[13]_i_3__0_n_0 ),
        .I1(\a_in_reg[4]_i_2__0_n_4 ),
        .O(\a_in[4]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \a_in[5]_i_1__0 
       (.I0(\a_in[13]_i_3__0_n_0 ),
        .I1(\a_in_reg[8]_i_2__0_n_7 ),
        .O(\a_in[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \a_in[6]_i_1__0 
       (.I0(\a_in[13]_i_3__0_n_0 ),
        .I1(\a_in_reg[8]_i_2__0_n_6 ),
        .O(\a_in[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \a_in[7]_i_1__0 
       (.I0(\a_in[13]_i_3__0_n_0 ),
        .I1(\a_in_reg[8]_i_2__0_n_5 ),
        .O(\a_in[7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \a_in[8]_i_1__0 
       (.I0(\a_in[13]_i_3__0_n_0 ),
        .I1(\a_in_reg[8]_i_2__0_n_4 ),
        .O(\a_in[8]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \a_in[9]_i_1__0 
       (.I0(\a_in[13]_i_3__0_n_0 ),
        .I1(\a_in_reg[12]_i_2__0_n_7 ),
        .O(\a_in[9]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \a_in_reg[0] 
       (.C(clk),
        .CE(write),
        .D(\a_in[0]_i_1__0_n_0 ),
        .Q(a_in[0]),
        .R(internal_rst_reg));
  FDRE #(
    .INIT(1'b0)) 
    \a_in_reg[10] 
       (.C(clk),
        .CE(write),
        .D(\a_in[10]_i_1__0_n_0 ),
        .Q(a_in[10]),
        .R(internal_rst_reg));
  FDRE #(
    .INIT(1'b0)) 
    \a_in_reg[11] 
       (.C(clk),
        .CE(write),
        .D(\a_in[11]_i_1__0_n_0 ),
        .Q(a_in[11]),
        .R(internal_rst_reg));
  FDRE #(
    .INIT(1'b0)) 
    \a_in_reg[12] 
       (.C(clk),
        .CE(write),
        .D(\a_in[12]_i_1__0_n_0 ),
        .Q(a_in[12]),
        .R(internal_rst_reg));
  CARRY4 \a_in_reg[12]_i_2__0 
       (.CI(\a_in_reg[8]_i_2__0_n_0 ),
        .CO({\a_in_reg[12]_i_2__0_n_0 ,\NLW_a_in_reg[12]_i_2__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\a_in_reg[12]_i_2__0_n_4 ,\a_in_reg[12]_i_2__0_n_5 ,\a_in_reg[12]_i_2__0_n_6 ,\a_in_reg[12]_i_2__0_n_7 }),
        .S(a_in[12:9]));
  FDRE #(
    .INIT(1'b0)) 
    \a_in_reg[13] 
       (.C(clk),
        .CE(write),
        .D(\a_in[13]_i_2__0_n_0 ),
        .Q(a_in[13]),
        .R(internal_rst_reg));
  CARRY4 \a_in_reg[13]_i_4__0 
       (.CI(\a_in_reg[12]_i_2__0_n_0 ),
        .CO(\NLW_a_in_reg[13]_i_4__0_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_a_in_reg[13]_i_4__0_O_UNCONNECTED [3:1],\a_in_reg[13]_i_4__0_n_7 }),
        .S({1'b0,1'b0,1'b0,a_in[13]}));
  FDRE #(
    .INIT(1'b0)) 
    \a_in_reg[1] 
       (.C(clk),
        .CE(write),
        .D(\a_in[1]_i_1__0_n_0 ),
        .Q(a_in[1]),
        .R(internal_rst_reg));
  FDRE #(
    .INIT(1'b0)) 
    \a_in_reg[2] 
       (.C(clk),
        .CE(write),
        .D(\a_in[2]_i_1__0_n_0 ),
        .Q(a_in[2]),
        .R(internal_rst_reg));
  FDRE #(
    .INIT(1'b0)) 
    \a_in_reg[3] 
       (.C(clk),
        .CE(write),
        .D(\a_in[3]_i_1__0_n_0 ),
        .Q(a_in[3]),
        .R(internal_rst_reg));
  FDRE #(
    .INIT(1'b0)) 
    \a_in_reg[4] 
       (.C(clk),
        .CE(write),
        .D(\a_in[4]_i_1__0_n_0 ),
        .Q(a_in[4]),
        .R(internal_rst_reg));
  CARRY4 \a_in_reg[4]_i_2__0 
       (.CI(1'b0),
        .CO({\a_in_reg[4]_i_2__0_n_0 ,\NLW_a_in_reg[4]_i_2__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(a_in[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\a_in_reg[4]_i_2__0_n_4 ,\a_in_reg[4]_i_2__0_n_5 ,\a_in_reg[4]_i_2__0_n_6 ,\a_in_reg[4]_i_2__0_n_7 }),
        .S(a_in[4:1]));
  FDRE #(
    .INIT(1'b0)) 
    \a_in_reg[5] 
       (.C(clk),
        .CE(write),
        .D(\a_in[5]_i_1__0_n_0 ),
        .Q(a_in[5]),
        .R(internal_rst_reg));
  FDRE #(
    .INIT(1'b0)) 
    \a_in_reg[6] 
       (.C(clk),
        .CE(write),
        .D(\a_in[6]_i_1__0_n_0 ),
        .Q(a_in[6]),
        .R(internal_rst_reg));
  FDRE #(
    .INIT(1'b0)) 
    \a_in_reg[7] 
       (.C(clk),
        .CE(write),
        .D(\a_in[7]_i_1__0_n_0 ),
        .Q(a_in[7]),
        .R(internal_rst_reg));
  FDRE #(
    .INIT(1'b0)) 
    \a_in_reg[8] 
       (.C(clk),
        .CE(write),
        .D(\a_in[8]_i_1__0_n_0 ),
        .Q(a_in[8]),
        .R(internal_rst_reg));
  CARRY4 \a_in_reg[8]_i_2__0 
       (.CI(\a_in_reg[4]_i_2__0_n_0 ),
        .CO({\a_in_reg[8]_i_2__0_n_0 ,\NLW_a_in_reg[8]_i_2__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\a_in_reg[8]_i_2__0_n_4 ,\a_in_reg[8]_i_2__0_n_5 ,\a_in_reg[8]_i_2__0_n_6 ,\a_in_reg[8]_i_2__0_n_7 }),
        .S(a_in[8:5]));
  FDRE #(
    .INIT(1'b0)) 
    \a_in_reg[9] 
       (.C(clk),
        .CE(write),
        .D(\a_in[9]_i_1__0_n_0 ),
        .Q(a_in[9]),
        .R(internal_rst_reg));
  LUT1 #(
    .INIT(2'h1)) 
    \a_out[0]_i_1__0 
       (.I0(\a_out_reg_n_0_[0] ),
        .O(\a_out[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \a_out[10]_i_1__0 
       (.I0(\a_out[1]_i_2__0_n_0 ),
        .I1(\a_out_reg[9]_i_2__0_n_6 ),
        .O(\a_out[10]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \a_out[11]_i_1__0 
       (.I0(\a_out[1]_i_2__0_n_0 ),
        .I1(\a_out_reg[9]_i_2__0_n_5 ),
        .O(\a_out[11]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \a_out[12]_i_1__0 
       (.I0(\a_out[1]_i_2__0_n_0 ),
        .I1(\a_out_reg[9]_i_2__0_n_4 ),
        .O(\a_out[12]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \a_out[13]_i_1__0 
       (.I0(\a_out[1]_i_2__0_n_0 ),
        .I1(\a_out_reg[13]_i_2__0_n_7 ),
        .O(\a_out[13]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \a_out[1]_i_1__0 
       (.I0(\a_out[1]_i_2__0_n_0 ),
        .I1(\a_out_reg[1]_i_3__0_n_7 ),
        .O(\a_out[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBFFFFFFF)) 
    \a_out[1]_i_2__0 
       (.I0(\a_out[1]_i_4__0_n_0 ),
        .I1(\a_out_reg_n_0_[3] ),
        .I2(\a_out_reg_n_0_[2] ),
        .I3(\a_out_reg_n_0_[5] ),
        .I4(\a_out_reg_n_0_[4] ),
        .I5(\a_out[1]_i_5__0_n_0 ),
        .O(\a_out[1]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \a_out[1]_i_4__0 
       (.I0(\a_out_reg_n_0_[7] ),
        .I1(\a_out_reg_n_0_[6] ),
        .I2(\a_out_reg_n_0_[9] ),
        .I3(\a_out_reg_n_0_[8] ),
        .O(\a_out[1]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \a_out[1]_i_5__0 
       (.I0(\a_out_reg_n_0_[12] ),
        .I1(\a_out_reg_n_0_[13] ),
        .I2(\a_out_reg_n_0_[10] ),
        .I3(\a_out_reg_n_0_[11] ),
        .I4(\a_out_reg_n_0_[1] ),
        .I5(\a_out_reg_n_0_[0] ),
        .O(\a_out[1]_i_5__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \a_out[2]_i_1__0 
       (.I0(\a_out[1]_i_2__0_n_0 ),
        .I1(\a_out_reg[1]_i_3__0_n_6 ),
        .O(\a_out[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \a_out[3]_i_1__0 
       (.I0(\a_out[1]_i_2__0_n_0 ),
        .I1(\a_out_reg[1]_i_3__0_n_5 ),
        .O(\a_out[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \a_out[4]_i_1__0 
       (.I0(\a_out[1]_i_2__0_n_0 ),
        .I1(\a_out_reg[1]_i_3__0_n_4 ),
        .O(\a_out[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \a_out[5]_i_1__0 
       (.I0(\a_out[1]_i_2__0_n_0 ),
        .I1(\a_out_reg[5]_i_2__0_n_7 ),
        .O(\a_out[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \a_out[6]_i_1__0 
       (.I0(\a_out[1]_i_2__0_n_0 ),
        .I1(\a_out_reg[5]_i_2__0_n_6 ),
        .O(\a_out[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \a_out[7]_i_1__0 
       (.I0(\a_out[1]_i_2__0_n_0 ),
        .I1(\a_out_reg[5]_i_2__0_n_5 ),
        .O(\a_out[7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \a_out[8]_i_1__0 
       (.I0(\a_out[1]_i_2__0_n_0 ),
        .I1(\a_out_reg[5]_i_2__0_n_4 ),
        .O(\a_out[8]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \a_out[9]_i_1__0 
       (.I0(\a_out[1]_i_2__0_n_0 ),
        .I1(\a_out_reg[9]_i_2__0_n_7 ),
        .O(\a_out[9]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \a_out_reg[0] 
       (.C(clk),
        .CE(memory_reg_0_i_2__0_n_0),
        .D(\a_out[0]_i_1__0_n_0 ),
        .Q(\a_out_reg_n_0_[0] ),
        .R(internal_rst_reg));
  FDRE #(
    .INIT(1'b0)) 
    \a_out_reg[10] 
       (.C(clk),
        .CE(memory_reg_0_i_2__0_n_0),
        .D(\a_out[10]_i_1__0_n_0 ),
        .Q(\a_out_reg_n_0_[10] ),
        .R(internal_rst_reg));
  FDRE #(
    .INIT(1'b0)) 
    \a_out_reg[11] 
       (.C(clk),
        .CE(memory_reg_0_i_2__0_n_0),
        .D(\a_out[11]_i_1__0_n_0 ),
        .Q(\a_out_reg_n_0_[11] ),
        .R(internal_rst_reg));
  FDRE #(
    .INIT(1'b0)) 
    \a_out_reg[12] 
       (.C(clk),
        .CE(memory_reg_0_i_2__0_n_0),
        .D(\a_out[12]_i_1__0_n_0 ),
        .Q(\a_out_reg_n_0_[12] ),
        .R(internal_rst_reg));
  FDRE #(
    .INIT(1'b0)) 
    \a_out_reg[13] 
       (.C(clk),
        .CE(memory_reg_0_i_2__0_n_0),
        .D(\a_out[13]_i_1__0_n_0 ),
        .Q(\a_out_reg_n_0_[13] ),
        .R(internal_rst_reg));
  CARRY4 \a_out_reg[13]_i_2__0 
       (.CI(\a_out_reg[9]_i_2__0_n_0 ),
        .CO(\NLW_a_out_reg[13]_i_2__0_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_a_out_reg[13]_i_2__0_O_UNCONNECTED [3:1],\a_out_reg[13]_i_2__0_n_7 }),
        .S({1'b0,1'b0,1'b0,\a_out_reg_n_0_[13] }));
  FDRE #(
    .INIT(1'b0)) 
    \a_out_reg[1] 
       (.C(clk),
        .CE(memory_reg_0_i_2__0_n_0),
        .D(\a_out[1]_i_1__0_n_0 ),
        .Q(\a_out_reg_n_0_[1] ),
        .R(internal_rst_reg));
  CARRY4 \a_out_reg[1]_i_3__0 
       (.CI(1'b0),
        .CO({\a_out_reg[1]_i_3__0_n_0 ,\NLW_a_out_reg[1]_i_3__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(\a_out_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\a_out_reg[1]_i_3__0_n_4 ,\a_out_reg[1]_i_3__0_n_5 ,\a_out_reg[1]_i_3__0_n_6 ,\a_out_reg[1]_i_3__0_n_7 }),
        .S({\a_out_reg_n_0_[4] ,\a_out_reg_n_0_[3] ,\a_out_reg_n_0_[2] ,\a_out_reg_n_0_[1] }));
  FDRE #(
    .INIT(1'b0)) 
    \a_out_reg[2] 
       (.C(clk),
        .CE(memory_reg_0_i_2__0_n_0),
        .D(\a_out[2]_i_1__0_n_0 ),
        .Q(\a_out_reg_n_0_[2] ),
        .R(internal_rst_reg));
  FDRE #(
    .INIT(1'b0)) 
    \a_out_reg[3] 
       (.C(clk),
        .CE(memory_reg_0_i_2__0_n_0),
        .D(\a_out[3]_i_1__0_n_0 ),
        .Q(\a_out_reg_n_0_[3] ),
        .R(internal_rst_reg));
  FDRE #(
    .INIT(1'b0)) 
    \a_out_reg[4] 
       (.C(clk),
        .CE(memory_reg_0_i_2__0_n_0),
        .D(\a_out[4]_i_1__0_n_0 ),
        .Q(\a_out_reg_n_0_[4] ),
        .R(internal_rst_reg));
  FDRE #(
    .INIT(1'b0)) 
    \a_out_reg[5] 
       (.C(clk),
        .CE(memory_reg_0_i_2__0_n_0),
        .D(\a_out[5]_i_1__0_n_0 ),
        .Q(\a_out_reg_n_0_[5] ),
        .R(internal_rst_reg));
  CARRY4 \a_out_reg[5]_i_2__0 
       (.CI(\a_out_reg[1]_i_3__0_n_0 ),
        .CO({\a_out_reg[5]_i_2__0_n_0 ,\NLW_a_out_reg[5]_i_2__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\a_out_reg[5]_i_2__0_n_4 ,\a_out_reg[5]_i_2__0_n_5 ,\a_out_reg[5]_i_2__0_n_6 ,\a_out_reg[5]_i_2__0_n_7 }),
        .S({\a_out_reg_n_0_[8] ,\a_out_reg_n_0_[7] ,\a_out_reg_n_0_[6] ,\a_out_reg_n_0_[5] }));
  FDRE #(
    .INIT(1'b0)) 
    \a_out_reg[6] 
       (.C(clk),
        .CE(memory_reg_0_i_2__0_n_0),
        .D(\a_out[6]_i_1__0_n_0 ),
        .Q(\a_out_reg_n_0_[6] ),
        .R(internal_rst_reg));
  FDRE #(
    .INIT(1'b0)) 
    \a_out_reg[7] 
       (.C(clk),
        .CE(memory_reg_0_i_2__0_n_0),
        .D(\a_out[7]_i_1__0_n_0 ),
        .Q(\a_out_reg_n_0_[7] ),
        .R(internal_rst_reg));
  FDRE #(
    .INIT(1'b0)) 
    \a_out_reg[8] 
       (.C(clk),
        .CE(memory_reg_0_i_2__0_n_0),
        .D(\a_out[8]_i_1__0_n_0 ),
        .Q(\a_out_reg_n_0_[8] ),
        .R(internal_rst_reg));
  FDRE #(
    .INIT(1'b0)) 
    \a_out_reg[9] 
       (.C(clk),
        .CE(memory_reg_0_i_2__0_n_0),
        .D(\a_out[9]_i_1__0_n_0 ),
        .Q(\a_out_reg_n_0_[9] ),
        .R(internal_rst_reg));
  CARRY4 \a_out_reg[9]_i_2__0 
       (.CI(\a_out_reg[5]_i_2__0_n_0 ),
        .CO({\a_out_reg[9]_i_2__0_n_0 ,\NLW_a_out_reg[9]_i_2__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\a_out_reg[9]_i_2__0_n_4 ,\a_out_reg[9]_i_2__0_n_5 ,\a_out_reg[9]_i_2__0_n_6 ,\a_out_reg[9]_i_2__0_n_7 }),
        .S({\a_out_reg_n_0_[12] ,\a_out_reg_n_0_[11] ,\a_out_reg_n_0_[10] ,\a_out_reg_n_0_[9] }));
  CARRY4 full1_carry
       (.CI(1'b0),
        .CO({full1_carry_n_0,NLW_full1_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_full1_carry_O_UNCONNECTED[3:0]),
        .S({full1_carry_i_1__0_n_0,full1_carry_i_2__0_n_0,full1_carry_i_3__0_n_0,full1_carry_i_4__0_n_0}));
  CARRY4 full1_carry__0
       (.CI(full1_carry_n_0),
        .CO({NLW_full1_carry__0_CO_UNCONNECTED[3:1],full1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_full1_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,full1_carry__0_i_1__0_n_0}));
  LUT5 #(
    .INIT(32'h82000082)) 
    full1_carry__0_i_1__0
       (.I0(full1_carry__0_i_2__0_n_2),
        .I1(a_in[13]),
        .I2(full1_carry__0_i_2__0_n_7),
        .I3(full1_carry_i_5__0_n_4),
        .I4(a_in[12]),
        .O(full1_carry__0_i_1__0_n_0));
  CARRY4 full1_carry__0_i_2__0
       (.CI(full1_carry_i_5__0_n_0),
        .CO({NLW_full1_carry__0_i_2__0_CO_UNCONNECTED[3:2],full1_carry__0_i_2__0_n_2,NLW_full1_carry__0_i_2__0_CO_UNCONNECTED[0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\a_out_reg_n_0_[13] }),
        .O({NLW_full1_carry__0_i_2__0_O_UNCONNECTED[3:1],full1_carry__0_i_2__0_n_7}),
        .S({1'b0,1'b0,1'b1,full1_carry__0_i_3__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    full1_carry__0_i_3__0
       (.I0(\a_out_reg_n_0_[13] ),
        .O(full1_carry__0_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    full1_carry_i_10__0
       (.I0(\a_out_reg_n_0_[10] ),
        .O(full1_carry_i_10__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    full1_carry_i_11__0
       (.I0(\a_out_reg_n_0_[9] ),
        .O(full1_carry_i_11__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    full1_carry_i_12__0
       (.I0(\a_out_reg_n_0_[8] ),
        .O(full1_carry_i_12__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    full1_carry_i_13__0
       (.I0(\a_out_reg_n_0_[7] ),
        .O(full1_carry_i_13__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    full1_carry_i_14__0
       (.I0(\a_out_reg_n_0_[6] ),
        .O(full1_carry_i_14__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    full1_carry_i_15__0
       (.I0(\a_out_reg_n_0_[5] ),
        .O(full1_carry_i_15__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    full1_carry_i_16__0
       (.I0(\a_out_reg_n_0_[4] ),
        .O(full1_carry_i_16__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    full1_carry_i_17__0
       (.I0(\a_out_reg_n_0_[3] ),
        .O(full1_carry_i_17__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    full1_carry_i_18__0
       (.I0(\a_out_reg_n_0_[2] ),
        .O(full1_carry_i_18__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    full1_carry_i_19__0
       (.I0(\a_out_reg_n_0_[1] ),
        .O(full1_carry_i_19__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    full1_carry_i_1__0
       (.I0(a_in[11]),
        .I1(full1_carry_i_5__0_n_5),
        .I2(a_in[10]),
        .I3(full1_carry_i_5__0_n_6),
        .I4(full1_carry_i_5__0_n_7),
        .I5(a_in[9]),
        .O(full1_carry_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    full1_carry_i_2__0
       (.I0(a_in[8]),
        .I1(full1_carry_i_6__0_n_4),
        .I2(a_in[7]),
        .I3(full1_carry_i_6__0_n_5),
        .I4(full1_carry_i_6__0_n_6),
        .I5(a_in[6]),
        .O(full1_carry_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    full1_carry_i_3__0
       (.I0(a_in[5]),
        .I1(full1_carry_i_6__0_n_7),
        .I2(a_in[4]),
        .I3(full1_carry_i_7__0_n_4),
        .I4(full1_carry_i_7__0_n_5),
        .I5(a_in[3]),
        .O(full1_carry_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h0000900990090000)) 
    full1_carry_i_4__0
       (.I0(a_in[2]),
        .I1(full1_carry_i_7__0_n_6),
        .I2(a_in[1]),
        .I3(full1_carry_i_7__0_n_7),
        .I4(a_in[0]),
        .I5(\a_out_reg_n_0_[0] ),
        .O(full1_carry_i_4__0_n_0));
  CARRY4 full1_carry_i_5__0
       (.CI(full1_carry_i_6__0_n_0),
        .CO({full1_carry_i_5__0_n_0,NLW_full1_carry_i_5__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({\a_out_reg_n_0_[12] ,\a_out_reg_n_0_[11] ,\a_out_reg_n_0_[10] ,\a_out_reg_n_0_[9] }),
        .O({full1_carry_i_5__0_n_4,full1_carry_i_5__0_n_5,full1_carry_i_5__0_n_6,full1_carry_i_5__0_n_7}),
        .S({full1_carry_i_8__0_n_0,full1_carry_i_9__0_n_0,full1_carry_i_10__0_n_0,full1_carry_i_11__0_n_0}));
  CARRY4 full1_carry_i_6__0
       (.CI(full1_carry_i_7__0_n_0),
        .CO({full1_carry_i_6__0_n_0,NLW_full1_carry_i_6__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({\a_out_reg_n_0_[8] ,\a_out_reg_n_0_[7] ,\a_out_reg_n_0_[6] ,\a_out_reg_n_0_[5] }),
        .O({full1_carry_i_6__0_n_4,full1_carry_i_6__0_n_5,full1_carry_i_6__0_n_6,full1_carry_i_6__0_n_7}),
        .S({full1_carry_i_12__0_n_0,full1_carry_i_13__0_n_0,full1_carry_i_14__0_n_0,full1_carry_i_15__0_n_0}));
  CARRY4 full1_carry_i_7__0
       (.CI(1'b0),
        .CO({full1_carry_i_7__0_n_0,NLW_full1_carry_i_7__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(\a_out_reg_n_0_[0] ),
        .DI({\a_out_reg_n_0_[4] ,\a_out_reg_n_0_[3] ,\a_out_reg_n_0_[2] ,\a_out_reg_n_0_[1] }),
        .O({full1_carry_i_7__0_n_4,full1_carry_i_7__0_n_5,full1_carry_i_7__0_n_6,full1_carry_i_7__0_n_7}),
        .S({full1_carry_i_16__0_n_0,full1_carry_i_17__0_n_0,full1_carry_i_18__0_n_0,full1_carry_i_19__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    full1_carry_i_8__0
       (.I0(\a_out_reg_n_0_[12] ),
        .O(full1_carry_i_8__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    full1_carry_i_9__0
       (.I0(\a_out_reg_n_0_[11] ),
        .O(full1_carry_i_9__0_n_0));
  LUT3 #(
    .INIT(8'h74)) 
    int_out1_stb_i_1__0
       (.I0(\state_reg[1]_0 ),
        .I1(\state[0]_i_2__1_n_0 ),
        .I2(WEA),
        .O(int_out1_stb_reg));
  (* CLOCK_DOMAINS = "COMMON" *) 
  (* IS_CLOCK_GATED *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* POWER_OPTED_CE = "ENARDEN=AUG" *) 
  (* RTL_RAM_BITS = "131072" *) 
  (* RTL_RAM_NAME = "memory" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "1" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    memory_reg_0
       (.ADDRARDADDR({1'b1,a_in,1'b1}),
        .ADDRBWRADDR({1'b1,\a_out_reg_n_0_[13] ,\a_out_reg_n_0_[12] ,\a_out_reg_n_0_[11] ,\a_out_reg_n_0_[10] ,\a_out_reg_n_0_[9] ,\a_out_reg_n_0_[8] ,\a_out_reg_n_0_[7] ,\a_out_reg_n_0_[6] ,\a_out_reg_n_0_[5] ,\a_out_reg_n_0_[4] ,\a_out_reg_n_0_[3] ,\a_out_reg_n_0_[2] ,\a_out_reg_n_0_[1] ,\a_out_reg_n_0_[0] ,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_memory_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[1:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_0_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_0_DOBDO_UNCONNECTED[31:2],\output [1:0]}),
        .DOPADOP(NLW_memory_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(memory_reg_0_ENARDEN_cooolgate_en_sig_12),
        .ENBWREN(memory_reg_0_i_2__0_n_0),
        .INJECTDBITERR(NLW_memory_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_0_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h80)) 
    memory_reg_0_ENARDEN_cooolgate_en_gate_23
       (.I0(WEA),
        .I1(memory_reg_0_i_3__0_n_0),
        .I2(int_out1_ack),
        .O(memory_reg_0_ENARDEN_cooolgate_en_sig_12));
  LUT2 #(
    .INIT(4'h2)) 
    memory_reg_0_i_1__1
       (.I0(memory_reg_0_i_3__0_n_0),
        .I1(full1_carry__0_n_3),
        .O(int_out1_ack));
  LUT3 #(
    .INIT(8'hD0)) 
    memory_reg_0_i_2__0
       (.I0(input_gps_rx_stb),
        .I1(input_gps_rx_ack),
        .I2(read0),
        .O(memory_reg_0_i_2__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    memory_reg_0_i_3__0
       (.I0(memory_reg_0_i_4__0_n_0),
        .I1(\a_in[13]_i_3__0_n_0 ),
        .O(memory_reg_0_i_3__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    memory_reg_0_i_4__0
       (.I0(memory_reg_0_i_5__0_n_0),
        .I1(\a_out_reg_n_0_[3] ),
        .I2(\a_out_reg_n_0_[2] ),
        .I3(\a_out_reg_n_0_[5] ),
        .I4(\a_out_reg_n_0_[4] ),
        .I5(memory_reg_0_i_6__0_n_0),
        .O(memory_reg_0_i_4__0_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    memory_reg_0_i_5__0
       (.I0(\a_out_reg_n_0_[7] ),
        .I1(\a_out_reg_n_0_[6] ),
        .I2(\a_out_reg_n_0_[9] ),
        .I3(\a_out_reg_n_0_[8] ),
        .O(memory_reg_0_i_5__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    memory_reg_0_i_6__0
       (.I0(\a_out_reg_n_0_[12] ),
        .I1(\a_out_reg_n_0_[13] ),
        .I2(\a_out_reg_n_0_[10] ),
        .I3(\a_out_reg_n_0_[11] ),
        .I4(\a_out_reg_n_0_[1] ),
        .I5(\a_out_reg_n_0_[0] ),
        .O(memory_reg_0_i_6__0_n_0));
  (* CLOCK_DOMAINS = "COMMON" *) 
  (* IS_CLOCK_GATED *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* POWER_OPTED_CE = "ENARDEN=AUG" *) 
  (* RTL_RAM_BITS = "131072" *) 
  (* RTL_RAM_NAME = "memory" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "2" *) 
  (* bram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    memory_reg_1
       (.ADDRARDADDR({1'b1,a_in,1'b1}),
        .ADDRBWRADDR({1'b1,\a_out_reg_n_0_[13] ,\a_out_reg_n_0_[12] ,\a_out_reg_n_0_[11] ,\a_out_reg_n_0_[10] ,\a_out_reg_n_0_[9] ,\a_out_reg_n_0_[8] ,\a_out_reg_n_0_[7] ,\a_out_reg_n_0_[6] ,\a_out_reg_n_0_[5] ,\a_out_reg_n_0_[4] ,\a_out_reg_n_0_[3] ,\a_out_reg_n_0_[2] ,\a_out_reg_n_0_[1] ,\a_out_reg_n_0_[0] ,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_memory_reg_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[3:2]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_1_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_1_DOBDO_UNCONNECTED[31:2],\output [3:2]}),
        .DOPADOP(NLW_memory_reg_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(memory_reg_1_ENARDEN_cooolgate_en_sig_13),
        .ENBWREN(memory_reg_0_i_2__0_n_0),
        .INJECTDBITERR(NLW_memory_reg_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_1_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h80)) 
    memory_reg_1_ENARDEN_cooolgate_en_gate_25
       (.I0(WEA),
        .I1(memory_reg_0_i_3__0_n_0),
        .I2(int_out1_ack),
        .O(memory_reg_1_ENARDEN_cooolgate_en_sig_13));
  (* CLOCK_DOMAINS = "COMMON" *) 
  (* IS_CLOCK_GATED *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* POWER_OPTED_CE = "ENARDEN=AUG" *) 
  (* RTL_RAM_BITS = "131072" *) 
  (* RTL_RAM_NAME = "memory" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "4" *) 
  (* bram_slice_end = "5" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    memory_reg_2
       (.ADDRARDADDR({1'b1,a_in,1'b1}),
        .ADDRBWRADDR({1'b1,\a_out_reg_n_0_[13] ,\a_out_reg_n_0_[12] ,\a_out_reg_n_0_[11] ,\a_out_reg_n_0_[10] ,\a_out_reg_n_0_[9] ,\a_out_reg_n_0_[8] ,\a_out_reg_n_0_[7] ,\a_out_reg_n_0_[6] ,\a_out_reg_n_0_[5] ,\a_out_reg_n_0_[4] ,\a_out_reg_n_0_[3] ,\a_out_reg_n_0_[2] ,\a_out_reg_n_0_[1] ,\a_out_reg_n_0_[0] ,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_2_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_2_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_memory_reg_2_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[5:4]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_2_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_2_DOBDO_UNCONNECTED[31:2],\output [5:4]}),
        .DOPADOP(NLW_memory_reg_2_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_2_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_2_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(memory_reg_2_ENARDEN_cooolgate_en_sig_14),
        .ENBWREN(memory_reg_0_i_2__0_n_0),
        .INJECTDBITERR(NLW_memory_reg_2_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_2_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_2_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_2_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h80)) 
    memory_reg_2_ENARDEN_cooolgate_en_gate_27
       (.I0(WEA),
        .I1(memory_reg_0_i_3__0_n_0),
        .I2(int_out1_ack),
        .O(memory_reg_2_ENARDEN_cooolgate_en_sig_14));
  (* CLOCK_DOMAINS = "COMMON" *) 
  (* IS_CLOCK_GATED *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* POWER_OPTED_CE = "ENARDEN=AUG" *) 
  (* RTL_RAM_BITS = "131072" *) 
  (* RTL_RAM_NAME = "memory" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "6" *) 
  (* bram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    memory_reg_3
       (.ADDRARDADDR({1'b1,a_in,1'b1}),
        .ADDRBWRADDR({1'b1,\a_out_reg_n_0_[13] ,\a_out_reg_n_0_[12] ,\a_out_reg_n_0_[11] ,\a_out_reg_n_0_[10] ,\a_out_reg_n_0_[9] ,\a_out_reg_n_0_[8] ,\a_out_reg_n_0_[7] ,\a_out_reg_n_0_[6] ,\a_out_reg_n_0_[5] ,\a_out_reg_n_0_[4] ,\a_out_reg_n_0_[3] ,\a_out_reg_n_0_[2] ,\a_out_reg_n_0_[1] ,\a_out_reg_n_0_[0] ,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_3_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_3_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_memory_reg_3_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[7:6]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_3_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_3_DOBDO_UNCONNECTED[31:2],\output [7:6]}),
        .DOPADOP(NLW_memory_reg_3_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_3_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_3_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(memory_reg_3_ENARDEN_cooolgate_en_sig_15),
        .ENBWREN(memory_reg_0_i_2__0_n_0),
        .INJECTDBITERR(NLW_memory_reg_3_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_3_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_3_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_3_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h80)) 
    memory_reg_3_ENARDEN_cooolgate_en_gate_29
       (.I0(WEA),
        .I1(memory_reg_0_i_3__0_n_0),
        .I2(int_out1_ack),
        .O(memory_reg_3_ENARDEN_cooolgate_en_sig_15));
  LUT3 #(
    .INIT(8'hAE)) 
    s_output_stb_i_1__0
       (.I0(read0),
        .I1(input_gps_rx_stb),
        .I2(input_gps_rx_ack),
        .O(s_output_stb_i_1__0_n_0));
  FDRE s_output_stb_reg
       (.C(clk),
        .CE(1'b1),
        .D(s_output_stb_i_1__0_n_0),
        .Q(input_gps_rx_stb),
        .R(internal_rst_reg));
  LUT6 #(
    .INIT(64'h105B1A5B105B105B)) 
    \state[0]_i_1__1 
       (.I0(\state[0]_i_2__1_n_0 ),
        .I1(rx_d2),
        .I2(\state_reg[0]_0 ),
        .I3(\state_reg[1]_0 ),
        .I4(full1_carry__0_n_3),
        .I5(memory_reg_0_i_3__0_n_0),
        .O(\state_reg[0] ));
  LUT5 #(
    .INIT(32'hFFFF0010)) 
    \state[0]_i_2__1 
       (.I0(\bit_spacing_reg[0] ),
        .I1(\state_reg[1]_0 ),
        .I2(\state_reg[0]_0 ),
        .I3(\bit_count_reg[2] ),
        .I4(\state_reg[1] ),
        .O(\state[0]_i_2__1_n_0 ));
  LUT4 #(
    .INIT(16'h0008)) 
    \state[1]_i_4 
       (.I0(memory_reg_0_i_3__0_n_0),
        .I1(\state_reg[1]_0 ),
        .I2(\state_reg[0]_0 ),
        .I3(full1_carry__0_n_3),
        .O(\state_reg[1] ));
endmodule

(* ORIG_REF_NAME = "fifo" *) 
module fifo_1
   (input_rs232_rx_stb,
    int_out1_stb_reg,
    \state_reg[0] ,
    \state_reg[1] ,
    \output ,
    internal_rst_reg,
    clk,
    \state_reg[1]_0 ,
    WEA,
    input_rs232_rx_ack,
    rx_d2,
    \state_reg[0]_0 ,
    Q,
    data,
    \data_reg[7] );
  output input_rs232_rx_stb;
  output int_out1_stb_reg;
  output \state_reg[0] ;
  output \state_reg[1] ;
  output [7:0]\output ;
  input internal_rst_reg;
  input clk;
  input \state_reg[1]_0 ;
  input [0:0]WEA;
  input input_rs232_rx_ack;
  input rx_d2;
  input \state_reg[0]_0 ;
  input [3:0]Q;
  input data;
  input [7:0]\data_reg[7] ;

  wire [3:0]Q;
  wire [0:0]WEA;
  wire _carry__0_i_1_n_0;
  wire _carry_i_1_n_0;
  wire _carry_i_2_n_0;
  wire _carry_i_3_n_0;
  wire _carry_i_4_n_0;
  wire _carry_n_0;
  wire [13:0]a_in;
  wire \a_in[0]_i_1_n_0 ;
  wire \a_in[10]_i_1_n_0 ;
  wire \a_in[11]_i_1_n_0 ;
  wire \a_in[12]_i_1_n_0 ;
  wire \a_in[13]_i_2_n_0 ;
  wire \a_in[13]_i_3_n_0 ;
  wire \a_in[13]_i_5_n_0 ;
  wire \a_in[13]_i_6_n_0 ;
  wire \a_in[1]_i_1_n_0 ;
  wire \a_in[2]_i_1_n_0 ;
  wire \a_in[3]_i_1_n_0 ;
  wire \a_in[4]_i_1_n_0 ;
  wire \a_in[5]_i_1_n_0 ;
  wire \a_in[6]_i_1_n_0 ;
  wire \a_in[7]_i_1_n_0 ;
  wire \a_in[8]_i_1_n_0 ;
  wire \a_in[9]_i_1_n_0 ;
  wire \a_in_reg[12]_i_2_n_0 ;
  wire \a_in_reg[12]_i_2_n_4 ;
  wire \a_in_reg[12]_i_2_n_5 ;
  wire \a_in_reg[12]_i_2_n_6 ;
  wire \a_in_reg[12]_i_2_n_7 ;
  wire \a_in_reg[13]_i_4_n_7 ;
  wire \a_in_reg[4]_i_2_n_0 ;
  wire \a_in_reg[4]_i_2_n_4 ;
  wire \a_in_reg[4]_i_2_n_5 ;
  wire \a_in_reg[4]_i_2_n_6 ;
  wire \a_in_reg[4]_i_2_n_7 ;
  wire \a_in_reg[8]_i_2_n_0 ;
  wire \a_in_reg[8]_i_2_n_4 ;
  wire \a_in_reg[8]_i_2_n_5 ;
  wire \a_in_reg[8]_i_2_n_6 ;
  wire \a_in_reg[8]_i_2_n_7 ;
  wire \a_out[0]_i_1_n_0 ;
  wire \a_out[10]_i_1_n_0 ;
  wire \a_out[11]_i_1_n_0 ;
  wire \a_out[12]_i_1_n_0 ;
  wire \a_out[13]_i_1_n_0 ;
  wire \a_out[1]_i_1_n_0 ;
  wire \a_out[1]_i_2_n_0 ;
  wire \a_out[1]_i_4_n_0 ;
  wire \a_out[1]_i_5_n_0 ;
  wire \a_out[2]_i_1_n_0 ;
  wire \a_out[3]_i_1_n_0 ;
  wire \a_out[4]_i_1_n_0 ;
  wire \a_out[5]_i_1_n_0 ;
  wire \a_out[6]_i_1_n_0 ;
  wire \a_out[7]_i_1_n_0 ;
  wire \a_out[8]_i_1_n_0 ;
  wire \a_out[9]_i_1_n_0 ;
  wire \a_out_reg[13]_i_2_n_7 ;
  wire \a_out_reg[1]_i_3_n_0 ;
  wire \a_out_reg[1]_i_3_n_4 ;
  wire \a_out_reg[1]_i_3_n_5 ;
  wire \a_out_reg[1]_i_3_n_6 ;
  wire \a_out_reg[1]_i_3_n_7 ;
  wire \a_out_reg[5]_i_2_n_0 ;
  wire \a_out_reg[5]_i_2_n_4 ;
  wire \a_out_reg[5]_i_2_n_5 ;
  wire \a_out_reg[5]_i_2_n_6 ;
  wire \a_out_reg[5]_i_2_n_7 ;
  wire \a_out_reg[9]_i_2_n_0 ;
  wire \a_out_reg[9]_i_2_n_4 ;
  wire \a_out_reg[9]_i_2_n_5 ;
  wire \a_out_reg[9]_i_2_n_6 ;
  wire \a_out_reg[9]_i_2_n_7 ;
  wire \a_out_reg_n_0_[0] ;
  wire \a_out_reg_n_0_[10] ;
  wire \a_out_reg_n_0_[11] ;
  wire \a_out_reg_n_0_[12] ;
  wire \a_out_reg_n_0_[13] ;
  wire \a_out_reg_n_0_[1] ;
  wire \a_out_reg_n_0_[2] ;
  wire \a_out_reg_n_0_[3] ;
  wire \a_out_reg_n_0_[4] ;
  wire \a_out_reg_n_0_[5] ;
  wire \a_out_reg_n_0_[6] ;
  wire \a_out_reg_n_0_[7] ;
  wire \a_out_reg_n_0_[8] ;
  wire \a_out_reg_n_0_[9] ;
  wire clk;
  wire data;
  wire [7:0]\data_reg[7] ;
  wire full1_carry__0_i_1_n_0;
  wire full1_carry__0_i_2_n_2;
  wire full1_carry__0_i_3_n_0;
  wire full1_carry__0_n_3;
  wire full1_carry_i_10_n_0;
  wire full1_carry_i_11_n_0;
  wire full1_carry_i_12_n_0;
  wire full1_carry_i_13_n_0;
  wire full1_carry_i_14_n_0;
  wire full1_carry_i_15_n_0;
  wire full1_carry_i_16_n_0;
  wire full1_carry_i_17_n_0;
  wire full1_carry_i_18_n_0;
  wire full1_carry_i_19_n_0;
  wire full1_carry_i_1_n_0;
  wire full1_carry_i_2_n_0;
  wire full1_carry_i_3_n_0;
  wire full1_carry_i_4_n_0;
  wire full1_carry_i_5_n_0;
  wire full1_carry_i_6_n_0;
  wire full1_carry_i_7_n_0;
  wire full1_carry_i_8_n_0;
  wire full1_carry_i_9_n_0;
  wire full1_carry_n_0;
  wire [13:1]full2;
  wire input_rs232_rx_ack;
  wire input_rs232_rx_stb;
  wire int_out1_ack;
  wire int_out1_stb_reg;
  wire internal_rst_reg;
  wire memory_reg_0_ENARDEN_cooolgate_en_sig_8;
  wire memory_reg_0_i_2_n_0;
  wire memory_reg_0_i_3_n_0;
  wire memory_reg_0_i_4_n_0;
  wire memory_reg_0_i_5_n_0;
  wire memory_reg_0_i_6_n_0;
  wire memory_reg_1_ENARDEN_cooolgate_en_sig_9;
  wire memory_reg_2_ENARDEN_cooolgate_en_sig_10;
  wire memory_reg_3_ENARDEN_cooolgate_en_sig_11;
  wire [7:0]\output ;
  wire read0;
  wire rx_d2;
  wire s_output_stb_i_1_n_0;
  wire \state[0]_i_2__0_n_0 ;
  wire \state_reg[0] ;
  wire \state_reg[0]_0 ;
  wire \state_reg[1] ;
  wire \state_reg[1]_0 ;
  wire write;
  wire [2:0]NLW__carry_CO_UNCONNECTED;
  wire [3:0]NLW__carry_O_UNCONNECTED;
  wire [3:1]NLW__carry__0_CO_UNCONNECTED;
  wire [3:0]NLW__carry__0_O_UNCONNECTED;
  wire [2:0]\NLW_a_in_reg[12]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_a_in_reg[13]_i_4_CO_UNCONNECTED ;
  wire [3:1]\NLW_a_in_reg[13]_i_4_O_UNCONNECTED ;
  wire [2:0]\NLW_a_in_reg[4]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_a_in_reg[8]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_a_out_reg[13]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_a_out_reg[13]_i_2_O_UNCONNECTED ;
  wire [2:0]\NLW_a_out_reg[1]_i_3_CO_UNCONNECTED ;
  wire [2:0]\NLW_a_out_reg[5]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_a_out_reg[9]_i_2_CO_UNCONNECTED ;
  wire [2:0]NLW_full1_carry_CO_UNCONNECTED;
  wire [3:0]NLW_full1_carry_O_UNCONNECTED;
  wire [3:1]NLW_full1_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_full1_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_full1_carry__0_i_2_CO_UNCONNECTED;
  wire [3:1]NLW_full1_carry__0_i_2_O_UNCONNECTED;
  wire [2:0]NLW_full1_carry_i_5_CO_UNCONNECTED;
  wire [2:0]NLW_full1_carry_i_6_CO_UNCONNECTED;
  wire [2:0]NLW_full1_carry_i_7_CO_UNCONNECTED;
  wire NLW_memory_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_0_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_0_DOADO_UNCONNECTED;
  wire [31:2]NLW_memory_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_0_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_1_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_1_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_1_DOADO_UNCONNECTED;
  wire [31:2]NLW_memory_reg_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_1_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_2_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_2_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_2_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_2_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_2_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_2_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_2_DOADO_UNCONNECTED;
  wire [31:2]NLW_memory_reg_2_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_2_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_2_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_2_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_2_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_3_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_3_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_3_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_3_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_3_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_3_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_3_DOADO_UNCONNECTED;
  wire [31:2]NLW_memory_reg_3_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_3_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_3_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_3_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_3_RDADDRECC_UNCONNECTED;

  CARRY4 _carry
       (.CI(1'b0),
        .CO({_carry_n_0,NLW__carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(NLW__carry_O_UNCONNECTED[3:0]),
        .S({_carry_i_1_n_0,_carry_i_2_n_0,_carry_i_3_n_0,_carry_i_4_n_0}));
  CARRY4 _carry__0
       (.CI(_carry_n_0),
        .CO({NLW__carry__0_CO_UNCONNECTED[3:1],read0}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O(NLW__carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,_carry__0_i_1_n_0}));
  LUT4 #(
    .INIT(16'h9009)) 
    _carry__0_i_1
       (.I0(\a_out_reg_n_0_[13] ),
        .I1(a_in[13]),
        .I2(\a_out_reg_n_0_[12] ),
        .I3(a_in[12]),
        .O(_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    _carry_i_1
       (.I0(a_in[11]),
        .I1(\a_out_reg_n_0_[11] ),
        .I2(a_in[10]),
        .I3(\a_out_reg_n_0_[10] ),
        .I4(\a_out_reg_n_0_[9] ),
        .I5(a_in[9]),
        .O(_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    _carry_i_2
       (.I0(a_in[8]),
        .I1(\a_out_reg_n_0_[8] ),
        .I2(a_in[7]),
        .I3(\a_out_reg_n_0_[7] ),
        .I4(\a_out_reg_n_0_[6] ),
        .I5(a_in[6]),
        .O(_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    _carry_i_3
       (.I0(a_in[5]),
        .I1(\a_out_reg_n_0_[5] ),
        .I2(a_in[4]),
        .I3(\a_out_reg_n_0_[4] ),
        .I4(\a_out_reg_n_0_[3] ),
        .I5(a_in[3]),
        .O(_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    _carry_i_4
       (.I0(a_in[2]),
        .I1(\a_out_reg_n_0_[2] ),
        .I2(a_in[1]),
        .I3(\a_out_reg_n_0_[1] ),
        .I4(\a_out_reg_n_0_[0] ),
        .I5(a_in[0]),
        .O(_carry_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \a_in[0]_i_1 
       (.I0(a_in[0]),
        .O(\a_in[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \a_in[10]_i_1 
       (.I0(\a_in[13]_i_3_n_0 ),
        .I1(\a_in_reg[12]_i_2_n_6 ),
        .O(\a_in[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \a_in[11]_i_1 
       (.I0(\a_in[13]_i_3_n_0 ),
        .I1(\a_in_reg[12]_i_2_n_5 ),
        .O(\a_in[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \a_in[12]_i_1 
       (.I0(\a_in[13]_i_3_n_0 ),
        .I1(\a_in_reg[12]_i_2_n_4 ),
        .O(\a_in[12]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \a_in[13]_i_1 
       (.I0(memory_reg_0_i_3_n_0),
        .I1(full1_carry__0_n_3),
        .I2(WEA),
        .O(write));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \a_in[13]_i_2 
       (.I0(\a_in[13]_i_3_n_0 ),
        .I1(\a_in_reg[13]_i_4_n_7 ),
        .O(\a_in[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBFFFFFFF)) 
    \a_in[13]_i_3 
       (.I0(\a_in[13]_i_5_n_0 ),
        .I1(a_in[3]),
        .I2(a_in[2]),
        .I3(a_in[5]),
        .I4(a_in[4]),
        .I5(\a_in[13]_i_6_n_0 ),
        .O(\a_in[13]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \a_in[13]_i_5 
       (.I0(a_in[7]),
        .I1(a_in[6]),
        .I2(a_in[9]),
        .I3(a_in[8]),
        .O(\a_in[13]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \a_in[13]_i_6 
       (.I0(a_in[12]),
        .I1(a_in[13]),
        .I2(a_in[10]),
        .I3(a_in[11]),
        .I4(a_in[1]),
        .I5(a_in[0]),
        .O(\a_in[13]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \a_in[1]_i_1 
       (.I0(\a_in[13]_i_3_n_0 ),
        .I1(\a_in_reg[4]_i_2_n_7 ),
        .O(\a_in[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \a_in[2]_i_1 
       (.I0(\a_in[13]_i_3_n_0 ),
        .I1(\a_in_reg[4]_i_2_n_6 ),
        .O(\a_in[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \a_in[3]_i_1 
       (.I0(\a_in[13]_i_3_n_0 ),
        .I1(\a_in_reg[4]_i_2_n_5 ),
        .O(\a_in[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \a_in[4]_i_1 
       (.I0(\a_in[13]_i_3_n_0 ),
        .I1(\a_in_reg[4]_i_2_n_4 ),
        .O(\a_in[4]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \a_in[5]_i_1 
       (.I0(\a_in[13]_i_3_n_0 ),
        .I1(\a_in_reg[8]_i_2_n_7 ),
        .O(\a_in[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \a_in[6]_i_1 
       (.I0(\a_in[13]_i_3_n_0 ),
        .I1(\a_in_reg[8]_i_2_n_6 ),
        .O(\a_in[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \a_in[7]_i_1 
       (.I0(\a_in[13]_i_3_n_0 ),
        .I1(\a_in_reg[8]_i_2_n_5 ),
        .O(\a_in[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \a_in[8]_i_1 
       (.I0(\a_in[13]_i_3_n_0 ),
        .I1(\a_in_reg[8]_i_2_n_4 ),
        .O(\a_in[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \a_in[9]_i_1 
       (.I0(\a_in[13]_i_3_n_0 ),
        .I1(\a_in_reg[12]_i_2_n_7 ),
        .O(\a_in[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \a_in_reg[0] 
       (.C(clk),
        .CE(write),
        .D(\a_in[0]_i_1_n_0 ),
        .Q(a_in[0]),
        .R(internal_rst_reg));
  FDRE #(
    .INIT(1'b0)) 
    \a_in_reg[10] 
       (.C(clk),
        .CE(write),
        .D(\a_in[10]_i_1_n_0 ),
        .Q(a_in[10]),
        .R(internal_rst_reg));
  FDRE #(
    .INIT(1'b0)) 
    \a_in_reg[11] 
       (.C(clk),
        .CE(write),
        .D(\a_in[11]_i_1_n_0 ),
        .Q(a_in[11]),
        .R(internal_rst_reg));
  FDRE #(
    .INIT(1'b0)) 
    \a_in_reg[12] 
       (.C(clk),
        .CE(write),
        .D(\a_in[12]_i_1_n_0 ),
        .Q(a_in[12]),
        .R(internal_rst_reg));
  CARRY4 \a_in_reg[12]_i_2 
       (.CI(\a_in_reg[8]_i_2_n_0 ),
        .CO({\a_in_reg[12]_i_2_n_0 ,\NLW_a_in_reg[12]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\a_in_reg[12]_i_2_n_4 ,\a_in_reg[12]_i_2_n_5 ,\a_in_reg[12]_i_2_n_6 ,\a_in_reg[12]_i_2_n_7 }),
        .S(a_in[12:9]));
  FDRE #(
    .INIT(1'b0)) 
    \a_in_reg[13] 
       (.C(clk),
        .CE(write),
        .D(\a_in[13]_i_2_n_0 ),
        .Q(a_in[13]),
        .R(internal_rst_reg));
  CARRY4 \a_in_reg[13]_i_4 
       (.CI(\a_in_reg[12]_i_2_n_0 ),
        .CO(\NLW_a_in_reg[13]_i_4_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_a_in_reg[13]_i_4_O_UNCONNECTED [3:1],\a_in_reg[13]_i_4_n_7 }),
        .S({1'b0,1'b0,1'b0,a_in[13]}));
  FDRE #(
    .INIT(1'b0)) 
    \a_in_reg[1] 
       (.C(clk),
        .CE(write),
        .D(\a_in[1]_i_1_n_0 ),
        .Q(a_in[1]),
        .R(internal_rst_reg));
  FDRE #(
    .INIT(1'b0)) 
    \a_in_reg[2] 
       (.C(clk),
        .CE(write),
        .D(\a_in[2]_i_1_n_0 ),
        .Q(a_in[2]),
        .R(internal_rst_reg));
  FDRE #(
    .INIT(1'b0)) 
    \a_in_reg[3] 
       (.C(clk),
        .CE(write),
        .D(\a_in[3]_i_1_n_0 ),
        .Q(a_in[3]),
        .R(internal_rst_reg));
  FDRE #(
    .INIT(1'b0)) 
    \a_in_reg[4] 
       (.C(clk),
        .CE(write),
        .D(\a_in[4]_i_1_n_0 ),
        .Q(a_in[4]),
        .R(internal_rst_reg));
  CARRY4 \a_in_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\a_in_reg[4]_i_2_n_0 ,\NLW_a_in_reg[4]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(a_in[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\a_in_reg[4]_i_2_n_4 ,\a_in_reg[4]_i_2_n_5 ,\a_in_reg[4]_i_2_n_6 ,\a_in_reg[4]_i_2_n_7 }),
        .S(a_in[4:1]));
  FDRE #(
    .INIT(1'b0)) 
    \a_in_reg[5] 
       (.C(clk),
        .CE(write),
        .D(\a_in[5]_i_1_n_0 ),
        .Q(a_in[5]),
        .R(internal_rst_reg));
  FDRE #(
    .INIT(1'b0)) 
    \a_in_reg[6] 
       (.C(clk),
        .CE(write),
        .D(\a_in[6]_i_1_n_0 ),
        .Q(a_in[6]),
        .R(internal_rst_reg));
  FDRE #(
    .INIT(1'b0)) 
    \a_in_reg[7] 
       (.C(clk),
        .CE(write),
        .D(\a_in[7]_i_1_n_0 ),
        .Q(a_in[7]),
        .R(internal_rst_reg));
  FDRE #(
    .INIT(1'b0)) 
    \a_in_reg[8] 
       (.C(clk),
        .CE(write),
        .D(\a_in[8]_i_1_n_0 ),
        .Q(a_in[8]),
        .R(internal_rst_reg));
  CARRY4 \a_in_reg[8]_i_2 
       (.CI(\a_in_reg[4]_i_2_n_0 ),
        .CO({\a_in_reg[8]_i_2_n_0 ,\NLW_a_in_reg[8]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\a_in_reg[8]_i_2_n_4 ,\a_in_reg[8]_i_2_n_5 ,\a_in_reg[8]_i_2_n_6 ,\a_in_reg[8]_i_2_n_7 }),
        .S(a_in[8:5]));
  FDRE #(
    .INIT(1'b0)) 
    \a_in_reg[9] 
       (.C(clk),
        .CE(write),
        .D(\a_in[9]_i_1_n_0 ),
        .Q(a_in[9]),
        .R(internal_rst_reg));
  LUT1 #(
    .INIT(2'h1)) 
    \a_out[0]_i_1 
       (.I0(\a_out_reg_n_0_[0] ),
        .O(\a_out[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \a_out[10]_i_1 
       (.I0(\a_out[1]_i_2_n_0 ),
        .I1(\a_out_reg[9]_i_2_n_6 ),
        .O(\a_out[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \a_out[11]_i_1 
       (.I0(\a_out[1]_i_2_n_0 ),
        .I1(\a_out_reg[9]_i_2_n_5 ),
        .O(\a_out[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \a_out[12]_i_1 
       (.I0(\a_out[1]_i_2_n_0 ),
        .I1(\a_out_reg[9]_i_2_n_4 ),
        .O(\a_out[12]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \a_out[13]_i_1 
       (.I0(\a_out[1]_i_2_n_0 ),
        .I1(\a_out_reg[13]_i_2_n_7 ),
        .O(\a_out[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \a_out[1]_i_1 
       (.I0(\a_out[1]_i_2_n_0 ),
        .I1(\a_out_reg[1]_i_3_n_7 ),
        .O(\a_out[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBFFFFFFF)) 
    \a_out[1]_i_2 
       (.I0(\a_out[1]_i_4_n_0 ),
        .I1(\a_out_reg_n_0_[3] ),
        .I2(\a_out_reg_n_0_[2] ),
        .I3(\a_out_reg_n_0_[5] ),
        .I4(\a_out_reg_n_0_[4] ),
        .I5(\a_out[1]_i_5_n_0 ),
        .O(\a_out[1]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \a_out[1]_i_4 
       (.I0(\a_out_reg_n_0_[7] ),
        .I1(\a_out_reg_n_0_[6] ),
        .I2(\a_out_reg_n_0_[9] ),
        .I3(\a_out_reg_n_0_[8] ),
        .O(\a_out[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \a_out[1]_i_5 
       (.I0(\a_out_reg_n_0_[12] ),
        .I1(\a_out_reg_n_0_[13] ),
        .I2(\a_out_reg_n_0_[10] ),
        .I3(\a_out_reg_n_0_[11] ),
        .I4(\a_out_reg_n_0_[1] ),
        .I5(\a_out_reg_n_0_[0] ),
        .O(\a_out[1]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \a_out[2]_i_1 
       (.I0(\a_out[1]_i_2_n_0 ),
        .I1(\a_out_reg[1]_i_3_n_6 ),
        .O(\a_out[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \a_out[3]_i_1 
       (.I0(\a_out[1]_i_2_n_0 ),
        .I1(\a_out_reg[1]_i_3_n_5 ),
        .O(\a_out[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \a_out[4]_i_1 
       (.I0(\a_out[1]_i_2_n_0 ),
        .I1(\a_out_reg[1]_i_3_n_4 ),
        .O(\a_out[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \a_out[5]_i_1 
       (.I0(\a_out[1]_i_2_n_0 ),
        .I1(\a_out_reg[5]_i_2_n_7 ),
        .O(\a_out[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \a_out[6]_i_1 
       (.I0(\a_out[1]_i_2_n_0 ),
        .I1(\a_out_reg[5]_i_2_n_6 ),
        .O(\a_out[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \a_out[7]_i_1 
       (.I0(\a_out[1]_i_2_n_0 ),
        .I1(\a_out_reg[5]_i_2_n_5 ),
        .O(\a_out[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \a_out[8]_i_1 
       (.I0(\a_out[1]_i_2_n_0 ),
        .I1(\a_out_reg[5]_i_2_n_4 ),
        .O(\a_out[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \a_out[9]_i_1 
       (.I0(\a_out[1]_i_2_n_0 ),
        .I1(\a_out_reg[9]_i_2_n_7 ),
        .O(\a_out[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \a_out_reg[0] 
       (.C(clk),
        .CE(memory_reg_0_i_2_n_0),
        .D(\a_out[0]_i_1_n_0 ),
        .Q(\a_out_reg_n_0_[0] ),
        .R(internal_rst_reg));
  FDRE #(
    .INIT(1'b0)) 
    \a_out_reg[10] 
       (.C(clk),
        .CE(memory_reg_0_i_2_n_0),
        .D(\a_out[10]_i_1_n_0 ),
        .Q(\a_out_reg_n_0_[10] ),
        .R(internal_rst_reg));
  FDRE #(
    .INIT(1'b0)) 
    \a_out_reg[11] 
       (.C(clk),
        .CE(memory_reg_0_i_2_n_0),
        .D(\a_out[11]_i_1_n_0 ),
        .Q(\a_out_reg_n_0_[11] ),
        .R(internal_rst_reg));
  FDRE #(
    .INIT(1'b0)) 
    \a_out_reg[12] 
       (.C(clk),
        .CE(memory_reg_0_i_2_n_0),
        .D(\a_out[12]_i_1_n_0 ),
        .Q(\a_out_reg_n_0_[12] ),
        .R(internal_rst_reg));
  FDRE #(
    .INIT(1'b0)) 
    \a_out_reg[13] 
       (.C(clk),
        .CE(memory_reg_0_i_2_n_0),
        .D(\a_out[13]_i_1_n_0 ),
        .Q(\a_out_reg_n_0_[13] ),
        .R(internal_rst_reg));
  CARRY4 \a_out_reg[13]_i_2 
       (.CI(\a_out_reg[9]_i_2_n_0 ),
        .CO(\NLW_a_out_reg[13]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_a_out_reg[13]_i_2_O_UNCONNECTED [3:1],\a_out_reg[13]_i_2_n_7 }),
        .S({1'b0,1'b0,1'b0,\a_out_reg_n_0_[13] }));
  FDRE #(
    .INIT(1'b0)) 
    \a_out_reg[1] 
       (.C(clk),
        .CE(memory_reg_0_i_2_n_0),
        .D(\a_out[1]_i_1_n_0 ),
        .Q(\a_out_reg_n_0_[1] ),
        .R(internal_rst_reg));
  CARRY4 \a_out_reg[1]_i_3 
       (.CI(1'b0),
        .CO({\a_out_reg[1]_i_3_n_0 ,\NLW_a_out_reg[1]_i_3_CO_UNCONNECTED [2:0]}),
        .CYINIT(\a_out_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\a_out_reg[1]_i_3_n_4 ,\a_out_reg[1]_i_3_n_5 ,\a_out_reg[1]_i_3_n_6 ,\a_out_reg[1]_i_3_n_7 }),
        .S({\a_out_reg_n_0_[4] ,\a_out_reg_n_0_[3] ,\a_out_reg_n_0_[2] ,\a_out_reg_n_0_[1] }));
  FDRE #(
    .INIT(1'b0)) 
    \a_out_reg[2] 
       (.C(clk),
        .CE(memory_reg_0_i_2_n_0),
        .D(\a_out[2]_i_1_n_0 ),
        .Q(\a_out_reg_n_0_[2] ),
        .R(internal_rst_reg));
  FDRE #(
    .INIT(1'b0)) 
    \a_out_reg[3] 
       (.C(clk),
        .CE(memory_reg_0_i_2_n_0),
        .D(\a_out[3]_i_1_n_0 ),
        .Q(\a_out_reg_n_0_[3] ),
        .R(internal_rst_reg));
  FDRE #(
    .INIT(1'b0)) 
    \a_out_reg[4] 
       (.C(clk),
        .CE(memory_reg_0_i_2_n_0),
        .D(\a_out[4]_i_1_n_0 ),
        .Q(\a_out_reg_n_0_[4] ),
        .R(internal_rst_reg));
  FDRE #(
    .INIT(1'b0)) 
    \a_out_reg[5] 
       (.C(clk),
        .CE(memory_reg_0_i_2_n_0),
        .D(\a_out[5]_i_1_n_0 ),
        .Q(\a_out_reg_n_0_[5] ),
        .R(internal_rst_reg));
  CARRY4 \a_out_reg[5]_i_2 
       (.CI(\a_out_reg[1]_i_3_n_0 ),
        .CO({\a_out_reg[5]_i_2_n_0 ,\NLW_a_out_reg[5]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\a_out_reg[5]_i_2_n_4 ,\a_out_reg[5]_i_2_n_5 ,\a_out_reg[5]_i_2_n_6 ,\a_out_reg[5]_i_2_n_7 }),
        .S({\a_out_reg_n_0_[8] ,\a_out_reg_n_0_[7] ,\a_out_reg_n_0_[6] ,\a_out_reg_n_0_[5] }));
  FDRE #(
    .INIT(1'b0)) 
    \a_out_reg[6] 
       (.C(clk),
        .CE(memory_reg_0_i_2_n_0),
        .D(\a_out[6]_i_1_n_0 ),
        .Q(\a_out_reg_n_0_[6] ),
        .R(internal_rst_reg));
  FDRE #(
    .INIT(1'b0)) 
    \a_out_reg[7] 
       (.C(clk),
        .CE(memory_reg_0_i_2_n_0),
        .D(\a_out[7]_i_1_n_0 ),
        .Q(\a_out_reg_n_0_[7] ),
        .R(internal_rst_reg));
  FDRE #(
    .INIT(1'b0)) 
    \a_out_reg[8] 
       (.C(clk),
        .CE(memory_reg_0_i_2_n_0),
        .D(\a_out[8]_i_1_n_0 ),
        .Q(\a_out_reg_n_0_[8] ),
        .R(internal_rst_reg));
  FDRE #(
    .INIT(1'b0)) 
    \a_out_reg[9] 
       (.C(clk),
        .CE(memory_reg_0_i_2_n_0),
        .D(\a_out[9]_i_1_n_0 ),
        .Q(\a_out_reg_n_0_[9] ),
        .R(internal_rst_reg));
  CARRY4 \a_out_reg[9]_i_2 
       (.CI(\a_out_reg[5]_i_2_n_0 ),
        .CO({\a_out_reg[9]_i_2_n_0 ,\NLW_a_out_reg[9]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\a_out_reg[9]_i_2_n_4 ,\a_out_reg[9]_i_2_n_5 ,\a_out_reg[9]_i_2_n_6 ,\a_out_reg[9]_i_2_n_7 }),
        .S({\a_out_reg_n_0_[12] ,\a_out_reg_n_0_[11] ,\a_out_reg_n_0_[10] ,\a_out_reg_n_0_[9] }));
  CARRY4 full1_carry
       (.CI(1'b0),
        .CO({full1_carry_n_0,NLW_full1_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_full1_carry_O_UNCONNECTED[3:0]),
        .S({full1_carry_i_1_n_0,full1_carry_i_2_n_0,full1_carry_i_3_n_0,full1_carry_i_4_n_0}));
  CARRY4 full1_carry__0
       (.CI(full1_carry_n_0),
        .CO({NLW_full1_carry__0_CO_UNCONNECTED[3:1],full1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_full1_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,full1_carry__0_i_1_n_0}));
  LUT5 #(
    .INIT(32'h82000082)) 
    full1_carry__0_i_1
       (.I0(full1_carry__0_i_2_n_2),
        .I1(a_in[13]),
        .I2(full2[13]),
        .I3(full2[12]),
        .I4(a_in[12]),
        .O(full1_carry__0_i_1_n_0));
  CARRY4 full1_carry__0_i_2
       (.CI(full1_carry_i_5_n_0),
        .CO({NLW_full1_carry__0_i_2_CO_UNCONNECTED[3:2],full1_carry__0_i_2_n_2,NLW_full1_carry__0_i_2_CO_UNCONNECTED[0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\a_out_reg_n_0_[13] }),
        .O({NLW_full1_carry__0_i_2_O_UNCONNECTED[3:1],full2[13]}),
        .S({1'b0,1'b0,1'b1,full1_carry__0_i_3_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    full1_carry__0_i_3
       (.I0(\a_out_reg_n_0_[13] ),
        .O(full1_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    full1_carry_i_1
       (.I0(a_in[11]),
        .I1(full2[11]),
        .I2(a_in[10]),
        .I3(full2[10]),
        .I4(full2[9]),
        .I5(a_in[9]),
        .O(full1_carry_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    full1_carry_i_10
       (.I0(\a_out_reg_n_0_[10] ),
        .O(full1_carry_i_10_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    full1_carry_i_11
       (.I0(\a_out_reg_n_0_[9] ),
        .O(full1_carry_i_11_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    full1_carry_i_12
       (.I0(\a_out_reg_n_0_[8] ),
        .O(full1_carry_i_12_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    full1_carry_i_13
       (.I0(\a_out_reg_n_0_[7] ),
        .O(full1_carry_i_13_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    full1_carry_i_14
       (.I0(\a_out_reg_n_0_[6] ),
        .O(full1_carry_i_14_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    full1_carry_i_15
       (.I0(\a_out_reg_n_0_[5] ),
        .O(full1_carry_i_15_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    full1_carry_i_16
       (.I0(\a_out_reg_n_0_[4] ),
        .O(full1_carry_i_16_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    full1_carry_i_17
       (.I0(\a_out_reg_n_0_[3] ),
        .O(full1_carry_i_17_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    full1_carry_i_18
       (.I0(\a_out_reg_n_0_[2] ),
        .O(full1_carry_i_18_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    full1_carry_i_19
       (.I0(\a_out_reg_n_0_[1] ),
        .O(full1_carry_i_19_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    full1_carry_i_2
       (.I0(a_in[8]),
        .I1(full2[8]),
        .I2(a_in[7]),
        .I3(full2[7]),
        .I4(full2[6]),
        .I5(a_in[6]),
        .O(full1_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    full1_carry_i_3
       (.I0(a_in[5]),
        .I1(full2[5]),
        .I2(a_in[4]),
        .I3(full2[4]),
        .I4(full2[3]),
        .I5(a_in[3]),
        .O(full1_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000900990090000)) 
    full1_carry_i_4
       (.I0(a_in[2]),
        .I1(full2[2]),
        .I2(a_in[1]),
        .I3(full2[1]),
        .I4(a_in[0]),
        .I5(\a_out_reg_n_0_[0] ),
        .O(full1_carry_i_4_n_0));
  CARRY4 full1_carry_i_5
       (.CI(full1_carry_i_6_n_0),
        .CO({full1_carry_i_5_n_0,NLW_full1_carry_i_5_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({\a_out_reg_n_0_[12] ,\a_out_reg_n_0_[11] ,\a_out_reg_n_0_[10] ,\a_out_reg_n_0_[9] }),
        .O(full2[12:9]),
        .S({full1_carry_i_8_n_0,full1_carry_i_9_n_0,full1_carry_i_10_n_0,full1_carry_i_11_n_0}));
  CARRY4 full1_carry_i_6
       (.CI(full1_carry_i_7_n_0),
        .CO({full1_carry_i_6_n_0,NLW_full1_carry_i_6_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({\a_out_reg_n_0_[8] ,\a_out_reg_n_0_[7] ,\a_out_reg_n_0_[6] ,\a_out_reg_n_0_[5] }),
        .O(full2[8:5]),
        .S({full1_carry_i_12_n_0,full1_carry_i_13_n_0,full1_carry_i_14_n_0,full1_carry_i_15_n_0}));
  CARRY4 full1_carry_i_7
       (.CI(1'b0),
        .CO({full1_carry_i_7_n_0,NLW_full1_carry_i_7_CO_UNCONNECTED[2:0]}),
        .CYINIT(\a_out_reg_n_0_[0] ),
        .DI({\a_out_reg_n_0_[4] ,\a_out_reg_n_0_[3] ,\a_out_reg_n_0_[2] ,\a_out_reg_n_0_[1] }),
        .O(full2[4:1]),
        .S({full1_carry_i_16_n_0,full1_carry_i_17_n_0,full1_carry_i_18_n_0,full1_carry_i_19_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    full1_carry_i_8
       (.I0(\a_out_reg_n_0_[12] ),
        .O(full1_carry_i_8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    full1_carry_i_9
       (.I0(\a_out_reg_n_0_[11] ),
        .O(full1_carry_i_9_n_0));
  LUT3 #(
    .INIT(8'h74)) 
    int_out1_stb_i_1
       (.I0(\state_reg[1]_0 ),
        .I1(\state[0]_i_2__0_n_0 ),
        .I2(WEA),
        .O(int_out1_stb_reg));
  (* CLOCK_DOMAINS = "COMMON" *) 
  (* IS_CLOCK_GATED *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* POWER_OPTED_CE = "ENARDEN=AUG" *) 
  (* RTL_RAM_BITS = "131072" *) 
  (* RTL_RAM_NAME = "memory" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "1" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    memory_reg_0
       (.ADDRARDADDR({1'b1,a_in,1'b1}),
        .ADDRBWRADDR({1'b1,\a_out_reg_n_0_[13] ,\a_out_reg_n_0_[12] ,\a_out_reg_n_0_[11] ,\a_out_reg_n_0_[10] ,\a_out_reg_n_0_[9] ,\a_out_reg_n_0_[8] ,\a_out_reg_n_0_[7] ,\a_out_reg_n_0_[6] ,\a_out_reg_n_0_[5] ,\a_out_reg_n_0_[4] ,\a_out_reg_n_0_[3] ,\a_out_reg_n_0_[2] ,\a_out_reg_n_0_[1] ,\a_out_reg_n_0_[0] ,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_memory_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\data_reg[7] [1:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_0_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_0_DOBDO_UNCONNECTED[31:2],\output [1:0]}),
        .DOPADOP(NLW_memory_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(memory_reg_0_ENARDEN_cooolgate_en_sig_8),
        .ENBWREN(memory_reg_0_i_2_n_0),
        .INJECTDBITERR(NLW_memory_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_0_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h80)) 
    memory_reg_0_ENARDEN_cooolgate_en_gate_15
       (.I0(WEA),
        .I1(memory_reg_0_i_3_n_0),
        .I2(int_out1_ack),
        .O(memory_reg_0_ENARDEN_cooolgate_en_sig_8));
  LUT2 #(
    .INIT(4'h2)) 
    memory_reg_0_i_1__0
       (.I0(memory_reg_0_i_3_n_0),
        .I1(full1_carry__0_n_3),
        .O(int_out1_ack));
  LUT3 #(
    .INIT(8'hD0)) 
    memory_reg_0_i_2
       (.I0(input_rs232_rx_stb),
        .I1(input_rs232_rx_ack),
        .I2(read0),
        .O(memory_reg_0_i_2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    memory_reg_0_i_3
       (.I0(memory_reg_0_i_4_n_0),
        .I1(\a_in[13]_i_3_n_0 ),
        .O(memory_reg_0_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    memory_reg_0_i_4
       (.I0(memory_reg_0_i_5_n_0),
        .I1(\a_out_reg_n_0_[3] ),
        .I2(\a_out_reg_n_0_[2] ),
        .I3(\a_out_reg_n_0_[5] ),
        .I4(\a_out_reg_n_0_[4] ),
        .I5(memory_reg_0_i_6_n_0),
        .O(memory_reg_0_i_4_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    memory_reg_0_i_5
       (.I0(\a_out_reg_n_0_[7] ),
        .I1(\a_out_reg_n_0_[6] ),
        .I2(\a_out_reg_n_0_[9] ),
        .I3(\a_out_reg_n_0_[8] ),
        .O(memory_reg_0_i_5_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    memory_reg_0_i_6
       (.I0(\a_out_reg_n_0_[12] ),
        .I1(\a_out_reg_n_0_[13] ),
        .I2(\a_out_reg_n_0_[10] ),
        .I3(\a_out_reg_n_0_[11] ),
        .I4(\a_out_reg_n_0_[1] ),
        .I5(\a_out_reg_n_0_[0] ),
        .O(memory_reg_0_i_6_n_0));
  (* CLOCK_DOMAINS = "COMMON" *) 
  (* IS_CLOCK_GATED *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* POWER_OPTED_CE = "ENARDEN=AUG" *) 
  (* RTL_RAM_BITS = "131072" *) 
  (* RTL_RAM_NAME = "memory" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "2" *) 
  (* bram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    memory_reg_1
       (.ADDRARDADDR({1'b1,a_in,1'b1}),
        .ADDRBWRADDR({1'b1,\a_out_reg_n_0_[13] ,\a_out_reg_n_0_[12] ,\a_out_reg_n_0_[11] ,\a_out_reg_n_0_[10] ,\a_out_reg_n_0_[9] ,\a_out_reg_n_0_[8] ,\a_out_reg_n_0_[7] ,\a_out_reg_n_0_[6] ,\a_out_reg_n_0_[5] ,\a_out_reg_n_0_[4] ,\a_out_reg_n_0_[3] ,\a_out_reg_n_0_[2] ,\a_out_reg_n_0_[1] ,\a_out_reg_n_0_[0] ,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_memory_reg_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\data_reg[7] [3:2]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_1_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_1_DOBDO_UNCONNECTED[31:2],\output [3:2]}),
        .DOPADOP(NLW_memory_reg_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(memory_reg_1_ENARDEN_cooolgate_en_sig_9),
        .ENBWREN(memory_reg_0_i_2_n_0),
        .INJECTDBITERR(NLW_memory_reg_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_1_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h80)) 
    memory_reg_1_ENARDEN_cooolgate_en_gate_17
       (.I0(WEA),
        .I1(memory_reg_0_i_3_n_0),
        .I2(int_out1_ack),
        .O(memory_reg_1_ENARDEN_cooolgate_en_sig_9));
  (* CLOCK_DOMAINS = "COMMON" *) 
  (* IS_CLOCK_GATED *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* POWER_OPTED_CE = "ENARDEN=AUG" *) 
  (* RTL_RAM_BITS = "131072" *) 
  (* RTL_RAM_NAME = "memory" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "4" *) 
  (* bram_slice_end = "5" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    memory_reg_2
       (.ADDRARDADDR({1'b1,a_in,1'b1}),
        .ADDRBWRADDR({1'b1,\a_out_reg_n_0_[13] ,\a_out_reg_n_0_[12] ,\a_out_reg_n_0_[11] ,\a_out_reg_n_0_[10] ,\a_out_reg_n_0_[9] ,\a_out_reg_n_0_[8] ,\a_out_reg_n_0_[7] ,\a_out_reg_n_0_[6] ,\a_out_reg_n_0_[5] ,\a_out_reg_n_0_[4] ,\a_out_reg_n_0_[3] ,\a_out_reg_n_0_[2] ,\a_out_reg_n_0_[1] ,\a_out_reg_n_0_[0] ,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_2_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_2_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_memory_reg_2_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\data_reg[7] [5:4]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_2_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_2_DOBDO_UNCONNECTED[31:2],\output [5:4]}),
        .DOPADOP(NLW_memory_reg_2_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_2_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_2_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(memory_reg_2_ENARDEN_cooolgate_en_sig_10),
        .ENBWREN(memory_reg_0_i_2_n_0),
        .INJECTDBITERR(NLW_memory_reg_2_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_2_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_2_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_2_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h80)) 
    memory_reg_2_ENARDEN_cooolgate_en_gate_19
       (.I0(WEA),
        .I1(memory_reg_0_i_3_n_0),
        .I2(int_out1_ack),
        .O(memory_reg_2_ENARDEN_cooolgate_en_sig_10));
  (* CLOCK_DOMAINS = "COMMON" *) 
  (* IS_CLOCK_GATED *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* POWER_OPTED_CE = "ENARDEN=AUG" *) 
  (* RTL_RAM_BITS = "131072" *) 
  (* RTL_RAM_NAME = "memory" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "6" *) 
  (* bram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    memory_reg_3
       (.ADDRARDADDR({1'b1,a_in,1'b1}),
        .ADDRBWRADDR({1'b1,\a_out_reg_n_0_[13] ,\a_out_reg_n_0_[12] ,\a_out_reg_n_0_[11] ,\a_out_reg_n_0_[10] ,\a_out_reg_n_0_[9] ,\a_out_reg_n_0_[8] ,\a_out_reg_n_0_[7] ,\a_out_reg_n_0_[6] ,\a_out_reg_n_0_[5] ,\a_out_reg_n_0_[4] ,\a_out_reg_n_0_[3] ,\a_out_reg_n_0_[2] ,\a_out_reg_n_0_[1] ,\a_out_reg_n_0_[0] ,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_3_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_3_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_memory_reg_3_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\data_reg[7] [7:6]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_3_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_3_DOBDO_UNCONNECTED[31:2],\output [7:6]}),
        .DOPADOP(NLW_memory_reg_3_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_3_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_3_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(memory_reg_3_ENARDEN_cooolgate_en_sig_11),
        .ENBWREN(memory_reg_0_i_2_n_0),
        .INJECTDBITERR(NLW_memory_reg_3_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_3_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_3_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_3_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h80)) 
    memory_reg_3_ENARDEN_cooolgate_en_gate_21
       (.I0(WEA),
        .I1(memory_reg_0_i_3_n_0),
        .I2(int_out1_ack),
        .O(memory_reg_3_ENARDEN_cooolgate_en_sig_11));
  LUT3 #(
    .INIT(8'hAE)) 
    s_output_stb_i_1
       (.I0(read0),
        .I1(input_rs232_rx_stb),
        .I2(input_rs232_rx_ack),
        .O(s_output_stb_i_1_n_0));
  FDRE s_output_stb_reg
       (.C(clk),
        .CE(1'b1),
        .D(s_output_stb_i_1_n_0),
        .Q(input_rs232_rx_stb),
        .R(internal_rst_reg));
  LUT6 #(
    .INIT(64'h105B1A5B105B105B)) 
    \state[0]_i_1__0 
       (.I0(\state[0]_i_2__0_n_0 ),
        .I1(rx_d2),
        .I2(\state_reg[0]_0 ),
        .I3(\state_reg[1]_0 ),
        .I4(full1_carry__0_n_3),
        .I5(memory_reg_0_i_3_n_0),
        .O(\state_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00010000)) 
    \state[0]_i_2__0 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(data),
        .I5(\state_reg[1] ),
        .O(\state[0]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'h0008)) 
    \state[1]_i_2 
       (.I0(memory_reg_0_i_3_n_0),
        .I1(\state_reg[1]_0 ),
        .I2(\state_reg[0]_0 ),
        .I3(full1_carry__0_n_3),
        .O(\state_reg[1] ));
endmodule

module gps_pps
   (Q,
    pps_IBUF,
    clk);
  output [31:0]Q;
  input pps_IBUF;
  input clk;

  wire [31:0]Q;
  wire clk;
  wire \count[0]_i_5_n_0 ;
  wire [31:0]count_reg;
  wire \count_reg[0]_i_1_n_0 ;
  wire \count_reg[0]_i_1_n_4 ;
  wire \count_reg[0]_i_1_n_5 ;
  wire \count_reg[0]_i_1_n_6 ;
  wire \count_reg[0]_i_1_n_7 ;
  wire \count_reg[12]_i_1_n_0 ;
  wire \count_reg[12]_i_1_n_4 ;
  wire \count_reg[12]_i_1_n_5 ;
  wire \count_reg[12]_i_1_n_6 ;
  wire \count_reg[12]_i_1_n_7 ;
  wire \count_reg[16]_i_1_n_0 ;
  wire \count_reg[16]_i_1_n_4 ;
  wire \count_reg[16]_i_1_n_5 ;
  wire \count_reg[16]_i_1_n_6 ;
  wire \count_reg[16]_i_1_n_7 ;
  wire \count_reg[20]_i_1_n_0 ;
  wire \count_reg[20]_i_1_n_4 ;
  wire \count_reg[20]_i_1_n_5 ;
  wire \count_reg[20]_i_1_n_6 ;
  wire \count_reg[20]_i_1_n_7 ;
  wire \count_reg[24]_i_1_n_0 ;
  wire \count_reg[24]_i_1_n_4 ;
  wire \count_reg[24]_i_1_n_5 ;
  wire \count_reg[24]_i_1_n_6 ;
  wire \count_reg[24]_i_1_n_7 ;
  wire \count_reg[28]_i_1_n_4 ;
  wire \count_reg[28]_i_1_n_5 ;
  wire \count_reg[28]_i_1_n_6 ;
  wire \count_reg[28]_i_1_n_7 ;
  wire \count_reg[4]_i_1_n_0 ;
  wire \count_reg[4]_i_1_n_4 ;
  wire \count_reg[4]_i_1_n_5 ;
  wire \count_reg[4]_i_1_n_6 ;
  wire \count_reg[4]_i_1_n_7 ;
  wire \count_reg[8]_i_1_n_0 ;
  wire \count_reg[8]_i_1_n_4 ;
  wire \count_reg[8]_i_1_n_5 ;
  wire \count_reg[8]_i_1_n_6 ;
  wire \count_reg[8]_i_1_n_7 ;
  wire pps_IBUF;
  wire \pps_count[31]_i_1_n_0 ;
  wire pps_d;
  wire pps_d1;
  wire pps_d2;
  wire [2:0]\NLW_count_reg[0]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_count_reg[12]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_count_reg[16]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_count_reg[20]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_count_reg[24]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_count_reg[28]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_count_reg[4]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_count_reg[8]_i_1_CO_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \count[0]_i_5 
       (.I0(count_reg[0]),
        .O(\count[0]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_reg[0]_i_1_n_7 ),
        .Q(count_reg[0]),
        .R(\pps_count[31]_i_1_n_0 ));
  CARRY4 \count_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\count_reg[0]_i_1_n_0 ,\NLW_count_reg[0]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\count_reg[0]_i_1_n_4 ,\count_reg[0]_i_1_n_5 ,\count_reg[0]_i_1_n_6 ,\count_reg[0]_i_1_n_7 }),
        .S({count_reg[3:1],\count[0]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_reg[8]_i_1_n_5 ),
        .Q(count_reg[10]),
        .R(\pps_count[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_reg[8]_i_1_n_4 ),
        .Q(count_reg[11]),
        .R(\pps_count[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_reg[12]_i_1_n_7 ),
        .Q(count_reg[12]),
        .R(\pps_count[31]_i_1_n_0 ));
  CARRY4 \count_reg[12]_i_1 
       (.CI(\count_reg[8]_i_1_n_0 ),
        .CO({\count_reg[12]_i_1_n_0 ,\NLW_count_reg[12]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[12]_i_1_n_4 ,\count_reg[12]_i_1_n_5 ,\count_reg[12]_i_1_n_6 ,\count_reg[12]_i_1_n_7 }),
        .S(count_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_reg[12]_i_1_n_6 ),
        .Q(count_reg[13]),
        .R(\pps_count[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_reg[12]_i_1_n_5 ),
        .Q(count_reg[14]),
        .R(\pps_count[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_reg[12]_i_1_n_4 ),
        .Q(count_reg[15]),
        .R(\pps_count[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_reg[16]_i_1_n_7 ),
        .Q(count_reg[16]),
        .R(\pps_count[31]_i_1_n_0 ));
  CARRY4 \count_reg[16]_i_1 
       (.CI(\count_reg[12]_i_1_n_0 ),
        .CO({\count_reg[16]_i_1_n_0 ,\NLW_count_reg[16]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[16]_i_1_n_4 ,\count_reg[16]_i_1_n_5 ,\count_reg[16]_i_1_n_6 ,\count_reg[16]_i_1_n_7 }),
        .S(count_reg[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_reg[16]_i_1_n_6 ),
        .Q(count_reg[17]),
        .R(\pps_count[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_reg[16]_i_1_n_5 ),
        .Q(count_reg[18]),
        .R(\pps_count[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_reg[16]_i_1_n_4 ),
        .Q(count_reg[19]),
        .R(\pps_count[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_reg[0]_i_1_n_6 ),
        .Q(count_reg[1]),
        .R(\pps_count[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_reg[20]_i_1_n_7 ),
        .Q(count_reg[20]),
        .R(\pps_count[31]_i_1_n_0 ));
  CARRY4 \count_reg[20]_i_1 
       (.CI(\count_reg[16]_i_1_n_0 ),
        .CO({\count_reg[20]_i_1_n_0 ,\NLW_count_reg[20]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[20]_i_1_n_4 ,\count_reg[20]_i_1_n_5 ,\count_reg[20]_i_1_n_6 ,\count_reg[20]_i_1_n_7 }),
        .S(count_reg[23:20]));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_reg[20]_i_1_n_6 ),
        .Q(count_reg[21]),
        .R(\pps_count[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_reg[20]_i_1_n_5 ),
        .Q(count_reg[22]),
        .R(\pps_count[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_reg[20]_i_1_n_4 ),
        .Q(count_reg[23]),
        .R(\pps_count[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_reg[24]_i_1_n_7 ),
        .Q(count_reg[24]),
        .R(\pps_count[31]_i_1_n_0 ));
  CARRY4 \count_reg[24]_i_1 
       (.CI(\count_reg[20]_i_1_n_0 ),
        .CO({\count_reg[24]_i_1_n_0 ,\NLW_count_reg[24]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[24]_i_1_n_4 ,\count_reg[24]_i_1_n_5 ,\count_reg[24]_i_1_n_6 ,\count_reg[24]_i_1_n_7 }),
        .S(count_reg[27:24]));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_reg[24]_i_1_n_6 ),
        .Q(count_reg[25]),
        .R(\pps_count[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_reg[24]_i_1_n_5 ),
        .Q(count_reg[26]),
        .R(\pps_count[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_reg[24]_i_1_n_4 ),
        .Q(count_reg[27]),
        .R(\pps_count[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_reg[28]_i_1_n_7 ),
        .Q(count_reg[28]),
        .R(\pps_count[31]_i_1_n_0 ));
  CARRY4 \count_reg[28]_i_1 
       (.CI(\count_reg[24]_i_1_n_0 ),
        .CO(\NLW_count_reg[28]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[28]_i_1_n_4 ,\count_reg[28]_i_1_n_5 ,\count_reg[28]_i_1_n_6 ,\count_reg[28]_i_1_n_7 }),
        .S(count_reg[31:28]));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_reg[28]_i_1_n_6 ),
        .Q(count_reg[29]),
        .R(\pps_count[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_reg[0]_i_1_n_5 ),
        .Q(count_reg[2]),
        .R(\pps_count[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_reg[28]_i_1_n_5 ),
        .Q(count_reg[30]),
        .R(\pps_count[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_reg[28]_i_1_n_4 ),
        .Q(count_reg[31]),
        .R(\pps_count[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_reg[0]_i_1_n_4 ),
        .Q(count_reg[3]),
        .R(\pps_count[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_reg[4]_i_1_n_7 ),
        .Q(count_reg[4]),
        .R(\pps_count[31]_i_1_n_0 ));
  CARRY4 \count_reg[4]_i_1 
       (.CI(\count_reg[0]_i_1_n_0 ),
        .CO({\count_reg[4]_i_1_n_0 ,\NLW_count_reg[4]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[4]_i_1_n_4 ,\count_reg[4]_i_1_n_5 ,\count_reg[4]_i_1_n_6 ,\count_reg[4]_i_1_n_7 }),
        .S(count_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_reg[4]_i_1_n_6 ),
        .Q(count_reg[5]),
        .R(\pps_count[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_reg[4]_i_1_n_5 ),
        .Q(count_reg[6]),
        .R(\pps_count[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_reg[4]_i_1_n_4 ),
        .Q(count_reg[7]),
        .R(\pps_count[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_reg[8]_i_1_n_7 ),
        .Q(count_reg[8]),
        .R(\pps_count[31]_i_1_n_0 ));
  CARRY4 \count_reg[8]_i_1 
       (.CI(\count_reg[4]_i_1_n_0 ),
        .CO({\count_reg[8]_i_1_n_0 ,\NLW_count_reg[8]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[8]_i_1_n_4 ,\count_reg[8]_i_1_n_5 ,\count_reg[8]_i_1_n_6 ,\count_reg[8]_i_1_n_7 }),
        .S(count_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_reg[8]_i_1_n_6 ),
        .Q(count_reg[9]),
        .R(\pps_count[31]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \pps_count[31]_i_1 
       (.I0(pps_d1),
        .I1(pps_d2),
        .O(\pps_count[31]_i_1_n_0 ));
  FDRE \pps_count_reg[0] 
       (.C(clk),
        .CE(\pps_count[31]_i_1_n_0 ),
        .D(count_reg[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \pps_count_reg[10] 
       (.C(clk),
        .CE(\pps_count[31]_i_1_n_0 ),
        .D(count_reg[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \pps_count_reg[11] 
       (.C(clk),
        .CE(\pps_count[31]_i_1_n_0 ),
        .D(count_reg[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \pps_count_reg[12] 
       (.C(clk),
        .CE(\pps_count[31]_i_1_n_0 ),
        .D(count_reg[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \pps_count_reg[13] 
       (.C(clk),
        .CE(\pps_count[31]_i_1_n_0 ),
        .D(count_reg[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \pps_count_reg[14] 
       (.C(clk),
        .CE(\pps_count[31]_i_1_n_0 ),
        .D(count_reg[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \pps_count_reg[15] 
       (.C(clk),
        .CE(\pps_count[31]_i_1_n_0 ),
        .D(count_reg[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \pps_count_reg[16] 
       (.C(clk),
        .CE(\pps_count[31]_i_1_n_0 ),
        .D(count_reg[16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \pps_count_reg[17] 
       (.C(clk),
        .CE(\pps_count[31]_i_1_n_0 ),
        .D(count_reg[17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \pps_count_reg[18] 
       (.C(clk),
        .CE(\pps_count[31]_i_1_n_0 ),
        .D(count_reg[18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \pps_count_reg[19] 
       (.C(clk),
        .CE(\pps_count[31]_i_1_n_0 ),
        .D(count_reg[19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \pps_count_reg[1] 
       (.C(clk),
        .CE(\pps_count[31]_i_1_n_0 ),
        .D(count_reg[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \pps_count_reg[20] 
       (.C(clk),
        .CE(\pps_count[31]_i_1_n_0 ),
        .D(count_reg[20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \pps_count_reg[21] 
       (.C(clk),
        .CE(\pps_count[31]_i_1_n_0 ),
        .D(count_reg[21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \pps_count_reg[22] 
       (.C(clk),
        .CE(\pps_count[31]_i_1_n_0 ),
        .D(count_reg[22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \pps_count_reg[23] 
       (.C(clk),
        .CE(\pps_count[31]_i_1_n_0 ),
        .D(count_reg[23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \pps_count_reg[24] 
       (.C(clk),
        .CE(\pps_count[31]_i_1_n_0 ),
        .D(count_reg[24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \pps_count_reg[25] 
       (.C(clk),
        .CE(\pps_count[31]_i_1_n_0 ),
        .D(count_reg[25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \pps_count_reg[26] 
       (.C(clk),
        .CE(\pps_count[31]_i_1_n_0 ),
        .D(count_reg[26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \pps_count_reg[27] 
       (.C(clk),
        .CE(\pps_count[31]_i_1_n_0 ),
        .D(count_reg[27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \pps_count_reg[28] 
       (.C(clk),
        .CE(\pps_count[31]_i_1_n_0 ),
        .D(count_reg[28]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \pps_count_reg[29] 
       (.C(clk),
        .CE(\pps_count[31]_i_1_n_0 ),
        .D(count_reg[29]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \pps_count_reg[2] 
       (.C(clk),
        .CE(\pps_count[31]_i_1_n_0 ),
        .D(count_reg[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \pps_count_reg[30] 
       (.C(clk),
        .CE(\pps_count[31]_i_1_n_0 ),
        .D(count_reg[30]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \pps_count_reg[31] 
       (.C(clk),
        .CE(\pps_count[31]_i_1_n_0 ),
        .D(count_reg[31]),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \pps_count_reg[3] 
       (.C(clk),
        .CE(\pps_count[31]_i_1_n_0 ),
        .D(count_reg[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \pps_count_reg[4] 
       (.C(clk),
        .CE(\pps_count[31]_i_1_n_0 ),
        .D(count_reg[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \pps_count_reg[5] 
       (.C(clk),
        .CE(\pps_count[31]_i_1_n_0 ),
        .D(count_reg[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \pps_count_reg[6] 
       (.C(clk),
        .CE(\pps_count[31]_i_1_n_0 ),
        .D(count_reg[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \pps_count_reg[7] 
       (.C(clk),
        .CE(\pps_count[31]_i_1_n_0 ),
        .D(count_reg[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \pps_count_reg[8] 
       (.C(clk),
        .CE(\pps_count[31]_i_1_n_0 ),
        .D(count_reg[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \pps_count_reg[9] 
       (.C(clk),
        .CE(\pps_count[31]_i_1_n_0 ),
        .D(count_reg[9]),
        .Q(Q[9]),
        .R(1'b0));
  FDRE pps_d1_reg
       (.C(clk),
        .CE(1'b1),
        .D(pps_d),
        .Q(pps_d1),
        .R(1'b0));
  FDRE pps_d2_reg
       (.C(clk),
        .CE(1'b1),
        .D(pps_d1),
        .Q(pps_d2),
        .R(1'b0));
  FDRE pps_d_reg
       (.C(clk),
        .CE(1'b1),
        .D(pps_IBUF),
        .Q(pps_d),
        .R(1'b0));
endmodule

module interpolate
   (output_tx_am_ack,
    A,
    Q,
    i_out_0_reg,
    i_out_5_reg_i_23,
    i_out_4_reg,
    i_out_6_reg,
    p_0_in,
    O111,
    O112,
    O113,
    i_out_1_reg_i_22,
    i_out_3_reg_i_23,
    i_out_5_reg_i_22,
    i_out_7_reg_i_23,
    clk,
    \s_output_am_out_reg[23] ,
    S,
    \s_output_am_out_reg[23]_0 );
  output output_tx_am_ack;
  output [22:0]A;
  output [7:0]Q;
  output [21:0]i_out_0_reg;
  output [0:0]i_out_5_reg_i_23;
  output [21:0]i_out_4_reg;
  output [22:0]i_out_6_reg;
  output [20:0]p_0_in;
  output [21:0]O111;
  output [20:0]O112;
  output [21:0]O113;
  output i_out_1_reg_i_22;
  output i_out_3_reg_i_23;
  output i_out_5_reg_i_22;
  output i_out_7_reg_i_23;
  input clk;
  input [7:0]\s_output_am_out_reg[23] ;
  input [3:0]S;
  input [3:0]\s_output_am_out_reg[23]_0 ;

  wire [22:0]A;
  wire [21:0]O111;
  wire [20:0]O112;
  wire [21:0]O113;
  wire [7:0]Q;
  wire [3:0]S;
  wire \accum[10]_i_2_n_0 ;
  wire \accum[10]_i_3_n_0 ;
  wire \accum[10]_i_4_n_0 ;
  wire \accum[10]_i_5_n_0 ;
  wire \accum[14]_i_2_n_0 ;
  wire \accum[14]_i_3_n_0 ;
  wire \accum[14]_i_4_n_0 ;
  wire \accum[14]_i_5_n_0 ;
  wire \accum[18]_i_2_n_0 ;
  wire \accum[18]_i_3_n_0 ;
  wire \accum[18]_i_4_n_0 ;
  wire \accum[18]_i_5_n_0 ;
  wire \accum[22]_i_2__0_n_0 ;
  wire \accum[22]_i_3_n_0 ;
  wire \accum[2]_i_2_n_0 ;
  wire \accum[2]_i_3_n_0 ;
  wire \accum[2]_i_4_n_0 ;
  wire \accum[6]_i_2_n_0 ;
  wire \accum[6]_i_3_n_0 ;
  wire \accum[6]_i_4_n_0 ;
  wire \accum[6]_i_5_n_0 ;
  wire [23:2]accum_reg;
  wire \accum_reg[10]_i_1_n_0 ;
  wire \accum_reg[10]_i_1_n_4 ;
  wire \accum_reg[10]_i_1_n_5 ;
  wire \accum_reg[10]_i_1_n_6 ;
  wire \accum_reg[10]_i_1_n_7 ;
  wire \accum_reg[14]_i_1_n_0 ;
  wire \accum_reg[14]_i_1_n_4 ;
  wire \accum_reg[14]_i_1_n_5 ;
  wire \accum_reg[14]_i_1_n_6 ;
  wire \accum_reg[14]_i_1_n_7 ;
  wire \accum_reg[18]_i_1_n_0 ;
  wire \accum_reg[18]_i_1_n_4 ;
  wire \accum_reg[18]_i_1_n_5 ;
  wire \accum_reg[18]_i_1_n_6 ;
  wire \accum_reg[18]_i_1_n_7 ;
  wire \accum_reg[22]_i_1_n_6 ;
  wire \accum_reg[22]_i_1_n_7 ;
  wire \accum_reg[2]_i_1_n_0 ;
  wire \accum_reg[2]_i_1_n_4 ;
  wire \accum_reg[2]_i_1_n_5 ;
  wire \accum_reg[2]_i_1_n_6 ;
  wire \accum_reg[2]_i_1_n_7 ;
  wire \accum_reg[6]_i_1_n_0 ;
  wire \accum_reg[6]_i_1_n_4 ;
  wire \accum_reg[6]_i_1_n_5 ;
  wire \accum_reg[6]_i_1_n_6 ;
  wire \accum_reg[6]_i_1_n_7 ;
  wire clk;
  wire [12:0]count;
  wire count0_carry__0_i_1_n_0;
  wire count0_carry__0_i_2_n_0;
  wire count0_carry__0_i_3_n_0;
  wire count0_carry__0_i_4_n_0;
  wire count0_carry__0_n_0;
  wire count0_carry__0_n_4;
  wire count0_carry__0_n_5;
  wire count0_carry__0_n_6;
  wire count0_carry__0_n_7;
  wire count0_carry__1_i_1_n_0;
  wire count0_carry__1_i_2_n_0;
  wire count0_carry__1_i_3_n_0;
  wire count0_carry__1_i_4_n_0;
  wire count0_carry__1_n_4;
  wire count0_carry__1_n_5;
  wire count0_carry__1_n_6;
  wire count0_carry__1_n_7;
  wire count0_carry_i_1_n_0;
  wire count0_carry_i_2_n_0;
  wire count0_carry_i_3_n_0;
  wire count0_carry_i_4_n_0;
  wire count0_carry_n_0;
  wire count0_carry_n_4;
  wire count0_carry_n_5;
  wire count0_carry_n_6;
  wire count0_carry_n_7;
  wire \count[0]_i_1_n_0 ;
  wire \count[12]_i_2_n_0 ;
  wire \count[12]_i_3_n_0 ;
  wire [20:0]delta;
  wire [20:0]delta0;
  wire delta0_carry__0_n_0;
  wire delta0_carry_n_0;
  wire [23:0]delta_d1;
  wire [23:0]delta_d2;
  wire [23:2]delta_d3;
  wire [21:0]i_out_0_reg;
  wire i_out_1_reg_i_22;
  wire i_out_3_reg_i_23;
  wire [21:0]i_out_4_reg;
  wire i_out_5_reg_i_22;
  wire [0:0]i_out_5_reg_i_23;
  wire [22:0]i_out_6_reg;
  wire i_out_7_reg_i_23;
  wire last_input;
  wire output_tx_am_ack;
  wire [20:0]p_0_in;
  wire [7:0]\s_output_am_out_reg[23] ;
  wire [3:0]\s_output_am_out_reg[23]_0 ;
  wire tree_0010_carry__0_i_1_n_0;
  wire tree_0010_carry__0_i_2_n_0;
  wire tree_0010_carry__0_i_3_n_0;
  wire tree_0010_carry__0_i_4_n_0;
  wire tree_0010_carry__0_n_0;
  wire tree_0010_carry__1_i_1_n_0;
  wire tree_0010_carry__1_i_2_n_0;
  wire tree_0010_carry__1_i_3_n_0;
  wire tree_0010_carry__1_i_4_n_0;
  wire tree_0010_carry__1_n_0;
  wire tree_0010_carry__2_i_1_n_0;
  wire tree_0010_carry__2_i_2_n_0;
  wire tree_0010_carry__2_i_3_n_0;
  wire tree_0010_carry__2_i_4_n_0;
  wire tree_0010_carry__2_n_0;
  wire tree_0010_carry__3_i_1_n_0;
  wire tree_0010_carry__3_i_2_n_0;
  wire tree_0010_carry__3_i_3_n_0;
  wire tree_0010_carry__3_i_4_n_0;
  wire tree_0010_carry__3_n_0;
  wire tree_0010_carry__4_i_1_n_0;
  wire tree_0010_carry__4_i_2_n_0;
  wire tree_0010_carry_i_1_n_0;
  wire tree_0010_carry_i_2_n_0;
  wire tree_0010_carry_i_3_n_0;
  wire tree_0010_carry_i_4_n_0;
  wire tree_0010_carry_n_0;
  wire tree_010_carry__0_i_1_n_0;
  wire tree_010_carry__0_i_2_n_0;
  wire tree_010_carry__0_i_3_n_0;
  wire tree_010_carry__0_i_4_n_0;
  wire tree_010_carry__0_n_0;
  wire tree_010_carry__0_n_4;
  wire tree_010_carry__0_n_5;
  wire tree_010_carry__0_n_6;
  wire tree_010_carry__0_n_7;
  wire tree_010_carry__1_i_1_n_0;
  wire tree_010_carry__1_i_2_n_0;
  wire tree_010_carry__1_i_3_n_0;
  wire tree_010_carry__1_i_4_n_0;
  wire tree_010_carry__1_n_0;
  wire tree_010_carry__1_n_4;
  wire tree_010_carry__1_n_5;
  wire tree_010_carry__1_n_6;
  wire tree_010_carry__1_n_7;
  wire tree_010_carry__2_i_1_n_0;
  wire tree_010_carry__2_i_2_n_0;
  wire tree_010_carry__2_i_3_n_0;
  wire tree_010_carry__2_i_4_n_0;
  wire tree_010_carry__2_n_0;
  wire tree_010_carry__2_n_4;
  wire tree_010_carry__2_n_5;
  wire tree_010_carry__2_n_6;
  wire tree_010_carry__2_n_7;
  wire tree_010_carry__3_i_1_n_0;
  wire tree_010_carry__3_i_2_n_0;
  wire tree_010_carry__3_i_3_n_0;
  wire tree_010_carry__3_i_4_n_0;
  wire tree_010_carry__3_n_0;
  wire tree_010_carry__3_n_4;
  wire tree_010_carry__3_n_5;
  wire tree_010_carry__3_n_6;
  wire tree_010_carry__3_n_7;
  wire tree_010_carry__4_i_1_n_0;
  wire tree_010_carry__4_i_2_n_0;
  wire tree_010_carry__4_i_3_n_0;
  wire tree_010_carry__4_n_5;
  wire tree_010_carry__4_n_6;
  wire tree_010_carry__4_n_7;
  wire tree_010_carry_i_1_n_0;
  wire tree_010_carry_i_2_n_0;
  wire tree_010_carry_i_3_n_0;
  wire tree_010_carry_n_0;
  wire tree_010_carry_n_4;
  wire tree_010_carry_n_5;
  wire tree_010_carry_n_6;
  wire tree_010_carry_n_7;
  wire tree_0110_carry__0_i_1_n_0;
  wire tree_0110_carry__0_i_2_n_0;
  wire tree_0110_carry__0_i_3_n_0;
  wire tree_0110_carry__0_i_4_n_0;
  wire tree_0110_carry__0_n_0;
  wire tree_0110_carry__1_i_1_n_0;
  wire tree_0110_carry__1_i_2_n_0;
  wire tree_0110_carry__1_i_3_n_0;
  wire tree_0110_carry__1_i_4_n_0;
  wire tree_0110_carry__1_n_0;
  wire tree_0110_carry__2_i_1_n_0;
  wire tree_0110_carry__2_i_2_n_0;
  wire tree_0110_carry__2_i_3_n_0;
  wire tree_0110_carry__2_i_4_n_0;
  wire tree_0110_carry__2_n_0;
  wire tree_0110_carry__3_i_1_n_0;
  wire tree_0110_carry__3_i_2_n_0;
  wire tree_0110_carry__3_i_3_n_0;
  wire tree_0110_carry__3_i_4_n_0;
  wire tree_0110_carry__3_n_0;
  wire tree_0110_carry__4_i_1_n_0;
  wire tree_0110_carry__4_i_2_n_0;
  wire tree_0110_carry__4_i_3_n_0;
  wire tree_0110_carry_i_1_n_0;
  wire tree_0110_carry_i_2_n_0;
  wire tree_0110_carry_i_3_n_0;
  wire tree_0110_carry_i_4_n_0;
  wire tree_0110_carry_n_0;
  wire \tree_0_reg_n_0_[10] ;
  wire \tree_0_reg_n_0_[11] ;
  wire \tree_0_reg_n_0_[12] ;
  wire \tree_0_reg_n_0_[13] ;
  wire \tree_0_reg_n_0_[14] ;
  wire \tree_0_reg_n_0_[15] ;
  wire \tree_0_reg_n_0_[16] ;
  wire \tree_0_reg_n_0_[17] ;
  wire \tree_0_reg_n_0_[18] ;
  wire \tree_0_reg_n_0_[19] ;
  wire \tree_0_reg_n_0_[20] ;
  wire \tree_0_reg_n_0_[21] ;
  wire \tree_0_reg_n_0_[22] ;
  wire \tree_0_reg_n_0_[23] ;
  wire \tree_0_reg_n_0_[2] ;
  wire \tree_0_reg_n_0_[3] ;
  wire \tree_0_reg_n_0_[4] ;
  wire \tree_0_reg_n_0_[5] ;
  wire \tree_0_reg_n_0_[6] ;
  wire \tree_0_reg_n_0_[7] ;
  wire \tree_0_reg_n_0_[8] ;
  wire \tree_0_reg_n_0_[9] ;
  wire tree_1010_carry__0_i_1_n_0;
  wire tree_1010_carry__0_i_2_n_0;
  wire tree_1010_carry__0_i_3_n_0;
  wire tree_1010_carry__0_i_4_n_0;
  wire tree_1010_carry__0_n_0;
  wire tree_1010_carry__1_i_1_n_0;
  wire tree_1010_carry__1_i_2_n_0;
  wire tree_1010_carry__1_i_3_n_0;
  wire tree_1010_carry__1_i_4_n_0;
  wire tree_1010_carry__1_n_0;
  wire tree_1010_carry__2_i_1_n_0;
  wire tree_1010_carry__2_i_2_n_0;
  wire tree_1010_carry__2_i_3_n_0;
  wire tree_1010_carry__2_i_4_n_0;
  wire tree_1010_carry__2_n_0;
  wire tree_1010_carry__3_i_1_n_0;
  wire tree_1010_carry__3_i_2_n_0;
  wire tree_1010_carry__3_i_3_n_0;
  wire tree_1010_carry__3_i_4_n_0;
  wire tree_1010_carry__3_n_0;
  wire tree_1010_carry__4_i_1_n_0;
  wire tree_1010_carry__4_i_2_n_0;
  wire tree_1010_carry_i_1_n_0;
  wire tree_1010_carry_i_2_n_0;
  wire tree_1010_carry_i_3_n_0;
  wire tree_1010_carry_i_4_n_0;
  wire tree_1010_carry_n_0;
  wire tree_10_carry__0_i_1_n_0;
  wire tree_10_carry__0_i_2_n_0;
  wire tree_10_carry__0_i_3_n_0;
  wire tree_10_carry__0_i_4_n_0;
  wire tree_10_carry__0_n_0;
  wire tree_10_carry__0_n_4;
  wire tree_10_carry__0_n_5;
  wire tree_10_carry__0_n_6;
  wire tree_10_carry__0_n_7;
  wire tree_10_carry__1_i_1_n_0;
  wire tree_10_carry__1_i_2_n_0;
  wire tree_10_carry__1_i_3_n_0;
  wire tree_10_carry__1_i_4_n_0;
  wire tree_10_carry__1_n_0;
  wire tree_10_carry__1_n_4;
  wire tree_10_carry__1_n_5;
  wire tree_10_carry__1_n_6;
  wire tree_10_carry__1_n_7;
  wire tree_10_carry__2_i_1_n_0;
  wire tree_10_carry__2_i_2_n_0;
  wire tree_10_carry__2_i_3_n_0;
  wire tree_10_carry__2_i_4_n_0;
  wire tree_10_carry__2_n_0;
  wire tree_10_carry__2_n_4;
  wire tree_10_carry__2_n_5;
  wire tree_10_carry__2_n_6;
  wire tree_10_carry__2_n_7;
  wire tree_10_carry__3_i_1_n_0;
  wire tree_10_carry__3_i_2_n_0;
  wire tree_10_carry__3_i_3_n_0;
  wire tree_10_carry__3_i_4_n_0;
  wire tree_10_carry__3_n_0;
  wire tree_10_carry__3_n_4;
  wire tree_10_carry__3_n_5;
  wire tree_10_carry__3_n_6;
  wire tree_10_carry__3_n_7;
  wire tree_10_carry__4_i_1__0_n_0;
  wire tree_10_carry__4_i_2_n_0;
  wire tree_10_carry__4_i_3_n_0;
  wire tree_10_carry__4_n_5;
  wire tree_10_carry__4_n_6;
  wire tree_10_carry__4_n_7;
  wire tree_10_carry_i_1_n_0;
  wire tree_10_carry_i_2_n_0;
  wire tree_10_carry_i_3_n_0;
  wire tree_10_carry_n_0;
  wire tree_10_carry_n_4;
  wire tree_10_carry_n_5;
  wire tree_10_carry_n_6;
  wire tree_110_carry__0_i_1_n_0;
  wire tree_110_carry__0_i_2_n_0;
  wire tree_110_carry__0_i_3_n_0;
  wire tree_110_carry__0_i_4_n_0;
  wire tree_110_carry__0_n_0;
  wire tree_110_carry__0_n_4;
  wire tree_110_carry__0_n_5;
  wire tree_110_carry__0_n_6;
  wire tree_110_carry__0_n_7;
  wire tree_110_carry__1_i_1_n_0;
  wire tree_110_carry__1_i_2_n_0;
  wire tree_110_carry__1_i_3_n_0;
  wire tree_110_carry__1_i_4_n_0;
  wire tree_110_carry__1_n_0;
  wire tree_110_carry__1_n_4;
  wire tree_110_carry__1_n_5;
  wire tree_110_carry__1_n_6;
  wire tree_110_carry__1_n_7;
  wire tree_110_carry__2_i_1_n_0;
  wire tree_110_carry__2_i_2_n_0;
  wire tree_110_carry__2_i_3_n_0;
  wire tree_110_carry__2_i_4_n_0;
  wire tree_110_carry__2_n_0;
  wire tree_110_carry__2_n_4;
  wire tree_110_carry__2_n_5;
  wire tree_110_carry__2_n_6;
  wire tree_110_carry__2_n_7;
  wire tree_110_carry__3_i_1_n_0;
  wire tree_110_carry__3_i_2_n_0;
  wire tree_110_carry__3_i_3_n_0;
  wire tree_110_carry__3_i_4_n_0;
  wire tree_110_carry__3_n_0;
  wire tree_110_carry__3_n_4;
  wire tree_110_carry__3_n_5;
  wire tree_110_carry__3_n_6;
  wire tree_110_carry__3_n_7;
  wire tree_110_carry__4_i_1_n_0;
  wire tree_110_carry__4_i_2_n_0;
  wire tree_110_carry__4_i_3_n_0;
  wire tree_110_carry__4_n_5;
  wire tree_110_carry__4_n_6;
  wire tree_110_carry__4_n_7;
  wire tree_110_carry_i_1_n_0;
  wire tree_110_carry_i_2_n_0;
  wire tree_110_carry_i_3_n_0;
  wire tree_110_carry_n_0;
  wire tree_110_carry_n_4;
  wire tree_110_carry_n_5;
  wire tree_110_carry_n_6;
  wire tree_1110_carry__0_i_1_n_0;
  wire tree_1110_carry__0_i_2_n_0;
  wire tree_1110_carry__0_i_3_n_0;
  wire tree_1110_carry__0_i_4_n_0;
  wire tree_1110_carry__0_n_0;
  wire tree_1110_carry__1_i_1_n_0;
  wire tree_1110_carry__1_i_2_n_0;
  wire tree_1110_carry__1_i_3_n_0;
  wire tree_1110_carry__1_i_4_n_0;
  wire tree_1110_carry__1_n_0;
  wire tree_1110_carry__2_i_1_n_0;
  wire tree_1110_carry__2_i_2_n_0;
  wire tree_1110_carry__2_i_3_n_0;
  wire tree_1110_carry__2_i_4_n_0;
  wire tree_1110_carry__2_n_0;
  wire tree_1110_carry__3_i_1_n_0;
  wire tree_1110_carry__3_i_2_n_0;
  wire tree_1110_carry__3_i_3_n_0;
  wire tree_1110_carry__3_i_4_n_0;
  wire tree_1110_carry__3_n_0;
  wire tree_1110_carry__4_i_1_n_0;
  wire tree_1110_carry__4_i_2_n_0;
  wire tree_1110_carry__4_i_3_n_0;
  wire tree_1110_carry_i_1_n_0;
  wire tree_1110_carry_i_2_n_0;
  wire tree_1110_carry_i_3_n_0;
  wire tree_1110_carry_i_4_n_0;
  wire tree_1110_carry_n_0;
  wire \tree_1_reg_n_0_[10] ;
  wire \tree_1_reg_n_0_[11] ;
  wire \tree_1_reg_n_0_[12] ;
  wire \tree_1_reg_n_0_[13] ;
  wire \tree_1_reg_n_0_[14] ;
  wire \tree_1_reg_n_0_[15] ;
  wire \tree_1_reg_n_0_[16] ;
  wire \tree_1_reg_n_0_[17] ;
  wire \tree_1_reg_n_0_[18] ;
  wire \tree_1_reg_n_0_[19] ;
  wire \tree_1_reg_n_0_[20] ;
  wire \tree_1_reg_n_0_[21] ;
  wire \tree_1_reg_n_0_[22] ;
  wire \tree_1_reg_n_0_[23] ;
  wire \tree_1_reg_n_0_[2] ;
  wire \tree_1_reg_n_0_[3] ;
  wire \tree_1_reg_n_0_[4] ;
  wire \tree_1_reg_n_0_[5] ;
  wire \tree_1_reg_n_0_[6] ;
  wire \tree_1_reg_n_0_[7] ;
  wire \tree_1_reg_n_0_[8] ;
  wire \tree_1_reg_n_0_[9] ;
  wire [2:0]\NLW_accum_reg[10]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_accum_reg[14]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_accum_reg[18]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_accum_reg[22]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_accum_reg[22]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_accum_reg[2]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_accum_reg[6]_i_1_CO_UNCONNECTED ;
  wire [2:0]NLW_count0_carry_CO_UNCONNECTED;
  wire [2:0]NLW_count0_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_count0_carry__1_CO_UNCONNECTED;
  wire [2:0]NLW_delta0_carry_CO_UNCONNECTED;
  wire [2:0]NLW_delta0_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_delta0_carry__1_CO_UNCONNECTED;
  wire [3:1]NLW_delta0_carry__1_O_UNCONNECTED;
  wire [2:0]NLW_tree_0010_carry_CO_UNCONNECTED;
  wire [0:0]NLW_tree_0010_carry_O_UNCONNECTED;
  wire [2:0]NLW_tree_0010_carry__0_CO_UNCONNECTED;
  wire [2:0]NLW_tree_0010_carry__1_CO_UNCONNECTED;
  wire [2:0]NLW_tree_0010_carry__2_CO_UNCONNECTED;
  wire [2:0]NLW_tree_0010_carry__3_CO_UNCONNECTED;
  wire [3:0]NLW_tree_0010_carry__4_CO_UNCONNECTED;
  wire [3:2]NLW_tree_0010_carry__4_O_UNCONNECTED;
  wire [2:0]NLW_tree_010_carry_CO_UNCONNECTED;
  wire [2:0]NLW_tree_010_carry__0_CO_UNCONNECTED;
  wire [2:0]NLW_tree_010_carry__1_CO_UNCONNECTED;
  wire [2:0]NLW_tree_010_carry__2_CO_UNCONNECTED;
  wire [2:0]NLW_tree_010_carry__3_CO_UNCONNECTED;
  wire [3:0]NLW_tree_010_carry__4_CO_UNCONNECTED;
  wire [3:3]NLW_tree_010_carry__4_O_UNCONNECTED;
  wire [2:0]NLW_tree_0110_carry_CO_UNCONNECTED;
  wire [0:0]NLW_tree_0110_carry_O_UNCONNECTED;
  wire [2:0]NLW_tree_0110_carry__0_CO_UNCONNECTED;
  wire [2:0]NLW_tree_0110_carry__1_CO_UNCONNECTED;
  wire [2:0]NLW_tree_0110_carry__2_CO_UNCONNECTED;
  wire [2:0]NLW_tree_0110_carry__3_CO_UNCONNECTED;
  wire [3:0]NLW_tree_0110_carry__4_CO_UNCONNECTED;
  wire [3:3]NLW_tree_0110_carry__4_O_UNCONNECTED;
  wire [2:0]NLW_tree_1010_carry_CO_UNCONNECTED;
  wire [0:0]NLW_tree_1010_carry_O_UNCONNECTED;
  wire [2:0]NLW_tree_1010_carry__0_CO_UNCONNECTED;
  wire [2:0]NLW_tree_1010_carry__1_CO_UNCONNECTED;
  wire [2:0]NLW_tree_1010_carry__2_CO_UNCONNECTED;
  wire [2:0]NLW_tree_1010_carry__3_CO_UNCONNECTED;
  wire [3:0]NLW_tree_1010_carry__4_CO_UNCONNECTED;
  wire [3:2]NLW_tree_1010_carry__4_O_UNCONNECTED;
  wire [2:0]NLW_tree_10_carry_CO_UNCONNECTED;
  wire [0:0]NLW_tree_10_carry_O_UNCONNECTED;
  wire [2:0]NLW_tree_10_carry__0_CO_UNCONNECTED;
  wire [2:0]NLW_tree_10_carry__1_CO_UNCONNECTED;
  wire [2:0]NLW_tree_10_carry__2_CO_UNCONNECTED;
  wire [2:0]NLW_tree_10_carry__3_CO_UNCONNECTED;
  wire [3:0]NLW_tree_10_carry__4_CO_UNCONNECTED;
  wire [3:3]NLW_tree_10_carry__4_O_UNCONNECTED;
  wire [2:0]NLW_tree_110_carry_CO_UNCONNECTED;
  wire [0:0]NLW_tree_110_carry_O_UNCONNECTED;
  wire [2:0]NLW_tree_110_carry__0_CO_UNCONNECTED;
  wire [2:0]NLW_tree_110_carry__1_CO_UNCONNECTED;
  wire [2:0]NLW_tree_110_carry__2_CO_UNCONNECTED;
  wire [2:0]NLW_tree_110_carry__3_CO_UNCONNECTED;
  wire [3:0]NLW_tree_110_carry__4_CO_UNCONNECTED;
  wire [3:3]NLW_tree_110_carry__4_O_UNCONNECTED;
  wire [2:0]NLW_tree_1110_carry_CO_UNCONNECTED;
  wire [0:0]NLW_tree_1110_carry_O_UNCONNECTED;
  wire [2:0]NLW_tree_1110_carry__0_CO_UNCONNECTED;
  wire [2:0]NLW_tree_1110_carry__1_CO_UNCONNECTED;
  wire [2:0]NLW_tree_1110_carry__2_CO_UNCONNECTED;
  wire [2:0]NLW_tree_1110_carry__3_CO_UNCONNECTED;
  wire [3:0]NLW_tree_1110_carry__4_CO_UNCONNECTED;
  wire [3:3]NLW_tree_1110_carry__4_O_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \accum[10]_i_2 
       (.I0(delta[20]),
        .I1(accum_reg[13]),
        .O(\accum[10]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum[10]_i_3 
       (.I0(delta[20]),
        .I1(accum_reg[12]),
        .O(\accum[10]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum[10]_i_4 
       (.I0(delta[20]),
        .I1(accum_reg[11]),
        .O(\accum[10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum[10]_i_5 
       (.I0(delta[7]),
        .I1(accum_reg[10]),
        .O(\accum[10]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum[14]_i_2 
       (.I0(delta[20]),
        .I1(accum_reg[17]),
        .O(\accum[14]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum[14]_i_3 
       (.I0(delta[20]),
        .I1(accum_reg[16]),
        .O(\accum[14]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum[14]_i_4 
       (.I0(delta[20]),
        .I1(accum_reg[15]),
        .O(\accum[14]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum[14]_i_5 
       (.I0(delta[20]),
        .I1(accum_reg[14]),
        .O(\accum[14]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum[18]_i_2 
       (.I0(delta[20]),
        .I1(accum_reg[21]),
        .O(\accum[18]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum[18]_i_3 
       (.I0(delta[20]),
        .I1(accum_reg[20]),
        .O(\accum[18]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum[18]_i_4 
       (.I0(delta[20]),
        .I1(accum_reg[19]),
        .O(\accum[18]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum[18]_i_5 
       (.I0(delta[20]),
        .I1(accum_reg[18]),
        .O(\accum[18]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum[22]_i_2__0 
       (.I0(delta[20]),
        .I1(accum_reg[23]),
        .O(\accum[22]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum[22]_i_3 
       (.I0(delta[20]),
        .I1(accum_reg[22]),
        .O(\accum[22]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum[2]_i_2 
       (.I0(delta[2]),
        .I1(accum_reg[5]),
        .O(\accum[2]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum[2]_i_3 
       (.I0(delta[1]),
        .I1(accum_reg[4]),
        .O(\accum[2]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum[2]_i_4 
       (.I0(delta[0]),
        .I1(accum_reg[3]),
        .O(\accum[2]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum[6]_i_2 
       (.I0(delta[6]),
        .I1(accum_reg[9]),
        .O(\accum[6]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum[6]_i_3 
       (.I0(delta[5]),
        .I1(accum_reg[8]),
        .O(\accum[6]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum[6]_i_4 
       (.I0(delta[4]),
        .I1(accum_reg[7]),
        .O(\accum[6]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum[6]_i_5 
       (.I0(delta[3]),
        .I1(accum_reg[6]),
        .O(\accum[6]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\accum_reg[10]_i_1_n_7 ),
        .Q(accum_reg[10]),
        .R(1'b0));
  CARRY4 \accum_reg[10]_i_1 
       (.CI(\accum_reg[6]_i_1_n_0 ),
        .CO({\accum_reg[10]_i_1_n_0 ,\NLW_accum_reg[10]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({delta[20],delta[20],delta[20],delta[7]}),
        .O({\accum_reg[10]_i_1_n_4 ,\accum_reg[10]_i_1_n_5 ,\accum_reg[10]_i_1_n_6 ,\accum_reg[10]_i_1_n_7 }),
        .S({\accum[10]_i_2_n_0 ,\accum[10]_i_3_n_0 ,\accum[10]_i_4_n_0 ,\accum[10]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\accum_reg[10]_i_1_n_6 ),
        .Q(accum_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\accum_reg[10]_i_1_n_5 ),
        .Q(accum_reg[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\accum_reg[10]_i_1_n_4 ),
        .Q(accum_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\accum_reg[14]_i_1_n_7 ),
        .Q(accum_reg[14]),
        .R(1'b0));
  CARRY4 \accum_reg[14]_i_1 
       (.CI(\accum_reg[10]_i_1_n_0 ),
        .CO({\accum_reg[14]_i_1_n_0 ,\NLW_accum_reg[14]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({delta[20],delta[20],delta[20],delta[20]}),
        .O({\accum_reg[14]_i_1_n_4 ,\accum_reg[14]_i_1_n_5 ,\accum_reg[14]_i_1_n_6 ,\accum_reg[14]_i_1_n_7 }),
        .S({\accum[14]_i_2_n_0 ,\accum[14]_i_3_n_0 ,\accum[14]_i_4_n_0 ,\accum[14]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\accum_reg[14]_i_1_n_6 ),
        .Q(accum_reg[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\accum_reg[14]_i_1_n_5 ),
        .Q(accum_reg[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\accum_reg[14]_i_1_n_4 ),
        .Q(accum_reg[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\accum_reg[18]_i_1_n_7 ),
        .Q(accum_reg[18]),
        .R(1'b0));
  CARRY4 \accum_reg[18]_i_1 
       (.CI(\accum_reg[14]_i_1_n_0 ),
        .CO({\accum_reg[18]_i_1_n_0 ,\NLW_accum_reg[18]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({delta[20],delta[20],delta[20],delta[20]}),
        .O({\accum_reg[18]_i_1_n_4 ,\accum_reg[18]_i_1_n_5 ,\accum_reg[18]_i_1_n_6 ,\accum_reg[18]_i_1_n_7 }),
        .S({\accum[18]_i_2_n_0 ,\accum[18]_i_3_n_0 ,\accum[18]_i_4_n_0 ,\accum[18]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\accum_reg[18]_i_1_n_6 ),
        .Q(accum_reg[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\accum_reg[18]_i_1_n_5 ),
        .Q(accum_reg[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\accum_reg[18]_i_1_n_4 ),
        .Q(accum_reg[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\accum_reg[22]_i_1_n_7 ),
        .Q(accum_reg[22]),
        .R(1'b0));
  CARRY4 \accum_reg[22]_i_1 
       (.CI(\accum_reg[18]_i_1_n_0 ),
        .CO(\NLW_accum_reg[22]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,delta[20]}),
        .O({\NLW_accum_reg[22]_i_1_O_UNCONNECTED [3:2],\accum_reg[22]_i_1_n_6 ,\accum_reg[22]_i_1_n_7 }),
        .S({1'b0,1'b0,\accum[22]_i_2__0_n_0 ,\accum[22]_i_3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\accum_reg[22]_i_1_n_6 ),
        .Q(accum_reg[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\accum_reg[2]_i_1_n_7 ),
        .Q(accum_reg[2]),
        .R(1'b0));
  CARRY4 \accum_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\accum_reg[2]_i_1_n_0 ,\NLW_accum_reg[2]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({delta[2:0],1'b0}),
        .O({\accum_reg[2]_i_1_n_4 ,\accum_reg[2]_i_1_n_5 ,\accum_reg[2]_i_1_n_6 ,\accum_reg[2]_i_1_n_7 }),
        .S({\accum[2]_i_2_n_0 ,\accum[2]_i_3_n_0 ,\accum[2]_i_4_n_0 ,accum_reg[2]}));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\accum_reg[2]_i_1_n_6 ),
        .Q(accum_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\accum_reg[2]_i_1_n_5 ),
        .Q(accum_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\accum_reg[2]_i_1_n_4 ),
        .Q(accum_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\accum_reg[6]_i_1_n_7 ),
        .Q(accum_reg[6]),
        .R(1'b0));
  CARRY4 \accum_reg[6]_i_1 
       (.CI(\accum_reg[2]_i_1_n_0 ),
        .CO({\accum_reg[6]_i_1_n_0 ,\NLW_accum_reg[6]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(delta[6:3]),
        .O({\accum_reg[6]_i_1_n_4 ,\accum_reg[6]_i_1_n_5 ,\accum_reg[6]_i_1_n_6 ,\accum_reg[6]_i_1_n_7 }),
        .S({\accum[6]_i_2_n_0 ,\accum[6]_i_3_n_0 ,\accum[6]_i_4_n_0 ,\accum[6]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\accum_reg[6]_i_1_n_6 ),
        .Q(accum_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\accum_reg[6]_i_1_n_5 ),
        .Q(accum_reg[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\accum_reg[6]_i_1_n_4 ),
        .Q(accum_reg[9]),
        .R(1'b0));
  CARRY4 count0_carry
       (.CI(1'b0),
        .CO({count0_carry_n_0,NLW_count0_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(count[0]),
        .DI(count[4:1]),
        .O({count0_carry_n_4,count0_carry_n_5,count0_carry_n_6,count0_carry_n_7}),
        .S({count0_carry_i_1_n_0,count0_carry_i_2_n_0,count0_carry_i_3_n_0,count0_carry_i_4_n_0}));
  CARRY4 count0_carry__0
       (.CI(count0_carry_n_0),
        .CO({count0_carry__0_n_0,NLW_count0_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(count[8:5]),
        .O({count0_carry__0_n_4,count0_carry__0_n_5,count0_carry__0_n_6,count0_carry__0_n_7}),
        .S({count0_carry__0_i_1_n_0,count0_carry__0_i_2_n_0,count0_carry__0_i_3_n_0,count0_carry__0_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    count0_carry__0_i_1
       (.I0(count[8]),
        .O(count0_carry__0_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    count0_carry__0_i_2
       (.I0(count[7]),
        .O(count0_carry__0_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    count0_carry__0_i_3
       (.I0(count[6]),
        .O(count0_carry__0_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    count0_carry__0_i_4
       (.I0(count[5]),
        .O(count0_carry__0_i_4_n_0));
  CARRY4 count0_carry__1
       (.CI(count0_carry__0_n_0),
        .CO(NLW_count0_carry__1_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,count[11:9]}),
        .O({count0_carry__1_n_4,count0_carry__1_n_5,count0_carry__1_n_6,count0_carry__1_n_7}),
        .S({count0_carry__1_i_1_n_0,count0_carry__1_i_2_n_0,count0_carry__1_i_3_n_0,count0_carry__1_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    count0_carry__1_i_1
       (.I0(count[12]),
        .O(count0_carry__1_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    count0_carry__1_i_2
       (.I0(count[11]),
        .O(count0_carry__1_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    count0_carry__1_i_3
       (.I0(count[10]),
        .O(count0_carry__1_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    count0_carry__1_i_4
       (.I0(count[9]),
        .O(count0_carry__1_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    count0_carry_i_1
       (.I0(count[4]),
        .O(count0_carry_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    count0_carry_i_2
       (.I0(count[3]),
        .O(count0_carry_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    count0_carry_i_3
       (.I0(count[2]),
        .O(count0_carry_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    count0_carry_i_4
       (.I0(count[1]),
        .O(count0_carry_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \count[0]_i_1 
       (.I0(count[0]),
        .O(\count[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00020000)) 
    \count[12]_i_1 
       (.I0(\count[12]_i_2_n_0 ),
        .I1(count[2]),
        .I2(count[1]),
        .I3(count[0]),
        .I4(\count[12]_i_3_n_0 ),
        .O(last_input));
  LUT4 #(
    .INIT(16'h0001)) 
    \count[12]_i_2 
       (.I0(count[6]),
        .I1(count[5]),
        .I2(count[4]),
        .I3(count[3]),
        .O(\count[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \count[12]_i_3 
       (.I0(count[7]),
        .I1(count[8]),
        .I2(count[9]),
        .I3(count[10]),
        .I4(count[12]),
        .I5(count[11]),
        .O(\count[12]_i_3_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \count_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\count[0]_i_1_n_0 ),
        .Q(count[0]),
        .S(last_input));
  FDSE #(
    .INIT(1'b0)) 
    \count_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(count0_carry__1_n_6),
        .Q(count[10]),
        .S(last_input));
  FDSE #(
    .INIT(1'b0)) 
    \count_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(count0_carry__1_n_5),
        .Q(count[11]),
        .S(last_input));
  FDSE #(
    .INIT(1'b0)) 
    \count_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(count0_carry__1_n_4),
        .Q(count[12]),
        .S(last_input));
  FDSE #(
    .INIT(1'b0)) 
    \count_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(count0_carry_n_7),
        .Q(count[1]),
        .S(last_input));
  FDSE #(
    .INIT(1'b0)) 
    \count_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(count0_carry_n_6),
        .Q(count[2]),
        .S(last_input));
  FDSE #(
    .INIT(1'b0)) 
    \count_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(count0_carry_n_5),
        .Q(count[3]),
        .S(last_input));
  FDSE #(
    .INIT(1'b0)) 
    \count_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(count0_carry_n_4),
        .Q(count[4]),
        .S(last_input));
  FDSE #(
    .INIT(1'b0)) 
    \count_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(count0_carry__0_n_7),
        .Q(count[5]),
        .S(last_input));
  FDSE #(
    .INIT(1'b0)) 
    \count_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(count0_carry__0_n_6),
        .Q(count[6]),
        .S(last_input));
  FDSE #(
    .INIT(1'b0)) 
    \count_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(count0_carry__0_n_5),
        .Q(count[7]),
        .S(last_input));
  FDSE #(
    .INIT(1'b0)) 
    \count_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(count0_carry__0_n_4),
        .Q(count[8]),
        .S(last_input));
  FDSE #(
    .INIT(1'b0)) 
    \count_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(count0_carry__1_n_7),
        .Q(count[9]),
        .S(last_input));
  CARRY4 delta0_carry
       (.CI(1'b0),
        .CO({delta0_carry_n_0,NLW_delta0_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b1),
        .DI(\s_output_am_out_reg[23] [3:0]),
        .O(delta0[3:0]),
        .S(S));
  CARRY4 delta0_carry__0
       (.CI(delta0_carry_n_0),
        .CO({delta0_carry__0_n_0,NLW_delta0_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({Q[7],\s_output_am_out_reg[23] [6:4]}),
        .O(delta0[7:4]),
        .S(\s_output_am_out_reg[23]_0 ));
  CARRY4 delta0_carry__1
       (.CI(delta0_carry__0_n_0),
        .CO(NLW_delta0_carry__1_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_delta0_carry__1_O_UNCONNECTED[3:1],delta0[20]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE #(
    .INIT(1'b0)) 
    \delta_d1_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(delta[0]),
        .Q(delta_d1[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \delta_d1_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(delta[1]),
        .Q(delta_d1[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \delta_d1_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(delta[20]),
        .Q(delta_d1[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \delta_d1_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(delta[2]),
        .Q(delta_d1[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \delta_d1_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(delta[3]),
        .Q(delta_d1[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \delta_d1_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(delta[4]),
        .Q(delta_d1[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \delta_d1_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(delta[5]),
        .Q(delta_d1[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \delta_d1_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(delta[6]),
        .Q(delta_d1[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \delta_d1_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(delta[7]),
        .Q(delta_d1[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \delta_d2_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(delta_d1[0]),
        .Q(delta_d2[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \delta_d2_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(delta_d1[1]),
        .Q(delta_d2[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \delta_d2_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(delta_d1[23]),
        .Q(delta_d2[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \delta_d2_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(delta_d1[2]),
        .Q(delta_d2[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \delta_d2_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(delta_d1[3]),
        .Q(delta_d2[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \delta_d2_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(delta_d1[4]),
        .Q(delta_d2[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \delta_d2_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(delta_d1[5]),
        .Q(delta_d2[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \delta_d2_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(delta_d1[6]),
        .Q(delta_d2[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \delta_d2_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(delta_d1[7]),
        .Q(delta_d2[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \delta_d3_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(delta_d2[0]),
        .Q(A[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \delta_d3_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(delta_d2[1]),
        .Q(i_out_5_reg_i_23),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \delta_d3_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(delta_d2[23]),
        .Q(delta_d3[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \delta_d3_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(delta_d2[2]),
        .Q(delta_d3[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \delta_d3_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(delta_d2[3]),
        .Q(delta_d3[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \delta_d3_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(delta_d2[4]),
        .Q(delta_d3[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \delta_d3_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(delta_d2[5]),
        .Q(delta_d3[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \delta_d3_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(delta_d2[6]),
        .Q(delta_d3[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \delta_d3_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(delta_d2[7]),
        .Q(delta_d3[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \delta_reg[0] 
       (.C(clk),
        .CE(last_input),
        .D(delta0[0]),
        .Q(delta[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \delta_reg[1] 
       (.C(clk),
        .CE(last_input),
        .D(delta0[1]),
        .Q(delta[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \delta_reg[20] 
       (.C(clk),
        .CE(last_input),
        .D(delta0[20]),
        .Q(delta[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \delta_reg[2] 
       (.C(clk),
        .CE(last_input),
        .D(delta0[2]),
        .Q(delta[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \delta_reg[3] 
       (.C(clk),
        .CE(last_input),
        .D(delta0[3]),
        .Q(delta[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \delta_reg[4] 
       (.C(clk),
        .CE(last_input),
        .D(delta0[4]),
        .Q(delta[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \delta_reg[5] 
       (.C(clk),
        .CE(last_input),
        .D(delta0[5]),
        .Q(delta[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \delta_reg[6] 
       (.C(clk),
        .CE(last_input),
        .D(delta0[6]),
        .Q(delta[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \delta_reg[7] 
       (.C(clk),
        .CE(last_input),
        .D(delta0[7]),
        .Q(delta[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT2 #(
    .INIT(4'h6)) 
    i_out_1_reg_i_25
       (.I0(i_out_0_reg[0]),
        .I1(delta_d3[2]),
        .O(i_out_1_reg_i_22));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT2 #(
    .INIT(4'h6)) 
    i_out_3_reg_i_25
       (.I0(A[0]),
        .I1(i_out_5_reg_i_23),
        .O(i_out_3_reg_i_23));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT2 #(
    .INIT(4'h6)) 
    i_out_5_reg_i_25
       (.I0(i_out_4_reg[0]),
        .I1(delta_d3[2]),
        .O(i_out_5_reg_i_22));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT2 #(
    .INIT(4'h6)) 
    i_out_7_reg_i_25
       (.I0(i_out_6_reg[0]),
        .I1(i_out_5_reg_i_23),
        .O(i_out_7_reg_i_23));
  FDSE input_ack_reg
       (.C(clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(output_tx_am_ack),
        .S(last_input));
  FDRE #(
    .INIT(1'b0)) 
    \last_input_reg[0] 
       (.C(clk),
        .CE(last_input),
        .D(\s_output_am_out_reg[23] [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \last_input_reg[1] 
       (.C(clk),
        .CE(last_input),
        .D(\s_output_am_out_reg[23] [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \last_input_reg[2] 
       (.C(clk),
        .CE(last_input),
        .D(\s_output_am_out_reg[23] [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \last_input_reg[3] 
       (.C(clk),
        .CE(last_input),
        .D(\s_output_am_out_reg[23] [3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \last_input_reg[4] 
       (.C(clk),
        .CE(last_input),
        .D(\s_output_am_out_reg[23] [4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \last_input_reg[5] 
       (.C(clk),
        .CE(last_input),
        .D(\s_output_am_out_reg[23] [5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \last_input_reg[6] 
       (.C(clk),
        .CE(last_input),
        .D(\s_output_am_out_reg[23] [6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \last_input_reg[7] 
       (.C(clk),
        .CE(last_input),
        .D(\s_output_am_out_reg[23] [7]),
        .Q(Q[7]),
        .R(1'b0));
  CARRY4 tree_0010_carry
       (.CI(1'b0),
        .CO({tree_0010_carry_n_0,NLW_tree_0010_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(i_out_0_reg[3:0]),
        .O({p_0_in[2:0],NLW_tree_0010_carry_O_UNCONNECTED[0]}),
        .S({tree_0010_carry_i_1_n_0,tree_0010_carry_i_2_n_0,tree_0010_carry_i_3_n_0,tree_0010_carry_i_4_n_0}));
  CARRY4 tree_0010_carry__0
       (.CI(tree_0010_carry_n_0),
        .CO({tree_0010_carry__0_n_0,NLW_tree_0010_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(i_out_0_reg[7:4]),
        .O(p_0_in[6:3]),
        .S({tree_0010_carry__0_i_1_n_0,tree_0010_carry__0_i_2_n_0,tree_0010_carry__0_i_3_n_0,tree_0010_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tree_0010_carry__0_i_1
       (.I0(i_out_0_reg[7]),
        .I1(delta_d3[23]),
        .O(tree_0010_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_0010_carry__0_i_2
       (.I0(i_out_0_reg[6]),
        .I1(delta_d3[23]),
        .O(tree_0010_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_0010_carry__0_i_3
       (.I0(i_out_0_reg[5]),
        .I1(delta_d3[7]),
        .O(tree_0010_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_0010_carry__0_i_4
       (.I0(i_out_0_reg[4]),
        .I1(delta_d3[6]),
        .O(tree_0010_carry__0_i_4_n_0));
  CARRY4 tree_0010_carry__1
       (.CI(tree_0010_carry__0_n_0),
        .CO({tree_0010_carry__1_n_0,NLW_tree_0010_carry__1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(i_out_0_reg[11:8]),
        .O(p_0_in[10:7]),
        .S({tree_0010_carry__1_i_1_n_0,tree_0010_carry__1_i_2_n_0,tree_0010_carry__1_i_3_n_0,tree_0010_carry__1_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tree_0010_carry__1_i_1
       (.I0(i_out_0_reg[11]),
        .I1(delta_d3[23]),
        .O(tree_0010_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_0010_carry__1_i_2
       (.I0(i_out_0_reg[10]),
        .I1(delta_d3[23]),
        .O(tree_0010_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_0010_carry__1_i_3
       (.I0(i_out_0_reg[9]),
        .I1(delta_d3[23]),
        .O(tree_0010_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_0010_carry__1_i_4
       (.I0(i_out_0_reg[8]),
        .I1(delta_d3[23]),
        .O(tree_0010_carry__1_i_4_n_0));
  CARRY4 tree_0010_carry__2
       (.CI(tree_0010_carry__1_n_0),
        .CO({tree_0010_carry__2_n_0,NLW_tree_0010_carry__2_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(i_out_0_reg[15:12]),
        .O(p_0_in[14:11]),
        .S({tree_0010_carry__2_i_1_n_0,tree_0010_carry__2_i_2_n_0,tree_0010_carry__2_i_3_n_0,tree_0010_carry__2_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tree_0010_carry__2_i_1
       (.I0(i_out_0_reg[15]),
        .I1(delta_d3[23]),
        .O(tree_0010_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_0010_carry__2_i_2
       (.I0(i_out_0_reg[14]),
        .I1(delta_d3[23]),
        .O(tree_0010_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_0010_carry__2_i_3
       (.I0(i_out_0_reg[13]),
        .I1(delta_d3[23]),
        .O(tree_0010_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_0010_carry__2_i_4
       (.I0(i_out_0_reg[12]),
        .I1(delta_d3[23]),
        .O(tree_0010_carry__2_i_4_n_0));
  CARRY4 tree_0010_carry__3
       (.CI(tree_0010_carry__2_n_0),
        .CO({tree_0010_carry__3_n_0,NLW_tree_0010_carry__3_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(i_out_0_reg[19:16]),
        .O(p_0_in[18:15]),
        .S({tree_0010_carry__3_i_1_n_0,tree_0010_carry__3_i_2_n_0,tree_0010_carry__3_i_3_n_0,tree_0010_carry__3_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tree_0010_carry__3_i_1
       (.I0(i_out_0_reg[19]),
        .I1(delta_d3[23]),
        .O(tree_0010_carry__3_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_0010_carry__3_i_2
       (.I0(i_out_0_reg[18]),
        .I1(delta_d3[23]),
        .O(tree_0010_carry__3_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_0010_carry__3_i_3
       (.I0(i_out_0_reg[17]),
        .I1(delta_d3[23]),
        .O(tree_0010_carry__3_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_0010_carry__3_i_4
       (.I0(i_out_0_reg[16]),
        .I1(delta_d3[23]),
        .O(tree_0010_carry__3_i_4_n_0));
  CARRY4 tree_0010_carry__4
       (.CI(tree_0010_carry__3_n_0),
        .CO(NLW_tree_0010_carry__4_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,i_out_0_reg[20]}),
        .O({NLW_tree_0010_carry__4_O_UNCONNECTED[3:2],p_0_in[20:19]}),
        .S({1'b0,1'b0,tree_0010_carry__4_i_1_n_0,tree_0010_carry__4_i_2_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tree_0010_carry__4_i_1
       (.I0(i_out_0_reg[21]),
        .I1(delta_d3[23]),
        .O(tree_0010_carry__4_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_0010_carry__4_i_2
       (.I0(i_out_0_reg[20]),
        .I1(delta_d3[23]),
        .O(tree_0010_carry__4_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_0010_carry_i_1
       (.I0(i_out_0_reg[3]),
        .I1(delta_d3[5]),
        .O(tree_0010_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_0010_carry_i_2
       (.I0(i_out_0_reg[2]),
        .I1(delta_d3[4]),
        .O(tree_0010_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_0010_carry_i_3
       (.I0(i_out_0_reg[1]),
        .I1(delta_d3[3]),
        .O(tree_0010_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_0010_carry_i_4
       (.I0(i_out_0_reg[0]),
        .I1(delta_d3[2]),
        .O(tree_0010_carry_i_4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_00_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\tree_0_reg_n_0_[10] ),
        .Q(i_out_0_reg[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_00_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\tree_0_reg_n_0_[11] ),
        .Q(i_out_0_reg[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_00_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\tree_0_reg_n_0_[12] ),
        .Q(i_out_0_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_00_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\tree_0_reg_n_0_[13] ),
        .Q(i_out_0_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_00_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\tree_0_reg_n_0_[14] ),
        .Q(i_out_0_reg[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_00_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\tree_0_reg_n_0_[15] ),
        .Q(i_out_0_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_00_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\tree_0_reg_n_0_[16] ),
        .Q(i_out_0_reg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_00_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\tree_0_reg_n_0_[17] ),
        .Q(i_out_0_reg[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_00_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\tree_0_reg_n_0_[18] ),
        .Q(i_out_0_reg[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_00_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\tree_0_reg_n_0_[19] ),
        .Q(i_out_0_reg[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_00_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\tree_0_reg_n_0_[20] ),
        .Q(i_out_0_reg[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_00_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\tree_0_reg_n_0_[21] ),
        .Q(i_out_0_reg[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_00_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\tree_0_reg_n_0_[22] ),
        .Q(i_out_0_reg[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_00_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\tree_0_reg_n_0_[23] ),
        .Q(i_out_0_reg[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_00_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\tree_0_reg_n_0_[2] ),
        .Q(i_out_0_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_00_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\tree_0_reg_n_0_[3] ),
        .Q(i_out_0_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_00_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\tree_0_reg_n_0_[4] ),
        .Q(i_out_0_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_00_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\tree_0_reg_n_0_[5] ),
        .Q(i_out_0_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_00_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\tree_0_reg_n_0_[6] ),
        .Q(i_out_0_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_00_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\tree_0_reg_n_0_[7] ),
        .Q(i_out_0_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_00_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\tree_0_reg_n_0_[8] ),
        .Q(i_out_0_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_00_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\tree_0_reg_n_0_[9] ),
        .Q(i_out_0_reg[7]),
        .R(1'b0));
  CARRY4 tree_010_carry
       (.CI(1'b0),
        .CO({tree_010_carry_n_0,NLW_tree_010_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({\tree_0_reg_n_0_[4] ,\tree_0_reg_n_0_[3] ,\tree_0_reg_n_0_[2] ,1'b0}),
        .O({tree_010_carry_n_4,tree_010_carry_n_5,tree_010_carry_n_6,tree_010_carry_n_7}),
        .S({tree_010_carry_i_1_n_0,tree_010_carry_i_2_n_0,tree_010_carry_i_3_n_0,delta_d2[0]}));
  CARRY4 tree_010_carry__0
       (.CI(tree_010_carry_n_0),
        .CO({tree_010_carry__0_n_0,NLW_tree_010_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({\tree_0_reg_n_0_[8] ,\tree_0_reg_n_0_[7] ,\tree_0_reg_n_0_[6] ,\tree_0_reg_n_0_[5] }),
        .O({tree_010_carry__0_n_4,tree_010_carry__0_n_5,tree_010_carry__0_n_6,tree_010_carry__0_n_7}),
        .S({tree_010_carry__0_i_1_n_0,tree_010_carry__0_i_2_n_0,tree_010_carry__0_i_3_n_0,tree_010_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tree_010_carry__0_i_1
       (.I0(\tree_0_reg_n_0_[8] ),
        .I1(delta_d2[7]),
        .O(tree_010_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_010_carry__0_i_2
       (.I0(\tree_0_reg_n_0_[7] ),
        .I1(delta_d2[6]),
        .O(tree_010_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_010_carry__0_i_3
       (.I0(\tree_0_reg_n_0_[6] ),
        .I1(delta_d2[5]),
        .O(tree_010_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_010_carry__0_i_4
       (.I0(\tree_0_reg_n_0_[5] ),
        .I1(delta_d2[4]),
        .O(tree_010_carry__0_i_4_n_0));
  CARRY4 tree_010_carry__1
       (.CI(tree_010_carry__0_n_0),
        .CO({tree_010_carry__1_n_0,NLW_tree_010_carry__1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({\tree_0_reg_n_0_[12] ,\tree_0_reg_n_0_[11] ,\tree_0_reg_n_0_[10] ,\tree_0_reg_n_0_[9] }),
        .O({tree_010_carry__1_n_4,tree_010_carry__1_n_5,tree_010_carry__1_n_6,tree_010_carry__1_n_7}),
        .S({tree_010_carry__1_i_1_n_0,tree_010_carry__1_i_2_n_0,tree_010_carry__1_i_3_n_0,tree_010_carry__1_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tree_010_carry__1_i_1
       (.I0(\tree_0_reg_n_0_[12] ),
        .I1(delta_d2[23]),
        .O(tree_010_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_010_carry__1_i_2
       (.I0(\tree_0_reg_n_0_[11] ),
        .I1(delta_d2[23]),
        .O(tree_010_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_010_carry__1_i_3
       (.I0(\tree_0_reg_n_0_[10] ),
        .I1(delta_d2[23]),
        .O(tree_010_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_010_carry__1_i_4
       (.I0(\tree_0_reg_n_0_[9] ),
        .I1(delta_d2[23]),
        .O(tree_010_carry__1_i_4_n_0));
  CARRY4 tree_010_carry__2
       (.CI(tree_010_carry__1_n_0),
        .CO({tree_010_carry__2_n_0,NLW_tree_010_carry__2_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({\tree_0_reg_n_0_[16] ,\tree_0_reg_n_0_[15] ,\tree_0_reg_n_0_[14] ,\tree_0_reg_n_0_[13] }),
        .O({tree_010_carry__2_n_4,tree_010_carry__2_n_5,tree_010_carry__2_n_6,tree_010_carry__2_n_7}),
        .S({tree_010_carry__2_i_1_n_0,tree_010_carry__2_i_2_n_0,tree_010_carry__2_i_3_n_0,tree_010_carry__2_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tree_010_carry__2_i_1
       (.I0(\tree_0_reg_n_0_[16] ),
        .I1(delta_d2[23]),
        .O(tree_010_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_010_carry__2_i_2
       (.I0(\tree_0_reg_n_0_[15] ),
        .I1(delta_d2[23]),
        .O(tree_010_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_010_carry__2_i_3
       (.I0(\tree_0_reg_n_0_[14] ),
        .I1(delta_d2[23]),
        .O(tree_010_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_010_carry__2_i_4
       (.I0(\tree_0_reg_n_0_[13] ),
        .I1(delta_d2[23]),
        .O(tree_010_carry__2_i_4_n_0));
  CARRY4 tree_010_carry__3
       (.CI(tree_010_carry__2_n_0),
        .CO({tree_010_carry__3_n_0,NLW_tree_010_carry__3_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({\tree_0_reg_n_0_[20] ,\tree_0_reg_n_0_[19] ,\tree_0_reg_n_0_[18] ,\tree_0_reg_n_0_[17] }),
        .O({tree_010_carry__3_n_4,tree_010_carry__3_n_5,tree_010_carry__3_n_6,tree_010_carry__3_n_7}),
        .S({tree_010_carry__3_i_1_n_0,tree_010_carry__3_i_2_n_0,tree_010_carry__3_i_3_n_0,tree_010_carry__3_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tree_010_carry__3_i_1
       (.I0(\tree_0_reg_n_0_[20] ),
        .I1(delta_d2[23]),
        .O(tree_010_carry__3_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_010_carry__3_i_2
       (.I0(\tree_0_reg_n_0_[19] ),
        .I1(delta_d2[23]),
        .O(tree_010_carry__3_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_010_carry__3_i_3
       (.I0(\tree_0_reg_n_0_[18] ),
        .I1(delta_d2[23]),
        .O(tree_010_carry__3_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_010_carry__3_i_4
       (.I0(\tree_0_reg_n_0_[17] ),
        .I1(delta_d2[23]),
        .O(tree_010_carry__3_i_4_n_0));
  CARRY4 tree_010_carry__4
       (.CI(tree_010_carry__3_n_0),
        .CO(NLW_tree_010_carry__4_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\tree_0_reg_n_0_[22] ,\tree_0_reg_n_0_[21] }),
        .O({NLW_tree_010_carry__4_O_UNCONNECTED[3],tree_010_carry__4_n_5,tree_010_carry__4_n_6,tree_010_carry__4_n_7}),
        .S({1'b0,tree_010_carry__4_i_1_n_0,tree_010_carry__4_i_2_n_0,tree_010_carry__4_i_3_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tree_010_carry__4_i_1
       (.I0(\tree_0_reg_n_0_[23] ),
        .I1(delta_d2[23]),
        .O(tree_010_carry__4_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_010_carry__4_i_2
       (.I0(\tree_0_reg_n_0_[22] ),
        .I1(delta_d2[23]),
        .O(tree_010_carry__4_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_010_carry__4_i_3
       (.I0(\tree_0_reg_n_0_[21] ),
        .I1(delta_d2[23]),
        .O(tree_010_carry__4_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_010_carry_i_1
       (.I0(\tree_0_reg_n_0_[4] ),
        .I1(delta_d2[3]),
        .O(tree_010_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_010_carry_i_2
       (.I0(\tree_0_reg_n_0_[3] ),
        .I1(delta_d2[2]),
        .O(tree_010_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_010_carry_i_3
       (.I0(\tree_0_reg_n_0_[2] ),
        .I1(delta_d2[1]),
        .O(tree_010_carry_i_3_n_0));
  CARRY4 tree_0110_carry
       (.CI(1'b0),
        .CO({tree_0110_carry_n_0,NLW_tree_0110_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(A[3:0]),
        .O({O111[2:0],NLW_tree_0110_carry_O_UNCONNECTED[0]}),
        .S({tree_0110_carry_i_1_n_0,tree_0110_carry_i_2_n_0,tree_0110_carry_i_3_n_0,tree_0110_carry_i_4_n_0}));
  CARRY4 tree_0110_carry__0
       (.CI(tree_0110_carry_n_0),
        .CO({tree_0110_carry__0_n_0,NLW_tree_0110_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(A[7:4]),
        .O(O111[6:3]),
        .S({tree_0110_carry__0_i_1_n_0,tree_0110_carry__0_i_2_n_0,tree_0110_carry__0_i_3_n_0,tree_0110_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tree_0110_carry__0_i_1
       (.I0(A[7]),
        .I1(delta_d3[23]),
        .O(tree_0110_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_0110_carry__0_i_2
       (.I0(A[6]),
        .I1(delta_d3[7]),
        .O(tree_0110_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_0110_carry__0_i_3
       (.I0(A[5]),
        .I1(delta_d3[6]),
        .O(tree_0110_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_0110_carry__0_i_4
       (.I0(A[4]),
        .I1(delta_d3[5]),
        .O(tree_0110_carry__0_i_4_n_0));
  CARRY4 tree_0110_carry__1
       (.CI(tree_0110_carry__0_n_0),
        .CO({tree_0110_carry__1_n_0,NLW_tree_0110_carry__1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(A[11:8]),
        .O(O111[10:7]),
        .S({tree_0110_carry__1_i_1_n_0,tree_0110_carry__1_i_2_n_0,tree_0110_carry__1_i_3_n_0,tree_0110_carry__1_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tree_0110_carry__1_i_1
       (.I0(A[11]),
        .I1(delta_d3[23]),
        .O(tree_0110_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_0110_carry__1_i_2
       (.I0(A[10]),
        .I1(delta_d3[23]),
        .O(tree_0110_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_0110_carry__1_i_3
       (.I0(A[9]),
        .I1(delta_d3[23]),
        .O(tree_0110_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_0110_carry__1_i_4
       (.I0(A[8]),
        .I1(delta_d3[23]),
        .O(tree_0110_carry__1_i_4_n_0));
  CARRY4 tree_0110_carry__2
       (.CI(tree_0110_carry__1_n_0),
        .CO({tree_0110_carry__2_n_0,NLW_tree_0110_carry__2_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(A[15:12]),
        .O(O111[14:11]),
        .S({tree_0110_carry__2_i_1_n_0,tree_0110_carry__2_i_2_n_0,tree_0110_carry__2_i_3_n_0,tree_0110_carry__2_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tree_0110_carry__2_i_1
       (.I0(A[15]),
        .I1(delta_d3[23]),
        .O(tree_0110_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_0110_carry__2_i_2
       (.I0(A[14]),
        .I1(delta_d3[23]),
        .O(tree_0110_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_0110_carry__2_i_3
       (.I0(A[13]),
        .I1(delta_d3[23]),
        .O(tree_0110_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_0110_carry__2_i_4
       (.I0(A[12]),
        .I1(delta_d3[23]),
        .O(tree_0110_carry__2_i_4_n_0));
  CARRY4 tree_0110_carry__3
       (.CI(tree_0110_carry__2_n_0),
        .CO({tree_0110_carry__3_n_0,NLW_tree_0110_carry__3_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(A[19:16]),
        .O(O111[18:15]),
        .S({tree_0110_carry__3_i_1_n_0,tree_0110_carry__3_i_2_n_0,tree_0110_carry__3_i_3_n_0,tree_0110_carry__3_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tree_0110_carry__3_i_1
       (.I0(A[19]),
        .I1(delta_d3[23]),
        .O(tree_0110_carry__3_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_0110_carry__3_i_2
       (.I0(A[18]),
        .I1(delta_d3[23]),
        .O(tree_0110_carry__3_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_0110_carry__3_i_3
       (.I0(A[17]),
        .I1(delta_d3[23]),
        .O(tree_0110_carry__3_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_0110_carry__3_i_4
       (.I0(A[16]),
        .I1(delta_d3[23]),
        .O(tree_0110_carry__3_i_4_n_0));
  CARRY4 tree_0110_carry__4
       (.CI(tree_0110_carry__3_n_0),
        .CO(NLW_tree_0110_carry__4_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,A[21:20]}),
        .O({NLW_tree_0110_carry__4_O_UNCONNECTED[3],O111[21:19]}),
        .S({1'b0,tree_0110_carry__4_i_1_n_0,tree_0110_carry__4_i_2_n_0,tree_0110_carry__4_i_3_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tree_0110_carry__4_i_1
       (.I0(A[22]),
        .I1(delta_d3[23]),
        .O(tree_0110_carry__4_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_0110_carry__4_i_2
       (.I0(A[21]),
        .I1(delta_d3[23]),
        .O(tree_0110_carry__4_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_0110_carry__4_i_3
       (.I0(A[20]),
        .I1(delta_d3[23]),
        .O(tree_0110_carry__4_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_0110_carry_i_1
       (.I0(A[3]),
        .I1(delta_d3[4]),
        .O(tree_0110_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_0110_carry_i_2
       (.I0(A[2]),
        .I1(delta_d3[3]),
        .O(tree_0110_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_0110_carry_i_3
       (.I0(A[1]),
        .I1(delta_d3[2]),
        .O(tree_0110_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_0110_carry_i_4
       (.I0(A[0]),
        .I1(i_out_5_reg_i_23),
        .O(tree_0110_carry_i_4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_01_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_010_carry__1_n_6),
        .Q(A[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_01_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_010_carry__1_n_5),
        .Q(A[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_01_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_010_carry__1_n_4),
        .Q(A[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_01_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_010_carry__2_n_7),
        .Q(A[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_01_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_010_carry__2_n_6),
        .Q(A[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_01_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_010_carry__2_n_5),
        .Q(A[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_01_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_010_carry__2_n_4),
        .Q(A[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_01_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_010_carry__3_n_7),
        .Q(A[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_01_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_010_carry__3_n_6),
        .Q(A[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_01_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_010_carry__3_n_5),
        .Q(A[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_01_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_010_carry__3_n_4),
        .Q(A[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_01_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_010_carry__4_n_7),
        .Q(A[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_01_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_010_carry__4_n_6),
        .Q(A[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_01_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_010_carry__4_n_5),
        .Q(A[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_01_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_010_carry_n_6),
        .Q(A[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_01_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_010_carry_n_5),
        .Q(A[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_01_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_010_carry_n_4),
        .Q(A[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_01_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_010_carry__0_n_7),
        .Q(A[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_01_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_010_carry__0_n_6),
        .Q(A[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_01_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_010_carry__0_n_5),
        .Q(A[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_01_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_010_carry__0_n_4),
        .Q(A[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_01_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_010_carry__1_n_7),
        .Q(A[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_0_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(accum_reg[10]),
        .Q(\tree_0_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_0_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(accum_reg[11]),
        .Q(\tree_0_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_0_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(accum_reg[12]),
        .Q(\tree_0_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_0_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(accum_reg[13]),
        .Q(\tree_0_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_0_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(accum_reg[14]),
        .Q(\tree_0_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_0_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(accum_reg[15]),
        .Q(\tree_0_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_0_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(accum_reg[16]),
        .Q(\tree_0_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_0_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(accum_reg[17]),
        .Q(\tree_0_reg_n_0_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_0_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(accum_reg[18]),
        .Q(\tree_0_reg_n_0_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_0_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(accum_reg[19]),
        .Q(\tree_0_reg_n_0_[19] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_0_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(accum_reg[20]),
        .Q(\tree_0_reg_n_0_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_0_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(accum_reg[21]),
        .Q(\tree_0_reg_n_0_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_0_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(accum_reg[22]),
        .Q(\tree_0_reg_n_0_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_0_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(accum_reg[23]),
        .Q(\tree_0_reg_n_0_[23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_0_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(accum_reg[2]),
        .Q(\tree_0_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_0_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(accum_reg[3]),
        .Q(\tree_0_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_0_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(accum_reg[4]),
        .Q(\tree_0_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_0_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(accum_reg[5]),
        .Q(\tree_0_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_0_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(accum_reg[6]),
        .Q(\tree_0_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_0_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(accum_reg[7]),
        .Q(\tree_0_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_0_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(accum_reg[8]),
        .Q(\tree_0_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_0_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(accum_reg[9]),
        .Q(\tree_0_reg_n_0_[9] ),
        .R(1'b0));
  CARRY4 tree_1010_carry
       (.CI(1'b0),
        .CO({tree_1010_carry_n_0,NLW_tree_1010_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(i_out_4_reg[3:0]),
        .O({O112[2:0],NLW_tree_1010_carry_O_UNCONNECTED[0]}),
        .S({tree_1010_carry_i_1_n_0,tree_1010_carry_i_2_n_0,tree_1010_carry_i_3_n_0,tree_1010_carry_i_4_n_0}));
  CARRY4 tree_1010_carry__0
       (.CI(tree_1010_carry_n_0),
        .CO({tree_1010_carry__0_n_0,NLW_tree_1010_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(i_out_4_reg[7:4]),
        .O(O112[6:3]),
        .S({tree_1010_carry__0_i_1_n_0,tree_1010_carry__0_i_2_n_0,tree_1010_carry__0_i_3_n_0,tree_1010_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tree_1010_carry__0_i_1
       (.I0(i_out_4_reg[7]),
        .I1(delta_d3[23]),
        .O(tree_1010_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_1010_carry__0_i_2
       (.I0(i_out_4_reg[6]),
        .I1(delta_d3[23]),
        .O(tree_1010_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_1010_carry__0_i_3
       (.I0(i_out_4_reg[5]),
        .I1(delta_d3[7]),
        .O(tree_1010_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_1010_carry__0_i_4
       (.I0(i_out_4_reg[4]),
        .I1(delta_d3[6]),
        .O(tree_1010_carry__0_i_4_n_0));
  CARRY4 tree_1010_carry__1
       (.CI(tree_1010_carry__0_n_0),
        .CO({tree_1010_carry__1_n_0,NLW_tree_1010_carry__1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(i_out_4_reg[11:8]),
        .O(O112[10:7]),
        .S({tree_1010_carry__1_i_1_n_0,tree_1010_carry__1_i_2_n_0,tree_1010_carry__1_i_3_n_0,tree_1010_carry__1_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tree_1010_carry__1_i_1
       (.I0(i_out_4_reg[11]),
        .I1(delta_d3[23]),
        .O(tree_1010_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_1010_carry__1_i_2
       (.I0(i_out_4_reg[10]),
        .I1(delta_d3[23]),
        .O(tree_1010_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_1010_carry__1_i_3
       (.I0(i_out_4_reg[9]),
        .I1(delta_d3[23]),
        .O(tree_1010_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_1010_carry__1_i_4
       (.I0(i_out_4_reg[8]),
        .I1(delta_d3[23]),
        .O(tree_1010_carry__1_i_4_n_0));
  CARRY4 tree_1010_carry__2
       (.CI(tree_1010_carry__1_n_0),
        .CO({tree_1010_carry__2_n_0,NLW_tree_1010_carry__2_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(i_out_4_reg[15:12]),
        .O(O112[14:11]),
        .S({tree_1010_carry__2_i_1_n_0,tree_1010_carry__2_i_2_n_0,tree_1010_carry__2_i_3_n_0,tree_1010_carry__2_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tree_1010_carry__2_i_1
       (.I0(i_out_4_reg[15]),
        .I1(delta_d3[23]),
        .O(tree_1010_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_1010_carry__2_i_2
       (.I0(i_out_4_reg[14]),
        .I1(delta_d3[23]),
        .O(tree_1010_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_1010_carry__2_i_3
       (.I0(i_out_4_reg[13]),
        .I1(delta_d3[23]),
        .O(tree_1010_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_1010_carry__2_i_4
       (.I0(i_out_4_reg[12]),
        .I1(delta_d3[23]),
        .O(tree_1010_carry__2_i_4_n_0));
  CARRY4 tree_1010_carry__3
       (.CI(tree_1010_carry__2_n_0),
        .CO({tree_1010_carry__3_n_0,NLW_tree_1010_carry__3_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(i_out_4_reg[19:16]),
        .O(O112[18:15]),
        .S({tree_1010_carry__3_i_1_n_0,tree_1010_carry__3_i_2_n_0,tree_1010_carry__3_i_3_n_0,tree_1010_carry__3_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tree_1010_carry__3_i_1
       (.I0(i_out_4_reg[19]),
        .I1(delta_d3[23]),
        .O(tree_1010_carry__3_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_1010_carry__3_i_2
       (.I0(i_out_4_reg[18]),
        .I1(delta_d3[23]),
        .O(tree_1010_carry__3_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_1010_carry__3_i_3
       (.I0(i_out_4_reg[17]),
        .I1(delta_d3[23]),
        .O(tree_1010_carry__3_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_1010_carry__3_i_4
       (.I0(i_out_4_reg[16]),
        .I1(delta_d3[23]),
        .O(tree_1010_carry__3_i_4_n_0));
  CARRY4 tree_1010_carry__4
       (.CI(tree_1010_carry__3_n_0),
        .CO(NLW_tree_1010_carry__4_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,i_out_4_reg[20]}),
        .O({NLW_tree_1010_carry__4_O_UNCONNECTED[3:2],O112[20:19]}),
        .S({1'b0,1'b0,tree_1010_carry__4_i_1_n_0,tree_1010_carry__4_i_2_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tree_1010_carry__4_i_1
       (.I0(i_out_4_reg[21]),
        .I1(delta_d3[23]),
        .O(tree_1010_carry__4_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_1010_carry__4_i_2
       (.I0(i_out_4_reg[20]),
        .I1(delta_d3[23]),
        .O(tree_1010_carry__4_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_1010_carry_i_1
       (.I0(i_out_4_reg[3]),
        .I1(delta_d3[5]),
        .O(tree_1010_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_1010_carry_i_2
       (.I0(i_out_4_reg[2]),
        .I1(delta_d3[4]),
        .O(tree_1010_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_1010_carry_i_3
       (.I0(i_out_4_reg[1]),
        .I1(delta_d3[3]),
        .O(tree_1010_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_1010_carry_i_4
       (.I0(i_out_4_reg[0]),
        .I1(delta_d3[2]),
        .O(tree_1010_carry_i_4_n_0));
  CARRY4 tree_10_carry
       (.CI(1'b0),
        .CO({tree_10_carry_n_0,NLW_tree_10_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({accum_reg[4:2],1'b0}),
        .O({tree_10_carry_n_4,tree_10_carry_n_5,tree_10_carry_n_6,NLW_tree_10_carry_O_UNCONNECTED[0]}),
        .S({tree_10_carry_i_1_n_0,tree_10_carry_i_2_n_0,tree_10_carry_i_3_n_0,1'b0}));
  CARRY4 tree_10_carry__0
       (.CI(tree_10_carry_n_0),
        .CO({tree_10_carry__0_n_0,NLW_tree_10_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(accum_reg[8:5]),
        .O({tree_10_carry__0_n_4,tree_10_carry__0_n_5,tree_10_carry__0_n_6,tree_10_carry__0_n_7}),
        .S({tree_10_carry__0_i_1_n_0,tree_10_carry__0_i_2_n_0,tree_10_carry__0_i_3_n_0,tree_10_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tree_10_carry__0_i_1
       (.I0(accum_reg[8]),
        .I1(delta_d1[6]),
        .O(tree_10_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_10_carry__0_i_2
       (.I0(accum_reg[7]),
        .I1(delta_d1[5]),
        .O(tree_10_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_10_carry__0_i_3
       (.I0(accum_reg[6]),
        .I1(delta_d1[4]),
        .O(tree_10_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_10_carry__0_i_4
       (.I0(accum_reg[5]),
        .I1(delta_d1[3]),
        .O(tree_10_carry__0_i_4_n_0));
  CARRY4 tree_10_carry__1
       (.CI(tree_10_carry__0_n_0),
        .CO({tree_10_carry__1_n_0,NLW_tree_10_carry__1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(accum_reg[12:9]),
        .O({tree_10_carry__1_n_4,tree_10_carry__1_n_5,tree_10_carry__1_n_6,tree_10_carry__1_n_7}),
        .S({tree_10_carry__1_i_1_n_0,tree_10_carry__1_i_2_n_0,tree_10_carry__1_i_3_n_0,tree_10_carry__1_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tree_10_carry__1_i_1
       (.I0(accum_reg[12]),
        .I1(delta_d1[23]),
        .O(tree_10_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_10_carry__1_i_2
       (.I0(accum_reg[11]),
        .I1(delta_d1[23]),
        .O(tree_10_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_10_carry__1_i_3
       (.I0(accum_reg[10]),
        .I1(delta_d1[23]),
        .O(tree_10_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_10_carry__1_i_4
       (.I0(accum_reg[9]),
        .I1(delta_d1[7]),
        .O(tree_10_carry__1_i_4_n_0));
  CARRY4 tree_10_carry__2
       (.CI(tree_10_carry__1_n_0),
        .CO({tree_10_carry__2_n_0,NLW_tree_10_carry__2_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(accum_reg[16:13]),
        .O({tree_10_carry__2_n_4,tree_10_carry__2_n_5,tree_10_carry__2_n_6,tree_10_carry__2_n_7}),
        .S({tree_10_carry__2_i_1_n_0,tree_10_carry__2_i_2_n_0,tree_10_carry__2_i_3_n_0,tree_10_carry__2_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tree_10_carry__2_i_1
       (.I0(accum_reg[16]),
        .I1(delta_d1[23]),
        .O(tree_10_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_10_carry__2_i_2
       (.I0(accum_reg[15]),
        .I1(delta_d1[23]),
        .O(tree_10_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_10_carry__2_i_3
       (.I0(accum_reg[14]),
        .I1(delta_d1[23]),
        .O(tree_10_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_10_carry__2_i_4
       (.I0(accum_reg[13]),
        .I1(delta_d1[23]),
        .O(tree_10_carry__2_i_4_n_0));
  CARRY4 tree_10_carry__3
       (.CI(tree_10_carry__2_n_0),
        .CO({tree_10_carry__3_n_0,NLW_tree_10_carry__3_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(accum_reg[20:17]),
        .O({tree_10_carry__3_n_4,tree_10_carry__3_n_5,tree_10_carry__3_n_6,tree_10_carry__3_n_7}),
        .S({tree_10_carry__3_i_1_n_0,tree_10_carry__3_i_2_n_0,tree_10_carry__3_i_3_n_0,tree_10_carry__3_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tree_10_carry__3_i_1
       (.I0(accum_reg[20]),
        .I1(delta_d1[23]),
        .O(tree_10_carry__3_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_10_carry__3_i_2
       (.I0(accum_reg[19]),
        .I1(delta_d1[23]),
        .O(tree_10_carry__3_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_10_carry__3_i_3
       (.I0(accum_reg[18]),
        .I1(delta_d1[23]),
        .O(tree_10_carry__3_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_10_carry__3_i_4
       (.I0(accum_reg[17]),
        .I1(delta_d1[23]),
        .O(tree_10_carry__3_i_4_n_0));
  CARRY4 tree_10_carry__4
       (.CI(tree_10_carry__3_n_0),
        .CO(NLW_tree_10_carry__4_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,accum_reg[22:21]}),
        .O({NLW_tree_10_carry__4_O_UNCONNECTED[3],tree_10_carry__4_n_5,tree_10_carry__4_n_6,tree_10_carry__4_n_7}),
        .S({1'b0,tree_10_carry__4_i_1__0_n_0,tree_10_carry__4_i_2_n_0,tree_10_carry__4_i_3_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tree_10_carry__4_i_1__0
       (.I0(accum_reg[23]),
        .I1(delta_d1[23]),
        .O(tree_10_carry__4_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_10_carry__4_i_2
       (.I0(accum_reg[22]),
        .I1(delta_d1[23]),
        .O(tree_10_carry__4_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_10_carry__4_i_3
       (.I0(accum_reg[21]),
        .I1(delta_d1[23]),
        .O(tree_10_carry__4_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_10_carry_i_1
       (.I0(accum_reg[4]),
        .I1(delta_d1[2]),
        .O(tree_10_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_10_carry_i_2
       (.I0(accum_reg[3]),
        .I1(delta_d1[1]),
        .O(tree_10_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_10_carry_i_3
       (.I0(accum_reg[2]),
        .I1(delta_d1[0]),
        .O(tree_10_carry_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_10_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\tree_1_reg_n_0_[10] ),
        .Q(i_out_4_reg[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_10_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\tree_1_reg_n_0_[11] ),
        .Q(i_out_4_reg[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_10_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\tree_1_reg_n_0_[12] ),
        .Q(i_out_4_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_10_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\tree_1_reg_n_0_[13] ),
        .Q(i_out_4_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_10_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\tree_1_reg_n_0_[14] ),
        .Q(i_out_4_reg[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_10_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\tree_1_reg_n_0_[15] ),
        .Q(i_out_4_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_10_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\tree_1_reg_n_0_[16] ),
        .Q(i_out_4_reg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_10_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\tree_1_reg_n_0_[17] ),
        .Q(i_out_4_reg[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_10_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\tree_1_reg_n_0_[18] ),
        .Q(i_out_4_reg[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_10_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\tree_1_reg_n_0_[19] ),
        .Q(i_out_4_reg[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_10_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\tree_1_reg_n_0_[20] ),
        .Q(i_out_4_reg[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_10_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\tree_1_reg_n_0_[21] ),
        .Q(i_out_4_reg[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_10_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\tree_1_reg_n_0_[22] ),
        .Q(i_out_4_reg[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_10_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\tree_1_reg_n_0_[23] ),
        .Q(i_out_4_reg[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_10_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\tree_1_reg_n_0_[2] ),
        .Q(i_out_4_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_10_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\tree_1_reg_n_0_[3] ),
        .Q(i_out_4_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_10_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\tree_1_reg_n_0_[4] ),
        .Q(i_out_4_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_10_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\tree_1_reg_n_0_[5] ),
        .Q(i_out_4_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_10_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\tree_1_reg_n_0_[6] ),
        .Q(i_out_4_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_10_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\tree_1_reg_n_0_[7] ),
        .Q(i_out_4_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_10_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\tree_1_reg_n_0_[8] ),
        .Q(i_out_4_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_10_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\tree_1_reg_n_0_[9] ),
        .Q(i_out_4_reg[7]),
        .R(1'b0));
  CARRY4 tree_110_carry
       (.CI(1'b0),
        .CO({tree_110_carry_n_0,NLW_tree_110_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({\tree_1_reg_n_0_[4] ,\tree_1_reg_n_0_[3] ,\tree_1_reg_n_0_[2] ,1'b0}),
        .O({tree_110_carry_n_4,tree_110_carry_n_5,tree_110_carry_n_6,NLW_tree_110_carry_O_UNCONNECTED[0]}),
        .S({tree_110_carry_i_1_n_0,tree_110_carry_i_2_n_0,tree_110_carry_i_3_n_0,delta_d2[0]}));
  CARRY4 tree_110_carry__0
       (.CI(tree_110_carry_n_0),
        .CO({tree_110_carry__0_n_0,NLW_tree_110_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({\tree_1_reg_n_0_[8] ,\tree_1_reg_n_0_[7] ,\tree_1_reg_n_0_[6] ,\tree_1_reg_n_0_[5] }),
        .O({tree_110_carry__0_n_4,tree_110_carry__0_n_5,tree_110_carry__0_n_6,tree_110_carry__0_n_7}),
        .S({tree_110_carry__0_i_1_n_0,tree_110_carry__0_i_2_n_0,tree_110_carry__0_i_3_n_0,tree_110_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tree_110_carry__0_i_1
       (.I0(\tree_1_reg_n_0_[8] ),
        .I1(delta_d2[7]),
        .O(tree_110_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_110_carry__0_i_2
       (.I0(\tree_1_reg_n_0_[7] ),
        .I1(delta_d2[6]),
        .O(tree_110_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_110_carry__0_i_3
       (.I0(\tree_1_reg_n_0_[6] ),
        .I1(delta_d2[5]),
        .O(tree_110_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_110_carry__0_i_4
       (.I0(\tree_1_reg_n_0_[5] ),
        .I1(delta_d2[4]),
        .O(tree_110_carry__0_i_4_n_0));
  CARRY4 tree_110_carry__1
       (.CI(tree_110_carry__0_n_0),
        .CO({tree_110_carry__1_n_0,NLW_tree_110_carry__1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({\tree_1_reg_n_0_[12] ,\tree_1_reg_n_0_[11] ,\tree_1_reg_n_0_[10] ,\tree_1_reg_n_0_[9] }),
        .O({tree_110_carry__1_n_4,tree_110_carry__1_n_5,tree_110_carry__1_n_6,tree_110_carry__1_n_7}),
        .S({tree_110_carry__1_i_1_n_0,tree_110_carry__1_i_2_n_0,tree_110_carry__1_i_3_n_0,tree_110_carry__1_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tree_110_carry__1_i_1
       (.I0(\tree_1_reg_n_0_[12] ),
        .I1(delta_d2[23]),
        .O(tree_110_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_110_carry__1_i_2
       (.I0(\tree_1_reg_n_0_[11] ),
        .I1(delta_d2[23]),
        .O(tree_110_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_110_carry__1_i_3
       (.I0(\tree_1_reg_n_0_[10] ),
        .I1(delta_d2[23]),
        .O(tree_110_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_110_carry__1_i_4
       (.I0(\tree_1_reg_n_0_[9] ),
        .I1(delta_d2[23]),
        .O(tree_110_carry__1_i_4_n_0));
  CARRY4 tree_110_carry__2
       (.CI(tree_110_carry__1_n_0),
        .CO({tree_110_carry__2_n_0,NLW_tree_110_carry__2_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({\tree_1_reg_n_0_[16] ,\tree_1_reg_n_0_[15] ,\tree_1_reg_n_0_[14] ,\tree_1_reg_n_0_[13] }),
        .O({tree_110_carry__2_n_4,tree_110_carry__2_n_5,tree_110_carry__2_n_6,tree_110_carry__2_n_7}),
        .S({tree_110_carry__2_i_1_n_0,tree_110_carry__2_i_2_n_0,tree_110_carry__2_i_3_n_0,tree_110_carry__2_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tree_110_carry__2_i_1
       (.I0(\tree_1_reg_n_0_[16] ),
        .I1(delta_d2[23]),
        .O(tree_110_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_110_carry__2_i_2
       (.I0(\tree_1_reg_n_0_[15] ),
        .I1(delta_d2[23]),
        .O(tree_110_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_110_carry__2_i_3
       (.I0(\tree_1_reg_n_0_[14] ),
        .I1(delta_d2[23]),
        .O(tree_110_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_110_carry__2_i_4
       (.I0(\tree_1_reg_n_0_[13] ),
        .I1(delta_d2[23]),
        .O(tree_110_carry__2_i_4_n_0));
  CARRY4 tree_110_carry__3
       (.CI(tree_110_carry__2_n_0),
        .CO({tree_110_carry__3_n_0,NLW_tree_110_carry__3_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({\tree_1_reg_n_0_[20] ,\tree_1_reg_n_0_[19] ,\tree_1_reg_n_0_[18] ,\tree_1_reg_n_0_[17] }),
        .O({tree_110_carry__3_n_4,tree_110_carry__3_n_5,tree_110_carry__3_n_6,tree_110_carry__3_n_7}),
        .S({tree_110_carry__3_i_1_n_0,tree_110_carry__3_i_2_n_0,tree_110_carry__3_i_3_n_0,tree_110_carry__3_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tree_110_carry__3_i_1
       (.I0(\tree_1_reg_n_0_[20] ),
        .I1(delta_d2[23]),
        .O(tree_110_carry__3_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_110_carry__3_i_2
       (.I0(\tree_1_reg_n_0_[19] ),
        .I1(delta_d2[23]),
        .O(tree_110_carry__3_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_110_carry__3_i_3
       (.I0(\tree_1_reg_n_0_[18] ),
        .I1(delta_d2[23]),
        .O(tree_110_carry__3_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_110_carry__3_i_4
       (.I0(\tree_1_reg_n_0_[17] ),
        .I1(delta_d2[23]),
        .O(tree_110_carry__3_i_4_n_0));
  CARRY4 tree_110_carry__4
       (.CI(tree_110_carry__3_n_0),
        .CO(NLW_tree_110_carry__4_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\tree_1_reg_n_0_[22] ,\tree_1_reg_n_0_[21] }),
        .O({NLW_tree_110_carry__4_O_UNCONNECTED[3],tree_110_carry__4_n_5,tree_110_carry__4_n_6,tree_110_carry__4_n_7}),
        .S({1'b0,tree_110_carry__4_i_1_n_0,tree_110_carry__4_i_2_n_0,tree_110_carry__4_i_3_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tree_110_carry__4_i_1
       (.I0(\tree_1_reg_n_0_[23] ),
        .I1(delta_d2[23]),
        .O(tree_110_carry__4_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_110_carry__4_i_2
       (.I0(\tree_1_reg_n_0_[22] ),
        .I1(delta_d2[23]),
        .O(tree_110_carry__4_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_110_carry__4_i_3
       (.I0(\tree_1_reg_n_0_[21] ),
        .I1(delta_d2[23]),
        .O(tree_110_carry__4_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_110_carry_i_1
       (.I0(\tree_1_reg_n_0_[4] ),
        .I1(delta_d2[3]),
        .O(tree_110_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_110_carry_i_2
       (.I0(\tree_1_reg_n_0_[3] ),
        .I1(delta_d2[2]),
        .O(tree_110_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_110_carry_i_3
       (.I0(\tree_1_reg_n_0_[2] ),
        .I1(delta_d2[1]),
        .O(tree_110_carry_i_3_n_0));
  CARRY4 tree_1110_carry
       (.CI(1'b0),
        .CO({tree_1110_carry_n_0,NLW_tree_1110_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(i_out_6_reg[3:0]),
        .O({O113[2:0],NLW_tree_1110_carry_O_UNCONNECTED[0]}),
        .S({tree_1110_carry_i_1_n_0,tree_1110_carry_i_2_n_0,tree_1110_carry_i_3_n_0,tree_1110_carry_i_4_n_0}));
  CARRY4 tree_1110_carry__0
       (.CI(tree_1110_carry_n_0),
        .CO({tree_1110_carry__0_n_0,NLW_tree_1110_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(i_out_6_reg[7:4]),
        .O(O113[6:3]),
        .S({tree_1110_carry__0_i_1_n_0,tree_1110_carry__0_i_2_n_0,tree_1110_carry__0_i_3_n_0,tree_1110_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tree_1110_carry__0_i_1
       (.I0(i_out_6_reg[7]),
        .I1(delta_d3[23]),
        .O(tree_1110_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_1110_carry__0_i_2
       (.I0(i_out_6_reg[6]),
        .I1(delta_d3[7]),
        .O(tree_1110_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_1110_carry__0_i_3
       (.I0(i_out_6_reg[5]),
        .I1(delta_d3[6]),
        .O(tree_1110_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_1110_carry__0_i_4
       (.I0(i_out_6_reg[4]),
        .I1(delta_d3[5]),
        .O(tree_1110_carry__0_i_4_n_0));
  CARRY4 tree_1110_carry__1
       (.CI(tree_1110_carry__0_n_0),
        .CO({tree_1110_carry__1_n_0,NLW_tree_1110_carry__1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(i_out_6_reg[11:8]),
        .O(O113[10:7]),
        .S({tree_1110_carry__1_i_1_n_0,tree_1110_carry__1_i_2_n_0,tree_1110_carry__1_i_3_n_0,tree_1110_carry__1_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tree_1110_carry__1_i_1
       (.I0(i_out_6_reg[11]),
        .I1(delta_d3[23]),
        .O(tree_1110_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_1110_carry__1_i_2
       (.I0(i_out_6_reg[10]),
        .I1(delta_d3[23]),
        .O(tree_1110_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_1110_carry__1_i_3
       (.I0(i_out_6_reg[9]),
        .I1(delta_d3[23]),
        .O(tree_1110_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_1110_carry__1_i_4
       (.I0(i_out_6_reg[8]),
        .I1(delta_d3[23]),
        .O(tree_1110_carry__1_i_4_n_0));
  CARRY4 tree_1110_carry__2
       (.CI(tree_1110_carry__1_n_0),
        .CO({tree_1110_carry__2_n_0,NLW_tree_1110_carry__2_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(i_out_6_reg[15:12]),
        .O(O113[14:11]),
        .S({tree_1110_carry__2_i_1_n_0,tree_1110_carry__2_i_2_n_0,tree_1110_carry__2_i_3_n_0,tree_1110_carry__2_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tree_1110_carry__2_i_1
       (.I0(i_out_6_reg[15]),
        .I1(delta_d3[23]),
        .O(tree_1110_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_1110_carry__2_i_2
       (.I0(i_out_6_reg[14]),
        .I1(delta_d3[23]),
        .O(tree_1110_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_1110_carry__2_i_3
       (.I0(i_out_6_reg[13]),
        .I1(delta_d3[23]),
        .O(tree_1110_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_1110_carry__2_i_4
       (.I0(i_out_6_reg[12]),
        .I1(delta_d3[23]),
        .O(tree_1110_carry__2_i_4_n_0));
  CARRY4 tree_1110_carry__3
       (.CI(tree_1110_carry__2_n_0),
        .CO({tree_1110_carry__3_n_0,NLW_tree_1110_carry__3_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(i_out_6_reg[19:16]),
        .O(O113[18:15]),
        .S({tree_1110_carry__3_i_1_n_0,tree_1110_carry__3_i_2_n_0,tree_1110_carry__3_i_3_n_0,tree_1110_carry__3_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tree_1110_carry__3_i_1
       (.I0(i_out_6_reg[19]),
        .I1(delta_d3[23]),
        .O(tree_1110_carry__3_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_1110_carry__3_i_2
       (.I0(i_out_6_reg[18]),
        .I1(delta_d3[23]),
        .O(tree_1110_carry__3_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_1110_carry__3_i_3
       (.I0(i_out_6_reg[17]),
        .I1(delta_d3[23]),
        .O(tree_1110_carry__3_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_1110_carry__3_i_4
       (.I0(i_out_6_reg[16]),
        .I1(delta_d3[23]),
        .O(tree_1110_carry__3_i_4_n_0));
  CARRY4 tree_1110_carry__4
       (.CI(tree_1110_carry__3_n_0),
        .CO(NLW_tree_1110_carry__4_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,i_out_6_reg[21:20]}),
        .O({NLW_tree_1110_carry__4_O_UNCONNECTED[3],O113[21:19]}),
        .S({1'b0,tree_1110_carry__4_i_1_n_0,tree_1110_carry__4_i_2_n_0,tree_1110_carry__4_i_3_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tree_1110_carry__4_i_1
       (.I0(i_out_6_reg[22]),
        .I1(delta_d3[23]),
        .O(tree_1110_carry__4_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_1110_carry__4_i_2
       (.I0(i_out_6_reg[21]),
        .I1(delta_d3[23]),
        .O(tree_1110_carry__4_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_1110_carry__4_i_3
       (.I0(i_out_6_reg[20]),
        .I1(delta_d3[23]),
        .O(tree_1110_carry__4_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_1110_carry_i_1
       (.I0(i_out_6_reg[3]),
        .I1(delta_d3[4]),
        .O(tree_1110_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_1110_carry_i_2
       (.I0(i_out_6_reg[2]),
        .I1(delta_d3[3]),
        .O(tree_1110_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_1110_carry_i_3
       (.I0(i_out_6_reg[1]),
        .I1(delta_d3[2]),
        .O(tree_1110_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_1110_carry_i_4
       (.I0(i_out_6_reg[0]),
        .I1(i_out_5_reg_i_23),
        .O(tree_1110_carry_i_4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_11_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_110_carry__1_n_6),
        .Q(i_out_6_reg[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_11_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_110_carry__1_n_5),
        .Q(i_out_6_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_11_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_110_carry__1_n_4),
        .Q(i_out_6_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_11_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_110_carry__2_n_7),
        .Q(i_out_6_reg[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_11_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_110_carry__2_n_6),
        .Q(i_out_6_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_11_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_110_carry__2_n_5),
        .Q(i_out_6_reg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_11_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_110_carry__2_n_4),
        .Q(i_out_6_reg[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_11_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_110_carry__3_n_7),
        .Q(i_out_6_reg[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_11_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_110_carry__3_n_6),
        .Q(i_out_6_reg[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_11_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_110_carry__3_n_5),
        .Q(i_out_6_reg[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_11_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_010_carry_n_7),
        .Q(i_out_6_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_11_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_110_carry__3_n_4),
        .Q(i_out_6_reg[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_11_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_110_carry__4_n_7),
        .Q(i_out_6_reg[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_11_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_110_carry__4_n_6),
        .Q(i_out_6_reg[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_11_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_110_carry__4_n_5),
        .Q(i_out_6_reg[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_11_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_110_carry_n_6),
        .Q(i_out_6_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_11_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_110_carry_n_5),
        .Q(i_out_6_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_11_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_110_carry_n_4),
        .Q(i_out_6_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_11_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_110_carry__0_n_7),
        .Q(i_out_6_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_11_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_110_carry__0_n_6),
        .Q(i_out_6_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_11_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_110_carry__0_n_5),
        .Q(i_out_6_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_11_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_110_carry__0_n_4),
        .Q(i_out_6_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_11_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_110_carry__1_n_7),
        .Q(i_out_6_reg[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_1_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_10_carry__1_n_6),
        .Q(\tree_1_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_1_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_10_carry__1_n_5),
        .Q(\tree_1_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_1_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_10_carry__1_n_4),
        .Q(\tree_1_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_1_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_10_carry__2_n_7),
        .Q(\tree_1_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_1_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_10_carry__2_n_6),
        .Q(\tree_1_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_1_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_10_carry__2_n_5),
        .Q(\tree_1_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_1_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_10_carry__2_n_4),
        .Q(\tree_1_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_1_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_10_carry__3_n_7),
        .Q(\tree_1_reg_n_0_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_1_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_10_carry__3_n_6),
        .Q(\tree_1_reg_n_0_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_1_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_10_carry__3_n_5),
        .Q(\tree_1_reg_n_0_[19] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_1_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_10_carry__3_n_4),
        .Q(\tree_1_reg_n_0_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_1_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_10_carry__4_n_7),
        .Q(\tree_1_reg_n_0_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_1_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_10_carry__4_n_6),
        .Q(\tree_1_reg_n_0_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_1_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_10_carry__4_n_5),
        .Q(\tree_1_reg_n_0_[23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_1_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_10_carry_n_6),
        .Q(\tree_1_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_1_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_10_carry_n_5),
        .Q(\tree_1_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_1_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_10_carry_n_4),
        .Q(\tree_1_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_1_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_10_carry__0_n_7),
        .Q(\tree_1_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_1_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_10_carry__0_n_6),
        .Q(\tree_1_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_1_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_10_carry__0_n_5),
        .Q(\tree_1_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_1_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_10_carry__0_n_4),
        .Q(\tree_1_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_1_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_10_carry__1_n_7),
        .Q(\tree_1_reg_n_0_[9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "interpolate" *) 
module interpolate_0
   (A,
    \delta_reg[7]_0 ,
    Q,
    out_50_i_23,
    out_40,
    out_60,
    out_10_i_1,
    O117,
    O118,
    O119,
    out_10_i_22,
    out_30_i_23,
    out_50_i_22,
    out_70_i_23,
    clk,
    \s_output_am_out_reg[7] ,
    \s_output_am_out_reg[3] ,
    \s_output_am_out_reg[7]_0 );
  output [22:0]A;
  output [7:0]\delta_reg[7]_0 ;
  output [21:0]Q;
  output [0:0]out_50_i_23;
  output [21:0]out_40;
  output [22:0]out_60;
  output [20:0]out_10_i_1;
  output [21:0]O117;
  output [20:0]O118;
  output [21:0]O119;
  output out_10_i_22;
  output out_30_i_23;
  output out_50_i_22;
  output out_70_i_23;
  input clk;
  input [7:0]\s_output_am_out_reg[7] ;
  input [3:0]\s_output_am_out_reg[3] ;
  input [3:0]\s_output_am_out_reg[7]_0 ;

  wire [22:0]A;
  wire [21:0]O117;
  wire [20:0]O118;
  wire [21:0]O119;
  wire [21:0]Q;
  wire \accum[10]_i_2__1_n_0 ;
  wire \accum[10]_i_3__1_n_0 ;
  wire \accum[10]_i_4__1_n_0 ;
  wire \accum[10]_i_5__1_n_0 ;
  wire \accum[14]_i_2__1_n_0 ;
  wire \accum[14]_i_3__1_n_0 ;
  wire \accum[14]_i_4__1_n_0 ;
  wire \accum[14]_i_5__1_n_0 ;
  wire \accum[18]_i_2__1_n_0 ;
  wire \accum[18]_i_3__1_n_0 ;
  wire \accum[18]_i_4__1_n_0 ;
  wire \accum[18]_i_5__1_n_0 ;
  wire \accum[22]_i_2__1_n_0 ;
  wire \accum[22]_i_3__1_n_0 ;
  wire \accum[2]_i_2__1_n_0 ;
  wire \accum[2]_i_3__1_n_0 ;
  wire \accum[2]_i_4__1_n_0 ;
  wire \accum[6]_i_2__1_n_0 ;
  wire \accum[6]_i_3__1_n_0 ;
  wire \accum[6]_i_4__1_n_0 ;
  wire \accum[6]_i_5__1_n_0 ;
  wire [23:2]accum_reg;
  wire \accum_reg[10]_i_1__1_n_0 ;
  wire \accum_reg[10]_i_1__1_n_4 ;
  wire \accum_reg[10]_i_1__1_n_5 ;
  wire \accum_reg[10]_i_1__1_n_6 ;
  wire \accum_reg[10]_i_1__1_n_7 ;
  wire \accum_reg[14]_i_1__1_n_0 ;
  wire \accum_reg[14]_i_1__1_n_4 ;
  wire \accum_reg[14]_i_1__1_n_5 ;
  wire \accum_reg[14]_i_1__1_n_6 ;
  wire \accum_reg[14]_i_1__1_n_7 ;
  wire \accum_reg[18]_i_1__1_n_0 ;
  wire \accum_reg[18]_i_1__1_n_4 ;
  wire \accum_reg[18]_i_1__1_n_5 ;
  wire \accum_reg[18]_i_1__1_n_6 ;
  wire \accum_reg[18]_i_1__1_n_7 ;
  wire \accum_reg[22]_i_1__1_n_6 ;
  wire \accum_reg[22]_i_1__1_n_7 ;
  wire \accum_reg[2]_i_1__1_n_0 ;
  wire \accum_reg[2]_i_1__1_n_4 ;
  wire \accum_reg[2]_i_1__1_n_5 ;
  wire \accum_reg[2]_i_1__1_n_6 ;
  wire \accum_reg[2]_i_1__1_n_7 ;
  wire \accum_reg[6]_i_1__1_n_0 ;
  wire \accum_reg[6]_i_1__1_n_4 ;
  wire \accum_reg[6]_i_1__1_n_5 ;
  wire \accum_reg[6]_i_1__1_n_6 ;
  wire \accum_reg[6]_i_1__1_n_7 ;
  wire clk;
  wire count0_carry__0_i_1__0_n_0;
  wire count0_carry__0_i_2__0_n_0;
  wire count0_carry__0_i_3__0_n_0;
  wire count0_carry__0_i_4__0_n_0;
  wire count0_carry__0_n_0;
  wire count0_carry__0_n_4;
  wire count0_carry__0_n_5;
  wire count0_carry__0_n_6;
  wire count0_carry__0_n_7;
  wire count0_carry__1_i_1__0_n_0;
  wire count0_carry__1_i_2__0_n_0;
  wire count0_carry__1_i_3__0_n_0;
  wire count0_carry__1_i_4__0_n_0;
  wire count0_carry__1_n_4;
  wire count0_carry__1_n_5;
  wire count0_carry__1_n_6;
  wire count0_carry__1_n_7;
  wire count0_carry_i_1__0_n_0;
  wire count0_carry_i_2__0_n_0;
  wire count0_carry_i_3__0_n_0;
  wire count0_carry_i_4__0_n_0;
  wire count0_carry_n_0;
  wire count0_carry_n_4;
  wire count0_carry_n_5;
  wire count0_carry_n_6;
  wire count0_carry_n_7;
  wire \count[0]_i_1__0_n_0 ;
  wire \count[12]_i_2__0_n_0 ;
  wire \count[12]_i_3__0_n_0 ;
  wire \count_reg_n_0_[0] ;
  wire \count_reg_n_0_[10] ;
  wire \count_reg_n_0_[11] ;
  wire \count_reg_n_0_[12] ;
  wire \count_reg_n_0_[1] ;
  wire \count_reg_n_0_[2] ;
  wire \count_reg_n_0_[3] ;
  wire \count_reg_n_0_[4] ;
  wire \count_reg_n_0_[5] ;
  wire \count_reg_n_0_[6] ;
  wire \count_reg_n_0_[7] ;
  wire \count_reg_n_0_[8] ;
  wire \count_reg_n_0_[9] ;
  wire delta0_carry__0_n_0;
  wire delta0_carry__0_n_4;
  wire delta0_carry__0_n_5;
  wire delta0_carry__0_n_6;
  wire delta0_carry__0_n_7;
  wire delta0_carry__1_n_7;
  wire delta0_carry_n_0;
  wire delta0_carry_n_4;
  wire delta0_carry_n_5;
  wire delta0_carry_n_6;
  wire delta0_carry_n_7;
  wire \delta_d1_reg_n_0_[0] ;
  wire \delta_d1_reg_n_0_[1] ;
  wire \delta_d1_reg_n_0_[23] ;
  wire \delta_d1_reg_n_0_[2] ;
  wire \delta_d1_reg_n_0_[3] ;
  wire \delta_d1_reg_n_0_[4] ;
  wire \delta_d1_reg_n_0_[5] ;
  wire \delta_d1_reg_n_0_[6] ;
  wire \delta_d1_reg_n_0_[7] ;
  wire \delta_d2_reg_n_0_[0] ;
  wire \delta_d2_reg_n_0_[1] ;
  wire \delta_d2_reg_n_0_[23] ;
  wire \delta_d2_reg_n_0_[2] ;
  wire \delta_d2_reg_n_0_[3] ;
  wire \delta_d2_reg_n_0_[4] ;
  wire \delta_d2_reg_n_0_[5] ;
  wire \delta_d2_reg_n_0_[6] ;
  wire \delta_d2_reg_n_0_[7] ;
  wire \delta_d3_reg_n_0_[23] ;
  wire \delta_d3_reg_n_0_[2] ;
  wire \delta_d3_reg_n_0_[3] ;
  wire \delta_d3_reg_n_0_[4] ;
  wire \delta_d3_reg_n_0_[5] ;
  wire \delta_d3_reg_n_0_[6] ;
  wire \delta_d3_reg_n_0_[7] ;
  wire [7:0]\delta_reg[7]_0 ;
  wire \delta_reg_n_0_[0] ;
  wire \delta_reg_n_0_[1] ;
  wire \delta_reg_n_0_[20] ;
  wire \delta_reg_n_0_[2] ;
  wire \delta_reg_n_0_[3] ;
  wire \delta_reg_n_0_[4] ;
  wire \delta_reg_n_0_[5] ;
  wire \delta_reg_n_0_[6] ;
  wire \delta_reg_n_0_[7] ;
  wire last_input;
  wire [20:0]out_10_i_1;
  wire out_10_i_22;
  wire out_30_i_23;
  wire [21:0]out_40;
  wire out_50_i_22;
  wire [0:0]out_50_i_23;
  wire [22:0]out_60;
  wire out_70_i_23;
  wire [3:0]\s_output_am_out_reg[3] ;
  wire [7:0]\s_output_am_out_reg[7] ;
  wire [3:0]\s_output_am_out_reg[7]_0 ;
  wire tree_0010_carry__0_i_1__1_n_0;
  wire tree_0010_carry__0_i_2__1_n_0;
  wire tree_0010_carry__0_i_3__1_n_0;
  wire tree_0010_carry__0_i_4__1_n_0;
  wire tree_0010_carry__0_n_0;
  wire tree_0010_carry__1_i_1__1_n_0;
  wire tree_0010_carry__1_i_2__1_n_0;
  wire tree_0010_carry__1_i_3__1_n_0;
  wire tree_0010_carry__1_i_4__1_n_0;
  wire tree_0010_carry__1_n_0;
  wire tree_0010_carry__2_i_1__1_n_0;
  wire tree_0010_carry__2_i_2__1_n_0;
  wire tree_0010_carry__2_i_3__1_n_0;
  wire tree_0010_carry__2_i_4__1_n_0;
  wire tree_0010_carry__2_n_0;
  wire tree_0010_carry__3_i_1__1_n_0;
  wire tree_0010_carry__3_i_2__1_n_0;
  wire tree_0010_carry__3_i_3__1_n_0;
  wire tree_0010_carry__3_i_4__1_n_0;
  wire tree_0010_carry__3_n_0;
  wire tree_0010_carry__4_i_1__1_n_0;
  wire tree_0010_carry__4_i_2__1_n_0;
  wire tree_0010_carry_i_1__1_n_0;
  wire tree_0010_carry_i_2__1_n_0;
  wire tree_0010_carry_i_3__1_n_0;
  wire tree_0010_carry_i_4__1_n_0;
  wire tree_0010_carry_n_0;
  wire tree_010_carry__0_i_1__1_n_0;
  wire tree_010_carry__0_i_2__1_n_0;
  wire tree_010_carry__0_i_3__1_n_0;
  wire tree_010_carry__0_i_4__1_n_0;
  wire tree_010_carry__0_n_0;
  wire tree_010_carry__0_n_4;
  wire tree_010_carry__0_n_5;
  wire tree_010_carry__0_n_6;
  wire tree_010_carry__0_n_7;
  wire tree_010_carry__1_i_1__1_n_0;
  wire tree_010_carry__1_i_2__1_n_0;
  wire tree_010_carry__1_i_3__1_n_0;
  wire tree_010_carry__1_i_4__1_n_0;
  wire tree_010_carry__1_n_0;
  wire tree_010_carry__1_n_4;
  wire tree_010_carry__1_n_5;
  wire tree_010_carry__1_n_6;
  wire tree_010_carry__1_n_7;
  wire tree_010_carry__2_i_1__1_n_0;
  wire tree_010_carry__2_i_2__1_n_0;
  wire tree_010_carry__2_i_3__1_n_0;
  wire tree_010_carry__2_i_4__1_n_0;
  wire tree_010_carry__2_n_0;
  wire tree_010_carry__2_n_4;
  wire tree_010_carry__2_n_5;
  wire tree_010_carry__2_n_6;
  wire tree_010_carry__2_n_7;
  wire tree_010_carry__3_i_1__1_n_0;
  wire tree_010_carry__3_i_2__1_n_0;
  wire tree_010_carry__3_i_3__1_n_0;
  wire tree_010_carry__3_i_4__1_n_0;
  wire tree_010_carry__3_n_0;
  wire tree_010_carry__3_n_4;
  wire tree_010_carry__3_n_5;
  wire tree_010_carry__3_n_6;
  wire tree_010_carry__3_n_7;
  wire tree_010_carry__4_i_1__1_n_0;
  wire tree_010_carry__4_i_2__1_n_0;
  wire tree_010_carry__4_i_3__1_n_0;
  wire tree_010_carry__4_n_5;
  wire tree_010_carry__4_n_6;
  wire tree_010_carry__4_n_7;
  wire tree_010_carry_i_1__1_n_0;
  wire tree_010_carry_i_2__1_n_0;
  wire tree_010_carry_i_3__1_n_0;
  wire tree_010_carry_n_0;
  wire tree_010_carry_n_4;
  wire tree_010_carry_n_5;
  wire tree_010_carry_n_6;
  wire tree_010_carry_n_7;
  wire tree_0110_carry__0_i_1__1_n_0;
  wire tree_0110_carry__0_i_2__1_n_0;
  wire tree_0110_carry__0_i_3__1_n_0;
  wire tree_0110_carry__0_i_4__1_n_0;
  wire tree_0110_carry__0_n_0;
  wire tree_0110_carry__1_i_1__1_n_0;
  wire tree_0110_carry__1_i_2__1_n_0;
  wire tree_0110_carry__1_i_3__1_n_0;
  wire tree_0110_carry__1_i_4__1_n_0;
  wire tree_0110_carry__1_n_0;
  wire tree_0110_carry__2_i_1__1_n_0;
  wire tree_0110_carry__2_i_2__1_n_0;
  wire tree_0110_carry__2_i_3__1_n_0;
  wire tree_0110_carry__2_i_4__1_n_0;
  wire tree_0110_carry__2_n_0;
  wire tree_0110_carry__3_i_1__1_n_0;
  wire tree_0110_carry__3_i_2__1_n_0;
  wire tree_0110_carry__3_i_3__1_n_0;
  wire tree_0110_carry__3_i_4__1_n_0;
  wire tree_0110_carry__3_n_0;
  wire tree_0110_carry__4_i_1__1_n_0;
  wire tree_0110_carry__4_i_2__1_n_0;
  wire tree_0110_carry__4_i_3__1_n_0;
  wire tree_0110_carry_i_1__1_n_0;
  wire tree_0110_carry_i_2__1_n_0;
  wire tree_0110_carry_i_3__1_n_0;
  wire tree_0110_carry_i_4__1_n_0;
  wire tree_0110_carry_n_0;
  wire \tree_0_reg_n_0_[10] ;
  wire \tree_0_reg_n_0_[11] ;
  wire \tree_0_reg_n_0_[12] ;
  wire \tree_0_reg_n_0_[13] ;
  wire \tree_0_reg_n_0_[14] ;
  wire \tree_0_reg_n_0_[15] ;
  wire \tree_0_reg_n_0_[16] ;
  wire \tree_0_reg_n_0_[17] ;
  wire \tree_0_reg_n_0_[18] ;
  wire \tree_0_reg_n_0_[19] ;
  wire \tree_0_reg_n_0_[20] ;
  wire \tree_0_reg_n_0_[21] ;
  wire \tree_0_reg_n_0_[22] ;
  wire \tree_0_reg_n_0_[23] ;
  wire \tree_0_reg_n_0_[2] ;
  wire \tree_0_reg_n_0_[3] ;
  wire \tree_0_reg_n_0_[4] ;
  wire \tree_0_reg_n_0_[5] ;
  wire \tree_0_reg_n_0_[6] ;
  wire \tree_0_reg_n_0_[7] ;
  wire \tree_0_reg_n_0_[8] ;
  wire \tree_0_reg_n_0_[9] ;
  wire tree_1010_carry__0_i_1__1_n_0;
  wire tree_1010_carry__0_i_2__1_n_0;
  wire tree_1010_carry__0_i_3__1_n_0;
  wire tree_1010_carry__0_i_4__1_n_0;
  wire tree_1010_carry__0_n_0;
  wire tree_1010_carry__1_i_1__1_n_0;
  wire tree_1010_carry__1_i_2__1_n_0;
  wire tree_1010_carry__1_i_3__1_n_0;
  wire tree_1010_carry__1_i_4__1_n_0;
  wire tree_1010_carry__1_n_0;
  wire tree_1010_carry__2_i_1__1_n_0;
  wire tree_1010_carry__2_i_2__1_n_0;
  wire tree_1010_carry__2_i_3__1_n_0;
  wire tree_1010_carry__2_i_4__1_n_0;
  wire tree_1010_carry__2_n_0;
  wire tree_1010_carry__3_i_1__1_n_0;
  wire tree_1010_carry__3_i_2__1_n_0;
  wire tree_1010_carry__3_i_3__1_n_0;
  wire tree_1010_carry__3_i_4__1_n_0;
  wire tree_1010_carry__3_n_0;
  wire tree_1010_carry__4_i_1__1_n_0;
  wire tree_1010_carry__4_i_2__1_n_0;
  wire tree_1010_carry_i_1__1_n_0;
  wire tree_1010_carry_i_2__1_n_0;
  wire tree_1010_carry_i_3__1_n_0;
  wire tree_1010_carry_i_4__1_n_0;
  wire tree_1010_carry_n_0;
  wire tree_10_carry__0_i_1__1_n_0;
  wire tree_10_carry__0_i_2__1_n_0;
  wire tree_10_carry__0_i_3__1_n_0;
  wire tree_10_carry__0_i_4__1_n_0;
  wire tree_10_carry__0_n_0;
  wire tree_10_carry__0_n_4;
  wire tree_10_carry__0_n_5;
  wire tree_10_carry__0_n_6;
  wire tree_10_carry__0_n_7;
  wire tree_10_carry__1_i_1__1_n_0;
  wire tree_10_carry__1_i_2__1_n_0;
  wire tree_10_carry__1_i_3__1_n_0;
  wire tree_10_carry__1_i_4__1_n_0;
  wire tree_10_carry__1_n_0;
  wire tree_10_carry__1_n_4;
  wire tree_10_carry__1_n_5;
  wire tree_10_carry__1_n_6;
  wire tree_10_carry__1_n_7;
  wire tree_10_carry__2_i_1__1_n_0;
  wire tree_10_carry__2_i_2__1_n_0;
  wire tree_10_carry__2_i_3__1_n_0;
  wire tree_10_carry__2_i_4__1_n_0;
  wire tree_10_carry__2_n_0;
  wire tree_10_carry__2_n_4;
  wire tree_10_carry__2_n_5;
  wire tree_10_carry__2_n_6;
  wire tree_10_carry__2_n_7;
  wire tree_10_carry__3_i_1__1_n_0;
  wire tree_10_carry__3_i_2__1_n_0;
  wire tree_10_carry__3_i_3__1_n_0;
  wire tree_10_carry__3_i_4__1_n_0;
  wire tree_10_carry__3_n_0;
  wire tree_10_carry__3_n_4;
  wire tree_10_carry__3_n_5;
  wire tree_10_carry__3_n_6;
  wire tree_10_carry__3_n_7;
  wire tree_10_carry__4_i_1__1_n_0;
  wire tree_10_carry__4_i_2__1_n_0;
  wire tree_10_carry__4_i_3__1_n_0;
  wire tree_10_carry__4_n_5;
  wire tree_10_carry__4_n_6;
  wire tree_10_carry__4_n_7;
  wire tree_10_carry_i_1__1_n_0;
  wire tree_10_carry_i_2__1_n_0;
  wire tree_10_carry_i_3__1_n_0;
  wire tree_10_carry_n_0;
  wire tree_10_carry_n_4;
  wire tree_10_carry_n_5;
  wire tree_10_carry_n_6;
  wire tree_110_carry__0_i_1__1_n_0;
  wire tree_110_carry__0_i_2__1_n_0;
  wire tree_110_carry__0_i_3__1_n_0;
  wire tree_110_carry__0_i_4__1_n_0;
  wire tree_110_carry__0_n_0;
  wire tree_110_carry__0_n_4;
  wire tree_110_carry__0_n_5;
  wire tree_110_carry__0_n_6;
  wire tree_110_carry__0_n_7;
  wire tree_110_carry__1_i_1__1_n_0;
  wire tree_110_carry__1_i_2__1_n_0;
  wire tree_110_carry__1_i_3__1_n_0;
  wire tree_110_carry__1_i_4__1_n_0;
  wire tree_110_carry__1_n_0;
  wire tree_110_carry__1_n_4;
  wire tree_110_carry__1_n_5;
  wire tree_110_carry__1_n_6;
  wire tree_110_carry__1_n_7;
  wire tree_110_carry__2_i_1__1_n_0;
  wire tree_110_carry__2_i_2__1_n_0;
  wire tree_110_carry__2_i_3__1_n_0;
  wire tree_110_carry__2_i_4__1_n_0;
  wire tree_110_carry__2_n_0;
  wire tree_110_carry__2_n_4;
  wire tree_110_carry__2_n_5;
  wire tree_110_carry__2_n_6;
  wire tree_110_carry__2_n_7;
  wire tree_110_carry__3_i_1__1_n_0;
  wire tree_110_carry__3_i_2__1_n_0;
  wire tree_110_carry__3_i_3__1_n_0;
  wire tree_110_carry__3_i_4__1_n_0;
  wire tree_110_carry__3_n_0;
  wire tree_110_carry__3_n_4;
  wire tree_110_carry__3_n_5;
  wire tree_110_carry__3_n_6;
  wire tree_110_carry__3_n_7;
  wire tree_110_carry__4_i_1__1_n_0;
  wire tree_110_carry__4_i_2__1_n_0;
  wire tree_110_carry__4_i_3__1_n_0;
  wire tree_110_carry__4_n_5;
  wire tree_110_carry__4_n_6;
  wire tree_110_carry__4_n_7;
  wire tree_110_carry_i_1__1_n_0;
  wire tree_110_carry_i_2__1_n_0;
  wire tree_110_carry_i_3__1_n_0;
  wire tree_110_carry_n_0;
  wire tree_110_carry_n_4;
  wire tree_110_carry_n_5;
  wire tree_110_carry_n_6;
  wire tree_1110_carry__0_i_1__1_n_0;
  wire tree_1110_carry__0_i_2__1_n_0;
  wire tree_1110_carry__0_i_3__1_n_0;
  wire tree_1110_carry__0_i_4__1_n_0;
  wire tree_1110_carry__0_n_0;
  wire tree_1110_carry__1_i_1__1_n_0;
  wire tree_1110_carry__1_i_2__1_n_0;
  wire tree_1110_carry__1_i_3__1_n_0;
  wire tree_1110_carry__1_i_4__1_n_0;
  wire tree_1110_carry__1_n_0;
  wire tree_1110_carry__2_i_1__1_n_0;
  wire tree_1110_carry__2_i_2__1_n_0;
  wire tree_1110_carry__2_i_3__1_n_0;
  wire tree_1110_carry__2_i_4__1_n_0;
  wire tree_1110_carry__2_n_0;
  wire tree_1110_carry__3_i_1__1_n_0;
  wire tree_1110_carry__3_i_2__1_n_0;
  wire tree_1110_carry__3_i_3__1_n_0;
  wire tree_1110_carry__3_i_4__1_n_0;
  wire tree_1110_carry__3_n_0;
  wire tree_1110_carry__4_i_1__1_n_0;
  wire tree_1110_carry__4_i_2__1_n_0;
  wire tree_1110_carry__4_i_3__1_n_0;
  wire tree_1110_carry_i_1__1_n_0;
  wire tree_1110_carry_i_2__1_n_0;
  wire tree_1110_carry_i_3__1_n_0;
  wire tree_1110_carry_i_4__1_n_0;
  wire tree_1110_carry_n_0;
  wire \tree_1_reg_n_0_[10] ;
  wire \tree_1_reg_n_0_[11] ;
  wire \tree_1_reg_n_0_[12] ;
  wire \tree_1_reg_n_0_[13] ;
  wire \tree_1_reg_n_0_[14] ;
  wire \tree_1_reg_n_0_[15] ;
  wire \tree_1_reg_n_0_[16] ;
  wire \tree_1_reg_n_0_[17] ;
  wire \tree_1_reg_n_0_[18] ;
  wire \tree_1_reg_n_0_[19] ;
  wire \tree_1_reg_n_0_[20] ;
  wire \tree_1_reg_n_0_[21] ;
  wire \tree_1_reg_n_0_[22] ;
  wire \tree_1_reg_n_0_[23] ;
  wire \tree_1_reg_n_0_[2] ;
  wire \tree_1_reg_n_0_[3] ;
  wire \tree_1_reg_n_0_[4] ;
  wire \tree_1_reg_n_0_[5] ;
  wire \tree_1_reg_n_0_[6] ;
  wire \tree_1_reg_n_0_[7] ;
  wire \tree_1_reg_n_0_[8] ;
  wire \tree_1_reg_n_0_[9] ;
  wire [2:0]\NLW_accum_reg[10]_i_1__1_CO_UNCONNECTED ;
  wire [2:0]\NLW_accum_reg[14]_i_1__1_CO_UNCONNECTED ;
  wire [2:0]\NLW_accum_reg[18]_i_1__1_CO_UNCONNECTED ;
  wire [3:0]\NLW_accum_reg[22]_i_1__1_CO_UNCONNECTED ;
  wire [3:2]\NLW_accum_reg[22]_i_1__1_O_UNCONNECTED ;
  wire [2:0]\NLW_accum_reg[2]_i_1__1_CO_UNCONNECTED ;
  wire [2:0]\NLW_accum_reg[6]_i_1__1_CO_UNCONNECTED ;
  wire [2:0]NLW_count0_carry_CO_UNCONNECTED;
  wire [2:0]NLW_count0_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_count0_carry__1_CO_UNCONNECTED;
  wire [2:0]NLW_delta0_carry_CO_UNCONNECTED;
  wire [2:0]NLW_delta0_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_delta0_carry__1_CO_UNCONNECTED;
  wire [3:1]NLW_delta0_carry__1_O_UNCONNECTED;
  wire [2:0]NLW_tree_0010_carry_CO_UNCONNECTED;
  wire [0:0]NLW_tree_0010_carry_O_UNCONNECTED;
  wire [2:0]NLW_tree_0010_carry__0_CO_UNCONNECTED;
  wire [2:0]NLW_tree_0010_carry__1_CO_UNCONNECTED;
  wire [2:0]NLW_tree_0010_carry__2_CO_UNCONNECTED;
  wire [2:0]NLW_tree_0010_carry__3_CO_UNCONNECTED;
  wire [3:0]NLW_tree_0010_carry__4_CO_UNCONNECTED;
  wire [3:2]NLW_tree_0010_carry__4_O_UNCONNECTED;
  wire [2:0]NLW_tree_010_carry_CO_UNCONNECTED;
  wire [2:0]NLW_tree_010_carry__0_CO_UNCONNECTED;
  wire [2:0]NLW_tree_010_carry__1_CO_UNCONNECTED;
  wire [2:0]NLW_tree_010_carry__2_CO_UNCONNECTED;
  wire [2:0]NLW_tree_010_carry__3_CO_UNCONNECTED;
  wire [3:0]NLW_tree_010_carry__4_CO_UNCONNECTED;
  wire [3:3]NLW_tree_010_carry__4_O_UNCONNECTED;
  wire [2:0]NLW_tree_0110_carry_CO_UNCONNECTED;
  wire [0:0]NLW_tree_0110_carry_O_UNCONNECTED;
  wire [2:0]NLW_tree_0110_carry__0_CO_UNCONNECTED;
  wire [2:0]NLW_tree_0110_carry__1_CO_UNCONNECTED;
  wire [2:0]NLW_tree_0110_carry__2_CO_UNCONNECTED;
  wire [2:0]NLW_tree_0110_carry__3_CO_UNCONNECTED;
  wire [3:0]NLW_tree_0110_carry__4_CO_UNCONNECTED;
  wire [3:3]NLW_tree_0110_carry__4_O_UNCONNECTED;
  wire [2:0]NLW_tree_1010_carry_CO_UNCONNECTED;
  wire [0:0]NLW_tree_1010_carry_O_UNCONNECTED;
  wire [2:0]NLW_tree_1010_carry__0_CO_UNCONNECTED;
  wire [2:0]NLW_tree_1010_carry__1_CO_UNCONNECTED;
  wire [2:0]NLW_tree_1010_carry__2_CO_UNCONNECTED;
  wire [2:0]NLW_tree_1010_carry__3_CO_UNCONNECTED;
  wire [3:0]NLW_tree_1010_carry__4_CO_UNCONNECTED;
  wire [3:2]NLW_tree_1010_carry__4_O_UNCONNECTED;
  wire [2:0]NLW_tree_10_carry_CO_UNCONNECTED;
  wire [0:0]NLW_tree_10_carry_O_UNCONNECTED;
  wire [2:0]NLW_tree_10_carry__0_CO_UNCONNECTED;
  wire [2:0]NLW_tree_10_carry__1_CO_UNCONNECTED;
  wire [2:0]NLW_tree_10_carry__2_CO_UNCONNECTED;
  wire [2:0]NLW_tree_10_carry__3_CO_UNCONNECTED;
  wire [3:0]NLW_tree_10_carry__4_CO_UNCONNECTED;
  wire [3:3]NLW_tree_10_carry__4_O_UNCONNECTED;
  wire [2:0]NLW_tree_110_carry_CO_UNCONNECTED;
  wire [0:0]NLW_tree_110_carry_O_UNCONNECTED;
  wire [2:0]NLW_tree_110_carry__0_CO_UNCONNECTED;
  wire [2:0]NLW_tree_110_carry__1_CO_UNCONNECTED;
  wire [2:0]NLW_tree_110_carry__2_CO_UNCONNECTED;
  wire [2:0]NLW_tree_110_carry__3_CO_UNCONNECTED;
  wire [3:0]NLW_tree_110_carry__4_CO_UNCONNECTED;
  wire [3:3]NLW_tree_110_carry__4_O_UNCONNECTED;
  wire [2:0]NLW_tree_1110_carry_CO_UNCONNECTED;
  wire [0:0]NLW_tree_1110_carry_O_UNCONNECTED;
  wire [2:0]NLW_tree_1110_carry__0_CO_UNCONNECTED;
  wire [2:0]NLW_tree_1110_carry__1_CO_UNCONNECTED;
  wire [2:0]NLW_tree_1110_carry__2_CO_UNCONNECTED;
  wire [2:0]NLW_tree_1110_carry__3_CO_UNCONNECTED;
  wire [3:0]NLW_tree_1110_carry__4_CO_UNCONNECTED;
  wire [3:3]NLW_tree_1110_carry__4_O_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \accum[10]_i_2__1 
       (.I0(\delta_reg_n_0_[20] ),
        .I1(accum_reg[13]),
        .O(\accum[10]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum[10]_i_3__1 
       (.I0(\delta_reg_n_0_[20] ),
        .I1(accum_reg[12]),
        .O(\accum[10]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum[10]_i_4__1 
       (.I0(\delta_reg_n_0_[20] ),
        .I1(accum_reg[11]),
        .O(\accum[10]_i_4__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum[10]_i_5__1 
       (.I0(\delta_reg_n_0_[7] ),
        .I1(accum_reg[10]),
        .O(\accum[10]_i_5__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum[14]_i_2__1 
       (.I0(\delta_reg_n_0_[20] ),
        .I1(accum_reg[17]),
        .O(\accum[14]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum[14]_i_3__1 
       (.I0(\delta_reg_n_0_[20] ),
        .I1(accum_reg[16]),
        .O(\accum[14]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum[14]_i_4__1 
       (.I0(\delta_reg_n_0_[20] ),
        .I1(accum_reg[15]),
        .O(\accum[14]_i_4__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum[14]_i_5__1 
       (.I0(\delta_reg_n_0_[20] ),
        .I1(accum_reg[14]),
        .O(\accum[14]_i_5__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum[18]_i_2__1 
       (.I0(\delta_reg_n_0_[20] ),
        .I1(accum_reg[21]),
        .O(\accum[18]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum[18]_i_3__1 
       (.I0(\delta_reg_n_0_[20] ),
        .I1(accum_reg[20]),
        .O(\accum[18]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum[18]_i_4__1 
       (.I0(\delta_reg_n_0_[20] ),
        .I1(accum_reg[19]),
        .O(\accum[18]_i_4__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum[18]_i_5__1 
       (.I0(\delta_reg_n_0_[20] ),
        .I1(accum_reg[18]),
        .O(\accum[18]_i_5__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum[22]_i_2__1 
       (.I0(\delta_reg_n_0_[20] ),
        .I1(accum_reg[23]),
        .O(\accum[22]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum[22]_i_3__1 
       (.I0(\delta_reg_n_0_[20] ),
        .I1(accum_reg[22]),
        .O(\accum[22]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum[2]_i_2__1 
       (.I0(\delta_reg_n_0_[2] ),
        .I1(accum_reg[5]),
        .O(\accum[2]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum[2]_i_3__1 
       (.I0(\delta_reg_n_0_[1] ),
        .I1(accum_reg[4]),
        .O(\accum[2]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum[2]_i_4__1 
       (.I0(\delta_reg_n_0_[0] ),
        .I1(accum_reg[3]),
        .O(\accum[2]_i_4__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum[6]_i_2__1 
       (.I0(\delta_reg_n_0_[6] ),
        .I1(accum_reg[9]),
        .O(\accum[6]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum[6]_i_3__1 
       (.I0(\delta_reg_n_0_[5] ),
        .I1(accum_reg[8]),
        .O(\accum[6]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum[6]_i_4__1 
       (.I0(\delta_reg_n_0_[4] ),
        .I1(accum_reg[7]),
        .O(\accum[6]_i_4__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum[6]_i_5__1 
       (.I0(\delta_reg_n_0_[3] ),
        .I1(accum_reg[6]),
        .O(\accum[6]_i_5__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\accum_reg[10]_i_1__1_n_7 ),
        .Q(accum_reg[10]),
        .R(1'b0));
  CARRY4 \accum_reg[10]_i_1__1 
       (.CI(\accum_reg[6]_i_1__1_n_0 ),
        .CO({\accum_reg[10]_i_1__1_n_0 ,\NLW_accum_reg[10]_i_1__1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\delta_reg_n_0_[20] ,\delta_reg_n_0_[20] ,\delta_reg_n_0_[20] ,\delta_reg_n_0_[7] }),
        .O({\accum_reg[10]_i_1__1_n_4 ,\accum_reg[10]_i_1__1_n_5 ,\accum_reg[10]_i_1__1_n_6 ,\accum_reg[10]_i_1__1_n_7 }),
        .S({\accum[10]_i_2__1_n_0 ,\accum[10]_i_3__1_n_0 ,\accum[10]_i_4__1_n_0 ,\accum[10]_i_5__1_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\accum_reg[10]_i_1__1_n_6 ),
        .Q(accum_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\accum_reg[10]_i_1__1_n_5 ),
        .Q(accum_reg[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\accum_reg[10]_i_1__1_n_4 ),
        .Q(accum_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\accum_reg[14]_i_1__1_n_7 ),
        .Q(accum_reg[14]),
        .R(1'b0));
  CARRY4 \accum_reg[14]_i_1__1 
       (.CI(\accum_reg[10]_i_1__1_n_0 ),
        .CO({\accum_reg[14]_i_1__1_n_0 ,\NLW_accum_reg[14]_i_1__1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\delta_reg_n_0_[20] ,\delta_reg_n_0_[20] ,\delta_reg_n_0_[20] ,\delta_reg_n_0_[20] }),
        .O({\accum_reg[14]_i_1__1_n_4 ,\accum_reg[14]_i_1__1_n_5 ,\accum_reg[14]_i_1__1_n_6 ,\accum_reg[14]_i_1__1_n_7 }),
        .S({\accum[14]_i_2__1_n_0 ,\accum[14]_i_3__1_n_0 ,\accum[14]_i_4__1_n_0 ,\accum[14]_i_5__1_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\accum_reg[14]_i_1__1_n_6 ),
        .Q(accum_reg[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\accum_reg[14]_i_1__1_n_5 ),
        .Q(accum_reg[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\accum_reg[14]_i_1__1_n_4 ),
        .Q(accum_reg[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\accum_reg[18]_i_1__1_n_7 ),
        .Q(accum_reg[18]),
        .R(1'b0));
  CARRY4 \accum_reg[18]_i_1__1 
       (.CI(\accum_reg[14]_i_1__1_n_0 ),
        .CO({\accum_reg[18]_i_1__1_n_0 ,\NLW_accum_reg[18]_i_1__1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\delta_reg_n_0_[20] ,\delta_reg_n_0_[20] ,\delta_reg_n_0_[20] ,\delta_reg_n_0_[20] }),
        .O({\accum_reg[18]_i_1__1_n_4 ,\accum_reg[18]_i_1__1_n_5 ,\accum_reg[18]_i_1__1_n_6 ,\accum_reg[18]_i_1__1_n_7 }),
        .S({\accum[18]_i_2__1_n_0 ,\accum[18]_i_3__1_n_0 ,\accum[18]_i_4__1_n_0 ,\accum[18]_i_5__1_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\accum_reg[18]_i_1__1_n_6 ),
        .Q(accum_reg[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\accum_reg[18]_i_1__1_n_5 ),
        .Q(accum_reg[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\accum_reg[18]_i_1__1_n_4 ),
        .Q(accum_reg[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\accum_reg[22]_i_1__1_n_7 ),
        .Q(accum_reg[22]),
        .R(1'b0));
  CARRY4 \accum_reg[22]_i_1__1 
       (.CI(\accum_reg[18]_i_1__1_n_0 ),
        .CO(\NLW_accum_reg[22]_i_1__1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\delta_reg_n_0_[20] }),
        .O({\NLW_accum_reg[22]_i_1__1_O_UNCONNECTED [3:2],\accum_reg[22]_i_1__1_n_6 ,\accum_reg[22]_i_1__1_n_7 }),
        .S({1'b0,1'b0,\accum[22]_i_2__1_n_0 ,\accum[22]_i_3__1_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\accum_reg[22]_i_1__1_n_6 ),
        .Q(accum_reg[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\accum_reg[2]_i_1__1_n_7 ),
        .Q(accum_reg[2]),
        .R(1'b0));
  CARRY4 \accum_reg[2]_i_1__1 
       (.CI(1'b0),
        .CO({\accum_reg[2]_i_1__1_n_0 ,\NLW_accum_reg[2]_i_1__1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\delta_reg_n_0_[2] ,\delta_reg_n_0_[1] ,\delta_reg_n_0_[0] ,1'b0}),
        .O({\accum_reg[2]_i_1__1_n_4 ,\accum_reg[2]_i_1__1_n_5 ,\accum_reg[2]_i_1__1_n_6 ,\accum_reg[2]_i_1__1_n_7 }),
        .S({\accum[2]_i_2__1_n_0 ,\accum[2]_i_3__1_n_0 ,\accum[2]_i_4__1_n_0 ,accum_reg[2]}));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\accum_reg[2]_i_1__1_n_6 ),
        .Q(accum_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\accum_reg[2]_i_1__1_n_5 ),
        .Q(accum_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\accum_reg[2]_i_1__1_n_4 ),
        .Q(accum_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\accum_reg[6]_i_1__1_n_7 ),
        .Q(accum_reg[6]),
        .R(1'b0));
  CARRY4 \accum_reg[6]_i_1__1 
       (.CI(\accum_reg[2]_i_1__1_n_0 ),
        .CO({\accum_reg[6]_i_1__1_n_0 ,\NLW_accum_reg[6]_i_1__1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\delta_reg_n_0_[6] ,\delta_reg_n_0_[5] ,\delta_reg_n_0_[4] ,\delta_reg_n_0_[3] }),
        .O({\accum_reg[6]_i_1__1_n_4 ,\accum_reg[6]_i_1__1_n_5 ,\accum_reg[6]_i_1__1_n_6 ,\accum_reg[6]_i_1__1_n_7 }),
        .S({\accum[6]_i_2__1_n_0 ,\accum[6]_i_3__1_n_0 ,\accum[6]_i_4__1_n_0 ,\accum[6]_i_5__1_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\accum_reg[6]_i_1__1_n_6 ),
        .Q(accum_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\accum_reg[6]_i_1__1_n_5 ),
        .Q(accum_reg[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\accum_reg[6]_i_1__1_n_4 ),
        .Q(accum_reg[9]),
        .R(1'b0));
  CARRY4 count0_carry
       (.CI(1'b0),
        .CO({count0_carry_n_0,NLW_count0_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(\count_reg_n_0_[0] ),
        .DI({\count_reg_n_0_[4] ,\count_reg_n_0_[3] ,\count_reg_n_0_[2] ,\count_reg_n_0_[1] }),
        .O({count0_carry_n_4,count0_carry_n_5,count0_carry_n_6,count0_carry_n_7}),
        .S({count0_carry_i_1__0_n_0,count0_carry_i_2__0_n_0,count0_carry_i_3__0_n_0,count0_carry_i_4__0_n_0}));
  CARRY4 count0_carry__0
       (.CI(count0_carry_n_0),
        .CO({count0_carry__0_n_0,NLW_count0_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({\count_reg_n_0_[8] ,\count_reg_n_0_[7] ,\count_reg_n_0_[6] ,\count_reg_n_0_[5] }),
        .O({count0_carry__0_n_4,count0_carry__0_n_5,count0_carry__0_n_6,count0_carry__0_n_7}),
        .S({count0_carry__0_i_1__0_n_0,count0_carry__0_i_2__0_n_0,count0_carry__0_i_3__0_n_0,count0_carry__0_i_4__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    count0_carry__0_i_1__0
       (.I0(\count_reg_n_0_[8] ),
        .O(count0_carry__0_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    count0_carry__0_i_2__0
       (.I0(\count_reg_n_0_[7] ),
        .O(count0_carry__0_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    count0_carry__0_i_3__0
       (.I0(\count_reg_n_0_[6] ),
        .O(count0_carry__0_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    count0_carry__0_i_4__0
       (.I0(\count_reg_n_0_[5] ),
        .O(count0_carry__0_i_4__0_n_0));
  CARRY4 count0_carry__1
       (.CI(count0_carry__0_n_0),
        .CO(NLW_count0_carry__1_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,\count_reg_n_0_[11] ,\count_reg_n_0_[10] ,\count_reg_n_0_[9] }),
        .O({count0_carry__1_n_4,count0_carry__1_n_5,count0_carry__1_n_6,count0_carry__1_n_7}),
        .S({count0_carry__1_i_1__0_n_0,count0_carry__1_i_2__0_n_0,count0_carry__1_i_3__0_n_0,count0_carry__1_i_4__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    count0_carry__1_i_1__0
       (.I0(\count_reg_n_0_[12] ),
        .O(count0_carry__1_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    count0_carry__1_i_2__0
       (.I0(\count_reg_n_0_[11] ),
        .O(count0_carry__1_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    count0_carry__1_i_3__0
       (.I0(\count_reg_n_0_[10] ),
        .O(count0_carry__1_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    count0_carry__1_i_4__0
       (.I0(\count_reg_n_0_[9] ),
        .O(count0_carry__1_i_4__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    count0_carry_i_1__0
       (.I0(\count_reg_n_0_[4] ),
        .O(count0_carry_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    count0_carry_i_2__0
       (.I0(\count_reg_n_0_[3] ),
        .O(count0_carry_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    count0_carry_i_3__0
       (.I0(\count_reg_n_0_[2] ),
        .O(count0_carry_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    count0_carry_i_4__0
       (.I0(\count_reg_n_0_[1] ),
        .O(count0_carry_i_4__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \count[0]_i_1__0 
       (.I0(\count_reg_n_0_[0] ),
        .O(\count[0]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h00020000)) 
    \count[12]_i_1__0 
       (.I0(\count[12]_i_2__0_n_0 ),
        .I1(\count_reg_n_0_[2] ),
        .I2(\count_reg_n_0_[1] ),
        .I3(\count_reg_n_0_[0] ),
        .I4(\count[12]_i_3__0_n_0 ),
        .O(last_input));
  LUT4 #(
    .INIT(16'h0001)) 
    \count[12]_i_2__0 
       (.I0(\count_reg_n_0_[6] ),
        .I1(\count_reg_n_0_[5] ),
        .I2(\count_reg_n_0_[4] ),
        .I3(\count_reg_n_0_[3] ),
        .O(\count[12]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \count[12]_i_3__0 
       (.I0(\count_reg_n_0_[7] ),
        .I1(\count_reg_n_0_[8] ),
        .I2(\count_reg_n_0_[9] ),
        .I3(\count_reg_n_0_[10] ),
        .I4(\count_reg_n_0_[12] ),
        .I5(\count_reg_n_0_[11] ),
        .O(\count[12]_i_3__0_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \count_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\count[0]_i_1__0_n_0 ),
        .Q(\count_reg_n_0_[0] ),
        .S(last_input));
  FDSE #(
    .INIT(1'b0)) 
    \count_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(count0_carry__1_n_6),
        .Q(\count_reg_n_0_[10] ),
        .S(last_input));
  FDSE #(
    .INIT(1'b0)) 
    \count_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(count0_carry__1_n_5),
        .Q(\count_reg_n_0_[11] ),
        .S(last_input));
  FDSE #(
    .INIT(1'b0)) 
    \count_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(count0_carry__1_n_4),
        .Q(\count_reg_n_0_[12] ),
        .S(last_input));
  FDSE #(
    .INIT(1'b0)) 
    \count_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(count0_carry_n_7),
        .Q(\count_reg_n_0_[1] ),
        .S(last_input));
  FDSE #(
    .INIT(1'b0)) 
    \count_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(count0_carry_n_6),
        .Q(\count_reg_n_0_[2] ),
        .S(last_input));
  FDSE #(
    .INIT(1'b0)) 
    \count_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(count0_carry_n_5),
        .Q(\count_reg_n_0_[3] ),
        .S(last_input));
  FDSE #(
    .INIT(1'b0)) 
    \count_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(count0_carry_n_4),
        .Q(\count_reg_n_0_[4] ),
        .S(last_input));
  FDSE #(
    .INIT(1'b0)) 
    \count_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(count0_carry__0_n_7),
        .Q(\count_reg_n_0_[5] ),
        .S(last_input));
  FDSE #(
    .INIT(1'b0)) 
    \count_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(count0_carry__0_n_6),
        .Q(\count_reg_n_0_[6] ),
        .S(last_input));
  FDSE #(
    .INIT(1'b0)) 
    \count_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(count0_carry__0_n_5),
        .Q(\count_reg_n_0_[7] ),
        .S(last_input));
  FDSE #(
    .INIT(1'b0)) 
    \count_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(count0_carry__0_n_4),
        .Q(\count_reg_n_0_[8] ),
        .S(last_input));
  FDSE #(
    .INIT(1'b0)) 
    \count_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(count0_carry__1_n_7),
        .Q(\count_reg_n_0_[9] ),
        .S(last_input));
  CARRY4 delta0_carry
       (.CI(1'b0),
        .CO({delta0_carry_n_0,NLW_delta0_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b1),
        .DI(\s_output_am_out_reg[7] [3:0]),
        .O({delta0_carry_n_4,delta0_carry_n_5,delta0_carry_n_6,delta0_carry_n_7}),
        .S(\s_output_am_out_reg[3] ));
  CARRY4 delta0_carry__0
       (.CI(delta0_carry_n_0),
        .CO({delta0_carry__0_n_0,NLW_delta0_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({\delta_reg[7]_0 [7],\s_output_am_out_reg[7] [6:4]}),
        .O({delta0_carry__0_n_4,delta0_carry__0_n_5,delta0_carry__0_n_6,delta0_carry__0_n_7}),
        .S(\s_output_am_out_reg[7]_0 ));
  CARRY4 delta0_carry__1
       (.CI(delta0_carry__0_n_0),
        .CO(NLW_delta0_carry__1_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_delta0_carry__1_O_UNCONNECTED[3:1],delta0_carry__1_n_7}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE #(
    .INIT(1'b0)) 
    \delta_d1_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\delta_reg_n_0_[0] ),
        .Q(\delta_d1_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \delta_d1_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\delta_reg_n_0_[1] ),
        .Q(\delta_d1_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \delta_d1_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\delta_reg_n_0_[20] ),
        .Q(\delta_d1_reg_n_0_[23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \delta_d1_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\delta_reg_n_0_[2] ),
        .Q(\delta_d1_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \delta_d1_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\delta_reg_n_0_[3] ),
        .Q(\delta_d1_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \delta_d1_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\delta_reg_n_0_[4] ),
        .Q(\delta_d1_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \delta_d1_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\delta_reg_n_0_[5] ),
        .Q(\delta_d1_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \delta_d1_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\delta_reg_n_0_[6] ),
        .Q(\delta_d1_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \delta_d1_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\delta_reg_n_0_[7] ),
        .Q(\delta_d1_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \delta_d2_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\delta_d1_reg_n_0_[0] ),
        .Q(\delta_d2_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \delta_d2_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\delta_d1_reg_n_0_[1] ),
        .Q(\delta_d2_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \delta_d2_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\delta_d1_reg_n_0_[23] ),
        .Q(\delta_d2_reg_n_0_[23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \delta_d2_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\delta_d1_reg_n_0_[2] ),
        .Q(\delta_d2_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \delta_d2_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\delta_d1_reg_n_0_[3] ),
        .Q(\delta_d2_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \delta_d2_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\delta_d1_reg_n_0_[4] ),
        .Q(\delta_d2_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \delta_d2_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\delta_d1_reg_n_0_[5] ),
        .Q(\delta_d2_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \delta_d2_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\delta_d1_reg_n_0_[6] ),
        .Q(\delta_d2_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \delta_d2_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\delta_d1_reg_n_0_[7] ),
        .Q(\delta_d2_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \delta_d3_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\delta_d2_reg_n_0_[0] ),
        .Q(A[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \delta_d3_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\delta_d2_reg_n_0_[1] ),
        .Q(out_50_i_23),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \delta_d3_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\delta_d2_reg_n_0_[23] ),
        .Q(\delta_d3_reg_n_0_[23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \delta_d3_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\delta_d2_reg_n_0_[2] ),
        .Q(\delta_d3_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \delta_d3_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\delta_d2_reg_n_0_[3] ),
        .Q(\delta_d3_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \delta_d3_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\delta_d2_reg_n_0_[4] ),
        .Q(\delta_d3_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \delta_d3_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\delta_d2_reg_n_0_[5] ),
        .Q(\delta_d3_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \delta_d3_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\delta_d2_reg_n_0_[6] ),
        .Q(\delta_d3_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \delta_d3_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\delta_d2_reg_n_0_[7] ),
        .Q(\delta_d3_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \delta_reg[0] 
       (.C(clk),
        .CE(last_input),
        .D(delta0_carry_n_7),
        .Q(\delta_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \delta_reg[1] 
       (.C(clk),
        .CE(last_input),
        .D(delta0_carry_n_6),
        .Q(\delta_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \delta_reg[20] 
       (.C(clk),
        .CE(last_input),
        .D(delta0_carry__1_n_7),
        .Q(\delta_reg_n_0_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \delta_reg[2] 
       (.C(clk),
        .CE(last_input),
        .D(delta0_carry_n_5),
        .Q(\delta_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \delta_reg[3] 
       (.C(clk),
        .CE(last_input),
        .D(delta0_carry_n_4),
        .Q(\delta_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \delta_reg[4] 
       (.C(clk),
        .CE(last_input),
        .D(delta0_carry__0_n_7),
        .Q(\delta_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \delta_reg[5] 
       (.C(clk),
        .CE(last_input),
        .D(delta0_carry__0_n_6),
        .Q(\delta_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \delta_reg[6] 
       (.C(clk),
        .CE(last_input),
        .D(delta0_carry__0_n_5),
        .Q(\delta_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \delta_reg[7] 
       (.C(clk),
        .CE(last_input),
        .D(delta0_carry__0_n_4),
        .Q(\delta_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \last_input_reg[0] 
       (.C(clk),
        .CE(last_input),
        .D(\s_output_am_out_reg[7] [0]),
        .Q(\delta_reg[7]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \last_input_reg[1] 
       (.C(clk),
        .CE(last_input),
        .D(\s_output_am_out_reg[7] [1]),
        .Q(\delta_reg[7]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \last_input_reg[2] 
       (.C(clk),
        .CE(last_input),
        .D(\s_output_am_out_reg[7] [2]),
        .Q(\delta_reg[7]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \last_input_reg[3] 
       (.C(clk),
        .CE(last_input),
        .D(\s_output_am_out_reg[7] [3]),
        .Q(\delta_reg[7]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \last_input_reg[4] 
       (.C(clk),
        .CE(last_input),
        .D(\s_output_am_out_reg[7] [4]),
        .Q(\delta_reg[7]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \last_input_reg[5] 
       (.C(clk),
        .CE(last_input),
        .D(\s_output_am_out_reg[7] [5]),
        .Q(\delta_reg[7]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \last_input_reg[6] 
       (.C(clk),
        .CE(last_input),
        .D(\s_output_am_out_reg[7] [6]),
        .Q(\delta_reg[7]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \last_input_reg[7] 
       (.C(clk),
        .CE(last_input),
        .D(\s_output_am_out_reg[7] [7]),
        .Q(\delta_reg[7]_0 [7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT2 #(
    .INIT(4'h6)) 
    out_10_i_25
       (.I0(Q[0]),
        .I1(\delta_d3_reg_n_0_[2] ),
        .O(out_10_i_22));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT2 #(
    .INIT(4'h6)) 
    out_30_i_25
       (.I0(A[0]),
        .I1(out_50_i_23),
        .O(out_30_i_23));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT2 #(
    .INIT(4'h6)) 
    out_50_i_25
       (.I0(out_40[0]),
        .I1(\delta_d3_reg_n_0_[2] ),
        .O(out_50_i_22));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT2 #(
    .INIT(4'h6)) 
    out_70_i_25
       (.I0(out_60[0]),
        .I1(out_50_i_23),
        .O(out_70_i_23));
  CARRY4 tree_0010_carry
       (.CI(1'b0),
        .CO({tree_0010_carry_n_0,NLW_tree_0010_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(Q[3:0]),
        .O({out_10_i_1[2:0],NLW_tree_0010_carry_O_UNCONNECTED[0]}),
        .S({tree_0010_carry_i_1__1_n_0,tree_0010_carry_i_2__1_n_0,tree_0010_carry_i_3__1_n_0,tree_0010_carry_i_4__1_n_0}));
  CARRY4 tree_0010_carry__0
       (.CI(tree_0010_carry_n_0),
        .CO({tree_0010_carry__0_n_0,NLW_tree_0010_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(Q[7:4]),
        .O(out_10_i_1[6:3]),
        .S({tree_0010_carry__0_i_1__1_n_0,tree_0010_carry__0_i_2__1_n_0,tree_0010_carry__0_i_3__1_n_0,tree_0010_carry__0_i_4__1_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tree_0010_carry__0_i_1__1
       (.I0(Q[7]),
        .I1(\delta_d3_reg_n_0_[23] ),
        .O(tree_0010_carry__0_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_0010_carry__0_i_2__1
       (.I0(Q[6]),
        .I1(\delta_d3_reg_n_0_[23] ),
        .O(tree_0010_carry__0_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_0010_carry__0_i_3__1
       (.I0(Q[5]),
        .I1(\delta_d3_reg_n_0_[7] ),
        .O(tree_0010_carry__0_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_0010_carry__0_i_4__1
       (.I0(Q[4]),
        .I1(\delta_d3_reg_n_0_[6] ),
        .O(tree_0010_carry__0_i_4__1_n_0));
  CARRY4 tree_0010_carry__1
       (.CI(tree_0010_carry__0_n_0),
        .CO({tree_0010_carry__1_n_0,NLW_tree_0010_carry__1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(Q[11:8]),
        .O(out_10_i_1[10:7]),
        .S({tree_0010_carry__1_i_1__1_n_0,tree_0010_carry__1_i_2__1_n_0,tree_0010_carry__1_i_3__1_n_0,tree_0010_carry__1_i_4__1_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tree_0010_carry__1_i_1__1
       (.I0(Q[11]),
        .I1(\delta_d3_reg_n_0_[23] ),
        .O(tree_0010_carry__1_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_0010_carry__1_i_2__1
       (.I0(Q[10]),
        .I1(\delta_d3_reg_n_0_[23] ),
        .O(tree_0010_carry__1_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_0010_carry__1_i_3__1
       (.I0(Q[9]),
        .I1(\delta_d3_reg_n_0_[23] ),
        .O(tree_0010_carry__1_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_0010_carry__1_i_4__1
       (.I0(Q[8]),
        .I1(\delta_d3_reg_n_0_[23] ),
        .O(tree_0010_carry__1_i_4__1_n_0));
  CARRY4 tree_0010_carry__2
       (.CI(tree_0010_carry__1_n_0),
        .CO({tree_0010_carry__2_n_0,NLW_tree_0010_carry__2_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(Q[15:12]),
        .O(out_10_i_1[14:11]),
        .S({tree_0010_carry__2_i_1__1_n_0,tree_0010_carry__2_i_2__1_n_0,tree_0010_carry__2_i_3__1_n_0,tree_0010_carry__2_i_4__1_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tree_0010_carry__2_i_1__1
       (.I0(Q[15]),
        .I1(\delta_d3_reg_n_0_[23] ),
        .O(tree_0010_carry__2_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_0010_carry__2_i_2__1
       (.I0(Q[14]),
        .I1(\delta_d3_reg_n_0_[23] ),
        .O(tree_0010_carry__2_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_0010_carry__2_i_3__1
       (.I0(Q[13]),
        .I1(\delta_d3_reg_n_0_[23] ),
        .O(tree_0010_carry__2_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_0010_carry__2_i_4__1
       (.I0(Q[12]),
        .I1(\delta_d3_reg_n_0_[23] ),
        .O(tree_0010_carry__2_i_4__1_n_0));
  CARRY4 tree_0010_carry__3
       (.CI(tree_0010_carry__2_n_0),
        .CO({tree_0010_carry__3_n_0,NLW_tree_0010_carry__3_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(Q[19:16]),
        .O(out_10_i_1[18:15]),
        .S({tree_0010_carry__3_i_1__1_n_0,tree_0010_carry__3_i_2__1_n_0,tree_0010_carry__3_i_3__1_n_0,tree_0010_carry__3_i_4__1_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tree_0010_carry__3_i_1__1
       (.I0(Q[19]),
        .I1(\delta_d3_reg_n_0_[23] ),
        .O(tree_0010_carry__3_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_0010_carry__3_i_2__1
       (.I0(Q[18]),
        .I1(\delta_d3_reg_n_0_[23] ),
        .O(tree_0010_carry__3_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_0010_carry__3_i_3__1
       (.I0(Q[17]),
        .I1(\delta_d3_reg_n_0_[23] ),
        .O(tree_0010_carry__3_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_0010_carry__3_i_4__1
       (.I0(Q[16]),
        .I1(\delta_d3_reg_n_0_[23] ),
        .O(tree_0010_carry__3_i_4__1_n_0));
  CARRY4 tree_0010_carry__4
       (.CI(tree_0010_carry__3_n_0),
        .CO(NLW_tree_0010_carry__4_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,Q[20]}),
        .O({NLW_tree_0010_carry__4_O_UNCONNECTED[3:2],out_10_i_1[20:19]}),
        .S({1'b0,1'b0,tree_0010_carry__4_i_1__1_n_0,tree_0010_carry__4_i_2__1_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tree_0010_carry__4_i_1__1
       (.I0(Q[21]),
        .I1(\delta_d3_reg_n_0_[23] ),
        .O(tree_0010_carry__4_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_0010_carry__4_i_2__1
       (.I0(Q[20]),
        .I1(\delta_d3_reg_n_0_[23] ),
        .O(tree_0010_carry__4_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_0010_carry_i_1__1
       (.I0(Q[3]),
        .I1(\delta_d3_reg_n_0_[5] ),
        .O(tree_0010_carry_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_0010_carry_i_2__1
       (.I0(Q[2]),
        .I1(\delta_d3_reg_n_0_[4] ),
        .O(tree_0010_carry_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_0010_carry_i_3__1
       (.I0(Q[1]),
        .I1(\delta_d3_reg_n_0_[3] ),
        .O(tree_0010_carry_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_0010_carry_i_4__1
       (.I0(Q[0]),
        .I1(\delta_d3_reg_n_0_[2] ),
        .O(tree_0010_carry_i_4__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_00_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\tree_0_reg_n_0_[10] ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_00_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\tree_0_reg_n_0_[11] ),
        .Q(Q[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_00_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\tree_0_reg_n_0_[12] ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_00_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\tree_0_reg_n_0_[13] ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_00_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\tree_0_reg_n_0_[14] ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_00_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\tree_0_reg_n_0_[15] ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_00_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\tree_0_reg_n_0_[16] ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_00_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\tree_0_reg_n_0_[17] ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_00_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\tree_0_reg_n_0_[18] ),
        .Q(Q[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_00_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\tree_0_reg_n_0_[19] ),
        .Q(Q[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_00_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\tree_0_reg_n_0_[20] ),
        .Q(Q[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_00_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\tree_0_reg_n_0_[21] ),
        .Q(Q[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_00_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\tree_0_reg_n_0_[22] ),
        .Q(Q[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_00_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\tree_0_reg_n_0_[23] ),
        .Q(Q[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_00_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\tree_0_reg_n_0_[2] ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_00_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\tree_0_reg_n_0_[3] ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_00_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\tree_0_reg_n_0_[4] ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_00_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\tree_0_reg_n_0_[5] ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_00_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\tree_0_reg_n_0_[6] ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_00_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\tree_0_reg_n_0_[7] ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_00_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\tree_0_reg_n_0_[8] ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_00_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\tree_0_reg_n_0_[9] ),
        .Q(Q[7]),
        .R(1'b0));
  CARRY4 tree_010_carry
       (.CI(1'b0),
        .CO({tree_010_carry_n_0,NLW_tree_010_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({\tree_0_reg_n_0_[4] ,\tree_0_reg_n_0_[3] ,\tree_0_reg_n_0_[2] ,1'b0}),
        .O({tree_010_carry_n_4,tree_010_carry_n_5,tree_010_carry_n_6,tree_010_carry_n_7}),
        .S({tree_010_carry_i_1__1_n_0,tree_010_carry_i_2__1_n_0,tree_010_carry_i_3__1_n_0,\delta_d2_reg_n_0_[0] }));
  CARRY4 tree_010_carry__0
       (.CI(tree_010_carry_n_0),
        .CO({tree_010_carry__0_n_0,NLW_tree_010_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({\tree_0_reg_n_0_[8] ,\tree_0_reg_n_0_[7] ,\tree_0_reg_n_0_[6] ,\tree_0_reg_n_0_[5] }),
        .O({tree_010_carry__0_n_4,tree_010_carry__0_n_5,tree_010_carry__0_n_6,tree_010_carry__0_n_7}),
        .S({tree_010_carry__0_i_1__1_n_0,tree_010_carry__0_i_2__1_n_0,tree_010_carry__0_i_3__1_n_0,tree_010_carry__0_i_4__1_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tree_010_carry__0_i_1__1
       (.I0(\tree_0_reg_n_0_[8] ),
        .I1(\delta_d2_reg_n_0_[7] ),
        .O(tree_010_carry__0_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_010_carry__0_i_2__1
       (.I0(\tree_0_reg_n_0_[7] ),
        .I1(\delta_d2_reg_n_0_[6] ),
        .O(tree_010_carry__0_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_010_carry__0_i_3__1
       (.I0(\tree_0_reg_n_0_[6] ),
        .I1(\delta_d2_reg_n_0_[5] ),
        .O(tree_010_carry__0_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_010_carry__0_i_4__1
       (.I0(\tree_0_reg_n_0_[5] ),
        .I1(\delta_d2_reg_n_0_[4] ),
        .O(tree_010_carry__0_i_4__1_n_0));
  CARRY4 tree_010_carry__1
       (.CI(tree_010_carry__0_n_0),
        .CO({tree_010_carry__1_n_0,NLW_tree_010_carry__1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({\tree_0_reg_n_0_[12] ,\tree_0_reg_n_0_[11] ,\tree_0_reg_n_0_[10] ,\tree_0_reg_n_0_[9] }),
        .O({tree_010_carry__1_n_4,tree_010_carry__1_n_5,tree_010_carry__1_n_6,tree_010_carry__1_n_7}),
        .S({tree_010_carry__1_i_1__1_n_0,tree_010_carry__1_i_2__1_n_0,tree_010_carry__1_i_3__1_n_0,tree_010_carry__1_i_4__1_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tree_010_carry__1_i_1__1
       (.I0(\tree_0_reg_n_0_[12] ),
        .I1(\delta_d2_reg_n_0_[23] ),
        .O(tree_010_carry__1_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_010_carry__1_i_2__1
       (.I0(\tree_0_reg_n_0_[11] ),
        .I1(\delta_d2_reg_n_0_[23] ),
        .O(tree_010_carry__1_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_010_carry__1_i_3__1
       (.I0(\tree_0_reg_n_0_[10] ),
        .I1(\delta_d2_reg_n_0_[23] ),
        .O(tree_010_carry__1_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_010_carry__1_i_4__1
       (.I0(\tree_0_reg_n_0_[9] ),
        .I1(\delta_d2_reg_n_0_[23] ),
        .O(tree_010_carry__1_i_4__1_n_0));
  CARRY4 tree_010_carry__2
       (.CI(tree_010_carry__1_n_0),
        .CO({tree_010_carry__2_n_0,NLW_tree_010_carry__2_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({\tree_0_reg_n_0_[16] ,\tree_0_reg_n_0_[15] ,\tree_0_reg_n_0_[14] ,\tree_0_reg_n_0_[13] }),
        .O({tree_010_carry__2_n_4,tree_010_carry__2_n_5,tree_010_carry__2_n_6,tree_010_carry__2_n_7}),
        .S({tree_010_carry__2_i_1__1_n_0,tree_010_carry__2_i_2__1_n_0,tree_010_carry__2_i_3__1_n_0,tree_010_carry__2_i_4__1_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tree_010_carry__2_i_1__1
       (.I0(\tree_0_reg_n_0_[16] ),
        .I1(\delta_d2_reg_n_0_[23] ),
        .O(tree_010_carry__2_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_010_carry__2_i_2__1
       (.I0(\tree_0_reg_n_0_[15] ),
        .I1(\delta_d2_reg_n_0_[23] ),
        .O(tree_010_carry__2_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_010_carry__2_i_3__1
       (.I0(\tree_0_reg_n_0_[14] ),
        .I1(\delta_d2_reg_n_0_[23] ),
        .O(tree_010_carry__2_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_010_carry__2_i_4__1
       (.I0(\tree_0_reg_n_0_[13] ),
        .I1(\delta_d2_reg_n_0_[23] ),
        .O(tree_010_carry__2_i_4__1_n_0));
  CARRY4 tree_010_carry__3
       (.CI(tree_010_carry__2_n_0),
        .CO({tree_010_carry__3_n_0,NLW_tree_010_carry__3_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({\tree_0_reg_n_0_[20] ,\tree_0_reg_n_0_[19] ,\tree_0_reg_n_0_[18] ,\tree_0_reg_n_0_[17] }),
        .O({tree_010_carry__3_n_4,tree_010_carry__3_n_5,tree_010_carry__3_n_6,tree_010_carry__3_n_7}),
        .S({tree_010_carry__3_i_1__1_n_0,tree_010_carry__3_i_2__1_n_0,tree_010_carry__3_i_3__1_n_0,tree_010_carry__3_i_4__1_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tree_010_carry__3_i_1__1
       (.I0(\tree_0_reg_n_0_[20] ),
        .I1(\delta_d2_reg_n_0_[23] ),
        .O(tree_010_carry__3_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_010_carry__3_i_2__1
       (.I0(\tree_0_reg_n_0_[19] ),
        .I1(\delta_d2_reg_n_0_[23] ),
        .O(tree_010_carry__3_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_010_carry__3_i_3__1
       (.I0(\tree_0_reg_n_0_[18] ),
        .I1(\delta_d2_reg_n_0_[23] ),
        .O(tree_010_carry__3_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_010_carry__3_i_4__1
       (.I0(\tree_0_reg_n_0_[17] ),
        .I1(\delta_d2_reg_n_0_[23] ),
        .O(tree_010_carry__3_i_4__1_n_0));
  CARRY4 tree_010_carry__4
       (.CI(tree_010_carry__3_n_0),
        .CO(NLW_tree_010_carry__4_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\tree_0_reg_n_0_[22] ,\tree_0_reg_n_0_[21] }),
        .O({NLW_tree_010_carry__4_O_UNCONNECTED[3],tree_010_carry__4_n_5,tree_010_carry__4_n_6,tree_010_carry__4_n_7}),
        .S({1'b0,tree_010_carry__4_i_1__1_n_0,tree_010_carry__4_i_2__1_n_0,tree_010_carry__4_i_3__1_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tree_010_carry__4_i_1__1
       (.I0(\tree_0_reg_n_0_[23] ),
        .I1(\delta_d2_reg_n_0_[23] ),
        .O(tree_010_carry__4_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_010_carry__4_i_2__1
       (.I0(\tree_0_reg_n_0_[22] ),
        .I1(\delta_d2_reg_n_0_[23] ),
        .O(tree_010_carry__4_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_010_carry__4_i_3__1
       (.I0(\tree_0_reg_n_0_[21] ),
        .I1(\delta_d2_reg_n_0_[23] ),
        .O(tree_010_carry__4_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_010_carry_i_1__1
       (.I0(\tree_0_reg_n_0_[4] ),
        .I1(\delta_d2_reg_n_0_[3] ),
        .O(tree_010_carry_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_010_carry_i_2__1
       (.I0(\tree_0_reg_n_0_[3] ),
        .I1(\delta_d2_reg_n_0_[2] ),
        .O(tree_010_carry_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_010_carry_i_3__1
       (.I0(\tree_0_reg_n_0_[2] ),
        .I1(\delta_d2_reg_n_0_[1] ),
        .O(tree_010_carry_i_3__1_n_0));
  CARRY4 tree_0110_carry
       (.CI(1'b0),
        .CO({tree_0110_carry_n_0,NLW_tree_0110_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(A[3:0]),
        .O({O117[2:0],NLW_tree_0110_carry_O_UNCONNECTED[0]}),
        .S({tree_0110_carry_i_1__1_n_0,tree_0110_carry_i_2__1_n_0,tree_0110_carry_i_3__1_n_0,tree_0110_carry_i_4__1_n_0}));
  CARRY4 tree_0110_carry__0
       (.CI(tree_0110_carry_n_0),
        .CO({tree_0110_carry__0_n_0,NLW_tree_0110_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(A[7:4]),
        .O(O117[6:3]),
        .S({tree_0110_carry__0_i_1__1_n_0,tree_0110_carry__0_i_2__1_n_0,tree_0110_carry__0_i_3__1_n_0,tree_0110_carry__0_i_4__1_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tree_0110_carry__0_i_1__1
       (.I0(A[7]),
        .I1(\delta_d3_reg_n_0_[23] ),
        .O(tree_0110_carry__0_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_0110_carry__0_i_2__1
       (.I0(A[6]),
        .I1(\delta_d3_reg_n_0_[7] ),
        .O(tree_0110_carry__0_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_0110_carry__0_i_3__1
       (.I0(A[5]),
        .I1(\delta_d3_reg_n_0_[6] ),
        .O(tree_0110_carry__0_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_0110_carry__0_i_4__1
       (.I0(A[4]),
        .I1(\delta_d3_reg_n_0_[5] ),
        .O(tree_0110_carry__0_i_4__1_n_0));
  CARRY4 tree_0110_carry__1
       (.CI(tree_0110_carry__0_n_0),
        .CO({tree_0110_carry__1_n_0,NLW_tree_0110_carry__1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(A[11:8]),
        .O(O117[10:7]),
        .S({tree_0110_carry__1_i_1__1_n_0,tree_0110_carry__1_i_2__1_n_0,tree_0110_carry__1_i_3__1_n_0,tree_0110_carry__1_i_4__1_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tree_0110_carry__1_i_1__1
       (.I0(A[11]),
        .I1(\delta_d3_reg_n_0_[23] ),
        .O(tree_0110_carry__1_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_0110_carry__1_i_2__1
       (.I0(A[10]),
        .I1(\delta_d3_reg_n_0_[23] ),
        .O(tree_0110_carry__1_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_0110_carry__1_i_3__1
       (.I0(A[9]),
        .I1(\delta_d3_reg_n_0_[23] ),
        .O(tree_0110_carry__1_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_0110_carry__1_i_4__1
       (.I0(A[8]),
        .I1(\delta_d3_reg_n_0_[23] ),
        .O(tree_0110_carry__1_i_4__1_n_0));
  CARRY4 tree_0110_carry__2
       (.CI(tree_0110_carry__1_n_0),
        .CO({tree_0110_carry__2_n_0,NLW_tree_0110_carry__2_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(A[15:12]),
        .O(O117[14:11]),
        .S({tree_0110_carry__2_i_1__1_n_0,tree_0110_carry__2_i_2__1_n_0,tree_0110_carry__2_i_3__1_n_0,tree_0110_carry__2_i_4__1_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tree_0110_carry__2_i_1__1
       (.I0(A[15]),
        .I1(\delta_d3_reg_n_0_[23] ),
        .O(tree_0110_carry__2_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_0110_carry__2_i_2__1
       (.I0(A[14]),
        .I1(\delta_d3_reg_n_0_[23] ),
        .O(tree_0110_carry__2_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_0110_carry__2_i_3__1
       (.I0(A[13]),
        .I1(\delta_d3_reg_n_0_[23] ),
        .O(tree_0110_carry__2_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_0110_carry__2_i_4__1
       (.I0(A[12]),
        .I1(\delta_d3_reg_n_0_[23] ),
        .O(tree_0110_carry__2_i_4__1_n_0));
  CARRY4 tree_0110_carry__3
       (.CI(tree_0110_carry__2_n_0),
        .CO({tree_0110_carry__3_n_0,NLW_tree_0110_carry__3_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(A[19:16]),
        .O(O117[18:15]),
        .S({tree_0110_carry__3_i_1__1_n_0,tree_0110_carry__3_i_2__1_n_0,tree_0110_carry__3_i_3__1_n_0,tree_0110_carry__3_i_4__1_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tree_0110_carry__3_i_1__1
       (.I0(A[19]),
        .I1(\delta_d3_reg_n_0_[23] ),
        .O(tree_0110_carry__3_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_0110_carry__3_i_2__1
       (.I0(A[18]),
        .I1(\delta_d3_reg_n_0_[23] ),
        .O(tree_0110_carry__3_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_0110_carry__3_i_3__1
       (.I0(A[17]),
        .I1(\delta_d3_reg_n_0_[23] ),
        .O(tree_0110_carry__3_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_0110_carry__3_i_4__1
       (.I0(A[16]),
        .I1(\delta_d3_reg_n_0_[23] ),
        .O(tree_0110_carry__3_i_4__1_n_0));
  CARRY4 tree_0110_carry__4
       (.CI(tree_0110_carry__3_n_0),
        .CO(NLW_tree_0110_carry__4_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,A[21:20]}),
        .O({NLW_tree_0110_carry__4_O_UNCONNECTED[3],O117[21:19]}),
        .S({1'b0,tree_0110_carry__4_i_1__1_n_0,tree_0110_carry__4_i_2__1_n_0,tree_0110_carry__4_i_3__1_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tree_0110_carry__4_i_1__1
       (.I0(A[22]),
        .I1(\delta_d3_reg_n_0_[23] ),
        .O(tree_0110_carry__4_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_0110_carry__4_i_2__1
       (.I0(A[21]),
        .I1(\delta_d3_reg_n_0_[23] ),
        .O(tree_0110_carry__4_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_0110_carry__4_i_3__1
       (.I0(A[20]),
        .I1(\delta_d3_reg_n_0_[23] ),
        .O(tree_0110_carry__4_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_0110_carry_i_1__1
       (.I0(A[3]),
        .I1(\delta_d3_reg_n_0_[4] ),
        .O(tree_0110_carry_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_0110_carry_i_2__1
       (.I0(A[2]),
        .I1(\delta_d3_reg_n_0_[3] ),
        .O(tree_0110_carry_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_0110_carry_i_3__1
       (.I0(A[1]),
        .I1(\delta_d3_reg_n_0_[2] ),
        .O(tree_0110_carry_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_0110_carry_i_4__1
       (.I0(A[0]),
        .I1(out_50_i_23),
        .O(tree_0110_carry_i_4__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_01_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_010_carry__1_n_6),
        .Q(A[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_01_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_010_carry__1_n_5),
        .Q(A[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_01_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_010_carry__1_n_4),
        .Q(A[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_01_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_010_carry__2_n_7),
        .Q(A[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_01_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_010_carry__2_n_6),
        .Q(A[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_01_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_010_carry__2_n_5),
        .Q(A[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_01_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_010_carry__2_n_4),
        .Q(A[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_01_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_010_carry__3_n_7),
        .Q(A[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_01_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_010_carry__3_n_6),
        .Q(A[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_01_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_010_carry__3_n_5),
        .Q(A[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_01_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_010_carry__3_n_4),
        .Q(A[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_01_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_010_carry__4_n_7),
        .Q(A[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_01_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_010_carry__4_n_6),
        .Q(A[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_01_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_010_carry__4_n_5),
        .Q(A[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_01_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_010_carry_n_6),
        .Q(A[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_01_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_010_carry_n_5),
        .Q(A[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_01_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_010_carry_n_4),
        .Q(A[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_01_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_010_carry__0_n_7),
        .Q(A[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_01_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_010_carry__0_n_6),
        .Q(A[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_01_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_010_carry__0_n_5),
        .Q(A[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_01_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_010_carry__0_n_4),
        .Q(A[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_01_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_010_carry__1_n_7),
        .Q(A[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_0_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(accum_reg[10]),
        .Q(\tree_0_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_0_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(accum_reg[11]),
        .Q(\tree_0_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_0_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(accum_reg[12]),
        .Q(\tree_0_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_0_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(accum_reg[13]),
        .Q(\tree_0_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_0_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(accum_reg[14]),
        .Q(\tree_0_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_0_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(accum_reg[15]),
        .Q(\tree_0_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_0_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(accum_reg[16]),
        .Q(\tree_0_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_0_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(accum_reg[17]),
        .Q(\tree_0_reg_n_0_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_0_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(accum_reg[18]),
        .Q(\tree_0_reg_n_0_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_0_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(accum_reg[19]),
        .Q(\tree_0_reg_n_0_[19] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_0_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(accum_reg[20]),
        .Q(\tree_0_reg_n_0_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_0_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(accum_reg[21]),
        .Q(\tree_0_reg_n_0_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_0_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(accum_reg[22]),
        .Q(\tree_0_reg_n_0_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_0_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(accum_reg[23]),
        .Q(\tree_0_reg_n_0_[23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_0_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(accum_reg[2]),
        .Q(\tree_0_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_0_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(accum_reg[3]),
        .Q(\tree_0_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_0_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(accum_reg[4]),
        .Q(\tree_0_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_0_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(accum_reg[5]),
        .Q(\tree_0_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_0_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(accum_reg[6]),
        .Q(\tree_0_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_0_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(accum_reg[7]),
        .Q(\tree_0_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_0_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(accum_reg[8]),
        .Q(\tree_0_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_0_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(accum_reg[9]),
        .Q(\tree_0_reg_n_0_[9] ),
        .R(1'b0));
  CARRY4 tree_1010_carry
       (.CI(1'b0),
        .CO({tree_1010_carry_n_0,NLW_tree_1010_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(out_40[3:0]),
        .O({O118[2:0],NLW_tree_1010_carry_O_UNCONNECTED[0]}),
        .S({tree_1010_carry_i_1__1_n_0,tree_1010_carry_i_2__1_n_0,tree_1010_carry_i_3__1_n_0,tree_1010_carry_i_4__1_n_0}));
  CARRY4 tree_1010_carry__0
       (.CI(tree_1010_carry_n_0),
        .CO({tree_1010_carry__0_n_0,NLW_tree_1010_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(out_40[7:4]),
        .O(O118[6:3]),
        .S({tree_1010_carry__0_i_1__1_n_0,tree_1010_carry__0_i_2__1_n_0,tree_1010_carry__0_i_3__1_n_0,tree_1010_carry__0_i_4__1_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tree_1010_carry__0_i_1__1
       (.I0(out_40[7]),
        .I1(\delta_d3_reg_n_0_[23] ),
        .O(tree_1010_carry__0_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_1010_carry__0_i_2__1
       (.I0(out_40[6]),
        .I1(\delta_d3_reg_n_0_[23] ),
        .O(tree_1010_carry__0_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_1010_carry__0_i_3__1
       (.I0(out_40[5]),
        .I1(\delta_d3_reg_n_0_[7] ),
        .O(tree_1010_carry__0_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_1010_carry__0_i_4__1
       (.I0(out_40[4]),
        .I1(\delta_d3_reg_n_0_[6] ),
        .O(tree_1010_carry__0_i_4__1_n_0));
  CARRY4 tree_1010_carry__1
       (.CI(tree_1010_carry__0_n_0),
        .CO({tree_1010_carry__1_n_0,NLW_tree_1010_carry__1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(out_40[11:8]),
        .O(O118[10:7]),
        .S({tree_1010_carry__1_i_1__1_n_0,tree_1010_carry__1_i_2__1_n_0,tree_1010_carry__1_i_3__1_n_0,tree_1010_carry__1_i_4__1_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tree_1010_carry__1_i_1__1
       (.I0(out_40[11]),
        .I1(\delta_d3_reg_n_0_[23] ),
        .O(tree_1010_carry__1_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_1010_carry__1_i_2__1
       (.I0(out_40[10]),
        .I1(\delta_d3_reg_n_0_[23] ),
        .O(tree_1010_carry__1_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_1010_carry__1_i_3__1
       (.I0(out_40[9]),
        .I1(\delta_d3_reg_n_0_[23] ),
        .O(tree_1010_carry__1_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_1010_carry__1_i_4__1
       (.I0(out_40[8]),
        .I1(\delta_d3_reg_n_0_[23] ),
        .O(tree_1010_carry__1_i_4__1_n_0));
  CARRY4 tree_1010_carry__2
       (.CI(tree_1010_carry__1_n_0),
        .CO({tree_1010_carry__2_n_0,NLW_tree_1010_carry__2_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(out_40[15:12]),
        .O(O118[14:11]),
        .S({tree_1010_carry__2_i_1__1_n_0,tree_1010_carry__2_i_2__1_n_0,tree_1010_carry__2_i_3__1_n_0,tree_1010_carry__2_i_4__1_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tree_1010_carry__2_i_1__1
       (.I0(out_40[15]),
        .I1(\delta_d3_reg_n_0_[23] ),
        .O(tree_1010_carry__2_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_1010_carry__2_i_2__1
       (.I0(out_40[14]),
        .I1(\delta_d3_reg_n_0_[23] ),
        .O(tree_1010_carry__2_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_1010_carry__2_i_3__1
       (.I0(out_40[13]),
        .I1(\delta_d3_reg_n_0_[23] ),
        .O(tree_1010_carry__2_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_1010_carry__2_i_4__1
       (.I0(out_40[12]),
        .I1(\delta_d3_reg_n_0_[23] ),
        .O(tree_1010_carry__2_i_4__1_n_0));
  CARRY4 tree_1010_carry__3
       (.CI(tree_1010_carry__2_n_0),
        .CO({tree_1010_carry__3_n_0,NLW_tree_1010_carry__3_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(out_40[19:16]),
        .O(O118[18:15]),
        .S({tree_1010_carry__3_i_1__1_n_0,tree_1010_carry__3_i_2__1_n_0,tree_1010_carry__3_i_3__1_n_0,tree_1010_carry__3_i_4__1_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tree_1010_carry__3_i_1__1
       (.I0(out_40[19]),
        .I1(\delta_d3_reg_n_0_[23] ),
        .O(tree_1010_carry__3_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_1010_carry__3_i_2__1
       (.I0(out_40[18]),
        .I1(\delta_d3_reg_n_0_[23] ),
        .O(tree_1010_carry__3_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_1010_carry__3_i_3__1
       (.I0(out_40[17]),
        .I1(\delta_d3_reg_n_0_[23] ),
        .O(tree_1010_carry__3_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_1010_carry__3_i_4__1
       (.I0(out_40[16]),
        .I1(\delta_d3_reg_n_0_[23] ),
        .O(tree_1010_carry__3_i_4__1_n_0));
  CARRY4 tree_1010_carry__4
       (.CI(tree_1010_carry__3_n_0),
        .CO(NLW_tree_1010_carry__4_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,out_40[20]}),
        .O({NLW_tree_1010_carry__4_O_UNCONNECTED[3:2],O118[20:19]}),
        .S({1'b0,1'b0,tree_1010_carry__4_i_1__1_n_0,tree_1010_carry__4_i_2__1_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tree_1010_carry__4_i_1__1
       (.I0(out_40[21]),
        .I1(\delta_d3_reg_n_0_[23] ),
        .O(tree_1010_carry__4_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_1010_carry__4_i_2__1
       (.I0(out_40[20]),
        .I1(\delta_d3_reg_n_0_[23] ),
        .O(tree_1010_carry__4_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_1010_carry_i_1__1
       (.I0(out_40[3]),
        .I1(\delta_d3_reg_n_0_[5] ),
        .O(tree_1010_carry_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_1010_carry_i_2__1
       (.I0(out_40[2]),
        .I1(\delta_d3_reg_n_0_[4] ),
        .O(tree_1010_carry_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_1010_carry_i_3__1
       (.I0(out_40[1]),
        .I1(\delta_d3_reg_n_0_[3] ),
        .O(tree_1010_carry_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_1010_carry_i_4__1
       (.I0(out_40[0]),
        .I1(\delta_d3_reg_n_0_[2] ),
        .O(tree_1010_carry_i_4__1_n_0));
  CARRY4 tree_10_carry
       (.CI(1'b0),
        .CO({tree_10_carry_n_0,NLW_tree_10_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({accum_reg[4:2],1'b0}),
        .O({tree_10_carry_n_4,tree_10_carry_n_5,tree_10_carry_n_6,NLW_tree_10_carry_O_UNCONNECTED[0]}),
        .S({tree_10_carry_i_1__1_n_0,tree_10_carry_i_2__1_n_0,tree_10_carry_i_3__1_n_0,1'b0}));
  CARRY4 tree_10_carry__0
       (.CI(tree_10_carry_n_0),
        .CO({tree_10_carry__0_n_0,NLW_tree_10_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(accum_reg[8:5]),
        .O({tree_10_carry__0_n_4,tree_10_carry__0_n_5,tree_10_carry__0_n_6,tree_10_carry__0_n_7}),
        .S({tree_10_carry__0_i_1__1_n_0,tree_10_carry__0_i_2__1_n_0,tree_10_carry__0_i_3__1_n_0,tree_10_carry__0_i_4__1_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tree_10_carry__0_i_1__1
       (.I0(accum_reg[8]),
        .I1(\delta_d1_reg_n_0_[6] ),
        .O(tree_10_carry__0_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_10_carry__0_i_2__1
       (.I0(accum_reg[7]),
        .I1(\delta_d1_reg_n_0_[5] ),
        .O(tree_10_carry__0_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_10_carry__0_i_3__1
       (.I0(accum_reg[6]),
        .I1(\delta_d1_reg_n_0_[4] ),
        .O(tree_10_carry__0_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_10_carry__0_i_4__1
       (.I0(accum_reg[5]),
        .I1(\delta_d1_reg_n_0_[3] ),
        .O(tree_10_carry__0_i_4__1_n_0));
  CARRY4 tree_10_carry__1
       (.CI(tree_10_carry__0_n_0),
        .CO({tree_10_carry__1_n_0,NLW_tree_10_carry__1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(accum_reg[12:9]),
        .O({tree_10_carry__1_n_4,tree_10_carry__1_n_5,tree_10_carry__1_n_6,tree_10_carry__1_n_7}),
        .S({tree_10_carry__1_i_1__1_n_0,tree_10_carry__1_i_2__1_n_0,tree_10_carry__1_i_3__1_n_0,tree_10_carry__1_i_4__1_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tree_10_carry__1_i_1__1
       (.I0(accum_reg[12]),
        .I1(\delta_d1_reg_n_0_[23] ),
        .O(tree_10_carry__1_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_10_carry__1_i_2__1
       (.I0(accum_reg[11]),
        .I1(\delta_d1_reg_n_0_[23] ),
        .O(tree_10_carry__1_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_10_carry__1_i_3__1
       (.I0(accum_reg[10]),
        .I1(\delta_d1_reg_n_0_[23] ),
        .O(tree_10_carry__1_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_10_carry__1_i_4__1
       (.I0(accum_reg[9]),
        .I1(\delta_d1_reg_n_0_[7] ),
        .O(tree_10_carry__1_i_4__1_n_0));
  CARRY4 tree_10_carry__2
       (.CI(tree_10_carry__1_n_0),
        .CO({tree_10_carry__2_n_0,NLW_tree_10_carry__2_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(accum_reg[16:13]),
        .O({tree_10_carry__2_n_4,tree_10_carry__2_n_5,tree_10_carry__2_n_6,tree_10_carry__2_n_7}),
        .S({tree_10_carry__2_i_1__1_n_0,tree_10_carry__2_i_2__1_n_0,tree_10_carry__2_i_3__1_n_0,tree_10_carry__2_i_4__1_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tree_10_carry__2_i_1__1
       (.I0(accum_reg[16]),
        .I1(\delta_d1_reg_n_0_[23] ),
        .O(tree_10_carry__2_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_10_carry__2_i_2__1
       (.I0(accum_reg[15]),
        .I1(\delta_d1_reg_n_0_[23] ),
        .O(tree_10_carry__2_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_10_carry__2_i_3__1
       (.I0(accum_reg[14]),
        .I1(\delta_d1_reg_n_0_[23] ),
        .O(tree_10_carry__2_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_10_carry__2_i_4__1
       (.I0(accum_reg[13]),
        .I1(\delta_d1_reg_n_0_[23] ),
        .O(tree_10_carry__2_i_4__1_n_0));
  CARRY4 tree_10_carry__3
       (.CI(tree_10_carry__2_n_0),
        .CO({tree_10_carry__3_n_0,NLW_tree_10_carry__3_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(accum_reg[20:17]),
        .O({tree_10_carry__3_n_4,tree_10_carry__3_n_5,tree_10_carry__3_n_6,tree_10_carry__3_n_7}),
        .S({tree_10_carry__3_i_1__1_n_0,tree_10_carry__3_i_2__1_n_0,tree_10_carry__3_i_3__1_n_0,tree_10_carry__3_i_4__1_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tree_10_carry__3_i_1__1
       (.I0(accum_reg[20]),
        .I1(\delta_d1_reg_n_0_[23] ),
        .O(tree_10_carry__3_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_10_carry__3_i_2__1
       (.I0(accum_reg[19]),
        .I1(\delta_d1_reg_n_0_[23] ),
        .O(tree_10_carry__3_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_10_carry__3_i_3__1
       (.I0(accum_reg[18]),
        .I1(\delta_d1_reg_n_0_[23] ),
        .O(tree_10_carry__3_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_10_carry__3_i_4__1
       (.I0(accum_reg[17]),
        .I1(\delta_d1_reg_n_0_[23] ),
        .O(tree_10_carry__3_i_4__1_n_0));
  CARRY4 tree_10_carry__4
       (.CI(tree_10_carry__3_n_0),
        .CO(NLW_tree_10_carry__4_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,accum_reg[22:21]}),
        .O({NLW_tree_10_carry__4_O_UNCONNECTED[3],tree_10_carry__4_n_5,tree_10_carry__4_n_6,tree_10_carry__4_n_7}),
        .S({1'b0,tree_10_carry__4_i_1__1_n_0,tree_10_carry__4_i_2__1_n_0,tree_10_carry__4_i_3__1_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tree_10_carry__4_i_1__1
       (.I0(accum_reg[23]),
        .I1(\delta_d1_reg_n_0_[23] ),
        .O(tree_10_carry__4_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_10_carry__4_i_2__1
       (.I0(accum_reg[22]),
        .I1(\delta_d1_reg_n_0_[23] ),
        .O(tree_10_carry__4_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_10_carry__4_i_3__1
       (.I0(accum_reg[21]),
        .I1(\delta_d1_reg_n_0_[23] ),
        .O(tree_10_carry__4_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_10_carry_i_1__1
       (.I0(accum_reg[4]),
        .I1(\delta_d1_reg_n_0_[2] ),
        .O(tree_10_carry_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_10_carry_i_2__1
       (.I0(accum_reg[3]),
        .I1(\delta_d1_reg_n_0_[1] ),
        .O(tree_10_carry_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_10_carry_i_3__1
       (.I0(accum_reg[2]),
        .I1(\delta_d1_reg_n_0_[0] ),
        .O(tree_10_carry_i_3__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_10_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\tree_1_reg_n_0_[10] ),
        .Q(out_40[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_10_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\tree_1_reg_n_0_[11] ),
        .Q(out_40[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_10_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\tree_1_reg_n_0_[12] ),
        .Q(out_40[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_10_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\tree_1_reg_n_0_[13] ),
        .Q(out_40[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_10_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\tree_1_reg_n_0_[14] ),
        .Q(out_40[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_10_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\tree_1_reg_n_0_[15] ),
        .Q(out_40[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_10_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\tree_1_reg_n_0_[16] ),
        .Q(out_40[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_10_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\tree_1_reg_n_0_[17] ),
        .Q(out_40[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_10_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\tree_1_reg_n_0_[18] ),
        .Q(out_40[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_10_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\tree_1_reg_n_0_[19] ),
        .Q(out_40[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_10_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\tree_1_reg_n_0_[20] ),
        .Q(out_40[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_10_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\tree_1_reg_n_0_[21] ),
        .Q(out_40[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_10_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\tree_1_reg_n_0_[22] ),
        .Q(out_40[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_10_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\tree_1_reg_n_0_[23] ),
        .Q(out_40[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_10_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\tree_1_reg_n_0_[2] ),
        .Q(out_40[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_10_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\tree_1_reg_n_0_[3] ),
        .Q(out_40[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_10_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\tree_1_reg_n_0_[4] ),
        .Q(out_40[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_10_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\tree_1_reg_n_0_[5] ),
        .Q(out_40[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_10_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\tree_1_reg_n_0_[6] ),
        .Q(out_40[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_10_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\tree_1_reg_n_0_[7] ),
        .Q(out_40[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_10_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\tree_1_reg_n_0_[8] ),
        .Q(out_40[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_10_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\tree_1_reg_n_0_[9] ),
        .Q(out_40[7]),
        .R(1'b0));
  CARRY4 tree_110_carry
       (.CI(1'b0),
        .CO({tree_110_carry_n_0,NLW_tree_110_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({\tree_1_reg_n_0_[4] ,\tree_1_reg_n_0_[3] ,\tree_1_reg_n_0_[2] ,1'b0}),
        .O({tree_110_carry_n_4,tree_110_carry_n_5,tree_110_carry_n_6,NLW_tree_110_carry_O_UNCONNECTED[0]}),
        .S({tree_110_carry_i_1__1_n_0,tree_110_carry_i_2__1_n_0,tree_110_carry_i_3__1_n_0,\delta_d2_reg_n_0_[0] }));
  CARRY4 tree_110_carry__0
       (.CI(tree_110_carry_n_0),
        .CO({tree_110_carry__0_n_0,NLW_tree_110_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({\tree_1_reg_n_0_[8] ,\tree_1_reg_n_0_[7] ,\tree_1_reg_n_0_[6] ,\tree_1_reg_n_0_[5] }),
        .O({tree_110_carry__0_n_4,tree_110_carry__0_n_5,tree_110_carry__0_n_6,tree_110_carry__0_n_7}),
        .S({tree_110_carry__0_i_1__1_n_0,tree_110_carry__0_i_2__1_n_0,tree_110_carry__0_i_3__1_n_0,tree_110_carry__0_i_4__1_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tree_110_carry__0_i_1__1
       (.I0(\tree_1_reg_n_0_[8] ),
        .I1(\delta_d2_reg_n_0_[7] ),
        .O(tree_110_carry__0_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_110_carry__0_i_2__1
       (.I0(\tree_1_reg_n_0_[7] ),
        .I1(\delta_d2_reg_n_0_[6] ),
        .O(tree_110_carry__0_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_110_carry__0_i_3__1
       (.I0(\tree_1_reg_n_0_[6] ),
        .I1(\delta_d2_reg_n_0_[5] ),
        .O(tree_110_carry__0_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_110_carry__0_i_4__1
       (.I0(\tree_1_reg_n_0_[5] ),
        .I1(\delta_d2_reg_n_0_[4] ),
        .O(tree_110_carry__0_i_4__1_n_0));
  CARRY4 tree_110_carry__1
       (.CI(tree_110_carry__0_n_0),
        .CO({tree_110_carry__1_n_0,NLW_tree_110_carry__1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({\tree_1_reg_n_0_[12] ,\tree_1_reg_n_0_[11] ,\tree_1_reg_n_0_[10] ,\tree_1_reg_n_0_[9] }),
        .O({tree_110_carry__1_n_4,tree_110_carry__1_n_5,tree_110_carry__1_n_6,tree_110_carry__1_n_7}),
        .S({tree_110_carry__1_i_1__1_n_0,tree_110_carry__1_i_2__1_n_0,tree_110_carry__1_i_3__1_n_0,tree_110_carry__1_i_4__1_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tree_110_carry__1_i_1__1
       (.I0(\tree_1_reg_n_0_[12] ),
        .I1(\delta_d2_reg_n_0_[23] ),
        .O(tree_110_carry__1_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_110_carry__1_i_2__1
       (.I0(\tree_1_reg_n_0_[11] ),
        .I1(\delta_d2_reg_n_0_[23] ),
        .O(tree_110_carry__1_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_110_carry__1_i_3__1
       (.I0(\tree_1_reg_n_0_[10] ),
        .I1(\delta_d2_reg_n_0_[23] ),
        .O(tree_110_carry__1_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_110_carry__1_i_4__1
       (.I0(\tree_1_reg_n_0_[9] ),
        .I1(\delta_d2_reg_n_0_[23] ),
        .O(tree_110_carry__1_i_4__1_n_0));
  CARRY4 tree_110_carry__2
       (.CI(tree_110_carry__1_n_0),
        .CO({tree_110_carry__2_n_0,NLW_tree_110_carry__2_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({\tree_1_reg_n_0_[16] ,\tree_1_reg_n_0_[15] ,\tree_1_reg_n_0_[14] ,\tree_1_reg_n_0_[13] }),
        .O({tree_110_carry__2_n_4,tree_110_carry__2_n_5,tree_110_carry__2_n_6,tree_110_carry__2_n_7}),
        .S({tree_110_carry__2_i_1__1_n_0,tree_110_carry__2_i_2__1_n_0,tree_110_carry__2_i_3__1_n_0,tree_110_carry__2_i_4__1_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tree_110_carry__2_i_1__1
       (.I0(\tree_1_reg_n_0_[16] ),
        .I1(\delta_d2_reg_n_0_[23] ),
        .O(tree_110_carry__2_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_110_carry__2_i_2__1
       (.I0(\tree_1_reg_n_0_[15] ),
        .I1(\delta_d2_reg_n_0_[23] ),
        .O(tree_110_carry__2_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_110_carry__2_i_3__1
       (.I0(\tree_1_reg_n_0_[14] ),
        .I1(\delta_d2_reg_n_0_[23] ),
        .O(tree_110_carry__2_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_110_carry__2_i_4__1
       (.I0(\tree_1_reg_n_0_[13] ),
        .I1(\delta_d2_reg_n_0_[23] ),
        .O(tree_110_carry__2_i_4__1_n_0));
  CARRY4 tree_110_carry__3
       (.CI(tree_110_carry__2_n_0),
        .CO({tree_110_carry__3_n_0,NLW_tree_110_carry__3_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({\tree_1_reg_n_0_[20] ,\tree_1_reg_n_0_[19] ,\tree_1_reg_n_0_[18] ,\tree_1_reg_n_0_[17] }),
        .O({tree_110_carry__3_n_4,tree_110_carry__3_n_5,tree_110_carry__3_n_6,tree_110_carry__3_n_7}),
        .S({tree_110_carry__3_i_1__1_n_0,tree_110_carry__3_i_2__1_n_0,tree_110_carry__3_i_3__1_n_0,tree_110_carry__3_i_4__1_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tree_110_carry__3_i_1__1
       (.I0(\tree_1_reg_n_0_[20] ),
        .I1(\delta_d2_reg_n_0_[23] ),
        .O(tree_110_carry__3_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_110_carry__3_i_2__1
       (.I0(\tree_1_reg_n_0_[19] ),
        .I1(\delta_d2_reg_n_0_[23] ),
        .O(tree_110_carry__3_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_110_carry__3_i_3__1
       (.I0(\tree_1_reg_n_0_[18] ),
        .I1(\delta_d2_reg_n_0_[23] ),
        .O(tree_110_carry__3_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_110_carry__3_i_4__1
       (.I0(\tree_1_reg_n_0_[17] ),
        .I1(\delta_d2_reg_n_0_[23] ),
        .O(tree_110_carry__3_i_4__1_n_0));
  CARRY4 tree_110_carry__4
       (.CI(tree_110_carry__3_n_0),
        .CO(NLW_tree_110_carry__4_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\tree_1_reg_n_0_[22] ,\tree_1_reg_n_0_[21] }),
        .O({NLW_tree_110_carry__4_O_UNCONNECTED[3],tree_110_carry__4_n_5,tree_110_carry__4_n_6,tree_110_carry__4_n_7}),
        .S({1'b0,tree_110_carry__4_i_1__1_n_0,tree_110_carry__4_i_2__1_n_0,tree_110_carry__4_i_3__1_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tree_110_carry__4_i_1__1
       (.I0(\tree_1_reg_n_0_[23] ),
        .I1(\delta_d2_reg_n_0_[23] ),
        .O(tree_110_carry__4_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_110_carry__4_i_2__1
       (.I0(\tree_1_reg_n_0_[22] ),
        .I1(\delta_d2_reg_n_0_[23] ),
        .O(tree_110_carry__4_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_110_carry__4_i_3__1
       (.I0(\tree_1_reg_n_0_[21] ),
        .I1(\delta_d2_reg_n_0_[23] ),
        .O(tree_110_carry__4_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_110_carry_i_1__1
       (.I0(\tree_1_reg_n_0_[4] ),
        .I1(\delta_d2_reg_n_0_[3] ),
        .O(tree_110_carry_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_110_carry_i_2__1
       (.I0(\tree_1_reg_n_0_[3] ),
        .I1(\delta_d2_reg_n_0_[2] ),
        .O(tree_110_carry_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_110_carry_i_3__1
       (.I0(\tree_1_reg_n_0_[2] ),
        .I1(\delta_d2_reg_n_0_[1] ),
        .O(tree_110_carry_i_3__1_n_0));
  CARRY4 tree_1110_carry
       (.CI(1'b0),
        .CO({tree_1110_carry_n_0,NLW_tree_1110_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(out_60[3:0]),
        .O({O119[2:0],NLW_tree_1110_carry_O_UNCONNECTED[0]}),
        .S({tree_1110_carry_i_1__1_n_0,tree_1110_carry_i_2__1_n_0,tree_1110_carry_i_3__1_n_0,tree_1110_carry_i_4__1_n_0}));
  CARRY4 tree_1110_carry__0
       (.CI(tree_1110_carry_n_0),
        .CO({tree_1110_carry__0_n_0,NLW_tree_1110_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(out_60[7:4]),
        .O(O119[6:3]),
        .S({tree_1110_carry__0_i_1__1_n_0,tree_1110_carry__0_i_2__1_n_0,tree_1110_carry__0_i_3__1_n_0,tree_1110_carry__0_i_4__1_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tree_1110_carry__0_i_1__1
       (.I0(out_60[7]),
        .I1(\delta_d3_reg_n_0_[23] ),
        .O(tree_1110_carry__0_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_1110_carry__0_i_2__1
       (.I0(out_60[6]),
        .I1(\delta_d3_reg_n_0_[7] ),
        .O(tree_1110_carry__0_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_1110_carry__0_i_3__1
       (.I0(out_60[5]),
        .I1(\delta_d3_reg_n_0_[6] ),
        .O(tree_1110_carry__0_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_1110_carry__0_i_4__1
       (.I0(out_60[4]),
        .I1(\delta_d3_reg_n_0_[5] ),
        .O(tree_1110_carry__0_i_4__1_n_0));
  CARRY4 tree_1110_carry__1
       (.CI(tree_1110_carry__0_n_0),
        .CO({tree_1110_carry__1_n_0,NLW_tree_1110_carry__1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(out_60[11:8]),
        .O(O119[10:7]),
        .S({tree_1110_carry__1_i_1__1_n_0,tree_1110_carry__1_i_2__1_n_0,tree_1110_carry__1_i_3__1_n_0,tree_1110_carry__1_i_4__1_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tree_1110_carry__1_i_1__1
       (.I0(out_60[11]),
        .I1(\delta_d3_reg_n_0_[23] ),
        .O(tree_1110_carry__1_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_1110_carry__1_i_2__1
       (.I0(out_60[10]),
        .I1(\delta_d3_reg_n_0_[23] ),
        .O(tree_1110_carry__1_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_1110_carry__1_i_3__1
       (.I0(out_60[9]),
        .I1(\delta_d3_reg_n_0_[23] ),
        .O(tree_1110_carry__1_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_1110_carry__1_i_4__1
       (.I0(out_60[8]),
        .I1(\delta_d3_reg_n_0_[23] ),
        .O(tree_1110_carry__1_i_4__1_n_0));
  CARRY4 tree_1110_carry__2
       (.CI(tree_1110_carry__1_n_0),
        .CO({tree_1110_carry__2_n_0,NLW_tree_1110_carry__2_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(out_60[15:12]),
        .O(O119[14:11]),
        .S({tree_1110_carry__2_i_1__1_n_0,tree_1110_carry__2_i_2__1_n_0,tree_1110_carry__2_i_3__1_n_0,tree_1110_carry__2_i_4__1_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tree_1110_carry__2_i_1__1
       (.I0(out_60[15]),
        .I1(\delta_d3_reg_n_0_[23] ),
        .O(tree_1110_carry__2_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_1110_carry__2_i_2__1
       (.I0(out_60[14]),
        .I1(\delta_d3_reg_n_0_[23] ),
        .O(tree_1110_carry__2_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_1110_carry__2_i_3__1
       (.I0(out_60[13]),
        .I1(\delta_d3_reg_n_0_[23] ),
        .O(tree_1110_carry__2_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_1110_carry__2_i_4__1
       (.I0(out_60[12]),
        .I1(\delta_d3_reg_n_0_[23] ),
        .O(tree_1110_carry__2_i_4__1_n_0));
  CARRY4 tree_1110_carry__3
       (.CI(tree_1110_carry__2_n_0),
        .CO({tree_1110_carry__3_n_0,NLW_tree_1110_carry__3_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(out_60[19:16]),
        .O(O119[18:15]),
        .S({tree_1110_carry__3_i_1__1_n_0,tree_1110_carry__3_i_2__1_n_0,tree_1110_carry__3_i_3__1_n_0,tree_1110_carry__3_i_4__1_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tree_1110_carry__3_i_1__1
       (.I0(out_60[19]),
        .I1(\delta_d3_reg_n_0_[23] ),
        .O(tree_1110_carry__3_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_1110_carry__3_i_2__1
       (.I0(out_60[18]),
        .I1(\delta_d3_reg_n_0_[23] ),
        .O(tree_1110_carry__3_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_1110_carry__3_i_3__1
       (.I0(out_60[17]),
        .I1(\delta_d3_reg_n_0_[23] ),
        .O(tree_1110_carry__3_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_1110_carry__3_i_4__1
       (.I0(out_60[16]),
        .I1(\delta_d3_reg_n_0_[23] ),
        .O(tree_1110_carry__3_i_4__1_n_0));
  CARRY4 tree_1110_carry__4
       (.CI(tree_1110_carry__3_n_0),
        .CO(NLW_tree_1110_carry__4_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,out_60[21:20]}),
        .O({NLW_tree_1110_carry__4_O_UNCONNECTED[3],O119[21:19]}),
        .S({1'b0,tree_1110_carry__4_i_1__1_n_0,tree_1110_carry__4_i_2__1_n_0,tree_1110_carry__4_i_3__1_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tree_1110_carry__4_i_1__1
       (.I0(out_60[22]),
        .I1(\delta_d3_reg_n_0_[23] ),
        .O(tree_1110_carry__4_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_1110_carry__4_i_2__1
       (.I0(out_60[21]),
        .I1(\delta_d3_reg_n_0_[23] ),
        .O(tree_1110_carry__4_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_1110_carry__4_i_3__1
       (.I0(out_60[20]),
        .I1(\delta_d3_reg_n_0_[23] ),
        .O(tree_1110_carry__4_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_1110_carry_i_1__1
       (.I0(out_60[3]),
        .I1(\delta_d3_reg_n_0_[4] ),
        .O(tree_1110_carry_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_1110_carry_i_2__1
       (.I0(out_60[2]),
        .I1(\delta_d3_reg_n_0_[3] ),
        .O(tree_1110_carry_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_1110_carry_i_3__1
       (.I0(out_60[1]),
        .I1(\delta_d3_reg_n_0_[2] ),
        .O(tree_1110_carry_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_1110_carry_i_4__1
       (.I0(out_60[0]),
        .I1(out_50_i_23),
        .O(tree_1110_carry_i_4__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_11_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_110_carry__1_n_6),
        .Q(out_60[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_11_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_110_carry__1_n_5),
        .Q(out_60[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_11_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_110_carry__1_n_4),
        .Q(out_60[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_11_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_110_carry__2_n_7),
        .Q(out_60[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_11_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_110_carry__2_n_6),
        .Q(out_60[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_11_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_110_carry__2_n_5),
        .Q(out_60[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_11_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_110_carry__2_n_4),
        .Q(out_60[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_11_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_110_carry__3_n_7),
        .Q(out_60[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_11_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_110_carry__3_n_6),
        .Q(out_60[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_11_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_110_carry__3_n_5),
        .Q(out_60[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_11_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_010_carry_n_7),
        .Q(out_60[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_11_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_110_carry__3_n_4),
        .Q(out_60[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_11_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_110_carry__4_n_7),
        .Q(out_60[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_11_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_110_carry__4_n_6),
        .Q(out_60[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_11_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_110_carry__4_n_5),
        .Q(out_60[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_11_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_110_carry_n_6),
        .Q(out_60[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_11_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_110_carry_n_5),
        .Q(out_60[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_11_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_110_carry_n_4),
        .Q(out_60[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_11_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_110_carry__0_n_7),
        .Q(out_60[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_11_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_110_carry__0_n_6),
        .Q(out_60[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_11_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_110_carry__0_n_5),
        .Q(out_60[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_11_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_110_carry__0_n_4),
        .Q(out_60[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_11_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_110_carry__1_n_7),
        .Q(out_60[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_1_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_10_carry__1_n_6),
        .Q(\tree_1_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_1_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_10_carry__1_n_5),
        .Q(\tree_1_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_1_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_10_carry__1_n_4),
        .Q(\tree_1_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_1_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_10_carry__2_n_7),
        .Q(\tree_1_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_1_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_10_carry__2_n_6),
        .Q(\tree_1_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_1_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_10_carry__2_n_5),
        .Q(\tree_1_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_1_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_10_carry__2_n_4),
        .Q(\tree_1_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_1_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_10_carry__3_n_7),
        .Q(\tree_1_reg_n_0_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_1_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_10_carry__3_n_6),
        .Q(\tree_1_reg_n_0_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_1_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_10_carry__3_n_5),
        .Q(\tree_1_reg_n_0_[19] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_1_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_10_carry__3_n_4),
        .Q(\tree_1_reg_n_0_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_1_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_10_carry__4_n_7),
        .Q(\tree_1_reg_n_0_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_1_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_10_carry__4_n_6),
        .Q(\tree_1_reg_n_0_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_1_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_10_carry__4_n_5),
        .Q(\tree_1_reg_n_0_[23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_1_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_10_carry_n_6),
        .Q(\tree_1_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_1_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_10_carry_n_5),
        .Q(\tree_1_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_1_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_10_carry_n_4),
        .Q(\tree_1_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_1_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_10_carry__0_n_7),
        .Q(\tree_1_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_1_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_10_carry__0_n_6),
        .Q(\tree_1_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_1_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_10_carry__0_n_5),
        .Q(\tree_1_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_1_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_10_carry__0_n_4),
        .Q(\tree_1_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_1_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_10_carry__1_n_7),
        .Q(\tree_1_reg_n_0_[9] ),
        .R(1'b0));
endmodule

module lfsr
   (S,
    DI,
    dithered_0_reg,
    dithered_0_reg_0,
    dithered_0_reg_1,
    dithered_0_reg_2,
    dithered_0_reg_3,
    dithered_0_reg_4,
    P,
    clk);
  output [3:0]S;
  output [3:0]DI;
  output [3:0]dithered_0_reg;
  output [3:0]dithered_0_reg_0;
  output [3:0]dithered_0_reg_1;
  output [3:0]dithered_0_reg_2;
  output [3:0]dithered_0_reg_3;
  output [3:0]dithered_0_reg_4;
  input [31:0]P;
  input clk;

  wire [3:0]DI;
  wire [31:0]P;
  wire [3:0]S;
  wire clk;
  wire [3:0]dithered_0_reg;
  wire [3:0]dithered_0_reg_0;
  wire [3:0]dithered_0_reg_1;
  wire [3:0]dithered_0_reg_2;
  wire [3:0]dithered_0_reg_3;
  wire [3:0]dithered_0_reg_4;
  wire [62:59]p_0_in;
  wire [62:0]p_1_in;
  wire [31:0]rand;
  wire \rand[0]_i_1_n_0 ;
  wire \rand[10]_i_1_n_0 ;
  wire \rand[11]_i_1_n_0 ;
  wire \rand[12]_i_1_n_0 ;
  wire \rand[13]_i_1_n_0 ;
  wire \rand[14]_i_1_n_0 ;
  wire \rand[15]_i_1_n_0 ;
  wire \rand[16]_i_1_n_0 ;
  wire \rand[17]_i_1_n_0 ;
  wire \rand[18]_i_1_n_0 ;
  wire \rand[19]_i_1_n_0 ;
  wire \rand[1]_i_1_n_0 ;
  wire \rand[20]_i_1_n_0 ;
  wire \rand[21]_i_1_n_0 ;
  wire \rand[22]_i_1_n_0 ;
  wire \rand[23]_i_1_n_0 ;
  wire \rand[24]_i_1_n_0 ;
  wire \rand[25]_i_1_n_0 ;
  wire \rand[26]_i_1_n_0 ;
  wire \rand[27]_i_1_n_0 ;
  wire \rand[28]_i_1_n_0 ;
  wire \rand[29]_i_1_n_0 ;
  wire \rand[2]_i_1_n_0 ;
  wire \rand[30]_i_1_n_0 ;
  wire \rand[31]_i_1_n_0 ;
  wire \rand[3]_i_1_n_0 ;
  wire \rand[4]_i_1_n_0 ;
  wire \rand[5]_i_1_n_0 ;
  wire \rand[6]_i_1_n_0 ;
  wire \rand[7]_i_1_n_0 ;
  wire \rand[8]_i_1_n_0 ;
  wire \rand[9]_i_1_n_0 ;
  wire \shifter_reg_n_0_[0] ;

  LUT2 #(
    .INIT(4'h6)) 
    \rand[0]_i_1 
       (.I0(p_1_in[31]),
        .I1(\shifter_reg_n_0_[0] ),
        .O(\rand[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[10]_i_1 
       (.I0(p_1_in[41]),
        .I1(p_1_in[9]),
        .O(\rand[10]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[11]_i_1 
       (.I0(p_1_in[42]),
        .I1(p_1_in[10]),
        .O(\rand[11]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[12]_i_1 
       (.I0(p_1_in[43]),
        .I1(p_1_in[11]),
        .O(\rand[12]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[13]_i_1 
       (.I0(p_1_in[44]),
        .I1(p_1_in[12]),
        .O(\rand[13]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[14]_i_1 
       (.I0(p_1_in[45]),
        .I1(p_1_in[13]),
        .O(\rand[14]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[15]_i_1 
       (.I0(p_1_in[46]),
        .I1(p_1_in[14]),
        .O(\rand[15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[16]_i_1 
       (.I0(p_1_in[47]),
        .I1(p_1_in[15]),
        .O(\rand[16]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[17]_i_1 
       (.I0(p_1_in[48]),
        .I1(p_1_in[16]),
        .O(\rand[17]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[18]_i_1 
       (.I0(p_1_in[49]),
        .I1(p_1_in[17]),
        .O(\rand[18]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[19]_i_1 
       (.I0(p_1_in[50]),
        .I1(p_1_in[18]),
        .O(\rand[19]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[1]_i_1 
       (.I0(p_1_in[32]),
        .I1(p_1_in[0]),
        .O(\rand[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[20]_i_1 
       (.I0(p_1_in[51]),
        .I1(p_1_in[19]),
        .O(\rand[20]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[21]_i_1 
       (.I0(p_1_in[52]),
        .I1(p_1_in[20]),
        .O(\rand[21]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[22]_i_1 
       (.I0(p_1_in[53]),
        .I1(p_1_in[21]),
        .O(\rand[22]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[23]_i_1 
       (.I0(p_1_in[54]),
        .I1(p_1_in[22]),
        .O(\rand[23]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[24]_i_1 
       (.I0(p_1_in[55]),
        .I1(p_1_in[23]),
        .O(\rand[24]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[25]_i_1 
       (.I0(p_1_in[56]),
        .I1(p_1_in[24]),
        .O(\rand[25]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[26]_i_1 
       (.I0(p_1_in[57]),
        .I1(p_1_in[25]),
        .O(\rand[26]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[27]_i_1 
       (.I0(p_1_in[58]),
        .I1(p_1_in[26]),
        .O(\rand[27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rand[28]_i_1 
       (.I0(p_1_in[59]),
        .I1(p_1_in[27]),
        .O(\rand[28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rand[29]_i_1 
       (.I0(p_1_in[60]),
        .I1(p_1_in[28]),
        .O(\rand[29]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[2]_i_1 
       (.I0(p_1_in[33]),
        .I1(p_1_in[1]),
        .O(\rand[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[30]_i_1 
       (.I0(p_1_in[61]),
        .I1(p_1_in[29]),
        .O(\rand[30]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rand[31]_i_1 
       (.I0(p_1_in[62]),
        .I1(p_1_in[30]),
        .O(\rand[31]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[3]_i_1 
       (.I0(p_1_in[34]),
        .I1(p_1_in[2]),
        .O(\rand[3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[4]_i_1 
       (.I0(p_1_in[35]),
        .I1(p_1_in[3]),
        .O(\rand[4]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[5]_i_1 
       (.I0(p_1_in[36]),
        .I1(p_1_in[4]),
        .O(\rand[5]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[6]_i_1 
       (.I0(p_1_in[37]),
        .I1(p_1_in[5]),
        .O(\rand[6]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[7]_i_1 
       (.I0(p_1_in[38]),
        .I1(p_1_in[6]),
        .O(\rand[7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[8]_i_1 
       (.I0(p_1_in[39]),
        .I1(p_1_in[7]),
        .O(\rand[8]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[9]_i_1 
       (.I0(p_1_in[40]),
        .I1(p_1_in[8]),
        .O(\rand[9]_i_1_n_0 ));
  FDRE \rand_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[0]_i_1_n_0 ),
        .Q(rand[0]),
        .R(1'b0));
  FDRE \rand_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[10]_i_1_n_0 ),
        .Q(rand[10]),
        .R(1'b0));
  FDRE \rand_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[11]_i_1_n_0 ),
        .Q(rand[11]),
        .R(1'b0));
  FDRE \rand_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[12]_i_1_n_0 ),
        .Q(rand[12]),
        .R(1'b0));
  FDRE \rand_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[13]_i_1_n_0 ),
        .Q(rand[13]),
        .R(1'b0));
  FDRE \rand_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[14]_i_1_n_0 ),
        .Q(rand[14]),
        .R(1'b0));
  FDRE \rand_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[15]_i_1_n_0 ),
        .Q(rand[15]),
        .R(1'b0));
  FDRE \rand_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[16]_i_1_n_0 ),
        .Q(rand[16]),
        .R(1'b0));
  FDRE \rand_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[17]_i_1_n_0 ),
        .Q(rand[17]),
        .R(1'b0));
  FDRE \rand_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[18]_i_1_n_0 ),
        .Q(rand[18]),
        .R(1'b0));
  FDRE \rand_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[19]_i_1_n_0 ),
        .Q(rand[19]),
        .R(1'b0));
  FDRE \rand_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[1]_i_1_n_0 ),
        .Q(rand[1]),
        .R(1'b0));
  FDRE \rand_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[20]_i_1_n_0 ),
        .Q(rand[20]),
        .R(1'b0));
  FDRE \rand_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[21]_i_1_n_0 ),
        .Q(rand[21]),
        .R(1'b0));
  FDRE \rand_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[22]_i_1_n_0 ),
        .Q(rand[22]),
        .R(1'b0));
  FDRE \rand_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[23]_i_1_n_0 ),
        .Q(rand[23]),
        .R(1'b0));
  FDRE \rand_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[24]_i_1_n_0 ),
        .Q(rand[24]),
        .R(1'b0));
  FDRE \rand_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[25]_i_1_n_0 ),
        .Q(rand[25]),
        .R(1'b0));
  FDRE \rand_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[26]_i_1_n_0 ),
        .Q(rand[26]),
        .R(1'b0));
  FDRE \rand_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[27]_i_1_n_0 ),
        .Q(rand[27]),
        .R(1'b0));
  FDRE \rand_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[28]_i_1_n_0 ),
        .Q(rand[28]),
        .R(1'b0));
  FDRE \rand_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[29]_i_1_n_0 ),
        .Q(rand[29]),
        .R(1'b0));
  FDRE \rand_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[2]_i_1_n_0 ),
        .Q(rand[2]),
        .R(1'b0));
  FDRE \rand_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[30]_i_1_n_0 ),
        .Q(rand[30]),
        .R(1'b0));
  FDRE \rand_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[31]_i_1_n_0 ),
        .Q(rand[31]),
        .R(1'b0));
  FDRE \rand_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[3]_i_1_n_0 ),
        .Q(rand[3]),
        .R(1'b0));
  FDRE \rand_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[4]_i_1_n_0 ),
        .Q(rand[4]),
        .R(1'b0));
  FDRE \rand_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[5]_i_1_n_0 ),
        .Q(rand[5]),
        .R(1'b0));
  FDRE \rand_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[6]_i_1_n_0 ),
        .Q(rand[6]),
        .R(1'b0));
  FDRE \rand_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[7]_i_1_n_0 ),
        .Q(rand[7]),
        .R(1'b0));
  FDRE \rand_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[8]_i_1_n_0 ),
        .Q(rand[8]),
        .R(1'b0));
  FDRE \rand_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[9]_i_1_n_0 ),
        .Q(rand[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \shifter[59]_i_1 
       (.I0(p_1_in[59]),
        .I1(\shifter_reg_n_0_[0] ),
        .O(p_0_in[59]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \shifter[60]_i_1 
       (.I0(p_1_in[60]),
        .I1(\shifter_reg_n_0_[0] ),
        .O(p_0_in[60]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \shifter[62]_i_1 
       (.I0(p_1_in[62]),
        .I1(\shifter_reg_n_0_[0] ),
        .O(p_0_in[62]));
  FDRE #(
    .INIT(1'b1)) 
    \shifter_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[0]),
        .Q(\shifter_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[10]),
        .Q(p_1_in[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[11]),
        .Q(p_1_in[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[12]),
        .Q(p_1_in[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[13]),
        .Q(p_1_in[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[14]),
        .Q(p_1_in[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[15]),
        .Q(p_1_in[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[16]),
        .Q(p_1_in[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[17]),
        .Q(p_1_in[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[18]),
        .Q(p_1_in[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[19]),
        .Q(p_1_in[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[1]),
        .Q(p_1_in[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[20]),
        .Q(p_1_in[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[21]),
        .Q(p_1_in[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[22]),
        .Q(p_1_in[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \shifter_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[23]),
        .Q(p_1_in[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[24]),
        .Q(p_1_in[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[25]),
        .Q(p_1_in[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[26]),
        .Q(p_1_in[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[27]),
        .Q(p_1_in[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[28]),
        .Q(p_1_in[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[29]),
        .Q(p_1_in[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[2]),
        .Q(p_1_in[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[30]),
        .Q(p_1_in[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[31]),
        .Q(p_1_in[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[32] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[32]),
        .Q(p_1_in[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[33] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[33]),
        .Q(p_1_in[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[34] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[34]),
        .Q(p_1_in[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[35] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[35]),
        .Q(p_1_in[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[36] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[36]),
        .Q(p_1_in[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[37] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[37]),
        .Q(p_1_in[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \shifter_reg[38] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[38]),
        .Q(p_1_in[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[39] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[39]),
        .Q(p_1_in[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[3]),
        .Q(p_1_in[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[40] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[40]),
        .Q(p_1_in[39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[41] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[41]),
        .Q(p_1_in[40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[42] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[42]),
        .Q(p_1_in[41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[43] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[43]),
        .Q(p_1_in[42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[44] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[44]),
        .Q(p_1_in[43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[45] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[45]),
        .Q(p_1_in[44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[46] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[46]),
        .Q(p_1_in[45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[47] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[47]),
        .Q(p_1_in[46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[48] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[48]),
        .Q(p_1_in[47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[49] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[49]),
        .Q(p_1_in[48]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[4]),
        .Q(p_1_in[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[50] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[50]),
        .Q(p_1_in[49]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[51] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[51]),
        .Q(p_1_in[50]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[52] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[52]),
        .Q(p_1_in[51]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[53] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[53]),
        .Q(p_1_in[52]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[54] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[54]),
        .Q(p_1_in[53]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[55] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[55]),
        .Q(p_1_in[54]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[56] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[56]),
        .Q(p_1_in[55]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[57] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[57]),
        .Q(p_1_in[56]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[58] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[58]),
        .Q(p_1_in[57]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[59] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[59]),
        .Q(p_1_in[58]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[5]),
        .Q(p_1_in[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[60] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[60]),
        .Q(p_1_in[59]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[61] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[61]),
        .Q(p_1_in[60]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[62] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[62]),
        .Q(p_1_in[61]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[63] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[0] ),
        .Q(p_1_in[62]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[6]),
        .Q(p_1_in[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[7]),
        .Q(p_1_in[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[8]),
        .Q(p_1_in[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[9]),
        .Q(p_1_in[8]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h2F02)) 
    x_carry__0_i_1
       (.I0(P[14]),
        .I1(rand[14]),
        .I2(rand[15]),
        .I3(P[15]),
        .O(dithered_0_reg_0[3]));
  LUT4 #(
    .INIT(16'h2F02)) 
    x_carry__0_i_2
       (.I0(P[12]),
        .I1(rand[12]),
        .I2(rand[13]),
        .I3(P[13]),
        .O(dithered_0_reg_0[2]));
  LUT4 #(
    .INIT(16'h2F02)) 
    x_carry__0_i_3
       (.I0(P[10]),
        .I1(rand[10]),
        .I2(rand[11]),
        .I3(P[11]),
        .O(dithered_0_reg_0[1]));
  LUT4 #(
    .INIT(16'h2F02)) 
    x_carry__0_i_4
       (.I0(P[8]),
        .I1(rand[8]),
        .I2(rand[9]),
        .I3(P[9]),
        .O(dithered_0_reg_0[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    x_carry__0_i_5
       (.I0(P[14]),
        .I1(rand[14]),
        .I2(P[15]),
        .I3(rand[15]),
        .O(dithered_0_reg[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    x_carry__0_i_6
       (.I0(P[12]),
        .I1(rand[12]),
        .I2(P[13]),
        .I3(rand[13]),
        .O(dithered_0_reg[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    x_carry__0_i_7
       (.I0(P[10]),
        .I1(rand[10]),
        .I2(P[11]),
        .I3(rand[11]),
        .O(dithered_0_reg[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    x_carry__0_i_8
       (.I0(P[8]),
        .I1(rand[8]),
        .I2(P[9]),
        .I3(rand[9]),
        .O(dithered_0_reg[0]));
  LUT4 #(
    .INIT(16'h2F02)) 
    x_carry__1_i_1
       (.I0(P[22]),
        .I1(rand[22]),
        .I2(rand[23]),
        .I3(P[23]),
        .O(dithered_0_reg_2[3]));
  LUT4 #(
    .INIT(16'h2F02)) 
    x_carry__1_i_2
       (.I0(P[20]),
        .I1(rand[20]),
        .I2(rand[21]),
        .I3(P[21]),
        .O(dithered_0_reg_2[2]));
  LUT4 #(
    .INIT(16'h2F02)) 
    x_carry__1_i_3
       (.I0(P[18]),
        .I1(rand[18]),
        .I2(rand[19]),
        .I3(P[19]),
        .O(dithered_0_reg_2[1]));
  LUT4 #(
    .INIT(16'h2F02)) 
    x_carry__1_i_4
       (.I0(P[16]),
        .I1(rand[16]),
        .I2(rand[17]),
        .I3(P[17]),
        .O(dithered_0_reg_2[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    x_carry__1_i_5
       (.I0(P[22]),
        .I1(rand[22]),
        .I2(P[23]),
        .I3(rand[23]),
        .O(dithered_0_reg_1[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    x_carry__1_i_6
       (.I0(P[20]),
        .I1(rand[20]),
        .I2(P[21]),
        .I3(rand[21]),
        .O(dithered_0_reg_1[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    x_carry__1_i_7
       (.I0(P[18]),
        .I1(rand[18]),
        .I2(P[19]),
        .I3(rand[19]),
        .O(dithered_0_reg_1[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    x_carry__1_i_8
       (.I0(P[16]),
        .I1(rand[16]),
        .I2(P[17]),
        .I3(rand[17]),
        .O(dithered_0_reg_1[0]));
  LUT4 #(
    .INIT(16'h2F02)) 
    x_carry__2_i_1
       (.I0(P[30]),
        .I1(rand[30]),
        .I2(P[31]),
        .I3(rand[31]),
        .O(dithered_0_reg_4[3]));
  LUT4 #(
    .INIT(16'h2F02)) 
    x_carry__2_i_2
       (.I0(P[28]),
        .I1(rand[28]),
        .I2(rand[29]),
        .I3(P[29]),
        .O(dithered_0_reg_4[2]));
  LUT4 #(
    .INIT(16'h2F02)) 
    x_carry__2_i_3
       (.I0(P[26]),
        .I1(rand[26]),
        .I2(rand[27]),
        .I3(P[27]),
        .O(dithered_0_reg_4[1]));
  LUT4 #(
    .INIT(16'h2F02)) 
    x_carry__2_i_4
       (.I0(P[24]),
        .I1(rand[24]),
        .I2(rand[25]),
        .I3(P[25]),
        .O(dithered_0_reg_4[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    x_carry__2_i_5
       (.I0(P[30]),
        .I1(rand[30]),
        .I2(rand[31]),
        .I3(P[31]),
        .O(dithered_0_reg_3[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    x_carry__2_i_6
       (.I0(P[28]),
        .I1(rand[28]),
        .I2(P[29]),
        .I3(rand[29]),
        .O(dithered_0_reg_3[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    x_carry__2_i_7
       (.I0(P[26]),
        .I1(rand[26]),
        .I2(P[27]),
        .I3(rand[27]),
        .O(dithered_0_reg_3[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    x_carry__2_i_8
       (.I0(P[24]),
        .I1(rand[24]),
        .I2(P[25]),
        .I3(rand[25]),
        .O(dithered_0_reg_3[0]));
  LUT4 #(
    .INIT(16'h2F02)) 
    x_carry_i_1
       (.I0(P[6]),
        .I1(rand[6]),
        .I2(rand[7]),
        .I3(P[7]),
        .O(DI[3]));
  LUT4 #(
    .INIT(16'h2F02)) 
    x_carry_i_2
       (.I0(P[4]),
        .I1(rand[4]),
        .I2(rand[5]),
        .I3(P[5]),
        .O(DI[2]));
  LUT4 #(
    .INIT(16'h2F02)) 
    x_carry_i_3
       (.I0(P[2]),
        .I1(rand[2]),
        .I2(rand[3]),
        .I3(P[3]),
        .O(DI[1]));
  LUT4 #(
    .INIT(16'h2F02)) 
    x_carry_i_4
       (.I0(P[0]),
        .I1(rand[0]),
        .I2(rand[1]),
        .I3(P[1]),
        .O(DI[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    x_carry_i_5
       (.I0(P[6]),
        .I1(rand[6]),
        .I2(P[7]),
        .I3(rand[7]),
        .O(S[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    x_carry_i_6
       (.I0(P[4]),
        .I1(rand[4]),
        .I2(P[5]),
        .I3(rand[5]),
        .O(S[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    x_carry_i_7
       (.I0(P[2]),
        .I1(rand[2]),
        .I2(P[3]),
        .I3(rand[3]),
        .O(S[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    x_carry_i_8
       (.I0(P[0]),
        .I1(rand[0]),
        .I2(P[1]),
        .I3(rand[1]),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "lfsr" *) 
module lfsr__parameterized1
   (S,
    DI,
    dithered_1_reg,
    dithered_1_reg_0,
    dithered_1_reg_1,
    dithered_1_reg_2,
    dithered_1_reg_3,
    dithered_1_reg_4,
    out_10,
    clk);
  output [3:0]S;
  output [3:0]DI;
  output [3:0]dithered_1_reg;
  output [3:0]dithered_1_reg_0;
  output [3:0]dithered_1_reg_1;
  output [3:0]dithered_1_reg_2;
  output [3:0]dithered_1_reg_3;
  output [3:0]dithered_1_reg_4;
  input [31:0]out_10;
  input clk;

  wire [3:0]DI;
  wire [3:0]S;
  wire clk;
  wire [3:0]dithered_1_reg;
  wire [3:0]dithered_1_reg_0;
  wire [3:0]dithered_1_reg_1;
  wire [3:0]dithered_1_reg_2;
  wire [3:0]dithered_1_reg_3;
  wire [3:0]dithered_1_reg_4;
  wire [31:0]out_10;
  wire \rand[0]_i_1_n_0 ;
  wire \rand[10]_i_1_n_0 ;
  wire \rand[11]_i_1_n_0 ;
  wire \rand[12]_i_1_n_0 ;
  wire \rand[13]_i_1_n_0 ;
  wire \rand[14]_i_1_n_0 ;
  wire \rand[15]_i_1_n_0 ;
  wire \rand[16]_i_1_n_0 ;
  wire \rand[17]_i_1_n_0 ;
  wire \rand[18]_i_1_n_0 ;
  wire \rand[19]_i_1_n_0 ;
  wire \rand[1]_i_1_n_0 ;
  wire \rand[20]_i_1_n_0 ;
  wire \rand[21]_i_1_n_0 ;
  wire \rand[22]_i_1_n_0 ;
  wire \rand[23]_i_1_n_0 ;
  wire \rand[24]_i_1_n_0 ;
  wire \rand[25]_i_1_n_0 ;
  wire \rand[26]_i_1_n_0 ;
  wire \rand[27]_i_1_n_0 ;
  wire \rand[28]_i_1_n_0 ;
  wire \rand[29]_i_1_n_0 ;
  wire \rand[2]_i_1_n_0 ;
  wire \rand[30]_i_1_n_0 ;
  wire \rand[31]_i_1_n_0 ;
  wire \rand[3]_i_1_n_0 ;
  wire \rand[4]_i_1_n_0 ;
  wire \rand[5]_i_1_n_0 ;
  wire \rand[6]_i_1_n_0 ;
  wire \rand[7]_i_1_n_0 ;
  wire \rand[8]_i_1_n_0 ;
  wire \rand[9]_i_1_n_0 ;
  wire \rand_reg_n_0_[0] ;
  wire \rand_reg_n_0_[10] ;
  wire \rand_reg_n_0_[11] ;
  wire \rand_reg_n_0_[12] ;
  wire \rand_reg_n_0_[13] ;
  wire \rand_reg_n_0_[14] ;
  wire \rand_reg_n_0_[15] ;
  wire \rand_reg_n_0_[16] ;
  wire \rand_reg_n_0_[17] ;
  wire \rand_reg_n_0_[18] ;
  wire \rand_reg_n_0_[19] ;
  wire \rand_reg_n_0_[1] ;
  wire \rand_reg_n_0_[20] ;
  wire \rand_reg_n_0_[21] ;
  wire \rand_reg_n_0_[22] ;
  wire \rand_reg_n_0_[23] ;
  wire \rand_reg_n_0_[24] ;
  wire \rand_reg_n_0_[25] ;
  wire \rand_reg_n_0_[26] ;
  wire \rand_reg_n_0_[27] ;
  wire \rand_reg_n_0_[28] ;
  wire \rand_reg_n_0_[29] ;
  wire \rand_reg_n_0_[2] ;
  wire \rand_reg_n_0_[30] ;
  wire \rand_reg_n_0_[31] ;
  wire \rand_reg_n_0_[3] ;
  wire \rand_reg_n_0_[4] ;
  wire \rand_reg_n_0_[5] ;
  wire \rand_reg_n_0_[6] ;
  wire \rand_reg_n_0_[7] ;
  wire \rand_reg_n_0_[8] ;
  wire \rand_reg_n_0_[9] ;
  wire \shifter[59]_i_1_n_0 ;
  wire \shifter[60]_i_1_n_0 ;
  wire \shifter[62]_i_1_n_0 ;
  wire \shifter_reg_n_0_[0] ;
  wire \shifter_reg_n_0_[10] ;
  wire \shifter_reg_n_0_[11] ;
  wire \shifter_reg_n_0_[12] ;
  wire \shifter_reg_n_0_[13] ;
  wire \shifter_reg_n_0_[14] ;
  wire \shifter_reg_n_0_[15] ;
  wire \shifter_reg_n_0_[16] ;
  wire \shifter_reg_n_0_[17] ;
  wire \shifter_reg_n_0_[18] ;
  wire \shifter_reg_n_0_[19] ;
  wire \shifter_reg_n_0_[1] ;
  wire \shifter_reg_n_0_[20] ;
  wire \shifter_reg_n_0_[21] ;
  wire \shifter_reg_n_0_[22] ;
  wire \shifter_reg_n_0_[23] ;
  wire \shifter_reg_n_0_[24] ;
  wire \shifter_reg_n_0_[25] ;
  wire \shifter_reg_n_0_[26] ;
  wire \shifter_reg_n_0_[27] ;
  wire \shifter_reg_n_0_[28] ;
  wire \shifter_reg_n_0_[29] ;
  wire \shifter_reg_n_0_[2] ;
  wire \shifter_reg_n_0_[30] ;
  wire \shifter_reg_n_0_[31] ;
  wire \shifter_reg_n_0_[32] ;
  wire \shifter_reg_n_0_[33] ;
  wire \shifter_reg_n_0_[34] ;
  wire \shifter_reg_n_0_[35] ;
  wire \shifter_reg_n_0_[36] ;
  wire \shifter_reg_n_0_[37] ;
  wire \shifter_reg_n_0_[38] ;
  wire \shifter_reg_n_0_[39] ;
  wire \shifter_reg_n_0_[3] ;
  wire \shifter_reg_n_0_[40] ;
  wire \shifter_reg_n_0_[41] ;
  wire \shifter_reg_n_0_[42] ;
  wire \shifter_reg_n_0_[43] ;
  wire \shifter_reg_n_0_[44] ;
  wire \shifter_reg_n_0_[45] ;
  wire \shifter_reg_n_0_[46] ;
  wire \shifter_reg_n_0_[47] ;
  wire \shifter_reg_n_0_[48] ;
  wire \shifter_reg_n_0_[49] ;
  wire \shifter_reg_n_0_[4] ;
  wire \shifter_reg_n_0_[50] ;
  wire \shifter_reg_n_0_[51] ;
  wire \shifter_reg_n_0_[52] ;
  wire \shifter_reg_n_0_[53] ;
  wire \shifter_reg_n_0_[54] ;
  wire \shifter_reg_n_0_[55] ;
  wire \shifter_reg_n_0_[56] ;
  wire \shifter_reg_n_0_[57] ;
  wire \shifter_reg_n_0_[58] ;
  wire \shifter_reg_n_0_[59] ;
  wire \shifter_reg_n_0_[5] ;
  wire \shifter_reg_n_0_[60] ;
  wire \shifter_reg_n_0_[61] ;
  wire \shifter_reg_n_0_[62] ;
  wire \shifter_reg_n_0_[63] ;
  wire \shifter_reg_n_0_[6] ;
  wire \shifter_reg_n_0_[7] ;
  wire \shifter_reg_n_0_[8] ;
  wire \shifter_reg_n_0_[9] ;

  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__0_i_1
       (.I0(out_10[14]),
        .I1(\rand_reg_n_0_[14] ),
        .I2(\rand_reg_n_0_[15] ),
        .I3(out_10[15]),
        .O(dithered_1_reg_0[3]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__0_i_2
       (.I0(out_10[12]),
        .I1(\rand_reg_n_0_[12] ),
        .I2(\rand_reg_n_0_[13] ),
        .I3(out_10[13]),
        .O(dithered_1_reg_0[2]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__0_i_3
       (.I0(out_10[10]),
        .I1(\rand_reg_n_0_[10] ),
        .I2(\rand_reg_n_0_[11] ),
        .I3(out_10[11]),
        .O(dithered_1_reg_0[1]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__0_i_4
       (.I0(out_10[8]),
        .I1(\rand_reg_n_0_[8] ),
        .I2(\rand_reg_n_0_[9] ),
        .I3(out_10[9]),
        .O(dithered_1_reg_0[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_5
       (.I0(out_10[14]),
        .I1(\rand_reg_n_0_[14] ),
        .I2(out_10[15]),
        .I3(\rand_reg_n_0_[15] ),
        .O(dithered_1_reg[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_6
       (.I0(out_10[12]),
        .I1(\rand_reg_n_0_[12] ),
        .I2(out_10[13]),
        .I3(\rand_reg_n_0_[13] ),
        .O(dithered_1_reg[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_7
       (.I0(out_10[10]),
        .I1(\rand_reg_n_0_[10] ),
        .I2(out_10[11]),
        .I3(\rand_reg_n_0_[11] ),
        .O(dithered_1_reg[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_8
       (.I0(out_10[8]),
        .I1(\rand_reg_n_0_[8] ),
        .I2(out_10[9]),
        .I3(\rand_reg_n_0_[9] ),
        .O(dithered_1_reg[0]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__1_i_1
       (.I0(out_10[22]),
        .I1(\rand_reg_n_0_[22] ),
        .I2(\rand_reg_n_0_[23] ),
        .I3(out_10[23]),
        .O(dithered_1_reg_2[3]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__1_i_2
       (.I0(out_10[20]),
        .I1(\rand_reg_n_0_[20] ),
        .I2(\rand_reg_n_0_[21] ),
        .I3(out_10[21]),
        .O(dithered_1_reg_2[2]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__1_i_3
       (.I0(out_10[18]),
        .I1(\rand_reg_n_0_[18] ),
        .I2(\rand_reg_n_0_[19] ),
        .I3(out_10[19]),
        .O(dithered_1_reg_2[1]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__1_i_4
       (.I0(out_10[16]),
        .I1(\rand_reg_n_0_[16] ),
        .I2(\rand_reg_n_0_[17] ),
        .I3(out_10[17]),
        .O(dithered_1_reg_2[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__1_i_5
       (.I0(out_10[22]),
        .I1(\rand_reg_n_0_[22] ),
        .I2(out_10[23]),
        .I3(\rand_reg_n_0_[23] ),
        .O(dithered_1_reg_1[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__1_i_6
       (.I0(out_10[20]),
        .I1(\rand_reg_n_0_[20] ),
        .I2(out_10[21]),
        .I3(\rand_reg_n_0_[21] ),
        .O(dithered_1_reg_1[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__1_i_7
       (.I0(out_10[18]),
        .I1(\rand_reg_n_0_[18] ),
        .I2(out_10[19]),
        .I3(\rand_reg_n_0_[19] ),
        .O(dithered_1_reg_1[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__1_i_8
       (.I0(out_10[16]),
        .I1(\rand_reg_n_0_[16] ),
        .I2(out_10[17]),
        .I3(\rand_reg_n_0_[17] ),
        .O(dithered_1_reg_1[0]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__2_i_1
       (.I0(out_10[30]),
        .I1(\rand_reg_n_0_[30] ),
        .I2(out_10[31]),
        .I3(\rand_reg_n_0_[31] ),
        .O(dithered_1_reg_4[3]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__2_i_2
       (.I0(out_10[28]),
        .I1(\rand_reg_n_0_[28] ),
        .I2(\rand_reg_n_0_[29] ),
        .I3(out_10[29]),
        .O(dithered_1_reg_4[2]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__2_i_3
       (.I0(out_10[26]),
        .I1(\rand_reg_n_0_[26] ),
        .I2(\rand_reg_n_0_[27] ),
        .I3(out_10[27]),
        .O(dithered_1_reg_4[1]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__2_i_4
       (.I0(out_10[24]),
        .I1(\rand_reg_n_0_[24] ),
        .I2(\rand_reg_n_0_[25] ),
        .I3(out_10[25]),
        .O(dithered_1_reg_4[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__2_i_5
       (.I0(out_10[30]),
        .I1(\rand_reg_n_0_[30] ),
        .I2(\rand_reg_n_0_[31] ),
        .I3(out_10[31]),
        .O(dithered_1_reg_3[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__2_i_6
       (.I0(out_10[28]),
        .I1(\rand_reg_n_0_[28] ),
        .I2(out_10[29]),
        .I3(\rand_reg_n_0_[29] ),
        .O(dithered_1_reg_3[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__2_i_7
       (.I0(out_10[26]),
        .I1(\rand_reg_n_0_[26] ),
        .I2(out_10[27]),
        .I3(\rand_reg_n_0_[27] ),
        .O(dithered_1_reg_3[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__2_i_8
       (.I0(out_10[24]),
        .I1(\rand_reg_n_0_[24] ),
        .I2(out_10[25]),
        .I3(\rand_reg_n_0_[25] ),
        .O(dithered_1_reg_3[0]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_1
       (.I0(out_10[6]),
        .I1(\rand_reg_n_0_[6] ),
        .I2(\rand_reg_n_0_[7] ),
        .I3(out_10[7]),
        .O(DI[3]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_2
       (.I0(out_10[4]),
        .I1(\rand_reg_n_0_[4] ),
        .I2(\rand_reg_n_0_[5] ),
        .I3(out_10[5]),
        .O(DI[2]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_3
       (.I0(out_10[2]),
        .I1(\rand_reg_n_0_[2] ),
        .I2(\rand_reg_n_0_[3] ),
        .I3(out_10[3]),
        .O(DI[1]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_4
       (.I0(out_10[0]),
        .I1(\rand_reg_n_0_[0] ),
        .I2(\rand_reg_n_0_[1] ),
        .I3(out_10[1]),
        .O(DI[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_5
       (.I0(out_10[6]),
        .I1(\rand_reg_n_0_[6] ),
        .I2(out_10[7]),
        .I3(\rand_reg_n_0_[7] ),
        .O(S[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_6
       (.I0(out_10[4]),
        .I1(\rand_reg_n_0_[4] ),
        .I2(out_10[5]),
        .I3(\rand_reg_n_0_[5] ),
        .O(S[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_7
       (.I0(out_10[2]),
        .I1(\rand_reg_n_0_[2] ),
        .I2(out_10[3]),
        .I3(\rand_reg_n_0_[3] ),
        .O(S[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_8
       (.I0(out_10[0]),
        .I1(\rand_reg_n_0_[0] ),
        .I2(out_10[1]),
        .I3(\rand_reg_n_0_[1] ),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[0]_i_1 
       (.I0(\shifter_reg_n_0_[32] ),
        .I1(\shifter_reg_n_0_[0] ),
        .O(\rand[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[10]_i_1 
       (.I0(\shifter_reg_n_0_[42] ),
        .I1(\shifter_reg_n_0_[10] ),
        .O(\rand[10]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[11]_i_1 
       (.I0(\shifter_reg_n_0_[43] ),
        .I1(\shifter_reg_n_0_[11] ),
        .O(\rand[11]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[12]_i_1 
       (.I0(\shifter_reg_n_0_[44] ),
        .I1(\shifter_reg_n_0_[12] ),
        .O(\rand[12]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[13]_i_1 
       (.I0(\shifter_reg_n_0_[45] ),
        .I1(\shifter_reg_n_0_[13] ),
        .O(\rand[13]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[14]_i_1 
       (.I0(\shifter_reg_n_0_[46] ),
        .I1(\shifter_reg_n_0_[14] ),
        .O(\rand[14]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[15]_i_1 
       (.I0(\shifter_reg_n_0_[47] ),
        .I1(\shifter_reg_n_0_[15] ),
        .O(\rand[15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[16]_i_1 
       (.I0(\shifter_reg_n_0_[48] ),
        .I1(\shifter_reg_n_0_[16] ),
        .O(\rand[16]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[17]_i_1 
       (.I0(\shifter_reg_n_0_[49] ),
        .I1(\shifter_reg_n_0_[17] ),
        .O(\rand[17]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[18]_i_1 
       (.I0(\shifter_reg_n_0_[50] ),
        .I1(\shifter_reg_n_0_[18] ),
        .O(\rand[18]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[19]_i_1 
       (.I0(\shifter_reg_n_0_[51] ),
        .I1(\shifter_reg_n_0_[19] ),
        .O(\rand[19]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[1]_i_1 
       (.I0(\shifter_reg_n_0_[33] ),
        .I1(\shifter_reg_n_0_[1] ),
        .O(\rand[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[20]_i_1 
       (.I0(\shifter_reg_n_0_[52] ),
        .I1(\shifter_reg_n_0_[20] ),
        .O(\rand[20]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[21]_i_1 
       (.I0(\shifter_reg_n_0_[53] ),
        .I1(\shifter_reg_n_0_[21] ),
        .O(\rand[21]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[22]_i_1 
       (.I0(\shifter_reg_n_0_[54] ),
        .I1(\shifter_reg_n_0_[22] ),
        .O(\rand[22]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[23]_i_1 
       (.I0(\shifter_reg_n_0_[55] ),
        .I1(\shifter_reg_n_0_[23] ),
        .O(\rand[23]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[24]_i_1 
       (.I0(\shifter_reg_n_0_[56] ),
        .I1(\shifter_reg_n_0_[24] ),
        .O(\rand[24]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[25]_i_1 
       (.I0(\shifter_reg_n_0_[57] ),
        .I1(\shifter_reg_n_0_[25] ),
        .O(\rand[25]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[26]_i_1 
       (.I0(\shifter_reg_n_0_[58] ),
        .I1(\shifter_reg_n_0_[26] ),
        .O(\rand[26]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[27]_i_1 
       (.I0(\shifter_reg_n_0_[59] ),
        .I1(\shifter_reg_n_0_[27] ),
        .O(\rand[27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rand[28]_i_1 
       (.I0(\shifter_reg_n_0_[60] ),
        .I1(\shifter_reg_n_0_[28] ),
        .O(\rand[28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rand[29]_i_1 
       (.I0(\shifter_reg_n_0_[61] ),
        .I1(\shifter_reg_n_0_[29] ),
        .O(\rand[29]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[2]_i_1 
       (.I0(\shifter_reg_n_0_[34] ),
        .I1(\shifter_reg_n_0_[2] ),
        .O(\rand[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[30]_i_1 
       (.I0(\shifter_reg_n_0_[62] ),
        .I1(\shifter_reg_n_0_[30] ),
        .O(\rand[30]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rand[31]_i_1 
       (.I0(\shifter_reg_n_0_[63] ),
        .I1(\shifter_reg_n_0_[31] ),
        .O(\rand[31]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[3]_i_1 
       (.I0(\shifter_reg_n_0_[35] ),
        .I1(\shifter_reg_n_0_[3] ),
        .O(\rand[3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[4]_i_1 
       (.I0(\shifter_reg_n_0_[36] ),
        .I1(\shifter_reg_n_0_[4] ),
        .O(\rand[4]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[5]_i_1 
       (.I0(\shifter_reg_n_0_[37] ),
        .I1(\shifter_reg_n_0_[5] ),
        .O(\rand[5]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[6]_i_1 
       (.I0(\shifter_reg_n_0_[38] ),
        .I1(\shifter_reg_n_0_[6] ),
        .O(\rand[6]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[7]_i_1 
       (.I0(\shifter_reg_n_0_[39] ),
        .I1(\shifter_reg_n_0_[7] ),
        .O(\rand[7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[8]_i_1 
       (.I0(\shifter_reg_n_0_[40] ),
        .I1(\shifter_reg_n_0_[8] ),
        .O(\rand[8]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[9]_i_1 
       (.I0(\shifter_reg_n_0_[41] ),
        .I1(\shifter_reg_n_0_[9] ),
        .O(\rand[9]_i_1_n_0 ));
  FDRE \rand_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[0]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \rand_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[10]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \rand_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[11]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \rand_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[12]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \rand_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[13]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \rand_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[14]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \rand_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[15]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \rand_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[16]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \rand_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[17]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \rand_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[18]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \rand_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[19]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \rand_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[1]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \rand_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[20]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \rand_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[21]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \rand_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[22]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \rand_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[23]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \rand_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[24]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \rand_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[25]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \rand_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[26]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \rand_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[27]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \rand_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[28]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \rand_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[29]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \rand_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[2]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \rand_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[30]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \rand_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[31]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \rand_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[3]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \rand_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[4]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \rand_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[5]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \rand_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[6]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \rand_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[7]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \rand_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[8]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \rand_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[9]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \shifter[59]_i_1 
       (.I0(\shifter_reg_n_0_[60] ),
        .I1(\shifter_reg_n_0_[0] ),
        .O(\shifter[59]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \shifter[60]_i_1 
       (.I0(\shifter_reg_n_0_[61] ),
        .I1(\shifter_reg_n_0_[0] ),
        .O(\shifter[60]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \shifter[62]_i_1 
       (.I0(\shifter_reg_n_0_[63] ),
        .I1(\shifter_reg_n_0_[0] ),
        .O(\shifter[62]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[1] ),
        .Q(\shifter_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[11] ),
        .Q(\shifter_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[12] ),
        .Q(\shifter_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[13] ),
        .Q(\shifter_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[14] ),
        .Q(\shifter_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[15] ),
        .Q(\shifter_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[16] ),
        .Q(\shifter_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[17] ),
        .Q(\shifter_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[18] ),
        .Q(\shifter_reg_n_0_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[19] ),
        .Q(\shifter_reg_n_0_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[20] ),
        .Q(\shifter_reg_n_0_[19] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[2] ),
        .Q(\shifter_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[21] ),
        .Q(\shifter_reg_n_0_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[22] ),
        .Q(\shifter_reg_n_0_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[23] ),
        .Q(\shifter_reg_n_0_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[24] ),
        .Q(\shifter_reg_n_0_[23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[25] ),
        .Q(\shifter_reg_n_0_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[26] ),
        .Q(\shifter_reg_n_0_[25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[27] ),
        .Q(\shifter_reg_n_0_[26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[28] ),
        .Q(\shifter_reg_n_0_[27] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[29] ),
        .Q(\shifter_reg_n_0_[28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[30] ),
        .Q(\shifter_reg_n_0_[29] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \shifter_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[3] ),
        .Q(\shifter_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[31] ),
        .Q(\shifter_reg_n_0_[30] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[32] ),
        .Q(\shifter_reg_n_0_[31] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[32] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[33] ),
        .Q(\shifter_reg_n_0_[32] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \shifter_reg[33] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[34] ),
        .Q(\shifter_reg_n_0_[33] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \shifter_reg[34] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[35] ),
        .Q(\shifter_reg_n_0_[34] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[35] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[36] ),
        .Q(\shifter_reg_n_0_[35] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[36] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[37] ),
        .Q(\shifter_reg_n_0_[36] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[37] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[38] ),
        .Q(\shifter_reg_n_0_[37] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[38] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[39] ),
        .Q(\shifter_reg_n_0_[38] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[39] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[40] ),
        .Q(\shifter_reg_n_0_[39] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[4] ),
        .Q(\shifter_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[40] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[41] ),
        .Q(\shifter_reg_n_0_[40] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[41] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[42] ),
        .Q(\shifter_reg_n_0_[41] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[42] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[43] ),
        .Q(\shifter_reg_n_0_[42] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[43] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[44] ),
        .Q(\shifter_reg_n_0_[43] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[44] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[45] ),
        .Q(\shifter_reg_n_0_[44] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[45] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[46] ),
        .Q(\shifter_reg_n_0_[45] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[46] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[47] ),
        .Q(\shifter_reg_n_0_[46] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[47] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[48] ),
        .Q(\shifter_reg_n_0_[47] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[48] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[49] ),
        .Q(\shifter_reg_n_0_[48] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \shifter_reg[49] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[50] ),
        .Q(\shifter_reg_n_0_[49] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[5] ),
        .Q(\shifter_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \shifter_reg[50] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[51] ),
        .Q(\shifter_reg_n_0_[50] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \shifter_reg[51] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[52] ),
        .Q(\shifter_reg_n_0_[51] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[52] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[53] ),
        .Q(\shifter_reg_n_0_[52] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[53] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[54] ),
        .Q(\shifter_reg_n_0_[53] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[54] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[55] ),
        .Q(\shifter_reg_n_0_[54] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[55] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[56] ),
        .Q(\shifter_reg_n_0_[55] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[56] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[57] ),
        .Q(\shifter_reg_n_0_[56] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[57] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[58] ),
        .Q(\shifter_reg_n_0_[57] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[58] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[59] ),
        .Q(\shifter_reg_n_0_[58] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[59] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter[59]_i_1_n_0 ),
        .Q(\shifter_reg_n_0_[59] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[6] ),
        .Q(\shifter_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[60] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter[60]_i_1_n_0 ),
        .Q(\shifter_reg_n_0_[60] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[61] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[62] ),
        .Q(\shifter_reg_n_0_[61] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[62] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter[62]_i_1_n_0 ),
        .Q(\shifter_reg_n_0_[62] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[63] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[0] ),
        .Q(\shifter_reg_n_0_[63] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[7] ),
        .Q(\shifter_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[8] ),
        .Q(\shifter_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[9] ),
        .Q(\shifter_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[10] ),
        .Q(\shifter_reg_n_0_[9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "lfsr" *) 
module lfsr__parameterized11
   (S,
    DI,
    dithered_6_reg,
    dithered_6_reg_0,
    dithered_6_reg_1,
    dithered_6_reg_2,
    dithered_6_reg_3,
    dithered_6_reg_4,
    out_60,
    clk);
  output [3:0]S;
  output [3:0]DI;
  output [3:0]dithered_6_reg;
  output [3:0]dithered_6_reg_0;
  output [3:0]dithered_6_reg_1;
  output [3:0]dithered_6_reg_2;
  output [3:0]dithered_6_reg_3;
  output [3:0]dithered_6_reg_4;
  input [31:0]out_60;
  input clk;

  wire [3:0]DI;
  wire [3:0]S;
  wire clk;
  wire [3:0]dithered_6_reg;
  wire [3:0]dithered_6_reg_0;
  wire [3:0]dithered_6_reg_1;
  wire [3:0]dithered_6_reg_2;
  wire [3:0]dithered_6_reg_3;
  wire [3:0]dithered_6_reg_4;
  wire [31:0]out_60;
  wire \rand[0]_i_1_n_0 ;
  wire \rand[10]_i_1_n_0 ;
  wire \rand[11]_i_1_n_0 ;
  wire \rand[12]_i_1_n_0 ;
  wire \rand[13]_i_1_n_0 ;
  wire \rand[14]_i_1_n_0 ;
  wire \rand[15]_i_1_n_0 ;
  wire \rand[16]_i_1_n_0 ;
  wire \rand[17]_i_1_n_0 ;
  wire \rand[18]_i_1_n_0 ;
  wire \rand[19]_i_1_n_0 ;
  wire \rand[1]_i_1_n_0 ;
  wire \rand[20]_i_1_n_0 ;
  wire \rand[21]_i_1_n_0 ;
  wire \rand[22]_i_1_n_0 ;
  wire \rand[23]_i_1_n_0 ;
  wire \rand[24]_i_1_n_0 ;
  wire \rand[25]_i_1_n_0 ;
  wire \rand[26]_i_1_n_0 ;
  wire \rand[27]_i_1_n_0 ;
  wire \rand[28]_i_1_n_0 ;
  wire \rand[29]_i_1_n_0 ;
  wire \rand[2]_i_1_n_0 ;
  wire \rand[30]_i_1_n_0 ;
  wire \rand[31]_i_1_n_0 ;
  wire \rand[3]_i_1_n_0 ;
  wire \rand[4]_i_1_n_0 ;
  wire \rand[5]_i_1_n_0 ;
  wire \rand[6]_i_1_n_0 ;
  wire \rand[7]_i_1_n_0 ;
  wire \rand[8]_i_1_n_0 ;
  wire \rand[9]_i_1_n_0 ;
  wire \rand_reg_n_0_[0] ;
  wire \rand_reg_n_0_[10] ;
  wire \rand_reg_n_0_[11] ;
  wire \rand_reg_n_0_[12] ;
  wire \rand_reg_n_0_[13] ;
  wire \rand_reg_n_0_[14] ;
  wire \rand_reg_n_0_[15] ;
  wire \rand_reg_n_0_[16] ;
  wire \rand_reg_n_0_[17] ;
  wire \rand_reg_n_0_[18] ;
  wire \rand_reg_n_0_[19] ;
  wire \rand_reg_n_0_[1] ;
  wire \rand_reg_n_0_[20] ;
  wire \rand_reg_n_0_[21] ;
  wire \rand_reg_n_0_[22] ;
  wire \rand_reg_n_0_[23] ;
  wire \rand_reg_n_0_[24] ;
  wire \rand_reg_n_0_[25] ;
  wire \rand_reg_n_0_[26] ;
  wire \rand_reg_n_0_[27] ;
  wire \rand_reg_n_0_[28] ;
  wire \rand_reg_n_0_[29] ;
  wire \rand_reg_n_0_[2] ;
  wire \rand_reg_n_0_[30] ;
  wire \rand_reg_n_0_[31] ;
  wire \rand_reg_n_0_[3] ;
  wire \rand_reg_n_0_[4] ;
  wire \rand_reg_n_0_[5] ;
  wire \rand_reg_n_0_[6] ;
  wire \rand_reg_n_0_[7] ;
  wire \rand_reg_n_0_[8] ;
  wire \rand_reg_n_0_[9] ;
  wire \shifter[59]_i_1_n_0 ;
  wire \shifter[60]_i_1_n_0 ;
  wire \shifter[62]_i_1_n_0 ;
  wire \shifter_reg_n_0_[0] ;
  wire \shifter_reg_n_0_[10] ;
  wire \shifter_reg_n_0_[11] ;
  wire \shifter_reg_n_0_[12] ;
  wire \shifter_reg_n_0_[13] ;
  wire \shifter_reg_n_0_[14] ;
  wire \shifter_reg_n_0_[15] ;
  wire \shifter_reg_n_0_[16] ;
  wire \shifter_reg_n_0_[17] ;
  wire \shifter_reg_n_0_[18] ;
  wire \shifter_reg_n_0_[19] ;
  wire \shifter_reg_n_0_[1] ;
  wire \shifter_reg_n_0_[20] ;
  wire \shifter_reg_n_0_[21] ;
  wire \shifter_reg_n_0_[22] ;
  wire \shifter_reg_n_0_[23] ;
  wire \shifter_reg_n_0_[24] ;
  wire \shifter_reg_n_0_[25] ;
  wire \shifter_reg_n_0_[26] ;
  wire \shifter_reg_n_0_[27] ;
  wire \shifter_reg_n_0_[28] ;
  wire \shifter_reg_n_0_[29] ;
  wire \shifter_reg_n_0_[2] ;
  wire \shifter_reg_n_0_[30] ;
  wire \shifter_reg_n_0_[31] ;
  wire \shifter_reg_n_0_[32] ;
  wire \shifter_reg_n_0_[33] ;
  wire \shifter_reg_n_0_[34] ;
  wire \shifter_reg_n_0_[35] ;
  wire \shifter_reg_n_0_[36] ;
  wire \shifter_reg_n_0_[37] ;
  wire \shifter_reg_n_0_[38] ;
  wire \shifter_reg_n_0_[39] ;
  wire \shifter_reg_n_0_[3] ;
  wire \shifter_reg_n_0_[40] ;
  wire \shifter_reg_n_0_[41] ;
  wire \shifter_reg_n_0_[42] ;
  wire \shifter_reg_n_0_[43] ;
  wire \shifter_reg_n_0_[44] ;
  wire \shifter_reg_n_0_[45] ;
  wire \shifter_reg_n_0_[46] ;
  wire \shifter_reg_n_0_[47] ;
  wire \shifter_reg_n_0_[48] ;
  wire \shifter_reg_n_0_[49] ;
  wire \shifter_reg_n_0_[4] ;
  wire \shifter_reg_n_0_[50] ;
  wire \shifter_reg_n_0_[51] ;
  wire \shifter_reg_n_0_[52] ;
  wire \shifter_reg_n_0_[53] ;
  wire \shifter_reg_n_0_[54] ;
  wire \shifter_reg_n_0_[55] ;
  wire \shifter_reg_n_0_[56] ;
  wire \shifter_reg_n_0_[57] ;
  wire \shifter_reg_n_0_[58] ;
  wire \shifter_reg_n_0_[59] ;
  wire \shifter_reg_n_0_[5] ;
  wire \shifter_reg_n_0_[60] ;
  wire \shifter_reg_n_0_[61] ;
  wire \shifter_reg_n_0_[62] ;
  wire \shifter_reg_n_0_[63] ;
  wire \shifter_reg_n_0_[6] ;
  wire \shifter_reg_n_0_[7] ;
  wire \shifter_reg_n_0_[8] ;
  wire \shifter_reg_n_0_[9] ;

  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__0_i_1__4
       (.I0(out_60[14]),
        .I1(\rand_reg_n_0_[14] ),
        .I2(\rand_reg_n_0_[15] ),
        .I3(out_60[15]),
        .O(dithered_6_reg_0[3]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__0_i_2__4
       (.I0(out_60[12]),
        .I1(\rand_reg_n_0_[12] ),
        .I2(\rand_reg_n_0_[13] ),
        .I3(out_60[13]),
        .O(dithered_6_reg_0[2]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__0_i_3__4
       (.I0(out_60[10]),
        .I1(\rand_reg_n_0_[10] ),
        .I2(\rand_reg_n_0_[11] ),
        .I3(out_60[11]),
        .O(dithered_6_reg_0[1]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__0_i_4__4
       (.I0(out_60[8]),
        .I1(\rand_reg_n_0_[8] ),
        .I2(\rand_reg_n_0_[9] ),
        .I3(out_60[9]),
        .O(dithered_6_reg_0[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_5__4
       (.I0(out_60[14]),
        .I1(\rand_reg_n_0_[14] ),
        .I2(out_60[15]),
        .I3(\rand_reg_n_0_[15] ),
        .O(dithered_6_reg[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_6__4
       (.I0(out_60[12]),
        .I1(\rand_reg_n_0_[12] ),
        .I2(out_60[13]),
        .I3(\rand_reg_n_0_[13] ),
        .O(dithered_6_reg[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_7__4
       (.I0(out_60[10]),
        .I1(\rand_reg_n_0_[10] ),
        .I2(out_60[11]),
        .I3(\rand_reg_n_0_[11] ),
        .O(dithered_6_reg[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_8__4
       (.I0(out_60[8]),
        .I1(\rand_reg_n_0_[8] ),
        .I2(out_60[9]),
        .I3(\rand_reg_n_0_[9] ),
        .O(dithered_6_reg[0]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__1_i_1__4
       (.I0(out_60[22]),
        .I1(\rand_reg_n_0_[22] ),
        .I2(\rand_reg_n_0_[23] ),
        .I3(out_60[23]),
        .O(dithered_6_reg_2[3]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__1_i_2__4
       (.I0(out_60[20]),
        .I1(\rand_reg_n_0_[20] ),
        .I2(\rand_reg_n_0_[21] ),
        .I3(out_60[21]),
        .O(dithered_6_reg_2[2]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__1_i_3__4
       (.I0(out_60[18]),
        .I1(\rand_reg_n_0_[18] ),
        .I2(\rand_reg_n_0_[19] ),
        .I3(out_60[19]),
        .O(dithered_6_reg_2[1]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__1_i_4__4
       (.I0(out_60[16]),
        .I1(\rand_reg_n_0_[16] ),
        .I2(\rand_reg_n_0_[17] ),
        .I3(out_60[17]),
        .O(dithered_6_reg_2[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__1_i_5__4
       (.I0(out_60[22]),
        .I1(\rand_reg_n_0_[22] ),
        .I2(out_60[23]),
        .I3(\rand_reg_n_0_[23] ),
        .O(dithered_6_reg_1[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__1_i_6__4
       (.I0(out_60[20]),
        .I1(\rand_reg_n_0_[20] ),
        .I2(out_60[21]),
        .I3(\rand_reg_n_0_[21] ),
        .O(dithered_6_reg_1[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__1_i_7__4
       (.I0(out_60[18]),
        .I1(\rand_reg_n_0_[18] ),
        .I2(out_60[19]),
        .I3(\rand_reg_n_0_[19] ),
        .O(dithered_6_reg_1[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__1_i_8__4
       (.I0(out_60[16]),
        .I1(\rand_reg_n_0_[16] ),
        .I2(out_60[17]),
        .I3(\rand_reg_n_0_[17] ),
        .O(dithered_6_reg_1[0]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__2_i_1__4
       (.I0(out_60[30]),
        .I1(\rand_reg_n_0_[30] ),
        .I2(out_60[31]),
        .I3(\rand_reg_n_0_[31] ),
        .O(dithered_6_reg_4[3]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__2_i_2__4
       (.I0(out_60[28]),
        .I1(\rand_reg_n_0_[28] ),
        .I2(\rand_reg_n_0_[29] ),
        .I3(out_60[29]),
        .O(dithered_6_reg_4[2]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__2_i_3__4
       (.I0(out_60[26]),
        .I1(\rand_reg_n_0_[26] ),
        .I2(\rand_reg_n_0_[27] ),
        .I3(out_60[27]),
        .O(dithered_6_reg_4[1]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__2_i_4__4
       (.I0(out_60[24]),
        .I1(\rand_reg_n_0_[24] ),
        .I2(\rand_reg_n_0_[25] ),
        .I3(out_60[25]),
        .O(dithered_6_reg_4[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__2_i_5__4
       (.I0(out_60[30]),
        .I1(\rand_reg_n_0_[30] ),
        .I2(\rand_reg_n_0_[31] ),
        .I3(out_60[31]),
        .O(dithered_6_reg_3[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__2_i_6__4
       (.I0(out_60[28]),
        .I1(\rand_reg_n_0_[28] ),
        .I2(out_60[29]),
        .I3(\rand_reg_n_0_[29] ),
        .O(dithered_6_reg_3[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__2_i_7__4
       (.I0(out_60[26]),
        .I1(\rand_reg_n_0_[26] ),
        .I2(out_60[27]),
        .I3(\rand_reg_n_0_[27] ),
        .O(dithered_6_reg_3[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__2_i_8__4
       (.I0(out_60[24]),
        .I1(\rand_reg_n_0_[24] ),
        .I2(out_60[25]),
        .I3(\rand_reg_n_0_[25] ),
        .O(dithered_6_reg_3[0]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_1__4
       (.I0(out_60[6]),
        .I1(\rand_reg_n_0_[6] ),
        .I2(\rand_reg_n_0_[7] ),
        .I3(out_60[7]),
        .O(DI[3]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_2__4
       (.I0(out_60[4]),
        .I1(\rand_reg_n_0_[4] ),
        .I2(\rand_reg_n_0_[5] ),
        .I3(out_60[5]),
        .O(DI[2]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_3__4
       (.I0(out_60[2]),
        .I1(\rand_reg_n_0_[2] ),
        .I2(\rand_reg_n_0_[3] ),
        .I3(out_60[3]),
        .O(DI[1]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_4__4
       (.I0(out_60[0]),
        .I1(\rand_reg_n_0_[0] ),
        .I2(\rand_reg_n_0_[1] ),
        .I3(out_60[1]),
        .O(DI[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_5__4
       (.I0(out_60[6]),
        .I1(\rand_reg_n_0_[6] ),
        .I2(out_60[7]),
        .I3(\rand_reg_n_0_[7] ),
        .O(S[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_6__4
       (.I0(out_60[4]),
        .I1(\rand_reg_n_0_[4] ),
        .I2(out_60[5]),
        .I3(\rand_reg_n_0_[5] ),
        .O(S[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_7__4
       (.I0(out_60[2]),
        .I1(\rand_reg_n_0_[2] ),
        .I2(out_60[3]),
        .I3(\rand_reg_n_0_[3] ),
        .O(S[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_8__4
       (.I0(out_60[0]),
        .I1(\rand_reg_n_0_[0] ),
        .I2(out_60[1]),
        .I3(\rand_reg_n_0_[1] ),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[0]_i_1 
       (.I0(\shifter_reg_n_0_[32] ),
        .I1(\shifter_reg_n_0_[0] ),
        .O(\rand[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[10]_i_1 
       (.I0(\shifter_reg_n_0_[42] ),
        .I1(\shifter_reg_n_0_[10] ),
        .O(\rand[10]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[11]_i_1 
       (.I0(\shifter_reg_n_0_[43] ),
        .I1(\shifter_reg_n_0_[11] ),
        .O(\rand[11]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[12]_i_1 
       (.I0(\shifter_reg_n_0_[44] ),
        .I1(\shifter_reg_n_0_[12] ),
        .O(\rand[12]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[13]_i_1 
       (.I0(\shifter_reg_n_0_[45] ),
        .I1(\shifter_reg_n_0_[13] ),
        .O(\rand[13]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[14]_i_1 
       (.I0(\shifter_reg_n_0_[46] ),
        .I1(\shifter_reg_n_0_[14] ),
        .O(\rand[14]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[15]_i_1 
       (.I0(\shifter_reg_n_0_[47] ),
        .I1(\shifter_reg_n_0_[15] ),
        .O(\rand[15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[16]_i_1 
       (.I0(\shifter_reg_n_0_[48] ),
        .I1(\shifter_reg_n_0_[16] ),
        .O(\rand[16]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[17]_i_1 
       (.I0(\shifter_reg_n_0_[49] ),
        .I1(\shifter_reg_n_0_[17] ),
        .O(\rand[17]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[18]_i_1 
       (.I0(\shifter_reg_n_0_[50] ),
        .I1(\shifter_reg_n_0_[18] ),
        .O(\rand[18]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[19]_i_1 
       (.I0(\shifter_reg_n_0_[51] ),
        .I1(\shifter_reg_n_0_[19] ),
        .O(\rand[19]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[1]_i_1 
       (.I0(\shifter_reg_n_0_[33] ),
        .I1(\shifter_reg_n_0_[1] ),
        .O(\rand[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[20]_i_1 
       (.I0(\shifter_reg_n_0_[52] ),
        .I1(\shifter_reg_n_0_[20] ),
        .O(\rand[20]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[21]_i_1 
       (.I0(\shifter_reg_n_0_[53] ),
        .I1(\shifter_reg_n_0_[21] ),
        .O(\rand[21]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[22]_i_1 
       (.I0(\shifter_reg_n_0_[54] ),
        .I1(\shifter_reg_n_0_[22] ),
        .O(\rand[22]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[23]_i_1 
       (.I0(\shifter_reg_n_0_[55] ),
        .I1(\shifter_reg_n_0_[23] ),
        .O(\rand[23]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[24]_i_1 
       (.I0(\shifter_reg_n_0_[56] ),
        .I1(\shifter_reg_n_0_[24] ),
        .O(\rand[24]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[25]_i_1 
       (.I0(\shifter_reg_n_0_[57] ),
        .I1(\shifter_reg_n_0_[25] ),
        .O(\rand[25]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[26]_i_1 
       (.I0(\shifter_reg_n_0_[58] ),
        .I1(\shifter_reg_n_0_[26] ),
        .O(\rand[26]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[27]_i_1 
       (.I0(\shifter_reg_n_0_[59] ),
        .I1(\shifter_reg_n_0_[27] ),
        .O(\rand[27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rand[28]_i_1 
       (.I0(\shifter_reg_n_0_[60] ),
        .I1(\shifter_reg_n_0_[28] ),
        .O(\rand[28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rand[29]_i_1 
       (.I0(\shifter_reg_n_0_[61] ),
        .I1(\shifter_reg_n_0_[29] ),
        .O(\rand[29]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[2]_i_1 
       (.I0(\shifter_reg_n_0_[34] ),
        .I1(\shifter_reg_n_0_[2] ),
        .O(\rand[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[30]_i_1 
       (.I0(\shifter_reg_n_0_[62] ),
        .I1(\shifter_reg_n_0_[30] ),
        .O(\rand[30]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rand[31]_i_1 
       (.I0(\shifter_reg_n_0_[63] ),
        .I1(\shifter_reg_n_0_[31] ),
        .O(\rand[31]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[3]_i_1 
       (.I0(\shifter_reg_n_0_[35] ),
        .I1(\shifter_reg_n_0_[3] ),
        .O(\rand[3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[4]_i_1 
       (.I0(\shifter_reg_n_0_[36] ),
        .I1(\shifter_reg_n_0_[4] ),
        .O(\rand[4]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[5]_i_1 
       (.I0(\shifter_reg_n_0_[37] ),
        .I1(\shifter_reg_n_0_[5] ),
        .O(\rand[5]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[6]_i_1 
       (.I0(\shifter_reg_n_0_[38] ),
        .I1(\shifter_reg_n_0_[6] ),
        .O(\rand[6]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[7]_i_1 
       (.I0(\shifter_reg_n_0_[39] ),
        .I1(\shifter_reg_n_0_[7] ),
        .O(\rand[7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[8]_i_1 
       (.I0(\shifter_reg_n_0_[40] ),
        .I1(\shifter_reg_n_0_[8] ),
        .O(\rand[8]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[9]_i_1 
       (.I0(\shifter_reg_n_0_[41] ),
        .I1(\shifter_reg_n_0_[9] ),
        .O(\rand[9]_i_1_n_0 ));
  FDRE \rand_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[0]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \rand_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[10]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \rand_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[11]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \rand_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[12]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \rand_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[13]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \rand_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[14]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \rand_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[15]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \rand_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[16]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \rand_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[17]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \rand_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[18]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \rand_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[19]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \rand_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[1]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \rand_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[20]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \rand_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[21]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \rand_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[22]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \rand_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[23]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \rand_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[24]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \rand_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[25]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \rand_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[26]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \rand_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[27]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \rand_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[28]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \rand_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[29]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \rand_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[2]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \rand_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[30]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \rand_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[31]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \rand_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[3]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \rand_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[4]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \rand_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[5]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \rand_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[6]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \rand_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[7]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \rand_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[8]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \rand_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[9]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \shifter[59]_i_1 
       (.I0(\shifter_reg_n_0_[60] ),
        .I1(\shifter_reg_n_0_[0] ),
        .O(\shifter[59]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \shifter[60]_i_1 
       (.I0(\shifter_reg_n_0_[61] ),
        .I1(\shifter_reg_n_0_[0] ),
        .O(\shifter[60]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \shifter[62]_i_1 
       (.I0(\shifter_reg_n_0_[63] ),
        .I1(\shifter_reg_n_0_[0] ),
        .O(\shifter[62]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \shifter_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[1] ),
        .Q(\shifter_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[11] ),
        .Q(\shifter_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[12] ),
        .Q(\shifter_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[13] ),
        .Q(\shifter_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[14] ),
        .Q(\shifter_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[15] ),
        .Q(\shifter_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[16] ),
        .Q(\shifter_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[17] ),
        .Q(\shifter_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[18] ),
        .Q(\shifter_reg_n_0_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[19] ),
        .Q(\shifter_reg_n_0_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[20] ),
        .Q(\shifter_reg_n_0_[19] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \shifter_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[2] ),
        .Q(\shifter_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[21] ),
        .Q(\shifter_reg_n_0_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[22] ),
        .Q(\shifter_reg_n_0_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[23] ),
        .Q(\shifter_reg_n_0_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[24] ),
        .Q(\shifter_reg_n_0_[23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \shifter_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[25] ),
        .Q(\shifter_reg_n_0_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \shifter_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[26] ),
        .Q(\shifter_reg_n_0_[25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \shifter_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[27] ),
        .Q(\shifter_reg_n_0_[26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \shifter_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[28] ),
        .Q(\shifter_reg_n_0_[27] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[29] ),
        .Q(\shifter_reg_n_0_[28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[30] ),
        .Q(\shifter_reg_n_0_[29] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \shifter_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[3] ),
        .Q(\shifter_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[31] ),
        .Q(\shifter_reg_n_0_[30] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[32] ),
        .Q(\shifter_reg_n_0_[31] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[32] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[33] ),
        .Q(\shifter_reg_n_0_[32] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[33] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[34] ),
        .Q(\shifter_reg_n_0_[33] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[34] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[35] ),
        .Q(\shifter_reg_n_0_[34] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[35] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[36] ),
        .Q(\shifter_reg_n_0_[35] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[36] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[37] ),
        .Q(\shifter_reg_n_0_[36] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[37] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[38] ),
        .Q(\shifter_reg_n_0_[37] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[38] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[39] ),
        .Q(\shifter_reg_n_0_[38] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[39] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[40] ),
        .Q(\shifter_reg_n_0_[39] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[4] ),
        .Q(\shifter_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[40] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[41] ),
        .Q(\shifter_reg_n_0_[40] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[41] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[42] ),
        .Q(\shifter_reg_n_0_[41] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[42] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[43] ),
        .Q(\shifter_reg_n_0_[42] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[43] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[44] ),
        .Q(\shifter_reg_n_0_[43] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[44] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[45] ),
        .Q(\shifter_reg_n_0_[44] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[45] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[46] ),
        .Q(\shifter_reg_n_0_[45] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[46] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[47] ),
        .Q(\shifter_reg_n_0_[46] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[47] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[48] ),
        .Q(\shifter_reg_n_0_[47] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[48] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[49] ),
        .Q(\shifter_reg_n_0_[48] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[49] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[50] ),
        .Q(\shifter_reg_n_0_[49] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[5] ),
        .Q(\shifter_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[50] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[51] ),
        .Q(\shifter_reg_n_0_[50] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[51] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[52] ),
        .Q(\shifter_reg_n_0_[51] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[52] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[53] ),
        .Q(\shifter_reg_n_0_[52] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[53] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[54] ),
        .Q(\shifter_reg_n_0_[53] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[54] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[55] ),
        .Q(\shifter_reg_n_0_[54] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[55] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[56] ),
        .Q(\shifter_reg_n_0_[55] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[56] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[57] ),
        .Q(\shifter_reg_n_0_[56] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[57] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[58] ),
        .Q(\shifter_reg_n_0_[57] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[58] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[59] ),
        .Q(\shifter_reg_n_0_[58] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[59] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter[59]_i_1_n_0 ),
        .Q(\shifter_reg_n_0_[59] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[6] ),
        .Q(\shifter_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[60] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter[60]_i_1_n_0 ),
        .Q(\shifter_reg_n_0_[60] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[61] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[62] ),
        .Q(\shifter_reg_n_0_[61] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[62] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter[62]_i_1_n_0 ),
        .Q(\shifter_reg_n_0_[62] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[63] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[0] ),
        .Q(\shifter_reg_n_0_[63] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[7] ),
        .Q(\shifter_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[8] ),
        .Q(\shifter_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[9] ),
        .Q(\shifter_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[10] ),
        .Q(\shifter_reg_n_0_[9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "lfsr" *) 
module lfsr__parameterized13
   (S,
    DI,
    dithered_7_reg,
    dithered_7_reg_0,
    dithered_7_reg_1,
    dithered_7_reg_2,
    dithered_7_reg_3,
    dithered_7_reg_4,
    out_70,
    clk);
  output [3:0]S;
  output [3:0]DI;
  output [3:0]dithered_7_reg;
  output [3:0]dithered_7_reg_0;
  output [3:0]dithered_7_reg_1;
  output [3:0]dithered_7_reg_2;
  output [3:0]dithered_7_reg_3;
  output [3:0]dithered_7_reg_4;
  input [31:0]out_70;
  input clk;

  wire [3:0]DI;
  wire [3:0]S;
  wire clk;
  wire [3:0]dithered_7_reg;
  wire [3:0]dithered_7_reg_0;
  wire [3:0]dithered_7_reg_1;
  wire [3:0]dithered_7_reg_2;
  wire [3:0]dithered_7_reg_3;
  wire [3:0]dithered_7_reg_4;
  wire [31:0]out_70;
  wire \rand[0]_i_1_n_0 ;
  wire \rand[10]_i_1_n_0 ;
  wire \rand[11]_i_1_n_0 ;
  wire \rand[12]_i_1_n_0 ;
  wire \rand[13]_i_1_n_0 ;
  wire \rand[14]_i_1_n_0 ;
  wire \rand[15]_i_1_n_0 ;
  wire \rand[16]_i_1_n_0 ;
  wire \rand[17]_i_1_n_0 ;
  wire \rand[18]_i_1_n_0 ;
  wire \rand[19]_i_1_n_0 ;
  wire \rand[1]_i_1_n_0 ;
  wire \rand[20]_i_1_n_0 ;
  wire \rand[21]_i_1_n_0 ;
  wire \rand[22]_i_1_n_0 ;
  wire \rand[23]_i_1_n_0 ;
  wire \rand[24]_i_1_n_0 ;
  wire \rand[25]_i_1_n_0 ;
  wire \rand[26]_i_1_n_0 ;
  wire \rand[27]_i_1_n_0 ;
  wire \rand[28]_i_1_n_0 ;
  wire \rand[29]_i_1_n_0 ;
  wire \rand[2]_i_1_n_0 ;
  wire \rand[30]_i_1_n_0 ;
  wire \rand[31]_i_1_n_0 ;
  wire \rand[3]_i_1_n_0 ;
  wire \rand[4]_i_1_n_0 ;
  wire \rand[5]_i_1_n_0 ;
  wire \rand[6]_i_1_n_0 ;
  wire \rand[7]_i_1_n_0 ;
  wire \rand[8]_i_1_n_0 ;
  wire \rand[9]_i_1_n_0 ;
  wire \rand_reg_n_0_[0] ;
  wire \rand_reg_n_0_[10] ;
  wire \rand_reg_n_0_[11] ;
  wire \rand_reg_n_0_[12] ;
  wire \rand_reg_n_0_[13] ;
  wire \rand_reg_n_0_[14] ;
  wire \rand_reg_n_0_[15] ;
  wire \rand_reg_n_0_[16] ;
  wire \rand_reg_n_0_[17] ;
  wire \rand_reg_n_0_[18] ;
  wire \rand_reg_n_0_[19] ;
  wire \rand_reg_n_0_[1] ;
  wire \rand_reg_n_0_[20] ;
  wire \rand_reg_n_0_[21] ;
  wire \rand_reg_n_0_[22] ;
  wire \rand_reg_n_0_[23] ;
  wire \rand_reg_n_0_[24] ;
  wire \rand_reg_n_0_[25] ;
  wire \rand_reg_n_0_[26] ;
  wire \rand_reg_n_0_[27] ;
  wire \rand_reg_n_0_[28] ;
  wire \rand_reg_n_0_[29] ;
  wire \rand_reg_n_0_[2] ;
  wire \rand_reg_n_0_[30] ;
  wire \rand_reg_n_0_[31] ;
  wire \rand_reg_n_0_[3] ;
  wire \rand_reg_n_0_[4] ;
  wire \rand_reg_n_0_[5] ;
  wire \rand_reg_n_0_[6] ;
  wire \rand_reg_n_0_[7] ;
  wire \rand_reg_n_0_[8] ;
  wire \rand_reg_n_0_[9] ;
  wire \shifter[59]_i_1_n_0 ;
  wire \shifter[60]_i_1_n_0 ;
  wire \shifter[62]_i_1_n_0 ;
  wire \shifter_reg_n_0_[0] ;
  wire \shifter_reg_n_0_[10] ;
  wire \shifter_reg_n_0_[11] ;
  wire \shifter_reg_n_0_[12] ;
  wire \shifter_reg_n_0_[13] ;
  wire \shifter_reg_n_0_[14] ;
  wire \shifter_reg_n_0_[15] ;
  wire \shifter_reg_n_0_[16] ;
  wire \shifter_reg_n_0_[17] ;
  wire \shifter_reg_n_0_[18] ;
  wire \shifter_reg_n_0_[19] ;
  wire \shifter_reg_n_0_[1] ;
  wire \shifter_reg_n_0_[20] ;
  wire \shifter_reg_n_0_[21] ;
  wire \shifter_reg_n_0_[22] ;
  wire \shifter_reg_n_0_[23] ;
  wire \shifter_reg_n_0_[24] ;
  wire \shifter_reg_n_0_[25] ;
  wire \shifter_reg_n_0_[26] ;
  wire \shifter_reg_n_0_[27] ;
  wire \shifter_reg_n_0_[28] ;
  wire \shifter_reg_n_0_[29] ;
  wire \shifter_reg_n_0_[2] ;
  wire \shifter_reg_n_0_[30] ;
  wire \shifter_reg_n_0_[31] ;
  wire \shifter_reg_n_0_[32] ;
  wire \shifter_reg_n_0_[33] ;
  wire \shifter_reg_n_0_[34] ;
  wire \shifter_reg_n_0_[35] ;
  wire \shifter_reg_n_0_[36] ;
  wire \shifter_reg_n_0_[37] ;
  wire \shifter_reg_n_0_[38] ;
  wire \shifter_reg_n_0_[39] ;
  wire \shifter_reg_n_0_[3] ;
  wire \shifter_reg_n_0_[40] ;
  wire \shifter_reg_n_0_[41] ;
  wire \shifter_reg_n_0_[42] ;
  wire \shifter_reg_n_0_[43] ;
  wire \shifter_reg_n_0_[44] ;
  wire \shifter_reg_n_0_[45] ;
  wire \shifter_reg_n_0_[46] ;
  wire \shifter_reg_n_0_[47] ;
  wire \shifter_reg_n_0_[48] ;
  wire \shifter_reg_n_0_[49] ;
  wire \shifter_reg_n_0_[4] ;
  wire \shifter_reg_n_0_[50] ;
  wire \shifter_reg_n_0_[51] ;
  wire \shifter_reg_n_0_[52] ;
  wire \shifter_reg_n_0_[53] ;
  wire \shifter_reg_n_0_[54] ;
  wire \shifter_reg_n_0_[55] ;
  wire \shifter_reg_n_0_[56] ;
  wire \shifter_reg_n_0_[57] ;
  wire \shifter_reg_n_0_[58] ;
  wire \shifter_reg_n_0_[59] ;
  wire \shifter_reg_n_0_[5] ;
  wire \shifter_reg_n_0_[60] ;
  wire \shifter_reg_n_0_[61] ;
  wire \shifter_reg_n_0_[62] ;
  wire \shifter_reg_n_0_[63] ;
  wire \shifter_reg_n_0_[6] ;
  wire \shifter_reg_n_0_[7] ;
  wire \shifter_reg_n_0_[8] ;
  wire \shifter_reg_n_0_[9] ;

  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__0_i_1__5
       (.I0(out_70[14]),
        .I1(\rand_reg_n_0_[14] ),
        .I2(\rand_reg_n_0_[15] ),
        .I3(out_70[15]),
        .O(dithered_7_reg_0[3]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__0_i_2__5
       (.I0(out_70[12]),
        .I1(\rand_reg_n_0_[12] ),
        .I2(\rand_reg_n_0_[13] ),
        .I3(out_70[13]),
        .O(dithered_7_reg_0[2]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__0_i_3__5
       (.I0(out_70[10]),
        .I1(\rand_reg_n_0_[10] ),
        .I2(\rand_reg_n_0_[11] ),
        .I3(out_70[11]),
        .O(dithered_7_reg_0[1]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__0_i_4__5
       (.I0(out_70[8]),
        .I1(\rand_reg_n_0_[8] ),
        .I2(\rand_reg_n_0_[9] ),
        .I3(out_70[9]),
        .O(dithered_7_reg_0[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_5__5
       (.I0(out_70[14]),
        .I1(\rand_reg_n_0_[14] ),
        .I2(out_70[15]),
        .I3(\rand_reg_n_0_[15] ),
        .O(dithered_7_reg[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_6__5
       (.I0(out_70[12]),
        .I1(\rand_reg_n_0_[12] ),
        .I2(out_70[13]),
        .I3(\rand_reg_n_0_[13] ),
        .O(dithered_7_reg[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_7__5
       (.I0(out_70[10]),
        .I1(\rand_reg_n_0_[10] ),
        .I2(out_70[11]),
        .I3(\rand_reg_n_0_[11] ),
        .O(dithered_7_reg[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_8__5
       (.I0(out_70[8]),
        .I1(\rand_reg_n_0_[8] ),
        .I2(out_70[9]),
        .I3(\rand_reg_n_0_[9] ),
        .O(dithered_7_reg[0]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__1_i_1__5
       (.I0(out_70[22]),
        .I1(\rand_reg_n_0_[22] ),
        .I2(\rand_reg_n_0_[23] ),
        .I3(out_70[23]),
        .O(dithered_7_reg_2[3]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__1_i_2__5
       (.I0(out_70[20]),
        .I1(\rand_reg_n_0_[20] ),
        .I2(\rand_reg_n_0_[21] ),
        .I3(out_70[21]),
        .O(dithered_7_reg_2[2]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__1_i_3__5
       (.I0(out_70[18]),
        .I1(\rand_reg_n_0_[18] ),
        .I2(\rand_reg_n_0_[19] ),
        .I3(out_70[19]),
        .O(dithered_7_reg_2[1]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__1_i_4__5
       (.I0(out_70[16]),
        .I1(\rand_reg_n_0_[16] ),
        .I2(\rand_reg_n_0_[17] ),
        .I3(out_70[17]),
        .O(dithered_7_reg_2[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__1_i_5__5
       (.I0(out_70[22]),
        .I1(\rand_reg_n_0_[22] ),
        .I2(out_70[23]),
        .I3(\rand_reg_n_0_[23] ),
        .O(dithered_7_reg_1[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__1_i_6__5
       (.I0(out_70[20]),
        .I1(\rand_reg_n_0_[20] ),
        .I2(out_70[21]),
        .I3(\rand_reg_n_0_[21] ),
        .O(dithered_7_reg_1[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__1_i_7__5
       (.I0(out_70[18]),
        .I1(\rand_reg_n_0_[18] ),
        .I2(out_70[19]),
        .I3(\rand_reg_n_0_[19] ),
        .O(dithered_7_reg_1[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__1_i_8__5
       (.I0(out_70[16]),
        .I1(\rand_reg_n_0_[16] ),
        .I2(out_70[17]),
        .I3(\rand_reg_n_0_[17] ),
        .O(dithered_7_reg_1[0]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__2_i_1__5
       (.I0(out_70[30]),
        .I1(\rand_reg_n_0_[30] ),
        .I2(out_70[31]),
        .I3(\rand_reg_n_0_[31] ),
        .O(dithered_7_reg_4[3]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__2_i_2__5
       (.I0(out_70[28]),
        .I1(\rand_reg_n_0_[28] ),
        .I2(\rand_reg_n_0_[29] ),
        .I3(out_70[29]),
        .O(dithered_7_reg_4[2]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__2_i_3__5
       (.I0(out_70[26]),
        .I1(\rand_reg_n_0_[26] ),
        .I2(\rand_reg_n_0_[27] ),
        .I3(out_70[27]),
        .O(dithered_7_reg_4[1]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__2_i_4__5
       (.I0(out_70[24]),
        .I1(\rand_reg_n_0_[24] ),
        .I2(\rand_reg_n_0_[25] ),
        .I3(out_70[25]),
        .O(dithered_7_reg_4[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__2_i_5__5
       (.I0(out_70[30]),
        .I1(\rand_reg_n_0_[30] ),
        .I2(\rand_reg_n_0_[31] ),
        .I3(out_70[31]),
        .O(dithered_7_reg_3[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__2_i_6__5
       (.I0(out_70[28]),
        .I1(\rand_reg_n_0_[28] ),
        .I2(out_70[29]),
        .I3(\rand_reg_n_0_[29] ),
        .O(dithered_7_reg_3[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__2_i_7__5
       (.I0(out_70[26]),
        .I1(\rand_reg_n_0_[26] ),
        .I2(out_70[27]),
        .I3(\rand_reg_n_0_[27] ),
        .O(dithered_7_reg_3[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__2_i_8__5
       (.I0(out_70[24]),
        .I1(\rand_reg_n_0_[24] ),
        .I2(out_70[25]),
        .I3(\rand_reg_n_0_[25] ),
        .O(dithered_7_reg_3[0]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_1__5
       (.I0(out_70[6]),
        .I1(\rand_reg_n_0_[6] ),
        .I2(\rand_reg_n_0_[7] ),
        .I3(out_70[7]),
        .O(DI[3]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_2__5
       (.I0(out_70[4]),
        .I1(\rand_reg_n_0_[4] ),
        .I2(\rand_reg_n_0_[5] ),
        .I3(out_70[5]),
        .O(DI[2]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_3__5
       (.I0(out_70[2]),
        .I1(\rand_reg_n_0_[2] ),
        .I2(\rand_reg_n_0_[3] ),
        .I3(out_70[3]),
        .O(DI[1]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_4__5
       (.I0(out_70[0]),
        .I1(\rand_reg_n_0_[0] ),
        .I2(\rand_reg_n_0_[1] ),
        .I3(out_70[1]),
        .O(DI[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_5__5
       (.I0(out_70[6]),
        .I1(\rand_reg_n_0_[6] ),
        .I2(out_70[7]),
        .I3(\rand_reg_n_0_[7] ),
        .O(S[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_6__5
       (.I0(out_70[4]),
        .I1(\rand_reg_n_0_[4] ),
        .I2(out_70[5]),
        .I3(\rand_reg_n_0_[5] ),
        .O(S[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_7__5
       (.I0(out_70[2]),
        .I1(\rand_reg_n_0_[2] ),
        .I2(out_70[3]),
        .I3(\rand_reg_n_0_[3] ),
        .O(S[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_8__5
       (.I0(out_70[0]),
        .I1(\rand_reg_n_0_[0] ),
        .I2(out_70[1]),
        .I3(\rand_reg_n_0_[1] ),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[0]_i_1 
       (.I0(\shifter_reg_n_0_[32] ),
        .I1(\shifter_reg_n_0_[0] ),
        .O(\rand[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[10]_i_1 
       (.I0(\shifter_reg_n_0_[42] ),
        .I1(\shifter_reg_n_0_[10] ),
        .O(\rand[10]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[11]_i_1 
       (.I0(\shifter_reg_n_0_[43] ),
        .I1(\shifter_reg_n_0_[11] ),
        .O(\rand[11]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[12]_i_1 
       (.I0(\shifter_reg_n_0_[44] ),
        .I1(\shifter_reg_n_0_[12] ),
        .O(\rand[12]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[13]_i_1 
       (.I0(\shifter_reg_n_0_[45] ),
        .I1(\shifter_reg_n_0_[13] ),
        .O(\rand[13]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[14]_i_1 
       (.I0(\shifter_reg_n_0_[46] ),
        .I1(\shifter_reg_n_0_[14] ),
        .O(\rand[14]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[15]_i_1 
       (.I0(\shifter_reg_n_0_[47] ),
        .I1(\shifter_reg_n_0_[15] ),
        .O(\rand[15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[16]_i_1 
       (.I0(\shifter_reg_n_0_[48] ),
        .I1(\shifter_reg_n_0_[16] ),
        .O(\rand[16]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[17]_i_1 
       (.I0(\shifter_reg_n_0_[49] ),
        .I1(\shifter_reg_n_0_[17] ),
        .O(\rand[17]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[18]_i_1 
       (.I0(\shifter_reg_n_0_[50] ),
        .I1(\shifter_reg_n_0_[18] ),
        .O(\rand[18]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[19]_i_1 
       (.I0(\shifter_reg_n_0_[51] ),
        .I1(\shifter_reg_n_0_[19] ),
        .O(\rand[19]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[1]_i_1 
       (.I0(\shifter_reg_n_0_[33] ),
        .I1(\shifter_reg_n_0_[1] ),
        .O(\rand[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[20]_i_1 
       (.I0(\shifter_reg_n_0_[52] ),
        .I1(\shifter_reg_n_0_[20] ),
        .O(\rand[20]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[21]_i_1 
       (.I0(\shifter_reg_n_0_[53] ),
        .I1(\shifter_reg_n_0_[21] ),
        .O(\rand[21]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[22]_i_1 
       (.I0(\shifter_reg_n_0_[54] ),
        .I1(\shifter_reg_n_0_[22] ),
        .O(\rand[22]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[23]_i_1 
       (.I0(\shifter_reg_n_0_[55] ),
        .I1(\shifter_reg_n_0_[23] ),
        .O(\rand[23]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[24]_i_1 
       (.I0(\shifter_reg_n_0_[56] ),
        .I1(\shifter_reg_n_0_[24] ),
        .O(\rand[24]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[25]_i_1 
       (.I0(\shifter_reg_n_0_[57] ),
        .I1(\shifter_reg_n_0_[25] ),
        .O(\rand[25]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[26]_i_1 
       (.I0(\shifter_reg_n_0_[58] ),
        .I1(\shifter_reg_n_0_[26] ),
        .O(\rand[26]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[27]_i_1 
       (.I0(\shifter_reg_n_0_[59] ),
        .I1(\shifter_reg_n_0_[27] ),
        .O(\rand[27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rand[28]_i_1 
       (.I0(\shifter_reg_n_0_[60] ),
        .I1(\shifter_reg_n_0_[28] ),
        .O(\rand[28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rand[29]_i_1 
       (.I0(\shifter_reg_n_0_[61] ),
        .I1(\shifter_reg_n_0_[29] ),
        .O(\rand[29]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[2]_i_1 
       (.I0(\shifter_reg_n_0_[34] ),
        .I1(\shifter_reg_n_0_[2] ),
        .O(\rand[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[30]_i_1 
       (.I0(\shifter_reg_n_0_[62] ),
        .I1(\shifter_reg_n_0_[30] ),
        .O(\rand[30]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rand[31]_i_1 
       (.I0(\shifter_reg_n_0_[63] ),
        .I1(\shifter_reg_n_0_[31] ),
        .O(\rand[31]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[3]_i_1 
       (.I0(\shifter_reg_n_0_[35] ),
        .I1(\shifter_reg_n_0_[3] ),
        .O(\rand[3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[4]_i_1 
       (.I0(\shifter_reg_n_0_[36] ),
        .I1(\shifter_reg_n_0_[4] ),
        .O(\rand[4]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[5]_i_1 
       (.I0(\shifter_reg_n_0_[37] ),
        .I1(\shifter_reg_n_0_[5] ),
        .O(\rand[5]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[6]_i_1 
       (.I0(\shifter_reg_n_0_[38] ),
        .I1(\shifter_reg_n_0_[6] ),
        .O(\rand[6]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[7]_i_1 
       (.I0(\shifter_reg_n_0_[39] ),
        .I1(\shifter_reg_n_0_[7] ),
        .O(\rand[7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[8]_i_1 
       (.I0(\shifter_reg_n_0_[40] ),
        .I1(\shifter_reg_n_0_[8] ),
        .O(\rand[8]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[9]_i_1 
       (.I0(\shifter_reg_n_0_[41] ),
        .I1(\shifter_reg_n_0_[9] ),
        .O(\rand[9]_i_1_n_0 ));
  FDRE \rand_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[0]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \rand_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[10]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \rand_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[11]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \rand_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[12]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \rand_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[13]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \rand_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[14]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \rand_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[15]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \rand_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[16]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \rand_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[17]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \rand_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[18]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \rand_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[19]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \rand_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[1]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \rand_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[20]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \rand_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[21]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \rand_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[22]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \rand_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[23]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \rand_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[24]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \rand_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[25]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \rand_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[26]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \rand_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[27]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \rand_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[28]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \rand_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[29]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \rand_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[2]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \rand_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[30]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \rand_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[31]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \rand_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[3]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \rand_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[4]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \rand_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[5]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \rand_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[6]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \rand_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[7]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \rand_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[8]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \rand_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[9]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \shifter[59]_i_1 
       (.I0(\shifter_reg_n_0_[60] ),
        .I1(\shifter_reg_n_0_[0] ),
        .O(\shifter[59]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \shifter[60]_i_1 
       (.I0(\shifter_reg_n_0_[61] ),
        .I1(\shifter_reg_n_0_[0] ),
        .O(\shifter[60]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \shifter[62]_i_1 
       (.I0(\shifter_reg_n_0_[63] ),
        .I1(\shifter_reg_n_0_[0] ),
        .O(\shifter[62]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \shifter_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[1] ),
        .Q(\shifter_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[11] ),
        .Q(\shifter_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[12] ),
        .Q(\shifter_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[13] ),
        .Q(\shifter_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[14] ),
        .Q(\shifter_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[15] ),
        .Q(\shifter_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[16] ),
        .Q(\shifter_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[17] ),
        .Q(\shifter_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[18] ),
        .Q(\shifter_reg_n_0_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[19] ),
        .Q(\shifter_reg_n_0_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[20] ),
        .Q(\shifter_reg_n_0_[19] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[2] ),
        .Q(\shifter_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[21] ),
        .Q(\shifter_reg_n_0_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[22] ),
        .Q(\shifter_reg_n_0_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[23] ),
        .Q(\shifter_reg_n_0_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[24] ),
        .Q(\shifter_reg_n_0_[23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[25] ),
        .Q(\shifter_reg_n_0_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[26] ),
        .Q(\shifter_reg_n_0_[25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[27] ),
        .Q(\shifter_reg_n_0_[26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[28] ),
        .Q(\shifter_reg_n_0_[27] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[29] ),
        .Q(\shifter_reg_n_0_[28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[30] ),
        .Q(\shifter_reg_n_0_[29] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[3] ),
        .Q(\shifter_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[31] ),
        .Q(\shifter_reg_n_0_[30] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[32] ),
        .Q(\shifter_reg_n_0_[31] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[32] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[33] ),
        .Q(\shifter_reg_n_0_[32] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[33] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[34] ),
        .Q(\shifter_reg_n_0_[33] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[34] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[35] ),
        .Q(\shifter_reg_n_0_[34] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[35] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[36] ),
        .Q(\shifter_reg_n_0_[35] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[36] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[37] ),
        .Q(\shifter_reg_n_0_[36] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[37] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[38] ),
        .Q(\shifter_reg_n_0_[37] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[38] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[39] ),
        .Q(\shifter_reg_n_0_[38] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[39] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[40] ),
        .Q(\shifter_reg_n_0_[39] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[4] ),
        .Q(\shifter_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[40] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[41] ),
        .Q(\shifter_reg_n_0_[40] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \shifter_reg[41] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[42] ),
        .Q(\shifter_reg_n_0_[41] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[42] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[43] ),
        .Q(\shifter_reg_n_0_[42] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \shifter_reg[43] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[44] ),
        .Q(\shifter_reg_n_0_[43] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[44] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[45] ),
        .Q(\shifter_reg_n_0_[44] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[45] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[46] ),
        .Q(\shifter_reg_n_0_[45] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[46] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[47] ),
        .Q(\shifter_reg_n_0_[46] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[47] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[48] ),
        .Q(\shifter_reg_n_0_[47] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[48] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[49] ),
        .Q(\shifter_reg_n_0_[48] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[49] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[50] ),
        .Q(\shifter_reg_n_0_[49] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[5] ),
        .Q(\shifter_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[50] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[51] ),
        .Q(\shifter_reg_n_0_[50] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[51] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[52] ),
        .Q(\shifter_reg_n_0_[51] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[52] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[53] ),
        .Q(\shifter_reg_n_0_[52] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[53] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[54] ),
        .Q(\shifter_reg_n_0_[53] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[54] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[55] ),
        .Q(\shifter_reg_n_0_[54] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[55] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[56] ),
        .Q(\shifter_reg_n_0_[55] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[56] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[57] ),
        .Q(\shifter_reg_n_0_[56] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[57] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[58] ),
        .Q(\shifter_reg_n_0_[57] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[58] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[59] ),
        .Q(\shifter_reg_n_0_[58] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[59] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter[59]_i_1_n_0 ),
        .Q(\shifter_reg_n_0_[59] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[6] ),
        .Q(\shifter_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[60] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter[60]_i_1_n_0 ),
        .Q(\shifter_reg_n_0_[60] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[61] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[62] ),
        .Q(\shifter_reg_n_0_[61] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[62] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter[62]_i_1_n_0 ),
        .Q(\shifter_reg_n_0_[62] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[63] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[0] ),
        .Q(\shifter_reg_n_0_[63] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[7] ),
        .Q(\shifter_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[8] ),
        .Q(\shifter_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[9] ),
        .Q(\shifter_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[10] ),
        .Q(\shifter_reg_n_0_[9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "lfsr" *) 
module lfsr__parameterized3
   (S,
    DI,
    dithered_2_reg,
    dithered_2_reg_0,
    dithered_2_reg_1,
    dithered_2_reg_2,
    dithered_2_reg_3,
    dithered_2_reg_4,
    out_20,
    clk);
  output [3:0]S;
  output [3:0]DI;
  output [3:0]dithered_2_reg;
  output [3:0]dithered_2_reg_0;
  output [3:0]dithered_2_reg_1;
  output [3:0]dithered_2_reg_2;
  output [3:0]dithered_2_reg_3;
  output [3:0]dithered_2_reg_4;
  input [31:0]out_20;
  input clk;

  wire [3:0]DI;
  wire [3:0]S;
  wire clk;
  wire [3:0]dithered_2_reg;
  wire [3:0]dithered_2_reg_0;
  wire [3:0]dithered_2_reg_1;
  wire [3:0]dithered_2_reg_2;
  wire [3:0]dithered_2_reg_3;
  wire [3:0]dithered_2_reg_4;
  wire [31:0]out_20;
  wire \rand[0]_i_1_n_0 ;
  wire \rand[10]_i_1_n_0 ;
  wire \rand[11]_i_1_n_0 ;
  wire \rand[12]_i_1_n_0 ;
  wire \rand[13]_i_1_n_0 ;
  wire \rand[14]_i_1_n_0 ;
  wire \rand[15]_i_1_n_0 ;
  wire \rand[16]_i_1_n_0 ;
  wire \rand[17]_i_1_n_0 ;
  wire \rand[18]_i_1_n_0 ;
  wire \rand[19]_i_1_n_0 ;
  wire \rand[1]_i_1_n_0 ;
  wire \rand[20]_i_1_n_0 ;
  wire \rand[21]_i_1_n_0 ;
  wire \rand[22]_i_1_n_0 ;
  wire \rand[23]_i_1_n_0 ;
  wire \rand[24]_i_1_n_0 ;
  wire \rand[25]_i_1_n_0 ;
  wire \rand[26]_i_1_n_0 ;
  wire \rand[27]_i_1_n_0 ;
  wire \rand[28]_i_1_n_0 ;
  wire \rand[29]_i_1_n_0 ;
  wire \rand[2]_i_1_n_0 ;
  wire \rand[30]_i_1_n_0 ;
  wire \rand[31]_i_1_n_0 ;
  wire \rand[3]_i_1_n_0 ;
  wire \rand[4]_i_1_n_0 ;
  wire \rand[5]_i_1_n_0 ;
  wire \rand[6]_i_1_n_0 ;
  wire \rand[7]_i_1_n_0 ;
  wire \rand[8]_i_1_n_0 ;
  wire \rand[9]_i_1_n_0 ;
  wire \rand_reg_n_0_[0] ;
  wire \rand_reg_n_0_[10] ;
  wire \rand_reg_n_0_[11] ;
  wire \rand_reg_n_0_[12] ;
  wire \rand_reg_n_0_[13] ;
  wire \rand_reg_n_0_[14] ;
  wire \rand_reg_n_0_[15] ;
  wire \rand_reg_n_0_[16] ;
  wire \rand_reg_n_0_[17] ;
  wire \rand_reg_n_0_[18] ;
  wire \rand_reg_n_0_[19] ;
  wire \rand_reg_n_0_[1] ;
  wire \rand_reg_n_0_[20] ;
  wire \rand_reg_n_0_[21] ;
  wire \rand_reg_n_0_[22] ;
  wire \rand_reg_n_0_[23] ;
  wire \rand_reg_n_0_[24] ;
  wire \rand_reg_n_0_[25] ;
  wire \rand_reg_n_0_[26] ;
  wire \rand_reg_n_0_[27] ;
  wire \rand_reg_n_0_[28] ;
  wire \rand_reg_n_0_[29] ;
  wire \rand_reg_n_0_[2] ;
  wire \rand_reg_n_0_[30] ;
  wire \rand_reg_n_0_[31] ;
  wire \rand_reg_n_0_[3] ;
  wire \rand_reg_n_0_[4] ;
  wire \rand_reg_n_0_[5] ;
  wire \rand_reg_n_0_[6] ;
  wire \rand_reg_n_0_[7] ;
  wire \rand_reg_n_0_[8] ;
  wire \rand_reg_n_0_[9] ;
  wire \shifter[59]_i_1_n_0 ;
  wire \shifter[60]_i_1_n_0 ;
  wire \shifter[62]_i_1_n_0 ;
  wire \shifter_reg_n_0_[0] ;
  wire \shifter_reg_n_0_[10] ;
  wire \shifter_reg_n_0_[11] ;
  wire \shifter_reg_n_0_[12] ;
  wire \shifter_reg_n_0_[13] ;
  wire \shifter_reg_n_0_[14] ;
  wire \shifter_reg_n_0_[15] ;
  wire \shifter_reg_n_0_[16] ;
  wire \shifter_reg_n_0_[17] ;
  wire \shifter_reg_n_0_[18] ;
  wire \shifter_reg_n_0_[19] ;
  wire \shifter_reg_n_0_[1] ;
  wire \shifter_reg_n_0_[20] ;
  wire \shifter_reg_n_0_[21] ;
  wire \shifter_reg_n_0_[22] ;
  wire \shifter_reg_n_0_[23] ;
  wire \shifter_reg_n_0_[24] ;
  wire \shifter_reg_n_0_[25] ;
  wire \shifter_reg_n_0_[26] ;
  wire \shifter_reg_n_0_[27] ;
  wire \shifter_reg_n_0_[28] ;
  wire \shifter_reg_n_0_[29] ;
  wire \shifter_reg_n_0_[2] ;
  wire \shifter_reg_n_0_[30] ;
  wire \shifter_reg_n_0_[31] ;
  wire \shifter_reg_n_0_[32] ;
  wire \shifter_reg_n_0_[33] ;
  wire \shifter_reg_n_0_[34] ;
  wire \shifter_reg_n_0_[35] ;
  wire \shifter_reg_n_0_[36] ;
  wire \shifter_reg_n_0_[37] ;
  wire \shifter_reg_n_0_[38] ;
  wire \shifter_reg_n_0_[39] ;
  wire \shifter_reg_n_0_[3] ;
  wire \shifter_reg_n_0_[40] ;
  wire \shifter_reg_n_0_[41] ;
  wire \shifter_reg_n_0_[42] ;
  wire \shifter_reg_n_0_[43] ;
  wire \shifter_reg_n_0_[44] ;
  wire \shifter_reg_n_0_[45] ;
  wire \shifter_reg_n_0_[46] ;
  wire \shifter_reg_n_0_[47] ;
  wire \shifter_reg_n_0_[48] ;
  wire \shifter_reg_n_0_[49] ;
  wire \shifter_reg_n_0_[4] ;
  wire \shifter_reg_n_0_[50] ;
  wire \shifter_reg_n_0_[51] ;
  wire \shifter_reg_n_0_[52] ;
  wire \shifter_reg_n_0_[53] ;
  wire \shifter_reg_n_0_[54] ;
  wire \shifter_reg_n_0_[55] ;
  wire \shifter_reg_n_0_[56] ;
  wire \shifter_reg_n_0_[57] ;
  wire \shifter_reg_n_0_[58] ;
  wire \shifter_reg_n_0_[59] ;
  wire \shifter_reg_n_0_[5] ;
  wire \shifter_reg_n_0_[60] ;
  wire \shifter_reg_n_0_[61] ;
  wire \shifter_reg_n_0_[62] ;
  wire \shifter_reg_n_0_[63] ;
  wire \shifter_reg_n_0_[6] ;
  wire \shifter_reg_n_0_[7] ;
  wire \shifter_reg_n_0_[8] ;
  wire \shifter_reg_n_0_[9] ;

  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__0_i_1__0
       (.I0(out_20[14]),
        .I1(\rand_reg_n_0_[14] ),
        .I2(\rand_reg_n_0_[15] ),
        .I3(out_20[15]),
        .O(dithered_2_reg_0[3]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__0_i_2__0
       (.I0(out_20[12]),
        .I1(\rand_reg_n_0_[12] ),
        .I2(\rand_reg_n_0_[13] ),
        .I3(out_20[13]),
        .O(dithered_2_reg_0[2]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__0_i_3__0
       (.I0(out_20[10]),
        .I1(\rand_reg_n_0_[10] ),
        .I2(\rand_reg_n_0_[11] ),
        .I3(out_20[11]),
        .O(dithered_2_reg_0[1]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__0_i_4__0
       (.I0(out_20[8]),
        .I1(\rand_reg_n_0_[8] ),
        .I2(\rand_reg_n_0_[9] ),
        .I3(out_20[9]),
        .O(dithered_2_reg_0[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_5__0
       (.I0(out_20[14]),
        .I1(\rand_reg_n_0_[14] ),
        .I2(out_20[15]),
        .I3(\rand_reg_n_0_[15] ),
        .O(dithered_2_reg[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_6__0
       (.I0(out_20[12]),
        .I1(\rand_reg_n_0_[12] ),
        .I2(out_20[13]),
        .I3(\rand_reg_n_0_[13] ),
        .O(dithered_2_reg[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_7__0
       (.I0(out_20[10]),
        .I1(\rand_reg_n_0_[10] ),
        .I2(out_20[11]),
        .I3(\rand_reg_n_0_[11] ),
        .O(dithered_2_reg[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_8__0
       (.I0(out_20[8]),
        .I1(\rand_reg_n_0_[8] ),
        .I2(out_20[9]),
        .I3(\rand_reg_n_0_[9] ),
        .O(dithered_2_reg[0]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__1_i_1__0
       (.I0(out_20[22]),
        .I1(\rand_reg_n_0_[22] ),
        .I2(\rand_reg_n_0_[23] ),
        .I3(out_20[23]),
        .O(dithered_2_reg_2[3]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__1_i_2__0
       (.I0(out_20[20]),
        .I1(\rand_reg_n_0_[20] ),
        .I2(\rand_reg_n_0_[21] ),
        .I3(out_20[21]),
        .O(dithered_2_reg_2[2]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__1_i_3__0
       (.I0(out_20[18]),
        .I1(\rand_reg_n_0_[18] ),
        .I2(\rand_reg_n_0_[19] ),
        .I3(out_20[19]),
        .O(dithered_2_reg_2[1]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__1_i_4__0
       (.I0(out_20[16]),
        .I1(\rand_reg_n_0_[16] ),
        .I2(\rand_reg_n_0_[17] ),
        .I3(out_20[17]),
        .O(dithered_2_reg_2[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__1_i_5__0
       (.I0(out_20[22]),
        .I1(\rand_reg_n_0_[22] ),
        .I2(out_20[23]),
        .I3(\rand_reg_n_0_[23] ),
        .O(dithered_2_reg_1[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__1_i_6__0
       (.I0(out_20[20]),
        .I1(\rand_reg_n_0_[20] ),
        .I2(out_20[21]),
        .I3(\rand_reg_n_0_[21] ),
        .O(dithered_2_reg_1[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__1_i_7__0
       (.I0(out_20[18]),
        .I1(\rand_reg_n_0_[18] ),
        .I2(out_20[19]),
        .I3(\rand_reg_n_0_[19] ),
        .O(dithered_2_reg_1[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__1_i_8__0
       (.I0(out_20[16]),
        .I1(\rand_reg_n_0_[16] ),
        .I2(out_20[17]),
        .I3(\rand_reg_n_0_[17] ),
        .O(dithered_2_reg_1[0]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__2_i_1__0
       (.I0(out_20[30]),
        .I1(\rand_reg_n_0_[30] ),
        .I2(out_20[31]),
        .I3(\rand_reg_n_0_[31] ),
        .O(dithered_2_reg_4[3]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__2_i_2__0
       (.I0(out_20[28]),
        .I1(\rand_reg_n_0_[28] ),
        .I2(\rand_reg_n_0_[29] ),
        .I3(out_20[29]),
        .O(dithered_2_reg_4[2]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__2_i_3__0
       (.I0(out_20[26]),
        .I1(\rand_reg_n_0_[26] ),
        .I2(\rand_reg_n_0_[27] ),
        .I3(out_20[27]),
        .O(dithered_2_reg_4[1]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__2_i_4__0
       (.I0(out_20[24]),
        .I1(\rand_reg_n_0_[24] ),
        .I2(\rand_reg_n_0_[25] ),
        .I3(out_20[25]),
        .O(dithered_2_reg_4[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__2_i_5__0
       (.I0(out_20[30]),
        .I1(\rand_reg_n_0_[30] ),
        .I2(\rand_reg_n_0_[31] ),
        .I3(out_20[31]),
        .O(dithered_2_reg_3[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__2_i_6__0
       (.I0(out_20[28]),
        .I1(\rand_reg_n_0_[28] ),
        .I2(out_20[29]),
        .I3(\rand_reg_n_0_[29] ),
        .O(dithered_2_reg_3[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__2_i_7__0
       (.I0(out_20[26]),
        .I1(\rand_reg_n_0_[26] ),
        .I2(out_20[27]),
        .I3(\rand_reg_n_0_[27] ),
        .O(dithered_2_reg_3[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__2_i_8__0
       (.I0(out_20[24]),
        .I1(\rand_reg_n_0_[24] ),
        .I2(out_20[25]),
        .I3(\rand_reg_n_0_[25] ),
        .O(dithered_2_reg_3[0]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_1__0
       (.I0(out_20[6]),
        .I1(\rand_reg_n_0_[6] ),
        .I2(\rand_reg_n_0_[7] ),
        .I3(out_20[7]),
        .O(DI[3]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_2__0
       (.I0(out_20[4]),
        .I1(\rand_reg_n_0_[4] ),
        .I2(\rand_reg_n_0_[5] ),
        .I3(out_20[5]),
        .O(DI[2]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_3__0
       (.I0(out_20[2]),
        .I1(\rand_reg_n_0_[2] ),
        .I2(\rand_reg_n_0_[3] ),
        .I3(out_20[3]),
        .O(DI[1]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_4__0
       (.I0(out_20[0]),
        .I1(\rand_reg_n_0_[0] ),
        .I2(\rand_reg_n_0_[1] ),
        .I3(out_20[1]),
        .O(DI[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_5__0
       (.I0(out_20[6]),
        .I1(\rand_reg_n_0_[6] ),
        .I2(out_20[7]),
        .I3(\rand_reg_n_0_[7] ),
        .O(S[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_6__0
       (.I0(out_20[4]),
        .I1(\rand_reg_n_0_[4] ),
        .I2(out_20[5]),
        .I3(\rand_reg_n_0_[5] ),
        .O(S[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_7__0
       (.I0(out_20[2]),
        .I1(\rand_reg_n_0_[2] ),
        .I2(out_20[3]),
        .I3(\rand_reg_n_0_[3] ),
        .O(S[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_8__0
       (.I0(out_20[0]),
        .I1(\rand_reg_n_0_[0] ),
        .I2(out_20[1]),
        .I3(\rand_reg_n_0_[1] ),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[0]_i_1 
       (.I0(\shifter_reg_n_0_[32] ),
        .I1(\shifter_reg_n_0_[0] ),
        .O(\rand[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[10]_i_1 
       (.I0(\shifter_reg_n_0_[42] ),
        .I1(\shifter_reg_n_0_[10] ),
        .O(\rand[10]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[11]_i_1 
       (.I0(\shifter_reg_n_0_[43] ),
        .I1(\shifter_reg_n_0_[11] ),
        .O(\rand[11]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[12]_i_1 
       (.I0(\shifter_reg_n_0_[44] ),
        .I1(\shifter_reg_n_0_[12] ),
        .O(\rand[12]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[13]_i_1 
       (.I0(\shifter_reg_n_0_[45] ),
        .I1(\shifter_reg_n_0_[13] ),
        .O(\rand[13]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[14]_i_1 
       (.I0(\shifter_reg_n_0_[46] ),
        .I1(\shifter_reg_n_0_[14] ),
        .O(\rand[14]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[15]_i_1 
       (.I0(\shifter_reg_n_0_[47] ),
        .I1(\shifter_reg_n_0_[15] ),
        .O(\rand[15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[16]_i_1 
       (.I0(\shifter_reg_n_0_[48] ),
        .I1(\shifter_reg_n_0_[16] ),
        .O(\rand[16]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[17]_i_1 
       (.I0(\shifter_reg_n_0_[49] ),
        .I1(\shifter_reg_n_0_[17] ),
        .O(\rand[17]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[18]_i_1 
       (.I0(\shifter_reg_n_0_[50] ),
        .I1(\shifter_reg_n_0_[18] ),
        .O(\rand[18]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[19]_i_1 
       (.I0(\shifter_reg_n_0_[51] ),
        .I1(\shifter_reg_n_0_[19] ),
        .O(\rand[19]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[1]_i_1 
       (.I0(\shifter_reg_n_0_[33] ),
        .I1(\shifter_reg_n_0_[1] ),
        .O(\rand[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[20]_i_1 
       (.I0(\shifter_reg_n_0_[52] ),
        .I1(\shifter_reg_n_0_[20] ),
        .O(\rand[20]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[21]_i_1 
       (.I0(\shifter_reg_n_0_[53] ),
        .I1(\shifter_reg_n_0_[21] ),
        .O(\rand[21]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[22]_i_1 
       (.I0(\shifter_reg_n_0_[54] ),
        .I1(\shifter_reg_n_0_[22] ),
        .O(\rand[22]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[23]_i_1 
       (.I0(\shifter_reg_n_0_[55] ),
        .I1(\shifter_reg_n_0_[23] ),
        .O(\rand[23]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[24]_i_1 
       (.I0(\shifter_reg_n_0_[56] ),
        .I1(\shifter_reg_n_0_[24] ),
        .O(\rand[24]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[25]_i_1 
       (.I0(\shifter_reg_n_0_[57] ),
        .I1(\shifter_reg_n_0_[25] ),
        .O(\rand[25]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[26]_i_1 
       (.I0(\shifter_reg_n_0_[58] ),
        .I1(\shifter_reg_n_0_[26] ),
        .O(\rand[26]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[27]_i_1 
       (.I0(\shifter_reg_n_0_[59] ),
        .I1(\shifter_reg_n_0_[27] ),
        .O(\rand[27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rand[28]_i_1 
       (.I0(\shifter_reg_n_0_[60] ),
        .I1(\shifter_reg_n_0_[28] ),
        .O(\rand[28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rand[29]_i_1 
       (.I0(\shifter_reg_n_0_[61] ),
        .I1(\shifter_reg_n_0_[29] ),
        .O(\rand[29]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[2]_i_1 
       (.I0(\shifter_reg_n_0_[34] ),
        .I1(\shifter_reg_n_0_[2] ),
        .O(\rand[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[30]_i_1 
       (.I0(\shifter_reg_n_0_[62] ),
        .I1(\shifter_reg_n_0_[30] ),
        .O(\rand[30]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rand[31]_i_1 
       (.I0(\shifter_reg_n_0_[63] ),
        .I1(\shifter_reg_n_0_[31] ),
        .O(\rand[31]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[3]_i_1 
       (.I0(\shifter_reg_n_0_[35] ),
        .I1(\shifter_reg_n_0_[3] ),
        .O(\rand[3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[4]_i_1 
       (.I0(\shifter_reg_n_0_[36] ),
        .I1(\shifter_reg_n_0_[4] ),
        .O(\rand[4]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[5]_i_1 
       (.I0(\shifter_reg_n_0_[37] ),
        .I1(\shifter_reg_n_0_[5] ),
        .O(\rand[5]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[6]_i_1 
       (.I0(\shifter_reg_n_0_[38] ),
        .I1(\shifter_reg_n_0_[6] ),
        .O(\rand[6]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[7]_i_1 
       (.I0(\shifter_reg_n_0_[39] ),
        .I1(\shifter_reg_n_0_[7] ),
        .O(\rand[7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[8]_i_1 
       (.I0(\shifter_reg_n_0_[40] ),
        .I1(\shifter_reg_n_0_[8] ),
        .O(\rand[8]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[9]_i_1 
       (.I0(\shifter_reg_n_0_[41] ),
        .I1(\shifter_reg_n_0_[9] ),
        .O(\rand[9]_i_1_n_0 ));
  FDRE \rand_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[0]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \rand_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[10]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \rand_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[11]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \rand_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[12]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \rand_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[13]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \rand_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[14]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \rand_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[15]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \rand_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[16]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \rand_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[17]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \rand_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[18]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \rand_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[19]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \rand_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[1]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \rand_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[20]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \rand_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[21]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \rand_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[22]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \rand_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[23]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \rand_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[24]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \rand_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[25]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \rand_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[26]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \rand_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[27]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \rand_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[28]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \rand_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[29]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \rand_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[2]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \rand_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[30]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \rand_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[31]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \rand_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[3]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \rand_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[4]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \rand_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[5]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \rand_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[6]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \rand_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[7]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \rand_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[8]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \rand_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[9]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \shifter[59]_i_1 
       (.I0(\shifter_reg_n_0_[60] ),
        .I1(\shifter_reg_n_0_[0] ),
        .O(\shifter[59]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \shifter[60]_i_1 
       (.I0(\shifter_reg_n_0_[61] ),
        .I1(\shifter_reg_n_0_[0] ),
        .O(\shifter[60]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \shifter[62]_i_1 
       (.I0(\shifter_reg_n_0_[63] ),
        .I1(\shifter_reg_n_0_[0] ),
        .O(\shifter[62]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \shifter_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[1] ),
        .Q(\shifter_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[11] ),
        .Q(\shifter_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[12] ),
        .Q(\shifter_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[13] ),
        .Q(\shifter_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[14] ),
        .Q(\shifter_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[15] ),
        .Q(\shifter_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[16] ),
        .Q(\shifter_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[17] ),
        .Q(\shifter_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[18] ),
        .Q(\shifter_reg_n_0_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[19] ),
        .Q(\shifter_reg_n_0_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[20] ),
        .Q(\shifter_reg_n_0_[19] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[2] ),
        .Q(\shifter_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[21] ),
        .Q(\shifter_reg_n_0_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[22] ),
        .Q(\shifter_reg_n_0_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \shifter_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[23] ),
        .Q(\shifter_reg_n_0_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[24] ),
        .Q(\shifter_reg_n_0_[23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[25] ),
        .Q(\shifter_reg_n_0_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[26] ),
        .Q(\shifter_reg_n_0_[25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[27] ),
        .Q(\shifter_reg_n_0_[26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[28] ),
        .Q(\shifter_reg_n_0_[27] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[29] ),
        .Q(\shifter_reg_n_0_[28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[30] ),
        .Q(\shifter_reg_n_0_[29] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[3] ),
        .Q(\shifter_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[31] ),
        .Q(\shifter_reg_n_0_[30] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[32] ),
        .Q(\shifter_reg_n_0_[31] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[32] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[33] ),
        .Q(\shifter_reg_n_0_[32] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[33] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[34] ),
        .Q(\shifter_reg_n_0_[33] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[34] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[35] ),
        .Q(\shifter_reg_n_0_[34] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[35] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[36] ),
        .Q(\shifter_reg_n_0_[35] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \shifter_reg[36] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[37] ),
        .Q(\shifter_reg_n_0_[36] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[37] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[38] ),
        .Q(\shifter_reg_n_0_[37] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \shifter_reg[38] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[39] ),
        .Q(\shifter_reg_n_0_[38] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[39] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[40] ),
        .Q(\shifter_reg_n_0_[39] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[4] ),
        .Q(\shifter_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[40] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[41] ),
        .Q(\shifter_reg_n_0_[40] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[41] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[42] ),
        .Q(\shifter_reg_n_0_[41] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[42] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[43] ),
        .Q(\shifter_reg_n_0_[42] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[43] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[44] ),
        .Q(\shifter_reg_n_0_[43] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[44] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[45] ),
        .Q(\shifter_reg_n_0_[44] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[45] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[46] ),
        .Q(\shifter_reg_n_0_[45] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[46] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[47] ),
        .Q(\shifter_reg_n_0_[46] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[47] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[48] ),
        .Q(\shifter_reg_n_0_[47] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[48] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[49] ),
        .Q(\shifter_reg_n_0_[48] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[49] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[50] ),
        .Q(\shifter_reg_n_0_[49] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[5] ),
        .Q(\shifter_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[50] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[51] ),
        .Q(\shifter_reg_n_0_[50] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[51] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[52] ),
        .Q(\shifter_reg_n_0_[51] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[52] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[53] ),
        .Q(\shifter_reg_n_0_[52] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[53] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[54] ),
        .Q(\shifter_reg_n_0_[53] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[54] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[55] ),
        .Q(\shifter_reg_n_0_[54] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[55] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[56] ),
        .Q(\shifter_reg_n_0_[55] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[56] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[57] ),
        .Q(\shifter_reg_n_0_[56] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[57] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[58] ),
        .Q(\shifter_reg_n_0_[57] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[58] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[59] ),
        .Q(\shifter_reg_n_0_[58] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[59] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter[59]_i_1_n_0 ),
        .Q(\shifter_reg_n_0_[59] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[6] ),
        .Q(\shifter_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[60] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter[60]_i_1_n_0 ),
        .Q(\shifter_reg_n_0_[60] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[61] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[62] ),
        .Q(\shifter_reg_n_0_[61] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[62] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter[62]_i_1_n_0 ),
        .Q(\shifter_reg_n_0_[62] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[63] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[0] ),
        .Q(\shifter_reg_n_0_[63] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[7] ),
        .Q(\shifter_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[8] ),
        .Q(\shifter_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[9] ),
        .Q(\shifter_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[10] ),
        .Q(\shifter_reg_n_0_[9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "lfsr" *) 
module lfsr__parameterized5
   (S,
    DI,
    dithered_3_reg,
    dithered_3_reg_0,
    dithered_3_reg_1,
    dithered_3_reg_2,
    dithered_3_reg_3,
    dithered_3_reg_4,
    out_30,
    clk);
  output [3:0]S;
  output [3:0]DI;
  output [3:0]dithered_3_reg;
  output [3:0]dithered_3_reg_0;
  output [3:0]dithered_3_reg_1;
  output [3:0]dithered_3_reg_2;
  output [3:0]dithered_3_reg_3;
  output [3:0]dithered_3_reg_4;
  input [31:0]out_30;
  input clk;

  wire [3:0]DI;
  wire [3:0]S;
  wire clk;
  wire [3:0]dithered_3_reg;
  wire [3:0]dithered_3_reg_0;
  wire [3:0]dithered_3_reg_1;
  wire [3:0]dithered_3_reg_2;
  wire [3:0]dithered_3_reg_3;
  wire [3:0]dithered_3_reg_4;
  wire [31:0]out_30;
  wire \rand[0]_i_1_n_0 ;
  wire \rand[10]_i_1_n_0 ;
  wire \rand[11]_i_1_n_0 ;
  wire \rand[12]_i_1_n_0 ;
  wire \rand[13]_i_1_n_0 ;
  wire \rand[14]_i_1_n_0 ;
  wire \rand[15]_i_1_n_0 ;
  wire \rand[16]_i_1_n_0 ;
  wire \rand[17]_i_1_n_0 ;
  wire \rand[18]_i_1_n_0 ;
  wire \rand[19]_i_1_n_0 ;
  wire \rand[1]_i_1_n_0 ;
  wire \rand[20]_i_1_n_0 ;
  wire \rand[21]_i_1_n_0 ;
  wire \rand[22]_i_1_n_0 ;
  wire \rand[23]_i_1_n_0 ;
  wire \rand[24]_i_1_n_0 ;
  wire \rand[25]_i_1_n_0 ;
  wire \rand[26]_i_1_n_0 ;
  wire \rand[27]_i_1_n_0 ;
  wire \rand[28]_i_1_n_0 ;
  wire \rand[29]_i_1_n_0 ;
  wire \rand[2]_i_1_n_0 ;
  wire \rand[30]_i_1_n_0 ;
  wire \rand[31]_i_1_n_0 ;
  wire \rand[3]_i_1_n_0 ;
  wire \rand[4]_i_1_n_0 ;
  wire \rand[5]_i_1_n_0 ;
  wire \rand[6]_i_1_n_0 ;
  wire \rand[7]_i_1_n_0 ;
  wire \rand[8]_i_1_n_0 ;
  wire \rand[9]_i_1_n_0 ;
  wire \rand_reg_n_0_[0] ;
  wire \rand_reg_n_0_[10] ;
  wire \rand_reg_n_0_[11] ;
  wire \rand_reg_n_0_[12] ;
  wire \rand_reg_n_0_[13] ;
  wire \rand_reg_n_0_[14] ;
  wire \rand_reg_n_0_[15] ;
  wire \rand_reg_n_0_[16] ;
  wire \rand_reg_n_0_[17] ;
  wire \rand_reg_n_0_[18] ;
  wire \rand_reg_n_0_[19] ;
  wire \rand_reg_n_0_[1] ;
  wire \rand_reg_n_0_[20] ;
  wire \rand_reg_n_0_[21] ;
  wire \rand_reg_n_0_[22] ;
  wire \rand_reg_n_0_[23] ;
  wire \rand_reg_n_0_[24] ;
  wire \rand_reg_n_0_[25] ;
  wire \rand_reg_n_0_[26] ;
  wire \rand_reg_n_0_[27] ;
  wire \rand_reg_n_0_[28] ;
  wire \rand_reg_n_0_[29] ;
  wire \rand_reg_n_0_[2] ;
  wire \rand_reg_n_0_[30] ;
  wire \rand_reg_n_0_[31] ;
  wire \rand_reg_n_0_[3] ;
  wire \rand_reg_n_0_[4] ;
  wire \rand_reg_n_0_[5] ;
  wire \rand_reg_n_0_[6] ;
  wire \rand_reg_n_0_[7] ;
  wire \rand_reg_n_0_[8] ;
  wire \rand_reg_n_0_[9] ;
  wire \shifter[59]_i_1_n_0 ;
  wire \shifter[60]_i_1_n_0 ;
  wire \shifter[62]_i_1_n_0 ;
  wire \shifter_reg_n_0_[0] ;
  wire \shifter_reg_n_0_[10] ;
  wire \shifter_reg_n_0_[11] ;
  wire \shifter_reg_n_0_[12] ;
  wire \shifter_reg_n_0_[13] ;
  wire \shifter_reg_n_0_[14] ;
  wire \shifter_reg_n_0_[15] ;
  wire \shifter_reg_n_0_[16] ;
  wire \shifter_reg_n_0_[17] ;
  wire \shifter_reg_n_0_[18] ;
  wire \shifter_reg_n_0_[19] ;
  wire \shifter_reg_n_0_[1] ;
  wire \shifter_reg_n_0_[20] ;
  wire \shifter_reg_n_0_[21] ;
  wire \shifter_reg_n_0_[22] ;
  wire \shifter_reg_n_0_[23] ;
  wire \shifter_reg_n_0_[24] ;
  wire \shifter_reg_n_0_[25] ;
  wire \shifter_reg_n_0_[26] ;
  wire \shifter_reg_n_0_[27] ;
  wire \shifter_reg_n_0_[28] ;
  wire \shifter_reg_n_0_[29] ;
  wire \shifter_reg_n_0_[2] ;
  wire \shifter_reg_n_0_[30] ;
  wire \shifter_reg_n_0_[31] ;
  wire \shifter_reg_n_0_[32] ;
  wire \shifter_reg_n_0_[33] ;
  wire \shifter_reg_n_0_[34] ;
  wire \shifter_reg_n_0_[35] ;
  wire \shifter_reg_n_0_[36] ;
  wire \shifter_reg_n_0_[37] ;
  wire \shifter_reg_n_0_[38] ;
  wire \shifter_reg_n_0_[39] ;
  wire \shifter_reg_n_0_[3] ;
  wire \shifter_reg_n_0_[40] ;
  wire \shifter_reg_n_0_[41] ;
  wire \shifter_reg_n_0_[42] ;
  wire \shifter_reg_n_0_[43] ;
  wire \shifter_reg_n_0_[44] ;
  wire \shifter_reg_n_0_[45] ;
  wire \shifter_reg_n_0_[46] ;
  wire \shifter_reg_n_0_[47] ;
  wire \shifter_reg_n_0_[48] ;
  wire \shifter_reg_n_0_[49] ;
  wire \shifter_reg_n_0_[4] ;
  wire \shifter_reg_n_0_[50] ;
  wire \shifter_reg_n_0_[51] ;
  wire \shifter_reg_n_0_[52] ;
  wire \shifter_reg_n_0_[53] ;
  wire \shifter_reg_n_0_[54] ;
  wire \shifter_reg_n_0_[55] ;
  wire \shifter_reg_n_0_[56] ;
  wire \shifter_reg_n_0_[57] ;
  wire \shifter_reg_n_0_[58] ;
  wire \shifter_reg_n_0_[59] ;
  wire \shifter_reg_n_0_[5] ;
  wire \shifter_reg_n_0_[60] ;
  wire \shifter_reg_n_0_[61] ;
  wire \shifter_reg_n_0_[62] ;
  wire \shifter_reg_n_0_[63] ;
  wire \shifter_reg_n_0_[6] ;
  wire \shifter_reg_n_0_[7] ;
  wire \shifter_reg_n_0_[8] ;
  wire \shifter_reg_n_0_[9] ;

  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__0_i_1__1
       (.I0(out_30[14]),
        .I1(\rand_reg_n_0_[14] ),
        .I2(\rand_reg_n_0_[15] ),
        .I3(out_30[15]),
        .O(dithered_3_reg_0[3]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__0_i_2__1
       (.I0(out_30[12]),
        .I1(\rand_reg_n_0_[12] ),
        .I2(\rand_reg_n_0_[13] ),
        .I3(out_30[13]),
        .O(dithered_3_reg_0[2]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__0_i_3__1
       (.I0(out_30[10]),
        .I1(\rand_reg_n_0_[10] ),
        .I2(\rand_reg_n_0_[11] ),
        .I3(out_30[11]),
        .O(dithered_3_reg_0[1]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__0_i_4__1
       (.I0(out_30[8]),
        .I1(\rand_reg_n_0_[8] ),
        .I2(\rand_reg_n_0_[9] ),
        .I3(out_30[9]),
        .O(dithered_3_reg_0[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_5__1
       (.I0(out_30[14]),
        .I1(\rand_reg_n_0_[14] ),
        .I2(out_30[15]),
        .I3(\rand_reg_n_0_[15] ),
        .O(dithered_3_reg[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_6__1
       (.I0(out_30[12]),
        .I1(\rand_reg_n_0_[12] ),
        .I2(out_30[13]),
        .I3(\rand_reg_n_0_[13] ),
        .O(dithered_3_reg[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_7__1
       (.I0(out_30[10]),
        .I1(\rand_reg_n_0_[10] ),
        .I2(out_30[11]),
        .I3(\rand_reg_n_0_[11] ),
        .O(dithered_3_reg[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_8__1
       (.I0(out_30[8]),
        .I1(\rand_reg_n_0_[8] ),
        .I2(out_30[9]),
        .I3(\rand_reg_n_0_[9] ),
        .O(dithered_3_reg[0]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__1_i_1__1
       (.I0(out_30[22]),
        .I1(\rand_reg_n_0_[22] ),
        .I2(\rand_reg_n_0_[23] ),
        .I3(out_30[23]),
        .O(dithered_3_reg_2[3]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__1_i_2__1
       (.I0(out_30[20]),
        .I1(\rand_reg_n_0_[20] ),
        .I2(\rand_reg_n_0_[21] ),
        .I3(out_30[21]),
        .O(dithered_3_reg_2[2]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__1_i_3__1
       (.I0(out_30[18]),
        .I1(\rand_reg_n_0_[18] ),
        .I2(\rand_reg_n_0_[19] ),
        .I3(out_30[19]),
        .O(dithered_3_reg_2[1]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__1_i_4__1
       (.I0(out_30[16]),
        .I1(\rand_reg_n_0_[16] ),
        .I2(\rand_reg_n_0_[17] ),
        .I3(out_30[17]),
        .O(dithered_3_reg_2[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__1_i_5__1
       (.I0(out_30[22]),
        .I1(\rand_reg_n_0_[22] ),
        .I2(out_30[23]),
        .I3(\rand_reg_n_0_[23] ),
        .O(dithered_3_reg_1[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__1_i_6__1
       (.I0(out_30[20]),
        .I1(\rand_reg_n_0_[20] ),
        .I2(out_30[21]),
        .I3(\rand_reg_n_0_[21] ),
        .O(dithered_3_reg_1[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__1_i_7__1
       (.I0(out_30[18]),
        .I1(\rand_reg_n_0_[18] ),
        .I2(out_30[19]),
        .I3(\rand_reg_n_0_[19] ),
        .O(dithered_3_reg_1[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__1_i_8__1
       (.I0(out_30[16]),
        .I1(\rand_reg_n_0_[16] ),
        .I2(out_30[17]),
        .I3(\rand_reg_n_0_[17] ),
        .O(dithered_3_reg_1[0]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__2_i_1__1
       (.I0(out_30[30]),
        .I1(\rand_reg_n_0_[30] ),
        .I2(out_30[31]),
        .I3(\rand_reg_n_0_[31] ),
        .O(dithered_3_reg_4[3]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__2_i_2__1
       (.I0(out_30[28]),
        .I1(\rand_reg_n_0_[28] ),
        .I2(\rand_reg_n_0_[29] ),
        .I3(out_30[29]),
        .O(dithered_3_reg_4[2]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__2_i_3__1
       (.I0(out_30[26]),
        .I1(\rand_reg_n_0_[26] ),
        .I2(\rand_reg_n_0_[27] ),
        .I3(out_30[27]),
        .O(dithered_3_reg_4[1]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__2_i_4__1
       (.I0(out_30[24]),
        .I1(\rand_reg_n_0_[24] ),
        .I2(\rand_reg_n_0_[25] ),
        .I3(out_30[25]),
        .O(dithered_3_reg_4[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__2_i_5__1
       (.I0(out_30[30]),
        .I1(\rand_reg_n_0_[30] ),
        .I2(\rand_reg_n_0_[31] ),
        .I3(out_30[31]),
        .O(dithered_3_reg_3[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__2_i_6__1
       (.I0(out_30[28]),
        .I1(\rand_reg_n_0_[28] ),
        .I2(out_30[29]),
        .I3(\rand_reg_n_0_[29] ),
        .O(dithered_3_reg_3[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__2_i_7__1
       (.I0(out_30[26]),
        .I1(\rand_reg_n_0_[26] ),
        .I2(out_30[27]),
        .I3(\rand_reg_n_0_[27] ),
        .O(dithered_3_reg_3[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__2_i_8__1
       (.I0(out_30[24]),
        .I1(\rand_reg_n_0_[24] ),
        .I2(out_30[25]),
        .I3(\rand_reg_n_0_[25] ),
        .O(dithered_3_reg_3[0]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_1__1
       (.I0(out_30[6]),
        .I1(\rand_reg_n_0_[6] ),
        .I2(\rand_reg_n_0_[7] ),
        .I3(out_30[7]),
        .O(DI[3]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_2__1
       (.I0(out_30[4]),
        .I1(\rand_reg_n_0_[4] ),
        .I2(\rand_reg_n_0_[5] ),
        .I3(out_30[5]),
        .O(DI[2]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_3__1
       (.I0(out_30[2]),
        .I1(\rand_reg_n_0_[2] ),
        .I2(\rand_reg_n_0_[3] ),
        .I3(out_30[3]),
        .O(DI[1]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_4__1
       (.I0(out_30[0]),
        .I1(\rand_reg_n_0_[0] ),
        .I2(\rand_reg_n_0_[1] ),
        .I3(out_30[1]),
        .O(DI[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_5__1
       (.I0(out_30[6]),
        .I1(\rand_reg_n_0_[6] ),
        .I2(out_30[7]),
        .I3(\rand_reg_n_0_[7] ),
        .O(S[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_6__1
       (.I0(out_30[4]),
        .I1(\rand_reg_n_0_[4] ),
        .I2(out_30[5]),
        .I3(\rand_reg_n_0_[5] ),
        .O(S[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_7__1
       (.I0(out_30[2]),
        .I1(\rand_reg_n_0_[2] ),
        .I2(out_30[3]),
        .I3(\rand_reg_n_0_[3] ),
        .O(S[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_8__1
       (.I0(out_30[0]),
        .I1(\rand_reg_n_0_[0] ),
        .I2(out_30[1]),
        .I3(\rand_reg_n_0_[1] ),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[0]_i_1 
       (.I0(\shifter_reg_n_0_[32] ),
        .I1(\shifter_reg_n_0_[0] ),
        .O(\rand[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[10]_i_1 
       (.I0(\shifter_reg_n_0_[42] ),
        .I1(\shifter_reg_n_0_[10] ),
        .O(\rand[10]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[11]_i_1 
       (.I0(\shifter_reg_n_0_[43] ),
        .I1(\shifter_reg_n_0_[11] ),
        .O(\rand[11]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[12]_i_1 
       (.I0(\shifter_reg_n_0_[44] ),
        .I1(\shifter_reg_n_0_[12] ),
        .O(\rand[12]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[13]_i_1 
       (.I0(\shifter_reg_n_0_[45] ),
        .I1(\shifter_reg_n_0_[13] ),
        .O(\rand[13]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[14]_i_1 
       (.I0(\shifter_reg_n_0_[46] ),
        .I1(\shifter_reg_n_0_[14] ),
        .O(\rand[14]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[15]_i_1 
       (.I0(\shifter_reg_n_0_[47] ),
        .I1(\shifter_reg_n_0_[15] ),
        .O(\rand[15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[16]_i_1 
       (.I0(\shifter_reg_n_0_[48] ),
        .I1(\shifter_reg_n_0_[16] ),
        .O(\rand[16]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[17]_i_1 
       (.I0(\shifter_reg_n_0_[49] ),
        .I1(\shifter_reg_n_0_[17] ),
        .O(\rand[17]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[18]_i_1 
       (.I0(\shifter_reg_n_0_[50] ),
        .I1(\shifter_reg_n_0_[18] ),
        .O(\rand[18]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[19]_i_1 
       (.I0(\shifter_reg_n_0_[51] ),
        .I1(\shifter_reg_n_0_[19] ),
        .O(\rand[19]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[1]_i_1 
       (.I0(\shifter_reg_n_0_[33] ),
        .I1(\shifter_reg_n_0_[1] ),
        .O(\rand[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[20]_i_1 
       (.I0(\shifter_reg_n_0_[52] ),
        .I1(\shifter_reg_n_0_[20] ),
        .O(\rand[20]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[21]_i_1 
       (.I0(\shifter_reg_n_0_[53] ),
        .I1(\shifter_reg_n_0_[21] ),
        .O(\rand[21]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[22]_i_1 
       (.I0(\shifter_reg_n_0_[54] ),
        .I1(\shifter_reg_n_0_[22] ),
        .O(\rand[22]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[23]_i_1 
       (.I0(\shifter_reg_n_0_[55] ),
        .I1(\shifter_reg_n_0_[23] ),
        .O(\rand[23]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[24]_i_1 
       (.I0(\shifter_reg_n_0_[56] ),
        .I1(\shifter_reg_n_0_[24] ),
        .O(\rand[24]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[25]_i_1 
       (.I0(\shifter_reg_n_0_[57] ),
        .I1(\shifter_reg_n_0_[25] ),
        .O(\rand[25]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[26]_i_1 
       (.I0(\shifter_reg_n_0_[58] ),
        .I1(\shifter_reg_n_0_[26] ),
        .O(\rand[26]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[27]_i_1 
       (.I0(\shifter_reg_n_0_[59] ),
        .I1(\shifter_reg_n_0_[27] ),
        .O(\rand[27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rand[28]_i_1 
       (.I0(\shifter_reg_n_0_[60] ),
        .I1(\shifter_reg_n_0_[28] ),
        .O(\rand[28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rand[29]_i_1 
       (.I0(\shifter_reg_n_0_[61] ),
        .I1(\shifter_reg_n_0_[29] ),
        .O(\rand[29]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[2]_i_1 
       (.I0(\shifter_reg_n_0_[34] ),
        .I1(\shifter_reg_n_0_[2] ),
        .O(\rand[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[30]_i_1 
       (.I0(\shifter_reg_n_0_[62] ),
        .I1(\shifter_reg_n_0_[30] ),
        .O(\rand[30]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rand[31]_i_1 
       (.I0(\shifter_reg_n_0_[63] ),
        .I1(\shifter_reg_n_0_[31] ),
        .O(\rand[31]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[3]_i_1 
       (.I0(\shifter_reg_n_0_[35] ),
        .I1(\shifter_reg_n_0_[3] ),
        .O(\rand[3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[4]_i_1 
       (.I0(\shifter_reg_n_0_[36] ),
        .I1(\shifter_reg_n_0_[4] ),
        .O(\rand[4]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[5]_i_1 
       (.I0(\shifter_reg_n_0_[37] ),
        .I1(\shifter_reg_n_0_[5] ),
        .O(\rand[5]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[6]_i_1 
       (.I0(\shifter_reg_n_0_[38] ),
        .I1(\shifter_reg_n_0_[6] ),
        .O(\rand[6]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[7]_i_1 
       (.I0(\shifter_reg_n_0_[39] ),
        .I1(\shifter_reg_n_0_[7] ),
        .O(\rand[7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[8]_i_1 
       (.I0(\shifter_reg_n_0_[40] ),
        .I1(\shifter_reg_n_0_[8] ),
        .O(\rand[8]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[9]_i_1 
       (.I0(\shifter_reg_n_0_[41] ),
        .I1(\shifter_reg_n_0_[9] ),
        .O(\rand[9]_i_1_n_0 ));
  FDRE \rand_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[0]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \rand_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[10]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \rand_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[11]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \rand_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[12]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \rand_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[13]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \rand_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[14]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \rand_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[15]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \rand_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[16]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \rand_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[17]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \rand_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[18]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \rand_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[19]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \rand_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[1]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \rand_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[20]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \rand_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[21]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \rand_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[22]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \rand_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[23]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \rand_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[24]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \rand_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[25]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \rand_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[26]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \rand_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[27]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \rand_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[28]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \rand_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[29]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \rand_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[2]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \rand_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[30]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \rand_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[31]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \rand_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[3]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \rand_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[4]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \rand_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[5]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \rand_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[6]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \rand_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[7]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \rand_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[8]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \rand_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[9]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \shifter[59]_i_1 
       (.I0(\shifter_reg_n_0_[60] ),
        .I1(\shifter_reg_n_0_[0] ),
        .O(\shifter[59]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \shifter[60]_i_1 
       (.I0(\shifter_reg_n_0_[61] ),
        .I1(\shifter_reg_n_0_[0] ),
        .O(\shifter[60]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \shifter[62]_i_1 
       (.I0(\shifter_reg_n_0_[63] ),
        .I1(\shifter_reg_n_0_[0] ),
        .O(\shifter[62]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \shifter_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[1] ),
        .Q(\shifter_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[11] ),
        .Q(\shifter_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[12] ),
        .Q(\shifter_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[13] ),
        .Q(\shifter_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[14] ),
        .Q(\shifter_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[15] ),
        .Q(\shifter_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[16] ),
        .Q(\shifter_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[17] ),
        .Q(\shifter_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[18] ),
        .Q(\shifter_reg_n_0_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[19] ),
        .Q(\shifter_reg_n_0_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[20] ),
        .Q(\shifter_reg_n_0_[19] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[2] ),
        .Q(\shifter_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[21] ),
        .Q(\shifter_reg_n_0_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[22] ),
        .Q(\shifter_reg_n_0_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[23] ),
        .Q(\shifter_reg_n_0_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[24] ),
        .Q(\shifter_reg_n_0_[23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[25] ),
        .Q(\shifter_reg_n_0_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[26] ),
        .Q(\shifter_reg_n_0_[25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[27] ),
        .Q(\shifter_reg_n_0_[26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[28] ),
        .Q(\shifter_reg_n_0_[27] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[29] ),
        .Q(\shifter_reg_n_0_[28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[30] ),
        .Q(\shifter_reg_n_0_[29] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[3] ),
        .Q(\shifter_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[31] ),
        .Q(\shifter_reg_n_0_[30] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[32] ),
        .Q(\shifter_reg_n_0_[31] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[32] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[33] ),
        .Q(\shifter_reg_n_0_[32] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[33] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[34] ),
        .Q(\shifter_reg_n_0_[33] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[34] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[35] ),
        .Q(\shifter_reg_n_0_[34] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[35] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[36] ),
        .Q(\shifter_reg_n_0_[35] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[36] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[37] ),
        .Q(\shifter_reg_n_0_[36] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[37] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[38] ),
        .Q(\shifter_reg_n_0_[37] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[38] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[39] ),
        .Q(\shifter_reg_n_0_[38] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[39] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[40] ),
        .Q(\shifter_reg_n_0_[39] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[4] ),
        .Q(\shifter_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[40] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[41] ),
        .Q(\shifter_reg_n_0_[40] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[41] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[42] ),
        .Q(\shifter_reg_n_0_[41] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[42] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[43] ),
        .Q(\shifter_reg_n_0_[42] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[43] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[44] ),
        .Q(\shifter_reg_n_0_[43] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \shifter_reg[44] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[45] ),
        .Q(\shifter_reg_n_0_[44] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[45] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[46] ),
        .Q(\shifter_reg_n_0_[45] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \shifter_reg[46] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[47] ),
        .Q(\shifter_reg_n_0_[46] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[47] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[48] ),
        .Q(\shifter_reg_n_0_[47] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[48] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[49] ),
        .Q(\shifter_reg_n_0_[48] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[49] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[50] ),
        .Q(\shifter_reg_n_0_[49] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[5] ),
        .Q(\shifter_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[50] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[51] ),
        .Q(\shifter_reg_n_0_[50] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[51] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[52] ),
        .Q(\shifter_reg_n_0_[51] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[52] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[53] ),
        .Q(\shifter_reg_n_0_[52] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[53] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[54] ),
        .Q(\shifter_reg_n_0_[53] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[54] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[55] ),
        .Q(\shifter_reg_n_0_[54] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[55] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[56] ),
        .Q(\shifter_reg_n_0_[55] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[56] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[57] ),
        .Q(\shifter_reg_n_0_[56] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[57] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[58] ),
        .Q(\shifter_reg_n_0_[57] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[58] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[59] ),
        .Q(\shifter_reg_n_0_[58] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[59] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter[59]_i_1_n_0 ),
        .Q(\shifter_reg_n_0_[59] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[6] ),
        .Q(\shifter_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[60] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter[60]_i_1_n_0 ),
        .Q(\shifter_reg_n_0_[60] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[61] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[62] ),
        .Q(\shifter_reg_n_0_[61] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[62] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter[62]_i_1_n_0 ),
        .Q(\shifter_reg_n_0_[62] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[63] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[0] ),
        .Q(\shifter_reg_n_0_[63] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[7] ),
        .Q(\shifter_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[8] ),
        .Q(\shifter_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[9] ),
        .Q(\shifter_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[10] ),
        .Q(\shifter_reg_n_0_[9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "lfsr" *) 
module lfsr__parameterized7
   (S,
    DI,
    dithered_4_reg,
    dithered_4_reg_0,
    dithered_4_reg_1,
    dithered_4_reg_2,
    dithered_4_reg_3,
    dithered_4_reg_4,
    out_40,
    clk);
  output [3:0]S;
  output [3:0]DI;
  output [3:0]dithered_4_reg;
  output [3:0]dithered_4_reg_0;
  output [3:0]dithered_4_reg_1;
  output [3:0]dithered_4_reg_2;
  output [3:0]dithered_4_reg_3;
  output [3:0]dithered_4_reg_4;
  input [31:0]out_40;
  input clk;

  wire [3:0]DI;
  wire [3:0]S;
  wire clk;
  wire [3:0]dithered_4_reg;
  wire [3:0]dithered_4_reg_0;
  wire [3:0]dithered_4_reg_1;
  wire [3:0]dithered_4_reg_2;
  wire [3:0]dithered_4_reg_3;
  wire [3:0]dithered_4_reg_4;
  wire [31:0]out_40;
  wire \rand[0]_i_1_n_0 ;
  wire \rand[10]_i_1_n_0 ;
  wire \rand[11]_i_1_n_0 ;
  wire \rand[12]_i_1_n_0 ;
  wire \rand[13]_i_1_n_0 ;
  wire \rand[14]_i_1_n_0 ;
  wire \rand[15]_i_1_n_0 ;
  wire \rand[16]_i_1_n_0 ;
  wire \rand[17]_i_1_n_0 ;
  wire \rand[18]_i_1_n_0 ;
  wire \rand[19]_i_1_n_0 ;
  wire \rand[1]_i_1_n_0 ;
  wire \rand[20]_i_1_n_0 ;
  wire \rand[21]_i_1_n_0 ;
  wire \rand[22]_i_1_n_0 ;
  wire \rand[23]_i_1_n_0 ;
  wire \rand[24]_i_1_n_0 ;
  wire \rand[25]_i_1_n_0 ;
  wire \rand[26]_i_1_n_0 ;
  wire \rand[27]_i_1_n_0 ;
  wire \rand[28]_i_1_n_0 ;
  wire \rand[29]_i_1_n_0 ;
  wire \rand[2]_i_1_n_0 ;
  wire \rand[30]_i_1_n_0 ;
  wire \rand[31]_i_1_n_0 ;
  wire \rand[3]_i_1_n_0 ;
  wire \rand[4]_i_1_n_0 ;
  wire \rand[5]_i_1_n_0 ;
  wire \rand[6]_i_1_n_0 ;
  wire \rand[7]_i_1_n_0 ;
  wire \rand[8]_i_1_n_0 ;
  wire \rand[9]_i_1_n_0 ;
  wire \rand_reg_n_0_[0] ;
  wire \rand_reg_n_0_[10] ;
  wire \rand_reg_n_0_[11] ;
  wire \rand_reg_n_0_[12] ;
  wire \rand_reg_n_0_[13] ;
  wire \rand_reg_n_0_[14] ;
  wire \rand_reg_n_0_[15] ;
  wire \rand_reg_n_0_[16] ;
  wire \rand_reg_n_0_[17] ;
  wire \rand_reg_n_0_[18] ;
  wire \rand_reg_n_0_[19] ;
  wire \rand_reg_n_0_[1] ;
  wire \rand_reg_n_0_[20] ;
  wire \rand_reg_n_0_[21] ;
  wire \rand_reg_n_0_[22] ;
  wire \rand_reg_n_0_[23] ;
  wire \rand_reg_n_0_[24] ;
  wire \rand_reg_n_0_[25] ;
  wire \rand_reg_n_0_[26] ;
  wire \rand_reg_n_0_[27] ;
  wire \rand_reg_n_0_[28] ;
  wire \rand_reg_n_0_[29] ;
  wire \rand_reg_n_0_[2] ;
  wire \rand_reg_n_0_[30] ;
  wire \rand_reg_n_0_[31] ;
  wire \rand_reg_n_0_[3] ;
  wire \rand_reg_n_0_[4] ;
  wire \rand_reg_n_0_[5] ;
  wire \rand_reg_n_0_[6] ;
  wire \rand_reg_n_0_[7] ;
  wire \rand_reg_n_0_[8] ;
  wire \rand_reg_n_0_[9] ;
  wire \shifter[59]_i_1_n_0 ;
  wire \shifter[60]_i_1_n_0 ;
  wire \shifter[62]_i_1_n_0 ;
  wire \shifter_reg_n_0_[0] ;
  wire \shifter_reg_n_0_[10] ;
  wire \shifter_reg_n_0_[11] ;
  wire \shifter_reg_n_0_[12] ;
  wire \shifter_reg_n_0_[13] ;
  wire \shifter_reg_n_0_[14] ;
  wire \shifter_reg_n_0_[15] ;
  wire \shifter_reg_n_0_[16] ;
  wire \shifter_reg_n_0_[17] ;
  wire \shifter_reg_n_0_[18] ;
  wire \shifter_reg_n_0_[19] ;
  wire \shifter_reg_n_0_[1] ;
  wire \shifter_reg_n_0_[20] ;
  wire \shifter_reg_n_0_[21] ;
  wire \shifter_reg_n_0_[22] ;
  wire \shifter_reg_n_0_[23] ;
  wire \shifter_reg_n_0_[24] ;
  wire \shifter_reg_n_0_[25] ;
  wire \shifter_reg_n_0_[26] ;
  wire \shifter_reg_n_0_[27] ;
  wire \shifter_reg_n_0_[28] ;
  wire \shifter_reg_n_0_[29] ;
  wire \shifter_reg_n_0_[2] ;
  wire \shifter_reg_n_0_[30] ;
  wire \shifter_reg_n_0_[31] ;
  wire \shifter_reg_n_0_[32] ;
  wire \shifter_reg_n_0_[33] ;
  wire \shifter_reg_n_0_[34] ;
  wire \shifter_reg_n_0_[35] ;
  wire \shifter_reg_n_0_[36] ;
  wire \shifter_reg_n_0_[37] ;
  wire \shifter_reg_n_0_[38] ;
  wire \shifter_reg_n_0_[39] ;
  wire \shifter_reg_n_0_[3] ;
  wire \shifter_reg_n_0_[40] ;
  wire \shifter_reg_n_0_[41] ;
  wire \shifter_reg_n_0_[42] ;
  wire \shifter_reg_n_0_[43] ;
  wire \shifter_reg_n_0_[44] ;
  wire \shifter_reg_n_0_[45] ;
  wire \shifter_reg_n_0_[46] ;
  wire \shifter_reg_n_0_[47] ;
  wire \shifter_reg_n_0_[48] ;
  wire \shifter_reg_n_0_[49] ;
  wire \shifter_reg_n_0_[4] ;
  wire \shifter_reg_n_0_[50] ;
  wire \shifter_reg_n_0_[51] ;
  wire \shifter_reg_n_0_[52] ;
  wire \shifter_reg_n_0_[53] ;
  wire \shifter_reg_n_0_[54] ;
  wire \shifter_reg_n_0_[55] ;
  wire \shifter_reg_n_0_[56] ;
  wire \shifter_reg_n_0_[57] ;
  wire \shifter_reg_n_0_[58] ;
  wire \shifter_reg_n_0_[59] ;
  wire \shifter_reg_n_0_[5] ;
  wire \shifter_reg_n_0_[60] ;
  wire \shifter_reg_n_0_[61] ;
  wire \shifter_reg_n_0_[62] ;
  wire \shifter_reg_n_0_[63] ;
  wire \shifter_reg_n_0_[6] ;
  wire \shifter_reg_n_0_[7] ;
  wire \shifter_reg_n_0_[8] ;
  wire \shifter_reg_n_0_[9] ;

  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__0_i_1__2
       (.I0(out_40[14]),
        .I1(\rand_reg_n_0_[14] ),
        .I2(\rand_reg_n_0_[15] ),
        .I3(out_40[15]),
        .O(dithered_4_reg_0[3]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__0_i_2__2
       (.I0(out_40[12]),
        .I1(\rand_reg_n_0_[12] ),
        .I2(\rand_reg_n_0_[13] ),
        .I3(out_40[13]),
        .O(dithered_4_reg_0[2]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__0_i_3__2
       (.I0(out_40[10]),
        .I1(\rand_reg_n_0_[10] ),
        .I2(\rand_reg_n_0_[11] ),
        .I3(out_40[11]),
        .O(dithered_4_reg_0[1]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__0_i_4__2
       (.I0(out_40[8]),
        .I1(\rand_reg_n_0_[8] ),
        .I2(\rand_reg_n_0_[9] ),
        .I3(out_40[9]),
        .O(dithered_4_reg_0[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_5__2
       (.I0(out_40[14]),
        .I1(\rand_reg_n_0_[14] ),
        .I2(out_40[15]),
        .I3(\rand_reg_n_0_[15] ),
        .O(dithered_4_reg[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_6__2
       (.I0(out_40[12]),
        .I1(\rand_reg_n_0_[12] ),
        .I2(out_40[13]),
        .I3(\rand_reg_n_0_[13] ),
        .O(dithered_4_reg[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_7__2
       (.I0(out_40[10]),
        .I1(\rand_reg_n_0_[10] ),
        .I2(out_40[11]),
        .I3(\rand_reg_n_0_[11] ),
        .O(dithered_4_reg[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_8__2
       (.I0(out_40[8]),
        .I1(\rand_reg_n_0_[8] ),
        .I2(out_40[9]),
        .I3(\rand_reg_n_0_[9] ),
        .O(dithered_4_reg[0]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__1_i_1__2
       (.I0(out_40[22]),
        .I1(\rand_reg_n_0_[22] ),
        .I2(\rand_reg_n_0_[23] ),
        .I3(out_40[23]),
        .O(dithered_4_reg_2[3]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__1_i_2__2
       (.I0(out_40[20]),
        .I1(\rand_reg_n_0_[20] ),
        .I2(\rand_reg_n_0_[21] ),
        .I3(out_40[21]),
        .O(dithered_4_reg_2[2]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__1_i_3__2
       (.I0(out_40[18]),
        .I1(\rand_reg_n_0_[18] ),
        .I2(\rand_reg_n_0_[19] ),
        .I3(out_40[19]),
        .O(dithered_4_reg_2[1]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__1_i_4__2
       (.I0(out_40[16]),
        .I1(\rand_reg_n_0_[16] ),
        .I2(\rand_reg_n_0_[17] ),
        .I3(out_40[17]),
        .O(dithered_4_reg_2[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__1_i_5__2
       (.I0(out_40[22]),
        .I1(\rand_reg_n_0_[22] ),
        .I2(out_40[23]),
        .I3(\rand_reg_n_0_[23] ),
        .O(dithered_4_reg_1[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__1_i_6__2
       (.I0(out_40[20]),
        .I1(\rand_reg_n_0_[20] ),
        .I2(out_40[21]),
        .I3(\rand_reg_n_0_[21] ),
        .O(dithered_4_reg_1[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__1_i_7__2
       (.I0(out_40[18]),
        .I1(\rand_reg_n_0_[18] ),
        .I2(out_40[19]),
        .I3(\rand_reg_n_0_[19] ),
        .O(dithered_4_reg_1[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__1_i_8__2
       (.I0(out_40[16]),
        .I1(\rand_reg_n_0_[16] ),
        .I2(out_40[17]),
        .I3(\rand_reg_n_0_[17] ),
        .O(dithered_4_reg_1[0]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__2_i_1__2
       (.I0(out_40[30]),
        .I1(\rand_reg_n_0_[30] ),
        .I2(out_40[31]),
        .I3(\rand_reg_n_0_[31] ),
        .O(dithered_4_reg_4[3]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__2_i_2__2
       (.I0(out_40[28]),
        .I1(\rand_reg_n_0_[28] ),
        .I2(\rand_reg_n_0_[29] ),
        .I3(out_40[29]),
        .O(dithered_4_reg_4[2]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__2_i_3__2
       (.I0(out_40[26]),
        .I1(\rand_reg_n_0_[26] ),
        .I2(\rand_reg_n_0_[27] ),
        .I3(out_40[27]),
        .O(dithered_4_reg_4[1]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__2_i_4__2
       (.I0(out_40[24]),
        .I1(\rand_reg_n_0_[24] ),
        .I2(\rand_reg_n_0_[25] ),
        .I3(out_40[25]),
        .O(dithered_4_reg_4[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__2_i_5__2
       (.I0(out_40[30]),
        .I1(\rand_reg_n_0_[30] ),
        .I2(\rand_reg_n_0_[31] ),
        .I3(out_40[31]),
        .O(dithered_4_reg_3[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__2_i_6__2
       (.I0(out_40[28]),
        .I1(\rand_reg_n_0_[28] ),
        .I2(out_40[29]),
        .I3(\rand_reg_n_0_[29] ),
        .O(dithered_4_reg_3[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__2_i_7__2
       (.I0(out_40[26]),
        .I1(\rand_reg_n_0_[26] ),
        .I2(out_40[27]),
        .I3(\rand_reg_n_0_[27] ),
        .O(dithered_4_reg_3[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__2_i_8__2
       (.I0(out_40[24]),
        .I1(\rand_reg_n_0_[24] ),
        .I2(out_40[25]),
        .I3(\rand_reg_n_0_[25] ),
        .O(dithered_4_reg_3[0]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_1__2
       (.I0(out_40[6]),
        .I1(\rand_reg_n_0_[6] ),
        .I2(\rand_reg_n_0_[7] ),
        .I3(out_40[7]),
        .O(DI[3]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_2__2
       (.I0(out_40[4]),
        .I1(\rand_reg_n_0_[4] ),
        .I2(\rand_reg_n_0_[5] ),
        .I3(out_40[5]),
        .O(DI[2]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_3__2
       (.I0(out_40[2]),
        .I1(\rand_reg_n_0_[2] ),
        .I2(\rand_reg_n_0_[3] ),
        .I3(out_40[3]),
        .O(DI[1]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_4__2
       (.I0(out_40[0]),
        .I1(\rand_reg_n_0_[0] ),
        .I2(\rand_reg_n_0_[1] ),
        .I3(out_40[1]),
        .O(DI[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_5__2
       (.I0(out_40[6]),
        .I1(\rand_reg_n_0_[6] ),
        .I2(out_40[7]),
        .I3(\rand_reg_n_0_[7] ),
        .O(S[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_6__2
       (.I0(out_40[4]),
        .I1(\rand_reg_n_0_[4] ),
        .I2(out_40[5]),
        .I3(\rand_reg_n_0_[5] ),
        .O(S[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_7__2
       (.I0(out_40[2]),
        .I1(\rand_reg_n_0_[2] ),
        .I2(out_40[3]),
        .I3(\rand_reg_n_0_[3] ),
        .O(S[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_8__2
       (.I0(out_40[0]),
        .I1(\rand_reg_n_0_[0] ),
        .I2(out_40[1]),
        .I3(\rand_reg_n_0_[1] ),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[0]_i_1 
       (.I0(\shifter_reg_n_0_[32] ),
        .I1(\shifter_reg_n_0_[0] ),
        .O(\rand[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[10]_i_1 
       (.I0(\shifter_reg_n_0_[42] ),
        .I1(\shifter_reg_n_0_[10] ),
        .O(\rand[10]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[11]_i_1 
       (.I0(\shifter_reg_n_0_[43] ),
        .I1(\shifter_reg_n_0_[11] ),
        .O(\rand[11]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[12]_i_1 
       (.I0(\shifter_reg_n_0_[44] ),
        .I1(\shifter_reg_n_0_[12] ),
        .O(\rand[12]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[13]_i_1 
       (.I0(\shifter_reg_n_0_[45] ),
        .I1(\shifter_reg_n_0_[13] ),
        .O(\rand[13]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[14]_i_1 
       (.I0(\shifter_reg_n_0_[46] ),
        .I1(\shifter_reg_n_0_[14] ),
        .O(\rand[14]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[15]_i_1 
       (.I0(\shifter_reg_n_0_[47] ),
        .I1(\shifter_reg_n_0_[15] ),
        .O(\rand[15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[16]_i_1 
       (.I0(\shifter_reg_n_0_[48] ),
        .I1(\shifter_reg_n_0_[16] ),
        .O(\rand[16]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[17]_i_1 
       (.I0(\shifter_reg_n_0_[49] ),
        .I1(\shifter_reg_n_0_[17] ),
        .O(\rand[17]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[18]_i_1 
       (.I0(\shifter_reg_n_0_[50] ),
        .I1(\shifter_reg_n_0_[18] ),
        .O(\rand[18]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[19]_i_1 
       (.I0(\shifter_reg_n_0_[51] ),
        .I1(\shifter_reg_n_0_[19] ),
        .O(\rand[19]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[1]_i_1 
       (.I0(\shifter_reg_n_0_[33] ),
        .I1(\shifter_reg_n_0_[1] ),
        .O(\rand[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[20]_i_1 
       (.I0(\shifter_reg_n_0_[52] ),
        .I1(\shifter_reg_n_0_[20] ),
        .O(\rand[20]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[21]_i_1 
       (.I0(\shifter_reg_n_0_[53] ),
        .I1(\shifter_reg_n_0_[21] ),
        .O(\rand[21]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[22]_i_1 
       (.I0(\shifter_reg_n_0_[54] ),
        .I1(\shifter_reg_n_0_[22] ),
        .O(\rand[22]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[23]_i_1 
       (.I0(\shifter_reg_n_0_[55] ),
        .I1(\shifter_reg_n_0_[23] ),
        .O(\rand[23]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[24]_i_1 
       (.I0(\shifter_reg_n_0_[56] ),
        .I1(\shifter_reg_n_0_[24] ),
        .O(\rand[24]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[25]_i_1 
       (.I0(\shifter_reg_n_0_[57] ),
        .I1(\shifter_reg_n_0_[25] ),
        .O(\rand[25]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[26]_i_1 
       (.I0(\shifter_reg_n_0_[58] ),
        .I1(\shifter_reg_n_0_[26] ),
        .O(\rand[26]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[27]_i_1 
       (.I0(\shifter_reg_n_0_[59] ),
        .I1(\shifter_reg_n_0_[27] ),
        .O(\rand[27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rand[28]_i_1 
       (.I0(\shifter_reg_n_0_[60] ),
        .I1(\shifter_reg_n_0_[28] ),
        .O(\rand[28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rand[29]_i_1 
       (.I0(\shifter_reg_n_0_[61] ),
        .I1(\shifter_reg_n_0_[29] ),
        .O(\rand[29]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[2]_i_1 
       (.I0(\shifter_reg_n_0_[34] ),
        .I1(\shifter_reg_n_0_[2] ),
        .O(\rand[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[30]_i_1 
       (.I0(\shifter_reg_n_0_[62] ),
        .I1(\shifter_reg_n_0_[30] ),
        .O(\rand[30]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rand[31]_i_1 
       (.I0(\shifter_reg_n_0_[63] ),
        .I1(\shifter_reg_n_0_[31] ),
        .O(\rand[31]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[3]_i_1 
       (.I0(\shifter_reg_n_0_[35] ),
        .I1(\shifter_reg_n_0_[3] ),
        .O(\rand[3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[4]_i_1 
       (.I0(\shifter_reg_n_0_[36] ),
        .I1(\shifter_reg_n_0_[4] ),
        .O(\rand[4]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[5]_i_1 
       (.I0(\shifter_reg_n_0_[37] ),
        .I1(\shifter_reg_n_0_[5] ),
        .O(\rand[5]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[6]_i_1 
       (.I0(\shifter_reg_n_0_[38] ),
        .I1(\shifter_reg_n_0_[6] ),
        .O(\rand[6]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[7]_i_1 
       (.I0(\shifter_reg_n_0_[39] ),
        .I1(\shifter_reg_n_0_[7] ),
        .O(\rand[7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[8]_i_1 
       (.I0(\shifter_reg_n_0_[40] ),
        .I1(\shifter_reg_n_0_[8] ),
        .O(\rand[8]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[9]_i_1 
       (.I0(\shifter_reg_n_0_[41] ),
        .I1(\shifter_reg_n_0_[9] ),
        .O(\rand[9]_i_1_n_0 ));
  FDRE \rand_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[0]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \rand_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[10]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \rand_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[11]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \rand_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[12]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \rand_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[13]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \rand_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[14]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \rand_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[15]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \rand_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[16]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \rand_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[17]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \rand_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[18]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \rand_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[19]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \rand_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[1]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \rand_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[20]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \rand_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[21]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \rand_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[22]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \rand_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[23]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \rand_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[24]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \rand_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[25]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \rand_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[26]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \rand_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[27]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \rand_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[28]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \rand_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[29]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \rand_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[2]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \rand_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[30]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \rand_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[31]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \rand_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[3]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \rand_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[4]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \rand_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[5]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \rand_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[6]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \rand_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[7]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \rand_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[8]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \rand_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[9]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \shifter[59]_i_1 
       (.I0(\shifter_reg_n_0_[60] ),
        .I1(\shifter_reg_n_0_[0] ),
        .O(\shifter[59]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \shifter[60]_i_1 
       (.I0(\shifter_reg_n_0_[61] ),
        .I1(\shifter_reg_n_0_[0] ),
        .O(\shifter[60]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \shifter[62]_i_1 
       (.I0(\shifter_reg_n_0_[63] ),
        .I1(\shifter_reg_n_0_[0] ),
        .O(\shifter[62]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \shifter_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[1] ),
        .Q(\shifter_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[11] ),
        .Q(\shifter_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[12] ),
        .Q(\shifter_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[13] ),
        .Q(\shifter_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[14] ),
        .Q(\shifter_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[15] ),
        .Q(\shifter_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[16] ),
        .Q(\shifter_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[17] ),
        .Q(\shifter_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[18] ),
        .Q(\shifter_reg_n_0_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[19] ),
        .Q(\shifter_reg_n_0_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[20] ),
        .Q(\shifter_reg_n_0_[19] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[2] ),
        .Q(\shifter_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[21] ),
        .Q(\shifter_reg_n_0_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[22] ),
        .Q(\shifter_reg_n_0_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[23] ),
        .Q(\shifter_reg_n_0_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[24] ),
        .Q(\shifter_reg_n_0_[23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[25] ),
        .Q(\shifter_reg_n_0_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[26] ),
        .Q(\shifter_reg_n_0_[25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \shifter_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[27] ),
        .Q(\shifter_reg_n_0_[26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \shifter_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[28] ),
        .Q(\shifter_reg_n_0_[27] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[29] ),
        .Q(\shifter_reg_n_0_[28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[30] ),
        .Q(\shifter_reg_n_0_[29] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \shifter_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[3] ),
        .Q(\shifter_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[31] ),
        .Q(\shifter_reg_n_0_[30] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[32] ),
        .Q(\shifter_reg_n_0_[31] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[32] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[33] ),
        .Q(\shifter_reg_n_0_[32] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[33] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[34] ),
        .Q(\shifter_reg_n_0_[33] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[34] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[35] ),
        .Q(\shifter_reg_n_0_[34] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[35] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[36] ),
        .Q(\shifter_reg_n_0_[35] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[36] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[37] ),
        .Q(\shifter_reg_n_0_[36] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[37] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[38] ),
        .Q(\shifter_reg_n_0_[37] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[38] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[39] ),
        .Q(\shifter_reg_n_0_[38] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[39] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[40] ),
        .Q(\shifter_reg_n_0_[39] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[4] ),
        .Q(\shifter_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[40] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[41] ),
        .Q(\shifter_reg_n_0_[40] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[41] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[42] ),
        .Q(\shifter_reg_n_0_[41] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[42] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[43] ),
        .Q(\shifter_reg_n_0_[42] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[43] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[44] ),
        .Q(\shifter_reg_n_0_[43] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[44] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[45] ),
        .Q(\shifter_reg_n_0_[44] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[45] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[46] ),
        .Q(\shifter_reg_n_0_[45] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[46] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[47] ),
        .Q(\shifter_reg_n_0_[46] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[47] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[48] ),
        .Q(\shifter_reg_n_0_[47] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[48] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[49] ),
        .Q(\shifter_reg_n_0_[48] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[49] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[50] ),
        .Q(\shifter_reg_n_0_[49] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[5] ),
        .Q(\shifter_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[50] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[51] ),
        .Q(\shifter_reg_n_0_[50] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[51] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[52] ),
        .Q(\shifter_reg_n_0_[51] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[52] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[53] ),
        .Q(\shifter_reg_n_0_[52] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[53] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[54] ),
        .Q(\shifter_reg_n_0_[53] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[54] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[55] ),
        .Q(\shifter_reg_n_0_[54] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[55] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[56] ),
        .Q(\shifter_reg_n_0_[55] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[56] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[57] ),
        .Q(\shifter_reg_n_0_[56] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[57] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[58] ),
        .Q(\shifter_reg_n_0_[57] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[58] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[59] ),
        .Q(\shifter_reg_n_0_[58] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[59] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter[59]_i_1_n_0 ),
        .Q(\shifter_reg_n_0_[59] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[6] ),
        .Q(\shifter_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[60] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter[60]_i_1_n_0 ),
        .Q(\shifter_reg_n_0_[60] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[61] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[62] ),
        .Q(\shifter_reg_n_0_[61] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[62] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter[62]_i_1_n_0 ),
        .Q(\shifter_reg_n_0_[62] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[63] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[0] ),
        .Q(\shifter_reg_n_0_[63] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[7] ),
        .Q(\shifter_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[8] ),
        .Q(\shifter_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[9] ),
        .Q(\shifter_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[10] ),
        .Q(\shifter_reg_n_0_[9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "lfsr" *) 
module lfsr__parameterized9
   (S,
    DI,
    dithered_5_reg,
    dithered_5_reg_0,
    dithered_5_reg_1,
    dithered_5_reg_2,
    dithered_5_reg_3,
    dithered_5_reg_4,
    out_50,
    clk);
  output [3:0]S;
  output [3:0]DI;
  output [3:0]dithered_5_reg;
  output [3:0]dithered_5_reg_0;
  output [3:0]dithered_5_reg_1;
  output [3:0]dithered_5_reg_2;
  output [3:0]dithered_5_reg_3;
  output [3:0]dithered_5_reg_4;
  input [31:0]out_50;
  input clk;

  wire [3:0]DI;
  wire [3:0]S;
  wire clk;
  wire [3:0]dithered_5_reg;
  wire [3:0]dithered_5_reg_0;
  wire [3:0]dithered_5_reg_1;
  wire [3:0]dithered_5_reg_2;
  wire [3:0]dithered_5_reg_3;
  wire [3:0]dithered_5_reg_4;
  wire [31:0]out_50;
  wire \rand[0]_i_1_n_0 ;
  wire \rand[10]_i_1_n_0 ;
  wire \rand[11]_i_1_n_0 ;
  wire \rand[12]_i_1_n_0 ;
  wire \rand[13]_i_1_n_0 ;
  wire \rand[14]_i_1_n_0 ;
  wire \rand[15]_i_1_n_0 ;
  wire \rand[16]_i_1_n_0 ;
  wire \rand[17]_i_1_n_0 ;
  wire \rand[18]_i_1_n_0 ;
  wire \rand[19]_i_1_n_0 ;
  wire \rand[1]_i_1_n_0 ;
  wire \rand[20]_i_1_n_0 ;
  wire \rand[21]_i_1_n_0 ;
  wire \rand[22]_i_1_n_0 ;
  wire \rand[23]_i_1_n_0 ;
  wire \rand[24]_i_1_n_0 ;
  wire \rand[25]_i_1_n_0 ;
  wire \rand[26]_i_1_n_0 ;
  wire \rand[27]_i_1_n_0 ;
  wire \rand[28]_i_1_n_0 ;
  wire \rand[29]_i_1_n_0 ;
  wire \rand[2]_i_1_n_0 ;
  wire \rand[30]_i_1_n_0 ;
  wire \rand[31]_i_1_n_0 ;
  wire \rand[3]_i_1_n_0 ;
  wire \rand[4]_i_1_n_0 ;
  wire \rand[5]_i_1_n_0 ;
  wire \rand[6]_i_1_n_0 ;
  wire \rand[7]_i_1_n_0 ;
  wire \rand[8]_i_1_n_0 ;
  wire \rand[9]_i_1_n_0 ;
  wire \rand_reg_n_0_[0] ;
  wire \rand_reg_n_0_[10] ;
  wire \rand_reg_n_0_[11] ;
  wire \rand_reg_n_0_[12] ;
  wire \rand_reg_n_0_[13] ;
  wire \rand_reg_n_0_[14] ;
  wire \rand_reg_n_0_[15] ;
  wire \rand_reg_n_0_[16] ;
  wire \rand_reg_n_0_[17] ;
  wire \rand_reg_n_0_[18] ;
  wire \rand_reg_n_0_[19] ;
  wire \rand_reg_n_0_[1] ;
  wire \rand_reg_n_0_[20] ;
  wire \rand_reg_n_0_[21] ;
  wire \rand_reg_n_0_[22] ;
  wire \rand_reg_n_0_[23] ;
  wire \rand_reg_n_0_[24] ;
  wire \rand_reg_n_0_[25] ;
  wire \rand_reg_n_0_[26] ;
  wire \rand_reg_n_0_[27] ;
  wire \rand_reg_n_0_[28] ;
  wire \rand_reg_n_0_[29] ;
  wire \rand_reg_n_0_[2] ;
  wire \rand_reg_n_0_[30] ;
  wire \rand_reg_n_0_[31] ;
  wire \rand_reg_n_0_[3] ;
  wire \rand_reg_n_0_[4] ;
  wire \rand_reg_n_0_[5] ;
  wire \rand_reg_n_0_[6] ;
  wire \rand_reg_n_0_[7] ;
  wire \rand_reg_n_0_[8] ;
  wire \rand_reg_n_0_[9] ;
  wire \shifter[59]_i_1_n_0 ;
  wire \shifter[60]_i_1_n_0 ;
  wire \shifter[62]_i_1_n_0 ;
  wire \shifter_reg_n_0_[0] ;
  wire \shifter_reg_n_0_[10] ;
  wire \shifter_reg_n_0_[11] ;
  wire \shifter_reg_n_0_[12] ;
  wire \shifter_reg_n_0_[13] ;
  wire \shifter_reg_n_0_[14] ;
  wire \shifter_reg_n_0_[15] ;
  wire \shifter_reg_n_0_[16] ;
  wire \shifter_reg_n_0_[17] ;
  wire \shifter_reg_n_0_[18] ;
  wire \shifter_reg_n_0_[19] ;
  wire \shifter_reg_n_0_[1] ;
  wire \shifter_reg_n_0_[20] ;
  wire \shifter_reg_n_0_[21] ;
  wire \shifter_reg_n_0_[22] ;
  wire \shifter_reg_n_0_[23] ;
  wire \shifter_reg_n_0_[24] ;
  wire \shifter_reg_n_0_[25] ;
  wire \shifter_reg_n_0_[26] ;
  wire \shifter_reg_n_0_[27] ;
  wire \shifter_reg_n_0_[28] ;
  wire \shifter_reg_n_0_[29] ;
  wire \shifter_reg_n_0_[2] ;
  wire \shifter_reg_n_0_[30] ;
  wire \shifter_reg_n_0_[31] ;
  wire \shifter_reg_n_0_[32] ;
  wire \shifter_reg_n_0_[33] ;
  wire \shifter_reg_n_0_[34] ;
  wire \shifter_reg_n_0_[35] ;
  wire \shifter_reg_n_0_[36] ;
  wire \shifter_reg_n_0_[37] ;
  wire \shifter_reg_n_0_[38] ;
  wire \shifter_reg_n_0_[39] ;
  wire \shifter_reg_n_0_[3] ;
  wire \shifter_reg_n_0_[40] ;
  wire \shifter_reg_n_0_[41] ;
  wire \shifter_reg_n_0_[42] ;
  wire \shifter_reg_n_0_[43] ;
  wire \shifter_reg_n_0_[44] ;
  wire \shifter_reg_n_0_[45] ;
  wire \shifter_reg_n_0_[46] ;
  wire \shifter_reg_n_0_[47] ;
  wire \shifter_reg_n_0_[48] ;
  wire \shifter_reg_n_0_[49] ;
  wire \shifter_reg_n_0_[4] ;
  wire \shifter_reg_n_0_[50] ;
  wire \shifter_reg_n_0_[51] ;
  wire \shifter_reg_n_0_[52] ;
  wire \shifter_reg_n_0_[53] ;
  wire \shifter_reg_n_0_[54] ;
  wire \shifter_reg_n_0_[55] ;
  wire \shifter_reg_n_0_[56] ;
  wire \shifter_reg_n_0_[57] ;
  wire \shifter_reg_n_0_[58] ;
  wire \shifter_reg_n_0_[59] ;
  wire \shifter_reg_n_0_[5] ;
  wire \shifter_reg_n_0_[60] ;
  wire \shifter_reg_n_0_[61] ;
  wire \shifter_reg_n_0_[62] ;
  wire \shifter_reg_n_0_[63] ;
  wire \shifter_reg_n_0_[6] ;
  wire \shifter_reg_n_0_[7] ;
  wire \shifter_reg_n_0_[8] ;
  wire \shifter_reg_n_0_[9] ;

  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__0_i_1__3
       (.I0(out_50[14]),
        .I1(\rand_reg_n_0_[14] ),
        .I2(\rand_reg_n_0_[15] ),
        .I3(out_50[15]),
        .O(dithered_5_reg_0[3]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__0_i_2__3
       (.I0(out_50[12]),
        .I1(\rand_reg_n_0_[12] ),
        .I2(\rand_reg_n_0_[13] ),
        .I3(out_50[13]),
        .O(dithered_5_reg_0[2]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__0_i_3__3
       (.I0(out_50[10]),
        .I1(\rand_reg_n_0_[10] ),
        .I2(\rand_reg_n_0_[11] ),
        .I3(out_50[11]),
        .O(dithered_5_reg_0[1]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__0_i_4__3
       (.I0(out_50[8]),
        .I1(\rand_reg_n_0_[8] ),
        .I2(\rand_reg_n_0_[9] ),
        .I3(out_50[9]),
        .O(dithered_5_reg_0[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_5__3
       (.I0(out_50[14]),
        .I1(\rand_reg_n_0_[14] ),
        .I2(out_50[15]),
        .I3(\rand_reg_n_0_[15] ),
        .O(dithered_5_reg[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_6__3
       (.I0(out_50[12]),
        .I1(\rand_reg_n_0_[12] ),
        .I2(out_50[13]),
        .I3(\rand_reg_n_0_[13] ),
        .O(dithered_5_reg[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_7__3
       (.I0(out_50[10]),
        .I1(\rand_reg_n_0_[10] ),
        .I2(out_50[11]),
        .I3(\rand_reg_n_0_[11] ),
        .O(dithered_5_reg[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_8__3
       (.I0(out_50[8]),
        .I1(\rand_reg_n_0_[8] ),
        .I2(out_50[9]),
        .I3(\rand_reg_n_0_[9] ),
        .O(dithered_5_reg[0]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__1_i_1__3
       (.I0(out_50[22]),
        .I1(\rand_reg_n_0_[22] ),
        .I2(\rand_reg_n_0_[23] ),
        .I3(out_50[23]),
        .O(dithered_5_reg_2[3]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__1_i_2__3
       (.I0(out_50[20]),
        .I1(\rand_reg_n_0_[20] ),
        .I2(\rand_reg_n_0_[21] ),
        .I3(out_50[21]),
        .O(dithered_5_reg_2[2]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__1_i_3__3
       (.I0(out_50[18]),
        .I1(\rand_reg_n_0_[18] ),
        .I2(\rand_reg_n_0_[19] ),
        .I3(out_50[19]),
        .O(dithered_5_reg_2[1]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__1_i_4__3
       (.I0(out_50[16]),
        .I1(\rand_reg_n_0_[16] ),
        .I2(\rand_reg_n_0_[17] ),
        .I3(out_50[17]),
        .O(dithered_5_reg_2[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__1_i_5__3
       (.I0(out_50[22]),
        .I1(\rand_reg_n_0_[22] ),
        .I2(out_50[23]),
        .I3(\rand_reg_n_0_[23] ),
        .O(dithered_5_reg_1[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__1_i_6__3
       (.I0(out_50[20]),
        .I1(\rand_reg_n_0_[20] ),
        .I2(out_50[21]),
        .I3(\rand_reg_n_0_[21] ),
        .O(dithered_5_reg_1[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__1_i_7__3
       (.I0(out_50[18]),
        .I1(\rand_reg_n_0_[18] ),
        .I2(out_50[19]),
        .I3(\rand_reg_n_0_[19] ),
        .O(dithered_5_reg_1[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__1_i_8__3
       (.I0(out_50[16]),
        .I1(\rand_reg_n_0_[16] ),
        .I2(out_50[17]),
        .I3(\rand_reg_n_0_[17] ),
        .O(dithered_5_reg_1[0]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__2_i_1__3
       (.I0(out_50[30]),
        .I1(\rand_reg_n_0_[30] ),
        .I2(out_50[31]),
        .I3(\rand_reg_n_0_[31] ),
        .O(dithered_5_reg_4[3]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__2_i_2__3
       (.I0(out_50[28]),
        .I1(\rand_reg_n_0_[28] ),
        .I2(\rand_reg_n_0_[29] ),
        .I3(out_50[29]),
        .O(dithered_5_reg_4[2]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__2_i_3__3
       (.I0(out_50[26]),
        .I1(\rand_reg_n_0_[26] ),
        .I2(\rand_reg_n_0_[27] ),
        .I3(out_50[27]),
        .O(dithered_5_reg_4[1]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__2_i_4__3
       (.I0(out_50[24]),
        .I1(\rand_reg_n_0_[24] ),
        .I2(\rand_reg_n_0_[25] ),
        .I3(out_50[25]),
        .O(dithered_5_reg_4[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__2_i_5__3
       (.I0(out_50[30]),
        .I1(\rand_reg_n_0_[30] ),
        .I2(\rand_reg_n_0_[31] ),
        .I3(out_50[31]),
        .O(dithered_5_reg_3[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__2_i_6__3
       (.I0(out_50[28]),
        .I1(\rand_reg_n_0_[28] ),
        .I2(out_50[29]),
        .I3(\rand_reg_n_0_[29] ),
        .O(dithered_5_reg_3[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__2_i_7__3
       (.I0(out_50[26]),
        .I1(\rand_reg_n_0_[26] ),
        .I2(out_50[27]),
        .I3(\rand_reg_n_0_[27] ),
        .O(dithered_5_reg_3[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__2_i_8__3
       (.I0(out_50[24]),
        .I1(\rand_reg_n_0_[24] ),
        .I2(out_50[25]),
        .I3(\rand_reg_n_0_[25] ),
        .O(dithered_5_reg_3[0]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_1__3
       (.I0(out_50[6]),
        .I1(\rand_reg_n_0_[6] ),
        .I2(\rand_reg_n_0_[7] ),
        .I3(out_50[7]),
        .O(DI[3]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_2__3
       (.I0(out_50[4]),
        .I1(\rand_reg_n_0_[4] ),
        .I2(\rand_reg_n_0_[5] ),
        .I3(out_50[5]),
        .O(DI[2]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_3__3
       (.I0(out_50[2]),
        .I1(\rand_reg_n_0_[2] ),
        .I2(\rand_reg_n_0_[3] ),
        .I3(out_50[3]),
        .O(DI[1]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_4__3
       (.I0(out_50[0]),
        .I1(\rand_reg_n_0_[0] ),
        .I2(\rand_reg_n_0_[1] ),
        .I3(out_50[1]),
        .O(DI[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_5__3
       (.I0(out_50[6]),
        .I1(\rand_reg_n_0_[6] ),
        .I2(out_50[7]),
        .I3(\rand_reg_n_0_[7] ),
        .O(S[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_6__3
       (.I0(out_50[4]),
        .I1(\rand_reg_n_0_[4] ),
        .I2(out_50[5]),
        .I3(\rand_reg_n_0_[5] ),
        .O(S[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_7__3
       (.I0(out_50[2]),
        .I1(\rand_reg_n_0_[2] ),
        .I2(out_50[3]),
        .I3(\rand_reg_n_0_[3] ),
        .O(S[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_8__3
       (.I0(out_50[0]),
        .I1(\rand_reg_n_0_[0] ),
        .I2(out_50[1]),
        .I3(\rand_reg_n_0_[1] ),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[0]_i_1 
       (.I0(\shifter_reg_n_0_[32] ),
        .I1(\shifter_reg_n_0_[0] ),
        .O(\rand[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[10]_i_1 
       (.I0(\shifter_reg_n_0_[42] ),
        .I1(\shifter_reg_n_0_[10] ),
        .O(\rand[10]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[11]_i_1 
       (.I0(\shifter_reg_n_0_[43] ),
        .I1(\shifter_reg_n_0_[11] ),
        .O(\rand[11]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[12]_i_1 
       (.I0(\shifter_reg_n_0_[44] ),
        .I1(\shifter_reg_n_0_[12] ),
        .O(\rand[12]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[13]_i_1 
       (.I0(\shifter_reg_n_0_[45] ),
        .I1(\shifter_reg_n_0_[13] ),
        .O(\rand[13]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[14]_i_1 
       (.I0(\shifter_reg_n_0_[46] ),
        .I1(\shifter_reg_n_0_[14] ),
        .O(\rand[14]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[15]_i_1 
       (.I0(\shifter_reg_n_0_[47] ),
        .I1(\shifter_reg_n_0_[15] ),
        .O(\rand[15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[16]_i_1 
       (.I0(\shifter_reg_n_0_[48] ),
        .I1(\shifter_reg_n_0_[16] ),
        .O(\rand[16]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[17]_i_1 
       (.I0(\shifter_reg_n_0_[49] ),
        .I1(\shifter_reg_n_0_[17] ),
        .O(\rand[17]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[18]_i_1 
       (.I0(\shifter_reg_n_0_[50] ),
        .I1(\shifter_reg_n_0_[18] ),
        .O(\rand[18]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[19]_i_1 
       (.I0(\shifter_reg_n_0_[51] ),
        .I1(\shifter_reg_n_0_[19] ),
        .O(\rand[19]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[1]_i_1 
       (.I0(\shifter_reg_n_0_[33] ),
        .I1(\shifter_reg_n_0_[1] ),
        .O(\rand[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[20]_i_1 
       (.I0(\shifter_reg_n_0_[52] ),
        .I1(\shifter_reg_n_0_[20] ),
        .O(\rand[20]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[21]_i_1 
       (.I0(\shifter_reg_n_0_[53] ),
        .I1(\shifter_reg_n_0_[21] ),
        .O(\rand[21]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[22]_i_1 
       (.I0(\shifter_reg_n_0_[54] ),
        .I1(\shifter_reg_n_0_[22] ),
        .O(\rand[22]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[23]_i_1 
       (.I0(\shifter_reg_n_0_[55] ),
        .I1(\shifter_reg_n_0_[23] ),
        .O(\rand[23]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[24]_i_1 
       (.I0(\shifter_reg_n_0_[56] ),
        .I1(\shifter_reg_n_0_[24] ),
        .O(\rand[24]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[25]_i_1 
       (.I0(\shifter_reg_n_0_[57] ),
        .I1(\shifter_reg_n_0_[25] ),
        .O(\rand[25]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[26]_i_1 
       (.I0(\shifter_reg_n_0_[58] ),
        .I1(\shifter_reg_n_0_[26] ),
        .O(\rand[26]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[27]_i_1 
       (.I0(\shifter_reg_n_0_[59] ),
        .I1(\shifter_reg_n_0_[27] ),
        .O(\rand[27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rand[28]_i_1 
       (.I0(\shifter_reg_n_0_[60] ),
        .I1(\shifter_reg_n_0_[28] ),
        .O(\rand[28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rand[29]_i_1 
       (.I0(\shifter_reg_n_0_[61] ),
        .I1(\shifter_reg_n_0_[29] ),
        .O(\rand[29]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[2]_i_1 
       (.I0(\shifter_reg_n_0_[34] ),
        .I1(\shifter_reg_n_0_[2] ),
        .O(\rand[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[30]_i_1 
       (.I0(\shifter_reg_n_0_[62] ),
        .I1(\shifter_reg_n_0_[30] ),
        .O(\rand[30]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rand[31]_i_1 
       (.I0(\shifter_reg_n_0_[63] ),
        .I1(\shifter_reg_n_0_[31] ),
        .O(\rand[31]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[3]_i_1 
       (.I0(\shifter_reg_n_0_[35] ),
        .I1(\shifter_reg_n_0_[3] ),
        .O(\rand[3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[4]_i_1 
       (.I0(\shifter_reg_n_0_[36] ),
        .I1(\shifter_reg_n_0_[4] ),
        .O(\rand[4]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[5]_i_1 
       (.I0(\shifter_reg_n_0_[37] ),
        .I1(\shifter_reg_n_0_[5] ),
        .O(\rand[5]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[6]_i_1 
       (.I0(\shifter_reg_n_0_[38] ),
        .I1(\shifter_reg_n_0_[6] ),
        .O(\rand[6]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[7]_i_1 
       (.I0(\shifter_reg_n_0_[39] ),
        .I1(\shifter_reg_n_0_[7] ),
        .O(\rand[7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[8]_i_1 
       (.I0(\shifter_reg_n_0_[40] ),
        .I1(\shifter_reg_n_0_[8] ),
        .O(\rand[8]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rand[9]_i_1 
       (.I0(\shifter_reg_n_0_[41] ),
        .I1(\shifter_reg_n_0_[9] ),
        .O(\rand[9]_i_1_n_0 ));
  FDRE \rand_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[0]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \rand_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[10]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \rand_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[11]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \rand_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[12]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \rand_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[13]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \rand_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[14]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \rand_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[15]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \rand_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[16]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \rand_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[17]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \rand_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[18]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \rand_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[19]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \rand_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[1]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \rand_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[20]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \rand_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[21]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \rand_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[22]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \rand_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[23]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \rand_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[24]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \rand_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[25]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \rand_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[26]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \rand_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[27]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \rand_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[28]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \rand_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[29]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \rand_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[2]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \rand_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[30]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \rand_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[31]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \rand_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[3]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \rand_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[4]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \rand_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[5]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \rand_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[6]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \rand_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[7]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \rand_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[8]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \rand_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\rand[9]_i_1_n_0 ),
        .Q(\rand_reg_n_0_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \shifter[59]_i_1 
       (.I0(\shifter_reg_n_0_[60] ),
        .I1(\shifter_reg_n_0_[0] ),
        .O(\shifter[59]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \shifter[60]_i_1 
       (.I0(\shifter_reg_n_0_[61] ),
        .I1(\shifter_reg_n_0_[0] ),
        .O(\shifter[60]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \shifter[62]_i_1 
       (.I0(\shifter_reg_n_0_[63] ),
        .I1(\shifter_reg_n_0_[0] ),
        .O(\shifter[62]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \shifter_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[1] ),
        .Q(\shifter_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[11] ),
        .Q(\shifter_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[12] ),
        .Q(\shifter_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[13] ),
        .Q(\shifter_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[14] ),
        .Q(\shifter_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[15] ),
        .Q(\shifter_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[16] ),
        .Q(\shifter_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[17] ),
        .Q(\shifter_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[18] ),
        .Q(\shifter_reg_n_0_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[19] ),
        .Q(\shifter_reg_n_0_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[20] ),
        .Q(\shifter_reg_n_0_[19] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[2] ),
        .Q(\shifter_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[21] ),
        .Q(\shifter_reg_n_0_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[22] ),
        .Q(\shifter_reg_n_0_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[23] ),
        .Q(\shifter_reg_n_0_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[24] ),
        .Q(\shifter_reg_n_0_[23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[25] ),
        .Q(\shifter_reg_n_0_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[26] ),
        .Q(\shifter_reg_n_0_[25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[27] ),
        .Q(\shifter_reg_n_0_[26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[28] ),
        .Q(\shifter_reg_n_0_[27] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \shifter_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[29] ),
        .Q(\shifter_reg_n_0_[28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[30] ),
        .Q(\shifter_reg_n_0_[29] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[3] ),
        .Q(\shifter_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \shifter_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[31] ),
        .Q(\shifter_reg_n_0_[30] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \shifter_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[32] ),
        .Q(\shifter_reg_n_0_[31] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[32] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[33] ),
        .Q(\shifter_reg_n_0_[32] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[33] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[34] ),
        .Q(\shifter_reg_n_0_[33] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[34] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[35] ),
        .Q(\shifter_reg_n_0_[34] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[35] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[36] ),
        .Q(\shifter_reg_n_0_[35] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[36] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[37] ),
        .Q(\shifter_reg_n_0_[36] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[37] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[38] ),
        .Q(\shifter_reg_n_0_[37] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[38] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[39] ),
        .Q(\shifter_reg_n_0_[38] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[39] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[40] ),
        .Q(\shifter_reg_n_0_[39] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[4] ),
        .Q(\shifter_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[40] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[41] ),
        .Q(\shifter_reg_n_0_[40] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \shifter_reg[41] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[42] ),
        .Q(\shifter_reg_n_0_[41] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[42] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[43] ),
        .Q(\shifter_reg_n_0_[42] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \shifter_reg[43] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[44] ),
        .Q(\shifter_reg_n_0_[43] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[44] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[45] ),
        .Q(\shifter_reg_n_0_[44] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[45] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[46] ),
        .Q(\shifter_reg_n_0_[45] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[46] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[47] ),
        .Q(\shifter_reg_n_0_[46] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[47] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[48] ),
        .Q(\shifter_reg_n_0_[47] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[48] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[49] ),
        .Q(\shifter_reg_n_0_[48] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[49] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[50] ),
        .Q(\shifter_reg_n_0_[49] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[5] ),
        .Q(\shifter_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[50] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[51] ),
        .Q(\shifter_reg_n_0_[50] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[51] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[52] ),
        .Q(\shifter_reg_n_0_[51] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[52] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[53] ),
        .Q(\shifter_reg_n_0_[52] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[53] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[54] ),
        .Q(\shifter_reg_n_0_[53] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[54] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[55] ),
        .Q(\shifter_reg_n_0_[54] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[55] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[56] ),
        .Q(\shifter_reg_n_0_[55] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[56] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[57] ),
        .Q(\shifter_reg_n_0_[56] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[57] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[58] ),
        .Q(\shifter_reg_n_0_[57] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[58] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[59] ),
        .Q(\shifter_reg_n_0_[58] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[59] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter[59]_i_1_n_0 ),
        .Q(\shifter_reg_n_0_[59] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[6] ),
        .Q(\shifter_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[60] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter[60]_i_1_n_0 ),
        .Q(\shifter_reg_n_0_[60] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[61] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[62] ),
        .Q(\shifter_reg_n_0_[61] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[62] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter[62]_i_1_n_0 ),
        .Q(\shifter_reg_n_0_[62] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[63] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[0] ),
        .Q(\shifter_reg_n_0_[63] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[7] ),
        .Q(\shifter_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[8] ),
        .Q(\shifter_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[9] ),
        .Q(\shifter_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifter_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\shifter_reg_n_0_[10] ),
        .Q(\shifter_reg_n_0_[9] ),
        .R(1'b0));
endmodule

module main_0
   (E,
    \s_output_am_out_stb_reg[0]_0 ,
    tx_rx_reg,
    output_rs232_tx_stb,
    output_gps_tx_stb,
    \leds_reg[0] ,
    \delta_reg[7] ,
    output_am_out,
    S,
    \delta_reg[7]_0 ,
    \delta_reg[3] ,
    dithering_reg,
    tx_pa_reg,
    input_gps_rx_ack,
    input_rs232_rx_ack,
    output_freq_out,
    \s_output_am_out_reg[0]_0 ,
    output_rs232_tx,
    \s_output_rs232_tx_reg[0]_0 ,
    output_gps_tx,
    output_leds,
    \s_output_leds_reg[0]_0 ,
    clk,
    internal_rst_reg,
    input_ack_reg,
    S_IN1_ACK_reg,
    \s_output_leds_stb_reg[0]_0 ,
    output_gps_tx_ack,
    Q,
    \last_input_reg[7] ,
    dithering,
    input_gps_rx_stb,
    input_rs232_rx_stb,
    \pps_count_reg[31] ,
    output_rs232_tx_ack,
    output_tx_am_ack,
    \output ,
    memory_reg_3_0,
    pwropt);
  output [0:0]E;
  output \s_output_am_out_stb_reg[0]_0 ;
  output tx_rx_reg;
  output output_rs232_tx_stb;
  output output_gps_tx_stb;
  output [0:0]\leds_reg[0] ;
  output [3:0]\delta_reg[7] ;
  output [15:0]output_am_out;
  output [3:0]S;
  output [3:0]\delta_reg[7]_0 ;
  output [3:0]\delta_reg[3] ;
  output dithering_reg;
  output [1:0]tx_pa_reg;
  output input_gps_rx_ack;
  output input_rs232_rx_ack;
  output [31:0]output_freq_out;
  output [0:0]\s_output_am_out_reg[0]_0 ;
  output [7:0]output_rs232_tx;
  output [0:0]\s_output_rs232_tx_reg[0]_0 ;
  output [7:0]output_gps_tx;
  output [7:0]output_leds;
  output [0:0]\s_output_leds_reg[0]_0 ;
  input clk;
  input internal_rst_reg;
  input input_ack_reg;
  input S_IN1_ACK_reg;
  input \s_output_leds_stb_reg[0]_0 ;
  input output_gps_tx_ack;
  input [7:0]Q;
  input [7:0]\last_input_reg[7] ;
  input dithering;
  input input_gps_rx_stb;
  input input_rs232_rx_stb;
  input [31:0]\pps_count_reg[31] ;
  input output_rs232_tx_ack;
  input output_tx_am_ack;
  input [7:0]\output ;
  input [7:0]memory_reg_3_0;
  input pwropt;

  wire [13:0]A;
  wire [31:16]C;
  wire [0:0]E;
  wire [7:0]Q;
  wire [3:0]S;
  wire S_IN1_ACK_reg;
  wire [31:0]a_lo;
  wire \a_lo[31]_i_1_n_0 ;
  wire \a_lo[31]_i_2_n_0 ;
  wire [3:0]address_a;
  wire [3:0]address_a_2;
  wire [3:0]address_b_2;
  wire [3:0]address_z;
  wire [3:0]address_z_2;
  wire [3:0]address_z_3;
  wire \address_z_3[3]_i_1_n_0 ;
  wire clk;
  wire [0:0]control;
  wire [31:0]data10;
  wire data14;
  wire data16;
  wire [16:1]data2;
  wire data3;
  wire [31:0]data5;
  wire data6;
  wire [3:0]\delta_reg[3] ;
  wire [3:0]\delta_reg[7] ;
  wire [3:0]\delta_reg[7]_0 ;
  wire dithering;
  wire dithering_reg;
  wire [31:1]dividend0;
  wire \dividend[0]_i_1_n_0 ;
  wire \dividend[10]_i_1_n_0 ;
  wire \dividend[11]_i_1_n_0 ;
  wire \dividend[12]_i_1_n_0 ;
  wire \dividend[13]_i_1_n_0 ;
  wire \dividend[14]_i_1_n_0 ;
  wire \dividend[15]_i_1_n_0 ;
  wire \dividend[16]_i_1_n_0 ;
  wire \dividend[17]_i_1_n_0 ;
  wire \dividend[18]_i_1_n_0 ;
  wire \dividend[19]_i_1_n_0 ;
  wire \dividend[1]_i_1_n_0 ;
  wire \dividend[20]_i_1_n_0 ;
  wire \dividend[21]_i_1_n_0 ;
  wire \dividend[22]_i_1_n_0 ;
  wire \dividend[23]_i_1_n_0 ;
  wire \dividend[24]_i_1_n_0 ;
  wire \dividend[25]_i_1_n_0 ;
  wire \dividend[26]_i_1_n_0 ;
  wire \dividend[27]_i_1_n_0 ;
  wire \dividend[28]_i_1_n_0 ;
  wire \dividend[29]_i_1_n_0 ;
  wire \dividend[2]_i_1_n_0 ;
  wire \dividend[30]_i_1_n_0 ;
  wire \dividend[31]_i_1_n_0 ;
  wire \dividend[3]_i_1_n_0 ;
  wire \dividend[4]_i_1_n_0 ;
  wire \dividend[5]_i_1_n_0 ;
  wire \dividend[6]_i_1_n_0 ;
  wire \dividend[7]_i_1_n_0 ;
  wire \dividend[8]_i_1_n_0 ;
  wire \dividend[9]_i_1_n_0 ;
  wire [31:0]divisor;
  wire \divisor[31]_i_1_n_0 ;
  wire \divisor[31]_i_2_n_0 ;
  wire g0_b0_n_0;
  wire input_ack_reg;
  wire input_gps_rx_ack;
  wire input_gps_rx_stb;
  wire input_rs232_rx_ack;
  wire input_rs232_rx_stb;
  wire instruction0;
  wire internal_rst_reg;
  wire [7:0]\last_input_reg[7] ;
  wire [0:0]\leds_reg[0] ;
  wire [15:4]literal_2;
  wire \literal_2[15]_i_1_n_0 ;
  wire [31:0]load_data;
  wire memory_reg_1_ENARDEN_cooolgate_en_sig_1;
  wire memory_reg_2_ENARDEN_cooolgate_en_sig_2;
  wire [7:0]memory_reg_3_0;
  wire memory_reg_3_ENARDEN_cooolgate_en_sig_3;
  wire memory_reg_4_ENARDEN_cooolgate_en_sig_4;
  wire memory_reg_5_ENARDEN_cooolgate_en_sig_5;
  wire memory_reg_6_ENARDEN_cooolgate_en_sig_6;
  wire memory_reg_7_ENARDEN_cooolgate_en_sig_7;
  wire [4:0]opcode;
  wire [4:0]opcode_2;
  wire operand_a1;
  wire operand_b1;
  wire out0;
  wire [7:0]\output ;
  wire [15:0]output_am_out;
  wire [31:0]output_freq_out;
  wire [7:0]output_gps_tx;
  wire output_gps_tx_ack;
  wire output_gps_tx_stb;
  wire [7:0]output_leds;
  wire [7:0]output_rs232_tx;
  wire output_rs232_tx_ack;
  wire output_rs232_tx_stb;
  wire output_tx_am_ack;
  wire [15:0]p_0_in;
  wire [31:0]p_0_in1_in;
  wire p_0_in__0;
  wire [15:0]p_1_in;
  wire [31:0]p_1_in__0;
  wire [31:0]\pps_count_reg[31] ;
  wire product_c_reg_i_1_n_0;
  wire product_c_reg_n_104;
  wire product_c_reg_n_105;
  wire \program_counter[0]_i_2_n_0 ;
  wire \program_counter[10]_i_2_n_0 ;
  wire \program_counter[11]_i_2_n_0 ;
  wire \program_counter[12]_i_2_n_0 ;
  wire \program_counter[13]_i_2_n_0 ;
  wire \program_counter[14]_i_2_n_0 ;
  wire \program_counter[15]_i_12_n_0 ;
  wire \program_counter[15]_i_3_n_0 ;
  wire \program_counter[15]_i_4_n_0 ;
  wire \program_counter[15]_i_6_n_0 ;
  wire \program_counter[15]_i_7_n_0 ;
  wire \program_counter[15]_i_8_n_0 ;
  wire \program_counter[1]_i_2_n_0 ;
  wire \program_counter[2]_i_2_n_0 ;
  wire \program_counter[3]_i_2_n_0 ;
  wire \program_counter[4]_i_2_n_0 ;
  wire \program_counter[5]_i_2_n_0 ;
  wire \program_counter[6]_i_2_n_0 ;
  wire \program_counter[7]_i_2_n_0 ;
  wire \program_counter[8]_i_2_n_0 ;
  wire \program_counter[9]_i_2_n_0 ;
  wire [15:0]program_counter_1;
  wire [15:0]program_counter_2;
  wire \program_counter_reg[12]_i_3_n_0 ;
  wire \program_counter_reg[12]_i_3_n_4 ;
  wire \program_counter_reg[12]_i_3_n_5 ;
  wire \program_counter_reg[12]_i_3_n_6 ;
  wire \program_counter_reg[12]_i_3_n_7 ;
  wire \program_counter_reg[15]_i_5_n_5 ;
  wire \program_counter_reg[15]_i_5_n_6 ;
  wire \program_counter_reg[15]_i_5_n_7 ;
  wire \program_counter_reg[4]_i_3_n_0 ;
  wire \program_counter_reg[4]_i_3_n_4 ;
  wire \program_counter_reg[4]_i_3_n_5 ;
  wire \program_counter_reg[4]_i_3_n_6 ;
  wire \program_counter_reg[4]_i_3_n_7 ;
  wire \program_counter_reg[8]_i_3_n_0 ;
  wire \program_counter_reg[8]_i_3_n_4 ;
  wire \program_counter_reg[8]_i_3_n_5 ;
  wire \program_counter_reg[8]_i_3_n_6 ;
  wire \program_counter_reg[8]_i_3_n_7 ;
  wire \program_counter_reg_n_0_[0] ;
  wire \program_counter_reg_n_0_[10] ;
  wire \program_counter_reg_n_0_[11] ;
  wire \program_counter_reg_n_0_[12] ;
  wire \program_counter_reg_n_0_[13] ;
  wire \program_counter_reg_n_0_[14] ;
  wire \program_counter_reg_n_0_[15] ;
  wire \program_counter_reg_n_0_[1] ;
  wire \program_counter_reg_n_0_[2] ;
  wire \program_counter_reg_n_0_[3] ;
  wire \program_counter_reg_n_0_[4] ;
  wire \program_counter_reg_n_0_[5] ;
  wire \program_counter_reg_n_0_[6] ;
  wire \program_counter_reg_n_0_[7] ;
  wire \program_counter_reg_n_0_[8] ;
  wire \program_counter_reg_n_0_[9] ;
  wire program_counter_reg_rep_0_i_10_n_0;
  wire program_counter_reg_rep_0_i_11_n_0;
  wire program_counter_reg_rep_0_i_12_n_0;
  wire program_counter_reg_rep_0_i_1_n_0;
  wire program_counter_reg_rep_0_i_2_n_0;
  wire program_counter_reg_rep_0_i_3_n_0;
  wire program_counter_reg_rep_0_i_4_n_0;
  wire program_counter_reg_rep_0_i_5_n_0;
  wire program_counter_reg_rep_0_i_6_n_0;
  wire program_counter_reg_rep_0_i_7_n_0;
  wire program_counter_reg_rep_0_i_8_n_0;
  wire program_counter_reg_rep_0_i_9_n_0;
  wire program_counter_reg_rep_0_n_37;
  wire program_counter_reg_rep_0_n_38;
  wire program_counter_reg_rep_0_n_39;
  wire program_counter_reg_rep_0_n_40;
  wire program_counter_reg_rep_0_n_41;
  wire program_counter_reg_rep_0_n_42;
  wire program_counter_reg_rep_0_n_43;
  wire program_counter_reg_rep_0_n_44;
  wire program_counter_reg_rep_0_n_45;
  wire program_counter_reg_rep_0_n_46;
  wire program_counter_reg_rep_0_n_47;
  wire program_counter_reg_rep_0_n_48;
  wire program_counter_reg_rep_0_n_49;
  wire program_counter_reg_rep_0_n_50;
  wire program_counter_reg_rep_0_n_51;
  wire program_counter_reg_rep_0_n_52;
  wire pwropt;
  wire [31:1]quotient;
  wire \quotient_reg[0]_i_1_n_3 ;
  wire \quotient_reg_n_0_[31] ;
  wire [31:0]read_input;
  wire \read_input[0]_i_1_n_0 ;
  wire \read_input[10]_i_1_n_0 ;
  wire \read_input[11]_i_1_n_0 ;
  wire \read_input[12]_i_1_n_0 ;
  wire \read_input[13]_i_1_n_0 ;
  wire \read_input[14]_i_1_n_0 ;
  wire \read_input[15]_i_1_n_0 ;
  wire \read_input[1]_i_1_n_0 ;
  wire \read_input[2]_i_1_n_0 ;
  wire \read_input[31]_i_4_n_0 ;
  wire \read_input[3]_i_1_n_0 ;
  wire \read_input[4]_i_1_n_0 ;
  wire \read_input[5]_i_1_n_0 ;
  wire \read_input[6]_i_1_n_0 ;
  wire \read_input[7]_i_1_n_0 ;
  wire \read_input[8]_i_1_n_0 ;
  wire \read_input[9]_i_1_n_0 ;
  wire [31:0]register_a;
  wire [31:0]register_b;
  wire \remainder[0]_i_1_n_0 ;
  wire \remainder[10]_i_1_n_0 ;
  wire \remainder[11]_i_1_n_0 ;
  wire \remainder[11]_i_3_n_0 ;
  wire \remainder[11]_i_4_n_0 ;
  wire \remainder[11]_i_5_n_0 ;
  wire \remainder[11]_i_6_n_0 ;
  wire \remainder[12]_i_1_n_0 ;
  wire \remainder[13]_i_1_n_0 ;
  wire \remainder[14]_i_1_n_0 ;
  wire \remainder[15]_i_1_n_0 ;
  wire \remainder[15]_i_3_n_0 ;
  wire \remainder[15]_i_4_n_0 ;
  wire \remainder[15]_i_5_n_0 ;
  wire \remainder[15]_i_6_n_0 ;
  wire \remainder[16]_i_1_n_0 ;
  wire \remainder[17]_i_1_n_0 ;
  wire \remainder[18]_i_1_n_0 ;
  wire \remainder[19]_i_1_n_0 ;
  wire \remainder[19]_i_3_n_0 ;
  wire \remainder[19]_i_4_n_0 ;
  wire \remainder[19]_i_5_n_0 ;
  wire \remainder[19]_i_6_n_0 ;
  wire \remainder[1]_i_1_n_0 ;
  wire \remainder[20]_i_1_n_0 ;
  wire \remainder[21]_i_1_n_0 ;
  wire \remainder[22]_i_1_n_0 ;
  wire \remainder[23]_i_1_n_0 ;
  wire \remainder[23]_i_3_n_0 ;
  wire \remainder[23]_i_4_n_0 ;
  wire \remainder[23]_i_5_n_0 ;
  wire \remainder[23]_i_6_n_0 ;
  wire \remainder[24]_i_1_n_0 ;
  wire \remainder[25]_i_1_n_0 ;
  wire \remainder[26]_i_1_n_0 ;
  wire \remainder[27]_i_1_n_0 ;
  wire \remainder[27]_i_3_n_0 ;
  wire \remainder[27]_i_4_n_0 ;
  wire \remainder[27]_i_5_n_0 ;
  wire \remainder[27]_i_6_n_0 ;
  wire \remainder[28]_i_1_n_0 ;
  wire \remainder[29]_i_1_n_0 ;
  wire \remainder[2]_i_1_n_0 ;
  wire \remainder[30]_i_1_n_0 ;
  wire \remainder[31]_i_1_n_0 ;
  wire \remainder[31]_i_3_n_0 ;
  wire \remainder[31]_i_4_n_0 ;
  wire \remainder[31]_i_5_n_0 ;
  wire \remainder[31]_i_6_n_0 ;
  wire \remainder[3]_i_1_n_0 ;
  wire \remainder[3]_i_3_n_0 ;
  wire \remainder[3]_i_4_n_0 ;
  wire \remainder[3]_i_5_n_0 ;
  wire \remainder[3]_i_6_n_0 ;
  wire \remainder[4]_i_1_n_0 ;
  wire \remainder[5]_i_1_n_0 ;
  wire \remainder[6]_i_1_n_0 ;
  wire \remainder[7]_i_1_n_0 ;
  wire \remainder[7]_i_3_n_0 ;
  wire \remainder[7]_i_4_n_0 ;
  wire \remainder[7]_i_5_n_0 ;
  wire \remainder[7]_i_6_n_0 ;
  wire \remainder[8]_i_1_n_0 ;
  wire \remainder[9]_i_1_n_0 ;
  wire \remainder_reg[11]_i_2_n_0 ;
  wire \remainder_reg[11]_i_2_n_4 ;
  wire \remainder_reg[11]_i_2_n_5 ;
  wire \remainder_reg[11]_i_2_n_6 ;
  wire \remainder_reg[11]_i_2_n_7 ;
  wire \remainder_reg[15]_i_2_n_0 ;
  wire \remainder_reg[15]_i_2_n_4 ;
  wire \remainder_reg[15]_i_2_n_5 ;
  wire \remainder_reg[15]_i_2_n_6 ;
  wire \remainder_reg[15]_i_2_n_7 ;
  wire \remainder_reg[19]_i_2_n_0 ;
  wire \remainder_reg[19]_i_2_n_4 ;
  wire \remainder_reg[19]_i_2_n_5 ;
  wire \remainder_reg[19]_i_2_n_6 ;
  wire \remainder_reg[19]_i_2_n_7 ;
  wire \remainder_reg[23]_i_2_n_0 ;
  wire \remainder_reg[23]_i_2_n_4 ;
  wire \remainder_reg[23]_i_2_n_5 ;
  wire \remainder_reg[23]_i_2_n_6 ;
  wire \remainder_reg[23]_i_2_n_7 ;
  wire \remainder_reg[27]_i_2_n_0 ;
  wire \remainder_reg[27]_i_2_n_4 ;
  wire \remainder_reg[27]_i_2_n_5 ;
  wire \remainder_reg[27]_i_2_n_6 ;
  wire \remainder_reg[27]_i_2_n_7 ;
  wire \remainder_reg[31]_i_2_n_0 ;
  wire \remainder_reg[31]_i_2_n_4 ;
  wire \remainder_reg[31]_i_2_n_5 ;
  wire \remainder_reg[31]_i_2_n_6 ;
  wire \remainder_reg[31]_i_2_n_7 ;
  wire \remainder_reg[3]_i_2_n_0 ;
  wire \remainder_reg[3]_i_2_n_4 ;
  wire \remainder_reg[3]_i_2_n_5 ;
  wire \remainder_reg[3]_i_2_n_6 ;
  wire \remainder_reg[3]_i_2_n_7 ;
  wire \remainder_reg[7]_i_2_n_0 ;
  wire \remainder_reg[7]_i_2_n_4 ;
  wire \remainder_reg[7]_i_2_n_5 ;
  wire \remainder_reg[7]_i_2_n_6 ;
  wire \remainder_reg[7]_i_2_n_7 ;
  wire \remainder_reg_n_0_[31] ;
  wire [31:0]result;
  wire result0_n_100;
  wire result0_n_101;
  wire result0_n_102;
  wire result0_n_103;
  wire result0_n_104;
  wire result0_n_105;
  wire result0_n_74;
  wire result0_n_75;
  wire result0_n_76;
  wire result0_n_77;
  wire result0_n_78;
  wire result0_n_79;
  wire result0_n_80;
  wire result0_n_81;
  wire result0_n_82;
  wire result0_n_83;
  wire result0_n_84;
  wire result0_n_85;
  wire result0_n_86;
  wire result0_n_87;
  wire result0_n_88;
  wire result0_n_89;
  wire result0_n_90;
  wire result0_n_91;
  wire result0_n_92;
  wire result0_n_93;
  wire result0_n_94;
  wire result0_n_95;
  wire result0_n_96;
  wire result0_n_97;
  wire result0_n_98;
  wire result0_n_99;
  wire \result[0]_i_100_n_0 ;
  wire \result[0]_i_101_n_0 ;
  wire \result[0]_i_102_n_0 ;
  wire \result[0]_i_103_n_0 ;
  wire \result[0]_i_104_n_0 ;
  wire \result[0]_i_105_n_0 ;
  wire \result[0]_i_107_n_0 ;
  wire \result[0]_i_108_n_0 ;
  wire \result[0]_i_109_n_0 ;
  wire \result[0]_i_10_n_0 ;
  wire \result[0]_i_110_n_0 ;
  wire \result[0]_i_112_n_0 ;
  wire \result[0]_i_113_n_0 ;
  wire \result[0]_i_114_n_0 ;
  wire \result[0]_i_115_n_0 ;
  wire \result[0]_i_116_n_0 ;
  wire \result[0]_i_117_n_0 ;
  wire \result[0]_i_118_n_0 ;
  wire \result[0]_i_119_n_0 ;
  wire \result[0]_i_11_n_0 ;
  wire \result[0]_i_120_n_0 ;
  wire \result[0]_i_121_n_0 ;
  wire \result[0]_i_122_n_0 ;
  wire \result[0]_i_123_n_0 ;
  wire \result[0]_i_124_n_0 ;
  wire \result[0]_i_125_n_0 ;
  wire \result[0]_i_126_n_0 ;
  wire \result[0]_i_127_n_0 ;
  wire \result[0]_i_128_n_0 ;
  wire \result[0]_i_129_n_0 ;
  wire \result[0]_i_12_n_0 ;
  wire \result[0]_i_130_n_0 ;
  wire \result[0]_i_131_n_0 ;
  wire \result[0]_i_132_n_0 ;
  wire \result[0]_i_133_n_0 ;
  wire \result[0]_i_134_n_0 ;
  wire \result[0]_i_135_n_0 ;
  wire \result[0]_i_13_n_0 ;
  wire \result[0]_i_14_n_0 ;
  wire \result[0]_i_15_n_0 ;
  wire \result[0]_i_16_n_0 ;
  wire \result[0]_i_17_n_0 ;
  wire \result[0]_i_18_n_0 ;
  wire \result[0]_i_19_n_0 ;
  wire \result[0]_i_1_n_0 ;
  wire \result[0]_i_20_n_0 ;
  wire \result[0]_i_21_n_0 ;
  wire \result[0]_i_22_n_0 ;
  wire \result[0]_i_23_n_0 ;
  wire \result[0]_i_24_n_0 ;
  wire \result[0]_i_27_n_0 ;
  wire \result[0]_i_28_n_0 ;
  wire \result[0]_i_29_n_0 ;
  wire \result[0]_i_2_n_0 ;
  wire \result[0]_i_31_n_0 ;
  wire \result[0]_i_32_n_0 ;
  wire \result[0]_i_33_n_0 ;
  wire \result[0]_i_35_n_0 ;
  wire \result[0]_i_36_n_0 ;
  wire \result[0]_i_37_n_0 ;
  wire \result[0]_i_38_n_0 ;
  wire \result[0]_i_39_n_0 ;
  wire \result[0]_i_3_n_0 ;
  wire \result[0]_i_41_n_0 ;
  wire \result[0]_i_42_n_0 ;
  wire \result[0]_i_43_n_0 ;
  wire \result[0]_i_45_n_0 ;
  wire \result[0]_i_46_n_0 ;
  wire \result[0]_i_47_n_0 ;
  wire \result[0]_i_48_n_0 ;
  wire \result[0]_i_49_n_0 ;
  wire \result[0]_i_4_n_0 ;
  wire \result[0]_i_50_n_0 ;
  wire \result[0]_i_51_n_0 ;
  wire \result[0]_i_52_n_0 ;
  wire \result[0]_i_54_n_0 ;
  wire \result[0]_i_55_n_0 ;
  wire \result[0]_i_56_n_0 ;
  wire \result[0]_i_57_n_0 ;
  wire \result[0]_i_58_n_0 ;
  wire \result[0]_i_5_n_0 ;
  wire \result[0]_i_60_n_0 ;
  wire \result[0]_i_61_n_0 ;
  wire \result[0]_i_62_n_0 ;
  wire \result[0]_i_63_n_0 ;
  wire \result[0]_i_64_n_0 ;
  wire \result[0]_i_66_n_0 ;
  wire \result[0]_i_67_n_0 ;
  wire \result[0]_i_68_n_0 ;
  wire \result[0]_i_69_n_0 ;
  wire \result[0]_i_6_n_0 ;
  wire \result[0]_i_70_n_0 ;
  wire \result[0]_i_71_n_0 ;
  wire \result[0]_i_72_n_0 ;
  wire \result[0]_i_73_n_0 ;
  wire \result[0]_i_75_n_0 ;
  wire \result[0]_i_76_n_0 ;
  wire \result[0]_i_77_n_0 ;
  wire \result[0]_i_78_n_0 ;
  wire \result[0]_i_79_n_0 ;
  wire \result[0]_i_7_n_0 ;
  wire \result[0]_i_80_n_0 ;
  wire \result[0]_i_81_n_0 ;
  wire \result[0]_i_82_n_0 ;
  wire \result[0]_i_84_n_0 ;
  wire \result[0]_i_85_n_0 ;
  wire \result[0]_i_86_n_0 ;
  wire \result[0]_i_87_n_0 ;
  wire \result[0]_i_89_n_0 ;
  wire \result[0]_i_8_n_0 ;
  wire \result[0]_i_90_n_0 ;
  wire \result[0]_i_91_n_0 ;
  wire \result[0]_i_92_n_0 ;
  wire \result[0]_i_93_n_0 ;
  wire \result[0]_i_94_n_0 ;
  wire \result[0]_i_95_n_0 ;
  wire \result[0]_i_96_n_0 ;
  wire \result[0]_i_98_n_0 ;
  wire \result[0]_i_99_n_0 ;
  wire \result[0]_i_9_n_0 ;
  wire \result[10]_i_10_n_0 ;
  wire \result[10]_i_11_n_0 ;
  wire \result[10]_i_12_n_0 ;
  wire \result[10]_i_13_n_0 ;
  wire \result[10]_i_14_n_0 ;
  wire \result[10]_i_15_n_0 ;
  wire \result[10]_i_16_n_0 ;
  wire \result[10]_i_17_n_0 ;
  wire \result[10]_i_18_n_0 ;
  wire \result[10]_i_19_n_0 ;
  wire \result[10]_i_1_n_0 ;
  wire \result[10]_i_20_n_0 ;
  wire \result[10]_i_2_n_0 ;
  wire \result[10]_i_3_n_0 ;
  wire \result[10]_i_4_n_0 ;
  wire \result[10]_i_5_n_0 ;
  wire \result[10]_i_6_n_0 ;
  wire \result[10]_i_7_n_0 ;
  wire \result[10]_i_8_n_0 ;
  wire \result[10]_i_9_n_0 ;
  wire \result[11]_i_11_n_0 ;
  wire \result[11]_i_12_n_0 ;
  wire \result[11]_i_13_n_0 ;
  wire \result[11]_i_14_n_0 ;
  wire \result[11]_i_15_n_0 ;
  wire \result[11]_i_16_n_0 ;
  wire \result[11]_i_17_n_0 ;
  wire \result[11]_i_19_n_0 ;
  wire \result[11]_i_1_n_0 ;
  wire \result[11]_i_20_n_0 ;
  wire \result[11]_i_21_n_0 ;
  wire \result[11]_i_22_n_0 ;
  wire \result[11]_i_24_n_0 ;
  wire \result[11]_i_25_n_0 ;
  wire \result[11]_i_26_n_0 ;
  wire \result[11]_i_27_n_0 ;
  wire \result[11]_i_28_n_0 ;
  wire \result[11]_i_29_n_0 ;
  wire \result[11]_i_2_n_0 ;
  wire \result[11]_i_30_n_0 ;
  wire \result[11]_i_31_n_0 ;
  wire \result[11]_i_32_n_0 ;
  wire \result[11]_i_33_n_0 ;
  wire \result[11]_i_34_n_0 ;
  wire \result[11]_i_35_n_0 ;
  wire \result[11]_i_36_n_0 ;
  wire \result[11]_i_37_n_0 ;
  wire \result[11]_i_38_n_0 ;
  wire \result[11]_i_39_n_0 ;
  wire \result[11]_i_3_n_0 ;
  wire \result[11]_i_40_n_0 ;
  wire \result[11]_i_4_n_0 ;
  wire \result[11]_i_5_n_0 ;
  wire \result[11]_i_6_n_0 ;
  wire \result[11]_i_7_n_0 ;
  wire \result[11]_i_8_n_0 ;
  wire \result[11]_i_9_n_0 ;
  wire \result[12]_i_10_n_0 ;
  wire \result[12]_i_12_n_0 ;
  wire \result[12]_i_13_n_0 ;
  wire \result[12]_i_14_n_0 ;
  wire \result[12]_i_15_n_0 ;
  wire \result[12]_i_16_n_0 ;
  wire \result[12]_i_17_n_0 ;
  wire \result[12]_i_18_n_0 ;
  wire \result[12]_i_1_n_0 ;
  wire \result[12]_i_24_n_0 ;
  wire \result[12]_i_25_n_0 ;
  wire \result[12]_i_2_n_0 ;
  wire \result[12]_i_30_n_0 ;
  wire \result[12]_i_31_n_0 ;
  wire \result[12]_i_3_n_0 ;
  wire \result[12]_i_4_n_0 ;
  wire \result[12]_i_5_n_0 ;
  wire \result[12]_i_6_n_0 ;
  wire \result[12]_i_7_n_0 ;
  wire \result[12]_i_8_n_0 ;
  wire \result[12]_i_9_n_0 ;
  wire \result[13]_i_10_n_0 ;
  wire \result[13]_i_11_n_0 ;
  wire \result[13]_i_12_n_0 ;
  wire \result[13]_i_13_n_0 ;
  wire \result[13]_i_14_n_0 ;
  wire \result[13]_i_15_n_0 ;
  wire \result[13]_i_16_n_0 ;
  wire \result[13]_i_17_n_0 ;
  wire \result[13]_i_18_n_0 ;
  wire \result[13]_i_19_n_0 ;
  wire \result[13]_i_1_n_0 ;
  wire \result[13]_i_20_n_0 ;
  wire \result[13]_i_21_n_0 ;
  wire \result[13]_i_22_n_0 ;
  wire \result[13]_i_2_n_0 ;
  wire \result[13]_i_3_n_0 ;
  wire \result[13]_i_4_n_0 ;
  wire \result[13]_i_5_n_0 ;
  wire \result[13]_i_6_n_0 ;
  wire \result[13]_i_7_n_0 ;
  wire \result[13]_i_8_n_0 ;
  wire \result[13]_i_9_n_0 ;
  wire \result[14]_i_10_n_0 ;
  wire \result[14]_i_11_n_0 ;
  wire \result[14]_i_12_n_0 ;
  wire \result[14]_i_13_n_0 ;
  wire \result[14]_i_14_n_0 ;
  wire \result[14]_i_15_n_0 ;
  wire \result[14]_i_16_n_0 ;
  wire \result[14]_i_17_n_0 ;
  wire \result[14]_i_18_n_0 ;
  wire \result[14]_i_19_n_0 ;
  wire \result[14]_i_1_n_0 ;
  wire \result[14]_i_20_n_0 ;
  wire \result[14]_i_21_n_0 ;
  wire \result[14]_i_2_n_0 ;
  wire \result[14]_i_3_n_0 ;
  wire \result[14]_i_4_n_0 ;
  wire \result[14]_i_5_n_0 ;
  wire \result[14]_i_6_n_0 ;
  wire \result[14]_i_7_n_0 ;
  wire \result[14]_i_8_n_0 ;
  wire \result[14]_i_9_n_0 ;
  wire \result[15]_i_10_n_0 ;
  wire \result[15]_i_11_n_0 ;
  wire \result[15]_i_12_n_0 ;
  wire \result[15]_i_14_n_0 ;
  wire \result[15]_i_16_n_0 ;
  wire \result[15]_i_17_n_0 ;
  wire \result[15]_i_18_n_0 ;
  wire \result[15]_i_19_n_0 ;
  wire \result[15]_i_1_n_0 ;
  wire \result[15]_i_20_n_0 ;
  wire \result[15]_i_21_n_0 ;
  wire \result[15]_i_22_n_0 ;
  wire \result[15]_i_23_n_0 ;
  wire \result[15]_i_24_n_0 ;
  wire \result[15]_i_25_n_0 ;
  wire \result[15]_i_26_n_0 ;
  wire \result[15]_i_27_n_0 ;
  wire \result[15]_i_28_n_0 ;
  wire \result[15]_i_29_n_0 ;
  wire \result[15]_i_2_n_0 ;
  wire \result[15]_i_34_n_0 ;
  wire \result[15]_i_35_n_0 ;
  wire \result[15]_i_36_n_0 ;
  wire \result[15]_i_37_n_0 ;
  wire \result[15]_i_38_n_0 ;
  wire \result[15]_i_39_n_0 ;
  wire \result[15]_i_3_n_0 ;
  wire \result[15]_i_40_n_0 ;
  wire \result[15]_i_41_n_0 ;
  wire \result[15]_i_42_n_0 ;
  wire \result[15]_i_43_n_0 ;
  wire \result[15]_i_44_n_0 ;
  wire \result[15]_i_45_n_0 ;
  wire \result[15]_i_46_n_0 ;
  wire \result[15]_i_47_n_0 ;
  wire \result[15]_i_48_n_0 ;
  wire \result[15]_i_49_n_0 ;
  wire \result[15]_i_4_n_0 ;
  wire \result[15]_i_50_n_0 ;
  wire \result[15]_i_5_n_0 ;
  wire \result[15]_i_6_n_0 ;
  wire \result[15]_i_7_n_0 ;
  wire \result[15]_i_8_n_0 ;
  wire \result[15]_i_9_n_0 ;
  wire \result[16]_i_10_n_0 ;
  wire \result[16]_i_11_n_0 ;
  wire \result[16]_i_12_n_0 ;
  wire \result[16]_i_13_n_0 ;
  wire \result[16]_i_14_n_0 ;
  wire \result[16]_i_15_n_0 ;
  wire \result[16]_i_16_n_0 ;
  wire \result[16]_i_17_n_0 ;
  wire \result[16]_i_18_n_0 ;
  wire \result[16]_i_19_n_0 ;
  wire \result[16]_i_1_n_0 ;
  wire \result[16]_i_20_n_0 ;
  wire \result[16]_i_21_n_0 ;
  wire \result[16]_i_22_n_0 ;
  wire \result[16]_i_23_n_0 ;
  wire \result[16]_i_24_n_0 ;
  wire \result[16]_i_25_n_0 ;
  wire \result[16]_i_26_n_0 ;
  wire \result[16]_i_27_n_0 ;
  wire \result[16]_i_2_n_0 ;
  wire \result[16]_i_3_n_0 ;
  wire \result[16]_i_4_n_0 ;
  wire \result[16]_i_5_n_0 ;
  wire \result[16]_i_7_n_0 ;
  wire \result[16]_i_8_n_0 ;
  wire \result[16]_i_9_n_0 ;
  wire \result[17]_i_10_n_0 ;
  wire \result[17]_i_11_n_0 ;
  wire \result[17]_i_12_n_0 ;
  wire \result[17]_i_13_n_0 ;
  wire \result[17]_i_14_n_0 ;
  wire \result[17]_i_15_n_0 ;
  wire \result[17]_i_16_n_0 ;
  wire \result[17]_i_17_n_0 ;
  wire \result[17]_i_18_n_0 ;
  wire \result[17]_i_19_n_0 ;
  wire \result[17]_i_1_n_0 ;
  wire \result[17]_i_2_n_0 ;
  wire \result[17]_i_3_n_0 ;
  wire \result[17]_i_4_n_0 ;
  wire \result[17]_i_5_n_0 ;
  wire \result[17]_i_6_n_0 ;
  wire \result[17]_i_7_n_0 ;
  wire \result[17]_i_8_n_0 ;
  wire \result[17]_i_9_n_0 ;
  wire \result[18]_i_10_n_0 ;
  wire \result[18]_i_11_n_0 ;
  wire \result[18]_i_12_n_0 ;
  wire \result[18]_i_13_n_0 ;
  wire \result[18]_i_14_n_0 ;
  wire \result[18]_i_15_n_0 ;
  wire \result[18]_i_16_n_0 ;
  wire \result[18]_i_17_n_0 ;
  wire \result[18]_i_18_n_0 ;
  wire \result[18]_i_19_n_0 ;
  wire \result[18]_i_1_n_0 ;
  wire \result[18]_i_2_n_0 ;
  wire \result[18]_i_3_n_0 ;
  wire \result[18]_i_4_n_0 ;
  wire \result[18]_i_5_n_0 ;
  wire \result[18]_i_6_n_0 ;
  wire \result[18]_i_7_n_0 ;
  wire \result[18]_i_8_n_0 ;
  wire \result[18]_i_9_n_0 ;
  wire \result[19]_i_10_n_0 ;
  wire \result[19]_i_11_n_0 ;
  wire \result[19]_i_12_n_0 ;
  wire \result[19]_i_13_n_0 ;
  wire \result[19]_i_15_n_0 ;
  wire \result[19]_i_17_n_0 ;
  wire \result[19]_i_18_n_0 ;
  wire \result[19]_i_19_n_0 ;
  wire \result[19]_i_1_n_0 ;
  wire \result[19]_i_20_n_0 ;
  wire \result[19]_i_21_n_0 ;
  wire \result[19]_i_22_n_0 ;
  wire \result[19]_i_23_n_0 ;
  wire \result[19]_i_24_n_0 ;
  wire \result[19]_i_25_n_0 ;
  wire \result[19]_i_26_n_0 ;
  wire \result[19]_i_27_n_0 ;
  wire \result[19]_i_28_n_0 ;
  wire \result[19]_i_29_n_0 ;
  wire \result[19]_i_2_n_0 ;
  wire \result[19]_i_30_n_0 ;
  wire \result[19]_i_31_n_0 ;
  wire \result[19]_i_32_n_0 ;
  wire \result[19]_i_33_n_0 ;
  wire \result[19]_i_34_n_0 ;
  wire \result[19]_i_35_n_0 ;
  wire \result[19]_i_36_n_0 ;
  wire \result[19]_i_37_n_0 ;
  wire \result[19]_i_38_n_0 ;
  wire \result[19]_i_39_n_0 ;
  wire \result[19]_i_3_n_0 ;
  wire \result[19]_i_40_n_0 ;
  wire \result[19]_i_4_n_0 ;
  wire \result[19]_i_5_n_0 ;
  wire \result[19]_i_6_n_0 ;
  wire \result[19]_i_7_n_0 ;
  wire \result[19]_i_8_n_0 ;
  wire \result[1]_i_10_n_0 ;
  wire \result[1]_i_11_n_0 ;
  wire \result[1]_i_12_n_0 ;
  wire \result[1]_i_13_n_0 ;
  wire \result[1]_i_14_n_0 ;
  wire \result[1]_i_15_n_0 ;
  wire \result[1]_i_16_n_0 ;
  wire \result[1]_i_17_n_0 ;
  wire \result[1]_i_18_n_0 ;
  wire \result[1]_i_19_n_0 ;
  wire \result[1]_i_1_n_0 ;
  wire \result[1]_i_24_n_0 ;
  wire \result[1]_i_25_n_0 ;
  wire \result[1]_i_26_n_0 ;
  wire \result[1]_i_27_n_0 ;
  wire \result[1]_i_28_n_0 ;
  wire \result[1]_i_29_n_0 ;
  wire \result[1]_i_2_n_0 ;
  wire \result[1]_i_30_n_0 ;
  wire \result[1]_i_3_n_0 ;
  wire \result[1]_i_4_n_0 ;
  wire \result[1]_i_5_n_0 ;
  wire \result[1]_i_6_n_0 ;
  wire \result[1]_i_7_n_0 ;
  wire \result[1]_i_8_n_0 ;
  wire \result[20]_i_10_n_0 ;
  wire \result[20]_i_11_n_0 ;
  wire \result[20]_i_12_n_0 ;
  wire \result[20]_i_13_n_0 ;
  wire \result[20]_i_14_n_0 ;
  wire \result[20]_i_15_n_0 ;
  wire \result[20]_i_16_n_0 ;
  wire \result[20]_i_17_n_0 ;
  wire \result[20]_i_18_n_0 ;
  wire \result[20]_i_19_n_0 ;
  wire \result[20]_i_1_n_0 ;
  wire \result[20]_i_20_n_0 ;
  wire \result[20]_i_21_n_0 ;
  wire \result[20]_i_22_n_0 ;
  wire \result[20]_i_23_n_0 ;
  wire \result[20]_i_24_n_0 ;
  wire \result[20]_i_25_n_0 ;
  wire \result[20]_i_26_n_0 ;
  wire \result[20]_i_27_n_0 ;
  wire \result[20]_i_28_n_0 ;
  wire \result[20]_i_29_n_0 ;
  wire \result[20]_i_2_n_0 ;
  wire \result[20]_i_30_n_0 ;
  wire \result[20]_i_31_n_0 ;
  wire \result[20]_i_32_n_0 ;
  wire \result[20]_i_33_n_0 ;
  wire \result[20]_i_34_n_0 ;
  wire \result[20]_i_35_n_0 ;
  wire \result[20]_i_3_n_0 ;
  wire \result[20]_i_4_n_0 ;
  wire \result[20]_i_5_n_0 ;
  wire \result[20]_i_6_n_0 ;
  wire \result[20]_i_8_n_0 ;
  wire \result[20]_i_9_n_0 ;
  wire \result[21]_i_10_n_0 ;
  wire \result[21]_i_11_n_0 ;
  wire \result[21]_i_12_n_0 ;
  wire \result[21]_i_14_n_0 ;
  wire \result[21]_i_15_n_0 ;
  wire \result[21]_i_16_n_0 ;
  wire \result[21]_i_18_n_0 ;
  wire \result[21]_i_19_n_0 ;
  wire \result[21]_i_1_n_0 ;
  wire \result[21]_i_20_n_0 ;
  wire \result[21]_i_21_n_0 ;
  wire \result[21]_i_22_n_0 ;
  wire \result[21]_i_23_n_0 ;
  wire \result[21]_i_24_n_0 ;
  wire \result[21]_i_25_n_0 ;
  wire \result[21]_i_26_n_0 ;
  wire \result[21]_i_27_n_0 ;
  wire \result[21]_i_28_n_0 ;
  wire \result[21]_i_29_n_0 ;
  wire \result[21]_i_2_n_0 ;
  wire \result[21]_i_3_n_0 ;
  wire \result[21]_i_4_n_0 ;
  wire \result[21]_i_5_n_0 ;
  wire \result[21]_i_6_n_0 ;
  wire \result[21]_i_7_n_0 ;
  wire \result[21]_i_8_n_0 ;
  wire \result[21]_i_9_n_0 ;
  wire \result[22]_i_10_n_0 ;
  wire \result[22]_i_11_n_0 ;
  wire \result[22]_i_12_n_0 ;
  wire \result[22]_i_13_n_0 ;
  wire \result[22]_i_14_n_0 ;
  wire \result[22]_i_15_n_0 ;
  wire \result[22]_i_16_n_0 ;
  wire \result[22]_i_17_n_0 ;
  wire \result[22]_i_18_n_0 ;
  wire \result[22]_i_19_n_0 ;
  wire \result[22]_i_1_n_0 ;
  wire \result[22]_i_20_n_0 ;
  wire \result[22]_i_2_n_0 ;
  wire \result[22]_i_3_n_0 ;
  wire \result[22]_i_4_n_0 ;
  wire \result[22]_i_5_n_0 ;
  wire \result[22]_i_6_n_0 ;
  wire \result[22]_i_7_n_0 ;
  wire \result[22]_i_8_n_0 ;
  wire \result[22]_i_9_n_0 ;
  wire \result[23]_i_10_n_0 ;
  wire \result[23]_i_11_n_0 ;
  wire \result[23]_i_12_n_0 ;
  wire \result[23]_i_13_n_0 ;
  wire \result[23]_i_15_n_0 ;
  wire \result[23]_i_16_n_0 ;
  wire \result[23]_i_17_n_0 ;
  wire \result[23]_i_18_n_0 ;
  wire \result[23]_i_19_n_0 ;
  wire \result[23]_i_1_n_0 ;
  wire \result[23]_i_20_n_0 ;
  wire \result[23]_i_21_n_0 ;
  wire \result[23]_i_22_n_0 ;
  wire \result[23]_i_23_n_0 ;
  wire \result[23]_i_24_n_0 ;
  wire \result[23]_i_25_n_0 ;
  wire \result[23]_i_26_n_0 ;
  wire \result[23]_i_27_n_0 ;
  wire \result[23]_i_28_n_0 ;
  wire \result[23]_i_29_n_0 ;
  wire \result[23]_i_2_n_0 ;
  wire \result[23]_i_3_n_0 ;
  wire \result[23]_i_4_n_0 ;
  wire \result[23]_i_5_n_0 ;
  wire \result[23]_i_6_n_0 ;
  wire \result[23]_i_7_n_0 ;
  wire \result[23]_i_8_n_0 ;
  wire \result[24]_i_10_n_0 ;
  wire \result[24]_i_11_n_0 ;
  wire \result[24]_i_12_n_0 ;
  wire \result[24]_i_13_n_0 ;
  wire \result[24]_i_14_n_0 ;
  wire \result[24]_i_15_n_0 ;
  wire \result[24]_i_16_n_0 ;
  wire \result[24]_i_17_n_0 ;
  wire \result[24]_i_1_n_0 ;
  wire \result[24]_i_2_n_0 ;
  wire \result[24]_i_3_n_0 ;
  wire \result[24]_i_4_n_0 ;
  wire \result[24]_i_5_n_0 ;
  wire \result[24]_i_6_n_0 ;
  wire \result[24]_i_7_n_0 ;
  wire \result[24]_i_8_n_0 ;
  wire \result[24]_i_9_n_0 ;
  wire \result[25]_i_10_n_0 ;
  wire \result[25]_i_12_n_0 ;
  wire \result[25]_i_13_n_0 ;
  wire \result[25]_i_14_n_0 ;
  wire \result[25]_i_15_n_0 ;
  wire \result[25]_i_16_n_0 ;
  wire \result[25]_i_17_n_0 ;
  wire \result[25]_i_18_n_0 ;
  wire \result[25]_i_19_n_0 ;
  wire \result[25]_i_1_n_0 ;
  wire \result[25]_i_20_n_0 ;
  wire \result[25]_i_21_n_0 ;
  wire \result[25]_i_2_n_0 ;
  wire \result[25]_i_3_n_0 ;
  wire \result[25]_i_4_n_0 ;
  wire \result[25]_i_5_n_0 ;
  wire \result[25]_i_6_n_0 ;
  wire \result[25]_i_7_n_0 ;
  wire \result[25]_i_8_n_0 ;
  wire \result[25]_i_9_n_0 ;
  wire \result[26]_i_10_n_0 ;
  wire \result[26]_i_11_n_0 ;
  wire \result[26]_i_12_n_0 ;
  wire \result[26]_i_13_n_0 ;
  wire \result[26]_i_14_n_0 ;
  wire \result[26]_i_15_n_0 ;
  wire \result[26]_i_16_n_0 ;
  wire \result[26]_i_17_n_0 ;
  wire \result[26]_i_18_n_0 ;
  wire \result[26]_i_19_n_0 ;
  wire \result[26]_i_1_n_0 ;
  wire \result[26]_i_20_n_0 ;
  wire \result[26]_i_21_n_0 ;
  wire \result[26]_i_22_n_0 ;
  wire \result[26]_i_23_n_0 ;
  wire \result[26]_i_24_n_0 ;
  wire \result[26]_i_2_n_0 ;
  wire \result[26]_i_3_n_0 ;
  wire \result[26]_i_4_n_0 ;
  wire \result[26]_i_5_n_0 ;
  wire \result[26]_i_7_n_0 ;
  wire \result[26]_i_8_n_0 ;
  wire \result[26]_i_9_n_0 ;
  wire \result[27]_i_10_n_0 ;
  wire \result[27]_i_11_n_0 ;
  wire \result[27]_i_12_n_0 ;
  wire \result[27]_i_13_n_0 ;
  wire \result[27]_i_14_n_0 ;
  wire \result[27]_i_15_n_0 ;
  wire \result[27]_i_16_n_0 ;
  wire \result[27]_i_17_n_0 ;
  wire \result[27]_i_18_n_0 ;
  wire \result[27]_i_1_n_0 ;
  wire \result[27]_i_20_n_0 ;
  wire \result[27]_i_22_n_0 ;
  wire \result[27]_i_23_n_0 ;
  wire \result[27]_i_24_n_0 ;
  wire \result[27]_i_25_n_0 ;
  wire \result[27]_i_26_n_0 ;
  wire \result[27]_i_27_n_0 ;
  wire \result[27]_i_28_n_0 ;
  wire \result[27]_i_29_n_0 ;
  wire \result[27]_i_2_n_0 ;
  wire \result[27]_i_30_n_0 ;
  wire \result[27]_i_31_n_0 ;
  wire \result[27]_i_32_n_0 ;
  wire \result[27]_i_33_n_0 ;
  wire \result[27]_i_3_n_0 ;
  wire \result[27]_i_4_n_0 ;
  wire \result[27]_i_5_n_0 ;
  wire \result[27]_i_6_n_0 ;
  wire \result[27]_i_7_n_0 ;
  wire \result[27]_i_8_n_0 ;
  wire \result[27]_i_9_n_0 ;
  wire \result[28]_i_10_n_0 ;
  wire \result[28]_i_11_n_0 ;
  wire \result[28]_i_12_n_0 ;
  wire \result[28]_i_13_n_0 ;
  wire \result[28]_i_14_n_0 ;
  wire \result[28]_i_15_n_0 ;
  wire \result[28]_i_1_n_0 ;
  wire \result[28]_i_2_n_0 ;
  wire \result[28]_i_3_n_0 ;
  wire \result[28]_i_4_n_0 ;
  wire \result[28]_i_5_n_0 ;
  wire \result[28]_i_6_n_0 ;
  wire \result[28]_i_7_n_0 ;
  wire \result[28]_i_8_n_0 ;
  wire \result[28]_i_9_n_0 ;
  wire \result[29]_i_10_n_0 ;
  wire \result[29]_i_11_n_0 ;
  wire \result[29]_i_12_n_0 ;
  wire \result[29]_i_13_n_0 ;
  wire \result[29]_i_14_n_0 ;
  wire \result[29]_i_15_n_0 ;
  wire \result[29]_i_16_n_0 ;
  wire \result[29]_i_1_n_0 ;
  wire \result[29]_i_2_n_0 ;
  wire \result[29]_i_3_n_0 ;
  wire \result[29]_i_4_n_0 ;
  wire \result[29]_i_5_n_0 ;
  wire \result[29]_i_6_n_0 ;
  wire \result[29]_i_7_n_0 ;
  wire \result[29]_i_8_n_0 ;
  wire \result[29]_i_9_n_0 ;
  wire \result[2]_i_10_n_0 ;
  wire \result[2]_i_12_n_0 ;
  wire \result[2]_i_13_n_0 ;
  wire \result[2]_i_14_n_0 ;
  wire \result[2]_i_15_n_0 ;
  wire \result[2]_i_16_n_0 ;
  wire \result[2]_i_17_n_0 ;
  wire \result[2]_i_18_n_0 ;
  wire \result[2]_i_19_n_0 ;
  wire \result[2]_i_1_n_0 ;
  wire \result[2]_i_20_n_0 ;
  wire \result[2]_i_21_n_0 ;
  wire \result[2]_i_22_n_0 ;
  wire \result[2]_i_23_n_0 ;
  wire \result[2]_i_24_n_0 ;
  wire \result[2]_i_25_n_0 ;
  wire \result[2]_i_26_n_0 ;
  wire \result[2]_i_2_n_0 ;
  wire \result[2]_i_3_n_0 ;
  wire \result[2]_i_4_n_0 ;
  wire \result[2]_i_5_n_0 ;
  wire \result[2]_i_6_n_0 ;
  wire \result[2]_i_7_n_0 ;
  wire \result[2]_i_8_n_0 ;
  wire \result[2]_i_9_n_0 ;
  wire \result[30]_i_10_n_0 ;
  wire \result[30]_i_11_n_0 ;
  wire \result[30]_i_12_n_0 ;
  wire \result[30]_i_13_n_0 ;
  wire \result[30]_i_15_n_0 ;
  wire \result[30]_i_16_n_0 ;
  wire \result[30]_i_17_n_0 ;
  wire \result[30]_i_18_n_0 ;
  wire \result[30]_i_19_n_0 ;
  wire \result[30]_i_1_n_0 ;
  wire \result[30]_i_20_n_0 ;
  wire \result[30]_i_21_n_0 ;
  wire \result[30]_i_22_n_0 ;
  wire \result[30]_i_23_n_0 ;
  wire \result[30]_i_24_n_0 ;
  wire \result[30]_i_25_n_0 ;
  wire \result[30]_i_26_n_0 ;
  wire \result[30]_i_27_n_0 ;
  wire \result[30]_i_28_n_0 ;
  wire \result[30]_i_29_n_0 ;
  wire \result[30]_i_2_n_0 ;
  wire \result[30]_i_30_n_0 ;
  wire \result[30]_i_31_n_0 ;
  wire \result[30]_i_3_n_0 ;
  wire \result[30]_i_4_n_0 ;
  wire \result[30]_i_5_n_0 ;
  wire \result[30]_i_6_n_0 ;
  wire \result[30]_i_7_n_0 ;
  wire \result[30]_i_8_n_0 ;
  wire \result[30]_i_9_n_0 ;
  wire \result[31]_i_10_n_0 ;
  wire \result[31]_i_11_n_0 ;
  wire \result[31]_i_12_n_0 ;
  wire \result[31]_i_13_n_0 ;
  wire \result[31]_i_15_n_0 ;
  wire \result[31]_i_16_n_0 ;
  wire \result[31]_i_17_n_0 ;
  wire \result[31]_i_18_n_0 ;
  wire \result[31]_i_20_n_0 ;
  wire \result[31]_i_21_n_0 ;
  wire \result[31]_i_22_n_0 ;
  wire \result[31]_i_23_n_0 ;
  wire \result[31]_i_24_n_0 ;
  wire \result[31]_i_25_n_0 ;
  wire \result[31]_i_26_n_0 ;
  wire \result[31]_i_28_n_0 ;
  wire \result[31]_i_29_n_0 ;
  wire \result[31]_i_2_n_0 ;
  wire \result[31]_i_30_n_0 ;
  wire \result[31]_i_31_n_0 ;
  wire \result[31]_i_32_n_0 ;
  wire \result[31]_i_33_n_0 ;
  wire \result[31]_i_34_n_0 ;
  wire \result[31]_i_35_n_0 ;
  wire \result[31]_i_37_n_0 ;
  wire \result[31]_i_38_n_0 ;
  wire \result[31]_i_39_n_0 ;
  wire \result[31]_i_3_n_0 ;
  wire \result[31]_i_40_n_0 ;
  wire \result[31]_i_41_n_0 ;
  wire \result[31]_i_42_n_0 ;
  wire \result[31]_i_43_n_0 ;
  wire \result[31]_i_44_n_0 ;
  wire \result[31]_i_45_n_0 ;
  wire \result[31]_i_46_n_0 ;
  wire \result[31]_i_47_n_0 ;
  wire \result[31]_i_48_n_0 ;
  wire \result[31]_i_49_n_0 ;
  wire \result[31]_i_4_n_0 ;
  wire \result[31]_i_50_n_0 ;
  wire \result[31]_i_51_n_0 ;
  wire \result[31]_i_52_n_0 ;
  wire \result[31]_i_53_n_0 ;
  wire \result[31]_i_54_n_0 ;
  wire \result[31]_i_55_n_0 ;
  wire \result[31]_i_56_n_0 ;
  wire \result[31]_i_57_n_0 ;
  wire \result[31]_i_5_n_0 ;
  wire \result[31]_i_6_n_0 ;
  wire \result[31]_i_7_n_0 ;
  wire \result[31]_i_8_n_0 ;
  wire \result[31]_i_9_n_0 ;
  wire \result[3]_i_10_n_0 ;
  wire \result[3]_i_11_n_0 ;
  wire \result[3]_i_12_n_0 ;
  wire \result[3]_i_13_n_0 ;
  wire \result[3]_i_14_n_0 ;
  wire \result[3]_i_16_n_0 ;
  wire \result[3]_i_18_n_0 ;
  wire \result[3]_i_19_n_0 ;
  wire \result[3]_i_1_n_0 ;
  wire \result[3]_i_20_n_0 ;
  wire \result[3]_i_21_n_0 ;
  wire \result[3]_i_22_n_0 ;
  wire \result[3]_i_23_n_0 ;
  wire \result[3]_i_24_n_0 ;
  wire \result[3]_i_25_n_0 ;
  wire \result[3]_i_26_n_0 ;
  wire \result[3]_i_27_n_0 ;
  wire \result[3]_i_28_n_0 ;
  wire \result[3]_i_29_n_0 ;
  wire \result[3]_i_2_n_0 ;
  wire \result[3]_i_30_n_0 ;
  wire \result[3]_i_31_n_0 ;
  wire \result[3]_i_32_n_0 ;
  wire \result[3]_i_33_n_0 ;
  wire \result[3]_i_34_n_0 ;
  wire \result[3]_i_35_n_0 ;
  wire \result[3]_i_36_n_0 ;
  wire \result[3]_i_37_n_0 ;
  wire \result[3]_i_3_n_0 ;
  wire \result[3]_i_4_n_0 ;
  wire \result[3]_i_5_n_0 ;
  wire \result[3]_i_6_n_0 ;
  wire \result[3]_i_7_n_0 ;
  wire \result[3]_i_8_n_0 ;
  wire \result[3]_i_9_n_0 ;
  wire \result[4]_i_10_n_0 ;
  wire \result[4]_i_11_n_0 ;
  wire \result[4]_i_12_n_0 ;
  wire \result[4]_i_13_n_0 ;
  wire \result[4]_i_14_n_0 ;
  wire \result[4]_i_15_n_0 ;
  wire \result[4]_i_16_n_0 ;
  wire \result[4]_i_17_n_0 ;
  wire \result[4]_i_18_n_0 ;
  wire \result[4]_i_19_n_0 ;
  wire \result[4]_i_1_n_0 ;
  wire \result[4]_i_20_n_0 ;
  wire \result[4]_i_21_n_0 ;
  wire \result[4]_i_2_n_0 ;
  wire \result[4]_i_3_n_0 ;
  wire \result[4]_i_4_n_0 ;
  wire \result[4]_i_5_n_0 ;
  wire \result[4]_i_6_n_0 ;
  wire \result[4]_i_7_n_0 ;
  wire \result[4]_i_8_n_0 ;
  wire \result[4]_i_9_n_0 ;
  wire \result[5]_i_10_n_0 ;
  wire \result[5]_i_11_n_0 ;
  wire \result[5]_i_12_n_0 ;
  wire \result[5]_i_13_n_0 ;
  wire \result[5]_i_14_n_0 ;
  wire \result[5]_i_15_n_0 ;
  wire \result[5]_i_16_n_0 ;
  wire \result[5]_i_17_n_0 ;
  wire \result[5]_i_18_n_0 ;
  wire \result[5]_i_19_n_0 ;
  wire \result[5]_i_1_n_0 ;
  wire \result[5]_i_20_n_0 ;
  wire \result[5]_i_2_n_0 ;
  wire \result[5]_i_3_n_0 ;
  wire \result[5]_i_4_n_0 ;
  wire \result[5]_i_5_n_0 ;
  wire \result[5]_i_6_n_0 ;
  wire \result[5]_i_7_n_0 ;
  wire \result[5]_i_8_n_0 ;
  wire \result[5]_i_9_n_0 ;
  wire \result[6]_i_10_n_0 ;
  wire \result[6]_i_11_n_0 ;
  wire \result[6]_i_12_n_0 ;
  wire \result[6]_i_13_n_0 ;
  wire \result[6]_i_14_n_0 ;
  wire \result[6]_i_15_n_0 ;
  wire \result[6]_i_16_n_0 ;
  wire \result[6]_i_17_n_0 ;
  wire \result[6]_i_18_n_0 ;
  wire \result[6]_i_19_n_0 ;
  wire \result[6]_i_1_n_0 ;
  wire \result[6]_i_20_n_0 ;
  wire \result[6]_i_21_n_0 ;
  wire \result[6]_i_22_n_0 ;
  wire \result[6]_i_23_n_0 ;
  wire \result[6]_i_24_n_0 ;
  wire \result[6]_i_25_n_0 ;
  wire \result[6]_i_26_n_0 ;
  wire \result[6]_i_27_n_0 ;
  wire \result[6]_i_28_n_0 ;
  wire \result[6]_i_29_n_0 ;
  wire \result[6]_i_2_n_0 ;
  wire \result[6]_i_3_n_0 ;
  wire \result[6]_i_4_n_0 ;
  wire \result[6]_i_5_n_0 ;
  wire \result[6]_i_6_n_0 ;
  wire \result[6]_i_7_n_0 ;
  wire \result[6]_i_8_n_0 ;
  wire \result[6]_i_9_n_0 ;
  wire \result[7]_i_10_n_0 ;
  wire \result[7]_i_11_n_0 ;
  wire \result[7]_i_12_n_0 ;
  wire \result[7]_i_13_n_0 ;
  wire \result[7]_i_15_n_0 ;
  wire \result[7]_i_16_n_0 ;
  wire \result[7]_i_17_n_0 ;
  wire \result[7]_i_18_n_0 ;
  wire \result[7]_i_19_n_0 ;
  wire \result[7]_i_1_n_0 ;
  wire \result[7]_i_20_n_0 ;
  wire \result[7]_i_21_n_0 ;
  wire \result[7]_i_22_n_0 ;
  wire \result[7]_i_23_n_0 ;
  wire \result[7]_i_24_n_0 ;
  wire \result[7]_i_25_n_0 ;
  wire \result[7]_i_26_n_0 ;
  wire \result[7]_i_3_n_0 ;
  wire \result[7]_i_4_n_0 ;
  wire \result[7]_i_5_n_0 ;
  wire \result[7]_i_6_n_0 ;
  wire \result[7]_i_7_n_0 ;
  wire \result[7]_i_8_n_0 ;
  wire \result[7]_i_9_n_0 ;
  wire \result[8]_i_10_n_0 ;
  wire \result[8]_i_12_n_0 ;
  wire \result[8]_i_13_n_0 ;
  wire \result[8]_i_14_n_0 ;
  wire \result[8]_i_15_n_0 ;
  wire \result[8]_i_17_n_0 ;
  wire \result[8]_i_18_n_0 ;
  wire \result[8]_i_19_n_0 ;
  wire \result[8]_i_1_n_0 ;
  wire \result[8]_i_20_n_0 ;
  wire \result[8]_i_21_n_0 ;
  wire \result[8]_i_22_n_0 ;
  wire \result[8]_i_23_n_0 ;
  wire \result[8]_i_24_n_0 ;
  wire \result[8]_i_25_n_0 ;
  wire \result[8]_i_26_n_0 ;
  wire \result[8]_i_27_n_0 ;
  wire \result[8]_i_28_n_0 ;
  wire \result[8]_i_29_n_0 ;
  wire \result[8]_i_2_n_0 ;
  wire \result[8]_i_3_n_0 ;
  wire \result[8]_i_4_n_0 ;
  wire \result[8]_i_5_n_0 ;
  wire \result[8]_i_6_n_0 ;
  wire \result[8]_i_7_n_0 ;
  wire \result[8]_i_8_n_0 ;
  wire \result[8]_i_9_n_0 ;
  wire \result[9]_i_10_n_0 ;
  wire \result[9]_i_11_n_0 ;
  wire \result[9]_i_12_n_0 ;
  wire \result[9]_i_13_n_0 ;
  wire \result[9]_i_14_n_0 ;
  wire \result[9]_i_15_n_0 ;
  wire \result[9]_i_16_n_0 ;
  wire \result[9]_i_17_n_0 ;
  wire \result[9]_i_18_n_0 ;
  wire \result[9]_i_19_n_0 ;
  wire \result[9]_i_1_n_0 ;
  wire \result[9]_i_20_n_0 ;
  wire \result[9]_i_2_n_0 ;
  wire \result[9]_i_3_n_0 ;
  wire \result[9]_i_4_n_0 ;
  wire \result[9]_i_5_n_0 ;
  wire \result[9]_i_6_n_0 ;
  wire \result[9]_i_7_n_0 ;
  wire \result[9]_i_8_n_0 ;
  wire \result[9]_i_9_n_0 ;
  wire \result_reg[0]_i_106_n_0 ;
  wire \result_reg[0]_i_111_n_0 ;
  wire \result_reg[0]_i_40_n_0 ;
  wire \result_reg[0]_i_44_n_0 ;
  wire \result_reg[0]_i_53_n_0 ;
  wire \result_reg[0]_i_59_n_0 ;
  wire \result_reg[0]_i_65_n_0 ;
  wire \result_reg[0]_i_74_n_0 ;
  wire \result_reg[0]_i_83_n_0 ;
  wire \result_reg[0]_i_88_n_0 ;
  wire \result_reg[0]_i_97_n_0 ;
  wire \result_reg[11]_i_10_n_0 ;
  wire \result_reg[11]_i_18_n_0 ;
  wire \result_reg[11]_i_23_n_0 ;
  wire \result_reg[11]_i_23_n_4 ;
  wire \result_reg[11]_i_23_n_5 ;
  wire \result_reg[11]_i_23_n_6 ;
  wire \result_reg[11]_i_23_n_7 ;
  wire \result_reg[12]_i_11_n_0 ;
  wire \result_reg[12]_i_19_n_0 ;
  wire \result_reg[15]_i_13_n_0 ;
  wire \result_reg[15]_i_33_n_0 ;
  wire \result_reg[15]_i_33_n_4 ;
  wire \result_reg[15]_i_33_n_5 ;
  wire \result_reg[15]_i_33_n_6 ;
  wire \result_reg[15]_i_33_n_7 ;
  wire \result_reg[16]_i_6_n_0 ;
  wire \result_reg[19]_i_14_n_0 ;
  wire \result_reg[19]_i_14_n_4 ;
  wire \result_reg[19]_i_14_n_5 ;
  wire \result_reg[19]_i_14_n_6 ;
  wire \result_reg[19]_i_14_n_7 ;
  wire \result_reg[19]_i_16_n_0 ;
  wire \result_reg[19]_i_9_n_0 ;
  wire \result_reg[1]_i_9_n_0 ;
  wire \result_reg[20]_i_7_n_0 ;
  wire \result_reg[21]_i_13_n_0 ;
  wire \result_reg[21]_i_13_n_4 ;
  wire \result_reg[21]_i_13_n_5 ;
  wire \result_reg[21]_i_13_n_6 ;
  wire \result_reg[21]_i_13_n_7 ;
  wire \result_reg[21]_i_17_n_0 ;
  wire \result_reg[21]_i_17_n_4 ;
  wire \result_reg[21]_i_17_n_5 ;
  wire \result_reg[21]_i_17_n_6 ;
  wire \result_reg[21]_i_17_n_7 ;
  wire \result_reg[23]_i_14_n_0 ;
  wire \result_reg[23]_i_14_n_4 ;
  wire \result_reg[23]_i_14_n_5 ;
  wire \result_reg[23]_i_14_n_6 ;
  wire \result_reg[23]_i_14_n_7 ;
  wire \result_reg[23]_i_9_n_0 ;
  wire \result_reg[25]_i_11_n_0 ;
  wire \result_reg[25]_i_11_n_4 ;
  wire \result_reg[25]_i_11_n_5 ;
  wire \result_reg[25]_i_11_n_6 ;
  wire \result_reg[25]_i_11_n_7 ;
  wire \result_reg[26]_i_6_n_0 ;
  wire \result_reg[27]_i_19_n_0 ;
  wire \result_reg[27]_i_19_n_4 ;
  wire \result_reg[27]_i_19_n_5 ;
  wire \result_reg[27]_i_19_n_6 ;
  wire \result_reg[27]_i_19_n_7 ;
  wire \result_reg[27]_i_21_n_0 ;
  wire \result_reg[2]_i_11_n_0 ;
  wire \result_reg[30]_i_14_n_0 ;
  wire \result_reg[30]_i_14_n_4 ;
  wire \result_reg[30]_i_14_n_5 ;
  wire \result_reg[30]_i_14_n_6 ;
  wire \result_reg[30]_i_14_n_7 ;
  wire \result_reg[31]_i_19_n_7 ;
  wire \result_reg[31]_i_36_n_4 ;
  wire \result_reg[31]_i_36_n_5 ;
  wire \result_reg[31]_i_36_n_6 ;
  wire \result_reg[31]_i_36_n_7 ;
  wire \result_reg[3]_i_15_n_0 ;
  wire \result_reg[3]_i_17_n_0 ;
  wire \result_reg[3]_i_17_n_4 ;
  wire \result_reg[3]_i_17_n_5 ;
  wire \result_reg[3]_i_17_n_6 ;
  wire \result_reg[3]_i_17_n_7 ;
  wire \result_reg[7]_i_14_n_0 ;
  wire \result_reg[7]_i_14_n_4 ;
  wire \result_reg[7]_i_14_n_5 ;
  wire \result_reg[7]_i_14_n_6 ;
  wire \result_reg[7]_i_14_n_7 ;
  wire \result_reg[7]_i_2_n_0 ;
  wire \result_reg[8]_i_11_n_0 ;
  wire \result_reg[8]_i_16_n_0 ;
  wire \s_input_gps_count_ack[0]_i_1_n_0 ;
  wire \s_input_gps_count_ack[0]_i_2_n_0 ;
  wire \s_input_gps_count_ack_reg_n_0_[0] ;
  wire \s_input_gps_rx_ack[0]_i_1_n_0 ;
  wire \s_input_gps_rx_ack[0]_i_2_n_0 ;
  wire \s_input_gps_rx_ack[0]_i_3_n_0 ;
  wire \s_input_rs232_rx_ack[0]_i_1_n_0 ;
  wire \s_output_am_out[23]_i_2_n_0 ;
  wire [0:0]\s_output_am_out_reg[0]_0 ;
  wire \s_output_am_out_stb_reg[0]_0 ;
  wire \s_output_ctl_out[0]_i_1_n_0 ;
  wire \s_output_ctl_out[1]_i_1_n_0 ;
  wire \s_output_ctl_out[2]_i_1_n_0 ;
  wire \s_output_ctl_out[2]_i_2_n_0 ;
  wire \s_output_ctl_out_stb[0]_i_1_n_0 ;
  wire \s_output_freq_out[31]_i_1_n_0 ;
  wire \s_output_freq_out[31]_i_2_n_0 ;
  wire \s_output_freq_out[31]_i_3_n_0 ;
  wire \s_output_freq_out_stb[0]_i_1_n_0 ;
  wire \s_output_gps_tx[7]_i_1_n_0 ;
  wire \s_output_gps_tx_stb[0]_i_1_n_0 ;
  wire [0:0]\s_output_leds_reg[0]_0 ;
  wire \s_output_leds_stb_reg[0]_0 ;
  wire \s_output_rs232_tx[7]_i_2_n_0 ;
  wire [0:0]\s_output_rs232_tx_reg[0]_0 ;
  wire [15:0]sel;
  wire [3:0]state;
  wire \state[0]_i_1_n_0 ;
  wire \state[0]_i_2_n_0 ;
  wire \state[1]_i_1_n_0 ;
  wire \state[2]_i_1_n_0 ;
  wire \state[3]_i_10_n_0 ;
  wire \state[3]_i_11_n_0 ;
  wire \state[3]_i_12_n_0 ;
  wire \state[3]_i_13_n_0 ;
  wire \state[3]_i_14_n_0 ;
  wire \state[3]_i_15_n_0 ;
  wire \state[3]_i_16_n_0 ;
  wire \state[3]_i_17_n_0 ;
  wire \state[3]_i_18_n_0 ;
  wire \state[3]_i_19_n_0 ;
  wire \state[3]_i_1_n_0 ;
  wire \state[3]_i_20_n_0 ;
  wire \state[3]_i_2_n_0 ;
  wire \state[3]_i_3_n_0 ;
  wire \state[3]_i_4_n_0 ;
  wire \state[3]_i_5_n_0 ;
  wire \state[3]_i_6_n_0 ;
  wire \state[3]_i_7_n_0 ;
  wire \state[3]_i_8_n_0 ;
  wire \state[3]_i_9_n_0 ;
  wire [31:0]timer;
  wire [31:1]timer0;
  wire \timer[12]_i_3_n_0 ;
  wire \timer[12]_i_4_n_0 ;
  wire \timer[12]_i_5_n_0 ;
  wire \timer[12]_i_6_n_0 ;
  wire \timer[16]_i_3_n_0 ;
  wire \timer[16]_i_4_n_0 ;
  wire \timer[16]_i_5_n_0 ;
  wire \timer[16]_i_6_n_0 ;
  wire \timer[20]_i_3_n_0 ;
  wire \timer[20]_i_4_n_0 ;
  wire \timer[20]_i_5_n_0 ;
  wire \timer[20]_i_6_n_0 ;
  wire \timer[24]_i_3_n_0 ;
  wire \timer[24]_i_4_n_0 ;
  wire \timer[24]_i_5_n_0 ;
  wire \timer[24]_i_6_n_0 ;
  wire \timer[28]_i_3_n_0 ;
  wire \timer[28]_i_4_n_0 ;
  wire \timer[28]_i_5_n_0 ;
  wire \timer[28]_i_6_n_0 ;
  wire \timer[31]_i_10_n_0 ;
  wire \timer[31]_i_11_n_0 ;
  wire \timer[31]_i_12_n_0 ;
  wire \timer[31]_i_13_n_0 ;
  wire \timer[31]_i_14_n_0 ;
  wire \timer[31]_i_15_n_0 ;
  wire \timer[31]_i_16_n_0 ;
  wire \timer[31]_i_17_n_0 ;
  wire \timer[31]_i_1_n_0 ;
  wire \timer[31]_i_3_n_0 ;
  wire \timer[31]_i_4_n_0 ;
  wire \timer[31]_i_6_n_0 ;
  wire \timer[31]_i_7_n_0 ;
  wire \timer[31]_i_8_n_0 ;
  wire \timer[31]_i_9_n_0 ;
  wire \timer[4]_i_3_n_0 ;
  wire \timer[4]_i_4_n_0 ;
  wire \timer[4]_i_5_n_0 ;
  wire \timer[4]_i_6_n_0 ;
  wire \timer[8]_i_3_n_0 ;
  wire \timer[8]_i_4_n_0 ;
  wire \timer[8]_i_5_n_0 ;
  wire \timer[8]_i_6_n_0 ;
  wire \timer_clock[0]_i_5_n_0 ;
  wire [31:0]timer_clock_reg;
  wire \timer_clock_reg[0]_i_1_n_0 ;
  wire \timer_clock_reg[0]_i_1_n_4 ;
  wire \timer_clock_reg[0]_i_1_n_5 ;
  wire \timer_clock_reg[0]_i_1_n_6 ;
  wire \timer_clock_reg[0]_i_1_n_7 ;
  wire \timer_clock_reg[12]_i_1_n_0 ;
  wire \timer_clock_reg[12]_i_1_n_4 ;
  wire \timer_clock_reg[12]_i_1_n_5 ;
  wire \timer_clock_reg[12]_i_1_n_6 ;
  wire \timer_clock_reg[12]_i_1_n_7 ;
  wire \timer_clock_reg[16]_i_1_n_0 ;
  wire \timer_clock_reg[16]_i_1_n_4 ;
  wire \timer_clock_reg[16]_i_1_n_5 ;
  wire \timer_clock_reg[16]_i_1_n_6 ;
  wire \timer_clock_reg[16]_i_1_n_7 ;
  wire \timer_clock_reg[20]_i_1_n_0 ;
  wire \timer_clock_reg[20]_i_1_n_4 ;
  wire \timer_clock_reg[20]_i_1_n_5 ;
  wire \timer_clock_reg[20]_i_1_n_6 ;
  wire \timer_clock_reg[20]_i_1_n_7 ;
  wire \timer_clock_reg[24]_i_1_n_0 ;
  wire \timer_clock_reg[24]_i_1_n_4 ;
  wire \timer_clock_reg[24]_i_1_n_5 ;
  wire \timer_clock_reg[24]_i_1_n_6 ;
  wire \timer_clock_reg[24]_i_1_n_7 ;
  wire \timer_clock_reg[28]_i_1_n_4 ;
  wire \timer_clock_reg[28]_i_1_n_5 ;
  wire \timer_clock_reg[28]_i_1_n_6 ;
  wire \timer_clock_reg[28]_i_1_n_7 ;
  wire \timer_clock_reg[4]_i_1_n_0 ;
  wire \timer_clock_reg[4]_i_1_n_4 ;
  wire \timer_clock_reg[4]_i_1_n_5 ;
  wire \timer_clock_reg[4]_i_1_n_6 ;
  wire \timer_clock_reg[4]_i_1_n_7 ;
  wire \timer_clock_reg[8]_i_1_n_0 ;
  wire \timer_clock_reg[8]_i_1_n_4 ;
  wire \timer_clock_reg[8]_i_1_n_5 ;
  wire \timer_clock_reg[8]_i_1_n_6 ;
  wire \timer_clock_reg[8]_i_1_n_7 ;
  wire \timer_reg[12]_i_2_n_0 ;
  wire \timer_reg[16]_i_2_n_0 ;
  wire \timer_reg[20]_i_2_n_0 ;
  wire \timer_reg[24]_i_2_n_0 ;
  wire \timer_reg[28]_i_2_n_0 ;
  wire \timer_reg[4]_i_2_n_0 ;
  wire \timer_reg[8]_i_2_n_0 ;
  wire [1:0]tx_pa_reg;
  wire tx_rx_reg;
  wire write_enable;
  wire write_enable_reg_n_0;
  wire [31:0]write_output;
  wire \write_output[31]_i_1_n_0 ;
  wire \write_output[31]_i_2_n_0 ;
  wire \write_output[31]_i_3_n_0 ;
  wire \write_output[31]_i_4_n_0 ;
  wire [31:0]write_value;
  wire \write_value[0]_i_1_n_0 ;
  wire \write_value[10]_i_1_n_0 ;
  wire \write_value[11]_i_1_n_0 ;
  wire \write_value[12]_i_1_n_0 ;
  wire \write_value[13]_i_1_n_0 ;
  wire \write_value[14]_i_1_n_0 ;
  wire \write_value[15]_i_1_n_0 ;
  wire \write_value[1]_i_1_n_0 ;
  wire \write_value[2]_i_1_n_0 ;
  wire \write_value[31]_i_2_n_0 ;
  wire \write_value[3]_i_1_n_0 ;
  wire \write_value[4]_i_1_n_0 ;
  wire \write_value[5]_i_1_n_0 ;
  wire \write_value[6]_i_1_n_0 ;
  wire \write_value[7]_i_1_n_0 ;
  wire \write_value[8]_i_1_n_0 ;
  wire \write_value[9]_i_1_n_0 ;
  wire NLW_memory_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_0_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_SBITERR_UNCONNECTED;
  wire [31:4]NLW_memory_reg_0_DOADO_UNCONNECTED;
  wire [31:0]NLW_memory_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_0_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_1_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_1_SBITERR_UNCONNECTED;
  wire [31:4]NLW_memory_reg_1_DOADO_UNCONNECTED;
  wire [31:0]NLW_memory_reg_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_1_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_2_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_2_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_2_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_2_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_2_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_2_SBITERR_UNCONNECTED;
  wire [31:4]NLW_memory_reg_2_DOADO_UNCONNECTED;
  wire [31:0]NLW_memory_reg_2_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_2_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_2_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_2_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_2_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_3_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_3_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_3_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_3_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_3_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_3_SBITERR_UNCONNECTED;
  wire [31:4]NLW_memory_reg_3_DOADO_UNCONNECTED;
  wire [31:0]NLW_memory_reg_3_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_3_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_3_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_3_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_3_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_4_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_4_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_4_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_4_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_4_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_4_SBITERR_UNCONNECTED;
  wire [31:4]NLW_memory_reg_4_DOADO_UNCONNECTED;
  wire [31:0]NLW_memory_reg_4_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_4_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_4_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_4_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_4_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_5_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_5_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_5_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_5_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_5_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_5_SBITERR_UNCONNECTED;
  wire [31:4]NLW_memory_reg_5_DOADO_UNCONNECTED;
  wire [31:0]NLW_memory_reg_5_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_5_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_5_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_5_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_5_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_6_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_6_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_6_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_6_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_6_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_6_SBITERR_UNCONNECTED;
  wire [31:4]NLW_memory_reg_6_DOADO_UNCONNECTED;
  wire [31:0]NLW_memory_reg_6_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_6_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_6_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_6_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_6_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_7_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_7_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_7_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_7_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_7_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_7_SBITERR_UNCONNECTED;
  wire [31:4]NLW_memory_reg_7_DOADO_UNCONNECTED;
  wire [31:0]NLW_memory_reg_7_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_7_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_7_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_7_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_7_RDADDRECC_UNCONNECTED;
  wire NLW_product_b_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_product_b_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_product_b_reg_OVERFLOW_UNCONNECTED;
  wire NLW_product_b_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_product_b_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_product_b_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_product_b_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_product_b_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_product_b_reg_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_product_b_reg_P_UNCONNECTED;
  wire [47:0]NLW_product_b_reg_PCOUT_UNCONNECTED;
  wire NLW_product_c_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_product_c_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_product_c_reg_OVERFLOW_UNCONNECTED;
  wire NLW_product_c_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_product_c_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_product_c_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_product_c_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_product_c_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_product_c_reg_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_product_c_reg_P_UNCONNECTED;
  wire [47:0]NLW_product_c_reg_PCOUT_UNCONNECTED;
  wire [2:0]\NLW_program_counter_reg[12]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_program_counter_reg[15]_i_5_CO_UNCONNECTED ;
  wire [3:3]\NLW_program_counter_reg[15]_i_5_O_UNCONNECTED ;
  wire [2:0]\NLW_program_counter_reg[4]_i_3_CO_UNCONNECTED ;
  wire [2:0]\NLW_program_counter_reg[8]_i_3_CO_UNCONNECTED ;
  wire NLW_program_counter_reg_rep_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_program_counter_reg_rep_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_program_counter_reg_rep_0_DBITERR_UNCONNECTED;
  wire NLW_program_counter_reg_rep_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_program_counter_reg_rep_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_program_counter_reg_rep_0_SBITERR_UNCONNECTED;
  wire [31:16]NLW_program_counter_reg_rep_0_DOADO_UNCONNECTED;
  wire [31:0]NLW_program_counter_reg_rep_0_DOBDO_UNCONNECTED;
  wire [3:2]NLW_program_counter_reg_rep_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_program_counter_reg_rep_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_program_counter_reg_rep_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_program_counter_reg_rep_0_RDADDRECC_UNCONNECTED;
  wire NLW_program_counter_reg_rep_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_program_counter_reg_rep_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_program_counter_reg_rep_1_DBITERR_UNCONNECTED;
  wire NLW_program_counter_reg_rep_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_program_counter_reg_rep_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_program_counter_reg_rep_1_SBITERR_UNCONNECTED;
  wire [31:11]NLW_program_counter_reg_rep_1_DOADO_UNCONNECTED;
  wire [31:0]NLW_program_counter_reg_rep_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_program_counter_reg_rep_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_program_counter_reg_rep_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_program_counter_reg_rep_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_program_counter_reg_rep_1_RDADDRECC_UNCONNECTED;
  wire [3:1]\NLW_quotient_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_quotient_reg[0]_i_1_O_UNCONNECTED ;
  wire [1:0]NLW_registers_reg_r1_0_15_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_registers_reg_r1_0_15_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_registers_reg_r1_0_15_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_registers_reg_r1_0_15_24_29_DOD_UNCONNECTED;
  wire [1:0]NLW_registers_reg_r1_0_15_30_31_DOB_UNCONNECTED;
  wire [1:0]NLW_registers_reg_r1_0_15_30_31_DOC_UNCONNECTED;
  wire [1:0]NLW_registers_reg_r1_0_15_30_31_DOD_UNCONNECTED;
  wire [1:0]NLW_registers_reg_r1_0_15_6_11_DOD_UNCONNECTED;
  wire [1:0]NLW_registers_reg_r2_0_15_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_registers_reg_r2_0_15_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_registers_reg_r2_0_15_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_registers_reg_r2_0_15_24_29_DOD_UNCONNECTED;
  wire [1:0]NLW_registers_reg_r2_0_15_30_31_DOB_UNCONNECTED;
  wire [1:0]NLW_registers_reg_r2_0_15_30_31_DOC_UNCONNECTED;
  wire [1:0]NLW_registers_reg_r2_0_15_30_31_DOD_UNCONNECTED;
  wire [1:0]NLW_registers_reg_r2_0_15_6_11_DOD_UNCONNECTED;
  wire [2:0]\NLW_remainder_reg[11]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_remainder_reg[15]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_remainder_reg[19]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_remainder_reg[23]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_remainder_reg[27]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_remainder_reg[31]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_remainder_reg[3]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_remainder_reg[7]_i_2_CO_UNCONNECTED ;
  wire NLW_result0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_result0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_result0_OVERFLOW_UNCONNECTED;
  wire NLW_result0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_result0_PATTERNDETECT_UNCONNECTED;
  wire NLW_result0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_result0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_result0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_result0_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_result0_P_UNCONNECTED;
  wire [47:0]NLW_result0_PCOUT_UNCONNECTED;
  wire [2:0]\NLW_result_reg[0]_i_106_CO_UNCONNECTED ;
  wire [3:0]\NLW_result_reg[0]_i_106_O_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[0]_i_111_CO_UNCONNECTED ;
  wire [3:0]\NLW_result_reg[0]_i_111_O_UNCONNECTED ;
  wire [3:0]\NLW_result_reg[0]_i_25_CO_UNCONNECTED ;
  wire [3:0]\NLW_result_reg[0]_i_25_O_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[0]_i_26_CO_UNCONNECTED ;
  wire [3:0]\NLW_result_reg[0]_i_26_O_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[0]_i_30_CO_UNCONNECTED ;
  wire [3:0]\NLW_result_reg[0]_i_30_O_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[0]_i_34_CO_UNCONNECTED ;
  wire [3:0]\NLW_result_reg[0]_i_34_O_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[0]_i_40_CO_UNCONNECTED ;
  wire [3:0]\NLW_result_reg[0]_i_40_O_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[0]_i_44_CO_UNCONNECTED ;
  wire [3:0]\NLW_result_reg[0]_i_44_O_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[0]_i_53_CO_UNCONNECTED ;
  wire [3:0]\NLW_result_reg[0]_i_53_O_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[0]_i_59_CO_UNCONNECTED ;
  wire [3:0]\NLW_result_reg[0]_i_59_O_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[0]_i_65_CO_UNCONNECTED ;
  wire [3:0]\NLW_result_reg[0]_i_65_O_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[0]_i_74_CO_UNCONNECTED ;
  wire [3:0]\NLW_result_reg[0]_i_74_O_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[0]_i_83_CO_UNCONNECTED ;
  wire [3:0]\NLW_result_reg[0]_i_83_O_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[0]_i_88_CO_UNCONNECTED ;
  wire [3:0]\NLW_result_reg[0]_i_88_O_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[0]_i_97_CO_UNCONNECTED ;
  wire [3:0]\NLW_result_reg[0]_i_97_O_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[11]_i_10_CO_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[11]_i_18_CO_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[11]_i_23_CO_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[12]_i_11_CO_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[12]_i_19_CO_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[15]_i_13_CO_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[15]_i_15_CO_UNCONNECTED ;
  wire [3:3]\NLW_result_reg[15]_i_15_O_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[15]_i_33_CO_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[16]_i_6_CO_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[19]_i_14_CO_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[19]_i_16_CO_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[19]_i_9_CO_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[1]_i_9_CO_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[20]_i_7_CO_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[21]_i_13_CO_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[21]_i_17_CO_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[23]_i_14_CO_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[23]_i_9_CO_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[25]_i_11_CO_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[26]_i_6_CO_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[27]_i_19_CO_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[27]_i_21_CO_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[2]_i_11_CO_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[30]_i_14_CO_UNCONNECTED ;
  wire [3:0]\NLW_result_reg[31]_i_14_CO_UNCONNECTED ;
  wire [3:0]\NLW_result_reg[31]_i_19_CO_UNCONNECTED ;
  wire [3:1]\NLW_result_reg[31]_i_19_O_UNCONNECTED ;
  wire [3:0]\NLW_result_reg[31]_i_27_CO_UNCONNECTED ;
  wire [3:0]\NLW_result_reg[31]_i_36_CO_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[3]_i_15_CO_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[3]_i_17_CO_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[7]_i_14_CO_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[8]_i_11_CO_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[8]_i_16_CO_UNCONNECTED ;
  wire [2:0]\NLW_timer_clock_reg[0]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_timer_clock_reg[12]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_timer_clock_reg[16]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_timer_clock_reg[20]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_timer_clock_reg[24]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_timer_clock_reg[28]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_timer_clock_reg[4]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_timer_clock_reg[8]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_timer_reg[12]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_timer_reg[16]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_timer_reg[20]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_timer_reg[24]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_timer_reg[28]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_timer_reg[31]_i_5_CO_UNCONNECTED ;
  wire [3:3]\NLW_timer_reg[31]_i_5_O_UNCONNECTED ;
  wire [2:0]\NLW_timer_reg[4]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_timer_reg[8]_i_2_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h0200000000000000)) 
    \a_lo[31]_i_1 
       (.I0(\a_lo[31]_i_2_n_0 ),
        .I1(state[3]),
        .I2(state[2]),
        .I3(\write_output[31]_i_2_n_0 ),
        .I4(opcode_2[4]),
        .I5(opcode_2[3]),
        .O(\a_lo[31]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \a_lo[31]_i_2 
       (.I0(opcode_2[2]),
        .I1(opcode_2[1]),
        .I2(opcode_2[0]),
        .O(\a_lo[31]_i_2_n_0 ));
  FDRE \a_lo_reg[0] 
       (.C(clk),
        .CE(\a_lo[31]_i_1_n_0 ),
        .D(\read_input[0]_i_1_n_0 ),
        .Q(a_lo[0]),
        .R(1'b0));
  FDRE \a_lo_reg[10] 
       (.C(clk),
        .CE(\a_lo[31]_i_1_n_0 ),
        .D(\read_input[10]_i_1_n_0 ),
        .Q(a_lo[10]),
        .R(1'b0));
  FDRE \a_lo_reg[11] 
       (.C(clk),
        .CE(\a_lo[31]_i_1_n_0 ),
        .D(\read_input[11]_i_1_n_0 ),
        .Q(a_lo[11]),
        .R(1'b0));
  FDRE \a_lo_reg[12] 
       (.C(clk),
        .CE(\a_lo[31]_i_1_n_0 ),
        .D(\read_input[12]_i_1_n_0 ),
        .Q(a_lo[12]),
        .R(1'b0));
  FDRE \a_lo_reg[13] 
       (.C(clk),
        .CE(\a_lo[31]_i_1_n_0 ),
        .D(\read_input[13]_i_1_n_0 ),
        .Q(a_lo[13]),
        .R(1'b0));
  FDRE \a_lo_reg[14] 
       (.C(clk),
        .CE(\a_lo[31]_i_1_n_0 ),
        .D(\read_input[14]_i_1_n_0 ),
        .Q(a_lo[14]),
        .R(1'b0));
  FDRE \a_lo_reg[15] 
       (.C(clk),
        .CE(\a_lo[31]_i_1_n_0 ),
        .D(\read_input[15]_i_1_n_0 ),
        .Q(a_lo[15]),
        .R(1'b0));
  FDRE \a_lo_reg[16] 
       (.C(clk),
        .CE(\a_lo[31]_i_1_n_0 ),
        .D(p_1_in[0]),
        .Q(a_lo[16]),
        .R(1'b0));
  FDRE \a_lo_reg[17] 
       (.C(clk),
        .CE(\a_lo[31]_i_1_n_0 ),
        .D(p_1_in[1]),
        .Q(a_lo[17]),
        .R(1'b0));
  FDRE \a_lo_reg[18] 
       (.C(clk),
        .CE(\a_lo[31]_i_1_n_0 ),
        .D(p_1_in[2]),
        .Q(a_lo[18]),
        .R(1'b0));
  FDRE \a_lo_reg[19] 
       (.C(clk),
        .CE(\a_lo[31]_i_1_n_0 ),
        .D(p_1_in[3]),
        .Q(a_lo[19]),
        .R(1'b0));
  FDRE \a_lo_reg[1] 
       (.C(clk),
        .CE(\a_lo[31]_i_1_n_0 ),
        .D(\read_input[1]_i_1_n_0 ),
        .Q(a_lo[1]),
        .R(1'b0));
  FDRE \a_lo_reg[20] 
       (.C(clk),
        .CE(\a_lo[31]_i_1_n_0 ),
        .D(p_1_in[4]),
        .Q(a_lo[20]),
        .R(1'b0));
  FDRE \a_lo_reg[21] 
       (.C(clk),
        .CE(\a_lo[31]_i_1_n_0 ),
        .D(p_1_in[5]),
        .Q(a_lo[21]),
        .R(1'b0));
  FDRE \a_lo_reg[22] 
       (.C(clk),
        .CE(\a_lo[31]_i_1_n_0 ),
        .D(p_1_in[6]),
        .Q(a_lo[22]),
        .R(1'b0));
  FDRE \a_lo_reg[23] 
       (.C(clk),
        .CE(\a_lo[31]_i_1_n_0 ),
        .D(p_1_in[7]),
        .Q(a_lo[23]),
        .R(1'b0));
  FDRE \a_lo_reg[24] 
       (.C(clk),
        .CE(\a_lo[31]_i_1_n_0 ),
        .D(p_1_in[8]),
        .Q(a_lo[24]),
        .R(1'b0));
  FDRE \a_lo_reg[25] 
       (.C(clk),
        .CE(\a_lo[31]_i_1_n_0 ),
        .D(p_1_in[9]),
        .Q(a_lo[25]),
        .R(1'b0));
  FDRE \a_lo_reg[26] 
       (.C(clk),
        .CE(\a_lo[31]_i_1_n_0 ),
        .D(p_1_in[10]),
        .Q(a_lo[26]),
        .R(1'b0));
  FDRE \a_lo_reg[27] 
       (.C(clk),
        .CE(\a_lo[31]_i_1_n_0 ),
        .D(p_1_in[11]),
        .Q(a_lo[27]),
        .R(1'b0));
  FDRE \a_lo_reg[28] 
       (.C(clk),
        .CE(\a_lo[31]_i_1_n_0 ),
        .D(p_1_in[12]),
        .Q(a_lo[28]),
        .R(1'b0));
  FDRE \a_lo_reg[29] 
       (.C(clk),
        .CE(\a_lo[31]_i_1_n_0 ),
        .D(p_1_in[13]),
        .Q(a_lo[29]),
        .R(1'b0));
  FDRE \a_lo_reg[2] 
       (.C(clk),
        .CE(\a_lo[31]_i_1_n_0 ),
        .D(\read_input[2]_i_1_n_0 ),
        .Q(a_lo[2]),
        .R(1'b0));
  FDRE \a_lo_reg[30] 
       (.C(clk),
        .CE(\a_lo[31]_i_1_n_0 ),
        .D(p_1_in[14]),
        .Q(a_lo[30]),
        .R(1'b0));
  FDRE \a_lo_reg[31] 
       (.C(clk),
        .CE(\a_lo[31]_i_1_n_0 ),
        .D(p_1_in[15]),
        .Q(a_lo[31]),
        .R(1'b0));
  FDRE \a_lo_reg[3] 
       (.C(clk),
        .CE(\a_lo[31]_i_1_n_0 ),
        .D(\read_input[3]_i_1_n_0 ),
        .Q(a_lo[3]),
        .R(1'b0));
  FDRE \a_lo_reg[4] 
       (.C(clk),
        .CE(\a_lo[31]_i_1_n_0 ),
        .D(\read_input[4]_i_1_n_0 ),
        .Q(a_lo[4]),
        .R(1'b0));
  FDRE \a_lo_reg[5] 
       (.C(clk),
        .CE(\a_lo[31]_i_1_n_0 ),
        .D(\read_input[5]_i_1_n_0 ),
        .Q(a_lo[5]),
        .R(1'b0));
  FDRE \a_lo_reg[6] 
       (.C(clk),
        .CE(\a_lo[31]_i_1_n_0 ),
        .D(\read_input[6]_i_1_n_0 ),
        .Q(a_lo[6]),
        .R(1'b0));
  FDRE \a_lo_reg[7] 
       (.C(clk),
        .CE(\a_lo[31]_i_1_n_0 ),
        .D(\read_input[7]_i_1_n_0 ),
        .Q(a_lo[7]),
        .R(1'b0));
  FDRE \a_lo_reg[8] 
       (.C(clk),
        .CE(\a_lo[31]_i_1_n_0 ),
        .D(\read_input[8]_i_1_n_0 ),
        .Q(a_lo[8]),
        .R(1'b0));
  FDRE \a_lo_reg[9] 
       (.C(clk),
        .CE(\a_lo[31]_i_1_n_0 ),
        .D(\read_input[9]_i_1_n_0 ),
        .Q(a_lo[9]),
        .R(1'b0));
  FDRE \address_a_2_reg[0] 
       (.C(clk),
        .CE(\literal_2[15]_i_1_n_0 ),
        .D(address_a[0]),
        .Q(address_a_2[0]),
        .R(1'b0));
  FDRE \address_a_2_reg[1] 
       (.C(clk),
        .CE(\literal_2[15]_i_1_n_0 ),
        .D(address_a[1]),
        .Q(address_a_2[1]),
        .R(1'b0));
  FDRE \address_a_2_reg[2] 
       (.C(clk),
        .CE(\literal_2[15]_i_1_n_0 ),
        .D(address_a[2]),
        .Q(address_a_2[2]),
        .R(1'b0));
  FDRE \address_a_2_reg[3] 
       (.C(clk),
        .CE(\literal_2[15]_i_1_n_0 ),
        .D(address_a[3]),
        .Q(address_a_2[3]),
        .R(1'b0));
  FDRE \address_b_2_reg[0] 
       (.C(clk),
        .CE(\literal_2[15]_i_1_n_0 ),
        .D(program_counter_reg_rep_0_n_52),
        .Q(address_b_2[0]),
        .R(1'b0));
  FDRE \address_b_2_reg[1] 
       (.C(clk),
        .CE(\literal_2[15]_i_1_n_0 ),
        .D(program_counter_reg_rep_0_n_51),
        .Q(address_b_2[1]),
        .R(1'b0));
  FDRE \address_b_2_reg[2] 
       (.C(clk),
        .CE(\literal_2[15]_i_1_n_0 ),
        .D(program_counter_reg_rep_0_n_50),
        .Q(address_b_2[2]),
        .R(1'b0));
  FDRE \address_b_2_reg[3] 
       (.C(clk),
        .CE(\literal_2[15]_i_1_n_0 ),
        .D(program_counter_reg_rep_0_n_49),
        .Q(address_b_2[3]),
        .R(1'b0));
  FDRE \address_z_2_reg[0] 
       (.C(clk),
        .CE(\literal_2[15]_i_1_n_0 ),
        .D(address_z[0]),
        .Q(address_z_2[0]),
        .R(1'b0));
  FDRE \address_z_2_reg[1] 
       (.C(clk),
        .CE(\literal_2[15]_i_1_n_0 ),
        .D(address_z[1]),
        .Q(address_z_2[1]),
        .R(1'b0));
  FDRE \address_z_2_reg[2] 
       (.C(clk),
        .CE(\literal_2[15]_i_1_n_0 ),
        .D(address_z[2]),
        .Q(address_z_2[2]),
        .R(1'b0));
  FDRE \address_z_2_reg[3] 
       (.C(clk),
        .CE(\literal_2[15]_i_1_n_0 ),
        .D(address_z[3]),
        .Q(address_z_2[3]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h1000)) 
    \address_z_3[3]_i_1 
       (.I0(state[3]),
        .I1(state[2]),
        .I2(state[1]),
        .I3(state[0]),
        .O(\address_z_3[3]_i_1_n_0 ));
  FDRE \address_z_3_reg[0] 
       (.C(clk),
        .CE(\address_z_3[3]_i_1_n_0 ),
        .D(address_z_2[0]),
        .Q(address_z_3[0]),
        .R(internal_rst_reg));
  FDRE \address_z_3_reg[1] 
       (.C(clk),
        .CE(\address_z_3[3]_i_1_n_0 ),
        .D(address_z_2[1]),
        .Q(address_z_3[1]),
        .R(internal_rst_reg));
  FDRE \address_z_3_reg[2] 
       (.C(clk),
        .CE(\address_z_3[3]_i_1_n_0 ),
        .D(address_z_2[2]),
        .Q(address_z_3[2]),
        .R(internal_rst_reg));
  FDRE \address_z_3_reg[3] 
       (.C(clk),
        .CE(\address_z_3[3]_i_1_n_0 ),
        .D(address_z_2[3]),
        .Q(address_z_3[3]),
        .R(internal_rst_reg));
  LUT2 #(
    .INIT(4'h9)) 
    delta0_carry__0_i_1
       (.I0(output_am_out[15]),
        .I1(Q[7]),
        .O(\delta_reg[7] [3]));
  LUT2 #(
    .INIT(4'h9)) 
    delta0_carry__0_i_1__0
       (.I0(output_am_out[7]),
        .I1(\last_input_reg[7] [7]),
        .O(\delta_reg[7]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    delta0_carry__0_i_2
       (.I0(output_am_out[14]),
        .I1(Q[6]),
        .O(\delta_reg[7] [2]));
  LUT2 #(
    .INIT(4'h9)) 
    delta0_carry__0_i_2__0
       (.I0(output_am_out[6]),
        .I1(\last_input_reg[7] [6]),
        .O(\delta_reg[7]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    delta0_carry__0_i_3
       (.I0(output_am_out[13]),
        .I1(Q[5]),
        .O(\delta_reg[7] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    delta0_carry__0_i_3__0
       (.I0(output_am_out[5]),
        .I1(\last_input_reg[7] [5]),
        .O(\delta_reg[7]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    delta0_carry__0_i_4
       (.I0(output_am_out[12]),
        .I1(Q[4]),
        .O(\delta_reg[7] [0]));
  LUT2 #(
    .INIT(4'h9)) 
    delta0_carry__0_i_4__0
       (.I0(output_am_out[4]),
        .I1(\last_input_reg[7] [4]),
        .O(\delta_reg[7]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    delta0_carry_i_1
       (.I0(output_am_out[11]),
        .I1(Q[3]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    delta0_carry_i_1__0
       (.I0(output_am_out[3]),
        .I1(\last_input_reg[7] [3]),
        .O(\delta_reg[3] [3]));
  LUT2 #(
    .INIT(4'h9)) 
    delta0_carry_i_2
       (.I0(output_am_out[10]),
        .I1(Q[2]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    delta0_carry_i_2__0
       (.I0(output_am_out[2]),
        .I1(\last_input_reg[7] [2]),
        .O(\delta_reg[3] [2]));
  LUT2 #(
    .INIT(4'h9)) 
    delta0_carry_i_3
       (.I0(output_am_out[9]),
        .I1(Q[1]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h9)) 
    delta0_carry_i_3__0
       (.I0(output_am_out[1]),
        .I1(\last_input_reg[7] [1]),
        .O(\delta_reg[3] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    delta0_carry_i_4
       (.I0(output_am_out[8]),
        .I1(Q[0]),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h9)) 
    delta0_carry_i_4__0
       (.I0(output_am_out[0]),
        .I1(\last_input_reg[7] [0]),
        .O(\delta_reg[3] [0]));
  LUT3 #(
    .INIT(8'hB8)) 
    dithering_i_1
       (.I0(control),
        .I1(tx_rx_reg),
        .I2(dithering),
        .O(dithering_reg));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dividend[0]_i_1 
       (.I0(\read_input[0]_i_1_n_0 ),
        .I1(\divisor[31]_i_1_n_0 ),
        .O(\dividend[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend[10]_i_1 
       (.I0(\read_input[10]_i_1_n_0 ),
        .I1(\divisor[31]_i_1_n_0 ),
        .I2(dividend0[10]),
        .O(\dividend[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend[11]_i_1 
       (.I0(\read_input[11]_i_1_n_0 ),
        .I1(\divisor[31]_i_1_n_0 ),
        .I2(dividend0[11]),
        .O(\dividend[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend[12]_i_1 
       (.I0(\read_input[12]_i_1_n_0 ),
        .I1(\divisor[31]_i_1_n_0 ),
        .I2(dividend0[12]),
        .O(\dividend[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend[13]_i_1 
       (.I0(\read_input[13]_i_1_n_0 ),
        .I1(\divisor[31]_i_1_n_0 ),
        .I2(dividend0[13]),
        .O(\dividend[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend[14]_i_1 
       (.I0(\read_input[14]_i_1_n_0 ),
        .I1(\divisor[31]_i_1_n_0 ),
        .I2(dividend0[14]),
        .O(\dividend[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend[15]_i_1 
       (.I0(\read_input[15]_i_1_n_0 ),
        .I1(\divisor[31]_i_1_n_0 ),
        .I2(dividend0[15]),
        .O(\dividend[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend[16]_i_1 
       (.I0(p_1_in[0]),
        .I1(\divisor[31]_i_1_n_0 ),
        .I2(dividend0[16]),
        .O(\dividend[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend[17]_i_1 
       (.I0(p_1_in[1]),
        .I1(\divisor[31]_i_1_n_0 ),
        .I2(dividend0[17]),
        .O(\dividend[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend[18]_i_1 
       (.I0(p_1_in[2]),
        .I1(\divisor[31]_i_1_n_0 ),
        .I2(dividend0[18]),
        .O(\dividend[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend[19]_i_1 
       (.I0(p_1_in[3]),
        .I1(\divisor[31]_i_1_n_0 ),
        .I2(dividend0[19]),
        .O(\dividend[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend[1]_i_1 
       (.I0(\read_input[1]_i_1_n_0 ),
        .I1(\divisor[31]_i_1_n_0 ),
        .I2(dividend0[1]),
        .O(\dividend[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \dividend[20]_i_1 
       (.I0(result[20]),
        .I1(operand_a1),
        .I2(register_a[20]),
        .I3(\divisor[31]_i_1_n_0 ),
        .I4(dividend0[20]),
        .O(\dividend[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend[21]_i_1 
       (.I0(p_1_in[5]),
        .I1(\divisor[31]_i_1_n_0 ),
        .I2(dividend0[21]),
        .O(\dividend[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend[22]_i_1 
       (.I0(p_1_in[6]),
        .I1(\divisor[31]_i_1_n_0 ),
        .I2(dividend0[22]),
        .O(\dividend[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend[23]_i_1 
       (.I0(p_1_in[7]),
        .I1(\divisor[31]_i_1_n_0 ),
        .I2(dividend0[23]),
        .O(\dividend[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend[24]_i_1 
       (.I0(p_1_in[8]),
        .I1(\divisor[31]_i_1_n_0 ),
        .I2(dividend0[24]),
        .O(\dividend[24]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \dividend[25]_i_1 
       (.I0(result[25]),
        .I1(operand_a1),
        .I2(register_a[25]),
        .I3(\divisor[31]_i_1_n_0 ),
        .I4(dividend0[25]),
        .O(\dividend[25]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \dividend[26]_i_1 
       (.I0(result[26]),
        .I1(operand_a1),
        .I2(register_a[26]),
        .I3(\divisor[31]_i_1_n_0 ),
        .I4(dividend0[26]),
        .O(\dividend[26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend[27]_i_1 
       (.I0(p_1_in[11]),
        .I1(\divisor[31]_i_1_n_0 ),
        .I2(dividend0[27]),
        .O(\dividend[27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend[28]_i_1 
       (.I0(p_1_in[12]),
        .I1(\divisor[31]_i_1_n_0 ),
        .I2(dividend0[28]),
        .O(\dividend[28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend[29]_i_1 
       (.I0(p_1_in[13]),
        .I1(\divisor[31]_i_1_n_0 ),
        .I2(dividend0[29]),
        .O(\dividend[29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend[2]_i_1 
       (.I0(\read_input[2]_i_1_n_0 ),
        .I1(\divisor[31]_i_1_n_0 ),
        .I2(dividend0[2]),
        .O(\dividend[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend[30]_i_1 
       (.I0(p_1_in[14]),
        .I1(\divisor[31]_i_1_n_0 ),
        .I2(dividend0[30]),
        .O(\dividend[30]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend[31]_i_1 
       (.I0(p_1_in[15]),
        .I1(\divisor[31]_i_1_n_0 ),
        .I2(dividend0[31]),
        .O(\dividend[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend[3]_i_1 
       (.I0(\read_input[3]_i_1_n_0 ),
        .I1(\divisor[31]_i_1_n_0 ),
        .I2(dividend0[3]),
        .O(\dividend[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend[4]_i_1 
       (.I0(\read_input[4]_i_1_n_0 ),
        .I1(\divisor[31]_i_1_n_0 ),
        .I2(dividend0[4]),
        .O(\dividend[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend[5]_i_1 
       (.I0(\read_input[5]_i_1_n_0 ),
        .I1(\divisor[31]_i_1_n_0 ),
        .I2(dividend0[5]),
        .O(\dividend[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend[6]_i_1 
       (.I0(\read_input[6]_i_1_n_0 ),
        .I1(\divisor[31]_i_1_n_0 ),
        .I2(dividend0[6]),
        .O(\dividend[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend[7]_i_1 
       (.I0(\read_input[7]_i_1_n_0 ),
        .I1(\divisor[31]_i_1_n_0 ),
        .I2(dividend0[7]),
        .O(\dividend[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend[8]_i_1 
       (.I0(\read_input[8]_i_1_n_0 ),
        .I1(\divisor[31]_i_1_n_0 ),
        .I2(dividend0[8]),
        .O(\dividend[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend[9]_i_1 
       (.I0(\read_input[9]_i_1_n_0 ),
        .I1(\divisor[31]_i_1_n_0 ),
        .I2(dividend0[9]),
        .O(\dividend[9]_i_1_n_0 ));
  FDRE \dividend_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\dividend[0]_i_1_n_0 ),
        .Q(dividend0[1]),
        .R(1'b0));
  FDRE \dividend_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\dividend[10]_i_1_n_0 ),
        .Q(dividend0[11]),
        .R(1'b0));
  FDRE \dividend_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\dividend[11]_i_1_n_0 ),
        .Q(dividend0[12]),
        .R(1'b0));
  FDRE \dividend_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\dividend[12]_i_1_n_0 ),
        .Q(dividend0[13]),
        .R(1'b0));
  FDRE \dividend_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\dividend[13]_i_1_n_0 ),
        .Q(dividend0[14]),
        .R(1'b0));
  FDRE \dividend_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\dividend[14]_i_1_n_0 ),
        .Q(dividend0[15]),
        .R(1'b0));
  FDRE \dividend_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\dividend[15]_i_1_n_0 ),
        .Q(dividend0[16]),
        .R(1'b0));
  FDRE \dividend_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\dividend[16]_i_1_n_0 ),
        .Q(dividend0[17]),
        .R(1'b0));
  FDRE \dividend_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\dividend[17]_i_1_n_0 ),
        .Q(dividend0[18]),
        .R(1'b0));
  FDRE \dividend_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\dividend[18]_i_1_n_0 ),
        .Q(dividend0[19]),
        .R(1'b0));
  FDRE \dividend_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\dividend[19]_i_1_n_0 ),
        .Q(dividend0[20]),
        .R(1'b0));
  FDRE \dividend_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\dividend[1]_i_1_n_0 ),
        .Q(dividend0[2]),
        .R(1'b0));
  FDRE \dividend_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\dividend[20]_i_1_n_0 ),
        .Q(dividend0[21]),
        .R(1'b0));
  FDRE \dividend_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\dividend[21]_i_1_n_0 ),
        .Q(dividend0[22]),
        .R(1'b0));
  FDRE \dividend_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\dividend[22]_i_1_n_0 ),
        .Q(dividend0[23]),
        .R(1'b0));
  FDRE \dividend_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\dividend[23]_i_1_n_0 ),
        .Q(dividend0[24]),
        .R(1'b0));
  FDRE \dividend_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(\dividend[24]_i_1_n_0 ),
        .Q(dividend0[25]),
        .R(1'b0));
  FDRE \dividend_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(\dividend[25]_i_1_n_0 ),
        .Q(dividend0[26]),
        .R(1'b0));
  FDRE \dividend_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(\dividend[26]_i_1_n_0 ),
        .Q(dividend0[27]),
        .R(1'b0));
  FDRE \dividend_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(\dividend[27]_i_1_n_0 ),
        .Q(dividend0[28]),
        .R(1'b0));
  FDRE \dividend_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(\dividend[28]_i_1_n_0 ),
        .Q(dividend0[29]),
        .R(1'b0));
  FDRE \dividend_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(\dividend[29]_i_1_n_0 ),
        .Q(dividend0[30]),
        .R(1'b0));
  FDRE \dividend_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\dividend[2]_i_1_n_0 ),
        .Q(dividend0[3]),
        .R(1'b0));
  FDRE \dividend_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(\dividend[30]_i_1_n_0 ),
        .Q(dividend0[31]),
        .R(1'b0));
  FDRE \dividend_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(\dividend[31]_i_1_n_0 ),
        .Q(p_0_in1_in[0]),
        .R(1'b0));
  FDRE \dividend_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\dividend[3]_i_1_n_0 ),
        .Q(dividend0[4]),
        .R(1'b0));
  FDRE \dividend_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\dividend[4]_i_1_n_0 ),
        .Q(dividend0[5]),
        .R(1'b0));
  FDRE \dividend_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\dividend[5]_i_1_n_0 ),
        .Q(dividend0[6]),
        .R(1'b0));
  FDRE \dividend_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\dividend[6]_i_1_n_0 ),
        .Q(dividend0[7]),
        .R(1'b0));
  FDRE \dividend_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\dividend[7]_i_1_n_0 ),
        .Q(dividend0[8]),
        .R(1'b0));
  FDRE \dividend_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\dividend[8]_i_1_n_0 ),
        .Q(dividend0[9]),
        .R(1'b0));
  FDRE \dividend_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\dividend[9]_i_1_n_0 ),
        .Q(dividend0[10]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000028)) 
    \divisor[31]_i_1 
       (.I0(\divisor[31]_i_2_n_0 ),
        .I1(opcode_2[2]),
        .I2(opcode_2[3]),
        .I3(opcode_2[0]),
        .I4(state[3]),
        .I5(state[2]),
        .O(\divisor[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \divisor[31]_i_2 
       (.I0(opcode_2[1]),
        .I1(state[0]),
        .I2(state[1]),
        .I3(opcode_2[4]),
        .O(\divisor[31]_i_2_n_0 ));
  FDRE \divisor_reg[0] 
       (.C(clk),
        .CE(\divisor[31]_i_1_n_0 ),
        .D(\write_value[0]_i_1_n_0 ),
        .Q(divisor[0]),
        .R(1'b0));
  FDRE \divisor_reg[10] 
       (.C(clk),
        .CE(\divisor[31]_i_1_n_0 ),
        .D(\write_value[10]_i_1_n_0 ),
        .Q(divisor[10]),
        .R(1'b0));
  FDRE \divisor_reg[11] 
       (.C(clk),
        .CE(\divisor[31]_i_1_n_0 ),
        .D(\write_value[11]_i_1_n_0 ),
        .Q(divisor[11]),
        .R(1'b0));
  FDRE \divisor_reg[12] 
       (.C(clk),
        .CE(\divisor[31]_i_1_n_0 ),
        .D(\write_value[12]_i_1_n_0 ),
        .Q(divisor[12]),
        .R(1'b0));
  FDRE \divisor_reg[13] 
       (.C(clk),
        .CE(\divisor[31]_i_1_n_0 ),
        .D(\write_value[13]_i_1_n_0 ),
        .Q(divisor[13]),
        .R(1'b0));
  FDRE \divisor_reg[14] 
       (.C(clk),
        .CE(\divisor[31]_i_1_n_0 ),
        .D(\write_value[14]_i_1_n_0 ),
        .Q(divisor[14]),
        .R(1'b0));
  FDRE \divisor_reg[15] 
       (.C(clk),
        .CE(\divisor[31]_i_1_n_0 ),
        .D(\write_value[15]_i_1_n_0 ),
        .Q(divisor[15]),
        .R(1'b0));
  FDRE \divisor_reg[16] 
       (.C(clk),
        .CE(\divisor[31]_i_1_n_0 ),
        .D(p_0_in[0]),
        .Q(divisor[16]),
        .R(1'b0));
  FDRE \divisor_reg[17] 
       (.C(clk),
        .CE(\divisor[31]_i_1_n_0 ),
        .D(p_0_in[1]),
        .Q(divisor[17]),
        .R(1'b0));
  FDRE \divisor_reg[18] 
       (.C(clk),
        .CE(\divisor[31]_i_1_n_0 ),
        .D(p_0_in[2]),
        .Q(divisor[18]),
        .R(1'b0));
  FDRE \divisor_reg[19] 
       (.C(clk),
        .CE(\divisor[31]_i_1_n_0 ),
        .D(p_0_in[3]),
        .Q(divisor[19]),
        .R(1'b0));
  FDRE \divisor_reg[1] 
       (.C(clk),
        .CE(\divisor[31]_i_1_n_0 ),
        .D(\write_value[1]_i_1_n_0 ),
        .Q(divisor[1]),
        .R(1'b0));
  FDRE \divisor_reg[20] 
       (.C(clk),
        .CE(\divisor[31]_i_1_n_0 ),
        .D(p_0_in[4]),
        .Q(divisor[20]),
        .R(1'b0));
  FDRE \divisor_reg[21] 
       (.C(clk),
        .CE(\divisor[31]_i_1_n_0 ),
        .D(p_0_in[5]),
        .Q(divisor[21]),
        .R(1'b0));
  FDRE \divisor_reg[22] 
       (.C(clk),
        .CE(\divisor[31]_i_1_n_0 ),
        .D(p_0_in[6]),
        .Q(divisor[22]),
        .R(1'b0));
  FDRE \divisor_reg[23] 
       (.C(clk),
        .CE(\divisor[31]_i_1_n_0 ),
        .D(p_0_in[7]),
        .Q(divisor[23]),
        .R(1'b0));
  FDRE \divisor_reg[24] 
       (.C(clk),
        .CE(\divisor[31]_i_1_n_0 ),
        .D(p_0_in[8]),
        .Q(divisor[24]),
        .R(1'b0));
  FDRE \divisor_reg[25] 
       (.C(clk),
        .CE(\divisor[31]_i_1_n_0 ),
        .D(p_0_in[9]),
        .Q(divisor[25]),
        .R(1'b0));
  FDRE \divisor_reg[26] 
       (.C(clk),
        .CE(\divisor[31]_i_1_n_0 ),
        .D(p_0_in[10]),
        .Q(divisor[26]),
        .R(1'b0));
  FDRE \divisor_reg[27] 
       (.C(clk),
        .CE(\divisor[31]_i_1_n_0 ),
        .D(p_0_in[11]),
        .Q(divisor[27]),
        .R(1'b0));
  FDRE \divisor_reg[28] 
       (.C(clk),
        .CE(\divisor[31]_i_1_n_0 ),
        .D(p_0_in[12]),
        .Q(divisor[28]),
        .R(1'b0));
  FDRE \divisor_reg[29] 
       (.C(clk),
        .CE(\divisor[31]_i_1_n_0 ),
        .D(p_0_in[13]),
        .Q(divisor[29]),
        .R(1'b0));
  FDRE \divisor_reg[2] 
       (.C(clk),
        .CE(\divisor[31]_i_1_n_0 ),
        .D(\write_value[2]_i_1_n_0 ),
        .Q(divisor[2]),
        .R(1'b0));
  FDRE \divisor_reg[30] 
       (.C(clk),
        .CE(\divisor[31]_i_1_n_0 ),
        .D(p_0_in[14]),
        .Q(divisor[30]),
        .R(1'b0));
  FDRE \divisor_reg[31] 
       (.C(clk),
        .CE(\divisor[31]_i_1_n_0 ),
        .D(p_0_in[15]),
        .Q(divisor[31]),
        .R(1'b0));
  FDRE \divisor_reg[3] 
       (.C(clk),
        .CE(\divisor[31]_i_1_n_0 ),
        .D(\write_value[3]_i_1_n_0 ),
        .Q(divisor[3]),
        .R(1'b0));
  FDRE \divisor_reg[4] 
       (.C(clk),
        .CE(\divisor[31]_i_1_n_0 ),
        .D(\write_value[4]_i_1_n_0 ),
        .Q(divisor[4]),
        .R(1'b0));
  FDRE \divisor_reg[5] 
       (.C(clk),
        .CE(\divisor[31]_i_1_n_0 ),
        .D(\write_value[5]_i_1_n_0 ),
        .Q(divisor[5]),
        .R(1'b0));
  FDRE \divisor_reg[6] 
       (.C(clk),
        .CE(\divisor[31]_i_1_n_0 ),
        .D(\write_value[6]_i_1_n_0 ),
        .Q(divisor[6]),
        .R(1'b0));
  FDRE \divisor_reg[7] 
       (.C(clk),
        .CE(\divisor[31]_i_1_n_0 ),
        .D(\write_value[7]_i_1_n_0 ),
        .Q(divisor[7]),
        .R(1'b0));
  FDRE \divisor_reg[8] 
       (.C(clk),
        .CE(\divisor[31]_i_1_n_0 ),
        .D(\write_value[8]_i_1_n_0 ),
        .Q(divisor[8]),
        .R(1'b0));
  FDRE \divisor_reg[9] 
       (.C(clk),
        .CE(\divisor[31]_i_1_n_0 ),
        .D(\write_value[9]_i_1_n_0 ),
        .Q(divisor[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hF1A7B84B)) 
    g0_b0
       (.I0(opcode_2[0]),
        .I1(opcode_2[1]),
        .I2(opcode_2[2]),
        .I3(opcode_2[3]),
        .I4(opcode_2[4]),
        .O(g0_b0_n_0));
  LUT3 #(
    .INIT(8'h10)) 
    \literal_2[15]_i_1 
       (.I0(state[3]),
        .I1(state[2]),
        .I2(state[1]),
        .O(\literal_2[15]_i_1_n_0 ));
  FDRE \literal_2_reg[10] 
       (.C(clk),
        .CE(\literal_2[15]_i_1_n_0 ),
        .D(program_counter_reg_rep_0_n_42),
        .Q(literal_2[10]),
        .R(1'b0));
  FDRE \literal_2_reg[11] 
       (.C(clk),
        .CE(\literal_2[15]_i_1_n_0 ),
        .D(program_counter_reg_rep_0_n_41),
        .Q(literal_2[11]),
        .R(1'b0));
  FDRE \literal_2_reg[12] 
       (.C(clk),
        .CE(\literal_2[15]_i_1_n_0 ),
        .D(program_counter_reg_rep_0_n_40),
        .Q(literal_2[12]),
        .R(1'b0));
  FDRE \literal_2_reg[13] 
       (.C(clk),
        .CE(\literal_2[15]_i_1_n_0 ),
        .D(program_counter_reg_rep_0_n_39),
        .Q(literal_2[13]),
        .R(1'b0));
  FDRE \literal_2_reg[14] 
       (.C(clk),
        .CE(\literal_2[15]_i_1_n_0 ),
        .D(program_counter_reg_rep_0_n_38),
        .Q(literal_2[14]),
        .R(1'b0));
  FDRE \literal_2_reg[15] 
       (.C(clk),
        .CE(\literal_2[15]_i_1_n_0 ),
        .D(program_counter_reg_rep_0_n_37),
        .Q(literal_2[15]),
        .R(1'b0));
  FDRE \literal_2_reg[4] 
       (.C(clk),
        .CE(\literal_2[15]_i_1_n_0 ),
        .D(program_counter_reg_rep_0_n_48),
        .Q(literal_2[4]),
        .R(1'b0));
  FDRE \literal_2_reg[5] 
       (.C(clk),
        .CE(\literal_2[15]_i_1_n_0 ),
        .D(program_counter_reg_rep_0_n_47),
        .Q(literal_2[5]),
        .R(1'b0));
  FDRE \literal_2_reg[6] 
       (.C(clk),
        .CE(\literal_2[15]_i_1_n_0 ),
        .D(program_counter_reg_rep_0_n_46),
        .Q(literal_2[6]),
        .R(1'b0));
  FDRE \literal_2_reg[7] 
       (.C(clk),
        .CE(\literal_2[15]_i_1_n_0 ),
        .D(program_counter_reg_rep_0_n_45),
        .Q(literal_2[7]),
        .R(1'b0));
  FDRE \literal_2_reg[8] 
       (.C(clk),
        .CE(\literal_2[15]_i_1_n_0 ),
        .D(program_counter_reg_rep_0_n_44),
        .Q(literal_2[8]),
        .R(1'b0));
  FDRE \literal_2_reg[9] 
       (.C(clk),
        .CE(\literal_2[15]_i_1_n_0 ),
        .D(program_counter_reg_rep_0_n_43),
        .Q(literal_2[9]),
        .R(1'b0));
  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "131104" *) 
  (* RTL_RAM_NAME = "memory" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "8191" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(0)) 
    memory_reg_0
       (.ADDRARDADDR({1'b1,\read_input[12]_i_1_n_0 ,\read_input[11]_i_1_n_0 ,\read_input[10]_i_1_n_0 ,\read_input[9]_i_1_n_0 ,\read_input[8]_i_1_n_0 ,\read_input[7]_i_1_n_0 ,\read_input[6]_i_1_n_0 ,\read_input[5]_i_1_n_0 ,\read_input[4]_i_1_n_0 ,\read_input[3]_i_1_n_0 ,\read_input[2]_i_1_n_0 ,\read_input[1]_i_1_n_0 ,\read_input[0]_i_1_n_0 ,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_memory_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_memory_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\write_value[3]_i_1_n_0 ,\write_value[2]_i_1_n_0 ,\write_value[1]_i_1_n_0 ,\write_value[0]_i_1_n_0 }),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_memory_reg_0_DOADO_UNCONNECTED[31:4],load_data[3:0]}),
        .DOBDO(NLW_memory_reg_0_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_memory_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_memory_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_0_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,p_0_in__0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    memory_reg_0_i_1
       (.I0(\address_z_3[3]_i_1_n_0 ),
        .I1(opcode_2[2]),
        .I2(opcode_2[1]),
        .I3(opcode_2[0]),
        .I4(opcode_2[4]),
        .I5(opcode_2[3]),
        .O(p_0_in__0));
  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  (* IS_CLOCK_GATED *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* POWER_OPTED_CE = "ENARDEN=NEW" *) 
  (* RTL_RAM_BITS = "131104" *) 
  (* RTL_RAM_NAME = "memory" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "8191" *) 
  (* bram_slice_begin = "4" *) 
  (* bram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(0)) 
    memory_reg_1
       (.ADDRARDADDR({1'b1,\read_input[12]_i_1_n_0 ,\read_input[11]_i_1_n_0 ,\read_input[10]_i_1_n_0 ,\read_input[9]_i_1_n_0 ,\read_input[8]_i_1_n_0 ,\read_input[7]_i_1_n_0 ,\read_input[6]_i_1_n_0 ,\read_input[5]_i_1_n_0 ,\read_input[4]_i_1_n_0 ,\read_input[3]_i_1_n_0 ,\read_input[2]_i_1_n_0 ,\read_input[1]_i_1_n_0 ,\read_input[0]_i_1_n_0 ,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_memory_reg_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_memory_reg_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\write_value[7]_i_1_n_0 ,\write_value[6]_i_1_n_0 ,\write_value[5]_i_1_n_0 ,\write_value[4]_i_1_n_0 }),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_memory_reg_1_DOADO_UNCONNECTED[31:4],load_data[7:4]}),
        .DOBDO(NLW_memory_reg_1_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_memory_reg_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(memory_reg_1_ENARDEN_cooolgate_en_sig_1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_memory_reg_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_1_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,p_0_in__0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'hd)) 
    memory_reg_1_ENARDEN_cooolgate_en_gate_1
       (.I0(pwropt),
        .I1(p_0_in__0),
        .O(memory_reg_1_ENARDEN_cooolgate_en_sig_1));
  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  (* IS_CLOCK_GATED *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* POWER_OPTED_CE = "ENARDEN=NEW" *) 
  (* RTL_RAM_BITS = "131104" *) 
  (* RTL_RAM_NAME = "memory" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "8191" *) 
  (* bram_slice_begin = "8" *) 
  (* bram_slice_end = "11" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(0)) 
    memory_reg_2
       (.ADDRARDADDR({1'b1,\read_input[12]_i_1_n_0 ,\read_input[11]_i_1_n_0 ,\read_input[10]_i_1_n_0 ,\read_input[9]_i_1_n_0 ,\read_input[8]_i_1_n_0 ,\read_input[7]_i_1_n_0 ,\read_input[6]_i_1_n_0 ,\read_input[5]_i_1_n_0 ,\read_input[4]_i_1_n_0 ,\read_input[3]_i_1_n_0 ,\read_input[2]_i_1_n_0 ,\read_input[1]_i_1_n_0 ,\read_input[0]_i_1_n_0 ,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_memory_reg_2_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_2_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_memory_reg_2_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\write_value[11]_i_1_n_0 ,\write_value[10]_i_1_n_0 ,\write_value[9]_i_1_n_0 ,\write_value[8]_i_1_n_0 }),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_memory_reg_2_DOADO_UNCONNECTED[31:4],load_data[11:8]}),
        .DOBDO(NLW_memory_reg_2_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_memory_reg_2_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_2_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_2_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(memory_reg_2_ENARDEN_cooolgate_en_sig_2),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_memory_reg_2_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_2_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_2_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_2_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,p_0_in__0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'hd)) 
    memory_reg_2_ENARDEN_cooolgate_en_gate_3
       (.I0(pwropt),
        .I1(p_0_in__0),
        .O(memory_reg_2_ENARDEN_cooolgate_en_sig_2));
  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  (* IS_CLOCK_GATED *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* POWER_OPTED_CE = "ENARDEN=NEW" *) 
  (* RTL_RAM_BITS = "131104" *) 
  (* RTL_RAM_NAME = "memory" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "8191" *) 
  (* bram_slice_begin = "12" *) 
  (* bram_slice_end = "15" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(0)) 
    memory_reg_3
       (.ADDRARDADDR({1'b1,\read_input[12]_i_1_n_0 ,\read_input[11]_i_1_n_0 ,\read_input[10]_i_1_n_0 ,\read_input[9]_i_1_n_0 ,\read_input[8]_i_1_n_0 ,\read_input[7]_i_1_n_0 ,\read_input[6]_i_1_n_0 ,\read_input[5]_i_1_n_0 ,\read_input[4]_i_1_n_0 ,\read_input[3]_i_1_n_0 ,\read_input[2]_i_1_n_0 ,\read_input[1]_i_1_n_0 ,\read_input[0]_i_1_n_0 ,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_memory_reg_3_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_3_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_memory_reg_3_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\write_value[15]_i_1_n_0 ,\write_value[14]_i_1_n_0 ,\write_value[13]_i_1_n_0 ,\write_value[12]_i_1_n_0 }),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_memory_reg_3_DOADO_UNCONNECTED[31:4],load_data[15:12]}),
        .DOBDO(NLW_memory_reg_3_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_memory_reg_3_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_3_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_3_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(memory_reg_3_ENARDEN_cooolgate_en_sig_3),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_memory_reg_3_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_3_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_3_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_3_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,p_0_in__0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'hd)) 
    memory_reg_3_ENARDEN_cooolgate_en_gate_5
       (.I0(pwropt),
        .I1(p_0_in__0),
        .O(memory_reg_3_ENARDEN_cooolgate_en_sig_3));
  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  (* IS_CLOCK_GATED *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* POWER_OPTED_CE = "ENARDEN=NEW" *) 
  (* RTL_RAM_BITS = "131104" *) 
  (* RTL_RAM_NAME = "memory" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "8191" *) 
  (* bram_slice_begin = "16" *) 
  (* bram_slice_end = "19" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(0)) 
    memory_reg_4
       (.ADDRARDADDR({1'b1,\read_input[12]_i_1_n_0 ,\read_input[11]_i_1_n_0 ,\read_input[10]_i_1_n_0 ,\read_input[9]_i_1_n_0 ,\read_input[8]_i_1_n_0 ,\read_input[7]_i_1_n_0 ,\read_input[6]_i_1_n_0 ,\read_input[5]_i_1_n_0 ,\read_input[4]_i_1_n_0 ,\read_input[3]_i_1_n_0 ,\read_input[2]_i_1_n_0 ,\read_input[1]_i_1_n_0 ,\read_input[0]_i_1_n_0 ,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_memory_reg_4_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_4_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_memory_reg_4_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_0_in[3:0]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_memory_reg_4_DOADO_UNCONNECTED[31:4],load_data[19:16]}),
        .DOBDO(NLW_memory_reg_4_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_memory_reg_4_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_4_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_4_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(memory_reg_4_ENARDEN_cooolgate_en_sig_4),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_memory_reg_4_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_4_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_4_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_4_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,p_0_in__0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'hd)) 
    memory_reg_4_ENARDEN_cooolgate_en_gate_7
       (.I0(pwropt),
        .I1(p_0_in__0),
        .O(memory_reg_4_ENARDEN_cooolgate_en_sig_4));
  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  (* IS_CLOCK_GATED *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* POWER_OPTED_CE = "ENARDEN=NEW" *) 
  (* RTL_RAM_BITS = "131104" *) 
  (* RTL_RAM_NAME = "memory" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "8191" *) 
  (* bram_slice_begin = "20" *) 
  (* bram_slice_end = "23" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(0)) 
    memory_reg_5
       (.ADDRARDADDR({1'b1,\read_input[12]_i_1_n_0 ,\read_input[11]_i_1_n_0 ,\read_input[10]_i_1_n_0 ,\read_input[9]_i_1_n_0 ,\read_input[8]_i_1_n_0 ,\read_input[7]_i_1_n_0 ,\read_input[6]_i_1_n_0 ,\read_input[5]_i_1_n_0 ,\read_input[4]_i_1_n_0 ,\read_input[3]_i_1_n_0 ,\read_input[2]_i_1_n_0 ,\read_input[1]_i_1_n_0 ,\read_input[0]_i_1_n_0 ,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_memory_reg_5_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_5_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_memory_reg_5_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_0_in[7:4]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_memory_reg_5_DOADO_UNCONNECTED[31:4],load_data[23:20]}),
        .DOBDO(NLW_memory_reg_5_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_memory_reg_5_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_5_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_5_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(memory_reg_5_ENARDEN_cooolgate_en_sig_5),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_memory_reg_5_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_5_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_5_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_5_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,p_0_in__0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'hd)) 
    memory_reg_5_ENARDEN_cooolgate_en_gate_9
       (.I0(pwropt),
        .I1(p_0_in__0),
        .O(memory_reg_5_ENARDEN_cooolgate_en_sig_5));
  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  (* IS_CLOCK_GATED *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* POWER_OPTED_CE = "ENARDEN=NEW" *) 
  (* RTL_RAM_BITS = "131104" *) 
  (* RTL_RAM_NAME = "memory" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "8191" *) 
  (* bram_slice_begin = "24" *) 
  (* bram_slice_end = "27" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(0)) 
    memory_reg_6
       (.ADDRARDADDR({1'b1,\read_input[12]_i_1_n_0 ,\read_input[11]_i_1_n_0 ,\read_input[10]_i_1_n_0 ,\read_input[9]_i_1_n_0 ,\read_input[8]_i_1_n_0 ,\read_input[7]_i_1_n_0 ,\read_input[6]_i_1_n_0 ,\read_input[5]_i_1_n_0 ,\read_input[4]_i_1_n_0 ,\read_input[3]_i_1_n_0 ,\read_input[2]_i_1_n_0 ,\read_input[1]_i_1_n_0 ,\read_input[0]_i_1_n_0 ,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_memory_reg_6_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_6_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_memory_reg_6_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_0_in[11:8]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_memory_reg_6_DOADO_UNCONNECTED[31:4],load_data[27:24]}),
        .DOBDO(NLW_memory_reg_6_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_memory_reg_6_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_6_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_6_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(memory_reg_6_ENARDEN_cooolgate_en_sig_6),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_memory_reg_6_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_6_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_6_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_6_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,p_0_in__0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'hd)) 
    memory_reg_6_ENARDEN_cooolgate_en_gate_11
       (.I0(pwropt),
        .I1(p_0_in__0),
        .O(memory_reg_6_ENARDEN_cooolgate_en_sig_6));
  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  (* IS_CLOCK_GATED *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* POWER_OPTED_CE = "ENARDEN=NEW" *) 
  (* RTL_RAM_BITS = "131104" *) 
  (* RTL_RAM_NAME = "memory" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "8191" *) 
  (* bram_slice_begin = "28" *) 
  (* bram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(0)) 
    memory_reg_7
       (.ADDRARDADDR({1'b1,\read_input[12]_i_1_n_0 ,\read_input[11]_i_1_n_0 ,\read_input[10]_i_1_n_0 ,\read_input[9]_i_1_n_0 ,\read_input[8]_i_1_n_0 ,\read_input[7]_i_1_n_0 ,\read_input[6]_i_1_n_0 ,\read_input[5]_i_1_n_0 ,\read_input[4]_i_1_n_0 ,\read_input[3]_i_1_n_0 ,\read_input[2]_i_1_n_0 ,\read_input[1]_i_1_n_0 ,\read_input[0]_i_1_n_0 ,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_memory_reg_7_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_7_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_memory_reg_7_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_0_in[15:12]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_memory_reg_7_DOADO_UNCONNECTED[31:4],load_data[31:28]}),
        .DOBDO(NLW_memory_reg_7_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_memory_reg_7_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_7_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_7_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(memory_reg_7_ENARDEN_cooolgate_en_sig_7),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_memory_reg_7_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_7_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_7_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_7_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,p_0_in__0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'hd)) 
    memory_reg_7_ENARDEN_cooolgate_en_gate_13
       (.I0(pwropt),
        .I1(p_0_in__0),
        .O(memory_reg_7_ENARDEN_cooolgate_en_sig_7));
  FDRE \opcode_2_reg[0] 
       (.C(clk),
        .CE(\literal_2[15]_i_1_n_0 ),
        .D(opcode[0]),
        .Q(opcode_2[0]),
        .R(1'b0));
  FDRE \opcode_2_reg[1] 
       (.C(clk),
        .CE(\literal_2[15]_i_1_n_0 ),
        .D(opcode[1]),
        .Q(opcode_2[1]),
        .R(1'b0));
  FDRE \opcode_2_reg[2] 
       (.C(clk),
        .CE(\literal_2[15]_i_1_n_0 ),
        .D(opcode[2]),
        .Q(opcode_2[2]),
        .R(1'b0));
  FDRE \opcode_2_reg[3] 
       (.C(clk),
        .CE(\literal_2[15]_i_1_n_0 ),
        .D(opcode[3]),
        .Q(opcode_2[3]),
        .R(1'b0));
  FDRE \opcode_2_reg[4] 
       (.C(clk),
        .CE(\literal_2[15]_i_1_n_0 ),
        .D(opcode[4]),
        .Q(opcode_2[4]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    product_b_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\read_input[15]_i_1_n_0 ,\read_input[14]_i_1_n_0 ,\read_input[13]_i_1_n_0 ,\read_input[12]_i_1_n_0 ,\read_input[11]_i_1_n_0 ,\read_input[10]_i_1_n_0 ,\read_input[9]_i_1_n_0 ,\read_input[8]_i_1_n_0 ,\read_input[7]_i_1_n_0 ,\read_input[6]_i_1_n_0 ,\read_input[5]_i_1_n_0 ,\read_input[4]_i_1_n_0 ,\read_input[3]_i_1_n_0 ,\read_input[2]_i_1_n_0 ,\read_input[1]_i_1_n_0 ,\read_input[0]_i_1_n_0 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_product_b_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,p_0_in}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_product_b_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_product_b_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_product_b_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(product_c_reg_i_1_n_0),
        .CEP(1'b0),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_product_b_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_product_b_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_product_b_reg_P_UNCONNECTED[47:16],C}),
        .PATTERNBDETECT(NLW_product_b_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_product_b_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_product_b_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_product_b_reg_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    product_c_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_1_in}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_product_c_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,\write_value[15]_i_1_n_0 ,\write_value[14]_i_1_n_0 ,\write_value[13]_i_1_n_0 ,\write_value[12]_i_1_n_0 ,\write_value[11]_i_1_n_0 ,\write_value[10]_i_1_n_0 ,\write_value[9]_i_1_n_0 ,\write_value[8]_i_1_n_0 ,\write_value[7]_i_1_n_0 ,\write_value[6]_i_1_n_0 ,\write_value[5]_i_1_n_0 ,\write_value[4]_i_1_n_0 ,\write_value[3]_i_1_n_0 ,\write_value[2]_i_1_n_0 ,\write_value[1]_i_1_n_0 ,\write_value[0]_i_1_n_0 }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_product_c_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_product_c_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_product_c_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(product_c_reg_i_1_n_0),
        .CEP(1'b0),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_product_c_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_product_c_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_product_c_reg_P_UNCONNECTED[47:16],A,product_c_reg_n_104,product_c_reg_n_105}),
        .PATTERNBDETECT(NLW_product_c_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_product_c_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_product_c_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_product_c_reg_UNDERFLOW_UNCONNECTED));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    product_c_reg_i_1
       (.I0(opcode_2[4]),
        .I1(\write_output[31]_i_2_n_0 ),
        .I2(opcode_2[1]),
        .I3(\write_output[31]_i_4_n_0 ),
        .I4(opcode_2[0]),
        .I5(\write_output[31]_i_3_n_0 ),
        .O(product_c_reg_i_1_n_0));
  LUT6 #(
    .INIT(64'h707F407F404F407F)) 
    \program_counter[0]_i_1 
       (.I0(\program_counter[0]_i_2_n_0 ),
        .I1(\program_counter[15]_i_4_n_0 ),
        .I2(\write_output[31]_i_2_n_0 ),
        .I3(\program_counter_reg_n_0_[0] ),
        .I4(\program_counter[15]_i_6_n_0 ),
        .I5(address_b_2[0]),
        .O(sel[0]));
  LUT5 #(
    .INIT(32'h74447477)) 
    \program_counter[0]_i_2 
       (.I0(\read_input[0]_i_1_n_0 ),
        .I1(\program_counter[15]_i_7_n_0 ),
        .I2(\program_counter_reg_n_0_[0] ),
        .I3(\program_counter[15]_i_8_n_0 ),
        .I4(address_b_2[0]),
        .O(\program_counter[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h7F707F404F407F40)) 
    \program_counter[10]_i_1 
       (.I0(\program_counter[10]_i_2_n_0 ),
        .I1(\program_counter[15]_i_4_n_0 ),
        .I2(\write_output[31]_i_2_n_0 ),
        .I3(\program_counter_reg[12]_i_3_n_6 ),
        .I4(\program_counter[15]_i_6_n_0 ),
        .I5(literal_2[10]),
        .O(sel[10]));
  LUT5 #(
    .INIT(32'h47444777)) 
    \program_counter[10]_i_2 
       (.I0(\read_input[10]_i_1_n_0 ),
        .I1(\program_counter[15]_i_7_n_0 ),
        .I2(\program_counter_reg[12]_i_3_n_6 ),
        .I3(\program_counter[15]_i_8_n_0 ),
        .I4(literal_2[10]),
        .O(\program_counter[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h7F707F404F407F40)) 
    \program_counter[11]_i_1 
       (.I0(\program_counter[11]_i_2_n_0 ),
        .I1(\program_counter[15]_i_4_n_0 ),
        .I2(\write_output[31]_i_2_n_0 ),
        .I3(\program_counter_reg[12]_i_3_n_5 ),
        .I4(\program_counter[15]_i_6_n_0 ),
        .I5(literal_2[11]),
        .O(sel[11]));
  LUT5 #(
    .INIT(32'h47444777)) 
    \program_counter[11]_i_2 
       (.I0(\read_input[11]_i_1_n_0 ),
        .I1(\program_counter[15]_i_7_n_0 ),
        .I2(\program_counter_reg[12]_i_3_n_5 ),
        .I3(\program_counter[15]_i_8_n_0 ),
        .I4(literal_2[11]),
        .O(\program_counter[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h7477FFFF74440000)) 
    \program_counter[12]_i_1 
       (.I0(\program_counter[12]_i_2_n_0 ),
        .I1(\program_counter[15]_i_4_n_0 ),
        .I2(literal_2[12]),
        .I3(\program_counter[15]_i_6_n_0 ),
        .I4(\write_output[31]_i_2_n_0 ),
        .I5(\program_counter_reg[12]_i_3_n_4 ),
        .O(sel[12]));
  LUT5 #(
    .INIT(32'h47444777)) 
    \program_counter[12]_i_2 
       (.I0(\read_input[12]_i_1_n_0 ),
        .I1(\program_counter[15]_i_7_n_0 ),
        .I2(\program_counter_reg[12]_i_3_n_4 ),
        .I3(\program_counter[15]_i_8_n_0 ),
        .I4(literal_2[12]),
        .O(\program_counter[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h7477FFFF74440000)) 
    \program_counter[13]_i_1 
       (.I0(\program_counter[13]_i_2_n_0 ),
        .I1(\program_counter[15]_i_4_n_0 ),
        .I2(literal_2[13]),
        .I3(\program_counter[15]_i_6_n_0 ),
        .I4(\write_output[31]_i_2_n_0 ),
        .I5(\program_counter_reg[15]_i_5_n_7 ),
        .O(sel[13]));
  LUT5 #(
    .INIT(32'h47444777)) 
    \program_counter[13]_i_2 
       (.I0(\read_input[13]_i_1_n_0 ),
        .I1(\program_counter[15]_i_7_n_0 ),
        .I2(\program_counter_reg[15]_i_5_n_7 ),
        .I3(\program_counter[15]_i_8_n_0 ),
        .I4(literal_2[13]),
        .O(\program_counter[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h7F707F404F407F40)) 
    \program_counter[14]_i_1 
       (.I0(\program_counter[14]_i_2_n_0 ),
        .I1(\program_counter[15]_i_4_n_0 ),
        .I2(\write_output[31]_i_2_n_0 ),
        .I3(\program_counter_reg[15]_i_5_n_6 ),
        .I4(\program_counter[15]_i_6_n_0 ),
        .I5(literal_2[14]),
        .O(sel[14]));
  LUT5 #(
    .INIT(32'h47444777)) 
    \program_counter[14]_i_2 
       (.I0(\read_input[14]_i_1_n_0 ),
        .I1(\program_counter[15]_i_7_n_0 ),
        .I2(\program_counter_reg[15]_i_5_n_6 ),
        .I3(\program_counter[15]_i_8_n_0 ),
        .I4(literal_2[14]),
        .O(\program_counter[14]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1110)) 
    \program_counter[15]_i_1 
       (.I0(state[3]),
        .I1(state[2]),
        .I2(state[1]),
        .I3(state[0]),
        .O(instruction0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \program_counter[15]_i_12 
       (.I0(p_1_in[0]),
        .I1(\read_input[15]_i_1_n_0 ),
        .I2(\read_input[0]_i_1_n_0 ),
        .I3(\read_input[1]_i_1_n_0 ),
        .I4(\read_input[13]_i_1_n_0 ),
        .I5(\read_input[14]_i_1_n_0 ),
        .O(\program_counter[15]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0BF808F80BF80)) 
    \program_counter[15]_i_2 
       (.I0(\program_counter[15]_i_3_n_0 ),
        .I1(\program_counter[15]_i_4_n_0 ),
        .I2(\write_output[31]_i_2_n_0 ),
        .I3(\program_counter_reg[15]_i_5_n_5 ),
        .I4(\program_counter[15]_i_6_n_0 ),
        .I5(literal_2[15]),
        .O(sel[15]));
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \program_counter[15]_i_3 
       (.I0(\read_input[15]_i_1_n_0 ),
        .I1(\program_counter[15]_i_7_n_0 ),
        .I2(literal_2[15]),
        .I3(\program_counter[15]_i_8_n_0 ),
        .I4(\program_counter_reg[15]_i_5_n_5 ),
        .O(\program_counter[15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h02400000)) 
    \program_counter[15]_i_4 
       (.I0(opcode_2[2]),
        .I1(opcode_2[0]),
        .I2(opcode_2[4]),
        .I3(opcode_2[3]),
        .I4(opcode_2[1]),
        .O(\program_counter[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000080000380C0)) 
    \program_counter[15]_i_6 
       (.I0(\program_counter[15]_i_8_n_0 ),
        .I1(opcode_2[1]),
        .I2(opcode_2[0]),
        .I3(opcode_2[2]),
        .I4(opcode_2[3]),
        .I5(opcode_2[4]),
        .O(\program_counter[15]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h00080188)) 
    \program_counter[15]_i_7 
       (.I0(opcode_2[1]),
        .I1(opcode_2[0]),
        .I2(opcode_2[2]),
        .I3(opcode_2[3]),
        .I4(opcode_2[4]),
        .O(\program_counter[15]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \program_counter[15]_i_8 
       (.I0(\result[0]_i_22_n_0 ),
        .I1(\result[0]_i_36_n_0 ),
        .I2(\program_counter[15]_i_12_n_0 ),
        .I3(\result[0]_i_21_n_0 ),
        .O(\program_counter[15]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h7F707F404F407F40)) 
    \program_counter[1]_i_1 
       (.I0(\program_counter[1]_i_2_n_0 ),
        .I1(\program_counter[15]_i_4_n_0 ),
        .I2(\write_output[31]_i_2_n_0 ),
        .I3(\program_counter_reg[4]_i_3_n_7 ),
        .I4(\program_counter[15]_i_6_n_0 ),
        .I5(address_b_2[1]),
        .O(sel[1]));
  LUT5 #(
    .INIT(32'h47444777)) 
    \program_counter[1]_i_2 
       (.I0(\read_input[1]_i_1_n_0 ),
        .I1(\program_counter[15]_i_7_n_0 ),
        .I2(\program_counter_reg[4]_i_3_n_7 ),
        .I3(\program_counter[15]_i_8_n_0 ),
        .I4(address_b_2[1]),
        .O(\program_counter[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h7F707F404F407F40)) 
    \program_counter[2]_i_1 
       (.I0(\program_counter[2]_i_2_n_0 ),
        .I1(\program_counter[15]_i_4_n_0 ),
        .I2(\write_output[31]_i_2_n_0 ),
        .I3(\program_counter_reg[4]_i_3_n_6 ),
        .I4(\program_counter[15]_i_6_n_0 ),
        .I5(address_b_2[2]),
        .O(sel[2]));
  LUT5 #(
    .INIT(32'h47444777)) 
    \program_counter[2]_i_2 
       (.I0(\read_input[2]_i_1_n_0 ),
        .I1(\program_counter[15]_i_7_n_0 ),
        .I2(\program_counter_reg[4]_i_3_n_6 ),
        .I3(\program_counter[15]_i_8_n_0 ),
        .I4(address_b_2[2]),
        .O(\program_counter[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h7F707F404F407F40)) 
    \program_counter[3]_i_1 
       (.I0(\program_counter[3]_i_2_n_0 ),
        .I1(\program_counter[15]_i_4_n_0 ),
        .I2(\write_output[31]_i_2_n_0 ),
        .I3(\program_counter_reg[4]_i_3_n_5 ),
        .I4(\program_counter[15]_i_6_n_0 ),
        .I5(address_b_2[3]),
        .O(sel[3]));
  LUT5 #(
    .INIT(32'h47444777)) 
    \program_counter[3]_i_2 
       (.I0(\read_input[3]_i_1_n_0 ),
        .I1(\program_counter[15]_i_7_n_0 ),
        .I2(\program_counter_reg[4]_i_3_n_5 ),
        .I3(\program_counter[15]_i_8_n_0 ),
        .I4(address_b_2[3]),
        .O(\program_counter[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h7477FFFF74440000)) 
    \program_counter[4]_i_1 
       (.I0(\program_counter[4]_i_2_n_0 ),
        .I1(\program_counter[15]_i_4_n_0 ),
        .I2(literal_2[4]),
        .I3(\program_counter[15]_i_6_n_0 ),
        .I4(\write_output[31]_i_2_n_0 ),
        .I5(\program_counter_reg[4]_i_3_n_4 ),
        .O(sel[4]));
  LUT5 #(
    .INIT(32'h5555303F)) 
    \program_counter[4]_i_2 
       (.I0(\read_input[4]_i_1_n_0 ),
        .I1(\program_counter_reg[4]_i_3_n_4 ),
        .I2(\program_counter[15]_i_8_n_0 ),
        .I3(literal_2[4]),
        .I4(\program_counter[15]_i_7_n_0 ),
        .O(\program_counter[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8880000)) 
    \program_counter[5]_i_1 
       (.I0(\program_counter[5]_i_2_n_0 ),
        .I1(\program_counter[15]_i_4_n_0 ),
        .I2(literal_2[5]),
        .I3(\program_counter[15]_i_6_n_0 ),
        .I4(\write_output[31]_i_2_n_0 ),
        .I5(\program_counter_reg[8]_i_3_n_7 ),
        .O(sel[5]));
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \program_counter[5]_i_2 
       (.I0(\read_input[5]_i_1_n_0 ),
        .I1(\program_counter[15]_i_7_n_0 ),
        .I2(literal_2[5]),
        .I3(\program_counter[15]_i_8_n_0 ),
        .I4(\program_counter_reg[8]_i_3_n_7 ),
        .O(\program_counter[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h7477FFFF74440000)) 
    \program_counter[6]_i_1 
       (.I0(\program_counter[6]_i_2_n_0 ),
        .I1(\program_counter[15]_i_4_n_0 ),
        .I2(literal_2[6]),
        .I3(\program_counter[15]_i_6_n_0 ),
        .I4(\write_output[31]_i_2_n_0 ),
        .I5(\program_counter_reg[8]_i_3_n_6 ),
        .O(sel[6]));
  LUT5 #(
    .INIT(32'h47444777)) 
    \program_counter[6]_i_2 
       (.I0(\read_input[6]_i_1_n_0 ),
        .I1(\program_counter[15]_i_7_n_0 ),
        .I2(\program_counter_reg[8]_i_3_n_6 ),
        .I3(\program_counter[15]_i_8_n_0 ),
        .I4(literal_2[6]),
        .O(\program_counter[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h7477FFFF74440000)) 
    \program_counter[7]_i_1 
       (.I0(\program_counter[7]_i_2_n_0 ),
        .I1(\program_counter[15]_i_4_n_0 ),
        .I2(literal_2[7]),
        .I3(\program_counter[15]_i_6_n_0 ),
        .I4(\write_output[31]_i_2_n_0 ),
        .I5(\program_counter_reg[8]_i_3_n_5 ),
        .O(sel[7]));
  LUT5 #(
    .INIT(32'h47444777)) 
    \program_counter[7]_i_2 
       (.I0(\read_input[7]_i_1_n_0 ),
        .I1(\program_counter[15]_i_7_n_0 ),
        .I2(\program_counter_reg[8]_i_3_n_5 ),
        .I3(\program_counter[15]_i_8_n_0 ),
        .I4(literal_2[7]),
        .O(\program_counter[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h7477FFFF74440000)) 
    \program_counter[8]_i_1 
       (.I0(\program_counter[8]_i_2_n_0 ),
        .I1(\program_counter[15]_i_4_n_0 ),
        .I2(literal_2[8]),
        .I3(\program_counter[15]_i_6_n_0 ),
        .I4(\write_output[31]_i_2_n_0 ),
        .I5(\program_counter_reg[8]_i_3_n_4 ),
        .O(sel[8]));
  LUT5 #(
    .INIT(32'h47444777)) 
    \program_counter[8]_i_2 
       (.I0(\read_input[8]_i_1_n_0 ),
        .I1(\program_counter[15]_i_7_n_0 ),
        .I2(\program_counter_reg[8]_i_3_n_4 ),
        .I3(\program_counter[15]_i_8_n_0 ),
        .I4(literal_2[8]),
        .O(\program_counter[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h7F707F404F407F40)) 
    \program_counter[9]_i_1 
       (.I0(\program_counter[9]_i_2_n_0 ),
        .I1(\program_counter[15]_i_4_n_0 ),
        .I2(\write_output[31]_i_2_n_0 ),
        .I3(\program_counter_reg[12]_i_3_n_7 ),
        .I4(\program_counter[15]_i_6_n_0 ),
        .I5(literal_2[9]),
        .O(sel[9]));
  LUT5 #(
    .INIT(32'h47444777)) 
    \program_counter[9]_i_2 
       (.I0(\read_input[9]_i_1_n_0 ),
        .I1(\program_counter[15]_i_7_n_0 ),
        .I2(\program_counter_reg[12]_i_3_n_7 ),
        .I3(\program_counter[15]_i_8_n_0 ),
        .I4(literal_2[9]),
        .O(\program_counter[9]_i_2_n_0 ));
  FDRE \program_counter_1_reg[0] 
       (.C(clk),
        .CE(instruction0),
        .D(\program_counter_reg_n_0_[0] ),
        .Q(program_counter_1[0]),
        .R(1'b0));
  FDRE \program_counter_1_reg[10] 
       (.C(clk),
        .CE(instruction0),
        .D(\program_counter_reg_n_0_[10] ),
        .Q(program_counter_1[10]),
        .R(1'b0));
  FDRE \program_counter_1_reg[11] 
       (.C(clk),
        .CE(instruction0),
        .D(\program_counter_reg_n_0_[11] ),
        .Q(program_counter_1[11]),
        .R(1'b0));
  FDRE \program_counter_1_reg[12] 
       (.C(clk),
        .CE(instruction0),
        .D(\program_counter_reg_n_0_[12] ),
        .Q(program_counter_1[12]),
        .R(1'b0));
  FDRE \program_counter_1_reg[13] 
       (.C(clk),
        .CE(instruction0),
        .D(\program_counter_reg_n_0_[13] ),
        .Q(program_counter_1[13]),
        .R(1'b0));
  FDRE \program_counter_1_reg[14] 
       (.C(clk),
        .CE(instruction0),
        .D(\program_counter_reg_n_0_[14] ),
        .Q(program_counter_1[14]),
        .R(1'b0));
  FDRE \program_counter_1_reg[15] 
       (.C(clk),
        .CE(instruction0),
        .D(\program_counter_reg_n_0_[15] ),
        .Q(program_counter_1[15]),
        .R(1'b0));
  FDRE \program_counter_1_reg[1] 
       (.C(clk),
        .CE(instruction0),
        .D(\program_counter_reg_n_0_[1] ),
        .Q(program_counter_1[1]),
        .R(1'b0));
  FDRE \program_counter_1_reg[2] 
       (.C(clk),
        .CE(instruction0),
        .D(\program_counter_reg_n_0_[2] ),
        .Q(program_counter_1[2]),
        .R(1'b0));
  FDRE \program_counter_1_reg[3] 
       (.C(clk),
        .CE(instruction0),
        .D(\program_counter_reg_n_0_[3] ),
        .Q(program_counter_1[3]),
        .R(1'b0));
  FDRE \program_counter_1_reg[4] 
       (.C(clk),
        .CE(instruction0),
        .D(\program_counter_reg_n_0_[4] ),
        .Q(program_counter_1[4]),
        .R(1'b0));
  FDRE \program_counter_1_reg[5] 
       (.C(clk),
        .CE(instruction0),
        .D(\program_counter_reg_n_0_[5] ),
        .Q(program_counter_1[5]),
        .R(1'b0));
  FDRE \program_counter_1_reg[6] 
       (.C(clk),
        .CE(instruction0),
        .D(\program_counter_reg_n_0_[6] ),
        .Q(program_counter_1[6]),
        .R(1'b0));
  FDRE \program_counter_1_reg[7] 
       (.C(clk),
        .CE(instruction0),
        .D(\program_counter_reg_n_0_[7] ),
        .Q(program_counter_1[7]),
        .R(1'b0));
  FDRE \program_counter_1_reg[8] 
       (.C(clk),
        .CE(instruction0),
        .D(\program_counter_reg_n_0_[8] ),
        .Q(program_counter_1[8]),
        .R(1'b0));
  FDRE \program_counter_1_reg[9] 
       (.C(clk),
        .CE(instruction0),
        .D(\program_counter_reg_n_0_[9] ),
        .Q(program_counter_1[9]),
        .R(1'b0));
  FDRE \program_counter_2_reg[0] 
       (.C(clk),
        .CE(\literal_2[15]_i_1_n_0 ),
        .D(program_counter_1[0]),
        .Q(program_counter_2[0]),
        .R(1'b0));
  FDRE \program_counter_2_reg[10] 
       (.C(clk),
        .CE(\literal_2[15]_i_1_n_0 ),
        .D(program_counter_1[10]),
        .Q(program_counter_2[10]),
        .R(1'b0));
  FDRE \program_counter_2_reg[11] 
       (.C(clk),
        .CE(\literal_2[15]_i_1_n_0 ),
        .D(program_counter_1[11]),
        .Q(program_counter_2[11]),
        .R(1'b0));
  FDRE \program_counter_2_reg[12] 
       (.C(clk),
        .CE(\literal_2[15]_i_1_n_0 ),
        .D(program_counter_1[12]),
        .Q(program_counter_2[12]),
        .R(1'b0));
  FDRE \program_counter_2_reg[13] 
       (.C(clk),
        .CE(\literal_2[15]_i_1_n_0 ),
        .D(program_counter_1[13]),
        .Q(program_counter_2[13]),
        .R(1'b0));
  FDRE \program_counter_2_reg[14] 
       (.C(clk),
        .CE(\literal_2[15]_i_1_n_0 ),
        .D(program_counter_1[14]),
        .Q(program_counter_2[14]),
        .R(1'b0));
  FDRE \program_counter_2_reg[15] 
       (.C(clk),
        .CE(\literal_2[15]_i_1_n_0 ),
        .D(program_counter_1[15]),
        .Q(program_counter_2[15]),
        .R(1'b0));
  FDRE \program_counter_2_reg[1] 
       (.C(clk),
        .CE(\literal_2[15]_i_1_n_0 ),
        .D(program_counter_1[1]),
        .Q(program_counter_2[1]),
        .R(1'b0));
  FDRE \program_counter_2_reg[2] 
       (.C(clk),
        .CE(\literal_2[15]_i_1_n_0 ),
        .D(program_counter_1[2]),
        .Q(program_counter_2[2]),
        .R(1'b0));
  FDRE \program_counter_2_reg[3] 
       (.C(clk),
        .CE(\literal_2[15]_i_1_n_0 ),
        .D(program_counter_1[3]),
        .Q(program_counter_2[3]),
        .R(1'b0));
  FDRE \program_counter_2_reg[4] 
       (.C(clk),
        .CE(\literal_2[15]_i_1_n_0 ),
        .D(program_counter_1[4]),
        .Q(program_counter_2[4]),
        .R(1'b0));
  FDRE \program_counter_2_reg[5] 
       (.C(clk),
        .CE(\literal_2[15]_i_1_n_0 ),
        .D(program_counter_1[5]),
        .Q(program_counter_2[5]),
        .R(1'b0));
  FDRE \program_counter_2_reg[6] 
       (.C(clk),
        .CE(\literal_2[15]_i_1_n_0 ),
        .D(program_counter_1[6]),
        .Q(program_counter_2[6]),
        .R(1'b0));
  FDRE \program_counter_2_reg[7] 
       (.C(clk),
        .CE(\literal_2[15]_i_1_n_0 ),
        .D(program_counter_1[7]),
        .Q(program_counter_2[7]),
        .R(1'b0));
  FDRE \program_counter_2_reg[8] 
       (.C(clk),
        .CE(\literal_2[15]_i_1_n_0 ),
        .D(program_counter_1[8]),
        .Q(program_counter_2[8]),
        .R(1'b0));
  FDRE \program_counter_2_reg[9] 
       (.C(clk),
        .CE(\literal_2[15]_i_1_n_0 ),
        .D(program_counter_1[9]),
        .Q(program_counter_2[9]),
        .R(1'b0));
  FDRE \program_counter_reg[0] 
       (.C(clk),
        .CE(instruction0),
        .D(sel[0]),
        .Q(\program_counter_reg_n_0_[0] ),
        .R(internal_rst_reg));
  FDRE \program_counter_reg[10] 
       (.C(clk),
        .CE(instruction0),
        .D(sel[10]),
        .Q(\program_counter_reg_n_0_[10] ),
        .R(internal_rst_reg));
  FDRE \program_counter_reg[11] 
       (.C(clk),
        .CE(instruction0),
        .D(sel[11]),
        .Q(\program_counter_reg_n_0_[11] ),
        .R(internal_rst_reg));
  FDRE \program_counter_reg[12] 
       (.C(clk),
        .CE(instruction0),
        .D(sel[12]),
        .Q(\program_counter_reg_n_0_[12] ),
        .R(internal_rst_reg));
  CARRY4 \program_counter_reg[12]_i_3 
       (.CI(\program_counter_reg[8]_i_3_n_0 ),
        .CO({\program_counter_reg[12]_i_3_n_0 ,\NLW_program_counter_reg[12]_i_3_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\program_counter_reg[12]_i_3_n_4 ,\program_counter_reg[12]_i_3_n_5 ,\program_counter_reg[12]_i_3_n_6 ,\program_counter_reg[12]_i_3_n_7 }),
        .S({\program_counter_reg_n_0_[12] ,\program_counter_reg_n_0_[11] ,\program_counter_reg_n_0_[10] ,\program_counter_reg_n_0_[9] }));
  FDRE \program_counter_reg[13] 
       (.C(clk),
        .CE(instruction0),
        .D(sel[13]),
        .Q(\program_counter_reg_n_0_[13] ),
        .R(internal_rst_reg));
  FDRE \program_counter_reg[14] 
       (.C(clk),
        .CE(instruction0),
        .D(sel[14]),
        .Q(\program_counter_reg_n_0_[14] ),
        .R(internal_rst_reg));
  FDRE \program_counter_reg[15] 
       (.C(clk),
        .CE(instruction0),
        .D(sel[15]),
        .Q(\program_counter_reg_n_0_[15] ),
        .R(internal_rst_reg));
  CARRY4 \program_counter_reg[15]_i_5 
       (.CI(\program_counter_reg[12]_i_3_n_0 ),
        .CO(\NLW_program_counter_reg[15]_i_5_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_program_counter_reg[15]_i_5_O_UNCONNECTED [3],\program_counter_reg[15]_i_5_n_5 ,\program_counter_reg[15]_i_5_n_6 ,\program_counter_reg[15]_i_5_n_7 }),
        .S({1'b0,\program_counter_reg_n_0_[15] ,\program_counter_reg_n_0_[14] ,\program_counter_reg_n_0_[13] }));
  FDRE \program_counter_reg[1] 
       (.C(clk),
        .CE(instruction0),
        .D(sel[1]),
        .Q(\program_counter_reg_n_0_[1] ),
        .R(internal_rst_reg));
  FDRE \program_counter_reg[2] 
       (.C(clk),
        .CE(instruction0),
        .D(sel[2]),
        .Q(\program_counter_reg_n_0_[2] ),
        .R(internal_rst_reg));
  FDRE \program_counter_reg[3] 
       (.C(clk),
        .CE(instruction0),
        .D(sel[3]),
        .Q(\program_counter_reg_n_0_[3] ),
        .R(internal_rst_reg));
  FDRE \program_counter_reg[4] 
       (.C(clk),
        .CE(instruction0),
        .D(sel[4]),
        .Q(\program_counter_reg_n_0_[4] ),
        .R(internal_rst_reg));
  CARRY4 \program_counter_reg[4]_i_3 
       (.CI(1'b0),
        .CO({\program_counter_reg[4]_i_3_n_0 ,\NLW_program_counter_reg[4]_i_3_CO_UNCONNECTED [2:0]}),
        .CYINIT(\program_counter_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\program_counter_reg[4]_i_3_n_4 ,\program_counter_reg[4]_i_3_n_5 ,\program_counter_reg[4]_i_3_n_6 ,\program_counter_reg[4]_i_3_n_7 }),
        .S({\program_counter_reg_n_0_[4] ,\program_counter_reg_n_0_[3] ,\program_counter_reg_n_0_[2] ,\program_counter_reg_n_0_[1] }));
  FDRE \program_counter_reg[5] 
       (.C(clk),
        .CE(instruction0),
        .D(sel[5]),
        .Q(\program_counter_reg_n_0_[5] ),
        .R(internal_rst_reg));
  FDRE \program_counter_reg[6] 
       (.C(clk),
        .CE(instruction0),
        .D(sel[6]),
        .Q(\program_counter_reg_n_0_[6] ),
        .R(internal_rst_reg));
  FDRE \program_counter_reg[7] 
       (.C(clk),
        .CE(instruction0),
        .D(sel[7]),
        .Q(\program_counter_reg_n_0_[7] ),
        .R(internal_rst_reg));
  FDRE \program_counter_reg[8] 
       (.C(clk),
        .CE(instruction0),
        .D(sel[8]),
        .Q(\program_counter_reg_n_0_[8] ),
        .R(internal_rst_reg));
  CARRY4 \program_counter_reg[8]_i_3 
       (.CI(\program_counter_reg[4]_i_3_n_0 ),
        .CO({\program_counter_reg[8]_i_3_n_0 ,\NLW_program_counter_reg[8]_i_3_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\program_counter_reg[8]_i_3_n_4 ,\program_counter_reg[8]_i_3_n_5 ,\program_counter_reg[8]_i_3_n_6 ,\program_counter_reg[8]_i_3_n_7 }),
        .S({\program_counter_reg_n_0_[8] ,\program_counter_reg_n_0_[7] ,\program_counter_reg_n_0_[6] ,\program_counter_reg_n_0_[5] }));
  FDRE \program_counter_reg[9] 
       (.C(clk),
        .CE(instruction0),
        .D(sel[9]),
        .Q(\program_counter_reg_n_0_[9] ),
        .R(internal_rst_reg));
  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "59392" *) 
  (* RTL_RAM_NAME = "program_counter" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "17" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h820830C820820820820820820820820820820820820820820820820820820830),
    .INITP_01(256'hCCF3FFFFCCF83FE080FFF33CFF0000000000002088FFCCFFFFF33FE208820820),
    .INITP_02(256'hCF83FE23FF33FCFFF33CFFCF83E0FFF33CFFFFF33E0FF88FFCCFF3FFCCF3FFFF),
    .INITP_03(256'hF8223FF33FCFFF33CFFFFF33CFFFFF33E0FF88FFCCFF3FFCCF3FFFFCCF3FFFFC),
    .INITP_04(256'h083E0F3E3FF33FFC88FFCCFF200F3CF83E03FFCCF3FFFFCCF3FFFFCCF83FF3E0),
    .INITP_05(256'h0F8FFCCFFF20F8FFCCFFF33E0F80FFF33E0F83E0FF83E0F8000F83CF3E083E0F),
    .INITP_06(256'hE0F8083E0F820ECFFF33E0F83FFB20830B03C83C000200800EC0FFF33E0F83FE),
    .INITP_07(256'h020F83CBC3E0F3CF3CF83E0F3C208203B3FFCCF83E0FFEC03E0F83CF833E0F83),
    .INITP_08(256'h83B223FF33E0FFEC3E0F83CF833E0F83CF803CF82003E0F83CF820F83C83E0F8),
    .INITP_09(256'hF820F83C83E0F83B20F3E00F83CEC88083E0F3E0F20F83C00F8FFCCF83FFC820),
    .INITP_0A(256'hF83CF3B33E0F820F3E083CF820F83CECCF83E0FFF33CF3CF83C200F83CFF83E0),
    .INITP_0B(256'h0000000000000000000000000B33E0F83FFCCF3CF80803E0F3FE0F83CF83C83C),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h000000080003000A00080002003E00080001000000080000000A002900000000),
    .INIT_01(256'h0009000000080008000A00080007003E00080006000000080005000400080004),
    .INIT_02(256'h0008001100060008000F00000008000E000A0008000D003E0008000B00000008),
    .INIT_03(256'h000A00080016003E00080015000000080014000A00080013000000080012000A),
    .INIT_04(256'h001C003E0008001B00000008001A000A00080019000500080018000000080017),
    .INIT_05(256'h00080021000000080020000A0008001F00020008001E00000008001D000A0008),
    .INIT_06(256'h000000080027000300080025000000080024000A00080023003E000800220008),
    .INIT_07(256'h00080002006900080001208D0008000000000026000000760000000000080028),
    .INIT_08(256'h000000060008000B000000000011000800050000000800040000000800030000),
    .INIT_09(256'h00000000FFFF0000FFFF0000031D000000000001000700010006000800280000),
    .INIT_0A(256'h000800090000000C0000FFFF0000FFFF00000340000000000001000700010006),
    .INIT_0B(256'h006601A80000006401EB0000006302C900000062023A00000061000000000009),
    .INIT_0C(256'h0001000700010006031900CC0000003E01650000007300DD0000006701160000),
    .INIT_0D(256'h00000000001F031900000000FFFF0000FFFFFFFF034A00000000000100080023),
    .INIT_0E(256'hFFFF03A500000000000100080000000000050001000700010006000800050000),
    .INIT_0F(256'hFFFF034A00000000000100080000000100070001000600000000FFFF0000FFFF),
    .INIT_10(256'hFFFF034A00000000000100080007000100070001000600000000FFFF0000FFFF),
    .INIT_11(256'h0000FFFF00000463000000000001000700010006031900000000FFFF0000FFFF),
    .INIT_12(256'h000000010008000000000000000100070001000600080000000000260000FFFF),
    .INIT_13(256'h0000000100080012000100070001000600000000FFFF0000FFFFFFFF03A50000),
    .INIT_14(256'h0000000000000001000800000000002700000000FFFF0000FFFFFFFF034A0000),
    .INIT_15(256'hFFFFFFFF034A0000000000010008001C0001000700010006000000080000FFFF),
    .INIT_16(256'hFFFF0000FFFF00000463000000000001000700010006031900000000FFFF0000),
    .INIT_17(256'h0000000000010008000000000001000100070001000600080001000000260000),
    .INIT_18(256'h0000000000010008001A000100070001000600000000FFFF0000FFFFFFFF03A5),
    .INIT_19(256'h0000000000010008000D000100070001000600000000FFFF0000FFFFFFFF034A),
    .INIT_1A(256'h00000463000000000001000700010006031900000000FFFF0000FFFFFFFF034A),
    .INIT_1B(256'h0008000000000002000100070001000600080002000000260000FFFF0000FFFF),
    .INIT_1C(256'h00080014000100070001000600000000FFFF0000FFFFFFFF03A5000000000001),
    .INIT_1D(256'h00080002000100070001000600000000FFFF0000FFFFFFFF034A000000000001),
    .INIT_1E(256'h00000001000700010006031900000000FFFF0000FFFFFFFF034A000000000001),
    .INIT_1F(256'h0001000800000000001900080003000000260000FFFF0000FFFF000004630000),
    .INIT_20(256'h000100080000000000030001000700010006000000080000FFFF000000000003),
    .INIT_21(256'h000100080020000100070001000600000000FFFF0000FFFFFFFF03A500000000),
    .INIT_22(256'h000100080016000100070001000600000000FFFF0000FFFFFFFF034A00000000),
    .INIT_23(256'h000400010008000000000001031900000000FFFF0000FFFFFFFF034A00000000),
    .INIT_24(256'h02500008000400000250000A0000FFFF000A0000FFFF00000001000800000000),
    .INIT_25(256'h000800060000000C0000FFFF0000FFFF00000340000000000001000700010006),
    .INIT_26(256'h000C0000FFFF0000FFFF00000340000000000001000700010006000100080008),
    .INIT_27(256'h0000800000080006000A0000FFFF00000000000600010008000A0000FFFF0000),
    .INIT_28(256'h00000001000800000000000400080006000A0000FFFF00000000000600010008),
    .INIT_29(256'h0001028A029F029E029D000A0000FFFF00000000000100010008000A0000FFFF),
    .INIT_2A(256'h000100070001000600080004000A0000FFFF0000000000040001000800000000),
    .INIT_2B(256'h0000000100080000000000020001000800000000000000010008000000000006),
    .INIT_2C(256'h0000000000010008000000000027031900000000FFFF0000FFFFFFFD04E20000),
    .INIT_2D(256'h00000340000000000001000700010006000100080080000000080000FFFF0000),
    .INIT_2E(256'h0001000600010008008000080007000A0000FFFF0000000C0000FFFF0000FFFF),
    .INIT_2F(256'h0008000A0000FFFF0000000C0000FFFF0000FFFF000003400000000000010007),
    .INIT_30(256'h0000000100080000000000080001000800000000000700010007000100060008),
    .INIT_31(256'h02FAF080000000000000000000A0031900000000FFFF0000FFFFFFFE05740000),
    .INIT_32(256'h03210330032F0000009896800000000000000028032E00000000000000280000),
    .INIT_33(256'h031E033F000000000000033F000A0000FFFF0000000000000028000100080000),
    .INIT_34(256'hFFFF000100070001000600000000000000000008000C00000000000000280000),
    .INIT_35(256'hFFFF0000FFFFFFFE0365000000000001000800000000000B0001000800000000),
    .INIT_36(256'h000000000001000800000000FFFE000800000000000100000000000000000000),
    .INIT_37(256'h000800000000FFFE0001000800000000FFFF03A00000000000020000FFFF0000),
    .INIT_38(256'h000000000000000000080000FFFF0000000000020000FFFF0000000000000001),
    .INIT_39(256'h03A10000FFFF00080000000A0000FFFF00000000000000010008000100010008),
    .INIT_3A(256'h000B0001000800000000FFFF00010007000100060000000000000000036903A2),
    .INIT_3B(256'h00000000000000000000FFFF0000FFFFFFFE03C0000000000001000800000000),
    .INIT_3C(256'h000F000100080030042A00000000000A0008000B00000008000A3B9ACA00000C),
    .INIT_3D(256'h000A0000FFFF000A0000FFFF00000000FFFE0001000800000000000A00010008),
    .INIT_3E(256'hFFFF000000020000FFFF00000000000B00010008000000010008000A0000FFFF),
    .INIT_3F(256'h000A000000000000000000020000FFFF00000000000B00010008000000080000),
    .INIT_40(256'h000A00010008000A0008FFFE000A0000FFFF00000000FFFE0001000800000000),
    .INIT_41(256'h000B0001000800010001000800000000000B0008000A000A0000FFFF00000000),
    .INIT_42(256'h000B0008000B000003C8042C042B0000FFFF0008000B000A0000FFFF00000000),
    .INIT_43(256'h000800000001000800000000FFFF0460000A0000FFFF000A0001000800000000),
    .INIT_44(256'h00000000000B000000080000FFFF0000000000020000FFFF00000000000B0001),
    .INIT_45(256'h042F0000FFFF0008000B000A0000FFFF00000000000B00010008000100010008),
    .INIT_46(256'h047C000000000001000800000000002800010007000100060000000000000000),
    .INIT_47(256'h000800000000000200000000000000080026000000100000FFFF0000FFFFFFFF),
    .INIT_48(256'h000000000001000100070001000600010008000000080001000000000000FFFF),
    .INIT_49(256'h04A2000A0000FFFF0000000A0000FFFF0000FFFFFFFF04C90000000000010008),
    .INIT_4A(256'h00010008003000080000000A0000FFFF00000000000000010008000A04A204C1),
    .INIT_4B(256'h00080000000A0000FFFF00000000000000010008000A0000FFFF000000000001),
    .INIT_4C(256'h00000000FFFF0001000800300000000000000000000800100000000000000480),
    .INIT_4D(256'h00000008000A000A0000FFFF00390001000800000000FFFF04DD000A0000FFFF),
    .INIT_4E(256'h00080000000A0000FFFF00000000FFFD0001000800000000FFFF000100000000),
    .INIT_4F(256'h0001000800000000FFFE00080000000A0000FFFF000000000000000100080008),
    .INIT_50(256'hFFFD000100080000000100070001000600080000000A0000FFFF000000000000),
    .INIT_51(256'h00000000FFFD000100080008052900000000FFFD051A000A0000FFFF00000000),
    .INIT_52(256'hFFFFFFFF05430000000000010008000A0000FFFF000A0000FFFF000000010008),
    .INIT_53(256'h000000080000FFFF0000000000000001000800000000002700000000FFFF0000),
    .INIT_54(256'hFFFF0008FFFF000A0000FFFF00000000FFFF0001000800050000000000000000),
    .INIT_55(256'h00FF0001000800000000FFFF0008FFFF000A0000FFFF00080001000800000000),
    .INIT_56(256'h00080000FFFF00000000FFFF000100080000000000220008FFFF000A0000FFFF),
    .INIT_57(256'h0000FFFF00000000FFFE0001000800FF00010008001000010000000000000000),
    .INIT_58(256'h0008000A0000FFFF00000000FFFF0001000800FF00080000000A0000FFFF000A),
    .INIT_59(256'h000100080000000100070001000600080000000A0000FFFF0000000000000001),
    .INIT_5A(256'h0001000800000000FFFE05B400000000FFFE05AB000A0000FFFF00000000FFFE),
    .INIT_5B(256'h000500000000FFFF0000FFFFFFFF05430000000000010008000A0000FFFF0000),
    .INIT_5C(256'h00000000000000000000000000080000FFFF0000000000000001000800000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    program_counter_reg_rep_0
       (.ADDRARDADDR({1'b1,program_counter_reg_rep_0_i_2_n_0,program_counter_reg_rep_0_i_3_n_0,program_counter_reg_rep_0_i_4_n_0,program_counter_reg_rep_0_i_5_n_0,program_counter_reg_rep_0_i_6_n_0,program_counter_reg_rep_0_i_7_n_0,program_counter_reg_rep_0_i_8_n_0,program_counter_reg_rep_0_i_9_n_0,program_counter_reg_rep_0_i_10_n_0,program_counter_reg_rep_0_i_11_n_0,program_counter_reg_rep_0_i_12_n_0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_program_counter_reg_rep_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_program_counter_reg_rep_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_program_counter_reg_rep_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_program_counter_reg_rep_0_DOADO_UNCONNECTED[31:16],program_counter_reg_rep_0_n_37,program_counter_reg_rep_0_n_38,program_counter_reg_rep_0_n_39,program_counter_reg_rep_0_n_40,program_counter_reg_rep_0_n_41,program_counter_reg_rep_0_n_42,program_counter_reg_rep_0_n_43,program_counter_reg_rep_0_n_44,program_counter_reg_rep_0_n_45,program_counter_reg_rep_0_n_46,program_counter_reg_rep_0_n_47,program_counter_reg_rep_0_n_48,program_counter_reg_rep_0_n_49,program_counter_reg_rep_0_n_50,program_counter_reg_rep_0_n_51,program_counter_reg_rep_0_n_52}),
        .DOBDO(NLW_program_counter_reg_rep_0_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP({NLW_program_counter_reg_rep_0_DOPADOP_UNCONNECTED[3:2],address_a[1:0]}),
        .DOPBDOP(NLW_program_counter_reg_rep_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_program_counter_reg_rep_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(program_counter_reg_rep_0_i_1_n_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_program_counter_reg_rep_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_program_counter_reg_rep_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_program_counter_reg_rep_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(instruction0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_program_counter_reg_rep_0_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'hAAAAAAFE)) 
    program_counter_reg_rep_0_i_1
       (.I0(internal_rst_reg),
        .I1(state[0]),
        .I2(state[1]),
        .I3(state[2]),
        .I4(state[3]),
        .O(program_counter_reg_rep_0_i_1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    program_counter_reg_rep_0_i_10
       (.I0(sel[2]),
        .I1(internal_rst_reg),
        .O(program_counter_reg_rep_0_i_10_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    program_counter_reg_rep_0_i_11
       (.I0(sel[1]),
        .I1(internal_rst_reg),
        .O(program_counter_reg_rep_0_i_11_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    program_counter_reg_rep_0_i_12
       (.I0(sel[0]),
        .I1(internal_rst_reg),
        .O(program_counter_reg_rep_0_i_12_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    program_counter_reg_rep_0_i_2
       (.I0(sel[10]),
        .I1(internal_rst_reg),
        .O(program_counter_reg_rep_0_i_2_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    program_counter_reg_rep_0_i_3
       (.I0(sel[9]),
        .I1(internal_rst_reg),
        .O(program_counter_reg_rep_0_i_3_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    program_counter_reg_rep_0_i_4
       (.I0(sel[8]),
        .I1(internal_rst_reg),
        .O(program_counter_reg_rep_0_i_4_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    program_counter_reg_rep_0_i_5
       (.I0(sel[7]),
        .I1(internal_rst_reg),
        .O(program_counter_reg_rep_0_i_5_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    program_counter_reg_rep_0_i_6
       (.I0(sel[6]),
        .I1(internal_rst_reg),
        .O(program_counter_reg_rep_0_i_6_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    program_counter_reg_rep_0_i_7
       (.I0(sel[5]),
        .I1(internal_rst_reg),
        .O(program_counter_reg_rep_0_i_7_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    program_counter_reg_rep_0_i_8
       (.I0(sel[4]),
        .I1(internal_rst_reg),
        .O(program_counter_reg_rep_0_i_8_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    program_counter_reg_rep_0_i_9
       (.I0(sel[3]),
        .I1(internal_rst_reg),
        .O(program_counter_reg_rep_0_i_9_n_0));
  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d11" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "59392" *) 
  (* RTL_RAM_NAME = "program_counter" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "18" *) 
  (* bram_slice_end = "28" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0020008000080020008000080020008000080020008000080020004C0010000C),
    .INIT_01(256'h0008002000800008002000800008002000800008002000800008002000800008),
    .INIT_02(256'h0080000800200080000800200080000800200080000800200080000800200080),
    .INIT_03(256'h0020008000080020008000080020008000080020008000080020008000080020),
    .INIT_04(256'h0008002000800008002000800008002000800008002000800008002000800008),
    .INIT_05(256'h0080000800200080000800200080000800200080000800200080000800200080),
    .INIT_06(256'h0020008000080020008000080020008000080020008000080020008000080020),
    .INIT_07(256'h008000490020008000490020008000490020004C010000D80050005D00800008),
    .INIT_08(256'h004A0020008000080160004A0020008000490020008000490020008000490020),
    .INIT_09(256'h004C0158004C015C004C004C00D80050005D004C0080004C0080008000080160),
    .INIT_0A(256'h00800049016000080158004C015C004C004C00D80050005D004C0080004C0080),
    .INIT_0B(256'h000001C00182000001C00182000001C00182000001C0018200000160004A0061),
    .INIT_0C(256'h004C0080004C0080020001C00182000001C00182000001C00182000001C00182),
    .INIT_0D(256'h0160004A00200200004C0158004C015C004C004C00D80050005D004C00800020),
    .INIT_0E(256'h004C00D80050005D004C00800160004A0061004C0080004C0080008000490262),
    .INIT_0F(256'h004C00D80050005D004C00800020004C0080004C0080004C0158004C015C004C),
    .INIT_10(256'h004C00D80050005D004C00800020004C0080004C0080004C0158004C015C004C),
    .INIT_11(256'h015C004C004C00D80050005D004C0080004C00800200004C0158004C015C004C),
    .INIT_12(256'h005D004C00800160004A0061004C0080004C008000800049016000080158004C),
    .INIT_13(256'h005D004C00800020004C0080004C0080004C0158004C015C004C004C00D80050),
    .INIT_14(256'h0160004A0061004C00800160004A0020004C0158004C015C004C004C00D80050),
    .INIT_15(256'h004C004C00D80050005D004C00800020004C0080004C0080004C02800140004C),
    .INIT_16(256'h004C015C004C004C00D80050005D004C0080004C00800200004C0158004C015C),
    .INIT_17(256'h0050005D004C00800160004A0061004C0080004C008000800049016000080158),
    .INIT_18(256'h0050005D004C00800020004C0080004C0080004C0158004C015C004C004C00D8),
    .INIT_19(256'h0050005D004C00800020004C0080004C0080004C0158004C015C004C004C00D8),
    .INIT_1A(256'h004C00D80050005D004C0080004C00800200004C0158004C015C004C004C00D8),
    .INIT_1B(256'h00800160004A0061004C0080004C008000800049016000080158004C015C004C),
    .INIT_1C(256'h00800020004C0080004C0080004C0158004C015C004C004C00D80050005D004C),
    .INIT_1D(256'h00800020004C0080004C0080004C0158004C015C004C004C00D80050005D004C),
    .INIT_1E(256'h005D004C0080004C00800200004C0158004C015C004C004C00D80050005D004C),
    .INIT_1F(256'h004C00800160004A002000800049016000080158004C015C004C004C00D80050),
    .INIT_20(256'h004C00800160004A0061004C0080004C0080004C02800140004C0160004A0061),
    .INIT_21(256'h004C00800020004C0080004C0080004C0158004C015C004C004C00D80050005D),
    .INIT_22(256'h004C00800020004C0080004C0080004C0158004C015C004C004C00D80050005D),
    .INIT_23(256'h0061004C00800160004A00610200004C0158004C015C004C004C00D80050005D),
    .INIT_24(256'h02000080004902E0038203620168004C03220168004C02E0004C00800160004A),
    .INIT_25(256'h00800049016000080158004C015C004C004C00D80050005D004C0080004C0080),
    .INIT_26(256'h00080158004C015C004C004C00D80050005D004C0080004C0080004C00800020),
    .INIT_27(256'h046200200080004904220168004C0160004A0061004C008003E20168004C0160),
    .INIT_28(256'h02E0004C00800160004A00610080004903220168004C0160004A0061004C0080),
    .INIT_29(256'h0061020002000200038203620168004C0160004A0061004C008003220168004C),
    .INIT_2A(256'h004C0080004C00800080004904A20168004C0160004A0061004C00800160004A),
    .INIT_2B(256'h005D004C00800160004A0061004C00800160004A0061004C00800160004A0061),
    .INIT_2C(256'h004A0061004C00800160004A00200200004C0158004C015C004C004C00D80050),
    .INIT_2D(256'h004C00D80050005D004C0080004C0080004C00800020004C02800140004C0160),
    .INIT_2E(256'h004C0080004C008000200080004903220168004C016000080158004C015C004C),
    .INIT_2F(256'h004903220168004C016000080158004C015C004C004C00D80050005D004C0080),
    .INIT_30(256'h005D004C00800160004A0061004C00800160004A0061004C0080004C00800080),
    .INIT_31(256'h04620020004C04C10051004D02000200004C0158004C015C004C004C00D80050),
    .INIT_32(256'h02000200020005020462002002620160004A0020038205620160004A00200502),
    .INIT_33(256'h0200020004C10051004D038201A20168004C05620160004A0020004C00800020),
    .INIT_34(256'h0061004C0080004C0080004C04C10051004D0080000802620160004A0020004C),
    .INIT_35(256'h004C015C004C004C00D80050005D004C00800160004A0020004C00800160004A),
    .INIT_36(256'h004A0061004C00800160004A0061008000490020004C04C10051004D004C0158),
    .INIT_37(256'h00800160004A0061004C00800160004A006103820160004A04A20148004C0160),
    .INIT_38(256'h0160004A0061004C02800140004C0160004A04A20148004C0160004A0061004C),
    .INIT_39(256'h02000160004C0080004904A20168004C0160004A0061004C00800020004C0080),
    .INIT_3A(256'h0020004C00800160004A0061004C0080004C0080004C04C10051004D02000200),
    .INIT_3B(256'h04C10051004D004C0158004C015C004C004C00D80050005D004C00800160004A),
    .INIT_3C(256'h0020004C0080002003820160004A00610080004900200080004904620020004C),
    .INIT_3D(256'h05E20168004C05A20168004C0160004A0061004C00800160004A0061004C0080),
    .INIT_3E(256'h004C004A04A20148004C0160004A0061004C00800061004C008004220168004C),
    .INIT_3F(256'h0061064006220160004A04A20148004C0160004A0061004C0080006100800160),
    .INIT_40(256'h0061004C008000200080004906A20168004C0160004A0061004C00800160004A),
    .INIT_41(256'h0061004C00800020004C00800160004A00610080004905A20168004C0160004A),
    .INIT_42(256'h00610080004900200200020002000160004C0080004904A20168004C0160004A),
    .INIT_43(256'h00800061004C00800160004A0061038203620168004C0020004C00800160004A),
    .INIT_44(256'h0160004A0061004C02800140004C0160004A04A20148004C0160004A0061004C),
    .INIT_45(256'h02000160004C0080004904A20168004C0160004A0061004C00800020004C0080),
    .INIT_46(256'h00D80050005D004C00800160004A0020004C0080004C0080004C04C10051004D),
    .INIT_47(256'h008000490020004C04C10051004D00800008016000080158004C015C004C004C),
    .INIT_48(256'h0160004A0061004C0080004C0080004C008000200080004902620160004A0061),
    .INIT_49(256'h038201A20168004C016000080158004C015C004C004C00D80050005D004C0080),
    .INIT_4A(256'h004C008000200080004906E20168004C0160004A0061004C0080002002000200),
    .INIT_4B(256'h0080004904A20168004C0160004A0061004C008003220168004C0160004A0061),
    .INIT_4C(256'h0160004A0061004C00800020004C04C10051004D008000080160004A00610200),
    .INIT_4D(256'h004D0080000807220168004C0020004C00800160004A0061038207220168004C),
    .INIT_4E(256'h0080004906E20168004C0160004A0061004C00800160004A0061004C04C10051),
    .INIT_4F(256'h004C00800160004A00610080004907620168004C0160004A0061004C00800020),
    .INIT_50(256'h0061004C00800020004C0080004C00800080004904A20168004C0160004A0061),
    .INIT_51(256'h0160004A0061004C0080002002020160004A0061038207A20168004C0160004A),
    .INIT_52(256'h004C004C00D80050005D004C008007620168004C03220168004C0020004C0080),
    .INIT_53(256'h004C02800140004C0160004A0061004C00800160004A0020004C0158004C015C),
    .INIT_54(256'h00610080004907E20168004C0160004A0061004C00800020004C04C10051004D),
    .INIT_55(256'h0020004C00800160004A00610080004903220168004C0020004C00800160004A),
    .INIT_56(256'h02800140004C0160004A0061004C00800160004A00200080004907E20168004C),
    .INIT_57(256'h0168004C0160004A0061004C00800020004C00800020004C04C10051004D004C),
    .INIT_58(256'h008005E20168004C0160004A0061004C008000200080004903E20168004C05E2),
    .INIT_59(256'h004C00800020004C0080004C00800080004904220168004C0160004A0061004C),
    .INIT_5A(256'h004C00800160004A006102020160004A0061038207A20168004C0160004A0061),
    .INIT_5B(256'h0020004C0158004C015C004C004C00D80050005D004C008003220168004C0020),
    .INIT_5C(256'h0000000004C10051004D004C02800140004C0160004A0061004C00800160004A),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    program_counter_reg_rep_1
       (.ADDRARDADDR({1'b1,program_counter_reg_rep_0_i_2_n_0,program_counter_reg_rep_0_i_3_n_0,program_counter_reg_rep_0_i_4_n_0,program_counter_reg_rep_0_i_5_n_0,program_counter_reg_rep_0_i_6_n_0,program_counter_reg_rep_0_i_7_n_0,program_counter_reg_rep_0_i_8_n_0,program_counter_reg_rep_0_i_9_n_0,program_counter_reg_rep_0_i_10_n_0,program_counter_reg_rep_0_i_11_n_0,program_counter_reg_rep_0_i_12_n_0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_program_counter_reg_rep_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_program_counter_reg_rep_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_program_counter_reg_rep_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_program_counter_reg_rep_1_DOADO_UNCONNECTED[31:11],opcode,address_z,address_a[3:2]}),
        .DOBDO(NLW_program_counter_reg_rep_1_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_program_counter_reg_rep_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_program_counter_reg_rep_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_program_counter_reg_rep_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(program_counter_reg_rep_0_i_1_n_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_program_counter_reg_rep_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_program_counter_reg_rep_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_program_counter_reg_rep_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(instruction0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_program_counter_reg_rep_1_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  FDRE \quotient_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\quotient_reg[0]_i_1_n_3 ),
        .Q(quotient[1]),
        .R(\divisor[31]_i_1_n_0 ));
  CARRY4 \quotient_reg[0]_i_1 
       (.CI(\remainder_reg[31]_i_2_n_0 ),
        .CO({\NLW_quotient_reg[0]_i_1_CO_UNCONNECTED [3:1],\quotient_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_quotient_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \quotient_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(quotient[10]),
        .Q(quotient[11]),
        .R(\divisor[31]_i_1_n_0 ));
  FDRE \quotient_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(quotient[11]),
        .Q(quotient[12]),
        .R(\divisor[31]_i_1_n_0 ));
  FDRE \quotient_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(quotient[12]),
        .Q(quotient[13]),
        .R(\divisor[31]_i_1_n_0 ));
  FDRE \quotient_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(quotient[13]),
        .Q(quotient[14]),
        .R(\divisor[31]_i_1_n_0 ));
  FDRE \quotient_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(quotient[14]),
        .Q(quotient[15]),
        .R(\divisor[31]_i_1_n_0 ));
  FDRE \quotient_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(quotient[15]),
        .Q(quotient[16]),
        .R(\divisor[31]_i_1_n_0 ));
  FDRE \quotient_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(quotient[16]),
        .Q(quotient[17]),
        .R(\divisor[31]_i_1_n_0 ));
  FDRE \quotient_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(quotient[17]),
        .Q(quotient[18]),
        .R(\divisor[31]_i_1_n_0 ));
  FDRE \quotient_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(quotient[18]),
        .Q(quotient[19]),
        .R(\divisor[31]_i_1_n_0 ));
  FDRE \quotient_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(quotient[19]),
        .Q(quotient[20]),
        .R(\divisor[31]_i_1_n_0 ));
  FDRE \quotient_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(quotient[1]),
        .Q(quotient[2]),
        .R(\divisor[31]_i_1_n_0 ));
  FDRE \quotient_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(quotient[20]),
        .Q(quotient[21]),
        .R(\divisor[31]_i_1_n_0 ));
  FDRE \quotient_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(quotient[21]),
        .Q(quotient[22]),
        .R(\divisor[31]_i_1_n_0 ));
  FDRE \quotient_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(quotient[22]),
        .Q(quotient[23]),
        .R(\divisor[31]_i_1_n_0 ));
  FDRE \quotient_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(quotient[23]),
        .Q(quotient[24]),
        .R(\divisor[31]_i_1_n_0 ));
  FDRE \quotient_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(quotient[24]),
        .Q(quotient[25]),
        .R(\divisor[31]_i_1_n_0 ));
  FDRE \quotient_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(quotient[25]),
        .Q(quotient[26]),
        .R(\divisor[31]_i_1_n_0 ));
  FDRE \quotient_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(quotient[26]),
        .Q(quotient[27]),
        .R(\divisor[31]_i_1_n_0 ));
  FDRE \quotient_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(quotient[27]),
        .Q(quotient[28]),
        .R(\divisor[31]_i_1_n_0 ));
  FDRE \quotient_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(quotient[28]),
        .Q(quotient[29]),
        .R(\divisor[31]_i_1_n_0 ));
  FDRE \quotient_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(quotient[29]),
        .Q(quotient[30]),
        .R(\divisor[31]_i_1_n_0 ));
  FDRE \quotient_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(quotient[2]),
        .Q(quotient[3]),
        .R(\divisor[31]_i_1_n_0 ));
  FDRE \quotient_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(quotient[30]),
        .Q(quotient[31]),
        .R(\divisor[31]_i_1_n_0 ));
  FDRE \quotient_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(quotient[31]),
        .Q(\quotient_reg_n_0_[31] ),
        .R(\divisor[31]_i_1_n_0 ));
  FDRE \quotient_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(quotient[3]),
        .Q(quotient[4]),
        .R(\divisor[31]_i_1_n_0 ));
  FDRE \quotient_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(quotient[4]),
        .Q(quotient[5]),
        .R(\divisor[31]_i_1_n_0 ));
  FDRE \quotient_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(quotient[5]),
        .Q(quotient[6]),
        .R(\divisor[31]_i_1_n_0 ));
  FDRE \quotient_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(quotient[6]),
        .Q(quotient[7]),
        .R(\divisor[31]_i_1_n_0 ));
  FDRE \quotient_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(quotient[7]),
        .Q(quotient[8]),
        .R(\divisor[31]_i_1_n_0 ));
  FDRE \quotient_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(quotient[8]),
        .Q(quotient[9]),
        .R(\divisor[31]_i_1_n_0 ));
  FDRE \quotient_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(quotient[9]),
        .Q(quotient[10]),
        .R(\divisor[31]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \read_input[0]_i_1 
       (.I0(result[0]),
        .I1(operand_a1),
        .I2(register_a[0]),
        .O(\read_input[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \read_input[10]_i_1 
       (.I0(result[10]),
        .I1(operand_a1),
        .I2(register_a[10]),
        .O(\read_input[10]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \read_input[11]_i_1 
       (.I0(result[11]),
        .I1(operand_a1),
        .I2(register_a[11]),
        .O(\read_input[11]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \read_input[12]_i_1 
       (.I0(result[12]),
        .I1(operand_a1),
        .I2(register_a[12]),
        .O(\read_input[12]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \read_input[13]_i_1 
       (.I0(result[13]),
        .I1(operand_a1),
        .I2(register_a[13]),
        .O(\read_input[13]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \read_input[14]_i_1 
       (.I0(result[14]),
        .I1(operand_a1),
        .I2(register_a[14]),
        .O(\read_input[14]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \read_input[15]_i_1 
       (.I0(result[15]),
        .I1(operand_a1),
        .I2(register_a[15]),
        .O(\read_input[15]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \read_input[16]_i_1 
       (.I0(result[16]),
        .I1(operand_a1),
        .I2(register_a[16]),
        .O(p_1_in[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \read_input[17]_i_1 
       (.I0(result[17]),
        .I1(operand_a1),
        .I2(register_a[17]),
        .O(p_1_in[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \read_input[18]_i_1 
       (.I0(result[18]),
        .I1(operand_a1),
        .I2(register_a[18]),
        .O(p_1_in[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \read_input[19]_i_1 
       (.I0(result[19]),
        .I1(operand_a1),
        .I2(register_a[19]),
        .O(p_1_in[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \read_input[1]_i_1 
       (.I0(result[1]),
        .I1(operand_a1),
        .I2(register_a[1]),
        .O(\read_input[1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \read_input[20]_i_1 
       (.I0(result[20]),
        .I1(operand_a1),
        .I2(register_a[20]),
        .O(p_1_in[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \read_input[21]_i_1 
       (.I0(result[21]),
        .I1(operand_a1),
        .I2(register_a[21]),
        .O(p_1_in[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \read_input[22]_i_1 
       (.I0(result[22]),
        .I1(operand_a1),
        .I2(register_a[22]),
        .O(p_1_in[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \read_input[23]_i_1 
       (.I0(result[23]),
        .I1(operand_a1),
        .I2(register_a[23]),
        .O(p_1_in[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \read_input[24]_i_1 
       (.I0(result[24]),
        .I1(operand_a1),
        .I2(register_a[24]),
        .O(p_1_in[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    \read_input[25]_i_1 
       (.I0(result[25]),
        .I1(operand_a1),
        .I2(register_a[25]),
        .O(p_1_in[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    \read_input[26]_i_1 
       (.I0(result[26]),
        .I1(operand_a1),
        .I2(register_a[26]),
        .O(p_1_in[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    \read_input[27]_i_1 
       (.I0(result[27]),
        .I1(operand_a1),
        .I2(register_a[27]),
        .O(p_1_in[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    \read_input[28]_i_1 
       (.I0(result[28]),
        .I1(operand_a1),
        .I2(register_a[28]),
        .O(p_1_in[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    \read_input[29]_i_1 
       (.I0(result[29]),
        .I1(operand_a1),
        .I2(register_a[29]),
        .O(p_1_in[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    \read_input[2]_i_1 
       (.I0(result[2]),
        .I1(operand_a1),
        .I2(register_a[2]),
        .O(\read_input[2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \read_input[30]_i_1 
       (.I0(result[30]),
        .I1(operand_a1),
        .I2(register_a[30]),
        .O(p_1_in[14]));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \read_input[31]_i_1 
       (.I0(\address_z_3[3]_i_1_n_0 ),
        .I1(opcode_2[2]),
        .I2(opcode_2[1]),
        .I3(opcode_2[4]),
        .I4(opcode_2[0]),
        .I5(opcode_2[3]),
        .O(out0));
  LUT3 #(
    .INIT(8'hB8)) 
    \read_input[31]_i_2 
       (.I0(result[31]),
        .I1(operand_a1),
        .I2(register_a[31]),
        .O(p_1_in[15]));
  LUT4 #(
    .INIT(16'h2002)) 
    \read_input[31]_i_3 
       (.I0(write_enable_reg_n_0),
        .I1(\read_input[31]_i_4_n_0 ),
        .I2(address_z_3[3]),
        .I3(address_a_2[3]),
        .O(operand_a1));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \read_input[31]_i_4 
       (.I0(address_z_3[2]),
        .I1(address_a_2[2]),
        .I2(address_z_3[1]),
        .I3(address_a_2[1]),
        .I4(address_a_2[0]),
        .I5(address_z_3[0]),
        .O(\read_input[31]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \read_input[3]_i_1 
       (.I0(result[3]),
        .I1(operand_a1),
        .I2(register_a[3]),
        .O(\read_input[3]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \read_input[4]_i_1 
       (.I0(result[4]),
        .I1(operand_a1),
        .I2(register_a[4]),
        .O(\read_input[4]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \read_input[5]_i_1 
       (.I0(result[5]),
        .I1(operand_a1),
        .I2(register_a[5]),
        .O(\read_input[5]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \read_input[6]_i_1 
       (.I0(result[6]),
        .I1(operand_a1),
        .I2(register_a[6]),
        .O(\read_input[6]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \read_input[7]_i_1 
       (.I0(result[7]),
        .I1(operand_a1),
        .I2(register_a[7]),
        .O(\read_input[7]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \read_input[8]_i_1 
       (.I0(result[8]),
        .I1(operand_a1),
        .I2(register_a[8]),
        .O(\read_input[8]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \read_input[9]_i_1 
       (.I0(result[9]),
        .I1(operand_a1),
        .I2(register_a[9]),
        .O(\read_input[9]_i_1_n_0 ));
  FDRE \read_input_reg[0] 
       (.C(clk),
        .CE(out0),
        .D(\read_input[0]_i_1_n_0 ),
        .Q(read_input[0]),
        .R(1'b0));
  FDRE \read_input_reg[10] 
       (.C(clk),
        .CE(out0),
        .D(\read_input[10]_i_1_n_0 ),
        .Q(read_input[10]),
        .R(1'b0));
  FDRE \read_input_reg[11] 
       (.C(clk),
        .CE(out0),
        .D(\read_input[11]_i_1_n_0 ),
        .Q(read_input[11]),
        .R(1'b0));
  FDRE \read_input_reg[12] 
       (.C(clk),
        .CE(out0),
        .D(\read_input[12]_i_1_n_0 ),
        .Q(read_input[12]),
        .R(1'b0));
  FDRE \read_input_reg[13] 
       (.C(clk),
        .CE(out0),
        .D(\read_input[13]_i_1_n_0 ),
        .Q(read_input[13]),
        .R(1'b0));
  FDRE \read_input_reg[14] 
       (.C(clk),
        .CE(out0),
        .D(\read_input[14]_i_1_n_0 ),
        .Q(read_input[14]),
        .R(1'b0));
  FDRE \read_input_reg[15] 
       (.C(clk),
        .CE(out0),
        .D(\read_input[15]_i_1_n_0 ),
        .Q(read_input[15]),
        .R(1'b0));
  FDRE \read_input_reg[16] 
       (.C(clk),
        .CE(out0),
        .D(p_1_in[0]),
        .Q(read_input[16]),
        .R(1'b0));
  FDRE \read_input_reg[17] 
       (.C(clk),
        .CE(out0),
        .D(p_1_in[1]),
        .Q(read_input[17]),
        .R(1'b0));
  FDRE \read_input_reg[18] 
       (.C(clk),
        .CE(out0),
        .D(p_1_in[2]),
        .Q(read_input[18]),
        .R(1'b0));
  FDRE \read_input_reg[19] 
       (.C(clk),
        .CE(out0),
        .D(p_1_in[3]),
        .Q(read_input[19]),
        .R(1'b0));
  FDRE \read_input_reg[1] 
       (.C(clk),
        .CE(out0),
        .D(\read_input[1]_i_1_n_0 ),
        .Q(read_input[1]),
        .R(1'b0));
  FDRE \read_input_reg[20] 
       (.C(clk),
        .CE(out0),
        .D(p_1_in[4]),
        .Q(read_input[20]),
        .R(1'b0));
  FDRE \read_input_reg[21] 
       (.C(clk),
        .CE(out0),
        .D(p_1_in[5]),
        .Q(read_input[21]),
        .R(1'b0));
  FDRE \read_input_reg[22] 
       (.C(clk),
        .CE(out0),
        .D(p_1_in[6]),
        .Q(read_input[22]),
        .R(1'b0));
  FDRE \read_input_reg[23] 
       (.C(clk),
        .CE(out0),
        .D(p_1_in[7]),
        .Q(read_input[23]),
        .R(1'b0));
  FDRE \read_input_reg[24] 
       (.C(clk),
        .CE(out0),
        .D(p_1_in[8]),
        .Q(read_input[24]),
        .R(1'b0));
  FDRE \read_input_reg[25] 
       (.C(clk),
        .CE(out0),
        .D(p_1_in[9]),
        .Q(read_input[25]),
        .R(1'b0));
  FDRE \read_input_reg[26] 
       (.C(clk),
        .CE(out0),
        .D(p_1_in[10]),
        .Q(read_input[26]),
        .R(1'b0));
  FDRE \read_input_reg[27] 
       (.C(clk),
        .CE(out0),
        .D(p_1_in[11]),
        .Q(read_input[27]),
        .R(1'b0));
  FDRE \read_input_reg[28] 
       (.C(clk),
        .CE(out0),
        .D(p_1_in[12]),
        .Q(read_input[28]),
        .R(1'b0));
  FDRE \read_input_reg[29] 
       (.C(clk),
        .CE(out0),
        .D(p_1_in[13]),
        .Q(read_input[29]),
        .R(1'b0));
  FDRE \read_input_reg[2] 
       (.C(clk),
        .CE(out0),
        .D(\read_input[2]_i_1_n_0 ),
        .Q(read_input[2]),
        .R(1'b0));
  FDRE \read_input_reg[30] 
       (.C(clk),
        .CE(out0),
        .D(p_1_in[14]),
        .Q(read_input[30]),
        .R(1'b0));
  FDRE \read_input_reg[31] 
       (.C(clk),
        .CE(out0),
        .D(p_1_in[15]),
        .Q(read_input[31]),
        .R(1'b0));
  FDRE \read_input_reg[3] 
       (.C(clk),
        .CE(out0),
        .D(\read_input[3]_i_1_n_0 ),
        .Q(read_input[3]),
        .R(1'b0));
  FDRE \read_input_reg[4] 
       (.C(clk),
        .CE(out0),
        .D(\read_input[4]_i_1_n_0 ),
        .Q(read_input[4]),
        .R(1'b0));
  FDRE \read_input_reg[5] 
       (.C(clk),
        .CE(out0),
        .D(\read_input[5]_i_1_n_0 ),
        .Q(read_input[5]),
        .R(1'b0));
  FDRE \read_input_reg[6] 
       (.C(clk),
        .CE(out0),
        .D(\read_input[6]_i_1_n_0 ),
        .Q(read_input[6]),
        .R(1'b0));
  FDRE \read_input_reg[7] 
       (.C(clk),
        .CE(out0),
        .D(\read_input[7]_i_1_n_0 ),
        .Q(read_input[7]),
        .R(1'b0));
  FDRE \read_input_reg[8] 
       (.C(clk),
        .CE(out0),
        .D(\read_input[8]_i_1_n_0 ),
        .Q(read_input[8]),
        .R(1'b0));
  FDRE \read_input_reg[9] 
       (.C(clk),
        .CE(out0),
        .D(\read_input[9]_i_1_n_0 ),
        .Q(read_input[9]),
        .R(1'b0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M_UNIQ_BASE_ registers_reg_r1_0_15_0_5
       (.ADDRA({1'b0,address_b_2}),
        .ADDRB({1'b0,address_b_2}),
        .ADDRC({1'b0,address_b_2}),
        .ADDRD({1'b0,address_z_3}),
        .DIA(result[1:0]),
        .DIB(result[3:2]),
        .DIC(result[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(register_b[1:0]),
        .DOB(register_b[3:2]),
        .DOC(register_b[5:4]),
        .DOD(NLW_registers_reg_r1_0_15_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(write_enable_reg_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M_HD4 registers_reg_r1_0_15_12_17
       (.ADDRA({1'b0,address_b_2}),
        .ADDRB({1'b0,address_b_2}),
        .ADDRC({1'b0,address_b_2}),
        .ADDRD({1'b0,address_z_3}),
        .DIA(result[13:12]),
        .DIB(result[15:14]),
        .DIC(result[17:16]),
        .DID({1'b0,1'b0}),
        .DOA(register_b[13:12]),
        .DOB(register_b[15:14]),
        .DOC(register_b[17:16]),
        .DOD(NLW_registers_reg_r1_0_15_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(write_enable_reg_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M_HD5 registers_reg_r1_0_15_18_23
       (.ADDRA({1'b0,address_b_2}),
        .ADDRB({1'b0,address_b_2}),
        .ADDRC({1'b0,address_b_2}),
        .ADDRD({1'b0,address_z_3}),
        .DIA(result[19:18]),
        .DIB(result[21:20]),
        .DIC(result[23:22]),
        .DID({1'b0,1'b0}),
        .DOA(register_b[19:18]),
        .DOB(register_b[21:20]),
        .DOC(register_b[23:22]),
        .DOD(NLW_registers_reg_r1_0_15_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(write_enable_reg_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M_HD6 registers_reg_r1_0_15_24_29
       (.ADDRA({1'b0,address_b_2}),
        .ADDRB({1'b0,address_b_2}),
        .ADDRC({1'b0,address_b_2}),
        .ADDRD({1'b0,address_z_3}),
        .DIA(result[25:24]),
        .DIB(result[27:26]),
        .DIC(result[29:28]),
        .DID({1'b0,1'b0}),
        .DOA(register_b[25:24]),
        .DOB(register_b[27:26]),
        .DOC(register_b[29:28]),
        .DOD(NLW_registers_reg_r1_0_15_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(write_enable_reg_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M_HD7 registers_reg_r1_0_15_30_31
       (.ADDRA({1'b0,address_b_2}),
        .ADDRB({1'b0,address_b_2}),
        .ADDRC({1'b0,address_b_2}),
        .ADDRD({1'b0,address_z_3}),
        .DIA(result[31:30]),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(register_b[31:30]),
        .DOB(NLW_registers_reg_r1_0_15_30_31_DOB_UNCONNECTED[1:0]),
        .DOC(NLW_registers_reg_r1_0_15_30_31_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_registers_reg_r1_0_15_30_31_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(write_enable_reg_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M_HD3 registers_reg_r1_0_15_6_11
       (.ADDRA({1'b0,address_b_2}),
        .ADDRB({1'b0,address_b_2}),
        .ADDRC({1'b0,address_b_2}),
        .ADDRD({1'b0,address_z_3}),
        .DIA(result[7:6]),
        .DIB(result[9:8]),
        .DIC(result[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(register_b[7:6]),
        .DOB(register_b[9:8]),
        .DOC(register_b[11:10]),
        .DOD(NLW_registers_reg_r1_0_15_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(write_enable_reg_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M_HD8 registers_reg_r2_0_15_0_5
       (.ADDRA({1'b0,address_a_2}),
        .ADDRB({1'b0,address_a_2}),
        .ADDRC({1'b0,address_a_2}),
        .ADDRD({1'b0,address_z_3}),
        .DIA(result[1:0]),
        .DIB(result[3:2]),
        .DIC(result[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(register_a[1:0]),
        .DOB(register_a[3:2]),
        .DOC(register_a[5:4]),
        .DOD(NLW_registers_reg_r2_0_15_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(write_enable_reg_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M_HD10 registers_reg_r2_0_15_12_17
       (.ADDRA({1'b0,address_a_2}),
        .ADDRB({1'b0,address_a_2}),
        .ADDRC({1'b0,address_a_2}),
        .ADDRD({1'b0,address_z_3}),
        .DIA(result[13:12]),
        .DIB(result[15:14]),
        .DIC(result[17:16]),
        .DID({1'b0,1'b0}),
        .DOA(register_a[13:12]),
        .DOB(register_a[15:14]),
        .DOC(register_a[17:16]),
        .DOD(NLW_registers_reg_r2_0_15_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(write_enable_reg_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M_HD11 registers_reg_r2_0_15_18_23
       (.ADDRA({1'b0,address_a_2}),
        .ADDRB({1'b0,address_a_2}),
        .ADDRC({1'b0,address_a_2}),
        .ADDRD({1'b0,address_z_3}),
        .DIA(result[19:18]),
        .DIB(result[21:20]),
        .DIC(result[23:22]),
        .DID({1'b0,1'b0}),
        .DOA(register_a[19:18]),
        .DOB(register_a[21:20]),
        .DOC(register_a[23:22]),
        .DOD(NLW_registers_reg_r2_0_15_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(write_enable_reg_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M_HD12 registers_reg_r2_0_15_24_29
       (.ADDRA({1'b0,address_a_2}),
        .ADDRB({1'b0,address_a_2}),
        .ADDRC({1'b0,address_a_2}),
        .ADDRD({1'b0,address_z_3}),
        .DIA(result[25:24]),
        .DIB(result[27:26]),
        .DIC(result[29:28]),
        .DID({1'b0,1'b0}),
        .DOA(register_a[25:24]),
        .DOB(register_a[27:26]),
        .DOC(register_a[29:28]),
        .DOD(NLW_registers_reg_r2_0_15_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(write_enable_reg_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M_HD13 registers_reg_r2_0_15_30_31
       (.ADDRA({1'b0,address_a_2}),
        .ADDRB({1'b0,address_a_2}),
        .ADDRC({1'b0,address_a_2}),
        .ADDRD({1'b0,address_z_3}),
        .DIA(result[31:30]),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(register_a[31:30]),
        .DOB(NLW_registers_reg_r2_0_15_30_31_DOB_UNCONNECTED[1:0]),
        .DOC(NLW_registers_reg_r2_0_15_30_31_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_registers_reg_r2_0_15_30_31_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(write_enable_reg_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M_HD9 registers_reg_r2_0_15_6_11
       (.ADDRA({1'b0,address_a_2}),
        .ADDRB({1'b0,address_a_2}),
        .ADDRC({1'b0,address_a_2}),
        .ADDRD({1'b0,address_z_3}),
        .DIA(result[7:6]),
        .DIB(result[9:8]),
        .DIC(result[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(register_a[7:6]),
        .DOB(register_a[9:8]),
        .DOC(register_a[11:10]),
        .DOD(NLW_registers_reg_r2_0_15_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(write_enable_reg_n_0));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \remainder[0]_i_1 
       (.I0(\remainder_reg[3]_i_2_n_7 ),
        .I1(\quotient_reg[0]_i_1_n_3 ),
        .I2(p_0_in1_in[0]),
        .O(\remainder[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \remainder[10]_i_1 
       (.I0(\remainder_reg[11]_i_2_n_5 ),
        .I1(\quotient_reg[0]_i_1_n_3 ),
        .I2(p_0_in1_in[10]),
        .O(\remainder[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \remainder[11]_i_1 
       (.I0(\remainder_reg[11]_i_2_n_4 ),
        .I1(\quotient_reg[0]_i_1_n_3 ),
        .I2(p_0_in1_in[11]),
        .O(\remainder[11]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \remainder[11]_i_3 
       (.I0(p_0_in1_in[11]),
        .I1(divisor[11]),
        .O(\remainder[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \remainder[11]_i_4 
       (.I0(p_0_in1_in[10]),
        .I1(divisor[10]),
        .O(\remainder[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \remainder[11]_i_5 
       (.I0(p_0_in1_in[9]),
        .I1(divisor[9]),
        .O(\remainder[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \remainder[11]_i_6 
       (.I0(p_0_in1_in[8]),
        .I1(divisor[8]),
        .O(\remainder[11]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \remainder[12]_i_1 
       (.I0(\remainder_reg[15]_i_2_n_7 ),
        .I1(\quotient_reg[0]_i_1_n_3 ),
        .I2(p_0_in1_in[12]),
        .O(\remainder[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \remainder[13]_i_1 
       (.I0(\remainder_reg[15]_i_2_n_6 ),
        .I1(\quotient_reg[0]_i_1_n_3 ),
        .I2(p_0_in1_in[13]),
        .O(\remainder[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \remainder[14]_i_1 
       (.I0(\remainder_reg[15]_i_2_n_5 ),
        .I1(\quotient_reg[0]_i_1_n_3 ),
        .I2(p_0_in1_in[14]),
        .O(\remainder[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \remainder[15]_i_1 
       (.I0(\remainder_reg[15]_i_2_n_4 ),
        .I1(\quotient_reg[0]_i_1_n_3 ),
        .I2(p_0_in1_in[15]),
        .O(\remainder[15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \remainder[15]_i_3 
       (.I0(p_0_in1_in[15]),
        .I1(divisor[15]),
        .O(\remainder[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \remainder[15]_i_4 
       (.I0(p_0_in1_in[14]),
        .I1(divisor[14]),
        .O(\remainder[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \remainder[15]_i_5 
       (.I0(p_0_in1_in[13]),
        .I1(divisor[13]),
        .O(\remainder[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \remainder[15]_i_6 
       (.I0(p_0_in1_in[12]),
        .I1(divisor[12]),
        .O(\remainder[15]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \remainder[16]_i_1 
       (.I0(\remainder_reg[19]_i_2_n_7 ),
        .I1(\quotient_reg[0]_i_1_n_3 ),
        .I2(p_0_in1_in[16]),
        .O(\remainder[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \remainder[17]_i_1 
       (.I0(\remainder_reg[19]_i_2_n_6 ),
        .I1(\quotient_reg[0]_i_1_n_3 ),
        .I2(p_0_in1_in[17]),
        .O(\remainder[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \remainder[18]_i_1 
       (.I0(\remainder_reg[19]_i_2_n_5 ),
        .I1(\quotient_reg[0]_i_1_n_3 ),
        .I2(p_0_in1_in[18]),
        .O(\remainder[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \remainder[19]_i_1 
       (.I0(\remainder_reg[19]_i_2_n_4 ),
        .I1(\quotient_reg[0]_i_1_n_3 ),
        .I2(p_0_in1_in[19]),
        .O(\remainder[19]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \remainder[19]_i_3 
       (.I0(p_0_in1_in[19]),
        .I1(divisor[19]),
        .O(\remainder[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \remainder[19]_i_4 
       (.I0(p_0_in1_in[18]),
        .I1(divisor[18]),
        .O(\remainder[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \remainder[19]_i_5 
       (.I0(p_0_in1_in[17]),
        .I1(divisor[17]),
        .O(\remainder[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \remainder[19]_i_6 
       (.I0(p_0_in1_in[16]),
        .I1(divisor[16]),
        .O(\remainder[19]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \remainder[1]_i_1 
       (.I0(\remainder_reg[3]_i_2_n_6 ),
        .I1(\quotient_reg[0]_i_1_n_3 ),
        .I2(p_0_in1_in[1]),
        .O(\remainder[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \remainder[20]_i_1 
       (.I0(\remainder_reg[23]_i_2_n_7 ),
        .I1(\quotient_reg[0]_i_1_n_3 ),
        .I2(p_0_in1_in[20]),
        .O(\remainder[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \remainder[21]_i_1 
       (.I0(\remainder_reg[23]_i_2_n_6 ),
        .I1(\quotient_reg[0]_i_1_n_3 ),
        .I2(p_0_in1_in[21]),
        .O(\remainder[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \remainder[22]_i_1 
       (.I0(\remainder_reg[23]_i_2_n_5 ),
        .I1(\quotient_reg[0]_i_1_n_3 ),
        .I2(p_0_in1_in[22]),
        .O(\remainder[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \remainder[23]_i_1 
       (.I0(\remainder_reg[23]_i_2_n_4 ),
        .I1(\quotient_reg[0]_i_1_n_3 ),
        .I2(p_0_in1_in[23]),
        .O(\remainder[23]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \remainder[23]_i_3 
       (.I0(p_0_in1_in[23]),
        .I1(divisor[23]),
        .O(\remainder[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \remainder[23]_i_4 
       (.I0(p_0_in1_in[22]),
        .I1(divisor[22]),
        .O(\remainder[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \remainder[23]_i_5 
       (.I0(p_0_in1_in[21]),
        .I1(divisor[21]),
        .O(\remainder[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \remainder[23]_i_6 
       (.I0(p_0_in1_in[20]),
        .I1(divisor[20]),
        .O(\remainder[23]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \remainder[24]_i_1 
       (.I0(\remainder_reg[27]_i_2_n_7 ),
        .I1(\quotient_reg[0]_i_1_n_3 ),
        .I2(p_0_in1_in[24]),
        .O(\remainder[24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \remainder[25]_i_1 
       (.I0(\remainder_reg[27]_i_2_n_6 ),
        .I1(\quotient_reg[0]_i_1_n_3 ),
        .I2(p_0_in1_in[25]),
        .O(\remainder[25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \remainder[26]_i_1 
       (.I0(\remainder_reg[27]_i_2_n_5 ),
        .I1(\quotient_reg[0]_i_1_n_3 ),
        .I2(p_0_in1_in[26]),
        .O(\remainder[26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \remainder[27]_i_1 
       (.I0(\remainder_reg[27]_i_2_n_4 ),
        .I1(\quotient_reg[0]_i_1_n_3 ),
        .I2(p_0_in1_in[27]),
        .O(\remainder[27]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \remainder[27]_i_3 
       (.I0(p_0_in1_in[27]),
        .I1(divisor[27]),
        .O(\remainder[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \remainder[27]_i_4 
       (.I0(p_0_in1_in[26]),
        .I1(divisor[26]),
        .O(\remainder[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \remainder[27]_i_5 
       (.I0(p_0_in1_in[25]),
        .I1(divisor[25]),
        .O(\remainder[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \remainder[27]_i_6 
       (.I0(p_0_in1_in[24]),
        .I1(divisor[24]),
        .O(\remainder[27]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \remainder[28]_i_1 
       (.I0(\remainder_reg[31]_i_2_n_7 ),
        .I1(\quotient_reg[0]_i_1_n_3 ),
        .I2(p_0_in1_in[28]),
        .O(\remainder[28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \remainder[29]_i_1 
       (.I0(\remainder_reg[31]_i_2_n_6 ),
        .I1(\quotient_reg[0]_i_1_n_3 ),
        .I2(p_0_in1_in[29]),
        .O(\remainder[29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \remainder[2]_i_1 
       (.I0(\remainder_reg[3]_i_2_n_5 ),
        .I1(\quotient_reg[0]_i_1_n_3 ),
        .I2(p_0_in1_in[2]),
        .O(\remainder[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \remainder[30]_i_1 
       (.I0(\remainder_reg[31]_i_2_n_5 ),
        .I1(\quotient_reg[0]_i_1_n_3 ),
        .I2(p_0_in1_in[30]),
        .O(\remainder[30]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \remainder[31]_i_1 
       (.I0(\remainder_reg[31]_i_2_n_4 ),
        .I1(\quotient_reg[0]_i_1_n_3 ),
        .I2(p_0_in1_in[31]),
        .O(\remainder[31]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \remainder[31]_i_3 
       (.I0(p_0_in1_in[31]),
        .I1(divisor[31]),
        .O(\remainder[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \remainder[31]_i_4 
       (.I0(p_0_in1_in[30]),
        .I1(divisor[30]),
        .O(\remainder[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \remainder[31]_i_5 
       (.I0(p_0_in1_in[29]),
        .I1(divisor[29]),
        .O(\remainder[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \remainder[31]_i_6 
       (.I0(p_0_in1_in[28]),
        .I1(divisor[28]),
        .O(\remainder[31]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \remainder[3]_i_1 
       (.I0(\remainder_reg[3]_i_2_n_4 ),
        .I1(\quotient_reg[0]_i_1_n_3 ),
        .I2(p_0_in1_in[3]),
        .O(\remainder[3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \remainder[3]_i_3 
       (.I0(p_0_in1_in[3]),
        .I1(divisor[3]),
        .O(\remainder[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \remainder[3]_i_4 
       (.I0(p_0_in1_in[2]),
        .I1(divisor[2]),
        .O(\remainder[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \remainder[3]_i_5 
       (.I0(p_0_in1_in[1]),
        .I1(divisor[1]),
        .O(\remainder[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \remainder[3]_i_6 
       (.I0(p_0_in1_in[0]),
        .I1(divisor[0]),
        .O(\remainder[3]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \remainder[4]_i_1 
       (.I0(\remainder_reg[7]_i_2_n_7 ),
        .I1(\quotient_reg[0]_i_1_n_3 ),
        .I2(p_0_in1_in[4]),
        .O(\remainder[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \remainder[5]_i_1 
       (.I0(\remainder_reg[7]_i_2_n_6 ),
        .I1(\quotient_reg[0]_i_1_n_3 ),
        .I2(p_0_in1_in[5]),
        .O(\remainder[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \remainder[6]_i_1 
       (.I0(\remainder_reg[7]_i_2_n_5 ),
        .I1(\quotient_reg[0]_i_1_n_3 ),
        .I2(p_0_in1_in[6]),
        .O(\remainder[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \remainder[7]_i_1 
       (.I0(\remainder_reg[7]_i_2_n_4 ),
        .I1(\quotient_reg[0]_i_1_n_3 ),
        .I2(p_0_in1_in[7]),
        .O(\remainder[7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \remainder[7]_i_3 
       (.I0(p_0_in1_in[7]),
        .I1(divisor[7]),
        .O(\remainder[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \remainder[7]_i_4 
       (.I0(p_0_in1_in[6]),
        .I1(divisor[6]),
        .O(\remainder[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \remainder[7]_i_5 
       (.I0(p_0_in1_in[5]),
        .I1(divisor[5]),
        .O(\remainder[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \remainder[7]_i_6 
       (.I0(p_0_in1_in[4]),
        .I1(divisor[4]),
        .O(\remainder[7]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \remainder[8]_i_1 
       (.I0(\remainder_reg[11]_i_2_n_7 ),
        .I1(\quotient_reg[0]_i_1_n_3 ),
        .I2(p_0_in1_in[8]),
        .O(\remainder[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \remainder[9]_i_1 
       (.I0(\remainder_reg[11]_i_2_n_6 ),
        .I1(\quotient_reg[0]_i_1_n_3 ),
        .I2(p_0_in1_in[9]),
        .O(\remainder[9]_i_1_n_0 ));
  FDRE \remainder_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\remainder[0]_i_1_n_0 ),
        .Q(p_0_in1_in[1]),
        .R(\divisor[31]_i_1_n_0 ));
  FDRE \remainder_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\remainder[10]_i_1_n_0 ),
        .Q(p_0_in1_in[11]),
        .R(\divisor[31]_i_1_n_0 ));
  FDRE \remainder_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\remainder[11]_i_1_n_0 ),
        .Q(p_0_in1_in[12]),
        .R(\divisor[31]_i_1_n_0 ));
  CARRY4 \remainder_reg[11]_i_2 
       (.CI(\remainder_reg[7]_i_2_n_0 ),
        .CO({\remainder_reg[11]_i_2_n_0 ,\NLW_remainder_reg[11]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(p_0_in1_in[11:8]),
        .O({\remainder_reg[11]_i_2_n_4 ,\remainder_reg[11]_i_2_n_5 ,\remainder_reg[11]_i_2_n_6 ,\remainder_reg[11]_i_2_n_7 }),
        .S({\remainder[11]_i_3_n_0 ,\remainder[11]_i_4_n_0 ,\remainder[11]_i_5_n_0 ,\remainder[11]_i_6_n_0 }));
  FDRE \remainder_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\remainder[12]_i_1_n_0 ),
        .Q(p_0_in1_in[13]),
        .R(\divisor[31]_i_1_n_0 ));
  FDRE \remainder_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\remainder[13]_i_1_n_0 ),
        .Q(p_0_in1_in[14]),
        .R(\divisor[31]_i_1_n_0 ));
  FDRE \remainder_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\remainder[14]_i_1_n_0 ),
        .Q(p_0_in1_in[15]),
        .R(\divisor[31]_i_1_n_0 ));
  FDRE \remainder_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\remainder[15]_i_1_n_0 ),
        .Q(p_0_in1_in[16]),
        .R(\divisor[31]_i_1_n_0 ));
  CARRY4 \remainder_reg[15]_i_2 
       (.CI(\remainder_reg[11]_i_2_n_0 ),
        .CO({\remainder_reg[15]_i_2_n_0 ,\NLW_remainder_reg[15]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(p_0_in1_in[15:12]),
        .O({\remainder_reg[15]_i_2_n_4 ,\remainder_reg[15]_i_2_n_5 ,\remainder_reg[15]_i_2_n_6 ,\remainder_reg[15]_i_2_n_7 }),
        .S({\remainder[15]_i_3_n_0 ,\remainder[15]_i_4_n_0 ,\remainder[15]_i_5_n_0 ,\remainder[15]_i_6_n_0 }));
  FDRE \remainder_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\remainder[16]_i_1_n_0 ),
        .Q(p_0_in1_in[17]),
        .R(\divisor[31]_i_1_n_0 ));
  FDRE \remainder_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\remainder[17]_i_1_n_0 ),
        .Q(p_0_in1_in[18]),
        .R(\divisor[31]_i_1_n_0 ));
  FDRE \remainder_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\remainder[18]_i_1_n_0 ),
        .Q(p_0_in1_in[19]),
        .R(\divisor[31]_i_1_n_0 ));
  FDRE \remainder_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\remainder[19]_i_1_n_0 ),
        .Q(p_0_in1_in[20]),
        .R(\divisor[31]_i_1_n_0 ));
  CARRY4 \remainder_reg[19]_i_2 
       (.CI(\remainder_reg[15]_i_2_n_0 ),
        .CO({\remainder_reg[19]_i_2_n_0 ,\NLW_remainder_reg[19]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(p_0_in1_in[19:16]),
        .O({\remainder_reg[19]_i_2_n_4 ,\remainder_reg[19]_i_2_n_5 ,\remainder_reg[19]_i_2_n_6 ,\remainder_reg[19]_i_2_n_7 }),
        .S({\remainder[19]_i_3_n_0 ,\remainder[19]_i_4_n_0 ,\remainder[19]_i_5_n_0 ,\remainder[19]_i_6_n_0 }));
  FDRE \remainder_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\remainder[1]_i_1_n_0 ),
        .Q(p_0_in1_in[2]),
        .R(\divisor[31]_i_1_n_0 ));
  FDRE \remainder_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\remainder[20]_i_1_n_0 ),
        .Q(p_0_in1_in[21]),
        .R(\divisor[31]_i_1_n_0 ));
  FDRE \remainder_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\remainder[21]_i_1_n_0 ),
        .Q(p_0_in1_in[22]),
        .R(\divisor[31]_i_1_n_0 ));
  FDRE \remainder_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\remainder[22]_i_1_n_0 ),
        .Q(p_0_in1_in[23]),
        .R(\divisor[31]_i_1_n_0 ));
  FDRE \remainder_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\remainder[23]_i_1_n_0 ),
        .Q(p_0_in1_in[24]),
        .R(\divisor[31]_i_1_n_0 ));
  CARRY4 \remainder_reg[23]_i_2 
       (.CI(\remainder_reg[19]_i_2_n_0 ),
        .CO({\remainder_reg[23]_i_2_n_0 ,\NLW_remainder_reg[23]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(p_0_in1_in[23:20]),
        .O({\remainder_reg[23]_i_2_n_4 ,\remainder_reg[23]_i_2_n_5 ,\remainder_reg[23]_i_2_n_6 ,\remainder_reg[23]_i_2_n_7 }),
        .S({\remainder[23]_i_3_n_0 ,\remainder[23]_i_4_n_0 ,\remainder[23]_i_5_n_0 ,\remainder[23]_i_6_n_0 }));
  FDRE \remainder_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(\remainder[24]_i_1_n_0 ),
        .Q(p_0_in1_in[25]),
        .R(\divisor[31]_i_1_n_0 ));
  FDRE \remainder_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(\remainder[25]_i_1_n_0 ),
        .Q(p_0_in1_in[26]),
        .R(\divisor[31]_i_1_n_0 ));
  FDRE \remainder_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(\remainder[26]_i_1_n_0 ),
        .Q(p_0_in1_in[27]),
        .R(\divisor[31]_i_1_n_0 ));
  FDRE \remainder_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(\remainder[27]_i_1_n_0 ),
        .Q(p_0_in1_in[28]),
        .R(\divisor[31]_i_1_n_0 ));
  CARRY4 \remainder_reg[27]_i_2 
       (.CI(\remainder_reg[23]_i_2_n_0 ),
        .CO({\remainder_reg[27]_i_2_n_0 ,\NLW_remainder_reg[27]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(p_0_in1_in[27:24]),
        .O({\remainder_reg[27]_i_2_n_4 ,\remainder_reg[27]_i_2_n_5 ,\remainder_reg[27]_i_2_n_6 ,\remainder_reg[27]_i_2_n_7 }),
        .S({\remainder[27]_i_3_n_0 ,\remainder[27]_i_4_n_0 ,\remainder[27]_i_5_n_0 ,\remainder[27]_i_6_n_0 }));
  FDRE \remainder_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(\remainder[28]_i_1_n_0 ),
        .Q(p_0_in1_in[29]),
        .R(\divisor[31]_i_1_n_0 ));
  FDRE \remainder_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(\remainder[29]_i_1_n_0 ),
        .Q(p_0_in1_in[30]),
        .R(\divisor[31]_i_1_n_0 ));
  FDRE \remainder_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\remainder[2]_i_1_n_0 ),
        .Q(p_0_in1_in[3]),
        .R(\divisor[31]_i_1_n_0 ));
  FDRE \remainder_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(\remainder[30]_i_1_n_0 ),
        .Q(p_0_in1_in[31]),
        .R(\divisor[31]_i_1_n_0 ));
  FDRE \remainder_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(\remainder[31]_i_1_n_0 ),
        .Q(\remainder_reg_n_0_[31] ),
        .R(\divisor[31]_i_1_n_0 ));
  CARRY4 \remainder_reg[31]_i_2 
       (.CI(\remainder_reg[27]_i_2_n_0 ),
        .CO({\remainder_reg[31]_i_2_n_0 ,\NLW_remainder_reg[31]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(p_0_in1_in[31:28]),
        .O({\remainder_reg[31]_i_2_n_4 ,\remainder_reg[31]_i_2_n_5 ,\remainder_reg[31]_i_2_n_6 ,\remainder_reg[31]_i_2_n_7 }),
        .S({\remainder[31]_i_3_n_0 ,\remainder[31]_i_4_n_0 ,\remainder[31]_i_5_n_0 ,\remainder[31]_i_6_n_0 }));
  FDRE \remainder_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\remainder[3]_i_1_n_0 ),
        .Q(p_0_in1_in[4]),
        .R(\divisor[31]_i_1_n_0 ));
  CARRY4 \remainder_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\remainder_reg[3]_i_2_n_0 ,\NLW_remainder_reg[3]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b1),
        .DI(p_0_in1_in[3:0]),
        .O({\remainder_reg[3]_i_2_n_4 ,\remainder_reg[3]_i_2_n_5 ,\remainder_reg[3]_i_2_n_6 ,\remainder_reg[3]_i_2_n_7 }),
        .S({\remainder[3]_i_3_n_0 ,\remainder[3]_i_4_n_0 ,\remainder[3]_i_5_n_0 ,\remainder[3]_i_6_n_0 }));
  FDRE \remainder_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\remainder[4]_i_1_n_0 ),
        .Q(p_0_in1_in[5]),
        .R(\divisor[31]_i_1_n_0 ));
  FDRE \remainder_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\remainder[5]_i_1_n_0 ),
        .Q(p_0_in1_in[6]),
        .R(\divisor[31]_i_1_n_0 ));
  FDRE \remainder_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\remainder[6]_i_1_n_0 ),
        .Q(p_0_in1_in[7]),
        .R(\divisor[31]_i_1_n_0 ));
  FDRE \remainder_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\remainder[7]_i_1_n_0 ),
        .Q(p_0_in1_in[8]),
        .R(\divisor[31]_i_1_n_0 ));
  CARRY4 \remainder_reg[7]_i_2 
       (.CI(\remainder_reg[3]_i_2_n_0 ),
        .CO({\remainder_reg[7]_i_2_n_0 ,\NLW_remainder_reg[7]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(p_0_in1_in[7:4]),
        .O({\remainder_reg[7]_i_2_n_4 ,\remainder_reg[7]_i_2_n_5 ,\remainder_reg[7]_i_2_n_6 ,\remainder_reg[7]_i_2_n_7 }),
        .S({\remainder[7]_i_3_n_0 ,\remainder[7]_i_4_n_0 ,\remainder[7]_i_5_n_0 ,\remainder[7]_i_6_n_0 }));
  FDRE \remainder_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\remainder[8]_i_1_n_0 ),
        .Q(p_0_in1_in[9]),
        .R(\divisor[31]_i_1_n_0 ));
  FDRE \remainder_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\remainder[9]_i_1_n_0 ),
        .Q(p_0_in1_in[10]),
        .R(\divisor[31]_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    result0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\read_input[15]_i_1_n_0 ,\read_input[14]_i_1_n_0 ,\read_input[13]_i_1_n_0 ,\read_input[12]_i_1_n_0 ,\read_input[11]_i_1_n_0 ,\read_input[10]_i_1_n_0 ,\read_input[9]_i_1_n_0 ,\read_input[8]_i_1_n_0 ,\read_input[7]_i_1_n_0 ,\read_input[6]_i_1_n_0 ,\read_input[5]_i_1_n_0 ,\read_input[4]_i_1_n_0 ,\read_input[3]_i_1_n_0 ,\read_input[2]_i_1_n_0 ,\read_input[1]_i_1_n_0 ,\read_input[0]_i_1_n_0 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_result0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,\write_value[15]_i_1_n_0 ,\write_value[14]_i_1_n_0 ,\write_value[13]_i_1_n_0 ,\write_value[12]_i_1_n_0 ,\write_value[11]_i_1_n_0 ,\write_value[10]_i_1_n_0 ,\write_value[9]_i_1_n_0 ,\write_value[8]_i_1_n_0 ,\write_value[7]_i_1_n_0 ,\write_value[6]_i_1_n_0 ,\write_value[5]_i_1_n_0 ,\write_value[4]_i_1_n_0 ,\write_value[3]_i_1_n_0 ,\write_value[2]_i_1_n_0 ,\write_value[1]_i_1_n_0 ,\write_value[0]_i_1_n_0 }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_result0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A,product_c_reg_n_104,product_c_reg_n_105,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_result0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_result0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(product_c_reg_i_1_n_0),
        .CEP(1'b0),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_result0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_result0_OVERFLOW_UNCONNECTED),
        .P({NLW_result0_P_UNCONNECTED[47:32],result0_n_74,result0_n_75,result0_n_76,result0_n_77,result0_n_78,result0_n_79,result0_n_80,result0_n_81,result0_n_82,result0_n_83,result0_n_84,result0_n_85,result0_n_86,result0_n_87,result0_n_88,result0_n_89,result0_n_90,result0_n_91,result0_n_92,result0_n_93,result0_n_94,result0_n_95,result0_n_96,result0_n_97,result0_n_98,result0_n_99,result0_n_100,result0_n_101,result0_n_102,result0_n_103,result0_n_104,result0_n_105}),
        .PATTERNBDETECT(NLW_result0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_result0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_result0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_result0_UNDERFLOW_UNCONNECTED));
  LUT6 #(
    .INIT(64'hFFFFFFFF55551110)) 
    \result[0]_i_1 
       (.I0(\result[0]_i_2_n_0 ),
        .I1(\result[0]_i_3_n_0 ),
        .I2(\result[0]_i_4_n_0 ),
        .I3(\result[0]_i_5_n_0 ),
        .I4(\result[0]_i_6_n_0 ),
        .I5(\result[0]_i_7_n_0 ),
        .O(\result[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA2A2A202A202A202)) 
    \result[0]_i_10 
       (.I0(\write_value[1]_i_1_n_0 ),
        .I1(\result[0]_i_28_n_0 ),
        .I2(\write_value[2]_i_1_n_0 ),
        .I3(\result[6]_i_18_n_0 ),
        .I4(\write_value[3]_i_1_n_0 ),
        .I5(\result[6]_i_19_n_0 ),
        .O(\result[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h444444D4D4D444D4)) 
    \result[0]_i_100 
       (.I0(\write_value[11]_i_1_n_0 ),
        .I1(\read_input[11]_i_1_n_0 ),
        .I2(\read_input[10]_i_1_n_0 ),
        .I3(register_b[10]),
        .I4(operand_b1),
        .I5(result[10]),
        .O(\result[0]_i_100_n_0 ));
  LUT6 #(
    .INIT(64'h444444D4D4D444D4)) 
    \result[0]_i_101 
       (.I0(\write_value[9]_i_1_n_0 ),
        .I1(\read_input[9]_i_1_n_0 ),
        .I2(\read_input[8]_i_1_n_0 ),
        .I3(register_b[8]),
        .I4(operand_b1),
        .I5(result[8]),
        .O(\result[0]_i_101_n_0 ));
  LUT6 #(
    .INIT(64'hA95900000000A959)) 
    \result[0]_i_102 
       (.I0(\read_input[15]_i_1_n_0 ),
        .I1(register_b[15]),
        .I2(operand_b1),
        .I3(result[15]),
        .I4(\read_input[14]_i_1_n_0 ),
        .I5(\write_value[14]_i_1_n_0 ),
        .O(\result[0]_i_102_n_0 ));
  LUT6 #(
    .INIT(64'h9090900909099009)) 
    \result[0]_i_103 
       (.I0(\read_input[13]_i_1_n_0 ),
        .I1(\write_value[13]_i_1_n_0 ),
        .I2(\read_input[12]_i_1_n_0 ),
        .I3(register_b[12]),
        .I4(operand_b1),
        .I5(result[12]),
        .O(\result[0]_i_103_n_0 ));
  LUT6 #(
    .INIT(64'h9099900009000999)) 
    \result[0]_i_104 
       (.I0(\write_value[11]_i_1_n_0 ),
        .I1(\read_input[11]_i_1_n_0 ),
        .I2(result[10]),
        .I3(operand_b1),
        .I4(register_b[10]),
        .I5(\read_input[10]_i_1_n_0 ),
        .O(\result[0]_i_104_n_0 ));
  LUT6 #(
    .INIT(64'hA95900000000A959)) 
    \result[0]_i_105 
       (.I0(\read_input[9]_i_1_n_0 ),
        .I1(register_b[9]),
        .I2(operand_b1),
        .I3(result[9]),
        .I4(\read_input[8]_i_1_n_0 ),
        .I5(\write_value[8]_i_1_n_0 ),
        .O(\result[0]_i_105_n_0 ));
  LUT6 #(
    .INIT(64'hA95900000000A959)) 
    \result[0]_i_107 
       (.I0(\read_input[15]_i_1_n_0 ),
        .I1(register_b[15]),
        .I2(operand_b1),
        .I3(result[15]),
        .I4(\read_input[14]_i_1_n_0 ),
        .I5(\write_value[14]_i_1_n_0 ),
        .O(\result[0]_i_107_n_0 ));
  LUT6 #(
    .INIT(64'h9090900909099009)) 
    \result[0]_i_108 
       (.I0(\read_input[13]_i_1_n_0 ),
        .I1(\write_value[13]_i_1_n_0 ),
        .I2(\read_input[12]_i_1_n_0 ),
        .I3(register_b[12]),
        .I4(operand_b1),
        .I5(result[12]),
        .O(\result[0]_i_108_n_0 ));
  LUT6 #(
    .INIT(64'h9099900009000999)) 
    \result[0]_i_109 
       (.I0(\write_value[11]_i_1_n_0 ),
        .I1(\read_input[11]_i_1_n_0 ),
        .I2(result[10]),
        .I3(operand_b1),
        .I4(register_b[10]),
        .I5(\read_input[10]_i_1_n_0 ),
        .O(\result[0]_i_109_n_0 ));
  LUT5 #(
    .INIT(32'h55455444)) 
    \result[0]_i_11 
       (.I0(\result[31]_i_26_n_0 ),
        .I1(\write_value[1]_i_1_n_0 ),
        .I2(\write_value[2]_i_1_n_0 ),
        .I3(\result[4]_i_17_n_0 ),
        .I4(\result[0]_i_29_n_0 ),
        .O(\result[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hA95900000000A959)) 
    \result[0]_i_110 
       (.I0(\read_input[9]_i_1_n_0 ),
        .I1(register_b[9]),
        .I2(operand_b1),
        .I3(result[9]),
        .I4(\read_input[8]_i_1_n_0 ),
        .I5(\write_value[8]_i_1_n_0 ),
        .O(\result[0]_i_110_n_0 ));
  LUT6 #(
    .INIT(64'hA95900000000A959)) 
    \result[0]_i_112 
       (.I0(\read_input[15]_i_1_n_0 ),
        .I1(register_b[15]),
        .I2(operand_b1),
        .I3(result[15]),
        .I4(\read_input[14]_i_1_n_0 ),
        .I5(\write_value[14]_i_1_n_0 ),
        .O(\result[0]_i_112_n_0 ));
  LUT6 #(
    .INIT(64'h9090900909099009)) 
    \result[0]_i_113 
       (.I0(\read_input[13]_i_1_n_0 ),
        .I1(\write_value[13]_i_1_n_0 ),
        .I2(\read_input[12]_i_1_n_0 ),
        .I3(register_b[12]),
        .I4(operand_b1),
        .I5(result[12]),
        .O(\result[0]_i_113_n_0 ));
  LUT6 #(
    .INIT(64'h9099900009000999)) 
    \result[0]_i_114 
       (.I0(\write_value[11]_i_1_n_0 ),
        .I1(\read_input[11]_i_1_n_0 ),
        .I2(result[10]),
        .I3(operand_b1),
        .I4(register_b[10]),
        .I5(\read_input[10]_i_1_n_0 ),
        .O(\result[0]_i_114_n_0 ));
  LUT6 #(
    .INIT(64'hA95900000000A959)) 
    \result[0]_i_115 
       (.I0(\read_input[9]_i_1_n_0 ),
        .I1(register_b[9]),
        .I2(operand_b1),
        .I3(result[9]),
        .I4(\read_input[8]_i_1_n_0 ),
        .I5(\write_value[8]_i_1_n_0 ),
        .O(\result[0]_i_115_n_0 ));
  LUT6 #(
    .INIT(64'h444444D4D4D444D4)) 
    \result[0]_i_116 
       (.I0(\write_value[7]_i_1_n_0 ),
        .I1(\read_input[7]_i_1_n_0 ),
        .I2(\read_input[6]_i_1_n_0 ),
        .I3(register_b[6]),
        .I4(operand_b1),
        .I5(result[6]),
        .O(\result[0]_i_116_n_0 ));
  LUT6 #(
    .INIT(64'h47004700FF474700)) 
    \result[0]_i_117 
       (.I0(result[5]),
        .I1(operand_b1),
        .I2(register_b[5]),
        .I3(\read_input[5]_i_1_n_0 ),
        .I4(\read_input[4]_i_1_n_0 ),
        .I5(\write_value[4]_i_1_n_0 ),
        .O(\result[0]_i_117_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \result[0]_i_118 
       (.I0(\write_value[3]_i_1_n_0 ),
        .I1(\read_input[3]_i_1_n_0 ),
        .I2(\read_input[2]_i_1_n_0 ),
        .I3(\write_value[2]_i_1_n_0 ),
        .O(\result[0]_i_118_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \result[0]_i_119 
       (.I0(\write_value[1]_i_1_n_0 ),
        .I1(\read_input[1]_i_1_n_0 ),
        .I2(\read_input[0]_i_1_n_0 ),
        .I3(\write_value[0]_i_1_n_0 ),
        .O(\result[0]_i_119_n_0 ));
  LUT3 #(
    .INIT(8'h8F)) 
    \result[0]_i_12 
       (.I0(p_1_in[15]),
        .I1(\result[30]_i_20_n_0 ),
        .I2(opcode_2[0]),
        .O(\result[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hA95900000000A959)) 
    \result[0]_i_120 
       (.I0(\read_input[7]_i_1_n_0 ),
        .I1(register_b[7]),
        .I2(operand_b1),
        .I3(result[7]),
        .I4(\read_input[6]_i_1_n_0 ),
        .I5(\write_value[6]_i_1_n_0 ),
        .O(\result[0]_i_120_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \result[0]_i_121 
       (.I0(result[5]),
        .I1(operand_b1),
        .I2(register_b[5]),
        .I3(\read_input[5]_i_1_n_0 ),
        .I4(\write_value[4]_i_1_n_0 ),
        .I5(\read_input[4]_i_1_n_0 ),
        .O(\result[0]_i_121_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \result[0]_i_122 
       (.I0(\read_input[3]_i_1_n_0 ),
        .I1(\write_value[3]_i_1_n_0 ),
        .I2(\read_input[2]_i_1_n_0 ),
        .I3(\write_value[2]_i_1_n_0 ),
        .O(\result[0]_i_122_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \result[0]_i_123 
       (.I0(\read_input[1]_i_1_n_0 ),
        .I1(\write_value[1]_i_1_n_0 ),
        .I2(\read_input[0]_i_1_n_0 ),
        .I3(\write_value[0]_i_1_n_0 ),
        .O(\result[0]_i_123_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \result[0]_i_124 
       (.I0(\write_value[3]_i_1_n_0 ),
        .I1(\read_input[3]_i_1_n_0 ),
        .I2(\read_input[2]_i_1_n_0 ),
        .I3(\write_value[2]_i_1_n_0 ),
        .O(\result[0]_i_124_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \result[0]_i_125 
       (.I0(\write_value[1]_i_1_n_0 ),
        .I1(\read_input[1]_i_1_n_0 ),
        .I2(\read_input[0]_i_1_n_0 ),
        .I3(\write_value[0]_i_1_n_0 ),
        .O(\result[0]_i_125_n_0 ));
  LUT6 #(
    .INIT(64'hA95900000000A959)) 
    \result[0]_i_126 
       (.I0(\read_input[7]_i_1_n_0 ),
        .I1(register_b[7]),
        .I2(operand_b1),
        .I3(result[7]),
        .I4(\read_input[6]_i_1_n_0 ),
        .I5(\write_value[6]_i_1_n_0 ),
        .O(\result[0]_i_126_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \result[0]_i_127 
       (.I0(result[5]),
        .I1(operand_b1),
        .I2(register_b[5]),
        .I3(\read_input[5]_i_1_n_0 ),
        .I4(\write_value[4]_i_1_n_0 ),
        .I5(\read_input[4]_i_1_n_0 ),
        .O(\result[0]_i_127_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \result[0]_i_128 
       (.I0(\read_input[3]_i_1_n_0 ),
        .I1(\write_value[3]_i_1_n_0 ),
        .I2(\read_input[2]_i_1_n_0 ),
        .I3(\write_value[2]_i_1_n_0 ),
        .O(\result[0]_i_128_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \result[0]_i_129 
       (.I0(\read_input[1]_i_1_n_0 ),
        .I1(\write_value[1]_i_1_n_0 ),
        .I2(\read_input[0]_i_1_n_0 ),
        .I3(\write_value[0]_i_1_n_0 ),
        .O(\result[0]_i_129_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \result[0]_i_13 
       (.I0(\result[30]_i_20_n_0 ),
        .I1(\write_value[0]_i_1_n_0 ),
        .I2(\result[1]_i_14_n_0 ),
        .O(\result[0]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \result[0]_i_130 
       (.I0(\write_value[3]_i_1_n_0 ),
        .I1(\read_input[3]_i_1_n_0 ),
        .I2(\read_input[2]_i_1_n_0 ),
        .I3(\write_value[2]_i_1_n_0 ),
        .O(\result[0]_i_130_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \result[0]_i_131 
       (.I0(\write_value[1]_i_1_n_0 ),
        .I1(\read_input[1]_i_1_n_0 ),
        .I2(\read_input[0]_i_1_n_0 ),
        .I3(\write_value[0]_i_1_n_0 ),
        .O(\result[0]_i_131_n_0 ));
  LUT6 #(
    .INIT(64'hA95900000000A959)) 
    \result[0]_i_132 
       (.I0(\read_input[7]_i_1_n_0 ),
        .I1(register_b[7]),
        .I2(operand_b1),
        .I3(result[7]),
        .I4(\read_input[6]_i_1_n_0 ),
        .I5(\write_value[6]_i_1_n_0 ),
        .O(\result[0]_i_132_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \result[0]_i_133 
       (.I0(result[5]),
        .I1(operand_b1),
        .I2(register_b[5]),
        .I3(\read_input[5]_i_1_n_0 ),
        .I4(\write_value[4]_i_1_n_0 ),
        .I5(\read_input[4]_i_1_n_0 ),
        .O(\result[0]_i_133_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \result[0]_i_134 
       (.I0(\read_input[3]_i_1_n_0 ),
        .I1(\write_value[3]_i_1_n_0 ),
        .I2(\read_input[2]_i_1_n_0 ),
        .I3(\write_value[2]_i_1_n_0 ),
        .O(\result[0]_i_134_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \result[0]_i_135 
       (.I0(\read_input[1]_i_1_n_0 ),
        .I1(\write_value[1]_i_1_n_0 ),
        .I2(\read_input[0]_i_1_n_0 ),
        .I3(\write_value[0]_i_1_n_0 ),
        .O(\result[0]_i_135_n_0 ));
  LUT3 #(
    .INIT(8'hAB)) 
    \result[0]_i_14 
       (.I0(opcode_2[1]),
        .I1(data14),
        .I2(opcode_2[0]),
        .O(\result[0]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \result[0]_i_15 
       (.I0(\result[0]_i_31_n_0 ),
        .I1(\write_value[2]_i_1_n_0 ),
        .I2(\result[0]_i_32_n_0 ),
        .I3(\write_value[3]_i_1_n_0 ),
        .I4(\result[0]_i_33_n_0 ),
        .O(\result[0]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \result[0]_i_16 
       (.I0(opcode_2[1]),
        .I1(opcode_2[0]),
        .O(\result[0]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h20FF)) 
    \result[0]_i_17 
       (.I0(opcode_2[1]),
        .I1(opcode_2[0]),
        .I2(data16),
        .I3(opcode_2[2]),
        .O(\result[0]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h0333333333330023)) 
    \result[0]_i_18 
       (.I0(opcode_2[0]),
        .I1(\result[0]_i_35_n_0 ),
        .I2(\write_value[0]_i_1_n_0 ),
        .I3(\read_input[0]_i_1_n_0 ),
        .I4(opcode_2[2]),
        .I5(opcode_2[1]),
        .O(\result[0]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hEEABFFAB)) 
    \result[0]_i_19 
       (.I0(\result[0]_i_36_n_0 ),
        .I1(\read_input[1]_i_1_n_0 ),
        .I2(input_rs232_rx_stb),
        .I3(\read_input[0]_i_1_n_0 ),
        .I4(input_gps_rx_stb),
        .O(\result[0]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF5404FFFFFFFF)) 
    \result[0]_i_2 
       (.I0(opcode_2[4]),
        .I1(\result[0]_i_8_n_0 ),
        .I2(opcode_2[3]),
        .I3(\result[0]_i_9_n_0 ),
        .I4(state[3]),
        .I5(state[0]),
        .O(\result[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    \result[0]_i_20 
       (.I0(\read_input[13]_i_1_n_0 ),
        .I1(\read_input[14]_i_1_n_0 ),
        .I2(opcode_2[1]),
        .I3(\result[5]_i_13_n_0 ),
        .I4(\read_input[15]_i_1_n_0 ),
        .I5(p_1_in[0]),
        .O(\result[0]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \result[0]_i_21 
       (.I0(\result[0]_i_37_n_0 ),
        .I1(\read_input[11]_i_1_n_0 ),
        .I2(\read_input[12]_i_1_n_0 ),
        .I3(\read_input[9]_i_1_n_0 ),
        .I4(\read_input[10]_i_1_n_0 ),
        .O(\result[0]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \result[0]_i_22 
       (.I0(\result[0]_i_38_n_0 ),
        .I1(p_1_in[9]),
        .I2(p_1_in[8]),
        .I3(p_1_in[11]),
        .I4(p_1_in[10]),
        .I5(\result[0]_i_39_n_0 ),
        .O(\result[0]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h7077707070777777)) 
    \result[0]_i_23 
       (.I0(\result[30]_i_15_n_0 ),
        .I1(result0_n_105),
        .I2(\s_input_gps_rx_ack[0]_i_3_n_0 ),
        .I3(\output [0]),
        .I4(read_input[0]),
        .I5(memory_reg_3_0[0]),
        .O(\result[0]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hF0AA00CC00AA00CC)) 
    \result[0]_i_24 
       (.I0(load_data[0]),
        .I1(quotient[1]),
        .I2(read_input[1]),
        .I3(state[1]),
        .I4(state[2]),
        .I5(\pps_count_reg[31] [0]),
        .O(\result[0]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'hFE00FEFF)) 
    \result[0]_i_27 
       (.I0(\result[30]_i_20_n_0 ),
        .I1(\result[1]_i_29_n_0 ),
        .I2(\write_value[0]_i_1_n_0 ),
        .I3(\result[31]_i_15_n_0 ),
        .I4(timer_clock_reg[0]),
        .O(\result[0]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hCFCCC0CCCACCCACC)) 
    \result[0]_i_28 
       (.I0(\result[0]_i_33_n_0 ),
        .I1(p_1_in[15]),
        .I2(\result[20]_i_31_n_0 ),
        .I3(\result[20]_i_32_n_0 ),
        .I4(\result[0]_i_32_n_0 ),
        .I5(\write_value[3]_i_1_n_0 ),
        .O(\result[0]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[0]_i_29 
       (.I0(p_1_in[8]),
        .I1(\read_input[8]_i_1_n_0 ),
        .I2(\write_value[3]_i_1_n_0 ),
        .I3(p_1_in[0]),
        .I4(\write_value[4]_i_1_n_0 ),
        .I5(\read_input[0]_i_1_n_0 ),
        .O(\result[0]_i_29_n_0 ));
  LUT3 #(
    .INIT(8'h1F)) 
    \result[0]_i_3 
       (.I0(a_lo[0]),
        .I1(opcode_2[2]),
        .I2(opcode_2[3]),
        .O(\result[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCFCFAFA0C0C0AFA0)) 
    \result[0]_i_31 
       (.I0(\read_input[14]_i_1_n_0 ),
        .I1(p_1_in[14]),
        .I2(\write_value[3]_i_1_n_0 ),
        .I3(\read_input[6]_i_1_n_0 ),
        .I4(\write_value[4]_i_1_n_0 ),
        .I5(p_1_in[6]),
        .O(\result[0]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hFA0AFCFCFA0A0C0C)) 
    \result[0]_i_32 
       (.I0(result[10]),
        .I1(register_a[10]),
        .I2(\write_value[4]_i_1_n_0 ),
        .I3(result[26]),
        .I4(operand_a1),
        .I5(register_a[26]),
        .O(\result[0]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[0]_i_33 
       (.I0(result[18]),
        .I1(register_a[18]),
        .I2(\write_value[4]_i_1_n_0 ),
        .I3(result[2]),
        .I4(operand_a1),
        .I5(register_a[2]),
        .O(\result[0]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h20FF)) 
    \result[0]_i_35 
       (.I0(opcode_2[1]),
        .I1(opcode_2[2]),
        .I2(data10[0]),
        .I3(opcode_2[4]),
        .O(\result[0]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \result[0]_i_36 
       (.I0(\read_input[3]_i_1_n_0 ),
        .I1(\read_input[2]_i_1_n_0 ),
        .I2(\read_input[6]_i_1_n_0 ),
        .I3(\read_input[5]_i_1_n_0 ),
        .O(\result[0]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFCFFFCAA)) 
    \result[0]_i_37 
       (.I0(register_a[4]),
        .I1(result[4]),
        .I2(result[8]),
        .I3(operand_a1),
        .I4(register_a[8]),
        .I5(\read_input[7]_i_1_n_0 ),
        .O(\result[0]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \result[0]_i_38 
       (.I0(p_1_in[13]),
        .I1(p_1_in[12]),
        .I2(p_1_in[15]),
        .I3(p_1_in[14]),
        .O(\result[0]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \result[0]_i_39 
       (.I0(p_1_in[6]),
        .I1(p_1_in[7]),
        .I2(\result[0]_i_64_n_0 ),
        .I3(p_1_in[2]),
        .I4(p_1_in[3]),
        .I5(p_1_in[1]),
        .O(\result[0]_i_39_n_0 ));
  LUT5 #(
    .INIT(32'h0000FFF4)) 
    \result[0]_i_4 
       (.I0(\result[0]_i_10_n_0 ),
        .I1(\result[0]_i_11_n_0 ),
        .I2(\result[0]_i_12_n_0 ),
        .I3(\result[0]_i_13_n_0 ),
        .I4(\result[0]_i_14_n_0 ),
        .O(\result[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h9099900009000999)) 
    \result[0]_i_41 
       (.I0(p_0_in[15]),
        .I1(p_1_in[15]),
        .I2(result[30]),
        .I3(operand_b1),
        .I4(register_b[30]),
        .I5(p_1_in[14]),
        .O(\result[0]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000B847)) 
    \result[0]_i_42 
       (.I0(result[27]),
        .I1(operand_b1),
        .I2(register_b[27]),
        .I3(p_1_in[11]),
        .I4(\result[0]_i_70_n_0 ),
        .I5(\result[0]_i_71_n_0 ),
        .O(\result[0]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000B847)) 
    \result[0]_i_43 
       (.I0(result[24]),
        .I1(operand_b1),
        .I2(register_b[24]),
        .I3(p_1_in[8]),
        .I4(\result[0]_i_72_n_0 ),
        .I5(\result[0]_i_73_n_0 ),
        .O(\result[0]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'h1D000000FFFF1D00)) 
    \result[0]_i_45 
       (.I0(register_b[30]),
        .I1(operand_b1),
        .I2(result[30]),
        .I3(p_1_in[14]),
        .I4(p_1_in[15]),
        .I5(p_0_in[15]),
        .O(\result[0]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \result[0]_i_46 
       (.I0(p_1_in[13]),
        .I1(p_0_in[13]),
        .I2(p_1_in[12]),
        .I3(register_b[28]),
        .I4(operand_b1),
        .I5(result[28]),
        .O(\result[0]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'h47004700FF474700)) 
    \result[0]_i_47 
       (.I0(result[27]),
        .I1(operand_b1),
        .I2(register_b[27]),
        .I3(p_1_in[11]),
        .I4(p_1_in[10]),
        .I5(p_0_in[10]),
        .O(\result[0]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \result[0]_i_48 
       (.I0(p_1_in[9]),
        .I1(p_0_in[9]),
        .I2(p_1_in[8]),
        .I3(register_b[24]),
        .I4(operand_b1),
        .I5(result[24]),
        .O(\result[0]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'h9099900009000999)) 
    \result[0]_i_49 
       (.I0(p_0_in[15]),
        .I1(p_1_in[15]),
        .I2(result[30]),
        .I3(operand_b1),
        .I4(register_b[30]),
        .I5(p_1_in[14]),
        .O(\result[0]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFA20000)) 
    \result[0]_i_5 
       (.I0(\result[0]_i_11_n_0 ),
        .I1(\write_value[1]_i_1_n_0 ),
        .I2(\result[0]_i_15_n_0 ),
        .I3(\result[0]_i_13_n_0 ),
        .I4(\result[0]_i_16_n_0 ),
        .I5(\result[0]_i_17_n_0 ),
        .O(\result[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9090900909099009)) 
    \result[0]_i_50 
       (.I0(p_1_in[12]),
        .I1(p_0_in[12]),
        .I2(p_1_in[13]),
        .I3(register_b[29]),
        .I4(operand_b1),
        .I5(result[29]),
        .O(\result[0]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'hA95900000000A959)) 
    \result[0]_i_51 
       (.I0(p_1_in[11]),
        .I1(register_b[27]),
        .I2(operand_b1),
        .I3(result[27]),
        .I4(p_0_in[10]),
        .I5(p_1_in[10]),
        .O(\result[0]_i_51_n_0 ));
  LUT6 #(
    .INIT(64'h9090900909099009)) 
    \result[0]_i_52 
       (.I0(p_0_in[9]),
        .I1(p_1_in[9]),
        .I2(p_1_in[8]),
        .I3(register_b[24]),
        .I4(operand_b1),
        .I5(result[24]),
        .O(\result[0]_i_52_n_0 ));
  LUT6 #(
    .INIT(64'h1D00FFFF00001D00)) 
    \result[0]_i_54 
       (.I0(register_b[30]),
        .I1(operand_b1),
        .I2(result[30]),
        .I3(p_1_in[14]),
        .I4(p_1_in[15]),
        .I5(p_0_in[15]),
        .O(\result[0]_i_54_n_0 ));
  LUT6 #(
    .INIT(64'h9099900009000999)) 
    \result[0]_i_55 
       (.I0(p_0_in[15]),
        .I1(p_1_in[15]),
        .I2(result[30]),
        .I3(operand_b1),
        .I4(register_b[30]),
        .I5(p_1_in[14]),
        .O(\result[0]_i_55_n_0 ));
  LUT6 #(
    .INIT(64'h9090900909099009)) 
    \result[0]_i_56 
       (.I0(p_1_in[12]),
        .I1(p_0_in[12]),
        .I2(p_1_in[13]),
        .I3(register_b[29]),
        .I4(operand_b1),
        .I5(result[29]),
        .O(\result[0]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'hA95900000000A959)) 
    \result[0]_i_57 
       (.I0(p_1_in[11]),
        .I1(register_b[27]),
        .I2(operand_b1),
        .I3(result[27]),
        .I4(p_0_in[10]),
        .I5(p_1_in[10]),
        .O(\result[0]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'h9090900909099009)) 
    \result[0]_i_58 
       (.I0(p_0_in[9]),
        .I1(p_1_in[9]),
        .I2(p_1_in[8]),
        .I3(register_b[24]),
        .I4(operand_b1),
        .I5(result[24]),
        .O(\result[0]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'h4444444F44444444)) 
    \result[0]_i_6 
       (.I0(\result[0]_i_18_n_0 ),
        .I1(\result[13]_i_14_n_0 ),
        .I2(\result[0]_i_19_n_0 ),
        .I3(\result[0]_i_20_n_0 ),
        .I4(\result[0]_i_21_n_0 ),
        .I5(\result[0]_i_22_n_0 ),
        .O(\result[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9099900009000999)) 
    \result[0]_i_60 
       (.I0(p_0_in[15]),
        .I1(p_1_in[15]),
        .I2(result[30]),
        .I3(operand_b1),
        .I4(register_b[30]),
        .I5(p_1_in[14]),
        .O(\result[0]_i_60_n_0 ));
  LUT6 #(
    .INIT(64'h9090900909099009)) 
    \result[0]_i_61 
       (.I0(p_1_in[12]),
        .I1(p_0_in[12]),
        .I2(p_1_in[13]),
        .I3(register_b[29]),
        .I4(operand_b1),
        .I5(result[29]),
        .O(\result[0]_i_61_n_0 ));
  LUT6 #(
    .INIT(64'hA95900000000A959)) 
    \result[0]_i_62 
       (.I0(p_1_in[11]),
        .I1(register_b[27]),
        .I2(operand_b1),
        .I3(result[27]),
        .I4(p_0_in[10]),
        .I5(p_1_in[10]),
        .O(\result[0]_i_62_n_0 ));
  LUT6 #(
    .INIT(64'h9090900909099009)) 
    \result[0]_i_63 
       (.I0(p_0_in[9]),
        .I1(p_1_in[9]),
        .I2(p_1_in[8]),
        .I3(register_b[24]),
        .I4(operand_b1),
        .I5(result[24]),
        .O(\result[0]_i_63_n_0 ));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    \result[0]_i_64 
       (.I0(register_a[20]),
        .I1(result[20]),
        .I2(register_a[21]),
        .I3(operand_a1),
        .I4(result[21]),
        .O(\result[0]_i_64_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \result[0]_i_66 
       (.I0(p_0_in[5]),
        .I1(p_1_in[5]),
        .I2(p_0_in[6]),
        .I3(p_1_in[6]),
        .I4(p_0_in[7]),
        .I5(p_1_in[7]),
        .O(\result[0]_i_66_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \result[0]_i_67 
       (.I0(p_0_in[2]),
        .I1(p_1_in[2]),
        .I2(p_0_in[3]),
        .I3(p_1_in[3]),
        .I4(p_0_in[4]),
        .I5(p_1_in[4]),
        .O(\result[0]_i_67_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \result[0]_i_68 
       (.I0(p_0_in[1]),
        .I1(p_1_in[1]),
        .I2(p_0_in[0]),
        .I3(p_1_in[0]),
        .I4(\write_value[15]_i_1_n_0 ),
        .I5(\read_input[15]_i_1_n_0 ),
        .O(\result[0]_i_68_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \result[0]_i_69 
       (.I0(\write_value[12]_i_1_n_0 ),
        .I1(\read_input[12]_i_1_n_0 ),
        .I2(\write_value[14]_i_1_n_0 ),
        .I3(\read_input[14]_i_1_n_0 ),
        .I4(\write_value[13]_i_1_n_0 ),
        .I5(\read_input[13]_i_1_n_0 ),
        .O(\result[0]_i_69_n_0 ));
  LUT5 #(
    .INIT(32'h8888FF0F)) 
    \result[0]_i_7 
       (.I0(state[3]),
        .I1(p_0_in1_in[1]),
        .I2(\result[0]_i_23_n_0 ),
        .I3(\result[0]_i_24_n_0 ),
        .I4(state[0]),
        .O(\result[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \result[0]_i_70 
       (.I0(p_1_in[12]),
        .I1(register_b[28]),
        .I2(operand_b1),
        .I3(result[28]),
        .O(\result[0]_i_70_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \result[0]_i_71 
       (.I0(p_1_in[13]),
        .I1(register_b[29]),
        .I2(operand_b1),
        .I3(result[29]),
        .O(\result[0]_i_71_n_0 ));
  LUT5 #(
    .INIT(32'h111E22D2)) 
    \result[0]_i_72 
       (.I0(register_a[25]),
        .I1(operand_a1),
        .I2(register_b[25]),
        .I3(operand_b1),
        .I4(result[25]),
        .O(\result[0]_i_72_n_0 ));
  LUT5 #(
    .INIT(32'h111E22D2)) 
    \result[0]_i_73 
       (.I0(register_a[26]),
        .I1(operand_a1),
        .I2(register_b[26]),
        .I3(operand_b1),
        .I4(result[26]),
        .O(\result[0]_i_73_n_0 ));
  LUT6 #(
    .INIT(64'h47004700FF474700)) 
    \result[0]_i_75 
       (.I0(result[23]),
        .I1(operand_b1),
        .I2(register_b[23]),
        .I3(p_1_in[7]),
        .I4(p_1_in[6]),
        .I5(p_0_in[6]),
        .O(\result[0]_i_75_n_0 ));
  LUT6 #(
    .INIT(64'h47004700FF474700)) 
    \result[0]_i_76 
       (.I0(result[21]),
        .I1(operand_b1),
        .I2(register_b[21]),
        .I3(p_1_in[5]),
        .I4(p_1_in[4]),
        .I5(p_0_in[4]),
        .O(\result[0]_i_76_n_0 ));
  LUT6 #(
    .INIT(64'h444444D4D4D444D4)) 
    \result[0]_i_77 
       (.I0(p_0_in[3]),
        .I1(p_1_in[3]),
        .I2(p_1_in[2]),
        .I3(register_b[18]),
        .I4(operand_b1),
        .I5(result[18]),
        .O(\result[0]_i_77_n_0 ));
  LUT6 #(
    .INIT(64'h444444D4D4D444D4)) 
    \result[0]_i_78 
       (.I0(p_0_in[1]),
        .I1(p_1_in[1]),
        .I2(p_1_in[0]),
        .I3(register_b[16]),
        .I4(operand_b1),
        .I5(result[16]),
        .O(\result[0]_i_78_n_0 ));
  LUT6 #(
    .INIT(64'h9099900009000999)) 
    \result[0]_i_79 
       (.I0(p_0_in[6]),
        .I1(p_1_in[6]),
        .I2(result[23]),
        .I3(operand_b1),
        .I4(register_b[23]),
        .I5(p_1_in[7]),
        .O(\result[0]_i_79_n_0 ));
  LUT6 #(
    .INIT(64'h5F5030305F503F3F)) 
    \result[0]_i_8 
       (.I0(address_b_2[0]),
        .I1(\result_reg[3]_i_17_n_7 ),
        .I2(\result[12]_i_16_n_0 ),
        .I3(program_counter_2[0]),
        .I4(\result[30]_i_17_n_0 ),
        .I5(data3),
        .O(\result[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hA95900000000A959)) 
    \result[0]_i_80 
       (.I0(p_1_in[5]),
        .I1(register_b[21]),
        .I2(operand_b1),
        .I3(result[21]),
        .I4(p_1_in[4]),
        .I5(p_0_in[4]),
        .O(\result[0]_i_80_n_0 ));
  LUT6 #(
    .INIT(64'hA95900000000A959)) 
    \result[0]_i_81 
       (.I0(p_1_in[3]),
        .I1(register_b[19]),
        .I2(operand_b1),
        .I3(result[19]),
        .I4(p_1_in[2]),
        .I5(p_0_in[2]),
        .O(\result[0]_i_81_n_0 ));
  LUT6 #(
    .INIT(64'hA95900000000A959)) 
    \result[0]_i_82 
       (.I0(p_1_in[1]),
        .I1(register_b[17]),
        .I2(operand_b1),
        .I3(result[17]),
        .I4(p_1_in[0]),
        .I5(p_0_in[0]),
        .O(\result[0]_i_82_n_0 ));
  LUT6 #(
    .INIT(64'h9099900009000999)) 
    \result[0]_i_84 
       (.I0(p_0_in[6]),
        .I1(p_1_in[6]),
        .I2(result[23]),
        .I3(operand_b1),
        .I4(register_b[23]),
        .I5(p_1_in[7]),
        .O(\result[0]_i_84_n_0 ));
  LUT6 #(
    .INIT(64'hA95900000000A959)) 
    \result[0]_i_85 
       (.I0(p_1_in[5]),
        .I1(register_b[21]),
        .I2(operand_b1),
        .I3(result[21]),
        .I4(p_1_in[4]),
        .I5(p_0_in[4]),
        .O(\result[0]_i_85_n_0 ));
  LUT6 #(
    .INIT(64'hA95900000000A959)) 
    \result[0]_i_86 
       (.I0(p_1_in[3]),
        .I1(register_b[19]),
        .I2(operand_b1),
        .I3(result[19]),
        .I4(p_1_in[2]),
        .I5(p_0_in[2]),
        .O(\result[0]_i_86_n_0 ));
  LUT6 #(
    .INIT(64'hA95900000000A959)) 
    \result[0]_i_87 
       (.I0(p_1_in[1]),
        .I1(register_b[17]),
        .I2(operand_b1),
        .I3(result[17]),
        .I4(p_1_in[0]),
        .I5(p_0_in[0]),
        .O(\result[0]_i_87_n_0 ));
  LUT6 #(
    .INIT(64'h9099900009000999)) 
    \result[0]_i_89 
       (.I0(p_0_in[6]),
        .I1(p_1_in[6]),
        .I2(result[23]),
        .I3(operand_b1),
        .I4(register_b[23]),
        .I5(p_1_in[7]),
        .O(\result[0]_i_89_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF1DFF00001D00)) 
    \result[0]_i_9 
       (.I0(data5[0]),
        .I1(opcode_2[0]),
        .I2(data6),
        .I3(opcode_2[2]),
        .I4(opcode_2[1]),
        .I5(\result[0]_i_27_n_0 ),
        .O(\result[0]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hA95900000000A959)) 
    \result[0]_i_90 
       (.I0(p_1_in[5]),
        .I1(register_b[21]),
        .I2(operand_b1),
        .I3(result[21]),
        .I4(p_1_in[4]),
        .I5(p_0_in[4]),
        .O(\result[0]_i_90_n_0 ));
  LUT6 #(
    .INIT(64'hA95900000000A959)) 
    \result[0]_i_91 
       (.I0(p_1_in[3]),
        .I1(register_b[19]),
        .I2(operand_b1),
        .I3(result[19]),
        .I4(p_1_in[2]),
        .I5(p_0_in[2]),
        .O(\result[0]_i_91_n_0 ));
  LUT6 #(
    .INIT(64'hA95900000000A959)) 
    \result[0]_i_92 
       (.I0(p_1_in[1]),
        .I1(register_b[17]),
        .I2(operand_b1),
        .I3(result[17]),
        .I4(p_1_in[0]),
        .I5(p_0_in[0]),
        .O(\result[0]_i_92_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \result[0]_i_93 
       (.I0(\write_value[9]_i_1_n_0 ),
        .I1(\read_input[9]_i_1_n_0 ),
        .I2(\write_value[11]_i_1_n_0 ),
        .I3(\read_input[11]_i_1_n_0 ),
        .I4(\write_value[10]_i_1_n_0 ),
        .I5(\read_input[10]_i_1_n_0 ),
        .O(\result[0]_i_93_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \result[0]_i_94 
       (.I0(\write_value[6]_i_1_n_0 ),
        .I1(\read_input[6]_i_1_n_0 ),
        .I2(\write_value[8]_i_1_n_0 ),
        .I3(\read_input[8]_i_1_n_0 ),
        .I4(\write_value[7]_i_1_n_0 ),
        .I5(\read_input[7]_i_1_n_0 ),
        .O(\result[0]_i_94_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \result[0]_i_95 
       (.I0(\write_value[3]_i_1_n_0 ),
        .I1(\read_input[3]_i_1_n_0 ),
        .I2(\write_value[5]_i_1_n_0 ),
        .I3(\read_input[5]_i_1_n_0 ),
        .I4(\write_value[4]_i_1_n_0 ),
        .I5(\read_input[4]_i_1_n_0 ),
        .O(\result[0]_i_95_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \result[0]_i_96 
       (.I0(\write_value[0]_i_1_n_0 ),
        .I1(\read_input[0]_i_1_n_0 ),
        .I2(\write_value[2]_i_1_n_0 ),
        .I3(\read_input[2]_i_1_n_0 ),
        .I4(\write_value[1]_i_1_n_0 ),
        .I5(\read_input[1]_i_1_n_0 ),
        .O(\result[0]_i_96_n_0 ));
  LUT6 #(
    .INIT(64'h47004700FF474700)) 
    \result[0]_i_98 
       (.I0(result[15]),
        .I1(operand_b1),
        .I2(register_b[15]),
        .I3(\read_input[15]_i_1_n_0 ),
        .I4(\read_input[14]_i_1_n_0 ),
        .I5(\write_value[14]_i_1_n_0 ),
        .O(\result[0]_i_98_n_0 ));
  LUT6 #(
    .INIT(64'h444444D4D4D444D4)) 
    \result[0]_i_99 
       (.I0(\write_value[13]_i_1_n_0 ),
        .I1(\read_input[13]_i_1_n_0 ),
        .I2(\read_input[12]_i_1_n_0 ),
        .I3(register_b[12]),
        .I4(operand_b1),
        .I5(result[12]),
        .O(\result[0]_i_99_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0B0B0B00)) 
    \result[10]_i_1 
       (.I0(\result[10]_i_2_n_0 ),
        .I1(\result[10]_i_3_n_0 ),
        .I2(\result[10]_i_4_n_0 ),
        .I3(\result[10]_i_5_n_0 ),
        .I4(\result[10]_i_6_n_0 ),
        .I5(\result[10]_i_7_n_0 ),
        .O(\result[10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h000000B8)) 
    \result[10]_i_10 
       (.I0(\result_reg[11]_i_23_n_5 ),
        .I1(opcode_2[0]),
        .I2(literal_2[10]),
        .I3(opcode_2[2]),
        .I4(opcode_2[1]),
        .O(\result[10]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hB080FFFF)) 
    \result[10]_i_11 
       (.I0(\result[11]_i_24_n_0 ),
        .I1(\write_value[0]_i_1_n_0 ),
        .I2(\result[30]_i_10_n_0 ),
        .I3(\result[10]_i_17_n_0 ),
        .I4(opcode_2[2]),
        .O(\result[10]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[10]_i_12 
       (.I0(\result[16]_i_21_n_0 ),
        .I1(\result[12]_i_25_n_0 ),
        .I2(\write_value[1]_i_1_n_0 ),
        .I3(\result[14]_i_18_n_0 ),
        .I4(\write_value[2]_i_1_n_0 ),
        .I5(\result[10]_i_18_n_0 ),
        .O(\result[10]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h1F)) 
    \result[10]_i_13 
       (.I0(a_lo[10]),
        .I1(opcode_2[2]),
        .I2(opcode_2[3]),
        .O(\result[10]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h53F553F0F3F5F3F5)) 
    \result[10]_i_14 
       (.I0(\read_input[10]_i_1_n_0 ),
        .I1(data10[10]),
        .I2(opcode_2[2]),
        .I3(opcode_2[1]),
        .I4(opcode_2[0]),
        .I5(\write_value[10]_i_1_n_0 ),
        .O(\result[10]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[10]_i_15 
       (.I0(\result[10]_i_19_n_0 ),
        .I1(result0_n_95),
        .I2(state[1]),
        .I3(load_data[10]),
        .I4(state[2]),
        .I5(quotient[11]),
        .O(\result[10]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hFFF4FFF7)) 
    \result[10]_i_16 
       (.I0(\read_input[3]_i_1_n_0 ),
        .I1(\write_value[2]_i_1_n_0 ),
        .I2(\write_value[3]_i_1_n_0 ),
        .I3(\write_value[4]_i_1_n_0 ),
        .I4(\read_input[7]_i_1_n_0 ),
        .O(\result[10]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[10]_i_17 
       (.I0(\result[12]_i_30_n_0 ),
        .I1(\write_value[1]_i_1_n_0 ),
        .I2(\result[10]_i_20_n_0 ),
        .O(\result[10]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h0F1D0F1D0F000FFF)) 
    \result[10]_i_18 
       (.I0(p_1_in[2]),
        .I1(\write_value[4]_i_1_n_0 ),
        .I2(p_1_in[15]),
        .I3(\result[30]_i_20_n_0 ),
        .I4(\result[0]_i_32_n_0 ),
        .I5(\write_value[3]_i_1_n_0 ),
        .O(\result[10]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \result[10]_i_19 
       (.I0(read_input[1]),
        .I1(\pps_count_reg[31] [10]),
        .O(\result[10]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h4544555545444544)) 
    \result[10]_i_2 
       (.I0(\result[31]_i_16_n_0 ),
        .I1(\result[10]_i_8_n_0 ),
        .I2(\result[10]_i_9_n_0 ),
        .I3(\result[15]_i_10_n_0 ),
        .I4(\result[11]_i_9_n_0 ),
        .I5(\result[15]_i_12_n_0 ),
        .O(\result[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \result[10]_i_20 
       (.I0(\result[14]_i_21_n_0 ),
        .I1(\write_value[2]_i_1_n_0 ),
        .I2(p_1_in[2]),
        .I3(\write_value[4]_i_1_n_0 ),
        .I4(\write_value[3]_i_1_n_0 ),
        .I5(\result[0]_i_32_n_0 ),
        .O(\result[10]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h2222202222222222)) 
    \result[10]_i_3 
       (.I0(opcode_2[3]),
        .I1(opcode_2[4]),
        .I2(opcode_2[1]),
        .I3(opcode_2[2]),
        .I4(opcode_2[0]),
        .I5(data5[10]),
        .O(\result[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00010101FFFFFFFF)) 
    \result[10]_i_4 
       (.I0(\result[10]_i_10_n_0 ),
        .I1(opcode_2[3]),
        .I2(opcode_2[4]),
        .I3(\result[15]_i_14_n_0 ),
        .I4(data2[10]),
        .I5(\result[31]_i_7_n_0 ),
        .O(\result[10]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAEEEAE)) 
    \result[10]_i_5 
       (.I0(\result[10]_i_11_n_0 ),
        .I1(\result[28]_i_10_n_0 ),
        .I2(\result[10]_i_12_n_0 ),
        .I3(\write_value[0]_i_1_n_0 ),
        .I4(\result[11]_i_13_n_0 ),
        .I5(\result[10]_i_13_n_0 ),
        .O(\result[10]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h1F)) 
    \result[10]_i_6 
       (.I0(\result[10]_i_14_n_0 ),
        .I1(opcode_2[3]),
        .I2(opcode_2[4]),
        .O(\result[10]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \result[10]_i_7 
       (.I0(state[3]),
        .I1(p_0_in1_in[11]),
        .I2(state[0]),
        .I3(\result[10]_i_15_n_0 ),
        .O(\result[10]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h08AA)) 
    \result[10]_i_8 
       (.I0(timer_clock_reg[10]),
        .I1(opcode_2[0]),
        .I2(opcode_2[1]),
        .I3(opcode_2[2]),
        .O(\result[10]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[10]_i_9 
       (.I0(\result[10]_i_16_n_0 ),
        .I1(\write_value[1]_i_1_n_0 ),
        .I2(\result[12]_i_18_n_0 ),
        .O(\result[10]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0B0B0B00)) 
    \result[11]_i_1 
       (.I0(\result[11]_i_2_n_0 ),
        .I1(\result[11]_i_3_n_0 ),
        .I2(\result[11]_i_4_n_0 ),
        .I3(\result[11]_i_5_n_0 ),
        .I4(\result[11]_i_6_n_0 ),
        .I5(\result[11]_i_7_n_0 ),
        .O(\result[11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h000000B8)) 
    \result[11]_i_11 
       (.I0(\result_reg[11]_i_23_n_4 ),
        .I1(opcode_2[0]),
        .I2(literal_2[11]),
        .I3(opcode_2[2]),
        .I4(opcode_2[1]),
        .O(\result[11]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hB080FFFF)) 
    \result[11]_i_12 
       (.I0(\result[12]_i_24_n_0 ),
        .I1(\write_value[0]_i_1_n_0 ),
        .I2(\result[30]_i_10_n_0 ),
        .I3(\result[11]_i_24_n_0 ),
        .I4(opcode_2[2]),
        .O(\result[11]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[11]_i_13 
       (.I0(\result[16]_i_24_n_0 ),
        .I1(\result[13]_i_19_n_0 ),
        .I2(\write_value[1]_i_1_n_0 ),
        .I3(\result[15]_i_35_n_0 ),
        .I4(\write_value[2]_i_1_n_0 ),
        .I5(\result[11]_i_25_n_0 ),
        .O(\result[11]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h1F)) 
    \result[11]_i_14 
       (.I0(a_lo[11]),
        .I1(opcode_2[2]),
        .I2(opcode_2[3]),
        .O(\result[11]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h53F553F0F3F5F3F5)) 
    \result[11]_i_15 
       (.I0(\read_input[11]_i_1_n_0 ),
        .I1(data10[11]),
        .I2(opcode_2[2]),
        .I3(opcode_2[1]),
        .I4(opcode_2[0]),
        .I5(\write_value[11]_i_1_n_0 ),
        .O(\result[11]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    \result[11]_i_16 
       (.I0(\result[31]_i_20_n_0 ),
        .I1(p_0_in1_in[12]),
        .I2(load_data[11]),
        .I3(state[2]),
        .I4(quotient[12]),
        .I5(\result[31]_i_21_n_0 ),
        .O(\result[11]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFCF44FFFFCF77)) 
    \result[11]_i_17 
       (.I0(\read_input[4]_i_1_n_0 ),
        .I1(\write_value[2]_i_1_n_0 ),
        .I2(\read_input[0]_i_1_n_0 ),
        .I3(\write_value[3]_i_1_n_0 ),
        .I4(\write_value[4]_i_1_n_0 ),
        .I5(\read_input[8]_i_1_n_0 ),
        .O(\result[11]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \result[11]_i_19 
       (.I0(\read_input[11]_i_1_n_0 ),
        .I1(register_b[11]),
        .I2(operand_b1),
        .I3(result[11]),
        .O(\result[11]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h4544555545444544)) 
    \result[11]_i_2 
       (.I0(\result[31]_i_16_n_0 ),
        .I1(\result[11]_i_8_n_0 ),
        .I2(\result[11]_i_9_n_0 ),
        .I3(\result[15]_i_10_n_0 ),
        .I4(\result[12]_i_9_n_0 ),
        .I5(\result[15]_i_12_n_0 ),
        .O(\result[11]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \result[11]_i_20 
       (.I0(\read_input[10]_i_1_n_0 ),
        .I1(register_b[10]),
        .I2(operand_b1),
        .I3(result[10]),
        .O(\result[11]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \result[11]_i_21 
       (.I0(\read_input[9]_i_1_n_0 ),
        .I1(register_b[9]),
        .I2(operand_b1),
        .I3(result[9]),
        .O(\result[11]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \result[11]_i_22 
       (.I0(\read_input[8]_i_1_n_0 ),
        .I1(register_b[8]),
        .I2(operand_b1),
        .I3(result[8]),
        .O(\result[11]_i_22_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[11]_i_24 
       (.I0(\result[13]_i_21_n_0 ),
        .I1(\write_value[1]_i_1_n_0 ),
        .I2(\result[11]_i_39_n_0 ),
        .O(\result[11]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h0F1B0F1B0F000FFF)) 
    \result[11]_i_25 
       (.I0(\write_value[4]_i_1_n_0 ),
        .I1(p_1_in[3]),
        .I2(p_1_in[15]),
        .I3(\result[30]_i_20_n_0 ),
        .I4(\result[11]_i_40_n_0 ),
        .I5(\write_value[3]_i_1_n_0 ),
        .O(\result[11]_i_25_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[11]_i_26 
       (.I0(result[4]),
        .I1(operand_a1),
        .I2(register_a[4]),
        .O(\result[11]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \result[11]_i_27 
       (.I0(\read_input[7]_i_1_n_0 ),
        .I1(register_b[7]),
        .I2(operand_b1),
        .I3(result[7]),
        .O(\result[11]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \result[11]_i_28 
       (.I0(\read_input[6]_i_1_n_0 ),
        .I1(register_b[6]),
        .I2(operand_b1),
        .I3(result[6]),
        .O(\result[11]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \result[11]_i_29 
       (.I0(\read_input[5]_i_1_n_0 ),
        .I1(register_b[5]),
        .I2(operand_b1),
        .I3(result[5]),
        .O(\result[11]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h2222202222222222)) 
    \result[11]_i_3 
       (.I0(opcode_2[3]),
        .I1(opcode_2[4]),
        .I2(opcode_2[1]),
        .I3(opcode_2[2]),
        .I4(opcode_2[0]),
        .I5(data5[11]),
        .O(\result[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \result[11]_i_30 
       (.I0(\read_input[4]_i_1_n_0 ),
        .I1(\write_value[4]_i_1_n_0 ),
        .O(\result[11]_i_30_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[11]_i_31 
       (.I0(result[11]),
        .I1(operand_a1),
        .I2(register_a[11]),
        .O(\result[11]_i_31_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[11]_i_32 
       (.I0(result[10]),
        .I1(operand_a1),
        .I2(register_a[10]),
        .O(\result[11]_i_32_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[11]_i_33 
       (.I0(result[9]),
        .I1(operand_a1),
        .I2(register_a[9]),
        .O(\result[11]_i_33_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[11]_i_34 
       (.I0(result[8]),
        .I1(operand_a1),
        .I2(register_a[8]),
        .O(\result[11]_i_34_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \result[11]_i_35 
       (.I0(\read_input[11]_i_1_n_0 ),
        .I1(literal_2[11]),
        .O(\result[11]_i_35_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \result[11]_i_36 
       (.I0(\read_input[10]_i_1_n_0 ),
        .I1(literal_2[10]),
        .O(\result[11]_i_36_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \result[11]_i_37 
       (.I0(\read_input[9]_i_1_n_0 ),
        .I1(literal_2[9]),
        .O(\result[11]_i_37_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \result[11]_i_38 
       (.I0(\read_input[8]_i_1_n_0 ),
        .I1(literal_2[8]),
        .O(\result[11]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \result[11]_i_39 
       (.I0(\result[15]_i_50_n_0 ),
        .I1(\write_value[2]_i_1_n_0 ),
        .I2(p_1_in[3]),
        .I3(\write_value[4]_i_1_n_0 ),
        .I4(\write_value[3]_i_1_n_0 ),
        .I5(\result[11]_i_40_n_0 ),
        .O(\result[11]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'h00010101FFFFFFFF)) 
    \result[11]_i_4 
       (.I0(\result[11]_i_11_n_0 ),
        .I1(opcode_2[3]),
        .I2(opcode_2[4]),
        .I3(\result[15]_i_14_n_0 ),
        .I4(data2[11]),
        .I5(\result[31]_i_7_n_0 ),
        .O(\result[11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFA0AFCFCFA0A0C0C)) 
    \result[11]_i_40 
       (.I0(result[11]),
        .I1(register_a[11]),
        .I2(\write_value[4]_i_1_n_0 ),
        .I3(result[27]),
        .I4(operand_a1),
        .I5(register_a[27]),
        .O(\result[11]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAEEEAE)) 
    \result[11]_i_5 
       (.I0(\result[11]_i_12_n_0 ),
        .I1(\result[28]_i_10_n_0 ),
        .I2(\result[11]_i_13_n_0 ),
        .I3(\write_value[0]_i_1_n_0 ),
        .I4(\result[12]_i_13_n_0 ),
        .I5(\result[11]_i_14_n_0 ),
        .O(\result[11]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h1F)) 
    \result[11]_i_6 
       (.I0(\result[11]_i_15_n_0 ),
        .I1(opcode_2[3]),
        .I2(opcode_2[4]),
        .O(\result[11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAAFFAAEAAAEAAAEA)) 
    \result[11]_i_7 
       (.I0(\result[11]_i_16_n_0 ),
        .I1(result0_n_94),
        .I2(\result[30]_i_15_n_0 ),
        .I3(state[0]),
        .I4(\result[30]_i_13_n_0 ),
        .I5(\pps_count_reg[31] [11]),
        .O(\result[11]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h08AA)) 
    \result[11]_i_8 
       (.I0(timer_clock_reg[11]),
        .I1(opcode_2[0]),
        .I2(opcode_2[1]),
        .I3(opcode_2[2]),
        .O(\result[11]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[11]_i_9 
       (.I0(\result[11]_i_17_n_0 ),
        .I1(\write_value[1]_i_1_n_0 ),
        .I2(\result[13]_i_17_n_0 ),
        .O(\result[11]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0B0B0B00)) 
    \result[12]_i_1 
       (.I0(\result[12]_i_2_n_0 ),
        .I1(\result[12]_i_3_n_0 ),
        .I2(\result[12]_i_4_n_0 ),
        .I3(\result[12]_i_5_n_0 ),
        .I4(\result[12]_i_6_n_0 ),
        .I5(\result[12]_i_7_n_0 ),
        .O(\result[12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h000000B8)) 
    \result[12]_i_10 
       (.I0(\result_reg[15]_i_33_n_7 ),
        .I1(opcode_2[0]),
        .I2(literal_2[12]),
        .I3(opcode_2[2]),
        .I4(opcode_2[1]),
        .O(\result[12]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hE020FFFF)) 
    \result[12]_i_12 
       (.I0(\result[12]_i_24_n_0 ),
        .I1(\write_value[0]_i_1_n_0 ),
        .I2(\result[30]_i_10_n_0 ),
        .I3(\result[13]_i_18_n_0 ),
        .I4(opcode_2[2]),
        .O(\result[12]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[12]_i_13 
       (.I0(\result[16]_i_20_n_0 ),
        .I1(\result[14]_i_18_n_0 ),
        .I2(\write_value[1]_i_1_n_0 ),
        .I3(\result[16]_i_21_n_0 ),
        .I4(\write_value[2]_i_1_n_0 ),
        .I5(\result[12]_i_25_n_0 ),
        .O(\result[12]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h1F)) 
    \result[12]_i_14 
       (.I0(a_lo[12]),
        .I1(opcode_2[2]),
        .I2(opcode_2[3]),
        .O(\result[12]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h8F8FFF0F0F0F0F0F)) 
    \result[12]_i_15 
       (.I0(\read_input[12]_i_1_n_0 ),
        .I1(\write_value[12]_i_1_n_0 ),
        .I2(opcode_2[4]),
        .I3(data10[12]),
        .I4(opcode_2[2]),
        .I5(opcode_2[1]),
        .O(\result[12]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \result[12]_i_16 
       (.I0(opcode_2[1]),
        .I1(opcode_2[2]),
        .O(\result[12]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    \result[12]_i_17 
       (.I0(\result[31]_i_20_n_0 ),
        .I1(p_0_in1_in[13]),
        .I2(load_data[12]),
        .I3(state[2]),
        .I4(quotient[13]),
        .I5(\result[31]_i_21_n_0 ),
        .O(\result[12]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFCF44CF77)) 
    \result[12]_i_18 
       (.I0(\read_input[5]_i_1_n_0 ),
        .I1(\write_value[2]_i_1_n_0 ),
        .I2(\read_input[1]_i_1_n_0 ),
        .I3(\write_value[3]_i_1_n_0 ),
        .I4(\read_input[9]_i_1_n_0 ),
        .I5(\write_value[4]_i_1_n_0 ),
        .O(\result[12]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h4544555545444544)) 
    \result[12]_i_2 
       (.I0(\result[31]_i_16_n_0 ),
        .I1(\result[12]_i_8_n_0 ),
        .I2(\result[13]_i_9_n_0 ),
        .I3(\result[15]_i_12_n_0 ),
        .I4(\result[12]_i_9_n_0 ),
        .I5(\result[15]_i_10_n_0 ),
        .O(\result[12]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[12]_i_24 
       (.I0(\result[14]_i_19_n_0 ),
        .I1(\write_value[1]_i_1_n_0 ),
        .I2(\result[12]_i_30_n_0 ),
        .O(\result[12]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h5457FFFF54570000)) 
    \result[12]_i_25 
       (.I0(p_1_in[15]),
        .I1(\result[30]_i_20_n_0 ),
        .I2(\write_value[4]_i_1_n_0 ),
        .I3(p_1_in[4]),
        .I4(\write_value[3]_i_1_n_0 ),
        .I5(\result[12]_i_31_n_0 ),
        .O(\result[12]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h2222202222222222)) 
    \result[12]_i_3 
       (.I0(opcode_2[3]),
        .I1(opcode_2[4]),
        .I2(opcode_2[1]),
        .I3(opcode_2[2]),
        .I4(opcode_2[0]),
        .I5(data5[12]),
        .O(\result[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \result[12]_i_30 
       (.I0(p_1_in[8]),
        .I1(\write_value[3]_i_1_n_0 ),
        .I2(p_1_in[0]),
        .I3(\write_value[4]_i_1_n_0 ),
        .I4(\write_value[2]_i_1_n_0 ),
        .I5(\result[6]_i_23_n_0 ),
        .O(\result[12]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'h55550C5555553F55)) 
    \result[12]_i_31 
       (.I0(p_1_in[15]),
        .I1(\write_value[4]_i_1_n_0 ),
        .I2(p_1_in[12]),
        .I3(\result[20]_i_32_n_0 ),
        .I4(\result[20]_i_31_n_0 ),
        .I5(\read_input[12]_i_1_n_0 ),
        .O(\result[12]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'h00010101FFFFFFFF)) 
    \result[12]_i_4 
       (.I0(\result[12]_i_10_n_0 ),
        .I1(opcode_2[3]),
        .I2(opcode_2[4]),
        .I3(\result[15]_i_14_n_0 ),
        .I4(data2[12]),
        .I5(\result[31]_i_7_n_0 ),
        .O(\result[12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAEEEAE)) 
    \result[12]_i_5 
       (.I0(\result[12]_i_12_n_0 ),
        .I1(\result[28]_i_10_n_0 ),
        .I2(\result[12]_i_13_n_0 ),
        .I3(\write_value[0]_i_1_n_0 ),
        .I4(\result[13]_i_12_n_0 ),
        .I5(\result[12]_i_14_n_0 ),
        .O(\result[12]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAA88AAA888888888)) 
    \result[12]_i_6 
       (.I0(\result[13]_i_14_n_0 ),
        .I1(\result[12]_i_15_n_0 ),
        .I2(\write_value[12]_i_1_n_0 ),
        .I3(\read_input[12]_i_1_n_0 ),
        .I4(opcode_2[0]),
        .I5(\result[12]_i_16_n_0 ),
        .O(\result[12]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000F888)) 
    \result[12]_i_7 
       (.I0(\result[30]_i_15_n_0 ),
        .I1(result0_n_93),
        .I2(\result[30]_i_13_n_0 ),
        .I3(\pps_count_reg[31] [12]),
        .I4(state[0]),
        .I5(\result[12]_i_17_n_0 ),
        .O(\result[12]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h08AA)) 
    \result[12]_i_8 
       (.I0(timer_clock_reg[12]),
        .I1(opcode_2[0]),
        .I2(opcode_2[1]),
        .I3(opcode_2[2]),
        .O(\result[12]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[12]_i_9 
       (.I0(\result[12]_i_18_n_0 ),
        .I1(\write_value[1]_i_1_n_0 ),
        .I2(\result[14]_i_16_n_0 ),
        .O(\result[12]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0B0B0B00)) 
    \result[13]_i_1 
       (.I0(\result[13]_i_2_n_0 ),
        .I1(\result[13]_i_3_n_0 ),
        .I2(\result[13]_i_4_n_0 ),
        .I3(\result[13]_i_5_n_0 ),
        .I4(\result[13]_i_6_n_0 ),
        .I5(\result[13]_i_7_n_0 ),
        .O(\result[13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h000000B8)) 
    \result[13]_i_10 
       (.I0(\result_reg[15]_i_33_n_6 ),
        .I1(opcode_2[0]),
        .I2(literal_2[13]),
        .I3(opcode_2[2]),
        .I4(opcode_2[1]),
        .O(\result[13]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hB080FFFF)) 
    \result[13]_i_11 
       (.I0(\result[14]_i_17_n_0 ),
        .I1(\write_value[0]_i_1_n_0 ),
        .I2(\result[30]_i_10_n_0 ),
        .I3(\result[13]_i_18_n_0 ),
        .I4(opcode_2[2]),
        .O(\result[13]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[13]_i_12 
       (.I0(\result[16]_i_23_n_0 ),
        .I1(\result[15]_i_35_n_0 ),
        .I2(\write_value[1]_i_1_n_0 ),
        .I3(\result[16]_i_24_n_0 ),
        .I4(\write_value[2]_i_1_n_0 ),
        .I5(\result[13]_i_19_n_0 ),
        .O(\result[13]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h1F)) 
    \result[13]_i_13 
       (.I0(a_lo[13]),
        .I1(opcode_2[2]),
        .I2(opcode_2[3]),
        .O(\result[13]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \result[13]_i_14 
       (.I0(opcode_2[4]),
        .I1(opcode_2[3]),
        .O(\result[13]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h0F0FFF0F0F0F2F2F)) 
    \result[13]_i_15 
       (.I0(\write_value[13]_i_1_n_0 ),
        .I1(opcode_2[0]),
        .I2(opcode_2[4]),
        .I3(data10[13]),
        .I4(opcode_2[2]),
        .I5(opcode_2[1]),
        .O(\result[13]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[13]_i_16 
       (.I0(\result[13]_i_20_n_0 ),
        .I1(result0_n_92),
        .I2(state[1]),
        .I3(load_data[13]),
        .I4(state[2]),
        .I5(quotient[14]),
        .O(\result[13]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFCF44CF77)) 
    \result[13]_i_17 
       (.I0(\read_input[6]_i_1_n_0 ),
        .I1(\write_value[2]_i_1_n_0 ),
        .I2(\read_input[2]_i_1_n_0 ),
        .I3(\write_value[3]_i_1_n_0 ),
        .I4(\read_input[10]_i_1_n_0 ),
        .I5(\write_value[4]_i_1_n_0 ),
        .O(\result[13]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[13]_i_18 
       (.I0(\result[15]_i_49_n_0 ),
        .I1(\write_value[1]_i_1_n_0 ),
        .I2(\result[13]_i_21_n_0 ),
        .O(\result[13]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h01FDFFFF01FD0000)) 
    \result[13]_i_19 
       (.I0(p_1_in[5]),
        .I1(\write_value[4]_i_1_n_0 ),
        .I2(\result[30]_i_20_n_0 ),
        .I3(p_1_in[15]),
        .I4(\write_value[3]_i_1_n_0 ),
        .I5(\result[13]_i_22_n_0 ),
        .O(\result[13]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h4544555545444544)) 
    \result[13]_i_2 
       (.I0(\result[31]_i_16_n_0 ),
        .I1(\result[13]_i_8_n_0 ),
        .I2(\result[13]_i_9_n_0 ),
        .I3(\result[15]_i_10_n_0 ),
        .I4(\result[14]_i_9_n_0 ),
        .I5(\result[15]_i_12_n_0 ),
        .O(\result[13]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \result[13]_i_20 
       (.I0(read_input[1]),
        .I1(\pps_count_reg[31] [13]),
        .O(\result[13]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \result[13]_i_21 
       (.I0(p_1_in[9]),
        .I1(\write_value[3]_i_1_n_0 ),
        .I2(p_1_in[1]),
        .I3(\write_value[4]_i_1_n_0 ),
        .I4(\write_value[2]_i_1_n_0 ),
        .I5(\result[6]_i_20_n_0 ),
        .O(\result[13]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h330333F333533353)) 
    \result[13]_i_22 
       (.I0(\read_input[13]_i_1_n_0 ),
        .I1(p_1_in[15]),
        .I2(\result[20]_i_32_n_0 ),
        .I3(\result[20]_i_31_n_0 ),
        .I4(p_1_in[13]),
        .I5(\write_value[4]_i_1_n_0 ),
        .O(\result[13]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h2222202222222222)) 
    \result[13]_i_3 
       (.I0(opcode_2[3]),
        .I1(opcode_2[4]),
        .I2(opcode_2[1]),
        .I3(opcode_2[2]),
        .I4(opcode_2[0]),
        .I5(data5[13]),
        .O(\result[13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00010101FFFFFFFF)) 
    \result[13]_i_4 
       (.I0(\result[13]_i_10_n_0 ),
        .I1(opcode_2[3]),
        .I2(opcode_2[4]),
        .I3(\result[15]_i_14_n_0 ),
        .I4(data2[13]),
        .I5(\result[31]_i_7_n_0 ),
        .O(\result[13]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAEEEAE)) 
    \result[13]_i_5 
       (.I0(\result[13]_i_11_n_0 ),
        .I1(\result[28]_i_10_n_0 ),
        .I2(\result[13]_i_12_n_0 ),
        .I3(\write_value[0]_i_1_n_0 ),
        .I4(\result[14]_i_12_n_0 ),
        .I5(\result[13]_i_13_n_0 ),
        .O(\result[13]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hA88888AA88888888)) 
    \result[13]_i_6 
       (.I0(\result[13]_i_14_n_0 ),
        .I1(\result[13]_i_15_n_0 ),
        .I2(\write_value[13]_i_1_n_0 ),
        .I3(opcode_2[2]),
        .I4(opcode_2[1]),
        .I5(\read_input[13]_i_1_n_0 ),
        .O(\result[13]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \result[13]_i_7 
       (.I0(state[3]),
        .I1(p_0_in1_in[14]),
        .I2(state[0]),
        .I3(\result[13]_i_16_n_0 ),
        .O(\result[13]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h08AA)) 
    \result[13]_i_8 
       (.I0(timer_clock_reg[13]),
        .I1(opcode_2[0]),
        .I2(opcode_2[1]),
        .I3(opcode_2[2]),
        .O(\result[13]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[13]_i_9 
       (.I0(\result[13]_i_17_n_0 ),
        .I1(\write_value[1]_i_1_n_0 ),
        .I2(\result[15]_i_22_n_0 ),
        .O(\result[13]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0B0B0B00)) 
    \result[14]_i_1 
       (.I0(\result[14]_i_2_n_0 ),
        .I1(\result[14]_i_3_n_0 ),
        .I2(\result[14]_i_4_n_0 ),
        .I3(\result[14]_i_5_n_0 ),
        .I4(\result[14]_i_6_n_0 ),
        .I5(\result[14]_i_7_n_0 ),
        .O(\result[14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h000000B8)) 
    \result[14]_i_10 
       (.I0(\result_reg[15]_i_33_n_5 ),
        .I1(opcode_2[0]),
        .I2(literal_2[14]),
        .I3(opcode_2[2]),
        .I4(opcode_2[1]),
        .O(\result[14]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hE020FFFF)) 
    \result[14]_i_11 
       (.I0(\result[14]_i_17_n_0 ),
        .I1(\write_value[0]_i_1_n_0 ),
        .I2(\result[30]_i_10_n_0 ),
        .I3(\result[15]_i_34_n_0 ),
        .I4(opcode_2[2]),
        .O(\result[14]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[14]_i_12 
       (.I0(\result[20]_i_27_n_0 ),
        .I1(\result[16]_i_21_n_0 ),
        .I2(\write_value[1]_i_1_n_0 ),
        .I3(\result[16]_i_20_n_0 ),
        .I4(\write_value[2]_i_1_n_0 ),
        .I5(\result[14]_i_18_n_0 ),
        .O(\result[14]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h1F)) 
    \result[14]_i_13 
       (.I0(a_lo[14]),
        .I1(opcode_2[2]),
        .I2(opcode_2[3]),
        .O(\result[14]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h53F553F0F3F5F3F5)) 
    \result[14]_i_14 
       (.I0(\read_input[14]_i_1_n_0 ),
        .I1(data10[14]),
        .I2(opcode_2[2]),
        .I3(opcode_2[1]),
        .I4(opcode_2[0]),
        .I5(\write_value[14]_i_1_n_0 ),
        .O(\result[14]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    \result[14]_i_15 
       (.I0(\result[31]_i_20_n_0 ),
        .I1(p_0_in1_in[15]),
        .I2(load_data[14]),
        .I3(state[2]),
        .I4(quotient[15]),
        .I5(\result[31]_i_21_n_0 ),
        .O(\result[14]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFCFCF4F7FFFFF4F7)) 
    \result[14]_i_16 
       (.I0(\read_input[7]_i_1_n_0 ),
        .I1(\write_value[2]_i_1_n_0 ),
        .I2(\write_value[4]_i_1_n_0 ),
        .I3(\read_input[11]_i_1_n_0 ),
        .I4(\write_value[3]_i_1_n_0 ),
        .I5(\read_input[3]_i_1_n_0 ),
        .O(\result[14]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[14]_i_17 
       (.I0(\result[16]_i_26_n_0 ),
        .I1(\write_value[1]_i_1_n_0 ),
        .I2(\result[14]_i_19_n_0 ),
        .O(\result[14]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h00FF1FBF00FF10B0)) 
    \result[14]_i_18 
       (.I0(\write_value[4]_i_1_n_0 ),
        .I1(p_1_in[6]),
        .I2(\write_value[3]_i_1_n_0 ),
        .I3(p_1_in[15]),
        .I4(\result[30]_i_20_n_0 ),
        .I5(\result[14]_i_20_n_0 ),
        .O(\result[14]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \result[14]_i_19 
       (.I0(p_1_in[10]),
        .I1(\write_value[3]_i_1_n_0 ),
        .I2(p_1_in[2]),
        .I3(\write_value[4]_i_1_n_0 ),
        .I4(\write_value[2]_i_1_n_0 ),
        .I5(\result[14]_i_21_n_0 ),
        .O(\result[14]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h4544555545444544)) 
    \result[14]_i_2 
       (.I0(\result[31]_i_16_n_0 ),
        .I1(\result[14]_i_8_n_0 ),
        .I2(\result[15]_i_9_n_0 ),
        .I3(\result[15]_i_12_n_0 ),
        .I4(\result[14]_i_9_n_0 ),
        .I5(\result[15]_i_10_n_0 ),
        .O(\result[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \result[14]_i_20 
       (.I0(result[30]),
        .I1(register_a[30]),
        .I2(\write_value[4]_i_1_n_0 ),
        .I3(result[14]),
        .I4(operand_a1),
        .I5(register_a[14]),
        .O(\result[14]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'h33B800B8)) 
    \result[14]_i_21 
       (.I0(p_1_in[6]),
        .I1(\write_value[3]_i_1_n_0 ),
        .I2(\read_input[14]_i_1_n_0 ),
        .I3(\write_value[4]_i_1_n_0 ),
        .I4(p_1_in[14]),
        .O(\result[14]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h2222202222222222)) 
    \result[14]_i_3 
       (.I0(opcode_2[3]),
        .I1(opcode_2[4]),
        .I2(opcode_2[1]),
        .I3(opcode_2[2]),
        .I4(opcode_2[0]),
        .I5(data5[14]),
        .O(\result[14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00010101FFFFFFFF)) 
    \result[14]_i_4 
       (.I0(\result[14]_i_10_n_0 ),
        .I1(opcode_2[3]),
        .I2(opcode_2[4]),
        .I3(\result[15]_i_14_n_0 ),
        .I4(data2[14]),
        .I5(\result[31]_i_7_n_0 ),
        .O(\result[14]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAEEEAE)) 
    \result[14]_i_5 
       (.I0(\result[14]_i_11_n_0 ),
        .I1(\result[28]_i_10_n_0 ),
        .I2(\result[14]_i_12_n_0 ),
        .I3(\write_value[0]_i_1_n_0 ),
        .I4(\result[15]_i_18_n_0 ),
        .I5(\result[14]_i_13_n_0 ),
        .O(\result[14]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h1F)) 
    \result[14]_i_6 
       (.I0(\result[14]_i_14_n_0 ),
        .I1(opcode_2[3]),
        .I2(opcode_2[4]),
        .O(\result[14]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000F888)) 
    \result[14]_i_7 
       (.I0(\result[30]_i_15_n_0 ),
        .I1(result0_n_91),
        .I2(\result[30]_i_13_n_0 ),
        .I3(\pps_count_reg[31] [14]),
        .I4(state[0]),
        .I5(\result[14]_i_15_n_0 ),
        .O(\result[14]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h08AA)) 
    \result[14]_i_8 
       (.I0(timer_clock_reg[14]),
        .I1(opcode_2[0]),
        .I2(opcode_2[1]),
        .I3(opcode_2[2]),
        .O(\result[14]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[14]_i_9 
       (.I0(\result[14]_i_16_n_0 ),
        .I1(\write_value[1]_i_1_n_0 ),
        .I2(\result[15]_i_24_n_0 ),
        .O(\result[14]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0B0B0B00)) 
    \result[15]_i_1 
       (.I0(\result[15]_i_2_n_0 ),
        .I1(\result[15]_i_3_n_0 ),
        .I2(\result[15]_i_4_n_0 ),
        .I3(\result[15]_i_5_n_0 ),
        .I4(\result[15]_i_6_n_0 ),
        .I5(\result[15]_i_7_n_0 ),
        .O(\result[15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \result[15]_i_10 
       (.I0(\write_value[0]_i_1_n_0 ),
        .I1(\result[31]_i_33_n_0 ),
        .O(\result[15]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[15]_i_11 
       (.I0(\result[15]_i_24_n_0 ),
        .I1(\write_value[1]_i_1_n_0 ),
        .I2(\result[15]_i_25_n_0 ),
        .O(\result[15]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h00D0)) 
    \result[15]_i_12 
       (.I0(opcode_2[0]),
        .I1(opcode_2[1]),
        .I2(opcode_2[2]),
        .I3(\result[31]_i_26_n_0 ),
        .O(\result[15]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \result[15]_i_14 
       (.I0(opcode_2[1]),
        .I1(opcode_2[2]),
        .O(\result[15]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hFFF4FFF7)) 
    \result[15]_i_16 
       (.I0(\result_reg[15]_i_33_n_4 ),
        .I1(opcode_2[0]),
        .I2(opcode_2[1]),
        .I3(opcode_2[2]),
        .I4(literal_2[15]),
        .O(\result[15]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hB080FFFF)) 
    \result[15]_i_17 
       (.I0(\result[16]_i_19_n_0 ),
        .I1(\write_value[0]_i_1_n_0 ),
        .I2(\result[30]_i_10_n_0 ),
        .I3(\result[15]_i_34_n_0 ),
        .I4(opcode_2[2]),
        .O(\result[15]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[15]_i_18 
       (.I0(\result[20]_i_23_n_0 ),
        .I1(\result[16]_i_24_n_0 ),
        .I2(\write_value[1]_i_1_n_0 ),
        .I3(\result[16]_i_23_n_0 ),
        .I4(\write_value[2]_i_1_n_0 ),
        .I5(\result[15]_i_35_n_0 ),
        .O(\result[15]_i_18_n_0 ));
  LUT3 #(
    .INIT(8'h1F)) 
    \result[15]_i_19 
       (.I0(a_lo[15]),
        .I1(opcode_2[2]),
        .I2(opcode_2[3]),
        .O(\result[15]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h4544555545444544)) 
    \result[15]_i_2 
       (.I0(\result[31]_i_16_n_0 ),
        .I1(\result[15]_i_8_n_0 ),
        .I2(\result[15]_i_9_n_0 ),
        .I3(\result[15]_i_10_n_0 ),
        .I4(\result[15]_i_11_n_0 ),
        .I5(\result[15]_i_12_n_0 ),
        .O(\result[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h03F0F3F0F3FAF3FF)) 
    \result[15]_i_20 
       (.I0(opcode_2[0]),
        .I1(data10[15]),
        .I2(opcode_2[2]),
        .I3(opcode_2[1]),
        .I4(\write_value[15]_i_1_n_0 ),
        .I5(\read_input[15]_i_1_n_0 ),
        .O(\result[15]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[15]_i_21 
       (.I0(\result[15]_i_36_n_0 ),
        .I1(\result_reg[21]_i_17_n_7 ),
        .I2(state[1]),
        .I3(load_data[15]),
        .I4(state[2]),
        .I5(quotient[16]),
        .O(\result[15]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hF4F7FFFFF4F70000)) 
    \result[15]_i_22 
       (.I0(\read_input[0]_i_1_n_0 ),
        .I1(\write_value[3]_i_1_n_0 ),
        .I2(\write_value[4]_i_1_n_0 ),
        .I3(\read_input[8]_i_1_n_0 ),
        .I4(\write_value[2]_i_1_n_0 ),
        .I5(\result[15]_i_37_n_0 ),
        .O(\result[15]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hFF470000FF47FFFF)) 
    \result[15]_i_23 
       (.I0(\read_input[2]_i_1_n_0 ),
        .I1(\write_value[3]_i_1_n_0 ),
        .I2(\read_input[10]_i_1_n_0 ),
        .I3(\write_value[4]_i_1_n_0 ),
        .I4(\write_value[2]_i_1_n_0 ),
        .I5(\result[15]_i_38_n_0 ),
        .O(\result[15]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hFF470000FF47FFFF)) 
    \result[15]_i_24 
       (.I0(\read_input[1]_i_1_n_0 ),
        .I1(\write_value[3]_i_1_n_0 ),
        .I2(\read_input[9]_i_1_n_0 ),
        .I3(\write_value[4]_i_1_n_0 ),
        .I4(\write_value[2]_i_1_n_0 ),
        .I5(\result[15]_i_39_n_0 ),
        .O(\result[15]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hABFB0000ABFBFFFF)) 
    \result[15]_i_25 
       (.I0(\write_value[4]_i_1_n_0 ),
        .I1(\read_input[11]_i_1_n_0 ),
        .I2(\write_value[3]_i_1_n_0 ),
        .I3(\read_input[3]_i_1_n_0 ),
        .I4(\write_value[2]_i_1_n_0 ),
        .I5(\result[15]_i_40_n_0 ),
        .O(\result[15]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \result[15]_i_26 
       (.I0(\read_input[15]_i_1_n_0 ),
        .I1(register_b[15]),
        .I2(operand_b1),
        .I3(result[15]),
        .O(\result[15]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \result[15]_i_27 
       (.I0(\read_input[14]_i_1_n_0 ),
        .I1(register_b[14]),
        .I2(operand_b1),
        .I3(result[14]),
        .O(\result[15]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \result[15]_i_28 
       (.I0(\read_input[13]_i_1_n_0 ),
        .I1(register_b[13]),
        .I2(operand_b1),
        .I3(result[13]),
        .O(\result[15]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \result[15]_i_29 
       (.I0(\read_input[12]_i_1_n_0 ),
        .I1(register_b[12]),
        .I2(operand_b1),
        .I3(result[12]),
        .O(\result[15]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h2222202222222222)) 
    \result[15]_i_3 
       (.I0(opcode_2[3]),
        .I1(opcode_2[4]),
        .I2(opcode_2[1]),
        .I3(opcode_2[2]),
        .I4(opcode_2[0]),
        .I5(data5[15]),
        .O(\result[15]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[15]_i_34 
       (.I0(\result[17]_i_18_n_0 ),
        .I1(\write_value[1]_i_1_n_0 ),
        .I2(\result[15]_i_49_n_0 ),
        .O(\result[15]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'h0F0F0F110F0F0FDD)) 
    \result[15]_i_35 
       (.I0(\read_input[15]_i_1_n_0 ),
        .I1(\write_value[3]_i_1_n_0 ),
        .I2(p_1_in[15]),
        .I3(\result[30]_i_20_n_0 ),
        .I4(\write_value[4]_i_1_n_0 ),
        .I5(p_1_in[7]),
        .O(\result[15]_i_35_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \result[15]_i_36 
       (.I0(read_input[1]),
        .I1(\pps_count_reg[31] [15]),
        .O(\result[15]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'hFF47)) 
    \result[15]_i_37 
       (.I0(\read_input[4]_i_1_n_0 ),
        .I1(\write_value[3]_i_1_n_0 ),
        .I2(\read_input[12]_i_1_n_0 ),
        .I3(\write_value[4]_i_1_n_0 ),
        .O(\result[15]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \result[15]_i_38 
       (.I0(\read_input[6]_i_1_n_0 ),
        .I1(\write_value[3]_i_1_n_0 ),
        .I2(\read_input[14]_i_1_n_0 ),
        .I3(\write_value[4]_i_1_n_0 ),
        .O(\result[15]_i_38_n_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \result[15]_i_39 
       (.I0(\read_input[5]_i_1_n_0 ),
        .I1(\write_value[3]_i_1_n_0 ),
        .I2(\read_input[13]_i_1_n_0 ),
        .I3(\write_value[4]_i_1_n_0 ),
        .O(\result[15]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'h00070000FFFFFFFF)) 
    \result[15]_i_4 
       (.I0(\result[15]_i_14_n_0 ),
        .I1(data2[15]),
        .I2(opcode_2[3]),
        .I3(opcode_2[4]),
        .I4(\result[15]_i_16_n_0 ),
        .I5(\result[31]_i_7_n_0 ),
        .O(\result[15]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \result[15]_i_40 
       (.I0(\read_input[7]_i_1_n_0 ),
        .I1(\write_value[3]_i_1_n_0 ),
        .I2(\read_input[15]_i_1_n_0 ),
        .I3(\write_value[4]_i_1_n_0 ),
        .O(\result[15]_i_40_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[15]_i_41 
       (.I0(result[15]),
        .I1(operand_a1),
        .I2(register_a[15]),
        .O(\result[15]_i_41_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[15]_i_42 
       (.I0(result[14]),
        .I1(operand_a1),
        .I2(register_a[14]),
        .O(\result[15]_i_42_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[15]_i_43 
       (.I0(result[13]),
        .I1(operand_a1),
        .I2(register_a[13]),
        .O(\result[15]_i_43_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[15]_i_44 
       (.I0(result[12]),
        .I1(operand_a1),
        .I2(register_a[12]),
        .O(\result[15]_i_44_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \result[15]_i_45 
       (.I0(\read_input[15]_i_1_n_0 ),
        .I1(literal_2[15]),
        .O(\result[15]_i_45_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \result[15]_i_46 
       (.I0(\read_input[14]_i_1_n_0 ),
        .I1(literal_2[14]),
        .O(\result[15]_i_46_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \result[15]_i_47 
       (.I0(\read_input[13]_i_1_n_0 ),
        .I1(literal_2[13]),
        .O(\result[15]_i_47_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \result[15]_i_48 
       (.I0(\read_input[12]_i_1_n_0 ),
        .I1(literal_2[12]),
        .O(\result[15]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \result[15]_i_49 
       (.I0(p_1_in[11]),
        .I1(\write_value[3]_i_1_n_0 ),
        .I2(p_1_in[3]),
        .I3(\write_value[4]_i_1_n_0 ),
        .I4(\write_value[2]_i_1_n_0 ),
        .I5(\result[15]_i_50_n_0 ),
        .O(\result[15]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAEEEAE)) 
    \result[15]_i_5 
       (.I0(\result[15]_i_17_n_0 ),
        .I1(\result[28]_i_10_n_0 ),
        .I2(\result[15]_i_18_n_0 ),
        .I3(\write_value[0]_i_1_n_0 ),
        .I4(\result[16]_i_11_n_0 ),
        .I5(\result[15]_i_19_n_0 ),
        .O(\result[15]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \result[15]_i_50 
       (.I0(p_1_in[7]),
        .I1(\write_value[3]_i_1_n_0 ),
        .I2(p_1_in[15]),
        .I3(\write_value[4]_i_1_n_0 ),
        .I4(\read_input[15]_i_1_n_0 ),
        .O(\result[15]_i_50_n_0 ));
  LUT3 #(
    .INIT(8'h1F)) 
    \result[15]_i_6 
       (.I0(\result[15]_i_20_n_0 ),
        .I1(opcode_2[3]),
        .I2(opcode_2[4]),
        .O(\result[15]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \result[15]_i_7 
       (.I0(state[3]),
        .I1(p_0_in1_in[16]),
        .I2(state[0]),
        .I3(\result[15]_i_21_n_0 ),
        .O(\result[15]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h08AA)) 
    \result[15]_i_8 
       (.I0(timer_clock_reg[15]),
        .I1(opcode_2[0]),
        .I2(opcode_2[1]),
        .I3(opcode_2[2]),
        .O(\result[15]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[15]_i_9 
       (.I0(\result[15]_i_22_n_0 ),
        .I1(\write_value[1]_i_1_n_0 ),
        .I2(\result[15]_i_23_n_0 ),
        .O(\result[15]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFE0E0E020)) 
    \result[16]_i_1 
       (.I0(\result[16]_i_2_n_0 ),
        .I1(opcode_2[4]),
        .I2(\result[31]_i_7_n_0 ),
        .I3(\result[16]_i_3_n_0 ),
        .I4(\result[16]_i_4_n_0 ),
        .I5(\result[16]_i_5_n_0 ),
        .O(\result[16]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB080FFFF)) 
    \result[16]_i_10 
       (.I0(\result[17]_i_15_n_0 ),
        .I1(\write_value[0]_i_1_n_0 ),
        .I2(\result[30]_i_10_n_0 ),
        .I3(\result[16]_i_19_n_0 ),
        .I4(opcode_2[2]),
        .O(\result[16]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[16]_i_11 
       (.I0(\result[20]_i_25_n_0 ),
        .I1(\result[16]_i_20_n_0 ),
        .I2(\write_value[1]_i_1_n_0 ),
        .I3(\result[20]_i_27_n_0 ),
        .I4(\write_value[2]_i_1_n_0 ),
        .I5(\result[16]_i_21_n_0 ),
        .O(\result[16]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[16]_i_12 
       (.I0(\result[16]_i_22_n_0 ),
        .I1(\result[16]_i_23_n_0 ),
        .I2(\write_value[1]_i_1_n_0 ),
        .I3(\result[20]_i_23_n_0 ),
        .I4(\write_value[2]_i_1_n_0 ),
        .I5(\result[16]_i_24_n_0 ),
        .O(\result[16]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h1F)) 
    \result[16]_i_13 
       (.I0(a_lo[16]),
        .I1(opcode_2[2]),
        .I2(opcode_2[3]),
        .O(\result[16]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[16]_i_14 
       (.I0(\result[16]_i_25_n_0 ),
        .I1(\result_reg[21]_i_17_n_6 ),
        .I2(state[1]),
        .I3(load_data[16]),
        .I4(state[2]),
        .I5(quotient[17]),
        .O(\result[16]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \result[16]_i_15 
       (.I0(p_1_in[3]),
        .I1(register_b[19]),
        .I2(operand_b1),
        .I3(result[19]),
        .O(\result[16]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \result[16]_i_16 
       (.I0(p_1_in[2]),
        .I1(register_b[18]),
        .I2(operand_b1),
        .I3(result[18]),
        .O(\result[16]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \result[16]_i_17 
       (.I0(p_1_in[1]),
        .I1(register_b[17]),
        .I2(operand_b1),
        .I3(result[17]),
        .O(\result[16]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \result[16]_i_18 
       (.I0(p_1_in[0]),
        .I1(register_b[16]),
        .I2(operand_b1),
        .I3(result[16]),
        .O(\result[16]_i_18_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[16]_i_19 
       (.I0(\result[18]_i_16_n_0 ),
        .I1(\write_value[1]_i_1_n_0 ),
        .I2(\result[16]_i_26_n_0 ),
        .O(\result[16]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h8F80FFFF8F800000)) 
    \result[16]_i_2 
       (.I0(data5[16]),
        .I1(\result[31]_i_15_n_0 ),
        .I2(\result[31]_i_16_n_0 ),
        .I3(\result[16]_i_7_n_0 ),
        .I4(opcode_2[3]),
        .I5(\result[16]_i_8_n_0 ),
        .O(\result[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000047FFFFFF47)) 
    \result[16]_i_20 
       (.I0(p_1_in[10]),
        .I1(\write_value[3]_i_1_n_0 ),
        .I2(p_1_in[2]),
        .I3(\write_value[4]_i_1_n_0 ),
        .I4(\result[30]_i_20_n_0 ),
        .I5(p_1_in[15]),
        .O(\result[16]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h0F0F0F440F0F0F77)) 
    \result[16]_i_21 
       (.I0(p_1_in[8]),
        .I1(\write_value[3]_i_1_n_0 ),
        .I2(p_1_in[15]),
        .I3(\result[30]_i_20_n_0 ),
        .I4(\write_value[4]_i_1_n_0 ),
        .I5(p_1_in[0]),
        .O(\result[16]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'h33323337)) 
    \result[16]_i_22 
       (.I0(\write_value[3]_i_1_n_0 ),
        .I1(p_1_in[15]),
        .I2(\result[30]_i_20_n_0 ),
        .I3(\write_value[4]_i_1_n_0 ),
        .I4(p_1_in[7]),
        .O(\result[16]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h0F0F0F440F0F0F77)) 
    \result[16]_i_23 
       (.I0(p_1_in[11]),
        .I1(\write_value[3]_i_1_n_0 ),
        .I2(p_1_in[15]),
        .I3(\result[30]_i_20_n_0 ),
        .I4(\write_value[4]_i_1_n_0 ),
        .I5(p_1_in[3]),
        .O(\result[16]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h00000047FFFFFF47)) 
    \result[16]_i_24 
       (.I0(p_1_in[9]),
        .I1(\write_value[3]_i_1_n_0 ),
        .I2(p_1_in[1]),
        .I3(\write_value[4]_i_1_n_0 ),
        .I4(\result[30]_i_20_n_0 ),
        .I5(p_1_in[15]),
        .O(\result[16]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \result[16]_i_25 
       (.I0(read_input[1]),
        .I1(\pps_count_reg[31] [16]),
        .O(\result[16]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h88888888B8BBB888)) 
    \result[16]_i_26 
       (.I0(\result[16]_i_27_n_0 ),
        .I1(\write_value[2]_i_1_n_0 ),
        .I2(p_1_in[8]),
        .I3(\write_value[3]_i_1_n_0 ),
        .I4(p_1_in[0]),
        .I5(\write_value[4]_i_1_n_0 ),
        .O(\result[16]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \result[16]_i_27 
       (.I0(p_1_in[12]),
        .I1(\write_value[3]_i_1_n_0 ),
        .I2(p_1_in[4]),
        .I3(\write_value[4]_i_1_n_0 ),
        .O(\result[16]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h4055005540000000)) 
    \result[16]_i_3 
       (.I0(opcode_2[3]),
        .I1(p_0_in[0]),
        .I2(p_1_in[0]),
        .I3(opcode_2[2]),
        .I4(opcode_2[1]),
        .I5(\result[16]_i_9_n_0 ),
        .O(\result[16]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAEEEAE)) 
    \result[16]_i_4 
       (.I0(\result[16]_i_10_n_0 ),
        .I1(\result[28]_i_10_n_0 ),
        .I2(\result[16]_i_11_n_0 ),
        .I3(\write_value[0]_i_1_n_0 ),
        .I4(\result[16]_i_12_n_0 ),
        .I5(\result[16]_i_13_n_0 ),
        .O(\result[16]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \result[16]_i_5 
       (.I0(state[3]),
        .I1(p_0_in1_in[17]),
        .I2(state[0]),
        .I3(\result[16]_i_14_n_0 ),
        .O(\result[16]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0C5C0C0C0C5C0CFC)) 
    \result[16]_i_7 
       (.I0(\result[15]_i_11_n_0 ),
        .I1(timer_clock_reg[16]),
        .I2(\result[31]_i_15_n_0 ),
        .I3(\result[30]_i_20_n_0 ),
        .I4(\write_value[0]_i_1_n_0 ),
        .I5(\result[17]_i_13_n_0 ),
        .O(\result[16]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00FC000C00FA000A)) 
    \result[16]_i_8 
       (.I0(literal_2[15]),
        .I1(\result_reg[19]_i_14_n_7 ),
        .I2(opcode_2[1]),
        .I3(opcode_2[2]),
        .I4(data2[16]),
        .I5(opcode_2[0]),
        .O(\result[16]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB8BBB8BBB888)) 
    \result[16]_i_9 
       (.I0(data10[16]),
        .I1(opcode_2[1]),
        .I2(address_b_2[0]),
        .I3(opcode_2[0]),
        .I4(p_1_in[0]),
        .I5(p_0_in[0]),
        .O(\result[16]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF55151115)) 
    \result[17]_i_1 
       (.I0(\result[17]_i_2_n_0 ),
        .I1(opcode_2[4]),
        .I2(\result[17]_i_3_n_0 ),
        .I3(opcode_2[3]),
        .I4(\result[17]_i_4_n_0 ),
        .I5(\result[17]_i_5_n_0 ),
        .O(\result[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[17]_i_10 
       (.I0(\result[19]_i_21_n_0 ),
        .I1(\result[18]_i_14_n_0 ),
        .I2(\write_value[0]_i_1_n_0 ),
        .I3(\result[19]_i_22_n_0 ),
        .I4(\write_value[1]_i_1_n_0 ),
        .I5(\result[17]_i_14_n_0 ),
        .O(\result[17]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hB8B80000FF000000)) 
    \result[17]_i_11 
       (.I0(\result[18]_i_15_n_0 ),
        .I1(\write_value[1]_i_1_n_0 ),
        .I2(\result[18]_i_16_n_0 ),
        .I3(\result[17]_i_15_n_0 ),
        .I4(\result[30]_i_10_n_0 ),
        .I5(\write_value[0]_i_1_n_0 ),
        .O(\result[17]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[17]_i_12 
       (.I0(\result[17]_i_16_n_0 ),
        .I1(\result_reg[21]_i_17_n_5 ),
        .I2(state[1]),
        .I3(load_data[17]),
        .I4(state[2]),
        .I5(quotient[18]),
        .O(\result[17]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h8B)) 
    \result[17]_i_13 
       (.I0(\result[15]_i_23_n_0 ),
        .I1(\write_value[1]_i_1_n_0 ),
        .I2(\result[19]_i_28_n_0 ),
        .O(\result[17]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[17]_i_14 
       (.I0(\result[21]_i_24_n_0 ),
        .I1(\result[21]_i_25_n_0 ),
        .I2(\write_value[2]_i_1_n_0 ),
        .I3(\result[21]_i_23_n_0 ),
        .I4(\write_value[3]_i_1_n_0 ),
        .I5(\result[17]_i_17_n_0 ),
        .O(\result[17]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[17]_i_15 
       (.I0(\result[19]_i_39_n_0 ),
        .I1(\write_value[1]_i_1_n_0 ),
        .I2(\result[17]_i_18_n_0 ),
        .O(\result[17]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \result[17]_i_16 
       (.I0(read_input[1]),
        .I1(\pps_count_reg[31] [17]),
        .O(\result[17]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h00000010FFFFFFDF)) 
    \result[17]_i_17 
       (.I0(p_1_in[1]),
        .I1(\write_value[4]_i_1_n_0 ),
        .I2(\result[20]_i_32_n_0 ),
        .I3(\result[30]_i_28_n_0 ),
        .I4(\result[30]_i_27_n_0 ),
        .I5(p_1_in[15]),
        .O(\result[17]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \result[17]_i_18 
       (.I0(p_1_in[13]),
        .I1(\write_value[3]_i_1_n_0 ),
        .I2(p_1_in[5]),
        .I3(\write_value[4]_i_1_n_0 ),
        .I4(\write_value[2]_i_1_n_0 ),
        .I5(\result[17]_i_19_n_0 ),
        .O(\result[17]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \result[17]_i_19 
       (.I0(p_1_in[9]),
        .I1(\write_value[3]_i_1_n_0 ),
        .I2(p_1_in[1]),
        .I3(\write_value[4]_i_1_n_0 ),
        .O(\result[17]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h54045555FFFFFFFF)) 
    \result[17]_i_2 
       (.I0(\result[17]_i_6_n_0 ),
        .I1(\result[17]_i_7_n_0 ),
        .I2(\result[31]_i_16_n_0 ),
        .I3(\result[17]_i_8_n_0 ),
        .I4(opcode_2[3]),
        .I5(\result[31]_i_7_n_0 ),
        .O(\result[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0F53FF53FF53FF53)) 
    \result[17]_i_3 
       (.I0(data10[17]),
        .I1(\result[17]_i_9_n_0 ),
        .I2(opcode_2[1]),
        .I3(opcode_2[2]),
        .I4(p_1_in[1]),
        .I5(p_0_in[1]),
        .O(\result[17]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFF04FFFFFF040000)) 
    \result[17]_i_4 
       (.I0(\result[17]_i_10_n_0 ),
        .I1(opcode_2[0]),
        .I2(opcode_2[1]),
        .I3(\result[17]_i_11_n_0 ),
        .I4(opcode_2[2]),
        .I5(a_lo[17]),
        .O(\result[17]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \result[17]_i_5 
       (.I0(state[3]),
        .I1(p_0_in1_in[18]),
        .I2(state[0]),
        .I3(\result[17]_i_12_n_0 ),
        .O(\result[17]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAEFEAAAAA)) 
    \result[17]_i_6 
       (.I0(opcode_2[4]),
        .I1(literal_2[15]),
        .I2(\result[30]_i_17_n_0 ),
        .I3(\result_reg[19]_i_14_n_6 ),
        .I4(\result[12]_i_16_n_0 ),
        .I5(opcode_2[3]),
        .O(\result[17]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFB00F800FBFFF8FF)) 
    \result[17]_i_7 
       (.I0(\result[17]_i_13_n_0 ),
        .I1(\write_value[0]_i_1_n_0 ),
        .I2(\result[30]_i_20_n_0 ),
        .I3(\result[31]_i_15_n_0 ),
        .I4(\result[18]_i_13_n_0 ),
        .I5(timer_clock_reg[17]),
        .O(\result[17]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h5DFF)) 
    \result[17]_i_8 
       (.I0(data5[17]),
        .I1(opcode_2[0]),
        .I2(opcode_2[1]),
        .I3(opcode_2[2]),
        .O(\result[17]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBB8B8B8BBB8)) 
    \result[17]_i_9 
       (.I0(address_b_2[1]),
        .I1(opcode_2[0]),
        .I2(p_1_in[1]),
        .I3(register_b[17]),
        .I4(operand_b1),
        .I5(result[17]),
        .O(\result[17]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF55151115)) 
    \result[18]_i_1 
       (.I0(\result[18]_i_2_n_0 ),
        .I1(opcode_2[4]),
        .I2(\result[18]_i_3_n_0 ),
        .I3(opcode_2[3]),
        .I4(\result[18]_i_4_n_0 ),
        .I5(\result[18]_i_5_n_0 ),
        .O(\result[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[18]_i_10 
       (.I0(\result[21]_i_15_n_0 ),
        .I1(\result[19]_i_22_n_0 ),
        .I2(\write_value[0]_i_1_n_0 ),
        .I3(\result[19]_i_21_n_0 ),
        .I4(\write_value[1]_i_1_n_0 ),
        .I5(\result[18]_i_14_n_0 ),
        .O(\result[18]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFF000000B8B80000)) 
    \result[18]_i_11 
       (.I0(\result[18]_i_15_n_0 ),
        .I1(\write_value[1]_i_1_n_0 ),
        .I2(\result[18]_i_16_n_0 ),
        .I3(\result[19]_i_23_n_0 ),
        .I4(\result[30]_i_10_n_0 ),
        .I5(\write_value[0]_i_1_n_0 ),
        .O(\result[18]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[18]_i_12 
       (.I0(\result[18]_i_17_n_0 ),
        .I1(\result_reg[21]_i_17_n_4 ),
        .I2(state[1]),
        .I3(load_data[18]),
        .I4(state[2]),
        .I5(quotient[19]),
        .O(\result[18]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h8B)) 
    \result[18]_i_13 
       (.I0(\result[15]_i_25_n_0 ),
        .I1(\write_value[1]_i_1_n_0 ),
        .I2(\result[20]_i_30_n_0 ),
        .O(\result[18]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[18]_i_14 
       (.I0(\result[22]_i_19_n_0 ),
        .I1(\result[22]_i_20_n_0 ),
        .I2(\write_value[2]_i_1_n_0 ),
        .I3(\result[22]_i_18_n_0 ),
        .I4(\write_value[3]_i_1_n_0 ),
        .I5(\result[18]_i_18_n_0 ),
        .O(\result[18]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h0000000030BB3088)) 
    \result[18]_i_15 
       (.I0(p_1_in[8]),
        .I1(\write_value[2]_i_1_n_0 ),
        .I2(p_1_in[12]),
        .I3(\write_value[3]_i_1_n_0 ),
        .I4(p_1_in[4]),
        .I5(\write_value[4]_i_1_n_0 ),
        .O(\result[18]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \result[18]_i_16 
       (.I0(p_1_in[14]),
        .I1(\write_value[3]_i_1_n_0 ),
        .I2(p_1_in[6]),
        .I3(\write_value[4]_i_1_n_0 ),
        .I4(\write_value[2]_i_1_n_0 ),
        .I5(\result[18]_i_19_n_0 ),
        .O(\result[18]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \result[18]_i_17 
       (.I0(read_input[1]),
        .I1(\pps_count_reg[31] [18]),
        .O(\result[18]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h00000010FFFFFFDF)) 
    \result[18]_i_18 
       (.I0(p_1_in[2]),
        .I1(\write_value[4]_i_1_n_0 ),
        .I2(\result[20]_i_32_n_0 ),
        .I3(\result[30]_i_28_n_0 ),
        .I4(\result[30]_i_27_n_0 ),
        .I5(p_1_in[15]),
        .O(\result[18]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \result[18]_i_19 
       (.I0(p_1_in[10]),
        .I1(\write_value[3]_i_1_n_0 ),
        .I2(p_1_in[2]),
        .I3(\write_value[4]_i_1_n_0 ),
        .O(\result[18]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h54045555FFFFFFFF)) 
    \result[18]_i_2 
       (.I0(\result[18]_i_6_n_0 ),
        .I1(\result[18]_i_7_n_0 ),
        .I2(\result[31]_i_16_n_0 ),
        .I3(\result[18]_i_8_n_0 ),
        .I4(opcode_2[3]),
        .I5(\result[31]_i_7_n_0 ),
        .O(\result[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0F53FF53FF53FF53)) 
    \result[18]_i_3 
       (.I0(data10[18]),
        .I1(\result[18]_i_9_n_0 ),
        .I2(opcode_2[1]),
        .I3(opcode_2[2]),
        .I4(p_1_in[2]),
        .I5(p_0_in[2]),
        .O(\result[18]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFF04FFFFFF040000)) 
    \result[18]_i_4 
       (.I0(\result[18]_i_10_n_0 ),
        .I1(opcode_2[0]),
        .I2(opcode_2[1]),
        .I3(\result[18]_i_11_n_0 ),
        .I4(opcode_2[2]),
        .I5(a_lo[18]),
        .O(\result[18]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \result[18]_i_5 
       (.I0(state[3]),
        .I1(p_0_in1_in[19]),
        .I2(state[0]),
        .I3(\result[18]_i_12_n_0 ),
        .O(\result[18]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAEFEAAAAA)) 
    \result[18]_i_6 
       (.I0(opcode_2[4]),
        .I1(literal_2[15]),
        .I2(\result[30]_i_17_n_0 ),
        .I3(\result_reg[19]_i_14_n_5 ),
        .I4(\result[12]_i_16_n_0 ),
        .I5(opcode_2[3]),
        .O(\result[18]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hF0D0C0D0FFDFCFDF)) 
    \result[18]_i_7 
       (.I0(\result[19]_i_15_n_0 ),
        .I1(\result[30]_i_20_n_0 ),
        .I2(\result[31]_i_15_n_0 ),
        .I3(\write_value[0]_i_1_n_0 ),
        .I4(\result[18]_i_13_n_0 ),
        .I5(timer_clock_reg[18]),
        .O(\result[18]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h5DFF)) 
    \result[18]_i_8 
       (.I0(data5[18]),
        .I1(opcode_2[0]),
        .I2(opcode_2[1]),
        .I3(opcode_2[2]),
        .O(\result[18]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBB8B8B8BBB8)) 
    \result[18]_i_9 
       (.I0(address_b_2[2]),
        .I1(opcode_2[0]),
        .I2(p_1_in[2]),
        .I3(register_b[18]),
        .I4(operand_b1),
        .I5(result[18]),
        .O(\result[18]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF55151115)) 
    \result[19]_i_1 
       (.I0(\result[19]_i_2_n_0 ),
        .I1(opcode_2[4]),
        .I2(\result[19]_i_3_n_0 ),
        .I3(opcode_2[3]),
        .I4(\result[19]_i_4_n_0 ),
        .I5(\result[19]_i_5_n_0 ),
        .O(\result[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBB8B8B8BBB8)) 
    \result[19]_i_10 
       (.I0(address_b_2[3]),
        .I1(opcode_2[0]),
        .I2(p_1_in[3]),
        .I3(register_b[19]),
        .I4(operand_b1),
        .I5(result[19]),
        .O(\result[19]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[19]_i_11 
       (.I0(\result[22]_i_14_n_0 ),
        .I1(\result[19]_i_21_n_0 ),
        .I2(\write_value[0]_i_1_n_0 ),
        .I3(\result[21]_i_15_n_0 ),
        .I4(\write_value[1]_i_1_n_0 ),
        .I5(\result[19]_i_22_n_0 ),
        .O(\result[19]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h8C80)) 
    \result[19]_i_12 
       (.I0(\result[20]_i_28_n_0 ),
        .I1(\result[30]_i_10_n_0 ),
        .I2(\write_value[0]_i_1_n_0 ),
        .I3(\result[19]_i_23_n_0 ),
        .O(\result[19]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0F55FF33FF55FF33)) 
    \result[19]_i_13 
       (.I0(load_data[19]),
        .I1(quotient[20]),
        .I2(read_input[1]),
        .I3(state[1]),
        .I4(state[2]),
        .I5(\pps_count_reg[31] [19]),
        .O(\result[19]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[19]_i_15 
       (.I0(\result[19]_i_28_n_0 ),
        .I1(\write_value[1]_i_1_n_0 ),
        .I2(\result[21]_i_22_n_0 ),
        .O(\result[19]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h47B8)) 
    \result[19]_i_17 
       (.I0(result[19]),
        .I1(operand_b1),
        .I2(register_b[19]),
        .I3(p_1_in[3]),
        .O(\result[19]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h47B8)) 
    \result[19]_i_18 
       (.I0(result[18]),
        .I1(operand_b1),
        .I2(register_b[18]),
        .I3(p_1_in[2]),
        .O(\result[19]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h47B8)) 
    \result[19]_i_19 
       (.I0(result[17]),
        .I1(operand_b1),
        .I2(register_b[17]),
        .I3(p_1_in[1]),
        .O(\result[19]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h54045555FFFFFFFF)) 
    \result[19]_i_2 
       (.I0(\result[19]_i_6_n_0 ),
        .I1(\result[19]_i_7_n_0 ),
        .I2(\result[31]_i_16_n_0 ),
        .I3(\result[19]_i_8_n_0 ),
        .I4(opcode_2[3]),
        .I5(\result[31]_i_7_n_0 ),
        .O(\result[19]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h47B8)) 
    \result[19]_i_20 
       (.I0(result[16]),
        .I1(operand_b1),
        .I2(register_b[16]),
        .I3(p_1_in[0]),
        .O(\result[19]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h5F50CFCF5F50C0C0)) 
    \result[19]_i_21 
       (.I0(p_1_in[15]),
        .I1(\result[19]_i_33_n_0 ),
        .I2(\write_value[2]_i_1_n_0 ),
        .I3(\result[19]_i_34_n_0 ),
        .I4(\write_value[3]_i_1_n_0 ),
        .I5(\result[19]_i_35_n_0 ),
        .O(\result[19]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h5F50CFCF5F50C0C0)) 
    \result[19]_i_22 
       (.I0(p_1_in[15]),
        .I1(\result[19]_i_36_n_0 ),
        .I2(\write_value[2]_i_1_n_0 ),
        .I3(\result[19]_i_37_n_0 ),
        .I4(\write_value[3]_i_1_n_0 ),
        .I5(\result[19]_i_38_n_0 ),
        .O(\result[19]_i_22_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[19]_i_23 
       (.I0(\result[21]_i_26_n_0 ),
        .I1(\write_value[1]_i_1_n_0 ),
        .I2(\result[19]_i_39_n_0 ),
        .O(\result[19]_i_23_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[19]_i_24 
       (.I0(result[19]),
        .I1(operand_a1),
        .I2(register_a[19]),
        .O(\result[19]_i_24_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[19]_i_25 
       (.I0(result[18]),
        .I1(operand_a1),
        .I2(register_a[18]),
        .O(\result[19]_i_25_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[19]_i_26 
       (.I0(result[17]),
        .I1(operand_a1),
        .I2(register_a[17]),
        .O(\result[19]_i_26_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[19]_i_27 
       (.I0(result[16]),
        .I1(operand_a1),
        .I2(register_a[16]),
        .O(\result[19]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \result[19]_i_28 
       (.I0(\read_input[4]_i_1_n_0 ),
        .I1(\write_value[3]_i_1_n_0 ),
        .I2(\read_input[12]_i_1_n_0 ),
        .I3(\write_value[4]_i_1_n_0 ),
        .I4(\write_value[2]_i_1_n_0 ),
        .I5(\result[23]_i_28_n_0 ),
        .O(\result[19]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h47B8)) 
    \result[19]_i_29 
       (.I0(result[15]),
        .I1(operand_b1),
        .I2(register_b[15]),
        .I3(\read_input[15]_i_1_n_0 ),
        .O(\result[19]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h0F53FF53FF53FF53)) 
    \result[19]_i_3 
       (.I0(data10[19]),
        .I1(\result[19]_i_10_n_0 ),
        .I2(opcode_2[1]),
        .I3(opcode_2[2]),
        .I4(p_1_in[3]),
        .I5(p_0_in[3]),
        .O(\result[19]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h47B8)) 
    \result[19]_i_30 
       (.I0(result[14]),
        .I1(operand_b1),
        .I2(register_b[14]),
        .I3(\read_input[14]_i_1_n_0 ),
        .O(\result[19]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h47B8)) 
    \result[19]_i_31 
       (.I0(result[13]),
        .I1(operand_b1),
        .I2(register_b[13]),
        .I3(\read_input[13]_i_1_n_0 ),
        .O(\result[19]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h47B8)) 
    \result[19]_i_32 
       (.I0(result[12]),
        .I1(operand_b1),
        .I2(register_b[12]),
        .I3(\read_input[12]_i_1_n_0 ),
        .O(\result[19]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'h00000010FFFFFFDF)) 
    \result[19]_i_33 
       (.I0(p_1_in[8]),
        .I1(\write_value[4]_i_1_n_0 ),
        .I2(\result[20]_i_32_n_0 ),
        .I3(\result[30]_i_28_n_0 ),
        .I4(\result[30]_i_27_n_0 ),
        .I5(p_1_in[15]),
        .O(\result[19]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'h5555545555555755)) 
    \result[19]_i_34 
       (.I0(p_1_in[15]),
        .I1(\result[30]_i_27_n_0 ),
        .I2(\result[30]_i_28_n_0 ),
        .I3(\result[20]_i_32_n_0 ),
        .I4(\write_value[4]_i_1_n_0 ),
        .I5(p_1_in[12]),
        .O(\result[19]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'h5555545555555755)) 
    \result[19]_i_35 
       (.I0(p_1_in[15]),
        .I1(\result[30]_i_27_n_0 ),
        .I2(\result[30]_i_28_n_0 ),
        .I3(\result[20]_i_32_n_0 ),
        .I4(\write_value[4]_i_1_n_0 ),
        .I5(p_1_in[4]),
        .O(\result[19]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'h5555545555555755)) 
    \result[19]_i_36 
       (.I0(p_1_in[15]),
        .I1(\result[30]_i_27_n_0 ),
        .I2(\result[30]_i_28_n_0 ),
        .I3(\result[20]_i_32_n_0 ),
        .I4(\write_value[4]_i_1_n_0 ),
        .I5(p_1_in[7]),
        .O(\result[19]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'h00000010FFFFFFDF)) 
    \result[19]_i_37 
       (.I0(p_1_in[11]),
        .I1(\write_value[4]_i_1_n_0 ),
        .I2(\result[20]_i_32_n_0 ),
        .I3(\result[30]_i_28_n_0 ),
        .I4(\result[30]_i_27_n_0 ),
        .I5(p_1_in[15]),
        .O(\result[19]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'h5555545555555755)) 
    \result[19]_i_38 
       (.I0(p_1_in[15]),
        .I1(\result[30]_i_27_n_0 ),
        .I2(\result[30]_i_28_n_0 ),
        .I3(\result[20]_i_32_n_0 ),
        .I4(\write_value[4]_i_1_n_0 ),
        .I5(p_1_in[3]),
        .O(\result[19]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \result[19]_i_39 
       (.I0(p_1_in[15]),
        .I1(\write_value[3]_i_1_n_0 ),
        .I2(p_1_in[7]),
        .I3(\write_value[4]_i_1_n_0 ),
        .I4(\write_value[2]_i_1_n_0 ),
        .I5(\result[19]_i_40_n_0 ),
        .O(\result[19]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hFF04FFFFFF040000)) 
    \result[19]_i_4 
       (.I0(\result[19]_i_11_n_0 ),
        .I1(opcode_2[0]),
        .I2(opcode_2[1]),
        .I3(\result[19]_i_12_n_0 ),
        .I4(opcode_2[2]),
        .I5(a_lo[19]),
        .O(\result[19]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \result[19]_i_40 
       (.I0(p_1_in[11]),
        .I1(\write_value[3]_i_1_n_0 ),
        .I2(p_1_in[3]),
        .I3(\write_value[4]_i_1_n_0 ),
        .O(\result[19]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hFFD500D500D500D5)) 
    \result[19]_i_5 
       (.I0(\result[19]_i_13_n_0 ),
        .I1(\result_reg[21]_i_13_n_7 ),
        .I2(\result[30]_i_15_n_0 ),
        .I3(state[0]),
        .I4(p_0_in1_in[20]),
        .I5(state[3]),
        .O(\result[19]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAEFEAAAAA)) 
    \result[19]_i_6 
       (.I0(opcode_2[4]),
        .I1(literal_2[15]),
        .I2(\result[30]_i_17_n_0 ),
        .I3(\result_reg[19]_i_14_n_4 ),
        .I4(\result[12]_i_16_n_0 ),
        .I5(opcode_2[3]),
        .O(\result[19]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hC0D0F0D0CFDFFFDF)) 
    \result[19]_i_7 
       (.I0(\result[20]_i_21_n_0 ),
        .I1(\result[30]_i_20_n_0 ),
        .I2(\result[31]_i_15_n_0 ),
        .I3(\write_value[0]_i_1_n_0 ),
        .I4(\result[19]_i_15_n_0 ),
        .I5(timer_clock_reg[19]),
        .O(\result[19]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h5DFF)) 
    \result[19]_i_8 
       (.I0(data5[19]),
        .I1(opcode_2[0]),
        .I2(opcode_2[1]),
        .I3(opcode_2[2]),
        .O(\result[19]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF55551110)) 
    \result[1]_i_1 
       (.I0(\result[1]_i_2_n_0 ),
        .I1(\result[1]_i_3_n_0 ),
        .I2(\result[1]_i_4_n_0 ),
        .I3(\result[1]_i_5_n_0 ),
        .I4(\result[1]_i_6_n_0 ),
        .I5(\result[1]_i_7_n_0 ),
        .O(\result[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \result[1]_i_10 
       (.I0(opcode_2[4]),
        .I1(opcode_2[3]),
        .O(\result[1]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h000000B8)) 
    \result[1]_i_11 
       (.I0(\result_reg[3]_i_17_n_6 ),
        .I1(opcode_2[0]),
        .I2(address_b_2[1]),
        .I3(opcode_2[2]),
        .I4(opcode_2[1]),
        .O(\result[1]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h74FF7400)) 
    \result[1]_i_12 
       (.I0(p_1_in[15]),
        .I1(\result[30]_i_20_n_0 ),
        .I2(\result[5]_i_18_n_0 ),
        .I3(\write_value[2]_i_1_n_0 ),
        .I4(\result[1]_i_24_n_0 ),
        .O(\result[1]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB8B8)) 
    \result[1]_i_13 
       (.I0(\result[7]_i_16_n_0 ),
        .I1(\write_value[2]_i_1_n_0 ),
        .I2(\result[1]_i_25_n_0 ),
        .I3(\result[1]_i_26_n_0 ),
        .I4(\write_value[3]_i_1_n_0 ),
        .O(\result[1]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'h8BBB8B88)) 
    \result[1]_i_14 
       (.I0(\result[3]_i_19_n_0 ),
        .I1(\write_value[1]_i_1_n_0 ),
        .I2(\result[5]_i_18_n_0 ),
        .I3(\write_value[2]_i_1_n_0 ),
        .I4(\result[1]_i_27_n_0 ),
        .O(\result[1]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \result[1]_i_15 
       (.I0(\result[6]_i_24_n_0 ),
        .I1(\write_value[2]_i_1_n_0 ),
        .I2(\result[4]_i_17_n_0 ),
        .I3(\write_value[1]_i_1_n_0 ),
        .I4(\result[0]_i_15_n_0 ),
        .O(\result[1]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0F0FFF0F0F0F2F2F)) 
    \result[1]_i_16 
       (.I0(\write_value[1]_i_1_n_0 ),
        .I1(opcode_2[0]),
        .I2(opcode_2[4]),
        .I3(data10[1]),
        .I4(opcode_2[2]),
        .I5(opcode_2[1]),
        .O(\result[1]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h7077707070777777)) 
    \result[1]_i_17 
       (.I0(\result[30]_i_15_n_0 ),
        .I1(result0_n_104),
        .I2(\s_input_gps_rx_ack[0]_i_3_n_0 ),
        .I3(\output [1]),
        .I4(read_input[0]),
        .I5(memory_reg_3_0[1]),
        .O(\result[1]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hF0AA00CC00AA00CC)) 
    \result[1]_i_18 
       (.I0(load_data[1]),
        .I1(quotient[2]),
        .I2(read_input[1]),
        .I3(state[1]),
        .I4(state[2]),
        .I5(\pps_count_reg[31] [1]),
        .O(\result[1]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h0151FFFF01510000)) 
    \result[1]_i_19 
       (.I0(\result[30]_i_20_n_0 ),
        .I1(\result[1]_i_28_n_0 ),
        .I2(\write_value[0]_i_1_n_0 ),
        .I3(\result[1]_i_29_n_0 ),
        .I4(\result[31]_i_15_n_0 ),
        .I5(timer_clock_reg[1]),
        .O(\result[1]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBFFFBBBB)) 
    \result[1]_i_2 
       (.I0(\result[1]_i_8_n_0 ),
        .I1(\result[31]_i_7_n_0 ),
        .I2(data2[1]),
        .I3(\result[15]_i_14_n_0 ),
        .I4(\result[1]_i_10_n_0 ),
        .I5(\result[1]_i_11_n_0 ),
        .O(\result[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h08080C00FBFBFFF3)) 
    \result[1]_i_24 
       (.I0(\result[9]_i_20_n_0 ),
        .I1(\result[20]_i_32_n_0 ),
        .I2(\result[20]_i_31_n_0 ),
        .I3(\result[1]_i_30_n_0 ),
        .I4(\write_value[3]_i_1_n_0 ),
        .I5(p_1_in[15]),
        .O(\result[1]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h1013101010131313)) 
    \result[1]_i_25 
       (.I0(p_1_in[15]),
        .I1(\write_value[3]_i_1_n_0 ),
        .I2(\result[30]_i_20_n_0 ),
        .I3(p_1_in[3]),
        .I4(\write_value[4]_i_1_n_0 ),
        .I5(\read_input[3]_i_1_n_0 ),
        .O(\result[1]_i_25_n_0 ));
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \result[1]_i_26 
       (.I0(p_1_in[15]),
        .I1(\result[30]_i_20_n_0 ),
        .I2(\read_input[11]_i_1_n_0 ),
        .I3(\write_value[4]_i_1_n_0 ),
        .I4(p_1_in[11]),
        .O(\result[1]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAACCAACCFFF000F0)) 
    \result[1]_i_27 
       (.I0(p_1_in[9]),
        .I1(\read_input[9]_i_1_n_0 ),
        .I2(\read_input[1]_i_1_n_0 ),
        .I3(\write_value[4]_i_1_n_0 ),
        .I4(p_1_in[1]),
        .I5(\write_value[3]_i_1_n_0 ),
        .O(\result[1]_i_27_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    \result[1]_i_28 
       (.I0(\write_value[1]_i_1_n_0 ),
        .I1(\write_value[3]_i_1_n_0 ),
        .I2(\write_value[4]_i_1_n_0 ),
        .I3(\read_input[1]_i_1_n_0 ),
        .I4(\write_value[2]_i_1_n_0 ),
        .O(\result[1]_i_28_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \result[1]_i_29 
       (.I0(\write_value[1]_i_1_n_0 ),
        .I1(\write_value[3]_i_1_n_0 ),
        .I2(\read_input[0]_i_1_n_0 ),
        .I3(\write_value[4]_i_1_n_0 ),
        .I4(\write_value[2]_i_1_n_0 ),
        .O(\result[1]_i_29_n_0 ));
  LUT3 #(
    .INIT(8'h1F)) 
    \result[1]_i_3 
       (.I0(a_lo[1]),
        .I1(opcode_2[2]),
        .I2(opcode_2[3]),
        .O(\result[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h05F5030305F5F3F3)) 
    \result[1]_i_30 
       (.I0(result[1]),
        .I1(register_a[1]),
        .I2(\write_value[4]_i_1_n_0 ),
        .I3(result[17]),
        .I4(operand_a1),
        .I5(register_a[17]),
        .O(\result[1]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'h000002A2AAAA02A2)) 
    \result[1]_i_4 
       (.I0(\result[28]_i_10_n_0 ),
        .I1(\result[1]_i_12_n_0 ),
        .I2(\write_value[1]_i_1_n_0 ),
        .I3(\result[1]_i_13_n_0 ),
        .I4(\write_value[0]_i_1_n_0 ),
        .I5(\result[2]_i_9_n_0 ),
        .O(\result[1]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hE020FFFF)) 
    \result[1]_i_5 
       (.I0(\result[1]_i_14_n_0 ),
        .I1(\write_value[0]_i_1_n_0 ),
        .I2(\result[30]_i_10_n_0 ),
        .I3(\result[1]_i_15_n_0 ),
        .I4(opcode_2[2]),
        .O(\result[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hA88888AA88888888)) 
    \result[1]_i_6 
       (.I0(\result[13]_i_14_n_0 ),
        .I1(\result[1]_i_16_n_0 ),
        .I2(\write_value[1]_i_1_n_0 ),
        .I3(opcode_2[2]),
        .I4(opcode_2[1]),
        .I5(\read_input[1]_i_1_n_0 ),
        .O(\result[1]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h8888FF0F)) 
    \result[1]_i_7 
       (.I0(state[3]),
        .I1(p_0_in1_in[2]),
        .I2(\result[1]_i_17_n_0 ),
        .I3(\result[1]_i_18_n_0 ),
        .I4(state[0]),
        .O(\result[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0D0000000D000F00)) 
    \result[1]_i_8 
       (.I0(data5[1]),
        .I1(opcode_2[0]),
        .I2(opcode_2[4]),
        .I3(opcode_2[3]),
        .I4(\result[31]_i_16_n_0 ),
        .I5(\result[1]_i_19_n_0 ),
        .O(\result[1]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF40444040)) 
    \result[20]_i_1 
       (.I0(\result[20]_i_2_n_0 ),
        .I1(\result[31]_i_7_n_0 ),
        .I2(\result[20]_i_3_n_0 ),
        .I3(\result[20]_i_4_n_0 ),
        .I4(\result[20]_i_5_n_0 ),
        .I5(\result[20]_i_6_n_0 ),
        .O(\result[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB8BBB8BBB888)) 
    \result[20]_i_10 
       (.I0(data10[20]),
        .I1(opcode_2[1]),
        .I2(literal_2[4]),
        .I3(opcode_2[0]),
        .I4(p_1_in[4]),
        .I5(p_0_in[4]),
        .O(\result[20]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hB800000000000000)) 
    \result[20]_i_11 
       (.I0(result[20]),
        .I1(operand_b1),
        .I2(register_b[20]),
        .I3(p_1_in[4]),
        .I4(opcode_2[2]),
        .I5(opcode_2[1]),
        .O(\result[20]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \result[20]_i_12 
       (.I0(\result[23]_i_21_n_0 ),
        .I1(\write_value[1]_i_1_n_0 ),
        .I2(\result[20]_i_22_n_0 ),
        .I3(\write_value[2]_i_1_n_0 ),
        .I4(\result[20]_i_23_n_0 ),
        .O(\result[20]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[20]_i_13 
       (.I0(\result[20]_i_24_n_0 ),
        .I1(\result[20]_i_25_n_0 ),
        .I2(\write_value[1]_i_1_n_0 ),
        .I3(\result[20]_i_26_n_0 ),
        .I4(\write_value[2]_i_1_n_0 ),
        .I5(\result[20]_i_27_n_0 ),
        .O(\result[20]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hB080FFFF)) 
    \result[20]_i_14 
       (.I0(\result[21]_i_16_n_0 ),
        .I1(\write_value[0]_i_1_n_0 ),
        .I2(\result[30]_i_10_n_0 ),
        .I3(\result[20]_i_28_n_0 ),
        .I4(opcode_2[2]),
        .O(\result[20]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[20]_i_15 
       (.I0(\result[20]_i_29_n_0 ),
        .I1(\result_reg[21]_i_13_n_6 ),
        .I2(state[1]),
        .I3(load_data[20]),
        .I4(state[2]),
        .I5(quotient[21]),
        .O(\result[20]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[20]_i_16 
       (.I0(result[20]),
        .I1(operand_a1),
        .I2(register_a[20]),
        .O(\result[20]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \result[20]_i_17 
       (.I0(p_1_in[7]),
        .I1(register_b[23]),
        .I2(operand_b1),
        .I3(result[23]),
        .O(\result[20]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \result[20]_i_18 
       (.I0(p_1_in[6]),
        .I1(register_b[22]),
        .I2(operand_b1),
        .I3(result[22]),
        .O(\result[20]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \result[20]_i_19 
       (.I0(p_1_in[5]),
        .I1(register_b[21]),
        .I2(operand_b1),
        .I3(result[21]),
        .O(\result[20]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h000000007FFF7F55)) 
    \result[20]_i_2 
       (.I0(opcode_2[3]),
        .I1(data5[20]),
        .I2(\result[31]_i_15_n_0 ),
        .I3(\result[31]_i_16_n_0 ),
        .I4(\result[20]_i_8_n_0 ),
        .I5(\result[20]_i_9_n_0 ),
        .O(\result[20]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEEE1DD2D)) 
    \result[20]_i_20 
       (.I0(register_a[20]),
        .I1(operand_a1),
        .I2(register_b[20]),
        .I3(operand_b1),
        .I4(result[20]),
        .O(\result[20]_i_20_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[20]_i_21 
       (.I0(\result[20]_i_30_n_0 ),
        .I1(\write_value[1]_i_1_n_0 ),
        .I2(\result[22]_i_17_n_0 ),
        .O(\result[20]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h3333323333333733)) 
    \result[20]_i_22 
       (.I0(\write_value[3]_i_1_n_0 ),
        .I1(p_1_in[15]),
        .I2(\result[20]_i_31_n_0 ),
        .I3(\result[20]_i_32_n_0 ),
        .I4(\write_value[4]_i_1_n_0 ),
        .I5(p_1_in[9]),
        .O(\result[20]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h00000047FFFFFF47)) 
    \result[20]_i_23 
       (.I0(p_1_in[13]),
        .I1(\write_value[3]_i_1_n_0 ),
        .I2(p_1_in[5]),
        .I3(\write_value[4]_i_1_n_0 ),
        .I4(\result[30]_i_20_n_0 ),
        .I5(p_1_in[15]),
        .O(\result[20]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h3333323333333733)) 
    \result[20]_i_24 
       (.I0(\write_value[3]_i_1_n_0 ),
        .I1(p_1_in[15]),
        .I2(\result[20]_i_31_n_0 ),
        .I3(\result[20]_i_32_n_0 ),
        .I4(\write_value[4]_i_1_n_0 ),
        .I5(p_1_in[10]),
        .O(\result[20]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h0F0F0F440F0F0F77)) 
    \result[20]_i_25 
       (.I0(p_1_in[14]),
        .I1(\write_value[3]_i_1_n_0 ),
        .I2(p_1_in[15]),
        .I3(\result[30]_i_20_n_0 ),
        .I4(\write_value[4]_i_1_n_0 ),
        .I5(p_1_in[6]),
        .O(\result[20]_i_25_n_0 ));
  LUT5 #(
    .INIT(32'h0001FFFB)) 
    \result[20]_i_26 
       (.I0(\write_value[3]_i_1_n_0 ),
        .I1(p_1_in[8]),
        .I2(\write_value[4]_i_1_n_0 ),
        .I3(\result[30]_i_20_n_0 ),
        .I4(p_1_in[15]),
        .O(\result[20]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h0F0F0F440F0F0F77)) 
    \result[20]_i_27 
       (.I0(p_1_in[12]),
        .I1(\write_value[3]_i_1_n_0 ),
        .I2(p_1_in[15]),
        .I3(\result[30]_i_20_n_0 ),
        .I4(\write_value[4]_i_1_n_0 ),
        .I5(p_1_in[4]),
        .O(\result[20]_i_27_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[20]_i_28 
       (.I0(\result[22]_i_15_n_0 ),
        .I1(\write_value[1]_i_1_n_0 ),
        .I2(\result[18]_i_15_n_0 ),
        .O(\result[20]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \result[20]_i_29 
       (.I0(read_input[1]),
        .I1(\pps_count_reg[31] [20]),
        .O(\result[20]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'h00F2FFFF)) 
    \result[20]_i_3 
       (.I0(\result[20]_i_10_n_0 ),
        .I1(opcode_2[2]),
        .I2(\result[20]_i_11_n_0 ),
        .I3(opcode_2[3]),
        .I4(opcode_2[4]),
        .O(\result[20]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \result[20]_i_30 
       (.I0(\read_input[5]_i_1_n_0 ),
        .I1(\write_value[3]_i_1_n_0 ),
        .I2(\read_input[13]_i_1_n_0 ),
        .I3(\write_value[4]_i_1_n_0 ),
        .I4(\write_value[2]_i_1_n_0 ),
        .I5(\result[24]_i_17_n_0 ),
        .O(\result[20]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \result[20]_i_31 
       (.I0(p_0_in[14]),
        .I1(p_0_in[4]),
        .I2(\result[20]_i_33_n_0 ),
        .I3(\result[20]_i_34_n_0 ),
        .I4(\result[6]_i_28_n_0 ),
        .I5(\result[6]_i_27_n_0 ),
        .O(\result[20]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \result[20]_i_32 
       (.I0(\result[20]_i_35_n_0 ),
        .I1(\result[30]_i_31_n_0 ),
        .I2(\write_value[13]_i_1_n_0 ),
        .I3(p_0_in[1]),
        .I4(\write_value[9]_i_1_n_0 ),
        .I5(\write_value[14]_i_1_n_0 ),
        .O(\result[20]_i_32_n_0 ));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    \result[20]_i_33 
       (.I0(register_b[19]),
        .I1(result[19]),
        .I2(register_b[29]),
        .I3(operand_b1),
        .I4(result[29]),
        .O(\result[20]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFEA)) 
    \result[20]_i_34 
       (.I0(\write_value[7]_i_1_n_0 ),
        .I1(result[8]),
        .I2(operand_b1),
        .I3(register_b[8]),
        .I4(\write_value[5]_i_1_n_0 ),
        .I5(\write_value[6]_i_1_n_0 ),
        .O(\result[20]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'h0003000000030505)) 
    \result[20]_i_35 
       (.I0(register_b[11]),
        .I1(result[11]),
        .I2(\write_value[15]_i_1_n_0 ),
        .I3(result[16]),
        .I4(operand_b1),
        .I5(register_b[16]),
        .O(\result[20]_i_35_n_0 ));
  LUT3 #(
    .INIT(8'h1F)) 
    \result[20]_i_4 
       (.I0(a_lo[20]),
        .I1(opcode_2[2]),
        .I2(opcode_2[3]),
        .O(\result[20]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00004700)) 
    \result[20]_i_5 
       (.I0(\result[20]_i_12_n_0 ),
        .I1(\write_value[0]_i_1_n_0 ),
        .I2(\result[20]_i_13_n_0 ),
        .I3(opcode_2[0]),
        .I4(opcode_2[1]),
        .I5(\result[20]_i_14_n_0 ),
        .O(\result[20]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \result[20]_i_6 
       (.I0(state[3]),
        .I1(p_0_in1_in[21]),
        .I2(state[0]),
        .I3(\result[20]_i_15_n_0 ),
        .O(\result[20]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hC0E0F0E0CFEFFFEF)) 
    \result[20]_i_8 
       (.I0(\result[21]_i_14_n_0 ),
        .I1(\result[30]_i_20_n_0 ),
        .I2(\result[31]_i_15_n_0 ),
        .I3(\write_value[0]_i_1_n_0 ),
        .I4(\result[20]_i_21_n_0 ),
        .I5(timer_clock_reg[20]),
        .O(\result[20]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAEFEAAAAA)) 
    \result[20]_i_9 
       (.I0(opcode_2[4]),
        .I1(literal_2[15]),
        .I2(\result[30]_i_17_n_0 ),
        .I3(\result_reg[23]_i_14_n_7 ),
        .I4(\result[12]_i_16_n_0 ),
        .I5(opcode_2[3]),
        .O(\result[20]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF55151115)) 
    \result[21]_i_1 
       (.I0(\result[21]_i_2_n_0 ),
        .I1(opcode_2[4]),
        .I2(\result[21]_i_3_n_0 ),
        .I3(opcode_2[3]),
        .I4(\result[21]_i_4_n_0 ),
        .I5(\result[21]_i_5_n_0 ),
        .O(\result[21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[21]_i_10 
       (.I0(\result[24]_i_15_n_0 ),
        .I1(\result[22]_i_14_n_0 ),
        .I2(\write_value[0]_i_1_n_0 ),
        .I3(\result[23]_i_21_n_0 ),
        .I4(\write_value[1]_i_1_n_0 ),
        .I5(\result[21]_i_15_n_0 ),
        .O(\result[21]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hB8B80000FF000000)) 
    \result[21]_i_11 
       (.I0(\result[24]_i_14_n_0 ),
        .I1(\write_value[1]_i_1_n_0 ),
        .I2(\result[22]_i_15_n_0 ),
        .I3(\result[21]_i_16_n_0 ),
        .I4(\result[30]_i_10_n_0 ),
        .I5(\write_value[0]_i_1_n_0 ),
        .O(\result[21]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hF8F8F8888888F888)) 
    \result[21]_i_12 
       (.I0(\result[31]_i_20_n_0 ),
        .I1(p_0_in1_in[22]),
        .I2(\result[31]_i_21_n_0 ),
        .I3(quotient[22]),
        .I4(state[2]),
        .I5(load_data[21]),
        .O(\result[21]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h00FF5C5C)) 
    \result[21]_i_14 
       (.I0(\result[23]_i_28_n_0 ),
        .I1(\result[27]_i_27_n_0 ),
        .I2(\write_value[2]_i_1_n_0 ),
        .I3(\result[21]_i_22_n_0 ),
        .I4(\write_value[1]_i_1_n_0 ),
        .O(\result[21]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h5F50CFCF5F50C0C0)) 
    \result[21]_i_15 
       (.I0(p_1_in[15]),
        .I1(\result[21]_i_23_n_0 ),
        .I2(\write_value[2]_i_1_n_0 ),
        .I3(\result[21]_i_24_n_0 ),
        .I4(\write_value[3]_i_1_n_0 ),
        .I5(\result[21]_i_25_n_0 ),
        .O(\result[21]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[21]_i_16 
       (.I0(\result[23]_i_29_n_0 ),
        .I1(\write_value[1]_i_1_n_0 ),
        .I2(\result[21]_i_26_n_0 ),
        .O(\result[21]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \result[21]_i_18 
       (.I0(C[22]),
        .I1(result0_n_83),
        .O(\result[21]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \result[21]_i_19 
       (.I0(C[21]),
        .I1(result0_n_84),
        .O(\result[21]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h54045555FFFFFFFF)) 
    \result[21]_i_2 
       (.I0(\result[21]_i_6_n_0 ),
        .I1(\result[21]_i_7_n_0 ),
        .I2(\result[31]_i_16_n_0 ),
        .I3(\result[21]_i_8_n_0 ),
        .I4(opcode_2[3]),
        .I5(\result[31]_i_7_n_0 ),
        .O(\result[21]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \result[21]_i_20 
       (.I0(C[20]),
        .I1(result0_n_85),
        .O(\result[21]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \result[21]_i_21 
       (.I0(C[19]),
        .I1(result0_n_86),
        .O(\result[21]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \result[21]_i_22 
       (.I0(\read_input[6]_i_1_n_0 ),
        .I1(\write_value[3]_i_1_n_0 ),
        .I2(\read_input[14]_i_1_n_0 ),
        .I3(\write_value[4]_i_1_n_0 ),
        .I4(\write_value[2]_i_1_n_0 ),
        .I5(\result[25]_i_20_n_0 ),
        .O(\result[21]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h5555545555555755)) 
    \result[21]_i_23 
       (.I0(p_1_in[15]),
        .I1(\result[30]_i_27_n_0 ),
        .I2(\result[30]_i_28_n_0 ),
        .I3(\result[20]_i_32_n_0 ),
        .I4(\write_value[4]_i_1_n_0 ),
        .I5(p_1_in[9]),
        .O(\result[21]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h00000010FFFFFFDF)) 
    \result[21]_i_24 
       (.I0(p_1_in[13]),
        .I1(\write_value[4]_i_1_n_0 ),
        .I2(\result[20]_i_32_n_0 ),
        .I3(\result[30]_i_28_n_0 ),
        .I4(\result[30]_i_27_n_0 ),
        .I5(p_1_in[15]),
        .O(\result[21]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h00000010FFFFFFDF)) 
    \result[21]_i_25 
       (.I0(p_1_in[5]),
        .I1(\write_value[4]_i_1_n_0 ),
        .I2(\result[20]_i_32_n_0 ),
        .I3(\result[30]_i_28_n_0 ),
        .I4(\result[30]_i_27_n_0 ),
        .I5(p_1_in[15]),
        .O(\result[21]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h0000000030BB3088)) 
    \result[21]_i_26 
       (.I0(p_1_in[9]),
        .I1(\write_value[2]_i_1_n_0 ),
        .I2(p_1_in[13]),
        .I3(\write_value[3]_i_1_n_0 ),
        .I4(p_1_in[5]),
        .I5(\write_value[4]_i_1_n_0 ),
        .O(\result[21]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \result[21]_i_27 
       (.I0(C[18]),
        .I1(result0_n_87),
        .O(\result[21]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \result[21]_i_28 
       (.I0(C[17]),
        .I1(result0_n_88),
        .O(\result[21]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \result[21]_i_29 
       (.I0(C[16]),
        .I1(result0_n_89),
        .O(\result[21]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h0F53FF53FF53FF53)) 
    \result[21]_i_3 
       (.I0(data10[21]),
        .I1(\result[21]_i_9_n_0 ),
        .I2(opcode_2[1]),
        .I3(opcode_2[2]),
        .I4(p_1_in[5]),
        .I5(p_0_in[5]),
        .O(\result[21]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFF04FFFFFF040000)) 
    \result[21]_i_4 
       (.I0(\result[21]_i_10_n_0 ),
        .I1(opcode_2[0]),
        .I2(opcode_2[1]),
        .I3(\result[21]_i_11_n_0 ),
        .I4(opcode_2[2]),
        .I5(a_lo[21]),
        .O(\result[21]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAFFAAEAAAEAAAEA)) 
    \result[21]_i_5 
       (.I0(\result[21]_i_12_n_0 ),
        .I1(\result_reg[21]_i_13_n_5 ),
        .I2(\result[30]_i_15_n_0 ),
        .I3(state[0]),
        .I4(\result[30]_i_13_n_0 ),
        .I5(\pps_count_reg[31] [21]),
        .O(\result[21]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAEFEAAAAA)) 
    \result[21]_i_6 
       (.I0(opcode_2[4]),
        .I1(literal_2[15]),
        .I2(\result[30]_i_17_n_0 ),
        .I3(\result_reg[23]_i_14_n_6 ),
        .I4(\result[12]_i_16_n_0 ),
        .I5(opcode_2[3]),
        .O(\result[21]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hF0D0C0D0FFDFCFDF)) 
    \result[21]_i_7 
       (.I0(\result[22]_i_13_n_0 ),
        .I1(\result[30]_i_20_n_0 ),
        .I2(\result[31]_i_15_n_0 ),
        .I3(\write_value[0]_i_1_n_0 ),
        .I4(\result[21]_i_14_n_0 ),
        .I5(timer_clock_reg[21]),
        .O(\result[21]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h5DFF)) 
    \result[21]_i_8 
       (.I0(data5[21]),
        .I1(opcode_2[0]),
        .I2(opcode_2[1]),
        .I3(opcode_2[2]),
        .O(\result[21]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBB8B8B8BBB8)) 
    \result[21]_i_9 
       (.I0(literal_2[5]),
        .I1(opcode_2[0]),
        .I2(p_1_in[5]),
        .I3(register_b[21]),
        .I4(operand_b1),
        .I5(result[21]),
        .O(\result[21]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF55151115)) 
    \result[22]_i_1 
       (.I0(\result[22]_i_2_n_0 ),
        .I1(opcode_2[4]),
        .I2(\result[22]_i_3_n_0 ),
        .I3(opcode_2[3]),
        .I4(\result[22]_i_4_n_0 ),
        .I5(\result[22]_i_5_n_0 ),
        .O(\result[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[22]_i_10 
       (.I0(\result[25]_i_15_n_0 ),
        .I1(\result[23]_i_21_n_0 ),
        .I2(\write_value[0]_i_1_n_0 ),
        .I3(\result[24]_i_15_n_0 ),
        .I4(\write_value[1]_i_1_n_0 ),
        .I5(\result[22]_i_14_n_0 ),
        .O(\result[22]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFF00B8000000B800)) 
    \result[22]_i_11 
       (.I0(\result[24]_i_14_n_0 ),
        .I1(\write_value[1]_i_1_n_0 ),
        .I2(\result[22]_i_15_n_0 ),
        .I3(\result[30]_i_10_n_0 ),
        .I4(\write_value[0]_i_1_n_0 ),
        .I5(\result[23]_i_22_n_0 ),
        .O(\result[22]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[22]_i_12 
       (.I0(\result[22]_i_16_n_0 ),
        .I1(\result_reg[21]_i_13_n_4 ),
        .I2(state[1]),
        .I3(load_data[22]),
        .I4(state[2]),
        .I5(quotient[23]),
        .O(\result[22]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \result[22]_i_13 
       (.I0(\result[24]_i_17_n_0 ),
        .I1(\write_value[2]_i_1_n_0 ),
        .I2(\result[28]_i_15_n_0 ),
        .I3(\result[22]_i_17_n_0 ),
        .I4(\write_value[1]_i_1_n_0 ),
        .O(\result[22]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h5F50CFCF5F50C0C0)) 
    \result[22]_i_14 
       (.I0(p_1_in[15]),
        .I1(\result[22]_i_18_n_0 ),
        .I2(\write_value[2]_i_1_n_0 ),
        .I3(\result[22]_i_19_n_0 ),
        .I4(\write_value[3]_i_1_n_0 ),
        .I5(\result[22]_i_20_n_0 ),
        .O(\result[22]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h0000000030BB3088)) 
    \result[22]_i_15 
       (.I0(p_1_in[10]),
        .I1(\write_value[2]_i_1_n_0 ),
        .I2(p_1_in[14]),
        .I3(\write_value[3]_i_1_n_0 ),
        .I4(p_1_in[6]),
        .I5(\write_value[4]_i_1_n_0 ),
        .O(\result[22]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \result[22]_i_16 
       (.I0(read_input[1]),
        .I1(\pps_count_reg[31] [22]),
        .O(\result[22]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \result[22]_i_17 
       (.I0(\read_input[7]_i_1_n_0 ),
        .I1(\write_value[3]_i_1_n_0 ),
        .I2(\read_input[15]_i_1_n_0 ),
        .I3(\write_value[4]_i_1_n_0 ),
        .I4(\write_value[2]_i_1_n_0 ),
        .I5(\result[26]_i_23_n_0 ),
        .O(\result[22]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h5555545555555755)) 
    \result[22]_i_18 
       (.I0(p_1_in[15]),
        .I1(\result[30]_i_27_n_0 ),
        .I2(\result[30]_i_28_n_0 ),
        .I3(\result[20]_i_32_n_0 ),
        .I4(\write_value[4]_i_1_n_0 ),
        .I5(p_1_in[10]),
        .O(\result[22]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h5555545555555755)) 
    \result[22]_i_19 
       (.I0(p_1_in[15]),
        .I1(\result[30]_i_27_n_0 ),
        .I2(\result[30]_i_28_n_0 ),
        .I3(\result[20]_i_32_n_0 ),
        .I4(\write_value[4]_i_1_n_0 ),
        .I5(p_1_in[14]),
        .O(\result[22]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h54045555FFFFFFFF)) 
    \result[22]_i_2 
       (.I0(\result[22]_i_6_n_0 ),
        .I1(\result[22]_i_7_n_0 ),
        .I2(\result[31]_i_16_n_0 ),
        .I3(\result[22]_i_8_n_0 ),
        .I4(opcode_2[3]),
        .I5(\result[31]_i_7_n_0 ),
        .O(\result[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5555545555555755)) 
    \result[22]_i_20 
       (.I0(p_1_in[15]),
        .I1(\result[30]_i_27_n_0 ),
        .I2(\result[30]_i_28_n_0 ),
        .I3(\result[20]_i_32_n_0 ),
        .I4(\write_value[4]_i_1_n_0 ),
        .I5(p_1_in[6]),
        .O(\result[22]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h0F53FF53FF53FF53)) 
    \result[22]_i_3 
       (.I0(data10[22]),
        .I1(\result[22]_i_9_n_0 ),
        .I2(opcode_2[1]),
        .I3(opcode_2[2]),
        .I4(p_1_in[6]),
        .I5(p_0_in[6]),
        .O(\result[22]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFF04FFFFFF040000)) 
    \result[22]_i_4 
       (.I0(\result[22]_i_10_n_0 ),
        .I1(opcode_2[0]),
        .I2(opcode_2[1]),
        .I3(\result[22]_i_11_n_0 ),
        .I4(opcode_2[2]),
        .I5(a_lo[22]),
        .O(\result[22]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \result[22]_i_5 
       (.I0(state[3]),
        .I1(p_0_in1_in[23]),
        .I2(state[0]),
        .I3(\result[22]_i_12_n_0 ),
        .O(\result[22]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAEFEAAAAA)) 
    \result[22]_i_6 
       (.I0(opcode_2[4]),
        .I1(literal_2[15]),
        .I2(\result[30]_i_17_n_0 ),
        .I3(\result_reg[23]_i_14_n_5 ),
        .I4(\result[12]_i_16_n_0 ),
        .I5(opcode_2[3]),
        .O(\result[22]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hC0E0F0E0CFEFFFEF)) 
    \result[22]_i_7 
       (.I0(\result[23]_i_15_n_0 ),
        .I1(\result[30]_i_20_n_0 ),
        .I2(\result[31]_i_15_n_0 ),
        .I3(\write_value[0]_i_1_n_0 ),
        .I4(\result[22]_i_13_n_0 ),
        .I5(timer_clock_reg[22]),
        .O(\result[22]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h5DFF)) 
    \result[22]_i_8 
       (.I0(data5[22]),
        .I1(opcode_2[0]),
        .I2(opcode_2[1]),
        .I3(opcode_2[2]),
        .O(\result[22]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBB8B8B8BBB8)) 
    \result[22]_i_9 
       (.I0(literal_2[6]),
        .I1(opcode_2[0]),
        .I2(p_1_in[6]),
        .I3(register_b[22]),
        .I4(operand_b1),
        .I5(result[22]),
        .O(\result[22]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF55151115)) 
    \result[23]_i_1 
       (.I0(\result[23]_i_2_n_0 ),
        .I1(opcode_2[4]),
        .I2(\result[23]_i_3_n_0 ),
        .I3(opcode_2[3]),
        .I4(\result[23]_i_4_n_0 ),
        .I5(\result[23]_i_5_n_0 ),
        .O(\result[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBB8B8B8BBB8)) 
    \result[23]_i_10 
       (.I0(literal_2[7]),
        .I1(opcode_2[0]),
        .I2(p_1_in[7]),
        .I3(register_b[23]),
        .I4(operand_b1),
        .I5(result[23]),
        .O(\result[23]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[23]_i_11 
       (.I0(\result[26]_i_21_n_0 ),
        .I1(\result[24]_i_15_n_0 ),
        .I2(\write_value[0]_i_1_n_0 ),
        .I3(\result[25]_i_15_n_0 ),
        .I4(\write_value[1]_i_1_n_0 ),
        .I5(\result[23]_i_21_n_0 ),
        .O(\result[23]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hB8B80000FF000000)) 
    \result[23]_i_12 
       (.I0(\result[24]_i_13_n_0 ),
        .I1(\write_value[1]_i_1_n_0 ),
        .I2(\result[24]_i_14_n_0 ),
        .I3(\result[23]_i_22_n_0 ),
        .I4(\result[30]_i_10_n_0 ),
        .I5(\write_value[0]_i_1_n_0 ),
        .O(\result[23]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[23]_i_13 
       (.I0(\result[23]_i_23_n_0 ),
        .I1(\result_reg[25]_i_11_n_7 ),
        .I2(state[1]),
        .I3(load_data[23]),
        .I4(state[2]),
        .I5(quotient[24]),
        .O(\result[23]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h33FF00CC47474747)) 
    \result[23]_i_15 
       (.I0(\result[25]_i_20_n_0 ),
        .I1(\write_value[2]_i_1_n_0 ),
        .I2(\result[29]_i_16_n_0 ),
        .I3(\result[23]_i_28_n_0 ),
        .I4(\result[27]_i_27_n_0 ),
        .I5(\write_value[1]_i_1_n_0 ),
        .O(\result[23]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[23]_i_16 
       (.I0(result[20]),
        .I1(operand_a1),
        .I2(register_a[20]),
        .O(\result[23]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h47B8)) 
    \result[23]_i_17 
       (.I0(result[23]),
        .I1(operand_b1),
        .I2(register_b[23]),
        .I3(p_1_in[7]),
        .O(\result[23]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h47B8)) 
    \result[23]_i_18 
       (.I0(result[22]),
        .I1(operand_b1),
        .I2(register_b[22]),
        .I3(p_1_in[6]),
        .O(\result[23]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h47B8)) 
    \result[23]_i_19 
       (.I0(result[21]),
        .I1(operand_b1),
        .I2(register_b[21]),
        .I3(p_1_in[5]),
        .O(\result[23]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h54045555FFFFFFFF)) 
    \result[23]_i_2 
       (.I0(\result[23]_i_6_n_0 ),
        .I1(\result[23]_i_7_n_0 ),
        .I2(\result[31]_i_16_n_0 ),
        .I3(\result[23]_i_8_n_0 ),
        .I4(opcode_2[3]),
        .I5(\result[31]_i_7_n_0 ),
        .O(\result[23]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h124712B8)) 
    \result[23]_i_20 
       (.I0(result[20]),
        .I1(operand_b1),
        .I2(register_b[20]),
        .I3(operand_a1),
        .I4(register_a[20]),
        .O(\result[23]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h04F400FF07F700FF)) 
    \result[23]_i_21 
       (.I0(p_1_in[11]),
        .I1(\write_value[2]_i_1_n_0 ),
        .I2(\write_value[3]_i_1_n_0 ),
        .I3(p_1_in[15]),
        .I4(\result[26]_i_24_n_0 ),
        .I5(p_1_in[7]),
        .O(\result[23]_i_21_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[23]_i_22 
       (.I0(\result[25]_i_21_n_0 ),
        .I1(\write_value[1]_i_1_n_0 ),
        .I2(\result[23]_i_29_n_0 ),
        .O(\result[23]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \result[23]_i_23 
       (.I0(read_input[1]),
        .I1(\pps_count_reg[31] [23]),
        .O(\result[23]_i_23_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[23]_i_24 
       (.I0(result[23]),
        .I1(operand_a1),
        .I2(register_a[23]),
        .O(\result[23]_i_24_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[23]_i_25 
       (.I0(result[22]),
        .I1(operand_a1),
        .I2(register_a[22]),
        .O(\result[23]_i_25_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[23]_i_26 
       (.I0(result[21]),
        .I1(operand_a1),
        .I2(register_a[21]),
        .O(\result[23]_i_26_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[23]_i_27 
       (.I0(result[20]),
        .I1(operand_a1),
        .I2(register_a[20]),
        .O(\result[23]_i_27_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \result[23]_i_28 
       (.I0(\read_input[0]_i_1_n_0 ),
        .I1(p_1_in[0]),
        .I2(\write_value[3]_i_1_n_0 ),
        .I3(\write_value[4]_i_1_n_0 ),
        .I4(\read_input[8]_i_1_n_0 ),
        .O(\result[23]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h0000000030BB3088)) 
    \result[23]_i_29 
       (.I0(p_1_in[11]),
        .I1(\write_value[2]_i_1_n_0 ),
        .I2(p_1_in[15]),
        .I3(\write_value[3]_i_1_n_0 ),
        .I4(p_1_in[7]),
        .I5(\write_value[4]_i_1_n_0 ),
        .O(\result[23]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h0F53FF53FF53FF53)) 
    \result[23]_i_3 
       (.I0(data10[23]),
        .I1(\result[23]_i_10_n_0 ),
        .I2(opcode_2[1]),
        .I3(opcode_2[2]),
        .I4(p_1_in[7]),
        .I5(p_0_in[7]),
        .O(\result[23]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFF04FFFFFF040000)) 
    \result[23]_i_4 
       (.I0(\result[23]_i_11_n_0 ),
        .I1(opcode_2[0]),
        .I2(opcode_2[1]),
        .I3(\result[23]_i_12_n_0 ),
        .I4(opcode_2[2]),
        .I5(a_lo[23]),
        .O(\result[23]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \result[23]_i_5 
       (.I0(state[3]),
        .I1(p_0_in1_in[24]),
        .I2(state[0]),
        .I3(\result[23]_i_13_n_0 ),
        .O(\result[23]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAEFEAAAAA)) 
    \result[23]_i_6 
       (.I0(opcode_2[4]),
        .I1(literal_2[15]),
        .I2(\result[30]_i_17_n_0 ),
        .I3(\result_reg[23]_i_14_n_4 ),
        .I4(\result[12]_i_16_n_0 ),
        .I5(opcode_2[3]),
        .O(\result[23]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hF0D0C0D0FFDFCFDF)) 
    \result[23]_i_7 
       (.I0(\result[24]_i_12_n_0 ),
        .I1(\result[30]_i_20_n_0 ),
        .I2(\result[31]_i_15_n_0 ),
        .I3(\write_value[0]_i_1_n_0 ),
        .I4(\result[23]_i_15_n_0 ),
        .I5(timer_clock_reg[23]),
        .O(\result[23]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h5DFF)) 
    \result[23]_i_8 
       (.I0(data5[23]),
        .I1(opcode_2[0]),
        .I2(opcode_2[1]),
        .I3(opcode_2[2]),
        .O(\result[23]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF44444404)) 
    \result[24]_i_1 
       (.I0(\result[24]_i_2_n_0 ),
        .I1(\result[31]_i_7_n_0 ),
        .I2(opcode_2[4]),
        .I3(\result[24]_i_3_n_0 ),
        .I4(\result[24]_i_4_n_0 ),
        .I5(\result[24]_i_5_n_0 ),
        .O(\result[24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[24]_i_10 
       (.I0(\result[27]_i_13_n_0 ),
        .I1(\result[25]_i_15_n_0 ),
        .I2(\write_value[0]_i_1_n_0 ),
        .I3(\result[26]_i_21_n_0 ),
        .I4(\write_value[1]_i_1_n_0 ),
        .I5(\result[24]_i_15_n_0 ),
        .O(\result[24]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[24]_i_11 
       (.I0(\result[24]_i_16_n_0 ),
        .I1(\result_reg[25]_i_11_n_6 ),
        .I2(state[1]),
        .I3(load_data[24]),
        .I4(state[2]),
        .I5(quotient[25]),
        .O(\result[24]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \result[24]_i_12 
       (.I0(\result[26]_i_23_n_0 ),
        .I1(\write_value[2]_i_1_n_0 ),
        .I2(\result[30]_i_26_n_0 ),
        .I3(\result[24]_i_17_n_0 ),
        .I4(\result[28]_i_15_n_0 ),
        .I5(\write_value[1]_i_1_n_0 ),
        .O(\result[24]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h00000B08)) 
    \result[24]_i_13 
       (.I0(p_1_in[14]),
        .I1(\write_value[2]_i_1_n_0 ),
        .I2(\write_value[3]_i_1_n_0 ),
        .I3(p_1_in[10]),
        .I4(\write_value[4]_i_1_n_0 ),
        .O(\result[24]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'h00000B08)) 
    \result[24]_i_14 
       (.I0(p_1_in[12]),
        .I1(\write_value[2]_i_1_n_0 ),
        .I2(\write_value[4]_i_1_n_0 ),
        .I3(p_1_in[8]),
        .I4(\write_value[3]_i_1_n_0 ),
        .O(\result[24]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h04070000F4F7FFFF)) 
    \result[24]_i_15 
       (.I0(p_1_in[12]),
        .I1(\write_value[2]_i_1_n_0 ),
        .I2(\write_value[3]_i_1_n_0 ),
        .I3(p_1_in[8]),
        .I4(\result[26]_i_24_n_0 ),
        .I5(p_1_in[15]),
        .O(\result[24]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \result[24]_i_16 
       (.I0(read_input[1]),
        .I1(\pps_count_reg[31] [24]),
        .O(\result[24]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \result[24]_i_17 
       (.I0(\read_input[9]_i_1_n_0 ),
        .I1(\write_value[3]_i_1_n_0 ),
        .I2(\read_input[1]_i_1_n_0 ),
        .I3(\write_value[4]_i_1_n_0 ),
        .I4(p_1_in[1]),
        .O(\result[24]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h000000007FFF7F55)) 
    \result[24]_i_2 
       (.I0(opcode_2[3]),
        .I1(data5[24]),
        .I2(\result[31]_i_15_n_0 ),
        .I3(\result[31]_i_16_n_0 ),
        .I4(\result[24]_i_6_n_0 ),
        .I5(\result[24]_i_7_n_0 ),
        .O(\result[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4055005540000000)) 
    \result[24]_i_3 
       (.I0(opcode_2[3]),
        .I1(p_0_in[8]),
        .I2(p_1_in[8]),
        .I3(opcode_2[2]),
        .I4(opcode_2[1]),
        .I5(\result[24]_i_8_n_0 ),
        .O(\result[24]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hE2E2EEE200000000)) 
    \result[24]_i_4 
       (.I0(a_lo[24]),
        .I1(opcode_2[2]),
        .I2(\result[24]_i_9_n_0 ),
        .I3(\result[28]_i_10_n_0 ),
        .I4(\result[24]_i_10_n_0 ),
        .I5(opcode_2[3]),
        .O(\result[24]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \result[24]_i_5 
       (.I0(state[3]),
        .I1(p_0_in1_in[25]),
        .I2(state[0]),
        .I3(\result[24]_i_11_n_0 ),
        .O(\result[24]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hF700F400F7FFF4FF)) 
    \result[24]_i_6 
       (.I0(\result[24]_i_12_n_0 ),
        .I1(\write_value[0]_i_1_n_0 ),
        .I2(\result[30]_i_20_n_0 ),
        .I3(\result[31]_i_15_n_0 ),
        .I4(\result[25]_i_13_n_0 ),
        .I5(timer_clock_reg[24]),
        .O(\result[24]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAEFEAAAAA)) 
    \result[24]_i_7 
       (.I0(opcode_2[4]),
        .I1(literal_2[15]),
        .I2(\result[30]_i_17_n_0 ),
        .I3(\result_reg[27]_i_19_n_7 ),
        .I4(\result[12]_i_16_n_0 ),
        .I5(opcode_2[3]),
        .O(\result[24]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB8BBB8BBB888)) 
    \result[24]_i_8 
       (.I0(data10[24]),
        .I1(opcode_2[1]),
        .I2(literal_2[8]),
        .I3(opcode_2[0]),
        .I4(p_1_in[8]),
        .I5(p_0_in[8]),
        .O(\result[24]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFF00B8000000B800)) 
    \result[24]_i_9 
       (.I0(\result[24]_i_13_n_0 ),
        .I1(\write_value[1]_i_1_n_0 ),
        .I2(\result[24]_i_14_n_0 ),
        .I3(\result[30]_i_10_n_0 ),
        .I4(\write_value[0]_i_1_n_0 ),
        .I5(\result[25]_i_14_n_0 ),
        .O(\result[24]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF44444404)) 
    \result[25]_i_1 
       (.I0(\result[25]_i_2_n_0 ),
        .I1(\result[31]_i_7_n_0 ),
        .I2(opcode_2[4]),
        .I3(\result[25]_i_3_n_0 ),
        .I4(\result[25]_i_4_n_0 ),
        .I5(\result[25]_i_5_n_0 ),
        .O(\result[25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[25]_i_10 
       (.I0(\result[28]_i_14_n_0 ),
        .I1(\result[26]_i_21_n_0 ),
        .I2(\write_value[0]_i_1_n_0 ),
        .I3(\result[27]_i_13_n_0 ),
        .I4(\write_value[1]_i_1_n_0 ),
        .I5(\result[25]_i_15_n_0 ),
        .O(\result[25]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    \result[25]_i_12 
       (.I0(\result[31]_i_20_n_0 ),
        .I1(p_0_in1_in[26]),
        .I2(load_data[25]),
        .I3(state[2]),
        .I4(quotient[26]),
        .I5(\result[31]_i_21_n_0 ),
        .O(\result[25]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h47474747CC00FF33)) 
    \result[25]_i_13 
       (.I0(\result[25]_i_20_n_0 ),
        .I1(\write_value[2]_i_1_n_0 ),
        .I2(\result[29]_i_16_n_0 ),
        .I3(\result[27]_i_27_n_0 ),
        .I4(\result[31]_i_46_n_0 ),
        .I5(\write_value[1]_i_1_n_0 ),
        .O(\result[25]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[25]_i_14 
       (.I0(\result[27]_i_22_n_0 ),
        .I1(\write_value[1]_i_1_n_0 ),
        .I2(\result[25]_i_21_n_0 ),
        .O(\result[25]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h04F400FF07F700FF)) 
    \result[25]_i_15 
       (.I0(p_1_in[13]),
        .I1(\write_value[2]_i_1_n_0 ),
        .I2(\write_value[3]_i_1_n_0 ),
        .I3(p_1_in[15]),
        .I4(\result[26]_i_24_n_0 ),
        .I5(p_1_in[9]),
        .O(\result[25]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \result[25]_i_16 
       (.I0(C[26]),
        .I1(result0_n_79),
        .O(\result[25]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \result[25]_i_17 
       (.I0(C[25]),
        .I1(result0_n_80),
        .O(\result[25]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \result[25]_i_18 
       (.I0(C[24]),
        .I1(result0_n_81),
        .O(\result[25]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \result[25]_i_19 
       (.I0(C[23]),
        .I1(result0_n_82),
        .O(\result[25]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h000000007FFF7F55)) 
    \result[25]_i_2 
       (.I0(opcode_2[3]),
        .I1(data5[25]),
        .I2(\result[31]_i_15_n_0 ),
        .I3(\result[31]_i_16_n_0 ),
        .I4(\result[25]_i_6_n_0 ),
        .I5(\result[25]_i_7_n_0 ),
        .O(\result[25]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \result[25]_i_20 
       (.I0(\read_input[10]_i_1_n_0 ),
        .I1(\write_value[3]_i_1_n_0 ),
        .I2(\read_input[2]_i_1_n_0 ),
        .I3(\write_value[4]_i_1_n_0 ),
        .I4(p_1_in[2]),
        .O(\result[25]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'h00000B08)) 
    \result[25]_i_21 
       (.I0(p_1_in[13]),
        .I1(\write_value[2]_i_1_n_0 ),
        .I2(\write_value[3]_i_1_n_0 ),
        .I3(p_1_in[9]),
        .I4(\write_value[4]_i_1_n_0 ),
        .O(\result[25]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h4055005540000000)) 
    \result[25]_i_3 
       (.I0(opcode_2[3]),
        .I1(p_0_in[9]),
        .I2(p_1_in[9]),
        .I3(opcode_2[2]),
        .I4(opcode_2[1]),
        .I5(\result[25]_i_8_n_0 ),
        .O(\result[25]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hE2E2EEE200000000)) 
    \result[25]_i_4 
       (.I0(a_lo[25]),
        .I1(opcode_2[2]),
        .I2(\result[25]_i_9_n_0 ),
        .I3(\result[28]_i_10_n_0 ),
        .I4(\result[25]_i_10_n_0 ),
        .I5(opcode_2[3]),
        .O(\result[25]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000F888)) 
    \result[25]_i_5 
       (.I0(\result[30]_i_15_n_0 ),
        .I1(\result_reg[25]_i_11_n_5 ),
        .I2(\result[30]_i_13_n_0 ),
        .I3(\pps_count_reg[31] [25]),
        .I4(state[0]),
        .I5(\result[25]_i_12_n_0 ),
        .O(\result[25]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hF0E0C0E0FFEFCFEF)) 
    \result[25]_i_6 
       (.I0(\result[26]_i_19_n_0 ),
        .I1(\result[30]_i_20_n_0 ),
        .I2(\result[31]_i_15_n_0 ),
        .I3(\write_value[0]_i_1_n_0 ),
        .I4(\result[25]_i_13_n_0 ),
        .I5(timer_clock_reg[25]),
        .O(\result[25]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAEFEAAAAA)) 
    \result[25]_i_7 
       (.I0(opcode_2[4]),
        .I1(literal_2[15]),
        .I2(\result[30]_i_17_n_0 ),
        .I3(\result_reg[27]_i_19_n_6 ),
        .I4(\result[12]_i_16_n_0 ),
        .I5(opcode_2[3]),
        .O(\result[25]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB8BBB8BBB888)) 
    \result[25]_i_8 
       (.I0(data10[25]),
        .I1(opcode_2[1]),
        .I2(literal_2[9]),
        .I3(opcode_2[0]),
        .I4(p_1_in[9]),
        .I5(p_0_in[9]),
        .O(\result[25]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hC808)) 
    \result[25]_i_9 
       (.I0(\result[25]_i_14_n_0 ),
        .I1(\result[30]_i_10_n_0 ),
        .I2(\write_value[0]_i_1_n_0 ),
        .I3(\result[26]_i_20_n_0 ),
        .O(\result[25]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF44444404)) 
    \result[26]_i_1 
       (.I0(\result[26]_i_2_n_0 ),
        .I1(\result[31]_i_7_n_0 ),
        .I2(opcode_2[4]),
        .I3(\result[26]_i_3_n_0 ),
        .I4(\result[26]_i_4_n_0 ),
        .I5(\result[26]_i_5_n_0 ),
        .O(\result[26]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCA00)) 
    \result[26]_i_10 
       (.I0(\result[26]_i_20_n_0 ),
        .I1(\result[27]_i_17_n_0 ),
        .I2(\write_value[0]_i_1_n_0 ),
        .I3(\result[30]_i_10_n_0 ),
        .O(\result[26]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[26]_i_11 
       (.I0(\result[27]_i_14_n_0 ),
        .I1(\result[27]_i_13_n_0 ),
        .I2(\write_value[0]_i_1_n_0 ),
        .I3(\result[28]_i_14_n_0 ),
        .I4(\write_value[1]_i_1_n_0 ),
        .I5(\result[26]_i_21_n_0 ),
        .O(\result[26]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[26]_i_12 
       (.I0(\result[26]_i_22_n_0 ),
        .I1(\result_reg[25]_i_11_n_4 ),
        .I2(state[1]),
        .I3(load_data[26]),
        .I4(state[2]),
        .I5(quotient[27]),
        .O(\result[26]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[26]_i_13 
       (.I0(result[26]),
        .I1(operand_a1),
        .I2(register_a[26]),
        .O(\result[26]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[26]_i_14 
       (.I0(result[25]),
        .I1(operand_a1),
        .I2(register_a[25]),
        .O(\result[26]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \result[26]_i_15 
       (.I0(p_1_in[11]),
        .I1(register_b[27]),
        .I2(operand_b1),
        .I3(result[27]),
        .O(\result[26]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hEDB8ED47)) 
    \result[26]_i_16 
       (.I0(result[26]),
        .I1(operand_b1),
        .I2(register_b[26]),
        .I3(operand_a1),
        .I4(register_a[26]),
        .O(\result[26]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hEDB8ED47)) 
    \result[26]_i_17 
       (.I0(result[25]),
        .I1(operand_b1),
        .I2(register_b[25]),
        .I3(operand_a1),
        .I4(register_a[25]),
        .O(\result[26]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \result[26]_i_18 
       (.I0(p_1_in[8]),
        .I1(register_b[24]),
        .I2(operand_b1),
        .I3(result[24]),
        .O(\result[26]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h4747474700CC33FF)) 
    \result[26]_i_19 
       (.I0(\result[26]_i_23_n_0 ),
        .I1(\write_value[2]_i_1_n_0 ),
        .I2(\result[30]_i_26_n_0 ),
        .I3(\result[28]_i_15_n_0 ),
        .I4(\result[31]_i_50_n_0 ),
        .I5(\write_value[1]_i_1_n_0 ),
        .O(\result[26]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h000000007FFF7F55)) 
    \result[26]_i_2 
       (.I0(opcode_2[3]),
        .I1(data5[26]),
        .I2(\result[31]_i_15_n_0 ),
        .I3(\result[31]_i_16_n_0 ),
        .I4(\result[26]_i_7_n_0 ),
        .I5(\result[26]_i_8_n_0 ),
        .O(\result[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0004FFFF00040000)) 
    \result[26]_i_20 
       (.I0(\write_value[3]_i_1_n_0 ),
        .I1(p_1_in[12]),
        .I2(\write_value[4]_i_1_n_0 ),
        .I3(\write_value[2]_i_1_n_0 ),
        .I4(\write_value[1]_i_1_n_0 ),
        .I5(\result[24]_i_13_n_0 ),
        .O(\result[26]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h04F400FF07F700FF)) 
    \result[26]_i_21 
       (.I0(p_1_in[14]),
        .I1(\write_value[2]_i_1_n_0 ),
        .I2(\write_value[3]_i_1_n_0 ),
        .I3(p_1_in[15]),
        .I4(\result[26]_i_24_n_0 ),
        .I5(p_1_in[10]),
        .O(\result[26]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \result[26]_i_22 
       (.I0(read_input[1]),
        .I1(\pps_count_reg[31] [26]),
        .O(\result[26]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \result[26]_i_23 
       (.I0(\read_input[11]_i_1_n_0 ),
        .I1(\write_value[3]_i_1_n_0 ),
        .I2(\read_input[3]_i_1_n_0 ),
        .I3(\write_value[4]_i_1_n_0 ),
        .I4(p_1_in[3]),
        .O(\result[26]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \result[26]_i_24 
       (.I0(\write_value[4]_i_1_n_0 ),
        .I1(p_0_in[0]),
        .I2(\write_value[15]_i_1_n_0 ),
        .I3(\write_value[11]_i_1_n_0 ),
        .I4(\result[30]_i_29_n_0 ),
        .I5(\result[20]_i_31_n_0 ),
        .O(\result[26]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h4055005540000000)) 
    \result[26]_i_3 
       (.I0(opcode_2[3]),
        .I1(p_0_in[10]),
        .I2(p_1_in[10]),
        .I3(opcode_2[2]),
        .I4(opcode_2[1]),
        .I5(\result[26]_i_9_n_0 ),
        .O(\result[26]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hE2E2EEE200000000)) 
    \result[26]_i_4 
       (.I0(a_lo[26]),
        .I1(opcode_2[2]),
        .I2(\result[26]_i_10_n_0 ),
        .I3(\result[28]_i_10_n_0 ),
        .I4(\result[26]_i_11_n_0 ),
        .I5(opcode_2[3]),
        .O(\result[26]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \result[26]_i_5 
       (.I0(state[3]),
        .I1(p_0_in1_in[27]),
        .I2(state[0]),
        .I3(\result[26]_i_12_n_0 ),
        .O(\result[26]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hF0E0C0E0FFEFCFEF)) 
    \result[26]_i_7 
       (.I0(\result[27]_i_20_n_0 ),
        .I1(\result[30]_i_20_n_0 ),
        .I2(\result[31]_i_15_n_0 ),
        .I3(\write_value[0]_i_1_n_0 ),
        .I4(\result[26]_i_19_n_0 ),
        .I5(timer_clock_reg[26]),
        .O(\result[26]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAEFEAAAAA)) 
    \result[26]_i_8 
       (.I0(opcode_2[4]),
        .I1(literal_2[15]),
        .I2(\result[30]_i_17_n_0 ),
        .I3(\result_reg[27]_i_19_n_5 ),
        .I4(\result[12]_i_16_n_0 ),
        .I5(opcode_2[3]),
        .O(\result[26]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB8BBB8BBB888)) 
    \result[26]_i_9 
       (.I0(data10[26]),
        .I1(opcode_2[1]),
        .I2(literal_2[10]),
        .I3(opcode_2[0]),
        .I4(p_1_in[10]),
        .I5(p_0_in[10]),
        .O(\result[26]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF45454544)) 
    \result[27]_i_1 
       (.I0(\result[27]_i_2_n_0 ),
        .I1(\result[27]_i_3_n_0 ),
        .I2(\result[27]_i_4_n_0 ),
        .I3(\result[27]_i_5_n_0 ),
        .I4(\result[27]_i_6_n_0 ),
        .I5(\result[27]_i_7_n_0 ),
        .O(\result[27]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h5DFF)) 
    \result[27]_i_10 
       (.I0(data5[27]),
        .I1(opcode_2[0]),
        .I2(opcode_2[1]),
        .I3(opcode_2[2]),
        .O(\result[27]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB8BBB8BBB888)) 
    \result[27]_i_11 
       (.I0(data10[27]),
        .I1(opcode_2[1]),
        .I2(literal_2[11]),
        .I3(opcode_2[0]),
        .I4(p_1_in[11]),
        .I5(p_0_in[11]),
        .O(\result[27]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hB800000000000000)) 
    \result[27]_i_12 
       (.I0(result[27]),
        .I1(operand_b1),
        .I2(register_b[27]),
        .I3(p_1_in[11]),
        .I4(opcode_2[2]),
        .I5(opcode_2[1]),
        .O(\result[27]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h00000001FFFFFFEF)) 
    \result[27]_i_13 
       (.I0(\write_value[2]_i_1_n_0 ),
        .I1(\write_value[3]_i_1_n_0 ),
        .I2(p_1_in[11]),
        .I3(\write_value[4]_i_1_n_0 ),
        .I4(\result[30]_i_20_n_0 ),
        .I5(p_1_in[15]),
        .O(\result[27]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h00000001FFFFFFEF)) 
    \result[27]_i_14 
       (.I0(\write_value[2]_i_1_n_0 ),
        .I1(\write_value[3]_i_1_n_0 ),
        .I2(p_1_in[13]),
        .I3(\write_value[4]_i_1_n_0 ),
        .I4(\result[30]_i_20_n_0 ),
        .I5(p_1_in[15]),
        .O(\result[27]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[27]_i_15 
       (.I0(\result[30]_i_21_n_0 ),
        .I1(\write_value[1]_i_1_n_0 ),
        .I2(\result[28]_i_14_n_0 ),
        .O(\result[27]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000B08)) 
    \result[27]_i_16 
       (.I0(p_1_in[14]),
        .I1(\write_value[1]_i_1_n_0 ),
        .I2(\write_value[3]_i_1_n_0 ),
        .I3(p_1_in[12]),
        .I4(\write_value[4]_i_1_n_0 ),
        .I5(\write_value[2]_i_1_n_0 ),
        .O(\result[27]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h0004FFFF00040000)) 
    \result[27]_i_17 
       (.I0(\write_value[3]_i_1_n_0 ),
        .I1(p_1_in[13]),
        .I2(\write_value[4]_i_1_n_0 ),
        .I3(\write_value[2]_i_1_n_0 ),
        .I4(\write_value[1]_i_1_n_0 ),
        .I5(\result[27]_i_22_n_0 ),
        .O(\result[27]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h0F55FF33FF55FF33)) 
    \result[27]_i_18 
       (.I0(load_data[27]),
        .I1(quotient[28]),
        .I2(read_input[1]),
        .I3(state[1]),
        .I4(state[2]),
        .I5(\pps_count_reg[31] [27]),
        .O(\result[27]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h54045555FFFFFFFF)) 
    \result[27]_i_2 
       (.I0(\result[27]_i_8_n_0 ),
        .I1(\result[27]_i_9_n_0 ),
        .I2(\result[31]_i_16_n_0 ),
        .I3(\result[27]_i_10_n_0 ),
        .I4(opcode_2[3]),
        .I5(\result[31]_i_7_n_0 ),
        .O(\result[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCC00FF3347474747)) 
    \result[27]_i_20 
       (.I0(\result[29]_i_16_n_0 ),
        .I1(\write_value[2]_i_1_n_0 ),
        .I2(\result[31]_i_48_n_0 ),
        .I3(\result[27]_i_27_n_0 ),
        .I4(\result[31]_i_46_n_0 ),
        .I5(\write_value[1]_i_1_n_0 ),
        .O(\result[27]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'h00000B08)) 
    \result[27]_i_22 
       (.I0(p_1_in[15]),
        .I1(\write_value[2]_i_1_n_0 ),
        .I2(\write_value[4]_i_1_n_0 ),
        .I3(p_1_in[11]),
        .I4(\write_value[3]_i_1_n_0 ),
        .O(\result[27]_i_22_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[27]_i_23 
       (.I0(result[27]),
        .I1(operand_a1),
        .I2(register_a[27]),
        .O(\result[27]_i_23_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[27]_i_24 
       (.I0(result[26]),
        .I1(operand_a1),
        .I2(register_a[26]),
        .O(\result[27]_i_24_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[27]_i_25 
       (.I0(result[25]),
        .I1(operand_a1),
        .I2(register_a[25]),
        .O(\result[27]_i_25_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[27]_i_26 
       (.I0(result[24]),
        .I1(operand_a1),
        .I2(register_a[24]),
        .O(\result[27]_i_26_n_0 ));
  LUT5 #(
    .INIT(32'hFF0F5533)) 
    \result[27]_i_27 
       (.I0(\read_input[4]_i_1_n_0 ),
        .I1(p_1_in[4]),
        .I2(\read_input[12]_i_1_n_0 ),
        .I3(\write_value[4]_i_1_n_0 ),
        .I4(\write_value[3]_i_1_n_0 ),
        .O(\result[27]_i_27_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[27]_i_28 
       (.I0(result[26]),
        .I1(operand_a1),
        .I2(register_a[26]),
        .O(\result[27]_i_28_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[27]_i_29 
       (.I0(result[25]),
        .I1(operand_a1),
        .I2(register_a[25]),
        .O(\result[27]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'h00F2FFFF)) 
    \result[27]_i_3 
       (.I0(\result[27]_i_11_n_0 ),
        .I1(opcode_2[2]),
        .I2(\result[27]_i_12_n_0 ),
        .I3(opcode_2[3]),
        .I4(opcode_2[4]),
        .O(\result[27]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h47B8)) 
    \result[27]_i_30 
       (.I0(result[27]),
        .I1(operand_b1),
        .I2(register_b[27]),
        .I3(p_1_in[11]),
        .O(\result[27]_i_30_n_0 ));
  LUT5 #(
    .INIT(32'h111E22D2)) 
    \result[27]_i_31 
       (.I0(register_a[26]),
        .I1(operand_a1),
        .I2(register_b[26]),
        .I3(operand_b1),
        .I4(result[26]),
        .O(\result[27]_i_31_n_0 ));
  LUT5 #(
    .INIT(32'h111E22D2)) 
    \result[27]_i_32 
       (.I0(register_a[25]),
        .I1(operand_a1),
        .I2(register_b[25]),
        .I3(operand_b1),
        .I4(result[25]),
        .O(\result[27]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h47B8)) 
    \result[27]_i_33 
       (.I0(result[24]),
        .I1(operand_b1),
        .I2(register_b[24]),
        .I3(p_1_in[8]),
        .O(\result[27]_i_33_n_0 ));
  LUT3 #(
    .INIT(8'h1F)) 
    \result[27]_i_4 
       (.I0(a_lo[27]),
        .I1(opcode_2[2]),
        .I2(opcode_2[3]),
        .O(\result[27]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h000002A2AAAA02A2)) 
    \result[27]_i_5 
       (.I0(\result[28]_i_10_n_0 ),
        .I1(\result[27]_i_13_n_0 ),
        .I2(\write_value[1]_i_1_n_0 ),
        .I3(\result[27]_i_14_n_0 ),
        .I4(\write_value[0]_i_1_n_0 ),
        .I5(\result[27]_i_15_n_0 ),
        .O(\result[27]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hA280FFFF)) 
    \result[27]_i_6 
       (.I0(\result[30]_i_10_n_0 ),
        .I1(\write_value[0]_i_1_n_0 ),
        .I2(\result[27]_i_16_n_0 ),
        .I3(\result[27]_i_17_n_0 ),
        .I4(opcode_2[2]),
        .O(\result[27]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFD500D500D500D5)) 
    \result[27]_i_7 
       (.I0(\result[27]_i_18_n_0 ),
        .I1(\result_reg[30]_i_14_n_7 ),
        .I2(\result[30]_i_15_n_0 ),
        .I3(state[0]),
        .I4(p_0_in1_in[28]),
        .I5(state[3]),
        .O(\result[27]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAEFEAAAAA)) 
    \result[27]_i_8 
       (.I0(opcode_2[4]),
        .I1(literal_2[15]),
        .I2(\result[30]_i_17_n_0 ),
        .I3(\result_reg[27]_i_19_n_4 ),
        .I4(\result[12]_i_16_n_0 ),
        .I5(opcode_2[3]),
        .O(\result[27]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hF0E0C0E0FFEFCFEF)) 
    \result[27]_i_9 
       (.I0(\result[28]_i_13_n_0 ),
        .I1(\result[30]_i_20_n_0 ),
        .I2(\result[31]_i_15_n_0 ),
        .I3(\write_value[0]_i_1_n_0 ),
        .I4(\result[27]_i_20_n_0 ),
        .I5(timer_clock_reg[27]),
        .O(\result[27]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF44444404)) 
    \result[28]_i_1 
       (.I0(\result[28]_i_2_n_0 ),
        .I1(\result[31]_i_7_n_0 ),
        .I2(opcode_2[4]),
        .I3(\result[28]_i_3_n_0 ),
        .I4(\result[28]_i_4_n_0 ),
        .I5(\result[28]_i_5_n_0 ),
        .O(\result[28]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \result[28]_i_10 
       (.I0(opcode_2[0]),
        .I1(opcode_2[1]),
        .O(\result[28]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h5F50CFCF5F50C0C0)) 
    \result[28]_i_11 
       (.I0(p_1_in[15]),
        .I1(\result[27]_i_14_n_0 ),
        .I2(\write_value[0]_i_1_n_0 ),
        .I3(\result[30]_i_21_n_0 ),
        .I4(\write_value[1]_i_1_n_0 ),
        .I5(\result[28]_i_14_n_0 ),
        .O(\result[28]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    \result[28]_i_12 
       (.I0(\result[31]_i_20_n_0 ),
        .I1(p_0_in1_in[29]),
        .I2(load_data[28]),
        .I3(state[2]),
        .I4(quotient[29]),
        .I5(\result[31]_i_21_n_0 ),
        .O(\result[28]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h00CC33FF47474747)) 
    \result[28]_i_13 
       (.I0(\result[30]_i_26_n_0 ),
        .I1(\write_value[2]_i_1_n_0 ),
        .I2(\result[31]_i_52_n_0 ),
        .I3(\result[28]_i_15_n_0 ),
        .I4(\result[31]_i_50_n_0 ),
        .I5(\write_value[1]_i_1_n_0 ),
        .O(\result[28]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0F0F0F0E0F0F0F1F)) 
    \result[28]_i_14 
       (.I0(\write_value[2]_i_1_n_0 ),
        .I1(\write_value[3]_i_1_n_0 ),
        .I2(p_1_in[15]),
        .I3(\result[30]_i_20_n_0 ),
        .I4(\write_value[4]_i_1_n_0 ),
        .I5(p_1_in[12]),
        .O(\result[28]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \result[28]_i_15 
       (.I0(\read_input[13]_i_1_n_0 ),
        .I1(\write_value[3]_i_1_n_0 ),
        .I2(\read_input[5]_i_1_n_0 ),
        .I3(\write_value[4]_i_1_n_0 ),
        .I4(p_1_in[5]),
        .O(\result[28]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h000000007FFF7F55)) 
    \result[28]_i_2 
       (.I0(opcode_2[3]),
        .I1(data5[28]),
        .I2(\result[31]_i_15_n_0 ),
        .I3(\result[31]_i_16_n_0 ),
        .I4(\result[28]_i_6_n_0 ),
        .I5(\result[28]_i_7_n_0 ),
        .O(\result[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4055005540000000)) 
    \result[28]_i_3 
       (.I0(opcode_2[3]),
        .I1(p_0_in[12]),
        .I2(p_1_in[12]),
        .I3(opcode_2[2]),
        .I4(opcode_2[1]),
        .I5(\result[28]_i_8_n_0 ),
        .O(\result[28]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hE2E2EEE200000000)) 
    \result[28]_i_4 
       (.I0(a_lo[28]),
        .I1(opcode_2[2]),
        .I2(\result[28]_i_9_n_0 ),
        .I3(\result[28]_i_10_n_0 ),
        .I4(\result[28]_i_11_n_0 ),
        .I5(opcode_2[3]),
        .O(\result[28]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAFFAAEAAAEAAAEA)) 
    \result[28]_i_5 
       (.I0(\result[28]_i_12_n_0 ),
        .I1(\result_reg[30]_i_14_n_6 ),
        .I2(\result[30]_i_15_n_0 ),
        .I3(state[0]),
        .I4(\result[30]_i_13_n_0 ),
        .I5(\pps_count_reg[31] [28]),
        .O(\result[28]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hF0D0C0D0FFDFCFDF)) 
    \result[28]_i_6 
       (.I0(\result[29]_i_12_n_0 ),
        .I1(\result[30]_i_20_n_0 ),
        .I2(\result[31]_i_15_n_0 ),
        .I3(\write_value[0]_i_1_n_0 ),
        .I4(\result[28]_i_13_n_0 ),
        .I5(timer_clock_reg[28]),
        .O(\result[28]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAEFEAAAAA)) 
    \result[28]_i_7 
       (.I0(opcode_2[4]),
        .I1(literal_2[15]),
        .I2(\result[30]_i_17_n_0 ),
        .I3(\result_reg[31]_i_36_n_7 ),
        .I4(\result[12]_i_16_n_0 ),
        .I5(opcode_2[3]),
        .O(\result[28]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB8BBB8BBB888)) 
    \result[28]_i_8 
       (.I0(data10[28]),
        .I1(opcode_2[1]),
        .I2(literal_2[12]),
        .I3(opcode_2[0]),
        .I4(p_1_in[12]),
        .I5(p_0_in[12]),
        .O(\result[28]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hB800)) 
    \result[28]_i_9 
       (.I0(\result[29]_i_14_n_0 ),
        .I1(\write_value[0]_i_1_n_0 ),
        .I2(\result[27]_i_16_n_0 ),
        .I3(\result[30]_i_10_n_0 ),
        .O(\result[28]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF44444404)) 
    \result[29]_i_1 
       (.I0(\result[29]_i_2_n_0 ),
        .I1(\result[31]_i_7_n_0 ),
        .I2(opcode_2[4]),
        .I3(\result[29]_i_3_n_0 ),
        .I4(\result[29]_i_4_n_0 ),
        .I5(\result[29]_i_5_n_0 ),
        .O(\result[29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA000A202AA0AA202)) 
    \result[29]_i_10 
       (.I0(\result[28]_i_10_n_0 ),
        .I1(\result[27]_i_14_n_0 ),
        .I2(\write_value[1]_i_1_n_0 ),
        .I3(p_1_in[15]),
        .I4(\write_value[0]_i_1_n_0 ),
        .I5(\result[30]_i_21_n_0 ),
        .O(\result[29]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[29]_i_11 
       (.I0(\result[29]_i_15_n_0 ),
        .I1(\result_reg[30]_i_14_n_5 ),
        .I2(state[1]),
        .I3(load_data[29]),
        .I4(state[2]),
        .I5(quotient[30]),
        .O(\result[29]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \result[29]_i_12 
       (.I0(\result[29]_i_16_n_0 ),
        .I1(\write_value[2]_i_1_n_0 ),
        .I2(\result[31]_i_48_n_0 ),
        .I3(\result[31]_i_46_n_0 ),
        .I4(\result[31]_i_47_n_0 ),
        .I5(\write_value[1]_i_1_n_0 ),
        .O(\result[29]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \result[29]_i_13 
       (.I0(\write_value[2]_i_1_n_0 ),
        .I1(\write_value[4]_i_1_n_0 ),
        .I2(p_1_in[14]),
        .I3(\write_value[3]_i_1_n_0 ),
        .I4(\write_value[1]_i_1_n_0 ),
        .O(\result[29]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000B08)) 
    \result[29]_i_14 
       (.I0(p_1_in[15]),
        .I1(\write_value[1]_i_1_n_0 ),
        .I2(\write_value[3]_i_1_n_0 ),
        .I3(p_1_in[13]),
        .I4(\write_value[4]_i_1_n_0 ),
        .I5(\write_value[2]_i_1_n_0 ),
        .O(\result[29]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \result[29]_i_15 
       (.I0(read_input[1]),
        .I1(\pps_count_reg[31] [29]),
        .O(\result[29]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \result[29]_i_16 
       (.I0(\read_input[14]_i_1_n_0 ),
        .I1(\write_value[3]_i_1_n_0 ),
        .I2(\read_input[6]_i_1_n_0 ),
        .I3(\write_value[4]_i_1_n_0 ),
        .I4(p_1_in[6]),
        .O(\result[29]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h000000007FFF7F55)) 
    \result[29]_i_2 
       (.I0(opcode_2[3]),
        .I1(data5[29]),
        .I2(\result[31]_i_15_n_0 ),
        .I3(\result[31]_i_16_n_0 ),
        .I4(\result[29]_i_6_n_0 ),
        .I5(\result[29]_i_7_n_0 ),
        .O(\result[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4055005540000000)) 
    \result[29]_i_3 
       (.I0(opcode_2[3]),
        .I1(p_0_in[13]),
        .I2(p_1_in[13]),
        .I3(opcode_2[2]),
        .I4(opcode_2[1]),
        .I5(\result[29]_i_8_n_0 ),
        .O(\result[29]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hE0E0E000)) 
    \result[29]_i_4 
       (.I0(\result[29]_i_9_n_0 ),
        .I1(\result[29]_i_10_n_0 ),
        .I2(opcode_2[3]),
        .I3(opcode_2[2]),
        .I4(a_lo[29]),
        .O(\result[29]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \result[29]_i_5 
       (.I0(state[3]),
        .I1(p_0_in1_in[30]),
        .I2(state[0]),
        .I3(\result[29]_i_11_n_0 ),
        .O(\result[29]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hBABF0000BABFBABF)) 
    \result[29]_i_6 
       (.I0(\result[31]_i_33_n_0 ),
        .I1(\result[29]_i_12_n_0 ),
        .I2(\write_value[0]_i_1_n_0 ),
        .I3(\result[30]_i_16_n_0 ),
        .I4(\result[31]_i_15_n_0 ),
        .I5(timer_clock_reg[29]),
        .O(\result[29]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAEFEAAAAA)) 
    \result[29]_i_7 
       (.I0(opcode_2[4]),
        .I1(literal_2[15]),
        .I2(\result[30]_i_17_n_0 ),
        .I3(\result_reg[31]_i_36_n_6 ),
        .I4(\result[12]_i_16_n_0 ),
        .I5(opcode_2[3]),
        .O(\result[29]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB8BBB8BBB888)) 
    \result[29]_i_8 
       (.I0(data10[29]),
        .I1(opcode_2[1]),
        .I2(literal_2[13]),
        .I3(opcode_2[0]),
        .I4(p_1_in[13]),
        .I5(p_0_in[13]),
        .O(\result[29]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hB800FFFF)) 
    \result[29]_i_9 
       (.I0(\result[29]_i_13_n_0 ),
        .I1(\write_value[0]_i_1_n_0 ),
        .I2(\result[29]_i_14_n_0 ),
        .I3(\result[30]_i_10_n_0 ),
        .I4(opcode_2[2]),
        .O(\result[29]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF45454555)) 
    \result[2]_i_1 
       (.I0(\result[2]_i_2_n_0 ),
        .I1(\result[2]_i_3_n_0 ),
        .I2(opcode_2[4]),
        .I3(opcode_2[3]),
        .I4(\result[2]_i_4_n_0 ),
        .I5(\result[2]_i_5_n_0 ),
        .O(\result[2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h1F)) 
    \result[2]_i_10 
       (.I0(a_lo[2]),
        .I1(opcode_2[2]),
        .I2(opcode_2[3]),
        .O(\result[2]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h7077707070777777)) 
    \result[2]_i_12 
       (.I0(\result[30]_i_15_n_0 ),
        .I1(result0_n_103),
        .I2(\s_input_gps_rx_ack[0]_i_3_n_0 ),
        .I3(\output [2]),
        .I4(read_input[0]),
        .I5(memory_reg_3_0[2]),
        .O(\result[2]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hF0AA00CC00AA00CC)) 
    \result[2]_i_13 
       (.I0(load_data[2]),
        .I1(quotient[3]),
        .I2(read_input[1]),
        .I3(state[1]),
        .I4(state[2]),
        .I5(\pps_count_reg[31] [2]),
        .O(\result[2]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFFFFFEF0000)) 
    \result[2]_i_14 
       (.I0(\write_value[1]_i_1_n_0 ),
        .I1(\write_value[3]_i_1_n_0 ),
        .I2(\result[2]_i_24_n_0 ),
        .I3(\write_value[2]_i_1_n_0 ),
        .I4(\write_value[0]_i_1_n_0 ),
        .I5(\result[3]_i_28_n_0 ),
        .O(\result[2]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h7077FFFF70770000)) 
    \result[2]_i_15 
       (.I0(\result[6]_i_19_n_0 ),
        .I1(\write_value[3]_i_1_n_0 ),
        .I2(\result[2]_i_25_n_0 ),
        .I3(\result[2]_i_26_n_0 ),
        .I4(\write_value[2]_i_1_n_0 ),
        .I5(\result[0]_i_28_n_0 ),
        .O(\result[2]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[2]_i_16 
       (.I0(result[3]),
        .I1(operand_a1),
        .I2(register_a[3]),
        .O(\result[2]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[2]_i_17 
       (.I0(result[2]),
        .I1(operand_a1),
        .I2(register_a[2]),
        .O(\result[2]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[2]_i_18 
       (.I0(result[1]),
        .I1(operand_a1),
        .I2(register_a[1]),
        .O(\result[2]_i_18_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[2]_i_19 
       (.I0(result[0]),
        .I1(operand_a1),
        .I2(register_a[0]),
        .O(\result[2]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0047FFFFFFFF)) 
    \result[2]_i_2 
       (.I0(\result[2]_i_6_n_0 ),
        .I1(opcode_2[3]),
        .I2(\result[2]_i_7_n_0 ),
        .I3(opcode_2[4]),
        .I4(state[3]),
        .I5(state[0]),
        .O(\result[2]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \result[2]_i_20 
       (.I0(\write_value[3]_i_1_n_0 ),
        .I1(\read_input[3]_i_1_n_0 ),
        .O(\result[2]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \result[2]_i_21 
       (.I0(\write_value[2]_i_1_n_0 ),
        .I1(\read_input[2]_i_1_n_0 ),
        .O(\result[2]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \result[2]_i_22 
       (.I0(\write_value[1]_i_1_n_0 ),
        .I1(\read_input[1]_i_1_n_0 ),
        .O(\result[2]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \result[2]_i_23 
       (.I0(\write_value[0]_i_1_n_0 ),
        .I1(\read_input[0]_i_1_n_0 ),
        .O(\result[2]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \result[2]_i_24 
       (.I0(\read_input[1]_i_1_n_0 ),
        .I1(\write_value[4]_i_1_n_0 ),
        .O(\result[2]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAE00A200)) 
    \result[2]_i_25 
       (.I0(p_1_in[15]),
        .I1(\result[20]_i_32_n_0 ),
        .I2(\result[20]_i_31_n_0 ),
        .I3(\write_value[4]_i_1_n_0 ),
        .I4(p_1_in[6]),
        .I5(\write_value[3]_i_1_n_0 ),
        .O(\result[2]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF5455FFFF5755)) 
    \result[2]_i_26 
       (.I0(p_1_in[15]),
        .I1(\result[30]_i_27_n_0 ),
        .I2(\result[30]_i_28_n_0 ),
        .I3(\result[20]_i_32_n_0 ),
        .I4(\write_value[4]_i_1_n_0 ),
        .I5(\read_input[6]_i_1_n_0 ),
        .O(\result[2]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAEEEAE)) 
    \result[2]_i_3 
       (.I0(\result[2]_i_8_n_0 ),
        .I1(\result[28]_i_10_n_0 ),
        .I2(\result[2]_i_9_n_0 ),
        .I3(\write_value[0]_i_1_n_0 ),
        .I4(\result[3]_i_10_n_0 ),
        .I5(\result[2]_i_10_n_0 ),
        .O(\result[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h53F553F0F3F5F3F5)) 
    \result[2]_i_4 
       (.I0(\read_input[2]_i_1_n_0 ),
        .I1(data10[2]),
        .I2(opcode_2[2]),
        .I3(opcode_2[1]),
        .I4(opcode_2[0]),
        .I5(\write_value[2]_i_1_n_0 ),
        .O(\result[2]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h8888FF0F)) 
    \result[2]_i_5 
       (.I0(state[3]),
        .I1(p_0_in1_in[3]),
        .I2(\result[2]_i_12_n_0 ),
        .I3(\result[2]_i_13_n_0 ),
        .I4(state[0]),
        .O(\result[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h888B3333888B0000)) 
    \result[2]_i_6 
       (.I0(data5[2]),
        .I1(\result[31]_i_16_n_0 ),
        .I2(\result[30]_i_20_n_0 ),
        .I3(\result[2]_i_14_n_0 ),
        .I4(\result[31]_i_15_n_0 ),
        .I5(timer_clock_reg[2]),
        .O(\result[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00FC000C00FA000A)) 
    \result[2]_i_7 
       (.I0(address_b_2[2]),
        .I1(\result_reg[3]_i_17_n_5 ),
        .I2(opcode_2[1]),
        .I3(opcode_2[2]),
        .I4(data2[2]),
        .I5(opcode_2[0]),
        .O(\result[2]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hE020FFFF)) 
    \result[2]_i_8 
       (.I0(\result[1]_i_15_n_0 ),
        .I1(\write_value[0]_i_1_n_0 ),
        .I2(\result[30]_i_10_n_0 ),
        .I3(\result[3]_i_11_n_0 ),
        .I4(opcode_2[2]),
        .O(\result[2]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hD1DDD111)) 
    \result[2]_i_9 
       (.I0(\result[2]_i_15_n_0 ),
        .I1(\write_value[1]_i_1_n_0 ),
        .I2(\result[8]_i_15_n_0 ),
        .I3(\write_value[2]_i_1_n_0 ),
        .I4(\result[4]_i_16_n_0 ),
        .O(\result[2]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF44444404)) 
    \result[30]_i_1 
       (.I0(\result[30]_i_2_n_0 ),
        .I1(\result[31]_i_7_n_0 ),
        .I2(opcode_2[4]),
        .I3(\result[30]_i_3_n_0 ),
        .I4(\result[30]_i_4_n_0 ),
        .I5(\result[30]_i_5_n_0 ),
        .O(\result[30]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \result[30]_i_10 
       (.I0(opcode_2[0]),
        .I1(opcode_2[1]),
        .I2(\result[30]_i_20_n_0 ),
        .O(\result[30]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F0B10000)) 
    \result[30]_i_11 
       (.I0(\write_value[1]_i_1_n_0 ),
        .I1(\result[30]_i_21_n_0 ),
        .I2(p_1_in[15]),
        .I3(\result[31]_i_26_n_0 ),
        .I4(opcode_2[0]),
        .I5(opcode_2[1]),
        .O(\result[30]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    \result[30]_i_12 
       (.I0(\result[31]_i_20_n_0 ),
        .I1(p_0_in1_in[31]),
        .I2(load_data[30]),
        .I3(state[2]),
        .I4(quotient[31]),
        .I5(\result[31]_i_21_n_0 ),
        .O(\result[30]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \result[30]_i_13 
       (.I0(read_input[1]),
        .I1(state[1]),
        .I2(state[2]),
        .O(\result[30]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \result[30]_i_15 
       (.I0(state[1]),
        .I1(state[2]),
        .O(\result[30]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \result[30]_i_16 
       (.I0(\result[30]_i_26_n_0 ),
        .I1(\write_value[2]_i_1_n_0 ),
        .I2(\result[31]_i_52_n_0 ),
        .I3(\result[31]_i_50_n_0 ),
        .I4(\result[31]_i_51_n_0 ),
        .I5(\write_value[1]_i_1_n_0 ),
        .O(\result[30]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h45)) 
    \result[30]_i_17 
       (.I0(opcode_2[2]),
        .I1(opcode_2[1]),
        .I2(opcode_2[0]),
        .O(\result[30]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \result[30]_i_18 
       (.I0(p_1_in[15]),
        .I1(\write_value[4]_i_1_n_0 ),
        .O(\result[30]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \result[30]_i_19 
       (.I0(p_1_in[14]),
        .I1(\write_value[4]_i_1_n_0 ),
        .O(\result[30]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h000000007FFF7F55)) 
    \result[30]_i_2 
       (.I0(opcode_2[3]),
        .I1(data5[30]),
        .I2(\result[31]_i_15_n_0 ),
        .I3(\result[31]_i_16_n_0 ),
        .I4(\result[30]_i_6_n_0 ),
        .I5(\result[30]_i_7_n_0 ),
        .O(\result[30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \result[30]_i_20 
       (.I0(\result[30]_i_27_n_0 ),
        .I1(\result[30]_i_28_n_0 ),
        .I2(\result[30]_i_29_n_0 ),
        .I3(\write_value[11]_i_1_n_0 ),
        .I4(\write_value[15]_i_1_n_0 ),
        .I5(p_0_in[0]),
        .O(\result[30]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h0F0F0F0E0F0F0F1F)) 
    \result[30]_i_21 
       (.I0(\write_value[2]_i_1_n_0 ),
        .I1(\write_value[3]_i_1_n_0 ),
        .I2(p_1_in[15]),
        .I3(\result[30]_i_20_n_0 ),
        .I4(\write_value[4]_i_1_n_0 ),
        .I5(p_1_in[14]),
        .O(\result[30]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \result[30]_i_22 
       (.I0(C[30]),
        .I1(result0_n_75),
        .O(\result[30]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \result[30]_i_23 
       (.I0(C[29]),
        .I1(result0_n_76),
        .O(\result[30]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \result[30]_i_24 
       (.I0(C[28]),
        .I1(result0_n_77),
        .O(\result[30]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \result[30]_i_25 
       (.I0(C[27]),
        .I1(result0_n_78),
        .O(\result[30]_i_25_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \result[30]_i_26 
       (.I0(\read_input[15]_i_1_n_0 ),
        .I1(\write_value[3]_i_1_n_0 ),
        .I2(\read_input[7]_i_1_n_0 ),
        .I3(\write_value[4]_i_1_n_0 ),
        .I4(p_1_in[7]),
        .O(\result[30]_i_26_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \result[30]_i_27 
       (.I0(p_0_in[5]),
        .I1(p_0_in[8]),
        .I2(p_0_in[15]),
        .I3(p_0_in[9]),
        .I4(\result[6]_i_28_n_0 ),
        .O(\result[30]_i_27_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \result[30]_i_28 
       (.I0(\write_value[6]_i_1_n_0 ),
        .I1(\write_value[5]_i_1_n_0 ),
        .I2(\write_value[8]_i_1_n_0 ),
        .I3(\write_value[7]_i_1_n_0 ),
        .I4(\result[30]_i_30_n_0 ),
        .O(\result[30]_i_28_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \result[30]_i_29 
       (.I0(\write_value[14]_i_1_n_0 ),
        .I1(\write_value[9]_i_1_n_0 ),
        .I2(p_0_in[1]),
        .I3(\write_value[13]_i_1_n_0 ),
        .I4(\result[30]_i_31_n_0 ),
        .O(\result[30]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h4055005540000000)) 
    \result[30]_i_3 
       (.I0(opcode_2[3]),
        .I1(p_0_in[14]),
        .I2(p_1_in[14]),
        .I3(opcode_2[2]),
        .I4(opcode_2[1]),
        .I5(\result[30]_i_8_n_0 ),
        .O(\result[30]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFEA)) 
    \result[30]_i_30 
       (.I0(p_0_in[14]),
        .I1(result[20]),
        .I2(operand_b1),
        .I3(register_b[20]),
        .I4(p_0_in[13]),
        .I5(p_0_in[3]),
        .O(\result[30]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFEA)) 
    \result[30]_i_31 
       (.I0(p_0_in[7]),
        .I1(result[22]),
        .I2(operand_b1),
        .I3(register_b[22]),
        .I4(\write_value[12]_i_1_n_0 ),
        .I5(p_0_in[2]),
        .O(\result[30]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE22200000000)) 
    \result[30]_i_4 
       (.I0(a_lo[30]),
        .I1(opcode_2[2]),
        .I2(\result[30]_i_9_n_0 ),
        .I3(\result[30]_i_10_n_0 ),
        .I4(\result[30]_i_11_n_0 ),
        .I5(opcode_2[3]),
        .O(\result[30]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAFFAAEAAAEAAAEA)) 
    \result[30]_i_5 
       (.I0(\result[30]_i_12_n_0 ),
        .I1(\result[30]_i_13_n_0 ),
        .I2(\pps_count_reg[31] [30]),
        .I3(state[0]),
        .I4(\result_reg[30]_i_14_n_4 ),
        .I5(\result[30]_i_15_n_0 ),
        .O(\result[30]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hABFB0000ABFBABFB)) 
    \result[30]_i_6 
       (.I0(\result[31]_i_33_n_0 ),
        .I1(\result[31]_i_34_n_0 ),
        .I2(\write_value[0]_i_1_n_0 ),
        .I3(\result[30]_i_16_n_0 ),
        .I4(\result[31]_i_15_n_0 ),
        .I5(timer_clock_reg[30]),
        .O(\result[30]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAEFEAAAAA)) 
    \result[30]_i_7 
       (.I0(opcode_2[4]),
        .I1(literal_2[15]),
        .I2(\result[30]_i_17_n_0 ),
        .I3(\result_reg[31]_i_36_n_5 ),
        .I4(\result[12]_i_16_n_0 ),
        .I5(opcode_2[3]),
        .O(\result[30]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB8BBB8BBB888)) 
    \result[30]_i_8 
       (.I0(data10[30]),
        .I1(opcode_2[1]),
        .I2(literal_2[14]),
        .I3(opcode_2[0]),
        .I4(p_1_in[14]),
        .I5(p_0_in[14]),
        .O(\result[30]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000B08)) 
    \result[30]_i_9 
       (.I0(\result[30]_i_18_n_0 ),
        .I1(\write_value[0]_i_1_n_0 ),
        .I2(\write_value[2]_i_1_n_0 ),
        .I3(\result[30]_i_19_n_0 ),
        .I4(\write_value[3]_i_1_n_0 ),
        .I5(\write_value[1]_i_1_n_0 ),
        .O(\result[30]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF10001010)) 
    \result[31]_i_1 
       (.I0(state[3]),
        .I1(state[0]),
        .I2(state[2]),
        .I3(\result[31]_i_3_n_0 ),
        .I4(state[1]),
        .I5(\result[31]_i_4_n_0 ),
        .O(write_enable));
  LUT3 #(
    .INIT(8'h04)) 
    \result[31]_i_10 
       (.I0(\result[31]_i_22_n_0 ),
        .I1(\result[31]_i_23_n_0 ),
        .I2(\result[31]_i_24_n_0 ),
        .O(\result[31]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h0F77)) 
    \result[31]_i_11 
       (.I0(input_rs232_rx_ack),
        .I1(input_rs232_rx_stb),
        .I2(\s_input_gps_count_ack_reg_n_0_[0] ),
        .I3(read_input[1]),
        .O(\result[31]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hF7F777F7FFFF7FFF)) 
    \result[31]_i_12 
       (.I0(opcode_2[2]),
        .I1(opcode_2[0]),
        .I2(opcode_2[1]),
        .I3(\result[31]_i_25_n_0 ),
        .I4(\result[31]_i_26_n_0 ),
        .I5(p_1_in[15]),
        .O(\result[31]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0F53FF53FF53FF53)) 
    \result[31]_i_13 
       (.I0(data10[31]),
        .I1(\result[31]_i_28_n_0 ),
        .I2(opcode_2[1]),
        .I3(opcode_2[2]),
        .I4(p_1_in[15]),
        .I5(p_0_in[15]),
        .O(\result[31]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \result[31]_i_15 
       (.I0(opcode_2[2]),
        .I1(opcode_2[1]),
        .I2(opcode_2[0]),
        .O(\result[31]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \result[31]_i_16 
       (.I0(opcode_2[2]),
        .I1(opcode_2[1]),
        .O(\result[31]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hD0DDD0D0D0DDDDDD)) 
    \result[31]_i_17 
       (.I0(timer_clock_reg[31]),
        .I1(\result[31]_i_15_n_0 ),
        .I2(\result[31]_i_33_n_0 ),
        .I3(\result[31]_i_34_n_0 ),
        .I4(\write_value[0]_i_1_n_0 ),
        .I5(\result[31]_i_35_n_0 ),
        .O(\result[31]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hFFF4FFF7)) 
    \result[31]_i_18 
       (.I0(\result_reg[31]_i_36_n_4 ),
        .I1(opcode_2[0]),
        .I2(opcode_2[1]),
        .I3(opcode_2[2]),
        .I4(literal_2[15]),
        .O(\result[31]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4700)) 
    \result[31]_i_2 
       (.I0(\result[31]_i_5_n_0 ),
        .I1(opcode_2[4]),
        .I2(\result[31]_i_6_n_0 ),
        .I3(\result[31]_i_7_n_0 ),
        .I4(\result[31]_i_8_n_0 ),
        .I5(\result[31]_i_9_n_0 ),
        .O(\result[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \result[31]_i_20 
       (.I0(state[0]),
        .I1(state[3]),
        .O(\result[31]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \result[31]_i_21 
       (.I0(state[0]),
        .I1(state[1]),
        .O(\result[31]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \result[31]_i_22 
       (.I0(read_input[16]),
        .I1(read_input[6]),
        .I2(read_input[4]),
        .I3(read_input[20]),
        .I4(\result[31]_i_38_n_0 ),
        .O(\result[31]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \result[31]_i_23 
       (.I0(read_input[14]),
        .I1(read_input[22]),
        .I2(read_input[30]),
        .I3(read_input[21]),
        .I4(\result[31]_i_39_n_0 ),
        .O(\result[31]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \result[31]_i_24 
       (.I0(\result[31]_i_40_n_0 ),
        .I1(\result[31]_i_41_n_0 ),
        .I2(read_input[9]),
        .I3(read_input[11]),
        .I4(read_input[17]),
        .I5(read_input[19]),
        .O(\result[31]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \result[31]_i_25 
       (.I0(\write_value[2]_i_1_n_0 ),
        .I1(\write_value[4]_i_1_n_0 ),
        .I2(p_1_in[15]),
        .I3(\write_value[3]_i_1_n_0 ),
        .I4(\write_value[1]_i_1_n_0 ),
        .O(\result[31]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \result[31]_i_26 
       (.I0(\write_value[0]_i_1_n_0 ),
        .I1(\result[30]_i_20_n_0 ),
        .O(\result[31]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBB8B8B8BBB8)) 
    \result[31]_i_28 
       (.I0(literal_2[15]),
        .I1(opcode_2[0]),
        .I2(p_1_in[15]),
        .I3(register_b[31]),
        .I4(operand_b1),
        .I5(result[31]),
        .O(\result[31]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \result[31]_i_29 
       (.I0(p_1_in[15]),
        .I1(register_b[31]),
        .I2(operand_b1),
        .I3(result[31]),
        .O(\result[31]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h02020202A2020202)) 
    \result[31]_i_3 
       (.I0(\result[31]_i_10_n_0 ),
        .I1(\result[31]_i_11_n_0 ),
        .I2(read_input[0]),
        .I3(input_gps_rx_ack),
        .I4(input_gps_rx_stb),
        .I5(read_input[1]),
        .O(\result[31]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hB847)) 
    \result[31]_i_30 
       (.I0(result[30]),
        .I1(operand_b1),
        .I2(register_b[30]),
        .I3(p_1_in[14]),
        .O(\result[31]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'hB847)) 
    \result[31]_i_31 
       (.I0(result[29]),
        .I1(operand_b1),
        .I2(register_b[29]),
        .I3(p_1_in[13]),
        .O(\result[31]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'hB847)) 
    \result[31]_i_32 
       (.I0(result[28]),
        .I1(operand_b1),
        .I2(register_b[28]),
        .I3(p_1_in[12]),
        .O(\result[31]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'hAEFF)) 
    \result[31]_i_33 
       (.I0(\result[30]_i_20_n_0 ),
        .I1(opcode_2[0]),
        .I2(opcode_2[1]),
        .I3(opcode_2[2]),
        .O(\result[31]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFB833B8CCB800)) 
    \result[31]_i_34 
       (.I0(\result[31]_i_46_n_0 ),
        .I1(\write_value[2]_i_1_n_0 ),
        .I2(\result[31]_i_47_n_0 ),
        .I3(\write_value[1]_i_1_n_0 ),
        .I4(\result[31]_i_48_n_0 ),
        .I5(\result[31]_i_49_n_0 ),
        .O(\result[31]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFB833B8CCB800)) 
    \result[31]_i_35 
       (.I0(\result[31]_i_50_n_0 ),
        .I1(\write_value[2]_i_1_n_0 ),
        .I2(\result[31]_i_51_n_0 ),
        .I3(\write_value[1]_i_1_n_0 ),
        .I4(\result[31]_i_52_n_0 ),
        .I5(\result[31]_i_53_n_0 ),
        .O(\result[31]_i_35_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \result[31]_i_37 
       (.I0(result0_n_74),
        .I1(C[31]),
        .O(\result[31]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \result[31]_i_38 
       (.I0(read_input[25]),
        .I1(read_input[27]),
        .I2(read_input[31]),
        .I3(read_input[10]),
        .O(\result[31]_i_38_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \result[31]_i_39 
       (.I0(read_input[18]),
        .I1(read_input[29]),
        .I2(read_input[28]),
        .I3(read_input[12]),
        .O(\result[31]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'h003C0088000C0088)) 
    \result[31]_i_4 
       (.I0(\timer[31]_i_3_n_0 ),
        .I1(state[3]),
        .I2(state[0]),
        .I3(state[2]),
        .I4(state[1]),
        .I5(g0_b0_n_0),
        .O(\result[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \result[31]_i_40 
       (.I0(read_input[5]),
        .I1(read_input[13]),
        .I2(read_input[24]),
        .I3(read_input[23]),
        .I4(read_input[8]),
        .I5(read_input[3]),
        .O(\result[31]_i_40_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \result[31]_i_41 
       (.I0(read_input[26]),
        .I1(read_input[15]),
        .I2(read_input[2]),
        .I3(read_input[7]),
        .O(\result[31]_i_41_n_0 ));
  LUT4 #(
    .INIT(16'h47B8)) 
    \result[31]_i_42 
       (.I0(result[31]),
        .I1(operand_b1),
        .I2(register_b[31]),
        .I3(p_1_in[15]),
        .O(\result[31]_i_42_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \result[31]_i_43 
       (.I0(p_1_in[14]),
        .I1(register_b[30]),
        .I2(operand_b1),
        .I3(result[30]),
        .O(\result[31]_i_43_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \result[31]_i_44 
       (.I0(p_1_in[13]),
        .I1(register_b[29]),
        .I2(operand_b1),
        .I3(result[29]),
        .O(\result[31]_i_44_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \result[31]_i_45 
       (.I0(p_1_in[12]),
        .I1(register_b[28]),
        .I2(operand_b1),
        .I3(result[28]),
        .O(\result[31]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[31]_i_46 
       (.I0(\read_input[0]_i_1_n_0 ),
        .I1(p_1_in[0]),
        .I2(\write_value[3]_i_1_n_0 ),
        .I3(\read_input[8]_i_1_n_0 ),
        .I4(\write_value[4]_i_1_n_0 ),
        .I5(p_1_in[8]),
        .O(\result[31]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[31]_i_47 
       (.I0(\read_input[4]_i_1_n_0 ),
        .I1(p_1_in[4]),
        .I2(\write_value[3]_i_1_n_0 ),
        .I3(\read_input[12]_i_1_n_0 ),
        .I4(\write_value[4]_i_1_n_0 ),
        .I5(p_1_in[12]),
        .O(\result[31]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'hAFAFCFC0A0A0CFC0)) 
    \result[31]_i_48 
       (.I0(\read_input[2]_i_1_n_0 ),
        .I1(p_1_in[2]),
        .I2(\write_value[3]_i_1_n_0 ),
        .I3(p_1_in[10]),
        .I4(\write_value[4]_i_1_n_0 ),
        .I5(\read_input[10]_i_1_n_0 ),
        .O(\result[31]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[31]_i_49 
       (.I0(\read_input[6]_i_1_n_0 ),
        .I1(p_1_in[6]),
        .I2(\write_value[3]_i_1_n_0 ),
        .I3(\read_input[14]_i_1_n_0 ),
        .I4(\write_value[4]_i_1_n_0 ),
        .I5(p_1_in[14]),
        .O(\result[31]_i_49_n_0 ));
  LUT5 #(
    .INIT(32'h8AFF8A00)) 
    \result[31]_i_5 
       (.I0(\result[31]_i_12_n_0 ),
        .I1(opcode_2[2]),
        .I2(a_lo[31]),
        .I3(opcode_2[3]),
        .I4(\result[31]_i_13_n_0 ),
        .O(\result[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFAFCFC0A0A0CFC0)) 
    \result[31]_i_50 
       (.I0(\read_input[1]_i_1_n_0 ),
        .I1(p_1_in[1]),
        .I2(\write_value[3]_i_1_n_0 ),
        .I3(p_1_in[9]),
        .I4(\write_value[4]_i_1_n_0 ),
        .I5(\read_input[9]_i_1_n_0 ),
        .O(\result[31]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[31]_i_51 
       (.I0(\read_input[5]_i_1_n_0 ),
        .I1(p_1_in[5]),
        .I2(\write_value[3]_i_1_n_0 ),
        .I3(\read_input[13]_i_1_n_0 ),
        .I4(\write_value[4]_i_1_n_0 ),
        .I5(p_1_in[13]),
        .O(\result[31]_i_51_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[31]_i_52 
       (.I0(\read_input[3]_i_1_n_0 ),
        .I1(p_1_in[3]),
        .I2(\write_value[3]_i_1_n_0 ),
        .I3(\read_input[11]_i_1_n_0 ),
        .I4(\write_value[4]_i_1_n_0 ),
        .I5(p_1_in[11]),
        .O(\result[31]_i_52_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[31]_i_53 
       (.I0(\read_input[7]_i_1_n_0 ),
        .I1(p_1_in[7]),
        .I2(\write_value[3]_i_1_n_0 ),
        .I3(\read_input[15]_i_1_n_0 ),
        .I4(\write_value[4]_i_1_n_0 ),
        .I5(p_1_in[15]),
        .O(\result[31]_i_53_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[31]_i_54 
       (.I0(result[31]),
        .I1(operand_a1),
        .I2(register_a[31]),
        .O(\result[31]_i_54_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[31]_i_55 
       (.I0(result[30]),
        .I1(operand_a1),
        .I2(register_a[30]),
        .O(\result[31]_i_55_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[31]_i_56 
       (.I0(result[29]),
        .I1(operand_a1),
        .I2(register_a[29]),
        .O(\result[31]_i_56_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[31]_i_57 
       (.I0(result[28]),
        .I1(operand_a1),
        .I2(register_a[28]),
        .O(\result[31]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'h7F70FFFF7F700000)) 
    \result[31]_i_6 
       (.I0(data5[31]),
        .I1(\result[31]_i_15_n_0 ),
        .I2(\result[31]_i_16_n_0 ),
        .I3(\result[31]_i_17_n_0 ),
        .I4(opcode_2[3]),
        .I5(\result[31]_i_18_n_0 ),
        .O(\result[31]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \result[31]_i_7 
       (.I0(state[0]),
        .I1(state[3]),
        .O(\result[31]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h080F000008000000)) 
    \result[31]_i_8 
       (.I0(\pps_count_reg[31] [31]),
        .I1(read_input[1]),
        .I2(state[0]),
        .I3(state[2]),
        .I4(state[1]),
        .I5(\result_reg[31]_i_19_n_7 ),
        .O(\result[31]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    \result[31]_i_9 
       (.I0(\result[31]_i_20_n_0 ),
        .I1(\remainder_reg_n_0_[31] ),
        .I2(load_data[31]),
        .I3(state[2]),
        .I4(\quotient_reg_n_0_[31] ),
        .I5(\result[31]_i_21_n_0 ),
        .O(\result[31]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF55551110)) 
    \result[3]_i_1 
       (.I0(\result[3]_i_2_n_0 ),
        .I1(\result[3]_i_3_n_0 ),
        .I2(\result[3]_i_4_n_0 ),
        .I3(\result[3]_i_5_n_0 ),
        .I4(\result[3]_i_6_n_0 ),
        .I5(\result[3]_i_7_n_0 ),
        .O(\result[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[3]_i_10 
       (.I0(\result[9]_i_18_n_0 ),
        .I1(\result[5]_i_17_n_0 ),
        .I2(\write_value[1]_i_1_n_0 ),
        .I3(\result[7]_i_16_n_0 ),
        .I4(\write_value[2]_i_1_n_0 ),
        .I5(\result[3]_i_18_n_0 ),
        .O(\result[3]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h8BFF8B00)) 
    \result[3]_i_11 
       (.I0(\result[6]_i_21_n_0 ),
        .I1(\write_value[2]_i_1_n_0 ),
        .I2(\result[5]_i_18_n_0 ),
        .I3(\write_value[1]_i_1_n_0 ),
        .I4(\result[3]_i_19_n_0 ),
        .O(\result[3]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hF333BBBB33333333)) 
    \result[3]_i_12 
       (.I0(data10[3]),
        .I1(opcode_2[4]),
        .I2(\write_value[3]_i_1_n_0 ),
        .I3(\read_input[3]_i_1_n_0 ),
        .I4(opcode_2[2]),
        .I5(opcode_2[1]),
        .O(\result[3]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h7077707070777777)) 
    \result[3]_i_13 
       (.I0(\result[30]_i_15_n_0 ),
        .I1(result0_n_102),
        .I2(\s_input_gps_rx_ack[0]_i_3_n_0 ),
        .I3(\output [3]),
        .I4(read_input[0]),
        .I5(memory_reg_3_0[3]),
        .O(\result[3]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hF0AA00CC00AA00CC)) 
    \result[3]_i_14 
       (.I0(load_data[3]),
        .I1(quotient[4]),
        .I2(read_input[1]),
        .I3(state[1]),
        .I4(state[2]),
        .I5(\pps_count_reg[31] [3]),
        .O(\result[3]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h0151)) 
    \result[3]_i_16 
       (.I0(\result[30]_i_20_n_0 ),
        .I1(\result[4]_i_18_n_0 ),
        .I2(\write_value[0]_i_1_n_0 ),
        .I3(\result[3]_i_28_n_0 ),
        .O(\result[3]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'h303F3535)) 
    \result[3]_i_18 
       (.I0(\result[3]_i_37_n_0 ),
        .I1(p_1_in[15]),
        .I2(\result[30]_i_20_n_0 ),
        .I3(\result[11]_i_40_n_0 ),
        .I4(\write_value[3]_i_1_n_0 ),
        .O(\result[3]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \result[3]_i_19 
       (.I0(\result[6]_i_29_n_0 ),
        .I1(\write_value[2]_i_1_n_0 ),
        .I2(\result[11]_i_40_n_0 ),
        .I3(\write_value[3]_i_1_n_0 ),
        .I4(\result[3]_i_37_n_0 ),
        .O(\result[3]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0047FFFFFFFF)) 
    \result[3]_i_2 
       (.I0(\result[3]_i_8_n_0 ),
        .I1(opcode_2[3]),
        .I2(\result[3]_i_9_n_0 ),
        .I3(opcode_2[4]),
        .I4(state[3]),
        .I5(state[0]),
        .O(\result[3]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[3]_i_20 
       (.I0(result[3]),
        .I1(operand_a1),
        .I2(register_a[3]),
        .O(\result[3]_i_20_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[3]_i_21 
       (.I0(result[2]),
        .I1(operand_a1),
        .I2(register_a[2]),
        .O(\result[3]_i_21_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[3]_i_22 
       (.I0(result[1]),
        .I1(operand_a1),
        .I2(register_a[1]),
        .O(\result[3]_i_22_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[3]_i_23 
       (.I0(result[0]),
        .I1(operand_a1),
        .I2(register_a[0]),
        .O(\result[3]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \result[3]_i_24 
       (.I0(\read_input[3]_i_1_n_0 ),
        .I1(\write_value[3]_i_1_n_0 ),
        .O(\result[3]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \result[3]_i_25 
       (.I0(\read_input[2]_i_1_n_0 ),
        .I1(\write_value[2]_i_1_n_0 ),
        .O(\result[3]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \result[3]_i_26 
       (.I0(\read_input[1]_i_1_n_0 ),
        .I1(\write_value[1]_i_1_n_0 ),
        .O(\result[3]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \result[3]_i_27 
       (.I0(\read_input[0]_i_1_n_0 ),
        .I1(\write_value[0]_i_1_n_0 ),
        .O(\result[3]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF4FFF7)) 
    \result[3]_i_28 
       (.I0(\read_input[0]_i_1_n_0 ),
        .I1(\write_value[1]_i_1_n_0 ),
        .I2(\write_value[2]_i_1_n_0 ),
        .I3(\write_value[4]_i_1_n_0 ),
        .I4(\read_input[2]_i_1_n_0 ),
        .I5(\write_value[3]_i_1_n_0 ),
        .O(\result[3]_i_28_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[3]_i_29 
       (.I0(result[3]),
        .I1(operand_a1),
        .I2(register_a[3]),
        .O(\result[3]_i_29_n_0 ));
  LUT3 #(
    .INIT(8'h1F)) 
    \result[3]_i_3 
       (.I0(a_lo[3]),
        .I1(opcode_2[2]),
        .I2(opcode_2[3]),
        .O(\result[3]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[3]_i_30 
       (.I0(result[2]),
        .I1(operand_a1),
        .I2(register_a[2]),
        .O(\result[3]_i_30_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[3]_i_31 
       (.I0(result[1]),
        .I1(operand_a1),
        .I2(register_a[1]),
        .O(\result[3]_i_31_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[3]_i_32 
       (.I0(result[0]),
        .I1(operand_a1),
        .I2(register_a[0]),
        .O(\result[3]_i_32_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \result[3]_i_33 
       (.I0(\read_input[3]_i_1_n_0 ),
        .I1(address_b_2[3]),
        .O(\result[3]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \result[3]_i_34 
       (.I0(\read_input[2]_i_1_n_0 ),
        .I1(address_b_2[2]),
        .O(\result[3]_i_34_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \result[3]_i_35 
       (.I0(\read_input[1]_i_1_n_0 ),
        .I1(address_b_2[1]),
        .O(\result[3]_i_35_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \result[3]_i_36 
       (.I0(\read_input[0]_i_1_n_0 ),
        .I1(address_b_2[0]),
        .O(\result[3]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[3]_i_37 
       (.I0(result[19]),
        .I1(register_a[19]),
        .I2(\write_value[4]_i_1_n_0 ),
        .I3(result[3]),
        .I4(operand_a1),
        .I5(register_a[3]),
        .O(\result[3]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'h020202A2A2A202A2)) 
    \result[3]_i_4 
       (.I0(\result[28]_i_10_n_0 ),
        .I1(\result[3]_i_10_n_0 ),
        .I2(\write_value[0]_i_1_n_0 ),
        .I3(\result[4]_i_10_n_0 ),
        .I4(\write_value[1]_i_1_n_0 ),
        .I5(\result[6]_i_10_n_0 ),
        .O(\result[3]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hE020FFFF)) 
    \result[3]_i_5 
       (.I0(\result[3]_i_11_n_0 ),
        .I1(\write_value[0]_i_1_n_0 ),
        .I2(\result[30]_i_10_n_0 ),
        .I3(\result[4]_i_11_n_0 ),
        .I4(opcode_2[2]),
        .O(\result[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA88A888888888)) 
    \result[3]_i_6 
       (.I0(\result[13]_i_14_n_0 ),
        .I1(\result[3]_i_12_n_0 ),
        .I2(\write_value[3]_i_1_n_0 ),
        .I3(opcode_2[0]),
        .I4(\read_input[3]_i_1_n_0 ),
        .I5(\result[12]_i_16_n_0 ),
        .O(\result[3]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h8888FF0F)) 
    \result[3]_i_7 
       (.I0(state[3]),
        .I1(p_0_in1_in[4]),
        .I2(\result[3]_i_13_n_0 ),
        .I3(\result[3]_i_14_n_0 ),
        .I4(state[0]),
        .O(\result[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hF333FB3BC000C808)) 
    \result[3]_i_8 
       (.I0(data5[3]),
        .I1(opcode_2[2]),
        .I2(opcode_2[1]),
        .I3(\result[3]_i_16_n_0 ),
        .I4(opcode_2[0]),
        .I5(timer_clock_reg[3]),
        .O(\result[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h00FC000C00FA000A)) 
    \result[3]_i_9 
       (.I0(address_b_2[3]),
        .I1(\result_reg[3]_i_17_n_4 ),
        .I2(opcode_2[1]),
        .I3(opcode_2[2]),
        .I4(data2[3]),
        .I5(opcode_2[0]),
        .O(\result[3]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF55551110)) 
    \result[4]_i_1 
       (.I0(\result[4]_i_2_n_0 ),
        .I1(\result[4]_i_3_n_0 ),
        .I2(\result[4]_i_4_n_0 ),
        .I3(\result[4]_i_5_n_0 ),
        .I4(\result[4]_i_6_n_0 ),
        .I5(\result[4]_i_7_n_0 ),
        .O(\result[4]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[4]_i_10 
       (.I0(\result[8]_i_15_n_0 ),
        .I1(\write_value[2]_i_1_n_0 ),
        .I2(\result[4]_i_16_n_0 ),
        .O(\result[4]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \result[4]_i_11 
       (.I0(\result[6]_i_24_n_0 ),
        .I1(\write_value[2]_i_1_n_0 ),
        .I2(\result[4]_i_17_n_0 ),
        .I3(\result[6]_i_25_n_0 ),
        .I4(\write_value[1]_i_1_n_0 ),
        .O(\result[4]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h3FFF00233FFFFF23)) 
    \result[4]_i_12 
       (.I0(opcode_2[0]),
        .I1(\read_input[4]_i_1_n_0 ),
        .I2(\write_value[4]_i_1_n_0 ),
        .I3(opcode_2[1]),
        .I4(opcode_2[2]),
        .I5(data10[4]),
        .O(\result[4]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h7077707070777777)) 
    \result[4]_i_13 
       (.I0(\result[30]_i_15_n_0 ),
        .I1(result0_n_101),
        .I2(\s_input_gps_rx_ack[0]_i_3_n_0 ),
        .I3(\output [4]),
        .I4(read_input[0]),
        .I5(memory_reg_3_0[4]),
        .O(\result[4]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hF0AA00CC00AA00CC)) 
    \result[4]_i_14 
       (.I0(load_data[4]),
        .I1(quotient[5]),
        .I2(read_input[1]),
        .I3(state[1]),
        .I4(state[2]),
        .I5(\pps_count_reg[31] [4]),
        .O(\result[4]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h0151)) 
    \result[4]_i_15 
       (.I0(\result[30]_i_20_n_0 ),
        .I1(\result[5]_i_20_n_0 ),
        .I2(\write_value[0]_i_1_n_0 ),
        .I3(\result[4]_i_18_n_0 ),
        .O(\result[4]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0F0F11110F0F11DD)) 
    \result[4]_i_16 
       (.I0(\result[4]_i_19_n_0 ),
        .I1(\write_value[3]_i_1_n_0 ),
        .I2(p_1_in[15]),
        .I3(\result[4]_i_20_n_0 ),
        .I4(\result[30]_i_20_n_0 ),
        .I5(\result[4]_i_21_n_0 ),
        .O(\result[4]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \result[4]_i_17 
       (.I0(\read_input[12]_i_1_n_0 ),
        .I1(p_1_in[12]),
        .I2(\write_value[3]_i_1_n_0 ),
        .I3(p_1_in[4]),
        .I4(\write_value[4]_i_1_n_0 ),
        .I5(\read_input[4]_i_1_n_0 ),
        .O(\result[4]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF4F7)) 
    \result[4]_i_18 
       (.I0(\read_input[1]_i_1_n_0 ),
        .I1(\write_value[1]_i_1_n_0 ),
        .I2(\write_value[2]_i_1_n_0 ),
        .I3(\read_input[3]_i_1_n_0 ),
        .I4(\write_value[3]_i_1_n_0 ),
        .I5(\write_value[4]_i_1_n_0 ),
        .O(\result[4]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[4]_i_19 
       (.I0(result[20]),
        .I1(register_a[20]),
        .I2(\write_value[4]_i_1_n_0 ),
        .I3(result[4]),
        .I4(operand_a1),
        .I5(register_a[4]),
        .O(\result[4]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0047FFFFFFFF)) 
    \result[4]_i_2 
       (.I0(\result[4]_i_8_n_0 ),
        .I1(opcode_2[3]),
        .I2(\result[4]_i_9_n_0 ),
        .I3(opcode_2[4]),
        .I4(state[3]),
        .I5(state[0]),
        .O(\result[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \result[4]_i_20 
       (.I0(p_1_in[12]),
        .I1(\write_value[4]_i_1_n_0 ),
        .O(\result[4]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \result[4]_i_21 
       (.I0(\read_input[12]_i_1_n_0 ),
        .I1(\write_value[4]_i_1_n_0 ),
        .O(\result[4]_i_21_n_0 ));
  LUT3 #(
    .INIT(8'h1F)) 
    \result[4]_i_3 
       (.I0(a_lo[4]),
        .I1(opcode_2[2]),
        .I2(opcode_2[3]),
        .O(\result[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000002A2AAAA02A2)) 
    \result[4]_i_4 
       (.I0(\result[28]_i_10_n_0 ),
        .I1(\result[4]_i_10_n_0 ),
        .I2(\write_value[1]_i_1_n_0 ),
        .I3(\result[6]_i_10_n_0 ),
        .I4(\write_value[0]_i_1_n_0 ),
        .I5(\result[5]_i_10_n_0 ),
        .O(\result[4]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hE020FFFF)) 
    \result[4]_i_5 
       (.I0(\result[4]_i_11_n_0 ),
        .I1(\write_value[0]_i_1_n_0 ),
        .I2(\result[30]_i_10_n_0 ),
        .I3(\result[5]_i_11_n_0 ),
        .I4(opcode_2[2]),
        .O(\result[4]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h1F)) 
    \result[4]_i_6 
       (.I0(\result[4]_i_12_n_0 ),
        .I1(opcode_2[3]),
        .I2(opcode_2[4]),
        .O(\result[4]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h8888FF0F)) 
    \result[4]_i_7 
       (.I0(state[3]),
        .I1(p_0_in1_in[5]),
        .I2(\result[4]_i_13_n_0 ),
        .I3(\result[4]_i_14_n_0 ),
        .I4(state[0]),
        .O(\result[4]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hF333FB3BC000C808)) 
    \result[4]_i_8 
       (.I0(data5[4]),
        .I1(opcode_2[2]),
        .I2(opcode_2[1]),
        .I3(\result[4]_i_15_n_0 ),
        .I4(opcode_2[0]),
        .I5(timer_clock_reg[4]),
        .O(\result[4]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h00FC000C00FA000A)) 
    \result[4]_i_9 
       (.I0(literal_2[4]),
        .I1(\result_reg[7]_i_14_n_7 ),
        .I2(opcode_2[1]),
        .I3(opcode_2[2]),
        .I4(data2[4]),
        .I5(opcode_2[0]),
        .O(\result[4]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF55551110)) 
    \result[5]_i_1 
       (.I0(\result[5]_i_2_n_0 ),
        .I1(\result[5]_i_3_n_0 ),
        .I2(\result[5]_i_4_n_0 ),
        .I3(\result[5]_i_5_n_0 ),
        .I4(\result[5]_i_6_n_0 ),
        .I5(\result[5]_i_7_n_0 ),
        .O(\result[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[5]_i_10 
       (.I0(\result[11]_i_25_n_0 ),
        .I1(\result[7]_i_16_n_0 ),
        .I2(\write_value[1]_i_1_n_0 ),
        .I3(\result[9]_i_18_n_0 ),
        .I4(\write_value[2]_i_1_n_0 ),
        .I5(\result[5]_i_17_n_0 ),
        .O(\result[5]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hFF008B8B)) 
    \result[5]_i_11 
       (.I0(\result[6]_i_21_n_0 ),
        .I1(\write_value[2]_i_1_n_0 ),
        .I2(\result[5]_i_18_n_0 ),
        .I3(\result[6]_i_22_n_0 ),
        .I4(\write_value[1]_i_1_n_0 ),
        .O(\result[5]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFF00F2F200000000)) 
    \result[5]_i_12 
       (.I0(\write_value[5]_i_1_n_0 ),
        .I1(opcode_2[0]),
        .I2(\read_input[5]_i_1_n_0 ),
        .I3(data10[5]),
        .I4(opcode_2[1]),
        .I5(\result[5]_i_19_n_0 ),
        .O(\result[5]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \result[5]_i_13 
       (.I0(opcode_2[2]),
        .I1(opcode_2[3]),
        .O(\result[5]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h7077707070777777)) 
    \result[5]_i_14 
       (.I0(\result[30]_i_15_n_0 ),
        .I1(result0_n_100),
        .I2(\s_input_gps_rx_ack[0]_i_3_n_0 ),
        .I3(\output [5]),
        .I4(read_input[0]),
        .I5(memory_reg_3_0[5]),
        .O(\result[5]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hF0AA00CC00AA00CC)) 
    \result[5]_i_15 
       (.I0(load_data[5]),
        .I1(quotient[6]),
        .I2(read_input[1]),
        .I3(state[1]),
        .I4(state[2]),
        .I5(\pps_count_reg[31] [5]),
        .O(\result[5]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h0151)) 
    \result[5]_i_16 
       (.I0(\result[30]_i_20_n_0 ),
        .I1(\result[6]_i_26_n_0 ),
        .I2(\write_value[0]_i_1_n_0 ),
        .I3(\result[5]_i_20_n_0 ),
        .O(\result[5]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h74)) 
    \result[5]_i_17 
       (.I0(p_1_in[15]),
        .I1(\result[30]_i_20_n_0 ),
        .I2(\result[5]_i_18_n_0 ),
        .O(\result[5]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h55335533000FFF0F)) 
    \result[5]_i_18 
       (.I0(p_1_in[13]),
        .I1(\read_input[13]_i_1_n_0 ),
        .I2(\read_input[5]_i_1_n_0 ),
        .I3(\write_value[4]_i_1_n_0 ),
        .I4(p_1_in[5]),
        .I5(\write_value[3]_i_1_n_0 ),
        .O(\result[5]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \result[5]_i_19 
       (.I0(opcode_2[2]),
        .I1(opcode_2[3]),
        .O(\result[5]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0047FFFFFFFF)) 
    \result[5]_i_2 
       (.I0(\result[5]_i_8_n_0 ),
        .I1(opcode_2[3]),
        .I2(\result[5]_i_9_n_0 ),
        .I3(opcode_2[4]),
        .I4(state[3]),
        .I5(state[0]),
        .O(\result[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFFFFFEF0000)) 
    \result[5]_i_20 
       (.I0(\write_value[2]_i_1_n_0 ),
        .I1(\write_value[4]_i_1_n_0 ),
        .I2(\read_input[2]_i_1_n_0 ),
        .I3(\write_value[3]_i_1_n_0 ),
        .I4(\write_value[1]_i_1_n_0 ),
        .I5(\result[7]_i_25_n_0 ),
        .O(\result[5]_i_20_n_0 ));
  LUT3 #(
    .INIT(8'h1F)) 
    \result[5]_i_3 
       (.I0(a_lo[5]),
        .I1(opcode_2[2]),
        .I2(opcode_2[3]),
        .O(\result[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h020202A2A2A202A2)) 
    \result[5]_i_4 
       (.I0(\result[28]_i_10_n_0 ),
        .I1(\result[5]_i_10_n_0 ),
        .I2(\write_value[0]_i_1_n_0 ),
        .I3(\result[6]_i_10_n_0 ),
        .I4(\write_value[1]_i_1_n_0 ),
        .I5(\result[6]_i_11_n_0 ),
        .O(\result[5]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB080FFFF)) 
    \result[5]_i_5 
       (.I0(\result[6]_i_13_n_0 ),
        .I1(\write_value[0]_i_1_n_0 ),
        .I2(\result[30]_i_10_n_0 ),
        .I3(\result[5]_i_11_n_0 ),
        .I4(opcode_2[2]),
        .O(\result[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFBBBBBBBBBBBBBBB)) 
    \result[5]_i_6 
       (.I0(\result[5]_i_12_n_0 ),
        .I1(opcode_2[4]),
        .I2(\result[5]_i_13_n_0 ),
        .I3(opcode_2[1]),
        .I4(\read_input[5]_i_1_n_0 ),
        .I5(\write_value[5]_i_1_n_0 ),
        .O(\result[5]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h8888FF0F)) 
    \result[5]_i_7 
       (.I0(state[3]),
        .I1(p_0_in1_in[6]),
        .I2(\result[5]_i_14_n_0 ),
        .I3(\result[5]_i_15_n_0 ),
        .I4(state[0]),
        .O(\result[5]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hF333FB3BC000C808)) 
    \result[5]_i_8 
       (.I0(data5[5]),
        .I1(opcode_2[2]),
        .I2(opcode_2[1]),
        .I3(\result[5]_i_16_n_0 ),
        .I4(opcode_2[0]),
        .I5(timer_clock_reg[5]),
        .O(\result[5]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h00FC000C00FA000A)) 
    \result[5]_i_9 
       (.I0(literal_2[5]),
        .I1(\result_reg[7]_i_14_n_6 ),
        .I2(opcode_2[1]),
        .I3(opcode_2[2]),
        .I4(data2[5]),
        .I5(opcode_2[0]),
        .O(\result[5]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF55551110)) 
    \result[6]_i_1 
       (.I0(\result[6]_i_2_n_0 ),
        .I1(\result[6]_i_3_n_0 ),
        .I2(\result[6]_i_4_n_0 ),
        .I3(\result[6]_i_5_n_0 ),
        .I4(\result[6]_i_6_n_0 ),
        .I5(\result[6]_i_7_n_0 ),
        .O(\result[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBBB8B8B8)) 
    \result[6]_i_10 
       (.I0(\result[10]_i_18_n_0 ),
        .I1(\write_value[2]_i_1_n_0 ),
        .I2(\result[6]_i_18_n_0 ),
        .I3(\write_value[3]_i_1_n_0 ),
        .I4(\result[6]_i_19_n_0 ),
        .O(\result[6]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[6]_i_11 
       (.I0(\result[12]_i_25_n_0 ),
        .I1(\write_value[2]_i_1_n_0 ),
        .I2(\result[8]_i_15_n_0 ),
        .O(\result[6]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \result[6]_i_12 
       (.I0(\result[6]_i_20_n_0 ),
        .I1(\write_value[2]_i_1_n_0 ),
        .I2(\result[6]_i_21_n_0 ),
        .I3(\write_value[1]_i_1_n_0 ),
        .I4(\result[6]_i_22_n_0 ),
        .O(\result[6]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \result[6]_i_13 
       (.I0(\result[6]_i_23_n_0 ),
        .I1(\write_value[2]_i_1_n_0 ),
        .I2(\result[6]_i_24_n_0 ),
        .I3(\write_value[1]_i_1_n_0 ),
        .I4(\result[6]_i_25_n_0 ),
        .O(\result[6]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h8F8FFF0F0F0F0F0F)) 
    \result[6]_i_14 
       (.I0(\read_input[6]_i_1_n_0 ),
        .I1(\write_value[6]_i_1_n_0 ),
        .I2(opcode_2[4]),
        .I3(data10[6]),
        .I4(opcode_2[2]),
        .I5(opcode_2[1]),
        .O(\result[6]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h7077707070777777)) 
    \result[6]_i_15 
       (.I0(\result[30]_i_15_n_0 ),
        .I1(result0_n_99),
        .I2(\s_input_gps_rx_ack[0]_i_3_n_0 ),
        .I3(\output [6]),
        .I4(read_input[0]),
        .I5(memory_reg_3_0[6]),
        .O(\result[6]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hF0AA00CC00AA00CC)) 
    \result[6]_i_16 
       (.I0(load_data[6]),
        .I1(quotient[7]),
        .I2(read_input[1]),
        .I3(state[1]),
        .I4(state[2]),
        .I5(\pps_count_reg[31] [6]),
        .O(\result[6]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h0000004700FF0047)) 
    \result[6]_i_17 
       (.I0(\result[7]_i_25_n_0 ),
        .I1(\write_value[1]_i_1_n_0 ),
        .I2(\result[9]_i_16_n_0 ),
        .I3(\result[30]_i_20_n_0 ),
        .I4(\write_value[0]_i_1_n_0 ),
        .I5(\result[6]_i_26_n_0 ),
        .O(\result[6]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h0000031133330311)) 
    \result[6]_i_18 
       (.I0(\read_input[6]_i_1_n_0 ),
        .I1(\write_value[3]_i_1_n_0 ),
        .I2(p_1_in[6]),
        .I3(\write_value[4]_i_1_n_0 ),
        .I4(\result[30]_i_20_n_0 ),
        .I5(p_1_in[15]),
        .O(\result[6]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h5557555555545555)) 
    \result[6]_i_19 
       (.I0(p_1_in[15]),
        .I1(\result[6]_i_27_n_0 ),
        .I2(\result[6]_i_28_n_0 ),
        .I3(\result[30]_i_28_n_0 ),
        .I4(\result[20]_i_32_n_0 ),
        .I5(\result[14]_i_20_n_0 ),
        .O(\result[6]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0047FFFFFFFF)) 
    \result[6]_i_2 
       (.I0(\result[6]_i_8_n_0 ),
        .I1(opcode_2[3]),
        .I2(\result[6]_i_9_n_0 ),
        .I3(opcode_2[4]),
        .I4(state[3]),
        .I5(state[0]),
        .O(\result[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0A0ACFC0)) 
    \result[6]_i_20 
       (.I0(p_1_in[5]),
        .I1(p_1_in[13]),
        .I2(\write_value[4]_i_1_n_0 ),
        .I3(\read_input[13]_i_1_n_0 ),
        .I4(\write_value[3]_i_1_n_0 ),
        .O(\result[6]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'h33B800B8)) 
    \result[6]_i_21 
       (.I0(p_1_in[1]),
        .I1(\write_value[3]_i_1_n_0 ),
        .I2(\read_input[9]_i_1_n_0 ),
        .I3(\write_value[4]_i_1_n_0 ),
        .I4(p_1_in[9]),
        .O(\result[6]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h2F20FFFF2F200000)) 
    \result[6]_i_22 
       (.I0(p_1_in[3]),
        .I1(\write_value[4]_i_1_n_0 ),
        .I2(\write_value[3]_i_1_n_0 ),
        .I3(\result[11]_i_40_n_0 ),
        .I4(\write_value[2]_i_1_n_0 ),
        .I5(\result[6]_i_29_n_0 ),
        .O(\result[6]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'h33B800B8)) 
    \result[6]_i_23 
       (.I0(p_1_in[4]),
        .I1(\write_value[3]_i_1_n_0 ),
        .I2(\read_input[12]_i_1_n_0 ),
        .I3(\write_value[4]_i_1_n_0 ),
        .I4(p_1_in[12]),
        .O(\result[6]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \result[6]_i_24 
       (.I0(p_1_in[0]),
        .I1(\write_value[3]_i_1_n_0 ),
        .I2(p_1_in[8]),
        .I3(\write_value[4]_i_1_n_0 ),
        .I4(\read_input[8]_i_1_n_0 ),
        .O(\result[6]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h2F20FFFF2F200000)) 
    \result[6]_i_25 
       (.I0(p_1_in[2]),
        .I1(\write_value[4]_i_1_n_0 ),
        .I2(\write_value[3]_i_1_n_0 ),
        .I3(\result[0]_i_32_n_0 ),
        .I4(\write_value[2]_i_1_n_0 ),
        .I5(\result[0]_i_31_n_0 ),
        .O(\result[6]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \result[6]_i_26 
       (.I0(\write_value[2]_i_1_n_0 ),
        .I1(\read_input[3]_i_1_n_0 ),
        .I2(\write_value[3]_i_1_n_0 ),
        .I3(\write_value[4]_i_1_n_0 ),
        .I4(\write_value[1]_i_1_n_0 ),
        .I5(\result[8]_i_29_n_0 ),
        .O(\result[6]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFB8)) 
    \result[6]_i_27 
       (.I0(result[25]),
        .I1(operand_b1),
        .I2(register_b[25]),
        .I3(p_0_in[15]),
        .I4(p_0_in[8]),
        .I5(p_0_in[5]),
        .O(\result[6]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFEA)) 
    \result[6]_i_28 
       (.I0(p_0_in[12]),
        .I1(result[26]),
        .I2(operand_b1),
        .I3(register_b[26]),
        .I4(p_0_in[11]),
        .I5(\write_value[10]_i_1_n_0 ),
        .O(\result[6]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[6]_i_29 
       (.I0(p_1_in[15]),
        .I1(\read_input[15]_i_1_n_0 ),
        .I2(\write_value[3]_i_1_n_0 ),
        .I3(p_1_in[7]),
        .I4(\write_value[4]_i_1_n_0 ),
        .I5(\read_input[7]_i_1_n_0 ),
        .O(\result[6]_i_29_n_0 ));
  LUT3 #(
    .INIT(8'h1F)) 
    \result[6]_i_3 
       (.I0(a_lo[6]),
        .I1(opcode_2[2]),
        .I2(opcode_2[3]),
        .O(\result[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000002A2AAAA02A2)) 
    \result[6]_i_4 
       (.I0(\result[28]_i_10_n_0 ),
        .I1(\result[6]_i_10_n_0 ),
        .I2(\write_value[1]_i_1_n_0 ),
        .I3(\result[6]_i_11_n_0 ),
        .I4(\write_value[0]_i_1_n_0 ),
        .I5(\result[7]_i_9_n_0 ),
        .O(\result[6]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB080FFFF)) 
    \result[6]_i_5 
       (.I0(\result[6]_i_12_n_0 ),
        .I1(\write_value[0]_i_1_n_0 ),
        .I2(\result[30]_i_10_n_0 ),
        .I3(\result[6]_i_13_n_0 ),
        .I4(opcode_2[2]),
        .O(\result[6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAA88AAA888888888)) 
    \result[6]_i_6 
       (.I0(\result[13]_i_14_n_0 ),
        .I1(\result[6]_i_14_n_0 ),
        .I2(\write_value[6]_i_1_n_0 ),
        .I3(\read_input[6]_i_1_n_0 ),
        .I4(opcode_2[0]),
        .I5(\result[12]_i_16_n_0 ),
        .O(\result[6]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h8888FF0F)) 
    \result[6]_i_7 
       (.I0(state[3]),
        .I1(p_0_in1_in[7]),
        .I2(\result[6]_i_15_n_0 ),
        .I3(\result[6]_i_16_n_0 ),
        .I4(state[0]),
        .O(\result[6]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hF333FB3BC000C808)) 
    \result[6]_i_8 
       (.I0(data5[6]),
        .I1(opcode_2[2]),
        .I2(opcode_2[1]),
        .I3(\result[6]_i_17_n_0 ),
        .I4(opcode_2[0]),
        .I5(timer_clock_reg[6]),
        .O(\result[6]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h00FC000C00FA000A)) 
    \result[6]_i_9 
       (.I0(literal_2[6]),
        .I1(\result_reg[7]_i_14_n_5 ),
        .I2(opcode_2[1]),
        .I3(opcode_2[2]),
        .I4(data2[6]),
        .I5(opcode_2[0]),
        .O(\result[6]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFE0E0E000)) 
    \result[7]_i_1 
       (.I0(\result_reg[7]_i_2_n_0 ),
        .I1(opcode_2[4]),
        .I2(\result[31]_i_7_n_0 ),
        .I3(\result[7]_i_3_n_0 ),
        .I4(\result[7]_i_4_n_0 ),
        .I5(\result[7]_i_5_n_0 ),
        .O(\result[7]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h1F)) 
    \result[7]_i_10 
       (.I0(a_lo[7]),
        .I1(opcode_2[2]),
        .I2(opcode_2[3]),
        .O(\result[7]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0F0FFF0F0F0F2F2F)) 
    \result[7]_i_11 
       (.I0(\write_value[7]_i_1_n_0 ),
        .I1(opcode_2[0]),
        .I2(opcode_2[4]),
        .I3(data10[7]),
        .I4(opcode_2[2]),
        .I5(opcode_2[1]),
        .O(\result[7]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h7077707070777777)) 
    \result[7]_i_12 
       (.I0(\result[30]_i_15_n_0 ),
        .I1(result0_n_98),
        .I2(\s_input_gps_rx_ack[0]_i_3_n_0 ),
        .I3(\output [7]),
        .I4(read_input[0]),
        .I5(memory_reg_3_0[7]),
        .O(\result[7]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hF0AA00CC00AA00CC)) 
    \result[7]_i_13 
       (.I0(load_data[7]),
        .I1(quotient[8]),
        .I2(read_input[1]),
        .I3(state[1]),
        .I4(state[2]),
        .I5(\pps_count_reg[31] [7]),
        .O(\result[7]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h00470047000000FF)) 
    \result[7]_i_15 
       (.I0(\result[7]_i_25_n_0 ),
        .I1(\write_value[1]_i_1_n_0 ),
        .I2(\result[9]_i_16_n_0 ),
        .I3(\result[30]_i_20_n_0 ),
        .I4(\result[8]_i_22_n_0 ),
        .I5(\write_value[0]_i_1_n_0 ),
        .O(\result[7]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0003FFF30055FF55)) 
    \result[7]_i_16 
       (.I0(\result[7]_i_26_n_0 ),
        .I1(\read_input[15]_i_1_n_0 ),
        .I2(\write_value[4]_i_1_n_0 ),
        .I3(\result[30]_i_20_n_0 ),
        .I4(p_1_in[15]),
        .I5(\write_value[3]_i_1_n_0 ),
        .O(\result[7]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[7]_i_17 
       (.I0(result[7]),
        .I1(operand_a1),
        .I2(register_a[7]),
        .O(\result[7]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[7]_i_18 
       (.I0(result[6]),
        .I1(operand_a1),
        .I2(register_a[6]),
        .O(\result[7]_i_18_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[7]_i_19 
       (.I0(result[5]),
        .I1(operand_a1),
        .I2(register_a[5]),
        .O(\result[7]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[7]_i_20 
       (.I0(result[4]),
        .I1(operand_a1),
        .I2(register_a[4]),
        .O(\result[7]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \result[7]_i_21 
       (.I0(\read_input[7]_i_1_n_0 ),
        .I1(literal_2[7]),
        .O(\result[7]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \result[7]_i_22 
       (.I0(\read_input[6]_i_1_n_0 ),
        .I1(literal_2[6]),
        .O(\result[7]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \result[7]_i_23 
       (.I0(\read_input[5]_i_1_n_0 ),
        .I1(literal_2[5]),
        .O(\result[7]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \result[7]_i_24 
       (.I0(\read_input[4]_i_1_n_0 ),
        .I1(literal_2[4]),
        .O(\result[7]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'hFFF4FFF7)) 
    \result[7]_i_25 
       (.I0(\read_input[0]_i_1_n_0 ),
        .I1(\write_value[2]_i_1_n_0 ),
        .I2(\write_value[3]_i_1_n_0 ),
        .I3(\write_value[4]_i_1_n_0 ),
        .I4(\read_input[4]_i_1_n_0 ),
        .O(\result[7]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[7]_i_26 
       (.I0(result[23]),
        .I1(register_a[23]),
        .I2(\write_value[4]_i_1_n_0 ),
        .I3(result[7]),
        .I4(operand_a1),
        .I5(register_a[7]),
        .O(\result[7]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAEEEAE)) 
    \result[7]_i_3 
       (.I0(\result[7]_i_8_n_0 ),
        .I1(\result[28]_i_10_n_0 ),
        .I2(\result[7]_i_9_n_0 ),
        .I3(\write_value[0]_i_1_n_0 ),
        .I4(\result[8]_i_9_n_0 ),
        .I5(\result[7]_i_10_n_0 ),
        .O(\result[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hA88888AA88888888)) 
    \result[7]_i_4 
       (.I0(\result[13]_i_14_n_0 ),
        .I1(\result[7]_i_11_n_0 ),
        .I2(\write_value[7]_i_1_n_0 ),
        .I3(opcode_2[2]),
        .I4(opcode_2[1]),
        .I5(\read_input[7]_i_1_n_0 ),
        .O(\result[7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h8888FF0F)) 
    \result[7]_i_5 
       (.I0(state[3]),
        .I1(p_0_in1_in[8]),
        .I2(\result[7]_i_12_n_0 ),
        .I3(\result[7]_i_13_n_0 ),
        .I4(state[0]),
        .O(\result[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00FC000C00FA000A)) 
    \result[7]_i_6 
       (.I0(literal_2[7]),
        .I1(\result_reg[7]_i_14_n_4 ),
        .I2(opcode_2[1]),
        .I3(opcode_2[2]),
        .I4(data2[7]),
        .I5(opcode_2[0]),
        .O(\result[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hF333FB3BC000C808)) 
    \result[7]_i_7 
       (.I0(data5[7]),
        .I1(opcode_2[2]),
        .I2(opcode_2[1]),
        .I3(\result[7]_i_15_n_0 ),
        .I4(opcode_2[0]),
        .I5(timer_clock_reg[7]),
        .O(\result[7]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hB080FFFF)) 
    \result[7]_i_8 
       (.I0(\result[8]_i_14_n_0 ),
        .I1(\write_value[0]_i_1_n_0 ),
        .I2(\result[30]_i_10_n_0 ),
        .I3(\result[6]_i_12_n_0 ),
        .I4(opcode_2[2]),
        .O(\result[7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[7]_i_9 
       (.I0(\result[13]_i_19_n_0 ),
        .I1(\result[9]_i_18_n_0 ),
        .I2(\write_value[1]_i_1_n_0 ),
        .I3(\result[11]_i_25_n_0 ),
        .I4(\write_value[2]_i_1_n_0 ),
        .I5(\result[7]_i_16_n_0 ),
        .O(\result[7]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF45454555)) 
    \result[8]_i_1 
       (.I0(\result[8]_i_2_n_0 ),
        .I1(\result[8]_i_3_n_0 ),
        .I2(opcode_2[4]),
        .I3(opcode_2[3]),
        .I4(\result[8]_i_4_n_0 ),
        .I5(\result[8]_i_5_n_0 ),
        .O(\result[8]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h1F)) 
    \result[8]_i_10 
       (.I0(a_lo[8]),
        .I1(opcode_2[2]),
        .I2(opcode_2[3]),
        .O(\result[8]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[8]_i_12 
       (.I0(\result[8]_i_21_n_0 ),
        .I1(result0_n_97),
        .I2(state[1]),
        .I3(load_data[8]),
        .I4(state[2]),
        .I5(quotient[9]),
        .O(\result[8]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h0151)) 
    \result[8]_i_13 
       (.I0(\result[30]_i_20_n_0 ),
        .I1(\result[9]_i_9_n_0 ),
        .I2(\write_value[0]_i_1_n_0 ),
        .I3(\result[8]_i_22_n_0 ),
        .O(\result[8]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \result[8]_i_14 
       (.I0(\result[6]_i_23_n_0 ),
        .I1(\write_value[2]_i_1_n_0 ),
        .I2(\result[6]_i_24_n_0 ),
        .I3(\result[10]_i_20_n_0 ),
        .I4(\write_value[1]_i_1_n_0 ),
        .O(\result[8]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h00FF1FBF00FF10B0)) 
    \result[8]_i_15 
       (.I0(\write_value[4]_i_1_n_0 ),
        .I1(p_1_in[0]),
        .I2(\write_value[3]_i_1_n_0 ),
        .I3(p_1_in[15]),
        .I4(\result[30]_i_20_n_0 ),
        .I5(\result[8]_i_23_n_0 ),
        .O(\result[8]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h47B8)) 
    \result[8]_i_17 
       (.I0(result[11]),
        .I1(operand_b1),
        .I2(register_b[11]),
        .I3(\read_input[11]_i_1_n_0 ),
        .O(\result[8]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h47B8)) 
    \result[8]_i_18 
       (.I0(result[10]),
        .I1(operand_b1),
        .I2(register_b[10]),
        .I3(\read_input[10]_i_1_n_0 ),
        .O(\result[8]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h47B8)) 
    \result[8]_i_19 
       (.I0(result[9]),
        .I1(operand_b1),
        .I2(register_b[9]),
        .I3(\read_input[9]_i_1_n_0 ),
        .O(\result[8]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0047FFFFFFFF)) 
    \result[8]_i_2 
       (.I0(\result[8]_i_6_n_0 ),
        .I1(opcode_2[3]),
        .I2(\result[8]_i_7_n_0 ),
        .I3(opcode_2[4]),
        .I4(state[3]),
        .I5(state[0]),
        .O(\result[8]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h47B8)) 
    \result[8]_i_20 
       (.I0(result[8]),
        .I1(operand_b1),
        .I2(register_b[8]),
        .I3(\read_input[8]_i_1_n_0 ),
        .O(\result[8]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \result[8]_i_21 
       (.I0(read_input[1]),
        .I1(\pps_count_reg[31] [8]),
        .O(\result[8]_i_21_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[8]_i_22 
       (.I0(\result[8]_i_29_n_0 ),
        .I1(\write_value[1]_i_1_n_0 ),
        .I2(\result[10]_i_16_n_0 ),
        .O(\result[8]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h05F5030305F5F3F3)) 
    \result[8]_i_23 
       (.I0(result[8]),
        .I1(register_a[8]),
        .I2(\write_value[4]_i_1_n_0 ),
        .I3(result[24]),
        .I4(operand_a1),
        .I5(register_a[24]),
        .O(\result[8]_i_23_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[8]_i_24 
       (.I0(result[4]),
        .I1(operand_a1),
        .I2(register_a[4]),
        .O(\result[8]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h47B8)) 
    \result[8]_i_25 
       (.I0(result[7]),
        .I1(operand_b1),
        .I2(register_b[7]),
        .I3(\read_input[7]_i_1_n_0 ),
        .O(\result[8]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h47B8)) 
    \result[8]_i_26 
       (.I0(result[6]),
        .I1(operand_b1),
        .I2(register_b[6]),
        .I3(\read_input[6]_i_1_n_0 ),
        .O(\result[8]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h47B8)) 
    \result[8]_i_27 
       (.I0(result[5]),
        .I1(operand_b1),
        .I2(register_b[5]),
        .I3(\read_input[5]_i_1_n_0 ),
        .O(\result[8]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \result[8]_i_28 
       (.I0(\write_value[4]_i_1_n_0 ),
        .I1(\read_input[4]_i_1_n_0 ),
        .O(\result[8]_i_28_n_0 ));
  LUT5 #(
    .INIT(32'hFFF4FFF7)) 
    \result[8]_i_29 
       (.I0(\read_input[1]_i_1_n_0 ),
        .I1(\write_value[2]_i_1_n_0 ),
        .I2(\write_value[3]_i_1_n_0 ),
        .I3(\write_value[4]_i_1_n_0 ),
        .I4(\read_input[5]_i_1_n_0 ),
        .O(\result[8]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAEEEAE)) 
    \result[8]_i_3 
       (.I0(\result[8]_i_8_n_0 ),
        .I1(\result[28]_i_10_n_0 ),
        .I2(\result[8]_i_9_n_0 ),
        .I3(\write_value[0]_i_1_n_0 ),
        .I4(\result[9]_i_12_n_0 ),
        .I5(\result[8]_i_10_n_0 ),
        .O(\result[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h53F553F0F3F5F3F5)) 
    \result[8]_i_4 
       (.I0(\read_input[8]_i_1_n_0 ),
        .I1(data10[8]),
        .I2(opcode_2[2]),
        .I3(opcode_2[1]),
        .I4(opcode_2[0]),
        .I5(\write_value[8]_i_1_n_0 ),
        .O(\result[8]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \result[8]_i_5 
       (.I0(state[3]),
        .I1(p_0_in1_in[9]),
        .I2(state[0]),
        .I3(\result[8]_i_12_n_0 ),
        .O(\result[8]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hF333FB3BC000C808)) 
    \result[8]_i_6 
       (.I0(data5[8]),
        .I1(opcode_2[2]),
        .I2(opcode_2[1]),
        .I3(\result[8]_i_13_n_0 ),
        .I4(opcode_2[0]),
        .I5(timer_clock_reg[8]),
        .O(\result[8]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00FC000C00FA000A)) 
    \result[8]_i_7 
       (.I0(literal_2[8]),
        .I1(\result_reg[11]_i_23_n_7 ),
        .I2(opcode_2[1]),
        .I3(opcode_2[2]),
        .I4(data2[8]),
        .I5(opcode_2[0]),
        .O(\result[8]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hE020FFFF)) 
    \result[8]_i_8 
       (.I0(\result[8]_i_14_n_0 ),
        .I1(\write_value[0]_i_1_n_0 ),
        .I2(\result[30]_i_10_n_0 ),
        .I3(\result[9]_i_17_n_0 ),
        .I4(opcode_2[2]),
        .O(\result[8]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[8]_i_9 
       (.I0(\result[14]_i_18_n_0 ),
        .I1(\result[10]_i_18_n_0 ),
        .I2(\write_value[1]_i_1_n_0 ),
        .I3(\result[12]_i_25_n_0 ),
        .I4(\write_value[2]_i_1_n_0 ),
        .I5(\result[8]_i_15_n_0 ),
        .O(\result[8]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0B0B0B00)) 
    \result[9]_i_1 
       (.I0(\result[9]_i_2_n_0 ),
        .I1(\result[9]_i_3_n_0 ),
        .I2(\result[9]_i_4_n_0 ),
        .I3(\result[9]_i_5_n_0 ),
        .I4(\result[9]_i_6_n_0 ),
        .I5(\result[9]_i_7_n_0 ),
        .O(\result[9]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h000000B8)) 
    \result[9]_i_10 
       (.I0(\result_reg[11]_i_23_n_6 ),
        .I1(opcode_2[0]),
        .I2(literal_2[9]),
        .I3(opcode_2[2]),
        .I4(opcode_2[1]),
        .O(\result[9]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hE020FFFF)) 
    \result[9]_i_11 
       (.I0(\result[9]_i_17_n_0 ),
        .I1(\write_value[0]_i_1_n_0 ),
        .I2(\result[30]_i_10_n_0 ),
        .I3(\result[10]_i_17_n_0 ),
        .I4(opcode_2[2]),
        .O(\result[9]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[9]_i_12 
       (.I0(\result[15]_i_35_n_0 ),
        .I1(\result[11]_i_25_n_0 ),
        .I2(\write_value[1]_i_1_n_0 ),
        .I3(\result[13]_i_19_n_0 ),
        .I4(\write_value[2]_i_1_n_0 ),
        .I5(\result[9]_i_18_n_0 ),
        .O(\result[9]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h1F)) 
    \result[9]_i_13 
       (.I0(a_lo[9]),
        .I1(opcode_2[2]),
        .I2(opcode_2[3]),
        .O(\result[9]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hF333BBBB33333333)) 
    \result[9]_i_14 
       (.I0(data10[9]),
        .I1(opcode_2[4]),
        .I2(\write_value[9]_i_1_n_0 ),
        .I3(\read_input[9]_i_1_n_0 ),
        .I4(opcode_2[2]),
        .I5(opcode_2[1]),
        .O(\result[9]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[9]_i_15 
       (.I0(\result[9]_i_19_n_0 ),
        .I1(result0_n_96),
        .I2(state[1]),
        .I3(load_data[9]),
        .I4(state[2]),
        .I5(quotient[10]),
        .O(\result[9]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hFFF4FFF7)) 
    \result[9]_i_16 
       (.I0(\read_input[2]_i_1_n_0 ),
        .I1(\write_value[2]_i_1_n_0 ),
        .I2(\write_value[3]_i_1_n_0 ),
        .I3(\write_value[4]_i_1_n_0 ),
        .I4(\read_input[6]_i_1_n_0 ),
        .O(\result[9]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \result[9]_i_17 
       (.I0(\result[6]_i_20_n_0 ),
        .I1(\write_value[2]_i_1_n_0 ),
        .I2(\result[6]_i_21_n_0 ),
        .I3(\result[11]_i_39_n_0 ),
        .I4(\write_value[1]_i_1_n_0 ),
        .O(\result[9]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h0F1D0F1D0FFF0F00)) 
    \result[9]_i_18 
       (.I0(p_1_in[1]),
        .I1(\write_value[4]_i_1_n_0 ),
        .I2(p_1_in[15]),
        .I3(\result[30]_i_20_n_0 ),
        .I4(\result[9]_i_20_n_0 ),
        .I5(\write_value[3]_i_1_n_0 ),
        .O(\result[9]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \result[9]_i_19 
       (.I0(read_input[1]),
        .I1(\pps_count_reg[31] [9]),
        .O(\result[9]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h4544555545444544)) 
    \result[9]_i_2 
       (.I0(\result[31]_i_16_n_0 ),
        .I1(\result[9]_i_8_n_0 ),
        .I2(\result[10]_i_9_n_0 ),
        .I3(\result[15]_i_12_n_0 ),
        .I4(\result[9]_i_9_n_0 ),
        .I5(\result[15]_i_10_n_0 ),
        .O(\result[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \result[9]_i_20 
       (.I0(result[25]),
        .I1(register_a[25]),
        .I2(\write_value[4]_i_1_n_0 ),
        .I3(result[9]),
        .I4(operand_a1),
        .I5(register_a[9]),
        .O(\result[9]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h2222202222222222)) 
    \result[9]_i_3 
       (.I0(opcode_2[3]),
        .I1(opcode_2[4]),
        .I2(opcode_2[1]),
        .I3(opcode_2[2]),
        .I4(opcode_2[0]),
        .I5(data5[9]),
        .O(\result[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00010101FFFFFFFF)) 
    \result[9]_i_4 
       (.I0(\result[9]_i_10_n_0 ),
        .I1(opcode_2[3]),
        .I2(opcode_2[4]),
        .I3(\result[15]_i_14_n_0 ),
        .I4(data2[9]),
        .I5(\result[31]_i_7_n_0 ),
        .O(\result[9]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAEEEAE)) 
    \result[9]_i_5 
       (.I0(\result[9]_i_11_n_0 ),
        .I1(\result[28]_i_10_n_0 ),
        .I2(\result[9]_i_12_n_0 ),
        .I3(\write_value[0]_i_1_n_0 ),
        .I4(\result[10]_i_12_n_0 ),
        .I5(\result[9]_i_13_n_0 ),
        .O(\result[9]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAA88AAA888888888)) 
    \result[9]_i_6 
       (.I0(\result[13]_i_14_n_0 ),
        .I1(\result[9]_i_14_n_0 ),
        .I2(\write_value[9]_i_1_n_0 ),
        .I3(\read_input[9]_i_1_n_0 ),
        .I4(opcode_2[0]),
        .I5(\result[12]_i_16_n_0 ),
        .O(\result[9]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \result[9]_i_7 
       (.I0(state[3]),
        .I1(p_0_in1_in[10]),
        .I2(state[0]),
        .I3(\result[9]_i_15_n_0 ),
        .O(\result[9]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h08AA)) 
    \result[9]_i_8 
       (.I0(timer_clock_reg[9]),
        .I1(opcode_2[0]),
        .I2(opcode_2[1]),
        .I3(opcode_2[2]),
        .O(\result[9]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[9]_i_9 
       (.I0(\result[9]_i_16_n_0 ),
        .I1(\write_value[1]_i_1_n_0 ),
        .I2(\result[11]_i_17_n_0 ),
        .O(\result[9]_i_9_n_0 ));
  FDRE \result_reg[0] 
       (.C(clk),
        .CE(write_enable),
        .D(\result[0]_i_1_n_0 ),
        .Q(result[0]),
        .R(internal_rst_reg));
  CARRY4 \result_reg[0]_i_106 
       (.CI(1'b0),
        .CO({\result_reg[0]_i_106_n_0 ,\NLW_result_reg[0]_i_106_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b1),
        .DI({\result[0]_i_116_n_0 ,\result[0]_i_117_n_0 ,\result[0]_i_124_n_0 ,\result[0]_i_125_n_0 }),
        .O(\NLW_result_reg[0]_i_106_O_UNCONNECTED [3:0]),
        .S({\result[0]_i_126_n_0 ,\result[0]_i_127_n_0 ,\result[0]_i_128_n_0 ,\result[0]_i_129_n_0 }));
  CARRY4 \result_reg[0]_i_111 
       (.CI(1'b0),
        .CO({\result_reg[0]_i_111_n_0 ,\NLW_result_reg[0]_i_111_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\result[0]_i_116_n_0 ,\result[0]_i_117_n_0 ,\result[0]_i_130_n_0 ,\result[0]_i_131_n_0 }),
        .O(\NLW_result_reg[0]_i_111_O_UNCONNECTED [3:0]),
        .S({\result[0]_i_132_n_0 ,\result[0]_i_133_n_0 ,\result[0]_i_134_n_0 ,\result[0]_i_135_n_0 }));
  CARRY4 \result_reg[0]_i_25 
       (.CI(\result_reg[0]_i_40_n_0 ),
        .CO({\NLW_result_reg[0]_i_25_CO_UNCONNECTED [3],data3,\NLW_result_reg[0]_i_25_CO_UNCONNECTED [1:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_result_reg[0]_i_25_O_UNCONNECTED [3:0]),
        .S({1'b0,\result[0]_i_41_n_0 ,\result[0]_i_42_n_0 ,\result[0]_i_43_n_0 }));
  CARRY4 \result_reg[0]_i_26 
       (.CI(\result_reg[0]_i_44_n_0 ),
        .CO({data6,\NLW_result_reg[0]_i_26_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\result[0]_i_45_n_0 ,\result[0]_i_46_n_0 ,\result[0]_i_47_n_0 ,\result[0]_i_48_n_0 }),
        .O(\NLW_result_reg[0]_i_26_O_UNCONNECTED [3:0]),
        .S({\result[0]_i_49_n_0 ,\result[0]_i_50_n_0 ,\result[0]_i_51_n_0 ,\result[0]_i_52_n_0 }));
  CARRY4 \result_reg[0]_i_30 
       (.CI(\result_reg[0]_i_53_n_0 ),
        .CO({data14,\NLW_result_reg[0]_i_30_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\result[0]_i_54_n_0 ,\result[0]_i_46_n_0 ,\result[0]_i_47_n_0 ,\result[0]_i_48_n_0 }),
        .O(\NLW_result_reg[0]_i_30_O_UNCONNECTED [3:0]),
        .S({\result[0]_i_55_n_0 ,\result[0]_i_56_n_0 ,\result[0]_i_57_n_0 ,\result[0]_i_58_n_0 }));
  CARRY4 \result_reg[0]_i_34 
       (.CI(\result_reg[0]_i_59_n_0 ),
        .CO({data16,\NLW_result_reg[0]_i_34_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\result[0]_i_54_n_0 ,\result[0]_i_46_n_0 ,\result[0]_i_47_n_0 ,\result[0]_i_48_n_0 }),
        .O(\NLW_result_reg[0]_i_34_O_UNCONNECTED [3:0]),
        .S({\result[0]_i_60_n_0 ,\result[0]_i_61_n_0 ,\result[0]_i_62_n_0 ,\result[0]_i_63_n_0 }));
  CARRY4 \result_reg[0]_i_40 
       (.CI(\result_reg[0]_i_65_n_0 ),
        .CO({\result_reg[0]_i_40_n_0 ,\NLW_result_reg[0]_i_40_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_result_reg[0]_i_40_O_UNCONNECTED [3:0]),
        .S({\result[0]_i_66_n_0 ,\result[0]_i_67_n_0 ,\result[0]_i_68_n_0 ,\result[0]_i_69_n_0 }));
  CARRY4 \result_reg[0]_i_44 
       (.CI(\result_reg[0]_i_74_n_0 ),
        .CO({\result_reg[0]_i_44_n_0 ,\NLW_result_reg[0]_i_44_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\result[0]_i_75_n_0 ,\result[0]_i_76_n_0 ,\result[0]_i_77_n_0 ,\result[0]_i_78_n_0 }),
        .O(\NLW_result_reg[0]_i_44_O_UNCONNECTED [3:0]),
        .S({\result[0]_i_79_n_0 ,\result[0]_i_80_n_0 ,\result[0]_i_81_n_0 ,\result[0]_i_82_n_0 }));
  CARRY4 \result_reg[0]_i_53 
       (.CI(\result_reg[0]_i_83_n_0 ),
        .CO({\result_reg[0]_i_53_n_0 ,\NLW_result_reg[0]_i_53_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\result[0]_i_75_n_0 ,\result[0]_i_76_n_0 ,\result[0]_i_77_n_0 ,\result[0]_i_78_n_0 }),
        .O(\NLW_result_reg[0]_i_53_O_UNCONNECTED [3:0]),
        .S({\result[0]_i_84_n_0 ,\result[0]_i_85_n_0 ,\result[0]_i_86_n_0 ,\result[0]_i_87_n_0 }));
  CARRY4 \result_reg[0]_i_59 
       (.CI(\result_reg[0]_i_88_n_0 ),
        .CO({\result_reg[0]_i_59_n_0 ,\NLW_result_reg[0]_i_59_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\result[0]_i_75_n_0 ,\result[0]_i_76_n_0 ,\result[0]_i_77_n_0 ,\result[0]_i_78_n_0 }),
        .O(\NLW_result_reg[0]_i_59_O_UNCONNECTED [3:0]),
        .S({\result[0]_i_89_n_0 ,\result[0]_i_90_n_0 ,\result[0]_i_91_n_0 ,\result[0]_i_92_n_0 }));
  CARRY4 \result_reg[0]_i_65 
       (.CI(1'b0),
        .CO({\result_reg[0]_i_65_n_0 ,\NLW_result_reg[0]_i_65_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_result_reg[0]_i_65_O_UNCONNECTED [3:0]),
        .S({\result[0]_i_93_n_0 ,\result[0]_i_94_n_0 ,\result[0]_i_95_n_0 ,\result[0]_i_96_n_0 }));
  CARRY4 \result_reg[0]_i_74 
       (.CI(\result_reg[0]_i_97_n_0 ),
        .CO({\result_reg[0]_i_74_n_0 ,\NLW_result_reg[0]_i_74_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\result[0]_i_98_n_0 ,\result[0]_i_99_n_0 ,\result[0]_i_100_n_0 ,\result[0]_i_101_n_0 }),
        .O(\NLW_result_reg[0]_i_74_O_UNCONNECTED [3:0]),
        .S({\result[0]_i_102_n_0 ,\result[0]_i_103_n_0 ,\result[0]_i_104_n_0 ,\result[0]_i_105_n_0 }));
  CARRY4 \result_reg[0]_i_83 
       (.CI(\result_reg[0]_i_106_n_0 ),
        .CO({\result_reg[0]_i_83_n_0 ,\NLW_result_reg[0]_i_83_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\result[0]_i_98_n_0 ,\result[0]_i_99_n_0 ,\result[0]_i_100_n_0 ,\result[0]_i_101_n_0 }),
        .O(\NLW_result_reg[0]_i_83_O_UNCONNECTED [3:0]),
        .S({\result[0]_i_107_n_0 ,\result[0]_i_108_n_0 ,\result[0]_i_109_n_0 ,\result[0]_i_110_n_0 }));
  CARRY4 \result_reg[0]_i_88 
       (.CI(\result_reg[0]_i_111_n_0 ),
        .CO({\result_reg[0]_i_88_n_0 ,\NLW_result_reg[0]_i_88_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\result[0]_i_98_n_0 ,\result[0]_i_99_n_0 ,\result[0]_i_100_n_0 ,\result[0]_i_101_n_0 }),
        .O(\NLW_result_reg[0]_i_88_O_UNCONNECTED [3:0]),
        .S({\result[0]_i_112_n_0 ,\result[0]_i_113_n_0 ,\result[0]_i_114_n_0 ,\result[0]_i_115_n_0 }));
  CARRY4 \result_reg[0]_i_97 
       (.CI(1'b0),
        .CO({\result_reg[0]_i_97_n_0 ,\NLW_result_reg[0]_i_97_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\result[0]_i_116_n_0 ,\result[0]_i_117_n_0 ,\result[0]_i_118_n_0 ,\result[0]_i_119_n_0 }),
        .O(\NLW_result_reg[0]_i_97_O_UNCONNECTED [3:0]),
        .S({\result[0]_i_120_n_0 ,\result[0]_i_121_n_0 ,\result[0]_i_122_n_0 ,\result[0]_i_123_n_0 }));
  FDRE \result_reg[10] 
       (.C(clk),
        .CE(write_enable),
        .D(\result[10]_i_1_n_0 ),
        .Q(result[10]),
        .R(internal_rst_reg));
  FDRE \result_reg[11] 
       (.C(clk),
        .CE(write_enable),
        .D(\result[11]_i_1_n_0 ),
        .Q(result[11]),
        .R(internal_rst_reg));
  CARRY4 \result_reg[11]_i_10 
       (.CI(\result_reg[11]_i_18_n_0 ),
        .CO({\result_reg[11]_i_10_n_0 ,\NLW_result_reg[11]_i_10_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\read_input[11]_i_1_n_0 ,\read_input[10]_i_1_n_0 ,\read_input[9]_i_1_n_0 ,\read_input[8]_i_1_n_0 }),
        .O(data5[11:8]),
        .S({\result[11]_i_19_n_0 ,\result[11]_i_20_n_0 ,\result[11]_i_21_n_0 ,\result[11]_i_22_n_0 }));
  CARRY4 \result_reg[11]_i_18 
       (.CI(\result_reg[3]_i_15_n_0 ),
        .CO({\result_reg[11]_i_18_n_0 ,\NLW_result_reg[11]_i_18_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\read_input[7]_i_1_n_0 ,\read_input[6]_i_1_n_0 ,\read_input[5]_i_1_n_0 ,\result[11]_i_26_n_0 }),
        .O(data5[7:4]),
        .S({\result[11]_i_27_n_0 ,\result[11]_i_28_n_0 ,\result[11]_i_29_n_0 ,\result[11]_i_30_n_0 }));
  CARRY4 \result_reg[11]_i_23 
       (.CI(\result_reg[7]_i_14_n_0 ),
        .CO({\result_reg[11]_i_23_n_0 ,\NLW_result_reg[11]_i_23_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\result[11]_i_31_n_0 ,\result[11]_i_32_n_0 ,\result[11]_i_33_n_0 ,\result[11]_i_34_n_0 }),
        .O({\result_reg[11]_i_23_n_4 ,\result_reg[11]_i_23_n_5 ,\result_reg[11]_i_23_n_6 ,\result_reg[11]_i_23_n_7 }),
        .S({\result[11]_i_35_n_0 ,\result[11]_i_36_n_0 ,\result[11]_i_37_n_0 ,\result[11]_i_38_n_0 }));
  FDRE \result_reg[12] 
       (.C(clk),
        .CE(write_enable),
        .D(\result[12]_i_1_n_0 ),
        .Q(result[12]),
        .R(internal_rst_reg));
  CARRY4 \result_reg[12]_i_11 
       (.CI(\result_reg[12]_i_19_n_0 ),
        .CO({\result_reg[12]_i_11_n_0 ,\NLW_result_reg[12]_i_11_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data2[12:9]),
        .S(program_counter_2[12:9]));
  CARRY4 \result_reg[12]_i_19 
       (.CI(\result_reg[1]_i_9_n_0 ),
        .CO({\result_reg[12]_i_19_n_0 ,\NLW_result_reg[12]_i_19_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data2[8:5]),
        .S(program_counter_2[8:5]));
  FDRE \result_reg[13] 
       (.C(clk),
        .CE(write_enable),
        .D(\result[13]_i_1_n_0 ),
        .Q(result[13]),
        .R(internal_rst_reg));
  FDRE \result_reg[14] 
       (.C(clk),
        .CE(write_enable),
        .D(\result[14]_i_1_n_0 ),
        .Q(result[14]),
        .R(internal_rst_reg));
  FDRE \result_reg[15] 
       (.C(clk),
        .CE(write_enable),
        .D(\result[15]_i_1_n_0 ),
        .Q(result[15]),
        .R(internal_rst_reg));
  CARRY4 \result_reg[15]_i_13 
       (.CI(\result_reg[11]_i_10_n_0 ),
        .CO({\result_reg[15]_i_13_n_0 ,\NLW_result_reg[15]_i_13_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\read_input[15]_i_1_n_0 ,\read_input[14]_i_1_n_0 ,\read_input[13]_i_1_n_0 ,\read_input[12]_i_1_n_0 }),
        .O(data5[15:12]),
        .S({\result[15]_i_26_n_0 ,\result[15]_i_27_n_0 ,\result[15]_i_28_n_0 ,\result[15]_i_29_n_0 }));
  CARRY4 \result_reg[15]_i_15 
       (.CI(\result_reg[12]_i_11_n_0 ),
        .CO({data2[16],\NLW_result_reg[15]_i_15_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_result_reg[15]_i_15_O_UNCONNECTED [3],data2[15:13]}),
        .S({1'b1,program_counter_2[15:13]}));
  CARRY4 \result_reg[15]_i_33 
       (.CI(\result_reg[11]_i_23_n_0 ),
        .CO({\result_reg[15]_i_33_n_0 ,\NLW_result_reg[15]_i_33_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\result[15]_i_41_n_0 ,\result[15]_i_42_n_0 ,\result[15]_i_43_n_0 ,\result[15]_i_44_n_0 }),
        .O({\result_reg[15]_i_33_n_4 ,\result_reg[15]_i_33_n_5 ,\result_reg[15]_i_33_n_6 ,\result_reg[15]_i_33_n_7 }),
        .S({\result[15]_i_45_n_0 ,\result[15]_i_46_n_0 ,\result[15]_i_47_n_0 ,\result[15]_i_48_n_0 }));
  FDRE \result_reg[16] 
       (.C(clk),
        .CE(write_enable),
        .D(\result[16]_i_1_n_0 ),
        .Q(result[16]),
        .R(internal_rst_reg));
  CARRY4 \result_reg[16]_i_6 
       (.CI(\result_reg[15]_i_13_n_0 ),
        .CO({\result_reg[16]_i_6_n_0 ,\NLW_result_reg[16]_i_6_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(p_1_in[3:0]),
        .O(data5[19:16]),
        .S({\result[16]_i_15_n_0 ,\result[16]_i_16_n_0 ,\result[16]_i_17_n_0 ,\result[16]_i_18_n_0 }));
  FDRE \result_reg[17] 
       (.C(clk),
        .CE(write_enable),
        .D(\result[17]_i_1_n_0 ),
        .Q(result[17]),
        .R(internal_rst_reg));
  FDRE \result_reg[18] 
       (.C(clk),
        .CE(write_enable),
        .D(\result[18]_i_1_n_0 ),
        .Q(result[18]),
        .R(internal_rst_reg));
  FDRE \result_reg[19] 
       (.C(clk),
        .CE(write_enable),
        .D(\result[19]_i_1_n_0 ),
        .Q(result[19]),
        .R(internal_rst_reg));
  CARRY4 \result_reg[19]_i_14 
       (.CI(\result_reg[15]_i_33_n_0 ),
        .CO({\result_reg[19]_i_14_n_0 ,\NLW_result_reg[19]_i_14_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\result_reg[19]_i_14_n_4 ,\result_reg[19]_i_14_n_5 ,\result_reg[19]_i_14_n_6 ,\result_reg[19]_i_14_n_7 }),
        .S({\result[19]_i_24_n_0 ,\result[19]_i_25_n_0 ,\result[19]_i_26_n_0 ,\result[19]_i_27_n_0 }));
  CARRY4 \result_reg[19]_i_16 
       (.CI(\result_reg[8]_i_11_n_0 ),
        .CO({\result_reg[19]_i_16_n_0 ,\NLW_result_reg[19]_i_16_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\read_input[15]_i_1_n_0 ,\read_input[14]_i_1_n_0 ,\read_input[13]_i_1_n_0 ,\read_input[12]_i_1_n_0 }),
        .O(data10[15:12]),
        .S({\result[19]_i_29_n_0 ,\result[19]_i_30_n_0 ,\result[19]_i_31_n_0 ,\result[19]_i_32_n_0 }));
  CARRY4 \result_reg[19]_i_9 
       (.CI(\result_reg[19]_i_16_n_0 ),
        .CO({\result_reg[19]_i_9_n_0 ,\NLW_result_reg[19]_i_9_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(p_1_in[3:0]),
        .O(data10[19:16]),
        .S({\result[19]_i_17_n_0 ,\result[19]_i_18_n_0 ,\result[19]_i_19_n_0 ,\result[19]_i_20_n_0 }));
  FDRE \result_reg[1] 
       (.C(clk),
        .CE(write_enable),
        .D(\result[1]_i_1_n_0 ),
        .Q(result[1]),
        .R(internal_rst_reg));
  CARRY4 \result_reg[1]_i_9 
       (.CI(1'b0),
        .CO({\result_reg[1]_i_9_n_0 ,\NLW_result_reg[1]_i_9_CO_UNCONNECTED [2:0]}),
        .CYINIT(program_counter_2[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data2[4:1]),
        .S(program_counter_2[4:1]));
  FDRE \result_reg[20] 
       (.C(clk),
        .CE(write_enable),
        .D(\result[20]_i_1_n_0 ),
        .Q(result[20]),
        .R(internal_rst_reg));
  CARRY4 \result_reg[20]_i_7 
       (.CI(\result_reg[16]_i_6_n_0 ),
        .CO({\result_reg[20]_i_7_n_0 ,\NLW_result_reg[20]_i_7_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({p_1_in[7:5],\result[20]_i_16_n_0 }),
        .O(data5[23:20]),
        .S({\result[20]_i_17_n_0 ,\result[20]_i_18_n_0 ,\result[20]_i_19_n_0 ,\result[20]_i_20_n_0 }));
  FDRE \result_reg[21] 
       (.C(clk),
        .CE(write_enable),
        .D(\result[21]_i_1_n_0 ),
        .Q(result[21]),
        .R(internal_rst_reg));
  CARRY4 \result_reg[21]_i_13 
       (.CI(\result_reg[21]_i_17_n_0 ),
        .CO({\result_reg[21]_i_13_n_0 ,\NLW_result_reg[21]_i_13_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(C[22:19]),
        .O({\result_reg[21]_i_13_n_4 ,\result_reg[21]_i_13_n_5 ,\result_reg[21]_i_13_n_6 ,\result_reg[21]_i_13_n_7 }),
        .S({\result[21]_i_18_n_0 ,\result[21]_i_19_n_0 ,\result[21]_i_20_n_0 ,\result[21]_i_21_n_0 }));
  CARRY4 \result_reg[21]_i_17 
       (.CI(1'b0),
        .CO({\result_reg[21]_i_17_n_0 ,\NLW_result_reg[21]_i_17_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({C[18:16],1'b0}),
        .O({\result_reg[21]_i_17_n_4 ,\result_reg[21]_i_17_n_5 ,\result_reg[21]_i_17_n_6 ,\result_reg[21]_i_17_n_7 }),
        .S({\result[21]_i_27_n_0 ,\result[21]_i_28_n_0 ,\result[21]_i_29_n_0 ,result0_n_90}));
  FDRE \result_reg[22] 
       (.C(clk),
        .CE(write_enable),
        .D(\result[22]_i_1_n_0 ),
        .Q(result[22]),
        .R(internal_rst_reg));
  FDRE \result_reg[23] 
       (.C(clk),
        .CE(write_enable),
        .D(\result[23]_i_1_n_0 ),
        .Q(result[23]),
        .R(internal_rst_reg));
  CARRY4 \result_reg[23]_i_14 
       (.CI(\result_reg[19]_i_14_n_0 ),
        .CO({\result_reg[23]_i_14_n_0 ,\NLW_result_reg[23]_i_14_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\result_reg[23]_i_14_n_4 ,\result_reg[23]_i_14_n_5 ,\result_reg[23]_i_14_n_6 ,\result_reg[23]_i_14_n_7 }),
        .S({\result[23]_i_24_n_0 ,\result[23]_i_25_n_0 ,\result[23]_i_26_n_0 ,\result[23]_i_27_n_0 }));
  CARRY4 \result_reg[23]_i_9 
       (.CI(\result_reg[19]_i_9_n_0 ),
        .CO({\result_reg[23]_i_9_n_0 ,\NLW_result_reg[23]_i_9_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({p_1_in[7:5],\result[23]_i_16_n_0 }),
        .O(data10[23:20]),
        .S({\result[23]_i_17_n_0 ,\result[23]_i_18_n_0 ,\result[23]_i_19_n_0 ,\result[23]_i_20_n_0 }));
  FDRE \result_reg[24] 
       (.C(clk),
        .CE(write_enable),
        .D(\result[24]_i_1_n_0 ),
        .Q(result[24]),
        .R(internal_rst_reg));
  FDRE \result_reg[25] 
       (.C(clk),
        .CE(write_enable),
        .D(\result[25]_i_1_n_0 ),
        .Q(result[25]),
        .R(internal_rst_reg));
  CARRY4 \result_reg[25]_i_11 
       (.CI(\result_reg[21]_i_13_n_0 ),
        .CO({\result_reg[25]_i_11_n_0 ,\NLW_result_reg[25]_i_11_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(C[26:23]),
        .O({\result_reg[25]_i_11_n_4 ,\result_reg[25]_i_11_n_5 ,\result_reg[25]_i_11_n_6 ,\result_reg[25]_i_11_n_7 }),
        .S({\result[25]_i_16_n_0 ,\result[25]_i_17_n_0 ,\result[25]_i_18_n_0 ,\result[25]_i_19_n_0 }));
  FDRE \result_reg[26] 
       (.C(clk),
        .CE(write_enable),
        .D(\result[26]_i_1_n_0 ),
        .Q(result[26]),
        .R(internal_rst_reg));
  CARRY4 \result_reg[26]_i_6 
       (.CI(\result_reg[20]_i_7_n_0 ),
        .CO({\result_reg[26]_i_6_n_0 ,\NLW_result_reg[26]_i_6_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({p_1_in[11],\result[26]_i_13_n_0 ,\result[26]_i_14_n_0 ,p_1_in[8]}),
        .O(data5[27:24]),
        .S({\result[26]_i_15_n_0 ,\result[26]_i_16_n_0 ,\result[26]_i_17_n_0 ,\result[26]_i_18_n_0 }));
  FDRE \result_reg[27] 
       (.C(clk),
        .CE(write_enable),
        .D(\result[27]_i_1_n_0 ),
        .Q(result[27]),
        .R(internal_rst_reg));
  CARRY4 \result_reg[27]_i_19 
       (.CI(\result_reg[23]_i_14_n_0 ),
        .CO({\result_reg[27]_i_19_n_0 ,\NLW_result_reg[27]_i_19_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\result_reg[27]_i_19_n_4 ,\result_reg[27]_i_19_n_5 ,\result_reg[27]_i_19_n_6 ,\result_reg[27]_i_19_n_7 }),
        .S({\result[27]_i_23_n_0 ,\result[27]_i_24_n_0 ,\result[27]_i_25_n_0 ,\result[27]_i_26_n_0 }));
  CARRY4 \result_reg[27]_i_21 
       (.CI(\result_reg[23]_i_9_n_0 ),
        .CO({\result_reg[27]_i_21_n_0 ,\NLW_result_reg[27]_i_21_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({p_1_in[11],\result[27]_i_28_n_0 ,\result[27]_i_29_n_0 ,p_1_in[8]}),
        .O(data10[27:24]),
        .S({\result[27]_i_30_n_0 ,\result[27]_i_31_n_0 ,\result[27]_i_32_n_0 ,\result[27]_i_33_n_0 }));
  FDRE \result_reg[28] 
       (.C(clk),
        .CE(write_enable),
        .D(\result[28]_i_1_n_0 ),
        .Q(result[28]),
        .R(internal_rst_reg));
  FDRE \result_reg[29] 
       (.C(clk),
        .CE(write_enable),
        .D(\result[29]_i_1_n_0 ),
        .Q(result[29]),
        .R(internal_rst_reg));
  FDRE \result_reg[2] 
       (.C(clk),
        .CE(write_enable),
        .D(\result[2]_i_1_n_0 ),
        .Q(result[2]),
        .R(internal_rst_reg));
  CARRY4 \result_reg[2]_i_11 
       (.CI(1'b0),
        .CO({\result_reg[2]_i_11_n_0 ,\NLW_result_reg[2]_i_11_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\result[2]_i_16_n_0 ,\result[2]_i_17_n_0 ,\result[2]_i_18_n_0 ,\result[2]_i_19_n_0 }),
        .O(data10[3:0]),
        .S({\result[2]_i_20_n_0 ,\result[2]_i_21_n_0 ,\result[2]_i_22_n_0 ,\result[2]_i_23_n_0 }));
  FDRE \result_reg[30] 
       (.C(clk),
        .CE(write_enable),
        .D(\result[30]_i_1_n_0 ),
        .Q(result[30]),
        .R(internal_rst_reg));
  CARRY4 \result_reg[30]_i_14 
       (.CI(\result_reg[25]_i_11_n_0 ),
        .CO({\result_reg[30]_i_14_n_0 ,\NLW_result_reg[30]_i_14_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(C[30:27]),
        .O({\result_reg[30]_i_14_n_4 ,\result_reg[30]_i_14_n_5 ,\result_reg[30]_i_14_n_6 ,\result_reg[30]_i_14_n_7 }),
        .S({\result[30]_i_22_n_0 ,\result[30]_i_23_n_0 ,\result[30]_i_24_n_0 ,\result[30]_i_25_n_0 }));
  FDRE \result_reg[31] 
       (.C(clk),
        .CE(write_enable),
        .D(\result[31]_i_2_n_0 ),
        .Q(result[31]),
        .R(internal_rst_reg));
  CARRY4 \result_reg[31]_i_14 
       (.CI(\result_reg[26]_i_6_n_0 ),
        .CO(\NLW_result_reg[31]_i_14_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,p_1_in[14:12]}),
        .O(data5[31:28]),
        .S({\result[31]_i_29_n_0 ,\result[31]_i_30_n_0 ,\result[31]_i_31_n_0 ,\result[31]_i_32_n_0 }));
  CARRY4 \result_reg[31]_i_19 
       (.CI(\result_reg[30]_i_14_n_0 ),
        .CO(\NLW_result_reg[31]_i_19_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_result_reg[31]_i_19_O_UNCONNECTED [3:1],\result_reg[31]_i_19_n_7 }),
        .S({1'b0,1'b0,1'b0,\result[31]_i_37_n_0 }));
  CARRY4 \result_reg[31]_i_27 
       (.CI(\result_reg[27]_i_21_n_0 ),
        .CO(\NLW_result_reg[31]_i_27_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,p_1_in[14:12]}),
        .O(data10[31:28]),
        .S({\result[31]_i_42_n_0 ,\result[31]_i_43_n_0 ,\result[31]_i_44_n_0 ,\result[31]_i_45_n_0 }));
  CARRY4 \result_reg[31]_i_36 
       (.CI(\result_reg[27]_i_19_n_0 ),
        .CO(\NLW_result_reg[31]_i_36_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\result_reg[31]_i_36_n_4 ,\result_reg[31]_i_36_n_5 ,\result_reg[31]_i_36_n_6 ,\result_reg[31]_i_36_n_7 }),
        .S({\result[31]_i_54_n_0 ,\result[31]_i_55_n_0 ,\result[31]_i_56_n_0 ,\result[31]_i_57_n_0 }));
  FDRE \result_reg[3] 
       (.C(clk),
        .CE(write_enable),
        .D(\result[3]_i_1_n_0 ),
        .Q(result[3]),
        .R(internal_rst_reg));
  CARRY4 \result_reg[3]_i_15 
       (.CI(1'b0),
        .CO({\result_reg[3]_i_15_n_0 ,\NLW_result_reg[3]_i_15_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b1),
        .DI({\result[3]_i_20_n_0 ,\result[3]_i_21_n_0 ,\result[3]_i_22_n_0 ,\result[3]_i_23_n_0 }),
        .O(data5[3:0]),
        .S({\result[3]_i_24_n_0 ,\result[3]_i_25_n_0 ,\result[3]_i_26_n_0 ,\result[3]_i_27_n_0 }));
  CARRY4 \result_reg[3]_i_17 
       (.CI(1'b0),
        .CO({\result_reg[3]_i_17_n_0 ,\NLW_result_reg[3]_i_17_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\result[3]_i_29_n_0 ,\result[3]_i_30_n_0 ,\result[3]_i_31_n_0 ,\result[3]_i_32_n_0 }),
        .O({\result_reg[3]_i_17_n_4 ,\result_reg[3]_i_17_n_5 ,\result_reg[3]_i_17_n_6 ,\result_reg[3]_i_17_n_7 }),
        .S({\result[3]_i_33_n_0 ,\result[3]_i_34_n_0 ,\result[3]_i_35_n_0 ,\result[3]_i_36_n_0 }));
  FDRE \result_reg[4] 
       (.C(clk),
        .CE(write_enable),
        .D(\result[4]_i_1_n_0 ),
        .Q(result[4]),
        .R(internal_rst_reg));
  FDRE \result_reg[5] 
       (.C(clk),
        .CE(write_enable),
        .D(\result[5]_i_1_n_0 ),
        .Q(result[5]),
        .R(internal_rst_reg));
  FDRE \result_reg[6] 
       (.C(clk),
        .CE(write_enable),
        .D(\result[6]_i_1_n_0 ),
        .Q(result[6]),
        .R(internal_rst_reg));
  FDRE \result_reg[7] 
       (.C(clk),
        .CE(write_enable),
        .D(\result[7]_i_1_n_0 ),
        .Q(result[7]),
        .R(internal_rst_reg));
  CARRY4 \result_reg[7]_i_14 
       (.CI(\result_reg[3]_i_17_n_0 ),
        .CO({\result_reg[7]_i_14_n_0 ,\NLW_result_reg[7]_i_14_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\result[7]_i_17_n_0 ,\result[7]_i_18_n_0 ,\result[7]_i_19_n_0 ,\result[7]_i_20_n_0 }),
        .O({\result_reg[7]_i_14_n_4 ,\result_reg[7]_i_14_n_5 ,\result_reg[7]_i_14_n_6 ,\result_reg[7]_i_14_n_7 }),
        .S({\result[7]_i_21_n_0 ,\result[7]_i_22_n_0 ,\result[7]_i_23_n_0 ,\result[7]_i_24_n_0 }));
  MUXF7 \result_reg[7]_i_2 
       (.I0(\result[7]_i_6_n_0 ),
        .I1(\result[7]_i_7_n_0 ),
        .O(\result_reg[7]_i_2_n_0 ),
        .S(opcode_2[3]));
  FDRE \result_reg[8] 
       (.C(clk),
        .CE(write_enable),
        .D(\result[8]_i_1_n_0 ),
        .Q(result[8]),
        .R(internal_rst_reg));
  CARRY4 \result_reg[8]_i_11 
       (.CI(\result_reg[8]_i_16_n_0 ),
        .CO({\result_reg[8]_i_11_n_0 ,\NLW_result_reg[8]_i_11_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\read_input[11]_i_1_n_0 ,\read_input[10]_i_1_n_0 ,\read_input[9]_i_1_n_0 ,\read_input[8]_i_1_n_0 }),
        .O(data10[11:8]),
        .S({\result[8]_i_17_n_0 ,\result[8]_i_18_n_0 ,\result[8]_i_19_n_0 ,\result[8]_i_20_n_0 }));
  CARRY4 \result_reg[8]_i_16 
       (.CI(\result_reg[2]_i_11_n_0 ),
        .CO({\result_reg[8]_i_16_n_0 ,\NLW_result_reg[8]_i_16_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\read_input[7]_i_1_n_0 ,\read_input[6]_i_1_n_0 ,\read_input[5]_i_1_n_0 ,\result[8]_i_24_n_0 }),
        .O(data10[7:4]),
        .S({\result[8]_i_25_n_0 ,\result[8]_i_26_n_0 ,\result[8]_i_27_n_0 ,\result[8]_i_28_n_0 }));
  FDRE \result_reg[9] 
       (.C(clk),
        .CE(write_enable),
        .D(\result[9]_i_1_n_0 ),
        .Q(result[9]),
        .R(internal_rst_reg));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \s_input_gps_count_ack[0]_i_1 
       (.I0(\s_input_gps_count_ack[0]_i_2_n_0 ),
        .I1(read_input[1]),
        .I2(state[1]),
        .I3(state[2]),
        .I4(\s_input_gps_count_ack_reg_n_0_[0] ),
        .O(\s_input_gps_count_ack[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \s_input_gps_count_ack[0]_i_2 
       (.I0(read_input[0]),
        .I1(\s_input_gps_rx_ack[0]_i_2_n_0 ),
        .O(\s_input_gps_count_ack[0]_i_2_n_0 ));
  FDRE \s_input_gps_count_ack_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\s_input_gps_count_ack[0]_i_1_n_0 ),
        .Q(\s_input_gps_count_ack_reg_n_0_[0] ),
        .R(internal_rst_reg));
  LUT5 #(
    .INIT(32'hFFDF0030)) 
    \s_input_gps_rx_ack[0]_i_1 
       (.I0(input_gps_rx_stb),
        .I1(\s_input_gps_rx_ack[0]_i_2_n_0 ),
        .I2(read_input[0]),
        .I3(\s_input_gps_rx_ack[0]_i_3_n_0 ),
        .I4(input_gps_rx_ack),
        .O(\s_input_gps_rx_ack[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hEF)) 
    \s_input_gps_rx_ack[0]_i_2 
       (.I0(state[3]),
        .I1(state[0]),
        .I2(\result[31]_i_10_n_0 ),
        .O(\s_input_gps_rx_ack[0]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hBF)) 
    \s_input_gps_rx_ack[0]_i_3 
       (.I0(read_input[1]),
        .I1(state[1]),
        .I2(state[2]),
        .O(\s_input_gps_rx_ack[0]_i_3_n_0 ));
  FDRE \s_input_gps_rx_ack_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\s_input_gps_rx_ack[0]_i_1_n_0 ),
        .Q(input_gps_rx_ack),
        .R(internal_rst_reg));
  LUT6 #(
    .INIT(64'hFFFF7FFF0000C000)) 
    \s_input_rs232_rx_ack[0]_i_1 
       (.I0(input_rs232_rx_stb),
        .I1(\s_input_gps_count_ack[0]_i_2_n_0 ),
        .I2(state[2]),
        .I3(state[1]),
        .I4(read_input[1]),
        .I5(input_rs232_rx_ack),
        .O(\s_input_rs232_rx_ack[0]_i_1_n_0 ));
  FDRE \s_input_rs232_rx_ack_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\s_input_rs232_rx_ack[0]_i_1_n_0 ),
        .Q(input_rs232_rx_ack),
        .R(internal_rst_reg));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \s_output_am_out[23]_i_1 
       (.I0(\s_output_am_out[23]_i_2_n_0 ),
        .I1(write_output[3]),
        .I2(write_output[2]),
        .I3(state[1]),
        .I4(state[2]),
        .I5(state[0]),
        .O(\s_output_am_out_reg[0]_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \s_output_am_out[23]_i_2 
       (.I0(\s_output_freq_out[31]_i_2_n_0 ),
        .I1(write_output[1]),
        .I2(write_output[0]),
        .O(\s_output_am_out[23]_i_2_n_0 ));
  FDRE \s_output_am_out_reg[0] 
       (.C(clk),
        .CE(\s_output_am_out_reg[0]_0 ),
        .D(write_value[0]),
        .Q(output_am_out[0]),
        .R(1'b0));
  FDRE \s_output_am_out_reg[16] 
       (.C(clk),
        .CE(\s_output_am_out_reg[0]_0 ),
        .D(write_value[16]),
        .Q(output_am_out[8]),
        .R(1'b0));
  FDRE \s_output_am_out_reg[17] 
       (.C(clk),
        .CE(\s_output_am_out_reg[0]_0 ),
        .D(write_value[17]),
        .Q(output_am_out[9]),
        .R(1'b0));
  FDRE \s_output_am_out_reg[18] 
       (.C(clk),
        .CE(\s_output_am_out_reg[0]_0 ),
        .D(write_value[18]),
        .Q(output_am_out[10]),
        .R(1'b0));
  FDRE \s_output_am_out_reg[19] 
       (.C(clk),
        .CE(\s_output_am_out_reg[0]_0 ),
        .D(write_value[19]),
        .Q(output_am_out[11]),
        .R(1'b0));
  FDRE \s_output_am_out_reg[1] 
       (.C(clk),
        .CE(\s_output_am_out_reg[0]_0 ),
        .D(write_value[1]),
        .Q(output_am_out[1]),
        .R(1'b0));
  FDRE \s_output_am_out_reg[20] 
       (.C(clk),
        .CE(\s_output_am_out_reg[0]_0 ),
        .D(write_value[20]),
        .Q(output_am_out[12]),
        .R(1'b0));
  FDRE \s_output_am_out_reg[21] 
       (.C(clk),
        .CE(\s_output_am_out_reg[0]_0 ),
        .D(write_value[21]),
        .Q(output_am_out[13]),
        .R(1'b0));
  FDRE \s_output_am_out_reg[22] 
       (.C(clk),
        .CE(\s_output_am_out_reg[0]_0 ),
        .D(write_value[22]),
        .Q(output_am_out[14]),
        .R(1'b0));
  FDRE \s_output_am_out_reg[23] 
       (.C(clk),
        .CE(\s_output_am_out_reg[0]_0 ),
        .D(write_value[23]),
        .Q(output_am_out[15]),
        .R(1'b0));
  FDRE \s_output_am_out_reg[2] 
       (.C(clk),
        .CE(\s_output_am_out_reg[0]_0 ),
        .D(write_value[2]),
        .Q(output_am_out[2]),
        .R(1'b0));
  FDRE \s_output_am_out_reg[3] 
       (.C(clk),
        .CE(\s_output_am_out_reg[0]_0 ),
        .D(write_value[3]),
        .Q(output_am_out[3]),
        .R(1'b0));
  FDRE \s_output_am_out_reg[4] 
       (.C(clk),
        .CE(\s_output_am_out_reg[0]_0 ),
        .D(write_value[4]),
        .Q(output_am_out[4]),
        .R(1'b0));
  FDRE \s_output_am_out_reg[5] 
       (.C(clk),
        .CE(\s_output_am_out_reg[0]_0 ),
        .D(write_value[5]),
        .Q(output_am_out[5]),
        .R(1'b0));
  FDRE \s_output_am_out_reg[6] 
       (.C(clk),
        .CE(\s_output_am_out_reg[0]_0 ),
        .D(write_value[6]),
        .Q(output_am_out[6]),
        .R(1'b0));
  FDRE \s_output_am_out_reg[7] 
       (.C(clk),
        .CE(\s_output_am_out_reg[0]_0 ),
        .D(write_value[7]),
        .Q(output_am_out[7]),
        .R(1'b0));
  FDRE \s_output_am_out_stb_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(input_ack_reg),
        .Q(\s_output_am_out_stb_reg[0]_0 ),
        .R(internal_rst_reg));
  LUT6 #(
    .INIT(64'hFFFFFFDF00200000)) 
    \s_output_ctl_out[0]_i_1 
       (.I0(\s_output_freq_out[31]_i_2_n_0 ),
        .I1(write_output[1]),
        .I2(write_output[0]),
        .I3(\s_output_ctl_out[2]_i_2_n_0 ),
        .I4(write_value[0]),
        .I5(control),
        .O(\s_output_ctl_out[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFDF00200000)) 
    \s_output_ctl_out[1]_i_1 
       (.I0(\s_output_freq_out[31]_i_2_n_0 ),
        .I1(write_output[1]),
        .I2(write_output[0]),
        .I3(\s_output_ctl_out[2]_i_2_n_0 ),
        .I4(write_value[1]),
        .I5(tx_pa_reg[0]),
        .O(\s_output_ctl_out[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFDF00200000)) 
    \s_output_ctl_out[2]_i_1 
       (.I0(\s_output_freq_out[31]_i_2_n_0 ),
        .I1(write_output[1]),
        .I2(write_output[0]),
        .I3(\s_output_ctl_out[2]_i_2_n_0 ),
        .I4(write_value[2]),
        .I5(tx_pa_reg[1]),
        .O(\s_output_ctl_out[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \s_output_ctl_out[2]_i_2 
       (.I0(state[0]),
        .I1(state[2]),
        .I2(state[1]),
        .I3(write_output[2]),
        .I4(write_output[3]),
        .O(\s_output_ctl_out[2]_i_2_n_0 ));
  FDRE \s_output_ctl_out_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\s_output_ctl_out[0]_i_1_n_0 ),
        .Q(control),
        .R(1'b0));
  FDRE \s_output_ctl_out_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\s_output_ctl_out[1]_i_1_n_0 ),
        .Q(tx_pa_reg[0]),
        .R(1'b0));
  FDRE \s_output_ctl_out_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\s_output_ctl_out[2]_i_1_n_0 ),
        .Q(tx_pa_reg[1]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFDF0020)) 
    \s_output_ctl_out_stb[0]_i_1 
       (.I0(\s_output_freq_out[31]_i_2_n_0 ),
        .I1(write_output[1]),
        .I2(write_output[0]),
        .I3(\s_output_ctl_out[2]_i_2_n_0 ),
        .I4(tx_rx_reg),
        .O(\s_output_ctl_out_stb[0]_i_1_n_0 ));
  FDRE \s_output_ctl_out_stb_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\s_output_ctl_out_stb[0]_i_1_n_0 ),
        .Q(tx_rx_reg),
        .R(internal_rst_reg));
  LUT4 #(
    .INIT(16'h0002)) 
    \s_output_freq_out[31]_i_1 
       (.I0(\s_output_freq_out[31]_i_2_n_0 ),
        .I1(write_output[3]),
        .I2(write_output[2]),
        .I3(\s_output_freq_out[31]_i_3_n_0 ),
        .O(\s_output_freq_out[31]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \s_output_freq_out[31]_i_2 
       (.I0(\state[3]_i_6_n_0 ),
        .I1(state[3]),
        .O(\s_output_freq_out[31]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \s_output_freq_out[31]_i_3 
       (.I0(write_output[1]),
        .I1(state[1]),
        .I2(state[2]),
        .I3(state[0]),
        .I4(write_output[0]),
        .O(\s_output_freq_out[31]_i_3_n_0 ));
  FDRE \s_output_freq_out_reg[0] 
       (.C(clk),
        .CE(\s_output_freq_out[31]_i_1_n_0 ),
        .D(write_value[0]),
        .Q(output_freq_out[0]),
        .R(1'b0));
  FDRE \s_output_freq_out_reg[10] 
       (.C(clk),
        .CE(\s_output_freq_out[31]_i_1_n_0 ),
        .D(write_value[10]),
        .Q(output_freq_out[10]),
        .R(1'b0));
  FDRE \s_output_freq_out_reg[11] 
       (.C(clk),
        .CE(\s_output_freq_out[31]_i_1_n_0 ),
        .D(write_value[11]),
        .Q(output_freq_out[11]),
        .R(1'b0));
  FDRE \s_output_freq_out_reg[12] 
       (.C(clk),
        .CE(\s_output_freq_out[31]_i_1_n_0 ),
        .D(write_value[12]),
        .Q(output_freq_out[12]),
        .R(1'b0));
  FDRE \s_output_freq_out_reg[13] 
       (.C(clk),
        .CE(\s_output_freq_out[31]_i_1_n_0 ),
        .D(write_value[13]),
        .Q(output_freq_out[13]),
        .R(1'b0));
  FDRE \s_output_freq_out_reg[14] 
       (.C(clk),
        .CE(\s_output_freq_out[31]_i_1_n_0 ),
        .D(write_value[14]),
        .Q(output_freq_out[14]),
        .R(1'b0));
  FDRE \s_output_freq_out_reg[15] 
       (.C(clk),
        .CE(\s_output_freq_out[31]_i_1_n_0 ),
        .D(write_value[15]),
        .Q(output_freq_out[15]),
        .R(1'b0));
  FDRE \s_output_freq_out_reg[16] 
       (.C(clk),
        .CE(\s_output_freq_out[31]_i_1_n_0 ),
        .D(write_value[16]),
        .Q(output_freq_out[16]),
        .R(1'b0));
  FDRE \s_output_freq_out_reg[17] 
       (.C(clk),
        .CE(\s_output_freq_out[31]_i_1_n_0 ),
        .D(write_value[17]),
        .Q(output_freq_out[17]),
        .R(1'b0));
  FDRE \s_output_freq_out_reg[18] 
       (.C(clk),
        .CE(\s_output_freq_out[31]_i_1_n_0 ),
        .D(write_value[18]),
        .Q(output_freq_out[18]),
        .R(1'b0));
  FDRE \s_output_freq_out_reg[19] 
       (.C(clk),
        .CE(\s_output_freq_out[31]_i_1_n_0 ),
        .D(write_value[19]),
        .Q(output_freq_out[19]),
        .R(1'b0));
  FDRE \s_output_freq_out_reg[1] 
       (.C(clk),
        .CE(\s_output_freq_out[31]_i_1_n_0 ),
        .D(write_value[1]),
        .Q(output_freq_out[1]),
        .R(1'b0));
  FDRE \s_output_freq_out_reg[20] 
       (.C(clk),
        .CE(\s_output_freq_out[31]_i_1_n_0 ),
        .D(write_value[20]),
        .Q(output_freq_out[20]),
        .R(1'b0));
  FDRE \s_output_freq_out_reg[21] 
       (.C(clk),
        .CE(\s_output_freq_out[31]_i_1_n_0 ),
        .D(write_value[21]),
        .Q(output_freq_out[21]),
        .R(1'b0));
  FDRE \s_output_freq_out_reg[22] 
       (.C(clk),
        .CE(\s_output_freq_out[31]_i_1_n_0 ),
        .D(write_value[22]),
        .Q(output_freq_out[22]),
        .R(1'b0));
  FDRE \s_output_freq_out_reg[23] 
       (.C(clk),
        .CE(\s_output_freq_out[31]_i_1_n_0 ),
        .D(write_value[23]),
        .Q(output_freq_out[23]),
        .R(1'b0));
  FDRE \s_output_freq_out_reg[24] 
       (.C(clk),
        .CE(\s_output_freq_out[31]_i_1_n_0 ),
        .D(write_value[24]),
        .Q(output_freq_out[24]),
        .R(1'b0));
  FDRE \s_output_freq_out_reg[25] 
       (.C(clk),
        .CE(\s_output_freq_out[31]_i_1_n_0 ),
        .D(write_value[25]),
        .Q(output_freq_out[25]),
        .R(1'b0));
  FDRE \s_output_freq_out_reg[26] 
       (.C(clk),
        .CE(\s_output_freq_out[31]_i_1_n_0 ),
        .D(write_value[26]),
        .Q(output_freq_out[26]),
        .R(1'b0));
  FDRE \s_output_freq_out_reg[27] 
       (.C(clk),
        .CE(\s_output_freq_out[31]_i_1_n_0 ),
        .D(write_value[27]),
        .Q(output_freq_out[27]),
        .R(1'b0));
  FDRE \s_output_freq_out_reg[28] 
       (.C(clk),
        .CE(\s_output_freq_out[31]_i_1_n_0 ),
        .D(write_value[28]),
        .Q(output_freq_out[28]),
        .R(1'b0));
  FDRE \s_output_freq_out_reg[29] 
       (.C(clk),
        .CE(\s_output_freq_out[31]_i_1_n_0 ),
        .D(write_value[29]),
        .Q(output_freq_out[29]),
        .R(1'b0));
  FDRE \s_output_freq_out_reg[2] 
       (.C(clk),
        .CE(\s_output_freq_out[31]_i_1_n_0 ),
        .D(write_value[2]),
        .Q(output_freq_out[2]),
        .R(1'b0));
  FDRE \s_output_freq_out_reg[30] 
       (.C(clk),
        .CE(\s_output_freq_out[31]_i_1_n_0 ),
        .D(write_value[30]),
        .Q(output_freq_out[30]),
        .R(1'b0));
  FDRE \s_output_freq_out_reg[31] 
       (.C(clk),
        .CE(\s_output_freq_out[31]_i_1_n_0 ),
        .D(write_value[31]),
        .Q(output_freq_out[31]),
        .R(1'b0));
  FDRE \s_output_freq_out_reg[3] 
       (.C(clk),
        .CE(\s_output_freq_out[31]_i_1_n_0 ),
        .D(write_value[3]),
        .Q(output_freq_out[3]),
        .R(1'b0));
  FDRE \s_output_freq_out_reg[4] 
       (.C(clk),
        .CE(\s_output_freq_out[31]_i_1_n_0 ),
        .D(write_value[4]),
        .Q(output_freq_out[4]),
        .R(1'b0));
  FDRE \s_output_freq_out_reg[5] 
       (.C(clk),
        .CE(\s_output_freq_out[31]_i_1_n_0 ),
        .D(write_value[5]),
        .Q(output_freq_out[5]),
        .R(1'b0));
  FDRE \s_output_freq_out_reg[6] 
       (.C(clk),
        .CE(\s_output_freq_out[31]_i_1_n_0 ),
        .D(write_value[6]),
        .Q(output_freq_out[6]),
        .R(1'b0));
  FDRE \s_output_freq_out_reg[7] 
       (.C(clk),
        .CE(\s_output_freq_out[31]_i_1_n_0 ),
        .D(write_value[7]),
        .Q(output_freq_out[7]),
        .R(1'b0));
  FDRE \s_output_freq_out_reg[8] 
       (.C(clk),
        .CE(\s_output_freq_out[31]_i_1_n_0 ),
        .D(write_value[8]),
        .Q(output_freq_out[8]),
        .R(1'b0));
  FDRE \s_output_freq_out_reg[9] 
       (.C(clk),
        .CE(\s_output_freq_out[31]_i_1_n_0 ),
        .D(write_value[9]),
        .Q(output_freq_out[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFD0002)) 
    \s_output_freq_out_stb[0]_i_1 
       (.I0(\s_output_freq_out[31]_i_2_n_0 ),
        .I1(write_output[3]),
        .I2(write_output[2]),
        .I3(\s_output_freq_out[31]_i_3_n_0 ),
        .I4(E),
        .O(\s_output_freq_out_stb[0]_i_1_n_0 ));
  FDRE \s_output_freq_out_stb_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\s_output_freq_out_stb[0]_i_1_n_0 ),
        .Q(E),
        .R(internal_rst_reg));
  LUT4 #(
    .INIT(16'h0020)) 
    \s_output_gps_tx[7]_i_1 
       (.I0(\s_output_freq_out[31]_i_2_n_0 ),
        .I1(write_output[3]),
        .I2(write_output[2]),
        .I3(\s_output_freq_out[31]_i_3_n_0 ),
        .O(\s_output_gps_tx[7]_i_1_n_0 ));
  FDRE \s_output_gps_tx_reg[0] 
       (.C(clk),
        .CE(\s_output_gps_tx[7]_i_1_n_0 ),
        .D(write_value[0]),
        .Q(output_gps_tx[0]),
        .R(1'b0));
  FDRE \s_output_gps_tx_reg[1] 
       (.C(clk),
        .CE(\s_output_gps_tx[7]_i_1_n_0 ),
        .D(write_value[1]),
        .Q(output_gps_tx[1]),
        .R(1'b0));
  FDRE \s_output_gps_tx_reg[2] 
       (.C(clk),
        .CE(\s_output_gps_tx[7]_i_1_n_0 ),
        .D(write_value[2]),
        .Q(output_gps_tx[2]),
        .R(1'b0));
  FDRE \s_output_gps_tx_reg[3] 
       (.C(clk),
        .CE(\s_output_gps_tx[7]_i_1_n_0 ),
        .D(write_value[3]),
        .Q(output_gps_tx[3]),
        .R(1'b0));
  FDRE \s_output_gps_tx_reg[4] 
       (.C(clk),
        .CE(\s_output_gps_tx[7]_i_1_n_0 ),
        .D(write_value[4]),
        .Q(output_gps_tx[4]),
        .R(1'b0));
  FDRE \s_output_gps_tx_reg[5] 
       (.C(clk),
        .CE(\s_output_gps_tx[7]_i_1_n_0 ),
        .D(write_value[5]),
        .Q(output_gps_tx[5]),
        .R(1'b0));
  FDRE \s_output_gps_tx_reg[6] 
       (.C(clk),
        .CE(\s_output_gps_tx[7]_i_1_n_0 ),
        .D(write_value[6]),
        .Q(output_gps_tx[6]),
        .R(1'b0));
  FDRE \s_output_gps_tx_reg[7] 
       (.C(clk),
        .CE(\s_output_gps_tx[7]_i_1_n_0 ),
        .D(write_value[7]),
        .Q(output_gps_tx[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFDFFFFF00200020)) 
    \s_output_gps_tx_stb[0]_i_1 
       (.I0(\s_output_freq_out[31]_i_2_n_0 ),
        .I1(write_output[3]),
        .I2(write_output[2]),
        .I3(\s_output_freq_out[31]_i_3_n_0 ),
        .I4(output_gps_tx_ack),
        .I5(output_gps_tx_stb),
        .O(\s_output_gps_tx_stb[0]_i_1_n_0 ));
  FDRE \s_output_gps_tx_stb_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\s_output_gps_tx_stb[0]_i_1_n_0 ),
        .Q(output_gps_tx_stb),
        .R(internal_rst_reg));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \s_output_leds[7]_i_1 
       (.I0(\s_output_am_out[23]_i_2_n_0 ),
        .I1(state[1]),
        .I2(write_output[2]),
        .I3(write_output[3]),
        .I4(state[2]),
        .I5(state[0]),
        .O(\s_output_leds_reg[0]_0 ));
  FDRE \s_output_leds_reg[0] 
       (.C(clk),
        .CE(\s_output_leds_reg[0]_0 ),
        .D(write_value[0]),
        .Q(output_leds[0]),
        .R(1'b0));
  FDRE \s_output_leds_reg[1] 
       (.C(clk),
        .CE(\s_output_leds_reg[0]_0 ),
        .D(write_value[1]),
        .Q(output_leds[1]),
        .R(1'b0));
  FDRE \s_output_leds_reg[2] 
       (.C(clk),
        .CE(\s_output_leds_reg[0]_0 ),
        .D(write_value[2]),
        .Q(output_leds[2]),
        .R(1'b0));
  FDRE \s_output_leds_reg[3] 
       (.C(clk),
        .CE(\s_output_leds_reg[0]_0 ),
        .D(write_value[3]),
        .Q(output_leds[3]),
        .R(1'b0));
  FDRE \s_output_leds_reg[4] 
       (.C(clk),
        .CE(\s_output_leds_reg[0]_0 ),
        .D(write_value[4]),
        .Q(output_leds[4]),
        .R(1'b0));
  FDRE \s_output_leds_reg[5] 
       (.C(clk),
        .CE(\s_output_leds_reg[0]_0 ),
        .D(write_value[5]),
        .Q(output_leds[5]),
        .R(1'b0));
  FDRE \s_output_leds_reg[6] 
       (.C(clk),
        .CE(\s_output_leds_reg[0]_0 ),
        .D(write_value[6]),
        .Q(output_leds[6]),
        .R(1'b0));
  FDRE \s_output_leds_reg[7] 
       (.C(clk),
        .CE(\s_output_leds_reg[0]_0 ),
        .D(write_value[7]),
        .Q(output_leds[7]),
        .R(1'b0));
  FDRE \s_output_leds_stb_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\s_output_leds_stb_reg[0]_0 ),
        .Q(\leds_reg[0] ),
        .R(internal_rst_reg));
  LUT5 #(
    .INIT(32'h00000020)) 
    \s_output_rs232_tx[7]_i_1 
       (.I0(\s_output_freq_out[31]_i_2_n_0 ),
        .I1(write_output[0]),
        .I2(write_output[2]),
        .I3(write_output[3]),
        .I4(\s_output_rs232_tx[7]_i_2_n_0 ),
        .O(\s_output_rs232_tx_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \s_output_rs232_tx[7]_i_2 
       (.I0(state[0]),
        .I1(state[2]),
        .I2(state[1]),
        .I3(write_output[1]),
        .O(\s_output_rs232_tx[7]_i_2_n_0 ));
  FDRE \s_output_rs232_tx_reg[0] 
       (.C(clk),
        .CE(\s_output_rs232_tx_reg[0]_0 ),
        .D(write_value[0]),
        .Q(output_rs232_tx[0]),
        .R(1'b0));
  FDRE \s_output_rs232_tx_reg[1] 
       (.C(clk),
        .CE(\s_output_rs232_tx_reg[0]_0 ),
        .D(write_value[1]),
        .Q(output_rs232_tx[1]),
        .R(1'b0));
  FDRE \s_output_rs232_tx_reg[2] 
       (.C(clk),
        .CE(\s_output_rs232_tx_reg[0]_0 ),
        .D(write_value[2]),
        .Q(output_rs232_tx[2]),
        .R(1'b0));
  FDRE \s_output_rs232_tx_reg[3] 
       (.C(clk),
        .CE(\s_output_rs232_tx_reg[0]_0 ),
        .D(write_value[3]),
        .Q(output_rs232_tx[3]),
        .R(1'b0));
  FDRE \s_output_rs232_tx_reg[4] 
       (.C(clk),
        .CE(\s_output_rs232_tx_reg[0]_0 ),
        .D(write_value[4]),
        .Q(output_rs232_tx[4]),
        .R(1'b0));
  FDRE \s_output_rs232_tx_reg[5] 
       (.C(clk),
        .CE(\s_output_rs232_tx_reg[0]_0 ),
        .D(write_value[5]),
        .Q(output_rs232_tx[5]),
        .R(1'b0));
  FDRE \s_output_rs232_tx_reg[6] 
       (.C(clk),
        .CE(\s_output_rs232_tx_reg[0]_0 ),
        .D(write_value[6]),
        .Q(output_rs232_tx[6]),
        .R(1'b0));
  FDRE \s_output_rs232_tx_reg[7] 
       (.C(clk),
        .CE(\s_output_rs232_tx_reg[0]_0 ),
        .D(write_value[7]),
        .Q(output_rs232_tx[7]),
        .R(1'b0));
  FDRE \s_output_rs232_tx_stb_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(S_IN1_ACK_reg),
        .Q(output_rs232_tx_stb),
        .R(internal_rst_reg));
  LUT4 #(
    .INIT(16'hFEFF)) 
    \state[0]_i_1 
       (.I0(state[3]),
        .I1(state[2]),
        .I2(\state[0]_i_2_n_0 ),
        .I3(state[0]),
        .O(\state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h022000080AA00020)) 
    \state[0]_i_2 
       (.I0(state[1]),
        .I1(opcode_2[2]),
        .I2(opcode_2[3]),
        .I3(opcode_2[0]),
        .I4(opcode_2[1]),
        .I5(opcode_2[4]),
        .O(\state[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF40000440)) 
    \state[1]_i_1 
       (.I0(opcode_2[2]),
        .I1(opcode_2[3]),
        .I2(opcode_2[0]),
        .I3(opcode_2[1]),
        .I4(opcode_2[4]),
        .I5(\state[3]_i_5_n_0 ),
        .O(\state[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000100428)) 
    \state[2]_i_1 
       (.I0(opcode_2[0]),
        .I1(opcode_2[3]),
        .I2(opcode_2[2]),
        .I3(opcode_2[1]),
        .I4(opcode_2[4]),
        .I5(\state[3]_i_5_n_0 ),
        .O(\state[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h003F77FC00004400)) 
    \state[3]_i_1 
       (.I0(\state[3]_i_3_n_0 ),
        .I1(state[1]),
        .I2(state[0]),
        .I3(state[2]),
        .I4(state[3]),
        .I5(\state[3]_i_4_n_0 ),
        .O(\state[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00F3FCB000000000)) 
    \state[3]_i_10 
       (.I0(\program_counter[15]_i_8_n_0 ),
        .I1(opcode_2[1]),
        .I2(opcode_2[2]),
        .I3(opcode_2[0]),
        .I4(opcode_2[4]),
        .I5(opcode_2[3]),
        .O(\state[3]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h32FCFFF033FF30F0)) 
    \state[3]_i_11 
       (.I0(\program_counter[15]_i_8_n_0 ),
        .I1(opcode_2[4]),
        .I2(opcode_2[3]),
        .I3(opcode_2[0]),
        .I4(opcode_2[2]),
        .I5(opcode_2[1]),
        .O(\state[3]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h092E)) 
    \state[3]_i_12 
       (.I0(state[1]),
        .I1(state[2]),
        .I2(state[3]),
        .I3(state[0]),
        .O(\state[3]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \state[3]_i_13 
       (.I0(write_output[28]),
        .I1(write_output[20]),
        .I2(write_output[7]),
        .I3(write_output[9]),
        .I4(\state[3]_i_17_n_0 ),
        .O(\state[3]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \state[3]_i_14 
       (.I0(\state[3]_i_18_n_0 ),
        .I1(write_output[13]),
        .I2(write_output[12]),
        .I3(write_output[15]),
        .I4(write_output[16]),
        .I5(\state[3]_i_19_n_0 ),
        .O(\state[3]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \state[3]_i_15 
       (.I0(output_gps_tx_stb),
        .I1(output_gps_tx_ack),
        .O(\state[3]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'h0F800080)) 
    \state[3]_i_16 
       (.I0(\s_output_am_out_stb_reg[0]_0 ),
        .I1(output_tx_am_ack),
        .I2(write_output[2]),
        .I3(write_output[3]),
        .I4(\leds_reg[0] ),
        .O(\state[3]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \state[3]_i_17 
       (.I0(write_output[26]),
        .I1(write_output[5]),
        .I2(write_output[24]),
        .I3(write_output[4]),
        .O(\state[3]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \state[3]_i_18 
       (.I0(write_output[22]),
        .I1(write_output[31]),
        .I2(write_output[6]),
        .I3(write_output[8]),
        .O(\state[3]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \state[3]_i_19 
       (.I0(write_output[10]),
        .I1(write_output[27]),
        .I2(write_output[14]),
        .I3(write_output[30]),
        .I4(\state[3]_i_20_n_0 ),
        .O(\state[3]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h0000000008280000)) 
    \state[3]_i_2 
       (.I0(opcode_2[4]),
        .I1(opcode_2[3]),
        .I2(opcode_2[2]),
        .I3(opcode_2[0]),
        .I4(opcode_2[1]),
        .I5(\state[3]_i_5_n_0 ),
        .O(\state[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \state[3]_i_20 
       (.I0(write_output[18]),
        .I1(write_output[17]),
        .I2(write_output[29]),
        .I3(write_output[25]),
        .O(\state[3]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h35F5353535F5F5F5)) 
    \state[3]_i_3 
       (.I0(\result[31]_i_3_n_0 ),
        .I1(\state[3]_i_6_n_0 ),
        .I2(\state[3]_i_7_n_0 ),
        .I3(\state[3]_i_8_n_0 ),
        .I4(write_output[0]),
        .I5(\state[3]_i_9_n_0 ),
        .O(\state[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF044)) 
    \state[3]_i_4 
       (.I0(\state[3]_i_10_n_0 ),
        .I1(\state[3]_i_11_n_0 ),
        .I2(\timer[31]_i_3_n_0 ),
        .I3(\state[3]_i_7_n_0 ),
        .I4(\state[3]_i_12_n_0 ),
        .O(\state[3]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hDF)) 
    \state[3]_i_5 
       (.I0(state[0]),
        .I1(state[2]),
        .I2(state[1]),
        .O(\state[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \state[3]_i_6 
       (.I0(\state[3]_i_13_n_0 ),
        .I1(write_output[19]),
        .I2(write_output[23]),
        .I3(write_output[21]),
        .I4(write_output[11]),
        .I5(\state[3]_i_14_n_0 ),
        .O(\state[3]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h193E)) 
    \state[3]_i_7 
       (.I0(state[0]),
        .I1(state[2]),
        .I2(state[3]),
        .I3(state[1]),
        .O(\state[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h1140004055404440)) 
    \state[3]_i_8 
       (.I0(write_output[3]),
        .I1(write_output[2]),
        .I2(tx_rx_reg),
        .I3(write_output[1]),
        .I4(E),
        .I5(\state[3]_i_15_n_0 ),
        .O(\state[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h4000FFFF40000000)) 
    \state[3]_i_9 
       (.I0(write_output[3]),
        .I1(output_rs232_tx_stb),
        .I2(output_rs232_tx_ack),
        .I3(write_output[2]),
        .I4(write_output[1]),
        .I5(\state[3]_i_16_n_0 ),
        .O(\state[3]_i_9_n_0 ));
  FDSE \state_reg[0] 
       (.C(clk),
        .CE(\state[3]_i_1_n_0 ),
        .D(\state[0]_i_1_n_0 ),
        .Q(state[0]),
        .S(internal_rst_reg));
  FDRE \state_reg[1] 
       (.C(clk),
        .CE(\state[3]_i_1_n_0 ),
        .D(\state[1]_i_1_n_0 ),
        .Q(state[1]),
        .R(internal_rst_reg));
  FDRE \state_reg[2] 
       (.C(clk),
        .CE(\state[3]_i_1_n_0 ),
        .D(\state[2]_i_1_n_0 ),
        .Q(state[2]),
        .R(internal_rst_reg));
  FDRE \state_reg[3] 
       (.C(clk),
        .CE(\state[3]_i_1_n_0 ),
        .D(\state[3]_i_2_n_0 ),
        .Q(state[3]),
        .R(internal_rst_reg));
  LUT4 #(
    .INIT(16'h11D1)) 
    \timer[0]_i_1 
       (.I0(timer[0]),
        .I1(state[1]),
        .I2(\read_input[0]_i_1_n_0 ),
        .I3(opcode_2[1]),
        .O(p_1_in__0[0]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \timer[10]_i_1 
       (.I0(\read_input[10]_i_1_n_0 ),
        .I1(opcode_2[1]),
        .I2(state[1]),
        .I3(timer0[10]),
        .O(p_1_in__0[10]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \timer[11]_i_1 
       (.I0(\read_input[11]_i_1_n_0 ),
        .I1(opcode_2[1]),
        .I2(state[1]),
        .I3(timer0[11]),
        .O(p_1_in__0[11]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \timer[12]_i_1 
       (.I0(\read_input[12]_i_1_n_0 ),
        .I1(opcode_2[1]),
        .I2(state[1]),
        .I3(timer0[12]),
        .O(p_1_in__0[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \timer[12]_i_3 
       (.I0(timer[12]),
        .O(\timer[12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \timer[12]_i_4 
       (.I0(timer[11]),
        .O(\timer[12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \timer[12]_i_5 
       (.I0(timer[10]),
        .O(\timer[12]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \timer[12]_i_6 
       (.I0(timer[9]),
        .O(\timer[12]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \timer[13]_i_1 
       (.I0(\read_input[13]_i_1_n_0 ),
        .I1(opcode_2[1]),
        .I2(state[1]),
        .I3(timer0[13]),
        .O(p_1_in__0[13]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \timer[14]_i_1 
       (.I0(\read_input[14]_i_1_n_0 ),
        .I1(opcode_2[1]),
        .I2(state[1]),
        .I3(timer0[14]),
        .O(p_1_in__0[14]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \timer[15]_i_1 
       (.I0(\read_input[15]_i_1_n_0 ),
        .I1(opcode_2[1]),
        .I2(state[1]),
        .I3(timer0[15]),
        .O(p_1_in__0[15]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \timer[16]_i_1 
       (.I0(p_1_in[0]),
        .I1(opcode_2[1]),
        .I2(state[1]),
        .I3(timer0[16]),
        .O(p_1_in__0[16]));
  LUT1 #(
    .INIT(2'h1)) 
    \timer[16]_i_3 
       (.I0(timer[16]),
        .O(\timer[16]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \timer[16]_i_4 
       (.I0(timer[15]),
        .O(\timer[16]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \timer[16]_i_5 
       (.I0(timer[14]),
        .O(\timer[16]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \timer[16]_i_6 
       (.I0(timer[13]),
        .O(\timer[16]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \timer[17]_i_1 
       (.I0(p_1_in[1]),
        .I1(opcode_2[1]),
        .I2(state[1]),
        .I3(timer0[17]),
        .O(p_1_in__0[17]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \timer[18]_i_1 
       (.I0(p_1_in[2]),
        .I1(opcode_2[1]),
        .I2(state[1]),
        .I3(timer0[18]),
        .O(p_1_in__0[18]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \timer[19]_i_1 
       (.I0(p_1_in[3]),
        .I1(opcode_2[1]),
        .I2(state[1]),
        .I3(timer0[19]),
        .O(p_1_in__0[19]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \timer[1]_i_1 
       (.I0(\read_input[1]_i_1_n_0 ),
        .I1(opcode_2[1]),
        .I2(state[1]),
        .I3(timer0[1]),
        .O(p_1_in__0[1]));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \timer[20]_i_1 
       (.I0(register_a[20]),
        .I1(operand_a1),
        .I2(result[20]),
        .I3(opcode_2[1]),
        .I4(state[1]),
        .I5(timer0[20]),
        .O(p_1_in__0[20]));
  LUT1 #(
    .INIT(2'h1)) 
    \timer[20]_i_3 
       (.I0(timer[20]),
        .O(\timer[20]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \timer[20]_i_4 
       (.I0(timer[19]),
        .O(\timer[20]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \timer[20]_i_5 
       (.I0(timer[18]),
        .O(\timer[20]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \timer[20]_i_6 
       (.I0(timer[17]),
        .O(\timer[20]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \timer[21]_i_1 
       (.I0(p_1_in[5]),
        .I1(opcode_2[1]),
        .I2(state[1]),
        .I3(timer0[21]),
        .O(p_1_in__0[21]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \timer[22]_i_1 
       (.I0(p_1_in[6]),
        .I1(opcode_2[1]),
        .I2(state[1]),
        .I3(timer0[22]),
        .O(p_1_in__0[22]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \timer[23]_i_1 
       (.I0(p_1_in[7]),
        .I1(opcode_2[1]),
        .I2(state[1]),
        .I3(timer0[23]),
        .O(p_1_in__0[23]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \timer[24]_i_1 
       (.I0(p_1_in[8]),
        .I1(opcode_2[1]),
        .I2(state[1]),
        .I3(timer0[24]),
        .O(p_1_in__0[24]));
  LUT1 #(
    .INIT(2'h1)) 
    \timer[24]_i_3 
       (.I0(timer[24]),
        .O(\timer[24]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \timer[24]_i_4 
       (.I0(timer[23]),
        .O(\timer[24]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \timer[24]_i_5 
       (.I0(timer[22]),
        .O(\timer[24]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \timer[24]_i_6 
       (.I0(timer[21]),
        .O(\timer[24]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \timer[25]_i_1 
       (.I0(register_a[25]),
        .I1(operand_a1),
        .I2(result[25]),
        .I3(opcode_2[1]),
        .I4(state[1]),
        .I5(timer0[25]),
        .O(p_1_in__0[25]));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \timer[26]_i_1 
       (.I0(register_a[26]),
        .I1(operand_a1),
        .I2(result[26]),
        .I3(opcode_2[1]),
        .I4(state[1]),
        .I5(timer0[26]),
        .O(p_1_in__0[26]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \timer[27]_i_1 
       (.I0(p_1_in[11]),
        .I1(opcode_2[1]),
        .I2(state[1]),
        .I3(timer0[27]),
        .O(p_1_in__0[27]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \timer[28]_i_1 
       (.I0(p_1_in[12]),
        .I1(opcode_2[1]),
        .I2(state[1]),
        .I3(timer0[28]),
        .O(p_1_in__0[28]));
  LUT1 #(
    .INIT(2'h1)) 
    \timer[28]_i_3 
       (.I0(timer[28]),
        .O(\timer[28]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \timer[28]_i_4 
       (.I0(timer[27]),
        .O(\timer[28]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \timer[28]_i_5 
       (.I0(timer[26]),
        .O(\timer[28]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \timer[28]_i_6 
       (.I0(timer[25]),
        .O(\timer[28]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \timer[29]_i_1 
       (.I0(p_1_in[13]),
        .I1(opcode_2[1]),
        .I2(state[1]),
        .I3(timer0[29]),
        .O(p_1_in__0[29]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \timer[2]_i_1 
       (.I0(\read_input[2]_i_1_n_0 ),
        .I1(opcode_2[1]),
        .I2(state[1]),
        .I3(timer0[2]),
        .O(p_1_in__0[2]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \timer[30]_i_1 
       (.I0(p_1_in[14]),
        .I1(opcode_2[1]),
        .I2(state[1]),
        .I3(timer0[30]),
        .O(p_1_in__0[30]));
  LUT6 #(
    .INIT(64'hFFFFFFFF00040500)) 
    \timer[31]_i_1 
       (.I0(\timer[31]_i_3_n_0 ),
        .I1(state[0]),
        .I2(state[1]),
        .I3(state[3]),
        .I4(state[2]),
        .I5(\timer[31]_i_4_n_0 ),
        .O(\timer[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFDFFFFFFFFF)) 
    \timer[31]_i_10 
       (.I0(opcode_2[4]),
        .I1(opcode_2[0]),
        .I2(state[1]),
        .I3(state[2]),
        .I4(state[3]),
        .I5(state[0]),
        .O(\timer[31]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \timer[31]_i_11 
       (.I0(timer[31]),
        .O(\timer[31]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \timer[31]_i_12 
       (.I0(timer[30]),
        .O(\timer[31]_i_12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \timer[31]_i_13 
       (.I0(timer[29]),
        .O(\timer[31]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \timer[31]_i_14 
       (.I0(timer[28]),
        .I1(timer[29]),
        .I2(timer[31]),
        .I3(timer[30]),
        .O(\timer[31]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \timer[31]_i_15 
       (.I0(timer[16]),
        .I1(timer[17]),
        .I2(timer[18]),
        .I3(timer[19]),
        .O(\timer[31]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \timer[31]_i_16 
       (.I0(timer[12]),
        .I1(timer[13]),
        .I2(timer[14]),
        .I3(timer[15]),
        .O(\timer[31]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \timer[31]_i_17 
       (.I0(timer[0]),
        .I1(timer[1]),
        .I2(timer[2]),
        .I3(timer[3]),
        .O(\timer[31]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \timer[31]_i_2 
       (.I0(p_1_in[15]),
        .I1(opcode_2[1]),
        .I2(state[1]),
        .I3(timer0[31]),
        .O(p_1_in__0[31]));
  LUT4 #(
    .INIT(16'h0004)) 
    \timer[31]_i_3 
       (.I0(\timer[31]_i_6_n_0 ),
        .I1(\timer[31]_i_7_n_0 ),
        .I2(\timer[31]_i_8_n_0 ),
        .I3(\timer[31]_i_9_n_0 ),
        .O(\timer[31]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h0062)) 
    \timer[31]_i_4 
       (.I0(opcode_2[2]),
        .I1(opcode_2[3]),
        .I2(opcode_2[1]),
        .I3(\timer[31]_i_10_n_0 ),
        .O(\timer[31]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \timer[31]_i_6 
       (.I0(timer[27]),
        .I1(timer[26]),
        .I2(timer[25]),
        .I3(timer[24]),
        .I4(\timer[31]_i_14_n_0 ),
        .O(\timer[31]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \timer[31]_i_7 
       (.I0(timer[21]),
        .I1(timer[22]),
        .I2(timer[20]),
        .I3(timer[23]),
        .I4(\timer[31]_i_15_n_0 ),
        .O(\timer[31]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \timer[31]_i_8 
       (.I0(timer[11]),
        .I1(timer[8]),
        .I2(timer[10]),
        .I3(timer[9]),
        .I4(\timer[31]_i_16_n_0 ),
        .O(\timer[31]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \timer[31]_i_9 
       (.I0(timer[7]),
        .I1(timer[4]),
        .I2(timer[6]),
        .I3(timer[5]),
        .I4(\timer[31]_i_17_n_0 ),
        .O(\timer[31]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \timer[3]_i_1 
       (.I0(\read_input[3]_i_1_n_0 ),
        .I1(opcode_2[1]),
        .I2(state[1]),
        .I3(timer0[3]),
        .O(p_1_in__0[3]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \timer[4]_i_1 
       (.I0(\read_input[4]_i_1_n_0 ),
        .I1(opcode_2[1]),
        .I2(state[1]),
        .I3(timer0[4]),
        .O(p_1_in__0[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \timer[4]_i_3 
       (.I0(timer[4]),
        .O(\timer[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \timer[4]_i_4 
       (.I0(timer[3]),
        .O(\timer[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \timer[4]_i_5 
       (.I0(timer[2]),
        .O(\timer[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \timer[4]_i_6 
       (.I0(timer[1]),
        .O(\timer[4]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \timer[5]_i_1 
       (.I0(\read_input[5]_i_1_n_0 ),
        .I1(opcode_2[1]),
        .I2(state[1]),
        .I3(timer0[5]),
        .O(p_1_in__0[5]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \timer[6]_i_1 
       (.I0(\read_input[6]_i_1_n_0 ),
        .I1(opcode_2[1]),
        .I2(state[1]),
        .I3(timer0[6]),
        .O(p_1_in__0[6]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \timer[7]_i_1 
       (.I0(\read_input[7]_i_1_n_0 ),
        .I1(opcode_2[1]),
        .I2(state[1]),
        .I3(timer0[7]),
        .O(p_1_in__0[7]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \timer[8]_i_1 
       (.I0(\read_input[8]_i_1_n_0 ),
        .I1(opcode_2[1]),
        .I2(state[1]),
        .I3(timer0[8]),
        .O(p_1_in__0[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \timer[8]_i_3 
       (.I0(timer[8]),
        .O(\timer[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \timer[8]_i_4 
       (.I0(timer[7]),
        .O(\timer[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \timer[8]_i_5 
       (.I0(timer[6]),
        .O(\timer[8]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \timer[8]_i_6 
       (.I0(timer[5]),
        .O(\timer[8]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \timer[9]_i_1 
       (.I0(\read_input[9]_i_1_n_0 ),
        .I1(opcode_2[1]),
        .I2(state[1]),
        .I3(timer0[9]),
        .O(p_1_in__0[9]));
  LUT1 #(
    .INIT(2'h1)) 
    \timer_clock[0]_i_5 
       (.I0(timer_clock_reg[0]),
        .O(\timer_clock[0]_i_5_n_0 ));
  FDRE \timer_clock_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\timer_clock_reg[0]_i_1_n_7 ),
        .Q(timer_clock_reg[0]),
        .R(internal_rst_reg));
  CARRY4 \timer_clock_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\timer_clock_reg[0]_i_1_n_0 ,\NLW_timer_clock_reg[0]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\timer_clock_reg[0]_i_1_n_4 ,\timer_clock_reg[0]_i_1_n_5 ,\timer_clock_reg[0]_i_1_n_6 ,\timer_clock_reg[0]_i_1_n_7 }),
        .S({timer_clock_reg[3:1],\timer_clock[0]_i_5_n_0 }));
  FDRE \timer_clock_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\timer_clock_reg[8]_i_1_n_5 ),
        .Q(timer_clock_reg[10]),
        .R(internal_rst_reg));
  FDRE \timer_clock_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\timer_clock_reg[8]_i_1_n_4 ),
        .Q(timer_clock_reg[11]),
        .R(internal_rst_reg));
  FDRE \timer_clock_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\timer_clock_reg[12]_i_1_n_7 ),
        .Q(timer_clock_reg[12]),
        .R(internal_rst_reg));
  CARRY4 \timer_clock_reg[12]_i_1 
       (.CI(\timer_clock_reg[8]_i_1_n_0 ),
        .CO({\timer_clock_reg[12]_i_1_n_0 ,\NLW_timer_clock_reg[12]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\timer_clock_reg[12]_i_1_n_4 ,\timer_clock_reg[12]_i_1_n_5 ,\timer_clock_reg[12]_i_1_n_6 ,\timer_clock_reg[12]_i_1_n_7 }),
        .S(timer_clock_reg[15:12]));
  FDRE \timer_clock_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\timer_clock_reg[12]_i_1_n_6 ),
        .Q(timer_clock_reg[13]),
        .R(internal_rst_reg));
  FDRE \timer_clock_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\timer_clock_reg[12]_i_1_n_5 ),
        .Q(timer_clock_reg[14]),
        .R(internal_rst_reg));
  FDRE \timer_clock_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\timer_clock_reg[12]_i_1_n_4 ),
        .Q(timer_clock_reg[15]),
        .R(internal_rst_reg));
  FDRE \timer_clock_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\timer_clock_reg[16]_i_1_n_7 ),
        .Q(timer_clock_reg[16]),
        .R(internal_rst_reg));
  CARRY4 \timer_clock_reg[16]_i_1 
       (.CI(\timer_clock_reg[12]_i_1_n_0 ),
        .CO({\timer_clock_reg[16]_i_1_n_0 ,\NLW_timer_clock_reg[16]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\timer_clock_reg[16]_i_1_n_4 ,\timer_clock_reg[16]_i_1_n_5 ,\timer_clock_reg[16]_i_1_n_6 ,\timer_clock_reg[16]_i_1_n_7 }),
        .S(timer_clock_reg[19:16]));
  FDRE \timer_clock_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\timer_clock_reg[16]_i_1_n_6 ),
        .Q(timer_clock_reg[17]),
        .R(internal_rst_reg));
  FDRE \timer_clock_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\timer_clock_reg[16]_i_1_n_5 ),
        .Q(timer_clock_reg[18]),
        .R(internal_rst_reg));
  FDRE \timer_clock_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\timer_clock_reg[16]_i_1_n_4 ),
        .Q(timer_clock_reg[19]),
        .R(internal_rst_reg));
  FDRE \timer_clock_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\timer_clock_reg[0]_i_1_n_6 ),
        .Q(timer_clock_reg[1]),
        .R(internal_rst_reg));
  FDRE \timer_clock_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\timer_clock_reg[20]_i_1_n_7 ),
        .Q(timer_clock_reg[20]),
        .R(internal_rst_reg));
  CARRY4 \timer_clock_reg[20]_i_1 
       (.CI(\timer_clock_reg[16]_i_1_n_0 ),
        .CO({\timer_clock_reg[20]_i_1_n_0 ,\NLW_timer_clock_reg[20]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\timer_clock_reg[20]_i_1_n_4 ,\timer_clock_reg[20]_i_1_n_5 ,\timer_clock_reg[20]_i_1_n_6 ,\timer_clock_reg[20]_i_1_n_7 }),
        .S(timer_clock_reg[23:20]));
  FDRE \timer_clock_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\timer_clock_reg[20]_i_1_n_6 ),
        .Q(timer_clock_reg[21]),
        .R(internal_rst_reg));
  FDRE \timer_clock_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\timer_clock_reg[20]_i_1_n_5 ),
        .Q(timer_clock_reg[22]),
        .R(internal_rst_reg));
  FDRE \timer_clock_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\timer_clock_reg[20]_i_1_n_4 ),
        .Q(timer_clock_reg[23]),
        .R(internal_rst_reg));
  FDRE \timer_clock_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(\timer_clock_reg[24]_i_1_n_7 ),
        .Q(timer_clock_reg[24]),
        .R(internal_rst_reg));
  CARRY4 \timer_clock_reg[24]_i_1 
       (.CI(\timer_clock_reg[20]_i_1_n_0 ),
        .CO({\timer_clock_reg[24]_i_1_n_0 ,\NLW_timer_clock_reg[24]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\timer_clock_reg[24]_i_1_n_4 ,\timer_clock_reg[24]_i_1_n_5 ,\timer_clock_reg[24]_i_1_n_6 ,\timer_clock_reg[24]_i_1_n_7 }),
        .S(timer_clock_reg[27:24]));
  FDRE \timer_clock_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(\timer_clock_reg[24]_i_1_n_6 ),
        .Q(timer_clock_reg[25]),
        .R(internal_rst_reg));
  FDRE \timer_clock_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(\timer_clock_reg[24]_i_1_n_5 ),
        .Q(timer_clock_reg[26]),
        .R(internal_rst_reg));
  FDRE \timer_clock_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(\timer_clock_reg[24]_i_1_n_4 ),
        .Q(timer_clock_reg[27]),
        .R(internal_rst_reg));
  FDRE \timer_clock_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(\timer_clock_reg[28]_i_1_n_7 ),
        .Q(timer_clock_reg[28]),
        .R(internal_rst_reg));
  CARRY4 \timer_clock_reg[28]_i_1 
       (.CI(\timer_clock_reg[24]_i_1_n_0 ),
        .CO(\NLW_timer_clock_reg[28]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\timer_clock_reg[28]_i_1_n_4 ,\timer_clock_reg[28]_i_1_n_5 ,\timer_clock_reg[28]_i_1_n_6 ,\timer_clock_reg[28]_i_1_n_7 }),
        .S(timer_clock_reg[31:28]));
  FDRE \timer_clock_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(\timer_clock_reg[28]_i_1_n_6 ),
        .Q(timer_clock_reg[29]),
        .R(internal_rst_reg));
  FDRE \timer_clock_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\timer_clock_reg[0]_i_1_n_5 ),
        .Q(timer_clock_reg[2]),
        .R(internal_rst_reg));
  FDRE \timer_clock_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(\timer_clock_reg[28]_i_1_n_5 ),
        .Q(timer_clock_reg[30]),
        .R(internal_rst_reg));
  FDRE \timer_clock_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(\timer_clock_reg[28]_i_1_n_4 ),
        .Q(timer_clock_reg[31]),
        .R(internal_rst_reg));
  FDRE \timer_clock_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\timer_clock_reg[0]_i_1_n_4 ),
        .Q(timer_clock_reg[3]),
        .R(internal_rst_reg));
  FDRE \timer_clock_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\timer_clock_reg[4]_i_1_n_7 ),
        .Q(timer_clock_reg[4]),
        .R(internal_rst_reg));
  CARRY4 \timer_clock_reg[4]_i_1 
       (.CI(\timer_clock_reg[0]_i_1_n_0 ),
        .CO({\timer_clock_reg[4]_i_1_n_0 ,\NLW_timer_clock_reg[4]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\timer_clock_reg[4]_i_1_n_4 ,\timer_clock_reg[4]_i_1_n_5 ,\timer_clock_reg[4]_i_1_n_6 ,\timer_clock_reg[4]_i_1_n_7 }),
        .S(timer_clock_reg[7:4]));
  FDRE \timer_clock_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\timer_clock_reg[4]_i_1_n_6 ),
        .Q(timer_clock_reg[5]),
        .R(internal_rst_reg));
  FDRE \timer_clock_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\timer_clock_reg[4]_i_1_n_5 ),
        .Q(timer_clock_reg[6]),
        .R(internal_rst_reg));
  FDRE \timer_clock_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\timer_clock_reg[4]_i_1_n_4 ),
        .Q(timer_clock_reg[7]),
        .R(internal_rst_reg));
  FDRE \timer_clock_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\timer_clock_reg[8]_i_1_n_7 ),
        .Q(timer_clock_reg[8]),
        .R(internal_rst_reg));
  CARRY4 \timer_clock_reg[8]_i_1 
       (.CI(\timer_clock_reg[4]_i_1_n_0 ),
        .CO({\timer_clock_reg[8]_i_1_n_0 ,\NLW_timer_clock_reg[8]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\timer_clock_reg[8]_i_1_n_4 ,\timer_clock_reg[8]_i_1_n_5 ,\timer_clock_reg[8]_i_1_n_6 ,\timer_clock_reg[8]_i_1_n_7 }),
        .S(timer_clock_reg[11:8]));
  FDRE \timer_clock_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\timer_clock_reg[8]_i_1_n_6 ),
        .Q(timer_clock_reg[9]),
        .R(internal_rst_reg));
  FDRE \timer_reg[0] 
       (.C(clk),
        .CE(\timer[31]_i_1_n_0 ),
        .D(p_1_in__0[0]),
        .Q(timer[0]),
        .R(internal_rst_reg));
  FDRE \timer_reg[10] 
       (.C(clk),
        .CE(\timer[31]_i_1_n_0 ),
        .D(p_1_in__0[10]),
        .Q(timer[10]),
        .R(internal_rst_reg));
  FDRE \timer_reg[11] 
       (.C(clk),
        .CE(\timer[31]_i_1_n_0 ),
        .D(p_1_in__0[11]),
        .Q(timer[11]),
        .R(internal_rst_reg));
  FDRE \timer_reg[12] 
       (.C(clk),
        .CE(\timer[31]_i_1_n_0 ),
        .D(p_1_in__0[12]),
        .Q(timer[12]),
        .R(internal_rst_reg));
  CARRY4 \timer_reg[12]_i_2 
       (.CI(\timer_reg[8]_i_2_n_0 ),
        .CO({\timer_reg[12]_i_2_n_0 ,\NLW_timer_reg[12]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(timer[12:9]),
        .O(timer0[12:9]),
        .S({\timer[12]_i_3_n_0 ,\timer[12]_i_4_n_0 ,\timer[12]_i_5_n_0 ,\timer[12]_i_6_n_0 }));
  FDRE \timer_reg[13] 
       (.C(clk),
        .CE(\timer[31]_i_1_n_0 ),
        .D(p_1_in__0[13]),
        .Q(timer[13]),
        .R(internal_rst_reg));
  FDRE \timer_reg[14] 
       (.C(clk),
        .CE(\timer[31]_i_1_n_0 ),
        .D(p_1_in__0[14]),
        .Q(timer[14]),
        .R(internal_rst_reg));
  FDRE \timer_reg[15] 
       (.C(clk),
        .CE(\timer[31]_i_1_n_0 ),
        .D(p_1_in__0[15]),
        .Q(timer[15]),
        .R(internal_rst_reg));
  FDRE \timer_reg[16] 
       (.C(clk),
        .CE(\timer[31]_i_1_n_0 ),
        .D(p_1_in__0[16]),
        .Q(timer[16]),
        .R(internal_rst_reg));
  CARRY4 \timer_reg[16]_i_2 
       (.CI(\timer_reg[12]_i_2_n_0 ),
        .CO({\timer_reg[16]_i_2_n_0 ,\NLW_timer_reg[16]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(timer[16:13]),
        .O(timer0[16:13]),
        .S({\timer[16]_i_3_n_0 ,\timer[16]_i_4_n_0 ,\timer[16]_i_5_n_0 ,\timer[16]_i_6_n_0 }));
  FDRE \timer_reg[17] 
       (.C(clk),
        .CE(\timer[31]_i_1_n_0 ),
        .D(p_1_in__0[17]),
        .Q(timer[17]),
        .R(internal_rst_reg));
  FDRE \timer_reg[18] 
       (.C(clk),
        .CE(\timer[31]_i_1_n_0 ),
        .D(p_1_in__0[18]),
        .Q(timer[18]),
        .R(internal_rst_reg));
  FDRE \timer_reg[19] 
       (.C(clk),
        .CE(\timer[31]_i_1_n_0 ),
        .D(p_1_in__0[19]),
        .Q(timer[19]),
        .R(internal_rst_reg));
  FDRE \timer_reg[1] 
       (.C(clk),
        .CE(\timer[31]_i_1_n_0 ),
        .D(p_1_in__0[1]),
        .Q(timer[1]),
        .R(internal_rst_reg));
  FDRE \timer_reg[20] 
       (.C(clk),
        .CE(\timer[31]_i_1_n_0 ),
        .D(p_1_in__0[20]),
        .Q(timer[20]),
        .R(internal_rst_reg));
  CARRY4 \timer_reg[20]_i_2 
       (.CI(\timer_reg[16]_i_2_n_0 ),
        .CO({\timer_reg[20]_i_2_n_0 ,\NLW_timer_reg[20]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(timer[20:17]),
        .O(timer0[20:17]),
        .S({\timer[20]_i_3_n_0 ,\timer[20]_i_4_n_0 ,\timer[20]_i_5_n_0 ,\timer[20]_i_6_n_0 }));
  FDRE \timer_reg[21] 
       (.C(clk),
        .CE(\timer[31]_i_1_n_0 ),
        .D(p_1_in__0[21]),
        .Q(timer[21]),
        .R(internal_rst_reg));
  FDRE \timer_reg[22] 
       (.C(clk),
        .CE(\timer[31]_i_1_n_0 ),
        .D(p_1_in__0[22]),
        .Q(timer[22]),
        .R(internal_rst_reg));
  FDRE \timer_reg[23] 
       (.C(clk),
        .CE(\timer[31]_i_1_n_0 ),
        .D(p_1_in__0[23]),
        .Q(timer[23]),
        .R(internal_rst_reg));
  FDRE \timer_reg[24] 
       (.C(clk),
        .CE(\timer[31]_i_1_n_0 ),
        .D(p_1_in__0[24]),
        .Q(timer[24]),
        .R(internal_rst_reg));
  CARRY4 \timer_reg[24]_i_2 
       (.CI(\timer_reg[20]_i_2_n_0 ),
        .CO({\timer_reg[24]_i_2_n_0 ,\NLW_timer_reg[24]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(timer[24:21]),
        .O(timer0[24:21]),
        .S({\timer[24]_i_3_n_0 ,\timer[24]_i_4_n_0 ,\timer[24]_i_5_n_0 ,\timer[24]_i_6_n_0 }));
  FDRE \timer_reg[25] 
       (.C(clk),
        .CE(\timer[31]_i_1_n_0 ),
        .D(p_1_in__0[25]),
        .Q(timer[25]),
        .R(internal_rst_reg));
  FDRE \timer_reg[26] 
       (.C(clk),
        .CE(\timer[31]_i_1_n_0 ),
        .D(p_1_in__0[26]),
        .Q(timer[26]),
        .R(internal_rst_reg));
  FDRE \timer_reg[27] 
       (.C(clk),
        .CE(\timer[31]_i_1_n_0 ),
        .D(p_1_in__0[27]),
        .Q(timer[27]),
        .R(internal_rst_reg));
  FDRE \timer_reg[28] 
       (.C(clk),
        .CE(\timer[31]_i_1_n_0 ),
        .D(p_1_in__0[28]),
        .Q(timer[28]),
        .R(internal_rst_reg));
  CARRY4 \timer_reg[28]_i_2 
       (.CI(\timer_reg[24]_i_2_n_0 ),
        .CO({\timer_reg[28]_i_2_n_0 ,\NLW_timer_reg[28]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(timer[28:25]),
        .O(timer0[28:25]),
        .S({\timer[28]_i_3_n_0 ,\timer[28]_i_4_n_0 ,\timer[28]_i_5_n_0 ,\timer[28]_i_6_n_0 }));
  FDRE \timer_reg[29] 
       (.C(clk),
        .CE(\timer[31]_i_1_n_0 ),
        .D(p_1_in__0[29]),
        .Q(timer[29]),
        .R(internal_rst_reg));
  FDRE \timer_reg[2] 
       (.C(clk),
        .CE(\timer[31]_i_1_n_0 ),
        .D(p_1_in__0[2]),
        .Q(timer[2]),
        .R(internal_rst_reg));
  FDRE \timer_reg[30] 
       (.C(clk),
        .CE(\timer[31]_i_1_n_0 ),
        .D(p_1_in__0[30]),
        .Q(timer[30]),
        .R(internal_rst_reg));
  FDRE \timer_reg[31] 
       (.C(clk),
        .CE(\timer[31]_i_1_n_0 ),
        .D(p_1_in__0[31]),
        .Q(timer[31]),
        .R(internal_rst_reg));
  CARRY4 \timer_reg[31]_i_5 
       (.CI(\timer_reg[28]_i_2_n_0 ),
        .CO(\NLW_timer_reg[31]_i_5_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,timer[30:29]}),
        .O({\NLW_timer_reg[31]_i_5_O_UNCONNECTED [3],timer0[31:29]}),
        .S({1'b0,\timer[31]_i_11_n_0 ,\timer[31]_i_12_n_0 ,\timer[31]_i_13_n_0 }));
  FDRE \timer_reg[3] 
       (.C(clk),
        .CE(\timer[31]_i_1_n_0 ),
        .D(p_1_in__0[3]),
        .Q(timer[3]),
        .R(internal_rst_reg));
  FDRE \timer_reg[4] 
       (.C(clk),
        .CE(\timer[31]_i_1_n_0 ),
        .D(p_1_in__0[4]),
        .Q(timer[4]),
        .R(internal_rst_reg));
  CARRY4 \timer_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\timer_reg[4]_i_2_n_0 ,\NLW_timer_reg[4]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(timer[0]),
        .DI(timer[4:1]),
        .O(timer0[4:1]),
        .S({\timer[4]_i_3_n_0 ,\timer[4]_i_4_n_0 ,\timer[4]_i_5_n_0 ,\timer[4]_i_6_n_0 }));
  FDRE \timer_reg[5] 
       (.C(clk),
        .CE(\timer[31]_i_1_n_0 ),
        .D(p_1_in__0[5]),
        .Q(timer[5]),
        .R(internal_rst_reg));
  FDRE \timer_reg[6] 
       (.C(clk),
        .CE(\timer[31]_i_1_n_0 ),
        .D(p_1_in__0[6]),
        .Q(timer[6]),
        .R(internal_rst_reg));
  FDRE \timer_reg[7] 
       (.C(clk),
        .CE(\timer[31]_i_1_n_0 ),
        .D(p_1_in__0[7]),
        .Q(timer[7]),
        .R(internal_rst_reg));
  FDRE \timer_reg[8] 
       (.C(clk),
        .CE(\timer[31]_i_1_n_0 ),
        .D(p_1_in__0[8]),
        .Q(timer[8]),
        .R(internal_rst_reg));
  CARRY4 \timer_reg[8]_i_2 
       (.CI(\timer_reg[4]_i_2_n_0 ),
        .CO({\timer_reg[8]_i_2_n_0 ,\NLW_timer_reg[8]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(timer[8:5]),
        .O(timer0[8:5]),
        .S({\timer[8]_i_3_n_0 ,\timer[8]_i_4_n_0 ,\timer[8]_i_5_n_0 ,\timer[8]_i_6_n_0 }));
  FDRE \timer_reg[9] 
       (.C(clk),
        .CE(\timer[31]_i_1_n_0 ),
        .D(p_1_in__0[9]),
        .Q(timer[9]),
        .R(internal_rst_reg));
  FDRE write_enable_reg
       (.C(clk),
        .CE(1'b1),
        .D(write_enable),
        .Q(write_enable_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    \write_output[31]_i_1 
       (.I0(opcode_2[1]),
        .I1(\write_output[31]_i_2_n_0 ),
        .I2(opcode_2[4]),
        .I3(\write_output[31]_i_3_n_0 ),
        .I4(opcode_2[0]),
        .I5(\write_output[31]_i_4_n_0 ),
        .O(\write_output[31]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \write_output[31]_i_2 
       (.I0(state[0]),
        .I1(state[1]),
        .O(\write_output[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \write_output[31]_i_3 
       (.I0(opcode_2[3]),
        .I1(opcode_2[2]),
        .O(\write_output[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \write_output[31]_i_4 
       (.I0(state[2]),
        .I1(state[3]),
        .O(\write_output[31]_i_4_n_0 ));
  FDRE \write_output_reg[0] 
       (.C(clk),
        .CE(\write_output[31]_i_1_n_0 ),
        .D(\read_input[0]_i_1_n_0 ),
        .Q(write_output[0]),
        .R(1'b0));
  FDRE \write_output_reg[10] 
       (.C(clk),
        .CE(\write_output[31]_i_1_n_0 ),
        .D(\read_input[10]_i_1_n_0 ),
        .Q(write_output[10]),
        .R(1'b0));
  FDRE \write_output_reg[11] 
       (.C(clk),
        .CE(\write_output[31]_i_1_n_0 ),
        .D(\read_input[11]_i_1_n_0 ),
        .Q(write_output[11]),
        .R(1'b0));
  FDRE \write_output_reg[12] 
       (.C(clk),
        .CE(\write_output[31]_i_1_n_0 ),
        .D(\read_input[12]_i_1_n_0 ),
        .Q(write_output[12]),
        .R(1'b0));
  FDRE \write_output_reg[13] 
       (.C(clk),
        .CE(\write_output[31]_i_1_n_0 ),
        .D(\read_input[13]_i_1_n_0 ),
        .Q(write_output[13]),
        .R(1'b0));
  FDRE \write_output_reg[14] 
       (.C(clk),
        .CE(\write_output[31]_i_1_n_0 ),
        .D(\read_input[14]_i_1_n_0 ),
        .Q(write_output[14]),
        .R(1'b0));
  FDRE \write_output_reg[15] 
       (.C(clk),
        .CE(\write_output[31]_i_1_n_0 ),
        .D(\read_input[15]_i_1_n_0 ),
        .Q(write_output[15]),
        .R(1'b0));
  FDRE \write_output_reg[16] 
       (.C(clk),
        .CE(\write_output[31]_i_1_n_0 ),
        .D(p_1_in[0]),
        .Q(write_output[16]),
        .R(1'b0));
  FDRE \write_output_reg[17] 
       (.C(clk),
        .CE(\write_output[31]_i_1_n_0 ),
        .D(p_1_in[1]),
        .Q(write_output[17]),
        .R(1'b0));
  FDRE \write_output_reg[18] 
       (.C(clk),
        .CE(\write_output[31]_i_1_n_0 ),
        .D(p_1_in[2]),
        .Q(write_output[18]),
        .R(1'b0));
  FDRE \write_output_reg[19] 
       (.C(clk),
        .CE(\write_output[31]_i_1_n_0 ),
        .D(p_1_in[3]),
        .Q(write_output[19]),
        .R(1'b0));
  FDRE \write_output_reg[1] 
       (.C(clk),
        .CE(\write_output[31]_i_1_n_0 ),
        .D(\read_input[1]_i_1_n_0 ),
        .Q(write_output[1]),
        .R(1'b0));
  FDRE \write_output_reg[20] 
       (.C(clk),
        .CE(\write_output[31]_i_1_n_0 ),
        .D(p_1_in[4]),
        .Q(write_output[20]),
        .R(1'b0));
  FDRE \write_output_reg[21] 
       (.C(clk),
        .CE(\write_output[31]_i_1_n_0 ),
        .D(p_1_in[5]),
        .Q(write_output[21]),
        .R(1'b0));
  FDRE \write_output_reg[22] 
       (.C(clk),
        .CE(\write_output[31]_i_1_n_0 ),
        .D(p_1_in[6]),
        .Q(write_output[22]),
        .R(1'b0));
  FDRE \write_output_reg[23] 
       (.C(clk),
        .CE(\write_output[31]_i_1_n_0 ),
        .D(p_1_in[7]),
        .Q(write_output[23]),
        .R(1'b0));
  FDRE \write_output_reg[24] 
       (.C(clk),
        .CE(\write_output[31]_i_1_n_0 ),
        .D(p_1_in[8]),
        .Q(write_output[24]),
        .R(1'b0));
  FDRE \write_output_reg[25] 
       (.C(clk),
        .CE(\write_output[31]_i_1_n_0 ),
        .D(p_1_in[9]),
        .Q(write_output[25]),
        .R(1'b0));
  FDRE \write_output_reg[26] 
       (.C(clk),
        .CE(\write_output[31]_i_1_n_0 ),
        .D(p_1_in[10]),
        .Q(write_output[26]),
        .R(1'b0));
  FDRE \write_output_reg[27] 
       (.C(clk),
        .CE(\write_output[31]_i_1_n_0 ),
        .D(p_1_in[11]),
        .Q(write_output[27]),
        .R(1'b0));
  FDRE \write_output_reg[28] 
       (.C(clk),
        .CE(\write_output[31]_i_1_n_0 ),
        .D(p_1_in[12]),
        .Q(write_output[28]),
        .R(1'b0));
  FDRE \write_output_reg[29] 
       (.C(clk),
        .CE(\write_output[31]_i_1_n_0 ),
        .D(p_1_in[13]),
        .Q(write_output[29]),
        .R(1'b0));
  FDRE \write_output_reg[2] 
       (.C(clk),
        .CE(\write_output[31]_i_1_n_0 ),
        .D(\read_input[2]_i_1_n_0 ),
        .Q(write_output[2]),
        .R(1'b0));
  FDRE \write_output_reg[30] 
       (.C(clk),
        .CE(\write_output[31]_i_1_n_0 ),
        .D(p_1_in[14]),
        .Q(write_output[30]),
        .R(1'b0));
  FDRE \write_output_reg[31] 
       (.C(clk),
        .CE(\write_output[31]_i_1_n_0 ),
        .D(p_1_in[15]),
        .Q(write_output[31]),
        .R(1'b0));
  FDRE \write_output_reg[3] 
       (.C(clk),
        .CE(\write_output[31]_i_1_n_0 ),
        .D(\read_input[3]_i_1_n_0 ),
        .Q(write_output[3]),
        .R(1'b0));
  FDRE \write_output_reg[4] 
       (.C(clk),
        .CE(\write_output[31]_i_1_n_0 ),
        .D(\read_input[4]_i_1_n_0 ),
        .Q(write_output[4]),
        .R(1'b0));
  FDRE \write_output_reg[5] 
       (.C(clk),
        .CE(\write_output[31]_i_1_n_0 ),
        .D(\read_input[5]_i_1_n_0 ),
        .Q(write_output[5]),
        .R(1'b0));
  FDRE \write_output_reg[6] 
       (.C(clk),
        .CE(\write_output[31]_i_1_n_0 ),
        .D(\read_input[6]_i_1_n_0 ),
        .Q(write_output[6]),
        .R(1'b0));
  FDRE \write_output_reg[7] 
       (.C(clk),
        .CE(\write_output[31]_i_1_n_0 ),
        .D(\read_input[7]_i_1_n_0 ),
        .Q(write_output[7]),
        .R(1'b0));
  FDRE \write_output_reg[8] 
       (.C(clk),
        .CE(\write_output[31]_i_1_n_0 ),
        .D(\read_input[8]_i_1_n_0 ),
        .Q(write_output[8]),
        .R(1'b0));
  FDRE \write_output_reg[9] 
       (.C(clk),
        .CE(\write_output[31]_i_1_n_0 ),
        .D(\read_input[9]_i_1_n_0 ),
        .Q(write_output[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_value[0]_i_1 
       (.I0(result[0]),
        .I1(operand_b1),
        .I2(register_b[0]),
        .O(\write_value[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFBFFFFFB08000008)) 
    \write_value[10]_i_1 
       (.I0(result[10]),
        .I1(write_enable_reg_n_0),
        .I2(\write_value[31]_i_2_n_0 ),
        .I3(address_b_2[3]),
        .I4(address_z_3[3]),
        .I5(register_b[10]),
        .O(\write_value[10]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_value[11]_i_1 
       (.I0(result[11]),
        .I1(operand_b1),
        .I2(register_b[11]),
        .O(\write_value[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFBFFFFFB08000008)) 
    \write_value[12]_i_1 
       (.I0(result[12]),
        .I1(write_enable_reg_n_0),
        .I2(\write_value[31]_i_2_n_0 ),
        .I3(address_b_2[3]),
        .I4(address_z_3[3]),
        .I5(register_b[12]),
        .O(\write_value[12]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_value[13]_i_1 
       (.I0(result[13]),
        .I1(operand_b1),
        .I2(register_b[13]),
        .O(\write_value[13]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_value[14]_i_1 
       (.I0(result[14]),
        .I1(operand_b1),
        .I2(register_b[14]),
        .O(\write_value[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFBFFFFFB08000008)) 
    \write_value[15]_i_1 
       (.I0(result[15]),
        .I1(write_enable_reg_n_0),
        .I2(\write_value[31]_i_2_n_0 ),
        .I3(address_b_2[3]),
        .I4(address_z_3[3]),
        .I5(register_b[15]),
        .O(\write_value[15]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_value[16]_i_1 
       (.I0(result[16]),
        .I1(operand_b1),
        .I2(register_b[16]),
        .O(p_0_in[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_value[17]_i_1 
       (.I0(result[17]),
        .I1(operand_b1),
        .I2(register_b[17]),
        .O(p_0_in[1]));
  LUT6 #(
    .INIT(64'hFBFFFFFB08000008)) 
    \write_value[18]_i_1 
       (.I0(result[18]),
        .I1(write_enable_reg_n_0),
        .I2(\write_value[31]_i_2_n_0 ),
        .I3(address_b_2[3]),
        .I4(address_z_3[3]),
        .I5(register_b[18]),
        .O(p_0_in[2]));
  LUT6 #(
    .INIT(64'hFBFFFFFB08000008)) 
    \write_value[19]_i_1 
       (.I0(result[19]),
        .I1(write_enable_reg_n_0),
        .I2(\write_value[31]_i_2_n_0 ),
        .I3(address_b_2[3]),
        .I4(address_z_3[3]),
        .I5(register_b[19]),
        .O(p_0_in[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_value[1]_i_1 
       (.I0(result[1]),
        .I1(operand_b1),
        .I2(register_b[1]),
        .O(\write_value[1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_value[20]_i_1 
       (.I0(result[20]),
        .I1(operand_b1),
        .I2(register_b[20]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'hFBFFFFFB08000008)) 
    \write_value[21]_i_1 
       (.I0(result[21]),
        .I1(write_enable_reg_n_0),
        .I2(\write_value[31]_i_2_n_0 ),
        .I3(address_b_2[3]),
        .I4(address_z_3[3]),
        .I5(register_b[21]),
        .O(p_0_in[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_value[22]_i_1 
       (.I0(result[22]),
        .I1(operand_b1),
        .I2(register_b[22]),
        .O(p_0_in[6]));
  LUT6 #(
    .INIT(64'hFBFFFFFB08000008)) 
    \write_value[23]_i_1 
       (.I0(result[23]),
        .I1(write_enable_reg_n_0),
        .I2(\write_value[31]_i_2_n_0 ),
        .I3(address_b_2[3]),
        .I4(address_z_3[3]),
        .I5(register_b[23]),
        .O(p_0_in[7]));
  LUT6 #(
    .INIT(64'hFBFFFFFB08000008)) 
    \write_value[24]_i_1 
       (.I0(result[24]),
        .I1(write_enable_reg_n_0),
        .I2(\write_value[31]_i_2_n_0 ),
        .I3(address_b_2[3]),
        .I4(address_z_3[3]),
        .I5(register_b[24]),
        .O(p_0_in[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_value[25]_i_1 
       (.I0(result[25]),
        .I1(operand_b1),
        .I2(register_b[25]),
        .O(p_0_in[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_value[26]_i_1 
       (.I0(result[26]),
        .I1(operand_b1),
        .I2(register_b[26]),
        .O(p_0_in[10]));
  LUT4 #(
    .INIT(16'h2002)) 
    \write_value[26]_i_2 
       (.I0(write_enable_reg_n_0),
        .I1(\write_value[31]_i_2_n_0 ),
        .I2(address_b_2[3]),
        .I3(address_z_3[3]),
        .O(operand_b1));
  LUT6 #(
    .INIT(64'hFBFFFFFB08000008)) 
    \write_value[27]_i_1 
       (.I0(result[27]),
        .I1(write_enable_reg_n_0),
        .I2(\write_value[31]_i_2_n_0 ),
        .I3(address_b_2[3]),
        .I4(address_z_3[3]),
        .I5(register_b[27]),
        .O(p_0_in[11]));
  LUT6 #(
    .INIT(64'hFBFFFFFB08000008)) 
    \write_value[28]_i_1 
       (.I0(result[28]),
        .I1(write_enable_reg_n_0),
        .I2(\write_value[31]_i_2_n_0 ),
        .I3(address_b_2[3]),
        .I4(address_z_3[3]),
        .I5(register_b[28]),
        .O(p_0_in[12]));
  LUT6 #(
    .INIT(64'hFBFFFFFB08000008)) 
    \write_value[29]_i_1 
       (.I0(result[29]),
        .I1(write_enable_reg_n_0),
        .I2(\write_value[31]_i_2_n_0 ),
        .I3(address_b_2[3]),
        .I4(address_z_3[3]),
        .I5(register_b[29]),
        .O(p_0_in[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_value[2]_i_1 
       (.I0(result[2]),
        .I1(operand_b1),
        .I2(register_b[2]),
        .O(\write_value[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFBFFFFFB08000008)) 
    \write_value[30]_i_1 
       (.I0(result[30]),
        .I1(write_enable_reg_n_0),
        .I2(\write_value[31]_i_2_n_0 ),
        .I3(address_b_2[3]),
        .I4(address_z_3[3]),
        .I5(register_b[30]),
        .O(p_0_in[14]));
  LUT6 #(
    .INIT(64'hFBFFFFFB08000008)) 
    \write_value[31]_i_1 
       (.I0(result[31]),
        .I1(write_enable_reg_n_0),
        .I2(\write_value[31]_i_2_n_0 ),
        .I3(address_b_2[3]),
        .I4(address_z_3[3]),
        .I5(register_b[31]),
        .O(p_0_in[15]));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \write_value[31]_i_2 
       (.I0(address_z_3[0]),
        .I1(address_b_2[0]),
        .I2(address_b_2[2]),
        .I3(address_z_3[2]),
        .I4(address_b_2[1]),
        .I5(address_z_3[1]),
        .O(\write_value[31]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_value[3]_i_1 
       (.I0(result[3]),
        .I1(operand_b1),
        .I2(register_b[3]),
        .O(\write_value[3]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_value[4]_i_1 
       (.I0(result[4]),
        .I1(operand_b1),
        .I2(register_b[4]),
        .O(\write_value[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFBFFFFFB08000008)) 
    \write_value[5]_i_1 
       (.I0(result[5]),
        .I1(write_enable_reg_n_0),
        .I2(\write_value[31]_i_2_n_0 ),
        .I3(address_b_2[3]),
        .I4(address_z_3[3]),
        .I5(register_b[5]),
        .O(\write_value[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFBFFFFFB08000008)) 
    \write_value[6]_i_1 
       (.I0(result[6]),
        .I1(write_enable_reg_n_0),
        .I2(\write_value[31]_i_2_n_0 ),
        .I3(address_b_2[3]),
        .I4(address_z_3[3]),
        .I5(register_b[6]),
        .O(\write_value[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFBFFFFFB08000008)) 
    \write_value[7]_i_1 
       (.I0(result[7]),
        .I1(write_enable_reg_n_0),
        .I2(\write_value[31]_i_2_n_0 ),
        .I3(address_b_2[3]),
        .I4(address_z_3[3]),
        .I5(register_b[7]),
        .O(\write_value[7]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_value[8]_i_1 
       (.I0(result[8]),
        .I1(operand_b1),
        .I2(register_b[8]),
        .O(\write_value[8]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_value[9]_i_1 
       (.I0(result[9]),
        .I1(operand_b1),
        .I2(register_b[9]),
        .O(\write_value[9]_i_1_n_0 ));
  FDRE \write_value_reg[0] 
       (.C(clk),
        .CE(\write_output[31]_i_1_n_0 ),
        .D(\write_value[0]_i_1_n_0 ),
        .Q(write_value[0]),
        .R(1'b0));
  FDRE \write_value_reg[10] 
       (.C(clk),
        .CE(\write_output[31]_i_1_n_0 ),
        .D(\write_value[10]_i_1_n_0 ),
        .Q(write_value[10]),
        .R(1'b0));
  FDRE \write_value_reg[11] 
       (.C(clk),
        .CE(\write_output[31]_i_1_n_0 ),
        .D(\write_value[11]_i_1_n_0 ),
        .Q(write_value[11]),
        .R(1'b0));
  FDRE \write_value_reg[12] 
       (.C(clk),
        .CE(\write_output[31]_i_1_n_0 ),
        .D(\write_value[12]_i_1_n_0 ),
        .Q(write_value[12]),
        .R(1'b0));
  FDRE \write_value_reg[13] 
       (.C(clk),
        .CE(\write_output[31]_i_1_n_0 ),
        .D(\write_value[13]_i_1_n_0 ),
        .Q(write_value[13]),
        .R(1'b0));
  FDRE \write_value_reg[14] 
       (.C(clk),
        .CE(\write_output[31]_i_1_n_0 ),
        .D(\write_value[14]_i_1_n_0 ),
        .Q(write_value[14]),
        .R(1'b0));
  FDRE \write_value_reg[15] 
       (.C(clk),
        .CE(\write_output[31]_i_1_n_0 ),
        .D(\write_value[15]_i_1_n_0 ),
        .Q(write_value[15]),
        .R(1'b0));
  FDRE \write_value_reg[16] 
       (.C(clk),
        .CE(\write_output[31]_i_1_n_0 ),
        .D(p_0_in[0]),
        .Q(write_value[16]),
        .R(1'b0));
  FDRE \write_value_reg[17] 
       (.C(clk),
        .CE(\write_output[31]_i_1_n_0 ),
        .D(p_0_in[1]),
        .Q(write_value[17]),
        .R(1'b0));
  FDRE \write_value_reg[18] 
       (.C(clk),
        .CE(\write_output[31]_i_1_n_0 ),
        .D(p_0_in[2]),
        .Q(write_value[18]),
        .R(1'b0));
  FDRE \write_value_reg[19] 
       (.C(clk),
        .CE(\write_output[31]_i_1_n_0 ),
        .D(p_0_in[3]),
        .Q(write_value[19]),
        .R(1'b0));
  FDRE \write_value_reg[1] 
       (.C(clk),
        .CE(\write_output[31]_i_1_n_0 ),
        .D(\write_value[1]_i_1_n_0 ),
        .Q(write_value[1]),
        .R(1'b0));
  FDRE \write_value_reg[20] 
       (.C(clk),
        .CE(\write_output[31]_i_1_n_0 ),
        .D(p_0_in[4]),
        .Q(write_value[20]),
        .R(1'b0));
  FDRE \write_value_reg[21] 
       (.C(clk),
        .CE(\write_output[31]_i_1_n_0 ),
        .D(p_0_in[5]),
        .Q(write_value[21]),
        .R(1'b0));
  FDRE \write_value_reg[22] 
       (.C(clk),
        .CE(\write_output[31]_i_1_n_0 ),
        .D(p_0_in[6]),
        .Q(write_value[22]),
        .R(1'b0));
  FDRE \write_value_reg[23] 
       (.C(clk),
        .CE(\write_output[31]_i_1_n_0 ),
        .D(p_0_in[7]),
        .Q(write_value[23]),
        .R(1'b0));
  FDRE \write_value_reg[24] 
       (.C(clk),
        .CE(\write_output[31]_i_1_n_0 ),
        .D(p_0_in[8]),
        .Q(write_value[24]),
        .R(1'b0));
  FDRE \write_value_reg[25] 
       (.C(clk),
        .CE(\write_output[31]_i_1_n_0 ),
        .D(p_0_in[9]),
        .Q(write_value[25]),
        .R(1'b0));
  FDRE \write_value_reg[26] 
       (.C(clk),
        .CE(\write_output[31]_i_1_n_0 ),
        .D(p_0_in[10]),
        .Q(write_value[26]),
        .R(1'b0));
  FDRE \write_value_reg[27] 
       (.C(clk),
        .CE(\write_output[31]_i_1_n_0 ),
        .D(p_0_in[11]),
        .Q(write_value[27]),
        .R(1'b0));
  FDRE \write_value_reg[28] 
       (.C(clk),
        .CE(\write_output[31]_i_1_n_0 ),
        .D(p_0_in[12]),
        .Q(write_value[28]),
        .R(1'b0));
  FDRE \write_value_reg[29] 
       (.C(clk),
        .CE(\write_output[31]_i_1_n_0 ),
        .D(p_0_in[13]),
        .Q(write_value[29]),
        .R(1'b0));
  FDRE \write_value_reg[2] 
       (.C(clk),
        .CE(\write_output[31]_i_1_n_0 ),
        .D(\write_value[2]_i_1_n_0 ),
        .Q(write_value[2]),
        .R(1'b0));
  FDRE \write_value_reg[30] 
       (.C(clk),
        .CE(\write_output[31]_i_1_n_0 ),
        .D(p_0_in[14]),
        .Q(write_value[30]),
        .R(1'b0));
  FDRE \write_value_reg[31] 
       (.C(clk),
        .CE(\write_output[31]_i_1_n_0 ),
        .D(p_0_in[15]),
        .Q(write_value[31]),
        .R(1'b0));
  FDRE \write_value_reg[3] 
       (.C(clk),
        .CE(\write_output[31]_i_1_n_0 ),
        .D(\write_value[3]_i_1_n_0 ),
        .Q(write_value[3]),
        .R(1'b0));
  FDRE \write_value_reg[4] 
       (.C(clk),
        .CE(\write_output[31]_i_1_n_0 ),
        .D(\write_value[4]_i_1_n_0 ),
        .Q(write_value[4]),
        .R(1'b0));
  FDRE \write_value_reg[5] 
       (.C(clk),
        .CE(\write_output[31]_i_1_n_0 ),
        .D(\write_value[5]_i_1_n_0 ),
        .Q(write_value[5]),
        .R(1'b0));
  FDRE \write_value_reg[6] 
       (.C(clk),
        .CE(\write_output[31]_i_1_n_0 ),
        .D(\write_value[6]_i_1_n_0 ),
        .Q(write_value[6]),
        .R(1'b0));
  FDRE \write_value_reg[7] 
       (.C(clk),
        .CE(\write_output[31]_i_1_n_0 ),
        .D(\write_value[7]_i_1_n_0 ),
        .Q(write_value[7]),
        .R(1'b0));
  FDRE \write_value_reg[8] 
       (.C(clk),
        .CE(\write_output[31]_i_1_n_0 ),
        .D(\write_value[8]_i_1_n_0 ),
        .Q(write_value[8]),
        .R(1'b0));
  FDRE \write_value_reg[9] 
       (.C(clk),
        .CE(\write_output[31]_i_1_n_0 ),
        .D(\write_value[9]_i_1_n_0 ),
        .Q(write_value[9]),
        .R(1'b0));
endmodule

module nco
   (DOADO,
    DOBDO,
    out_00,
    out_10,
    i_out_2_reg,
    i_out_3_reg,
    out_20,
    out_30,
    i_out_4_reg,
    i_out_5_reg,
    out_40,
    out_50,
    i_out_6_reg,
    i_out_7_reg,
    out_60,
    out_70,
    clk,
    Q);
  output [9:0]DOADO;
  output [9:0]DOBDO;
  output [9:0]out_00;
  output [9:0]out_10;
  output [9:0]i_out_2_reg;
  output [9:0]i_out_3_reg;
  output [9:0]out_20;
  output [9:0]out_30;
  output [9:0]i_out_4_reg;
  output [9:0]i_out_5_reg;
  output [9:0]out_40;
  output [9:0]out_50;
  output [9:0]i_out_6_reg;
  output [9:0]i_out_7_reg;
  output [9:0]out_60;
  output [9:0]out_70;
  input clk;
  input [31:0]Q;

  wire [9:0]DOADO;
  wire [9:0]DOBDO;
  wire [31:0]Q;
  wire \accum[10]_i_2__0_n_0 ;
  wire \accum[10]_i_3__0_n_0 ;
  wire \accum[10]_i_4__0_n_0 ;
  wire \accum[10]_i_5__0_n_0 ;
  wire \accum[14]_i_2__0_n_0 ;
  wire \accum[14]_i_3__0_n_0 ;
  wire \accum[14]_i_4__0_n_0 ;
  wire \accum[14]_i_5__0_n_0 ;
  wire \accum[18]_i_2__0_n_0 ;
  wire \accum[18]_i_3__0_n_0 ;
  wire \accum[18]_i_4__0_n_0 ;
  wire \accum[18]_i_5__0_n_0 ;
  wire \accum[22]_i_2_n_0 ;
  wire \accum[22]_i_3__0_n_0 ;
  wire \accum[22]_i_4_n_0 ;
  wire \accum[22]_i_5_n_0 ;
  wire \accum[26]_i_2_n_0 ;
  wire \accum[26]_i_3_n_0 ;
  wire \accum[26]_i_4_n_0 ;
  wire \accum[26]_i_5_n_0 ;
  wire \accum[2]_i_2__0_n_0 ;
  wire \accum[2]_i_3__0_n_0 ;
  wire \accum[2]_i_4__0_n_0 ;
  wire \accum[30]_i_2_n_0 ;
  wire \accum[30]_i_3_n_0 ;
  wire \accum[6]_i_2__0_n_0 ;
  wire \accum[6]_i_3__0_n_0 ;
  wire \accum[6]_i_4__0_n_0 ;
  wire \accum[6]_i_5__0_n_0 ;
  wire [31:2]accum_reg;
  wire \accum_reg[10]_i_1__0_n_0 ;
  wire \accum_reg[10]_i_1__0_n_4 ;
  wire \accum_reg[10]_i_1__0_n_5 ;
  wire \accum_reg[10]_i_1__0_n_6 ;
  wire \accum_reg[10]_i_1__0_n_7 ;
  wire \accum_reg[14]_i_1__0_n_0 ;
  wire \accum_reg[14]_i_1__0_n_4 ;
  wire \accum_reg[14]_i_1__0_n_5 ;
  wire \accum_reg[14]_i_1__0_n_6 ;
  wire \accum_reg[14]_i_1__0_n_7 ;
  wire \accum_reg[18]_i_1__0_n_0 ;
  wire \accum_reg[18]_i_1__0_n_4 ;
  wire \accum_reg[18]_i_1__0_n_5 ;
  wire \accum_reg[18]_i_1__0_n_6 ;
  wire \accum_reg[18]_i_1__0_n_7 ;
  wire \accum_reg[22]_i_1__0_n_0 ;
  wire \accum_reg[22]_i_1__0_n_4 ;
  wire \accum_reg[22]_i_1__0_n_5 ;
  wire \accum_reg[22]_i_1__0_n_6 ;
  wire \accum_reg[22]_i_1__0_n_7 ;
  wire \accum_reg[26]_i_1_n_0 ;
  wire \accum_reg[26]_i_1_n_4 ;
  wire \accum_reg[26]_i_1_n_5 ;
  wire \accum_reg[26]_i_1_n_6 ;
  wire \accum_reg[26]_i_1_n_7 ;
  wire \accum_reg[2]_i_1__0_n_0 ;
  wire \accum_reg[2]_i_1__0_n_4 ;
  wire \accum_reg[2]_i_1__0_n_5 ;
  wire \accum_reg[2]_i_1__0_n_6 ;
  wire \accum_reg[2]_i_1__0_n_7 ;
  wire \accum_reg[30]_i_1_n_6 ;
  wire \accum_reg[30]_i_1_n_7 ;
  wire \accum_reg[6]_i_1__0_n_0 ;
  wire \accum_reg[6]_i_1__0_n_4 ;
  wire \accum_reg[6]_i_1__0_n_5 ;
  wire \accum_reg[6]_i_1__0_n_6 ;
  wire \accum_reg[6]_i_1__0_n_7 ;
  wire clk;
  wire [30:0]frequency_d1;
  wire [30:0]frequency_d2;
  wire \frequency_d2_reg[31]_srl2_n_0 ;
  wire [31:1]frequency_d3;
  wire [9:0]i_out_2_reg;
  wire [9:0]i_out_3_reg;
  wire [9:0]i_out_4_reg;
  wire [9:0]i_out_5_reg;
  wire [9:0]i_out_6_reg;
  wire [9:0]i_out_7_reg;
  wire [9:0]out_00;
  wire [9:0]out_10;
  wire [9:0]out_20;
  wire [9:0]out_30;
  wire [9:0]out_40;
  wire [9:0]out_50;
  wire [9:0]out_60;
  wire [9:0]out_70;
  wire [9:0]sel;
  wire [31:2]tree_0;
  wire [31:2]tree_00;
  wire [31:22]tree_001;
  wire [31:22]tree_0010;
  wire tree_0010_carry__0_i_1__0_n_0;
  wire tree_0010_carry__0_i_2__0_n_0;
  wire tree_0010_carry__0_i_3__0_n_0;
  wire tree_0010_carry__0_i_4__0_n_0;
  wire tree_0010_carry__0_n_0;
  wire tree_0010_carry__1_i_1__0_n_0;
  wire tree_0010_carry__1_i_2__0_n_0;
  wire tree_0010_carry__1_i_3__0_n_0;
  wire tree_0010_carry__1_i_4__0_n_0;
  wire tree_0010_carry__1_n_0;
  wire tree_0010_carry__2_i_1__0_n_0;
  wire tree_0010_carry__2_i_2__0_n_0;
  wire tree_0010_carry__2_i_3__0_n_0;
  wire tree_0010_carry__2_i_4__0_n_0;
  wire tree_0010_carry__2_n_0;
  wire tree_0010_carry__3_i_1__0_n_0;
  wire tree_0010_carry__3_i_2__0_n_0;
  wire tree_0010_carry__3_i_3__0_n_0;
  wire tree_0010_carry__3_i_4__0_n_0;
  wire tree_0010_carry__3_n_0;
  wire tree_0010_carry__4_i_1__0_n_0;
  wire tree_0010_carry__4_i_2__0_n_0;
  wire tree_0010_carry__4_i_3_n_0;
  wire tree_0010_carry__4_i_4_n_0;
  wire tree_0010_carry__4_n_0;
  wire tree_0010_carry__5_i_1_n_0;
  wire tree_0010_carry__5_i_2_n_0;
  wire tree_0010_carry__5_i_3_n_0;
  wire tree_0010_carry__5_i_4_n_0;
  wire tree_0010_carry__5_n_0;
  wire tree_0010_carry__6_i_1_n_0;
  wire tree_0010_carry__6_i_2_n_0;
  wire tree_0010_carry_i_1__0_n_0;
  wire tree_0010_carry_i_2__0_n_0;
  wire tree_0010_carry_i_3__0_n_0;
  wire tree_0010_carry_i_4__0_n_0;
  wire tree_0010_carry_n_0;
  wire [31:1]tree_01;
  wire [31:2]tree_010;
  wire tree_010_carry__0_i_1__0_n_0;
  wire tree_010_carry__0_i_2__0_n_0;
  wire tree_010_carry__0_i_3__0_n_0;
  wire tree_010_carry__0_i_4__0_n_0;
  wire tree_010_carry__0_n_0;
  wire tree_010_carry__1_i_1__0_n_0;
  wire tree_010_carry__1_i_2__0_n_0;
  wire tree_010_carry__1_i_3__0_n_0;
  wire tree_010_carry__1_i_4__0_n_0;
  wire tree_010_carry__1_n_0;
  wire tree_010_carry__2_i_1__0_n_0;
  wire tree_010_carry__2_i_2__0_n_0;
  wire tree_010_carry__2_i_3__0_n_0;
  wire tree_010_carry__2_i_4__0_n_0;
  wire tree_010_carry__2_n_0;
  wire tree_010_carry__3_i_1__0_n_0;
  wire tree_010_carry__3_i_2__0_n_0;
  wire tree_010_carry__3_i_3__0_n_0;
  wire tree_010_carry__3_i_4__0_n_0;
  wire tree_010_carry__3_n_0;
  wire tree_010_carry__4_i_1__0_n_0;
  wire tree_010_carry__4_i_2__0_n_0;
  wire tree_010_carry__4_i_3__0_n_0;
  wire tree_010_carry__4_i_4_n_0;
  wire tree_010_carry__4_n_0;
  wire tree_010_carry__5_i_1_n_0;
  wire tree_010_carry__5_i_2_n_0;
  wire tree_010_carry__5_i_3_n_0;
  wire tree_010_carry__5_i_4_n_0;
  wire tree_010_carry__5_n_0;
  wire tree_010_carry__6_i_1_n_0;
  wire tree_010_carry__6_i_2_n_0;
  wire tree_010_carry__6_i_3_n_0;
  wire tree_010_carry_i_1__0_n_0;
  wire tree_010_carry_i_2__0_n_0;
  wire tree_010_carry_i_3__0_n_0;
  wire tree_010_carry_n_0;
  wire \tree_010_reg_n_0_[22] ;
  wire \tree_010_reg_n_0_[23] ;
  wire \tree_010_reg_n_0_[24] ;
  wire \tree_010_reg_n_0_[25] ;
  wire \tree_010_reg_n_0_[26] ;
  wire \tree_010_reg_n_0_[27] ;
  wire \tree_010_reg_n_0_[28] ;
  wire \tree_010_reg_n_0_[29] ;
  wire \tree_010_reg_n_0_[30] ;
  wire \tree_010_reg_n_0_[31] ;
  wire [31:22]tree_011;
  wire [31:22]tree_0110;
  wire tree_0110_carry__0_i_1__0_n_0;
  wire tree_0110_carry__0_i_2__0_n_0;
  wire tree_0110_carry__0_i_3__0_n_0;
  wire tree_0110_carry__0_i_4__0_n_0;
  wire tree_0110_carry__0_n_0;
  wire tree_0110_carry__1_i_1__0_n_0;
  wire tree_0110_carry__1_i_2__0_n_0;
  wire tree_0110_carry__1_i_3__0_n_0;
  wire tree_0110_carry__1_i_4__0_n_0;
  wire tree_0110_carry__1_n_0;
  wire tree_0110_carry__2_i_1__0_n_0;
  wire tree_0110_carry__2_i_2__0_n_0;
  wire tree_0110_carry__2_i_3__0_n_0;
  wire tree_0110_carry__2_i_4__0_n_0;
  wire tree_0110_carry__2_n_0;
  wire tree_0110_carry__3_i_1__0_n_0;
  wire tree_0110_carry__3_i_2__0_n_0;
  wire tree_0110_carry__3_i_3__0_n_0;
  wire tree_0110_carry__3_i_4__0_n_0;
  wire tree_0110_carry__3_n_0;
  wire tree_0110_carry__4_i_1__0_n_0;
  wire tree_0110_carry__4_i_2__0_n_0;
  wire tree_0110_carry__4_i_3__0_n_0;
  wire tree_0110_carry__4_i_4_n_0;
  wire tree_0110_carry__4_n_0;
  wire tree_0110_carry__5_i_1_n_0;
  wire tree_0110_carry__5_i_2_n_0;
  wire tree_0110_carry__5_i_3_n_0;
  wire tree_0110_carry__5_i_4_n_0;
  wire tree_0110_carry__5_n_0;
  wire tree_0110_carry__6_i_1_n_0;
  wire tree_0110_carry__6_i_2_n_0;
  wire tree_0110_carry__6_i_3_n_0;
  wire tree_0110_carry_i_1__0_n_0;
  wire tree_0110_carry_i_2__0_n_0;
  wire tree_0110_carry_i_3__0_n_0;
  wire tree_0110_carry_i_4__0_n_0;
  wire tree_0110_carry_n_0;
  wire [31:2]tree_1;
  wire [31:2]tree_10;
  wire [31:22]tree_100;
  wire [31:22]tree_101;
  wire [31:22]tree_1010;
  wire tree_1010_carry__0_i_1__0_n_0;
  wire tree_1010_carry__0_i_2__0_n_0;
  wire tree_1010_carry__0_i_3__0_n_0;
  wire tree_1010_carry__0_i_4__0_n_0;
  wire tree_1010_carry__0_n_0;
  wire tree_1010_carry__1_i_1__0_n_0;
  wire tree_1010_carry__1_i_2__0_n_0;
  wire tree_1010_carry__1_i_3__0_n_0;
  wire tree_1010_carry__1_i_4__0_n_0;
  wire tree_1010_carry__1_n_0;
  wire tree_1010_carry__2_i_1__0_n_0;
  wire tree_1010_carry__2_i_2__0_n_0;
  wire tree_1010_carry__2_i_3__0_n_0;
  wire tree_1010_carry__2_i_4__0_n_0;
  wire tree_1010_carry__2_n_0;
  wire tree_1010_carry__3_i_1__0_n_0;
  wire tree_1010_carry__3_i_2__0_n_0;
  wire tree_1010_carry__3_i_3__0_n_0;
  wire tree_1010_carry__3_i_4__0_n_0;
  wire tree_1010_carry__3_n_0;
  wire tree_1010_carry__4_i_1__0_n_0;
  wire tree_1010_carry__4_i_2__0_n_0;
  wire tree_1010_carry__4_i_3_n_0;
  wire tree_1010_carry__4_i_4_n_0;
  wire tree_1010_carry__4_n_0;
  wire tree_1010_carry__5_i_1_n_0;
  wire tree_1010_carry__5_i_2_n_0;
  wire tree_1010_carry__5_i_3_n_0;
  wire tree_1010_carry__5_i_4_n_0;
  wire tree_1010_carry__5_n_0;
  wire tree_1010_carry__6_i_1_n_0;
  wire tree_1010_carry__6_i_2_n_0;
  wire tree_1010_carry_i_1__0_n_0;
  wire tree_1010_carry_i_2__0_n_0;
  wire tree_1010_carry_i_3__0_n_0;
  wire tree_1010_carry_i_4__0_n_0;
  wire tree_1010_carry_n_0;
  wire [31:2]tree_101_out;
  wire tree_10_carry__0_i_1__0_n_0;
  wire tree_10_carry__0_i_2__0_n_0;
  wire tree_10_carry__0_i_3__0_n_0;
  wire tree_10_carry__0_i_4__0_n_0;
  wire tree_10_carry__0_n_0;
  wire tree_10_carry__1_i_1__0_n_0;
  wire tree_10_carry__1_i_2__0_n_0;
  wire tree_10_carry__1_i_3__0_n_0;
  wire tree_10_carry__1_i_4__0_n_0;
  wire tree_10_carry__1_n_0;
  wire tree_10_carry__2_i_1__0_n_0;
  wire tree_10_carry__2_i_2__0_n_0;
  wire tree_10_carry__2_i_3__0_n_0;
  wire tree_10_carry__2_i_4__0_n_0;
  wire tree_10_carry__2_n_0;
  wire tree_10_carry__3_i_1__0_n_0;
  wire tree_10_carry__3_i_2__0_n_0;
  wire tree_10_carry__3_i_3__0_n_0;
  wire tree_10_carry__3_i_4__0_n_0;
  wire tree_10_carry__3_n_0;
  wire tree_10_carry__4_i_1_n_0;
  wire tree_10_carry__4_i_2__0_n_0;
  wire tree_10_carry__4_i_3__0_n_0;
  wire tree_10_carry__4_i_4_n_0;
  wire tree_10_carry__4_n_0;
  wire tree_10_carry__5_i_1_n_0;
  wire tree_10_carry__5_i_2_n_0;
  wire tree_10_carry__5_i_3_n_0;
  wire tree_10_carry__5_i_4_n_0;
  wire tree_10_carry__5_n_0;
  wire tree_10_carry__6_i_1_n_0;
  wire tree_10_carry__6_i_2_n_0;
  wire tree_10_carry__6_i_3_n_0;
  wire tree_10_carry_i_1__0_n_0;
  wire tree_10_carry_i_2__0_n_0;
  wire tree_10_carry_i_3__0_n_0;
  wire tree_10_carry_n_0;
  wire [31:1]tree_11;
  wire [31:1]tree_110;
  wire tree_110_carry__0_i_1__0_n_0;
  wire tree_110_carry__0_i_2__0_n_0;
  wire tree_110_carry__0_i_3__0_n_0;
  wire tree_110_carry__0_i_4__0_n_0;
  wire tree_110_carry__0_n_0;
  wire tree_110_carry__1_i_1__0_n_0;
  wire tree_110_carry__1_i_2__0_n_0;
  wire tree_110_carry__1_i_3__0_n_0;
  wire tree_110_carry__1_i_4__0_n_0;
  wire tree_110_carry__1_n_0;
  wire tree_110_carry__2_i_1__0_n_0;
  wire tree_110_carry__2_i_2__0_n_0;
  wire tree_110_carry__2_i_3__0_n_0;
  wire tree_110_carry__2_i_4__0_n_0;
  wire tree_110_carry__2_n_0;
  wire tree_110_carry__3_i_1__0_n_0;
  wire tree_110_carry__3_i_2__0_n_0;
  wire tree_110_carry__3_i_3__0_n_0;
  wire tree_110_carry__3_i_4__0_n_0;
  wire tree_110_carry__3_n_0;
  wire tree_110_carry__4_i_1__0_n_0;
  wire tree_110_carry__4_i_2__0_n_0;
  wire tree_110_carry__4_i_3__0_n_0;
  wire tree_110_carry__4_i_4_n_0;
  wire tree_110_carry__4_n_0;
  wire tree_110_carry__5_i_1_n_0;
  wire tree_110_carry__5_i_2_n_0;
  wire tree_110_carry__5_i_3_n_0;
  wire tree_110_carry__5_i_4_n_0;
  wire tree_110_carry__5_n_0;
  wire tree_110_carry__6_i_1_n_0;
  wire tree_110_carry__6_i_2_n_0;
  wire tree_110_carry__6_i_3_n_0;
  wire tree_110_carry_i_1__0_n_0;
  wire tree_110_carry_i_2__0_n_0;
  wire tree_110_carry_i_3__0_n_0;
  wire tree_110_carry_n_0;
  wire \tree_110_reg_n_0_[22] ;
  wire \tree_110_reg_n_0_[23] ;
  wire \tree_110_reg_n_0_[24] ;
  wire \tree_110_reg_n_0_[25] ;
  wire \tree_110_reg_n_0_[26] ;
  wire \tree_110_reg_n_0_[27] ;
  wire \tree_110_reg_n_0_[28] ;
  wire \tree_110_reg_n_0_[29] ;
  wire \tree_110_reg_n_0_[30] ;
  wire \tree_110_reg_n_0_[31] ;
  wire [31:22]tree_111;
  wire [31:22]tree_1110;
  wire tree_1110_carry__0_i_1__0_n_0;
  wire tree_1110_carry__0_i_2__0_n_0;
  wire tree_1110_carry__0_i_3__0_n_0;
  wire tree_1110_carry__0_i_4__0_n_0;
  wire tree_1110_carry__0_n_0;
  wire tree_1110_carry__1_i_1__0_n_0;
  wire tree_1110_carry__1_i_2__0_n_0;
  wire tree_1110_carry__1_i_3__0_n_0;
  wire tree_1110_carry__1_i_4__0_n_0;
  wire tree_1110_carry__1_n_0;
  wire tree_1110_carry__2_i_1__0_n_0;
  wire tree_1110_carry__2_i_2__0_n_0;
  wire tree_1110_carry__2_i_3__0_n_0;
  wire tree_1110_carry__2_i_4__0_n_0;
  wire tree_1110_carry__2_n_0;
  wire tree_1110_carry__3_i_1__0_n_0;
  wire tree_1110_carry__3_i_2__0_n_0;
  wire tree_1110_carry__3_i_3__0_n_0;
  wire tree_1110_carry__3_i_4__0_n_0;
  wire tree_1110_carry__3_n_0;
  wire tree_1110_carry__4_i_1__0_n_0;
  wire tree_1110_carry__4_i_2__0_n_0;
  wire tree_1110_carry__4_i_3__0_n_0;
  wire tree_1110_carry__4_i_4_n_0;
  wire tree_1110_carry__4_n_0;
  wire tree_1110_carry__5_i_1_n_0;
  wire tree_1110_carry__5_i_2_n_0;
  wire tree_1110_carry__5_i_3_n_0;
  wire tree_1110_carry__5_i_4_n_0;
  wire tree_1110_carry__5_n_0;
  wire tree_1110_carry__6_i_1_n_0;
  wire tree_1110_carry__6_i_2_n_0;
  wire tree_1110_carry__6_i_3_n_0;
  wire tree_1110_carry_i_1__0_n_0;
  wire tree_1110_carry_i_2__0_n_0;
  wire tree_1110_carry_i_3__0_n_0;
  wire tree_1110_carry_i_4__0_n_0;
  wire tree_1110_carry_n_0;
  wire [2:0]\NLW_accum_reg[10]_i_1__0_CO_UNCONNECTED ;
  wire [2:0]\NLW_accum_reg[14]_i_1__0_CO_UNCONNECTED ;
  wire [2:0]\NLW_accum_reg[18]_i_1__0_CO_UNCONNECTED ;
  wire [2:0]\NLW_accum_reg[22]_i_1__0_CO_UNCONNECTED ;
  wire [2:0]\NLW_accum_reg[26]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_accum_reg[2]_i_1__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_accum_reg[30]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_accum_reg[30]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_accum_reg[6]_i_1__0_CO_UNCONNECTED ;
  wire [2:0]NLW_tree_0010_carry_CO_UNCONNECTED;
  wire [3:0]NLW_tree_0010_carry_O_UNCONNECTED;
  wire [2:0]NLW_tree_0010_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_tree_0010_carry__0_O_UNCONNECTED;
  wire [2:0]NLW_tree_0010_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_tree_0010_carry__1_O_UNCONNECTED;
  wire [2:0]NLW_tree_0010_carry__2_CO_UNCONNECTED;
  wire [3:0]NLW_tree_0010_carry__2_O_UNCONNECTED;
  wire [2:0]NLW_tree_0010_carry__3_CO_UNCONNECTED;
  wire [3:0]NLW_tree_0010_carry__3_O_UNCONNECTED;
  wire [2:0]NLW_tree_0010_carry__4_CO_UNCONNECTED;
  wire [2:0]NLW_tree_0010_carry__5_CO_UNCONNECTED;
  wire [3:0]NLW_tree_0010_carry__6_CO_UNCONNECTED;
  wire [3:2]NLW_tree_0010_carry__6_O_UNCONNECTED;
  wire [2:0]NLW_tree_010_carry_CO_UNCONNECTED;
  wire [2:0]NLW_tree_010_carry__0_CO_UNCONNECTED;
  wire [2:0]NLW_tree_010_carry__1_CO_UNCONNECTED;
  wire [2:0]NLW_tree_010_carry__2_CO_UNCONNECTED;
  wire [2:0]NLW_tree_010_carry__3_CO_UNCONNECTED;
  wire [2:0]NLW_tree_010_carry__4_CO_UNCONNECTED;
  wire [2:0]NLW_tree_010_carry__5_CO_UNCONNECTED;
  wire [3:0]NLW_tree_010_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_tree_010_carry__6_O_UNCONNECTED;
  wire [2:0]NLW_tree_0110_carry_CO_UNCONNECTED;
  wire [3:0]NLW_tree_0110_carry_O_UNCONNECTED;
  wire [2:0]NLW_tree_0110_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_tree_0110_carry__0_O_UNCONNECTED;
  wire [2:0]NLW_tree_0110_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_tree_0110_carry__1_O_UNCONNECTED;
  wire [2:0]NLW_tree_0110_carry__2_CO_UNCONNECTED;
  wire [3:0]NLW_tree_0110_carry__2_O_UNCONNECTED;
  wire [2:0]NLW_tree_0110_carry__3_CO_UNCONNECTED;
  wire [3:0]NLW_tree_0110_carry__3_O_UNCONNECTED;
  wire [2:0]NLW_tree_0110_carry__4_CO_UNCONNECTED;
  wire [0:0]NLW_tree_0110_carry__4_O_UNCONNECTED;
  wire [2:0]NLW_tree_0110_carry__5_CO_UNCONNECTED;
  wire [3:0]NLW_tree_0110_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_tree_0110_carry__6_O_UNCONNECTED;
  wire [2:0]NLW_tree_1010_carry_CO_UNCONNECTED;
  wire [3:0]NLW_tree_1010_carry_O_UNCONNECTED;
  wire [2:0]NLW_tree_1010_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_tree_1010_carry__0_O_UNCONNECTED;
  wire [2:0]NLW_tree_1010_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_tree_1010_carry__1_O_UNCONNECTED;
  wire [2:0]NLW_tree_1010_carry__2_CO_UNCONNECTED;
  wire [3:0]NLW_tree_1010_carry__2_O_UNCONNECTED;
  wire [2:0]NLW_tree_1010_carry__3_CO_UNCONNECTED;
  wire [3:0]NLW_tree_1010_carry__3_O_UNCONNECTED;
  wire [2:0]NLW_tree_1010_carry__4_CO_UNCONNECTED;
  wire [2:0]NLW_tree_1010_carry__5_CO_UNCONNECTED;
  wire [3:0]NLW_tree_1010_carry__6_CO_UNCONNECTED;
  wire [3:2]NLW_tree_1010_carry__6_O_UNCONNECTED;
  wire [2:0]NLW_tree_10_carry_CO_UNCONNECTED;
  wire [0:0]NLW_tree_10_carry_O_UNCONNECTED;
  wire [2:0]NLW_tree_10_carry__0_CO_UNCONNECTED;
  wire [2:0]NLW_tree_10_carry__1_CO_UNCONNECTED;
  wire [2:0]NLW_tree_10_carry__2_CO_UNCONNECTED;
  wire [2:0]NLW_tree_10_carry__3_CO_UNCONNECTED;
  wire [2:0]NLW_tree_10_carry__4_CO_UNCONNECTED;
  wire [2:0]NLW_tree_10_carry__5_CO_UNCONNECTED;
  wire [3:0]NLW_tree_10_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_tree_10_carry__6_O_UNCONNECTED;
  wire [2:0]NLW_tree_110_carry_CO_UNCONNECTED;
  wire [0:0]NLW_tree_110_carry_O_UNCONNECTED;
  wire [2:0]NLW_tree_110_carry__0_CO_UNCONNECTED;
  wire [2:0]NLW_tree_110_carry__1_CO_UNCONNECTED;
  wire [2:0]NLW_tree_110_carry__2_CO_UNCONNECTED;
  wire [2:0]NLW_tree_110_carry__3_CO_UNCONNECTED;
  wire [2:0]NLW_tree_110_carry__4_CO_UNCONNECTED;
  wire [2:0]NLW_tree_110_carry__5_CO_UNCONNECTED;
  wire [3:0]NLW_tree_110_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_tree_110_carry__6_O_UNCONNECTED;
  wire [2:0]NLW_tree_1110_carry_CO_UNCONNECTED;
  wire [3:0]NLW_tree_1110_carry_O_UNCONNECTED;
  wire [2:0]NLW_tree_1110_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_tree_1110_carry__0_O_UNCONNECTED;
  wire [2:0]NLW_tree_1110_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_tree_1110_carry__1_O_UNCONNECTED;
  wire [2:0]NLW_tree_1110_carry__2_CO_UNCONNECTED;
  wire [3:0]NLW_tree_1110_carry__2_O_UNCONNECTED;
  wire [2:0]NLW_tree_1110_carry__3_CO_UNCONNECTED;
  wire [3:0]NLW_tree_1110_carry__3_O_UNCONNECTED;
  wire [2:0]NLW_tree_1110_carry__4_CO_UNCONNECTED;
  wire [0:0]NLW_tree_1110_carry__4_O_UNCONNECTED;
  wire [2:0]NLW_tree_1110_carry__5_CO_UNCONNECTED;
  wire [3:0]NLW_tree_1110_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_tree_1110_carry__6_O_UNCONNECTED;
  wire [15:10]NLW_w_0_reg_rep_bsel_DOADO_UNCONNECTED;
  wire [15:10]NLW_w_0_reg_rep_bsel_DOBDO_UNCONNECTED;
  wire [1:0]NLW_w_0_reg_rep_bsel_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_w_0_reg_rep_bsel_DOPBDOP_UNCONNECTED;
  wire [15:10]NLW_w_0_reg_rep_bsel_rep_DOADO_UNCONNECTED;
  wire [15:10]NLW_w_0_reg_rep_bsel_rep_DOBDO_UNCONNECTED;
  wire [1:0]NLW_w_0_reg_rep_bsel_rep_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_w_0_reg_rep_bsel_rep_DOPBDOP_UNCONNECTED;
  wire [15:10]NLW_w_2_reg_rep_bsel_DOADO_UNCONNECTED;
  wire [15:10]NLW_w_2_reg_rep_bsel_DOBDO_UNCONNECTED;
  wire [1:0]NLW_w_2_reg_rep_bsel_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_w_2_reg_rep_bsel_DOPBDOP_UNCONNECTED;
  wire [15:10]NLW_w_2_reg_rep_bsel_rep_DOADO_UNCONNECTED;
  wire [15:10]NLW_w_2_reg_rep_bsel_rep_DOBDO_UNCONNECTED;
  wire [1:0]NLW_w_2_reg_rep_bsel_rep_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_w_2_reg_rep_bsel_rep_DOPBDOP_UNCONNECTED;
  wire [15:10]NLW_w_4_reg_rep_bsel_DOADO_UNCONNECTED;
  wire [15:10]NLW_w_4_reg_rep_bsel_DOBDO_UNCONNECTED;
  wire [1:0]NLW_w_4_reg_rep_bsel_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_w_4_reg_rep_bsel_DOPBDOP_UNCONNECTED;
  wire [15:10]NLW_w_4_reg_rep_bsel_rep_DOADO_UNCONNECTED;
  wire [15:10]NLW_w_4_reg_rep_bsel_rep_DOBDO_UNCONNECTED;
  wire [1:0]NLW_w_4_reg_rep_bsel_rep_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_w_4_reg_rep_bsel_rep_DOPBDOP_UNCONNECTED;
  wire [15:10]NLW_w_6_reg_rep_bsel_DOADO_UNCONNECTED;
  wire [15:10]NLW_w_6_reg_rep_bsel_DOBDO_UNCONNECTED;
  wire [1:0]NLW_w_6_reg_rep_bsel_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_w_6_reg_rep_bsel_DOPBDOP_UNCONNECTED;
  wire [15:10]NLW_w_6_reg_rep_bsel_rep_DOADO_UNCONNECTED;
  wire [15:10]NLW_w_6_reg_rep_bsel_rep_DOBDO_UNCONNECTED;
  wire [1:0]NLW_w_6_reg_rep_bsel_rep_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_w_6_reg_rep_bsel_rep_DOPBDOP_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \accum[10]_i_2__0 
       (.I0(Q[10]),
        .I1(accum_reg[13]),
        .O(\accum[10]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum[10]_i_3__0 
       (.I0(Q[9]),
        .I1(accum_reg[12]),
        .O(\accum[10]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum[10]_i_4__0 
       (.I0(Q[8]),
        .I1(accum_reg[11]),
        .O(\accum[10]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum[10]_i_5__0 
       (.I0(Q[7]),
        .I1(accum_reg[10]),
        .O(\accum[10]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum[14]_i_2__0 
       (.I0(Q[14]),
        .I1(accum_reg[17]),
        .O(\accum[14]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum[14]_i_3__0 
       (.I0(Q[13]),
        .I1(accum_reg[16]),
        .O(\accum[14]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum[14]_i_4__0 
       (.I0(Q[12]),
        .I1(accum_reg[15]),
        .O(\accum[14]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum[14]_i_5__0 
       (.I0(Q[11]),
        .I1(accum_reg[14]),
        .O(\accum[14]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum[18]_i_2__0 
       (.I0(Q[18]),
        .I1(accum_reg[21]),
        .O(\accum[18]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum[18]_i_3__0 
       (.I0(Q[17]),
        .I1(accum_reg[20]),
        .O(\accum[18]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum[18]_i_4__0 
       (.I0(Q[16]),
        .I1(accum_reg[19]),
        .O(\accum[18]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum[18]_i_5__0 
       (.I0(Q[15]),
        .I1(accum_reg[18]),
        .O(\accum[18]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum[22]_i_2 
       (.I0(Q[22]),
        .I1(accum_reg[25]),
        .O(\accum[22]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum[22]_i_3__0 
       (.I0(Q[21]),
        .I1(accum_reg[24]),
        .O(\accum[22]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum[22]_i_4 
       (.I0(Q[20]),
        .I1(accum_reg[23]),
        .O(\accum[22]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum[22]_i_5 
       (.I0(Q[19]),
        .I1(accum_reg[22]),
        .O(\accum[22]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum[26]_i_2 
       (.I0(Q[26]),
        .I1(accum_reg[29]),
        .O(\accum[26]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum[26]_i_3 
       (.I0(Q[25]),
        .I1(accum_reg[28]),
        .O(\accum[26]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum[26]_i_4 
       (.I0(Q[24]),
        .I1(accum_reg[27]),
        .O(\accum[26]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum[26]_i_5 
       (.I0(Q[23]),
        .I1(accum_reg[26]),
        .O(\accum[26]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum[2]_i_2__0 
       (.I0(Q[2]),
        .I1(accum_reg[5]),
        .O(\accum[2]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum[2]_i_3__0 
       (.I0(Q[1]),
        .I1(accum_reg[4]),
        .O(\accum[2]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum[2]_i_4__0 
       (.I0(Q[0]),
        .I1(accum_reg[3]),
        .O(\accum[2]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum[30]_i_2 
       (.I0(Q[28]),
        .I1(accum_reg[31]),
        .O(\accum[30]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum[30]_i_3 
       (.I0(Q[27]),
        .I1(accum_reg[30]),
        .O(\accum[30]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum[6]_i_2__0 
       (.I0(Q[6]),
        .I1(accum_reg[9]),
        .O(\accum[6]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum[6]_i_3__0 
       (.I0(Q[5]),
        .I1(accum_reg[8]),
        .O(\accum[6]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum[6]_i_4__0 
       (.I0(Q[4]),
        .I1(accum_reg[7]),
        .O(\accum[6]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum[6]_i_5__0 
       (.I0(Q[3]),
        .I1(accum_reg[6]),
        .O(\accum[6]_i_5__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\accum_reg[10]_i_1__0_n_7 ),
        .Q(accum_reg[10]),
        .R(1'b0));
  CARRY4 \accum_reg[10]_i_1__0 
       (.CI(\accum_reg[6]_i_1__0_n_0 ),
        .CO({\accum_reg[10]_i_1__0_n_0 ,\NLW_accum_reg[10]_i_1__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(Q[10:7]),
        .O({\accum_reg[10]_i_1__0_n_4 ,\accum_reg[10]_i_1__0_n_5 ,\accum_reg[10]_i_1__0_n_6 ,\accum_reg[10]_i_1__0_n_7 }),
        .S({\accum[10]_i_2__0_n_0 ,\accum[10]_i_3__0_n_0 ,\accum[10]_i_4__0_n_0 ,\accum[10]_i_5__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\accum_reg[10]_i_1__0_n_6 ),
        .Q(accum_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\accum_reg[10]_i_1__0_n_5 ),
        .Q(accum_reg[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\accum_reg[10]_i_1__0_n_4 ),
        .Q(accum_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\accum_reg[14]_i_1__0_n_7 ),
        .Q(accum_reg[14]),
        .R(1'b0));
  CARRY4 \accum_reg[14]_i_1__0 
       (.CI(\accum_reg[10]_i_1__0_n_0 ),
        .CO({\accum_reg[14]_i_1__0_n_0 ,\NLW_accum_reg[14]_i_1__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(Q[14:11]),
        .O({\accum_reg[14]_i_1__0_n_4 ,\accum_reg[14]_i_1__0_n_5 ,\accum_reg[14]_i_1__0_n_6 ,\accum_reg[14]_i_1__0_n_7 }),
        .S({\accum[14]_i_2__0_n_0 ,\accum[14]_i_3__0_n_0 ,\accum[14]_i_4__0_n_0 ,\accum[14]_i_5__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\accum_reg[14]_i_1__0_n_6 ),
        .Q(accum_reg[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\accum_reg[14]_i_1__0_n_5 ),
        .Q(accum_reg[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\accum_reg[14]_i_1__0_n_4 ),
        .Q(accum_reg[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\accum_reg[18]_i_1__0_n_7 ),
        .Q(accum_reg[18]),
        .R(1'b0));
  CARRY4 \accum_reg[18]_i_1__0 
       (.CI(\accum_reg[14]_i_1__0_n_0 ),
        .CO({\accum_reg[18]_i_1__0_n_0 ,\NLW_accum_reg[18]_i_1__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(Q[18:15]),
        .O({\accum_reg[18]_i_1__0_n_4 ,\accum_reg[18]_i_1__0_n_5 ,\accum_reg[18]_i_1__0_n_6 ,\accum_reg[18]_i_1__0_n_7 }),
        .S({\accum[18]_i_2__0_n_0 ,\accum[18]_i_3__0_n_0 ,\accum[18]_i_4__0_n_0 ,\accum[18]_i_5__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\accum_reg[18]_i_1__0_n_6 ),
        .Q(accum_reg[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\accum_reg[18]_i_1__0_n_5 ),
        .Q(accum_reg[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\accum_reg[18]_i_1__0_n_4 ),
        .Q(accum_reg[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\accum_reg[22]_i_1__0_n_7 ),
        .Q(accum_reg[22]),
        .R(1'b0));
  CARRY4 \accum_reg[22]_i_1__0 
       (.CI(\accum_reg[18]_i_1__0_n_0 ),
        .CO({\accum_reg[22]_i_1__0_n_0 ,\NLW_accum_reg[22]_i_1__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(Q[22:19]),
        .O({\accum_reg[22]_i_1__0_n_4 ,\accum_reg[22]_i_1__0_n_5 ,\accum_reg[22]_i_1__0_n_6 ,\accum_reg[22]_i_1__0_n_7 }),
        .S({\accum[22]_i_2_n_0 ,\accum[22]_i_3__0_n_0 ,\accum[22]_i_4_n_0 ,\accum[22]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\accum_reg[22]_i_1__0_n_6 ),
        .Q(accum_reg[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(\accum_reg[22]_i_1__0_n_5 ),
        .Q(accum_reg[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(\accum_reg[22]_i_1__0_n_4 ),
        .Q(accum_reg[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(\accum_reg[26]_i_1_n_7 ),
        .Q(accum_reg[26]),
        .R(1'b0));
  CARRY4 \accum_reg[26]_i_1 
       (.CI(\accum_reg[22]_i_1__0_n_0 ),
        .CO({\accum_reg[26]_i_1_n_0 ,\NLW_accum_reg[26]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(Q[26:23]),
        .O({\accum_reg[26]_i_1_n_4 ,\accum_reg[26]_i_1_n_5 ,\accum_reg[26]_i_1_n_6 ,\accum_reg[26]_i_1_n_7 }),
        .S({\accum[26]_i_2_n_0 ,\accum[26]_i_3_n_0 ,\accum[26]_i_4_n_0 ,\accum[26]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(\accum_reg[26]_i_1_n_6 ),
        .Q(accum_reg[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(\accum_reg[26]_i_1_n_5 ),
        .Q(accum_reg[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(\accum_reg[26]_i_1_n_4 ),
        .Q(accum_reg[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\accum_reg[2]_i_1__0_n_7 ),
        .Q(accum_reg[2]),
        .R(1'b0));
  CARRY4 \accum_reg[2]_i_1__0 
       (.CI(1'b0),
        .CO({\accum_reg[2]_i_1__0_n_0 ,\NLW_accum_reg[2]_i_1__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({Q[2:0],1'b0}),
        .O({\accum_reg[2]_i_1__0_n_4 ,\accum_reg[2]_i_1__0_n_5 ,\accum_reg[2]_i_1__0_n_6 ,\accum_reg[2]_i_1__0_n_7 }),
        .S({\accum[2]_i_2__0_n_0 ,\accum[2]_i_3__0_n_0 ,\accum[2]_i_4__0_n_0 ,accum_reg[2]}));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(\accum_reg[30]_i_1_n_7 ),
        .Q(accum_reg[30]),
        .R(1'b0));
  CARRY4 \accum_reg[30]_i_1 
       (.CI(\accum_reg[26]_i_1_n_0 ),
        .CO(\NLW_accum_reg[30]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,Q[27]}),
        .O({\NLW_accum_reg[30]_i_1_O_UNCONNECTED [3:2],\accum_reg[30]_i_1_n_6 ,\accum_reg[30]_i_1_n_7 }),
        .S({1'b0,1'b0,\accum[30]_i_2_n_0 ,\accum[30]_i_3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(\accum_reg[30]_i_1_n_6 ),
        .Q(accum_reg[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\accum_reg[2]_i_1__0_n_6 ),
        .Q(accum_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\accum_reg[2]_i_1__0_n_5 ),
        .Q(accum_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\accum_reg[2]_i_1__0_n_4 ),
        .Q(accum_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\accum_reg[6]_i_1__0_n_7 ),
        .Q(accum_reg[6]),
        .R(1'b0));
  CARRY4 \accum_reg[6]_i_1__0 
       (.CI(\accum_reg[2]_i_1__0_n_0 ),
        .CO({\accum_reg[6]_i_1__0_n_0 ,\NLW_accum_reg[6]_i_1__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(Q[6:3]),
        .O({\accum_reg[6]_i_1__0_n_4 ,\accum_reg[6]_i_1__0_n_5 ,\accum_reg[6]_i_1__0_n_6 ,\accum_reg[6]_i_1__0_n_7 }),
        .S({\accum[6]_i_2__0_n_0 ,\accum[6]_i_3__0_n_0 ,\accum[6]_i_4__0_n_0 ,\accum[6]_i_5__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\accum_reg[6]_i_1__0_n_6 ),
        .Q(accum_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\accum_reg[6]_i_1__0_n_5 ),
        .Q(accum_reg[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\accum_reg[6]_i_1__0_n_4 ),
        .Q(accum_reg[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \frequency_d1_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(frequency_d1[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \frequency_d1_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[10]),
        .Q(frequency_d1[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \frequency_d1_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[11]),
        .Q(frequency_d1[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \frequency_d1_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[12]),
        .Q(frequency_d1[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \frequency_d1_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[13]),
        .Q(frequency_d1[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \frequency_d1_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[14]),
        .Q(frequency_d1[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \frequency_d1_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[15]),
        .Q(frequency_d1[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \frequency_d1_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[16]),
        .Q(frequency_d1[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \frequency_d1_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[17]),
        .Q(frequency_d1[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \frequency_d1_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[18]),
        .Q(frequency_d1[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \frequency_d1_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[19]),
        .Q(frequency_d1[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \frequency_d1_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[1]),
        .Q(frequency_d1[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \frequency_d1_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[20]),
        .Q(frequency_d1[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \frequency_d1_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[21]),
        .Q(frequency_d1[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \frequency_d1_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[22]),
        .Q(frequency_d1[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \frequency_d1_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[23]),
        .Q(frequency_d1[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \frequency_d1_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[24]),
        .Q(frequency_d1[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \frequency_d1_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[25]),
        .Q(frequency_d1[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \frequency_d1_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[26]),
        .Q(frequency_d1[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \frequency_d1_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[27]),
        .Q(frequency_d1[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \frequency_d1_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[28]),
        .Q(frequency_d1[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \frequency_d1_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[29]),
        .Q(frequency_d1[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \frequency_d1_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[2]),
        .Q(frequency_d1[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \frequency_d1_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[30]),
        .Q(frequency_d1[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \frequency_d1_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[3]),
        .Q(frequency_d1[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \frequency_d1_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[4]),
        .Q(frequency_d1[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \frequency_d1_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[5]),
        .Q(frequency_d1[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \frequency_d1_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[6]),
        .Q(frequency_d1[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \frequency_d1_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[7]),
        .Q(frequency_d1[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \frequency_d1_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[8]),
        .Q(frequency_d1[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \frequency_d1_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[9]),
        .Q(frequency_d1[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \frequency_d2_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(frequency_d1[0]),
        .Q(frequency_d2[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \frequency_d2_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(frequency_d1[10]),
        .Q(frequency_d2[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \frequency_d2_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(frequency_d1[11]),
        .Q(frequency_d2[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \frequency_d2_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(frequency_d1[12]),
        .Q(frequency_d2[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \frequency_d2_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(frequency_d1[13]),
        .Q(frequency_d2[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \frequency_d2_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(frequency_d1[14]),
        .Q(frequency_d2[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \frequency_d2_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(frequency_d1[15]),
        .Q(frequency_d2[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \frequency_d2_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(frequency_d1[16]),
        .Q(frequency_d2[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \frequency_d2_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(frequency_d1[17]),
        .Q(frequency_d2[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \frequency_d2_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(frequency_d1[18]),
        .Q(frequency_d2[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \frequency_d2_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(frequency_d1[19]),
        .Q(frequency_d2[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \frequency_d2_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(frequency_d1[1]),
        .Q(frequency_d2[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \frequency_d2_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(frequency_d1[20]),
        .Q(frequency_d2[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \frequency_d2_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(frequency_d1[21]),
        .Q(frequency_d2[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \frequency_d2_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(frequency_d1[22]),
        .Q(frequency_d2[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \frequency_d2_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(frequency_d1[23]),
        .Q(frequency_d2[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \frequency_d2_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(frequency_d1[24]),
        .Q(frequency_d2[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \frequency_d2_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(frequency_d1[25]),
        .Q(frequency_d2[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \frequency_d2_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(frequency_d1[26]),
        .Q(frequency_d2[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \frequency_d2_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(frequency_d1[27]),
        .Q(frequency_d2[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \frequency_d2_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(frequency_d1[28]),
        .Q(frequency_d2[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \frequency_d2_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(frequency_d1[29]),
        .Q(frequency_d2[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \frequency_d2_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(frequency_d1[2]),
        .Q(frequency_d2[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \frequency_d2_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(frequency_d1[30]),
        .Q(frequency_d2[30]),
        .R(1'b0));
  (* srl_bus_name = "\transmitter_inst_1/nco_inst_1/frequency_d2_reg " *) 
  (* srl_name = "\transmitter_inst_1/nco_inst_1/frequency_d2_reg[31]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \frequency_d2_reg[31]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(Q[31]),
        .Q(\frequency_d2_reg[31]_srl2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \frequency_d2_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(frequency_d1[3]),
        .Q(frequency_d2[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \frequency_d2_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(frequency_d1[4]),
        .Q(frequency_d2[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \frequency_d2_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(frequency_d1[5]),
        .Q(frequency_d2[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \frequency_d2_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(frequency_d1[6]),
        .Q(frequency_d2[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \frequency_d2_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(frequency_d1[7]),
        .Q(frequency_d2[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \frequency_d2_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(frequency_d1[8]),
        .Q(frequency_d2[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \frequency_d2_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(frequency_d1[9]),
        .Q(frequency_d2[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \frequency_d3_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(frequency_d2[10]),
        .Q(frequency_d3[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \frequency_d3_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(frequency_d2[11]),
        .Q(frequency_d3[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \frequency_d3_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(frequency_d2[12]),
        .Q(frequency_d3[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \frequency_d3_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(frequency_d2[13]),
        .Q(frequency_d3[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \frequency_d3_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(frequency_d2[14]),
        .Q(frequency_d3[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \frequency_d3_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(frequency_d2[15]),
        .Q(frequency_d3[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \frequency_d3_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(frequency_d2[16]),
        .Q(frequency_d3[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \frequency_d3_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(frequency_d2[17]),
        .Q(frequency_d3[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \frequency_d3_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(frequency_d2[18]),
        .Q(frequency_d3[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \frequency_d3_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(frequency_d2[19]),
        .Q(frequency_d3[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \frequency_d3_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(frequency_d2[1]),
        .Q(frequency_d3[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \frequency_d3_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(frequency_d2[20]),
        .Q(frequency_d3[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \frequency_d3_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(frequency_d2[21]),
        .Q(frequency_d3[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \frequency_d3_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(frequency_d2[22]),
        .Q(frequency_d3[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \frequency_d3_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(frequency_d2[23]),
        .Q(frequency_d3[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \frequency_d3_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(frequency_d2[24]),
        .Q(frequency_d3[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \frequency_d3_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(frequency_d2[25]),
        .Q(frequency_d3[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \frequency_d3_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(frequency_d2[26]),
        .Q(frequency_d3[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \frequency_d3_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(frequency_d2[27]),
        .Q(frequency_d3[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \frequency_d3_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(frequency_d2[28]),
        .Q(frequency_d3[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \frequency_d3_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(frequency_d2[29]),
        .Q(frequency_d3[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \frequency_d3_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(frequency_d2[2]),
        .Q(frequency_d3[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \frequency_d3_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(frequency_d2[30]),
        .Q(frequency_d3[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \frequency_d3_reg[31]__0 
       (.C(clk),
        .CE(1'b1),
        .D(\frequency_d2_reg[31]_srl2_n_0 ),
        .Q(frequency_d3[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \frequency_d3_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(frequency_d2[3]),
        .Q(frequency_d3[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \frequency_d3_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(frequency_d2[4]),
        .Q(frequency_d3[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \frequency_d3_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(frequency_d2[5]),
        .Q(frequency_d3[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \frequency_d3_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(frequency_d2[6]),
        .Q(frequency_d3[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \frequency_d3_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(frequency_d2[7]),
        .Q(frequency_d3[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \frequency_d3_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(frequency_d2[8]),
        .Q(frequency_d3[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \frequency_d3_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(frequency_d2[9]),
        .Q(frequency_d3[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_000_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_00[22]),
        .Q(sel[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_000_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_00[23]),
        .Q(sel[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_000_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_00[24]),
        .Q(sel[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_000_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_00[25]),
        .Q(sel[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_000_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_00[26]),
        .Q(sel[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_000_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_00[27]),
        .Q(sel[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_000_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_00[28]),
        .Q(sel[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_000_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_00[29]),
        .Q(sel[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_000_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_00[30]),
        .Q(sel[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_000_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_00[31]),
        .Q(sel[9]),
        .R(1'b0));
  CARRY4 tree_0010_carry
       (.CI(1'b0),
        .CO({tree_0010_carry_n_0,NLW_tree_0010_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(tree_00[5:2]),
        .O(NLW_tree_0010_carry_O_UNCONNECTED[3:0]),
        .S({tree_0010_carry_i_1__0_n_0,tree_0010_carry_i_2__0_n_0,tree_0010_carry_i_3__0_n_0,tree_0010_carry_i_4__0_n_0}));
  CARRY4 tree_0010_carry__0
       (.CI(tree_0010_carry_n_0),
        .CO({tree_0010_carry__0_n_0,NLW_tree_0010_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(tree_00[9:6]),
        .O(NLW_tree_0010_carry__0_O_UNCONNECTED[3:0]),
        .S({tree_0010_carry__0_i_1__0_n_0,tree_0010_carry__0_i_2__0_n_0,tree_0010_carry__0_i_3__0_n_0,tree_0010_carry__0_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tree_0010_carry__0_i_1__0
       (.I0(tree_00[9]),
        .I1(frequency_d3[9]),
        .O(tree_0010_carry__0_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_0010_carry__0_i_2__0
       (.I0(tree_00[8]),
        .I1(frequency_d3[8]),
        .O(tree_0010_carry__0_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_0010_carry__0_i_3__0
       (.I0(tree_00[7]),
        .I1(frequency_d3[7]),
        .O(tree_0010_carry__0_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_0010_carry__0_i_4__0
       (.I0(tree_00[6]),
        .I1(frequency_d3[6]),
        .O(tree_0010_carry__0_i_4__0_n_0));
  CARRY4 tree_0010_carry__1
       (.CI(tree_0010_carry__0_n_0),
        .CO({tree_0010_carry__1_n_0,NLW_tree_0010_carry__1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(tree_00[13:10]),
        .O(NLW_tree_0010_carry__1_O_UNCONNECTED[3:0]),
        .S({tree_0010_carry__1_i_1__0_n_0,tree_0010_carry__1_i_2__0_n_0,tree_0010_carry__1_i_3__0_n_0,tree_0010_carry__1_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tree_0010_carry__1_i_1__0
       (.I0(tree_00[13]),
        .I1(frequency_d3[13]),
        .O(tree_0010_carry__1_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_0010_carry__1_i_2__0
       (.I0(tree_00[12]),
        .I1(frequency_d3[12]),
        .O(tree_0010_carry__1_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_0010_carry__1_i_3__0
       (.I0(tree_00[11]),
        .I1(frequency_d3[11]),
        .O(tree_0010_carry__1_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_0010_carry__1_i_4__0
       (.I0(tree_00[10]),
        .I1(frequency_d3[10]),
        .O(tree_0010_carry__1_i_4__0_n_0));
  CARRY4 tree_0010_carry__2
       (.CI(tree_0010_carry__1_n_0),
        .CO({tree_0010_carry__2_n_0,NLW_tree_0010_carry__2_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(tree_00[17:14]),
        .O(NLW_tree_0010_carry__2_O_UNCONNECTED[3:0]),
        .S({tree_0010_carry__2_i_1__0_n_0,tree_0010_carry__2_i_2__0_n_0,tree_0010_carry__2_i_3__0_n_0,tree_0010_carry__2_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tree_0010_carry__2_i_1__0
       (.I0(tree_00[17]),
        .I1(frequency_d3[17]),
        .O(tree_0010_carry__2_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_0010_carry__2_i_2__0
       (.I0(tree_00[16]),
        .I1(frequency_d3[16]),
        .O(tree_0010_carry__2_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_0010_carry__2_i_3__0
       (.I0(tree_00[15]),
        .I1(frequency_d3[15]),
        .O(tree_0010_carry__2_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_0010_carry__2_i_4__0
       (.I0(tree_00[14]),
        .I1(frequency_d3[14]),
        .O(tree_0010_carry__2_i_4__0_n_0));
  CARRY4 tree_0010_carry__3
       (.CI(tree_0010_carry__2_n_0),
        .CO({tree_0010_carry__3_n_0,NLW_tree_0010_carry__3_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(tree_00[21:18]),
        .O(NLW_tree_0010_carry__3_O_UNCONNECTED[3:0]),
        .S({tree_0010_carry__3_i_1__0_n_0,tree_0010_carry__3_i_2__0_n_0,tree_0010_carry__3_i_3__0_n_0,tree_0010_carry__3_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tree_0010_carry__3_i_1__0
       (.I0(tree_00[21]),
        .I1(frequency_d3[21]),
        .O(tree_0010_carry__3_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_0010_carry__3_i_2__0
       (.I0(tree_00[20]),
        .I1(frequency_d3[20]),
        .O(tree_0010_carry__3_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_0010_carry__3_i_3__0
       (.I0(tree_00[19]),
        .I1(frequency_d3[19]),
        .O(tree_0010_carry__3_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_0010_carry__3_i_4__0
       (.I0(tree_00[18]),
        .I1(frequency_d3[18]),
        .O(tree_0010_carry__3_i_4__0_n_0));
  CARRY4 tree_0010_carry__4
       (.CI(tree_0010_carry__3_n_0),
        .CO({tree_0010_carry__4_n_0,NLW_tree_0010_carry__4_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(tree_00[25:22]),
        .O(tree_0010[25:22]),
        .S({tree_0010_carry__4_i_1__0_n_0,tree_0010_carry__4_i_2__0_n_0,tree_0010_carry__4_i_3_n_0,tree_0010_carry__4_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tree_0010_carry__4_i_1__0
       (.I0(tree_00[25]),
        .I1(frequency_d3[25]),
        .O(tree_0010_carry__4_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_0010_carry__4_i_2__0
       (.I0(tree_00[24]),
        .I1(frequency_d3[24]),
        .O(tree_0010_carry__4_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_0010_carry__4_i_3
       (.I0(tree_00[23]),
        .I1(frequency_d3[23]),
        .O(tree_0010_carry__4_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_0010_carry__4_i_4
       (.I0(tree_00[22]),
        .I1(frequency_d3[22]),
        .O(tree_0010_carry__4_i_4_n_0));
  CARRY4 tree_0010_carry__5
       (.CI(tree_0010_carry__4_n_0),
        .CO({tree_0010_carry__5_n_0,NLW_tree_0010_carry__5_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(tree_00[29:26]),
        .O(tree_0010[29:26]),
        .S({tree_0010_carry__5_i_1_n_0,tree_0010_carry__5_i_2_n_0,tree_0010_carry__5_i_3_n_0,tree_0010_carry__5_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tree_0010_carry__5_i_1
       (.I0(tree_00[29]),
        .I1(frequency_d3[29]),
        .O(tree_0010_carry__5_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_0010_carry__5_i_2
       (.I0(tree_00[28]),
        .I1(frequency_d3[28]),
        .O(tree_0010_carry__5_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_0010_carry__5_i_3
       (.I0(tree_00[27]),
        .I1(frequency_d3[27]),
        .O(tree_0010_carry__5_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_0010_carry__5_i_4
       (.I0(tree_00[26]),
        .I1(frequency_d3[26]),
        .O(tree_0010_carry__5_i_4_n_0));
  CARRY4 tree_0010_carry__6
       (.CI(tree_0010_carry__5_n_0),
        .CO(NLW_tree_0010_carry__6_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,tree_00[30]}),
        .O({NLW_tree_0010_carry__6_O_UNCONNECTED[3:2],tree_0010[31:30]}),
        .S({1'b0,1'b0,tree_0010_carry__6_i_1_n_0,tree_0010_carry__6_i_2_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tree_0010_carry__6_i_1
       (.I0(tree_00[31]),
        .I1(frequency_d3[31]),
        .O(tree_0010_carry__6_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_0010_carry__6_i_2
       (.I0(tree_00[30]),
        .I1(frequency_d3[30]),
        .O(tree_0010_carry__6_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_0010_carry_i_1__0
       (.I0(tree_00[5]),
        .I1(frequency_d3[5]),
        .O(tree_0010_carry_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_0010_carry_i_2__0
       (.I0(tree_00[4]),
        .I1(frequency_d3[4]),
        .O(tree_0010_carry_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_0010_carry_i_3__0
       (.I0(tree_00[3]),
        .I1(frequency_d3[3]),
        .O(tree_0010_carry_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_0010_carry_i_4__0
       (.I0(tree_00[2]),
        .I1(frequency_d3[2]),
        .O(tree_0010_carry_i_4__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_001_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_0010[22]),
        .Q(tree_001[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_001_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_0010[23]),
        .Q(tree_001[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_001_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_0010[24]),
        .Q(tree_001[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_001_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_0010[25]),
        .Q(tree_001[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_001_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_0010[26]),
        .Q(tree_001[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_001_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_0010[27]),
        .Q(tree_001[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_001_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_0010[28]),
        .Q(tree_001[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_001_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_0010[29]),
        .Q(tree_001[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_001_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_0010[30]),
        .Q(tree_001[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_001_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_0010[31]),
        .Q(tree_001[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_00_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_0[10]),
        .Q(tree_00[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_00_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_0[11]),
        .Q(tree_00[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_00_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_0[12]),
        .Q(tree_00[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_00_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_0[13]),
        .Q(tree_00[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_00_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_0[14]),
        .Q(tree_00[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_00_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_0[15]),
        .Q(tree_00[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_00_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_0[16]),
        .Q(tree_00[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_00_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_0[17]),
        .Q(tree_00[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_00_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_0[18]),
        .Q(tree_00[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_00_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_0[19]),
        .Q(tree_00[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_00_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_0[20]),
        .Q(tree_00[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_00_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_0[21]),
        .Q(tree_00[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_00_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_0[22]),
        .Q(tree_00[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_00_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_0[23]),
        .Q(tree_00[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_00_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_0[24]),
        .Q(tree_00[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_00_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_0[25]),
        .Q(tree_00[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_00_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_0[26]),
        .Q(tree_00[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_00_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_0[27]),
        .Q(tree_00[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_00_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_0[28]),
        .Q(tree_00[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_00_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_0[29]),
        .Q(tree_00[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_00_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_0[2]),
        .Q(tree_00[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_00_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_0[30]),
        .Q(tree_00[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_00_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_0[31]),
        .Q(tree_00[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_00_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_0[3]),
        .Q(tree_00[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_00_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_0[4]),
        .Q(tree_00[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_00_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_0[5]),
        .Q(tree_00[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_00_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_0[6]),
        .Q(tree_00[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_00_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_0[7]),
        .Q(tree_00[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_00_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_0[8]),
        .Q(tree_00[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_00_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_0[9]),
        .Q(tree_00[9]),
        .R(1'b0));
  CARRY4 tree_010_carry
       (.CI(1'b0),
        .CO({tree_010_carry_n_0,NLW_tree_010_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({tree_0[4:2],1'b0}),
        .O({tree_010[4:2],tree_110[1]}),
        .S({tree_010_carry_i_1__0_n_0,tree_010_carry_i_2__0_n_0,tree_010_carry_i_3__0_n_0,frequency_d2[0]}));
  CARRY4 tree_010_carry__0
       (.CI(tree_010_carry_n_0),
        .CO({tree_010_carry__0_n_0,NLW_tree_010_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(tree_0[8:5]),
        .O(tree_010[8:5]),
        .S({tree_010_carry__0_i_1__0_n_0,tree_010_carry__0_i_2__0_n_0,tree_010_carry__0_i_3__0_n_0,tree_010_carry__0_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tree_010_carry__0_i_1__0
       (.I0(tree_0[8]),
        .I1(frequency_d2[7]),
        .O(tree_010_carry__0_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_010_carry__0_i_2__0
       (.I0(tree_0[7]),
        .I1(frequency_d2[6]),
        .O(tree_010_carry__0_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_010_carry__0_i_3__0
       (.I0(tree_0[6]),
        .I1(frequency_d2[5]),
        .O(tree_010_carry__0_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_010_carry__0_i_4__0
       (.I0(tree_0[5]),
        .I1(frequency_d2[4]),
        .O(tree_010_carry__0_i_4__0_n_0));
  CARRY4 tree_010_carry__1
       (.CI(tree_010_carry__0_n_0),
        .CO({tree_010_carry__1_n_0,NLW_tree_010_carry__1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(tree_0[12:9]),
        .O(tree_010[12:9]),
        .S({tree_010_carry__1_i_1__0_n_0,tree_010_carry__1_i_2__0_n_0,tree_010_carry__1_i_3__0_n_0,tree_010_carry__1_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tree_010_carry__1_i_1__0
       (.I0(tree_0[12]),
        .I1(frequency_d2[11]),
        .O(tree_010_carry__1_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_010_carry__1_i_2__0
       (.I0(tree_0[11]),
        .I1(frequency_d2[10]),
        .O(tree_010_carry__1_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_010_carry__1_i_3__0
       (.I0(tree_0[10]),
        .I1(frequency_d2[9]),
        .O(tree_010_carry__1_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_010_carry__1_i_4__0
       (.I0(tree_0[9]),
        .I1(frequency_d2[8]),
        .O(tree_010_carry__1_i_4__0_n_0));
  CARRY4 tree_010_carry__2
       (.CI(tree_010_carry__1_n_0),
        .CO({tree_010_carry__2_n_0,NLW_tree_010_carry__2_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(tree_0[16:13]),
        .O(tree_010[16:13]),
        .S({tree_010_carry__2_i_1__0_n_0,tree_010_carry__2_i_2__0_n_0,tree_010_carry__2_i_3__0_n_0,tree_010_carry__2_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tree_010_carry__2_i_1__0
       (.I0(tree_0[16]),
        .I1(frequency_d2[15]),
        .O(tree_010_carry__2_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_010_carry__2_i_2__0
       (.I0(tree_0[15]),
        .I1(frequency_d2[14]),
        .O(tree_010_carry__2_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_010_carry__2_i_3__0
       (.I0(tree_0[14]),
        .I1(frequency_d2[13]),
        .O(tree_010_carry__2_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_010_carry__2_i_4__0
       (.I0(tree_0[13]),
        .I1(frequency_d2[12]),
        .O(tree_010_carry__2_i_4__0_n_0));
  CARRY4 tree_010_carry__3
       (.CI(tree_010_carry__2_n_0),
        .CO({tree_010_carry__3_n_0,NLW_tree_010_carry__3_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(tree_0[20:17]),
        .O(tree_010[20:17]),
        .S({tree_010_carry__3_i_1__0_n_0,tree_010_carry__3_i_2__0_n_0,tree_010_carry__3_i_3__0_n_0,tree_010_carry__3_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tree_010_carry__3_i_1__0
       (.I0(tree_0[20]),
        .I1(frequency_d2[19]),
        .O(tree_010_carry__3_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_010_carry__3_i_2__0
       (.I0(tree_0[19]),
        .I1(frequency_d2[18]),
        .O(tree_010_carry__3_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_010_carry__3_i_3__0
       (.I0(tree_0[18]),
        .I1(frequency_d2[17]),
        .O(tree_010_carry__3_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_010_carry__3_i_4__0
       (.I0(tree_0[17]),
        .I1(frequency_d2[16]),
        .O(tree_010_carry__3_i_4__0_n_0));
  CARRY4 tree_010_carry__4
       (.CI(tree_010_carry__3_n_0),
        .CO({tree_010_carry__4_n_0,NLW_tree_010_carry__4_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(tree_0[24:21]),
        .O(tree_010[24:21]),
        .S({tree_010_carry__4_i_1__0_n_0,tree_010_carry__4_i_2__0_n_0,tree_010_carry__4_i_3__0_n_0,tree_010_carry__4_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tree_010_carry__4_i_1__0
       (.I0(tree_0[24]),
        .I1(frequency_d2[23]),
        .O(tree_010_carry__4_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_010_carry__4_i_2__0
       (.I0(tree_0[23]),
        .I1(frequency_d2[22]),
        .O(tree_010_carry__4_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_010_carry__4_i_3__0
       (.I0(tree_0[22]),
        .I1(frequency_d2[21]),
        .O(tree_010_carry__4_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_010_carry__4_i_4
       (.I0(tree_0[21]),
        .I1(frequency_d2[20]),
        .O(tree_010_carry__4_i_4_n_0));
  CARRY4 tree_010_carry__5
       (.CI(tree_010_carry__4_n_0),
        .CO({tree_010_carry__5_n_0,NLW_tree_010_carry__5_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(tree_0[28:25]),
        .O(tree_010[28:25]),
        .S({tree_010_carry__5_i_1_n_0,tree_010_carry__5_i_2_n_0,tree_010_carry__5_i_3_n_0,tree_010_carry__5_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tree_010_carry__5_i_1
       (.I0(tree_0[28]),
        .I1(frequency_d2[27]),
        .O(tree_010_carry__5_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_010_carry__5_i_2
       (.I0(tree_0[27]),
        .I1(frequency_d2[26]),
        .O(tree_010_carry__5_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_010_carry__5_i_3
       (.I0(tree_0[26]),
        .I1(frequency_d2[25]),
        .O(tree_010_carry__5_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_010_carry__5_i_4
       (.I0(tree_0[25]),
        .I1(frequency_d2[24]),
        .O(tree_010_carry__5_i_4_n_0));
  CARRY4 tree_010_carry__6
       (.CI(tree_010_carry__5_n_0),
        .CO(NLW_tree_010_carry__6_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,tree_0[30:29]}),
        .O({NLW_tree_010_carry__6_O_UNCONNECTED[3],tree_010[31:29]}),
        .S({1'b0,tree_010_carry__6_i_1_n_0,tree_010_carry__6_i_2_n_0,tree_010_carry__6_i_3_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tree_010_carry__6_i_1
       (.I0(tree_0[31]),
        .I1(frequency_d2[30]),
        .O(tree_010_carry__6_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_010_carry__6_i_2
       (.I0(tree_0[30]),
        .I1(frequency_d2[29]),
        .O(tree_010_carry__6_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_010_carry__6_i_3
       (.I0(tree_0[29]),
        .I1(frequency_d2[28]),
        .O(tree_010_carry__6_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_010_carry_i_1__0
       (.I0(tree_0[4]),
        .I1(frequency_d2[3]),
        .O(tree_010_carry_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_010_carry_i_2__0
       (.I0(tree_0[3]),
        .I1(frequency_d2[2]),
        .O(tree_010_carry_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_010_carry_i_3__0
       (.I0(tree_0[2]),
        .I1(frequency_d2[1]),
        .O(tree_010_carry_i_3__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_010_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_01[22]),
        .Q(\tree_010_reg_n_0_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_010_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_01[23]),
        .Q(\tree_010_reg_n_0_[23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_010_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_01[24]),
        .Q(\tree_010_reg_n_0_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_010_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_01[25]),
        .Q(\tree_010_reg_n_0_[25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_010_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_01[26]),
        .Q(\tree_010_reg_n_0_[26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_010_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_01[27]),
        .Q(\tree_010_reg_n_0_[27] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_010_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_01[28]),
        .Q(\tree_010_reg_n_0_[28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_010_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_01[29]),
        .Q(\tree_010_reg_n_0_[29] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_010_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_01[30]),
        .Q(\tree_010_reg_n_0_[30] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_010_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_01[31]),
        .Q(\tree_010_reg_n_0_[31] ),
        .R(1'b0));
  CARRY4 tree_0110_carry
       (.CI(1'b0),
        .CO({tree_0110_carry_n_0,NLW_tree_0110_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(tree_01[4:1]),
        .O(NLW_tree_0110_carry_O_UNCONNECTED[3:0]),
        .S({tree_0110_carry_i_1__0_n_0,tree_0110_carry_i_2__0_n_0,tree_0110_carry_i_3__0_n_0,tree_0110_carry_i_4__0_n_0}));
  CARRY4 tree_0110_carry__0
       (.CI(tree_0110_carry_n_0),
        .CO({tree_0110_carry__0_n_0,NLW_tree_0110_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(tree_01[8:5]),
        .O(NLW_tree_0110_carry__0_O_UNCONNECTED[3:0]),
        .S({tree_0110_carry__0_i_1__0_n_0,tree_0110_carry__0_i_2__0_n_0,tree_0110_carry__0_i_3__0_n_0,tree_0110_carry__0_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tree_0110_carry__0_i_1__0
       (.I0(tree_01[8]),
        .I1(frequency_d3[8]),
        .O(tree_0110_carry__0_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_0110_carry__0_i_2__0
       (.I0(tree_01[7]),
        .I1(frequency_d3[7]),
        .O(tree_0110_carry__0_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_0110_carry__0_i_3__0
       (.I0(tree_01[6]),
        .I1(frequency_d3[6]),
        .O(tree_0110_carry__0_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_0110_carry__0_i_4__0
       (.I0(tree_01[5]),
        .I1(frequency_d3[5]),
        .O(tree_0110_carry__0_i_4__0_n_0));
  CARRY4 tree_0110_carry__1
       (.CI(tree_0110_carry__0_n_0),
        .CO({tree_0110_carry__1_n_0,NLW_tree_0110_carry__1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(tree_01[12:9]),
        .O(NLW_tree_0110_carry__1_O_UNCONNECTED[3:0]),
        .S({tree_0110_carry__1_i_1__0_n_0,tree_0110_carry__1_i_2__0_n_0,tree_0110_carry__1_i_3__0_n_0,tree_0110_carry__1_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tree_0110_carry__1_i_1__0
       (.I0(tree_01[12]),
        .I1(frequency_d3[12]),
        .O(tree_0110_carry__1_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_0110_carry__1_i_2__0
       (.I0(tree_01[11]),
        .I1(frequency_d3[11]),
        .O(tree_0110_carry__1_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_0110_carry__1_i_3__0
       (.I0(tree_01[10]),
        .I1(frequency_d3[10]),
        .O(tree_0110_carry__1_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_0110_carry__1_i_4__0
       (.I0(tree_01[9]),
        .I1(frequency_d3[9]),
        .O(tree_0110_carry__1_i_4__0_n_0));
  CARRY4 tree_0110_carry__2
       (.CI(tree_0110_carry__1_n_0),
        .CO({tree_0110_carry__2_n_0,NLW_tree_0110_carry__2_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(tree_01[16:13]),
        .O(NLW_tree_0110_carry__2_O_UNCONNECTED[3:0]),
        .S({tree_0110_carry__2_i_1__0_n_0,tree_0110_carry__2_i_2__0_n_0,tree_0110_carry__2_i_3__0_n_0,tree_0110_carry__2_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tree_0110_carry__2_i_1__0
       (.I0(tree_01[16]),
        .I1(frequency_d3[16]),
        .O(tree_0110_carry__2_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_0110_carry__2_i_2__0
       (.I0(tree_01[15]),
        .I1(frequency_d3[15]),
        .O(tree_0110_carry__2_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_0110_carry__2_i_3__0
       (.I0(tree_01[14]),
        .I1(frequency_d3[14]),
        .O(tree_0110_carry__2_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_0110_carry__2_i_4__0
       (.I0(tree_01[13]),
        .I1(frequency_d3[13]),
        .O(tree_0110_carry__2_i_4__0_n_0));
  CARRY4 tree_0110_carry__3
       (.CI(tree_0110_carry__2_n_0),
        .CO({tree_0110_carry__3_n_0,NLW_tree_0110_carry__3_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(tree_01[20:17]),
        .O(NLW_tree_0110_carry__3_O_UNCONNECTED[3:0]),
        .S({tree_0110_carry__3_i_1__0_n_0,tree_0110_carry__3_i_2__0_n_0,tree_0110_carry__3_i_3__0_n_0,tree_0110_carry__3_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tree_0110_carry__3_i_1__0
       (.I0(tree_01[20]),
        .I1(frequency_d3[20]),
        .O(tree_0110_carry__3_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_0110_carry__3_i_2__0
       (.I0(tree_01[19]),
        .I1(frequency_d3[19]),
        .O(tree_0110_carry__3_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_0110_carry__3_i_3__0
       (.I0(tree_01[18]),
        .I1(frequency_d3[18]),
        .O(tree_0110_carry__3_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_0110_carry__3_i_4__0
       (.I0(tree_01[17]),
        .I1(frequency_d3[17]),
        .O(tree_0110_carry__3_i_4__0_n_0));
  CARRY4 tree_0110_carry__4
       (.CI(tree_0110_carry__3_n_0),
        .CO({tree_0110_carry__4_n_0,NLW_tree_0110_carry__4_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(tree_01[24:21]),
        .O({tree_0110[24:22],NLW_tree_0110_carry__4_O_UNCONNECTED[0]}),
        .S({tree_0110_carry__4_i_1__0_n_0,tree_0110_carry__4_i_2__0_n_0,tree_0110_carry__4_i_3__0_n_0,tree_0110_carry__4_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tree_0110_carry__4_i_1__0
       (.I0(tree_01[24]),
        .I1(frequency_d3[24]),
        .O(tree_0110_carry__4_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_0110_carry__4_i_2__0
       (.I0(tree_01[23]),
        .I1(frequency_d3[23]),
        .O(tree_0110_carry__4_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_0110_carry__4_i_3__0
       (.I0(tree_01[22]),
        .I1(frequency_d3[22]),
        .O(tree_0110_carry__4_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_0110_carry__4_i_4
       (.I0(tree_01[21]),
        .I1(frequency_d3[21]),
        .O(tree_0110_carry__4_i_4_n_0));
  CARRY4 tree_0110_carry__5
       (.CI(tree_0110_carry__4_n_0),
        .CO({tree_0110_carry__5_n_0,NLW_tree_0110_carry__5_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(tree_01[28:25]),
        .O(tree_0110[28:25]),
        .S({tree_0110_carry__5_i_1_n_0,tree_0110_carry__5_i_2_n_0,tree_0110_carry__5_i_3_n_0,tree_0110_carry__5_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tree_0110_carry__5_i_1
       (.I0(tree_01[28]),
        .I1(frequency_d3[28]),
        .O(tree_0110_carry__5_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_0110_carry__5_i_2
       (.I0(tree_01[27]),
        .I1(frequency_d3[27]),
        .O(tree_0110_carry__5_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_0110_carry__5_i_3
       (.I0(tree_01[26]),
        .I1(frequency_d3[26]),
        .O(tree_0110_carry__5_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_0110_carry__5_i_4
       (.I0(tree_01[25]),
        .I1(frequency_d3[25]),
        .O(tree_0110_carry__5_i_4_n_0));
  CARRY4 tree_0110_carry__6
       (.CI(tree_0110_carry__5_n_0),
        .CO(NLW_tree_0110_carry__6_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,tree_01[30:29]}),
        .O({NLW_tree_0110_carry__6_O_UNCONNECTED[3],tree_0110[31:29]}),
        .S({1'b0,tree_0110_carry__6_i_1_n_0,tree_0110_carry__6_i_2_n_0,tree_0110_carry__6_i_3_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tree_0110_carry__6_i_1
       (.I0(tree_01[31]),
        .I1(frequency_d3[31]),
        .O(tree_0110_carry__6_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_0110_carry__6_i_2
       (.I0(tree_01[30]),
        .I1(frequency_d3[30]),
        .O(tree_0110_carry__6_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_0110_carry__6_i_3
       (.I0(tree_01[29]),
        .I1(frequency_d3[29]),
        .O(tree_0110_carry__6_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_0110_carry_i_1__0
       (.I0(tree_01[4]),
        .I1(frequency_d3[4]),
        .O(tree_0110_carry_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_0110_carry_i_2__0
       (.I0(tree_01[3]),
        .I1(frequency_d3[3]),
        .O(tree_0110_carry_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_0110_carry_i_3__0
       (.I0(tree_01[2]),
        .I1(frequency_d3[2]),
        .O(tree_0110_carry_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_0110_carry_i_4__0
       (.I0(tree_01[1]),
        .I1(frequency_d3[1]),
        .O(tree_0110_carry_i_4__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_011_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_0110[22]),
        .Q(tree_011[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_011_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_0110[23]),
        .Q(tree_011[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_011_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_0110[24]),
        .Q(tree_011[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_011_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_0110[25]),
        .Q(tree_011[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_011_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_0110[26]),
        .Q(tree_011[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_011_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_0110[27]),
        .Q(tree_011[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_011_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_0110[28]),
        .Q(tree_011[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_011_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_0110[29]),
        .Q(tree_011[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_011_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_0110[30]),
        .Q(tree_011[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_011_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_0110[31]),
        .Q(tree_011[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_01_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_010[10]),
        .Q(tree_01[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_01_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_010[11]),
        .Q(tree_01[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_01_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_010[12]),
        .Q(tree_01[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_01_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_010[13]),
        .Q(tree_01[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_01_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_010[14]),
        .Q(tree_01[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_01_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_010[15]),
        .Q(tree_01[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_01_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_010[16]),
        .Q(tree_01[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_01_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_010[17]),
        .Q(tree_01[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_01_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_010[18]),
        .Q(tree_01[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_01_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_010[19]),
        .Q(tree_01[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_01_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(frequency_d2[0]),
        .Q(tree_01[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_01_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_010[20]),
        .Q(tree_01[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_01_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_010[21]),
        .Q(tree_01[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_01_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_010[22]),
        .Q(tree_01[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_01_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_010[23]),
        .Q(tree_01[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_01_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_010[24]),
        .Q(tree_01[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_01_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_010[25]),
        .Q(tree_01[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_01_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_010[26]),
        .Q(tree_01[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_01_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_010[27]),
        .Q(tree_01[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_01_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_010[28]),
        .Q(tree_01[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_01_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_010[29]),
        .Q(tree_01[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_01_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_010[2]),
        .Q(tree_01[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_01_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_010[30]),
        .Q(tree_01[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_01_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_010[31]),
        .Q(tree_01[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_01_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_010[3]),
        .Q(tree_01[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_01_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_010[4]),
        .Q(tree_01[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_01_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_010[5]),
        .Q(tree_01[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_01_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_010[6]),
        .Q(tree_01[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_01_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_010[7]),
        .Q(tree_01[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_01_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_010[8]),
        .Q(tree_01[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_01_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_010[9]),
        .Q(tree_01[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_0_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(accum_reg[10]),
        .Q(tree_0[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_0_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(accum_reg[11]),
        .Q(tree_0[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_0_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(accum_reg[12]),
        .Q(tree_0[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_0_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(accum_reg[13]),
        .Q(tree_0[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_0_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(accum_reg[14]),
        .Q(tree_0[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_0_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(accum_reg[15]),
        .Q(tree_0[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_0_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(accum_reg[16]),
        .Q(tree_0[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_0_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(accum_reg[17]),
        .Q(tree_0[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_0_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(accum_reg[18]),
        .Q(tree_0[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_0_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(accum_reg[19]),
        .Q(tree_0[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_0_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(accum_reg[20]),
        .Q(tree_0[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_0_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(accum_reg[21]),
        .Q(tree_0[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_0_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(accum_reg[22]),
        .Q(tree_0[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_0_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(accum_reg[23]),
        .Q(tree_0[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_0_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(accum_reg[24]),
        .Q(tree_0[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_0_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(accum_reg[25]),
        .Q(tree_0[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_0_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(accum_reg[26]),
        .Q(tree_0[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_0_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(accum_reg[27]),
        .Q(tree_0[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_0_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(accum_reg[28]),
        .Q(tree_0[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_0_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(accum_reg[29]),
        .Q(tree_0[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_0_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(accum_reg[2]),
        .Q(tree_0[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_0_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(accum_reg[30]),
        .Q(tree_0[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_0_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(accum_reg[31]),
        .Q(tree_0[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_0_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(accum_reg[3]),
        .Q(tree_0[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_0_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(accum_reg[4]),
        .Q(tree_0[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_0_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(accum_reg[5]),
        .Q(tree_0[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_0_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(accum_reg[6]),
        .Q(tree_0[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_0_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(accum_reg[7]),
        .Q(tree_0[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_0_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(accum_reg[8]),
        .Q(tree_0[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_0_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(accum_reg[9]),
        .Q(tree_0[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_100_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_10[22]),
        .Q(tree_100[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_100_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_10[23]),
        .Q(tree_100[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_100_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_10[24]),
        .Q(tree_100[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_100_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_10[25]),
        .Q(tree_100[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_100_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_10[26]),
        .Q(tree_100[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_100_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_10[27]),
        .Q(tree_100[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_100_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_10[28]),
        .Q(tree_100[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_100_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_10[29]),
        .Q(tree_100[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_100_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_10[30]),
        .Q(tree_100[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_100_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_10[31]),
        .Q(tree_100[31]),
        .R(1'b0));
  CARRY4 tree_1010_carry
       (.CI(1'b0),
        .CO({tree_1010_carry_n_0,NLW_tree_1010_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(tree_10[5:2]),
        .O(NLW_tree_1010_carry_O_UNCONNECTED[3:0]),
        .S({tree_1010_carry_i_1__0_n_0,tree_1010_carry_i_2__0_n_0,tree_1010_carry_i_3__0_n_0,tree_1010_carry_i_4__0_n_0}));
  CARRY4 tree_1010_carry__0
       (.CI(tree_1010_carry_n_0),
        .CO({tree_1010_carry__0_n_0,NLW_tree_1010_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(tree_10[9:6]),
        .O(NLW_tree_1010_carry__0_O_UNCONNECTED[3:0]),
        .S({tree_1010_carry__0_i_1__0_n_0,tree_1010_carry__0_i_2__0_n_0,tree_1010_carry__0_i_3__0_n_0,tree_1010_carry__0_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tree_1010_carry__0_i_1__0
       (.I0(tree_10[9]),
        .I1(frequency_d3[9]),
        .O(tree_1010_carry__0_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_1010_carry__0_i_2__0
       (.I0(tree_10[8]),
        .I1(frequency_d3[8]),
        .O(tree_1010_carry__0_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_1010_carry__0_i_3__0
       (.I0(tree_10[7]),
        .I1(frequency_d3[7]),
        .O(tree_1010_carry__0_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_1010_carry__0_i_4__0
       (.I0(tree_10[6]),
        .I1(frequency_d3[6]),
        .O(tree_1010_carry__0_i_4__0_n_0));
  CARRY4 tree_1010_carry__1
       (.CI(tree_1010_carry__0_n_0),
        .CO({tree_1010_carry__1_n_0,NLW_tree_1010_carry__1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(tree_10[13:10]),
        .O(NLW_tree_1010_carry__1_O_UNCONNECTED[3:0]),
        .S({tree_1010_carry__1_i_1__0_n_0,tree_1010_carry__1_i_2__0_n_0,tree_1010_carry__1_i_3__0_n_0,tree_1010_carry__1_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tree_1010_carry__1_i_1__0
       (.I0(tree_10[13]),
        .I1(frequency_d3[13]),
        .O(tree_1010_carry__1_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_1010_carry__1_i_2__0
       (.I0(tree_10[12]),
        .I1(frequency_d3[12]),
        .O(tree_1010_carry__1_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_1010_carry__1_i_3__0
       (.I0(tree_10[11]),
        .I1(frequency_d3[11]),
        .O(tree_1010_carry__1_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_1010_carry__1_i_4__0
       (.I0(tree_10[10]),
        .I1(frequency_d3[10]),
        .O(tree_1010_carry__1_i_4__0_n_0));
  CARRY4 tree_1010_carry__2
       (.CI(tree_1010_carry__1_n_0),
        .CO({tree_1010_carry__2_n_0,NLW_tree_1010_carry__2_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(tree_10[17:14]),
        .O(NLW_tree_1010_carry__2_O_UNCONNECTED[3:0]),
        .S({tree_1010_carry__2_i_1__0_n_0,tree_1010_carry__2_i_2__0_n_0,tree_1010_carry__2_i_3__0_n_0,tree_1010_carry__2_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tree_1010_carry__2_i_1__0
       (.I0(tree_10[17]),
        .I1(frequency_d3[17]),
        .O(tree_1010_carry__2_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_1010_carry__2_i_2__0
       (.I0(tree_10[16]),
        .I1(frequency_d3[16]),
        .O(tree_1010_carry__2_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_1010_carry__2_i_3__0
       (.I0(tree_10[15]),
        .I1(frequency_d3[15]),
        .O(tree_1010_carry__2_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_1010_carry__2_i_4__0
       (.I0(tree_10[14]),
        .I1(frequency_d3[14]),
        .O(tree_1010_carry__2_i_4__0_n_0));
  CARRY4 tree_1010_carry__3
       (.CI(tree_1010_carry__2_n_0),
        .CO({tree_1010_carry__3_n_0,NLW_tree_1010_carry__3_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(tree_10[21:18]),
        .O(NLW_tree_1010_carry__3_O_UNCONNECTED[3:0]),
        .S({tree_1010_carry__3_i_1__0_n_0,tree_1010_carry__3_i_2__0_n_0,tree_1010_carry__3_i_3__0_n_0,tree_1010_carry__3_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tree_1010_carry__3_i_1__0
       (.I0(tree_10[21]),
        .I1(frequency_d3[21]),
        .O(tree_1010_carry__3_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_1010_carry__3_i_2__0
       (.I0(tree_10[20]),
        .I1(frequency_d3[20]),
        .O(tree_1010_carry__3_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_1010_carry__3_i_3__0
       (.I0(tree_10[19]),
        .I1(frequency_d3[19]),
        .O(tree_1010_carry__3_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_1010_carry__3_i_4__0
       (.I0(tree_10[18]),
        .I1(frequency_d3[18]),
        .O(tree_1010_carry__3_i_4__0_n_0));
  CARRY4 tree_1010_carry__4
       (.CI(tree_1010_carry__3_n_0),
        .CO({tree_1010_carry__4_n_0,NLW_tree_1010_carry__4_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(tree_10[25:22]),
        .O(tree_1010[25:22]),
        .S({tree_1010_carry__4_i_1__0_n_0,tree_1010_carry__4_i_2__0_n_0,tree_1010_carry__4_i_3_n_0,tree_1010_carry__4_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tree_1010_carry__4_i_1__0
       (.I0(tree_10[25]),
        .I1(frequency_d3[25]),
        .O(tree_1010_carry__4_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_1010_carry__4_i_2__0
       (.I0(tree_10[24]),
        .I1(frequency_d3[24]),
        .O(tree_1010_carry__4_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_1010_carry__4_i_3
       (.I0(tree_10[23]),
        .I1(frequency_d3[23]),
        .O(tree_1010_carry__4_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_1010_carry__4_i_4
       (.I0(tree_10[22]),
        .I1(frequency_d3[22]),
        .O(tree_1010_carry__4_i_4_n_0));
  CARRY4 tree_1010_carry__5
       (.CI(tree_1010_carry__4_n_0),
        .CO({tree_1010_carry__5_n_0,NLW_tree_1010_carry__5_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(tree_10[29:26]),
        .O(tree_1010[29:26]),
        .S({tree_1010_carry__5_i_1_n_0,tree_1010_carry__5_i_2_n_0,tree_1010_carry__5_i_3_n_0,tree_1010_carry__5_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tree_1010_carry__5_i_1
       (.I0(tree_10[29]),
        .I1(frequency_d3[29]),
        .O(tree_1010_carry__5_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_1010_carry__5_i_2
       (.I0(tree_10[28]),
        .I1(frequency_d3[28]),
        .O(tree_1010_carry__5_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_1010_carry__5_i_3
       (.I0(tree_10[27]),
        .I1(frequency_d3[27]),
        .O(tree_1010_carry__5_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_1010_carry__5_i_4
       (.I0(tree_10[26]),
        .I1(frequency_d3[26]),
        .O(tree_1010_carry__5_i_4_n_0));
  CARRY4 tree_1010_carry__6
       (.CI(tree_1010_carry__5_n_0),
        .CO(NLW_tree_1010_carry__6_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,tree_10[30]}),
        .O({NLW_tree_1010_carry__6_O_UNCONNECTED[3:2],tree_1010[31:30]}),
        .S({1'b0,1'b0,tree_1010_carry__6_i_1_n_0,tree_1010_carry__6_i_2_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tree_1010_carry__6_i_1
       (.I0(tree_10[31]),
        .I1(frequency_d3[31]),
        .O(tree_1010_carry__6_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_1010_carry__6_i_2
       (.I0(tree_10[30]),
        .I1(frequency_d3[30]),
        .O(tree_1010_carry__6_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_1010_carry_i_1__0
       (.I0(tree_10[5]),
        .I1(frequency_d3[5]),
        .O(tree_1010_carry_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_1010_carry_i_2__0
       (.I0(tree_10[4]),
        .I1(frequency_d3[4]),
        .O(tree_1010_carry_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_1010_carry_i_3__0
       (.I0(tree_10[3]),
        .I1(frequency_d3[3]),
        .O(tree_1010_carry_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_1010_carry_i_4__0
       (.I0(tree_10[2]),
        .I1(frequency_d3[2]),
        .O(tree_1010_carry_i_4__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_101_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_1010[22]),
        .Q(tree_101[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_101_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_1010[23]),
        .Q(tree_101[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_101_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_1010[24]),
        .Q(tree_101[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_101_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_1010[25]),
        .Q(tree_101[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_101_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_1010[26]),
        .Q(tree_101[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_101_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_1010[27]),
        .Q(tree_101[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_101_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_1010[28]),
        .Q(tree_101[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_101_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_1010[29]),
        .Q(tree_101[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_101_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_1010[30]),
        .Q(tree_101[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_101_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_1010[31]),
        .Q(tree_101[31]),
        .R(1'b0));
  CARRY4 tree_10_carry
       (.CI(1'b0),
        .CO({tree_10_carry_n_0,NLW_tree_10_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({accum_reg[4:2],1'b0}),
        .O({tree_101_out[4:2],NLW_tree_10_carry_O_UNCONNECTED[0]}),
        .S({tree_10_carry_i_1__0_n_0,tree_10_carry_i_2__0_n_0,tree_10_carry_i_3__0_n_0,1'b0}));
  CARRY4 tree_10_carry__0
       (.CI(tree_10_carry_n_0),
        .CO({tree_10_carry__0_n_0,NLW_tree_10_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(accum_reg[8:5]),
        .O(tree_101_out[8:5]),
        .S({tree_10_carry__0_i_1__0_n_0,tree_10_carry__0_i_2__0_n_0,tree_10_carry__0_i_3__0_n_0,tree_10_carry__0_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tree_10_carry__0_i_1__0
       (.I0(accum_reg[8]),
        .I1(frequency_d1[6]),
        .O(tree_10_carry__0_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_10_carry__0_i_2__0
       (.I0(accum_reg[7]),
        .I1(frequency_d1[5]),
        .O(tree_10_carry__0_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_10_carry__0_i_3__0
       (.I0(accum_reg[6]),
        .I1(frequency_d1[4]),
        .O(tree_10_carry__0_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_10_carry__0_i_4__0
       (.I0(accum_reg[5]),
        .I1(frequency_d1[3]),
        .O(tree_10_carry__0_i_4__0_n_0));
  CARRY4 tree_10_carry__1
       (.CI(tree_10_carry__0_n_0),
        .CO({tree_10_carry__1_n_0,NLW_tree_10_carry__1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(accum_reg[12:9]),
        .O(tree_101_out[12:9]),
        .S({tree_10_carry__1_i_1__0_n_0,tree_10_carry__1_i_2__0_n_0,tree_10_carry__1_i_3__0_n_0,tree_10_carry__1_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tree_10_carry__1_i_1__0
       (.I0(accum_reg[12]),
        .I1(frequency_d1[10]),
        .O(tree_10_carry__1_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_10_carry__1_i_2__0
       (.I0(accum_reg[11]),
        .I1(frequency_d1[9]),
        .O(tree_10_carry__1_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_10_carry__1_i_3__0
       (.I0(accum_reg[10]),
        .I1(frequency_d1[8]),
        .O(tree_10_carry__1_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_10_carry__1_i_4__0
       (.I0(accum_reg[9]),
        .I1(frequency_d1[7]),
        .O(tree_10_carry__1_i_4__0_n_0));
  CARRY4 tree_10_carry__2
       (.CI(tree_10_carry__1_n_0),
        .CO({tree_10_carry__2_n_0,NLW_tree_10_carry__2_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(accum_reg[16:13]),
        .O(tree_101_out[16:13]),
        .S({tree_10_carry__2_i_1__0_n_0,tree_10_carry__2_i_2__0_n_0,tree_10_carry__2_i_3__0_n_0,tree_10_carry__2_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tree_10_carry__2_i_1__0
       (.I0(accum_reg[16]),
        .I1(frequency_d1[14]),
        .O(tree_10_carry__2_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_10_carry__2_i_2__0
       (.I0(accum_reg[15]),
        .I1(frequency_d1[13]),
        .O(tree_10_carry__2_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_10_carry__2_i_3__0
       (.I0(accum_reg[14]),
        .I1(frequency_d1[12]),
        .O(tree_10_carry__2_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_10_carry__2_i_4__0
       (.I0(accum_reg[13]),
        .I1(frequency_d1[11]),
        .O(tree_10_carry__2_i_4__0_n_0));
  CARRY4 tree_10_carry__3
       (.CI(tree_10_carry__2_n_0),
        .CO({tree_10_carry__3_n_0,NLW_tree_10_carry__3_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(accum_reg[20:17]),
        .O(tree_101_out[20:17]),
        .S({tree_10_carry__3_i_1__0_n_0,tree_10_carry__3_i_2__0_n_0,tree_10_carry__3_i_3__0_n_0,tree_10_carry__3_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tree_10_carry__3_i_1__0
       (.I0(accum_reg[20]),
        .I1(frequency_d1[18]),
        .O(tree_10_carry__3_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_10_carry__3_i_2__0
       (.I0(accum_reg[19]),
        .I1(frequency_d1[17]),
        .O(tree_10_carry__3_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_10_carry__3_i_3__0
       (.I0(accum_reg[18]),
        .I1(frequency_d1[16]),
        .O(tree_10_carry__3_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_10_carry__3_i_4__0
       (.I0(accum_reg[17]),
        .I1(frequency_d1[15]),
        .O(tree_10_carry__3_i_4__0_n_0));
  CARRY4 tree_10_carry__4
       (.CI(tree_10_carry__3_n_0),
        .CO({tree_10_carry__4_n_0,NLW_tree_10_carry__4_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(accum_reg[24:21]),
        .O(tree_101_out[24:21]),
        .S({tree_10_carry__4_i_1_n_0,tree_10_carry__4_i_2__0_n_0,tree_10_carry__4_i_3__0_n_0,tree_10_carry__4_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tree_10_carry__4_i_1
       (.I0(accum_reg[24]),
        .I1(frequency_d1[22]),
        .O(tree_10_carry__4_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_10_carry__4_i_2__0
       (.I0(accum_reg[23]),
        .I1(frequency_d1[21]),
        .O(tree_10_carry__4_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_10_carry__4_i_3__0
       (.I0(accum_reg[22]),
        .I1(frequency_d1[20]),
        .O(tree_10_carry__4_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_10_carry__4_i_4
       (.I0(accum_reg[21]),
        .I1(frequency_d1[19]),
        .O(tree_10_carry__4_i_4_n_0));
  CARRY4 tree_10_carry__5
       (.CI(tree_10_carry__4_n_0),
        .CO({tree_10_carry__5_n_0,NLW_tree_10_carry__5_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(accum_reg[28:25]),
        .O(tree_101_out[28:25]),
        .S({tree_10_carry__5_i_1_n_0,tree_10_carry__5_i_2_n_0,tree_10_carry__5_i_3_n_0,tree_10_carry__5_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tree_10_carry__5_i_1
       (.I0(accum_reg[28]),
        .I1(frequency_d1[26]),
        .O(tree_10_carry__5_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_10_carry__5_i_2
       (.I0(accum_reg[27]),
        .I1(frequency_d1[25]),
        .O(tree_10_carry__5_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_10_carry__5_i_3
       (.I0(accum_reg[26]),
        .I1(frequency_d1[24]),
        .O(tree_10_carry__5_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_10_carry__5_i_4
       (.I0(accum_reg[25]),
        .I1(frequency_d1[23]),
        .O(tree_10_carry__5_i_4_n_0));
  CARRY4 tree_10_carry__6
       (.CI(tree_10_carry__5_n_0),
        .CO(NLW_tree_10_carry__6_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,accum_reg[30:29]}),
        .O({NLW_tree_10_carry__6_O_UNCONNECTED[3],tree_101_out[31:29]}),
        .S({1'b0,tree_10_carry__6_i_1_n_0,tree_10_carry__6_i_2_n_0,tree_10_carry__6_i_3_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tree_10_carry__6_i_1
       (.I0(accum_reg[31]),
        .I1(frequency_d1[29]),
        .O(tree_10_carry__6_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_10_carry__6_i_2
       (.I0(accum_reg[30]),
        .I1(frequency_d1[28]),
        .O(tree_10_carry__6_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_10_carry__6_i_3
       (.I0(accum_reg[29]),
        .I1(frequency_d1[27]),
        .O(tree_10_carry__6_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_10_carry_i_1__0
       (.I0(accum_reg[4]),
        .I1(frequency_d1[2]),
        .O(tree_10_carry_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_10_carry_i_2__0
       (.I0(accum_reg[3]),
        .I1(frequency_d1[1]),
        .O(tree_10_carry_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_10_carry_i_3__0
       (.I0(accum_reg[2]),
        .I1(frequency_d1[0]),
        .O(tree_10_carry_i_3__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_10_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_1[10]),
        .Q(tree_10[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_10_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_1[11]),
        .Q(tree_10[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_10_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_1[12]),
        .Q(tree_10[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_10_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_1[13]),
        .Q(tree_10[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_10_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_1[14]),
        .Q(tree_10[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_10_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_1[15]),
        .Q(tree_10[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_10_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_1[16]),
        .Q(tree_10[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_10_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_1[17]),
        .Q(tree_10[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_10_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_1[18]),
        .Q(tree_10[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_10_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_1[19]),
        .Q(tree_10[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_10_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_1[20]),
        .Q(tree_10[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_10_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_1[21]),
        .Q(tree_10[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_10_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_1[22]),
        .Q(tree_10[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_10_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_1[23]),
        .Q(tree_10[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_10_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_1[24]),
        .Q(tree_10[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_10_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_1[25]),
        .Q(tree_10[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_10_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_1[26]),
        .Q(tree_10[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_10_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_1[27]),
        .Q(tree_10[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_10_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_1[28]),
        .Q(tree_10[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_10_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_1[29]),
        .Q(tree_10[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_10_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_1[2]),
        .Q(tree_10[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_10_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_1[30]),
        .Q(tree_10[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_10_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_1[31]),
        .Q(tree_10[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_10_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_1[3]),
        .Q(tree_10[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_10_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_1[4]),
        .Q(tree_10[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_10_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_1[5]),
        .Q(tree_10[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_10_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_1[6]),
        .Q(tree_10[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_10_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_1[7]),
        .Q(tree_10[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_10_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_1[8]),
        .Q(tree_10[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_10_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_1[9]),
        .Q(tree_10[9]),
        .R(1'b0));
  CARRY4 tree_110_carry
       (.CI(1'b0),
        .CO({tree_110_carry_n_0,NLW_tree_110_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({tree_1[4:2],1'b0}),
        .O({tree_110[4:2],NLW_tree_110_carry_O_UNCONNECTED[0]}),
        .S({tree_110_carry_i_1__0_n_0,tree_110_carry_i_2__0_n_0,tree_110_carry_i_3__0_n_0,frequency_d2[0]}));
  CARRY4 tree_110_carry__0
       (.CI(tree_110_carry_n_0),
        .CO({tree_110_carry__0_n_0,NLW_tree_110_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(tree_1[8:5]),
        .O(tree_110[8:5]),
        .S({tree_110_carry__0_i_1__0_n_0,tree_110_carry__0_i_2__0_n_0,tree_110_carry__0_i_3__0_n_0,tree_110_carry__0_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tree_110_carry__0_i_1__0
       (.I0(tree_1[8]),
        .I1(frequency_d2[7]),
        .O(tree_110_carry__0_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_110_carry__0_i_2__0
       (.I0(tree_1[7]),
        .I1(frequency_d2[6]),
        .O(tree_110_carry__0_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_110_carry__0_i_3__0
       (.I0(tree_1[6]),
        .I1(frequency_d2[5]),
        .O(tree_110_carry__0_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_110_carry__0_i_4__0
       (.I0(tree_1[5]),
        .I1(frequency_d2[4]),
        .O(tree_110_carry__0_i_4__0_n_0));
  CARRY4 tree_110_carry__1
       (.CI(tree_110_carry__0_n_0),
        .CO({tree_110_carry__1_n_0,NLW_tree_110_carry__1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(tree_1[12:9]),
        .O(tree_110[12:9]),
        .S({tree_110_carry__1_i_1__0_n_0,tree_110_carry__1_i_2__0_n_0,tree_110_carry__1_i_3__0_n_0,tree_110_carry__1_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tree_110_carry__1_i_1__0
       (.I0(tree_1[12]),
        .I1(frequency_d2[11]),
        .O(tree_110_carry__1_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_110_carry__1_i_2__0
       (.I0(tree_1[11]),
        .I1(frequency_d2[10]),
        .O(tree_110_carry__1_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_110_carry__1_i_3__0
       (.I0(tree_1[10]),
        .I1(frequency_d2[9]),
        .O(tree_110_carry__1_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_110_carry__1_i_4__0
       (.I0(tree_1[9]),
        .I1(frequency_d2[8]),
        .O(tree_110_carry__1_i_4__0_n_0));
  CARRY4 tree_110_carry__2
       (.CI(tree_110_carry__1_n_0),
        .CO({tree_110_carry__2_n_0,NLW_tree_110_carry__2_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(tree_1[16:13]),
        .O(tree_110[16:13]),
        .S({tree_110_carry__2_i_1__0_n_0,tree_110_carry__2_i_2__0_n_0,tree_110_carry__2_i_3__0_n_0,tree_110_carry__2_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tree_110_carry__2_i_1__0
       (.I0(tree_1[16]),
        .I1(frequency_d2[15]),
        .O(tree_110_carry__2_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_110_carry__2_i_2__0
       (.I0(tree_1[15]),
        .I1(frequency_d2[14]),
        .O(tree_110_carry__2_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_110_carry__2_i_3__0
       (.I0(tree_1[14]),
        .I1(frequency_d2[13]),
        .O(tree_110_carry__2_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_110_carry__2_i_4__0
       (.I0(tree_1[13]),
        .I1(frequency_d2[12]),
        .O(tree_110_carry__2_i_4__0_n_0));
  CARRY4 tree_110_carry__3
       (.CI(tree_110_carry__2_n_0),
        .CO({tree_110_carry__3_n_0,NLW_tree_110_carry__3_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(tree_1[20:17]),
        .O(tree_110[20:17]),
        .S({tree_110_carry__3_i_1__0_n_0,tree_110_carry__3_i_2__0_n_0,tree_110_carry__3_i_3__0_n_0,tree_110_carry__3_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tree_110_carry__3_i_1__0
       (.I0(tree_1[20]),
        .I1(frequency_d2[19]),
        .O(tree_110_carry__3_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_110_carry__3_i_2__0
       (.I0(tree_1[19]),
        .I1(frequency_d2[18]),
        .O(tree_110_carry__3_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_110_carry__3_i_3__0
       (.I0(tree_1[18]),
        .I1(frequency_d2[17]),
        .O(tree_110_carry__3_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_110_carry__3_i_4__0
       (.I0(tree_1[17]),
        .I1(frequency_d2[16]),
        .O(tree_110_carry__3_i_4__0_n_0));
  CARRY4 tree_110_carry__4
       (.CI(tree_110_carry__3_n_0),
        .CO({tree_110_carry__4_n_0,NLW_tree_110_carry__4_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(tree_1[24:21]),
        .O(tree_110[24:21]),
        .S({tree_110_carry__4_i_1__0_n_0,tree_110_carry__4_i_2__0_n_0,tree_110_carry__4_i_3__0_n_0,tree_110_carry__4_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tree_110_carry__4_i_1__0
       (.I0(tree_1[24]),
        .I1(frequency_d2[23]),
        .O(tree_110_carry__4_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_110_carry__4_i_2__0
       (.I0(tree_1[23]),
        .I1(frequency_d2[22]),
        .O(tree_110_carry__4_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_110_carry__4_i_3__0
       (.I0(tree_1[22]),
        .I1(frequency_d2[21]),
        .O(tree_110_carry__4_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_110_carry__4_i_4
       (.I0(tree_1[21]),
        .I1(frequency_d2[20]),
        .O(tree_110_carry__4_i_4_n_0));
  CARRY4 tree_110_carry__5
       (.CI(tree_110_carry__4_n_0),
        .CO({tree_110_carry__5_n_0,NLW_tree_110_carry__5_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(tree_1[28:25]),
        .O(tree_110[28:25]),
        .S({tree_110_carry__5_i_1_n_0,tree_110_carry__5_i_2_n_0,tree_110_carry__5_i_3_n_0,tree_110_carry__5_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tree_110_carry__5_i_1
       (.I0(tree_1[28]),
        .I1(frequency_d2[27]),
        .O(tree_110_carry__5_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_110_carry__5_i_2
       (.I0(tree_1[27]),
        .I1(frequency_d2[26]),
        .O(tree_110_carry__5_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_110_carry__5_i_3
       (.I0(tree_1[26]),
        .I1(frequency_d2[25]),
        .O(tree_110_carry__5_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_110_carry__5_i_4
       (.I0(tree_1[25]),
        .I1(frequency_d2[24]),
        .O(tree_110_carry__5_i_4_n_0));
  CARRY4 tree_110_carry__6
       (.CI(tree_110_carry__5_n_0),
        .CO(NLW_tree_110_carry__6_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,tree_1[30:29]}),
        .O({NLW_tree_110_carry__6_O_UNCONNECTED[3],tree_110[31:29]}),
        .S({1'b0,tree_110_carry__6_i_1_n_0,tree_110_carry__6_i_2_n_0,tree_110_carry__6_i_3_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tree_110_carry__6_i_1
       (.I0(tree_1[31]),
        .I1(frequency_d2[30]),
        .O(tree_110_carry__6_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_110_carry__6_i_2
       (.I0(tree_1[30]),
        .I1(frequency_d2[29]),
        .O(tree_110_carry__6_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_110_carry__6_i_3
       (.I0(tree_1[29]),
        .I1(frequency_d2[28]),
        .O(tree_110_carry__6_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_110_carry_i_1__0
       (.I0(tree_1[4]),
        .I1(frequency_d2[3]),
        .O(tree_110_carry_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_110_carry_i_2__0
       (.I0(tree_1[3]),
        .I1(frequency_d2[2]),
        .O(tree_110_carry_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_110_carry_i_3__0
       (.I0(tree_1[2]),
        .I1(frequency_d2[1]),
        .O(tree_110_carry_i_3__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_110_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_11[22]),
        .Q(\tree_110_reg_n_0_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_110_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_11[23]),
        .Q(\tree_110_reg_n_0_[23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_110_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_11[24]),
        .Q(\tree_110_reg_n_0_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_110_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_11[25]),
        .Q(\tree_110_reg_n_0_[25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_110_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_11[26]),
        .Q(\tree_110_reg_n_0_[26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_110_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_11[27]),
        .Q(\tree_110_reg_n_0_[27] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_110_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_11[28]),
        .Q(\tree_110_reg_n_0_[28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_110_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_11[29]),
        .Q(\tree_110_reg_n_0_[29] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_110_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_11[30]),
        .Q(\tree_110_reg_n_0_[30] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_110_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_11[31]),
        .Q(\tree_110_reg_n_0_[31] ),
        .R(1'b0));
  CARRY4 tree_1110_carry
       (.CI(1'b0),
        .CO({tree_1110_carry_n_0,NLW_tree_1110_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(tree_11[4:1]),
        .O(NLW_tree_1110_carry_O_UNCONNECTED[3:0]),
        .S({tree_1110_carry_i_1__0_n_0,tree_1110_carry_i_2__0_n_0,tree_1110_carry_i_3__0_n_0,tree_1110_carry_i_4__0_n_0}));
  CARRY4 tree_1110_carry__0
       (.CI(tree_1110_carry_n_0),
        .CO({tree_1110_carry__0_n_0,NLW_tree_1110_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(tree_11[8:5]),
        .O(NLW_tree_1110_carry__0_O_UNCONNECTED[3:0]),
        .S({tree_1110_carry__0_i_1__0_n_0,tree_1110_carry__0_i_2__0_n_0,tree_1110_carry__0_i_3__0_n_0,tree_1110_carry__0_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tree_1110_carry__0_i_1__0
       (.I0(tree_11[8]),
        .I1(frequency_d3[8]),
        .O(tree_1110_carry__0_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_1110_carry__0_i_2__0
       (.I0(tree_11[7]),
        .I1(frequency_d3[7]),
        .O(tree_1110_carry__0_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_1110_carry__0_i_3__0
       (.I0(tree_11[6]),
        .I1(frequency_d3[6]),
        .O(tree_1110_carry__0_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_1110_carry__0_i_4__0
       (.I0(tree_11[5]),
        .I1(frequency_d3[5]),
        .O(tree_1110_carry__0_i_4__0_n_0));
  CARRY4 tree_1110_carry__1
       (.CI(tree_1110_carry__0_n_0),
        .CO({tree_1110_carry__1_n_0,NLW_tree_1110_carry__1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(tree_11[12:9]),
        .O(NLW_tree_1110_carry__1_O_UNCONNECTED[3:0]),
        .S({tree_1110_carry__1_i_1__0_n_0,tree_1110_carry__1_i_2__0_n_0,tree_1110_carry__1_i_3__0_n_0,tree_1110_carry__1_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tree_1110_carry__1_i_1__0
       (.I0(tree_11[12]),
        .I1(frequency_d3[12]),
        .O(tree_1110_carry__1_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_1110_carry__1_i_2__0
       (.I0(tree_11[11]),
        .I1(frequency_d3[11]),
        .O(tree_1110_carry__1_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_1110_carry__1_i_3__0
       (.I0(tree_11[10]),
        .I1(frequency_d3[10]),
        .O(tree_1110_carry__1_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_1110_carry__1_i_4__0
       (.I0(tree_11[9]),
        .I1(frequency_d3[9]),
        .O(tree_1110_carry__1_i_4__0_n_0));
  CARRY4 tree_1110_carry__2
       (.CI(tree_1110_carry__1_n_0),
        .CO({tree_1110_carry__2_n_0,NLW_tree_1110_carry__2_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(tree_11[16:13]),
        .O(NLW_tree_1110_carry__2_O_UNCONNECTED[3:0]),
        .S({tree_1110_carry__2_i_1__0_n_0,tree_1110_carry__2_i_2__0_n_0,tree_1110_carry__2_i_3__0_n_0,tree_1110_carry__2_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tree_1110_carry__2_i_1__0
       (.I0(tree_11[16]),
        .I1(frequency_d3[16]),
        .O(tree_1110_carry__2_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_1110_carry__2_i_2__0
       (.I0(tree_11[15]),
        .I1(frequency_d3[15]),
        .O(tree_1110_carry__2_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_1110_carry__2_i_3__0
       (.I0(tree_11[14]),
        .I1(frequency_d3[14]),
        .O(tree_1110_carry__2_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_1110_carry__2_i_4__0
       (.I0(tree_11[13]),
        .I1(frequency_d3[13]),
        .O(tree_1110_carry__2_i_4__0_n_0));
  CARRY4 tree_1110_carry__3
       (.CI(tree_1110_carry__2_n_0),
        .CO({tree_1110_carry__3_n_0,NLW_tree_1110_carry__3_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(tree_11[20:17]),
        .O(NLW_tree_1110_carry__3_O_UNCONNECTED[3:0]),
        .S({tree_1110_carry__3_i_1__0_n_0,tree_1110_carry__3_i_2__0_n_0,tree_1110_carry__3_i_3__0_n_0,tree_1110_carry__3_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tree_1110_carry__3_i_1__0
       (.I0(tree_11[20]),
        .I1(frequency_d3[20]),
        .O(tree_1110_carry__3_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_1110_carry__3_i_2__0
       (.I0(tree_11[19]),
        .I1(frequency_d3[19]),
        .O(tree_1110_carry__3_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_1110_carry__3_i_3__0
       (.I0(tree_11[18]),
        .I1(frequency_d3[18]),
        .O(tree_1110_carry__3_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_1110_carry__3_i_4__0
       (.I0(tree_11[17]),
        .I1(frequency_d3[17]),
        .O(tree_1110_carry__3_i_4__0_n_0));
  CARRY4 tree_1110_carry__4
       (.CI(tree_1110_carry__3_n_0),
        .CO({tree_1110_carry__4_n_0,NLW_tree_1110_carry__4_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(tree_11[24:21]),
        .O({tree_1110[24:22],NLW_tree_1110_carry__4_O_UNCONNECTED[0]}),
        .S({tree_1110_carry__4_i_1__0_n_0,tree_1110_carry__4_i_2__0_n_0,tree_1110_carry__4_i_3__0_n_0,tree_1110_carry__4_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tree_1110_carry__4_i_1__0
       (.I0(tree_11[24]),
        .I1(frequency_d3[24]),
        .O(tree_1110_carry__4_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_1110_carry__4_i_2__0
       (.I0(tree_11[23]),
        .I1(frequency_d3[23]),
        .O(tree_1110_carry__4_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_1110_carry__4_i_3__0
       (.I0(tree_11[22]),
        .I1(frequency_d3[22]),
        .O(tree_1110_carry__4_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_1110_carry__4_i_4
       (.I0(tree_11[21]),
        .I1(frequency_d3[21]),
        .O(tree_1110_carry__4_i_4_n_0));
  CARRY4 tree_1110_carry__5
       (.CI(tree_1110_carry__4_n_0),
        .CO({tree_1110_carry__5_n_0,NLW_tree_1110_carry__5_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(tree_11[28:25]),
        .O(tree_1110[28:25]),
        .S({tree_1110_carry__5_i_1_n_0,tree_1110_carry__5_i_2_n_0,tree_1110_carry__5_i_3_n_0,tree_1110_carry__5_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tree_1110_carry__5_i_1
       (.I0(tree_11[28]),
        .I1(frequency_d3[28]),
        .O(tree_1110_carry__5_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_1110_carry__5_i_2
       (.I0(tree_11[27]),
        .I1(frequency_d3[27]),
        .O(tree_1110_carry__5_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_1110_carry__5_i_3
       (.I0(tree_11[26]),
        .I1(frequency_d3[26]),
        .O(tree_1110_carry__5_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_1110_carry__5_i_4
       (.I0(tree_11[25]),
        .I1(frequency_d3[25]),
        .O(tree_1110_carry__5_i_4_n_0));
  CARRY4 tree_1110_carry__6
       (.CI(tree_1110_carry__5_n_0),
        .CO(NLW_tree_1110_carry__6_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,tree_11[30:29]}),
        .O({NLW_tree_1110_carry__6_O_UNCONNECTED[3],tree_1110[31:29]}),
        .S({1'b0,tree_1110_carry__6_i_1_n_0,tree_1110_carry__6_i_2_n_0,tree_1110_carry__6_i_3_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tree_1110_carry__6_i_1
       (.I0(tree_11[31]),
        .I1(frequency_d3[31]),
        .O(tree_1110_carry__6_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_1110_carry__6_i_2
       (.I0(tree_11[30]),
        .I1(frequency_d3[30]),
        .O(tree_1110_carry__6_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_1110_carry__6_i_3
       (.I0(tree_11[29]),
        .I1(frequency_d3[29]),
        .O(tree_1110_carry__6_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_1110_carry_i_1__0
       (.I0(tree_11[4]),
        .I1(frequency_d3[4]),
        .O(tree_1110_carry_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_1110_carry_i_2__0
       (.I0(tree_11[3]),
        .I1(frequency_d3[3]),
        .O(tree_1110_carry_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_1110_carry_i_3__0
       (.I0(tree_11[2]),
        .I1(frequency_d3[2]),
        .O(tree_1110_carry_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tree_1110_carry_i_4__0
       (.I0(tree_11[1]),
        .I1(frequency_d3[1]),
        .O(tree_1110_carry_i_4__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_111_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_1110[22]),
        .Q(tree_111[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_111_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_1110[23]),
        .Q(tree_111[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_111_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_1110[24]),
        .Q(tree_111[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_111_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_1110[25]),
        .Q(tree_111[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_111_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_1110[26]),
        .Q(tree_111[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_111_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_1110[27]),
        .Q(tree_111[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_111_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_1110[28]),
        .Q(tree_111[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_111_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_1110[29]),
        .Q(tree_111[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_111_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_1110[30]),
        .Q(tree_111[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_111_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_1110[31]),
        .Q(tree_111[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_11_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_110[10]),
        .Q(tree_11[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_11_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_110[11]),
        .Q(tree_11[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_11_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_110[12]),
        .Q(tree_11[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_11_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_110[13]),
        .Q(tree_11[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_11_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_110[14]),
        .Q(tree_11[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_11_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_110[15]),
        .Q(tree_11[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_11_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_110[16]),
        .Q(tree_11[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_11_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_110[17]),
        .Q(tree_11[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_11_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_110[18]),
        .Q(tree_11[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_11_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_110[19]),
        .Q(tree_11[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_11_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_110[1]),
        .Q(tree_11[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_11_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_110[20]),
        .Q(tree_11[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_11_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_110[21]),
        .Q(tree_11[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_11_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_110[22]),
        .Q(tree_11[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_11_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_110[23]),
        .Q(tree_11[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_11_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_110[24]),
        .Q(tree_11[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_11_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_110[25]),
        .Q(tree_11[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_11_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_110[26]),
        .Q(tree_11[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_11_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_110[27]),
        .Q(tree_11[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_11_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_110[28]),
        .Q(tree_11[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_11_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_110[29]),
        .Q(tree_11[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_11_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_110[2]),
        .Q(tree_11[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_11_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_110[30]),
        .Q(tree_11[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_11_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_110[31]),
        .Q(tree_11[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_11_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_110[3]),
        .Q(tree_11[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_11_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_110[4]),
        .Q(tree_11[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_11_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_110[5]),
        .Q(tree_11[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_11_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_110[6]),
        .Q(tree_11[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_11_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_110[7]),
        .Q(tree_11[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_11_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_110[8]),
        .Q(tree_11[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_11_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_110[9]),
        .Q(tree_11[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_1_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_101_out[10]),
        .Q(tree_1[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_1_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_101_out[11]),
        .Q(tree_1[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_1_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_101_out[12]),
        .Q(tree_1[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_1_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_101_out[13]),
        .Q(tree_1[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_1_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_101_out[14]),
        .Q(tree_1[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_1_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_101_out[15]),
        .Q(tree_1[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_1_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_101_out[16]),
        .Q(tree_1[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_1_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_101_out[17]),
        .Q(tree_1[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_1_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_101_out[18]),
        .Q(tree_1[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_1_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_101_out[19]),
        .Q(tree_1[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_1_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_101_out[20]),
        .Q(tree_1[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_1_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_101_out[21]),
        .Q(tree_1[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_1_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_101_out[22]),
        .Q(tree_1[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_1_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_101_out[23]),
        .Q(tree_1[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_1_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_101_out[24]),
        .Q(tree_1[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_1_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_101_out[25]),
        .Q(tree_1[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_1_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_101_out[26]),
        .Q(tree_1[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_1_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_101_out[27]),
        .Q(tree_1[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_1_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_101_out[28]),
        .Q(tree_1[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_1_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_101_out[29]),
        .Q(tree_1[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_1_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_101_out[2]),
        .Q(tree_1[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_1_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_101_out[30]),
        .Q(tree_1[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_1_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_101_out[31]),
        .Q(tree_1[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_1_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_101_out[3]),
        .Q(tree_1[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_1_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_101_out[4]),
        .Q(tree_1[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_1_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_101_out[5]),
        .Q(tree_1[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_1_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_101_out[6]),
        .Q(tree_1[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_1_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_101_out[7]),
        .Q(tree_1[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_1_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_101_out[8]),
        .Q(tree_1[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tree_1_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(tree_101_out[9]),
        .Q(tree_1[9]),
        .R(1'b0));
  (* CLOCK_DOMAINS = "COMMON" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d10" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "transmitter_inst_1/nco_inst_1/w_0" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "9" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0168016801680168016901690169016901690169016901690169016901690169),
    .INIT_01(256'h0163016301640164016401650165016501660166016601670167016701670168),
    .INIT_02(256'h015A015B015C015C015D015D015E015F015F0160016001610161016101620162),
    .INIT_03(256'h014F014F0150015101520153015301540155015601560157015801580159015A),
    .INIT_04(256'h01400141014201430144014501460147014801490149014A014B014C014D014E),
    .INIT_05(256'h012E012F013001310132013401350136013701380139013A013B013D013E013F),
    .INIT_06(256'h0119011A011B011D011E01200121012201240125012601270129012A012B012C),
    .INIT_07(256'h010101030104010601070109010A010C010D010F011001120113011401160117),
    .INIT_08(256'h00E700E900EA00EC00EE00EF00F100F300F400F600F800F900FB00FC00FE00FF),
    .INIT_09(256'h00CB00CC00CE00D000D200D400D500D700D900DB00DD00DE00E000E200E400E5),
    .INIT_0A(256'h00AC00AE00B000B200B400B600B800BA00BC00BE00BF00C100C300C500C700C9),
    .INIT_0B(256'h008C008E00900092009400960098009A009C009E00A000A200A400A600A800AA),
    .INIT_0C(256'h006B006D006F0071007300760078007A007C007E00800082008400860088008A),
    .INIT_0D(256'h0049004B004D004F0051005300560058005A005C005E00600063006500670069),
    .INIT_0E(256'h00260028002A002C002E00310033003500370039003C003E0040004200440046),
    .INIT_0F(256'h0002000400070009000B000D00100012001400160018001B001D001F00210023),
    .INIT_10(256'h03DF03E103E303E503E803EA03EC03EE03F003F303F503F703F903FC03FE0000),
    .INIT_11(256'h03BC03BE03C003C203C403C703C903CB03CD03CF03D203D403D603D803DA03DD),
    .INIT_12(256'h0399039B039D03A003A203A403A603A803AA03AD03AF03B103B303B503B703BA),
    .INIT_13(256'h0378037A037C037E03800382038403860388038A038D038F0391039303950397),
    .INIT_14(256'h0358035A035C035E03600362036403660368036A036C036E0370037203740376),
    .INIT_15(256'h0339033B033D033F03410342034403460348034A034C034E0350035203540356),
    .INIT_16(256'h031C031E032003220323032503270329032B032C032E03300332033403350337),
    .INIT_17(256'h03020304030503070308030A030C030D030F031103120314031603170319031B),
    .INIT_18(256'h02EA02EC02ED02EE02F002F102F302F402F602F702F902FA02FC02FD02FF0300),
    .INIT_19(256'h02D502D602D702D902DA02DB02DC02DE02DF02E002E202E302E502E602E702E9),
    .INIT_1A(256'h02C202C302C502C602C702C802C902CA02CB02CC02CE02CF02D002D102D202D4),
    .INIT_1B(256'h02B302B402B502B602B702B702B802B902BA02BB02BC02BD02BE02BF02C002C1),
    .INIT_1C(256'h02A702A802A802A902AA02AA02AB02AC02AD02AD02AE02AF02B002B102B102B2),
    .INIT_1D(256'h029E029F029F029F02A002A002A102A102A202A302A302A402A402A502A602A6),
    .INIT_1E(256'h0299029902990299029A029A029A029B029B029B029C029C029C029D029D029E),
    .INIT_1F(256'h0297029702970297029702970297029702970297029702980298029802980298),
    .INIT_20(256'h0298029802980298029702970297029702970297029702970297029702970297),
    .INIT_21(256'h029D029D029C029C029C029B029B029B029A029A029A02990299029902990298),
    .INIT_22(256'h02A602A502A402A402A302A302A202A102A102A002A0029F029F029F029E029E),
    .INIT_23(256'h02B102B102B002AF02AE02AD02AD02AC02AB02AA02AA02A902A802A802A702A6),
    .INIT_24(256'h02C002BF02BE02BD02BC02BB02BA02B902B802B702B702B602B502B402B302B2),
    .INIT_25(256'h02D202D102D002CF02CE02CC02CB02CA02C902C802C702C602C502C302C202C1),
    .INIT_26(256'h02E702E602E502E302E202E002DF02DE02DC02DB02DA02D902D702D602D502D4),
    .INIT_27(256'h02FF02FD02FC02FA02F902F702F602F402F302F102F002EE02ED02EC02EA02E9),
    .INIT_28(256'h031903170316031403120311030F030D030C030A030803070305030403020301),
    .INIT_29(256'h0335033403320330032E032C032B032903270325032303220320031E031C031B),
    .INIT_2A(256'h035403520350034E034C034A03480346034403420341033F033D033B03390337),
    .INIT_2B(256'h037403720370036E036C036A03680366036403620360035E035C035A03580356),
    .INIT_2C(256'h039503930391038F038D038A03880386038403820380037E037C037A03780376),
    .INIT_2D(256'h03B703B503B303B103AF03AD03AA03A803A603A403A203A0039D039B03990397),
    .INIT_2E(256'h03DA03D803D603D403D203CF03CD03CB03C903C703C403C203C003BE03BC03BA),
    .INIT_2F(256'h03FE03FC03F903F703F503F303F003EE03EC03EA03E803E503E303E103DF03DD),
    .INIT_30(256'h0021001F001D001B00180016001400120010000D000B00090007000400020000),
    .INIT_31(256'h004400420040003E003C00390037003500330031002E002C002A002800260023),
    .INIT_32(256'h0067006500630060005E005C005A0058005600530051004F004D004B00490046),
    .INIT_33(256'h00880086008400820080007E007C007A0078007600730071006F006D006B0069),
    .INIT_34(256'h00A800A600A400A200A0009E009C009A00980096009400920090008E008C008A),
    .INIT_35(256'h00C700C500C300C100BF00BE00BC00BA00B800B600B400B200B000AE00AC00AA),
    .INIT_36(256'h00E400E200E000DE00DD00DB00D900D700D500D400D200D000CE00CC00CB00C9),
    .INIT_37(256'h00FE00FC00FB00F900F800F600F400F300F100EF00EE00EC00EA00E900E700E5),
    .INIT_38(256'h01160114011301120110010F010D010C010A0109010701060104010301010100),
    .INIT_39(256'h012B012A01290127012601250124012201210120011E011D011B011A01190117),
    .INIT_3A(256'h013E013D013B013A013901380137013601350134013201310130012F012E012C),
    .INIT_3B(256'h014D014C014B014A01490149014801470146014501440143014201410140013F),
    .INIT_3C(256'h0159015801580157015601560155015401530153015201510150014F014F014E),
    .INIT_3D(256'h016201610161016101600160015F015F015E015D015D015C015C015B015A015A),
    .INIT_3E(256'h0167016701670167016601660166016501650165016401640164016301630162),
    .INIT_3F(256'h0169016901690169016901690169016901690169016901680168016801680168),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    w_0_reg_rep_bsel
       (.ADDRARDADDR({sel,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({tree_001,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_w_0_reg_rep_bsel_DOADO_UNCONNECTED[15:10],DOADO}),
        .DOBDO({NLW_w_0_reg_rep_bsel_DOBDO_UNCONNECTED[15:10],DOBDO}),
        .DOPADOP(NLW_w_0_reg_rep_bsel_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_w_0_reg_rep_bsel_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* CLOCK_DOMAINS = "COMMON" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d10" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "transmitter_inst_1/nco_inst_1/w_0" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "9" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h03DF03E103E303E503E803EA03EC03EE03F003F303F503F703F903FC03FE0000),
    .INIT_01(256'h03BC03BE03C003C203C403C703C903CB03CD03CF03D203D403D603D803DA03DD),
    .INIT_02(256'h0399039B039D03A003A203A403A603A803AA03AD03AF03B103B303B503B703BA),
    .INIT_03(256'h0378037A037C037E03800382038403860388038A038D038F0391039303950397),
    .INIT_04(256'h0358035A035C035E03600362036403660368036A036C036E0370037203740376),
    .INIT_05(256'h0339033B033D033F03410342034403460348034A034C034E0350035203540356),
    .INIT_06(256'h031C031E032003220323032503270329032B032C032E03300332033403350337),
    .INIT_07(256'h03020304030503070308030A030C030D030F031103120314031603170319031B),
    .INIT_08(256'h02EA02EC02ED02EE02F002F102F302F402F602F702F902FA02FC02FD02FF0300),
    .INIT_09(256'h02D502D602D702D902DA02DB02DC02DE02DF02E002E202E302E502E602E702E9),
    .INIT_0A(256'h02C202C302C502C602C702C802C902CA02CB02CC02CE02CF02D002D102D202D4),
    .INIT_0B(256'h02B302B402B502B602B702B702B802B902BA02BB02BC02BD02BE02BF02C002C1),
    .INIT_0C(256'h02A702A802A802A902AA02AA02AB02AC02AD02AD02AE02AF02B002B102B102B2),
    .INIT_0D(256'h029E029F029F029F02A002A002A102A102A202A302A302A402A402A502A602A6),
    .INIT_0E(256'h0299029902990299029A029A029A029B029B029B029C029C029C029D029D029E),
    .INIT_0F(256'h0297029702970297029702970297029702970297029702980298029802980298),
    .INIT_10(256'h0298029802980298029702970297029702970297029702970297029702970297),
    .INIT_11(256'h029D029D029C029C029C029B029B029B029A029A029A02990299029902990298),
    .INIT_12(256'h02A602A502A402A402A302A302A202A102A102A002A0029F029F029F029E029E),
    .INIT_13(256'h02B102B102B002AF02AE02AD02AD02AC02AB02AA02AA02A902A802A802A702A6),
    .INIT_14(256'h02C002BF02BE02BD02BC02BB02BA02B902B802B702B702B602B502B402B302B2),
    .INIT_15(256'h02D202D102D002CF02CE02CC02CB02CA02C902C802C702C602C502C302C202C1),
    .INIT_16(256'h02E702E602E502E302E202E002DF02DE02DC02DB02DA02D902D702D602D502D4),
    .INIT_17(256'h02FF02FD02FC02FA02F902F702F602F402F302F102F002EE02ED02EC02EA02E9),
    .INIT_18(256'h031903170316031403120311030F030D030C030A030803070305030403020301),
    .INIT_19(256'h0335033403320330032E032C032B032903270325032303220320031E031C031B),
    .INIT_1A(256'h035403520350034E034C034A03480346034403420341033F033D033B03390337),
    .INIT_1B(256'h037403720370036E036C036A03680366036403620360035E035C035A03580356),
    .INIT_1C(256'h039503930391038F038D038A03880386038403820380037E037C037A03780376),
    .INIT_1D(256'h03B703B503B303B103AF03AD03AA03A803A603A403A203A0039D039B03990397),
    .INIT_1E(256'h03DA03D803D603D403D203CF03CD03CB03C903C703C403C203C003BE03BC03BA),
    .INIT_1F(256'h03FE03FC03F903F703F503F303F003EE03EC03EA03E803E503E303E103DF03DD),
    .INIT_20(256'h0021001F001D001B00180016001400120010000D000B00090007000400020000),
    .INIT_21(256'h004400420040003E003C00390037003500330031002E002C002A002800260023),
    .INIT_22(256'h0067006500630060005E005C005A0058005600530051004F004D004B00490046),
    .INIT_23(256'h00880086008400820080007E007C007A0078007600730071006F006D006B0069),
    .INIT_24(256'h00A800A600A400A200A0009E009C009A00980096009400920090008E008C008A),
    .INIT_25(256'h00C700C500C300C100BF00BE00BC00BA00B800B600B400B200B000AE00AC00AA),
    .INIT_26(256'h00E400E200E000DE00DD00DB00D900D700D500D400D200D000CE00CC00CB00C9),
    .INIT_27(256'h00FE00FC00FB00F900F800F600F400F300F100EF00EE00EC00EA00E900E700E5),
    .INIT_28(256'h01160114011301120110010F010D010C010A0109010701060104010301010100),
    .INIT_29(256'h012B012A01290127012601250124012201210120011E011D011B011A01190117),
    .INIT_2A(256'h013E013D013B013A013901380137013601350134013201310130012F012E012C),
    .INIT_2B(256'h014D014C014B014A01490149014801470146014501440143014201410140013F),
    .INIT_2C(256'h0159015801580157015601560155015401530153015201510150014F014F014E),
    .INIT_2D(256'h016201610161016101600160015F015F015E015D015D015C015C015B015A015A),
    .INIT_2E(256'h0167016701670167016601660166016501650165016401640164016301630162),
    .INIT_2F(256'h0169016901690169016901690169016901690169016901680168016801680168),
    .INIT_30(256'h0168016801680168016901690169016901690169016901690169016901690169),
    .INIT_31(256'h0163016301640164016401650165016501660166016601670167016701670168),
    .INIT_32(256'h015A015B015C015C015D015D015E015F015F0160016001610161016101620162),
    .INIT_33(256'h014F014F0150015101520153015301540155015601560157015801580159015A),
    .INIT_34(256'h01400141014201430144014501460147014801490149014A014B014C014D014E),
    .INIT_35(256'h012E012F013001310132013401350136013701380139013A013B013D013E013F),
    .INIT_36(256'h0119011A011B011D011E01200121012201240125012601270129012A012B012C),
    .INIT_37(256'h010101030104010601070109010A010C010D010F011001120113011401160117),
    .INIT_38(256'h00E700E900EA00EC00EE00EF00F100F300F400F600F800F900FB00FC00FE00FF),
    .INIT_39(256'h00CB00CC00CE00D000D200D400D500D700D900DB00DD00DE00E000E200E400E5),
    .INIT_3A(256'h00AC00AE00B000B200B400B600B800BA00BC00BE00BF00C100C300C500C700C9),
    .INIT_3B(256'h008C008E00900092009400960098009A009C009E00A000A200A400A600A800AA),
    .INIT_3C(256'h006B006D006F0071007300760078007A007C007E00800082008400860088008A),
    .INIT_3D(256'h0049004B004D004F0051005300560058005A005C005E00600063006500670069),
    .INIT_3E(256'h00260028002A002C002E00310033003500370039003C003E0040004200440046),
    .INIT_3F(256'h0002000400070009000B000D00100012001400160018001B001D001F00210023),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    w_0_reg_rep_bsel_rep
       (.ADDRARDADDR({sel,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({tree_001,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_w_0_reg_rep_bsel_rep_DOADO_UNCONNECTED[15:10],out_00}),
        .DOBDO({NLW_w_0_reg_rep_bsel_rep_DOBDO_UNCONNECTED[15:10],out_10}),
        .DOPADOP(NLW_w_0_reg_rep_bsel_rep_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_w_0_reg_rep_bsel_rep_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* CLOCK_DOMAINS = "COMMON" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d10" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "transmitter_inst_1/nco_inst_1/w_2" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "9" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0168016801680168016901690169016901690169016901690169016901690169),
    .INIT_01(256'h0163016301640164016401650165016501660166016601670167016701670168),
    .INIT_02(256'h015A015B015C015C015D015D015E015F015F0160016001610161016101620162),
    .INIT_03(256'h014F014F0150015101520153015301540155015601560157015801580159015A),
    .INIT_04(256'h01400141014201430144014501460147014801490149014A014B014C014D014E),
    .INIT_05(256'h012E012F013001310132013401350136013701380139013A013B013D013E013F),
    .INIT_06(256'h0119011A011B011D011E01200121012201240125012601270129012A012B012C),
    .INIT_07(256'h010101030104010601070109010A010C010D010F011001120113011401160117),
    .INIT_08(256'h00E700E900EA00EC00EE00EF00F100F300F400F600F800F900FB00FC00FE00FF),
    .INIT_09(256'h00CB00CC00CE00D000D200D400D500D700D900DB00DD00DE00E000E200E400E5),
    .INIT_0A(256'h00AC00AE00B000B200B400B600B800BA00BC00BE00BF00C100C300C500C700C9),
    .INIT_0B(256'h008C008E00900092009400960098009A009C009E00A000A200A400A600A800AA),
    .INIT_0C(256'h006B006D006F0071007300760078007A007C007E00800082008400860088008A),
    .INIT_0D(256'h0049004B004D004F0051005300560058005A005C005E00600063006500670069),
    .INIT_0E(256'h00260028002A002C002E00310033003500370039003C003E0040004200440046),
    .INIT_0F(256'h0002000400070009000B000D00100012001400160018001B001D001F00210023),
    .INIT_10(256'h03DF03E103E303E503E803EA03EC03EE03F003F303F503F703F903FC03FE0000),
    .INIT_11(256'h03BC03BE03C003C203C403C703C903CB03CD03CF03D203D403D603D803DA03DD),
    .INIT_12(256'h0399039B039D03A003A203A403A603A803AA03AD03AF03B103B303B503B703BA),
    .INIT_13(256'h0378037A037C037E03800382038403860388038A038D038F0391039303950397),
    .INIT_14(256'h0358035A035C035E03600362036403660368036A036C036E0370037203740376),
    .INIT_15(256'h0339033B033D033F03410342034403460348034A034C034E0350035203540356),
    .INIT_16(256'h031C031E032003220323032503270329032B032C032E03300332033403350337),
    .INIT_17(256'h03020304030503070308030A030C030D030F031103120314031603170319031B),
    .INIT_18(256'h02EA02EC02ED02EE02F002F102F302F402F602F702F902FA02FC02FD02FF0300),
    .INIT_19(256'h02D502D602D702D902DA02DB02DC02DE02DF02E002E202E302E502E602E702E9),
    .INIT_1A(256'h02C202C302C502C602C702C802C902CA02CB02CC02CE02CF02D002D102D202D4),
    .INIT_1B(256'h02B302B402B502B602B702B702B802B902BA02BB02BC02BD02BE02BF02C002C1),
    .INIT_1C(256'h02A702A802A802A902AA02AA02AB02AC02AD02AD02AE02AF02B002B102B102B2),
    .INIT_1D(256'h029E029F029F029F02A002A002A102A102A202A302A302A402A402A502A602A6),
    .INIT_1E(256'h0299029902990299029A029A029A029B029B029B029C029C029C029D029D029E),
    .INIT_1F(256'h0297029702970297029702970297029702970297029702980298029802980298),
    .INIT_20(256'h0298029802980298029702970297029702970297029702970297029702970297),
    .INIT_21(256'h029D029D029C029C029C029B029B029B029A029A029A02990299029902990298),
    .INIT_22(256'h02A602A502A402A402A302A302A202A102A102A002A0029F029F029F029E029E),
    .INIT_23(256'h02B102B102B002AF02AE02AD02AD02AC02AB02AA02AA02A902A802A802A702A6),
    .INIT_24(256'h02C002BF02BE02BD02BC02BB02BA02B902B802B702B702B602B502B402B302B2),
    .INIT_25(256'h02D202D102D002CF02CE02CC02CB02CA02C902C802C702C602C502C302C202C1),
    .INIT_26(256'h02E702E602E502E302E202E002DF02DE02DC02DB02DA02D902D702D602D502D4),
    .INIT_27(256'h02FF02FD02FC02FA02F902F702F602F402F302F102F002EE02ED02EC02EA02E9),
    .INIT_28(256'h031903170316031403120311030F030D030C030A030803070305030403020301),
    .INIT_29(256'h0335033403320330032E032C032B032903270325032303220320031E031C031B),
    .INIT_2A(256'h035403520350034E034C034A03480346034403420341033F033D033B03390337),
    .INIT_2B(256'h037403720370036E036C036A03680366036403620360035E035C035A03580356),
    .INIT_2C(256'h039503930391038F038D038A03880386038403820380037E037C037A03780376),
    .INIT_2D(256'h03B703B503B303B103AF03AD03AA03A803A603A403A203A0039D039B03990397),
    .INIT_2E(256'h03DA03D803D603D403D203CF03CD03CB03C903C703C403C203C003BE03BC03BA),
    .INIT_2F(256'h03FE03FC03F903F703F503F303F003EE03EC03EA03E803E503E303E103DF03DD),
    .INIT_30(256'h0021001F001D001B00180016001400120010000D000B00090007000400020000),
    .INIT_31(256'h004400420040003E003C00390037003500330031002E002C002A002800260023),
    .INIT_32(256'h0067006500630060005E005C005A0058005600530051004F004D004B00490046),
    .INIT_33(256'h00880086008400820080007E007C007A0078007600730071006F006D006B0069),
    .INIT_34(256'h00A800A600A400A200A0009E009C009A00980096009400920090008E008C008A),
    .INIT_35(256'h00C700C500C300C100BF00BE00BC00BA00B800B600B400B200B000AE00AC00AA),
    .INIT_36(256'h00E400E200E000DE00DD00DB00D900D700D500D400D200D000CE00CC00CB00C9),
    .INIT_37(256'h00FE00FC00FB00F900F800F600F400F300F100EF00EE00EC00EA00E900E700E5),
    .INIT_38(256'h01160114011301120110010F010D010C010A0109010701060104010301010100),
    .INIT_39(256'h012B012A01290127012601250124012201210120011E011D011B011A01190117),
    .INIT_3A(256'h013E013D013B013A013901380137013601350134013201310130012F012E012C),
    .INIT_3B(256'h014D014C014B014A01490149014801470146014501440143014201410140013F),
    .INIT_3C(256'h0159015801580157015601560155015401530153015201510150014F014F014E),
    .INIT_3D(256'h016201610161016101600160015F015F015E015D015D015C015C015B015A015A),
    .INIT_3E(256'h0167016701670167016601660166016501650165016401640164016301630162),
    .INIT_3F(256'h0169016901690169016901690169016901690169016901680168016801680168),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    w_2_reg_rep_bsel
       (.ADDRARDADDR({\tree_010_reg_n_0_[31] ,\tree_010_reg_n_0_[30] ,\tree_010_reg_n_0_[29] ,\tree_010_reg_n_0_[28] ,\tree_010_reg_n_0_[27] ,\tree_010_reg_n_0_[26] ,\tree_010_reg_n_0_[25] ,\tree_010_reg_n_0_[24] ,\tree_010_reg_n_0_[23] ,\tree_010_reg_n_0_[22] ,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({tree_011,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_w_2_reg_rep_bsel_DOADO_UNCONNECTED[15:10],i_out_2_reg}),
        .DOBDO({NLW_w_2_reg_rep_bsel_DOBDO_UNCONNECTED[15:10],i_out_3_reg}),
        .DOPADOP(NLW_w_2_reg_rep_bsel_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_w_2_reg_rep_bsel_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* CLOCK_DOMAINS = "COMMON" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d10" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "transmitter_inst_1/nco_inst_1/w_2" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "9" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h03DF03E103E303E503E803EA03EC03EE03F003F303F503F703F903FC03FE0000),
    .INIT_01(256'h03BC03BE03C003C203C403C703C903CB03CD03CF03D203D403D603D803DA03DD),
    .INIT_02(256'h0399039B039D03A003A203A403A603A803AA03AD03AF03B103B303B503B703BA),
    .INIT_03(256'h0378037A037C037E03800382038403860388038A038D038F0391039303950397),
    .INIT_04(256'h0358035A035C035E03600362036403660368036A036C036E0370037203740376),
    .INIT_05(256'h0339033B033D033F03410342034403460348034A034C034E0350035203540356),
    .INIT_06(256'h031C031E032003220323032503270329032B032C032E03300332033403350337),
    .INIT_07(256'h03020304030503070308030A030C030D030F031103120314031603170319031B),
    .INIT_08(256'h02EA02EC02ED02EE02F002F102F302F402F602F702F902FA02FC02FD02FF0300),
    .INIT_09(256'h02D502D602D702D902DA02DB02DC02DE02DF02E002E202E302E502E602E702E9),
    .INIT_0A(256'h02C202C302C502C602C702C802C902CA02CB02CC02CE02CF02D002D102D202D4),
    .INIT_0B(256'h02B302B402B502B602B702B702B802B902BA02BB02BC02BD02BE02BF02C002C1),
    .INIT_0C(256'h02A702A802A802A902AA02AA02AB02AC02AD02AD02AE02AF02B002B102B102B2),
    .INIT_0D(256'h029E029F029F029F02A002A002A102A102A202A302A302A402A402A502A602A6),
    .INIT_0E(256'h0299029902990299029A029A029A029B029B029B029C029C029C029D029D029E),
    .INIT_0F(256'h0297029702970297029702970297029702970297029702980298029802980298),
    .INIT_10(256'h0298029802980298029702970297029702970297029702970297029702970297),
    .INIT_11(256'h029D029D029C029C029C029B029B029B029A029A029A02990299029902990298),
    .INIT_12(256'h02A602A502A402A402A302A302A202A102A102A002A0029F029F029F029E029E),
    .INIT_13(256'h02B102B102B002AF02AE02AD02AD02AC02AB02AA02AA02A902A802A802A702A6),
    .INIT_14(256'h02C002BF02BE02BD02BC02BB02BA02B902B802B702B702B602B502B402B302B2),
    .INIT_15(256'h02D202D102D002CF02CE02CC02CB02CA02C902C802C702C602C502C302C202C1),
    .INIT_16(256'h02E702E602E502E302E202E002DF02DE02DC02DB02DA02D902D702D602D502D4),
    .INIT_17(256'h02FF02FD02FC02FA02F902F702F602F402F302F102F002EE02ED02EC02EA02E9),
    .INIT_18(256'h031903170316031403120311030F030D030C030A030803070305030403020301),
    .INIT_19(256'h0335033403320330032E032C032B032903270325032303220320031E031C031B),
    .INIT_1A(256'h035403520350034E034C034A03480346034403420341033F033D033B03390337),
    .INIT_1B(256'h037403720370036E036C036A03680366036403620360035E035C035A03580356),
    .INIT_1C(256'h039503930391038F038D038A03880386038403820380037E037C037A03780376),
    .INIT_1D(256'h03B703B503B303B103AF03AD03AA03A803A603A403A203A0039D039B03990397),
    .INIT_1E(256'h03DA03D803D603D403D203CF03CD03CB03C903C703C403C203C003BE03BC03BA),
    .INIT_1F(256'h03FE03FC03F903F703F503F303F003EE03EC03EA03E803E503E303E103DF03DD),
    .INIT_20(256'h0021001F001D001B00180016001400120010000D000B00090007000400020000),
    .INIT_21(256'h004400420040003E003C00390037003500330031002E002C002A002800260023),
    .INIT_22(256'h0067006500630060005E005C005A0058005600530051004F004D004B00490046),
    .INIT_23(256'h00880086008400820080007E007C007A0078007600730071006F006D006B0069),
    .INIT_24(256'h00A800A600A400A200A0009E009C009A00980096009400920090008E008C008A),
    .INIT_25(256'h00C700C500C300C100BF00BE00BC00BA00B800B600B400B200B000AE00AC00AA),
    .INIT_26(256'h00E400E200E000DE00DD00DB00D900D700D500D400D200D000CE00CC00CB00C9),
    .INIT_27(256'h00FE00FC00FB00F900F800F600F400F300F100EF00EE00EC00EA00E900E700E5),
    .INIT_28(256'h01160114011301120110010F010D010C010A0109010701060104010301010100),
    .INIT_29(256'h012B012A01290127012601250124012201210120011E011D011B011A01190117),
    .INIT_2A(256'h013E013D013B013A013901380137013601350134013201310130012F012E012C),
    .INIT_2B(256'h014D014C014B014A01490149014801470146014501440143014201410140013F),
    .INIT_2C(256'h0159015801580157015601560155015401530153015201510150014F014F014E),
    .INIT_2D(256'h016201610161016101600160015F015F015E015D015D015C015C015B015A015A),
    .INIT_2E(256'h0167016701670167016601660166016501650165016401640164016301630162),
    .INIT_2F(256'h0169016901690169016901690169016901690169016901680168016801680168),
    .INIT_30(256'h0168016801680168016901690169016901690169016901690169016901690169),
    .INIT_31(256'h0163016301640164016401650165016501660166016601670167016701670168),
    .INIT_32(256'h015A015B015C015C015D015D015E015F015F0160016001610161016101620162),
    .INIT_33(256'h014F014F0150015101520153015301540155015601560157015801580159015A),
    .INIT_34(256'h01400141014201430144014501460147014801490149014A014B014C014D014E),
    .INIT_35(256'h012E012F013001310132013401350136013701380139013A013B013D013E013F),
    .INIT_36(256'h0119011A011B011D011E01200121012201240125012601270129012A012B012C),
    .INIT_37(256'h010101030104010601070109010A010C010D010F011001120113011401160117),
    .INIT_38(256'h00E700E900EA00EC00EE00EF00F100F300F400F600F800F900FB00FC00FE00FF),
    .INIT_39(256'h00CB00CC00CE00D000D200D400D500D700D900DB00DD00DE00E000E200E400E5),
    .INIT_3A(256'h00AC00AE00B000B200B400B600B800BA00BC00BE00BF00C100C300C500C700C9),
    .INIT_3B(256'h008C008E00900092009400960098009A009C009E00A000A200A400A600A800AA),
    .INIT_3C(256'h006B006D006F0071007300760078007A007C007E00800082008400860088008A),
    .INIT_3D(256'h0049004B004D004F0051005300560058005A005C005E00600063006500670069),
    .INIT_3E(256'h00260028002A002C002E00310033003500370039003C003E0040004200440046),
    .INIT_3F(256'h0002000400070009000B000D00100012001400160018001B001D001F00210023),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    w_2_reg_rep_bsel_rep
       (.ADDRARDADDR({\tree_010_reg_n_0_[31] ,\tree_010_reg_n_0_[30] ,\tree_010_reg_n_0_[29] ,\tree_010_reg_n_0_[28] ,\tree_010_reg_n_0_[27] ,\tree_010_reg_n_0_[26] ,\tree_010_reg_n_0_[25] ,\tree_010_reg_n_0_[24] ,\tree_010_reg_n_0_[23] ,\tree_010_reg_n_0_[22] ,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({tree_011,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_w_2_reg_rep_bsel_rep_DOADO_UNCONNECTED[15:10],out_20}),
        .DOBDO({NLW_w_2_reg_rep_bsel_rep_DOBDO_UNCONNECTED[15:10],out_30}),
        .DOPADOP(NLW_w_2_reg_rep_bsel_rep_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_w_2_reg_rep_bsel_rep_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* CLOCK_DOMAINS = "COMMON" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d10" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "transmitter_inst_1/nco_inst_1/w_4" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "9" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0168016801680168016901690169016901690169016901690169016901690169),
    .INIT_01(256'h0163016301640164016401650165016501660166016601670167016701670168),
    .INIT_02(256'h015A015B015C015C015D015D015E015F015F0160016001610161016101620162),
    .INIT_03(256'h014F014F0150015101520153015301540155015601560157015801580159015A),
    .INIT_04(256'h01400141014201430144014501460147014801490149014A014B014C014D014E),
    .INIT_05(256'h012E012F013001310132013401350136013701380139013A013B013D013E013F),
    .INIT_06(256'h0119011A011B011D011E01200121012201240125012601270129012A012B012C),
    .INIT_07(256'h010101030104010601070109010A010C010D010F011001120113011401160117),
    .INIT_08(256'h00E700E900EA00EC00EE00EF00F100F300F400F600F800F900FB00FC00FE00FF),
    .INIT_09(256'h00CB00CC00CE00D000D200D400D500D700D900DB00DD00DE00E000E200E400E5),
    .INIT_0A(256'h00AC00AE00B000B200B400B600B800BA00BC00BE00BF00C100C300C500C700C9),
    .INIT_0B(256'h008C008E00900092009400960098009A009C009E00A000A200A400A600A800AA),
    .INIT_0C(256'h006B006D006F0071007300760078007A007C007E00800082008400860088008A),
    .INIT_0D(256'h0049004B004D004F0051005300560058005A005C005E00600063006500670069),
    .INIT_0E(256'h00260028002A002C002E00310033003500370039003C003E0040004200440046),
    .INIT_0F(256'h0002000400070009000B000D00100012001400160018001B001D001F00210023),
    .INIT_10(256'h03DF03E103E303E503E803EA03EC03EE03F003F303F503F703F903FC03FE0000),
    .INIT_11(256'h03BC03BE03C003C203C403C703C903CB03CD03CF03D203D403D603D803DA03DD),
    .INIT_12(256'h0399039B039D03A003A203A403A603A803AA03AD03AF03B103B303B503B703BA),
    .INIT_13(256'h0378037A037C037E03800382038403860388038A038D038F0391039303950397),
    .INIT_14(256'h0358035A035C035E03600362036403660368036A036C036E0370037203740376),
    .INIT_15(256'h0339033B033D033F03410342034403460348034A034C034E0350035203540356),
    .INIT_16(256'h031C031E032003220323032503270329032B032C032E03300332033403350337),
    .INIT_17(256'h03020304030503070308030A030C030D030F031103120314031603170319031B),
    .INIT_18(256'h02EA02EC02ED02EE02F002F102F302F402F602F702F902FA02FC02FD02FF0300),
    .INIT_19(256'h02D502D602D702D902DA02DB02DC02DE02DF02E002E202E302E502E602E702E9),
    .INIT_1A(256'h02C202C302C502C602C702C802C902CA02CB02CC02CE02CF02D002D102D202D4),
    .INIT_1B(256'h02B302B402B502B602B702B702B802B902BA02BB02BC02BD02BE02BF02C002C1),
    .INIT_1C(256'h02A702A802A802A902AA02AA02AB02AC02AD02AD02AE02AF02B002B102B102B2),
    .INIT_1D(256'h029E029F029F029F02A002A002A102A102A202A302A302A402A402A502A602A6),
    .INIT_1E(256'h0299029902990299029A029A029A029B029B029B029C029C029C029D029D029E),
    .INIT_1F(256'h0297029702970297029702970297029702970297029702980298029802980298),
    .INIT_20(256'h0298029802980298029702970297029702970297029702970297029702970297),
    .INIT_21(256'h029D029D029C029C029C029B029B029B029A029A029A02990299029902990298),
    .INIT_22(256'h02A602A502A402A402A302A302A202A102A102A002A0029F029F029F029E029E),
    .INIT_23(256'h02B102B102B002AF02AE02AD02AD02AC02AB02AA02AA02A902A802A802A702A6),
    .INIT_24(256'h02C002BF02BE02BD02BC02BB02BA02B902B802B702B702B602B502B402B302B2),
    .INIT_25(256'h02D202D102D002CF02CE02CC02CB02CA02C902C802C702C602C502C302C202C1),
    .INIT_26(256'h02E702E602E502E302E202E002DF02DE02DC02DB02DA02D902D702D602D502D4),
    .INIT_27(256'h02FF02FD02FC02FA02F902F702F602F402F302F102F002EE02ED02EC02EA02E9),
    .INIT_28(256'h031903170316031403120311030F030D030C030A030803070305030403020301),
    .INIT_29(256'h0335033403320330032E032C032B032903270325032303220320031E031C031B),
    .INIT_2A(256'h035403520350034E034C034A03480346034403420341033F033D033B03390337),
    .INIT_2B(256'h037403720370036E036C036A03680366036403620360035E035C035A03580356),
    .INIT_2C(256'h039503930391038F038D038A03880386038403820380037E037C037A03780376),
    .INIT_2D(256'h03B703B503B303B103AF03AD03AA03A803A603A403A203A0039D039B03990397),
    .INIT_2E(256'h03DA03D803D603D403D203CF03CD03CB03C903C703C403C203C003BE03BC03BA),
    .INIT_2F(256'h03FE03FC03F903F703F503F303F003EE03EC03EA03E803E503E303E103DF03DD),
    .INIT_30(256'h0021001F001D001B00180016001400120010000D000B00090007000400020000),
    .INIT_31(256'h004400420040003E003C00390037003500330031002E002C002A002800260023),
    .INIT_32(256'h0067006500630060005E005C005A0058005600530051004F004D004B00490046),
    .INIT_33(256'h00880086008400820080007E007C007A0078007600730071006F006D006B0069),
    .INIT_34(256'h00A800A600A400A200A0009E009C009A00980096009400920090008E008C008A),
    .INIT_35(256'h00C700C500C300C100BF00BE00BC00BA00B800B600B400B200B000AE00AC00AA),
    .INIT_36(256'h00E400E200E000DE00DD00DB00D900D700D500D400D200D000CE00CC00CB00C9),
    .INIT_37(256'h00FE00FC00FB00F900F800F600F400F300F100EF00EE00EC00EA00E900E700E5),
    .INIT_38(256'h01160114011301120110010F010D010C010A0109010701060104010301010100),
    .INIT_39(256'h012B012A01290127012601250124012201210120011E011D011B011A01190117),
    .INIT_3A(256'h013E013D013B013A013901380137013601350134013201310130012F012E012C),
    .INIT_3B(256'h014D014C014B014A01490149014801470146014501440143014201410140013F),
    .INIT_3C(256'h0159015801580157015601560155015401530153015201510150014F014F014E),
    .INIT_3D(256'h016201610161016101600160015F015F015E015D015D015C015C015B015A015A),
    .INIT_3E(256'h0167016701670167016601660166016501650165016401640164016301630162),
    .INIT_3F(256'h0169016901690169016901690169016901690169016901680168016801680168),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    w_4_reg_rep_bsel
       (.ADDRARDADDR({tree_100,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({tree_101,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_w_4_reg_rep_bsel_DOADO_UNCONNECTED[15:10],i_out_4_reg}),
        .DOBDO({NLW_w_4_reg_rep_bsel_DOBDO_UNCONNECTED[15:10],i_out_5_reg}),
        .DOPADOP(NLW_w_4_reg_rep_bsel_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_w_4_reg_rep_bsel_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* CLOCK_DOMAINS = "COMMON" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d10" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "transmitter_inst_1/nco_inst_1/w_4" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "9" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h03DF03E103E303E503E803EA03EC03EE03F003F303F503F703F903FC03FE0000),
    .INIT_01(256'h03BC03BE03C003C203C403C703C903CB03CD03CF03D203D403D603D803DA03DD),
    .INIT_02(256'h0399039B039D03A003A203A403A603A803AA03AD03AF03B103B303B503B703BA),
    .INIT_03(256'h0378037A037C037E03800382038403860388038A038D038F0391039303950397),
    .INIT_04(256'h0358035A035C035E03600362036403660368036A036C036E0370037203740376),
    .INIT_05(256'h0339033B033D033F03410342034403460348034A034C034E0350035203540356),
    .INIT_06(256'h031C031E032003220323032503270329032B032C032E03300332033403350337),
    .INIT_07(256'h03020304030503070308030A030C030D030F031103120314031603170319031B),
    .INIT_08(256'h02EA02EC02ED02EE02F002F102F302F402F602F702F902FA02FC02FD02FF0300),
    .INIT_09(256'h02D502D602D702D902DA02DB02DC02DE02DF02E002E202E302E502E602E702E9),
    .INIT_0A(256'h02C202C302C502C602C702C802C902CA02CB02CC02CE02CF02D002D102D202D4),
    .INIT_0B(256'h02B302B402B502B602B702B702B802B902BA02BB02BC02BD02BE02BF02C002C1),
    .INIT_0C(256'h02A702A802A802A902AA02AA02AB02AC02AD02AD02AE02AF02B002B102B102B2),
    .INIT_0D(256'h029E029F029F029F02A002A002A102A102A202A302A302A402A402A502A602A6),
    .INIT_0E(256'h0299029902990299029A029A029A029B029B029B029C029C029C029D029D029E),
    .INIT_0F(256'h0297029702970297029702970297029702970297029702980298029802980298),
    .INIT_10(256'h0298029802980298029702970297029702970297029702970297029702970297),
    .INIT_11(256'h029D029D029C029C029C029B029B029B029A029A029A02990299029902990298),
    .INIT_12(256'h02A602A502A402A402A302A302A202A102A102A002A0029F029F029F029E029E),
    .INIT_13(256'h02B102B102B002AF02AE02AD02AD02AC02AB02AA02AA02A902A802A802A702A6),
    .INIT_14(256'h02C002BF02BE02BD02BC02BB02BA02B902B802B702B702B602B502B402B302B2),
    .INIT_15(256'h02D202D102D002CF02CE02CC02CB02CA02C902C802C702C602C502C302C202C1),
    .INIT_16(256'h02E702E602E502E302E202E002DF02DE02DC02DB02DA02D902D702D602D502D4),
    .INIT_17(256'h02FF02FD02FC02FA02F902F702F602F402F302F102F002EE02ED02EC02EA02E9),
    .INIT_18(256'h031903170316031403120311030F030D030C030A030803070305030403020301),
    .INIT_19(256'h0335033403320330032E032C032B032903270325032303220320031E031C031B),
    .INIT_1A(256'h035403520350034E034C034A03480346034403420341033F033D033B03390337),
    .INIT_1B(256'h037403720370036E036C036A03680366036403620360035E035C035A03580356),
    .INIT_1C(256'h039503930391038F038D038A03880386038403820380037E037C037A03780376),
    .INIT_1D(256'h03B703B503B303B103AF03AD03AA03A803A603A403A203A0039D039B03990397),
    .INIT_1E(256'h03DA03D803D603D403D203CF03CD03CB03C903C703C403C203C003BE03BC03BA),
    .INIT_1F(256'h03FE03FC03F903F703F503F303F003EE03EC03EA03E803E503E303E103DF03DD),
    .INIT_20(256'h0021001F001D001B00180016001400120010000D000B00090007000400020000),
    .INIT_21(256'h004400420040003E003C00390037003500330031002E002C002A002800260023),
    .INIT_22(256'h0067006500630060005E005C005A0058005600530051004F004D004B00490046),
    .INIT_23(256'h00880086008400820080007E007C007A0078007600730071006F006D006B0069),
    .INIT_24(256'h00A800A600A400A200A0009E009C009A00980096009400920090008E008C008A),
    .INIT_25(256'h00C700C500C300C100BF00BE00BC00BA00B800B600B400B200B000AE00AC00AA),
    .INIT_26(256'h00E400E200E000DE00DD00DB00D900D700D500D400D200D000CE00CC00CB00C9),
    .INIT_27(256'h00FE00FC00FB00F900F800F600F400F300F100EF00EE00EC00EA00E900E700E5),
    .INIT_28(256'h01160114011301120110010F010D010C010A0109010701060104010301010100),
    .INIT_29(256'h012B012A01290127012601250124012201210120011E011D011B011A01190117),
    .INIT_2A(256'h013E013D013B013A013901380137013601350134013201310130012F012E012C),
    .INIT_2B(256'h014D014C014B014A01490149014801470146014501440143014201410140013F),
    .INIT_2C(256'h0159015801580157015601560155015401530153015201510150014F014F014E),
    .INIT_2D(256'h016201610161016101600160015F015F015E015D015D015C015C015B015A015A),
    .INIT_2E(256'h0167016701670167016601660166016501650165016401640164016301630162),
    .INIT_2F(256'h0169016901690169016901690169016901690169016901680168016801680168),
    .INIT_30(256'h0168016801680168016901690169016901690169016901690169016901690169),
    .INIT_31(256'h0163016301640164016401650165016501660166016601670167016701670168),
    .INIT_32(256'h015A015B015C015C015D015D015E015F015F0160016001610161016101620162),
    .INIT_33(256'h014F014F0150015101520153015301540155015601560157015801580159015A),
    .INIT_34(256'h01400141014201430144014501460147014801490149014A014B014C014D014E),
    .INIT_35(256'h012E012F013001310132013401350136013701380139013A013B013D013E013F),
    .INIT_36(256'h0119011A011B011D011E01200121012201240125012601270129012A012B012C),
    .INIT_37(256'h010101030104010601070109010A010C010D010F011001120113011401160117),
    .INIT_38(256'h00E700E900EA00EC00EE00EF00F100F300F400F600F800F900FB00FC00FE00FF),
    .INIT_39(256'h00CB00CC00CE00D000D200D400D500D700D900DB00DD00DE00E000E200E400E5),
    .INIT_3A(256'h00AC00AE00B000B200B400B600B800BA00BC00BE00BF00C100C300C500C700C9),
    .INIT_3B(256'h008C008E00900092009400960098009A009C009E00A000A200A400A600A800AA),
    .INIT_3C(256'h006B006D006F0071007300760078007A007C007E00800082008400860088008A),
    .INIT_3D(256'h0049004B004D004F0051005300560058005A005C005E00600063006500670069),
    .INIT_3E(256'h00260028002A002C002E00310033003500370039003C003E0040004200440046),
    .INIT_3F(256'h0002000400070009000B000D00100012001400160018001B001D001F00210023),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    w_4_reg_rep_bsel_rep
       (.ADDRARDADDR({tree_100,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({tree_101,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_w_4_reg_rep_bsel_rep_DOADO_UNCONNECTED[15:10],out_40}),
        .DOBDO({NLW_w_4_reg_rep_bsel_rep_DOBDO_UNCONNECTED[15:10],out_50}),
        .DOPADOP(NLW_w_4_reg_rep_bsel_rep_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_w_4_reg_rep_bsel_rep_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* CLOCK_DOMAINS = "COMMON" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d10" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "transmitter_inst_1/nco_inst_1/w_6" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "9" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0168016801680168016901690169016901690169016901690169016901690169),
    .INIT_01(256'h0163016301640164016401650165016501660166016601670167016701670168),
    .INIT_02(256'h015A015B015C015C015D015D015E015F015F0160016001610161016101620162),
    .INIT_03(256'h014F014F0150015101520153015301540155015601560157015801580159015A),
    .INIT_04(256'h01400141014201430144014501460147014801490149014A014B014C014D014E),
    .INIT_05(256'h012E012F013001310132013401350136013701380139013A013B013D013E013F),
    .INIT_06(256'h0119011A011B011D011E01200121012201240125012601270129012A012B012C),
    .INIT_07(256'h010101030104010601070109010A010C010D010F011001120113011401160117),
    .INIT_08(256'h00E700E900EA00EC00EE00EF00F100F300F400F600F800F900FB00FC00FE00FF),
    .INIT_09(256'h00CB00CC00CE00D000D200D400D500D700D900DB00DD00DE00E000E200E400E5),
    .INIT_0A(256'h00AC00AE00B000B200B400B600B800BA00BC00BE00BF00C100C300C500C700C9),
    .INIT_0B(256'h008C008E00900092009400960098009A009C009E00A000A200A400A600A800AA),
    .INIT_0C(256'h006B006D006F0071007300760078007A007C007E00800082008400860088008A),
    .INIT_0D(256'h0049004B004D004F0051005300560058005A005C005E00600063006500670069),
    .INIT_0E(256'h00260028002A002C002E00310033003500370039003C003E0040004200440046),
    .INIT_0F(256'h0002000400070009000B000D00100012001400160018001B001D001F00210023),
    .INIT_10(256'h03DF03E103E303E503E803EA03EC03EE03F003F303F503F703F903FC03FE0000),
    .INIT_11(256'h03BC03BE03C003C203C403C703C903CB03CD03CF03D203D403D603D803DA03DD),
    .INIT_12(256'h0399039B039D03A003A203A403A603A803AA03AD03AF03B103B303B503B703BA),
    .INIT_13(256'h0378037A037C037E03800382038403860388038A038D038F0391039303950397),
    .INIT_14(256'h0358035A035C035E03600362036403660368036A036C036E0370037203740376),
    .INIT_15(256'h0339033B033D033F03410342034403460348034A034C034E0350035203540356),
    .INIT_16(256'h031C031E032003220323032503270329032B032C032E03300332033403350337),
    .INIT_17(256'h03020304030503070308030A030C030D030F031103120314031603170319031B),
    .INIT_18(256'h02EA02EC02ED02EE02F002F102F302F402F602F702F902FA02FC02FD02FF0300),
    .INIT_19(256'h02D502D602D702D902DA02DB02DC02DE02DF02E002E202E302E502E602E702E9),
    .INIT_1A(256'h02C202C302C502C602C702C802C902CA02CB02CC02CE02CF02D002D102D202D4),
    .INIT_1B(256'h02B302B402B502B602B702B702B802B902BA02BB02BC02BD02BE02BF02C002C1),
    .INIT_1C(256'h02A702A802A802A902AA02AA02AB02AC02AD02AD02AE02AF02B002B102B102B2),
    .INIT_1D(256'h029E029F029F029F02A002A002A102A102A202A302A302A402A402A502A602A6),
    .INIT_1E(256'h0299029902990299029A029A029A029B029B029B029C029C029C029D029D029E),
    .INIT_1F(256'h0297029702970297029702970297029702970297029702980298029802980298),
    .INIT_20(256'h0298029802980298029702970297029702970297029702970297029702970297),
    .INIT_21(256'h029D029D029C029C029C029B029B029B029A029A029A02990299029902990298),
    .INIT_22(256'h02A602A502A402A402A302A302A202A102A102A002A0029F029F029F029E029E),
    .INIT_23(256'h02B102B102B002AF02AE02AD02AD02AC02AB02AA02AA02A902A802A802A702A6),
    .INIT_24(256'h02C002BF02BE02BD02BC02BB02BA02B902B802B702B702B602B502B402B302B2),
    .INIT_25(256'h02D202D102D002CF02CE02CC02CB02CA02C902C802C702C602C502C302C202C1),
    .INIT_26(256'h02E702E602E502E302E202E002DF02DE02DC02DB02DA02D902D702D602D502D4),
    .INIT_27(256'h02FF02FD02FC02FA02F902F702F602F402F302F102F002EE02ED02EC02EA02E9),
    .INIT_28(256'h031903170316031403120311030F030D030C030A030803070305030403020301),
    .INIT_29(256'h0335033403320330032E032C032B032903270325032303220320031E031C031B),
    .INIT_2A(256'h035403520350034E034C034A03480346034403420341033F033D033B03390337),
    .INIT_2B(256'h037403720370036E036C036A03680366036403620360035E035C035A03580356),
    .INIT_2C(256'h039503930391038F038D038A03880386038403820380037E037C037A03780376),
    .INIT_2D(256'h03B703B503B303B103AF03AD03AA03A803A603A403A203A0039D039B03990397),
    .INIT_2E(256'h03DA03D803D603D403D203CF03CD03CB03C903C703C403C203C003BE03BC03BA),
    .INIT_2F(256'h03FE03FC03F903F703F503F303F003EE03EC03EA03E803E503E303E103DF03DD),
    .INIT_30(256'h0021001F001D001B00180016001400120010000D000B00090007000400020000),
    .INIT_31(256'h004400420040003E003C00390037003500330031002E002C002A002800260023),
    .INIT_32(256'h0067006500630060005E005C005A0058005600530051004F004D004B00490046),
    .INIT_33(256'h00880086008400820080007E007C007A0078007600730071006F006D006B0069),
    .INIT_34(256'h00A800A600A400A200A0009E009C009A00980096009400920090008E008C008A),
    .INIT_35(256'h00C700C500C300C100BF00BE00BC00BA00B800B600B400B200B000AE00AC00AA),
    .INIT_36(256'h00E400E200E000DE00DD00DB00D900D700D500D400D200D000CE00CC00CB00C9),
    .INIT_37(256'h00FE00FC00FB00F900F800F600F400F300F100EF00EE00EC00EA00E900E700E5),
    .INIT_38(256'h01160114011301120110010F010D010C010A0109010701060104010301010100),
    .INIT_39(256'h012B012A01290127012601250124012201210120011E011D011B011A01190117),
    .INIT_3A(256'h013E013D013B013A013901380137013601350134013201310130012F012E012C),
    .INIT_3B(256'h014D014C014B014A01490149014801470146014501440143014201410140013F),
    .INIT_3C(256'h0159015801580157015601560155015401530153015201510150014F014F014E),
    .INIT_3D(256'h016201610161016101600160015F015F015E015D015D015C015C015B015A015A),
    .INIT_3E(256'h0167016701670167016601660166016501650165016401640164016301630162),
    .INIT_3F(256'h0169016901690169016901690169016901690169016901680168016801680168),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    w_6_reg_rep_bsel
       (.ADDRARDADDR({\tree_110_reg_n_0_[31] ,\tree_110_reg_n_0_[30] ,\tree_110_reg_n_0_[29] ,\tree_110_reg_n_0_[28] ,\tree_110_reg_n_0_[27] ,\tree_110_reg_n_0_[26] ,\tree_110_reg_n_0_[25] ,\tree_110_reg_n_0_[24] ,\tree_110_reg_n_0_[23] ,\tree_110_reg_n_0_[22] ,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({tree_111,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_w_6_reg_rep_bsel_DOADO_UNCONNECTED[15:10],i_out_6_reg}),
        .DOBDO({NLW_w_6_reg_rep_bsel_DOBDO_UNCONNECTED[15:10],i_out_7_reg}),
        .DOPADOP(NLW_w_6_reg_rep_bsel_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_w_6_reg_rep_bsel_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* CLOCK_DOMAINS = "COMMON" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d10" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "transmitter_inst_1/nco_inst_1/w_6" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "9" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h03DF03E103E303E503E803EA03EC03EE03F003F303F503F703F903FC03FE0000),
    .INIT_01(256'h03BC03BE03C003C203C403C703C903CB03CD03CF03D203D403D603D803DA03DD),
    .INIT_02(256'h0399039B039D03A003A203A403A603A803AA03AD03AF03B103B303B503B703BA),
    .INIT_03(256'h0378037A037C037E03800382038403860388038A038D038F0391039303950397),
    .INIT_04(256'h0358035A035C035E03600362036403660368036A036C036E0370037203740376),
    .INIT_05(256'h0339033B033D033F03410342034403460348034A034C034E0350035203540356),
    .INIT_06(256'h031C031E032003220323032503270329032B032C032E03300332033403350337),
    .INIT_07(256'h03020304030503070308030A030C030D030F031103120314031603170319031B),
    .INIT_08(256'h02EA02EC02ED02EE02F002F102F302F402F602F702F902FA02FC02FD02FF0300),
    .INIT_09(256'h02D502D602D702D902DA02DB02DC02DE02DF02E002E202E302E502E602E702E9),
    .INIT_0A(256'h02C202C302C502C602C702C802C902CA02CB02CC02CE02CF02D002D102D202D4),
    .INIT_0B(256'h02B302B402B502B602B702B702B802B902BA02BB02BC02BD02BE02BF02C002C1),
    .INIT_0C(256'h02A702A802A802A902AA02AA02AB02AC02AD02AD02AE02AF02B002B102B102B2),
    .INIT_0D(256'h029E029F029F029F02A002A002A102A102A202A302A302A402A402A502A602A6),
    .INIT_0E(256'h0299029902990299029A029A029A029B029B029B029C029C029C029D029D029E),
    .INIT_0F(256'h0297029702970297029702970297029702970297029702980298029802980298),
    .INIT_10(256'h0298029802980298029702970297029702970297029702970297029702970297),
    .INIT_11(256'h029D029D029C029C029C029B029B029B029A029A029A02990299029902990298),
    .INIT_12(256'h02A602A502A402A402A302A302A202A102A102A002A0029F029F029F029E029E),
    .INIT_13(256'h02B102B102B002AF02AE02AD02AD02AC02AB02AA02AA02A902A802A802A702A6),
    .INIT_14(256'h02C002BF02BE02BD02BC02BB02BA02B902B802B702B702B602B502B402B302B2),
    .INIT_15(256'h02D202D102D002CF02CE02CC02CB02CA02C902C802C702C602C502C302C202C1),
    .INIT_16(256'h02E702E602E502E302E202E002DF02DE02DC02DB02DA02D902D702D602D502D4),
    .INIT_17(256'h02FF02FD02FC02FA02F902F702F602F402F302F102F002EE02ED02EC02EA02E9),
    .INIT_18(256'h031903170316031403120311030F030D030C030A030803070305030403020301),
    .INIT_19(256'h0335033403320330032E032C032B032903270325032303220320031E031C031B),
    .INIT_1A(256'h035403520350034E034C034A03480346034403420341033F033D033B03390337),
    .INIT_1B(256'h037403720370036E036C036A03680366036403620360035E035C035A03580356),
    .INIT_1C(256'h039503930391038F038D038A03880386038403820380037E037C037A03780376),
    .INIT_1D(256'h03B703B503B303B103AF03AD03AA03A803A603A403A203A0039D039B03990397),
    .INIT_1E(256'h03DA03D803D603D403D203CF03CD03CB03C903C703C403C203C003BE03BC03BA),
    .INIT_1F(256'h03FE03FC03F903F703F503F303F003EE03EC03EA03E803E503E303E103DF03DD),
    .INIT_20(256'h0021001F001D001B00180016001400120010000D000B00090007000400020000),
    .INIT_21(256'h004400420040003E003C00390037003500330031002E002C002A002800260023),
    .INIT_22(256'h0067006500630060005E005C005A0058005600530051004F004D004B00490046),
    .INIT_23(256'h00880086008400820080007E007C007A0078007600730071006F006D006B0069),
    .INIT_24(256'h00A800A600A400A200A0009E009C009A00980096009400920090008E008C008A),
    .INIT_25(256'h00C700C500C300C100BF00BE00BC00BA00B800B600B400B200B000AE00AC00AA),
    .INIT_26(256'h00E400E200E000DE00DD00DB00D900D700D500D400D200D000CE00CC00CB00C9),
    .INIT_27(256'h00FE00FC00FB00F900F800F600F400F300F100EF00EE00EC00EA00E900E700E5),
    .INIT_28(256'h01160114011301120110010F010D010C010A0109010701060104010301010100),
    .INIT_29(256'h012B012A01290127012601250124012201210120011E011D011B011A01190117),
    .INIT_2A(256'h013E013D013B013A013901380137013601350134013201310130012F012E012C),
    .INIT_2B(256'h014D014C014B014A01490149014801470146014501440143014201410140013F),
    .INIT_2C(256'h0159015801580157015601560155015401530153015201510150014F014F014E),
    .INIT_2D(256'h016201610161016101600160015F015F015E015D015D015C015C015B015A015A),
    .INIT_2E(256'h0167016701670167016601660166016501650165016401640164016301630162),
    .INIT_2F(256'h0169016901690169016901690169016901690169016901680168016801680168),
    .INIT_30(256'h0168016801680168016901690169016901690169016901690169016901690169),
    .INIT_31(256'h0163016301640164016401650165016501660166016601670167016701670168),
    .INIT_32(256'h015A015B015C015C015D015D015E015F015F0160016001610161016101620162),
    .INIT_33(256'h014F014F0150015101520153015301540155015601560157015801580159015A),
    .INIT_34(256'h01400141014201430144014501460147014801490149014A014B014C014D014E),
    .INIT_35(256'h012E012F013001310132013401350136013701380139013A013B013D013E013F),
    .INIT_36(256'h0119011A011B011D011E01200121012201240125012601270129012A012B012C),
    .INIT_37(256'h010101030104010601070109010A010C010D010F011001120113011401160117),
    .INIT_38(256'h00E700E900EA00EC00EE00EF00F100F300F400F600F800F900FB00FC00FE00FF),
    .INIT_39(256'h00CB00CC00CE00D000D200D400D500D700D900DB00DD00DE00E000E200E400E5),
    .INIT_3A(256'h00AC00AE00B000B200B400B600B800BA00BC00BE00BF00C100C300C500C700C9),
    .INIT_3B(256'h008C008E00900092009400960098009A009C009E00A000A200A400A600A800AA),
    .INIT_3C(256'h006B006D006F0071007300760078007A007C007E00800082008400860088008A),
    .INIT_3D(256'h0049004B004D004F0051005300560058005A005C005E00600063006500670069),
    .INIT_3E(256'h00260028002A002C002E00310033003500370039003C003E0040004200440046),
    .INIT_3F(256'h0002000400070009000B000D00100012001400160018001B001D001F00210023),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    w_6_reg_rep_bsel_rep
       (.ADDRARDADDR({\tree_110_reg_n_0_[31] ,\tree_110_reg_n_0_[30] ,\tree_110_reg_n_0_[29] ,\tree_110_reg_n_0_[28] ,\tree_110_reg_n_0_[27] ,\tree_110_reg_n_0_[26] ,\tree_110_reg_n_0_[25] ,\tree_110_reg_n_0_[24] ,\tree_110_reg_n_0_[23] ,\tree_110_reg_n_0_[22] ,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({tree_111,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_w_6_reg_rep_bsel_rep_DOADO_UNCONNECTED[15:10],out_60}),
        .DOBDO({NLW_w_6_reg_rep_bsel_rep_DOBDO_UNCONNECTED[15:10],out_70}),
        .DOPADOP(NLW_w_6_reg_rep_bsel_rep_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_w_6_reg_rep_bsel_rep_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

module serdes
   (\output ,
    dac_0,
    dac_1,
    dac_2,
    dac_3,
    dac_4,
    dac_5,
    dac_6,
    dac_7,
    clk);
  output \output ;
  input dac_0;
  input dac_1;
  input dac_2;
  input dac_3;
  input dac_4;
  input dac_5;
  input dac_6;
  input dac_7;
  input clk;

  wire clk;
  wire clk_100;
  wire clk_100_s;
  wire clk_400;
  wire clk_400_s;
  wire clkfbin;
  wire clkfbout;
  wire dac_0;
  wire dac_1;
  wire dac_2;
  wire dac_3;
  wire dac_4;
  wire dac_5;
  wire dac_6;
  wire dac_7;
  wire \output ;
  wire NLW_oserdese2_inst_OFB_UNCONNECTED;
  wire NLW_oserdese2_inst_SHIFTOUT1_UNCONNECTED;
  wire NLW_oserdese2_inst_SHIFTOUT2_UNCONNECTED;
  wire NLW_oserdese2_inst_TBYTEOUT_UNCONNECTED;
  wire NLW_oserdese2_inst_TFB_UNCONNECTED;
  wire NLW_oserdese2_inst_TQ_UNCONNECTED;
  wire NLW_plle2_base_inst_CLKOUT2_UNCONNECTED;
  wire NLW_plle2_base_inst_CLKOUT3_UNCONNECTED;
  wire NLW_plle2_base_inst_CLKOUT4_UNCONNECTED;
  wire NLW_plle2_base_inst_CLKOUT5_UNCONNECTED;
  wire NLW_plle2_base_inst_DRDY_UNCONNECTED;
  wire NLW_plle2_base_inst_LOCKED_UNCONNECTED;
  wire [15:0]NLW_plle2_base_inst_DO_UNCONNECTED;

  (* box_type = "PRIMITIVE" *) 
  BUFG bufg_inst_1
       (.I(clk_100_s),
        .O(clk_100));
  (* box_type = "PRIMITIVE" *) 
  BUFG bufg_inst_2
       (.I(clk_400_s),
        .O(clk_400));
  (* box_type = "PRIMITIVE" *) 
  BUFG bufg_inst_4
       (.I(clkfbout),
        .O(clkfbin));
  (* box_type = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("SDR"),
    .DATA_WIDTH(8),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b0),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(1)) 
    oserdese2_inst
       (.CLK(clk_400),
        .CLKDIV(clk_100),
        .D1(dac_0),
        .D2(dac_1),
        .D3(dac_2),
        .D4(dac_3),
        .D5(dac_4),
        .D6(dac_5),
        .D7(dac_6),
        .D8(dac_7),
        .OCE(1'b1),
        .OFB(NLW_oserdese2_inst_OFB_UNCONNECTED),
        .OQ(\output ),
        .RST(1'b0),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(NLW_oserdese2_inst_SHIFTOUT1_UNCONNECTED),
        .SHIFTOUT2(NLW_oserdese2_inst_SHIFTOUT2_UNCONNECTED),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(1'b0),
        .TBYTEOUT(NLW_oserdese2_inst_TBYTEOUT_UNCONNECTED),
        .TCE(1'b1),
        .TFB(NLW_oserdese2_inst_TFB_UNCONNECTED),
        .TQ(NLW_oserdese2_inst_TQ_UNCONNECTED));
  (* XILINX_LEGACY_PRIM = "PLLE2_BASE" *) 
  (* box_type = "PRIMITIVE" *) 
  PLLE2_ADV #(
    .BANDWIDTH("OPTIMIZED"),
    .CLKFBOUT_MULT(8),
    .CLKFBOUT_PHASE(0.000000),
    .CLKIN1_PERIOD(10.000000),
    .CLKIN2_PERIOD(10.000000),
    .CLKOUT0_DIVIDE(8),
    .CLKOUT0_DUTY_CYCLE(0.500000),
    .CLKOUT0_PHASE(0.000000),
    .CLKOUT1_DIVIDE(2),
    .CLKOUT1_DUTY_CYCLE(0.500000),
    .CLKOUT1_PHASE(0.000000),
    .CLKOUT2_DIVIDE(2),
    .CLKOUT2_DUTY_CYCLE(0.500000),
    .CLKOUT2_PHASE(180.000000),
    .CLKOUT3_DIVIDE(1),
    .CLKOUT3_DUTY_CYCLE(0.500000),
    .CLKOUT3_PHASE(0.000000),
    .CLKOUT4_DIVIDE(1),
    .CLKOUT4_DUTY_CYCLE(0.500000),
    .CLKOUT4_PHASE(0.000000),
    .CLKOUT5_DIVIDE(1),
    .CLKOUT5_DUTY_CYCLE(0.500000),
    .CLKOUT5_PHASE(0.000000),
    .COMPENSATION("BUF_IN"),
    .DIVCLK_DIVIDE(1),
    .REF_JITTER1(0.000000),
    .STARTUP_WAIT("FALSE")) 
    plle2_base_inst
       (.CLKFBIN(clkfbin),
        .CLKFBOUT(clkfbout),
        .CLKIN1(clk),
        .CLKIN2(1'b0),
        .CLKINSEL(1'b1),
        .CLKOUT0(clk_100_s),
        .CLKOUT1(clk_400_s),
        .CLKOUT2(NLW_plle2_base_inst_CLKOUT2_UNCONNECTED),
        .CLKOUT3(NLW_plle2_base_inst_CLKOUT3_UNCONNECTED),
        .CLKOUT4(NLW_plle2_base_inst_CLKOUT4_UNCONNECTED),
        .CLKOUT5(NLW_plle2_base_inst_CLKOUT5_UNCONNECTED),
        .DADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DCLK(1'b0),
        .DEN(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DO(NLW_plle2_base_inst_DO_UNCONNECTED[15:0]),
        .DRDY(NLW_plle2_base_inst_DRDY_UNCONNECTED),
        .DWE(1'b0),
        .LOCKED(NLW_plle2_base_inst_LOCKED_UNCONNECTED),
        .PWRDWN(1'b0),
        .RST(1'b0));
endmodule

module serial_input
   (input_rs232_rx_stb,
    \output ,
    internal_rst_reg,
    clk,
    rs232_rx_IBUF,
    input_rs232_rx_ack);
  output input_rs232_rx_stb;
  output [7:0]\output ;
  input internal_rst_reg;
  input clk;
  input rs232_rx_IBUF;
  input input_rs232_rx_ack;

  wire \bit_count[0]_i_1_n_0 ;
  wire \bit_count[1]_i_1_n_0 ;
  wire \bit_count[2]_i_1_n_0 ;
  wire \bit_count[3]_i_1_n_0 ;
  wire \bit_count[3]_i_2_n_0 ;
  wire \bit_count_reg_n_0_[0] ;
  wire \bit_count_reg_n_0_[1] ;
  wire \bit_count_reg_n_0_[2] ;
  wire \bit_count_reg_n_0_[3] ;
  wire [3:0]bit_spacing;
  wire \bit_spacing[0]_i_1__0_n_0 ;
  wire \bit_spacing[1]_i_1_n_0 ;
  wire \bit_spacing[2]_i_1_n_0 ;
  wire \bit_spacing[3]_i_1_n_0 ;
  wire \bit_spacing[3]_i_2_n_0 ;
  wire \bit_spacing[3]_i_3_n_0 ;
  wire \bit_spacing[3]_i_4_n_0 ;
  wire clk;
  wire data;
  wire \data_reg_n_0_[0] ;
  wire \data_reg_n_0_[1] ;
  wire \data_reg_n_0_[2] ;
  wire \data_reg_n_0_[3] ;
  wire \data_reg_n_0_[4] ;
  wire \data_reg_n_0_[5] ;
  wire \data_reg_n_0_[6] ;
  wire \data_reg_n_0_[7] ;
  wire \data_reg_n_0_[8] ;
  wire fifo_1_n_1;
  wire fifo_1_n_2;
  wire fifo_1_n_3;
  wire input_rs232_rx_ack;
  wire input_rs232_rx_stb;
  wire int_out1_stb_reg_n_0;
  wire internal_rst_reg;
  wire [7:0]\output ;
  wire rs232_rx_IBUF;
  wire rx_d;
  wire rx_d2;
  wire \state[1]_i_1_n_0 ;
  wire \state_reg_n_0_[0] ;
  wire \state_reg_n_0_[1] ;

  LUT2 #(
    .INIT(4'h2)) 
    \bit_count[0]_i_1 
       (.I0(\state_reg_n_0_[0] ),
        .I1(\bit_count_reg_n_0_[0] ),
        .O(\bit_count[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \bit_count[1]_i_1 
       (.I0(\state_reg_n_0_[0] ),
        .I1(\bit_count_reg_n_0_[1] ),
        .I2(\bit_count_reg_n_0_[0] ),
        .O(\bit_count[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'h8882)) 
    \bit_count[2]_i_1 
       (.I0(\state_reg_n_0_[0] ),
        .I1(\bit_count_reg_n_0_[2] ),
        .I2(\bit_count_reg_n_0_[0] ),
        .I3(\bit_count_reg_n_0_[1] ),
        .O(\bit_count[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8888888F)) 
    \bit_count[3]_i_1 
       (.I0(\bit_spacing[3]_i_4_n_0 ),
        .I1(data),
        .I2(rx_d2),
        .I3(\state_reg_n_0_[0] ),
        .I4(\state_reg_n_0_[1] ),
        .O(\bit_count[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAA9FFFF)) 
    \bit_count[3]_i_2 
       (.I0(\bit_count_reg_n_0_[3] ),
        .I1(\bit_count_reg_n_0_[1] ),
        .I2(\bit_count_reg_n_0_[0] ),
        .I3(\bit_count_reg_n_0_[2] ),
        .I4(\state_reg_n_0_[0] ),
        .O(\bit_count[3]_i_2_n_0 ));
  FDRE \bit_count_reg[0] 
       (.C(clk),
        .CE(\bit_count[3]_i_1_n_0 ),
        .D(\bit_count[0]_i_1_n_0 ),
        .Q(\bit_count_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \bit_count_reg[1] 
       (.C(clk),
        .CE(\bit_count[3]_i_1_n_0 ),
        .D(\bit_count[1]_i_1_n_0 ),
        .Q(\bit_count_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \bit_count_reg[2] 
       (.C(clk),
        .CE(\bit_count[3]_i_1_n_0 ),
        .D(\bit_count[2]_i_1_n_0 ),
        .Q(\bit_count_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \bit_count_reg[3] 
       (.C(clk),
        .CE(\bit_count[3]_i_1_n_0 ),
        .D(\bit_count[3]_i_2_n_0 ),
        .Q(\bit_count_reg_n_0_[3] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \bit_spacing[0]_i_1__0 
       (.I0(\state_reg_n_0_[0] ),
        .I1(bit_spacing[0]),
        .O(\bit_spacing[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'h90)) 
    \bit_spacing[1]_i_1 
       (.I0(bit_spacing[0]),
        .I1(bit_spacing[1]),
        .I2(\state_reg_n_0_[0] ),
        .O(\bit_spacing[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'hFD57)) 
    \bit_spacing[2]_i_1 
       (.I0(\state_reg_n_0_[0] ),
        .I1(bit_spacing[1]),
        .I2(bit_spacing[0]),
        .I3(bit_spacing[2]),
        .O(\bit_spacing[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00F500C5)) 
    \bit_spacing[3]_i_1 
       (.I0(rx_d2),
        .I1(\bit_spacing[3]_i_3_n_0 ),
        .I2(\state_reg_n_0_[0] ),
        .I3(\state_reg_n_0_[1] ),
        .I4(\bit_spacing[3]_i_4_n_0 ),
        .O(\bit_spacing[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFE00FFFF)) 
    \bit_spacing[3]_i_2 
       (.I0(bit_spacing[2]),
        .I1(bit_spacing[0]),
        .I2(bit_spacing[1]),
        .I3(bit_spacing[3]),
        .I4(\state_reg_n_0_[0] ),
        .O(\bit_spacing[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \bit_spacing[3]_i_3 
       (.I0(bit_spacing[2]),
        .I1(bit_spacing[0]),
        .I2(bit_spacing[1]),
        .I3(bit_spacing[3]),
        .O(\bit_spacing[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \bit_spacing[3]_i_4 
       (.I0(\bit_count_reg_n_0_[2] ),
        .I1(\bit_count_reg_n_0_[0] ),
        .I2(\bit_count_reg_n_0_[1] ),
        .I3(\bit_count_reg_n_0_[3] ),
        .O(\bit_spacing[3]_i_4_n_0 ));
  FDRE \bit_spacing_reg[0] 
       (.C(clk),
        .CE(\bit_spacing[3]_i_1_n_0 ),
        .D(\bit_spacing[0]_i_1__0_n_0 ),
        .Q(bit_spacing[0]),
        .R(1'b0));
  FDRE \bit_spacing_reg[1] 
       (.C(clk),
        .CE(\bit_spacing[3]_i_1_n_0 ),
        .D(\bit_spacing[1]_i_1_n_0 ),
        .Q(bit_spacing[1]),
        .R(1'b0));
  FDRE \bit_spacing_reg[2] 
       (.C(clk),
        .CE(\bit_spacing[3]_i_1_n_0 ),
        .D(\bit_spacing[2]_i_1_n_0 ),
        .Q(bit_spacing[2]),
        .R(1'b0));
  FDRE \bit_spacing_reg[3] 
       (.C(clk),
        .CE(\bit_spacing[3]_i_1_n_0 ),
        .D(\bit_spacing[3]_i_2_n_0 ),
        .Q(bit_spacing[3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \data[8]_i_1 
       (.I0(\state_reg_n_0_[1] ),
        .I1(\state_reg_n_0_[0] ),
        .I2(bit_spacing[3]),
        .I3(bit_spacing[1]),
        .I4(bit_spacing[0]),
        .I5(bit_spacing[2]),
        .O(data));
  FDRE \data_reg[0] 
       (.C(clk),
        .CE(data),
        .D(\data_reg_n_0_[1] ),
        .Q(\data_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \data_reg[1] 
       (.C(clk),
        .CE(data),
        .D(\data_reg_n_0_[2] ),
        .Q(\data_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \data_reg[2] 
       (.C(clk),
        .CE(data),
        .D(\data_reg_n_0_[3] ),
        .Q(\data_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \data_reg[3] 
       (.C(clk),
        .CE(data),
        .D(\data_reg_n_0_[4] ),
        .Q(\data_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \data_reg[4] 
       (.C(clk),
        .CE(data),
        .D(\data_reg_n_0_[5] ),
        .Q(\data_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \data_reg[5] 
       (.C(clk),
        .CE(data),
        .D(\data_reg_n_0_[6] ),
        .Q(\data_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \data_reg[6] 
       (.C(clk),
        .CE(data),
        .D(\data_reg_n_0_[7] ),
        .Q(\data_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \data_reg[7] 
       (.C(clk),
        .CE(data),
        .D(\data_reg_n_0_[8] ),
        .Q(\data_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \data_reg[8] 
       (.C(clk),
        .CE(data),
        .D(rx_d2),
        .Q(\data_reg_n_0_[8] ),
        .R(1'b0));
  fifo_1 fifo_1
       (.Q({\bit_count_reg_n_0_[3] ,\bit_count_reg_n_0_[2] ,\bit_count_reg_n_0_[1] ,\bit_count_reg_n_0_[0] }),
        .WEA(int_out1_stb_reg_n_0),
        .clk(clk),
        .data(data),
        .\data_reg[7] ({\data_reg_n_0_[7] ,\data_reg_n_0_[6] ,\data_reg_n_0_[5] ,\data_reg_n_0_[4] ,\data_reg_n_0_[3] ,\data_reg_n_0_[2] ,\data_reg_n_0_[1] ,\data_reg_n_0_[0] }),
        .input_rs232_rx_ack(input_rs232_rx_ack),
        .input_rs232_rx_stb(input_rs232_rx_stb),
        .int_out1_stb_reg(fifo_1_n_1),
        .internal_rst_reg(internal_rst_reg),
        .\output (\output ),
        .rx_d2(rx_d2),
        .\state_reg[0] (fifo_1_n_2),
        .\state_reg[0]_0 (\state_reg_n_0_[0] ),
        .\state_reg[1] (fifo_1_n_3),
        .\state_reg[1]_0 (\state_reg_n_0_[1] ));
  FDRE int_out1_stb_reg
       (.C(clk),
        .CE(1'b1),
        .D(fifo_1_n_1),
        .Q(int_out1_stb_reg_n_0),
        .R(internal_rst_reg));
  FDRE rx_d2_reg
       (.C(clk),
        .CE(1'b1),
        .D(rx_d),
        .Q(rx_d2),
        .R(1'b0));
  FDRE rx_d_reg
       (.C(clk),
        .CE(1'b1),
        .D(rs232_rx_IBUF),
        .Q(rx_d),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FBFBFBF4F4F0F0)) 
    \state[1]_i_1 
       (.I0(\bit_spacing[3]_i_4_n_0 ),
        .I1(data),
        .I2(fifo_1_n_3),
        .I3(rx_d2),
        .I4(\state_reg_n_0_[0] ),
        .I5(\state_reg_n_0_[1] ),
        .O(\state[1]_i_1_n_0 ));
  FDRE \state_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(fifo_1_n_2),
        .Q(\state_reg_n_0_[0] ),
        .R(internal_rst_reg));
  FDRE \state_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\state[1]_i_1_n_0 ),
        .Q(\state_reg_n_0_[1] ),
        .R(internal_rst_reg));
endmodule

(* ORIG_REF_NAME = "serial_input" *) 
module serial_input__parameterized1
   (input_gps_rx_stb,
    \output ,
    internal_rst_reg,
    clk,
    gps_tx_IBUF,
    input_gps_rx_ack);
  output input_gps_rx_stb;
  output [7:0]\output ;
  input internal_rst_reg;
  input clk;
  input gps_tx_IBUF;
  input input_gps_rx_ack;

  wire \bit_count[0]_i_1__0_n_0 ;
  wire \bit_count[1]_i_1__0_n_0 ;
  wire \bit_count[2]_i_1__0_n_0 ;
  wire \bit_count[3]_i_1__0_n_0 ;
  wire \bit_count[3]_i_2__0_n_0 ;
  wire \bit_count_reg_n_0_[0] ;
  wire \bit_count_reg_n_0_[1] ;
  wire \bit_count_reg_n_0_[2] ;
  wire \bit_count_reg_n_0_[3] ;
  wire bit_spacing0_carry__0_i_1_n_0;
  wire bit_spacing0_carry__0_i_2_n_0;
  wire bit_spacing0_carry__0_i_3_n_0;
  wire bit_spacing0_carry__0_i_4_n_0;
  wire bit_spacing0_carry__0_n_0;
  wire bit_spacing0_carry__0_n_4;
  wire bit_spacing0_carry__0_n_5;
  wire bit_spacing0_carry__0_n_6;
  wire bit_spacing0_carry__0_n_7;
  wire bit_spacing0_carry__1_i_1_n_0;
  wire bit_spacing0_carry__1_i_2_n_0;
  wire bit_spacing0_carry__1_i_3_n_0;
  wire bit_spacing0_carry__1_i_4_n_0;
  wire bit_spacing0_carry__1_n_0;
  wire bit_spacing0_carry__1_n_4;
  wire bit_spacing0_carry__1_n_5;
  wire bit_spacing0_carry__1_n_6;
  wire bit_spacing0_carry__1_n_7;
  wire bit_spacing0_carry__2_i_1_n_0;
  wire bit_spacing0_carry__2_n_7;
  wire bit_spacing0_carry_i_1_n_0;
  wire bit_spacing0_carry_i_2_n_0;
  wire bit_spacing0_carry_i_3_n_0;
  wire bit_spacing0_carry_i_4_n_0;
  wire bit_spacing0_carry_n_0;
  wire bit_spacing0_carry_n_4;
  wire bit_spacing0_carry_n_5;
  wire bit_spacing0_carry_n_6;
  wire bit_spacing0_carry_n_7;
  wire \bit_spacing[0]_i_1_n_0 ;
  wire \bit_spacing[0]_i_2_n_0 ;
  wire \bit_spacing[0]_i_3_n_0 ;
  wire \bit_spacing[0]_i_4_n_0 ;
  wire \bit_spacing[10]_i_1_n_0 ;
  wire \bit_spacing[11]_i_1_n_0 ;
  wire \bit_spacing[12]_i_1_n_0 ;
  wire \bit_spacing[12]_i_2_n_0 ;
  wire \bit_spacing[13]_i_1_n_0 ;
  wire \bit_spacing[13]_i_2_n_0 ;
  wire \bit_spacing[13]_i_3_n_0 ;
  wire \bit_spacing[3]_i_1__0_n_0 ;
  wire \bit_spacing[4]_i_1_n_0 ;
  wire \bit_spacing[5]_i_1_n_0 ;
  wire \bit_spacing[7]_i_1_n_0 ;
  wire \bit_spacing[8]_i_1_n_0 ;
  wire \bit_spacing[9]_i_1_n_0 ;
  wire clk;
  wire [7:0]data;
  wire data0;
  wire \data_reg_n_0_[8] ;
  wire fifo_1_n_1;
  wire fifo_1_n_2;
  wire fifo_1_n_3;
  wire gps_tx_IBUF;
  wire input_gps_rx_ack;
  wire input_gps_rx_stb;
  wire int_out1_stb_reg_n_0;
  wire internal_rst_reg;
  wire [7:0]\output ;
  wire rx_d2;
  wire rx_d_reg_n_0;
  wire [13:0]sel0;
  wire \state[1]_i_1_n_0 ;
  wire \state[1]_i_2__0_n_0 ;
  wire \state[1]_i_3_n_0 ;
  wire \state_reg_n_0_[0] ;
  wire \state_reg_n_0_[1] ;
  wire [2:0]NLW_bit_spacing0_carry_CO_UNCONNECTED;
  wire [2:0]NLW_bit_spacing0_carry__0_CO_UNCONNECTED;
  wire [2:0]NLW_bit_spacing0_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_bit_spacing0_carry__2_CO_UNCONNECTED;
  wire [3:1]NLW_bit_spacing0_carry__2_O_UNCONNECTED;

  LUT2 #(
    .INIT(4'h2)) 
    \bit_count[0]_i_1__0 
       (.I0(\state_reg_n_0_[0] ),
        .I1(\bit_count_reg_n_0_[0] ),
        .O(\bit_count[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \bit_count[1]_i_1__0 
       (.I0(\state_reg_n_0_[0] ),
        .I1(\bit_count_reg_n_0_[1] ),
        .I2(\bit_count_reg_n_0_[0] ),
        .O(\bit_count[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'h8882)) 
    \bit_count[2]_i_1__0 
       (.I0(\state_reg_n_0_[0] ),
        .I1(\bit_count_reg_n_0_[2] ),
        .I2(\bit_count_reg_n_0_[0] ),
        .I3(\bit_count_reg_n_0_[1] ),
        .O(\bit_count[2]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h4444444F)) 
    \bit_count[3]_i_1__0 
       (.I0(\state[1]_i_2__0_n_0 ),
        .I1(\bit_spacing[13]_i_3_n_0 ),
        .I2(rx_d2),
        .I3(\state_reg_n_0_[0] ),
        .I4(\state_reg_n_0_[1] ),
        .O(\bit_count[3]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hAAA9FFFF)) 
    \bit_count[3]_i_2__0 
       (.I0(\bit_count_reg_n_0_[3] ),
        .I1(\bit_count_reg_n_0_[1] ),
        .I2(\bit_count_reg_n_0_[0] ),
        .I3(\bit_count_reg_n_0_[2] ),
        .I4(\state_reg_n_0_[0] ),
        .O(\bit_count[3]_i_2__0_n_0 ));
  FDRE \bit_count_reg[0] 
       (.C(clk),
        .CE(\bit_count[3]_i_1__0_n_0 ),
        .D(\bit_count[0]_i_1__0_n_0 ),
        .Q(\bit_count_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \bit_count_reg[1] 
       (.C(clk),
        .CE(\bit_count[3]_i_1__0_n_0 ),
        .D(\bit_count[1]_i_1__0_n_0 ),
        .Q(\bit_count_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \bit_count_reg[2] 
       (.C(clk),
        .CE(\bit_count[3]_i_1__0_n_0 ),
        .D(\bit_count[2]_i_1__0_n_0 ),
        .Q(\bit_count_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \bit_count_reg[3] 
       (.C(clk),
        .CE(\bit_count[3]_i_1__0_n_0 ),
        .D(\bit_count[3]_i_2__0_n_0 ),
        .Q(\bit_count_reg_n_0_[3] ),
        .R(1'b0));
  CARRY4 bit_spacing0_carry
       (.CI(1'b0),
        .CO({bit_spacing0_carry_n_0,NLW_bit_spacing0_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(sel0[0]),
        .DI(sel0[4:1]),
        .O({bit_spacing0_carry_n_4,bit_spacing0_carry_n_5,bit_spacing0_carry_n_6,bit_spacing0_carry_n_7}),
        .S({bit_spacing0_carry_i_1_n_0,bit_spacing0_carry_i_2_n_0,bit_spacing0_carry_i_3_n_0,bit_spacing0_carry_i_4_n_0}));
  CARRY4 bit_spacing0_carry__0
       (.CI(bit_spacing0_carry_n_0),
        .CO({bit_spacing0_carry__0_n_0,NLW_bit_spacing0_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(sel0[8:5]),
        .O({bit_spacing0_carry__0_n_4,bit_spacing0_carry__0_n_5,bit_spacing0_carry__0_n_6,bit_spacing0_carry__0_n_7}),
        .S({bit_spacing0_carry__0_i_1_n_0,bit_spacing0_carry__0_i_2_n_0,bit_spacing0_carry__0_i_3_n_0,bit_spacing0_carry__0_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    bit_spacing0_carry__0_i_1
       (.I0(sel0[8]),
        .O(bit_spacing0_carry__0_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bit_spacing0_carry__0_i_2
       (.I0(sel0[7]),
        .O(bit_spacing0_carry__0_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bit_spacing0_carry__0_i_3
       (.I0(sel0[6]),
        .O(bit_spacing0_carry__0_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bit_spacing0_carry__0_i_4
       (.I0(sel0[5]),
        .O(bit_spacing0_carry__0_i_4_n_0));
  CARRY4 bit_spacing0_carry__1
       (.CI(bit_spacing0_carry__0_n_0),
        .CO({bit_spacing0_carry__1_n_0,NLW_bit_spacing0_carry__1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(sel0[12:9]),
        .O({bit_spacing0_carry__1_n_4,bit_spacing0_carry__1_n_5,bit_spacing0_carry__1_n_6,bit_spacing0_carry__1_n_7}),
        .S({bit_spacing0_carry__1_i_1_n_0,bit_spacing0_carry__1_i_2_n_0,bit_spacing0_carry__1_i_3_n_0,bit_spacing0_carry__1_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    bit_spacing0_carry__1_i_1
       (.I0(sel0[12]),
        .O(bit_spacing0_carry__1_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bit_spacing0_carry__1_i_2
       (.I0(sel0[11]),
        .O(bit_spacing0_carry__1_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bit_spacing0_carry__1_i_3
       (.I0(sel0[10]),
        .O(bit_spacing0_carry__1_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bit_spacing0_carry__1_i_4
       (.I0(sel0[9]),
        .O(bit_spacing0_carry__1_i_4_n_0));
  CARRY4 bit_spacing0_carry__2
       (.CI(bit_spacing0_carry__1_n_0),
        .CO(NLW_bit_spacing0_carry__2_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_bit_spacing0_carry__2_O_UNCONNECTED[3:1],bit_spacing0_carry__2_n_7}),
        .S({1'b0,1'b0,1'b0,bit_spacing0_carry__2_i_1_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    bit_spacing0_carry__2_i_1
       (.I0(sel0[13]),
        .O(bit_spacing0_carry__2_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bit_spacing0_carry_i_1
       (.I0(sel0[4]),
        .O(bit_spacing0_carry_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bit_spacing0_carry_i_2
       (.I0(sel0[3]),
        .O(bit_spacing0_carry_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bit_spacing0_carry_i_3
       (.I0(sel0[2]),
        .O(bit_spacing0_carry_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bit_spacing0_carry_i_4
       (.I0(sel0[1]),
        .O(bit_spacing0_carry_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \bit_spacing[0]_i_1 
       (.I0(sel0[0]),
        .I1(\state_reg_n_0_[0] ),
        .I2(\bit_spacing[0]_i_2_n_0 ),
        .O(\bit_spacing[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \bit_spacing[0]_i_2 
       (.I0(\bit_spacing[0]_i_3_n_0 ),
        .I1(sel0[5]),
        .I2(sel0[4]),
        .I3(sel0[7]),
        .I4(sel0[6]),
        .I5(\bit_spacing[0]_i_4_n_0 ),
        .O(\bit_spacing[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \bit_spacing[0]_i_3 
       (.I0(sel0[9]),
        .I1(sel0[8]),
        .I2(sel0[11]),
        .I3(sel0[10]),
        .O(\bit_spacing[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \bit_spacing[0]_i_4 
       (.I0(sel0[1]),
        .I1(sel0[12]),
        .I2(sel0[13]),
        .I3(sel0[3]),
        .I4(sel0[2]),
        .O(\bit_spacing[0]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bit_spacing[10]_i_1 
       (.I0(\state[1]_i_2__0_n_0 ),
        .I1(bit_spacing0_carry__1_n_6),
        .O(\bit_spacing[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \bit_spacing[11]_i_1 
       (.I0(\state_reg_n_0_[0] ),
        .I1(\state[1]_i_2__0_n_0 ),
        .I2(bit_spacing0_carry__1_n_5),
        .O(\bit_spacing[11]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0C0D)) 
    \bit_spacing[12]_i_1 
       (.I0(rx_d2),
        .I1(\bit_spacing[13]_i_3_n_0 ),
        .I2(\state_reg_n_0_[0] ),
        .I3(\state_reg_n_0_[1] ),
        .O(\bit_spacing[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bit_spacing[12]_i_2 
       (.I0(\state[1]_i_2__0_n_0 ),
        .I1(bit_spacing0_carry__1_n_4),
        .O(\bit_spacing[12]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hCCCCFCDD)) 
    \bit_spacing[13]_i_1 
       (.I0(rx_d2),
        .I1(\bit_spacing[13]_i_3_n_0 ),
        .I2(\state[1]_i_2__0_n_0 ),
        .I3(\state_reg_n_0_[0] ),
        .I4(\state_reg_n_0_[1] ),
        .O(\bit_spacing[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \bit_spacing[13]_i_2 
       (.I0(\state_reg_n_0_[0] ),
        .I1(\state[1]_i_2__0_n_0 ),
        .I2(bit_spacing0_carry__2_n_7),
        .O(\bit_spacing[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFE00000000)) 
    \bit_spacing[13]_i_3 
       (.I0(\bit_count_reg_n_0_[3] ),
        .I1(\bit_count_reg_n_0_[1] ),
        .I2(\bit_count_reg_n_0_[0] ),
        .I3(\bit_count_reg_n_0_[2] ),
        .I4(\state_reg_n_0_[1] ),
        .I5(\state_reg_n_0_[0] ),
        .O(\bit_spacing[13]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bit_spacing[3]_i_1__0 
       (.I0(\state[1]_i_2__0_n_0 ),
        .I1(bit_spacing0_carry_n_5),
        .O(\bit_spacing[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB0)) 
    \bit_spacing[4]_i_1 
       (.I0(bit_spacing0_carry_n_4),
        .I1(\state[1]_i_2__0_n_0 ),
        .I2(\state_reg_n_0_[0] ),
        .O(\bit_spacing[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB0)) 
    \bit_spacing[5]_i_1 
       (.I0(bit_spacing0_carry__0_n_7),
        .I1(\state[1]_i_2__0_n_0 ),
        .I2(\state_reg_n_0_[0] ),
        .O(\bit_spacing[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB0)) 
    \bit_spacing[7]_i_1 
       (.I0(bit_spacing0_carry__0_n_5),
        .I1(\state[1]_i_2__0_n_0 ),
        .I2(\state_reg_n_0_[0] ),
        .O(\bit_spacing[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bit_spacing[8]_i_1 
       (.I0(\state[1]_i_2__0_n_0 ),
        .I1(bit_spacing0_carry__0_n_4),
        .O(\bit_spacing[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0CCC0CDD)) 
    \bit_spacing[9]_i_1 
       (.I0(rx_d2),
        .I1(\bit_spacing[13]_i_3_n_0 ),
        .I2(\state[1]_i_2__0_n_0 ),
        .I3(\state_reg_n_0_[0] ),
        .I4(\state_reg_n_0_[1] ),
        .O(\bit_spacing[9]_i_1_n_0 ));
  FDRE \bit_spacing_reg[0] 
       (.C(clk),
        .CE(\bit_spacing[13]_i_1_n_0 ),
        .D(\bit_spacing[0]_i_1_n_0 ),
        .Q(sel0[0]),
        .R(1'b0));
  FDSE \bit_spacing_reg[10] 
       (.C(clk),
        .CE(\bit_spacing[13]_i_1_n_0 ),
        .D(\bit_spacing[10]_i_1_n_0 ),
        .Q(sel0[10]),
        .S(\bit_spacing[12]_i_1_n_0 ));
  FDRE \bit_spacing_reg[11] 
       (.C(clk),
        .CE(\bit_spacing[13]_i_1_n_0 ),
        .D(\bit_spacing[11]_i_1_n_0 ),
        .Q(sel0[11]),
        .R(1'b0));
  FDSE \bit_spacing_reg[12] 
       (.C(clk),
        .CE(\bit_spacing[13]_i_1_n_0 ),
        .D(\bit_spacing[12]_i_2_n_0 ),
        .Q(sel0[12]),
        .S(\bit_spacing[12]_i_1_n_0 ));
  FDRE \bit_spacing_reg[13] 
       (.C(clk),
        .CE(\bit_spacing[13]_i_1_n_0 ),
        .D(\bit_spacing[13]_i_2_n_0 ),
        .Q(sel0[13]),
        .R(1'b0));
  FDRE \bit_spacing_reg[1] 
       (.C(clk),
        .CE(\bit_spacing[13]_i_1_n_0 ),
        .D(bit_spacing0_carry_n_7),
        .Q(sel0[1]),
        .R(\bit_spacing[9]_i_1_n_0 ));
  FDRE \bit_spacing_reg[2] 
       (.C(clk),
        .CE(\bit_spacing[13]_i_1_n_0 ),
        .D(bit_spacing0_carry_n_6),
        .Q(sel0[2]),
        .R(\bit_spacing[9]_i_1_n_0 ));
  FDSE \bit_spacing_reg[3] 
       (.C(clk),
        .CE(\bit_spacing[13]_i_1_n_0 ),
        .D(\bit_spacing[3]_i_1__0_n_0 ),
        .Q(sel0[3]),
        .S(\bit_spacing[12]_i_1_n_0 ));
  FDRE \bit_spacing_reg[4] 
       (.C(clk),
        .CE(\bit_spacing[13]_i_1_n_0 ),
        .D(\bit_spacing[4]_i_1_n_0 ),
        .Q(sel0[4]),
        .R(1'b0));
  FDRE \bit_spacing_reg[5] 
       (.C(clk),
        .CE(\bit_spacing[13]_i_1_n_0 ),
        .D(\bit_spacing[5]_i_1_n_0 ),
        .Q(sel0[5]),
        .R(1'b0));
  FDRE \bit_spacing_reg[6] 
       (.C(clk),
        .CE(\bit_spacing[13]_i_1_n_0 ),
        .D(bit_spacing0_carry__0_n_6),
        .Q(sel0[6]),
        .R(\bit_spacing[9]_i_1_n_0 ));
  FDRE \bit_spacing_reg[7] 
       (.C(clk),
        .CE(\bit_spacing[13]_i_1_n_0 ),
        .D(\bit_spacing[7]_i_1_n_0 ),
        .Q(sel0[7]),
        .R(1'b0));
  FDSE \bit_spacing_reg[8] 
       (.C(clk),
        .CE(\bit_spacing[13]_i_1_n_0 ),
        .D(\bit_spacing[8]_i_1_n_0 ),
        .Q(sel0[8]),
        .S(\bit_spacing[12]_i_1_n_0 ));
  FDRE \bit_spacing_reg[9] 
       (.C(clk),
        .CE(\bit_spacing[13]_i_1_n_0 ),
        .D(bit_spacing0_carry__1_n_7),
        .Q(sel0[9]),
        .R(\bit_spacing[9]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \data[8]_i_1__0 
       (.I0(\state_reg_n_0_[1] ),
        .I1(\state_reg_n_0_[0] ),
        .I2(\state[1]_i_2__0_n_0 ),
        .O(data0));
  FDRE \data_reg[0] 
       (.C(clk),
        .CE(data0),
        .D(data[1]),
        .Q(data[0]),
        .R(1'b0));
  FDRE \data_reg[1] 
       (.C(clk),
        .CE(data0),
        .D(data[2]),
        .Q(data[1]),
        .R(1'b0));
  FDRE \data_reg[2] 
       (.C(clk),
        .CE(data0),
        .D(data[3]),
        .Q(data[2]),
        .R(1'b0));
  FDRE \data_reg[3] 
       (.C(clk),
        .CE(data0),
        .D(data[4]),
        .Q(data[3]),
        .R(1'b0));
  FDRE \data_reg[4] 
       (.C(clk),
        .CE(data0),
        .D(data[5]),
        .Q(data[4]),
        .R(1'b0));
  FDRE \data_reg[5] 
       (.C(clk),
        .CE(data0),
        .D(data[6]),
        .Q(data[5]),
        .R(1'b0));
  FDRE \data_reg[6] 
       (.C(clk),
        .CE(data0),
        .D(data[7]),
        .Q(data[6]),
        .R(1'b0));
  FDRE \data_reg[7] 
       (.C(clk),
        .CE(data0),
        .D(\data_reg_n_0_[8] ),
        .Q(data[7]),
        .R(1'b0));
  FDRE \data_reg[8] 
       (.C(clk),
        .CE(data0),
        .D(rx_d2),
        .Q(\data_reg_n_0_[8] ),
        .R(1'b0));
  fifo fifo_1
       (.Q(data),
        .WEA(int_out1_stb_reg_n_0),
        .\bit_count_reg[2] (\state[1]_i_3_n_0 ),
        .\bit_spacing_reg[0] (\state[1]_i_2__0_n_0 ),
        .clk(clk),
        .input_gps_rx_ack(input_gps_rx_ack),
        .input_gps_rx_stb(input_gps_rx_stb),
        .int_out1_stb_reg(fifo_1_n_1),
        .internal_rst_reg(internal_rst_reg),
        .\output (\output ),
        .rx_d2(rx_d2),
        .\state_reg[0] (fifo_1_n_2),
        .\state_reg[0]_0 (\state_reg_n_0_[0] ),
        .\state_reg[1] (fifo_1_n_3),
        .\state_reg[1]_0 (\state_reg_n_0_[1] ));
  FDRE int_out1_stb_reg
       (.C(clk),
        .CE(1'b1),
        .D(fifo_1_n_1),
        .Q(int_out1_stb_reg_n_0),
        .R(internal_rst_reg));
  FDRE rx_d2_reg
       (.C(clk),
        .CE(1'b1),
        .D(rx_d_reg_n_0),
        .Q(rx_d2),
        .R(1'b0));
  FDRE rx_d_reg
       (.C(clk),
        .CE(1'b1),
        .D(gps_tx_IBUF),
        .Q(rx_d_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFFFFFF1F1F0F0)) 
    \state[1]_i_1 
       (.I0(\state[1]_i_2__0_n_0 ),
        .I1(\state[1]_i_3_n_0 ),
        .I2(fifo_1_n_3),
        .I3(rx_d2),
        .I4(\state_reg_n_0_[0] ),
        .I5(\state_reg_n_0_[1] ),
        .O(\state[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \state[1]_i_2__0 
       (.I0(\bit_spacing[0]_i_2_n_0 ),
        .I1(sel0[0]),
        .O(\state[1]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \state[1]_i_3 
       (.I0(\bit_count_reg_n_0_[2] ),
        .I1(\bit_count_reg_n_0_[0] ),
        .I2(\bit_count_reg_n_0_[1] ),
        .I3(\bit_count_reg_n_0_[3] ),
        .O(\state[1]_i_3_n_0 ));
  FDRE \state_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(fifo_1_n_2),
        .Q(\state_reg_n_0_[0] ),
        .R(internal_rst_reg));
  FDRE \state_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\state[1]_i_1_n_0 ),
        .Q(\state_reg_n_0_[1] ),
        .R(internal_rst_reg));
endmodule

module serial_output
   (rs232_tx_OBUF,
    output_rs232_tx_ack,
    internal_rst_reg,
    clk,
    output_rs232_tx_stb,
    Q);
  output rs232_tx_OBUF;
  output output_rs232_tx_ack;
  input internal_rst_reg;
  input clk;
  input output_rs232_tx_stb;
  input [7:0]Q;

  wire [11:0]BAUD_COUNT;
  wire \BAUD_COUNT[11]_i_4_n_0 ;
  wire \BAUD_COUNT[11]_i_5_n_0 ;
  wire [11:0]BAUD_COUNT_0;
  wire \BAUD_COUNT_reg[11]_i_3_n_5 ;
  wire \BAUD_COUNT_reg[11]_i_3_n_6 ;
  wire \BAUD_COUNT_reg[11]_i_3_n_7 ;
  wire \BAUD_COUNT_reg[4]_i_2_n_0 ;
  wire \BAUD_COUNT_reg[4]_i_2_n_4 ;
  wire \BAUD_COUNT_reg[4]_i_2_n_5 ;
  wire \BAUD_COUNT_reg[4]_i_2_n_6 ;
  wire \BAUD_COUNT_reg[4]_i_2_n_7 ;
  wire \BAUD_COUNT_reg[8]_i_2_n_0 ;
  wire \BAUD_COUNT_reg[8]_i_2_n_4 ;
  wire \BAUD_COUNT_reg[8]_i_2_n_5 ;
  wire \BAUD_COUNT_reg[8]_i_2_n_6 ;
  wire \BAUD_COUNT_reg[8]_i_2_n_7 ;
  wire DATA;
  wire \DATA_reg_n_0_[0] ;
  wire \FSM_onehot_STATE[11]_i_1_n_0 ;
  wire \FSM_onehot_STATE[11]_i_2_n_0 ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_STATE_reg_n_0_[10] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_STATE_reg_n_0_[11] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_STATE_reg_n_0_[1] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_STATE_reg_n_0_[2] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_STATE_reg_n_0_[3] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_STATE_reg_n_0_[4] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_STATE_reg_n_0_[5] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_STATE_reg_n_0_[6] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_STATE_reg_n_0_[7] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_STATE_reg_n_0_[8] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_STATE_reg_n_0_[9] ;
  wire [7:0]Q;
  (* RTL_KEEP = "yes" *) wire S_IN1_ACK;
  wire S_IN1_ACK_i_1_n_0;
  wire TX_i_1_n_0;
  wire TX_i_2_n_0;
  wire TX_i_3_n_0;
  wire TX_i_4_n_0;
  wire TX_i_5_n_0;
  wire TX_i_6_n_0;
  wire X16CLK_EN;
  wire X16CLK_EN_reg_n_0;
  wire clk;
  wire internal_rst_reg;
  wire output_rs232_tx_ack;
  wire output_rs232_tx_stb;
  wire p_0_in;
  wire p_1_in;
  wire p_2_in;
  wire p_3_in;
  wire p_4_in;
  wire p_5_in;
  wire p_6_in;
  wire rs232_tx_OBUF;
  wire [3:0]\NLW_BAUD_COUNT_reg[11]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_BAUD_COUNT_reg[11]_i_3_O_UNCONNECTED ;
  wire [2:0]\NLW_BAUD_COUNT_reg[4]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_BAUD_COUNT_reg[8]_i_2_CO_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \BAUD_COUNT[0]_i_1 
       (.I0(BAUD_COUNT[0]),
        .O(BAUD_COUNT_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \BAUD_COUNT[10]_i_1 
       (.I0(X16CLK_EN),
        .I1(\BAUD_COUNT_reg[11]_i_3_n_6 ),
        .O(BAUD_COUNT_0[10]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \BAUD_COUNT[11]_i_1 
       (.I0(X16CLK_EN),
        .I1(\BAUD_COUNT_reg[11]_i_3_n_5 ),
        .O(BAUD_COUNT_0[11]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \BAUD_COUNT[11]_i_2 
       (.I0(\BAUD_COUNT[11]_i_4_n_0 ),
        .I1(BAUD_COUNT[5]),
        .I2(BAUD_COUNT[4]),
        .I3(BAUD_COUNT[7]),
        .I4(BAUD_COUNT[6]),
        .I5(\BAUD_COUNT[11]_i_5_n_0 ),
        .O(X16CLK_EN));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \BAUD_COUNT[11]_i_4 
       (.I0(BAUD_COUNT[9]),
        .I1(BAUD_COUNT[8]),
        .I2(BAUD_COUNT[11]),
        .I3(BAUD_COUNT[10]),
        .O(\BAUD_COUNT[11]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFF7F)) 
    \BAUD_COUNT[11]_i_5 
       (.I0(BAUD_COUNT[1]),
        .I1(BAUD_COUNT[0]),
        .I2(BAUD_COUNT[2]),
        .I3(BAUD_COUNT[3]),
        .O(\BAUD_COUNT[11]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \BAUD_COUNT[1]_i_1 
       (.I0(X16CLK_EN),
        .I1(\BAUD_COUNT_reg[4]_i_2_n_7 ),
        .O(BAUD_COUNT_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \BAUD_COUNT[2]_i_1 
       (.I0(X16CLK_EN),
        .I1(\BAUD_COUNT_reg[4]_i_2_n_6 ),
        .O(BAUD_COUNT_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \BAUD_COUNT[3]_i_1 
       (.I0(X16CLK_EN),
        .I1(\BAUD_COUNT_reg[4]_i_2_n_5 ),
        .O(BAUD_COUNT_0[3]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \BAUD_COUNT[4]_i_1 
       (.I0(X16CLK_EN),
        .I1(\BAUD_COUNT_reg[4]_i_2_n_4 ),
        .O(BAUD_COUNT_0[4]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \BAUD_COUNT[5]_i_1 
       (.I0(X16CLK_EN),
        .I1(\BAUD_COUNT_reg[8]_i_2_n_7 ),
        .O(BAUD_COUNT_0[5]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \BAUD_COUNT[6]_i_1 
       (.I0(X16CLK_EN),
        .I1(\BAUD_COUNT_reg[8]_i_2_n_6 ),
        .O(BAUD_COUNT_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \BAUD_COUNT[7]_i_1 
       (.I0(X16CLK_EN),
        .I1(\BAUD_COUNT_reg[8]_i_2_n_5 ),
        .O(BAUD_COUNT_0[7]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \BAUD_COUNT[8]_i_1 
       (.I0(X16CLK_EN),
        .I1(\BAUD_COUNT_reg[8]_i_2_n_4 ),
        .O(BAUD_COUNT_0[8]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \BAUD_COUNT[9]_i_1 
       (.I0(X16CLK_EN),
        .I1(\BAUD_COUNT_reg[11]_i_3_n_7 ),
        .O(BAUD_COUNT_0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \BAUD_COUNT_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(BAUD_COUNT_0[0]),
        .Q(BAUD_COUNT[0]),
        .R(internal_rst_reg));
  FDRE #(
    .INIT(1'b0)) 
    \BAUD_COUNT_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(BAUD_COUNT_0[10]),
        .Q(BAUD_COUNT[10]),
        .R(internal_rst_reg));
  FDRE #(
    .INIT(1'b0)) 
    \BAUD_COUNT_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(BAUD_COUNT_0[11]),
        .Q(BAUD_COUNT[11]),
        .R(internal_rst_reg));
  CARRY4 \BAUD_COUNT_reg[11]_i_3 
       (.CI(\BAUD_COUNT_reg[8]_i_2_n_0 ),
        .CO(\NLW_BAUD_COUNT_reg[11]_i_3_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_BAUD_COUNT_reg[11]_i_3_O_UNCONNECTED [3],\BAUD_COUNT_reg[11]_i_3_n_5 ,\BAUD_COUNT_reg[11]_i_3_n_6 ,\BAUD_COUNT_reg[11]_i_3_n_7 }),
        .S({1'b0,BAUD_COUNT[11:9]}));
  FDRE #(
    .INIT(1'b0)) 
    \BAUD_COUNT_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(BAUD_COUNT_0[1]),
        .Q(BAUD_COUNT[1]),
        .R(internal_rst_reg));
  FDRE #(
    .INIT(1'b0)) 
    \BAUD_COUNT_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(BAUD_COUNT_0[2]),
        .Q(BAUD_COUNT[2]),
        .R(internal_rst_reg));
  FDRE #(
    .INIT(1'b0)) 
    \BAUD_COUNT_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(BAUD_COUNT_0[3]),
        .Q(BAUD_COUNT[3]),
        .R(internal_rst_reg));
  FDRE #(
    .INIT(1'b0)) 
    \BAUD_COUNT_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(BAUD_COUNT_0[4]),
        .Q(BAUD_COUNT[4]),
        .R(internal_rst_reg));
  CARRY4 \BAUD_COUNT_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\BAUD_COUNT_reg[4]_i_2_n_0 ,\NLW_BAUD_COUNT_reg[4]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(BAUD_COUNT[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\BAUD_COUNT_reg[4]_i_2_n_4 ,\BAUD_COUNT_reg[4]_i_2_n_5 ,\BAUD_COUNT_reg[4]_i_2_n_6 ,\BAUD_COUNT_reg[4]_i_2_n_7 }),
        .S(BAUD_COUNT[4:1]));
  FDRE #(
    .INIT(1'b0)) 
    \BAUD_COUNT_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(BAUD_COUNT_0[5]),
        .Q(BAUD_COUNT[5]),
        .R(internal_rst_reg));
  FDRE #(
    .INIT(1'b0)) 
    \BAUD_COUNT_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(BAUD_COUNT_0[6]),
        .Q(BAUD_COUNT[6]),
        .R(internal_rst_reg));
  FDRE #(
    .INIT(1'b0)) 
    \BAUD_COUNT_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(BAUD_COUNT_0[7]),
        .Q(BAUD_COUNT[7]),
        .R(internal_rst_reg));
  FDRE #(
    .INIT(1'b0)) 
    \BAUD_COUNT_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(BAUD_COUNT_0[8]),
        .Q(BAUD_COUNT[8]),
        .R(internal_rst_reg));
  CARRY4 \BAUD_COUNT_reg[8]_i_2 
       (.CI(\BAUD_COUNT_reg[4]_i_2_n_0 ),
        .CO({\BAUD_COUNT_reg[8]_i_2_n_0 ,\NLW_BAUD_COUNT_reg[8]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\BAUD_COUNT_reg[8]_i_2_n_4 ,\BAUD_COUNT_reg[8]_i_2_n_5 ,\BAUD_COUNT_reg[8]_i_2_n_6 ,\BAUD_COUNT_reg[8]_i_2_n_7 }),
        .S(BAUD_COUNT[8:5]));
  FDRE #(
    .INIT(1'b0)) 
    \BAUD_COUNT_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(BAUD_COUNT_0[9]),
        .Q(BAUD_COUNT[9]),
        .R(internal_rst_reg));
  LUT3 #(
    .INIT(8'h80)) 
    \DATA[7]_i_1 
       (.I0(S_IN1_ACK),
        .I1(output_rs232_tx_stb),
        .I2(output_rs232_tx_ack),
        .O(DATA));
  FDRE #(
    .INIT(1'b0)) 
    \DATA_reg[0] 
       (.C(clk),
        .CE(DATA),
        .D(Q[0]),
        .Q(\DATA_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DATA_reg[1] 
       (.C(clk),
        .CE(DATA),
        .D(Q[1]),
        .Q(p_6_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DATA_reg[2] 
       (.C(clk),
        .CE(DATA),
        .D(Q[2]),
        .Q(p_5_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DATA_reg[3] 
       (.C(clk),
        .CE(DATA),
        .D(Q[3]),
        .Q(p_4_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DATA_reg[4] 
       (.C(clk),
        .CE(DATA),
        .D(Q[4]),
        .Q(p_3_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DATA_reg[5] 
       (.C(clk),
        .CE(DATA),
        .D(Q[5]),
        .Q(p_2_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DATA_reg[6] 
       (.C(clk),
        .CE(DATA),
        .D(Q[6]),
        .Q(p_1_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DATA_reg[7] 
       (.C(clk),
        .CE(DATA),
        .D(Q[7]),
        .Q(p_0_in),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFF8080FF808080)) 
    \FSM_onehot_STATE[11]_i_1 
       (.I0(S_IN1_ACK),
        .I1(output_rs232_tx_stb),
        .I2(output_rs232_tx_ack),
        .I3(\FSM_onehot_STATE_reg_n_0_[1] ),
        .I4(X16CLK_EN_reg_n_0),
        .I5(\FSM_onehot_STATE[11]_i_2_n_0 ),
        .O(\FSM_onehot_STATE[11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \FSM_onehot_STATE[11]_i_2 
       (.I0(TX_i_3_n_0),
        .I1(\FSM_onehot_STATE_reg_n_0_[6] ),
        .I2(\FSM_onehot_STATE_reg_n_0_[7] ),
        .I3(\FSM_onehot_STATE_reg_n_0_[4] ),
        .I4(\FSM_onehot_STATE_reg_n_0_[5] ),
        .O(\FSM_onehot_STATE[11]_i_2_n_0 ));
  (* KEEP = "yes" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_STATE_reg[0] 
       (.C(clk),
        .CE(\FSM_onehot_STATE[11]_i_1_n_0 ),
        .D(\FSM_onehot_STATE_reg_n_0_[11] ),
        .Q(S_IN1_ACK),
        .S(internal_rst_reg));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_STATE_reg[10] 
       (.C(clk),
        .CE(\FSM_onehot_STATE[11]_i_1_n_0 ),
        .D(\FSM_onehot_STATE_reg_n_0_[9] ),
        .Q(\FSM_onehot_STATE_reg_n_0_[10] ),
        .R(internal_rst_reg));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_STATE_reg[11] 
       (.C(clk),
        .CE(\FSM_onehot_STATE[11]_i_1_n_0 ),
        .D(\FSM_onehot_STATE_reg_n_0_[10] ),
        .Q(\FSM_onehot_STATE_reg_n_0_[11] ),
        .R(internal_rst_reg));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_STATE_reg[1] 
       (.C(clk),
        .CE(\FSM_onehot_STATE[11]_i_1_n_0 ),
        .D(S_IN1_ACK),
        .Q(\FSM_onehot_STATE_reg_n_0_[1] ),
        .R(internal_rst_reg));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_STATE_reg[2] 
       (.C(clk),
        .CE(\FSM_onehot_STATE[11]_i_1_n_0 ),
        .D(\FSM_onehot_STATE_reg_n_0_[1] ),
        .Q(\FSM_onehot_STATE_reg_n_0_[2] ),
        .R(internal_rst_reg));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_STATE_reg[3] 
       (.C(clk),
        .CE(\FSM_onehot_STATE[11]_i_1_n_0 ),
        .D(\FSM_onehot_STATE_reg_n_0_[2] ),
        .Q(\FSM_onehot_STATE_reg_n_0_[3] ),
        .R(internal_rst_reg));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_STATE_reg[4] 
       (.C(clk),
        .CE(\FSM_onehot_STATE[11]_i_1_n_0 ),
        .D(\FSM_onehot_STATE_reg_n_0_[3] ),
        .Q(\FSM_onehot_STATE_reg_n_0_[4] ),
        .R(internal_rst_reg));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_STATE_reg[5] 
       (.C(clk),
        .CE(\FSM_onehot_STATE[11]_i_1_n_0 ),
        .D(\FSM_onehot_STATE_reg_n_0_[4] ),
        .Q(\FSM_onehot_STATE_reg_n_0_[5] ),
        .R(internal_rst_reg));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_STATE_reg[6] 
       (.C(clk),
        .CE(\FSM_onehot_STATE[11]_i_1_n_0 ),
        .D(\FSM_onehot_STATE_reg_n_0_[5] ),
        .Q(\FSM_onehot_STATE_reg_n_0_[6] ),
        .R(internal_rst_reg));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_STATE_reg[7] 
       (.C(clk),
        .CE(\FSM_onehot_STATE[11]_i_1_n_0 ),
        .D(\FSM_onehot_STATE_reg_n_0_[6] ),
        .Q(\FSM_onehot_STATE_reg_n_0_[7] ),
        .R(internal_rst_reg));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_STATE_reg[8] 
       (.C(clk),
        .CE(\FSM_onehot_STATE[11]_i_1_n_0 ),
        .D(\FSM_onehot_STATE_reg_n_0_[7] ),
        .Q(\FSM_onehot_STATE_reg_n_0_[8] ),
        .R(internal_rst_reg));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_STATE_reg[9] 
       (.C(clk),
        .CE(\FSM_onehot_STATE[11]_i_1_n_0 ),
        .D(\FSM_onehot_STATE_reg_n_0_[8] ),
        .Q(\FSM_onehot_STATE_reg_n_0_[9] ),
        .R(internal_rst_reg));
  LUT3 #(
    .INIT(8'h7C)) 
    S_IN1_ACK_i_1
       (.I0(output_rs232_tx_stb),
        .I1(S_IN1_ACK),
        .I2(output_rs232_tx_ack),
        .O(S_IN1_ACK_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    S_IN1_ACK_reg
       (.C(clk),
        .CE(1'b1),
        .D(S_IN1_ACK_i_1_n_0),
        .Q(output_rs232_tx_ack),
        .R(internal_rst_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    TX_i_1
       (.I0(\FSM_onehot_STATE_reg_n_0_[5] ),
        .I1(\FSM_onehot_STATE_reg_n_0_[4] ),
        .I2(\FSM_onehot_STATE_reg_n_0_[7] ),
        .I3(\FSM_onehot_STATE_reg_n_0_[6] ),
        .I4(TX_i_3_n_0),
        .I5(S_IN1_ACK),
        .O(TX_i_1_n_0));
  LUT3 #(
    .INIT(8'hFE)) 
    TX_i_2
       (.I0(TX_i_4_n_0),
        .I1(TX_i_5_n_0),
        .I2(TX_i_6_n_0),
        .O(TX_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    TX_i_3
       (.I0(\FSM_onehot_STATE_reg_n_0_[10] ),
        .I1(\FSM_onehot_STATE_reg_n_0_[11] ),
        .I2(\FSM_onehot_STATE_reg_n_0_[8] ),
        .I3(\FSM_onehot_STATE_reg_n_0_[9] ),
        .I4(\FSM_onehot_STATE_reg_n_0_[3] ),
        .I5(\FSM_onehot_STATE_reg_n_0_[2] ),
        .O(TX_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    TX_i_4
       (.I0(p_0_in),
        .I1(\FSM_onehot_STATE_reg_n_0_[10] ),
        .I2(p_1_in),
        .I3(\FSM_onehot_STATE_reg_n_0_[9] ),
        .I4(\FSM_onehot_STATE_reg_n_0_[8] ),
        .I5(p_2_in),
        .O(TX_i_4_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    TX_i_5
       (.I0(p_3_in),
        .I1(\FSM_onehot_STATE_reg_n_0_[7] ),
        .I2(p_4_in),
        .I3(\FSM_onehot_STATE_reg_n_0_[6] ),
        .I4(\FSM_onehot_STATE_reg_n_0_[5] ),
        .I5(p_5_in),
        .O(TX_i_5_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    TX_i_6
       (.I0(p_6_in),
        .I1(\FSM_onehot_STATE_reg_n_0_[4] ),
        .I2(\DATA_reg_n_0_[0] ),
        .I3(\FSM_onehot_STATE_reg_n_0_[3] ),
        .I4(\FSM_onehot_STATE_reg_n_0_[11] ),
        .I5(S_IN1_ACK),
        .O(TX_i_6_n_0));
  FDSE #(
    .INIT(1'b1)) 
    TX_reg
       (.C(clk),
        .CE(TX_i_1_n_0),
        .D(TX_i_2_n_0),
        .Q(rs232_tx_OBUF),
        .S(internal_rst_reg));
  FDRE #(
    .INIT(1'b0)) 
    X16CLK_EN_reg
       (.C(clk),
        .CE(1'b1),
        .D(X16CLK_EN),
        .Q(X16CLK_EN_reg_n_0),
        .R(internal_rst_reg));
endmodule

(* ORIG_REF_NAME = "serial_output" *) 
module serial_output__parameterized1
   (gps_rx_OBUF,
    output_gps_tx_ack,
    internal_rst_reg,
    clk,
    output_gps_tx_stb,
    Q);
  output gps_rx_OBUF;
  output output_gps_tx_ack;
  input internal_rst_reg;
  input clk;
  input output_gps_tx_stb;
  input [7:0]Q;

  wire [11:0]BAUD_COUNT;
  wire \BAUD_COUNT[11]_i_3_n_0 ;
  wire \BAUD_COUNT[11]_i_4__0_n_0 ;
  wire \BAUD_COUNT_reg_n_0_[0] ;
  wire \BAUD_COUNT_reg_n_0_[10] ;
  wire \BAUD_COUNT_reg_n_0_[11] ;
  wire \BAUD_COUNT_reg_n_0_[1] ;
  wire \BAUD_COUNT_reg_n_0_[2] ;
  wire \BAUD_COUNT_reg_n_0_[3] ;
  wire \BAUD_COUNT_reg_n_0_[4] ;
  wire \BAUD_COUNT_reg_n_0_[5] ;
  wire \BAUD_COUNT_reg_n_0_[6] ;
  wire \BAUD_COUNT_reg_n_0_[7] ;
  wire \BAUD_COUNT_reg_n_0_[8] ;
  wire \BAUD_COUNT_reg_n_0_[9] ;
  wire DATA;
  wire \DATA_reg_n_0_[0] ;
  wire \FSM_onehot_STATE[11]_i_1__0_n_0 ;
  wire \FSM_onehot_STATE[11]_i_2__0_n_0 ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_STATE_reg_n_0_[10] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_STATE_reg_n_0_[11] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_STATE_reg_n_0_[1] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_STATE_reg_n_0_[2] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_STATE_reg_n_0_[3] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_STATE_reg_n_0_[4] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_STATE_reg_n_0_[5] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_STATE_reg_n_0_[6] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_STATE_reg_n_0_[7] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_STATE_reg_n_0_[8] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_STATE_reg_n_0_[9] ;
  wire [7:0]Q;
  (* RTL_KEEP = "yes" *) wire S_IN1_ACK;
  wire S_IN1_ACK_i_1__0_n_0;
  wire TX_i_1__0_n_0;
  wire TX_i_2__0_n_0;
  wire TX_i_3__0_n_0;
  wire TX_i_4__0_n_0;
  wire TX_i_5__0_n_0;
  wire TX_i_6__0_n_0;
  wire X16CLK_EN;
  wire X16CLK_EN_reg_n_0;
  wire clk;
  wire gps_rx_OBUF;
  wire internal_rst_reg;
  wire output_gps_tx_ack;
  wire output_gps_tx_stb;
  wire p_0_in;
  wire p_1_in;
  wire p_2_in;
  wire p_3_in;
  wire p_4_in;
  wire p_5_in;
  wire p_6_in;
  wire plusOp_carry__0_n_0;
  wire plusOp_carry__0_n_4;
  wire plusOp_carry__0_n_5;
  wire plusOp_carry__0_n_6;
  wire plusOp_carry__0_n_7;
  wire plusOp_carry__1_n_5;
  wire plusOp_carry__1_n_6;
  wire plusOp_carry__1_n_7;
  wire plusOp_carry_n_0;
  wire plusOp_carry_n_4;
  wire plusOp_carry_n_5;
  wire plusOp_carry_n_6;
  wire plusOp_carry_n_7;
  wire [2:0]NLW_plusOp_carry_CO_UNCONNECTED;
  wire [2:0]NLW_plusOp_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_plusOp_carry__1_CO_UNCONNECTED;
  wire [3:3]NLW_plusOp_carry__1_O_UNCONNECTED;

  LUT1 #(
    .INIT(2'h1)) 
    \BAUD_COUNT[0]_i_1__0 
       (.I0(\BAUD_COUNT_reg_n_0_[0] ),
        .O(BAUD_COUNT[0]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \BAUD_COUNT[10]_i_1__0 
       (.I0(X16CLK_EN),
        .I1(plusOp_carry__1_n_6),
        .O(BAUD_COUNT[10]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \BAUD_COUNT[11]_i_1__0 
       (.I0(X16CLK_EN),
        .I1(plusOp_carry__1_n_5),
        .O(BAUD_COUNT[11]));
  LUT6 #(
    .INIT(64'h0000000000000400)) 
    \BAUD_COUNT[11]_i_2__0 
       (.I0(\BAUD_COUNT[11]_i_3_n_0 ),
        .I1(\BAUD_COUNT_reg_n_0_[5] ),
        .I2(\BAUD_COUNT_reg_n_0_[4] ),
        .I3(\BAUD_COUNT_reg_n_0_[7] ),
        .I4(\BAUD_COUNT_reg_n_0_[6] ),
        .I5(\BAUD_COUNT[11]_i_4__0_n_0 ),
        .O(X16CLK_EN));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \BAUD_COUNT[11]_i_3 
       (.I0(\BAUD_COUNT_reg_n_0_[9] ),
        .I1(\BAUD_COUNT_reg_n_0_[8] ),
        .I2(\BAUD_COUNT_reg_n_0_[11] ),
        .I3(\BAUD_COUNT_reg_n_0_[10] ),
        .O(\BAUD_COUNT[11]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \BAUD_COUNT[11]_i_4__0 
       (.I0(\BAUD_COUNT_reg_n_0_[1] ),
        .I1(\BAUD_COUNT_reg_n_0_[0] ),
        .I2(\BAUD_COUNT_reg_n_0_[3] ),
        .I3(\BAUD_COUNT_reg_n_0_[2] ),
        .O(\BAUD_COUNT[11]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \BAUD_COUNT[1]_i_1__0 
       (.I0(X16CLK_EN),
        .I1(plusOp_carry_n_7),
        .O(BAUD_COUNT[1]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \BAUD_COUNT[2]_i_1__0 
       (.I0(X16CLK_EN),
        .I1(plusOp_carry_n_6),
        .O(BAUD_COUNT[2]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \BAUD_COUNT[3]_i_1__0 
       (.I0(X16CLK_EN),
        .I1(plusOp_carry_n_5),
        .O(BAUD_COUNT[3]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \BAUD_COUNT[4]_i_1__0 
       (.I0(X16CLK_EN),
        .I1(plusOp_carry_n_4),
        .O(BAUD_COUNT[4]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \BAUD_COUNT[5]_i_1__0 
       (.I0(X16CLK_EN),
        .I1(plusOp_carry__0_n_7),
        .O(BAUD_COUNT[5]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \BAUD_COUNT[6]_i_1__0 
       (.I0(X16CLK_EN),
        .I1(plusOp_carry__0_n_6),
        .O(BAUD_COUNT[6]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \BAUD_COUNT[7]_i_1__0 
       (.I0(X16CLK_EN),
        .I1(plusOp_carry__0_n_5),
        .O(BAUD_COUNT[7]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \BAUD_COUNT[8]_i_1__0 
       (.I0(X16CLK_EN),
        .I1(plusOp_carry__0_n_4),
        .O(BAUD_COUNT[8]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \BAUD_COUNT[9]_i_1__0 
       (.I0(X16CLK_EN),
        .I1(plusOp_carry__1_n_7),
        .O(BAUD_COUNT[9]));
  FDRE #(
    .INIT(1'b0)) 
    \BAUD_COUNT_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(BAUD_COUNT[0]),
        .Q(\BAUD_COUNT_reg_n_0_[0] ),
        .R(internal_rst_reg));
  FDRE #(
    .INIT(1'b0)) 
    \BAUD_COUNT_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(BAUD_COUNT[10]),
        .Q(\BAUD_COUNT_reg_n_0_[10] ),
        .R(internal_rst_reg));
  FDRE #(
    .INIT(1'b0)) 
    \BAUD_COUNT_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(BAUD_COUNT[11]),
        .Q(\BAUD_COUNT_reg_n_0_[11] ),
        .R(internal_rst_reg));
  FDRE #(
    .INIT(1'b0)) 
    \BAUD_COUNT_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(BAUD_COUNT[1]),
        .Q(\BAUD_COUNT_reg_n_0_[1] ),
        .R(internal_rst_reg));
  FDRE #(
    .INIT(1'b0)) 
    \BAUD_COUNT_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(BAUD_COUNT[2]),
        .Q(\BAUD_COUNT_reg_n_0_[2] ),
        .R(internal_rst_reg));
  FDRE #(
    .INIT(1'b0)) 
    \BAUD_COUNT_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(BAUD_COUNT[3]),
        .Q(\BAUD_COUNT_reg_n_0_[3] ),
        .R(internal_rst_reg));
  FDRE #(
    .INIT(1'b0)) 
    \BAUD_COUNT_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(BAUD_COUNT[4]),
        .Q(\BAUD_COUNT_reg_n_0_[4] ),
        .R(internal_rst_reg));
  FDRE #(
    .INIT(1'b0)) 
    \BAUD_COUNT_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(BAUD_COUNT[5]),
        .Q(\BAUD_COUNT_reg_n_0_[5] ),
        .R(internal_rst_reg));
  FDRE #(
    .INIT(1'b0)) 
    \BAUD_COUNT_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(BAUD_COUNT[6]),
        .Q(\BAUD_COUNT_reg_n_0_[6] ),
        .R(internal_rst_reg));
  FDRE #(
    .INIT(1'b0)) 
    \BAUD_COUNT_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(BAUD_COUNT[7]),
        .Q(\BAUD_COUNT_reg_n_0_[7] ),
        .R(internal_rst_reg));
  FDRE #(
    .INIT(1'b0)) 
    \BAUD_COUNT_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(BAUD_COUNT[8]),
        .Q(\BAUD_COUNT_reg_n_0_[8] ),
        .R(internal_rst_reg));
  FDRE #(
    .INIT(1'b0)) 
    \BAUD_COUNT_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(BAUD_COUNT[9]),
        .Q(\BAUD_COUNT_reg_n_0_[9] ),
        .R(internal_rst_reg));
  LUT3 #(
    .INIT(8'h80)) 
    \DATA[7]_i_1__0 
       (.I0(S_IN1_ACK),
        .I1(output_gps_tx_stb),
        .I2(output_gps_tx_ack),
        .O(DATA));
  FDRE #(
    .INIT(1'b0)) 
    \DATA_reg[0] 
       (.C(clk),
        .CE(DATA),
        .D(Q[0]),
        .Q(\DATA_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DATA_reg[1] 
       (.C(clk),
        .CE(DATA),
        .D(Q[1]),
        .Q(p_6_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DATA_reg[2] 
       (.C(clk),
        .CE(DATA),
        .D(Q[2]),
        .Q(p_5_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DATA_reg[3] 
       (.C(clk),
        .CE(DATA),
        .D(Q[3]),
        .Q(p_4_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DATA_reg[4] 
       (.C(clk),
        .CE(DATA),
        .D(Q[4]),
        .Q(p_3_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DATA_reg[5] 
       (.C(clk),
        .CE(DATA),
        .D(Q[5]),
        .Q(p_2_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DATA_reg[6] 
       (.C(clk),
        .CE(DATA),
        .D(Q[6]),
        .Q(p_1_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DATA_reg[7] 
       (.C(clk),
        .CE(DATA),
        .D(Q[7]),
        .Q(p_0_in),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFF8080FF808080)) 
    \FSM_onehot_STATE[11]_i_1__0 
       (.I0(S_IN1_ACK),
        .I1(output_gps_tx_stb),
        .I2(output_gps_tx_ack),
        .I3(\FSM_onehot_STATE_reg_n_0_[1] ),
        .I4(X16CLK_EN_reg_n_0),
        .I5(\FSM_onehot_STATE[11]_i_2__0_n_0 ),
        .O(\FSM_onehot_STATE[11]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \FSM_onehot_STATE[11]_i_2__0 
       (.I0(TX_i_3__0_n_0),
        .I1(\FSM_onehot_STATE_reg_n_0_[6] ),
        .I2(\FSM_onehot_STATE_reg_n_0_[7] ),
        .I3(\FSM_onehot_STATE_reg_n_0_[4] ),
        .I4(\FSM_onehot_STATE_reg_n_0_[5] ),
        .O(\FSM_onehot_STATE[11]_i_2__0_n_0 ));
  (* KEEP = "yes" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_STATE_reg[0] 
       (.C(clk),
        .CE(\FSM_onehot_STATE[11]_i_1__0_n_0 ),
        .D(\FSM_onehot_STATE_reg_n_0_[11] ),
        .Q(S_IN1_ACK),
        .S(internal_rst_reg));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_STATE_reg[10] 
       (.C(clk),
        .CE(\FSM_onehot_STATE[11]_i_1__0_n_0 ),
        .D(\FSM_onehot_STATE_reg_n_0_[9] ),
        .Q(\FSM_onehot_STATE_reg_n_0_[10] ),
        .R(internal_rst_reg));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_STATE_reg[11] 
       (.C(clk),
        .CE(\FSM_onehot_STATE[11]_i_1__0_n_0 ),
        .D(\FSM_onehot_STATE_reg_n_0_[10] ),
        .Q(\FSM_onehot_STATE_reg_n_0_[11] ),
        .R(internal_rst_reg));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_STATE_reg[1] 
       (.C(clk),
        .CE(\FSM_onehot_STATE[11]_i_1__0_n_0 ),
        .D(S_IN1_ACK),
        .Q(\FSM_onehot_STATE_reg_n_0_[1] ),
        .R(internal_rst_reg));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_STATE_reg[2] 
       (.C(clk),
        .CE(\FSM_onehot_STATE[11]_i_1__0_n_0 ),
        .D(\FSM_onehot_STATE_reg_n_0_[1] ),
        .Q(\FSM_onehot_STATE_reg_n_0_[2] ),
        .R(internal_rst_reg));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_STATE_reg[3] 
       (.C(clk),
        .CE(\FSM_onehot_STATE[11]_i_1__0_n_0 ),
        .D(\FSM_onehot_STATE_reg_n_0_[2] ),
        .Q(\FSM_onehot_STATE_reg_n_0_[3] ),
        .R(internal_rst_reg));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_STATE_reg[4] 
       (.C(clk),
        .CE(\FSM_onehot_STATE[11]_i_1__0_n_0 ),
        .D(\FSM_onehot_STATE_reg_n_0_[3] ),
        .Q(\FSM_onehot_STATE_reg_n_0_[4] ),
        .R(internal_rst_reg));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_STATE_reg[5] 
       (.C(clk),
        .CE(\FSM_onehot_STATE[11]_i_1__0_n_0 ),
        .D(\FSM_onehot_STATE_reg_n_0_[4] ),
        .Q(\FSM_onehot_STATE_reg_n_0_[5] ),
        .R(internal_rst_reg));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_STATE_reg[6] 
       (.C(clk),
        .CE(\FSM_onehot_STATE[11]_i_1__0_n_0 ),
        .D(\FSM_onehot_STATE_reg_n_0_[5] ),
        .Q(\FSM_onehot_STATE_reg_n_0_[6] ),
        .R(internal_rst_reg));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_STATE_reg[7] 
       (.C(clk),
        .CE(\FSM_onehot_STATE[11]_i_1__0_n_0 ),
        .D(\FSM_onehot_STATE_reg_n_0_[6] ),
        .Q(\FSM_onehot_STATE_reg_n_0_[7] ),
        .R(internal_rst_reg));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_STATE_reg[8] 
       (.C(clk),
        .CE(\FSM_onehot_STATE[11]_i_1__0_n_0 ),
        .D(\FSM_onehot_STATE_reg_n_0_[7] ),
        .Q(\FSM_onehot_STATE_reg_n_0_[8] ),
        .R(internal_rst_reg));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_STATE_reg[9] 
       (.C(clk),
        .CE(\FSM_onehot_STATE[11]_i_1__0_n_0 ),
        .D(\FSM_onehot_STATE_reg_n_0_[8] ),
        .Q(\FSM_onehot_STATE_reg_n_0_[9] ),
        .R(internal_rst_reg));
  LUT3 #(
    .INIT(8'h7C)) 
    S_IN1_ACK_i_1__0
       (.I0(output_gps_tx_stb),
        .I1(S_IN1_ACK),
        .I2(output_gps_tx_ack),
        .O(S_IN1_ACK_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    S_IN1_ACK_reg
       (.C(clk),
        .CE(1'b1),
        .D(S_IN1_ACK_i_1__0_n_0),
        .Q(output_gps_tx_ack),
        .R(internal_rst_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    TX_i_1__0
       (.I0(\FSM_onehot_STATE_reg_n_0_[5] ),
        .I1(\FSM_onehot_STATE_reg_n_0_[4] ),
        .I2(\FSM_onehot_STATE_reg_n_0_[7] ),
        .I3(\FSM_onehot_STATE_reg_n_0_[6] ),
        .I4(TX_i_3__0_n_0),
        .I5(S_IN1_ACK),
        .O(TX_i_1__0_n_0));
  LUT3 #(
    .INIT(8'hFE)) 
    TX_i_2__0
       (.I0(TX_i_4__0_n_0),
        .I1(TX_i_5__0_n_0),
        .I2(TX_i_6__0_n_0),
        .O(TX_i_2__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    TX_i_3__0
       (.I0(\FSM_onehot_STATE_reg_n_0_[10] ),
        .I1(\FSM_onehot_STATE_reg_n_0_[11] ),
        .I2(\FSM_onehot_STATE_reg_n_0_[8] ),
        .I3(\FSM_onehot_STATE_reg_n_0_[9] ),
        .I4(\FSM_onehot_STATE_reg_n_0_[3] ),
        .I5(\FSM_onehot_STATE_reg_n_0_[2] ),
        .O(TX_i_3__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    TX_i_4__0
       (.I0(p_0_in),
        .I1(\FSM_onehot_STATE_reg_n_0_[10] ),
        .I2(p_1_in),
        .I3(\FSM_onehot_STATE_reg_n_0_[9] ),
        .I4(\FSM_onehot_STATE_reg_n_0_[8] ),
        .I5(p_2_in),
        .O(TX_i_4__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    TX_i_5__0
       (.I0(p_3_in),
        .I1(\FSM_onehot_STATE_reg_n_0_[7] ),
        .I2(p_4_in),
        .I3(\FSM_onehot_STATE_reg_n_0_[6] ),
        .I4(\FSM_onehot_STATE_reg_n_0_[5] ),
        .I5(p_5_in),
        .O(TX_i_5__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    TX_i_6__0
       (.I0(p_6_in),
        .I1(\FSM_onehot_STATE_reg_n_0_[4] ),
        .I2(\DATA_reg_n_0_[0] ),
        .I3(\FSM_onehot_STATE_reg_n_0_[3] ),
        .I4(\FSM_onehot_STATE_reg_n_0_[11] ),
        .I5(S_IN1_ACK),
        .O(TX_i_6__0_n_0));
  FDSE #(
    .INIT(1'b1)) 
    TX_reg
       (.C(clk),
        .CE(TX_i_1__0_n_0),
        .D(TX_i_2__0_n_0),
        .Q(gps_rx_OBUF),
        .S(internal_rst_reg));
  FDRE #(
    .INIT(1'b0)) 
    X16CLK_EN_reg
       (.C(clk),
        .CE(1'b1),
        .D(X16CLK_EN),
        .Q(X16CLK_EN_reg_n_0),
        .R(internal_rst_reg));
  CARRY4 plusOp_carry
       (.CI(1'b0),
        .CO({plusOp_carry_n_0,NLW_plusOp_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(\BAUD_COUNT_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry_n_4,plusOp_carry_n_5,plusOp_carry_n_6,plusOp_carry_n_7}),
        .S({\BAUD_COUNT_reg_n_0_[4] ,\BAUD_COUNT_reg_n_0_[3] ,\BAUD_COUNT_reg_n_0_[2] ,\BAUD_COUNT_reg_n_0_[1] }));
  CARRY4 plusOp_carry__0
       (.CI(plusOp_carry_n_0),
        .CO({plusOp_carry__0_n_0,NLW_plusOp_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry__0_n_4,plusOp_carry__0_n_5,plusOp_carry__0_n_6,plusOp_carry__0_n_7}),
        .S({\BAUD_COUNT_reg_n_0_[8] ,\BAUD_COUNT_reg_n_0_[7] ,\BAUD_COUNT_reg_n_0_[6] ,\BAUD_COUNT_reg_n_0_[5] }));
  CARRY4 plusOp_carry__1
       (.CI(plusOp_carry__0_n_0),
        .CO(NLW_plusOp_carry__1_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_plusOp_carry__1_O_UNCONNECTED[3],plusOp_carry__1_n_5,plusOp_carry__1_n_6,plusOp_carry__1_n_7}),
        .S({1'b0,\BAUD_COUNT_reg_n_0_[11] ,\BAUD_COUNT_reg_n_0_[10] ,\BAUD_COUNT_reg_n_0_[9] }));
endmodule

module transmitter
   (tx_rx_OBUF,
    tx_pa_OBUF,
    i_out_5_reg_i_23,
    out_20_0,
    output_tx_am_ack,
    dithering,
    Q,
    \delta_reg[7] ,
    out_50_i_23,
    p_0_in,
    O111,
    O112,
    O113,
    i_out_1_reg_i_22,
    i_out_3_reg_i_23,
    i_out_5_reg_i_22,
    i_out_7_reg_i_23,
    out_10_i_1,
    O117,
    O118,
    O119,
    out_10_i_22,
    out_30_i_23,
    out_50_i_22,
    out_70_i_23,
    \output ,
    control_stb,
    control,
    clk,
    A,
    out_10_i_1_0,
    i_out_3_reg_i_1,
    out_30_i_1,
    i_out_5_reg_i_1,
    out_50_i_1,
    i_out_7_reg_i_1,
    out_70_i_1,
    \s_output_ctl_out_reg[0] ,
    \s_output_am_out_reg[23] ,
    E,
    \s_output_freq_out_reg[31] ,
    S,
    \s_output_am_out_reg[23]_0 ,
    \s_output_am_out_reg[3] ,
    \s_output_am_out_reg[7] );
  output tx_rx_OBUF;
  output tx_pa_OBUF;
  output [1:0]i_out_5_reg_i_23;
  output out_20_0;
  output output_tx_am_ack;
  output dithering;
  output [7:0]Q;
  output [7:0]\delta_reg[7] ;
  output [0:0]out_50_i_23;
  output [20:0]p_0_in;
  output [21:0]O111;
  output [20:0]O112;
  output [21:0]O113;
  output i_out_1_reg_i_22;
  output i_out_3_reg_i_23;
  output i_out_5_reg_i_22;
  output i_out_7_reg_i_23;
  output [20:0]out_10_i_1;
  output [21:0]O117;
  output [20:0]O118;
  output [21:0]O119;
  output out_10_i_22;
  output out_30_i_23;
  output out_50_i_22;
  output out_70_i_23;
  output \output ;
  input control_stb;
  input [1:0]control;
  input clk;
  input [23:0]A;
  input [23:0]out_10_i_1_0;
  input [23:0]i_out_3_reg_i_1;
  input [23:0]out_30_i_1;
  input [23:0]i_out_5_reg_i_1;
  input [23:0]out_50_i_1;
  input [23:0]i_out_7_reg_i_1;
  input [23:0]out_70_i_1;
  input \s_output_ctl_out_reg[0] ;
  input [15:0]\s_output_am_out_reg[23] ;
  input [0:0]E;
  input [31:0]\s_output_freq_out_reg[31] ;
  input [3:0]S;
  input [3:0]\s_output_am_out_reg[23]_0 ;
  input [3:0]\s_output_am_out_reg[3] ;
  input [3:0]\s_output_am_out_reg[7] ;

  wire [23:0]A;
  wire [0:0]E;
  wire [21:0]O111;
  wire [20:0]O112;
  wire [21:0]O113;
  wire [21:0]O117;
  wire [20:0]O118;
  wire [21:0]O119;
  wire [7:0]Q;
  wire [3:0]S;
  wire clk;
  wire [1:0]control;
  wire control_stb;
  wire [7:0]\delta_reg[7] ;
  wire dithering;
  wire [31:0]frequency;
  wire i_out_0_reg_n_106;
  wire i_out_0_reg_n_107;
  wire i_out_0_reg_n_108;
  wire i_out_0_reg_n_109;
  wire i_out_0_reg_n_110;
  wire i_out_0_reg_n_111;
  wire i_out_0_reg_n_112;
  wire i_out_0_reg_n_113;
  wire i_out_0_reg_n_114;
  wire i_out_0_reg_n_115;
  wire i_out_0_reg_n_116;
  wire i_out_0_reg_n_117;
  wire i_out_0_reg_n_118;
  wire i_out_0_reg_n_119;
  wire i_out_0_reg_n_120;
  wire i_out_0_reg_n_121;
  wire i_out_0_reg_n_122;
  wire i_out_0_reg_n_123;
  wire i_out_0_reg_n_124;
  wire i_out_0_reg_n_125;
  wire i_out_0_reg_n_126;
  wire i_out_0_reg_n_127;
  wire i_out_0_reg_n_128;
  wire i_out_0_reg_n_129;
  wire i_out_0_reg_n_130;
  wire i_out_0_reg_n_131;
  wire i_out_0_reg_n_132;
  wire i_out_0_reg_n_133;
  wire i_out_0_reg_n_134;
  wire i_out_0_reg_n_135;
  wire i_out_0_reg_n_136;
  wire i_out_0_reg_n_137;
  wire i_out_0_reg_n_138;
  wire i_out_0_reg_n_139;
  wire i_out_0_reg_n_140;
  wire i_out_0_reg_n_141;
  wire i_out_0_reg_n_142;
  wire i_out_0_reg_n_143;
  wire i_out_0_reg_n_144;
  wire i_out_0_reg_n_145;
  wire i_out_0_reg_n_146;
  wire i_out_0_reg_n_147;
  wire i_out_0_reg_n_148;
  wire i_out_0_reg_n_149;
  wire i_out_0_reg_n_150;
  wire i_out_0_reg_n_151;
  wire i_out_0_reg_n_152;
  wire i_out_0_reg_n_153;
  wire i_out_1_reg_i_22;
  wire i_out_1_reg_n_106;
  wire i_out_1_reg_n_107;
  wire i_out_1_reg_n_108;
  wire i_out_1_reg_n_109;
  wire i_out_1_reg_n_110;
  wire i_out_1_reg_n_111;
  wire i_out_1_reg_n_112;
  wire i_out_1_reg_n_113;
  wire i_out_1_reg_n_114;
  wire i_out_1_reg_n_115;
  wire i_out_1_reg_n_116;
  wire i_out_1_reg_n_117;
  wire i_out_1_reg_n_118;
  wire i_out_1_reg_n_119;
  wire i_out_1_reg_n_120;
  wire i_out_1_reg_n_121;
  wire i_out_1_reg_n_122;
  wire i_out_1_reg_n_123;
  wire i_out_1_reg_n_124;
  wire i_out_1_reg_n_125;
  wire i_out_1_reg_n_126;
  wire i_out_1_reg_n_127;
  wire i_out_1_reg_n_128;
  wire i_out_1_reg_n_129;
  wire i_out_1_reg_n_130;
  wire i_out_1_reg_n_131;
  wire i_out_1_reg_n_132;
  wire i_out_1_reg_n_133;
  wire i_out_1_reg_n_134;
  wire i_out_1_reg_n_135;
  wire i_out_1_reg_n_136;
  wire i_out_1_reg_n_137;
  wire i_out_1_reg_n_138;
  wire i_out_1_reg_n_139;
  wire i_out_1_reg_n_140;
  wire i_out_1_reg_n_141;
  wire i_out_1_reg_n_142;
  wire i_out_1_reg_n_143;
  wire i_out_1_reg_n_144;
  wire i_out_1_reg_n_145;
  wire i_out_1_reg_n_146;
  wire i_out_1_reg_n_147;
  wire i_out_1_reg_n_148;
  wire i_out_1_reg_n_149;
  wire i_out_1_reg_n_150;
  wire i_out_1_reg_n_151;
  wire i_out_1_reg_n_152;
  wire i_out_1_reg_n_153;
  wire i_out_2_reg_n_106;
  wire i_out_2_reg_n_107;
  wire i_out_2_reg_n_108;
  wire i_out_2_reg_n_109;
  wire i_out_2_reg_n_110;
  wire i_out_2_reg_n_111;
  wire i_out_2_reg_n_112;
  wire i_out_2_reg_n_113;
  wire i_out_2_reg_n_114;
  wire i_out_2_reg_n_115;
  wire i_out_2_reg_n_116;
  wire i_out_2_reg_n_117;
  wire i_out_2_reg_n_118;
  wire i_out_2_reg_n_119;
  wire i_out_2_reg_n_120;
  wire i_out_2_reg_n_121;
  wire i_out_2_reg_n_122;
  wire i_out_2_reg_n_123;
  wire i_out_2_reg_n_124;
  wire i_out_2_reg_n_125;
  wire i_out_2_reg_n_126;
  wire i_out_2_reg_n_127;
  wire i_out_2_reg_n_128;
  wire i_out_2_reg_n_129;
  wire i_out_2_reg_n_130;
  wire i_out_2_reg_n_131;
  wire i_out_2_reg_n_132;
  wire i_out_2_reg_n_133;
  wire i_out_2_reg_n_134;
  wire i_out_2_reg_n_135;
  wire i_out_2_reg_n_136;
  wire i_out_2_reg_n_137;
  wire i_out_2_reg_n_138;
  wire i_out_2_reg_n_139;
  wire i_out_2_reg_n_140;
  wire i_out_2_reg_n_141;
  wire i_out_2_reg_n_142;
  wire i_out_2_reg_n_143;
  wire i_out_2_reg_n_144;
  wire i_out_2_reg_n_145;
  wire i_out_2_reg_n_146;
  wire i_out_2_reg_n_147;
  wire i_out_2_reg_n_148;
  wire i_out_2_reg_n_149;
  wire i_out_2_reg_n_150;
  wire i_out_2_reg_n_151;
  wire i_out_2_reg_n_152;
  wire i_out_2_reg_n_153;
  wire [23:0]i_out_3_reg_i_1;
  wire i_out_3_reg_i_23;
  wire i_out_3_reg_n_106;
  wire i_out_3_reg_n_107;
  wire i_out_3_reg_n_108;
  wire i_out_3_reg_n_109;
  wire i_out_3_reg_n_110;
  wire i_out_3_reg_n_111;
  wire i_out_3_reg_n_112;
  wire i_out_3_reg_n_113;
  wire i_out_3_reg_n_114;
  wire i_out_3_reg_n_115;
  wire i_out_3_reg_n_116;
  wire i_out_3_reg_n_117;
  wire i_out_3_reg_n_118;
  wire i_out_3_reg_n_119;
  wire i_out_3_reg_n_120;
  wire i_out_3_reg_n_121;
  wire i_out_3_reg_n_122;
  wire i_out_3_reg_n_123;
  wire i_out_3_reg_n_124;
  wire i_out_3_reg_n_125;
  wire i_out_3_reg_n_126;
  wire i_out_3_reg_n_127;
  wire i_out_3_reg_n_128;
  wire i_out_3_reg_n_129;
  wire i_out_3_reg_n_130;
  wire i_out_3_reg_n_131;
  wire i_out_3_reg_n_132;
  wire i_out_3_reg_n_133;
  wire i_out_3_reg_n_134;
  wire i_out_3_reg_n_135;
  wire i_out_3_reg_n_136;
  wire i_out_3_reg_n_137;
  wire i_out_3_reg_n_138;
  wire i_out_3_reg_n_139;
  wire i_out_3_reg_n_140;
  wire i_out_3_reg_n_141;
  wire i_out_3_reg_n_142;
  wire i_out_3_reg_n_143;
  wire i_out_3_reg_n_144;
  wire i_out_3_reg_n_145;
  wire i_out_3_reg_n_146;
  wire i_out_3_reg_n_147;
  wire i_out_3_reg_n_148;
  wire i_out_3_reg_n_149;
  wire i_out_3_reg_n_150;
  wire i_out_3_reg_n_151;
  wire i_out_3_reg_n_152;
  wire i_out_3_reg_n_153;
  wire i_out_4_reg_n_106;
  wire i_out_4_reg_n_107;
  wire i_out_4_reg_n_108;
  wire i_out_4_reg_n_109;
  wire i_out_4_reg_n_110;
  wire i_out_4_reg_n_111;
  wire i_out_4_reg_n_112;
  wire i_out_4_reg_n_113;
  wire i_out_4_reg_n_114;
  wire i_out_4_reg_n_115;
  wire i_out_4_reg_n_116;
  wire i_out_4_reg_n_117;
  wire i_out_4_reg_n_118;
  wire i_out_4_reg_n_119;
  wire i_out_4_reg_n_120;
  wire i_out_4_reg_n_121;
  wire i_out_4_reg_n_122;
  wire i_out_4_reg_n_123;
  wire i_out_4_reg_n_124;
  wire i_out_4_reg_n_125;
  wire i_out_4_reg_n_126;
  wire i_out_4_reg_n_127;
  wire i_out_4_reg_n_128;
  wire i_out_4_reg_n_129;
  wire i_out_4_reg_n_130;
  wire i_out_4_reg_n_131;
  wire i_out_4_reg_n_132;
  wire i_out_4_reg_n_133;
  wire i_out_4_reg_n_134;
  wire i_out_4_reg_n_135;
  wire i_out_4_reg_n_136;
  wire i_out_4_reg_n_137;
  wire i_out_4_reg_n_138;
  wire i_out_4_reg_n_139;
  wire i_out_4_reg_n_140;
  wire i_out_4_reg_n_141;
  wire i_out_4_reg_n_142;
  wire i_out_4_reg_n_143;
  wire i_out_4_reg_n_144;
  wire i_out_4_reg_n_145;
  wire i_out_4_reg_n_146;
  wire i_out_4_reg_n_147;
  wire i_out_4_reg_n_148;
  wire i_out_4_reg_n_149;
  wire i_out_4_reg_n_150;
  wire i_out_4_reg_n_151;
  wire i_out_4_reg_n_152;
  wire i_out_4_reg_n_153;
  wire [23:0]i_out_5_reg_i_1;
  wire i_out_5_reg_i_22;
  wire [1:0]i_out_5_reg_i_23;
  wire i_out_5_reg_n_106;
  wire i_out_5_reg_n_107;
  wire i_out_5_reg_n_108;
  wire i_out_5_reg_n_109;
  wire i_out_5_reg_n_110;
  wire i_out_5_reg_n_111;
  wire i_out_5_reg_n_112;
  wire i_out_5_reg_n_113;
  wire i_out_5_reg_n_114;
  wire i_out_5_reg_n_115;
  wire i_out_5_reg_n_116;
  wire i_out_5_reg_n_117;
  wire i_out_5_reg_n_118;
  wire i_out_5_reg_n_119;
  wire i_out_5_reg_n_120;
  wire i_out_5_reg_n_121;
  wire i_out_5_reg_n_122;
  wire i_out_5_reg_n_123;
  wire i_out_5_reg_n_124;
  wire i_out_5_reg_n_125;
  wire i_out_5_reg_n_126;
  wire i_out_5_reg_n_127;
  wire i_out_5_reg_n_128;
  wire i_out_5_reg_n_129;
  wire i_out_5_reg_n_130;
  wire i_out_5_reg_n_131;
  wire i_out_5_reg_n_132;
  wire i_out_5_reg_n_133;
  wire i_out_5_reg_n_134;
  wire i_out_5_reg_n_135;
  wire i_out_5_reg_n_136;
  wire i_out_5_reg_n_137;
  wire i_out_5_reg_n_138;
  wire i_out_5_reg_n_139;
  wire i_out_5_reg_n_140;
  wire i_out_5_reg_n_141;
  wire i_out_5_reg_n_142;
  wire i_out_5_reg_n_143;
  wire i_out_5_reg_n_144;
  wire i_out_5_reg_n_145;
  wire i_out_5_reg_n_146;
  wire i_out_5_reg_n_147;
  wire i_out_5_reg_n_148;
  wire i_out_5_reg_n_149;
  wire i_out_5_reg_n_150;
  wire i_out_5_reg_n_151;
  wire i_out_5_reg_n_152;
  wire i_out_5_reg_n_153;
  wire i_out_6_reg_n_106;
  wire i_out_6_reg_n_107;
  wire i_out_6_reg_n_108;
  wire i_out_6_reg_n_109;
  wire i_out_6_reg_n_110;
  wire i_out_6_reg_n_111;
  wire i_out_6_reg_n_112;
  wire i_out_6_reg_n_113;
  wire i_out_6_reg_n_114;
  wire i_out_6_reg_n_115;
  wire i_out_6_reg_n_116;
  wire i_out_6_reg_n_117;
  wire i_out_6_reg_n_118;
  wire i_out_6_reg_n_119;
  wire i_out_6_reg_n_120;
  wire i_out_6_reg_n_121;
  wire i_out_6_reg_n_122;
  wire i_out_6_reg_n_123;
  wire i_out_6_reg_n_124;
  wire i_out_6_reg_n_125;
  wire i_out_6_reg_n_126;
  wire i_out_6_reg_n_127;
  wire i_out_6_reg_n_128;
  wire i_out_6_reg_n_129;
  wire i_out_6_reg_n_130;
  wire i_out_6_reg_n_131;
  wire i_out_6_reg_n_132;
  wire i_out_6_reg_n_133;
  wire i_out_6_reg_n_134;
  wire i_out_6_reg_n_135;
  wire i_out_6_reg_n_136;
  wire i_out_6_reg_n_137;
  wire i_out_6_reg_n_138;
  wire i_out_6_reg_n_139;
  wire i_out_6_reg_n_140;
  wire i_out_6_reg_n_141;
  wire i_out_6_reg_n_142;
  wire i_out_6_reg_n_143;
  wire i_out_6_reg_n_144;
  wire i_out_6_reg_n_145;
  wire i_out_6_reg_n_146;
  wire i_out_6_reg_n_147;
  wire i_out_6_reg_n_148;
  wire i_out_6_reg_n_149;
  wire i_out_6_reg_n_150;
  wire i_out_6_reg_n_151;
  wire i_out_6_reg_n_152;
  wire i_out_6_reg_n_153;
  wire [23:0]i_out_7_reg_i_1;
  wire i_out_7_reg_i_23;
  wire i_out_7_reg_n_106;
  wire i_out_7_reg_n_107;
  wire i_out_7_reg_n_108;
  wire i_out_7_reg_n_109;
  wire i_out_7_reg_n_110;
  wire i_out_7_reg_n_111;
  wire i_out_7_reg_n_112;
  wire i_out_7_reg_n_113;
  wire i_out_7_reg_n_114;
  wire i_out_7_reg_n_115;
  wire i_out_7_reg_n_116;
  wire i_out_7_reg_n_117;
  wire i_out_7_reg_n_118;
  wire i_out_7_reg_n_119;
  wire i_out_7_reg_n_120;
  wire i_out_7_reg_n_121;
  wire i_out_7_reg_n_122;
  wire i_out_7_reg_n_123;
  wire i_out_7_reg_n_124;
  wire i_out_7_reg_n_125;
  wire i_out_7_reg_n_126;
  wire i_out_7_reg_n_127;
  wire i_out_7_reg_n_128;
  wire i_out_7_reg_n_129;
  wire i_out_7_reg_n_130;
  wire i_out_7_reg_n_131;
  wire i_out_7_reg_n_132;
  wire i_out_7_reg_n_133;
  wire i_out_7_reg_n_134;
  wire i_out_7_reg_n_135;
  wire i_out_7_reg_n_136;
  wire i_out_7_reg_n_137;
  wire i_out_7_reg_n_138;
  wire i_out_7_reg_n_139;
  wire i_out_7_reg_n_140;
  wire i_out_7_reg_n_141;
  wire i_out_7_reg_n_142;
  wire i_out_7_reg_n_143;
  wire i_out_7_reg_n_144;
  wire i_out_7_reg_n_145;
  wire i_out_7_reg_n_146;
  wire i_out_7_reg_n_147;
  wire i_out_7_reg_n_148;
  wire i_out_7_reg_n_149;
  wire i_out_7_reg_n_150;
  wire i_out_7_reg_n_151;
  wire i_out_7_reg_n_152;
  wire i_out_7_reg_n_153;
  wire interpolate_inst_1_n_1;
  wire interpolate_inst_1_n_10;
  wire interpolate_inst_1_n_11;
  wire interpolate_inst_1_n_12;
  wire interpolate_inst_1_n_13;
  wire interpolate_inst_1_n_14;
  wire interpolate_inst_1_n_15;
  wire interpolate_inst_1_n_16;
  wire interpolate_inst_1_n_17;
  wire interpolate_inst_1_n_18;
  wire interpolate_inst_1_n_19;
  wire interpolate_inst_1_n_2;
  wire interpolate_inst_1_n_20;
  wire interpolate_inst_1_n_21;
  wire interpolate_inst_1_n_22;
  wire interpolate_inst_1_n_3;
  wire interpolate_inst_1_n_32;
  wire interpolate_inst_1_n_33;
  wire interpolate_inst_1_n_34;
  wire interpolate_inst_1_n_35;
  wire interpolate_inst_1_n_36;
  wire interpolate_inst_1_n_37;
  wire interpolate_inst_1_n_38;
  wire interpolate_inst_1_n_39;
  wire interpolate_inst_1_n_4;
  wire interpolate_inst_1_n_40;
  wire interpolate_inst_1_n_41;
  wire interpolate_inst_1_n_42;
  wire interpolate_inst_1_n_43;
  wire interpolate_inst_1_n_44;
  wire interpolate_inst_1_n_45;
  wire interpolate_inst_1_n_46;
  wire interpolate_inst_1_n_47;
  wire interpolate_inst_1_n_48;
  wire interpolate_inst_1_n_49;
  wire interpolate_inst_1_n_5;
  wire interpolate_inst_1_n_50;
  wire interpolate_inst_1_n_51;
  wire interpolate_inst_1_n_52;
  wire interpolate_inst_1_n_53;
  wire interpolate_inst_1_n_55;
  wire interpolate_inst_1_n_56;
  wire interpolate_inst_1_n_57;
  wire interpolate_inst_1_n_58;
  wire interpolate_inst_1_n_59;
  wire interpolate_inst_1_n_6;
  wire interpolate_inst_1_n_60;
  wire interpolate_inst_1_n_61;
  wire interpolate_inst_1_n_62;
  wire interpolate_inst_1_n_63;
  wire interpolate_inst_1_n_64;
  wire interpolate_inst_1_n_65;
  wire interpolate_inst_1_n_66;
  wire interpolate_inst_1_n_67;
  wire interpolate_inst_1_n_68;
  wire interpolate_inst_1_n_69;
  wire interpolate_inst_1_n_7;
  wire interpolate_inst_1_n_70;
  wire interpolate_inst_1_n_71;
  wire interpolate_inst_1_n_72;
  wire interpolate_inst_1_n_73;
  wire interpolate_inst_1_n_74;
  wire interpolate_inst_1_n_75;
  wire interpolate_inst_1_n_76;
  wire interpolate_inst_1_n_77;
  wire interpolate_inst_1_n_78;
  wire interpolate_inst_1_n_79;
  wire interpolate_inst_1_n_8;
  wire interpolate_inst_1_n_80;
  wire interpolate_inst_1_n_81;
  wire interpolate_inst_1_n_82;
  wire interpolate_inst_1_n_83;
  wire interpolate_inst_1_n_84;
  wire interpolate_inst_1_n_85;
  wire interpolate_inst_1_n_86;
  wire interpolate_inst_1_n_87;
  wire interpolate_inst_1_n_88;
  wire interpolate_inst_1_n_89;
  wire interpolate_inst_1_n_9;
  wire interpolate_inst_1_n_90;
  wire interpolate_inst_1_n_91;
  wire interpolate_inst_1_n_92;
  wire interpolate_inst_1_n_93;
  wire interpolate_inst_1_n_94;
  wire interpolate_inst_1_n_95;
  wire interpolate_inst_1_n_96;
  wire interpolate_inst_1_n_97;
  wire interpolate_inst_1_n_98;
  wire interpolate_inst_1_n_99;
  wire interpolate_inst_2_n_0;
  wire interpolate_inst_2_n_1;
  wire interpolate_inst_2_n_10;
  wire interpolate_inst_2_n_11;
  wire interpolate_inst_2_n_12;
  wire interpolate_inst_2_n_13;
  wire interpolate_inst_2_n_14;
  wire interpolate_inst_2_n_15;
  wire interpolate_inst_2_n_16;
  wire interpolate_inst_2_n_17;
  wire interpolate_inst_2_n_18;
  wire interpolate_inst_2_n_19;
  wire interpolate_inst_2_n_2;
  wire interpolate_inst_2_n_20;
  wire interpolate_inst_2_n_21;
  wire interpolate_inst_2_n_3;
  wire interpolate_inst_2_n_31;
  wire interpolate_inst_2_n_32;
  wire interpolate_inst_2_n_33;
  wire interpolate_inst_2_n_34;
  wire interpolate_inst_2_n_35;
  wire interpolate_inst_2_n_36;
  wire interpolate_inst_2_n_37;
  wire interpolate_inst_2_n_38;
  wire interpolate_inst_2_n_39;
  wire interpolate_inst_2_n_4;
  wire interpolate_inst_2_n_40;
  wire interpolate_inst_2_n_41;
  wire interpolate_inst_2_n_42;
  wire interpolate_inst_2_n_43;
  wire interpolate_inst_2_n_44;
  wire interpolate_inst_2_n_45;
  wire interpolate_inst_2_n_46;
  wire interpolate_inst_2_n_47;
  wire interpolate_inst_2_n_48;
  wire interpolate_inst_2_n_49;
  wire interpolate_inst_2_n_5;
  wire interpolate_inst_2_n_50;
  wire interpolate_inst_2_n_51;
  wire interpolate_inst_2_n_52;
  wire interpolate_inst_2_n_54;
  wire interpolate_inst_2_n_55;
  wire interpolate_inst_2_n_56;
  wire interpolate_inst_2_n_57;
  wire interpolate_inst_2_n_58;
  wire interpolate_inst_2_n_59;
  wire interpolate_inst_2_n_6;
  wire interpolate_inst_2_n_60;
  wire interpolate_inst_2_n_61;
  wire interpolate_inst_2_n_62;
  wire interpolate_inst_2_n_63;
  wire interpolate_inst_2_n_64;
  wire interpolate_inst_2_n_65;
  wire interpolate_inst_2_n_66;
  wire interpolate_inst_2_n_67;
  wire interpolate_inst_2_n_68;
  wire interpolate_inst_2_n_69;
  wire interpolate_inst_2_n_7;
  wire interpolate_inst_2_n_70;
  wire interpolate_inst_2_n_71;
  wire interpolate_inst_2_n_72;
  wire interpolate_inst_2_n_73;
  wire interpolate_inst_2_n_74;
  wire interpolate_inst_2_n_75;
  wire interpolate_inst_2_n_76;
  wire interpolate_inst_2_n_77;
  wire interpolate_inst_2_n_78;
  wire interpolate_inst_2_n_79;
  wire interpolate_inst_2_n_8;
  wire interpolate_inst_2_n_80;
  wire interpolate_inst_2_n_81;
  wire interpolate_inst_2_n_82;
  wire interpolate_inst_2_n_83;
  wire interpolate_inst_2_n_84;
  wire interpolate_inst_2_n_85;
  wire interpolate_inst_2_n_86;
  wire interpolate_inst_2_n_87;
  wire interpolate_inst_2_n_88;
  wire interpolate_inst_2_n_89;
  wire interpolate_inst_2_n_9;
  wire interpolate_inst_2_n_90;
  wire interpolate_inst_2_n_91;
  wire interpolate_inst_2_n_92;
  wire interpolate_inst_2_n_93;
  wire interpolate_inst_2_n_94;
  wire interpolate_inst_2_n_95;
  wire interpolate_inst_2_n_96;
  wire interpolate_inst_2_n_97;
  wire interpolate_inst_2_n_98;
  wire nco_inst_1_n_0;
  wire nco_inst_1_n_1;
  wire nco_inst_1_n_10;
  wire nco_inst_1_n_100;
  wire nco_inst_1_n_101;
  wire nco_inst_1_n_102;
  wire nco_inst_1_n_103;
  wire nco_inst_1_n_104;
  wire nco_inst_1_n_105;
  wire nco_inst_1_n_106;
  wire nco_inst_1_n_107;
  wire nco_inst_1_n_108;
  wire nco_inst_1_n_109;
  wire nco_inst_1_n_11;
  wire nco_inst_1_n_110;
  wire nco_inst_1_n_111;
  wire nco_inst_1_n_112;
  wire nco_inst_1_n_113;
  wire nco_inst_1_n_114;
  wire nco_inst_1_n_115;
  wire nco_inst_1_n_116;
  wire nco_inst_1_n_117;
  wire nco_inst_1_n_118;
  wire nco_inst_1_n_119;
  wire nco_inst_1_n_12;
  wire nco_inst_1_n_120;
  wire nco_inst_1_n_121;
  wire nco_inst_1_n_122;
  wire nco_inst_1_n_123;
  wire nco_inst_1_n_124;
  wire nco_inst_1_n_125;
  wire nco_inst_1_n_126;
  wire nco_inst_1_n_127;
  wire nco_inst_1_n_128;
  wire nco_inst_1_n_129;
  wire nco_inst_1_n_13;
  wire nco_inst_1_n_130;
  wire nco_inst_1_n_131;
  wire nco_inst_1_n_132;
  wire nco_inst_1_n_133;
  wire nco_inst_1_n_134;
  wire nco_inst_1_n_135;
  wire nco_inst_1_n_136;
  wire nco_inst_1_n_137;
  wire nco_inst_1_n_138;
  wire nco_inst_1_n_139;
  wire nco_inst_1_n_14;
  wire nco_inst_1_n_140;
  wire nco_inst_1_n_141;
  wire nco_inst_1_n_142;
  wire nco_inst_1_n_143;
  wire nco_inst_1_n_144;
  wire nco_inst_1_n_145;
  wire nco_inst_1_n_146;
  wire nco_inst_1_n_147;
  wire nco_inst_1_n_148;
  wire nco_inst_1_n_149;
  wire nco_inst_1_n_15;
  wire nco_inst_1_n_150;
  wire nco_inst_1_n_151;
  wire nco_inst_1_n_152;
  wire nco_inst_1_n_153;
  wire nco_inst_1_n_154;
  wire nco_inst_1_n_155;
  wire nco_inst_1_n_156;
  wire nco_inst_1_n_157;
  wire nco_inst_1_n_158;
  wire nco_inst_1_n_159;
  wire nco_inst_1_n_16;
  wire nco_inst_1_n_17;
  wire nco_inst_1_n_18;
  wire nco_inst_1_n_19;
  wire nco_inst_1_n_2;
  wire nco_inst_1_n_20;
  wire nco_inst_1_n_21;
  wire nco_inst_1_n_22;
  wire nco_inst_1_n_23;
  wire nco_inst_1_n_24;
  wire nco_inst_1_n_25;
  wire nco_inst_1_n_26;
  wire nco_inst_1_n_27;
  wire nco_inst_1_n_28;
  wire nco_inst_1_n_29;
  wire nco_inst_1_n_3;
  wire nco_inst_1_n_30;
  wire nco_inst_1_n_31;
  wire nco_inst_1_n_32;
  wire nco_inst_1_n_33;
  wire nco_inst_1_n_34;
  wire nco_inst_1_n_35;
  wire nco_inst_1_n_36;
  wire nco_inst_1_n_37;
  wire nco_inst_1_n_38;
  wire nco_inst_1_n_39;
  wire nco_inst_1_n_4;
  wire nco_inst_1_n_40;
  wire nco_inst_1_n_41;
  wire nco_inst_1_n_42;
  wire nco_inst_1_n_43;
  wire nco_inst_1_n_44;
  wire nco_inst_1_n_45;
  wire nco_inst_1_n_46;
  wire nco_inst_1_n_47;
  wire nco_inst_1_n_48;
  wire nco_inst_1_n_49;
  wire nco_inst_1_n_5;
  wire nco_inst_1_n_50;
  wire nco_inst_1_n_51;
  wire nco_inst_1_n_52;
  wire nco_inst_1_n_53;
  wire nco_inst_1_n_54;
  wire nco_inst_1_n_55;
  wire nco_inst_1_n_56;
  wire nco_inst_1_n_57;
  wire nco_inst_1_n_58;
  wire nco_inst_1_n_59;
  wire nco_inst_1_n_6;
  wire nco_inst_1_n_60;
  wire nco_inst_1_n_61;
  wire nco_inst_1_n_62;
  wire nco_inst_1_n_63;
  wire nco_inst_1_n_64;
  wire nco_inst_1_n_65;
  wire nco_inst_1_n_66;
  wire nco_inst_1_n_67;
  wire nco_inst_1_n_68;
  wire nco_inst_1_n_69;
  wire nco_inst_1_n_7;
  wire nco_inst_1_n_70;
  wire nco_inst_1_n_71;
  wire nco_inst_1_n_72;
  wire nco_inst_1_n_73;
  wire nco_inst_1_n_74;
  wire nco_inst_1_n_75;
  wire nco_inst_1_n_76;
  wire nco_inst_1_n_77;
  wire nco_inst_1_n_78;
  wire nco_inst_1_n_79;
  wire nco_inst_1_n_8;
  wire nco_inst_1_n_80;
  wire nco_inst_1_n_81;
  wire nco_inst_1_n_82;
  wire nco_inst_1_n_83;
  wire nco_inst_1_n_84;
  wire nco_inst_1_n_85;
  wire nco_inst_1_n_86;
  wire nco_inst_1_n_87;
  wire nco_inst_1_n_88;
  wire nco_inst_1_n_89;
  wire nco_inst_1_n_9;
  wire nco_inst_1_n_90;
  wire nco_inst_1_n_91;
  wire nco_inst_1_n_92;
  wire nco_inst_1_n_93;
  wire nco_inst_1_n_94;
  wire nco_inst_1_n_95;
  wire nco_inst_1_n_96;
  wire nco_inst_1_n_97;
  wire nco_inst_1_n_98;
  wire nco_inst_1_n_99;
  wire [31:0]out_0;
  wire [31:0]out_1;
  wire [20:0]out_10_i_1;
  wire [23:0]out_10_i_1_0;
  wire out_10_i_22;
  wire [31:0]out_2;
  wire out_20_0;
  wire [31:0]out_3;
  wire [23:0]out_30_i_1;
  wire out_30_i_23;
  wire [31:0]out_4;
  wire [31:0]out_5;
  wire [23:0]out_50_i_1;
  wire out_50_i_22;
  wire [0:0]out_50_i_23;
  wire [31:0]out_6;
  wire [31:0]out_7;
  wire [23:0]out_70_i_1;
  wire out_70_i_23;
  wire \output ;
  wire output_tx_am_ack;
  wire [20:0]p_0_in;
  wire [15:0]\s_output_am_out_reg[23] ;
  wire [3:0]\s_output_am_out_reg[23]_0 ;
  wire [3:0]\s_output_am_out_reg[3] ;
  wire [3:0]\s_output_am_out_reg[7] ;
  wire \s_output_ctl_out_reg[0] ;
  wire [31:0]\s_output_freq_out_reg[31] ;
  wire tx_pa_OBUF;
  wire tx_rx_OBUF;
  wire NLW_i_out_0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_i_out_0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_i_out_0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_i_out_0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_i_out_0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_i_out_0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_i_out_0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_i_out_0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_i_out_0_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_i_out_0_reg_P_UNCONNECTED;
  wire NLW_i_out_1_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_i_out_1_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_i_out_1_reg_OVERFLOW_UNCONNECTED;
  wire NLW_i_out_1_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_i_out_1_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_i_out_1_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_i_out_1_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_i_out_1_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_i_out_1_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_i_out_1_reg_P_UNCONNECTED;
  wire NLW_i_out_2_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_i_out_2_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_i_out_2_reg_OVERFLOW_UNCONNECTED;
  wire NLW_i_out_2_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_i_out_2_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_i_out_2_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_i_out_2_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_i_out_2_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_i_out_2_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_i_out_2_reg_P_UNCONNECTED;
  wire NLW_i_out_3_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_i_out_3_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_i_out_3_reg_OVERFLOW_UNCONNECTED;
  wire NLW_i_out_3_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_i_out_3_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_i_out_3_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_i_out_3_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_i_out_3_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_i_out_3_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_i_out_3_reg_P_UNCONNECTED;
  wire NLW_i_out_4_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_i_out_4_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_i_out_4_reg_OVERFLOW_UNCONNECTED;
  wire NLW_i_out_4_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_i_out_4_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_i_out_4_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_i_out_4_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_i_out_4_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_i_out_4_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_i_out_4_reg_P_UNCONNECTED;
  wire NLW_i_out_5_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_i_out_5_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_i_out_5_reg_OVERFLOW_UNCONNECTED;
  wire NLW_i_out_5_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_i_out_5_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_i_out_5_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_i_out_5_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_i_out_5_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_i_out_5_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_i_out_5_reg_P_UNCONNECTED;
  wire NLW_i_out_6_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_i_out_6_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_i_out_6_reg_OVERFLOW_UNCONNECTED;
  wire NLW_i_out_6_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_i_out_6_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_i_out_6_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_i_out_6_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_i_out_6_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_i_out_6_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_i_out_6_reg_P_UNCONNECTED;
  wire NLW_i_out_7_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_i_out_7_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_i_out_7_reg_OVERFLOW_UNCONNECTED;
  wire NLW_i_out_7_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_i_out_7_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_i_out_7_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_i_out_7_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_i_out_7_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_i_out_7_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_i_out_7_reg_P_UNCONNECTED;
  wire NLW_out_00_CARRYCASCOUT_UNCONNECTED;
  wire NLW_out_00_MULTSIGNOUT_UNCONNECTED;
  wire NLW_out_00_OVERFLOW_UNCONNECTED;
  wire NLW_out_00_PATTERNBDETECT_UNCONNECTED;
  wire NLW_out_00_PATTERNDETECT_UNCONNECTED;
  wire NLW_out_00_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_out_00_ACOUT_UNCONNECTED;
  wire [17:0]NLW_out_00_BCOUT_UNCONNECTED;
  wire [3:0]NLW_out_00_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_out_00_P_UNCONNECTED;
  wire [47:0]NLW_out_00_PCOUT_UNCONNECTED;
  wire NLW_out_10_CARRYCASCOUT_UNCONNECTED;
  wire NLW_out_10_MULTSIGNOUT_UNCONNECTED;
  wire NLW_out_10_OVERFLOW_UNCONNECTED;
  wire NLW_out_10_PATTERNBDETECT_UNCONNECTED;
  wire NLW_out_10_PATTERNDETECT_UNCONNECTED;
  wire NLW_out_10_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_out_10_ACOUT_UNCONNECTED;
  wire [17:0]NLW_out_10_BCOUT_UNCONNECTED;
  wire [3:0]NLW_out_10_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_out_10_P_UNCONNECTED;
  wire [47:0]NLW_out_10_PCOUT_UNCONNECTED;
  wire NLW_out_20_CARRYCASCOUT_UNCONNECTED;
  wire NLW_out_20_MULTSIGNOUT_UNCONNECTED;
  wire NLW_out_20_OVERFLOW_UNCONNECTED;
  wire NLW_out_20_PATTERNBDETECT_UNCONNECTED;
  wire NLW_out_20_PATTERNDETECT_UNCONNECTED;
  wire NLW_out_20_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_out_20_ACOUT_UNCONNECTED;
  wire [17:0]NLW_out_20_BCOUT_UNCONNECTED;
  wire [3:0]NLW_out_20_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_out_20_P_UNCONNECTED;
  wire [47:0]NLW_out_20_PCOUT_UNCONNECTED;
  wire NLW_out_30_CARRYCASCOUT_UNCONNECTED;
  wire NLW_out_30_MULTSIGNOUT_UNCONNECTED;
  wire NLW_out_30_OVERFLOW_UNCONNECTED;
  wire NLW_out_30_PATTERNBDETECT_UNCONNECTED;
  wire NLW_out_30_PATTERNDETECT_UNCONNECTED;
  wire NLW_out_30_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_out_30_ACOUT_UNCONNECTED;
  wire [17:0]NLW_out_30_BCOUT_UNCONNECTED;
  wire [3:0]NLW_out_30_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_out_30_P_UNCONNECTED;
  wire [47:0]NLW_out_30_PCOUT_UNCONNECTED;
  wire NLW_out_40_CARRYCASCOUT_UNCONNECTED;
  wire NLW_out_40_MULTSIGNOUT_UNCONNECTED;
  wire NLW_out_40_OVERFLOW_UNCONNECTED;
  wire NLW_out_40_PATTERNBDETECT_UNCONNECTED;
  wire NLW_out_40_PATTERNDETECT_UNCONNECTED;
  wire NLW_out_40_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_out_40_ACOUT_UNCONNECTED;
  wire [17:0]NLW_out_40_BCOUT_UNCONNECTED;
  wire [3:0]NLW_out_40_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_out_40_P_UNCONNECTED;
  wire [47:0]NLW_out_40_PCOUT_UNCONNECTED;
  wire NLW_out_50_CARRYCASCOUT_UNCONNECTED;
  wire NLW_out_50_MULTSIGNOUT_UNCONNECTED;
  wire NLW_out_50_OVERFLOW_UNCONNECTED;
  wire NLW_out_50_PATTERNBDETECT_UNCONNECTED;
  wire NLW_out_50_PATTERNDETECT_UNCONNECTED;
  wire NLW_out_50_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_out_50_ACOUT_UNCONNECTED;
  wire [17:0]NLW_out_50_BCOUT_UNCONNECTED;
  wire [3:0]NLW_out_50_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_out_50_P_UNCONNECTED;
  wire [47:0]NLW_out_50_PCOUT_UNCONNECTED;
  wire NLW_out_60_CARRYCASCOUT_UNCONNECTED;
  wire NLW_out_60_MULTSIGNOUT_UNCONNECTED;
  wire NLW_out_60_OVERFLOW_UNCONNECTED;
  wire NLW_out_60_PATTERNBDETECT_UNCONNECTED;
  wire NLW_out_60_PATTERNDETECT_UNCONNECTED;
  wire NLW_out_60_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_out_60_ACOUT_UNCONNECTED;
  wire [17:0]NLW_out_60_BCOUT_UNCONNECTED;
  wire [3:0]NLW_out_60_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_out_60_P_UNCONNECTED;
  wire [47:0]NLW_out_60_PCOUT_UNCONNECTED;
  wire NLW_out_70_CARRYCASCOUT_UNCONNECTED;
  wire NLW_out_70_MULTSIGNOUT_UNCONNECTED;
  wire NLW_out_70_OVERFLOW_UNCONNECTED;
  wire NLW_out_70_PATTERNBDETECT_UNCONNECTED;
  wire NLW_out_70_PATTERNDETECT_UNCONNECTED;
  wire NLW_out_70_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_out_70_ACOUT_UNCONNECTED;
  wire [17:0]NLW_out_70_BCOUT_UNCONNECTED;
  wire [3:0]NLW_out_70_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_out_70_P_UNCONNECTED;
  wire [47:0]NLW_out_70_PCOUT_UNCONNECTED;

  dac_interface dac_interface_inst_1
       (.P(out_0),
        .clk(clk),
        .dithering_reg(dithering),
        .out_10(out_1),
        .out_20(out_2),
        .out_30(out_3),
        .out_40(out_4),
        .out_50(out_5),
        .out_60(out_6),
        .out_70(out_7),
        .\output (\output ));
  FDRE #(
    .INIT(1'b0)) 
    dithering_reg
       (.C(clk),
        .CE(1'b1),
        .D(\s_output_ctl_out_reg[0] ),
        .Q(dithering),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \frequency_reg_reg[0] 
       (.C(clk),
        .CE(E),
        .D(\s_output_freq_out_reg[31] [0]),
        .Q(frequency[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \frequency_reg_reg[10] 
       (.C(clk),
        .CE(E),
        .D(\s_output_freq_out_reg[31] [10]),
        .Q(frequency[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \frequency_reg_reg[11] 
       (.C(clk),
        .CE(E),
        .D(\s_output_freq_out_reg[31] [11]),
        .Q(frequency[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \frequency_reg_reg[12] 
       (.C(clk),
        .CE(E),
        .D(\s_output_freq_out_reg[31] [12]),
        .Q(frequency[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \frequency_reg_reg[13] 
       (.C(clk),
        .CE(E),
        .D(\s_output_freq_out_reg[31] [13]),
        .Q(frequency[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \frequency_reg_reg[14] 
       (.C(clk),
        .CE(E),
        .D(\s_output_freq_out_reg[31] [14]),
        .Q(frequency[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \frequency_reg_reg[15] 
       (.C(clk),
        .CE(E),
        .D(\s_output_freq_out_reg[31] [15]),
        .Q(frequency[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \frequency_reg_reg[16] 
       (.C(clk),
        .CE(E),
        .D(\s_output_freq_out_reg[31] [16]),
        .Q(frequency[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \frequency_reg_reg[17] 
       (.C(clk),
        .CE(E),
        .D(\s_output_freq_out_reg[31] [17]),
        .Q(frequency[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \frequency_reg_reg[18] 
       (.C(clk),
        .CE(E),
        .D(\s_output_freq_out_reg[31] [18]),
        .Q(frequency[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \frequency_reg_reg[19] 
       (.C(clk),
        .CE(E),
        .D(\s_output_freq_out_reg[31] [19]),
        .Q(frequency[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \frequency_reg_reg[1] 
       (.C(clk),
        .CE(E),
        .D(\s_output_freq_out_reg[31] [1]),
        .Q(frequency[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \frequency_reg_reg[20] 
       (.C(clk),
        .CE(E),
        .D(\s_output_freq_out_reg[31] [20]),
        .Q(frequency[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \frequency_reg_reg[21] 
       (.C(clk),
        .CE(E),
        .D(\s_output_freq_out_reg[31] [21]),
        .Q(frequency[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \frequency_reg_reg[22] 
       (.C(clk),
        .CE(E),
        .D(\s_output_freq_out_reg[31] [22]),
        .Q(frequency[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \frequency_reg_reg[23] 
       (.C(clk),
        .CE(E),
        .D(\s_output_freq_out_reg[31] [23]),
        .Q(frequency[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \frequency_reg_reg[24] 
       (.C(clk),
        .CE(E),
        .D(\s_output_freq_out_reg[31] [24]),
        .Q(frequency[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \frequency_reg_reg[25] 
       (.C(clk),
        .CE(E),
        .D(\s_output_freq_out_reg[31] [25]),
        .Q(frequency[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \frequency_reg_reg[26] 
       (.C(clk),
        .CE(E),
        .D(\s_output_freq_out_reg[31] [26]),
        .Q(frequency[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \frequency_reg_reg[27] 
       (.C(clk),
        .CE(E),
        .D(\s_output_freq_out_reg[31] [27]),
        .Q(frequency[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \frequency_reg_reg[28] 
       (.C(clk),
        .CE(E),
        .D(\s_output_freq_out_reg[31] [28]),
        .Q(frequency[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \frequency_reg_reg[29] 
       (.C(clk),
        .CE(E),
        .D(\s_output_freq_out_reg[31] [29]),
        .Q(frequency[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \frequency_reg_reg[2] 
       (.C(clk),
        .CE(E),
        .D(\s_output_freq_out_reg[31] [2]),
        .Q(frequency[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \frequency_reg_reg[30] 
       (.C(clk),
        .CE(E),
        .D(\s_output_freq_out_reg[31] [30]),
        .Q(frequency[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \frequency_reg_reg[31] 
       (.C(clk),
        .CE(E),
        .D(\s_output_freq_out_reg[31] [31]),
        .Q(frequency[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \frequency_reg_reg[3] 
       (.C(clk),
        .CE(E),
        .D(\s_output_freq_out_reg[31] [3]),
        .Q(frequency[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \frequency_reg_reg[4] 
       (.C(clk),
        .CE(E),
        .D(\s_output_freq_out_reg[31] [4]),
        .Q(frequency[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \frequency_reg_reg[5] 
       (.C(clk),
        .CE(E),
        .D(\s_output_freq_out_reg[31] [5]),
        .Q(frequency[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \frequency_reg_reg[6] 
       (.C(clk),
        .CE(E),
        .D(\s_output_freq_out_reg[31] [6]),
        .Q(frequency[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \frequency_reg_reg[7] 
       (.C(clk),
        .CE(E),
        .D(\s_output_freq_out_reg[31] [7]),
        .Q(frequency[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \frequency_reg_reg[8] 
       (.C(clk),
        .CE(E),
        .D(\s_output_freq_out_reg[31] [8]),
        .Q(frequency[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \frequency_reg_reg[9] 
       (.C(clk),
        .CE(E),
        .D(\s_output_freq_out_reg[31] [9]),
        .Q(frequency[9]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    i_out_0_reg
       (.A({interpolate_inst_1_n_32,interpolate_inst_1_n_32,interpolate_inst_1_n_32,interpolate_inst_1_n_32,interpolate_inst_1_n_32,interpolate_inst_1_n_32,interpolate_inst_1_n_32,interpolate_inst_1_n_33,interpolate_inst_1_n_34,interpolate_inst_1_n_35,interpolate_inst_1_n_36,interpolate_inst_1_n_37,interpolate_inst_1_n_38,interpolate_inst_1_n_39,interpolate_inst_1_n_40,interpolate_inst_1_n_41,interpolate_inst_1_n_42,interpolate_inst_1_n_43,interpolate_inst_1_n_44,interpolate_inst_1_n_45,interpolate_inst_1_n_46,interpolate_inst_1_n_47,interpolate_inst_1_n_48,interpolate_inst_1_n_49,interpolate_inst_1_n_50,interpolate_inst_1_n_51,interpolate_inst_1_n_52,interpolate_inst_1_n_53,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_i_out_0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({nco_inst_1_n_0,nco_inst_1_n_0,nco_inst_1_n_0,nco_inst_1_n_0,nco_inst_1_n_0,nco_inst_1_n_0,nco_inst_1_n_0,nco_inst_1_n_0,nco_inst_1_n_0,nco_inst_1_n_1,nco_inst_1_n_2,nco_inst_1_n_3,nco_inst_1_n_4,nco_inst_1_n_5,nco_inst_1_n_6,nco_inst_1_n_7,nco_inst_1_n_8,nco_inst_1_n_9}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_i_out_0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_i_out_0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_i_out_0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b0),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_i_out_0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_i_out_0_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_i_out_0_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_i_out_0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_i_out_0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({i_out_0_reg_n_106,i_out_0_reg_n_107,i_out_0_reg_n_108,i_out_0_reg_n_109,i_out_0_reg_n_110,i_out_0_reg_n_111,i_out_0_reg_n_112,i_out_0_reg_n_113,i_out_0_reg_n_114,i_out_0_reg_n_115,i_out_0_reg_n_116,i_out_0_reg_n_117,i_out_0_reg_n_118,i_out_0_reg_n_119,i_out_0_reg_n_120,i_out_0_reg_n_121,i_out_0_reg_n_122,i_out_0_reg_n_123,i_out_0_reg_n_124,i_out_0_reg_n_125,i_out_0_reg_n_126,i_out_0_reg_n_127,i_out_0_reg_n_128,i_out_0_reg_n_129,i_out_0_reg_n_130,i_out_0_reg_n_131,i_out_0_reg_n_132,i_out_0_reg_n_133,i_out_0_reg_n_134,i_out_0_reg_n_135,i_out_0_reg_n_136,i_out_0_reg_n_137,i_out_0_reg_n_138,i_out_0_reg_n_139,i_out_0_reg_n_140,i_out_0_reg_n_141,i_out_0_reg_n_142,i_out_0_reg_n_143,i_out_0_reg_n_144,i_out_0_reg_n_145,i_out_0_reg_n_146,i_out_0_reg_n_147,i_out_0_reg_n_148,i_out_0_reg_n_149,i_out_0_reg_n_150,i_out_0_reg_n_151,i_out_0_reg_n_152,i_out_0_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_i_out_0_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    i_out_1_reg
       (.A({A[23],A[23],A[23],A[23],A[23],A[23],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_i_out_1_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({nco_inst_1_n_10,nco_inst_1_n_10,nco_inst_1_n_10,nco_inst_1_n_10,nco_inst_1_n_10,nco_inst_1_n_10,nco_inst_1_n_10,nco_inst_1_n_10,nco_inst_1_n_10,nco_inst_1_n_11,nco_inst_1_n_12,nco_inst_1_n_13,nco_inst_1_n_14,nco_inst_1_n_15,nco_inst_1_n_16,nco_inst_1_n_17,nco_inst_1_n_18,nco_inst_1_n_19}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_i_out_1_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_i_out_1_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_i_out_1_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b0),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_i_out_1_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_i_out_1_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_i_out_1_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_i_out_1_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_i_out_1_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({i_out_1_reg_n_106,i_out_1_reg_n_107,i_out_1_reg_n_108,i_out_1_reg_n_109,i_out_1_reg_n_110,i_out_1_reg_n_111,i_out_1_reg_n_112,i_out_1_reg_n_113,i_out_1_reg_n_114,i_out_1_reg_n_115,i_out_1_reg_n_116,i_out_1_reg_n_117,i_out_1_reg_n_118,i_out_1_reg_n_119,i_out_1_reg_n_120,i_out_1_reg_n_121,i_out_1_reg_n_122,i_out_1_reg_n_123,i_out_1_reg_n_124,i_out_1_reg_n_125,i_out_1_reg_n_126,i_out_1_reg_n_127,i_out_1_reg_n_128,i_out_1_reg_n_129,i_out_1_reg_n_130,i_out_1_reg_n_131,i_out_1_reg_n_132,i_out_1_reg_n_133,i_out_1_reg_n_134,i_out_1_reg_n_135,i_out_1_reg_n_136,i_out_1_reg_n_137,i_out_1_reg_n_138,i_out_1_reg_n_139,i_out_1_reg_n_140,i_out_1_reg_n_141,i_out_1_reg_n_142,i_out_1_reg_n_143,i_out_1_reg_n_144,i_out_1_reg_n_145,i_out_1_reg_n_146,i_out_1_reg_n_147,i_out_1_reg_n_148,i_out_1_reg_n_149,i_out_1_reg_n_150,i_out_1_reg_n_151,i_out_1_reg_n_152,i_out_1_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_i_out_1_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    i_out_2_reg
       (.A({interpolate_inst_1_n_1,interpolate_inst_1_n_1,interpolate_inst_1_n_1,interpolate_inst_1_n_1,interpolate_inst_1_n_1,interpolate_inst_1_n_1,interpolate_inst_1_n_1,interpolate_inst_1_n_2,interpolate_inst_1_n_3,interpolate_inst_1_n_4,interpolate_inst_1_n_5,interpolate_inst_1_n_6,interpolate_inst_1_n_7,interpolate_inst_1_n_8,interpolate_inst_1_n_9,interpolate_inst_1_n_10,interpolate_inst_1_n_11,interpolate_inst_1_n_12,interpolate_inst_1_n_13,interpolate_inst_1_n_14,interpolate_inst_1_n_15,interpolate_inst_1_n_16,interpolate_inst_1_n_17,interpolate_inst_1_n_18,interpolate_inst_1_n_19,interpolate_inst_1_n_20,interpolate_inst_1_n_21,interpolate_inst_1_n_22,i_out_5_reg_i_23[0],1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_i_out_2_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({nco_inst_1_n_40,nco_inst_1_n_40,nco_inst_1_n_40,nco_inst_1_n_40,nco_inst_1_n_40,nco_inst_1_n_40,nco_inst_1_n_40,nco_inst_1_n_40,nco_inst_1_n_40,nco_inst_1_n_41,nco_inst_1_n_42,nco_inst_1_n_43,nco_inst_1_n_44,nco_inst_1_n_45,nco_inst_1_n_46,nco_inst_1_n_47,nco_inst_1_n_48,nco_inst_1_n_49}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_i_out_2_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_i_out_2_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_i_out_2_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b0),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_i_out_2_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_i_out_2_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_i_out_2_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_i_out_2_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_i_out_2_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({i_out_2_reg_n_106,i_out_2_reg_n_107,i_out_2_reg_n_108,i_out_2_reg_n_109,i_out_2_reg_n_110,i_out_2_reg_n_111,i_out_2_reg_n_112,i_out_2_reg_n_113,i_out_2_reg_n_114,i_out_2_reg_n_115,i_out_2_reg_n_116,i_out_2_reg_n_117,i_out_2_reg_n_118,i_out_2_reg_n_119,i_out_2_reg_n_120,i_out_2_reg_n_121,i_out_2_reg_n_122,i_out_2_reg_n_123,i_out_2_reg_n_124,i_out_2_reg_n_125,i_out_2_reg_n_126,i_out_2_reg_n_127,i_out_2_reg_n_128,i_out_2_reg_n_129,i_out_2_reg_n_130,i_out_2_reg_n_131,i_out_2_reg_n_132,i_out_2_reg_n_133,i_out_2_reg_n_134,i_out_2_reg_n_135,i_out_2_reg_n_136,i_out_2_reg_n_137,i_out_2_reg_n_138,i_out_2_reg_n_139,i_out_2_reg_n_140,i_out_2_reg_n_141,i_out_2_reg_n_142,i_out_2_reg_n_143,i_out_2_reg_n_144,i_out_2_reg_n_145,i_out_2_reg_n_146,i_out_2_reg_n_147,i_out_2_reg_n_148,i_out_2_reg_n_149,i_out_2_reg_n_150,i_out_2_reg_n_151,i_out_2_reg_n_152,i_out_2_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_i_out_2_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    i_out_3_reg
       (.A({i_out_3_reg_i_1[23],i_out_3_reg_i_1[23],i_out_3_reg_i_1[23],i_out_3_reg_i_1[23],i_out_3_reg_i_1[23],i_out_3_reg_i_1[23],i_out_3_reg_i_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_i_out_3_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({nco_inst_1_n_50,nco_inst_1_n_50,nco_inst_1_n_50,nco_inst_1_n_50,nco_inst_1_n_50,nco_inst_1_n_50,nco_inst_1_n_50,nco_inst_1_n_50,nco_inst_1_n_50,nco_inst_1_n_51,nco_inst_1_n_52,nco_inst_1_n_53,nco_inst_1_n_54,nco_inst_1_n_55,nco_inst_1_n_56,nco_inst_1_n_57,nco_inst_1_n_58,nco_inst_1_n_59}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_i_out_3_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_i_out_3_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_i_out_3_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b0),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_i_out_3_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_i_out_3_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_i_out_3_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_i_out_3_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_i_out_3_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({i_out_3_reg_n_106,i_out_3_reg_n_107,i_out_3_reg_n_108,i_out_3_reg_n_109,i_out_3_reg_n_110,i_out_3_reg_n_111,i_out_3_reg_n_112,i_out_3_reg_n_113,i_out_3_reg_n_114,i_out_3_reg_n_115,i_out_3_reg_n_116,i_out_3_reg_n_117,i_out_3_reg_n_118,i_out_3_reg_n_119,i_out_3_reg_n_120,i_out_3_reg_n_121,i_out_3_reg_n_122,i_out_3_reg_n_123,i_out_3_reg_n_124,i_out_3_reg_n_125,i_out_3_reg_n_126,i_out_3_reg_n_127,i_out_3_reg_n_128,i_out_3_reg_n_129,i_out_3_reg_n_130,i_out_3_reg_n_131,i_out_3_reg_n_132,i_out_3_reg_n_133,i_out_3_reg_n_134,i_out_3_reg_n_135,i_out_3_reg_n_136,i_out_3_reg_n_137,i_out_3_reg_n_138,i_out_3_reg_n_139,i_out_3_reg_n_140,i_out_3_reg_n_141,i_out_3_reg_n_142,i_out_3_reg_n_143,i_out_3_reg_n_144,i_out_3_reg_n_145,i_out_3_reg_n_146,i_out_3_reg_n_147,i_out_3_reg_n_148,i_out_3_reg_n_149,i_out_3_reg_n_150,i_out_3_reg_n_151,i_out_3_reg_n_152,i_out_3_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_i_out_3_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    i_out_4_reg
       (.A({interpolate_inst_1_n_55,interpolate_inst_1_n_55,interpolate_inst_1_n_55,interpolate_inst_1_n_55,interpolate_inst_1_n_55,interpolate_inst_1_n_55,interpolate_inst_1_n_55,interpolate_inst_1_n_56,interpolate_inst_1_n_57,interpolate_inst_1_n_58,interpolate_inst_1_n_59,interpolate_inst_1_n_60,interpolate_inst_1_n_61,interpolate_inst_1_n_62,interpolate_inst_1_n_63,interpolate_inst_1_n_64,interpolate_inst_1_n_65,interpolate_inst_1_n_66,interpolate_inst_1_n_67,interpolate_inst_1_n_68,interpolate_inst_1_n_69,interpolate_inst_1_n_70,interpolate_inst_1_n_71,interpolate_inst_1_n_72,interpolate_inst_1_n_73,interpolate_inst_1_n_74,interpolate_inst_1_n_75,interpolate_inst_1_n_76,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_i_out_4_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({nco_inst_1_n_80,nco_inst_1_n_80,nco_inst_1_n_80,nco_inst_1_n_80,nco_inst_1_n_80,nco_inst_1_n_80,nco_inst_1_n_80,nco_inst_1_n_80,nco_inst_1_n_80,nco_inst_1_n_81,nco_inst_1_n_82,nco_inst_1_n_83,nco_inst_1_n_84,nco_inst_1_n_85,nco_inst_1_n_86,nco_inst_1_n_87,nco_inst_1_n_88,nco_inst_1_n_89}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_i_out_4_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_i_out_4_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_i_out_4_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b0),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_i_out_4_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_i_out_4_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_i_out_4_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_i_out_4_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_i_out_4_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({i_out_4_reg_n_106,i_out_4_reg_n_107,i_out_4_reg_n_108,i_out_4_reg_n_109,i_out_4_reg_n_110,i_out_4_reg_n_111,i_out_4_reg_n_112,i_out_4_reg_n_113,i_out_4_reg_n_114,i_out_4_reg_n_115,i_out_4_reg_n_116,i_out_4_reg_n_117,i_out_4_reg_n_118,i_out_4_reg_n_119,i_out_4_reg_n_120,i_out_4_reg_n_121,i_out_4_reg_n_122,i_out_4_reg_n_123,i_out_4_reg_n_124,i_out_4_reg_n_125,i_out_4_reg_n_126,i_out_4_reg_n_127,i_out_4_reg_n_128,i_out_4_reg_n_129,i_out_4_reg_n_130,i_out_4_reg_n_131,i_out_4_reg_n_132,i_out_4_reg_n_133,i_out_4_reg_n_134,i_out_4_reg_n_135,i_out_4_reg_n_136,i_out_4_reg_n_137,i_out_4_reg_n_138,i_out_4_reg_n_139,i_out_4_reg_n_140,i_out_4_reg_n_141,i_out_4_reg_n_142,i_out_4_reg_n_143,i_out_4_reg_n_144,i_out_4_reg_n_145,i_out_4_reg_n_146,i_out_4_reg_n_147,i_out_4_reg_n_148,i_out_4_reg_n_149,i_out_4_reg_n_150,i_out_4_reg_n_151,i_out_4_reg_n_152,i_out_4_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_i_out_4_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    i_out_5_reg
       (.A({i_out_5_reg_i_1[23],i_out_5_reg_i_1[23],i_out_5_reg_i_1[23],i_out_5_reg_i_1[23],i_out_5_reg_i_1[23],i_out_5_reg_i_1[23],i_out_5_reg_i_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_i_out_5_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({nco_inst_1_n_90,nco_inst_1_n_90,nco_inst_1_n_90,nco_inst_1_n_90,nco_inst_1_n_90,nco_inst_1_n_90,nco_inst_1_n_90,nco_inst_1_n_90,nco_inst_1_n_90,nco_inst_1_n_91,nco_inst_1_n_92,nco_inst_1_n_93,nco_inst_1_n_94,nco_inst_1_n_95,nco_inst_1_n_96,nco_inst_1_n_97,nco_inst_1_n_98,nco_inst_1_n_99}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_i_out_5_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_i_out_5_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_i_out_5_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b0),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_i_out_5_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_i_out_5_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_i_out_5_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_i_out_5_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_i_out_5_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({i_out_5_reg_n_106,i_out_5_reg_n_107,i_out_5_reg_n_108,i_out_5_reg_n_109,i_out_5_reg_n_110,i_out_5_reg_n_111,i_out_5_reg_n_112,i_out_5_reg_n_113,i_out_5_reg_n_114,i_out_5_reg_n_115,i_out_5_reg_n_116,i_out_5_reg_n_117,i_out_5_reg_n_118,i_out_5_reg_n_119,i_out_5_reg_n_120,i_out_5_reg_n_121,i_out_5_reg_n_122,i_out_5_reg_n_123,i_out_5_reg_n_124,i_out_5_reg_n_125,i_out_5_reg_n_126,i_out_5_reg_n_127,i_out_5_reg_n_128,i_out_5_reg_n_129,i_out_5_reg_n_130,i_out_5_reg_n_131,i_out_5_reg_n_132,i_out_5_reg_n_133,i_out_5_reg_n_134,i_out_5_reg_n_135,i_out_5_reg_n_136,i_out_5_reg_n_137,i_out_5_reg_n_138,i_out_5_reg_n_139,i_out_5_reg_n_140,i_out_5_reg_n_141,i_out_5_reg_n_142,i_out_5_reg_n_143,i_out_5_reg_n_144,i_out_5_reg_n_145,i_out_5_reg_n_146,i_out_5_reg_n_147,i_out_5_reg_n_148,i_out_5_reg_n_149,i_out_5_reg_n_150,i_out_5_reg_n_151,i_out_5_reg_n_152,i_out_5_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_i_out_5_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    i_out_6_reg
       (.A({interpolate_inst_1_n_77,interpolate_inst_1_n_77,interpolate_inst_1_n_77,interpolate_inst_1_n_77,interpolate_inst_1_n_77,interpolate_inst_1_n_77,interpolate_inst_1_n_77,interpolate_inst_1_n_78,interpolate_inst_1_n_79,interpolate_inst_1_n_80,interpolate_inst_1_n_81,interpolate_inst_1_n_82,interpolate_inst_1_n_83,interpolate_inst_1_n_84,interpolate_inst_1_n_85,interpolate_inst_1_n_86,interpolate_inst_1_n_87,interpolate_inst_1_n_88,interpolate_inst_1_n_89,interpolate_inst_1_n_90,interpolate_inst_1_n_91,interpolate_inst_1_n_92,interpolate_inst_1_n_93,interpolate_inst_1_n_94,interpolate_inst_1_n_95,interpolate_inst_1_n_96,interpolate_inst_1_n_97,interpolate_inst_1_n_98,interpolate_inst_1_n_99,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_i_out_6_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({nco_inst_1_n_120,nco_inst_1_n_120,nco_inst_1_n_120,nco_inst_1_n_120,nco_inst_1_n_120,nco_inst_1_n_120,nco_inst_1_n_120,nco_inst_1_n_120,nco_inst_1_n_120,nco_inst_1_n_121,nco_inst_1_n_122,nco_inst_1_n_123,nco_inst_1_n_124,nco_inst_1_n_125,nco_inst_1_n_126,nco_inst_1_n_127,nco_inst_1_n_128,nco_inst_1_n_129}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_i_out_6_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_i_out_6_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_i_out_6_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b0),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_i_out_6_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_i_out_6_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_i_out_6_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_i_out_6_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_i_out_6_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({i_out_6_reg_n_106,i_out_6_reg_n_107,i_out_6_reg_n_108,i_out_6_reg_n_109,i_out_6_reg_n_110,i_out_6_reg_n_111,i_out_6_reg_n_112,i_out_6_reg_n_113,i_out_6_reg_n_114,i_out_6_reg_n_115,i_out_6_reg_n_116,i_out_6_reg_n_117,i_out_6_reg_n_118,i_out_6_reg_n_119,i_out_6_reg_n_120,i_out_6_reg_n_121,i_out_6_reg_n_122,i_out_6_reg_n_123,i_out_6_reg_n_124,i_out_6_reg_n_125,i_out_6_reg_n_126,i_out_6_reg_n_127,i_out_6_reg_n_128,i_out_6_reg_n_129,i_out_6_reg_n_130,i_out_6_reg_n_131,i_out_6_reg_n_132,i_out_6_reg_n_133,i_out_6_reg_n_134,i_out_6_reg_n_135,i_out_6_reg_n_136,i_out_6_reg_n_137,i_out_6_reg_n_138,i_out_6_reg_n_139,i_out_6_reg_n_140,i_out_6_reg_n_141,i_out_6_reg_n_142,i_out_6_reg_n_143,i_out_6_reg_n_144,i_out_6_reg_n_145,i_out_6_reg_n_146,i_out_6_reg_n_147,i_out_6_reg_n_148,i_out_6_reg_n_149,i_out_6_reg_n_150,i_out_6_reg_n_151,i_out_6_reg_n_152,i_out_6_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_i_out_6_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    i_out_7_reg
       (.A({i_out_7_reg_i_1[23],i_out_7_reg_i_1[23],i_out_7_reg_i_1[23],i_out_7_reg_i_1[23],i_out_7_reg_i_1[23],i_out_7_reg_i_1[23],i_out_7_reg_i_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_i_out_7_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({nco_inst_1_n_130,nco_inst_1_n_130,nco_inst_1_n_130,nco_inst_1_n_130,nco_inst_1_n_130,nco_inst_1_n_130,nco_inst_1_n_130,nco_inst_1_n_130,nco_inst_1_n_130,nco_inst_1_n_131,nco_inst_1_n_132,nco_inst_1_n_133,nco_inst_1_n_134,nco_inst_1_n_135,nco_inst_1_n_136,nco_inst_1_n_137,nco_inst_1_n_138,nco_inst_1_n_139}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_i_out_7_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_i_out_7_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_i_out_7_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b0),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_i_out_7_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_i_out_7_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_i_out_7_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_i_out_7_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_i_out_7_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({i_out_7_reg_n_106,i_out_7_reg_n_107,i_out_7_reg_n_108,i_out_7_reg_n_109,i_out_7_reg_n_110,i_out_7_reg_n_111,i_out_7_reg_n_112,i_out_7_reg_n_113,i_out_7_reg_n_114,i_out_7_reg_n_115,i_out_7_reg_n_116,i_out_7_reg_n_117,i_out_7_reg_n_118,i_out_7_reg_n_119,i_out_7_reg_n_120,i_out_7_reg_n_121,i_out_7_reg_n_122,i_out_7_reg_n_123,i_out_7_reg_n_124,i_out_7_reg_n_125,i_out_7_reg_n_126,i_out_7_reg_n_127,i_out_7_reg_n_128,i_out_7_reg_n_129,i_out_7_reg_n_130,i_out_7_reg_n_131,i_out_7_reg_n_132,i_out_7_reg_n_133,i_out_7_reg_n_134,i_out_7_reg_n_135,i_out_7_reg_n_136,i_out_7_reg_n_137,i_out_7_reg_n_138,i_out_7_reg_n_139,i_out_7_reg_n_140,i_out_7_reg_n_141,i_out_7_reg_n_142,i_out_7_reg_n_143,i_out_7_reg_n_144,i_out_7_reg_n_145,i_out_7_reg_n_146,i_out_7_reg_n_147,i_out_7_reg_n_148,i_out_7_reg_n_149,i_out_7_reg_n_150,i_out_7_reg_n_151,i_out_7_reg_n_152,i_out_7_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_i_out_7_reg_UNDERFLOW_UNCONNECTED));
  interpolate interpolate_inst_1
       (.A({interpolate_inst_1_n_1,interpolate_inst_1_n_2,interpolate_inst_1_n_3,interpolate_inst_1_n_4,interpolate_inst_1_n_5,interpolate_inst_1_n_6,interpolate_inst_1_n_7,interpolate_inst_1_n_8,interpolate_inst_1_n_9,interpolate_inst_1_n_10,interpolate_inst_1_n_11,interpolate_inst_1_n_12,interpolate_inst_1_n_13,interpolate_inst_1_n_14,interpolate_inst_1_n_15,interpolate_inst_1_n_16,interpolate_inst_1_n_17,interpolate_inst_1_n_18,interpolate_inst_1_n_19,interpolate_inst_1_n_20,interpolate_inst_1_n_21,interpolate_inst_1_n_22,i_out_5_reg_i_23[0]}),
        .O111(O111),
        .O112(O112),
        .O113(O113),
        .Q(Q),
        .S(S),
        .clk(clk),
        .i_out_0_reg({interpolate_inst_1_n_32,interpolate_inst_1_n_33,interpolate_inst_1_n_34,interpolate_inst_1_n_35,interpolate_inst_1_n_36,interpolate_inst_1_n_37,interpolate_inst_1_n_38,interpolate_inst_1_n_39,interpolate_inst_1_n_40,interpolate_inst_1_n_41,interpolate_inst_1_n_42,interpolate_inst_1_n_43,interpolate_inst_1_n_44,interpolate_inst_1_n_45,interpolate_inst_1_n_46,interpolate_inst_1_n_47,interpolate_inst_1_n_48,interpolate_inst_1_n_49,interpolate_inst_1_n_50,interpolate_inst_1_n_51,interpolate_inst_1_n_52,interpolate_inst_1_n_53}),
        .i_out_1_reg_i_22(i_out_1_reg_i_22),
        .i_out_3_reg_i_23(i_out_3_reg_i_23),
        .i_out_4_reg({interpolate_inst_1_n_55,interpolate_inst_1_n_56,interpolate_inst_1_n_57,interpolate_inst_1_n_58,interpolate_inst_1_n_59,interpolate_inst_1_n_60,interpolate_inst_1_n_61,interpolate_inst_1_n_62,interpolate_inst_1_n_63,interpolate_inst_1_n_64,interpolate_inst_1_n_65,interpolate_inst_1_n_66,interpolate_inst_1_n_67,interpolate_inst_1_n_68,interpolate_inst_1_n_69,interpolate_inst_1_n_70,interpolate_inst_1_n_71,interpolate_inst_1_n_72,interpolate_inst_1_n_73,interpolate_inst_1_n_74,interpolate_inst_1_n_75,interpolate_inst_1_n_76}),
        .i_out_5_reg_i_22(i_out_5_reg_i_22),
        .i_out_5_reg_i_23(i_out_5_reg_i_23[1]),
        .i_out_6_reg({interpolate_inst_1_n_77,interpolate_inst_1_n_78,interpolate_inst_1_n_79,interpolate_inst_1_n_80,interpolate_inst_1_n_81,interpolate_inst_1_n_82,interpolate_inst_1_n_83,interpolate_inst_1_n_84,interpolate_inst_1_n_85,interpolate_inst_1_n_86,interpolate_inst_1_n_87,interpolate_inst_1_n_88,interpolate_inst_1_n_89,interpolate_inst_1_n_90,interpolate_inst_1_n_91,interpolate_inst_1_n_92,interpolate_inst_1_n_93,interpolate_inst_1_n_94,interpolate_inst_1_n_95,interpolate_inst_1_n_96,interpolate_inst_1_n_97,interpolate_inst_1_n_98,interpolate_inst_1_n_99}),
        .i_out_7_reg_i_23(i_out_7_reg_i_23),
        .output_tx_am_ack(output_tx_am_ack),
        .p_0_in(p_0_in),
        .\s_output_am_out_reg[23] (\s_output_am_out_reg[23] [15:8]),
        .\s_output_am_out_reg[23]_0 (\s_output_am_out_reg[23]_0 ));
  interpolate_0 interpolate_inst_2
       (.A({interpolate_inst_2_n_0,interpolate_inst_2_n_1,interpolate_inst_2_n_2,interpolate_inst_2_n_3,interpolate_inst_2_n_4,interpolate_inst_2_n_5,interpolate_inst_2_n_6,interpolate_inst_2_n_7,interpolate_inst_2_n_8,interpolate_inst_2_n_9,interpolate_inst_2_n_10,interpolate_inst_2_n_11,interpolate_inst_2_n_12,interpolate_inst_2_n_13,interpolate_inst_2_n_14,interpolate_inst_2_n_15,interpolate_inst_2_n_16,interpolate_inst_2_n_17,interpolate_inst_2_n_18,interpolate_inst_2_n_19,interpolate_inst_2_n_20,interpolate_inst_2_n_21,out_20_0}),
        .O117(O117),
        .O118(O118),
        .O119(O119),
        .Q({interpolate_inst_2_n_31,interpolate_inst_2_n_32,interpolate_inst_2_n_33,interpolate_inst_2_n_34,interpolate_inst_2_n_35,interpolate_inst_2_n_36,interpolate_inst_2_n_37,interpolate_inst_2_n_38,interpolate_inst_2_n_39,interpolate_inst_2_n_40,interpolate_inst_2_n_41,interpolate_inst_2_n_42,interpolate_inst_2_n_43,interpolate_inst_2_n_44,interpolate_inst_2_n_45,interpolate_inst_2_n_46,interpolate_inst_2_n_47,interpolate_inst_2_n_48,interpolate_inst_2_n_49,interpolate_inst_2_n_50,interpolate_inst_2_n_51,interpolate_inst_2_n_52}),
        .clk(clk),
        .\delta_reg[7]_0 (\delta_reg[7] ),
        .out_10_i_1(out_10_i_1),
        .out_10_i_22(out_10_i_22),
        .out_30_i_23(out_30_i_23),
        .out_40({interpolate_inst_2_n_54,interpolate_inst_2_n_55,interpolate_inst_2_n_56,interpolate_inst_2_n_57,interpolate_inst_2_n_58,interpolate_inst_2_n_59,interpolate_inst_2_n_60,interpolate_inst_2_n_61,interpolate_inst_2_n_62,interpolate_inst_2_n_63,interpolate_inst_2_n_64,interpolate_inst_2_n_65,interpolate_inst_2_n_66,interpolate_inst_2_n_67,interpolate_inst_2_n_68,interpolate_inst_2_n_69,interpolate_inst_2_n_70,interpolate_inst_2_n_71,interpolate_inst_2_n_72,interpolate_inst_2_n_73,interpolate_inst_2_n_74,interpolate_inst_2_n_75}),
        .out_50_i_22(out_50_i_22),
        .out_50_i_23(out_50_i_23),
        .out_60({interpolate_inst_2_n_76,interpolate_inst_2_n_77,interpolate_inst_2_n_78,interpolate_inst_2_n_79,interpolate_inst_2_n_80,interpolate_inst_2_n_81,interpolate_inst_2_n_82,interpolate_inst_2_n_83,interpolate_inst_2_n_84,interpolate_inst_2_n_85,interpolate_inst_2_n_86,interpolate_inst_2_n_87,interpolate_inst_2_n_88,interpolate_inst_2_n_89,interpolate_inst_2_n_90,interpolate_inst_2_n_91,interpolate_inst_2_n_92,interpolate_inst_2_n_93,interpolate_inst_2_n_94,interpolate_inst_2_n_95,interpolate_inst_2_n_96,interpolate_inst_2_n_97,interpolate_inst_2_n_98}),
        .out_70_i_23(out_70_i_23),
        .\s_output_am_out_reg[3] (\s_output_am_out_reg[3] ),
        .\s_output_am_out_reg[7] (\s_output_am_out_reg[23] [7:0]),
        .\s_output_am_out_reg[7]_0 (\s_output_am_out_reg[7] ));
  nco nco_inst_1
       (.DOADO({nco_inst_1_n_0,nco_inst_1_n_1,nco_inst_1_n_2,nco_inst_1_n_3,nco_inst_1_n_4,nco_inst_1_n_5,nco_inst_1_n_6,nco_inst_1_n_7,nco_inst_1_n_8,nco_inst_1_n_9}),
        .DOBDO({nco_inst_1_n_10,nco_inst_1_n_11,nco_inst_1_n_12,nco_inst_1_n_13,nco_inst_1_n_14,nco_inst_1_n_15,nco_inst_1_n_16,nco_inst_1_n_17,nco_inst_1_n_18,nco_inst_1_n_19}),
        .Q(frequency),
        .clk(clk),
        .i_out_2_reg({nco_inst_1_n_40,nco_inst_1_n_41,nco_inst_1_n_42,nco_inst_1_n_43,nco_inst_1_n_44,nco_inst_1_n_45,nco_inst_1_n_46,nco_inst_1_n_47,nco_inst_1_n_48,nco_inst_1_n_49}),
        .i_out_3_reg({nco_inst_1_n_50,nco_inst_1_n_51,nco_inst_1_n_52,nco_inst_1_n_53,nco_inst_1_n_54,nco_inst_1_n_55,nco_inst_1_n_56,nco_inst_1_n_57,nco_inst_1_n_58,nco_inst_1_n_59}),
        .i_out_4_reg({nco_inst_1_n_80,nco_inst_1_n_81,nco_inst_1_n_82,nco_inst_1_n_83,nco_inst_1_n_84,nco_inst_1_n_85,nco_inst_1_n_86,nco_inst_1_n_87,nco_inst_1_n_88,nco_inst_1_n_89}),
        .i_out_5_reg({nco_inst_1_n_90,nco_inst_1_n_91,nco_inst_1_n_92,nco_inst_1_n_93,nco_inst_1_n_94,nco_inst_1_n_95,nco_inst_1_n_96,nco_inst_1_n_97,nco_inst_1_n_98,nco_inst_1_n_99}),
        .i_out_6_reg({nco_inst_1_n_120,nco_inst_1_n_121,nco_inst_1_n_122,nco_inst_1_n_123,nco_inst_1_n_124,nco_inst_1_n_125,nco_inst_1_n_126,nco_inst_1_n_127,nco_inst_1_n_128,nco_inst_1_n_129}),
        .i_out_7_reg({nco_inst_1_n_130,nco_inst_1_n_131,nco_inst_1_n_132,nco_inst_1_n_133,nco_inst_1_n_134,nco_inst_1_n_135,nco_inst_1_n_136,nco_inst_1_n_137,nco_inst_1_n_138,nco_inst_1_n_139}),
        .out_00({nco_inst_1_n_20,nco_inst_1_n_21,nco_inst_1_n_22,nco_inst_1_n_23,nco_inst_1_n_24,nco_inst_1_n_25,nco_inst_1_n_26,nco_inst_1_n_27,nco_inst_1_n_28,nco_inst_1_n_29}),
        .out_10({nco_inst_1_n_30,nco_inst_1_n_31,nco_inst_1_n_32,nco_inst_1_n_33,nco_inst_1_n_34,nco_inst_1_n_35,nco_inst_1_n_36,nco_inst_1_n_37,nco_inst_1_n_38,nco_inst_1_n_39}),
        .out_20({nco_inst_1_n_60,nco_inst_1_n_61,nco_inst_1_n_62,nco_inst_1_n_63,nco_inst_1_n_64,nco_inst_1_n_65,nco_inst_1_n_66,nco_inst_1_n_67,nco_inst_1_n_68,nco_inst_1_n_69}),
        .out_30({nco_inst_1_n_70,nco_inst_1_n_71,nco_inst_1_n_72,nco_inst_1_n_73,nco_inst_1_n_74,nco_inst_1_n_75,nco_inst_1_n_76,nco_inst_1_n_77,nco_inst_1_n_78,nco_inst_1_n_79}),
        .out_40({nco_inst_1_n_100,nco_inst_1_n_101,nco_inst_1_n_102,nco_inst_1_n_103,nco_inst_1_n_104,nco_inst_1_n_105,nco_inst_1_n_106,nco_inst_1_n_107,nco_inst_1_n_108,nco_inst_1_n_109}),
        .out_50({nco_inst_1_n_110,nco_inst_1_n_111,nco_inst_1_n_112,nco_inst_1_n_113,nco_inst_1_n_114,nco_inst_1_n_115,nco_inst_1_n_116,nco_inst_1_n_117,nco_inst_1_n_118,nco_inst_1_n_119}),
        .out_60({nco_inst_1_n_140,nco_inst_1_n_141,nco_inst_1_n_142,nco_inst_1_n_143,nco_inst_1_n_144,nco_inst_1_n_145,nco_inst_1_n_146,nco_inst_1_n_147,nco_inst_1_n_148,nco_inst_1_n_149}),
        .out_70({nco_inst_1_n_150,nco_inst_1_n_151,nco_inst_1_n_152,nco_inst_1_n_153,nco_inst_1_n_154,nco_inst_1_n_155,nco_inst_1_n_156,nco_inst_1_n_157,nco_inst_1_n_158,nco_inst_1_n_159}));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    out_00
       (.A({interpolate_inst_2_n_31,interpolate_inst_2_n_31,interpolate_inst_2_n_31,interpolate_inst_2_n_31,interpolate_inst_2_n_31,interpolate_inst_2_n_31,interpolate_inst_2_n_31,interpolate_inst_2_n_32,interpolate_inst_2_n_33,interpolate_inst_2_n_34,interpolate_inst_2_n_35,interpolate_inst_2_n_36,interpolate_inst_2_n_37,interpolate_inst_2_n_38,interpolate_inst_2_n_39,interpolate_inst_2_n_40,interpolate_inst_2_n_41,interpolate_inst_2_n_42,interpolate_inst_2_n_43,interpolate_inst_2_n_44,interpolate_inst_2_n_45,interpolate_inst_2_n_46,interpolate_inst_2_n_47,interpolate_inst_2_n_48,interpolate_inst_2_n_49,interpolate_inst_2_n_50,interpolate_inst_2_n_51,interpolate_inst_2_n_52,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_out_00_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({nco_inst_1_n_20,nco_inst_1_n_20,nco_inst_1_n_20,nco_inst_1_n_20,nco_inst_1_n_20,nco_inst_1_n_20,nco_inst_1_n_20,nco_inst_1_n_20,nco_inst_1_n_20,nco_inst_1_n_21,nco_inst_1_n_22,nco_inst_1_n_23,nco_inst_1_n_24,nco_inst_1_n_25,nco_inst_1_n_26,nco_inst_1_n_27,nco_inst_1_n_28,nco_inst_1_n_29}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_out_00_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_out_00_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_out_00_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_out_00_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_out_00_OVERFLOW_UNCONNECTED),
        .P({NLW_out_00_P_UNCONNECTED[47:33],out_0,NLW_out_00_P_UNCONNECTED[0]}),
        .PATTERNBDETECT(NLW_out_00_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_out_00_PATTERNDETECT_UNCONNECTED),
        .PCIN({i_out_0_reg_n_106,i_out_0_reg_n_107,i_out_0_reg_n_108,i_out_0_reg_n_109,i_out_0_reg_n_110,i_out_0_reg_n_111,i_out_0_reg_n_112,i_out_0_reg_n_113,i_out_0_reg_n_114,i_out_0_reg_n_115,i_out_0_reg_n_116,i_out_0_reg_n_117,i_out_0_reg_n_118,i_out_0_reg_n_119,i_out_0_reg_n_120,i_out_0_reg_n_121,i_out_0_reg_n_122,i_out_0_reg_n_123,i_out_0_reg_n_124,i_out_0_reg_n_125,i_out_0_reg_n_126,i_out_0_reg_n_127,i_out_0_reg_n_128,i_out_0_reg_n_129,i_out_0_reg_n_130,i_out_0_reg_n_131,i_out_0_reg_n_132,i_out_0_reg_n_133,i_out_0_reg_n_134,i_out_0_reg_n_135,i_out_0_reg_n_136,i_out_0_reg_n_137,i_out_0_reg_n_138,i_out_0_reg_n_139,i_out_0_reg_n_140,i_out_0_reg_n_141,i_out_0_reg_n_142,i_out_0_reg_n_143,i_out_0_reg_n_144,i_out_0_reg_n_145,i_out_0_reg_n_146,i_out_0_reg_n_147,i_out_0_reg_n_148,i_out_0_reg_n_149,i_out_0_reg_n_150,i_out_0_reg_n_151,i_out_0_reg_n_152,i_out_0_reg_n_153}),
        .PCOUT(NLW_out_00_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_out_00_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    out_10
       (.A({out_10_i_1_0[23],out_10_i_1_0[23],out_10_i_1_0[23],out_10_i_1_0[23],out_10_i_1_0[23],out_10_i_1_0[23],out_10_i_1_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_out_10_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({nco_inst_1_n_30,nco_inst_1_n_30,nco_inst_1_n_30,nco_inst_1_n_30,nco_inst_1_n_30,nco_inst_1_n_30,nco_inst_1_n_30,nco_inst_1_n_30,nco_inst_1_n_30,nco_inst_1_n_31,nco_inst_1_n_32,nco_inst_1_n_33,nco_inst_1_n_34,nco_inst_1_n_35,nco_inst_1_n_36,nco_inst_1_n_37,nco_inst_1_n_38,nco_inst_1_n_39}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_out_10_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_out_10_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_out_10_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_out_10_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_out_10_OVERFLOW_UNCONNECTED),
        .P({NLW_out_10_P_UNCONNECTED[47:33],out_1,NLW_out_10_P_UNCONNECTED[0]}),
        .PATTERNBDETECT(NLW_out_10_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_out_10_PATTERNDETECT_UNCONNECTED),
        .PCIN({i_out_1_reg_n_106,i_out_1_reg_n_107,i_out_1_reg_n_108,i_out_1_reg_n_109,i_out_1_reg_n_110,i_out_1_reg_n_111,i_out_1_reg_n_112,i_out_1_reg_n_113,i_out_1_reg_n_114,i_out_1_reg_n_115,i_out_1_reg_n_116,i_out_1_reg_n_117,i_out_1_reg_n_118,i_out_1_reg_n_119,i_out_1_reg_n_120,i_out_1_reg_n_121,i_out_1_reg_n_122,i_out_1_reg_n_123,i_out_1_reg_n_124,i_out_1_reg_n_125,i_out_1_reg_n_126,i_out_1_reg_n_127,i_out_1_reg_n_128,i_out_1_reg_n_129,i_out_1_reg_n_130,i_out_1_reg_n_131,i_out_1_reg_n_132,i_out_1_reg_n_133,i_out_1_reg_n_134,i_out_1_reg_n_135,i_out_1_reg_n_136,i_out_1_reg_n_137,i_out_1_reg_n_138,i_out_1_reg_n_139,i_out_1_reg_n_140,i_out_1_reg_n_141,i_out_1_reg_n_142,i_out_1_reg_n_143,i_out_1_reg_n_144,i_out_1_reg_n_145,i_out_1_reg_n_146,i_out_1_reg_n_147,i_out_1_reg_n_148,i_out_1_reg_n_149,i_out_1_reg_n_150,i_out_1_reg_n_151,i_out_1_reg_n_152,i_out_1_reg_n_153}),
        .PCOUT(NLW_out_10_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_out_10_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    out_20
       (.A({interpolate_inst_2_n_0,interpolate_inst_2_n_0,interpolate_inst_2_n_0,interpolate_inst_2_n_0,interpolate_inst_2_n_0,interpolate_inst_2_n_0,interpolate_inst_2_n_0,interpolate_inst_2_n_1,interpolate_inst_2_n_2,interpolate_inst_2_n_3,interpolate_inst_2_n_4,interpolate_inst_2_n_5,interpolate_inst_2_n_6,interpolate_inst_2_n_7,interpolate_inst_2_n_8,interpolate_inst_2_n_9,interpolate_inst_2_n_10,interpolate_inst_2_n_11,interpolate_inst_2_n_12,interpolate_inst_2_n_13,interpolate_inst_2_n_14,interpolate_inst_2_n_15,interpolate_inst_2_n_16,interpolate_inst_2_n_17,interpolate_inst_2_n_18,interpolate_inst_2_n_19,interpolate_inst_2_n_20,interpolate_inst_2_n_21,out_20_0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_out_20_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({nco_inst_1_n_60,nco_inst_1_n_60,nco_inst_1_n_60,nco_inst_1_n_60,nco_inst_1_n_60,nco_inst_1_n_60,nco_inst_1_n_60,nco_inst_1_n_60,nco_inst_1_n_60,nco_inst_1_n_61,nco_inst_1_n_62,nco_inst_1_n_63,nco_inst_1_n_64,nco_inst_1_n_65,nco_inst_1_n_66,nco_inst_1_n_67,nco_inst_1_n_68,nco_inst_1_n_69}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_out_20_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_out_20_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_out_20_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_out_20_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_out_20_OVERFLOW_UNCONNECTED),
        .P({NLW_out_20_P_UNCONNECTED[47:33],out_2,NLW_out_20_P_UNCONNECTED[0]}),
        .PATTERNBDETECT(NLW_out_20_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_out_20_PATTERNDETECT_UNCONNECTED),
        .PCIN({i_out_2_reg_n_106,i_out_2_reg_n_107,i_out_2_reg_n_108,i_out_2_reg_n_109,i_out_2_reg_n_110,i_out_2_reg_n_111,i_out_2_reg_n_112,i_out_2_reg_n_113,i_out_2_reg_n_114,i_out_2_reg_n_115,i_out_2_reg_n_116,i_out_2_reg_n_117,i_out_2_reg_n_118,i_out_2_reg_n_119,i_out_2_reg_n_120,i_out_2_reg_n_121,i_out_2_reg_n_122,i_out_2_reg_n_123,i_out_2_reg_n_124,i_out_2_reg_n_125,i_out_2_reg_n_126,i_out_2_reg_n_127,i_out_2_reg_n_128,i_out_2_reg_n_129,i_out_2_reg_n_130,i_out_2_reg_n_131,i_out_2_reg_n_132,i_out_2_reg_n_133,i_out_2_reg_n_134,i_out_2_reg_n_135,i_out_2_reg_n_136,i_out_2_reg_n_137,i_out_2_reg_n_138,i_out_2_reg_n_139,i_out_2_reg_n_140,i_out_2_reg_n_141,i_out_2_reg_n_142,i_out_2_reg_n_143,i_out_2_reg_n_144,i_out_2_reg_n_145,i_out_2_reg_n_146,i_out_2_reg_n_147,i_out_2_reg_n_148,i_out_2_reg_n_149,i_out_2_reg_n_150,i_out_2_reg_n_151,i_out_2_reg_n_152,i_out_2_reg_n_153}),
        .PCOUT(NLW_out_20_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_out_20_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    out_30
       (.A({out_30_i_1[23],out_30_i_1[23],out_30_i_1[23],out_30_i_1[23],out_30_i_1[23],out_30_i_1[23],out_30_i_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_out_30_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({nco_inst_1_n_70,nco_inst_1_n_70,nco_inst_1_n_70,nco_inst_1_n_70,nco_inst_1_n_70,nco_inst_1_n_70,nco_inst_1_n_70,nco_inst_1_n_70,nco_inst_1_n_70,nco_inst_1_n_71,nco_inst_1_n_72,nco_inst_1_n_73,nco_inst_1_n_74,nco_inst_1_n_75,nco_inst_1_n_76,nco_inst_1_n_77,nco_inst_1_n_78,nco_inst_1_n_79}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_out_30_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_out_30_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_out_30_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_out_30_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_out_30_OVERFLOW_UNCONNECTED),
        .P({NLW_out_30_P_UNCONNECTED[47:33],out_3,NLW_out_30_P_UNCONNECTED[0]}),
        .PATTERNBDETECT(NLW_out_30_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_out_30_PATTERNDETECT_UNCONNECTED),
        .PCIN({i_out_3_reg_n_106,i_out_3_reg_n_107,i_out_3_reg_n_108,i_out_3_reg_n_109,i_out_3_reg_n_110,i_out_3_reg_n_111,i_out_3_reg_n_112,i_out_3_reg_n_113,i_out_3_reg_n_114,i_out_3_reg_n_115,i_out_3_reg_n_116,i_out_3_reg_n_117,i_out_3_reg_n_118,i_out_3_reg_n_119,i_out_3_reg_n_120,i_out_3_reg_n_121,i_out_3_reg_n_122,i_out_3_reg_n_123,i_out_3_reg_n_124,i_out_3_reg_n_125,i_out_3_reg_n_126,i_out_3_reg_n_127,i_out_3_reg_n_128,i_out_3_reg_n_129,i_out_3_reg_n_130,i_out_3_reg_n_131,i_out_3_reg_n_132,i_out_3_reg_n_133,i_out_3_reg_n_134,i_out_3_reg_n_135,i_out_3_reg_n_136,i_out_3_reg_n_137,i_out_3_reg_n_138,i_out_3_reg_n_139,i_out_3_reg_n_140,i_out_3_reg_n_141,i_out_3_reg_n_142,i_out_3_reg_n_143,i_out_3_reg_n_144,i_out_3_reg_n_145,i_out_3_reg_n_146,i_out_3_reg_n_147,i_out_3_reg_n_148,i_out_3_reg_n_149,i_out_3_reg_n_150,i_out_3_reg_n_151,i_out_3_reg_n_152,i_out_3_reg_n_153}),
        .PCOUT(NLW_out_30_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_out_30_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    out_40
       (.A({interpolate_inst_2_n_54,interpolate_inst_2_n_54,interpolate_inst_2_n_54,interpolate_inst_2_n_54,interpolate_inst_2_n_54,interpolate_inst_2_n_54,interpolate_inst_2_n_54,interpolate_inst_2_n_55,interpolate_inst_2_n_56,interpolate_inst_2_n_57,interpolate_inst_2_n_58,interpolate_inst_2_n_59,interpolate_inst_2_n_60,interpolate_inst_2_n_61,interpolate_inst_2_n_62,interpolate_inst_2_n_63,interpolate_inst_2_n_64,interpolate_inst_2_n_65,interpolate_inst_2_n_66,interpolate_inst_2_n_67,interpolate_inst_2_n_68,interpolate_inst_2_n_69,interpolate_inst_2_n_70,interpolate_inst_2_n_71,interpolate_inst_2_n_72,interpolate_inst_2_n_73,interpolate_inst_2_n_74,interpolate_inst_2_n_75,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_out_40_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({nco_inst_1_n_100,nco_inst_1_n_100,nco_inst_1_n_100,nco_inst_1_n_100,nco_inst_1_n_100,nco_inst_1_n_100,nco_inst_1_n_100,nco_inst_1_n_100,nco_inst_1_n_100,nco_inst_1_n_101,nco_inst_1_n_102,nco_inst_1_n_103,nco_inst_1_n_104,nco_inst_1_n_105,nco_inst_1_n_106,nco_inst_1_n_107,nco_inst_1_n_108,nco_inst_1_n_109}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_out_40_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_out_40_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_out_40_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_out_40_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_out_40_OVERFLOW_UNCONNECTED),
        .P({NLW_out_40_P_UNCONNECTED[47:33],out_4,NLW_out_40_P_UNCONNECTED[0]}),
        .PATTERNBDETECT(NLW_out_40_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_out_40_PATTERNDETECT_UNCONNECTED),
        .PCIN({i_out_4_reg_n_106,i_out_4_reg_n_107,i_out_4_reg_n_108,i_out_4_reg_n_109,i_out_4_reg_n_110,i_out_4_reg_n_111,i_out_4_reg_n_112,i_out_4_reg_n_113,i_out_4_reg_n_114,i_out_4_reg_n_115,i_out_4_reg_n_116,i_out_4_reg_n_117,i_out_4_reg_n_118,i_out_4_reg_n_119,i_out_4_reg_n_120,i_out_4_reg_n_121,i_out_4_reg_n_122,i_out_4_reg_n_123,i_out_4_reg_n_124,i_out_4_reg_n_125,i_out_4_reg_n_126,i_out_4_reg_n_127,i_out_4_reg_n_128,i_out_4_reg_n_129,i_out_4_reg_n_130,i_out_4_reg_n_131,i_out_4_reg_n_132,i_out_4_reg_n_133,i_out_4_reg_n_134,i_out_4_reg_n_135,i_out_4_reg_n_136,i_out_4_reg_n_137,i_out_4_reg_n_138,i_out_4_reg_n_139,i_out_4_reg_n_140,i_out_4_reg_n_141,i_out_4_reg_n_142,i_out_4_reg_n_143,i_out_4_reg_n_144,i_out_4_reg_n_145,i_out_4_reg_n_146,i_out_4_reg_n_147,i_out_4_reg_n_148,i_out_4_reg_n_149,i_out_4_reg_n_150,i_out_4_reg_n_151,i_out_4_reg_n_152,i_out_4_reg_n_153}),
        .PCOUT(NLW_out_40_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_out_40_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    out_50
       (.A({out_50_i_1[23],out_50_i_1[23],out_50_i_1[23],out_50_i_1[23],out_50_i_1[23],out_50_i_1[23],out_50_i_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_out_50_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({nco_inst_1_n_110,nco_inst_1_n_110,nco_inst_1_n_110,nco_inst_1_n_110,nco_inst_1_n_110,nco_inst_1_n_110,nco_inst_1_n_110,nco_inst_1_n_110,nco_inst_1_n_110,nco_inst_1_n_111,nco_inst_1_n_112,nco_inst_1_n_113,nco_inst_1_n_114,nco_inst_1_n_115,nco_inst_1_n_116,nco_inst_1_n_117,nco_inst_1_n_118,nco_inst_1_n_119}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_out_50_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_out_50_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_out_50_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_out_50_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_out_50_OVERFLOW_UNCONNECTED),
        .P({NLW_out_50_P_UNCONNECTED[47:33],out_5,NLW_out_50_P_UNCONNECTED[0]}),
        .PATTERNBDETECT(NLW_out_50_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_out_50_PATTERNDETECT_UNCONNECTED),
        .PCIN({i_out_5_reg_n_106,i_out_5_reg_n_107,i_out_5_reg_n_108,i_out_5_reg_n_109,i_out_5_reg_n_110,i_out_5_reg_n_111,i_out_5_reg_n_112,i_out_5_reg_n_113,i_out_5_reg_n_114,i_out_5_reg_n_115,i_out_5_reg_n_116,i_out_5_reg_n_117,i_out_5_reg_n_118,i_out_5_reg_n_119,i_out_5_reg_n_120,i_out_5_reg_n_121,i_out_5_reg_n_122,i_out_5_reg_n_123,i_out_5_reg_n_124,i_out_5_reg_n_125,i_out_5_reg_n_126,i_out_5_reg_n_127,i_out_5_reg_n_128,i_out_5_reg_n_129,i_out_5_reg_n_130,i_out_5_reg_n_131,i_out_5_reg_n_132,i_out_5_reg_n_133,i_out_5_reg_n_134,i_out_5_reg_n_135,i_out_5_reg_n_136,i_out_5_reg_n_137,i_out_5_reg_n_138,i_out_5_reg_n_139,i_out_5_reg_n_140,i_out_5_reg_n_141,i_out_5_reg_n_142,i_out_5_reg_n_143,i_out_5_reg_n_144,i_out_5_reg_n_145,i_out_5_reg_n_146,i_out_5_reg_n_147,i_out_5_reg_n_148,i_out_5_reg_n_149,i_out_5_reg_n_150,i_out_5_reg_n_151,i_out_5_reg_n_152,i_out_5_reg_n_153}),
        .PCOUT(NLW_out_50_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_out_50_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    out_60
       (.A({interpolate_inst_2_n_76,interpolate_inst_2_n_76,interpolate_inst_2_n_76,interpolate_inst_2_n_76,interpolate_inst_2_n_76,interpolate_inst_2_n_76,interpolate_inst_2_n_76,interpolate_inst_2_n_77,interpolate_inst_2_n_78,interpolate_inst_2_n_79,interpolate_inst_2_n_80,interpolate_inst_2_n_81,interpolate_inst_2_n_82,interpolate_inst_2_n_83,interpolate_inst_2_n_84,interpolate_inst_2_n_85,interpolate_inst_2_n_86,interpolate_inst_2_n_87,interpolate_inst_2_n_88,interpolate_inst_2_n_89,interpolate_inst_2_n_90,interpolate_inst_2_n_91,interpolate_inst_2_n_92,interpolate_inst_2_n_93,interpolate_inst_2_n_94,interpolate_inst_2_n_95,interpolate_inst_2_n_96,interpolate_inst_2_n_97,interpolate_inst_2_n_98,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_out_60_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({nco_inst_1_n_140,nco_inst_1_n_140,nco_inst_1_n_140,nco_inst_1_n_140,nco_inst_1_n_140,nco_inst_1_n_140,nco_inst_1_n_140,nco_inst_1_n_140,nco_inst_1_n_140,nco_inst_1_n_141,nco_inst_1_n_142,nco_inst_1_n_143,nco_inst_1_n_144,nco_inst_1_n_145,nco_inst_1_n_146,nco_inst_1_n_147,nco_inst_1_n_148,nco_inst_1_n_149}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_out_60_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_out_60_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_out_60_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_out_60_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_out_60_OVERFLOW_UNCONNECTED),
        .P({NLW_out_60_P_UNCONNECTED[47:33],out_6,NLW_out_60_P_UNCONNECTED[0]}),
        .PATTERNBDETECT(NLW_out_60_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_out_60_PATTERNDETECT_UNCONNECTED),
        .PCIN({i_out_6_reg_n_106,i_out_6_reg_n_107,i_out_6_reg_n_108,i_out_6_reg_n_109,i_out_6_reg_n_110,i_out_6_reg_n_111,i_out_6_reg_n_112,i_out_6_reg_n_113,i_out_6_reg_n_114,i_out_6_reg_n_115,i_out_6_reg_n_116,i_out_6_reg_n_117,i_out_6_reg_n_118,i_out_6_reg_n_119,i_out_6_reg_n_120,i_out_6_reg_n_121,i_out_6_reg_n_122,i_out_6_reg_n_123,i_out_6_reg_n_124,i_out_6_reg_n_125,i_out_6_reg_n_126,i_out_6_reg_n_127,i_out_6_reg_n_128,i_out_6_reg_n_129,i_out_6_reg_n_130,i_out_6_reg_n_131,i_out_6_reg_n_132,i_out_6_reg_n_133,i_out_6_reg_n_134,i_out_6_reg_n_135,i_out_6_reg_n_136,i_out_6_reg_n_137,i_out_6_reg_n_138,i_out_6_reg_n_139,i_out_6_reg_n_140,i_out_6_reg_n_141,i_out_6_reg_n_142,i_out_6_reg_n_143,i_out_6_reg_n_144,i_out_6_reg_n_145,i_out_6_reg_n_146,i_out_6_reg_n_147,i_out_6_reg_n_148,i_out_6_reg_n_149,i_out_6_reg_n_150,i_out_6_reg_n_151,i_out_6_reg_n_152,i_out_6_reg_n_153}),
        .PCOUT(NLW_out_60_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_out_60_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    out_70
       (.A({out_70_i_1[23],out_70_i_1[23],out_70_i_1[23],out_70_i_1[23],out_70_i_1[23],out_70_i_1[23],out_70_i_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_out_70_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({nco_inst_1_n_150,nco_inst_1_n_150,nco_inst_1_n_150,nco_inst_1_n_150,nco_inst_1_n_150,nco_inst_1_n_150,nco_inst_1_n_150,nco_inst_1_n_150,nco_inst_1_n_150,nco_inst_1_n_151,nco_inst_1_n_152,nco_inst_1_n_153,nco_inst_1_n_154,nco_inst_1_n_155,nco_inst_1_n_156,nco_inst_1_n_157,nco_inst_1_n_158,nco_inst_1_n_159}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_out_70_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_out_70_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_out_70_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_out_70_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_out_70_OVERFLOW_UNCONNECTED),
        .P({NLW_out_70_P_UNCONNECTED[47:33],out_7,NLW_out_70_P_UNCONNECTED[0]}),
        .PATTERNBDETECT(NLW_out_70_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_out_70_PATTERNDETECT_UNCONNECTED),
        .PCIN({i_out_7_reg_n_106,i_out_7_reg_n_107,i_out_7_reg_n_108,i_out_7_reg_n_109,i_out_7_reg_n_110,i_out_7_reg_n_111,i_out_7_reg_n_112,i_out_7_reg_n_113,i_out_7_reg_n_114,i_out_7_reg_n_115,i_out_7_reg_n_116,i_out_7_reg_n_117,i_out_7_reg_n_118,i_out_7_reg_n_119,i_out_7_reg_n_120,i_out_7_reg_n_121,i_out_7_reg_n_122,i_out_7_reg_n_123,i_out_7_reg_n_124,i_out_7_reg_n_125,i_out_7_reg_n_126,i_out_7_reg_n_127,i_out_7_reg_n_128,i_out_7_reg_n_129,i_out_7_reg_n_130,i_out_7_reg_n_131,i_out_7_reg_n_132,i_out_7_reg_n_133,i_out_7_reg_n_134,i_out_7_reg_n_135,i_out_7_reg_n_136,i_out_7_reg_n_137,i_out_7_reg_n_138,i_out_7_reg_n_139,i_out_7_reg_n_140,i_out_7_reg_n_141,i_out_7_reg_n_142,i_out_7_reg_n_143,i_out_7_reg_n_144,i_out_7_reg_n_145,i_out_7_reg_n_146,i_out_7_reg_n_147,i_out_7_reg_n_148,i_out_7_reg_n_149,i_out_7_reg_n_150,i_out_7_reg_n_151,i_out_7_reg_n_152,i_out_7_reg_n_153}),
        .PCOUT(NLW_out_70_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_out_70_UNDERFLOW_UNCONNECTED));
  FDRE tx_pa_reg
       (.C(clk),
        .CE(control_stb),
        .D(control[1]),
        .Q(tx_pa_OBUF),
        .R(1'b0));
  FDRE tx_rx_reg
       (.C(clk),
        .CE(control_stb),
        .D(control[0]),
        .Q(tx_rx_OBUF),
        .R(1'b0));
endmodule

module user_design
   (control_stb,
    E,
    output_gps_tx_stb,
    \delta_reg[7] ,
    output_am_out,
    S,
    \delta_reg[7]_0 ,
    \delta_reg[3] ,
    dithering_reg,
    tx_pa_reg,
    input_gps_rx_ack,
    input_rs232_rx_ack,
    output_freq_out,
    output_rs232_tx,
    output_gps_tx,
    output_leds,
    output_rs232_tx_stb,
    \leds_reg[0] ,
    internal_rst_reg,
    output_gps_tx_ack,
    Q,
    \last_input_reg[7] ,
    dithering,
    clk,
    input_gps_rx_stb,
    input_rs232_rx_stb,
    \pps_count_reg[31] ,
    output_rs232_tx_ack,
    output_tx_am_ack,
    \output ,
    memory_reg_3,
    pwropt);
  output control_stb;
  output [0:0]E;
  output output_gps_tx_stb;
  output [3:0]\delta_reg[7] ;
  output [15:0]output_am_out;
  output [3:0]S;
  output [3:0]\delta_reg[7]_0 ;
  output [3:0]\delta_reg[3] ;
  output dithering_reg;
  output [1:0]tx_pa_reg;
  output input_gps_rx_ack;
  output input_rs232_rx_ack;
  output [31:0]output_freq_out;
  output [7:0]output_rs232_tx;
  output [7:0]output_gps_tx;
  output [7:0]output_leds;
  output output_rs232_tx_stb;
  output [0:0]\leds_reg[0] ;
  input internal_rst_reg;
  input output_gps_tx_ack;
  input [7:0]Q;
  input [7:0]\last_input_reg[7] ;
  input dithering;
  input clk;
  input input_gps_rx_stb;
  input input_rs232_rx_stb;
  input [31:0]\pps_count_reg[31] ;
  input output_rs232_tx_ack;
  input output_tx_am_ack;
  input [7:0]\output ;
  input [7:0]memory_reg_3;
  input pwropt;

  wire [0:0]E;
  wire [7:0]Q;
  wire [3:0]S;
  wire clk;
  wire control_stb;
  wire [3:0]\delta_reg[3] ;
  wire [3:0]\delta_reg[7] ;
  wire [3:0]\delta_reg[7]_0 ;
  wire dithering;
  wire dithering_reg;
  wire input_gps_rx_ack;
  wire input_gps_rx_stb;
  wire input_rs232_rx_ack;
  wire input_rs232_rx_stb;
  wire internal_rst_reg;
  wire [7:0]\last_input_reg[7] ;
  wire [0:0]\leds_reg[0] ;
  wire main_0_139851204832288_n_1;
  wire main_0_139851204832288_n_101;
  wire main_0_139851204832288_n_75;
  wire main_0_139851204832288_n_84;
  wire [7:0]memory_reg_3;
  wire [7:0]\output ;
  wire [15:0]output_am_out;
  wire [31:0]output_freq_out;
  wire [7:0]output_gps_tx;
  wire output_gps_tx_ack;
  wire output_gps_tx_stb;
  wire [7:0]output_leds;
  wire [7:0]output_rs232_tx;
  wire output_rs232_tx_ack;
  wire output_rs232_tx_stb;
  wire output_tx_am_ack;
  wire [31:0]\pps_count_reg[31] ;
  wire pwropt;
  wire \s_output_am_out_stb[0]_i_1_n_0 ;
  wire \s_output_leds_stb[0]_i_1_n_0 ;
  wire \s_output_rs232_tx_stb[0]_i_1_n_0 ;
  wire [1:0]tx_pa_reg;

  main_0 main_0_139851204832288
       (.E(E),
        .Q(Q),
        .S(S),
        .S_IN1_ACK_reg(\s_output_rs232_tx_stb[0]_i_1_n_0 ),
        .clk(clk),
        .\delta_reg[3] (\delta_reg[3] ),
        .\delta_reg[7] (\delta_reg[7] ),
        .\delta_reg[7]_0 (\delta_reg[7]_0 ),
        .dithering(dithering),
        .dithering_reg(dithering_reg),
        .input_ack_reg(\s_output_am_out_stb[0]_i_1_n_0 ),
        .input_gps_rx_ack(input_gps_rx_ack),
        .input_gps_rx_stb(input_gps_rx_stb),
        .input_rs232_rx_ack(input_rs232_rx_ack),
        .input_rs232_rx_stb(input_rs232_rx_stb),
        .internal_rst_reg(internal_rst_reg),
        .\last_input_reg[7] (\last_input_reg[7] ),
        .\leds_reg[0] (\leds_reg[0] ),
        .memory_reg_3_0(memory_reg_3),
        .\output (\output ),
        .output_am_out(output_am_out),
        .output_freq_out(output_freq_out),
        .output_gps_tx(output_gps_tx),
        .output_gps_tx_ack(output_gps_tx_ack),
        .output_gps_tx_stb(output_gps_tx_stb),
        .output_leds(output_leds),
        .output_rs232_tx(output_rs232_tx),
        .output_rs232_tx_ack(output_rs232_tx_ack),
        .output_rs232_tx_stb(output_rs232_tx_stb),
        .output_tx_am_ack(output_tx_am_ack),
        .\pps_count_reg[31] (\pps_count_reg[31] ),
        .pwropt(pwropt),
        .\s_output_am_out_reg[0]_0 (main_0_139851204832288_n_75),
        .\s_output_am_out_stb_reg[0]_0 (main_0_139851204832288_n_1),
        .\s_output_leds_reg[0]_0 (main_0_139851204832288_n_101),
        .\s_output_leds_stb_reg[0]_0 (\s_output_leds_stb[0]_i_1_n_0 ),
        .\s_output_rs232_tx_reg[0]_0 (main_0_139851204832288_n_84),
        .tx_pa_reg(tx_pa_reg),
        .tx_rx_reg(control_stb));
  LUT3 #(
    .INIT(8'h7C)) 
    \s_output_am_out_stb[0]_i_1 
       (.I0(output_tx_am_ack),
        .I1(main_0_139851204832288_n_75),
        .I2(main_0_139851204832288_n_1),
        .O(\s_output_am_out_stb[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s_output_leds_stb[0]_i_1 
       (.I0(main_0_139851204832288_n_101),
        .I1(\leds_reg[0] ),
        .O(\s_output_leds_stb[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h7C)) 
    \s_output_rs232_tx_stb[0]_i_1 
       (.I0(output_rs232_tx_ack),
        .I1(main_0_139851204832288_n_84),
        .I2(output_rs232_tx_stb),
        .O(\s_output_rs232_tx_stb[0]_i_1_n_0 ));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (weak1, weak0) GSR = GSR_int;
    assign (weak1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
