
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.0 (64-bit)
  **** SW Build 2618608 on Tue Aug 13 20:16:59 MDT 2019
  **** IP Build 2618369 on Tue Aug 13 23:40:29 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/bin/unwrapped/lnx64.o/vivado_hls'
/proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/tps/tcl/tcl8.5/tzdata/America/Los_Angeles can't be opened.
INFO: [HLS 200-10] For user 'shahzadb' on host 'xsjshahzadb40x.xlnx.xilinx.com' (Linux_x86_64 version 3.10.0-693.el7.x86_64) on Wed Aug 14 14:30:12 PDT 2019
INFO: [HLS 200-10] On os "CentOS Linux release 7.4.1708 (Core) "
INFO: [HLS 200-10] In directory '/proj/xsjhdstaff3/shahzadb/HLSprojects/gitRepos/xf_fft/xf_fft/L1/tests/hw/float/fft_1d_snr/testsfft_natural_order/ssr_fft_r4_l16'
Sourcing Tcl script 'run_hls_cmdline.tcl'
INFO: [HLS 200-10] Creating and opening project '/proj/xsjhdstaff3/shahzadb/HLSprojects/gitRepos/xf_fft/xf_fft/L1/tests/hw/float/fft_1d_snr/testsfft_natural_order/ssr_fft_r4_l16/prj_ssr_fft_reg_test_r4_l16_cmdline'.
INFO: [HLS 200-10] Adding design file 'src/main.cpp' to the project
INFO: [HLS 200-10] Adding design file 'src/hls_ssr_fft_data_path.h' to the project
INFO: [HLS 200-10] Adding design file 'src/DEBUG_CONSTANTS.h' to the project
INFO: [HLS 200-10] Adding test bench file 'src/main.cpp' to the project
INFO: [HLS 200-10] Adding test bench file '../../common/verif/fftStimulusIn_L16.verif' to the project
INFO: [HLS 200-10] Adding test bench file '../../common/verif/fftGoldenOut_L16.verif' to the project
INFO: [HLS 200-10] Creating and opening solution '/proj/xsjhdstaff3/shahzadb/HLSprojects/gitRepos/xf_fft/xf_fft/L1/tests/hw/float/fft_1d_snr/testsfft_natural_order/ssr_fft_r4_l16/prj_ssr_fft_reg_test_r4_l16_cmdline/solution-reg-test-r4-l16'.
INFO: [HLS 200-10] Setting target device to 'xczu29dr-ffvf1760-1-i'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../src/main.cpp in debug mode
   Generating csim.exe
The Stimulus file with Path : fftStimulusIn_L16.verif
Dated: 2019-08-14    Running Time : 14:30:22
fiofVerificationReadInputData:din_file
Reading Array:din_file
Trying to Open :fftStimulusIn_L16.verif
Opened input data file :  fftStimulusIn_L16.verif <----Successfully----->...
Dated: 2019-08-14    Running Time : 14:30:22
fiofVerificationReadInputData:golden_output_file
Reading Array:golden_output_file
Trying to Open :fftGoldenOut_L16.verif
Opened input data file :  fftGoldenOut_L16.verif <----Successfully----->...



++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
----------------------------------------------------------------------
Verification Messages:"Floating Point Model" VS. GOLDEN OUTPUT Comparison
----------------------------------------------------------------------
----------------------------------------------------------------------

The Signal to Noise Ratio Compares Signal generated by "FLOATING POINT C++ model" and the "GOLDEN OUTPUT VECTORS ".
The SNR is           :     314.333 db 

Comparing C++ "FLOATING POINT model Output" with the expected "GOLDEN OUTPUT" generated from Octave FFT model. 

Dated: 2019-08-14    Running Time : 14:30:22
####################################---GOLDEN OUTPUT---#######################################
fiofVerificationStart:GOLDEN OUTPUT
Verifying Array:GOLDEN OUTPUT
Starting Verification...
Trying to Open :fftGoldenOut_L16.verif
Opened verification data file :  fftGoldenOut_L16.verif <----Successfully----->...
Verification for data arrayGOLDEN OUTPUT is SUCCCESSFUL !!
************************Error Rate is :0 % ******************
************************Sample Mismatches :0 % ******************
************************Maximum Error Numbers******************
The "MAXIMUM ABSOLUTE ERROR" : 4.01944e-14
The "MAXIMUM REAL ERROR" : 2.84217e-14
The "MAXIMUM IMAG ERROR" : 2.84217e-14
************************Average Error Numbers******************
The "AVERAGE ABSOLUTE ERROR" : 2.06491e-14
The "AVERAGE REAL ERROR" : 2.22045e-15
The "AVERAGE IMAG ERROR" : 5.32907e-15
************************Minimum Error Numbers******************
The "MINIMUM REAL  ERROR" : -2.84217e-14
The "MINIMUM IMAG  ERROR" : -2.84217e-14



Verification of C++ FLOATING POINT model PASSED..... SUCCESS 
VERIFIED.....

----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++





++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
----------------------------------------------------------------------
Verification Messages:"FIXED POINT Model" VS. GOLDEN OUTPUT Comparison
----------------------------------------------------------------------
----------------------------------------------------------------------
Comparing "C++ FIXED POINT model" output with the expected "GOLDEN OUTPUT" generated from Octave FFT model 
The Signal to Noise Ratio Compares Signal generated by "FLOATING POINT C++ model" and the "GOLDEN OUTPUT VECTORS ".
The SNR is           :     143.747 db 

Comparing C++ "FIXED POINT model Output" with the expected "GOLDEN OUTPUT" generated from Octave FFT model. 

Dated: 2019-08-14    Running Time : 14:30:22
####################################---GOLDEN OUTPUT---#######################################
fiofVerificationStart:GOLDEN OUTPUT
Verifying Array:GOLDEN OUTPUT
Starting Verification...
Trying to Open :fftGoldenOut_L16.verif
Opened verification data file :  fftGoldenOut_L16.verif <----Successfully----->...
Verification for data arrayGOLDEN OUTPUT is SUCCCESSFUL !!
************************Error Rate is :0 % ******************
************************Sample Mismatches :0 % ******************
************************Maximum Error Numbers******************
The "MAXIMUM ABSOLUTE ERROR" : 1.38567e-05
The "MAXIMUM REAL ERROR" : 1.19059e-05
The "MAXIMUM IMAG ERROR" : 8.26101e-06
************************Average Error Numbers******************
The "AVERAGE ABSOLUTE ERROR" : 7.11634e-06
The "AVERAGE REAL ERROR" : -6.05889e-07
The "AVERAGE IMAG ERROR" : -7.37438e-07
************************Minimum Error Numbers******************
The "MINIMUM REAL  ERROR" : -1.30615e-05
The "MINIMUM IMAG  ERROR" : -9.21802e-06



Verification of "C++ FIXED POINT model" PASSED..... SUCCESS 
VERIFIED.....


----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++





++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
----------------------------------------------------------------------
Verification Messages:"FIXED POINT Model" VS. "FLOATING POINT MODEL" Comparison
----------------------------------------------------------------------
----------------------------------------------------------------------
Comparing "C++ FIXED POINT model" output with "FLOATING POINT MODEL" output 
The Signal to Noise Ratio Compares Signal generated by "FLOATING POINT C++ model" and the "FLOATING POINT MODEL".
The SNR is           :     143.747 db 

----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++


----------------------------------------------------------------------
----------------------------------------------------------------------
COSIM Relevant Verification Messages----------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Comparing RTL output with C++ FIXED POINT model, BIT-TRUE Model Verification 
This message is useful for -----COSIM--- only otherwise it compare C++ model with itself......... 
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
FIXED POINT "C++ MODEL"  output and the synthesized FIXED POINT "RTL MODEL" outputs matched..... SUCCESS 
VERIFIED.....

----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------

$$$$$$$$$$$$$$$$$$$$$$
OVERL ALL Simulation was a SUCCESS Done with L=16  R=4
$$$$$$$$$$$$$$$$$$$$$$$$$

INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
[2Kvivado_hls> [12C[2Kvivado_hls> [12C[2Kvivado_hls> c[13C[2Kvivado_hls> cs[14C[2Kvivado_hls> csi[15C[2Kvivado_hls> csim[16C[2Kvivado_hls> csim_[17C[2Kvivado_hls> csim_d[18C[2Kvivado_hls> csim_de[19C[2Kvivado_hls> csim_design[23C[2Kvivado_hls> csim_design [24C[2Kvivado_hls> csim_design -[25C[2Kvivado_hls> csim_design -c[26C[2Kvivado_hls> csim_design -cl[27C[2Kvivado_hls> csim_design -cle[28C[2Kvivado_hls> csim_design -clea[29C[2Kvivado_hls> csim_design -clean[30C
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../src/main.cpp in debug mode
   Generating csim.exe
The Stimulus file with Path : fftStimulusIn_L16.verif
Dated: 2019-08-14    Running Time : 14:31:14
fiofVerificationReadInputData:din_file
Reading Array:din_file
Trying to Open :fftStimulusIn_L16.verif
Opened input data file :  fftStimulusIn_L16.verif <----Successfully----->...
Dated: 2019-08-14    Running Time : 14:31:14
fiofVerificationReadInputData:golden_output_file
Reading Array:golden_output_file
Trying to Open :fftGoldenOut_L16.verif
Opened input data file :  fftGoldenOut_L16.verif <----Successfully----->...



++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
----------------------------------------------------------------------
Verification Messages:"Floating Point Model" VS. GOLDEN OUTPUT Comparison
----------------------------------------------------------------------
----------------------------------------------------------------------

The Signal to Noise Ratio Compares Signal generated by "FLOATING POINT C++ model" and the "GOLDEN OUTPUT VECTORS ".
The SNR is           :     314.333 db 

Comparing C++ "FLOATING POINT model Output" with the expected "GOLDEN OUTPUT" generated from Octave FFT model. 

Dated: 2019-08-14    Running Time : 14:31:14
####################################---GOLDEN OUTPUT---#######################################
fiofVerificationStart:GOLDEN OUTPUT
Verifying Array:GOLDEN OUTPUT
Starting Verification...
Trying to Open :fftGoldenOut_L16.verif
Opened verification data file :  fftGoldenOut_L16.verif <----Successfully----->...
Verification for data arrayGOLDEN OUTPUT is SUCCCESSFUL !!
************************Error Rate is :0 % ******************
************************Sample Mismatches :0 % ******************
************************Maximum Error Numbers******************
The "MAXIMUM ABSOLUTE ERROR" : 4.01944e-14
The "MAXIMUM REAL ERROR" : 2.84217e-14
The "MAXIMUM IMAG ERROR" : 2.84217e-14
************************Average Error Numbers******************
The "AVERAGE ABSOLUTE ERROR" : 2.06491e-14
The "AVERAGE REAL ERROR" : 2.22045e-15
The "AVERAGE IMAG ERROR" : 5.32907e-15
************************Minimum Error Numbers******************
The "MINIMUM REAL  ERROR" : -2.84217e-14
The "MINIMUM IMAG  ERROR" : -2.84217e-14



Verification of C++ FLOATING POINT model PASSED..... SUCCESS 
VERIFIED.....

----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++





++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
----------------------------------------------------------------------
Verification Messages:"FIXED POINT Model" VS. GOLDEN OUTPUT Comparison
----------------------------------------------------------------------
----------------------------------------------------------------------
Comparing "C++ FIXED POINT model" output with the expected "GOLDEN OUTPUT" generated from Octave FFT model 
The Signal to Noise Ratio Compares Signal generated by "FLOATING POINT C++ model" and the "GOLDEN OUTPUT VECTORS ".
The SNR is           :     143.747 db 

Comparing C++ "FIXED POINT model Output" with the expected "GOLDEN OUTPUT" generated from Octave FFT model. 

Dated: 2019-08-14    Running Time : 14:31:14
####################################---GOLDEN OUTPUT---#######################################
fiofVerificationStart:GOLDEN OUTPUT
Verifying Array:GOLDEN OUTPUT
Starting Verification...
Trying to Open :fftGoldenOut_L16.verif
Opened verification data file :  fftGoldenOut_L16.verif <----Successfully----->...
Verification for data arrayGOLDEN OUTPUT is SUCCCESSFUL !!
************************Error Rate is :0 % ******************
************************Sample Mismatches :0 % ******************
************************Maximum Error Numbers******************
The "MAXIMUM ABSOLUTE ERROR" : 1.38567e-05
The "MAXIMUM REAL ERROR" : 1.19059e-05
The "MAXIMUM IMAG ERROR" : 8.26101e-06
************************Average Error Numbers******************
The "AVERAGE ABSOLUTE ERROR" : 7.11634e-06
The "AVERAGE REAL ERROR" : -6.05889e-07
The "AVERAGE IMAG ERROR" : -7.37438e-07
************************Minimum Error Numbers******************
The "MINIMUM REAL  ERROR" : -1.30615e-05
The "MINIMUM IMAG  ERROR" : -9.21802e-06



Verification of "C++ FIXED POINT model" PASSED..... SUCCESS 
VERIFIED.....


----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++





++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
----------------------------------------------------------------------
Verification Messages:"FIXED POINT Model" VS. "FLOATING POINT MODEL" Comparison
----------------------------------------------------------------------
----------------------------------------------------------------------
Comparing "C++ FIXED POINT model" output with "FLOATING POINT MODEL" output 
The Signal to Noise Ratio Compares Signal generated by "FLOATING POINT C++ model" and the "FLOATING POINT MODEL".
The SNR is           :     143.747 db 

----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++


----------------------------------------------------------------------
----------------------------------------------------------------------
COSIM Relevant Verification Messages----------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Comparing RTL output with C++ FIXED POINT model, BIT-TRUE Model Verification 
This message is useful for -----COSIM--- only otherwise it compare C++ model with itself......... 
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
FIXED POINT "C++ MODEL"  output and the synthesized FIXED POINT "RTL MODEL" outputs matched..... SUCCESS 
VERIFIED.....

----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------

$$$$$$$$$$$$$$$$$$$$$$
OVERL ALL Simulation was a SUCCESS Done with L=16  R=4
$$$$$$$$$$$$$$$$$$$$$$$$$

INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
[2Kvivado_hls> [12C[2Kvivado_hls> csim_design -clean[30C
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../src/main.cpp in debug mode
   Generating csim.exe
The Stimulus file with Path : fftStimulusIn_L16.verif
Dated: 2019-08-14    Running Time : 14:31:22
fiofVerificationReadInputData:din_file
Reading Array:din_file
Trying to Open :fftStimulusIn_L16.verif
Opened input data file :  fftStimulusIn_L16.verif <----Successfully----->...
Dated: 2019-08-14    Running Time : 14:31:22
fiofVerificationReadInputData:golden_output_file
Reading Array:golden_output_file
Trying to Open :fftGoldenOut_L16.verif
Opened input data file :  fftGoldenOut_L16.verif <----Successfully----->...



++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
----------------------------------------------------------------------
Verification Messages:"Floating Point Model" VS. GOLDEN OUTPUT Comparison
----------------------------------------------------------------------
----------------------------------------------------------------------

The Signal to Noise Ratio Compares Signal generated by "FLOATING POINT C++ model" and the "GOLDEN OUTPUT VECTORS ".
The SNR is           :     314.333 db 

Comparing C++ "FLOATING POINT model Output" with the expected "GOLDEN OUTPUT" generated from Octave FFT model. 

Dated: 2019-08-14    Running Time : 14:31:22
####################################---GOLDEN OUTPUT---#######################################
fiofVerificationStart:GOLDEN OUTPUT
Verifying Array:GOLDEN OUTPUT
Starting Verification...
Trying to Open :fftGoldenOut_L16.verif
Opened verification data file :  fftGoldenOut_L16.verif <----Successfully----->...
Verification for data arrayGOLDEN OUTPUT is SUCCCESSFUL !!
************************Error Rate is :0 % ******************
************************Sample Mismatches :0 % ******************
************************Maximum Error Numbers******************
The "MAXIMUM ABSOLUTE ERROR" : 4.01944e-14
The "MAXIMUM REAL ERROR" : 2.84217e-14
The "MAXIMUM IMAG ERROR" : 2.84217e-14
************************Average Error Numbers******************
The "AVERAGE ABSOLUTE ERROR" : 2.06491e-14
The "AVERAGE REAL ERROR" : 2.22045e-15
The "AVERAGE IMAG ERROR" : 5.32907e-15
************************Minimum Error Numbers******************
The "MINIMUM REAL  ERROR" : -2.84217e-14
The "MINIMUM IMAG  ERROR" : -2.84217e-14



Verification of C++ FLOATING POINT model PASSED..... SUCCESS 
VERIFIED.....

----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++





++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
----------------------------------------------------------------------
Verification Messages:"FIXED POINT Model" VS. GOLDEN OUTPUT Comparison
----------------------------------------------------------------------
----------------------------------------------------------------------
Comparing "C++ FIXED POINT model" output with the expected "GOLDEN OUTPUT" generated from Octave FFT model 
The Signal to Noise Ratio Compares Signal generated by "FLOATING POINT C++ model" and the "GOLDEN OUTPUT VECTORS ".
The SNR is           :     143.747 db 

Comparing C++ "FIXED POINT model Output" with the expected "GOLDEN OUTPUT" generated from Octave FFT model. 

Dated: 2019-08-14    Running Time : 14:31:23
####################################---GOLDEN OUTPUT---#######################################
fiofVerificationStart:GOLDEN OUTPUT
Verifying Array:GOLDEN OUTPUT
Starting Verification...
Trying to Open :fftGoldenOut_L16.verif
Opened verification data file :  fftGoldenOut_L16.verif <----Successfully----->...
Verification for data arrayGOLDEN OUTPUT is SUCCCESSFUL !!
************************Error Rate is :0 % ******************
************************Sample Mismatches :0 % ******************
************************Maximum Error Numbers******************
The "MAXIMUM ABSOLUTE ERROR" : 1.38567e-05
The "MAXIMUM REAL ERROR" : 1.19059e-05
The "MAXIMUM IMAG ERROR" : 8.26101e-06
************************Average Error Numbers******************
The "AVERAGE ABSOLUTE ERROR" : 7.11634e-06
The "AVERAGE REAL ERROR" : -6.05889e-07
The "AVERAGE IMAG ERROR" : -7.37438e-07
************************Minimum Error Numbers******************
The "MINIMUM REAL  ERROR" : -1.30615e-05
The "MINIMUM IMAG  ERROR" : -9.21802e-06



Verification of "C++ FIXED POINT model" PASSED..... SUCCESS 
VERIFIED.....


----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++





++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
----------------------------------------------------------------------
Verification Messages:"FIXED POINT Model" VS. "FLOATING POINT MODEL" Comparison
----------------------------------------------------------------------
----------------------------------------------------------------------
Comparing "C++ FIXED POINT model" output with "FLOATING POINT MODEL" output 
The Signal to Noise Ratio Compares Signal generated by "FLOATING POINT C++ model" and the "FLOATING POINT MODEL".
The SNR is           :     143.747 db 

----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++


----------------------------------------------------------------------
----------------------------------------------------------------------
COSIM Relevant Verification Messages----------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Comparing RTL output with C++ FIXED POINT model, BIT-TRUE Model Verification 
This message is useful for -----COSIM--- only otherwise it compare C++ model with itself......... 
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
FIXED POINT "C++ MODEL"  output and the synthesized FIXED POINT "RTL MODEL" outputs matched..... SUCCESS 
VERIFIED.....

----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------

$$$$$$$$$$$$$$$$$$$$$$
OVERL ALL Simulation was a SUCCESS Done with L=16  R=4
$$$$$$$$$$$$$$$$$$$$$$$$$

INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
[2Kvivado_hls> [12C[2Kvivado_hls> csim_design -clean[30C
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../src/main.cpp in debug mode
   Generating csim.exe
The Stimulus file with Path : fftStimulusIn_L16.verif
Dated: 2019-08-14    Running Time : 14:31:58
fiofVerificationReadInputData:din_file
Reading Array:din_file
Trying to Open :fftStimulusIn_L16.verif
Opened input data file :  fftStimulusIn_L16.verif <----Successfully----->...
Dated: 2019-08-14    Running Time : 14:31:58
fiofVerificationReadInputData:golden_output_file
Reading Array:golden_output_file
Trying to Open :fftGoldenOut_L16.verif
Opened input data file :  fftGoldenOut_L16.verif <----Successfully----->...



++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
----------------------------------------------------------------------
Verification Messages:"Floating Point Model" VS. GOLDEN OUTPUT Comparison
----------------------------------------------------------------------
----------------------------------------------------------------------

The Signal to Noise Ratio Compares Signal generated by "FLOATING POINT C++ model" and the "GOLDEN OUTPUT VECTORS ".
The SNR is           :     314.333 db 

Comparing C++ "FLOATING POINT model Output" with the expected "GOLDEN OUTPUT" generated from Octave FFT model. 

Dated: 2019-08-14    Running Time : 14:31:58
####################################---GOLDEN OUTPUT---#######################################
fiofVerificationStart:GOLDEN OUTPUT
Verifying Array:GOLDEN OUTPUT
Starting Verification...
Trying to Open :fftGoldenOut_L16.verif
Opened verification data file :  fftGoldenOut_L16.verif <----Successfully----->...
Verification for data arrayGOLDEN OUTPUT is SUCCCESSFUL !!
************************Error Rate is :0 % ******************
************************Sample Mismatches :0 % ******************
************************Maximum Error Numbers******************
The "MAXIMUM ABSOLUTE ERROR" : 4.01944e-14
The "MAXIMUM REAL ERROR" : 2.84217e-14
The "MAXIMUM IMAG ERROR" : 2.84217e-14
************************Average Error Numbers******************
The "AVERAGE ABSOLUTE ERROR" : 2.06491e-14
The "AVERAGE REAL ERROR" : 2.22045e-15
The "AVERAGE IMAG ERROR" : 5.32907e-15
************************Minimum Error Numbers******************
The "MINIMUM REAL  ERROR" : -2.84217e-14
The "MINIMUM IMAG  ERROR" : -2.84217e-14



Verification of C++ FLOATING POINT model PASSED..... SUCCESS 
VERIFIED.....

----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++





++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
----------------------------------------------------------------------
Verification Messages:"FIXED POINT Model" VS. GOLDEN OUTPUT Comparison
----------------------------------------------------------------------
----------------------------------------------------------------------
Comparing "C++ FIXED POINT model" output with the expected "GOLDEN OUTPUT" generated from Octave FFT model 
The Signal to Noise Ratio Compares Signal generated by "FLOATING POINT C++ model" and the "GOLDEN OUTPUT VECTORS ".
The SNR is           :     143.747 db 

Comparing C++ "FIXED POINT model Output" with the expected "GOLDEN OUTPUT" generated from Octave FFT model. 

Dated: 2019-08-14    Running Time : 14:31:58
####################################---GOLDEN OUTPUT---#######################################
fiofVerificationStart:GOLDEN OUTPUT
Verifying Array:GOLDEN OUTPUT
Starting Verification...
Trying to Open :fftGoldenOut_L16.verif
Opened verification data file :  fftGoldenOut_L16.verif <----Successfully----->...
Verification for data arrayGOLDEN OUTPUT is SUCCCESSFUL !!
************************Error Rate is :0 % ******************
************************Sample Mismatches :0 % ******************
************************Maximum Error Numbers******************
The "MAXIMUM ABSOLUTE ERROR" : 1.38567e-05
The "MAXIMUM REAL ERROR" : 1.19059e-05
The "MAXIMUM IMAG ERROR" : 8.26101e-06
************************Average Error Numbers******************
The "AVERAGE ABSOLUTE ERROR" : 7.11634e-06
The "AVERAGE REAL ERROR" : -6.05889e-07
The "AVERAGE IMAG ERROR" : -7.37438e-07
************************Minimum Error Numbers******************
The "MINIMUM REAL  ERROR" : -1.30615e-05
The "MINIMUM IMAG  ERROR" : -9.21802e-06



Verification of "C++ FIXED POINT model" PASSED..... SUCCESS 
VERIFIED.....


----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++





++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
----------------------------------------------------------------------
Verification Messages:"FIXED POINT Model" VS. "FLOATING POINT MODEL" Comparison
----------------------------------------------------------------------
----------------------------------------------------------------------
Comparing "C++ FIXED POINT model" output with "FLOATING POINT MODEL" output 
The Signal to Noise Ratio Compares Signal generated by "FLOATING POINT C++ model" and the "FLOATING POINT MODEL".
The SNR is           :     143.747 db 

----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++


----------------------------------------------------------------------
----------------------------------------------------------------------
COSIM Relevant Verification Messages----------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Comparing RTL output with C++ FIXED POINT model, BIT-TRUE Model Verification 
This message is useful for -----COSIM--- only otherwise it compare C++ model with itself......... 
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
FIXED POINT "C++ MODEL"  output and the synthesized FIXED POINT "RTL MODEL" outputs matched..... SUCCESS 
VERIFIED.....

----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------

$$$$$$$$$$$$$$$$$$$$$$
OVERL ALL Simulation was a SUCCESS Done with L=16  R=4
$$$$$$$$$$$$$$$$$$$$$$$$$

INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
[2Kvivado_hls> [12C[2Kvivado_hls> csim_design -clean[30C
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../src/main.cpp in debug mode
   Generating csim.exe
The Stimulus file with Path : fftStimulusIn_L16.verif
Dated: 2019-08-14    Running Time : 14:32:24
fiofVerificationReadInputData:din_file
Reading Array:din_file
Trying to Open :fftStimulusIn_L16.verif
Opened input data file :  fftStimulusIn_L16.verif <----Successfully----->...
Dated: 2019-08-14    Running Time : 14:32:24
fiofVerificationReadInputData:golden_output_file
Reading Array:golden_output_file
Trying to Open :fftGoldenOut_L16.verif
Opened input data file :  fftGoldenOut_L16.verif <----Successfully----->...



++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
----------------------------------------------------------------------
Verification Messages:"Floating Point Model" VS. GOLDEN OUTPUT Comparison
----------------------------------------------------------------------
----------------------------------------------------------------------

The Signal to Noise Ratio Compares Signal generated by "FLOATING POINT C++ model" and the "GOLDEN OUTPUT VECTORS ".
The SNR is           :     314.333 db 

Comparing C++ "FLOATING POINT model Output" with the expected "GOLDEN OUTPUT" generated from Octave FFT model. 

Dated: 2019-08-14    Running Time : 14:32:24
####################################---GOLDEN OUTPUT---#######################################
fiofVerificationStart:GOLDEN OUTPUT
Verifying Array:GOLDEN OUTPUT
Starting Verification...
Trying to Open :fftGoldenOut_L16.verif
Opened verification data file :  fftGoldenOut_L16.verif <----Successfully----->...
Verification for data arrayGOLDEN OUTPUT is SUCCCESSFUL !!
************************Error Rate is :0 % ******************
************************Sample Mismatches :0 % ******************
************************Maximum Error Numbers******************
The "MAXIMUM ABSOLUTE ERROR" : 4.01944e-14
The "MAXIMUM REAL ERROR" : 2.84217e-14
The "MAXIMUM IMAG ERROR" : 2.84217e-14
************************Average Error Numbers******************
The "AVERAGE ABSOLUTE ERROR" : 2.06491e-14
The "AVERAGE REAL ERROR" : 2.22045e-15
The "AVERAGE IMAG ERROR" : 5.32907e-15
************************Minimum Error Numbers******************
The "MINIMUM REAL  ERROR" : -2.84217e-14
The "MINIMUM IMAG  ERROR" : -2.84217e-14



Verification of C++ FLOATING POINT model PASSED..... SUCCESS 
VERIFIED.....

----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++





++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
----------------------------------------------------------------------
Verification Messages:"FIXED POINT Model" VS. GOLDEN OUTPUT Comparison
----------------------------------------------------------------------
----------------------------------------------------------------------
Comparing "C++ FIXED POINT model" output with the expected "GOLDEN OUTPUT" generated from Octave FFT model 
The Signal to Noise Ratio Compares Signal generated by "FLOATING POINT C++ model" and the "GOLDEN OUTPUT VECTORS ".
The SNR is           :     143.747 db 

Comparing C++ "FIXED POINT model Output" with the expected "GOLDEN OUTPUT" generated from Octave FFT model. 

Dated: 2019-08-14    Running Time : 14:32:24
####################################---GOLDEN OUTPUT---#######################################
fiofVerificationStart:GOLDEN OUTPUT
Verifying Array:GOLDEN OUTPUT
Starting Verification...
Trying to Open :fftGoldenOut_L16.verif
Opened verification data file :  fftGoldenOut_L16.verif <----Successfully----->...
Verification for data arrayGOLDEN OUTPUT is SUCCCESSFUL !!
************************Error Rate is :0 % ******************
************************Sample Mismatches :0 % ******************
************************Maximum Error Numbers******************
The "MAXIMUM ABSOLUTE ERROR" : 1.38567e-05
The "MAXIMUM REAL ERROR" : 1.19059e-05
The "MAXIMUM IMAG ERROR" : 8.26101e-06
************************Average Error Numbers******************
The "AVERAGE ABSOLUTE ERROR" : 7.11634e-06
The "AVERAGE REAL ERROR" : -6.05889e-07
The "AVERAGE IMAG ERROR" : -7.37438e-07
************************Minimum Error Numbers******************
The "MINIMUM REAL  ERROR" : -1.30615e-05
The "MINIMUM IMAG  ERROR" : -9.21802e-06



Verification of "C++ FIXED POINT model" PASSED..... SUCCESS 
VERIFIED.....


----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++





++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
----------------------------------------------------------------------
Verification Messages:"FIXED POINT Model" VS. "FLOATING POINT MODEL" Comparison
----------------------------------------------------------------------
----------------------------------------------------------------------
Comparing "C++ FIXED POINT model" output with "FLOATING POINT MODEL" output 
The Signal to Noise Ratio Compares Signal generated by "FLOATING POINT C++ model" and the "FLOATING POINT MODEL".
The SNR is           :     143.747 db 

----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++


----------------------------------------------------------------------
----------------------------------------------------------------------
COSIM Relevant Verification Messages----------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Comparing RTL output with C++ FIXED POINT model, BIT-TRUE Model Verification 
This message is useful for -----COSIM--- only otherwise it compare C++ model with itself......... 
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
FIXED POINT "C++ MODEL"  output and the synthesized FIXED POINT "RTL MODEL" outputs matched..... SUCCESS 
VERIFIED.....

----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------

$$$$$$$$$$$$$$$$$$$$$$
OVERL ALL Simulation was a SUCCESS Done with L=16  R=4
$$$$$$$$$$$$$$$$$$$$$$$$$

INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
[2Kvivado_hls> [12C[2Kvivado_hls> csim_design -clean[30C
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../src/main.cpp in debug mode
   Generating csim.exe
The Stimulus file with Path : fftStimulusIn_L16.verif
Dated: 2019-08-14    Running Time : 14:33:03
fiofVerificationReadInputData:din_file
Reading Array:din_file
Trying to Open :fftStimulusIn_L16.verif
Opened input data file :  fftStimulusIn_L16.verif <----Successfully----->...
Dated: 2019-08-14    Running Time : 14:33:03
fiofVerificationReadInputData:golden_output_file
Reading Array:golden_output_file
Trying to Open :fftGoldenOut_L16.verif
Opened input data file :  fftGoldenOut_L16.verif <----Successfully----->...



++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
----------------------------------------------------------------------
Verification Messages:"Floating Point Model" VS. GOLDEN OUTPUT Comparison
----------------------------------------------------------------------
----------------------------------------------------------------------

The Signal to Noise Ratio Compares Signal generated by "FLOATING POINT C++ model" and the "GOLDEN OUTPUT VECTORS ".
The SNR is           :     314.333 db 

Comparing C++ "FLOATING POINT model Output" with the expected "GOLDEN OUTPUT" generated from Octave FFT model. 

Dated: 2019-08-14    Running Time : 14:33:03
####################################---GOLDEN OUTPUT---#######################################
fiofVerificationStart:GOLDEN OUTPUT
Verifying Array:GOLDEN OUTPUT
Starting Verification...
Trying to Open :fftGoldenOut_L16.verif
Opened verification data file :  fftGoldenOut_L16.verif <----Successfully----->...
Verification for data arrayGOLDEN OUTPUT is SUCCCESSFUL !!
************************Error Rate is :0 % ******************
************************Sample Mismatches :0 % ******************
************************Maximum Error Numbers******************
The "MAXIMUM ABSOLUTE ERROR" : 4.01944e-14
The "MAXIMUM REAL ERROR" : 2.84217e-14
The "MAXIMUM IMAG ERROR" : 2.84217e-14
************************Average Error Numbers******************
The "AVERAGE ABSOLUTE ERROR" : 2.06491e-14
The "AVERAGE REAL ERROR" : 2.22045e-15
The "AVERAGE IMAG ERROR" : 5.32907e-15
************************Minimum Error Numbers******************
The "MINIMUM REAL  ERROR" : -2.84217e-14
The "MINIMUM IMAG  ERROR" : -2.84217e-14



Verification of C++ FLOATING POINT model PASSED..... SUCCESS 
VERIFIED.....

----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++





++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
----------------------------------------------------------------------
Verification Messages:"FIXED POINT Model" VS. GOLDEN OUTPUT Comparison
----------------------------------------------------------------------
----------------------------------------------------------------------
Comparing "C++ FIXED POINT model" output with the expected "GOLDEN OUTPUT" generated from Octave FFT model 
The Signal to Noise Ratio Compares Signal generated by "FLOATING POINT C++ model" and the "GOLDEN OUTPUT VECTORS ".
The SNR is           :     143.747 db 

Comparing C++ "FIXED POINT model Output" with the expected "GOLDEN OUTPUT" generated from Octave FFT model. 

Dated: 2019-08-14    Running Time : 14:33:03
####################################---GOLDEN OUTPUT---#######################################
fiofVerificationStart:GOLDEN OUTPUT
Verifying Array:GOLDEN OUTPUT
Starting Verification...
Trying to Open :fftGoldenOut_L16.verif
Opened verification data file :  fftGoldenOut_L16.verif <----Successfully----->...
Verification for data arrayGOLDEN OUTPUT is SUCCCESSFUL !!
************************Error Rate is :0 % ******************
************************Sample Mismatches :0 % ******************
************************Maximum Error Numbers******************
The "MAXIMUM ABSOLUTE ERROR" : 1.38567e-05
The "MAXIMUM REAL ERROR" : 1.19059e-05
The "MAXIMUM IMAG ERROR" : 8.26101e-06
************************Average Error Numbers******************
The "AVERAGE ABSOLUTE ERROR" : 7.11634e-06
The "AVERAGE REAL ERROR" : -6.05889e-07
The "AVERAGE IMAG ERROR" : -7.37438e-07
************************Minimum Error Numbers******************
The "MINIMUM REAL  ERROR" : -1.30615e-05
The "MINIMUM IMAG  ERROR" : -9.21802e-06



Verification of "C++ FIXED POINT model" PASSED..... SUCCESS 
VERIFIED.....


----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++





++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
----------------------------------------------------------------------
Verification Messages:"FIXED POINT Model" VS. "FLOATING POINT MODEL" Comparison
----------------------------------------------------------------------
----------------------------------------------------------------------
Comparing "C++ FIXED POINT model" output with "FLOATING POINT MODEL" output 
The Signal to Noise Ratio Compares Signal generated by "FLOATING POINT C++ model" and the "FLOATING POINT MODEL".
The SNR is           :     143.747 db 

----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++


----------------------------------------------------------------------
----------------------------------------------------------------------
COSIM Relevant Verification Messages----------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Comparing RTL output with C++ FIXED POINT model, BIT-TRUE Model Verification 
This message is useful for -----COSIM--- only otherwise it compare C++ model with itself......... 
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
FIXED POINT "C++ MODEL"  output and the synthesized FIXED POINT "RTL MODEL" outputs matched..... SUCCESS 
VERIFIED.....

----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------

$$$$$$$$$$$$$$$$$$$$$$
OVERL ALL Simulation was a SUCCESS Done with L=16  R=4
$$$$$$$$$$$$$$$$$$$$$$$$$

INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
[2Kvivado_hls> [12C[2Kvivado_hls> csim_design -clean[30C
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../src/main.cpp in debug mode
csim.mk:74: recipe for target 'obj/main.o' failed
../../../../src/main.cpp: In function 'int main(int, char**)':
../../../../src/main.cpp:48:12: error: invalid use of member function 'void complex_wrapper<T_in>::imag(const T_in&) [with T_in = double]' (did you forget the '()' ?)
   in[i][j].imag = i*(SSR_FFT_R)+j;
   ~~~~~~~~~^~~~
make: *** [obj/main.o] Error 1
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
4
[2Kvivado_hls> [12C[2Kvivado_hls> csim_design -clean[30C
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../src/main.cpp in debug mode
   Generating csim.exe
The Stimulus file with Path : fftStimulusIn_L16.verif
Dated: 2019-08-14    Running Time : 14:35:44
fiofVerificationReadInputData:din_file
Reading Array:din_file
Trying to Open :fftStimulusIn_L16.verif
Opened input data file :  fftStimulusIn_L16.verif <----Successfully----->...
Dated: 2019-08-14    Running Time : 14:35:44
fiofVerificationReadInputData:golden_output_file
Reading Array:golden_output_file
Trying to Open :fftGoldenOut_L16.verif
Opened input data file :  fftGoldenOut_L16.verif <----Successfully----->...



++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
----------------------------------------------------------------------
Verification Messages:"Floating Point Model" VS. GOLDEN OUTPUT Comparison
----------------------------------------------------------------------
----------------------------------------------------------------------

The Signal to Noise Ratio Compares Signal generated by "FLOATING POINT C++ model" and the "GOLDEN OUTPUT VECTORS ".
The SNR is           :     314.333 db 

Comparing C++ "FLOATING POINT model Output" with the expected "GOLDEN OUTPUT" generated from Octave FFT model. 

Dated: 2019-08-14    Running Time : 14:35:44
####################################---GOLDEN OUTPUT---#######################################
fiofVerificationStart:GOLDEN OUTPUT
Verifying Array:GOLDEN OUTPUT
Starting Verification...
Trying to Open :fftGoldenOut_L16.verif
Opened verification data file :  fftGoldenOut_L16.verif <----Successfully----->...
Verification for data arrayGOLDEN OUTPUT is SUCCCESSFUL !!
************************Error Rate is :0 % ******************
************************Sample Mismatches :0 % ******************
************************Maximum Error Numbers******************
The "MAXIMUM ABSOLUTE ERROR" : 4.01944e-14
The "MAXIMUM REAL ERROR" : 2.84217e-14
The "MAXIMUM IMAG ERROR" : 2.84217e-14
************************Average Error Numbers******************
The "AVERAGE ABSOLUTE ERROR" : 2.06491e-14
The "AVERAGE REAL ERROR" : 2.22045e-15
The "AVERAGE IMAG ERROR" : 5.32907e-15
************************Minimum Error Numbers******************
The "MINIMUM REAL  ERROR" : -2.84217e-14
The "MINIMUM IMAG  ERROR" : -2.84217e-14



Verification of C++ FLOATING POINT model PASSED..... SUCCESS 
VERIFIED.....

----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++





++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
----------------------------------------------------------------------
Verification Messages:"FIXED POINT Model" VS. GOLDEN OUTPUT Comparison
----------------------------------------------------------------------
----------------------------------------------------------------------
Comparing "C++ FIXED POINT model" output with the expected "GOLDEN OUTPUT" generated from Octave FFT model 
The Signal to Noise Ratio Compares Signal generated by "FLOATING POINT C++ model" and the "GOLDEN OUTPUT VECTORS ".
The SNR is           :     143.747 db 

Comparing C++ "FIXED POINT model Output" with the expected "GOLDEN OUTPUT" generated from Octave FFT model. 

Dated: 2019-08-14    Running Time : 14:35:44
####################################---GOLDEN OUTPUT---#######################################
fiofVerificationStart:GOLDEN OUTPUT
Verifying Array:GOLDEN OUTPUT
Starting Verification...
Trying to Open :fftGoldenOut_L16.verif
Opened verification data file :  fftGoldenOut_L16.verif <----Successfully----->...
Verification for data arrayGOLDEN OUTPUT is SUCCCESSFUL !!
************************Error Rate is :0 % ******************
************************Sample Mismatches :0 % ******************
************************Maximum Error Numbers******************
The "MAXIMUM ABSOLUTE ERROR" : 1.38567e-05
The "MAXIMUM REAL ERROR" : 1.19059e-05
The "MAXIMUM IMAG ERROR" : 8.26101e-06
************************Average Error Numbers******************
The "AVERAGE ABSOLUTE ERROR" : 7.11634e-06
The "AVERAGE REAL ERROR" : -6.05889e-07
The "AVERAGE IMAG ERROR" : -7.37438e-07
************************Minimum Error Numbers******************
The "MINIMUM REAL  ERROR" : -1.30615e-05
The "MINIMUM IMAG  ERROR" : -9.21802e-06



Verification of "C++ FIXED POINT model" PASSED..... SUCCESS 
VERIFIED.....


----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++





++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
----------------------------------------------------------------------
Verification Messages:"FIXED POINT Model" VS. "FLOATING POINT MODEL" Comparison
----------------------------------------------------------------------
----------------------------------------------------------------------
Comparing "C++ FIXED POINT model" output with "FLOATING POINT MODEL" output 
The Signal to Noise Ratio Compares Signal generated by "FLOATING POINT C++ model" and the "FLOATING POINT MODEL".
The SNR is           :     143.747 db 

----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++


----------------------------------------------------------------------
----------------------------------------------------------------------
COSIM Relevant Verification Messages----------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Comparing RTL output with C++ FIXED POINT model, BIT-TRUE Model Verification 
This message is useful for -----COSIM--- only otherwise it compare C++ model with itself......... 
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
FIXED POINT "C++ MODEL"  output and the synthesized FIXED POINT "RTL MODEL" outputs matched..... SUCCESS 
VERIFIED.....

----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------

$$$$$$$$$$$$$$$$$$$$$$
OVERL ALL Simulation was a SUCCESS Done with L=16  R=4
$$$$$$$$$$$$$$$$$$$$$$$$$

INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
[2Kvivado_hls> [12C[2Kvivado_hls> csim_design -clean[30C
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../src/main.cpp in debug mode
   Generating csim.exe
The Stimulus file with Path : fftStimulusIn_L16.verif
Dated: 2019-08-14    Running Time : 14:36:32
fiofVerificationReadInputData:din_file
Reading Array:din_file
Trying to Open :fftStimulusIn_L16.verif
Opened input data file :  fftStimulusIn_L16.verif <----Successfully----->...
Dated: 2019-08-14    Running Time : 14:36:32
fiofVerificationReadInputData:golden_output_file
Reading Array:golden_output_file
Trying to Open :fftGoldenOut_L16.verif
Opened input data file :  fftGoldenOut_L16.verif <----Successfully----->...



++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
----------------------------------------------------------------------
Verification Messages:"Floating Point Model" VS. GOLDEN OUTPUT Comparison
----------------------------------------------------------------------
----------------------------------------------------------------------

The Signal to Noise Ratio Compares Signal generated by "FLOATING POINT C++ model" and the "GOLDEN OUTPUT VECTORS ".
The SNR is           :     314.333 db 

Comparing C++ "FLOATING POINT model Output" with the expected "GOLDEN OUTPUT" generated from Octave FFT model. 

Dated: 2019-08-14    Running Time : 14:36:32
####################################---GOLDEN OUTPUT---#######################################
fiofVerificationStart:GOLDEN OUTPUT
Verifying Array:GOLDEN OUTPUT
Starting Verification...
Trying to Open :fftGoldenOut_L16.verif
Opened verification data file :  fftGoldenOut_L16.verif <----Successfully----->...
Verification for data arrayGOLDEN OUTPUT is SUCCCESSFUL !!
************************Error Rate is :0 % ******************
************************Sample Mismatches :0 % ******************
************************Maximum Error Numbers******************
The "MAXIMUM ABSOLUTE ERROR" : 4.01944e-14
The "MAXIMUM REAL ERROR" : 2.84217e-14
The "MAXIMUM IMAG ERROR" : 2.84217e-14
************************Average Error Numbers******************
The "AVERAGE ABSOLUTE ERROR" : 2.06491e-14
The "AVERAGE REAL ERROR" : 2.22045e-15
The "AVERAGE IMAG ERROR" : 5.32907e-15
************************Minimum Error Numbers******************
The "MINIMUM REAL  ERROR" : -2.84217e-14
The "MINIMUM IMAG  ERROR" : -2.84217e-14



Verification of C++ FLOATING POINT model PASSED..... SUCCESS 
VERIFIED.....

----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++





++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
----------------------------------------------------------------------
Verification Messages:"FIXED POINT Model" VS. GOLDEN OUTPUT Comparison
----------------------------------------------------------------------
----------------------------------------------------------------------
Comparing "C++ FIXED POINT model" output with the expected "GOLDEN OUTPUT" generated from Octave FFT model 
The Signal to Noise Ratio Compares Signal generated by "FLOATING POINT C++ model" and the "GOLDEN OUTPUT VECTORS ".
The SNR is           :     143.747 db 

Comparing C++ "FIXED POINT model Output" with the expected "GOLDEN OUTPUT" generated from Octave FFT model. 

Dated: 2019-08-14    Running Time : 14:36:32
####################################---GOLDEN OUTPUT---#######################################
fiofVerificationStart:GOLDEN OUTPUT
Verifying Array:GOLDEN OUTPUT
Starting Verification...
Trying to Open :fftGoldenOut_L16.verif
Opened verification data file :  fftGoldenOut_L16.verif <----Successfully----->...
Verification for data arrayGOLDEN OUTPUT is SUCCCESSFUL !!
************************Error Rate is :0 % ******************
************************Sample Mismatches :0 % ******************
************************Maximum Error Numbers******************
The "MAXIMUM ABSOLUTE ERROR" : 1.38567e-05
The "MAXIMUM REAL ERROR" : 1.19059e-05
The "MAXIMUM IMAG ERROR" : 8.26101e-06
************************Average Error Numbers******************
The "AVERAGE ABSOLUTE ERROR" : 7.11634e-06
The "AVERAGE REAL ERROR" : -6.05889e-07
The "AVERAGE IMAG ERROR" : -7.37438e-07
************************Minimum Error Numbers******************
The "MINIMUM REAL  ERROR" : -1.30615e-05
The "MINIMUM IMAG  ERROR" : -9.21802e-06



Verification of "C++ FIXED POINT model" PASSED..... SUCCESS 
VERIFIED.....


----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++





++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
----------------------------------------------------------------------
Verification Messages:"FIXED POINT Model" VS. "FLOATING POINT MODEL" Comparison
----------------------------------------------------------------------
----------------------------------------------------------------------
Comparing "C++ FIXED POINT model" output with "FLOATING POINT MODEL" output 
The Signal to Noise Ratio Compares Signal generated by "FLOATING POINT C++ model" and the "FLOATING POINT MODEL".
The SNR is           :     143.747 db 

----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++


----------------------------------------------------------------------
----------------------------------------------------------------------
COSIM Relevant Verification Messages----------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Comparing RTL output with C++ FIXED POINT model, BIT-TRUE Model Verification 
This message is useful for -----COSIM--- only otherwise it compare C++ model with itself......... 
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
FIXED POINT "C++ MODEL"  output and the synthesized FIXED POINT "RTL MODEL" outputs matched..... SUCCESS 
VERIFIED.....

----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------

$$$$$$$$$$$$$$$$$$$$$$
OVERL ALL Simulation was a SUCCESS Done with L=16  R=4
$$$$$$$$$$$$$$$$$$$$$$$$$

INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
[2Kvivado_hls> [12C[2Kvivado_hls> csim_design -clean[30C
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../src/main.cpp in debug mode
   Generating csim.exe
The Stimulus file with Path : fftStimulusIn_L16.verif
Dated: 2019-08-14    Running Time : 14:38:45
fiofVerificationReadInputData:din_file
Reading Array:din_file
Trying to Open :fftStimulusIn_L16.verif
Opened input data file :  fftStimulusIn_L16.verif <----Successfully----->...
Dated: 2019-08-14    Running Time : 14:38:45
fiofVerificationReadInputData:golden_output_file
Reading Array:golden_output_file
Trying to Open :fftGoldenOut_L16.verif
Opened input data file :  fftGoldenOut_L16.verif <----Successfully----->...



++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
----------------------------------------------------------------------
Verification Messages:"Floating Point Model" VS. GOLDEN OUTPUT Comparison
----------------------------------------------------------------------
----------------------------------------------------------------------

The Signal to Noise Ratio Compares Signal generated by "FLOATING POINT C++ model" and the "GOLDEN OUTPUT VECTORS ".
The SNR is           :     314.333 db 

Comparing C++ "FLOATING POINT model Output" with the expected "GOLDEN OUTPUT" generated from Octave FFT model. 

Dated: 2019-08-14    Running Time : 14:38:45
####################################---GOLDEN OUTPUT---#######################################
fiofVerificationStart:GOLDEN OUTPUT
Verifying Array:GOLDEN OUTPUT
Starting Verification...
Trying to Open :fftGoldenOut_L16.verif
Opened verification data file :  fftGoldenOut_L16.verif <----Successfully----->...
Verification for data arrayGOLDEN OUTPUT is SUCCCESSFUL !!
************************Error Rate is :0 % ******************
************************Sample Mismatches :0 % ******************
************************Maximum Error Numbers******************
The "MAXIMUM ABSOLUTE ERROR" : 4.01944e-14
The "MAXIMUM REAL ERROR" : 2.84217e-14
The "MAXIMUM IMAG ERROR" : 2.84217e-14
************************Average Error Numbers******************
The "AVERAGE ABSOLUTE ERROR" : 2.06491e-14
The "AVERAGE REAL ERROR" : 2.22045e-15
The "AVERAGE IMAG ERROR" : 5.32907e-15
************************Minimum Error Numbers******************
The "MINIMUM REAL  ERROR" : -2.84217e-14
The "MINIMUM IMAG  ERROR" : -2.84217e-14



Verification of C++ FLOATING POINT model PASSED..... SUCCESS 
VERIFIED.....

----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++





++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
----------------------------------------------------------------------
Verification Messages:"FIXED POINT Model" VS. GOLDEN OUTPUT Comparison
----------------------------------------------------------------------
----------------------------------------------------------------------
Comparing "C++ FIXED POINT model" output with the expected "GOLDEN OUTPUT" generated from Octave FFT model 
The Signal to Noise Ratio Compares Signal generated by "FLOATING POINT C++ model" and the "GOLDEN OUTPUT VECTORS ".
The SNR is           :     143.747 db 

Comparing C++ "FIXED POINT model Output" with the expected "GOLDEN OUTPUT" generated from Octave FFT model. 

Dated: 2019-08-14    Running Time : 14:38:45
####################################---GOLDEN OUTPUT---#######################################
fiofVerificationStart:GOLDEN OUTPUT
Verifying Array:GOLDEN OUTPUT
Starting Verification...
Trying to Open :fftGoldenOut_L16.verif
Opened verification data file :  fftGoldenOut_L16.verif <----Successfully----->...
Verification for data arrayGOLDEN OUTPUT is SUCCCESSFUL !!
************************Error Rate is :0 % ******************
************************Sample Mismatches :0 % ******************
************************Maximum Error Numbers******************
The "MAXIMUM ABSOLUTE ERROR" : 1.38567e-05
The "MAXIMUM REAL ERROR" : 1.19059e-05
The "MAXIMUM IMAG ERROR" : 8.26101e-06
************************Average Error Numbers******************
The "AVERAGE ABSOLUTE ERROR" : 7.11634e-06
The "AVERAGE REAL ERROR" : -6.05889e-07
The "AVERAGE IMAG ERROR" : -7.37438e-07
************************Minimum Error Numbers******************
The "MINIMUM REAL  ERROR" : -1.30615e-05
The "MINIMUM IMAG  ERROR" : -9.21802e-06



Verification of "C++ FIXED POINT model" PASSED..... SUCCESS 
VERIFIED.....


----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++





++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
----------------------------------------------------------------------
Verification Messages:"FIXED POINT Model" VS. "FLOATING POINT MODEL" Comparison
----------------------------------------------------------------------
----------------------------------------------------------------------
Comparing "C++ FIXED POINT model" output with "FLOATING POINT MODEL" output 
The Signal to Noise Ratio Compares Signal generated by "FLOATING POINT C++ model" and the "FLOATING POINT MODEL".
The SNR is           :     143.747 db 

----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++


----------------------------------------------------------------------
----------------------------------------------------------------------
COSIM Relevant Verification Messages----------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Comparing RTL output with C++ FIXED POINT model, BIT-TRUE Model Verification 
This message is useful for -----COSIM--- only otherwise it compare C++ model with itself......... 
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
FIXED POINT "C++ MODEL"  output and the synthesized FIXED POINT "RTL MODEL" outputs matched..... SUCCESS 
VERIFIED.....

----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------

$$$$$$$$$$$$$$$$$$$$$$
OVERL ALL Simulation was a SUCCESS Done with L=16  R=4
$$$$$$$$$$$$$$$$$$$$$$$$$

INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
[2Kvivado_hls> [12C[2Kvivado_hls> csim_design -clean[30C
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../src/main.cpp in debug mode
   Generating csim.exe
The Stimulus file with Path : fftStimulusIn_L16.verif
Dated: 2019-08-14    Running Time : 14:38:54
fiofVerificationReadInputData:din_file
Reading Array:din_file
Trying to Open :fftStimulusIn_L16.verif
Opened input data file :  fftStimulusIn_L16.verif <----Successfully----->...
Dated: 2019-08-14    Running Time : 14:38:54
fiofVerificationReadInputData:golden_output_file
Reading Array:golden_output_file
Trying to Open :fftGoldenOut_L16.verif
Opened input data file :  fftGoldenOut_L16.verif <----Successfully----->...



++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
----------------------------------------------------------------------
Verification Messages:"Floating Point Model" VS. GOLDEN OUTPUT Comparison
----------------------------------------------------------------------
----------------------------------------------------------------------

The Signal to Noise Ratio Compares Signal generated by "FLOATING POINT C++ model" and the "GOLDEN OUTPUT VECTORS ".
The SNR is           :     314.333 db 

Comparing C++ "FLOATING POINT model Output" with the expected "GOLDEN OUTPUT" generated from Octave FFT model. 

Dated: 2019-08-14    Running Time : 14:38:54
####################################---GOLDEN OUTPUT---#######################################
fiofVerificationStart:GOLDEN OUTPUT
Verifying Array:GOLDEN OUTPUT
Starting Verification...
Trying to Open :fftGoldenOut_L16.verif
Opened verification data file :  fftGoldenOut_L16.verif <----Successfully----->...
Verification for data arrayGOLDEN OUTPUT is SUCCCESSFUL !!
************************Error Rate is :0 % ******************
************************Sample Mismatches :0 % ******************
************************Maximum Error Numbers******************
The "MAXIMUM ABSOLUTE ERROR" : 4.01944e-14
The "MAXIMUM REAL ERROR" : 2.84217e-14
The "MAXIMUM IMAG ERROR" : 2.84217e-14
************************Average Error Numbers******************
The "AVERAGE ABSOLUTE ERROR" : 2.06491e-14
The "AVERAGE REAL ERROR" : 2.22045e-15
The "AVERAGE IMAG ERROR" : 5.32907e-15
************************Minimum Error Numbers******************
The "MINIMUM REAL  ERROR" : -2.84217e-14
The "MINIMUM IMAG  ERROR" : -2.84217e-14



Verification of C++ FLOATING POINT model PASSED..... SUCCESS 
VERIFIED.....

----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++





++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
----------------------------------------------------------------------
Verification Messages:"FIXED POINT Model" VS. GOLDEN OUTPUT Comparison
----------------------------------------------------------------------
----------------------------------------------------------------------
Comparing "C++ FIXED POINT model" output with the expected "GOLDEN OUTPUT" generated from Octave FFT model 
The Signal to Noise Ratio Compares Signal generated by "FLOATING POINT C++ model" and the "GOLDEN OUTPUT VECTORS ".
The SNR is           :     143.747 db 

Comparing C++ "FIXED POINT model Output" with the expected "GOLDEN OUTPUT" generated from Octave FFT model. 

Dated: 2019-08-14    Running Time : 14:38:54
####################################---GOLDEN OUTPUT---#######################################
fiofVerificationStart:GOLDEN OUTPUT
Verifying Array:GOLDEN OUTPUT
Starting Verification...
Trying to Open :fftGoldenOut_L16.verif
Opened verification data file :  fftGoldenOut_L16.verif <----Successfully----->...
Verification for data arrayGOLDEN OUTPUT is SUCCCESSFUL !!
************************Error Rate is :0 % ******************
************************Sample Mismatches :0 % ******************
************************Maximum Error Numbers******************
The "MAXIMUM ABSOLUTE ERROR" : 1.38567e-05
The "MAXIMUM REAL ERROR" : 1.19059e-05
The "MAXIMUM IMAG ERROR" : 8.26101e-06
************************Average Error Numbers******************
The "AVERAGE ABSOLUTE ERROR" : 7.11634e-06
The "AVERAGE REAL ERROR" : -6.05889e-07
The "AVERAGE IMAG ERROR" : -7.37438e-07
************************Minimum Error Numbers******************
The "MINIMUM REAL  ERROR" : -1.30615e-05
The "MINIMUM IMAG  ERROR" : -9.21802e-06



Verification of "C++ FIXED POINT model" PASSED..... SUCCESS 
VERIFIED.....


----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++





++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
----------------------------------------------------------------------
Verification Messages:"FIXED POINT Model" VS. "FLOATING POINT MODEL" Comparison
----------------------------------------------------------------------
----------------------------------------------------------------------
Comparing "C++ FIXED POINT model" output with "FLOATING POINT MODEL" output 
The Signal to Noise Ratio Compares Signal generated by "FLOATING POINT C++ model" and the "FLOATING POINT MODEL".
The SNR is           :     143.747 db 

----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++


----------------------------------------------------------------------
----------------------------------------------------------------------
COSIM Relevant Verification Messages----------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Comparing RTL output with C++ FIXED POINT model, BIT-TRUE Model Verification 
This message is useful for -----COSIM--- only otherwise it compare C++ model with itself......... 
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
FIXED POINT "C++ MODEL"  output and the synthesized FIXED POINT "RTL MODEL" outputs matched..... SUCCESS 
VERIFIED.....

----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------

$$$$$$$$$$$$$$$$$$$$$$
OVERL ALL Simulation was a SUCCESS Done with L=16  R=4
$$$$$$$$$$$$$$$$$$$$$$$$$

INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
[2Kvivado_hls> [12C[2Kvivado_hls> csim_design -clean[30C
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../src/main.cpp in debug mode
   Generating csim.exe
The Stimulus file with Path : fftStimulusIn_L16.verif
Dated: 2019-08-14    Running Time : 14:46:35
fiofVerificationReadInputData:din_file
Reading Array:din_file
Trying to Open :fftStimulusIn_L16.verif
Opened input data file :  fftStimulusIn_L16.verif <----Successfully----->...
Dated: 2019-08-14    Running Time : 14:46:35
fiofVerificationReadInputData:golden_output_file
Reading Array:golden_output_file
Trying to Open :fftGoldenOut_L16.verif
Opened input data file :  fftGoldenOut_L16.verif <----Successfully----->...



++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
----------------------------------------------------------------------
Verification Messages:"Double Precision Model" VS. GOLDEN OUTPUT Comparison
----------------------------------------------------------------------
----------------------------------------------------------------------

The Signal to Noise Ratio Compares Signal generated by "Double Precision C++ model" and the "GOLDEN OUTPUT VECTORS ".
The SNR is           :     314.333 db 

Comparing C++ "Double Precision model Output" with the expected "GOLDEN OUTPUT" generated from Octave FFT model. 

Dated: 2019-08-14    Running Time : 14:46:35
####################################---GOLDEN OUTPUT---#######################################
fiofVerificationStart:GOLDEN OUTPUT
Verifying Array:GOLDEN OUTPUT
Starting Verification...
Trying to Open :fftGoldenOut_L16.verif
Opened verification data file :  fftGoldenOut_L16.verif <----Successfully----->...
Verification for data arrayGOLDEN OUTPUT is SUCCCESSFUL !!
************************Error Rate is :0 % ******************
************************Sample Mismatches :0 % ******************
************************Maximum Error Numbers******************
The "MAXIMUM ABSOLUTE ERROR" : 4.01944e-14
The "MAXIMUM REAL ERROR" : 2.84217e-14
The "MAXIMUM IMAG ERROR" : 2.84217e-14
************************Average Error Numbers******************
The "AVERAGE ABSOLUTE ERROR" : 2.06491e-14
The "AVERAGE REAL ERROR" : 2.22045e-15
The "AVERAGE IMAG ERROR" : 5.32907e-15
************************Minimum Error Numbers******************
The "MINIMUM REAL  ERROR" : -2.84217e-14
The "MINIMUM IMAG  ERROR" : -2.84217e-14



Verification of C++ Double Precision model PASSED..... SUCCESS 
VERIFIED.....

----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++





++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
----------------------------------------------------------------------
Verification Messages:"Floating POINT (SP) Model" VS. GOLDEN OUTPUT Comparison
----------------------------------------------------------------------
----------------------------------------------------------------------
Comparing "C++ Floating POINT (SP) model" output with the expected "GOLDEN OUTPUT" generated from Octave FFT model 
The Signal to Noise Ratio Compares Signal generated by "Floating Single Precision C++ model" and the "GOLDEN OUTPUT VECTORS ".
The SNR is           :     143.747 db 

Comparing C++ "FIXED POINT model Output" with the expected "GOLDEN OUTPUT" generated from Octave FFT model. 

Dated: 2019-08-14    Running Time : 14:46:35
####################################---GOLDEN OUTPUT---#######################################
fiofVerificationStart:GOLDEN OUTPUT
Verifying Array:GOLDEN OUTPUT
Starting Verification...
Trying to Open :fftGoldenOut_L16.verif
Opened verification data file :  fftGoldenOut_L16.verif <----Successfully----->...
Verification for data arrayGOLDEN OUTPUT is SUCCCESSFUL !!
************************Error Rate is :0 % ******************
************************Sample Mismatches :0 % ******************
************************Maximum Error Numbers******************
The "MAXIMUM ABSOLUTE ERROR" : 1.38567e-05
The "MAXIMUM REAL ERROR" : 1.19059e-05
The "MAXIMUM IMAG ERROR" : 8.26101e-06
************************Average Error Numbers******************
The "AVERAGE ABSOLUTE ERROR" : 7.11634e-06
The "AVERAGE REAL ERROR" : -6.05889e-07
The "AVERAGE IMAG ERROR" : -7.37438e-07
************************Minimum Error Numbers******************
The "MINIMUM REAL  ERROR" : -1.30615e-05
The "MINIMUM IMAG  ERROR" : -9.21802e-06



Verification of "C++ FIXED POINT model" PASSED..... SUCCESS 
VERIFIED.....


----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++





++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
----------------------------------------------------------------------
Verification Messages:"FIXED POINT Model" VS. "FLOATING POINT MODEL" Comparison
----------------------------------------------------------------------
----------------------------------------------------------------------
Comparing "C++ FIXED POINT model" output with "FLOATING POINT MODEL" output 
The Signal to Noise Ratio Compares Signal generated by "FLOATING POINT C++ model" and the "FLOATING POINT MODEL".
The SNR is           :     143.747 db 

----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++


----------------------------------------------------------------------
----------------------------------------------------------------------
COSIM Relevant Verification Messages----------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Comparing RTL output with C++ FIXED POINT model, BIT-TRUE Model Verification 
This message is useful for -----COSIM--- only otherwise it compare C++ model with itself......... 
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
FIXED POINT "C++ MODEL"  output and the synthesized FIXED POINT "RTL MODEL" outputs matched..... SUCCESS 
VERIFIED.....

----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------

$$$$$$$$$$$$$$$$$$$$$$
OVERL ALL Simulation was a SUCCESS Done with L=16  R=4
$$$$$$$$$$$$$$$$$$$$$$$$$

INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
[2Kvivado_hls> [12C[2Kvivado_hls> csim_design -clean[30C
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../src/main.cpp in debug mode
   Generating csim.exe
The Stimulus file with Path : fftStimulusIn_L16.verif
Dated: 2019-08-14    Running Time : 14:47:04
fiofVerificationReadInputData:din_file
Reading Array:din_file
Trying to Open :fftStimulusIn_L16.verif
Opened input data file :  fftStimulusIn_L16.verif <----Successfully----->...
Dated: 2019-08-14    Running Time : 14:47:04
fiofVerificationReadInputData:golden_output_file
Reading Array:golden_output_file
Trying to Open :fftGoldenOut_L16.verif
Opened input data file :  fftGoldenOut_L16.verif <----Successfully----->...



++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
----------------------------------------------------------------------
Verification Messages:"Double Precision Model" VS. GOLDEN OUTPUT Comparison
----------------------------------------------------------------------
----------------------------------------------------------------------

The Signal to Noise Ratio Compares Signal generated by "Double Precision C++ model" and the "GOLDEN OUTPUT VECTORS ".
The SNR is           :     314.333 db 

Comparing C++ "Double Precision model Output" with the expected "GOLDEN OUTPUT" generated from Octave FFT model. 

Dated: 2019-08-14    Running Time : 14:47:04
####################################---GOLDEN OUTPUT---#######################################
fiofVerificationStart:GOLDEN OUTPUT
Verifying Array:GOLDEN OUTPUT
Starting Verification...
Trying to Open :fftGoldenOut_L16.verif
Opened verification data file :  fftGoldenOut_L16.verif <----Successfully----->...
Verification for data arrayGOLDEN OUTPUT is SUCCCESSFUL !!
************************Error Rate is :0 % ******************
************************Sample Mismatches :0 % ******************
************************Maximum Error Numbers******************
The "MAXIMUM ABSOLUTE ERROR" : 4.01944e-14
The "MAXIMUM REAL ERROR" : 2.84217e-14
The "MAXIMUM IMAG ERROR" : 2.84217e-14
************************Average Error Numbers******************
The "AVERAGE ABSOLUTE ERROR" : 2.06491e-14
The "AVERAGE REAL ERROR" : 2.22045e-15
The "AVERAGE IMAG ERROR" : 5.32907e-15
************************Minimum Error Numbers******************
The "MINIMUM REAL  ERROR" : -2.84217e-14
The "MINIMUM IMAG  ERROR" : -2.84217e-14



Verification of C++ Double Precision model PASSED..... SUCCESS 
VERIFIED.....

----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++





++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
----------------------------------------------------------------------
Verification Messages:"Floating POINT (SP) Model" VS. GOLDEN OUTPUT Comparison
----------------------------------------------------------------------
----------------------------------------------------------------------
Comparing "C++ Floating POINT (SP) model" output with the expected "GOLDEN OUTPUT" generated from Octave FFT model 
The Signal to Noise Ratio Compares Signal generated by "Floating Single Precision C++ model" and the "GOLDEN OUTPUT VECTORS ".
The SNR is           :     143.747 db 

Comparing C++ "FIXED POINT model Output" with the expected "GOLDEN OUTPUT" generated from Octave FFT model. 

Dated: 2019-08-14    Running Time : 14:47:04
####################################---GOLDEN OUTPUT---#######################################
fiofVerificationStart:GOLDEN OUTPUT
Verifying Array:GOLDEN OUTPUT
Starting Verification...
Trying to Open :fftGoldenOut_L16.verif
Opened verification data file :  fftGoldenOut_L16.verif <----Successfully----->...
Verification for data arrayGOLDEN OUTPUT is SUCCCESSFUL !!
************************Error Rate is :0 % ******************
************************Sample Mismatches :0 % ******************
************************Maximum Error Numbers******************
The "MAXIMUM ABSOLUTE ERROR" : 1.38567e-05
The "MAXIMUM REAL ERROR" : 1.19059e-05
The "MAXIMUM IMAG ERROR" : 8.26101e-06
************************Average Error Numbers******************
The "AVERAGE ABSOLUTE ERROR" : 7.11634e-06
The "AVERAGE REAL ERROR" : -6.05889e-07
The "AVERAGE IMAG ERROR" : -7.37438e-07
************************Minimum Error Numbers******************
The "MINIMUM REAL  ERROR" : -1.30615e-05
The "MINIMUM IMAG  ERROR" : -9.21802e-06



Verification of "C++ FIXED POINT model" PASSED..... SUCCESS 
VERIFIED.....


----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++





++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
----------------------------------------------------------------------
Verification Messages:"FIXED POINT Model" VS. "FLOATING POINT MODEL" Comparison
----------------------------------------------------------------------
----------------------------------------------------------------------
Comparing "C++ FIXED POINT model" output with "FLOATING POINT MODEL" output 
The Signal to Noise Ratio Compares Signal generated by "FLOATING POINT C++ model" and the "FLOATING POINT MODEL".
The SNR is           :     143.747 db 

----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++


----------------------------------------------------------------------
----------------------------------------------------------------------
COSIM Relevant Verification Messages----------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Comparing RTL output with C++ FIXED POINT model, BIT-TRUE Model Verification 
This message is useful for -----COSIM--- only otherwise it compare C++ model with itself......... 
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
FIXED POINT "C++ MODEL"  output and the synthesized FIXED POINT "RTL MODEL" outputs matched..... SUCCESS 
VERIFIED.....

----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------

=============================
OVERL ALL Simulation was a SUCCESS Done with L=16  R=4
============================

INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
[2Kvivado_hls> [12C[2Kvivado_hls> csim_design -clean[30C
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../src/main.cpp in debug mode
   Generating csim.exe
The Stimulus file with Path : fftStimulusIn_L16.verif
Dated: 2019-08-14    Running Time : 14:47:09
fiofVerificationReadInputData:din_file
Reading Array:din_file
Trying to Open :fftStimulusIn_L16.verif
Opened input data file :  fftStimulusIn_L16.verif <----Successfully----->...
Dated: 2019-08-14    Running Time : 14:47:09
fiofVerificationReadInputData:golden_output_file
Reading Array:golden_output_file
Trying to Open :fftGoldenOut_L16.verif
Opened input data file :  fftGoldenOut_L16.verif <----Successfully----->...



++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
----------------------------------------------------------------------
Verification Messages:"Double Precision Model" VS. GOLDEN OUTPUT Comparison
----------------------------------------------------------------------
----------------------------------------------------------------------

The Signal to Noise Ratio Compares Signal generated by "Double Precision C++ model" and the "GOLDEN OUTPUT VECTORS ".
The SNR is           :     314.333 db 

Comparing C++ "Double Precision model Output" with the expected "GOLDEN OUTPUT" generated from Octave FFT model. 

Dated: 2019-08-14    Running Time : 14:47:09
####################################---GOLDEN OUTPUT---#######################################
fiofVerificationStart:GOLDEN OUTPUT
Verifying Array:GOLDEN OUTPUT
Starting Verification...
Trying to Open :fftGoldenOut_L16.verif
Opened verification data file :  fftGoldenOut_L16.verif <----Successfully----->...
Verification for data arrayGOLDEN OUTPUT is SUCCCESSFUL !!
************************Error Rate is :0 % ******************
************************Sample Mismatches :0 % ******************
************************Maximum Error Numbers******************
The "MAXIMUM ABSOLUTE ERROR" : 4.01944e-14
The "MAXIMUM REAL ERROR" : 2.84217e-14
The "MAXIMUM IMAG ERROR" : 2.84217e-14
************************Average Error Numbers******************
The "AVERAGE ABSOLUTE ERROR" : 2.06491e-14
The "AVERAGE REAL ERROR" : 2.22045e-15
The "AVERAGE IMAG ERROR" : 5.32907e-15
************************Minimum Error Numbers******************
The "MINIMUM REAL  ERROR" : -2.84217e-14
The "MINIMUM IMAG  ERROR" : -2.84217e-14



Verification of C++ Double Precision model PASSED..... SUCCESS 
VERIFIED.....

----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++





++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
----------------------------------------------------------------------
Verification Messages:"Floating POINT (SP) Model" VS. GOLDEN OUTPUT Comparison
----------------------------------------------------------------------
----------------------------------------------------------------------
Comparing "C++ Floating POINT (SP) model" output with the expected "GOLDEN OUTPUT" generated from Octave FFT model 
The Signal to Noise Ratio Compares Signal generated by "Floating Single Precision C++ model" and the "GOLDEN OUTPUT VECTORS ".
The SNR is           :     143.747 db 

Comparing C++ "FIXED POINT model Output" with the expected "GOLDEN OUTPUT" generated from Octave FFT model. 

Dated: 2019-08-14    Running Time : 14:47:09
####################################---GOLDEN OUTPUT---#######################################
fiofVerificationStart:GOLDEN OUTPUT
Verifying Array:GOLDEN OUTPUT
Starting Verification...
Trying to Open :fftGoldenOut_L16.verif
Opened verification data file :  fftGoldenOut_L16.verif <----Successfully----->...
Verification for data arrayGOLDEN OUTPUT is SUCCCESSFUL !!
************************Error Rate is :0 % ******************
************************Sample Mismatches :0 % ******************
************************Maximum Error Numbers******************
The "MAXIMUM ABSOLUTE ERROR" : 1.38567e-05
The "MAXIMUM REAL ERROR" : 1.19059e-05
The "MAXIMUM IMAG ERROR" : 8.26101e-06
************************Average Error Numbers******************
The "AVERAGE ABSOLUTE ERROR" : 7.11634e-06
The "AVERAGE REAL ERROR" : -6.05889e-07
The "AVERAGE IMAG ERROR" : -7.37438e-07
************************Minimum Error Numbers******************
The "MINIMUM REAL  ERROR" : -1.30615e-05
The "MINIMUM IMAG  ERROR" : -9.21802e-06



Verification of "C++ FIXED POINT model" PASSED..... SUCCESS 
VERIFIED.....


----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++





++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
----------------------------------------------------------------------
Verification Messages:"FIXED POINT Model" VS. "FLOATING POINT MODEL" Comparison
----------------------------------------------------------------------
----------------------------------------------------------------------
Comparing "C++ FIXED POINT model" output with "FLOATING POINT MODEL" output 
The Signal to Noise Ratio Compares Signal generated by "FLOATING POINT C++ model" and the "FLOATING POINT MODEL".
The SNR is           :     143.747 db 

----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++


----------------------------------------------------------------------
----------------------------------------------------------------------
COSIM Relevant Verification Messages----------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Comparing RTL output with C++ FIXED POINT model, BIT-TRUE Model Verification 
This message is useful for -----COSIM--- only otherwise it compare C++ model with itself......... 
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
FIXED POINT "C++ MODEL"  output and the synthesized FIXED POINT "RTL MODEL" outputs matched..... SUCCESS 
VERIFIED.....

----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------

=============================
OVERL ALL Simulation was a SUCCESS Done with L=16  R=4
============================

INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
[2Kvivado_hls> [12C[2Kvivado_hls> csim_design -clean[30C
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../src/main.cpp in debug mode
   Generating csim.exe
The Stimulus file with Path : fftStimulusIn_L16.verif
Dated: 2019-08-14    Running Time : 14:54:02
fiofVerificationReadInputData:din_file
Reading Array:din_file
Trying to Open :fftStimulusIn_L16.verif
Opened input data file :  fftStimulusIn_L16.verif <----Successfully----->...
Dated: 2019-08-14    Running Time : 14:54:02
fiofVerificationReadInputData:golden_output_file
Reading Array:golden_output_file
Trying to Open :fftGoldenOut_L16.verif
Opened input data file :  fftGoldenOut_L16.verif <----Successfully----->...



++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
----------------------------------------------------------------------
Verification Messages:"Double Precision Model" VS. GOLDEN OUTPUT Comparison
----------------------------------------------------------------------
----------------------------------------------------------------------

The Signal to Noise Ratio Compares Signal generated by "Double Precision C++ model" and the "GOLDEN OUTPUT VECTORS ".
The SNR is           :     314.333 db 

Comparing C++ "Double Precision model Output" with the expected "GOLDEN OUTPUT" generated from Octave FFT model. 

Dated: 2019-08-14    Running Time : 14:54:02
####################################---GOLDEN OUTPUT---#######################################
fiofVerificationStart:GOLDEN OUTPUT
Verifying Array:GOLDEN OUTPUT
Starting Verification...
Trying to Open :fftGoldenOut_L16.verif
Opened verification data file :  fftGoldenOut_L16.verif <----Successfully----->...
Verification for data arrayGOLDEN OUTPUT is SUCCCESSFUL !!
************************Error Rate is :0 % ******************
************************Sample Mismatches :0 % ******************
************************Maximum Error Numbers******************
The "MAXIMUM ABSOLUTE ERROR" : 4.01944e-14
The "MAXIMUM REAL ERROR" : 2.84217e-14
The "MAXIMUM IMAG ERROR" : 2.84217e-14
************************Average Error Numbers******************
The "AVERAGE ABSOLUTE ERROR" : 2.06491e-14
The "AVERAGE REAL ERROR" : 2.22045e-15
The "AVERAGE IMAG ERROR" : 5.32907e-15
************************Minimum Error Numbers******************
The "MINIMUM REAL  ERROR" : -2.84217e-14
The "MINIMUM IMAG  ERROR" : -2.84217e-14



Verification of C++ Double Precision model PASSED..... SUCCESS 
VERIFIED.....

----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
=======================================================================





=======================================================================
----------------------------------------------------------------------
Verification Messages:"Floating POINT (SP) Model" VS. GOLDEN OUTPUT Comparison
----------------------------------------------------------------------
----------------------------------------------------------------------
Comparing "C++ Floating POINT (SP) model" output with the expected "GOLDEN OUTPUT" generated from Octave FFT model 
The Signal to Noise Ratio Compares Signal generated by "Floating Single Precision C++ model" and the "GOLDEN OUTPUT VECTORS ".
The SNR is           :     143.747 db 

Comparing C++ "Floating Single Precision model Output" with the expected "GOLDEN OUTPUT" generated from Octave FFT model. 

Dated: 2019-08-14    Running Time : 14:54:02
####################################---GOLDEN OUTPUT---#######################################
fiofVerificationStart:GOLDEN OUTPUT
Verifying Array:GOLDEN OUTPUT
Starting Verification...
Trying to Open :fftGoldenOut_L16.verif
Opened verification data file :  fftGoldenOut_L16.verif <----Successfully----->...
Verification for data arrayGOLDEN OUTPUT is SUCCCESSFUL !!
************************Error Rate is :0 % ******************
************************Sample Mismatches :0 % ******************
************************Maximum Error Numbers******************
The "MAXIMUM ABSOLUTE ERROR" : 1.38567e-05
The "MAXIMUM REAL ERROR" : 1.19059e-05
The "MAXIMUM IMAG ERROR" : 8.26101e-06
************************Average Error Numbers******************
The "AVERAGE ABSOLUTE ERROR" : 7.11634e-06
The "AVERAGE REAL ERROR" : -6.05889e-07
The "AVERAGE IMAG ERROR" : -7.37438e-07
************************Minimum Error Numbers******************
The "MINIMUM REAL  ERROR" : -1.30615e-05
The "MINIMUM IMAG  ERROR" : -9.21802e-06



Verification of "C++ Floating Single Precision model" PASSED..... SUCCESS 
VERIFIED.....


----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
=======================================================================





=======================================================================
----------------------------------------------------------------------
Verification Messages:"Floating Single Precision MODEL" VS. "Double Precision MODEL" Comparison
----------------------------------------------------------------------
----------------------------------------------------------------------
Comparing "C++ Floating Single Precision MODEL" output with "Double Precision MODEL" output 
The Signal to Noise Ratio Compares Signal generated by "Double Precision MODEL C++ model" and the "FLOATING POINT Octave MODEL".
The SNR is           :     143.747 db 

----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
=======================================================================


----------------------------------------------------------------------
----------------------------------------------------------------------
COSIM Relevant Verification Messages----------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Comparing RTL output with C++ Floating Single Precision MODEL, BIT-TRUE Model Verification 
This message is useful for -----COSIM--- only otherwise it compare C++ model with itself......... 
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
FIXED POINT "C++ MODEL"  output and the synthesized FIXED POINT "RTL MODEL" outputs matched..... SUCCESS 
VERIFIED.....

----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------

=============================
OVERL ALL Simulation was a SUCCESS Done with L=16  R=4
============================

INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
[2Kvivado_hls> [12C[2Kvivado_hls> csim_design -clean[30C
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../src/main.cpp in debug mode
   Generating csim.exe
The Stimulus file with Path : fftStimulusIn_L16.verif
Dated: 2019-08-14    Running Time : 14:55:06
fiofVerificationReadInputData:din_file
Reading Array:din_file
Trying to Open :fftStimulusIn_L16.verif
Opened input data file :  fftStimulusIn_L16.verif <----Successfully----->...
Dated: 2019-08-14    Running Time : 14:55:06
fiofVerificationReadInputData:golden_output_file
Reading Array:golden_output_file
Trying to Open :fftGoldenOut_L16.verif
Opened input data file :  fftGoldenOut_L16.verif <----Successfully----->...



++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
----------------------------------------------------------------------
Verification Messages:"Double Precision Model" VS. GOLDEN OUTPUT Comparison
----------------------------------------------------------------------
----------------------------------------------------------------------

The Signal to Noise Ratio Compares Signal generated by "Double Precision C++ model" and the "GOLDEN OUTPUT VECTORS ".
The SNR is           :     314.333 db 

Comparing C++ "Double Precision model Output" with the expected "GOLDEN OUTPUT" generated from Octave FFT model. 

Dated: 2019-08-14    Running Time : 14:55:06
####################################---GOLDEN OUTPUT---#######################################
fiofVerificationStart:GOLDEN OUTPUT
Verifying Array:GOLDEN OUTPUT
Starting Verification...
Trying to Open :fftGoldenOut_L16.verif
Opened verification data file :  fftGoldenOut_L16.verif <----Successfully----->...
Verification for data arrayGOLDEN OUTPUT is SUCCCESSFUL !!
************************Error Rate is :0 % ******************
************************Sample Mismatches :0 % ******************
************************Maximum Error Numbers******************
The "MAXIMUM ABSOLUTE ERROR" : 4.01944e-14
The "MAXIMUM REAL ERROR" : 2.84217e-14
The "MAXIMUM IMAG ERROR" : 2.84217e-14
************************Average Error Numbers******************
The "AVERAGE ABSOLUTE ERROR" : 2.06491e-14
The "AVERAGE REAL ERROR" : 2.22045e-15
The "AVERAGE IMAG ERROR" : 5.32907e-15
************************Minimum Error Numbers******************
The "MINIMUM REAL  ERROR" : -2.84217e-14
The "MINIMUM IMAG  ERROR" : -2.84217e-14



Verification of C++ Double Precision model PASSED..... SUCCESS 
VERIFIED.....

----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
=======================================================================





=======================================================================
----------------------------------------------------------------------
Verification Messages:"Floating POINT (SP) Model" VS. GOLDEN OUTPUT Comparison
----------------------------------------------------------------------
----------------------------------------------------------------------
Comparing "C++ Floating POINT (SP) model" output with the expected "GOLDEN OUTPUT" generated from Octave FFT model 
The Signal to Noise Ratio Compares Signal generated by "Floating Single Precision C++ model" and the "GOLDEN OUTPUT VECTORS ".
The SNR is           :     143.747 db 

Comparing C++ "Floating Single Precision model Output" with the expected "GOLDEN OUTPUT" generated from Octave FFT model. 

Dated: 2019-08-14    Running Time : 14:55:06
####################################---GOLDEN OUTPUT---#######################################
fiofVerificationStart:GOLDEN OUTPUT
Verifying Array:GOLDEN OUTPUT
Starting Verification...
Trying to Open :fftGoldenOut_L16.verif
Opened verification data file :  fftGoldenOut_L16.verif <----Successfully----->...
Verification for data arrayGOLDEN OUTPUT is SUCCCESSFUL !!
************************Error Rate is :0 % ******************
************************Sample Mismatches :0 % ******************
************************Maximum Error Numbers******************
The "MAXIMUM ABSOLUTE ERROR" : 1.38567e-05
The "MAXIMUM REAL ERROR" : 1.19059e-05
The "MAXIMUM IMAG ERROR" : 8.26101e-06
************************Average Error Numbers******************
The "AVERAGE ABSOLUTE ERROR" : 7.11634e-06
The "AVERAGE REAL ERROR" : -6.05889e-07
The "AVERAGE IMAG ERROR" : -7.37438e-07
************************Minimum Error Numbers******************
The "MINIMUM REAL  ERROR" : -1.30615e-05
The "MINIMUM IMAG  ERROR" : -9.21802e-06



Verification of "C++ Floating Single Precision model" PASSED..... SUCCESS 
VERIFIED.....


----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
=======================================================================





=======================================================================
----------------------------------------------------------------------
Verification Messages:"Floating Single Precision MODEL" VS. "Double Precision MODEL" Comparison
----------------------------------------------------------------------
----------------------------------------------------------------------
Comparing "C++ Floating Single Precision MODEL" output with "Double Precision MODEL" output 
The Signal to Noise Ratio Compares Signal generated by "Double Precision MODEL C++ model" and the "FLOATING POINT Octave MODEL".
The SNR is           :     143.747 db 

----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
=======================================================================


----------------------------------------------------------------------
----------------------------------------------------------------------
COSIM Relevant Verification Messages----------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Comparing RTL output with C++ Floating Single Precision MODEL, BIT-TRUE Model Verification 
This message is useful for -----COSIM--- only otherwise it compare C++ model with itself......... 
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Floating Single Precision MODEL "C++ MODEL"  output and the synthesized Floating Single Precision MODEL "RTL MODEL" outputs matched..... SUCCESS 
VERIFIED.....

----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------

=============================
OVERL ALL Simulation was a SUCCESS Done with L=16  R=4
============================

INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
[2Kvivado_hls> [12C[2Kvivado_hls> c[13C[2Kvivado_hls> cl[14C[2Kvivado_hls> cle[15C[2Kvivado_hls> clea[16C[2Kvivado_hls> clear[17C
[3;J[H[2J[2Kvivado_hls> [12C[2Kvivado_hls> clear[17C[2Kvivado_hls> csim_design -clean[30C
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../src/main.cpp in debug mode
   Generating csim.exe
The Stimulus file with Path : fftStimulusIn_L16.verif
Dated: 2019-08-14    Running Time : 14:55:25
fiofVerificationReadInputData:din_file
Reading Array:din_file
Trying to Open :fftStimulusIn_L16.verif
Opened input data file :  fftStimulusIn_L16.verif <----Successfully----->...
Dated: 2019-08-14    Running Time : 14:55:25
fiofVerificationReadInputData:golden_output_file
Reading Array:golden_output_file
Trying to Open :fftGoldenOut_L16.verif
Opened input data file :  fftGoldenOut_L16.verif <----Successfully----->...



++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
----------------------------------------------------------------------
Verification Messages:"Double Precision Model" VS. GOLDEN OUTPUT Comparison
----------------------------------------------------------------------
----------------------------------------------------------------------

The Signal to Noise Ratio Compares Signal generated by "Double Precision C++ model" and the "GOLDEN OUTPUT VECTORS ".
The SNR is           :     314.333 db 

Comparing C++ "Double Precision model Output" with the expected "GOLDEN OUTPUT" generated from Octave FFT model. 

Dated: 2019-08-14    Running Time : 14:55:25
####################################---GOLDEN OUTPUT---#######################################
fiofVerificationStart:GOLDEN OUTPUT
Verifying Array:GOLDEN OUTPUT
Starting Verification...
Trying to Open :fftGoldenOut_L16.verif
Opened verification data file :  fftGoldenOut_L16.verif <----Successfully----->...
Verification for data arrayGOLDEN OUTPUT is SUCCCESSFUL !!
************************Error Rate is :0 % ******************
************************Sample Mismatches :0 % ******************
************************Maximum Error Numbers******************
The "MAXIMUM ABSOLUTE ERROR" : 4.01944e-14
The "MAXIMUM REAL ERROR" : 2.84217e-14
The "MAXIMUM IMAG ERROR" : 2.84217e-14
************************Average Error Numbers******************
The "AVERAGE ABSOLUTE ERROR" : 2.06491e-14
The "AVERAGE REAL ERROR" : 2.22045e-15
The "AVERAGE IMAG ERROR" : 5.32907e-15
************************Minimum Error Numbers******************
The "MINIMUM REAL  ERROR" : -2.84217e-14
The "MINIMUM IMAG  ERROR" : -2.84217e-14



Verification of C++ Double Precision model PASSED..... SUCCESS 
VERIFIED.....

----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
=======================================================================





=======================================================================
----------------------------------------------------------------------
Verification Messages:"Floating POINT (SP) Model" VS. GOLDEN OUTPUT Comparison
----------------------------------------------------------------------
----------------------------------------------------------------------
Comparing "C++ Floating POINT (SP) model" output with the expected "GOLDEN OUTPUT" generated from Octave FFT model 
The Signal to Noise Ratio Compares Signal generated by "Floating Single Precision C++ model" and the "GOLDEN OUTPUT VECTORS ".
The SNR is           :     143.747 db 

Comparing C++ "Floating Single Precision model Output" with the expected "GOLDEN OUTPUT" generated from Octave FFT model. 

Dated: 2019-08-14    Running Time : 14:55:25
####################################---GOLDEN OUTPUT---#######################################
fiofVerificationStart:GOLDEN OUTPUT
Verifying Array:GOLDEN OUTPUT
Starting Verification...
Trying to Open :fftGoldenOut_L16.verif
Opened verification data file :  fftGoldenOut_L16.verif <----Successfully----->...
Verification for data arrayGOLDEN OUTPUT is SUCCCESSFUL !!
************************Error Rate is :0 % ******************
************************Sample Mismatches :0 % ******************
************************Maximum Error Numbers******************
The "MAXIMUM ABSOLUTE ERROR" : 1.38567e-05
The "MAXIMUM REAL ERROR" : 1.19059e-05
The "MAXIMUM IMAG ERROR" : 8.26101e-06
************************Average Error Numbers******************
The "AVERAGE ABSOLUTE ERROR" : 7.11634e-06
The "AVERAGE REAL ERROR" : -6.05889e-07
The "AVERAGE IMAG ERROR" : -7.37438e-07
************************Minimum Error Numbers******************
The "MINIMUM REAL  ERROR" : -1.30615e-05
The "MINIMUM IMAG  ERROR" : -9.21802e-06



Verification of "C++ Floating Single Precision model" PASSED..... SUCCESS 
VERIFIED.....


----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
=======================================================================





=======================================================================
----------------------------------------------------------------------
Verification Messages:"Floating Single Precision MODEL" VS. "Double Precision MODEL" Comparison
----------------------------------------------------------------------
----------------------------------------------------------------------
Comparing "C++ Floating Single Precision MODEL" output with "Double Precision MODEL" output 
The Signal to Noise Ratio Compares Signal generated by "Double Precision MODEL C++ model" and the "FLOATING POINT Octave MODEL".
The SNR is           :     143.747 db 

----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
=======================================================================


----------------------------------------------------------------------
----------------------------------------------------------------------
COSIM Relevant Verification Messages----------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Comparing RTL output with C++ Floating Single Precision MODEL, BIT-TRUE Model Verification 
This message is useful for -----COSIM--- only otherwise it compare C++ model with itself......... 
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Floating Single Precision MODEL "C++ MODEL"  output and the synthesized Floating Single Precision MODEL "RTL MODEL" outputs matched..... SUCCESS 
VERIFIED.....

----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------

=============================
OVERL ALL Simulation was a SUCCESS Done with L=16  R=4
============================

INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
[2Kvivado_hls> [12C[2Kvivado_hls> csim_design -clean[30C
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../src/main.cpp in debug mode
   Generating csim.exe
The Stimulus file with Path : fftStimulusIn_L16.verif
Dated: 2019-08-14    Running Time : 15:00:58
fiofVerificationReadInputData:din_file
Reading Array:din_file
Trying to Open :fftStimulusIn_L16.verif
Opened input data file :  fftStimulusIn_L16.verif <----Successfully----->...
Dated: 2019-08-14    Running Time : 15:00:58
fiofVerificationReadInputData:golden_output_file
Reading Array:golden_output_file
Trying to Open :fftGoldenOut_L16.verif
Opened input data file :  fftGoldenOut_L16.verif <----Successfully----->...



++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
----------------------------------------------------------------------
Verification Messages:"Double Precision Model" VS. GOLDEN OUTPUT Comparison
----------------------------------------------------------------------
----------------------------------------------------------------------

The Signal to Noise Ratio Compares Signal generated by "Double Precision C++ model" and the "GOLDEN OUTPUT VECTORS ".
The SNR is           :     314.333 db 

Comparing C++ "Double Precision model Output" with the expected "GOLDEN OUTPUT" generated from Octave FFT model. 

Dated: 2019-08-14    Running Time : 15:00:58
####################################---GOLDEN OUTPUT---#######################################
fiofVerificationStart:GOLDEN OUTPUT
Verifying Array:GOLDEN OUTPUT
Starting Verification...
Trying to Open :fftGoldenOut_L16.verif
Opened verification data file :  fftGoldenOut_L16.verif <----Successfully----->...
Verification for data arrayGOLDEN OUTPUT is SUCCCESSFUL !!
************************Error Rate is :0 % ******************
************************Sample Mismatches :0 % ******************
************************Maximum Error Numbers******************
The "MAXIMUM ABSOLUTE ERROR" : 4.01944e-14
The "MAXIMUM REAL ERROR" : 2.84217e-14
The "MAXIMUM IMAG ERROR" : 2.84217e-14
************************Average Error Numbers******************
The "AVERAGE ABSOLUTE ERROR" : 2.06491e-14
The "AVERAGE REAL ERROR" : 2.22045e-15
The "AVERAGE IMAG ERROR" : 5.32907e-15
************************Minimum Error Numbers******************
The "MINIMUM REAL  ERROR" : -2.84217e-14
The "MINIMUM IMAG  ERROR" : -2.84217e-14



Verification of C++ Double Precision model PASSED..... SUCCESS 
VERIFIED.....

----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
=======================================================================





=======================================================================
----------------------------------------------------------------------
Verification Messages:"Floating POINT (SP) Model" VS. GOLDEN OUTPUT Comparison
----------------------------------------------------------------------
----------------------------------------------------------------------
Comparing "C++ Floating POINT (SP) model" output with the expected "GOLDEN OUTPUT" generated from Octave FFT model 
The Signal to Noise Ratio Compares Signal generated by "Floating Single Precision C++ model" and the "GOLDEN OUTPUT VECTORS ".
The SNR is           :     143.747 db 

Comparing C++ "Floating Single Precision model Output" with the expected "GOLDEN OUTPUT" generated from Octave FFT model. 

Dated: 2019-08-14    Running Time : 15:00:58
####################################---GOLDEN OUTPUT---#######################################
fiofVerificationStart:GOLDEN OUTPUT
Verifying Array:GOLDEN OUTPUT
Starting Verification...
Trying to Open :fftGoldenOut_L16.verif
Opened verification data file :  fftGoldenOut_L16.verif <----Successfully----->...
Verification for data arrayGOLDEN OUTPUT is SUCCCESSFUL !!
************************Error Rate is :0 % ******************
************************Sample Mismatches :0 % ******************
************************Maximum Error Numbers******************
The "MAXIMUM ABSOLUTE ERROR" : 1.38567e-05
The "MAXIMUM REAL ERROR" : 1.19059e-05
The "MAXIMUM IMAG ERROR" : 8.26101e-06
************************Average Error Numbers******************
The "AVERAGE ABSOLUTE ERROR" : 7.11634e-06
The "AVERAGE REAL ERROR" : -6.05889e-07
The "AVERAGE IMAG ERROR" : -7.37438e-07
************************Minimum Error Numbers******************
The "MINIMUM REAL  ERROR" : -1.30615e-05
The "MINIMUM IMAG  ERROR" : -9.21802e-06



Verification of "C++ Floating Single Precision model" PASSED..... SUCCESS 
VERIFIED.....


----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
=======================================================================





=======================================================================
----------------------------------------------------------------------
Verification Messages:"Floating Single Precision MODEL" VS. "Double Precision MODEL" Comparison
----------------------------------------------------------------------
----------------------------------------------------------------------
Comparing "C++ Floating Single Precision MODEL" output with "Double Precision MODEL" output 
The Signal to Noise Ratio Compares Signal generated by "Double Precision MODEL C++ model" and the "FLOATING POINT Octave MODEL".
The SNR is           :     143.747 db 

----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
=======================================================================


----------------------------------------------------------------------
----------------------------------------------------------------------
COSIM Relevant Verification Messages----------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Comparing RTL output with C++ Floating Single Precision MODEL, BIT-TRUE Model Verification 
This message is useful for -----COSIM--- only otherwise it compare C++ model with itself......... 
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Floating Single Precision MODEL "C++ MODEL"  output and the synthesized Floating Single Precision MODEL "RTL MODEL" outputs matched..... SUCCESS 
VERIFIED.....

----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------

=============================
OVERL ALL Simulation was a SUCCESS Done with L=16  R=4
============================

INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
[2Kvivado_hls> [12C[2Kvivado_hls> csim_design -clean[30C
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../src/main.cpp in debug mode
   Generating csim.exe
The Stimulus file with Path : fftStimulusIn_L16.verif
Dated: 2019-08-14    Running Time : 15:02:27
fiofVerificationReadInputData:din_file
Reading Array:din_file
Trying to Open :fftStimulusIn_L16.verif
Opened input data file :  fftStimulusIn_L16.verif <----Successfully----->...
Dated: 2019-08-14    Running Time : 15:02:27
fiofVerificationReadInputData:golden_output_file
Reading Array:golden_output_file
Trying to Open :fftGoldenOut_L16.verif
Opened input data file :  fftGoldenOut_L16.verif <----Successfully----->...



++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
----------------------------------------------------------------------
Verification Messages:"Double Precision Model" VS. GOLDEN OUTPUT Comparison
----------------------------------------------------------------------
----------------------------------------------------------------------

The Signal to Noise Ratio Compares Signal generated by "Double Precision C++ model" and the "GOLDEN OUTPUT VECTORS ".
The SNR is           :     314.333 db 

Comparing C++ "Double Precision model Output" with the expected "GOLDEN OUTPUT" generated from Octave FFT model. 

Dated: 2019-08-14    Running Time : 15:02:27
####################################---GOLDEN OUTPUT---#######################################
fiofVerificationStart:GOLDEN OUTPUT
Verifying Array:GOLDEN OUTPUT
Starting Verification...
Trying to Open :fftGoldenOut_L16.verif
Opened verification data file :  fftGoldenOut_L16.verif <----Successfully----->...
Verification for data arrayGOLDEN OUTPUT is SUCCCESSFUL !!
************************Error Rate is :0 % ******************
************************Sample Mismatches :0 % ******************
************************Maximum Error Numbers******************
The "MAXIMUM ABSOLUTE ERROR" : 4.01944e-14
The "MAXIMUM REAL ERROR" : 2.84217e-14
The "MAXIMUM IMAG ERROR" : 2.84217e-14
************************Average Error Numbers******************
The "AVERAGE ABSOLUTE ERROR" : 2.06491e-14
The "AVERAGE REAL ERROR" : 2.22045e-15
The "AVERAGE IMAG ERROR" : 5.32907e-15
************************Minimum Error Numbers******************
The "MINIMUM REAL  ERROR" : -2.84217e-14
The "MINIMUM IMAG  ERROR" : -2.84217e-14



Verification of C++ Double Precision model PASSED..... SUCCESS 
VERIFIED.....

----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
=======================================================================





=======================================================================
----------------------------------------------------------------------
Verification Messages:"Floating POINT (SP) Model" VS. GOLDEN OUTPUT Comparison
----------------------------------------------------------------------
----------------------------------------------------------------------
Comparing "C++ Floating POINT (SP) model" output with the expected "GOLDEN OUTPUT" generated from Octave FFT model 
The Signal to Noise Ratio Compares Signal generated by "Floating Single Precision C++ model" and the "GOLDEN OUTPUT VECTORS ".
The SNR is           :     143.747 db 

Comparing C++ "Floating Single Precision model Output" with the expected "GOLDEN OUTPUT" generated from Octave FFT model. 

Dated: 2019-08-14    Running Time : 15:02:27
####################################---GOLDEN OUTPUT---#######################################
fiofVerificationStart:GOLDEN OUTPUT
Verifying Array:GOLDEN OUTPUT
Starting Verification...
Trying to Open :fftGoldenOut_L16.verif
Opened verification data file :  fftGoldenOut_L16.verif <----Successfully----->...
Verification for data arrayGOLDEN OUTPUT is SUCCCESSFUL !!
************************Error Rate is :0 % ******************
************************Sample Mismatches :0 % ******************
************************Maximum Error Numbers******************
The "MAXIMUM ABSOLUTE ERROR" : 1.38567e-05
The "MAXIMUM REAL ERROR" : 1.19059e-05
The "MAXIMUM IMAG ERROR" : 8.26101e-06
************************Average Error Numbers******************
The "AVERAGE ABSOLUTE ERROR" : 7.11634e-06
The "AVERAGE REAL ERROR" : -6.05889e-07
The "AVERAGE IMAG ERROR" : -7.37438e-07
************************Minimum Error Numbers******************
The "MINIMUM REAL  ERROR" : -1.30615e-05
The "MINIMUM IMAG  ERROR" : -9.21802e-06



Verification of "C++ Floating Single Precision model" PASSED..... SUCCESS 
VERIFIED.....


----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
=======================================================================





=======================================================================
----------------------------------------------------------------------
Verification Messages:"Floating Single Precision MODEL" VS. "Double Precision MODEL" Comparison
----------------------------------------------------------------------
----------------------------------------------------------------------
Comparing "C++ Floating Single Precision MODEL" output with "Double Precision MODEL" output 
The Signal to Noise Ratio Compares Signal generated by "Double Precision MODEL C++ model" and the "FLOATING POINT Octave MODEL".
The SNR is           :     143.747 db 

----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
=======================================================================


----------------------------------------------------------------------
----------------------------------------------------------------------
COSIM Relevant Verification Messages----------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Comparing RTL output with C++ Floating Single Precision MODEL, BIT-TRUE Model Verification 
This message is useful for -----COSIM--- only otherwise it compare C++ model with itself......... 
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Floating Single Precision MODEL "C++ MODEL"  output and the synthesized Floating Single Precision MODEL "RTL MODEL" outputs matched..... SUCCESS 
VERIFIED.....

----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------

=============================
OVERL ALL Simulation was a SUCCESS Done with L=16  R=4
============================

INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
[2Kvivado_hls> [12C[2Kvivado_hls> c[13C[2Kvivado_hls> cs[14C[2Kvivado_hls> csy[15C[2Kvivado_hls> csynth_design[25C
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'src/main.cpp' ... 
WARNING: [HLS 200-40] In file included from src/main.cpp:5:
In file included from src/hls_ssr_fft_data_path.h:4:
In file included from ../../../../../../include/hw/xf_fft/float/./xf_fft_L1.hpp:25:
In file included from ../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft.hpp:35:
In file included from ../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_streaming_transposer.hpp:55:
In file included from ../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_streaming_data_commutor.hpp:22:
/proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/common/technology/autopilot/ap_shift_reg.h:70:24: warning: extra tokens at end of #ifndef directive [-Wextra-tokens]
#ifndef __has_attribute<U+00A0><U+00A0><U+00A0><U+00A0><U+00A0><U+00A0><U+00A0><U+00A0><U+00A0>
                       ^
                       //      
1 warning generated.
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: ../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft.hpp:2451:19
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: ../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft.hpp:2500:19
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: ../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft.hpp:2545:19
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file src/main.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:07 ; elapsed = 00:32:44 . Memory (MB): peak = 925.125 ; gain = 192.000 ; free physical = 7519 ; free virtual = 31393
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:07 ; elapsed = 00:32:44 . Memory (MB): peak = 925.125 ; gain = 192.000 ; free physical = 7519 ; free virtual = 31393
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'xf::dsp::fft::InputTransposeChainStreamingS2S<999999, 1, 40000, 4, 16, 4, 1, 1>::swap<complex_wrapper<float> >' into 'xf::dsp::fft::FFTWrapper<0, 0, 999999>::innerFFT<16, 4, 999999, (xf::dsp::fft::scaling_mode_enum)0, (xf::dsp::fft::transform_direction_enum)0, (xf::dsp::fft::butterfly_rnd_mode_enum)0, (xf::dsp::fft::fft_output_order_enum)0, complex_wrapper<float>, complex_wrapper<float>, complex_wrapper<float>, complex_wrapper<float> >' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft.hpp:1929).
INFO: [XFORM 203-603] Inlining function 'complex_wrapper<float>::real' into 'xf::dsp::fft::complexMultiply<float, float, float>' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_complex_multiplier.hpp:35).
INFO: [XFORM 203-603] Inlining function 'complex_wrapper<float>::real' into 'xf::dsp::fft::complexMultiply<float, float, float>' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_complex_multiplier.hpp:35).
INFO: [XFORM 203-603] Inlining function 'complex_wrapper<float>::real' into 'xf::dsp::fft::complexMultiply<float, float, float>' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_complex_multiplier.hpp:34).
INFO: [XFORM 203-603] Inlining function 'complex_wrapper<float>::real' into 'xf::dsp::fft::complexMultiply<float, float, float>' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_complex_multiplier.hpp:34).
INFO: [XFORM 203-603] Inlining function 'complex_wrapper<float>::real' into 'xf::dsp::fft::convertSuperStreamToArrayNScale<1, (xf::dsp::fft::transform_direction_enum)0, 50000, 16, 4, complex_wrapper<float>, complex_wrapper<float> >' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_fork_merge_utils.hpp:186).
INFO: [XFORM 203-603] Inlining function 'complex_wrapper<float>::imag' into 'xf::dsp::fft::readQuaterTwiddleTable<16, 4, 4u, complex_wrapper<float> >' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_twiddle_table.hpp:133).
INFO: [XFORM 203-603] Inlining function 'complex_wrapper<float>::imag' into 'xf::dsp::fft::readQuaterTwiddleTable<16, 4, 4u, complex_wrapper<float> >' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_twiddle_table.hpp:115).
INFO: [XFORM 203-603] Inlining function 'complex_wrapper<float>::imag' into 'xf::dsp::fft::complexMultiply<float, float, float>' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_complex_multiplier.hpp:35).
INFO: [XFORM 203-603] Inlining function 'complex_wrapper<float>::imag' into 'xf::dsp::fft::complexMultiply<float, float, float>' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_complex_multiplier.hpp:35).
INFO: [XFORM 203-603] Inlining function 'complex_wrapper<float>::imag' into 'xf::dsp::fft::complexMultiply<float, float, float>' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_complex_multiplier.hpp:34).
INFO: [XFORM 203-603] Inlining function 'complex_wrapper<float>::imag' into 'xf::dsp::fft::complexMultiply<float, float, float>' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_complex_multiplier.hpp:34).
INFO: [XFORM 203-603] Inlining function 'complex_wrapper<float>::imag' into 'xf::dsp::fft::convertSuperStreamToArrayNScale<1, (xf::dsp::fft::transform_direction_enum)0, 50000, 16, 4, complex_wrapper<float>, complex_wrapper<float> >' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_fork_merge_utils.hpp:186).
INFO: [XFORM 203-603] Inlining function 'xf::dsp::fft::complexMultiply<float, float, float>' into 'xf::dsp::fft::__parallel_fft_kernel_L4_R4x1_atree<true, (xf::dsp::fft::scaling_mode_enum)0, (xf::dsp::fft::transform_direction_enum)0, (xf::dsp::fft::butterfly_rnd_mode_enum)0, complex_wrapper<float>, complex_wrapper<float>, complex_wrapper<float> >' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_parallel_fft_kernel.hpp:150).
INFO: [XFORM 203-603] Inlining function 'xf::dsp::fft::complexMultiply<float, float, float>' into 'xf::dsp::fft::twiddleFactorMulS2S<16, 4, (xf::dsp::fft::transform_direction_enum)0, (xf::dsp::fft::butterfly_rnd_mode_enum)0, complex_wrapper<float>, complex_wrapper<float>, complex_wrapper<float> >' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft.hpp:142).
INFO: [XFORM 203-603] Inlining function 'xf::dsp::fft::complexMultiply<float, float, float>' into 'xf::dsp::fft::__parallel_fft_kernel_L4_R4x1_atree<false, (xf::dsp::fft::scaling_mode_enum)0, (xf::dsp::fft::transform_direction_enum)0, (xf::dsp::fft::butterfly_rnd_mode_enum)0, complex_wrapper<float>, complex_wrapper<float>, complex_wrapper<float> >' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_parallel_fft_kernel.hpp:150).
INFO: [XFORM 203-603] Inlining function 'xf::dsp::fft::AdderTreeClass<2>::createTreeLevel<1, true, (xf::dsp::fft::scaling_mode_enum)0, complex_wrapper<float>, complex_wrapper<float> >' into 'xf::dsp::fft::AdderTreeClass<4>::createTreeLevel<0, true, (xf::dsp::fft::scaling_mode_enum)0, complex_wrapper<float>, complex_wrapper<float> >' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_adder_tree.hpp:83).
INFO: [XFORM 203-603] Inlining function 'xf::dsp::fft::AdderTreeClass<4>::createTreeLevel<0, true, (xf::dsp::fft::scaling_mode_enum)0, complex_wrapper<float>, complex_wrapper<float> >' into 'xf::dsp::fft::__parallel_fft_kernel_L4_R4x1_atree<true, (xf::dsp::fft::scaling_mode_enum)0, (xf::dsp::fft::transform_direction_enum)0, (xf::dsp::fft::butterfly_rnd_mode_enum)0, complex_wrapper<float>, complex_wrapper<float>, complex_wrapper<float> >' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_parallel_fft_kernel.hpp:156).
INFO: [XFORM 203-603] Inlining function 'complex_wrapper<float>::real.2' into 'xf::dsp::fft::__parallel_fft_kernel_L4_R4x1_atree<true, (xf::dsp::fft::scaling_mode_enum)0, (xf::dsp::fft::transform_direction_enum)0, (xf::dsp::fft::butterfly_rnd_mode_enum)0, complex_wrapper<float>, complex_wrapper<float>, complex_wrapper<float> >' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_complex_multiplier.hpp:34->../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_parallel_fft_kernel.hpp:150).
INFO: [XFORM 203-603] Inlining function 'complex_wrapper<float>::imag.2' into 'xf::dsp::fft::__parallel_fft_kernel_L4_R4x1_atree<true, (xf::dsp::fft::scaling_mode_enum)0, (xf::dsp::fft::transform_direction_enum)0, (xf::dsp::fft::butterfly_rnd_mode_enum)0, complex_wrapper<float>, complex_wrapper<float>, complex_wrapper<float> >' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_complex_multiplier.hpp:35->../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_parallel_fft_kernel.hpp:150).
INFO: [XFORM 203-603] Inlining function 'complex_wrapper<float>::operator+' into 'xf::dsp::fft::__parallel_fft_kernel_L4_R4x1_atree<true, (xf::dsp::fft::scaling_mode_enum)0, (xf::dsp::fft::transform_direction_enum)0, (xf::dsp::fft::butterfly_rnd_mode_enum)0, complex_wrapper<float>, complex_wrapper<float>, complex_wrapper<float> >' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_adder_tree.hpp:79->../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_parallel_fft_kernel.hpp:156).
INFO: [XFORM 203-603] Inlining function 'complex_wrapper<float>::operator+' into 'xf::dsp::fft::__parallel_fft_kernel_L4_R4x1_atree<true, (xf::dsp::fft::scaling_mode_enum)0, (xf::dsp::fft::transform_direction_enum)0, (xf::dsp::fft::butterfly_rnd_mode_enum)0, complex_wrapper<float>, complex_wrapper<float>, complex_wrapper<float> >' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_adder_tree.hpp:95->../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_adder_tree.hpp:83->../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_parallel_fft_kernel.hpp:156).
INFO: [XFORM 203-603] Inlining function 'complex_wrapper<float>::operator+=' into 'xf::dsp::fft::__parallel_fft_kernel_L4_R4x1_atree<true, (xf::dsp::fft::scaling_mode_enum)0, (xf::dsp::fft::transform_direction_enum)0, (xf::dsp::fft::butterfly_rnd_mode_enum)0, complex_wrapper<float>, complex_wrapper<float>, complex_wrapper<float> >' (../../../../../../include/hw/xf_fft/float/./xf_fft/fft_complex.hpp:135->../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_adder_tree.hpp:79->../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_parallel_fft_kernel.hpp:156).
INFO: [XFORM 203-603] Inlining function 'complex_wrapper<float>::operator+=' into 'xf::dsp::fft::__parallel_fft_kernel_L4_R4x1_atree<true, (xf::dsp::fft::scaling_mode_enum)0, (xf::dsp::fft::transform_direction_enum)0, (xf::dsp::fft::butterfly_rnd_mode_enum)0, complex_wrapper<float>, complex_wrapper<float>, complex_wrapper<float> >' (../../../../../../include/hw/xf_fft/float/./xf_fft/fft_complex.hpp:135->../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_adder_tree.hpp:95->../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_adder_tree.hpp:83->../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_parallel_fft_kernel.hpp:156).
INFO: [XFORM 203-603] Inlining function 'complex_wrapper<float>::real.1' into 'xf::dsp::fft::__parallel_fft_kernel_L4_R4x1_atree<true, (xf::dsp::fft::scaling_mode_enum)0, (xf::dsp::fft::transform_direction_enum)0, (xf::dsp::fft::butterfly_rnd_mode_enum)0, complex_wrapper<float>, complex_wrapper<float>, complex_wrapper<float> >' (../../../../../../include/hw/xf_fft/float/./xf_fft/fft_complex.hpp:113->../../../../../../include/hw/xf_fft/float/./xf_fft/fft_complex.hpp:135->../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_adder_tree.hpp:79->../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_parallel_fft_kernel.hpp:156).
INFO: [XFORM 203-603] Inlining function 'complex_wrapper<float>::imag.1' into 'xf::dsp::fft::__parallel_fft_kernel_L4_R4x1_atree<true, (xf::dsp::fft::scaling_mode_enum)0, (xf::dsp::fft::transform_direction_enum)0, (xf::dsp::fft::butterfly_rnd_mode_enum)0, complex_wrapper<float>, complex_wrapper<float>, complex_wrapper<float> >' (../../../../../../include/hw/xf_fft/float/./xf_fft/fft_complex.hpp:114->../../../../../../include/hw/xf_fft/float/./xf_fft/fft_complex.hpp:135->../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_adder_tree.hpp:79->../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_parallel_fft_kernel.hpp:156).
INFO: [XFORM 203-603] Inlining function 'complex_wrapper<float>::real.1' into 'xf::dsp::fft::__parallel_fft_kernel_L4_R4x1_atree<true, (xf::dsp::fft::scaling_mode_enum)0, (xf::dsp::fft::transform_direction_enum)0, (xf::dsp::fft::butterfly_rnd_mode_enum)0, complex_wrapper<float>, complex_wrapper<float>, complex_wrapper<float> >' (../../../../../../include/hw/xf_fft/float/./xf_fft/fft_complex.hpp:113->../../../../../../include/hw/xf_fft/float/./xf_fft/fft_complex.hpp:135->../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_adder_tree.hpp:95->../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_adder_tree.hpp:83->../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_parallel_fft_kernel.hpp:156).
INFO: [XFORM 203-603] Inlining function 'complex_wrapper<float>::imag.1' into 'xf::dsp::fft::__parallel_fft_kernel_L4_R4x1_atree<true, (xf::dsp::fft::scaling_mode_enum)0, (xf::dsp::fft::transform_direction_enum)0, (xf::dsp::fft::butterfly_rnd_mode_enum)0, complex_wrapper<float>, complex_wrapper<float>, complex_wrapper<float> >' (../../../../../../include/hw/xf_fft/float/./xf_fft/fft_complex.hpp:114->../../../../../../include/hw/xf_fft/float/./xf_fft/fft_complex.hpp:135->../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_adder_tree.hpp:95->../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_adder_tree.hpp:83->../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_parallel_fft_kernel.hpp:156).
INFO: [XFORM 203-603] Inlining function 'xf::dsp::fft::__parallel_fft_kernel_L4_R4x1_atree<true, (xf::dsp::fft::scaling_mode_enum)0, (xf::dsp::fft::transform_direction_enum)0, (xf::dsp::fft::butterfly_rnd_mode_enum)0, complex_wrapper<float>, complex_wrapper<float>, complex_wrapper<float> >' into 'xf::dsp::fft::Butterfly<4>::calcButterFly<16, true, (xf::dsp::fft::scaling_mode_enum)0, (xf::dsp::fft::transform_direction_enum)0, (xf::dsp::fft::butterfly_rnd_mode_enum)0, complex_wrapper<float>, complex_wrapper<float>, complex_wrapper<float> >' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_parallel_fft_kernel.hpp:1298).
INFO: [XFORM 203-603] Inlining function 'xf::dsp::fft::readQuaterTwiddleTable<16, 4, 4u, complex_wrapper<float> >' into 'xf::dsp::fft::twiddleFactorMulS2S<16, 4, (xf::dsp::fft::transform_direction_enum)0, (xf::dsp::fft::butterfly_rnd_mode_enum)0, complex_wrapper<float>, complex_wrapper<float>, complex_wrapper<float> >' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft.hpp:134).
INFO: [XFORM 203-603] Inlining function 'xf::dsp::fft::twiddleFactorMulS2S<16, 4, (xf::dsp::fft::transform_direction_enum)0, (xf::dsp::fft::butterfly_rnd_mode_enum)0, complex_wrapper<float>, complex_wrapper<float>, complex_wrapper<float> >' into 'xf::dsp::fft::fftStageKernelS2S<16, 4, (xf::dsp::fft::scaling_mode_enum)0, (xf::dsp::fft::transform_direction_enum)0, (xf::dsp::fft::butterfly_rnd_mode_enum)0, 2, complex_wrapper<float>, complex_wrapper<float>, complex_wrapper<float>, complex_wrapper<float>, complex_wrapper<float> >' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft.hpp:198).
INFO: [XFORM 203-603] Inlining function 'xf::dsp::fft::Butterfly<4>::calcButterFly<16, true, (xf::dsp::fft::scaling_mode_enum)0, (xf::dsp::fft::transform_direction_enum)0, (xf::dsp::fft::butterfly_rnd_mode_enum)0, complex_wrapper<float>, complex_wrapper<float>, complex_wrapper<float> >' into 'xf::dsp::fft::fftStageKernelS2S<16, 4, (xf::dsp::fft::scaling_mode_enum)0, (xf::dsp::fft::transform_direction_enum)0, (xf::dsp::fft::butterfly_rnd_mode_enum)0, 2, complex_wrapper<float>, complex_wrapper<float>, complex_wrapper<float>, complex_wrapper<float>, complex_wrapper<float> >' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft.hpp:195).
INFO: [XFORM 203-603] Inlining function 'complex_wrapper<float>::imag.2' into 'xf::dsp::fft::fftStageKernelS2S<16, 4, (xf::dsp::fft::scaling_mode_enum)0, (xf::dsp::fft::transform_direction_enum)0, (xf::dsp::fft::butterfly_rnd_mode_enum)0, 2, complex_wrapper<float>, complex_wrapper<float>, complex_wrapper<float>, complex_wrapper<float>, complex_wrapper<float> >' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_twiddle_table.hpp:143->../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft.hpp:134->../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft.hpp:198).
INFO: [XFORM 203-603] Inlining function 'complex_wrapper<float>::real.2' into 'xf::dsp::fft::fftStageKernelS2S<16, 4, (xf::dsp::fft::scaling_mode_enum)0, (xf::dsp::fft::transform_direction_enum)0, (xf::dsp::fft::butterfly_rnd_mode_enum)0, 2, complex_wrapper<float>, complex_wrapper<float>, complex_wrapper<float>, complex_wrapper<float>, complex_wrapper<float> >' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_twiddle_table.hpp:144->../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft.hpp:134->../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft.hpp:198).
INFO: [XFORM 203-603] Inlining function 'complex_wrapper<float>::real.2' into 'xf::dsp::fft::fftStageKernelS2S<16, 4, (xf::dsp::fft::scaling_mode_enum)0, (xf::dsp::fft::transform_direction_enum)0, (xf::dsp::fft::butterfly_rnd_mode_enum)0, 2, complex_wrapper<float>, complex_wrapper<float>, complex_wrapper<float>, complex_wrapper<float>, complex_wrapper<float> >' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_complex_multiplier.hpp:34->../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft.hpp:142->../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft.hpp:198).
INFO: [XFORM 203-603] Inlining function 'complex_wrapper<float>::imag.2' into 'xf::dsp::fft::fftStageKernelS2S<16, 4, (xf::dsp::fft::scaling_mode_enum)0, (xf::dsp::fft::transform_direction_enum)0, (xf::dsp::fft::butterfly_rnd_mode_enum)0, 2, complex_wrapper<float>, complex_wrapper<float>, complex_wrapper<float>, complex_wrapper<float>, complex_wrapper<float> >' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_complex_multiplier.hpp:35->../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft.hpp:142->../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft.hpp:198).
INFO: [XFORM 203-603] Inlining function 'xf::dsp::fft::AdderTreeClass<2>::createTreeLevel<1, false, (xf::dsp::fft::scaling_mode_enum)0, complex_wrapper<float>, complex_wrapper<float> >' into 'xf::dsp::fft::AdderTreeClass<4>::createTreeLevel<0, false, (xf::dsp::fft::scaling_mode_enum)0, complex_wrapper<float>, complex_wrapper<float> >' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_adder_tree.hpp:83).
INFO: [XFORM 203-603] Inlining function 'xf::dsp::fft::AdderTreeClass<4>::createTreeLevel<0, false, (xf::dsp::fft::scaling_mode_enum)0, complex_wrapper<float>, complex_wrapper<float> >' into 'xf::dsp::fft::__parallel_fft_kernel_L4_R4x1_atree<false, (xf::dsp::fft::scaling_mode_enum)0, (xf::dsp::fft::transform_direction_enum)0, (xf::dsp::fft::butterfly_rnd_mode_enum)0, complex_wrapper<float>, complex_wrapper<float>, complex_wrapper<float> >' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_parallel_fft_kernel.hpp:156).
INFO: [XFORM 203-603] Inlining function 'complex_wrapper<float>::real.2' into 'xf::dsp::fft::__parallel_fft_kernel_L4_R4x1_atree<false, (xf::dsp::fft::scaling_mode_enum)0, (xf::dsp::fft::transform_direction_enum)0, (xf::dsp::fft::butterfly_rnd_mode_enum)0, complex_wrapper<float>, complex_wrapper<float>, complex_wrapper<float> >' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_complex_multiplier.hpp:34->../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_parallel_fft_kernel.hpp:150).
INFO: [XFORM 203-603] Inlining function 'complex_wrapper<float>::imag.2' into 'xf::dsp::fft::__parallel_fft_kernel_L4_R4x1_atree<false, (xf::dsp::fft::scaling_mode_enum)0, (xf::dsp::fft::transform_direction_enum)0, (xf::dsp::fft::butterfly_rnd_mode_enum)0, complex_wrapper<float>, complex_wrapper<float>, complex_wrapper<float> >' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_complex_multiplier.hpp:35->../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_parallel_fft_kernel.hpp:150).
INFO: [XFORM 203-603] Inlining function 'complex_wrapper<float>::operator+' into 'xf::dsp::fft::__parallel_fft_kernel_L4_R4x1_atree<false, (xf::dsp::fft::scaling_mode_enum)0, (xf::dsp::fft::transform_direction_enum)0, (xf::dsp::fft::butterfly_rnd_mode_enum)0, complex_wrapper<float>, complex_wrapper<float>, complex_wrapper<float> >' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_adder_tree.hpp:79->../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_parallel_fft_kernel.hpp:156).
INFO: [XFORM 203-603] Inlining function 'complex_wrapper<float>::operator+' into 'xf::dsp::fft::__parallel_fft_kernel_L4_R4x1_atree<false, (xf::dsp::fft::scaling_mode_enum)0, (xf::dsp::fft::transform_direction_enum)0, (xf::dsp::fft::butterfly_rnd_mode_enum)0, complex_wrapper<float>, complex_wrapper<float>, complex_wrapper<float> >' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_adder_tree.hpp:95->../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_adder_tree.hpp:83->../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_parallel_fft_kernel.hpp:156).
INFO: [XFORM 203-603] Inlining function 'complex_wrapper<float>::operator+=' into 'xf::dsp::fft::__parallel_fft_kernel_L4_R4x1_atree<false, (xf::dsp::fft::scaling_mode_enum)0, (xf::dsp::fft::transform_direction_enum)0, (xf::dsp::fft::butterfly_rnd_mode_enum)0, complex_wrapper<float>, complex_wrapper<float>, complex_wrapper<float> >' (../../../../../../include/hw/xf_fft/float/./xf_fft/fft_complex.hpp:135->../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_adder_tree.hpp:79->../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_parallel_fft_kernel.hpp:156).
INFO: [XFORM 203-603] Inlining function 'complex_wrapper<float>::operator+=' into 'xf::dsp::fft::__parallel_fft_kernel_L4_R4x1_atree<false, (xf::dsp::fft::scaling_mode_enum)0, (xf::dsp::fft::transform_direction_enum)0, (xf::dsp::fft::butterfly_rnd_mode_enum)0, complex_wrapper<float>, complex_wrapper<float>, complex_wrapper<float> >' (../../../../../../include/hw/xf_fft/float/./xf_fft/fft_complex.hpp:135->../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_adder_tree.hpp:95->../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_adder_tree.hpp:83->../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_parallel_fft_kernel.hpp:156).
INFO: [XFORM 203-603] Inlining function 'complex_wrapper<float>::real.1' into 'xf::dsp::fft::__parallel_fft_kernel_L4_R4x1_atree<false, (xf::dsp::fft::scaling_mode_enum)0, (xf::dsp::fft::transform_direction_enum)0, (xf::dsp::fft::butterfly_rnd_mode_enum)0, complex_wrapper<float>, complex_wrapper<float>, complex_wrapper<float> >' (../../../../../../include/hw/xf_fft/float/./xf_fft/fft_complex.hpp:113->../../../../../../include/hw/xf_fft/float/./xf_fft/fft_complex.hpp:135->../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_adder_tree.hpp:79->../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_parallel_fft_kernel.hpp:156).
INFO: [XFORM 203-603] Inlining function 'complex_wrapper<float>::imag.1' into 'xf::dsp::fft::__parallel_fft_kernel_L4_R4x1_atree<false, (xf::dsp::fft::scaling_mode_enum)0, (xf::dsp::fft::transform_direction_enum)0, (xf::dsp::fft::butterfly_rnd_mode_enum)0, complex_wrapper<float>, complex_wrapper<float>, complex_wrapper<float> >' (../../../../../../include/hw/xf_fft/float/./xf_fft/fft_complex.hpp:114->../../../../../../include/hw/xf_fft/float/./xf_fft/fft_complex.hpp:135->../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_adder_tree.hpp:79->../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_parallel_fft_kernel.hpp:156).
INFO: [XFORM 203-603] Inlining function 'complex_wrapper<float>::real.1' into 'xf::dsp::fft::__parallel_fft_kernel_L4_R4x1_atree<false, (xf::dsp::fft::scaling_mode_enum)0, (xf::dsp::fft::transform_direction_enum)0, (xf::dsp::fft::butterfly_rnd_mode_enum)0, complex_wrapper<float>, complex_wrapper<float>, complex_wrapper<float> >' (../../../../../../include/hw/xf_fft/float/./xf_fft/fft_complex.hpp:113->../../../../../../include/hw/xf_fft/float/./xf_fft/fft_complex.hpp:135->../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_adder_tree.hpp:95->../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_adder_tree.hpp:83->../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_parallel_fft_kernel.hpp:156).
INFO: [XFORM 203-603] Inlining function 'complex_wrapper<float>::imag.1' into 'xf::dsp::fft::__parallel_fft_kernel_L4_R4x1_atree<false, (xf::dsp::fft::scaling_mode_enum)0, (xf::dsp::fft::transform_direction_enum)0, (xf::dsp::fft::butterfly_rnd_mode_enum)0, complex_wrapper<float>, complex_wrapper<float>, complex_wrapper<float> >' (../../../../../../include/hw/xf_fft/float/./xf_fft/fft_complex.hpp:114->../../../../../../include/hw/xf_fft/float/./xf_fft/fft_complex.hpp:135->../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_adder_tree.hpp:95->../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_adder_tree.hpp:83->../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_parallel_fft_kernel.hpp:156).
INFO: [XFORM 203-603] Inlining function 'xf::dsp::fft::__parallel_fft_kernel_L4_R4x1_atree<false, (xf::dsp::fft::scaling_mode_enum)0, (xf::dsp::fft::transform_direction_enum)0, (xf::dsp::fft::butterfly_rnd_mode_enum)0, complex_wrapper<float>, complex_wrapper<float>, complex_wrapper<float> >' into 'xf::dsp::fft::Butterfly<4>::calcButterFly<16, false, (xf::dsp::fft::scaling_mode_enum)0, (xf::dsp::fft::transform_direction_enum)0, (xf::dsp::fft::butterfly_rnd_mode_enum)0, complex_wrapper<float>, complex_wrapper<float>, complex_wrapper<float> >' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_parallel_fft_kernel.hpp:1298).
INFO: [XFORM 203-603] Inlining function 'xf::dsp::fft::Butterfly<4>::calcButterFly<16, false, (xf::dsp::fft::scaling_mode_enum)0, (xf::dsp::fft::transform_direction_enum)0, (xf::dsp::fft::butterfly_rnd_mode_enum)0, complex_wrapper<float>, complex_wrapper<float>, complex_wrapper<float> >' into 'xf::dsp::fft::fftStageKernelLastStageS2S<16, 4, (xf::dsp::fft::scaling_mode_enum)0, (xf::dsp::fft::transform_direction_enum)0, (xf::dsp::fft::butterfly_rnd_mode_enum)0, 1, complex_wrapper<float>, complex_wrapper<float>, complex_wrapper<float>, complex_wrapper<float> >' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft.hpp:254).
INFO: [XFORM 203-603] Inlining function 'xf::dsp::fft::digitReversalFractionIsLSB<16u, 4u>' into 'xf::dsp::fft::writeBackCacheDataDR<16, 4, float, float>' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_data_reorder.hpp:190).
INFO: [XFORM 203-603] Inlining function 'xf::dsp::fft::digitReversal<16u, 4u>' into 'xf::dsp::fft::writeBackCacheDataDR<16, 4, float, float>' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_data_reorder.hpp:207).
INFO: [XFORM 203-603] Inlining function 'xf::dsp::fft::digitReversedDataReOrder<16, 4, float, float>' into 'xf::dsp::fft::FFTStageClassS2SWithTable<16, 4, 999999, (xf::dsp::fft::scaling_mode_enum)0, (xf::dsp::fft::transform_direction_enum)0, (xf::dsp::fft::butterfly_rnd_mode_enum)0, (xf::dsp::fft::fft_output_order_enum)0, 1, complex_wrapper<float>, complex_wrapper<float>, complex_wrapper<float>, complex_wrapper<float> >::fftStage' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft.hpp:930).
INFO: [XFORM 203-603] Inlining function 'xf::dsp::fft::FFTStageClassS2SWithTable<16, 4, 999999, (xf::dsp::fft::scaling_mode_enum)0, (xf::dsp::fft::transform_direction_enum)0, (xf::dsp::fft::butterfly_rnd_mode_enum)0, (xf::dsp::fft::fft_output_order_enum)0, 1, complex_wrapper<float>, complex_wrapper<float>, complex_wrapper<float>, complex_wrapper<float> >::fftStage' into 'xf::dsp::fft::FFTStageClassS2SWithTable<16, 4, 999999, (xf::dsp::fft::scaling_mode_enum)0, (xf::dsp::fft::transform_direction_enum)0, (xf::dsp::fft::butterfly_rnd_mode_enum)0, (xf::dsp::fft::fft_output_order_enum)0, 2, complex_wrapper<float>, complex_wrapper<float>, complex_wrapper<float>, complex_wrapper<float> >::fftStage' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft.hpp:760).
INFO: [XFORM 203-603] Inlining function 'xf::dsp::fft::FFTStageClassS2SWithTable<16, 4, 999999, (xf::dsp::fft::scaling_mode_enum)0, (xf::dsp::fft::transform_direction_enum)0, (xf::dsp::fft::butterfly_rnd_mode_enum)0, (xf::dsp::fft::fft_output_order_enum)0, 2, complex_wrapper<float>, complex_wrapper<float>, complex_wrapper<float>, complex_wrapper<float> >::fftStage' into 'xf::dsp::fft::FFTWrapper<0, 0, 999999>::innerFFT<16, 4, 999999, (xf::dsp::fft::scaling_mode_enum)0, (xf::dsp::fft::transform_direction_enum)0, (xf::dsp::fft::butterfly_rnd_mode_enum)0, (xf::dsp::fft::fft_output_order_enum)0, complex_wrapper<float>, complex_wrapper<float>, complex_wrapper<float>, complex_wrapper<float> >' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft.hpp:1930).
INFO: [XFORM 203-603] Inlining function 'xf::dsp::fft::FFTWrapper<0, 0, 999999>::innerFFT<16, 4, 999999, (xf::dsp::fft::scaling_mode_enum)0, (xf::dsp::fft::transform_direction_enum)0, (xf::dsp::fft::butterfly_rnd_mode_enum)0, (xf::dsp::fft::fft_output_order_enum)0, complex_wrapper<float>, complex_wrapper<float>, complex_wrapper<float>, complex_wrapper<float> >' into 'xf::dsp::fft::fft<ssr_fft_params, complex_wrapper<float> >' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft.hpp:2477).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:12 ; elapsed = 00:32:49 . Memory (MB): peak = 930.770 ; gain = 197.645 ; free physical = 7252 ; free virtual = 31149
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'xf::dsp::fft::TriangleDelay<999999, 1, 40000, 1, 1, false, 1u>::process<tagged_sample<complex_wrapper<float> > >' into 'xf::dsp::fft::TriangleDelay<999999, 1, 40000, 2, 1, false, 2u>::process<tagged_sample<complex_wrapper<float> > >' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_triangle_delay.hpp:68) automatically.
INFO: [XFORM 203-602] Inlining function 'xf::dsp::fft::TriangleDelay<999999, 1, 40000, 2, 1, false, 2u>::process<tagged_sample<complex_wrapper<float> > >' into 'xf::dsp::fft::TriangleDelay<999999, 1, 40000, 3, 1, false, 3u>::process<tagged_sample<complex_wrapper<float> > >' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_triangle_delay.hpp:68) automatically.
INFO: [XFORM 203-602] Inlining function 'xf::dsp::fft::MuxChain<999999, 1, 40000, 1, 1, 1u>::genChain<4, ap_uint<2>, tagged_sample<complex_wrapper<float> > >' into 'xf::dsp::fft::MuxChain<999999, 1, 40000, 2, 1, 2u>::genChain<4, ap_uint<2>, tagged_sample<complex_wrapper<float> > >' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_mux_chain.hpp:72) automatically.
INFO: [XFORM 203-602] Inlining function 'xf::dsp::fft::MuxChain<999999, 1, 40000, 2, 1, 2u>::genChain<4, ap_uint<2>, tagged_sample<complex_wrapper<float> > >' into 'xf::dsp::fft::MuxChain<999999, 1, 40000, 3, 1, 3u>::genChain<4, ap_uint<2>, tagged_sample<complex_wrapper<float> > >' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_mux_chain.hpp:72) automatically.
INFO: [XFORM 203-602] Inlining function 'xf::dsp::fft::MuxChain<999999, 1, 40000, 3, 1, 3u>::genChain<4, ap_uint<2>, tagged_sample<complex_wrapper<float> > >' into 'xf::dsp::fft::MuxChain<999999, 1, 40000, 4, 1, 4u>::genChain<4, ap_uint<2>, tagged_sample<complex_wrapper<float> > >' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_mux_chain.hpp:72) automatically.
INFO: [XFORM 203-602] Inlining function 'xf::dsp::fft::TriangleDelay<999999, 1, 40000, 1, 1, true, 1u>::process<tagged_sample<complex_wrapper<float> > >' into 'xf::dsp::fft::TriangleDelay<999999, 1, 40000, 2, 1, true, 2u>::process<tagged_sample<complex_wrapper<float> > >' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_triangle_delay.hpp:62) automatically.
INFO: [XFORM 203-602] Inlining function 'xf::dsp::fft::TriangleDelay<999999, 1, 40000, 2, 1, true, 2u>::process<tagged_sample<complex_wrapper<float> > >' into 'xf::dsp::fft::TriangleDelay<999999, 1, 40000, 3, 1, true, 3u>::process<tagged_sample<complex_wrapper<float> > >' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_triangle_delay.hpp:62) automatically.
INFO: [XFORM 203-602] Inlining function 'xf::dsp::fft::TriangleDelay<999999, 1, 40000, 4, 1, false, 4u>::process<tagged_sample<complex_wrapper<float> > >' into 'xf::dsp::fft::DataCommutationsS2Streaming<999999, 1, 40000, 4, 16, 4, 1, 0>::streamingDataCommutor<complex_wrapper<float> >' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_streaming_data_commutor.hpp:525) automatically.
INFO: [XFORM 203-602] Inlining function 'xf::dsp::fft::MuxChain<999999, 1, 40000, 4, 1, 4u>::genChain<4, ap_uint<2>, tagged_sample<complex_wrapper<float> > >' into 'xf::dsp::fft::DataCommutationsS2Streaming<999999, 1, 40000, 4, 16, 4, 1, 0>::streamingDataCommutor<complex_wrapper<float> >' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_streaming_data_commutor.hpp:527) automatically.
INFO: [XFORM 203-602] Inlining function 'xf::dsp::fft::TriangleDelay<999999, 1, 40000, 4, 1, true, 4u>::process<tagged_sample<complex_wrapper<float> > >' into 'xf::dsp::fft::DataCommutationsS2Streaming<999999, 1, 40000, 4, 16, 4, 1, 0>::streamingDataCommutor<complex_wrapper<float> >' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_streaming_data_commutor.hpp:529) automatically.
INFO: [XFORM 203-602] Inlining function 'xf::dsp::fft::TriangleDelay<999999, 2, 10000, 1, 1, false, 1u>::process<tagged_sample<complex_wrapper<float> > >' into 'xf::dsp::fft::TriangleDelay<999999, 2, 10000, 2, 1, false, 2u>::process<tagged_sample<complex_wrapper<float> > >' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_triangle_delay.hpp:68) automatically.
INFO: [XFORM 203-602] Inlining function 'xf::dsp::fft::TriangleDelay<999999, 2, 10000, 2, 1, false, 2u>::process<tagged_sample<complex_wrapper<float> > >' into 'xf::dsp::fft::TriangleDelay<999999, 2, 10000, 3, 1, false, 3u>::process<tagged_sample<complex_wrapper<float> > >' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_triangle_delay.hpp:68) automatically.
INFO: [XFORM 203-602] Inlining function 'xf::dsp::fft::MuxChain<999999, 2, 10000, 1, 1, 1u>::genChain<4, ap_uint<2>, tagged_sample<complex_wrapper<float> > >' into 'xf::dsp::fft::MuxChain<999999, 2, 10000, 2, 1, 2u>::genChain<4, ap_uint<2>, tagged_sample<complex_wrapper<float> > >' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_mux_chain.hpp:72) automatically.
INFO: [XFORM 203-602] Inlining function 'xf::dsp::fft::MuxChain<999999, 2, 10000, 2, 1, 2u>::genChain<4, ap_uint<2>, tagged_sample<complex_wrapper<float> > >' into 'xf::dsp::fft::MuxChain<999999, 2, 10000, 3, 1, 3u>::genChain<4, ap_uint<2>, tagged_sample<complex_wrapper<float> > >' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_mux_chain.hpp:72) automatically.
INFO: [XFORM 203-602] Inlining function 'xf::dsp::fft::MuxChain<999999, 2, 10000, 3, 1, 3u>::genChain<4, ap_uint<2>, tagged_sample<complex_wrapper<float> > >' into 'xf::dsp::fft::MuxChain<999999, 2, 10000, 4, 1, 4u>::genChain<4, ap_uint<2>, tagged_sample<complex_wrapper<float> > >' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_mux_chain.hpp:72) automatically.
INFO: [XFORM 203-602] Inlining function 'xf::dsp::fft::TriangleDelay<999999, 2, 10000, 1, 1, true, 1u>::process<tagged_sample<complex_wrapper<float> > >' into 'xf::dsp::fft::TriangleDelay<999999, 2, 10000, 2, 1, true, 2u>::process<tagged_sample<complex_wrapper<float> > >' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_triangle_delay.hpp:62) automatically.
INFO: [XFORM 203-602] Inlining function 'xf::dsp::fft::TriangleDelay<999999, 2, 10000, 2, 1, true, 2u>::process<tagged_sample<complex_wrapper<float> > >' into 'xf::dsp::fft::TriangleDelay<999999, 2, 10000, 3, 1, true, 3u>::process<tagged_sample<complex_wrapper<float> > >' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_triangle_delay.hpp:62) automatically.
INFO: [XFORM 203-602] Inlining function 'xf::dsp::fft::TriangleDelay<999999, 2, 10000, 4, 1, false, 4u>::process<tagged_sample<complex_wrapper<float> > >' into 'xf::dsp::fft::DataCommutationsS2Streaming<999999, 2, 10000, 4, 16, 4, 1, 0>::streamingDataCommutor<complex_wrapper<float> >' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_streaming_data_commutor.hpp:525) automatically.
INFO: [XFORM 203-602] Inlining function 'xf::dsp::fft::MuxChain<999999, 2, 10000, 4, 1, 4u>::genChain<4, ap_uint<2>, tagged_sample<complex_wrapper<float> > >' into 'xf::dsp::fft::DataCommutationsS2Streaming<999999, 2, 10000, 4, 16, 4, 1, 0>::streamingDataCommutor<complex_wrapper<float> >' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_streaming_data_commutor.hpp:527) automatically.
INFO: [XFORM 203-602] Inlining function 'xf::dsp::fft::TriangleDelay<999999, 2, 10000, 4, 1, true, 4u>::process<tagged_sample<complex_wrapper<float> > >' into 'xf::dsp::fft::DataCommutationsS2Streaming<999999, 2, 10000, 4, 16, 4, 1, 0>::streamingDataCommutor<complex_wrapper<float> >' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_streaming_data_commutor.hpp:529) automatically.
WARNING: [SYNCHK 200-23] ../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_utilities.hpp:203: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:13 ; elapsed = 00:32:50 . Memory (MB): peak = 930.770 ; gain = 197.645 ; free physical = 6994 ; free virtual = 30893
INFO: [XFORM 203-1101] Packing variable 'X_of_ns' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft.hpp:240) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'inD' (src/main.cpp:14) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'outD' (src/main.cpp:14) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'p_fftInData_reOrdered.V.superSample' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft.hpp:1913) into a 256-bit variable.
INFO: [XFORM 203-1101] Packing variable 'casted_output.V.superSample' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft.hpp:1917) into a 256-bit variable.
INFO: [XFORM 203-1101] Packing variable 'fftOutData_local.V.superSample' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft.hpp:738) into a 256-bit variable.
INFO: [XFORM 203-1101] Packing variable 'fftOutData_local2.V.superSample' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft.hpp:744) into a 256-bit variable.
INFO: [XFORM 203-1101] Packing variable 'fftOutData_local.V.superSample.1' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft.hpp:900) into a 256-bit variable.
INFO: [XFORM 203-1101] Packing variable 'fftOutData_local2' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft.hpp:906) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'digitReverseBuff' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_data_reorder.hpp:226) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'temp' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_data_reorder.hpp:185) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'temp' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_data_reorder.hpp:116) into a 64-bit variable.
WARNING: [XFORM 203-1102] Ignored multiple data pack pragma for variable 'complexExpMulOut'.
WARNING: [XFORM 203-1102] Ignored multiple data pack pragma for variable 'bflyOutData' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft.hpp:183).
INFO: [XFORM 203-1101] Packing variable 'bflyOutData' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft.hpp:183) into a 64-bit variable.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'cacheDataDR_LOverRLooP' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_data_reorder.hpp:113) in function 'xf::dsp::fft::cacheDataDR<16, 4, float, float>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'writeBackCacheDataDR_LOverRLoop' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_data_reorder.hpp:182) in function 'xf::dsp::fft::writeBackCacheDataDR<16, 4, float, float>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_fork_merge_utils.hpp:177) in function 'xf::dsp::fft::convertSuperStreamToArrayNScale<1, (xf::dsp::fft::transform_direction_enum)0, 50000, 16, 4, complex_wrapper<float>, complex_wrapper<float> >' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'L_FFTs_LOOP' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft.hpp:236) in function 'xf::dsp::fft::fftStageKernelLastStageS2S<16, 4, (xf::dsp::fft::scaling_mode_enum)0, (xf::dsp::fft::transform_direction_enum)0, (xf::dsp::fft::butterfly_rnd_mode_enum)0, 1, complex_wrapper<float>, complex_wrapper<float>, complex_wrapper<float>, complex_wrapper<float> >' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_streaming_data_commutor.hpp:478) in function 'xf::dsp::fft::DataCommutationsS2Streaming<999999, 2, 10000, 4, 16, 4, 1, 0>::streamingDataCommutor<complex_wrapper<float> >' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'L_FFTs_LOOP' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft.hpp:172) in function 'xf::dsp::fft::fftStageKernelS2S<16, 4, (xf::dsp::fft::scaling_mode_enum)0, (xf::dsp::fft::transform_direction_enum)0, (xf::dsp::fft::butterfly_rnd_mode_enum)0, 2, complex_wrapper<float>, complex_wrapper<float>, complex_wrapper<float>, complex_wrapper<float>, complex_wrapper<float> >' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'L_BFLYs_LOOP' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft.hpp:174) in function 'xf::dsp::fft::fftStageKernelS2S<16, 4, (xf::dsp::fft::scaling_mode_enum)0, (xf::dsp::fft::transform_direction_enum)0, (xf::dsp::fft::butterfly_rnd_mode_enum)0, 2, complex_wrapper<float>, complex_wrapper<float>, complex_wrapper<float>, complex_wrapper<float>, complex_wrapper<float> >' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_streaming_data_commutor.hpp:478) in function 'xf::dsp::fft::DataCommutationsS2Streaming<999999, 1, 40000, 4, 16, 4, 1, 0>::streamingDataCommutor<complex_wrapper<float> >' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'CONVERT_ARRAY_TO_STREAM_LOOP' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft.hpp:58) in function 'xf::dsp::fft::castArrayS2Streaming<16, 4, complex_wrapper<float>, complex_wrapper<float> >' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'cacheDataDR_SSRLoop1' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_data_reorder.hpp:121) in function 'xf::dsp::fft::cacheDataDR<16, 4, float, float>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'cacheDataDR_SSRLoop2' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_data_reorder.hpp:129) in function 'xf::dsp::fft::cacheDataDR<16, 4, float, float>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_utilities.hpp:197) in function 'xf::dsp::fft::writeBackCacheDataDR<16, 4, float, float>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_data_reorder.hpp:204) in function 'xf::dsp::fft::writeBackCacheDataDR<16, 4, float, float>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_utilities.hpp:146) in function 'xf::dsp::fft::writeBackCacheDataDR<16, 4, float, float>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_data_reorder.hpp:213) in function 'xf::dsp::fft::writeBackCacheDataDR<16, 4, float, float>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_fork_merge_utils.hpp:182) in function 'xf::dsp::fft::convertSuperStreamToArrayNScale<1, (xf::dsp::fft::transform_direction_enum)0, 50000, 16, 4, complex_wrapper<float>, complex_wrapper<float> >' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'L_READ_R_IN_SAMPLES' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft.hpp:247) in function 'xf::dsp::fft::fftStageKernelLastStageS2S<16, 4, (xf::dsp::fft::scaling_mode_enum)0, (xf::dsp::fft::transform_direction_enum)0, (xf::dsp::fft::butterfly_rnd_mode_enum)0, 1, complex_wrapper<float>, complex_wrapper<float>, complex_wrapper<float>, complex_wrapper<float> >' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_parallel_fft_kernel.hpp:135) in function 'xf::dsp::fft::fftStageKernelLastStageS2S<16, 4, (xf::dsp::fft::scaling_mode_enum)0, (xf::dsp::fft::transform_direction_enum)0, (xf::dsp::fft::butterfly_rnd_mode_enum)0, 1, complex_wrapper<float>, complex_wrapper<float>, complex_wrapper<float>, complex_wrapper<float> >' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_parallel_fft_kernel.hpp:141) in function 'xf::dsp::fft::fftStageKernelLastStageS2S<16, 4, (xf::dsp::fft::scaling_mode_enum)0, (xf::dsp::fft::transform_direction_enum)0, (xf::dsp::fft::butterfly_rnd_mode_enum)0, 1, complex_wrapper<float>, complex_wrapper<float>, complex_wrapper<float>, complex_wrapper<float> >' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.1' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_parallel_fft_kernel.hpp:148) in function 'xf::dsp::fft::fftStageKernelLastStageS2S<16, 4, (xf::dsp::fft::scaling_mode_enum)0, (xf::dsp::fft::transform_direction_enum)0, (xf::dsp::fft::butterfly_rnd_mode_enum)0, 1, complex_wrapper<float>, complex_wrapper<float>, complex_wrapper<float>, complex_wrapper<float> >' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'LOOP_TREE_LEVEL' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_adder_tree.hpp:77) in function 'xf::dsp::fft::fftStageKernelLastStageS2S<16, 4, (xf::dsp::fft::scaling_mode_enum)0, (xf::dsp::fft::transform_direction_enum)0, (xf::dsp::fft::butterfly_rnd_mode_enum)0, 1, complex_wrapper<float>, complex_wrapper<float>, complex_wrapper<float>, complex_wrapper<float> >' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.4' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_parallel_fft_kernel.hpp:160) in function 'xf::dsp::fft::fftStageKernelLastStageS2S<16, 4, (xf::dsp::fft::scaling_mode_enum)0, (xf::dsp::fft::transform_direction_enum)0, (xf::dsp::fft::butterfly_rnd_mode_enum)0, 1, complex_wrapper<float>, complex_wrapper<float>, complex_wrapper<float>, complex_wrapper<float> >' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'L_WRITE_R_BUTTERFLY_OUT_SAMPLES' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft.hpp:265) in function 'xf::dsp::fft::fftStageKernelLastStageS2S<16, 4, (xf::dsp::fft::scaling_mode_enum)0, (xf::dsp::fft::transform_direction_enum)0, (xf::dsp::fft::butterfly_rnd_mode_enum)0, 1, complex_wrapper<float>, complex_wrapper<float>, complex_wrapper<float>, complex_wrapper<float> >' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_streaming_data_commutor.hpp:508) in function 'xf::dsp::fft::DataCommutationsS2Streaming<999999, 2, 10000, 4, 16, 4, 1, 0>::streamingDataCommutor<complex_wrapper<float> >' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_streaming_data_commutor.hpp:514) in function 'xf::dsp::fft::DataCommutationsS2Streaming<999999, 2, 10000, 4, 16, 4, 1, 0>::streamingDataCommutor<complex_wrapper<float> >' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_streaming_data_commutor.hpp:533) in function 'xf::dsp::fft::DataCommutationsS2Streaming<999999, 2, 10000, 4, 16, 4, 1, 0>::streamingDataCommutor<complex_wrapper<float> >' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.4' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_streaming_data_commutor.hpp:538) in function 'xf::dsp::fft::DataCommutationsS2Streaming<999999, 2, 10000, 4, 16, 4, 1, 0>::streamingDataCommutor<complex_wrapper<float> >' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'L_FFTs_LOOP' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft.hpp:172) in function 'xf::dsp::fft::fftStageKernelS2S<16, 4, (xf::dsp::fft::scaling_mode_enum)0, (xf::dsp::fft::transform_direction_enum)0, (xf::dsp::fft::butterfly_rnd_mode_enum)0, 2, complex_wrapper<float>, complex_wrapper<float>, complex_wrapper<float>, complex_wrapper<float>, complex_wrapper<float> >' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'L_READ_R_IN_SAMPLES' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft.hpp:190) in function 'xf::dsp::fft::fftStageKernelS2S<16, 4, (xf::dsp::fft::scaling_mode_enum)0, (xf::dsp::fft::transform_direction_enum)0, (xf::dsp::fft::butterfly_rnd_mode_enum)0, 2, complex_wrapper<float>, complex_wrapper<float>, complex_wrapper<float>, complex_wrapper<float>, complex_wrapper<float> >' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_parallel_fft_kernel.hpp:135) in function 'xf::dsp::fft::fftStageKernelS2S<16, 4, (xf::dsp::fft::scaling_mode_enum)0, (xf::dsp::fft::transform_direction_enum)0, (xf::dsp::fft::butterfly_rnd_mode_enum)0, 2, complex_wrapper<float>, complex_wrapper<float>, complex_wrapper<float>, complex_wrapper<float>, complex_wrapper<float> >' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.3' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_parallel_fft_kernel.hpp:141) in function 'xf::dsp::fft::fftStageKernelS2S<16, 4, (xf::dsp::fft::scaling_mode_enum)0, (xf::dsp::fft::transform_direction_enum)0, (xf::dsp::fft::butterfly_rnd_mode_enum)0, 2, complex_wrapper<float>, complex_wrapper<float>, complex_wrapper<float>, complex_wrapper<float>, complex_wrapper<float> >' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.3.1' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_parallel_fft_kernel.hpp:148) in function 'xf::dsp::fft::fftStageKernelS2S<16, 4, (xf::dsp::fft::scaling_mode_enum)0, (xf::dsp::fft::transform_direction_enum)0, (xf::dsp::fft::butterfly_rnd_mode_enum)0, 2, complex_wrapper<float>, complex_wrapper<float>, complex_wrapper<float>, complex_wrapper<float>, complex_wrapper<float> >' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'LOOP_TREE_LEVEL' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_adder_tree.hpp:77) in function 'xf::dsp::fft::fftStageKernelS2S<16, 4, (xf::dsp::fft::scaling_mode_enum)0, (xf::dsp::fft::transform_direction_enum)0, (xf::dsp::fft::butterfly_rnd_mode_enum)0, 2, complex_wrapper<float>, complex_wrapper<float>, complex_wrapper<float>, complex_wrapper<float>, complex_wrapper<float> >' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.4' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_parallel_fft_kernel.hpp:160) in function 'xf::dsp::fft::fftStageKernelS2S<16, 4, (xf::dsp::fft::scaling_mode_enum)0, (xf::dsp::fft::transform_direction_enum)0, (xf::dsp::fft::butterfly_rnd_mode_enum)0, 2, complex_wrapper<float>, complex_wrapper<float>, complex_wrapper<float>, complex_wrapper<float>, complex_wrapper<float> >' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'L_TWIDDLE_FACTOR_MUL' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft.hpp:89) in function 'xf::dsp::fft::fftStageKernelS2S<16, 4, (xf::dsp::fft::scaling_mode_enum)0, (xf::dsp::fft::transform_direction_enum)0, (xf::dsp::fft::butterfly_rnd_mode_enum)0, 2, complex_wrapper<float>, complex_wrapper<float>, complex_wrapper<float>, complex_wrapper<float>, complex_wrapper<float> >' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'L_WRITE_R_BUTTERFLY_OUT_SAMPLES' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft.hpp:203) in function 'xf::dsp::fft::fftStageKernelS2S<16, 4, (xf::dsp::fft::scaling_mode_enum)0, (xf::dsp::fft::transform_direction_enum)0, (xf::dsp::fft::butterfly_rnd_mode_enum)0, 2, complex_wrapper<float>, complex_wrapper<float>, complex_wrapper<float>, complex_wrapper<float>, complex_wrapper<float> >' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_streaming_data_commutor.hpp:508) in function 'xf::dsp::fft::DataCommutationsS2Streaming<999999, 1, 40000, 4, 16, 4, 1, 0>::streamingDataCommutor<complex_wrapper<float> >' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_streaming_data_commutor.hpp:514) in function 'xf::dsp::fft::DataCommutationsS2Streaming<999999, 1, 40000, 4, 16, 4, 1, 0>::streamingDataCommutor<complex_wrapper<float> >' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_streaming_data_commutor.hpp:533) in function 'xf::dsp::fft::DataCommutationsS2Streaming<999999, 1, 40000, 4, 16, 4, 1, 0>::streamingDataCommutor<complex_wrapper<float> >' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.4' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_streaming_data_commutor.hpp:538) in function 'xf::dsp::fft::DataCommutationsS2Streaming<999999, 1, 40000, 4, 16, 4, 1, 0>::streamingDataCommutor<complex_wrapper<float> >' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft.hpp:62) in function 'xf::dsp::fft::castArrayS2Streaming<16, 4, complex_wrapper<float>, complex_wrapper<float> >' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 'temp.superSample.m_realPart' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft.hpp:60) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp.superSample.m_imagPart' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft.hpp:60) automatically.
INFO: [XFORM 203-102] Partitioning array 'bflyOutData' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft.hpp:183) automatically.
INFO: [XFORM 203-102] Partitioning array 'complexExpMulOut' automatically.
INFO: [XFORM 203-102] Partitioning array 'X_of_ns.m_realPart' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft.hpp:178) automatically.
INFO: [XFORM 203-102] Partitioning array 'X_of_ns.m_imagPart' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft.hpp:178) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_super_sample_out.superSample.m_realPart' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft.hpp:201) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_super_sample_out.superSample.m_imagPart' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft.hpp:201) automatically.
INFO: [XFORM 203-102] Partitioning array 'bflyOutData' automatically.
INFO: [XFORM 203-102] Partitioning array 'X_of_ns' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft.hpp:240) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_super_sample_in.superSample.m_realPart' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft.hpp:244) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_super_sample_in.superSample.m_imagPart' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft.hpp:244) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_super_sample_out.superSample.m_realPart' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft.hpp:263) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_super_sample_out.superSample.m_imagPart' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft.hpp:263) automatically.
INFO: [XFORM 203-131] Reshaping array 'inD' (src/main.cpp:14) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'outD' (src/main.cpp:14) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'complexExpTable.0'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'complexExpTable.1'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'digitReverseBuff' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_data_reorder.hpp:226) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_data_reorder.hpp:185) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_data_reorder.hpp:116) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp.superSample.m_realPart' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_fork_merge_utils.hpp:173) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp.superSample.m_imagPart' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_fork_merge_utils.hpp:173) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'fftOutData_local2' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft.hpp:906) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_r4_kernel.0'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_r4_kernel.1'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'D0t.i.i.0'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'D0t.i.i.1'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'D0.m_realPart' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_parallel_fft_kernel.hpp:132) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'D0.m_imagPart' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_parallel_fft_kernel.hpp:132) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'product_vector.m_realPart' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_parallel_fft_kernel.hpp:145) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'product_vector.m_imagPart' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_parallel_fft_kernel.hpp:145) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'm_outputData.m_realPart' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_adder_tree.hpp:68) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'm_outputData.m_imagPart' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_adder_tree.hpp:68) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp_super_sample.superSample.m_realPart' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_streaming_data_commutor.hpp:455) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp_super_sample.superSample.m_imagPart' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_streaming_data_commutor.hpp:455) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp_tagged_input_triangle_delay_input.sample.m_realPart' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_streaming_data_commutor.hpp:457) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp_tagged_input_triangle_delay_input.sample.m_imagPart' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_streaming_data_commutor.hpp:457) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp_tagged_input_triangle_delay_input.valid' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_streaming_data_commutor.hpp:457) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp_tagged_mux_chain_input.sample.m_realPart' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_streaming_data_commutor.hpp:459) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp_tagged_mux_chain_input.sample.m_imagPart' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_streaming_data_commutor.hpp:459) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp_tagged_mux_chain_input.valid' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_streaming_data_commutor.hpp:459) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp_tagged_output_triangle_input.sample.m_realPart' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_streaming_data_commutor.hpp:461) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp_tagged_output_triangle_input.sample.m_imagPart' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_streaming_data_commutor.hpp:461) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp_tagged_output_triangle_input.valid' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_streaming_data_commutor.hpp:461) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'commuted_output.0.0'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'commuted_output.0.1'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'commuted_output.1'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp_output.superSample.m_realPart' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_streaming_data_commutor.hpp:531) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp_output.superSample.m_imagPart' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_streaming_data_commutor.hpp:531) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_r4_kernel4.0'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_r4_kernel4.1'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'D0t.i.i.0'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'D0t.i.i.1'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'D0.m_realPart' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_parallel_fft_kernel.hpp:132) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'D0.m_imagPart' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_parallel_fft_kernel.hpp:132) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'product_vector.m_realPart' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_parallel_fft_kernel.hpp:145) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'product_vector.m_imagPart' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_parallel_fft_kernel.hpp:145) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'm_outputData.m_realPart' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_adder_tree.hpp:68) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'm_outputData.m_imagPart' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_adder_tree.hpp:68) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp_super_sample.superSample.m_realPart' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_streaming_data_commutor.hpp:455) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp_super_sample.superSample.m_imagPart' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_streaming_data_commutor.hpp:455) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp_tagged_input_triangle_delay_input.sample.m_realPart' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_streaming_data_commutor.hpp:457) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp_tagged_input_triangle_delay_input.sample.m_imagPart' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_streaming_data_commutor.hpp:457) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp_tagged_input_triangle_delay_input.valid' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_streaming_data_commutor.hpp:457) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp_tagged_mux_chain_input.sample.m_realPart' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_streaming_data_commutor.hpp:459) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp_tagged_mux_chain_input.sample.m_imagPart' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_streaming_data_commutor.hpp:459) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp_tagged_mux_chain_input.valid' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_streaming_data_commutor.hpp:459) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp_tagged_output_triangle_input.sample.m_realPart' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_streaming_data_commutor.hpp:461) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp_tagged_output_triangle_input.sample.m_imagPart' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_streaming_data_commutor.hpp:461) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp_tagged_output_triangle_input.valid' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_streaming_data_commutor.hpp:461) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'commuted_output.0.0'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'commuted_output.0.1'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'commuted_output.1'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp_output.superSample.m_realPart' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_streaming_data_commutor.hpp:531) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp_output.superSample.m_imagPart' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_streaming_data_commutor.hpp:531) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_r4_kernel.0'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_r4_kernel.1'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_r4_kernel4.0'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'local_r4_kernel4.1'  in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'xf::dsp::fft::TriangleDelay<999999, 1, 40000, 1, 1, false, 1u>::process<tagged_sample<complex_wrapper<float> > >' into 'xf::dsp::fft::TriangleDelay<999999, 1, 40000, 2, 1, false, 2u>::process<tagged_sample<complex_wrapper<float> > >' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_triangle_delay.hpp:68) automatically.
INFO: [XFORM 203-602] Inlining function 'xf::dsp::fft::TriangleDelay<999999, 1, 40000, 2, 1, false, 2u>::process<tagged_sample<complex_wrapper<float> > >' into 'xf::dsp::fft::TriangleDelay<999999, 1, 40000, 3, 1, false, 3u>::process<tagged_sample<complex_wrapper<float> > >' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_triangle_delay.hpp:68) automatically.
INFO: [XFORM 203-602] Inlining function 'xf::dsp::fft::TriangleDelay<999999, 1, 40000, 3, 1, false, 3u>::process<tagged_sample<complex_wrapper<float> > >' into 'xf::dsp::fft::TriangleDelay<999999, 1, 40000, 4, 1, false, 4u>::process<tagged_sample<complex_wrapper<float> > >' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_triangle_delay.hpp:68) automatically.
INFO: [XFORM 203-602] Inlining function 'xf::dsp::fft::MuxChain<999999, 1, 40000, 1, 1, 1u>::genChain<4, ap_uint<2>, tagged_sample<complex_wrapper<float> > >' into 'xf::dsp::fft::MuxChain<999999, 1, 40000, 2, 1, 2u>::genChain<4, ap_uint<2>, tagged_sample<complex_wrapper<float> > >' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_mux_chain.hpp:72) automatically.
INFO: [XFORM 203-602] Inlining function 'xf::dsp::fft::MuxChain<999999, 1, 40000, 2, 1, 2u>::genChain<4, ap_uint<2>, tagged_sample<complex_wrapper<float> > >' into 'xf::dsp::fft::MuxChain<999999, 1, 40000, 3, 1, 3u>::genChain<4, ap_uint<2>, tagged_sample<complex_wrapper<float> > >' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_mux_chain.hpp:72) automatically.
INFO: [XFORM 203-602] Inlining function 'xf::dsp::fft::MuxChain<999999, 1, 40000, 3, 1, 3u>::genChain<4, ap_uint<2>, tagged_sample<complex_wrapper<float> > >' into 'xf::dsp::fft::MuxChain<999999, 1, 40000, 4, 1, 4u>::genChain<4, ap_uint<2>, tagged_sample<complex_wrapper<float> > >' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_mux_chain.hpp:72) automatically.
INFO: [XFORM 203-602] Inlining function 'xf::dsp::fft::TriangleDelay<999999, 1, 40000, 1, 1, true, 1u>::process<tagged_sample<complex_wrapper<float> > >' into 'xf::dsp::fft::TriangleDelay<999999, 1, 40000, 2, 1, true, 2u>::process<tagged_sample<complex_wrapper<float> > >' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_triangle_delay.hpp:62) automatically.
INFO: [XFORM 203-602] Inlining function 'xf::dsp::fft::TriangleDelay<999999, 1, 40000, 2, 1, true, 2u>::process<tagged_sample<complex_wrapper<float> > >' into 'xf::dsp::fft::TriangleDelay<999999, 1, 40000, 3, 1, true, 3u>::process<tagged_sample<complex_wrapper<float> > >' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_triangle_delay.hpp:62) automatically.
INFO: [XFORM 203-602] Inlining function 'xf::dsp::fft::TriangleDelay<999999, 1, 40000, 3, 1, true, 3u>::process<tagged_sample<complex_wrapper<float> > >' into 'xf::dsp::fft::TriangleDelay<999999, 1, 40000, 4, 1, true, 4u>::process<tagged_sample<complex_wrapper<float> > >' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_triangle_delay.hpp:62) automatically.
INFO: [XFORM 203-602] Inlining function 'xf::dsp::fft::TriangleDelay<999999, 1, 40000, 4, 1, false, 4u>::process<tagged_sample<complex_wrapper<float> > >' into 'xf::dsp::fft::DataCommutationsS2Streaming<999999, 1, 40000, 4, 16, 4, 1, 0>::streamingDataCommutor<complex_wrapper<float> >' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_streaming_data_commutor.hpp:525) automatically.
INFO: [XFORM 203-602] Inlining function 'xf::dsp::fft::MuxChain<999999, 1, 40000, 4, 1, 4u>::genChain<4, ap_uint<2>, tagged_sample<complex_wrapper<float> > >' into 'xf::dsp::fft::DataCommutationsS2Streaming<999999, 1, 40000, 4, 16, 4, 1, 0>::streamingDataCommutor<complex_wrapper<float> >' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_streaming_data_commutor.hpp:527) automatically.
INFO: [XFORM 203-602] Inlining function 'xf::dsp::fft::TriangleDelay<999999, 1, 40000, 4, 1, true, 4u>::process<tagged_sample<complex_wrapper<float> > >' into 'xf::dsp::fft::DataCommutationsS2Streaming<999999, 1, 40000, 4, 16, 4, 1, 0>::streamingDataCommutor<complex_wrapper<float> >' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_streaming_data_commutor.hpp:529) automatically.
INFO: [XFORM 203-602] Inlining function 'xf::dsp::fft::TriangleDelay<999999, 2, 10000, 1, 1, false, 1u>::process<tagged_sample<complex_wrapper<float> > >' into 'xf::dsp::fft::TriangleDelay<999999, 2, 10000, 2, 1, false, 2u>::process<tagged_sample<complex_wrapper<float> > >' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_triangle_delay.hpp:68) automatically.
INFO: [XFORM 203-602] Inlining function 'xf::dsp::fft::TriangleDelay<999999, 2, 10000, 2, 1, false, 2u>::process<tagged_sample<complex_wrapper<float> > >' into 'xf::dsp::fft::TriangleDelay<999999, 2, 10000, 3, 1, false, 3u>::process<tagged_sample<complex_wrapper<float> > >' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_triangle_delay.hpp:68) automatically.
INFO: [XFORM 203-602] Inlining function 'xf::dsp::fft::TriangleDelay<999999, 2, 10000, 3, 1, false, 3u>::process<tagged_sample<complex_wrapper<float> > >' into 'xf::dsp::fft::TriangleDelay<999999, 2, 10000, 4, 1, false, 4u>::process<tagged_sample<complex_wrapper<float> > >' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_triangle_delay.hpp:68) automatically.
INFO: [XFORM 203-602] Inlining function 'xf::dsp::fft::MuxChain<999999, 2, 10000, 1, 1, 1u>::genChain<4, ap_uint<2>, tagged_sample<complex_wrapper<float> > >' into 'xf::dsp::fft::MuxChain<999999, 2, 10000, 2, 1, 2u>::genChain<4, ap_uint<2>, tagged_sample<complex_wrapper<float> > >' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_mux_chain.hpp:72) automatically.
INFO: [XFORM 203-602] Inlining function 'xf::dsp::fft::MuxChain<999999, 2, 10000, 2, 1, 2u>::genChain<4, ap_uint<2>, tagged_sample<complex_wrapper<float> > >' into 'xf::dsp::fft::MuxChain<999999, 2, 10000, 3, 1, 3u>::genChain<4, ap_uint<2>, tagged_sample<complex_wrapper<float> > >' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_mux_chain.hpp:72) automatically.
INFO: [XFORM 203-602] Inlining function 'xf::dsp::fft::MuxChain<999999, 2, 10000, 3, 1, 3u>::genChain<4, ap_uint<2>, tagged_sample<complex_wrapper<float> > >' into 'xf::dsp::fft::MuxChain<999999, 2, 10000, 4, 1, 4u>::genChain<4, ap_uint<2>, tagged_sample<complex_wrapper<float> > >' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_mux_chain.hpp:72) automatically.
INFO: [XFORM 203-602] Inlining function 'xf::dsp::fft::TriangleDelay<999999, 2, 10000, 1, 1, true, 1u>::process<tagged_sample<complex_wrapper<float> > >' into 'xf::dsp::fft::TriangleDelay<999999, 2, 10000, 2, 1, true, 2u>::process<tagged_sample<complex_wrapper<float> > >' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_triangle_delay.hpp:62) automatically.
INFO: [XFORM 203-602] Inlining function 'xf::dsp::fft::TriangleDelay<999999, 2, 10000, 2, 1, true, 2u>::process<tagged_sample<complex_wrapper<float> > >' into 'xf::dsp::fft::TriangleDelay<999999, 2, 10000, 3, 1, true, 3u>::process<tagged_sample<complex_wrapper<float> > >' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_triangle_delay.hpp:62) automatically.
INFO: [XFORM 203-602] Inlining function 'xf::dsp::fft::TriangleDelay<999999, 2, 10000, 3, 1, true, 3u>::process<tagged_sample<complex_wrapper<float> > >' into 'xf::dsp::fft::TriangleDelay<999999, 2, 10000, 4, 1, true, 4u>::process<tagged_sample<complex_wrapper<float> > >' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_triangle_delay.hpp:62) automatically.
INFO: [XFORM 203-602] Inlining function 'xf::dsp::fft::TriangleDelay<999999, 2, 10000, 4, 1, false, 4u>::process<tagged_sample<complex_wrapper<float> > >' into 'xf::dsp::fft::DataCommutationsS2Streaming<999999, 2, 10000, 4, 16, 4, 1, 0>::streamingDataCommutor<complex_wrapper<float> >' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_streaming_data_commutor.hpp:525) automatically.
INFO: [XFORM 203-602] Inlining function 'xf::dsp::fft::MuxChain<999999, 2, 10000, 4, 1, 4u>::genChain<4, ap_uint<2>, tagged_sample<complex_wrapper<float> > >' into 'xf::dsp::fft::DataCommutationsS2Streaming<999999, 2, 10000, 4, 16, 4, 1, 0>::streamingDataCommutor<complex_wrapper<float> >' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_streaming_data_commutor.hpp:527) automatically.
INFO: [XFORM 203-602] Inlining function 'xf::dsp::fft::TriangleDelay<999999, 2, 10000, 4, 1, true, 4u>::process<tagged_sample<complex_wrapper<float> > >' into 'xf::dsp::fft::DataCommutationsS2Streaming<999999, 2, 10000, 4, 16, 4, 1, 0>::streamingDataCommutor<complex_wrapper<float> >' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_streaming_data_commutor.hpp:529) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_top', detected/extracted 8 process function(s): 
	 'xf::dsp::fft::castArrayS2Streaming<16, 4, complex_wrapper<float>, complex_wrapper<float> >'
	 'xf::dsp::fft::DataCommutationsS2Streaming<999999, 1, 40000, 4, 16, 4, 1, 0>::streamingDataCommutor<complex_wrapper<float> >'
	 'xf::dsp::fft::fftStageKernelS2S<16, 4, (xf::dsp::fft::scaling_mode_enum)0, (xf::dsp::fft::transform_direction_enum)0, (xf::dsp::fft::butterfly_rnd_mode_enum)0, 2, complex_wrapper<float>, complex_wrapper<float>, complex_wrapper<float>, complex_wrapper<float>, complex_wrapper<float> >'
	 'xf::dsp::fft::DataCommutationsS2Streaming<999999, 2, 10000, 4, 16, 4, 1, 0>::streamingDataCommutor<complex_wrapper<float> >'
	 'xf::dsp::fft::fftStageKernelLastStageS2S<16, 4, (xf::dsp::fft::scaling_mode_enum)0, (xf::dsp::fft::transform_direction_enum)0, (xf::dsp::fft::butterfly_rnd_mode_enum)0, 1, complex_wrapper<float>, complex_wrapper<float>, complex_wrapper<float>, complex_wrapper<float> >'
	 'xf::dsp::fft::convertSuperStreamToArrayNScale<1, (xf::dsp::fft::transform_direction_enum)0, 50000, 16, 4, complex_wrapper<float>, complex_wrapper<float> >'
	 'xf::dsp::fft::cacheDataDR<16, 4, float, float>'
	 'xf::dsp::fft::writeBackCacheDataDR<16, 4, float, float>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft.hpp:174:53) to (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft.hpp:174:47) in function 'xf::dsp::fft::fftStageKernelS2S<16, 4, (xf::dsp::fft::scaling_mode_enum)0, (xf::dsp::fft::transform_direction_enum)0, (xf::dsp::fft::butterfly_rnd_mode_enum)0, 2, complex_wrapper<float>, complex_wrapper<float>, complex_wrapper<float>, complex_wrapper<float>, complex_wrapper<float> >'... converting 13 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::dsp::fft::DataCommutationsS2Streaming<999999, 2, 10000, 4, 16, 4, 1, 0>::streamingDataCommutor<complex_wrapper<float> >' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_streaming_data_commutor.hpp:430)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::dsp::fft::DataCommutationsS2Streaming<999999, 1, 40000, 4, 16, 4, 1, 0>::streamingDataCommutor<complex_wrapper<float> >' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_streaming_data_commutor.hpp:430)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:16 ; elapsed = 00:32:56 . Memory (MB): peak = 1056.574 ; gain = 323.449 ; free physical = 6920 ; free virtual = 30826
WARNING: [XFORM 203-631] Renaming function 'xf::dsp::fft::writeBackCacheDataDR<16, 4, float, float>' to 'writeBackCacheDataDR' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_data_reorder.hpp:173)
WARNING: [XFORM 203-631] Renaming function 'xf::dsp::fft::fftStageKernelS2S<16, 4, (xf::dsp::fft::scaling_mode_enum)0, (xf::dsp::fft::transform_direction_enum)0, (xf::dsp::fft::butterfly_rnd_mode_enum)0, 2, complex_wrapper<float>, complex_wrapper<float>, complex_wrapper<float>, complex_wrapper<float>, complex_wrapper<float> >' to 'fftStageKernelS2S' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft.hpp:160)
WARNING: [XFORM 203-631] Renaming function 'xf::dsp::fft::fftStageKernelLastStageS2S<16, 4, (xf::dsp::fft::scaling_mode_enum)0, (xf::dsp::fft::transform_direction_enum)0, (xf::dsp::fft::butterfly_rnd_mode_enum)0, 1, complex_wrapper<float>, complex_wrapper<float>, complex_wrapper<float>, complex_wrapper<float> >' to 'fftStageKernelLastSt' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft.hpp:223)
WARNING: [XFORM 203-631] Renaming function 'xf::dsp::fft::convertSuperStreamToArrayNScale<1, (xf::dsp::fft::transform_direction_enum)0, 50000, 16, 4, complex_wrapper<float>, complex_wrapper<float> >' to 'convertSuperStreamTo' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_fork_merge_utils.hpp:168)
WARNING: [XFORM 203-631] Renaming function 'xf::dsp::fft::castArrayS2Streaming<16, 4, complex_wrapper<float>, complex_wrapper<float> >' to 'castArrayS2Streaming' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft.hpp:55)
WARNING: [XFORM 203-631] Renaming function 'xf::dsp::fft::cacheDataDR<16, 4, float, float>' to 'cacheDataDR' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_data_reorder.hpp:108)
WARNING: [XFORM 203-631] Renaming function 'xf::dsp::fft::DataCommutationsS2Streaming<999999, 2, 10000, 4, 16, 4, 1, 0>::streamingDataCommutor<complex_wrapper<float> >' to 'streamingDataCommuto' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_streaming_data_commutor.hpp:430)
WARNING: [XFORM 203-631] Renaming function 'xf::dsp::fft::DataCommutationsS2Streaming<999999, 1, 40000, 4, 16, 4, 1, 0>::streamingDataCommutor<complex_wrapper<float> >' to 'streamingDataCommuto.1' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_streaming_data_commutor.hpp:430)
INFO: [HLS 200-472] Inferring partial write operation for 'p_digitReseversedOutputBuff[0]' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_data_reorder.hpp:130:13)
INFO: [XFORM 203-531] Rewinding loop 'writeBackCacheDataDR_LOverRLoop' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_data_reorder.hpp:182) in function 'writeBackCacheDataDR'.
INFO: [XFORM 203-531] Rewinding loop (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_streaming_data_commutor.hpp:478) in function 'streamingDataCommuto.1'.
INFO: [XFORM 203-531] Rewinding loop (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_streaming_data_commutor.hpp:478) in function 'streamingDataCommuto'.
INFO: [XFORM 203-531] Rewinding loop 'L_BFLYs_LOOP' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft.hpp:174) in function 'fftStageKernelS2S'.
INFO: [XFORM 203-531] Rewinding loop 'L_FFTs_LOOP' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft.hpp:236) in function 'fftStageKernelLastSt'.
INFO: [XFORM 203-531] Rewinding loop (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_fork_merge_utils.hpp:177) in function 'convertSuperStreamTo'.
INFO: [XFORM 203-531] Rewinding loop 'CONVERT_ARRAY_TO_STREAM_LOOP' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft.hpp:58) in function 'castArrayS2Streaming'.
INFO: [XFORM 203-531] Rewinding loop 'cacheDataDR_LOverRLooP' (../../../../../../include/hw/xf_fft/float/./xf_fft/hls_ssr_fft_data_reorder.hpp:113) in function 'cacheDataDR'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'writeBackCacheDataDR_LOverRLoop' in function 'writeBackCacheDataDR'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'Loop-0' in function 'streamingDataCommuto.1'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'Loop-0' in function 'streamingDataCommuto'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'L_BFLYs_LOOP' in function 'fftStageKernelS2S'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'L_FFTs_LOOP' in function 'fftStageKernelLastSt'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'Loop-0' in function 'convertSuperStreamTo'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'CONVERT_ARRAY_TO_STREAM_LOOP' in function 'castArrayS2Streaming'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'cacheDataDR_LOverRLooP' in function 'cacheDataDR'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:17 ; elapsed = 00:32:58 . Memory (MB): peak = 1056.574 ; gain = 323.449 ; free physical = 6855 ; free virtual = 30761
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_top' ...
WARNING: [SYN 201-103] Legalizing function name 'streamingDataCommuto.1' to 'streamingDataCommuto_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'castArrayS2Streaming' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'CONVERT_ARRAY_TO_STREAM_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1977.96 seconds; current allocated memory: 359.952 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 360.135 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'streamingDataCommuto_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 360.542 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 361.137 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fftStageKernelS2S' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L_BFLYs_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 54.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 362.712 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.04 seconds; current allocated memory: 365.151 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'streamingDataCommuto' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.27 seconds; current allocated memory: 365.932 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 366.511 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fftStageKernelLastSt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L_FFTs_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 38.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 367.460 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.75 seconds; current allocated memory: 369.036 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convertSuperStreamTo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.79 seconds; current allocated memory: 369.421 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 369.632 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cacheDataDR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'cacheDataDR_LOverRLooP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 369.852 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 370.252 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'writeBackCacheDataDR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'writeBackCacheDataDR_LOverRLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 370.535 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 370.952 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 371.117 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.42 seconds; current allocated memory: 372.011 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'castArrayS2Streaming' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'castArrayS2Streaming'.
INFO: [HLS 200-111]  Elapsed time: 0.78 seconds; current allocated memory: 372.558 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'streamingDataCommuto_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'control_count_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'control_bits_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sample_in_read_count_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'delay_line_stall_1' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'fft_top_mux_42_1_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fft_top_mux_42_32_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'streamingDataCommuto_1'.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 374.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fftStageKernelS2S' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'fftStageKernelS2S' is 5359 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fft_top_fadd_32ns_32ns_32_10_full_dsp_1': 39 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fft_top_fmul_32ns_32ns_32_6_max_dsp_1': 22 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fft_top_fsub_32ns_32ns_32_10_full_dsp_1': 15 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fftStageKernelS2S'.
INFO: [HLS 200-111]  Elapsed time: 6 seconds; current allocated memory: 380.970 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'streamingDataCommuto' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'control_count_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'control_bits_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sample_in_read_count' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'delay_line_stall' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'fft_top_mux_42_1_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fft_top_mux_42_32_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'streamingDataCommuto'.
INFO: [HLS 200-111]  Elapsed time: 2.29 seconds; current allocated memory: 387.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fftStageKernelLastSt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fft_top_fadd_32ns_32ns_32_10_full_dsp_1': 35 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fft_top_fmul_32ns_32ns_32_6_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fft_top_fsub_32ns_32ns_32_10_full_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fftStageKernelLastSt'.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 392.478 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convertSuperStreamTo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convertSuperStreamTo'.
INFO: [HLS 200-111]  Elapsed time: 1.53 seconds; current allocated memory: 395.825 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cacheDataDR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cacheDataDR'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 396.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'writeBackCacheDataDR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'writeBackCacheDataDR'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 398.704 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/inD' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/outD' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fft_top' to 'ap_ctrl_hs'.
WARNING: [HLS 200-656] Deadlocks can occur since process castArrayS2Streaming is a rewind (hence non-flushable) pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process streamingDataCommuto.1 is a rewind (hence non-flushable) pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process fftStageKernelS2S is a rewind (hence non-flushable) pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process streamingDataCommuto is a rewind (hence non-flushable) pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process fftStageKernelLastSt is a rewind (hence non-flushable) pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process convertSuperStreamTo is a rewind (hence non-flushable) pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process cacheDataDR is a rewind (hence non-flushable) pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_top'.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 401.114 MB.
INFO: [RTMG 210-279] Implementing memory 'fftStageKernelS2S_twiddleObj_twiddleTa_rom' using distributed ROMs.
INFO: [HLS 200-741] Implementing PIPO fft_top_digitReverseBuff_0_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'fft_top_digitReverseBuff_0_memcore_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'casted_output_V_supe_U(fifo_w256_d8_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_fftInData_reOrdere_1_U(fifo_w256_d8_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fftOutData_local_V_s_U(fifo_w256_d8_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fftOutData_local2_V_s_U(fifo_w256_d8_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fftOutData_local_V_s_1_U(fifo_w256_d8_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fftOutData_local2_0_U(fifo_w64_d8_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fftOutData_local2_1_U(fifo_w64_d8_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fftOutData_local2_2_U(fifo_w64_d8_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fftOutData_local2_3_U(fifo_w64_d8_D)' using Distributed RAMs.
INFO: [HLS 200-741] Implementing PIPO fft_top_digitReverseBuff_0_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO fft_top_digitReverseBuff_0_memcore using a single memory for all blocks
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:31 ; elapsed = 00:33:26 . Memory (MB): peak = 1181.125 ; gain = 448.000 ; free physical = 6742 ; free virtual = 30686
INFO: [VHDL 208-304] Generating VHDL RTL for fft_top.
INFO: [VLOG 209-307] Generating Verilog RTL for fft_top.
[2Kvivado_hls> [12C[2Kvivado_hls> c[13C[2Kvivado_hls> co[14C[2Kvivado_hls> cos[15C[2Kvivado_hls> cosi[16C[2Kvivado_hls> cosim_design[24C
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "/proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/tps/lnx64/gcc-6.2.0/bin/g++"
   Compiling apatb_fft_top.cpp
   Compiling main.cpp_pre.cpp.tb.cpp
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
The Stimulus file with Path : fftStimulusIn_L16.verif
Dated: 2019-08-14    Running Time : 15:04:07
fiofVerificationReadInputData:din_file
Reading Array:din_file
Trying to Open :fftStimulusIn_L16.verif
Opened input data file :  fftStimulusIn_L16.verif <----Successfully----->...
Dated: 2019-08-14    Running Time : 15:04:07
fiofVerificationReadInputData:golden_output_file
Reading Array:golden_output_file
Trying to Open :fftGoldenOut_L16.verif
Opened input data file :  fftGoldenOut_L16.verif <----Successfully----->...



++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
----------------------------------------------------------------------
Verification Messages:"Double Precision Model" VS. GOLDEN OUTPUT Comparison
----------------------------------------------------------------------
----------------------------------------------------------------------

The Signal to Noise Ratio Compares Signal generated by "Double Precision C++ model" and the "GOLDEN OUTPUT VECTORS ".
The SNR is           :     314.333 db 

Comparing C++ "Double Precision model Output" with the expected "GOLDEN OUTPUT" generated from Octave FFT model. 

Dated: 2019-08-14    Running Time : 15:04:07
####################################---GOLDEN OUTPUT---#######################################
fiofVerificationStart:GOLDEN OUTPUT
Verifying Array:GOLDEN OUTPUT
Starting Verification...
Trying to Open :fftGoldenOut_L16.verif
Opened verification data file :  fftGoldenOut_L16.verif <----Successfully----->...
Verification for data arrayGOLDEN OUTPUT is SUCCCESSFUL !!
************************Error Rate is :0 % ******************
************************Sample Mismatches :0 % ******************
************************Maximum Error Numbers******************
The "MAXIMUM ABSOLUTE ERROR" : 4.01944e-14
The "MAXIMUM REAL ERROR" : 2.84217e-14
The "MAXIMUM IMAG ERROR" : 2.84217e-14
************************Average Error Numbers******************
The "AVERAGE ABSOLUTE ERROR" : 2.06491e-14
The "AVERAGE REAL ERROR" : 2.22045e-15
The "AVERAGE IMAG ERROR" : 5.32907e-15
************************Minimum Error Numbers******************
The "MINIMUM REAL  ERROR" : -2.84217e-14
The "MINIMUM IMAG  ERROR" : -2.84217e-14



Verification of C++ Double Precision model PASSED..... SUCCESS 
VERIFIED.....

----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
=======================================================================





=======================================================================
----------------------------------------------------------------------
Verification Messages:"Floating POINT (SP) Model" VS. GOLDEN OUTPUT Comparison
----------------------------------------------------------------------
----------------------------------------------------------------------
Comparing "C++ Floating POINT (SP) model" output with the expected "GOLDEN OUTPUT" generated from Octave FFT model 
The Signal to Noise Ratio Compares Signal generated by "Floating Single Precision C++ model" and the "GOLDEN OUTPUT VECTORS ".
The SNR is           :     143.747 db 

Comparing C++ "Floating Single Precision model Output" with the expected "GOLDEN OUTPUT" generated from Octave FFT model. 

Dated: 2019-08-14    Running Time : 15:04:07
####################################---GOLDEN OUTPUT---#######################################
fiofVerificationStart:GOLDEN OUTPUT
Verifying Array:GOLDEN OUTPUT
Starting Verification...
Trying to Open :fftGoldenOut_L16.verif
Opened verification data file :  fftGoldenOut_L16.verif <----Successfully----->...
Verification for data arrayGOLDEN OUTPUT is SUCCCESSFUL !!
************************Error Rate is :0 % ******************
************************Sample Mismatches :0 % ******************
************************Maximum Error Numbers******************
The "MAXIMUM ABSOLUTE ERROR" : 1.38567e-05
The "MAXIMUM REAL ERROR" : 1.19059e-05
The "MAXIMUM IMAG ERROR" : 8.26101e-06
************************Average Error Numbers******************
The "AVERAGE ABSOLUTE ERROR" : 7.11634e-06
The "AVERAGE REAL ERROR" : -6.05889e-07
The "AVERAGE IMAG ERROR" : -7.37438e-07
************************Minimum Error Numbers******************
The "MINIMUM REAL  ERROR" : -1.30615e-05
The "MINIMUM IMAG  ERROR" : -9.21802e-06



Verification of "C++ Floating Single Precision model" PASSED..... SUCCESS 
VERIFIED.....


----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
=======================================================================





=======================================================================
----------------------------------------------------------------------
Verification Messages:"Floating Single Precision MODEL" VS. "Double Precision MODEL" Comparison
----------------------------------------------------------------------
----------------------------------------------------------------------
Comparing "C++ Floating Single Precision MODEL" output with "Double Precision MODEL" output 
The Signal to Noise Ratio Compares Signal generated by "Double Precision MODEL C++ model" and the "FLOATING POINT Octave MODEL".
The SNR is           :     143.747 db 

----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
=======================================================================


----------------------------------------------------------------------
----------------------------------------------------------------------
COSIM Relevant Verification Messages----------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Comparing RTL output with C++ Floating Single Precision MODEL, BIT-TRUE Model Verification 
This message is useful for -----COSIM--- only otherwise it compare C++ model with itself......... 
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Floating Single Precision MODEL "C++ MODEL"  output and the synthesized Floating Single Precision MODEL "RTL MODEL" outputs matched..... SUCCESS 
VERIFIED.....

----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------

=============================
OVERL ALL Simulation was a SUCCESS Done with L=16  R=4
============================

INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [XSIM 43-3496] Using init file passed via -initfile option "/proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_fft_top_top glbl -prj fft_top.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s fft_top 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/xsjhdstaff3/shahzadb/HLSprojects/gitRepos/xf_fft/xf_fft/L1/tests/hw/float/fft_1d_snr/testsfft_natural_order/ssr_fft_r4_l16/prj_ssr_fft_reg_test_r4_l16_cmdline/solution-reg-test-r4-l16/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/xsjhdstaff3/shahzadb/HLSprojects/gitRepos/xf_fft/xf_fft/L1/tests/hw/float/fft_1d_snr/testsfft_natural_order/ssr_fft_r4_l16/prj_ssr_fft_reg_test_r4_l16_cmdline/solution-reg-test-r4-l16/sim/verilog/fft_top.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_fft_top_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/xsjhdstaff3/shahzadb/HLSprojects/gitRepos/xf_fft/xf_fft/L1/tests/hw/float/fft_1d_snr/testsfft_natural_order/ssr_fft_r4_l16/prj_ssr_fft_reg_test_r4_l16_cmdline/solution-reg-test-r4-l16/sim/verilog/AESL_autofifo_inD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_inD
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/xsjhdstaff3/shahzadb/HLSprojects/gitRepos/xf_fft/xf_fft/L1/tests/hw/float/fft_1d_snr/testsfft_natural_order/ssr_fft_r4_l16/prj_ssr_fft_reg_test_r4_l16_cmdline/solution-reg-test-r4-l16/sim/verilog/AESL_autofifo_outD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_outD
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/xsjhdstaff3/shahzadb/HLSprojects/gitRepos/xf_fft/xf_fft/L1/tests/hw/float/fft_1d_snr/testsfft_natural_order/ssr_fft_r4_l16/prj_ssr_fft_reg_test_r4_l16_cmdline/solution-reg-test-r4-l16/sim/verilog/AESL_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/xsjhdstaff3/shahzadb/HLSprojects/gitRepos/xf_fft/xf_fft/L1/tests/hw/float/fft_1d_snr/testsfft_natural_order/ssr_fft_r4_l16/prj_ssr_fft_reg_test_r4_l16_cmdline/solution-reg-test-r4-l16/sim/verilog/AESL_deadlock_report_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_report_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/xsjhdstaff3/shahzadb/HLSprojects/gitRepos/xf_fft/xf_fft/L1/tests/hw/float/fft_1d_snr/testsfft_natural_order/ssr_fft_r4_l16/prj_ssr_fft_reg_test_r4_l16_cmdline/solution-reg-test-r4-l16/sim/verilog/AESL_deadlock_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/xsjhdstaff3/shahzadb/HLSprojects/gitRepos/xf_fft/xf_fft/L1/tests/hw/float/fft_1d_snr/testsfft_natural_order/ssr_fft_r4_l16/prj_ssr_fft_reg_test_r4_l16_cmdline/solution-reg-test-r4-l16/sim/verilog/castArrayS2Streaming.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module castArrayS2Streaming
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/xsjhdstaff3/shahzadb/HLSprojects/gitRepos/xf_fft/xf_fft/L1/tests/hw/float/fft_1d_snr/testsfft_natural_order/ssr_fft_r4_l16/prj_ssr_fft_reg_test_r4_l16_cmdline/solution-reg-test-r4-l16/sim/verilog/streamingDataCommuto_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module streamingDataCommuto_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/xsjhdstaff3/shahzadb/HLSprojects/gitRepos/xf_fft/xf_fft/L1/tests/hw/float/fft_1d_snr/testsfft_natural_order/ssr_fft_r4_l16/prj_ssr_fft_reg_test_r4_l16_cmdline/solution-reg-test-r4-l16/sim/verilog/fftStageKernelS2S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fftStageKernelS2S
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/xsjhdstaff3/shahzadb/HLSprojects/gitRepos/xf_fft/xf_fft/L1/tests/hw/float/fft_1d_snr/testsfft_natural_order/ssr_fft_r4_l16/prj_ssr_fft_reg_test_r4_l16_cmdline/solution-reg-test-r4-l16/sim/verilog/streamingDataCommuto.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module streamingDataCommuto
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/xsjhdstaff3/shahzadb/HLSprojects/gitRepos/xf_fft/xf_fft/L1/tests/hw/float/fft_1d_snr/testsfft_natural_order/ssr_fft_r4_l16/prj_ssr_fft_reg_test_r4_l16_cmdline/solution-reg-test-r4-l16/sim/verilog/fftStageKernelLastSt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fftStageKernelLastSt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/xsjhdstaff3/shahzadb/HLSprojects/gitRepos/xf_fft/xf_fft/L1/tests/hw/float/fft_1d_snr/testsfft_natural_order/ssr_fft_r4_l16/prj_ssr_fft_reg_test_r4_l16_cmdline/solution-reg-test-r4-l16/sim/verilog/convertSuperStreamTo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module convertSuperStreamTo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/xsjhdstaff3/shahzadb/HLSprojects/gitRepos/xf_fft/xf_fft/L1/tests/hw/float/fft_1d_snr/testsfft_natural_order/ssr_fft_r4_l16/prj_ssr_fft_reg_test_r4_l16_cmdline/solution-reg-test-r4-l16/sim/verilog/cacheDataDR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cacheDataDR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/xsjhdstaff3/shahzadb/HLSprojects/gitRepos/xf_fft/xf_fft/L1/tests/hw/float/fft_1d_snr/testsfft_natural_order/ssr_fft_r4_l16/prj_ssr_fft_reg_test_r4_l16_cmdline/solution-reg-test-r4-l16/sim/verilog/writeBackCacheDataDR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeBackCacheDataDR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/xsjhdstaff3/shahzadb/HLSprojects/gitRepos/xf_fft/xf_fft/L1/tests/hw/float/fft_1d_snr/testsfft_natural_order/ssr_fft_r4_l16/prj_ssr_fft_reg_test_r4_l16_cmdline/solution-reg-test-r4-l16/sim/verilog/fft_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/xsjhdstaff3/shahzadb/HLSprojects/gitRepos/xf_fft/xf_fft/L1/tests/hw/float/fft_1d_snr/testsfft_natural_order/ssr_fft_r4_l16/prj_ssr_fft_reg_test_r4_l16_cmdline/solution-reg-test-r4-l16/sim/verilog/fft_top_mux_42_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_top_mux_42_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/xsjhdstaff3/shahzadb/HLSprojects/gitRepos/xf_fft/xf_fft/L1/tests/hw/float/fft_1d_snr/testsfft_natural_order/ssr_fft_r4_l16/prj_ssr_fft_reg_test_r4_l16_cmdline/solution-reg-test-r4-l16/sim/verilog/fft_top_mux_42_1_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_top_mux_42_1_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/xsjhdstaff3/shahzadb/HLSprojects/gitRepos/xf_fft/xf_fft/L1/tests/hw/float/fft_1d_snr/testsfft_natural_order/ssr_fft_r4_l16/prj_ssr_fft_reg_test_r4_l16_cmdline/solution-reg-test-r4-l16/sim/verilog/streamingDataCommuto_1_delayline_Array_samp_30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module streamingDataCommuto_1_delayline_Array_samp_30_core
INFO: [VRFC 10-311] analyzing module streamingDataCommuto_1_delayline_Array_samp_30
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/xsjhdstaff3/shahzadb/HLSprojects/gitRepos/xf_fft/xf_fft/L1/tests/hw/float/fft_1d_snr/testsfft_natural_order/ssr_fft_r4_l16/prj_ssr_fft_reg_test_r4_l16_cmdline/solution-reg-test-r4-l16/sim/verilog/streamingDataCommuto_1_delayline_Array_vali_11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module streamingDataCommuto_1_delayline_Array_vali_11_core
INFO: [VRFC 10-311] analyzing module streamingDataCommuto_1_delayline_Array_vali_11
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/xsjhdstaff3/shahzadb/HLSprojects/gitRepos/xf_fft/xf_fft/L1/tests/hw/float/fft_1d_snr/testsfft_natural_order/ssr_fft_r4_l16/prj_ssr_fft_reg_test_r4_l16_cmdline/solution-reg-test-r4-l16/sim/verilog/streamingDataCommuto_1_delayline_Array_samp_25.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module streamingDataCommuto_1_delayline_Array_samp_25_core
INFO: [VRFC 10-311] analyzing module streamingDataCommuto_1_delayline_Array_samp_25
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/xsjhdstaff3/shahzadb/HLSprojects/gitRepos/xf_fft/xf_fft/L1/tests/hw/float/fft_1d_snr/testsfft_natural_order/ssr_fft_r4_l16/prj_ssr_fft_reg_test_r4_l16_cmdline/solution-reg-test-r4-l16/sim/verilog/streamingDataCommuto_1_delayline_Array_vali_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module streamingDataCommuto_1_delayline_Array_vali_5_core
INFO: [VRFC 10-311] analyzing module streamingDataCommuto_1_delayline_Array_vali_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/xsjhdstaff3/shahzadb/HLSprojects/gitRepos/xf_fft/xf_fft/L1/tests/hw/float/fft_1d_snr/testsfft_natural_order/ssr_fft_r4_l16/prj_ssr_fft_reg_test_r4_l16_cmdline/solution-reg-test-r4-l16/sim/verilog/streamingDataCommuto_1_delayline_Array_samp_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module streamingDataCommuto_1_delayline_Array_samp_3_core
INFO: [VRFC 10-311] analyzing module streamingDataCommuto_1_delayline_Array_samp_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/xsjhdstaff3/shahzadb/HLSprojects/gitRepos/xf_fft/xf_fft/L1/tests/hw/float/fft_1d_snr/testsfft_natural_order/ssr_fft_r4_l16/prj_ssr_fft_reg_test_r4_l16_cmdline/solution-reg-test-r4-l16/sim/verilog/streamingDataCommuto_1_delayline_Array_vali_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module streamingDataCommuto_1_delayline_Array_vali_7_core
INFO: [VRFC 10-311] analyzing module streamingDataCommuto_1_delayline_Array_vali_7
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/xsjhdstaff3/shahzadb/HLSprojects/gitRepos/xf_fft/xf_fft/L1/tests/hw/float/fft_1d_snr/testsfft_natural_order/ssr_fft_r4_l16/prj_ssr_fft_reg_test_r4_l16_cmdline/solution-reg-test-r4-l16/sim/verilog/fft_top_fsub_32ns_32ns_32_10_full_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_top_fsub_32ns_32ns_32_10_full_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/xsjhdstaff3/shahzadb/HLSprojects/gitRepos/xf_fft/xf_fft/L1/tests/hw/float/fft_1d_snr/testsfft_natural_order/ssr_fft_r4_l16/prj_ssr_fft_reg_test_r4_l16_cmdline/solution-reg-test-r4-l16/sim/verilog/fft_top_fadd_32ns_32ns_32_10_full_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_top_fadd_32ns_32ns_32_10_full_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/xsjhdstaff3/shahzadb/HLSprojects/gitRepos/xf_fft/xf_fft/L1/tests/hw/float/fft_1d_snr/testsfft_natural_order/ssr_fft_r4_l16/prj_ssr_fft_reg_test_r4_l16_cmdline/solution-reg-test-r4-l16/sim/verilog/fft_top_fmul_32ns_32ns_32_6_max_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_top_fmul_32ns_32ns_32_6_max_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/xsjhdstaff3/shahzadb/HLSprojects/gitRepos/xf_fft/xf_fft/L1/tests/hw/float/fft_1d_snr/testsfft_natural_order/ssr_fft_r4_l16/prj_ssr_fft_reg_test_r4_l16_cmdline/solution-reg-test-r4-l16/sim/verilog/fftStageKernelS2S_twiddleObj_twiddleTa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fftStageKernelS2S_twiddleObj_twiddleTa_rom
INFO: [VRFC 10-311] analyzing module fftStageKernelS2S_twiddleObj_twiddleTa
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/xsjhdstaff3/shahzadb/HLSprojects/gitRepos/xf_fft/xf_fft/L1/tests/hw/float/fft_1d_snr/testsfft_natural_order/ssr_fft_r4_l16/prj_ssr_fft_reg_test_r4_l16_cmdline/solution-reg-test-r4-l16/sim/verilog/fft_top_digitReverseBuff_0_memcore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_top_digitReverseBuff_0_memcore_ram
INFO: [VRFC 10-311] analyzing module fft_top_digitReverseBuff_0_memcore
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/xsjhdstaff3/shahzadb/HLSprojects/gitRepos/xf_fft/xf_fft/L1/tests/hw/float/fft_1d_snr/testsfft_natural_order/ssr_fft_r4_l16/prj_ssr_fft_reg_test_r4_l16_cmdline/solution-reg-test-r4-l16/sim/verilog/fft_top_digitReverseBuff_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_top_digitReverseBuff_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/xsjhdstaff3/shahzadb/HLSprojects/gitRepos/xf_fft/xf_fft/L1/tests/hw/float/fft_1d_snr/testsfft_natural_order/ssr_fft_r4_l16/prj_ssr_fft_reg_test_r4_l16_cmdline/solution-reg-test-r4-l16/sim/verilog/fifo_w256_d8_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w256_d8_D
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/xsjhdstaff3/shahzadb/HLSprojects/gitRepos/xf_fft/xf_fft/L1/tests/hw/float/fft_1d_snr/testsfft_natural_order/ssr_fft_r4_l16/prj_ssr_fft_reg_test_r4_l16_cmdline/solution-reg-test-r4-l16/sim/verilog/fifo_w64_d8_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w64_d8_D
INFO: [VRFC 10-163] Analyzing VHDL file "/proj/xsjhdstaff3/shahzadb/HLSprojects/gitRepos/xf_fft/xf_fft/L1/tests/hw/float/fft_1d_snr/testsfft_natural_order/ssr_fft_r4_l16/prj_ssr_fft_reg_test_r4_l16_cmdline/solution-reg-test-r4-l16/sim/verilog/ip/xil_defaultlib/fft_top_ap_fsub_8_full_dsp_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fft_top_ap_fsub_8_full_dsp_32'
INFO: [VRFC 10-163] Analyzing VHDL file "/proj/xsjhdstaff3/shahzadb/HLSprojects/gitRepos/xf_fft/xf_fft/L1/tests/hw/float/fft_1d_snr/testsfft_natural_order/ssr_fft_r4_l16/prj_ssr_fft_reg_test_r4_l16_cmdline/solution-reg-test-r4-l16/sim/verilog/ip/xil_defaultlib/fft_top_ap_fadd_8_full_dsp_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fft_top_ap_fadd_8_full_dsp_32'
INFO: [VRFC 10-163] Analyzing VHDL file "/proj/xsjhdstaff3/shahzadb/HLSprojects/gitRepos/xf_fft/xf_fft/L1/tests/hw/float/fft_1d_snr/testsfft_natural_order/ssr_fft_r4_l16/prj_ssr_fft_reg_test_r4_l16_cmdline/solution-reg-test-r4-l16/sim/verilog/ip/xil_defaultlib/fft_top_ap_fmul_4_max_dsp_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fft_top_ap_fmul_4_max_dsp_32'
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3499] library name 'floating_point_v7_1_9' of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/fft_top_ap_fsub_8_full_dsp_32.vhd:201]
WARNING: [VRFC 10-3499] library name 'floating_point_v7_1_9' of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/fft_top_ap_fadd_8_full_dsp_32.vhd:201]
WARNING: [VRFC 10-3499] library name 'floating_point_v7_1_9' of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/fft_top_ap_fmul_4_max_dsp_32.vhd:201]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package floating_point_v7_1_9.floating_point_v7_1_9_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_9.floating_point_v7_1_9_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_9.floating_point_v7_1_9_exp_table_...
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_9.floating_point_v7_1_9_pkg
Compiling package floating_point_v7_1_9.flt_utils
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module xil_defaultlib.fft_top_digitReverseBuff_0_memco...
Compiling module xil_defaultlib.fft_top_digitReverseBuff_0_memco...
Compiling module xil_defaultlib.fft_top_digitReverseBuff_0(Addre...
Compiling module xil_defaultlib.castArrayS2Streaming
Compiling module xil_defaultlib.streamingDataCommuto_1_delayline...
Compiling module xil_defaultlib.streamingDataCommuto_1_delayline...
Compiling module xil_defaultlib.streamingDataCommuto_1_delayline...
Compiling module xil_defaultlib.streamingDataCommuto_1_delayline...
Compiling module xil_defaultlib.streamingDataCommuto_1_delayline...
Compiling module xil_defaultlib.streamingDataCommuto_1_delayline...
Compiling module xil_defaultlib.streamingDataCommuto_1_delayline...
Compiling module xil_defaultlib.streamingDataCommuto_1_delayline...
Compiling module xil_defaultlib.streamingDataCommuto_1_delayline...
Compiling module xil_defaultlib.streamingDataCommuto_1_delayline...
Compiling module xil_defaultlib.streamingDataCommuto_1_delayline...
Compiling module xil_defaultlib.streamingDataCommuto_1_delayline...
Compiling module xil_defaultlib.fft_top_mux_42_32_1_1(ID=1,din4_...
Compiling module xil_defaultlib.fft_top_mux_42_1_1_1(ID=1,din0_W...
Compiling module xil_defaultlib.streamingDataCommuto_1
Compiling module xil_defaultlib.fftStageKernelS2S_twiddleObj_twi...
Compiling module xil_defaultlib.fftStageKernelS2S_twiddleObj_twi...
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_9.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_9.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture struct of entity floating_point_v7_1_9.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=24,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=16)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=24,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=16,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,bcascreg=0,breg...]
Compiling architecture rtl of entity floating_point_v7_1_9.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_9.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=5,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_9.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=25,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture rtl of entity floating_point_v7_1_9.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_9.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_9.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=9,length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=10)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=8,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_9.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_9.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_9.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_9.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_9.compare_gt [\compare_gt(c_xdevicefamily="zyn...]
Compiling architecture synth of entity floating_point_v7_1_9.compare [\compare(c_xdevicefamily="zynqup...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=2,length=5,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(length=6,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(length=5,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=4,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=12)\]
Compiling architecture rtl of entity floating_point_v7_1_9.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=23)\]
Compiling architecture synth of entity floating_point_v7_1_9.flt_dec_op [\flt_dec_op(c_xdevicefamily="zyn...]
Compiling architecture rtl of entity floating_point_v7_1_9.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_9.flt_add [\flt_add(c_xdevicefamily="zynqup...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_9.floating_point_v7_1_9_viv [\floating_point_v7_1_9_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_9.floating_point_v7_1_9 [\floating_point_v7_1_9(c_xdevice...]
Compiling architecture fft_top_ap_fsub_8_full_dsp_32_arch of entity xil_defaultlib.fft_top_ap_fsub_8_full_dsp_32 [fft_top_ap_fsub_8_full_dsp_32_de...]
Compiling module xil_defaultlib.fft_top_fsub_32ns_32ns_32_10_ful...
Compiling architecture rtl of entity floating_point_v7_1_9.flt_add [\flt_add(c_xdevicefamily="zynqup...]
Compiling architecture xilinx of entity floating_point_v7_1_9.floating_point_v7_1_9_viv [\floating_point_v7_1_9_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_9.floating_point_v7_1_9 [\floating_point_v7_1_9(c_xdevice...]
Compiling architecture fft_top_ap_fadd_8_full_dsp_32_arch of entity xil_defaultlib.fft_top_ap_fadd_8_full_dsp_32 [fft_top_ap_fadd_8_full_dsp_32_de...]
Compiling module xil_defaultlib.fft_top_fadd_32ns_32ns_32_10_ful...
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=17,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_9.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,a_...]
Compiling architecture rtl of entity floating_point_v7_1_9.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_9.fix_mult_dsp48e1_sgl [\fix_mult_dsp48e1_sgl(registers=...]
Compiling architecture rtl of entity floating_point_v7_1_9.fix_mult [\fix_mult(c_xdevicefamily="zynqu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=7)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=8,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_9.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture struct of entity floating_point_v7_1_9.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_9.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(length=0,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_9.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=2,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=4,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=14,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_9.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=30,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=18,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_9.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_9.flt_round_dsp_opt_full [\flt_round_dsp_opt_full(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_9.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_9.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_9.flt_mult [\flt_mult(c_xdevicefamily="zynqu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_9.floating_point_v7_1_9_viv [\floating_point_v7_1_9_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_9.floating_point_v7_1_9 [\floating_point_v7_1_9(c_xdevice...]
Compiling architecture fft_top_ap_fmul_4_max_dsp_32_arch of entity xil_defaultlib.fft_top_ap_fmul_4_max_dsp_32 [fft_top_ap_fmul_4_max_dsp_32_def...]
Compiling module xil_defaultlib.fft_top_fmul_32ns_32ns_32_6_max_...
Compiling module xil_defaultlib.fftStageKernelS2S
Compiling module xil_defaultlib.streamingDataCommuto
Compiling module xil_defaultlib.fftStageKernelLastSt
Compiling module xil_defaultlib.convertSuperStreamTo
Compiling module xil_defaultlib.cacheDataDR
Compiling module xil_defaultlib.writeBackCacheDataDR
Compiling module xil_defaultlib.fifo_w256_d8_D
Compiling module xil_defaultlib.fifo_w64_d8_D
Compiling module xil_defaultlib.fft_top
Compiling module xil_defaultlib.AESL_autofifo_inD
Compiling module xil_defaultlib.AESL_autofifo_outD
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_report_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detector_1
Compiling module xil_defaultlib.apatb_fft_top_top
Compiling module work.glbl
Built simulation snapshot fft_top

****** xsim v2019.2.0 (64-bit)
  **** SW Build 2618608 on Tue Aug 13 20:16:59 MDT 2019
  **** IP Build 2618369 on Tue Aug 13 23:40:29 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source xsim.dir/fft_top/xsim_script.tcl
# xsim {fft_top} -autoloadwcfg -tclbatch {fft_top.tcl}
Vivado Simulator 2019.2
Time resolution is 1 ps
source fft_top.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 30 [0.00%] @ "110000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 170 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelS2S_U0/fft_top_fsub_32ns_32ns_32_10_full_dsp_1_U25/fft_top_ap_fsub_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 170 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelS2S_U0/fft_top_fadd_32ns_32ns_32_10_full_dsp_1_U26/fft_top_ap_fadd_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 170 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelS2S_U0/fft_top_fsub_32ns_32ns_32_10_full_dsp_1_U27/fft_top_ap_fsub_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 170 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelS2S_U0/fft_top_fadd_32ns_32ns_32_10_full_dsp_1_U28/fft_top_ap_fadd_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 170 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelS2S_U0/fft_top_fsub_32ns_32ns_32_10_full_dsp_1_U29/fft_top_ap_fsub_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 170 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelS2S_U0/fft_top_fadd_32ns_32ns_32_10_full_dsp_1_U30/fft_top_ap_fadd_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 170 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelS2S_U0/fft_top_fsub_32ns_32ns_32_10_full_dsp_1_U31/fft_top_ap_fsub_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 170 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelS2S_U0/fft_top_fadd_32ns_32ns_32_10_full_dsp_1_U32/fft_top_ap_fadd_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 170 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelS2S_U0/fft_top_fsub_32ns_32ns_32_10_full_dsp_1_U33/fft_top_ap_fsub_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 170 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelS2S_U0/fft_top_fadd_32ns_32ns_32_10_full_dsp_1_U34/fft_top_ap_fadd_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 170 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelS2S_U0/fft_top_fsub_32ns_32ns_32_10_full_dsp_1_U35/fft_top_ap_fsub_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 170 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelS2S_U0/fft_top_fadd_32ns_32ns_32_10_full_dsp_1_U36/fft_top_ap_fadd_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 170 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelS2S_U0/fft_top_fsub_32ns_32ns_32_10_full_dsp_1_U37/fft_top_ap_fsub_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 170 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelS2S_U0/fft_top_fadd_32ns_32ns_32_10_full_dsp_1_U38/fft_top_ap_fadd_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 170 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelS2S_U0/fft_top_fsub_32ns_32ns_32_10_full_dsp_1_U39/fft_top_ap_fsub_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 170 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelS2S_U0/fft_top_fadd_32ns_32ns_32_10_full_dsp_1_U40/fft_top_ap_fadd_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 170 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelS2S_U0/fft_top_fsub_32ns_32ns_32_10_full_dsp_1_U41/fft_top_ap_fsub_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 170 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelS2S_U0/fft_top_fadd_32ns_32ns_32_10_full_dsp_1_U42/fft_top_ap_fadd_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 170 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelS2S_U0/fft_top_fsub_32ns_32ns_32_10_full_dsp_1_U43/fft_top_ap_fsub_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 170 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelS2S_U0/fft_top_fadd_32ns_32ns_32_10_full_dsp_1_U44/fft_top_ap_fadd_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 170 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelS2S_U0/fft_top_fsub_32ns_32ns_32_10_full_dsp_1_U45/fft_top_ap_fsub_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 170 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelS2S_U0/fft_top_fadd_32ns_32ns_32_10_full_dsp_1_U46/fft_top_ap_fadd_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 170 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelS2S_U0/fft_top_fadd_32ns_32ns_32_10_full_dsp_1_U47/fft_top_ap_fadd_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 170 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelS2S_U0/fft_top_fadd_32ns_32ns_32_10_full_dsp_1_U48/fft_top_ap_fadd_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 170 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelS2S_U0/fft_top_fadd_32ns_32ns_32_10_full_dsp_1_U49/fft_top_ap_fadd_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 170 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelS2S_U0/fft_top_fadd_32ns_32ns_32_10_full_dsp_1_U50/fft_top_ap_fadd_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 170 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelS2S_U0/fft_top_fadd_32ns_32ns_32_10_full_dsp_1_U51/fft_top_ap_fadd_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 170 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelS2S_U0/fft_top_fadd_32ns_32ns_32_10_full_dsp_1_U52/fft_top_ap_fadd_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 170 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelS2S_U0/fft_top_fadd_32ns_32ns_32_10_full_dsp_1_U53/fft_top_ap_fadd_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 170 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelS2S_U0/fft_top_fadd_32ns_32ns_32_10_full_dsp_1_U54/fft_top_ap_fadd_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 170 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelS2S_U0/fft_top_fadd_32ns_32ns_32_10_full_dsp_1_U55/fft_top_ap_fadd_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 170 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelS2S_U0/fft_top_fadd_32ns_32ns_32_10_full_dsp_1_U56/fft_top_ap_fadd_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 170 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelS2S_U0/fft_top_fadd_32ns_32ns_32_10_full_dsp_1_U57/fft_top_ap_fadd_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 170 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelS2S_U0/fft_top_fadd_32ns_32ns_32_10_full_dsp_1_U58/fft_top_ap_fadd_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 170 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelS2S_U0/fft_top_fadd_32ns_32ns_32_10_full_dsp_1_U59/fft_top_ap_fadd_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 170 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelS2S_U0/fft_top_fadd_32ns_32ns_32_10_full_dsp_1_U60/fft_top_ap_fadd_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 170 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelS2S_U0/fft_top_fadd_32ns_32ns_32_10_full_dsp_1_U61/fft_top_ap_fadd_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 170 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelS2S_U0/fft_top_fadd_32ns_32ns_32_10_full_dsp_1_U62/fft_top_ap_fadd_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 170 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelS2S_U0/fft_top_fadd_32ns_32ns_32_10_full_dsp_1_U63/fft_top_ap_fadd_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 170 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelS2S_U0/fft_top_fadd_32ns_32ns_32_10_full_dsp_1_U64/fft_top_ap_fadd_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 170 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelS2S_U0/fft_top_fadd_32ns_32ns_32_10_full_dsp_1_U65/fft_top_ap_fadd_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 170 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelS2S_U0/fft_top_fadd_32ns_32ns_32_10_full_dsp_1_U66/fft_top_ap_fadd_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 170 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelS2S_U0/fft_top_fadd_32ns_32ns_32_10_full_dsp_1_U67/fft_top_ap_fadd_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 170 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelS2S_U0/fft_top_fadd_32ns_32ns_32_10_full_dsp_1_U68/fft_top_ap_fadd_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 170 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelS2S_U0/fft_top_fadd_32ns_32ns_32_10_full_dsp_1_U69/fft_top_ap_fadd_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 170 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelS2S_U0/fft_top_fadd_32ns_32ns_32_10_full_dsp_1_U70/fft_top_ap_fadd_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 170 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelS2S_U0/fft_top_fsub_32ns_32ns_32_10_full_dsp_1_U71/fft_top_ap_fsub_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 170 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelS2S_U0/fft_top_fadd_32ns_32ns_32_10_full_dsp_1_U72/fft_top_ap_fadd_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 170 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelS2S_U0/fft_top_fsub_32ns_32ns_32_10_full_dsp_1_U73/fft_top_ap_fsub_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 170 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelS2S_U0/fft_top_fadd_32ns_32ns_32_10_full_dsp_1_U74/fft_top_ap_fadd_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 170 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelS2S_U0/fft_top_fsub_32ns_32ns_32_10_full_dsp_1_U75/fft_top_ap_fsub_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 170 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelS2S_U0/fft_top_fadd_32ns_32ns_32_10_full_dsp_1_U76/fft_top_ap_fadd_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 170 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelS2S_U0/fft_top_fsub_32ns_32ns_32_10_full_dsp_1_U77/fft_top_ap_fsub_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 170 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelS2S_U0/fft_top_fadd_32ns_32ns_32_10_full_dsp_1_U78/fft_top_ap_fadd_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 186 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelS2S_U0/fft_top_fsub_32ns_32ns_32_10_full_dsp_1_U25/fft_top_ap_fsub_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 186 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelS2S_U0/fft_top_fadd_32ns_32ns_32_10_full_dsp_1_U26/fft_top_ap_fadd_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 186 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelS2S_U0/fft_top_fsub_32ns_32ns_32_10_full_dsp_1_U27/fft_top_ap_fsub_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 186 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelS2S_U0/fft_top_fadd_32ns_32ns_32_10_full_dsp_1_U28/fft_top_ap_fadd_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 186 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelS2S_U0/fft_top_fsub_32ns_32ns_32_10_full_dsp_1_U29/fft_top_ap_fsub_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 186 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelS2S_U0/fft_top_fadd_32ns_32ns_32_10_full_dsp_1_U30/fft_top_ap_fadd_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 186 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelS2S_U0/fft_top_fsub_32ns_32ns_32_10_full_dsp_1_U31/fft_top_ap_fsub_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 186 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelS2S_U0/fft_top_fadd_32ns_32ns_32_10_full_dsp_1_U32/fft_top_ap_fadd_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 186 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelS2S_U0/fft_top_fsub_32ns_32ns_32_10_full_dsp_1_U33/fft_top_ap_fsub_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 186 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelS2S_U0/fft_top_fadd_32ns_32ns_32_10_full_dsp_1_U34/fft_top_ap_fadd_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 186 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelS2S_U0/fft_top_fsub_32ns_32ns_32_10_full_dsp_1_U35/fft_top_ap_fsub_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 186 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelS2S_U0/fft_top_fadd_32ns_32ns_32_10_full_dsp_1_U36/fft_top_ap_fadd_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 186 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelS2S_U0/fft_top_fsub_32ns_32ns_32_10_full_dsp_1_U37/fft_top_ap_fsub_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 186 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelS2S_U0/fft_top_fadd_32ns_32ns_32_10_full_dsp_1_U38/fft_top_ap_fadd_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 186 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelS2S_U0/fft_top_fsub_32ns_32ns_32_10_full_dsp_1_U39/fft_top_ap_fsub_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 186 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelS2S_U0/fft_top_fadd_32ns_32ns_32_10_full_dsp_1_U40/fft_top_ap_fadd_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 186 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelS2S_U0/fft_top_fsub_32ns_32ns_32_10_full_dsp_1_U41/fft_top_ap_fsub_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 186 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelS2S_U0/fft_top_fadd_32ns_32ns_32_10_full_dsp_1_U42/fft_top_ap_fadd_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 186 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelS2S_U0/fft_top_fsub_32ns_32ns_32_10_full_dsp_1_U43/fft_top_ap_fsub_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 186 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelS2S_U0/fft_top_fadd_32ns_32ns_32_10_full_dsp_1_U44/fft_top_ap_fadd_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 186 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelS2S_U0/fft_top_fsub_32ns_32ns_32_10_full_dsp_1_U45/fft_top_ap_fsub_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 186 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelS2S_U0/fft_top_fadd_32ns_32ns_32_10_full_dsp_1_U46/fft_top_ap_fadd_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 186 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelS2S_U0/fft_top_fsub_32ns_32ns_32_10_full_dsp_1_U71/fft_top_ap_fsub_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 186 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelS2S_U0/fft_top_fadd_32ns_32ns_32_10_full_dsp_1_U72/fft_top_ap_fadd_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 202 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelS2S_U0/fft_top_fsub_32ns_32ns_32_10_full_dsp_1_U71/fft_top_ap_fsub_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 202 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelS2S_U0/fft_top_fadd_32ns_32ns_32_10_full_dsp_1_U72/fft_top_ap_fadd_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 202 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelS2S_U0/fft_top_fsub_32ns_32ns_32_10_full_dsp_1_U73/fft_top_ap_fsub_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 202 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelS2S_U0/fft_top_fadd_32ns_32ns_32_10_full_dsp_1_U74/fft_top_ap_fadd_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 202 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelS2S_U0/fft_top_fsub_32ns_32ns_32_10_full_dsp_1_U75/fft_top_ap_fsub_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 202 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelS2S_U0/fft_top_fadd_32ns_32ns_32_10_full_dsp_1_U76/fft_top_ap_fadd_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 202 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelS2S_U0/fft_top_fsub_32ns_32ns_32_10_full_dsp_1_U77/fft_top_ap_fsub_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 202 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelS2S_U0/fft_top_fadd_32ns_32ns_32_10_full_dsp_1_U78/fft_top_ap_fadd_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 246 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelS2S_U0/fft_top_fsub_32ns_32ns_32_10_full_dsp_1_U71/fft_top_ap_fsub_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 246 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelS2S_U0/fft_top_fadd_32ns_32ns_32_10_full_dsp_1_U72/fft_top_ap_fadd_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 246 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelS2S_U0/fft_top_fsub_32ns_32ns_32_10_full_dsp_1_U73/fft_top_ap_fsub_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 246 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelS2S_U0/fft_top_fadd_32ns_32ns_32_10_full_dsp_1_U74/fft_top_ap_fadd_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 246 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelS2S_U0/fft_top_fsub_32ns_32ns_32_10_full_dsp_1_U75/fft_top_ap_fsub_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 246 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelS2S_U0/fft_top_fadd_32ns_32ns_32_10_full_dsp_1_U76/fft_top_ap_fadd_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 246 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelS2S_U0/fft_top_fsub_32ns_32ns_32_10_full_dsp_1_U77/fft_top_ap_fsub_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 246 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelS2S_U0/fft_top_fadd_32ns_32ns_32_10_full_dsp_1_U78/fft_top_ap_fadd_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 294 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelS2S_U0/fft_top_fsub_32ns_32ns_32_10_full_dsp_1_U71/fft_top_ap_fsub_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 294 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelS2S_U0/fft_top_fadd_32ns_32ns_32_10_full_dsp_1_U72/fft_top_ap_fadd_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 294 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelS2S_U0/fft_top_fsub_32ns_32ns_32_10_full_dsp_1_U73/fft_top_ap_fsub_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 294 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelS2S_U0/fft_top_fadd_32ns_32ns_32_10_full_dsp_1_U74/fft_top_ap_fadd_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 294 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelS2S_U0/fft_top_fsub_32ns_32ns_32_10_full_dsp_1_U75/fft_top_ap_fsub_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 294 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelS2S_U0/fft_top_fadd_32ns_32ns_32_10_full_dsp_1_U76/fft_top_ap_fadd_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 294 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelS2S_U0/fft_top_fsub_32ns_32ns_32_10_full_dsp_1_U77/fft_top_ap_fsub_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 294 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelS2S_U0/fft_top_fadd_32ns_32ns_32_10_full_dsp_1_U78/fft_top_ap_fadd_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 346 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelS2S_U0/fft_top_fsub_32ns_32ns_32_10_full_dsp_1_U71/fft_top_ap_fsub_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 346 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelS2S_U0/fft_top_fadd_32ns_32ns_32_10_full_dsp_1_U72/fft_top_ap_fadd_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 346 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelS2S_U0/fft_top_fsub_32ns_32ns_32_10_full_dsp_1_U73/fft_top_ap_fsub_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 346 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelS2S_U0/fft_top_fadd_32ns_32ns_32_10_full_dsp_1_U74/fft_top_ap_fadd_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 346 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelS2S_U0/fft_top_fsub_32ns_32ns_32_10_full_dsp_1_U75/fft_top_ap_fsub_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 346 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelS2S_U0/fft_top_fadd_32ns_32ns_32_10_full_dsp_1_U76/fft_top_ap_fadd_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 346 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelS2S_U0/fft_top_fsub_32ns_32ns_32_10_full_dsp_1_U77/fft_top_ap_fsub_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 346 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelS2S_U0/fft_top_fadd_32ns_32ns_32_10_full_dsp_1_U78/fft_top_ap_fadd_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 474 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelLastSt_U0/fft_top_fsub_32ns_32ns_32_10_full_dsp_1_U121/fft_top_ap_fsub_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 474 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelLastSt_U0/fft_top_fadd_32ns_32ns_32_10_full_dsp_1_U122/fft_top_ap_fadd_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 474 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelLastSt_U0/fft_top_fsub_32ns_32ns_32_10_full_dsp_1_U123/fft_top_ap_fsub_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 474 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelLastSt_U0/fft_top_fadd_32ns_32ns_32_10_full_dsp_1_U124/fft_top_ap_fadd_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 474 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelLastSt_U0/fft_top_fsub_32ns_32ns_32_10_full_dsp_1_U125/fft_top_ap_fsub_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 474 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelLastSt_U0/fft_top_fadd_32ns_32ns_32_10_full_dsp_1_U126/fft_top_ap_fadd_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 474 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelLastSt_U0/fft_top_fsub_32ns_32ns_32_10_full_dsp_1_U127/fft_top_ap_fsub_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 474 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelLastSt_U0/fft_top_fadd_32ns_32ns_32_10_full_dsp_1_U128/fft_top_ap_fadd_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 474 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelLastSt_U0/fft_top_fsub_32ns_32ns_32_10_full_dsp_1_U129/fft_top_ap_fsub_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 474 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelLastSt_U0/fft_top_fadd_32ns_32ns_32_10_full_dsp_1_U130/fft_top_ap_fadd_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 474 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelLastSt_U0/fft_top_fsub_32ns_32ns_32_10_full_dsp_1_U131/fft_top_ap_fsub_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 474 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelLastSt_U0/fft_top_fadd_32ns_32ns_32_10_full_dsp_1_U132/fft_top_ap_fadd_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 474 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelLastSt_U0/fft_top_fsub_32ns_32ns_32_10_full_dsp_1_U133/fft_top_ap_fsub_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 474 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelLastSt_U0/fft_top_fadd_32ns_32ns_32_10_full_dsp_1_U134/fft_top_ap_fadd_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 474 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelLastSt_U0/fft_top_fsub_32ns_32ns_32_10_full_dsp_1_U135/fft_top_ap_fsub_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 474 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelLastSt_U0/fft_top_fadd_32ns_32ns_32_10_full_dsp_1_U136/fft_top_ap_fadd_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 474 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelLastSt_U0/fft_top_fsub_32ns_32ns_32_10_full_dsp_1_U137/fft_top_ap_fsub_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 474 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelLastSt_U0/fft_top_fadd_32ns_32ns_32_10_full_dsp_1_U138/fft_top_ap_fadd_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 474 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelLastSt_U0/fft_top_fsub_32ns_32ns_32_10_full_dsp_1_U139/fft_top_ap_fsub_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 474 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelLastSt_U0/fft_top_fadd_32ns_32ns_32_10_full_dsp_1_U140/fft_top_ap_fadd_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 474 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelLastSt_U0/fft_top_fsub_32ns_32ns_32_10_full_dsp_1_U141/fft_top_ap_fsub_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 474 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelLastSt_U0/fft_top_fadd_32ns_32ns_32_10_full_dsp_1_U142/fft_top_ap_fadd_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 474 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelLastSt_U0/fft_top_fadd_32ns_32ns_32_10_full_dsp_1_U143/fft_top_ap_fadd_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 474 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelLastSt_U0/fft_top_fadd_32ns_32ns_32_10_full_dsp_1_U144/fft_top_ap_fadd_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 474 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelLastSt_U0/fft_top_fadd_32ns_32ns_32_10_full_dsp_1_U145/fft_top_ap_fadd_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 474 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelLastSt_U0/fft_top_fadd_32ns_32ns_32_10_full_dsp_1_U146/fft_top_ap_fadd_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 474 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelLastSt_U0/fft_top_fadd_32ns_32ns_32_10_full_dsp_1_U147/fft_top_ap_fadd_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 474 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelLastSt_U0/fft_top_fadd_32ns_32ns_32_10_full_dsp_1_U148/fft_top_ap_fadd_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 474 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelLastSt_U0/fft_top_fadd_32ns_32ns_32_10_full_dsp_1_U149/fft_top_ap_fadd_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 474 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelLastSt_U0/fft_top_fadd_32ns_32ns_32_10_full_dsp_1_U150/fft_top_ap_fadd_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 474 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelLastSt_U0/fft_top_fadd_32ns_32ns_32_10_full_dsp_1_U151/fft_top_ap_fadd_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 474 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelLastSt_U0/fft_top_fadd_32ns_32ns_32_10_full_dsp_1_U152/fft_top_ap_fadd_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 474 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelLastSt_U0/fft_top_fadd_32ns_32ns_32_10_full_dsp_1_U153/fft_top_ap_fadd_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 474 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelLastSt_U0/fft_top_fadd_32ns_32ns_32_10_full_dsp_1_U154/fft_top_ap_fadd_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 474 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelLastSt_U0/fft_top_fadd_32ns_32ns_32_10_full_dsp_1_U155/fft_top_ap_fadd_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 474 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelLastSt_U0/fft_top_fadd_32ns_32ns_32_10_full_dsp_1_U156/fft_top_ap_fadd_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 474 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelLastSt_U0/fft_top_fadd_32ns_32ns_32_10_full_dsp_1_U157/fft_top_ap_fadd_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 474 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelLastSt_U0/fft_top_fadd_32ns_32ns_32_10_full_dsp_1_U158/fft_top_ap_fadd_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 474 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelLastSt_U0/fft_top_fadd_32ns_32ns_32_10_full_dsp_1_U159/fft_top_ap_fadd_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 474 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelLastSt_U0/fft_top_fadd_32ns_32ns_32_10_full_dsp_1_U160/fft_top_ap_fadd_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 474 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelLastSt_U0/fft_top_fadd_32ns_32ns_32_10_full_dsp_1_U161/fft_top_ap_fadd_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 474 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelLastSt_U0/fft_top_fadd_32ns_32ns_32_10_full_dsp_1_U162/fft_top_ap_fadd_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 474 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelLastSt_U0/fft_top_fadd_32ns_32ns_32_10_full_dsp_1_U163/fft_top_ap_fadd_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 474 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelLastSt_U0/fft_top_fadd_32ns_32ns_32_10_full_dsp_1_U164/fft_top_ap_fadd_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 474 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelLastSt_U0/fft_top_fadd_32ns_32ns_32_10_full_dsp_1_U165/fft_top_ap_fadd_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 474 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelLastSt_U0/fft_top_fadd_32ns_32ns_32_10_full_dsp_1_U166/fft_top_ap_fadd_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 490 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelLastSt_U0/fft_top_fsub_32ns_32ns_32_10_full_dsp_1_U121/fft_top_ap_fsub_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 490 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelLastSt_U0/fft_top_fadd_32ns_32ns_32_10_full_dsp_1_U122/fft_top_ap_fadd_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 490 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelLastSt_U0/fft_top_fsub_32ns_32ns_32_10_full_dsp_1_U123/fft_top_ap_fsub_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 490 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelLastSt_U0/fft_top_fadd_32ns_32ns_32_10_full_dsp_1_U124/fft_top_ap_fadd_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 490 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelLastSt_U0/fft_top_fsub_32ns_32ns_32_10_full_dsp_1_U125/fft_top_ap_fsub_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 490 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelLastSt_U0/fft_top_fadd_32ns_32ns_32_10_full_dsp_1_U126/fft_top_ap_fadd_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 490 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelLastSt_U0/fft_top_fsub_32ns_32ns_32_10_full_dsp_1_U127/fft_top_ap_fsub_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 490 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelLastSt_U0/fft_top_fadd_32ns_32ns_32_10_full_dsp_1_U128/fft_top_ap_fadd_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 490 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelLastSt_U0/fft_top_fsub_32ns_32ns_32_10_full_dsp_1_U129/fft_top_ap_fsub_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 490 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelLastSt_U0/fft_top_fadd_32ns_32ns_32_10_full_dsp_1_U130/fft_top_ap_fadd_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 490 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelLastSt_U0/fft_top_fsub_32ns_32ns_32_10_full_dsp_1_U131/fft_top_ap_fsub_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 490 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelLastSt_U0/fft_top_fadd_32ns_32ns_32_10_full_dsp_1_U132/fft_top_ap_fadd_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 490 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelLastSt_U0/fft_top_fsub_32ns_32ns_32_10_full_dsp_1_U133/fft_top_ap_fsub_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 490 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelLastSt_U0/fft_top_fadd_32ns_32ns_32_10_full_dsp_1_U134/fft_top_ap_fadd_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 490 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelLastSt_U0/fft_top_fsub_32ns_32ns_32_10_full_dsp_1_U135/fft_top_ap_fsub_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 490 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelLastSt_U0/fft_top_fadd_32ns_32ns_32_10_full_dsp_1_U136/fft_top_ap_fadd_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 490 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelLastSt_U0/fft_top_fsub_32ns_32ns_32_10_full_dsp_1_U137/fft_top_ap_fsub_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 490 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelLastSt_U0/fft_top_fadd_32ns_32ns_32_10_full_dsp_1_U138/fft_top_ap_fadd_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 490 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelLastSt_U0/fft_top_fsub_32ns_32ns_32_10_full_dsp_1_U139/fft_top_ap_fsub_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 490 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelLastSt_U0/fft_top_fadd_32ns_32ns_32_10_full_dsp_1_U140/fft_top_ap_fadd_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 490 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelLastSt_U0/fft_top_fsub_32ns_32ns_32_10_full_dsp_1_U141/fft_top_ap_fsub_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 490 ns  Iteration: 4  Process: /apatb_fft_top_top/AESL_inst_fft_top/fftStageKernelLastSt_U0/fft_top_fadd_32ns_32ns_32_10_full_dsp_1_U142/fft_top_ap_fadd_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /proj/xbuilds/SWIP/2019.2_0813_2002/installs/lin64/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1 / 30 [121.67%] @ "722000"
// RTL Simulation : 2 / 30 [122.50%] @ "746000"
// RTL Simulation : 3 / 30 [123.33%] @ "770000"
// RTL Simulation : 4 / 30 [124.17%] @ "794000"
// RTL Simulation : 5 / 30 [125.00%] @ "818000"
// RTL Simulation : 6 / 30 [125.83%] @ "842000"
// RTL Simulation : 7 / 30 [126.67%] @ "866000"
// RTL Simulation : 8 / 30 [127.50%] @ "890000"
// RTL Simulation : 9 / 30 [128.33%] @ "914000"
// RTL Simulation : 10 / 30 [129.17%] @ "938000"
// RTL Simulation : 11 / 30 [130.00%] @ "962000"
// RTL Simulation : 12 / 30 [130.83%] @ "986000"
// RTL Simulation : 13 / 30 [131.67%] @ "1010000"
// RTL Simulation : 14 / 30 [132.50%] @ "1034000"
// RTL Simulation : 15 / 30 [133.33%] @ "1058000"
// RTL Simulation : 16 / 30 [134.17%] @ "1082000"
// RTL Simulation : 17 / 30 [135.00%] @ "1106000"
// RTL Simulation : 18 / 30 [135.83%] @ "1130000"
// RTL Simulation : 19 / 30 [136.67%] @ "1154000"
// RTL Simulation : 20 / 30 [137.50%] @ "1178000"
// RTL Simulation : 21 / 30 [138.33%] @ "1202000"
// RTL Simulation : 22 / 30 [139.17%] @ "1226000"
// RTL Simulation : 23 / 30 [140.00%] @ "1250000"
// RTL Simulation : 24 / 30 [140.83%] @ "1274000"
// RTL Simulation : 25 / 30 [141.67%] @ "1298000"
// RTL Simulation : 26 / 30 [142.50%] @ "1322000"
// RTL Simulation : 27 / 30 [143.33%] @ "1346000"
// RTL Simulation : 28 / 30 [144.17%] @ "1370000"
// RTL Simulation : 29 / 30 [145.00%] @ "1394000"
// RTL Simulation : 30 / 30 [100.00%] @ "1418000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 1434 ns : File "/proj/xsjhdstaff3/shahzadb/HLSprojects/gitRepos/xf_fft/xf_fft/L1/tests/hw/float/fft_1d_snr/testsfft_natural_order/ssr_fft_r4_l16/prj_ssr_fft_reg_test_r4_l16_cmdline/solution-reg-test-r4-l16/sim/verilog/fft_top.autotb.v" Line 271
run: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:09 . Memory (MB): peak = 1441.934 ; gain = 0.000 ; free physical = 6003 ; free virtual = 30304
## quit
INFO: [Common 17-206] Exiting xsim at Wed Aug 14 15:05:24 2019...
INFO: [COSIM 212-316] Starting C post checking ...
The Stimulus file with Path : fftStimulusIn_L16.verif
Dated: 2019-08-14    Running Time : 15:05:25
fiofVerificationReadInputData:din_file
Reading Array:din_file
Trying to Open :fftStimulusIn_L16.verif
Opened input data file :  fftStimulusIn_L16.verif <----Successfully----->...
Dated: 2019-08-14    Running Time : 15:05:25
fiofVerificationReadInputData:golden_output_file
Reading Array:golden_output_file
Trying to Open :fftGoldenOut_L16.verif
Opened input data file :  fftGoldenOut_L16.verif <----Successfully----->...



++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
----------------------------------------------------------------------
Verification Messages:"Double Precision Model" VS. GOLDEN OUTPUT Comparison
----------------------------------------------------------------------
----------------------------------------------------------------------

The Signal to Noise Ratio Compares Signal generated by "Double Precision C++ model" and the "GOLDEN OUTPUT VECTORS ".
The SNR is           :     314.333 db 

Comparing C++ "Double Precision model Output" with the expected "GOLDEN OUTPUT" generated from Octave FFT model. 

Dated: 2019-08-14    Running Time : 15:05:25
####################################---GOLDEN OUTPUT---#######################################
fiofVerificationStart:GOLDEN OUTPUT
Verifying Array:GOLDEN OUTPUT
Starting Verification...
Trying to Open :fftGoldenOut_L16.verif
Opened verification data file :  fftGoldenOut_L16.verif <----Successfully----->...
Verification for data arrayGOLDEN OUTPUT is SUCCCESSFUL !!
************************Error Rate is :0 % ******************
************************Sample Mismatches :0 % ******************
************************Maximum Error Numbers******************
The "MAXIMUM ABSOLUTE ERROR" : 4.01944e-14
The "MAXIMUM REAL ERROR" : 2.84217e-14
The "MAXIMUM IMAG ERROR" : 2.84217e-14
************************Average Error Numbers******************
The "AVERAGE ABSOLUTE ERROR" : 2.06491e-14
The "AVERAGE REAL ERROR" : 2.22045e-15
The "AVERAGE IMAG ERROR" : 5.32907e-15
************************Minimum Error Numbers******************
The "MINIMUM REAL  ERROR" : -2.84217e-14
The "MINIMUM IMAG  ERROR" : -2.84217e-14



Verification of C++ Double Precision model PASSED..... SUCCESS 
VERIFIED.....

----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
=======================================================================





=======================================================================
----------------------------------------------------------------------
Verification Messages:"Floating POINT (SP) Model" VS. GOLDEN OUTPUT Comparison
----------------------------------------------------------------------
----------------------------------------------------------------------
Comparing "C++ Floating POINT (SP) model" output with the expected "GOLDEN OUTPUT" generated from Octave FFT model 
The Signal to Noise Ratio Compares Signal generated by "Floating Single Precision C++ model" and the "GOLDEN OUTPUT VECTORS ".
The SNR is           :     143.747 db 

Comparing C++ "Floating Single Precision model Output" with the expected "GOLDEN OUTPUT" generated from Octave FFT model. 

Dated: 2019-08-14    Running Time : 15:05:25
####################################---GOLDEN OUTPUT---#######################################
fiofVerificationStart:GOLDEN OUTPUT
Verifying Array:GOLDEN OUTPUT
Starting Verification...
Trying to Open :fftGoldenOut_L16.verif
Opened verification data file :  fftGoldenOut_L16.verif <----Successfully----->...
Verification for data arrayGOLDEN OUTPUT is SUCCCESSFUL !!
************************Error Rate is :0 % ******************
************************Sample Mismatches :0 % ******************
************************Maximum Error Numbers******************
The "MAXIMUM ABSOLUTE ERROR" : 1.38567e-05
The "MAXIMUM REAL ERROR" : 1.19059e-05
The "MAXIMUM IMAG ERROR" : 8.26101e-06
************************Average Error Numbers******************
The "AVERAGE ABSOLUTE ERROR" : 7.11634e-06
The "AVERAGE REAL ERROR" : -6.05889e-07
The "AVERAGE IMAG ERROR" : -7.37438e-07
************************Minimum Error Numbers******************
The "MINIMUM REAL  ERROR" : -1.30615e-05
The "MINIMUM IMAG  ERROR" : -9.21802e-06



Verification of "C++ Floating Single Precision model" PASSED..... SUCCESS 
VERIFIED.....


----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
=======================================================================





=======================================================================
----------------------------------------------------------------------
Verification Messages:"Floating Single Precision MODEL" VS. "Double Precision MODEL" Comparison
----------------------------------------------------------------------
----------------------------------------------------------------------
Comparing "C++ Floating Single Precision MODEL" output with "Double Precision MODEL" output 
The Signal to Noise Ratio Compares Signal generated by "Double Precision MODEL C++ model" and the "FLOATING POINT Octave MODEL".
The SNR is           :     143.747 db 

----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
=======================================================================


----------------------------------------------------------------------
----------------------------------------------------------------------
COSIM Relevant Verification Messages----------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Comparing RTL output with C++ Floating Single Precision MODEL, BIT-TRUE Model Verification 
This message is useful for -----COSIM--- only otherwise it compare C++ model with itself......... 
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Floating Single Precision MODEL "C++ MODEL"  output and the synthesized Floating Single Precision MODEL "RTL MODEL" outputs matched..... SUCCESS 
VERIFIED.....

----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------

=============================
OVERL ALL Simulation was a SUCCESS Done with L=16  R=4
============================

INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
[2Kvivado_hls> [12C[2Kvivado_hls> e[13C[2Kvivado_hls> ex[14C[2Kvivado_hls> exi[15C[2Kvivado_hls> exit[16C
ERROR: [Common 17-156] Event "1" is too far in the past.

[2Kvivado_hls> [12C[2Kvivado_hls> e[13C[2Kvivado_hls> ex[14C[2Kvivado_hls> exi[15C[2Kvivado_hls> ex[14C[2Kvivado_hls> e[13C[2Kvivado_hls> [12C[2Kvivado_hls> q[13C[2Kvivado_hls> qu[14C[2Kvivado_hls> qui[15C[2Kvivado_hls> quit[16C
INFO: [HLS 200-112] Total elapsed time: 2140.97 seconds; peak allocated memory: 401.114 MB.
INFO: [Common 17-206] Exiting vivado_hls at Wed Aug 14 15:05:53 2019...
