
*** Running vivado
    with args -log axi_emc_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source axi_emc_0.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source axi_emc_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/gjz010/Documents/GitHub/ip_repo/l1_cache_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/gjz010/Documents/GitHub/ip_repo/sram_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
Command: synth_design -top axi_emc_0 -part xc7a100tfgg676-2L -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tfgg676-2L
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5488 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 820.754 ; gain = 177.852
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'axi_emc_0' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/synth/axi_emc_0.vhd:119]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_INSTANCE bound to: axi_emc_inst - type: string 
	Parameter C_AXI_CLK_PERIOD_PS bound to: 10000 - type: integer 
	Parameter C_LFLASH_PERIOD_PS bound to: 20000 - type: integer 
	Parameter C_LINEAR_FLASH_SYNC_BURST bound to: 0 - type: integer 
	Parameter C_USE_STARTUP bound to: 0 - type: integer 
	Parameter C_PORT_DIFF bound to: 0 - type: integer 
	Parameter C_S_AXI_REG_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_REG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_EN_REG bound to: 0 - type: integer 
	Parameter C_S_AXI_MEM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MEM_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_MEM_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_MEM0_BASEADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_S_AXI_MEM0_HIGHADDR bound to: 32'b00000000011111111111111111111111 
	Parameter C_S_AXI_MEM1_BASEADDR bound to: 32'b10110000000000000000000000000000 
	Parameter C_S_AXI_MEM1_HIGHADDR bound to: 32'b10111111111111111111111111111111 
	Parameter C_S_AXI_MEM2_BASEADDR bound to: 32'b11000000000000000000000000000000 
	Parameter C_S_AXI_MEM2_HIGHADDR bound to: 32'b11001111111111111111111111111111 
	Parameter C_S_AXI_MEM3_BASEADDR bound to: 32'b11010000000000000000000000000000 
	Parameter C_S_AXI_MEM3_HIGHADDR bound to: 32'b11011111111111111111111111111111 
	Parameter C_INCLUDE_NEGEDGE_IOREGS bound to: 0 - type: integer 
	Parameter C_NUM_BANKS_MEM bound to: 1 - type: integer 
	Parameter C_MEM0_TYPE bound to: 1 - type: integer 
	Parameter C_MEM1_TYPE bound to: 0 - type: integer 
	Parameter C_MEM2_TYPE bound to: 0 - type: integer 
	Parameter C_MEM3_TYPE bound to: 0 - type: integer 
	Parameter C_MEM0_WIDTH bound to: 16 - type: integer 
	Parameter C_MEM1_WIDTH bound to: 16 - type: integer 
	Parameter C_MEM2_WIDTH bound to: 16 - type: integer 
	Parameter C_MEM3_WIDTH bound to: 16 - type: integer 
	Parameter C_MAX_MEM_WIDTH bound to: 16 - type: integer 
	Parameter C_PAGE_SIZE bound to: 16 - type: integer 
	Parameter C_MEM_A_MSB bound to: 31 - type: integer 
	Parameter C_MEM_A_LSB bound to: 0 - type: integer 
	Parameter C_PARITY_TYPE_MEM_0 bound to: 0 - type: integer 
	Parameter C_PARITY_TYPE_MEM_1 bound to: 0 - type: integer 
	Parameter C_PARITY_TYPE_MEM_2 bound to: 0 - type: integer 
	Parameter C_PARITY_TYPE_MEM_3 bound to: 0 - type: integer 
	Parameter C_INCLUDE_DATAWIDTH_MATCHING_0 bound to: 1 - type: integer 
	Parameter C_INCLUDE_DATAWIDTH_MATCHING_1 bound to: 1 - type: integer 
	Parameter C_INCLUDE_DATAWIDTH_MATCHING_2 bound to: 1 - type: integer 
	Parameter C_INCLUDE_DATAWIDTH_MATCHING_3 bound to: 1 - type: integer 
	Parameter C_SYNCH_PIPEDELAY_0 bound to: 1 - type: integer 
	Parameter C_TCEDV_PS_MEM_0 bound to: 15000 - type: integer 
	Parameter C_TAVDV_PS_MEM_0 bound to: 15000 - type: integer 
	Parameter C_TPACC_PS_FLASH_0 bound to: 25000 - type: integer 
	Parameter C_THZCE_PS_MEM_0 bound to: 7000 - type: integer 
	Parameter C_THZOE_PS_MEM_0 bound to: 7000 - type: integer 
	Parameter C_TWC_PS_MEM_0 bound to: 15000 - type: integer 
	Parameter C_TWP_PS_MEM_0 bound to: 12000 - type: integer 
	Parameter C_TWPH_PS_MEM_0 bound to: 12000 - type: integer 
	Parameter C_TLZWE_PS_MEM_0 bound to: 0 - type: integer 
	Parameter C_WR_REC_TIME_MEM_0 bound to: 27000 - type: integer 
	Parameter C_SYNCH_PIPEDELAY_1 bound to: 1 - type: integer 
	Parameter C_TCEDV_PS_MEM_1 bound to: 15000 - type: integer 
	Parameter C_TAVDV_PS_MEM_1 bound to: 15000 - type: integer 
	Parameter C_TPACC_PS_FLASH_1 bound to: 25000 - type: integer 
	Parameter C_THZCE_PS_MEM_1 bound to: 7000 - type: integer 
	Parameter C_THZOE_PS_MEM_1 bound to: 7000 - type: integer 
	Parameter C_TWC_PS_MEM_1 bound to: 15000 - type: integer 
	Parameter C_TWP_PS_MEM_1 bound to: 12000 - type: integer 
	Parameter C_TWPH_PS_MEM_1 bound to: 12000 - type: integer 
	Parameter C_TLZWE_PS_MEM_1 bound to: 0 - type: integer 
	Parameter C_WR_REC_TIME_MEM_1 bound to: 27000 - type: integer 
	Parameter C_SYNCH_PIPEDELAY_2 bound to: 1 - type: integer 
	Parameter C_TCEDV_PS_MEM_2 bound to: 15000 - type: integer 
	Parameter C_TAVDV_PS_MEM_2 bound to: 15000 - type: integer 
	Parameter C_TPACC_PS_FLASH_2 bound to: 25000 - type: integer 
	Parameter C_THZCE_PS_MEM_2 bound to: 7000 - type: integer 
	Parameter C_THZOE_PS_MEM_2 bound to: 7000 - type: integer 
	Parameter C_TWC_PS_MEM_2 bound to: 15000 - type: integer 
	Parameter C_TWP_PS_MEM_2 bound to: 12000 - type: integer 
	Parameter C_TWPH_PS_MEM_2 bound to: 12000 - type: integer 
	Parameter C_TLZWE_PS_MEM_2 bound to: 0 - type: integer 
	Parameter C_WR_REC_TIME_MEM_2 bound to: 27000 - type: integer 
	Parameter C_SYNCH_PIPEDELAY_3 bound to: 1 - type: integer 
	Parameter C_TCEDV_PS_MEM_3 bound to: 15000 - type: integer 
	Parameter C_TAVDV_PS_MEM_3 bound to: 15000 - type: integer 
	Parameter C_TPACC_PS_FLASH_3 bound to: 25000 - type: integer 
	Parameter C_THZCE_PS_MEM_3 bound to: 7000 - type: integer 
	Parameter C_THZOE_PS_MEM_3 bound to: 7000 - type: integer 
	Parameter C_TWC_PS_MEM_3 bound to: 15000 - type: integer 
	Parameter C_TWP_PS_MEM_3 bound to: 12000 - type: integer 
	Parameter C_TWPH_PS_MEM_3 bound to: 12000 - type: integer 
	Parameter C_TLZWE_PS_MEM_3 bound to: 0 - type: integer 
	Parameter C_WR_REC_TIME_MEM_3 bound to: 27000 - type: integer 
INFO: [Synth 8-3491] module 'axi_emc' declared at 'c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/axi_emc_v3_0_vh_rfs.vhd:3428' bound to instance 'U0' of component 'axi_emc' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/synth/axi_emc_0.vhd:373]
INFO: [Synth 8-638] synthesizing module 'axi_emc' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/axi_emc_v3_0_vh_rfs.vhd:3738]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_INSTANCE bound to: axi_emc_inst - type: string 
	Parameter C_AXI_CLK_PERIOD_PS bound to: 10000 - type: integer 
	Parameter C_LFLASH_PERIOD_PS bound to: 20000 - type: integer 
	Parameter C_LINEAR_FLASH_SYNC_BURST bound to: 0 - type: integer 
	Parameter C_USE_STARTUP bound to: 0 - type: integer 
	Parameter C_PORT_DIFF bound to: 0 - type: integer 
	Parameter C_S_AXI_REG_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_REG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_EN_REG bound to: 0 - type: integer 
	Parameter C_S_AXI_MEM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MEM_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_MEM_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_MEM0_BASEADDR bound to: 0 - type: integer 
	Parameter C_S_AXI_MEM0_HIGHADDR bound to: 8388607 - type: integer 
	Parameter C_S_AXI_MEM1_BASEADDR bound to: -1342177280 - type: integer 
	Parameter C_S_AXI_MEM1_HIGHADDR bound to: -1073741825 - type: integer 
	Parameter C_S_AXI_MEM2_BASEADDR bound to: -1073741824 - type: integer 
	Parameter C_S_AXI_MEM2_HIGHADDR bound to: -805306369 - type: integer 
	Parameter C_S_AXI_MEM3_BASEADDR bound to: -805306368 - type: integer 
	Parameter C_S_AXI_MEM3_HIGHADDR bound to: -536870913 - type: integer 
	Parameter C_INCLUDE_NEGEDGE_IOREGS bound to: 0 - type: integer 
	Parameter C_NUM_BANKS_MEM bound to: 1 - type: integer 
	Parameter C_MEM0_TYPE bound to: 1 - type: integer 
	Parameter C_MEM1_TYPE bound to: 0 - type: integer 
	Parameter C_MEM2_TYPE bound to: 0 - type: integer 
	Parameter C_MEM3_TYPE bound to: 0 - type: integer 
	Parameter C_MEM0_WIDTH bound to: 16 - type: integer 
	Parameter C_MEM1_WIDTH bound to: 16 - type: integer 
	Parameter C_MEM2_WIDTH bound to: 16 - type: integer 
	Parameter C_MEM3_WIDTH bound to: 16 - type: integer 
	Parameter C_MAX_MEM_WIDTH bound to: 16 - type: integer 
	Parameter C_PAGE_SIZE bound to: 16 - type: integer 
	Parameter C_MEM_A_MSB bound to: 31 - type: integer 
	Parameter C_MEM_A_LSB bound to: 0 - type: integer 
	Parameter C_PARITY_TYPE_MEM_0 bound to: 0 - type: integer 
	Parameter C_PARITY_TYPE_MEM_1 bound to: 0 - type: integer 
	Parameter C_PARITY_TYPE_MEM_2 bound to: 0 - type: integer 
	Parameter C_PARITY_TYPE_MEM_3 bound to: 0 - type: integer 
	Parameter C_INCLUDE_DATAWIDTH_MATCHING_0 bound to: 1 - type: integer 
	Parameter C_INCLUDE_DATAWIDTH_MATCHING_1 bound to: 1 - type: integer 
	Parameter C_INCLUDE_DATAWIDTH_MATCHING_2 bound to: 1 - type: integer 
	Parameter C_INCLUDE_DATAWIDTH_MATCHING_3 bound to: 1 - type: integer 
	Parameter C_SYNCH_PIPEDELAY_0 bound to: 1 - type: integer 
	Parameter C_TCEDV_PS_MEM_0 bound to: 15000 - type: integer 
	Parameter C_TAVDV_PS_MEM_0 bound to: 15000 - type: integer 
	Parameter C_TPACC_PS_FLASH_0 bound to: 25000 - type: integer 
	Parameter C_THZCE_PS_MEM_0 bound to: 7000 - type: integer 
	Parameter C_THZOE_PS_MEM_0 bound to: 7000 - type: integer 
	Parameter C_TWC_PS_MEM_0 bound to: 15000 - type: integer 
	Parameter C_TWP_PS_MEM_0 bound to: 12000 - type: integer 
	Parameter C_TWPH_PS_MEM_0 bound to: 12000 - type: integer 
	Parameter C_TLZWE_PS_MEM_0 bound to: 0 - type: integer 
	Parameter C_WR_REC_TIME_MEM_0 bound to: 27000 - type: integer 
	Parameter C_SYNCH_PIPEDELAY_1 bound to: 1 - type: integer 
	Parameter C_TCEDV_PS_MEM_1 bound to: 15000 - type: integer 
	Parameter C_TAVDV_PS_MEM_1 bound to: 15000 - type: integer 
	Parameter C_TPACC_PS_FLASH_1 bound to: 25000 - type: integer 
	Parameter C_THZCE_PS_MEM_1 bound to: 7000 - type: integer 
	Parameter C_THZOE_PS_MEM_1 bound to: 7000 - type: integer 
	Parameter C_TWC_PS_MEM_1 bound to: 15000 - type: integer 
	Parameter C_TWP_PS_MEM_1 bound to: 12000 - type: integer 
	Parameter C_TWPH_PS_MEM_1 bound to: 12000 - type: integer 
	Parameter C_TLZWE_PS_MEM_1 bound to: 0 - type: integer 
	Parameter C_WR_REC_TIME_MEM_1 bound to: 27000 - type: integer 
	Parameter C_SYNCH_PIPEDELAY_2 bound to: 1 - type: integer 
	Parameter C_TCEDV_PS_MEM_2 bound to: 15000 - type: integer 
	Parameter C_TAVDV_PS_MEM_2 bound to: 15000 - type: integer 
	Parameter C_TPACC_PS_FLASH_2 bound to: 25000 - type: integer 
	Parameter C_THZCE_PS_MEM_2 bound to: 7000 - type: integer 
	Parameter C_THZOE_PS_MEM_2 bound to: 7000 - type: integer 
	Parameter C_TWC_PS_MEM_2 bound to: 15000 - type: integer 
	Parameter C_TWP_PS_MEM_2 bound to: 12000 - type: integer 
	Parameter C_TWPH_PS_MEM_2 bound to: 12000 - type: integer 
	Parameter C_TLZWE_PS_MEM_2 bound to: 0 - type: integer 
	Parameter C_WR_REC_TIME_MEM_2 bound to: 27000 - type: integer 
	Parameter C_SYNCH_PIPEDELAY_3 bound to: 1 - type: integer 
	Parameter C_TCEDV_PS_MEM_3 bound to: 15000 - type: integer 
	Parameter C_TAVDV_PS_MEM_3 bound to: 15000 - type: integer 
	Parameter C_TPACC_PS_FLASH_3 bound to: 25000 - type: integer 
	Parameter C_THZCE_PS_MEM_3 bound to: 7000 - type: integer 
	Parameter C_THZOE_PS_MEM_3 bound to: 7000 - type: integer 
	Parameter C_TWC_PS_MEM_3 bound to: 15000 - type: integer 
	Parameter C_TWP_PS_MEM_3 bound to: 12000 - type: integer 
	Parameter C_TWPH_PS_MEM_3 bound to: 12000 - type: integer 
	Parameter C_TLZWE_PS_MEM_3 bound to: 0 - type: integer 
	Parameter C_WR_REC_TIME_MEM_3 bound to: 27000 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* iob = "true" *) [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/axi_emc_v3_0_vh_rfs.vhd:4175]
INFO: [Synth 8-5534] Detected attribute (* iob = "true" *) [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/axi_emc_v3_0_vh_rfs.vhd:4214]
INFO: [Synth 8-5534] Detected attribute (* iob = "true" *) [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/axi_emc_v3_0_vh_rfs.vhd:4215]
INFO: [Synth 8-638] synthesizing module 'axi_emc_native_interface' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/axi_emc_v3_0_vh_rfs.vhd:1827]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_S_AXI_MEM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MEM_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_MEM_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_MEM0_BASEADDR bound to: 0 - type: integer 
	Parameter C_S_AXI_MEM0_HIGHADDR bound to: 8388607 - type: integer 
	Parameter C_S_AXI_MEM1_BASEADDR bound to: -1342177280 - type: integer 
	Parameter C_S_AXI_MEM1_HIGHADDR bound to: -1073741825 - type: integer 
	Parameter C_S_AXI_MEM2_BASEADDR bound to: -1073741824 - type: integer 
	Parameter C_S_AXI_MEM2_HIGHADDR bound to: -805306369 - type: integer 
	Parameter C_S_AXI_MEM3_BASEADDR bound to: -805306368 - type: integer 
	Parameter C_S_AXI_MEM3_HIGHADDR bound to: -536870913 - type: integer 
	Parameter AXI_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111 
	Parameter AXI_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000001 
	Parameter C_NUM_BANKS_MEM bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_emc_addr_gen' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/axi_emc_v3_0_vh_rfs.vhd:614]
	Parameter C_S_AXI_MEM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MEM_DATA_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_emc_addr_gen' (1#1) [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/axi_emc_v3_0_vh_rfs.vhd:614]
INFO: [Synth 8-638] synthesizing module 'axi_emc_address_decode' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/axi_emc_v3_0_vh_rfs.vhd:1250]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_ADDR_DECODE_BITS bound to: 32 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000001 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_emc_address_decode' (2#1) [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/axi_emc_v3_0_vh_rfs.vhd:1250]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 65 - type: integer 
	Parameter C_DEPTH bound to: 256 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
	Parameter C_SIZE bound to: 9 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f' (3#1) [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 256 - type: integer 
	Parameter C_DWIDTH bound to: 65 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f' (4#1) [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f' (5#1) [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'counter_f' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/axi_emc_v3_0_vh_rfs.vhd:241]
	Parameter C_NUM_BITS bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'counter_f' (6#1) [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/axi_emc_v3_0_vh_rfs.vhd:241]
WARNING: [Synth 8-6014] Unused sequential element last_rd_data_reg_reg was removed.  [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/axi_emc_v3_0_vh_rfs.vhd:2434]
WARNING: [Synth 8-6014] Unused sequential element single_transfer_reg_reg was removed.  [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/axi_emc_v3_0_vh_rfs.vhd:2452]
INFO: [Synth 8-256] done synthesizing module 'axi_emc_native_interface' (7#1) [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/axi_emc_v3_0_vh_rfs.vhd:1827]
INFO: [Synth 8-638] synthesizing module 'EMC' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:8233]
	Parameter C_NUM_BANKS_MEM bound to: 1 - type: integer 
	Parameter C_IPIF_DWIDTH bound to: 64 - type: integer 
	Parameter C_IPIF_AWIDTH bound to: 32 - type: integer 
	Parameter C_PAGE_SIZE bound to: 16 - type: integer 
	Parameter C_MEM0_BASEADDR bound to: 0 - type: integer 
	Parameter C_MEM0_HIGHADDR bound to: 8388607 - type: integer 
	Parameter C_MEM1_BASEADDR bound to: -1342177280 - type: integer 
	Parameter C_MEM1_HIGHADDR bound to: -1073741825 - type: integer 
	Parameter C_MEM2_BASEADDR bound to: -1073741824 - type: integer 
	Parameter C_MEM2_HIGHADDR bound to: -805306369 - type: integer 
	Parameter C_MEM3_BASEADDR bound to: -805306368 - type: integer 
	Parameter C_MEM3_HIGHADDR bound to: -536870913 - type: integer 
	Parameter C_INCLUDE_NEGEDGE_IOREGS bound to: 0 - type: integer 
	Parameter C_PAGEMODE_FLASH_0 bound to: 0 - type: integer 
	Parameter C_PAGEMODE_FLASH_1 bound to: 0 - type: integer 
	Parameter C_PAGEMODE_FLASH_2 bound to: 0 - type: integer 
	Parameter C_PAGEMODE_FLASH_3 bound to: 0 - type: integer 
	Parameter C_MEM0_WIDTH bound to: 16 - type: integer 
	Parameter C_MEM1_WIDTH bound to: 16 - type: integer 
	Parameter C_MEM2_WIDTH bound to: 16 - type: integer 
	Parameter C_MEM3_WIDTH bound to: 16 - type: integer 
	Parameter C_MAX_MEM_WIDTH bound to: 16 - type: integer 
	Parameter C_MEM0_TYPE bound to: 1 - type: integer 
	Parameter C_MEM1_TYPE bound to: 0 - type: integer 
	Parameter C_MEM2_TYPE bound to: 0 - type: integer 
	Parameter C_MEM3_TYPE bound to: 0 - type: integer 
	Parameter C_PARITY_TYPE_0 bound to: 0 - type: integer 
	Parameter C_PARITY_TYPE_1 bound to: 0 - type: integer 
	Parameter C_PARITY_TYPE_2 bound to: 0 - type: integer 
	Parameter C_PARITY_TYPE_3 bound to: 0 - type: integer 
	Parameter C_INCLUDE_DATAWIDTH_MATCHING_0 bound to: 1 - type: integer 
	Parameter C_INCLUDE_DATAWIDTH_MATCHING_1 bound to: 1 - type: integer 
	Parameter C_INCLUDE_DATAWIDTH_MATCHING_2 bound to: 1 - type: integer 
	Parameter C_INCLUDE_DATAWIDTH_MATCHING_3 bound to: 1 - type: integer 
	Parameter C_BUS_CLOCK_PERIOD_PS bound to: 10000 - type: integer 
	Parameter C_SYNCH_MEM_0 bound to: 0 - type: integer 
	Parameter C_SYNCH_PIPEDELAY_0 bound to: 1 - type: integer 
	Parameter C_TCEDV_PS_MEM_0 bound to: 15000 - type: integer 
	Parameter C_TAVDV_PS_MEM_0 bound to: 15000 - type: integer 
	Parameter C_TPACC_PS_FLASH_0 bound to: 25000 - type: integer 
	Parameter C_THZCE_PS_MEM_0 bound to: 7000 - type: integer 
	Parameter C_THZOE_PS_MEM_0 bound to: 7000 - type: integer 
	Parameter C_TWC_PS_MEM_0 bound to: 15000 - type: integer 
	Parameter C_TWP_PS_MEM_0 bound to: 12000 - type: integer 
	Parameter C_TWPH_PS_MEM_0 bound to: 12000 - type: integer 
	Parameter C_TLZWE_PS_MEM_0 bound to: 0 - type: integer 
	Parameter C_WR_REC_TIME_MEM_0 bound to: 27000 - type: integer 
	Parameter C_SYNCH_MEM_1 bound to: 1 - type: integer 
	Parameter C_SYNCH_PIPEDELAY_1 bound to: 1 - type: integer 
	Parameter C_TCEDV_PS_MEM_1 bound to: 15000 - type: integer 
	Parameter C_TAVDV_PS_MEM_1 bound to: 15000 - type: integer 
	Parameter C_TPACC_PS_FLASH_1 bound to: 25000 - type: integer 
	Parameter C_THZCE_PS_MEM_1 bound to: 7000 - type: integer 
	Parameter C_THZOE_PS_MEM_1 bound to: 7000 - type: integer 
	Parameter C_TWC_PS_MEM_1 bound to: 15000 - type: integer 
	Parameter C_TWP_PS_MEM_1 bound to: 12000 - type: integer 
	Parameter C_TWPH_PS_MEM_1 bound to: 12000 - type: integer 
	Parameter C_TLZWE_PS_MEM_1 bound to: 0 - type: integer 
	Parameter C_WR_REC_TIME_MEM_1 bound to: 27000 - type: integer 
	Parameter C_SYNCH_MEM_2 bound to: 1 - type: integer 
	Parameter C_SYNCH_PIPEDELAY_2 bound to: 1 - type: integer 
	Parameter C_TCEDV_PS_MEM_2 bound to: 15000 - type: integer 
	Parameter C_TAVDV_PS_MEM_2 bound to: 15000 - type: integer 
	Parameter C_TPACC_PS_FLASH_2 bound to: 25000 - type: integer 
	Parameter C_THZCE_PS_MEM_2 bound to: 7000 - type: integer 
	Parameter C_THZOE_PS_MEM_2 bound to: 7000 - type: integer 
	Parameter C_TWC_PS_MEM_2 bound to: 15000 - type: integer 
	Parameter C_TWP_PS_MEM_2 bound to: 12000 - type: integer 
	Parameter C_TWPH_PS_MEM_2 bound to: 12000 - type: integer 
	Parameter C_TLZWE_PS_MEM_2 bound to: 0 - type: integer 
	Parameter C_WR_REC_TIME_MEM_2 bound to: 27000 - type: integer 
	Parameter C_SYNCH_MEM_3 bound to: 1 - type: integer 
	Parameter C_SYNCH_PIPEDELAY_3 bound to: 1 - type: integer 
	Parameter C_TCEDV_PS_MEM_3 bound to: 15000 - type: integer 
	Parameter C_TAVDV_PS_MEM_3 bound to: 15000 - type: integer 
	Parameter C_TPACC_PS_FLASH_3 bound to: 25000 - type: integer 
	Parameter C_THZCE_PS_MEM_3 bound to: 7000 - type: integer 
	Parameter C_THZOE_PS_MEM_3 bound to: 7000 - type: integer 
	Parameter C_TWC_PS_MEM_3 bound to: 15000 - type: integer 
	Parameter C_TWP_PS_MEM_3 bound to: 12000 - type: integer 
	Parameter C_TWPH_PS_MEM_3 bound to: 12000 - type: integer 
	Parameter C_TLZWE_PS_MEM_3 bound to: 0 - type: integer 
	Parameter C_WR_REC_TIME_MEM_3 bound to: 27000 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ipic_if' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:580]
	Parameter C_NUM_BANKS_MEM bound to: 1 - type: integer 
	Parameter C_IPIF_DWIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ld_arith_reg' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:161]
	Parameter C_ADD_SUB_NOT bound to: 0 - type: bool 
	Parameter C_REG_WIDTH bound to: 8 - type: integer 
	Parameter C_RESET_VALUE bound to: 8'b00000000 
	Parameter C_LD_WIDTH bound to: 8 - type: integer 
	Parameter C_LD_OFFSET bound to: 0 - type: integer 
	Parameter C_AD_WIDTH bound to: 1 - type: integer 
	Parameter C_AD_OFFSET bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'MULT_AND' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42735' bound to instance 'MULT_AND_i1' of component 'MULT_AND' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:281]
INFO: [Synth 8-6157] synthesizing module 'MULT_AND' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42735]
INFO: [Synth 8-6155] done synthesizing module 'MULT_AND' (8#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42735]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42746' bound to instance 'MUXCY_i1' of component 'MUXCY' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:291]
INFO: [Synth 8-6157] synthesizing module 'MUXCY' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42746]
INFO: [Synth 8-6155] done synthesizing module 'MUXCY' (9#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42746]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:82038' bound to instance 'XORCY_i1' of component 'XORCY' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:302]
INFO: [Synth 8-6157] synthesizing module 'XORCY' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:82038]
INFO: [Synth 8-6155] done synthesizing module 'XORCY' (10#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:82038]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13664' bound to instance 'FDRE_i1' of component 'FDRE' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:318]
INFO: [Synth 8-6157] synthesizing module 'FDRE' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13664]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDRE' (11#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13664]
INFO: [Synth 8-3491] module 'MULT_AND' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42735' bound to instance 'MULT_AND_i1' of component 'MULT_AND' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:281]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42746' bound to instance 'MUXCY_i1' of component 'MUXCY' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:291]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:82038' bound to instance 'XORCY_i1' of component 'XORCY' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:302]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13664' bound to instance 'FDRE_i1' of component 'FDRE' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:318]
INFO: [Synth 8-3491] module 'MULT_AND' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42735' bound to instance 'MULT_AND_i1' of component 'MULT_AND' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:281]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42746' bound to instance 'MUXCY_i1' of component 'MUXCY' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:291]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:82038' bound to instance 'XORCY_i1' of component 'XORCY' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:302]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13664' bound to instance 'FDRE_i1' of component 'FDRE' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:318]
INFO: [Synth 8-3491] module 'MULT_AND' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42735' bound to instance 'MULT_AND_i1' of component 'MULT_AND' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:281]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42746' bound to instance 'MUXCY_i1' of component 'MUXCY' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:291]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:82038' bound to instance 'XORCY_i1' of component 'XORCY' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:302]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13664' bound to instance 'FDRE_i1' of component 'FDRE' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:318]
INFO: [Synth 8-3491] module 'MULT_AND' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42735' bound to instance 'MULT_AND_i1' of component 'MULT_AND' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:281]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42746' bound to instance 'MUXCY_i1' of component 'MUXCY' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:291]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:82038' bound to instance 'XORCY_i1' of component 'XORCY' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:302]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13664' bound to instance 'FDRE_i1' of component 'FDRE' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:318]
INFO: [Synth 8-3491] module 'MULT_AND' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42735' bound to instance 'MULT_AND_i1' of component 'MULT_AND' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:281]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42746' bound to instance 'MUXCY_i1' of component 'MUXCY' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:291]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:82038' bound to instance 'XORCY_i1' of component 'XORCY' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:302]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13664' bound to instance 'FDRE_i1' of component 'FDRE' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:318]
INFO: [Synth 8-3491] module 'MULT_AND' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42735' bound to instance 'MULT_AND_i1' of component 'MULT_AND' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:281]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42746' bound to instance 'MUXCY_i1' of component 'MUXCY' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:291]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:82038' bound to instance 'XORCY_i1' of component 'XORCY' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:302]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13664' bound to instance 'FDRE_i1' of component 'FDRE' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:318]
INFO: [Synth 8-3491] module 'MULT_AND' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42735' bound to instance 'MULT_AND_i1' of component 'MULT_AND' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:281]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42746' bound to instance 'MUXCY_i1' of component 'MUXCY' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:291]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:82038' bound to instance 'XORCY_i1' of component 'XORCY' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:302]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13664' bound to instance 'FDRE_i1' of component 'FDRE' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:318]
INFO: [Synth 8-256] done synthesizing module 'ld_arith_reg' (12#1) [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:161]
WARNING: [Synth 8-6014] Unused sequential element bus2ip_mem_cs_reg_reg was removed.  [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:668]
WARNING: [Synth 8-6014] Unused sequential element pr_state_wait_temp_reg_reg was removed.  [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:669]
INFO: [Synth 8-256] done synthesizing module 'ipic_if' (13#1) [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:580]
INFO: [Synth 8-638] synthesizing module 'mem_state_machine' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:2190]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'READ_COMPLETE_PIPE' to cell 'FDR' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:3114]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'READ_COMPLETE_PIPE' to cell 'FDR' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:3114]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'READ_COMPLETE_PIPE' to cell 'FDR' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:3114]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'READ_COMPLETE_PIPE' to cell 'FDR' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:3114]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'READ_COMPLETE_PIPE' to cell 'FDR' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:3114]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'READ_COMPLETE_PIPE' to cell 'FDR' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:3114]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'READ_COMPLETE_PIPE' to cell 'FDR' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:3114]
WARNING: [Synth 8-6014] Unused sequential element mem_cen_reg_reg was removed.  [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:3179]
WARNING: [Synth 8-6014] Unused sequential element mem_oen_reg_reg was removed.  [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:3180]
WARNING: [Synth 8-6014] Unused sequential element mem_wen_reg_reg was removed.  [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:3181]
WARNING: [Synth 8-6014] Unused sequential element addr_cnt_ce_reg_reg was removed.  [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:3208]
WARNING: [Synth 8-6014] Unused sequential element addr_cnt_rst_reg_reg was removed.  [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:3209]
WARNING: [Synth 8-6014] Unused sequential element Bus2IP_RdReq_d2_reg was removed.  [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:3258]
WARNING: [Synth 8-6014] Unused sequential element last_addr1_d1_reg was removed.  [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:3304]
WARNING: [Synth 8-6014] Unused sequential element last_addr1_d2_reg was removed.  [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:3305]
WARNING: [Synth 8-6014] Unused sequential element last_addr1_d3_reg was removed.  [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:3306]
WARNING: [Synth 8-3848] Net addressData_strobe_cmb in module/entity mem_state_machine does not have driver. [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:2238]
INFO: [Synth 8-256] done synthesizing module 'mem_state_machine' (14#1) [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:2190]
INFO: [Synth 8-638] synthesizing module 'addr_counter_mux' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:4461]
	Parameter C_ADDR_CNTR_WIDTH bound to: 3 - type: integer 
	Parameter C_IPIF_AWIDTH bound to: 32 - type: integer 
	Parameter C_IPIF_DWIDTH bound to: 64 - type: integer 
	Parameter C_ADDR_OFFSET bound to: 3 - type: integer 
	Parameter PARITY_TYPE_MEMORY bound to: 0 - type: integer 
	Parameter C_GLOBAL_DATAWIDTH_MATCH bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ADDRESS_REG' to cell 'FDRE' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:4556]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ADDRESS_REG' to cell 'FDRE' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:4556]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ADDRESS_REG' to cell 'FDRE' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:4556]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ADDRESS_REG' to cell 'FDRE' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:4556]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ADDRESS_REG' to cell 'FDRE' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:4556]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ADDRESS_REG' to cell 'FDRE' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:4556]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ADDRESS_REG' to cell 'FDRE' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:4556]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ADDRESS_REG' to cell 'FDRE' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:4556]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ADDRESS_REG' to cell 'FDRE' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:4556]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ADDRESS_REG' to cell 'FDRE' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:4556]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ADDRESS_REG' to cell 'FDRE' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:4556]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ADDRESS_REG' to cell 'FDRE' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:4556]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ADDRESS_REG' to cell 'FDRE' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:4556]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ADDRESS_REG' to cell 'FDRE' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:4556]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ADDRESS_REG' to cell 'FDRE' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:4556]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ADDRESS_REG' to cell 'FDRE' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:4556]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ADDRESS_REG' to cell 'FDRE' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:4556]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ADDRESS_REG' to cell 'FDRE' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:4556]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ADDRESS_REG' to cell 'FDRE' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:4556]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ADDRESS_REG' to cell 'FDRE' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:4556]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ADDRESS_REG' to cell 'FDRE' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:4556]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ADDRESS_REG' to cell 'FDRE' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:4556]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ADDRESS_REG' to cell 'FDRE' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:4556]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ADDRESS_REG' to cell 'FDRE' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:4556]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ADDRESS_REG' to cell 'FDRE' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:4556]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ADDRESS_REG' to cell 'FDRE' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:4556]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ADDRESS_REG' to cell 'FDRE' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:4556]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ADDRESS_REG' to cell 'FDRE' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:4556]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ADDRESS_REG' to cell 'FDRE' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:4556]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ADDRESS_REG' to cell 'FDRE' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:4556]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ADDRESS_REG' to cell 'FDRE' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:4556]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ADDRESS_REG' to cell 'FDRE' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:4556]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'BEN_REG' to cell 'FDRE' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:4573]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'BEN_REG' to cell 'FDRE' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:4573]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'BEN_REG' to cell 'FDRE' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:4573]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'BEN_REG' to cell 'FDRE' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:4573]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'BEN_REG' to cell 'FDRE' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:4573]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'BEN_REG' to cell 'FDRE' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:4573]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'BEN_REG' to cell 'FDRE' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:4573]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'BEN_REG' to cell 'FDRE' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:4573]
INFO: [Synth 8-638] synthesizing module 'ld_arith_reg__parameterized0' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:161]
	Parameter C_ADD_SUB_NOT bound to: 0 - type: bool 
	Parameter C_REG_WIDTH bound to: 3 - type: integer 
	Parameter C_RESET_VALUE bound to: 3'b000 
	Parameter C_LD_WIDTH bound to: 3 - type: integer 
	Parameter C_LD_OFFSET bound to: 0 - type: integer 
	Parameter C_AD_WIDTH bound to: 1 - type: integer 
	Parameter C_AD_OFFSET bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'MULT_AND' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42735' bound to instance 'MULT_AND_i1' of component 'MULT_AND' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:281]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42746' bound to instance 'MUXCY_i1' of component 'MUXCY' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:291]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:82038' bound to instance 'XORCY_i1' of component 'XORCY' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:302]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13664' bound to instance 'FDRE_i1' of component 'FDRE' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:318]
INFO: [Synth 8-3491] module 'MULT_AND' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42735' bound to instance 'MULT_AND_i1' of component 'MULT_AND' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:281]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42746' bound to instance 'MUXCY_i1' of component 'MUXCY' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:291]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:82038' bound to instance 'XORCY_i1' of component 'XORCY' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:302]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13664' bound to instance 'FDRE_i1' of component 'FDRE' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:318]
INFO: [Synth 8-3491] module 'MULT_AND' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42735' bound to instance 'MULT_AND_i1' of component 'MULT_AND' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:281]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42746' bound to instance 'MUXCY_i1' of component 'MUXCY' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:291]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:82038' bound to instance 'XORCY_i1' of component 'XORCY' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:302]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13664' bound to instance 'FDRE_i1' of component 'FDRE' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:318]
INFO: [Synth 8-256] done synthesizing module 'ld_arith_reg__parameterized0' (14#1) [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:161]
WARNING: [Synth 8-3848] Net par_error_addr in module/entity addr_counter_mux does not have driver. [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:4444]
INFO: [Synth 8-256] done synthesizing module 'addr_counter_mux' (15#1) [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:4461]
INFO: [Synth 8-638] synthesizing module 'counters' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:1669]
INFO: [Synth 8-638] synthesizing module 'ld_arith_reg__parameterized1' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:161]
	Parameter C_ADD_SUB_NOT bound to: 0 - type: bool 
	Parameter C_REG_WIDTH bound to: 5 - type: integer 
	Parameter C_RESET_VALUE bound to: 5'b11111 
	Parameter C_LD_WIDTH bound to: 5 - type: integer 
	Parameter C_LD_OFFSET bound to: 0 - type: integer 
	Parameter C_AD_WIDTH bound to: 1 - type: integer 
	Parameter C_AD_OFFSET bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'MULT_AND' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42735' bound to instance 'MULT_AND_i1' of component 'MULT_AND' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:281]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42746' bound to instance 'MUXCY_i1' of component 'MUXCY' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:291]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:82038' bound to instance 'XORCY_i1' of component 'XORCY' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:302]
INFO: [Synth 8-3491] module 'FDSE' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13800' bound to instance 'FDSE_i1' of component 'FDSE' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:328]
INFO: [Synth 8-6157] synthesizing module 'FDSE' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13800]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDSE' (16#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13800]
INFO: [Synth 8-3491] module 'MULT_AND' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42735' bound to instance 'MULT_AND_i1' of component 'MULT_AND' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:281]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42746' bound to instance 'MUXCY_i1' of component 'MUXCY' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:291]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:82038' bound to instance 'XORCY_i1' of component 'XORCY' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:302]
INFO: [Synth 8-3491] module 'FDSE' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13800' bound to instance 'FDSE_i1' of component 'FDSE' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:328]
INFO: [Synth 8-3491] module 'MULT_AND' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42735' bound to instance 'MULT_AND_i1' of component 'MULT_AND' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:281]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42746' bound to instance 'MUXCY_i1' of component 'MUXCY' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:291]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:82038' bound to instance 'XORCY_i1' of component 'XORCY' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:302]
INFO: [Synth 8-3491] module 'FDSE' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13800' bound to instance 'FDSE_i1' of component 'FDSE' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:328]
INFO: [Synth 8-3491] module 'MULT_AND' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42735' bound to instance 'MULT_AND_i1' of component 'MULT_AND' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:281]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42746' bound to instance 'MUXCY_i1' of component 'MUXCY' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:291]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:82038' bound to instance 'XORCY_i1' of component 'XORCY' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:302]
INFO: [Synth 8-3491] module 'FDSE' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13800' bound to instance 'FDSE_i1' of component 'FDSE' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:328]
INFO: [Synth 8-3491] module 'MULT_AND' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42735' bound to instance 'MULT_AND_i1' of component 'MULT_AND' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:281]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42746' bound to instance 'MUXCY_i1' of component 'MUXCY' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:291]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:82038' bound to instance 'XORCY_i1' of component 'XORCY' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:302]
INFO: [Synth 8-3491] module 'FDSE' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13800' bound to instance 'FDSE_i1' of component 'FDSE' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:328]
INFO: [Synth 8-256] done synthesizing module 'ld_arith_reg__parameterized1' (16#1) [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:161]
INFO: [Synth 8-638] synthesizing module 'ld_arith_reg__parameterized2' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:161]
	Parameter C_ADD_SUB_NOT bound to: 0 - type: bool 
	Parameter C_REG_WIDTH bound to: 5 - type: integer 
	Parameter C_RESET_VALUE bound to: 5'b00000 
	Parameter C_LD_WIDTH bound to: 5 - type: integer 
	Parameter C_LD_OFFSET bound to: 0 - type: integer 
	Parameter C_AD_WIDTH bound to: 1 - type: integer 
	Parameter C_AD_OFFSET bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'MULT_AND' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42735' bound to instance 'MULT_AND_i1' of component 'MULT_AND' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:281]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42746' bound to instance 'MUXCY_i1' of component 'MUXCY' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:291]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:82038' bound to instance 'XORCY_i1' of component 'XORCY' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:302]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13664' bound to instance 'FDRE_i1' of component 'FDRE' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:318]
INFO: [Synth 8-3491] module 'MULT_AND' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42735' bound to instance 'MULT_AND_i1' of component 'MULT_AND' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:281]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42746' bound to instance 'MUXCY_i1' of component 'MUXCY' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:291]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:82038' bound to instance 'XORCY_i1' of component 'XORCY' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:302]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13664' bound to instance 'FDRE_i1' of component 'FDRE' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:318]
INFO: [Synth 8-3491] module 'MULT_AND' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42735' bound to instance 'MULT_AND_i1' of component 'MULT_AND' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:281]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42746' bound to instance 'MUXCY_i1' of component 'MUXCY' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:291]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:82038' bound to instance 'XORCY_i1' of component 'XORCY' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:302]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13664' bound to instance 'FDRE_i1' of component 'FDRE' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:318]
INFO: [Synth 8-3491] module 'MULT_AND' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42735' bound to instance 'MULT_AND_i1' of component 'MULT_AND' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:281]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42746' bound to instance 'MUXCY_i1' of component 'MUXCY' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:291]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:82038' bound to instance 'XORCY_i1' of component 'XORCY' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:302]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13664' bound to instance 'FDRE_i1' of component 'FDRE' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:318]
INFO: [Synth 8-3491] module 'MULT_AND' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42735' bound to instance 'MULT_AND_i1' of component 'MULT_AND' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:281]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42746' bound to instance 'MUXCY_i1' of component 'MUXCY' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:291]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:82038' bound to instance 'XORCY_i1' of component 'XORCY' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:302]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13664' bound to instance 'FDRE_i1' of component 'FDRE' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:318]
INFO: [Synth 8-256] done synthesizing module 'ld_arith_reg__parameterized2' (16#1) [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:161]
INFO: [Synth 8-638] synthesizing module 'ld_arith_reg__parameterized3' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:161]
	Parameter C_ADD_SUB_NOT bound to: 0 - type: bool 
	Parameter C_REG_WIDTH bound to: 16 - type: integer 
	Parameter C_RESET_VALUE bound to: 16'b1111111111111111 
	Parameter C_LD_WIDTH bound to: 16 - type: integer 
	Parameter C_LD_OFFSET bound to: 0 - type: integer 
	Parameter C_AD_WIDTH bound to: 1 - type: integer 
	Parameter C_AD_OFFSET bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'MULT_AND' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42735' bound to instance 'MULT_AND_i1' of component 'MULT_AND' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:281]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42746' bound to instance 'MUXCY_i1' of component 'MUXCY' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:291]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:82038' bound to instance 'XORCY_i1' of component 'XORCY' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:302]
INFO: [Synth 8-3491] module 'FDSE' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13800' bound to instance 'FDSE_i1' of component 'FDSE' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:328]
INFO: [Synth 8-3491] module 'MULT_AND' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42735' bound to instance 'MULT_AND_i1' of component 'MULT_AND' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:281]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42746' bound to instance 'MUXCY_i1' of component 'MUXCY' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:291]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:82038' bound to instance 'XORCY_i1' of component 'XORCY' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:302]
INFO: [Synth 8-3491] module 'FDSE' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13800' bound to instance 'FDSE_i1' of component 'FDSE' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:328]
INFO: [Synth 8-3491] module 'MULT_AND' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42735' bound to instance 'MULT_AND_i1' of component 'MULT_AND' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:281]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42746' bound to instance 'MUXCY_i1' of component 'MUXCY' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:291]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:82038' bound to instance 'XORCY_i1' of component 'XORCY' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:302]
INFO: [Synth 8-3491] module 'FDSE' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13800' bound to instance 'FDSE_i1' of component 'FDSE' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:328]
INFO: [Synth 8-3491] module 'MULT_AND' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42735' bound to instance 'MULT_AND_i1' of component 'MULT_AND' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:281]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42746' bound to instance 'MUXCY_i1' of component 'MUXCY' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:291]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:82038' bound to instance 'XORCY_i1' of component 'XORCY' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:302]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'ld_arith_reg__parameterized3' (16#1) [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'counters' (17#1) [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:1669]
INFO: [Synth 8-638] synthesizing module 'select_param' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:3633]
	Parameter C_NUM_BANKS_MEM bound to: 1 - type: integer 
	Parameter C_PAGE_SIZE bound to: 16 - type: integer 
	Parameter C_GLOBAL_SYNC_MEM bound to: 0 - type: integer 
	Parameter C_SYNCH_MEM_0 bound to: 0 - type: integer 
	Parameter C_SYNCH_MEM_1 bound to: 1 - type: integer 
	Parameter C_SYNCH_MEM_2 bound to: 1 - type: integer 
	Parameter C_SYNCH_MEM_3 bound to: 1 - type: integer 
	Parameter C_MEM0_WIDTH bound to: 16 - type: integer 
	Parameter C_MEM1_WIDTH bound to: 16 - type: integer 
	Parameter C_MEM2_WIDTH bound to: 16 - type: integer 
	Parameter C_MEM3_WIDTH bound to: 16 - type: integer 
	Parameter C_PAGEMODE_FLASH bound to: 0 - type: integer 
	Parameter C_PAGEMODE_FLASH_0 bound to: 0 - type: integer 
	Parameter C_PAGEMODE_FLASH_1 bound to: 0 - type: integer 
	Parameter C_PAGEMODE_FLASH_2 bound to: 0 - type: integer 
	Parameter C_PAGEMODE_FLASH_3 bound to: 0 - type: integer 
	Parameter PARITY_TYPE_MEMORY bound to: 0 - type: integer 
	Parameter C_PARITY_TYPE_0 bound to: 0 - type: integer 
	Parameter C_PARITY_TYPE_1 bound to: 0 - type: integer 
	Parameter C_PARITY_TYPE_2 bound to: 0 - type: integer 
	Parameter C_PARITY_TYPE_3 bound to: 0 - type: integer 
	Parameter C_IPIF_AWIDTH bound to: 32 - type: integer 
	Parameter C_IPIF_DWIDTH bound to: 64 - type: integer 
	Parameter C_SYNCH_PIPEDELAY_0 bound to: 1 - type: integer 
	Parameter C_SYNCH_PIPEDELAY_1 bound to: 1 - type: integer 
	Parameter C_SYNCH_PIPEDELAY_2 bound to: 1 - type: integer 
	Parameter C_SYNCH_PIPEDELAY_3 bound to: 1 - type: integer 
	Parameter C_GLOBAL_DATAWIDTH_MATCH bound to: 1 - type: integer 
	Parameter C_INCLUDE_DATAWIDTH_MATCHING_0 bound to: 1 - type: integer 
	Parameter C_INCLUDE_DATAWIDTH_MATCHING_1 bound to: 1 - type: integer 
	Parameter C_INCLUDE_DATAWIDTH_MATCHING_2 bound to: 1 - type: integer 
	Parameter C_INCLUDE_DATAWIDTH_MATCHING_3 bound to: 1 - type: integer 
	Parameter TRDCNT_0 bound to: 5'b00010 
	Parameter TRDCNT_1 bound to: 5'b00010 
	Parameter TRDCNT_2 bound to: 5'b00010 
	Parameter TRDCNT_3 bound to: 5'b00010 
	Parameter THZCNT_0 bound to: 5'b00001 
	Parameter THZCNT_1 bound to: 5'b00001 
	Parameter THZCNT_2 bound to: 5'b00001 
	Parameter THZCNT_3 bound to: 5'b00001 
	Parameter TWRCNT_0 bound to: 5'b00001 
	Parameter TWRCNT_1 bound to: 5'b00001 
	Parameter TWRCNT_2 bound to: 5'b00001 
	Parameter TWRCNT_3 bound to: 5'b00001 
	Parameter TWPHCNT_0 bound to: 5'b00010 
	Parameter TWPHCNT_1 bound to: 5'b00010 
	Parameter TWPHCNT_2 bound to: 5'b00010 
	Parameter TWPHCNT_3 bound to: 5'b00010 
	Parameter TPACC_0 bound to: 5'b00011 
	Parameter TPACC_1 bound to: 5'b00011 
	Parameter TPACC_2 bound to: 5'b00011 
	Parameter TPACC_3 bound to: 5'b00011 
	Parameter TLZCNT_0 bound to: 5'b00001 
	Parameter TLZCNT_1 bound to: 5'b00001 
	Parameter TLZCNT_2 bound to: 5'b00001 
	Parameter TLZCNT_3 bound to: 5'b00001 
	Parameter TP_WR_REC_CNT_0 bound to: 16'b0000000000000011 
	Parameter TP_WR_REC_CNT_1 bound to: 16'b0000000000000011 
	Parameter TP_WR_REC_CNT_2 bound to: 16'b0000000000000011 
	Parameter TP_WR_REC_CNT_3 bound to: 16'b0000000000000011 
INFO: [Synth 8-256] done synthesizing module 'select_param' (18#1) [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:3633]
INFO: [Synth 8-638] synthesizing module 'mem_steer' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:5345]
	Parameter C_NUM_BANKS_MEM bound to: 1 - type: integer 
	Parameter C_MAX_MEM_WIDTH bound to: 16 - type: integer 
	Parameter C_MIN_MEM_WIDTH bound to: 8 - type: integer 
	Parameter C_IPIF_DWIDTH bound to: 64 - type: integer 
	Parameter C_IPIF_AWIDTH bound to: 32 - type: integer 
	Parameter C_PARITY_TYPE_MEMORY bound to: 0 - type: integer 
	Parameter C_ADDR_CNTR_WIDTH bound to: 3 - type: integer 
	Parameter C_GLOBAL_DATAWIDTH_MATCH bound to: 1 - type: integer 
	Parameter C_GLOBAL_SYNC_MEM bound to: 0 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RDACK_PIPE_ASYNC' to cell 'FDR' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:6024]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RDACK_PIPE_ASYNC' to cell 'FDR' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:6024]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'AALIGN_PIPE' to cell 'FDR' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:6087]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'AALIGN_PIPE' to cell 'FDR' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:6087]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'WRDATA_REG' to cell 'FDRE' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:6111]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'WRDATA_REG' to cell 'FDRE' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:6111]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'WRDATA_REG' to cell 'FDRE' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:6111]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'WRDATA_REG' to cell 'FDRE' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:6111]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'WRDATA_REG' to cell 'FDRE' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:6111]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'WRDATA_REG' to cell 'FDRE' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:6111]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'WRDATA_REG' to cell 'FDRE' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:6111]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'WRDATA_REG' to cell 'FDRE' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:6111]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'WRDATA_REG' to cell 'FDRE' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:6111]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'WRDATA_REG' to cell 'FDRE' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:6111]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'WRDATA_REG' to cell 'FDRE' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:6111]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'WRDATA_REG' to cell 'FDRE' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:6111]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'WRDATA_REG' to cell 'FDRE' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:6111]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'WRDATA_REG' to cell 'FDRE' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:6111]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'WRDATA_REG' to cell 'FDRE' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:6111]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'WRDATA_REG' to cell 'FDRE' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:6111]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'WRDATA_REG' to cell 'FDRE' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:6111]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'WRDATA_REG' to cell 'FDRE' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:6111]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'WRDATA_REG' to cell 'FDRE' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:6111]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'WRDATA_REG' to cell 'FDRE' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:6111]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'WRDATA_REG' to cell 'FDRE' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:6111]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'WRDATA_REG' to cell 'FDRE' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:6111]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'WRDATA_REG' to cell 'FDRE' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:6111]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'WRDATA_REG' to cell 'FDRE' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:6111]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'WRDATA_REG' to cell 'FDRE' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:6111]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'WRDATA_REG' to cell 'FDRE' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:6111]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'WRDATA_REG' to cell 'FDRE' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:6111]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'WRDATA_REG' to cell 'FDRE' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:6111]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'WRDATA_REG' to cell 'FDRE' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:6111]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'WRDATA_REG' to cell 'FDRE' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:6111]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'WRDATA_REG' to cell 'FDRE' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:6111]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'WRDATA_REG' to cell 'FDRE' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:6111]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'WRDATA_REG' to cell 'FDRE' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:6111]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'WRDATA_REG' to cell 'FDRE' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:6111]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'WRDATA_REG' to cell 'FDRE' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:6111]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'WRDATA_REG' to cell 'FDRE' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:6111]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'WRDATA_REG' to cell 'FDRE' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:6111]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'WRDATA_REG' to cell 'FDRE' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:6111]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'WRDATA_REG' to cell 'FDRE' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:6111]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'WRDATA_REG' to cell 'FDRE' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:6111]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'WRDATA_REG' to cell 'FDRE' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:6111]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'WRDATA_REG' to cell 'FDRE' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:6111]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'WRDATA_REG' to cell 'FDRE' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:6111]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'WRDATA_REG' to cell 'FDRE' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:6111]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'WRDATA_REG' to cell 'FDRE' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:6111]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'WRDATA_REG' to cell 'FDRE' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:6111]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'WRDATA_REG' to cell 'FDRE' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:6111]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'WRDATA_REG' to cell 'FDRE' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:6111]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'WRDATA_REG' to cell 'FDRE' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:6111]
INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
WARNING: [Synth 8-6014] Unused sequential element mem_dqt_parity_t_d_reg was removed.  [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:6961]
WARNING: [Synth 8-3848] Net write_data_parity_cmb in module/entity mem_steer does not have driver. [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:5368]
WARNING: [Synth 8-3848] Net MemSteer_Mem_DQ_prty_T in module/entity mem_steer does not have driver. [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:5305]
INFO: [Synth 8-256] done synthesizing module 'mem_steer' (19#1) [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:5345]
INFO: [Synth 8-638] synthesizing module 'io_registers' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:1226]
	Parameter C_INCLUDE_NEGEDGE_IOREGS bound to: 0 - type: integer 
	Parameter C_IPIF_AWIDTH bound to: 32 - type: integer 
	Parameter C_MAX_MEM_WIDTH bound to: 16 - type: integer 
	Parameter C_NUM_BANKS_MEM bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
INFO: [Synth 8-5534] Detected attribute (* iob = "true" *) [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:1245]
INFO: [Synth 8-5534] Detected attribute (* iob = "true" *) [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:1248]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:1249]
INFO: [Synth 8-5534] Detected attribute (* iob = "true" *) [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:1249]
INFO: [Synth 8-5534] Detected attribute (* iob = "true" *) [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:1250]
INFO: [Synth 8-5534] Detected attribute (* iob = "true" *) [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:1251]
INFO: [Synth 8-5534] Detected attribute (* iob = "true" *) [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:1252]
INFO: [Synth 8-5534] Detected attribute (* iob = "true" *) [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:1253]
INFO: [Synth 8-5534] Detected attribute (* iob = "true" *) [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:1254]
INFO: [Synth 8-5534] Detected attribute (* iob = "true" *) [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:1255]
INFO: [Synth 8-5534] Detected attribute (* iob = "true" *) [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:1256]
INFO: [Synth 8-5534] Detected attribute (* iob = "true" *) [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:1257]
INFO: [Synth 8-5534] Detected attribute (* iob = "true" *) [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:1265]
INFO: [Synth 8-256] done synthesizing module 'io_registers' (20#1) [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:1226]
INFO: [Synth 8-256] done synthesizing module 'EMC' (21#1) [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:8233]
WARNING: [Synth 8-6014] Unused sequential element mem_wait_io_reg was removed.  [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/axi_emc_v3_0_vh_rfs.vhd:4262]
WARNING: [Synth 8-6014] Unused sequential element or_reduced_rdce_d1_reg was removed.  [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/axi_emc_v3_0_vh_rfs.vhd:6329]
WARNING: [Synth 8-6014] Unused sequential element bus2ip_wrreq_reg_reg was removed.  [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/axi_emc_v3_0_vh_rfs.vhd:6330]
WARNING: [Synth 8-3848] Net mem_cre_int in module/entity axi_emc does not have driver. [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/axi_emc_v3_0_vh_rfs.vhd:4214]
WARNING: [Synth 8-3848] Net cfgclk in module/entity axi_emc does not have driver. [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/axi_emc_v3_0_vh_rfs.vhd:3668]
WARNING: [Synth 8-3848] Net cfgmclk in module/entity axi_emc does not have driver. [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/axi_emc_v3_0_vh_rfs.vhd:3669]
WARNING: [Synth 8-3848] Net eos in module/entity axi_emc does not have driver. [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/axi_emc_v3_0_vh_rfs.vhd:3670]
INFO: [Synth 8-256] done synthesizing module 'axi_emc' (22#1) [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/axi_emc_v3_0_vh_rfs.vhd:3738]
INFO: [Synth 8-256] done synthesizing module 'axi_emc_0' (23#1) [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/synth/axi_emc_0.vhd:119]
WARNING: [Synth 8-3331] design mem_steer has unconnected port MemSteer_Mem_DQ_prty_O[0]
WARNING: [Synth 8-3331] design mem_steer has unconnected port MemSteer_Mem_DQ_prty_O[1]
WARNING: [Synth 8-3331] design mem_steer has unconnected port MemSteer_Mem_DQ_prty_T[0]
WARNING: [Synth 8-3331] design mem_steer has unconnected port MemSteer_Mem_DQ_prty_T[1]
WARNING: [Synth 8-3331] design mem_steer has unconnected port Bus2IP_Mem_CS[0]
WARNING: [Synth 8-3331] design mem_steer has unconnected port Bus2IP_Burst
WARNING: [Synth 8-3331] design mem_steer has unconnected port Write_req_ack
WARNING: [Synth 8-3331] design mem_steer has unconnected port Synch_mem
WARNING: [Synth 8-3331] design mem_steer has unconnected port Two_pipe_delay
WARNING: [Synth 8-3331] design mem_steer has unconnected port Parity_enable
WARNING: [Synth 8-3331] design mem_steer has unconnected port Parity_type
WARNING: [Synth 8-3331] design mem_steer has unconnected port Addr_align
WARNING: [Synth 8-3331] design mem_steer has unconnected port MemSteer_Mem_DQ_prty_I[0]
WARNING: [Synth 8-3331] design mem_steer has unconnected port MemSteer_Mem_DQ_prty_I[1]
WARNING: [Synth 8-3331] design mem_steer has unconnected port Bus2IP_RdReq_emc
WARNING: [Synth 8-3331] design mem_steer has unconnected port address_strobe_c
WARNING: [Synth 8-3331] design mem_steer has unconnected port be_strobe_c
WARNING: [Synth 8-3331] design mem_steer has unconnected port stop_oen
WARNING: [Synth 8-3331] design mem_steer has unconnected port axi_arsize[2]
WARNING: [Synth 8-3331] design mem_steer has unconnected port axi_arsize[1]
WARNING: [Synth 8-3331] design mem_steer has unconnected port axi_arsize[0]
WARNING: [Synth 8-3331] design mem_steer has unconnected port axi_trans_size_reg[0]
WARNING: [Synth 8-3331] design select_param has unconnected port Bus2IP_Mem_CS[0]
WARNING: [Synth 8-3331] design select_param has unconnected port Bus2IP_Addr[0]
WARNING: [Synth 8-3331] design select_param has unconnected port Bus2IP_Addr[1]
WARNING: [Synth 8-3331] design select_param has unconnected port Bus2IP_Addr[2]
WARNING: [Synth 8-3331] design select_param has unconnected port Bus2IP_Addr[3]
WARNING: [Synth 8-3331] design select_param has unconnected port Bus2IP_Addr[4]
WARNING: [Synth 8-3331] design select_param has unconnected port Bus2IP_Addr[5]
WARNING: [Synth 8-3331] design select_param has unconnected port Bus2IP_Addr[6]
WARNING: [Synth 8-3331] design select_param has unconnected port Bus2IP_Addr[7]
WARNING: [Synth 8-3331] design select_param has unconnected port Bus2IP_Addr[8]
WARNING: [Synth 8-3331] design select_param has unconnected port Bus2IP_Addr[9]
WARNING: [Synth 8-3331] design select_param has unconnected port Bus2IP_Addr[10]
WARNING: [Synth 8-3331] design select_param has unconnected port Bus2IP_Addr[11]
WARNING: [Synth 8-3331] design select_param has unconnected port Bus2IP_Addr[12]
WARNING: [Synth 8-3331] design select_param has unconnected port Bus2IP_Addr[13]
WARNING: [Synth 8-3331] design select_param has unconnected port Bus2IP_Addr[14]
WARNING: [Synth 8-3331] design select_param has unconnected port Bus2IP_Addr[15]
WARNING: [Synth 8-3331] design select_param has unconnected port Bus2IP_Addr[16]
WARNING: [Synth 8-3331] design select_param has unconnected port Bus2IP_Addr[17]
WARNING: [Synth 8-3331] design select_param has unconnected port Bus2IP_Addr[18]
WARNING: [Synth 8-3331] design select_param has unconnected port Bus2IP_Addr[19]
WARNING: [Synth 8-3331] design select_param has unconnected port Bus2IP_Addr[20]
WARNING: [Synth 8-3331] design select_param has unconnected port Bus2IP_Addr[21]
WARNING: [Synth 8-3331] design select_param has unconnected port Bus2IP_Addr[22]
WARNING: [Synth 8-3331] design select_param has unconnected port Bus2IP_Addr[23]
WARNING: [Synth 8-3331] design select_param has unconnected port Bus2IP_Addr[24]
WARNING: [Synth 8-3331] design select_param has unconnected port Bus2IP_Addr[25]
WARNING: [Synth 8-3331] design select_param has unconnected port Bus2IP_Addr[26]
WARNING: [Synth 8-3331] design select_param has unconnected port Bus2IP_Addr[27]
WARNING: [Synth 8-3331] design select_param has unconnected port Bus2IP_Addr[28]
WARNING: [Synth 8-3331] design select_param has unconnected port Bus2IP_Addr[29]
WARNING: [Synth 8-3331] design select_param has unconnected port Bus2IP_Addr[30]
WARNING: [Synth 8-3331] design select_param has unconnected port Bus2IP_Addr[31]
WARNING: [Synth 8-3331] design select_param has unconnected port Bus2IP_Clk
WARNING: [Synth 8-3331] design select_param has unconnected port Bus2IP_Reset
WARNING: [Synth 8-3331] design select_param has unconnected port Bus2IP_RNW
WARNING: [Synth 8-3331] design select_param has unconnected port psram_page_mode
WARNING: [Synth 8-3331] design addr_counter_mux has unconnected port par_error_addr[0]
WARNING: [Synth 8-3331] design addr_counter_mux has unconnected port par_error_addr[1]
WARNING: [Synth 8-3331] design addr_counter_mux has unconnected port par_error_addr[2]
WARNING: [Synth 8-3331] design addr_counter_mux has unconnected port par_error_addr[3]
WARNING: [Synth 8-3331] design addr_counter_mux has unconnected port par_error_addr[4]
WARNING: [Synth 8-3331] design addr_counter_mux has unconnected port par_error_addr[5]
WARNING: [Synth 8-3331] design addr_counter_mux has unconnected port par_error_addr[6]
WARNING: [Synth 8-3331] design addr_counter_mux has unconnected port par_error_addr[7]
WARNING: [Synth 8-3331] design addr_counter_mux has unconnected port par_error_addr[8]
WARNING: [Synth 8-3331] design addr_counter_mux has unconnected port par_error_addr[9]
WARNING: [Synth 8-3331] design addr_counter_mux has unconnected port par_error_addr[10]
WARNING: [Synth 8-3331] design addr_counter_mux has unconnected port par_error_addr[11]
WARNING: [Synth 8-3331] design addr_counter_mux has unconnected port par_error_addr[12]
WARNING: [Synth 8-3331] design addr_counter_mux has unconnected port par_error_addr[13]
WARNING: [Synth 8-3331] design addr_counter_mux has unconnected port par_error_addr[14]
WARNING: [Synth 8-3331] design addr_counter_mux has unconnected port par_error_addr[15]
WARNING: [Synth 8-3331] design addr_counter_mux has unconnected port par_error_addr[16]
WARNING: [Synth 8-3331] design addr_counter_mux has unconnected port par_error_addr[17]
WARNING: [Synth 8-3331] design addr_counter_mux has unconnected port par_error_addr[18]
WARNING: [Synth 8-3331] design addr_counter_mux has unconnected port par_error_addr[19]
WARNING: [Synth 8-3331] design addr_counter_mux has unconnected port par_error_addr[20]
WARNING: [Synth 8-3331] design addr_counter_mux has unconnected port par_error_addr[21]
WARNING: [Synth 8-3331] design addr_counter_mux has unconnected port par_error_addr[22]
WARNING: [Synth 8-3331] design addr_counter_mux has unconnected port par_error_addr[23]
WARNING: [Synth 8-3331] design addr_counter_mux has unconnected port par_error_addr[24]
WARNING: [Synth 8-3331] design addr_counter_mux has unconnected port par_error_addr[25]
WARNING: [Synth 8-3331] design addr_counter_mux has unconnected port par_error_addr[26]
WARNING: [Synth 8-3331] design addr_counter_mux has unconnected port par_error_addr[27]
WARNING: [Synth 8-3331] design addr_counter_mux has unconnected port par_error_addr[28]
WARNING: [Synth 8-3331] design addr_counter_mux has unconnected port par_error_addr[29]
WARNING: [Synth 8-3331] design addr_counter_mux has unconnected port par_error_addr[30]
WARNING: [Synth 8-3331] design addr_counter_mux has unconnected port par_error_addr[31]
WARNING: [Synth 8-3331] design addr_counter_mux has unconnected port Address_strobe
WARNING: [Synth 8-3331] design addr_counter_mux has unconnected port Bus2Mem_CS
WARNING: [Synth 8-3331] design addr_counter_mux has unconnected port CS_par_addr
WARNING: [Synth 8-3331] design addr_counter_mux has unconnected port data_strobe_c
WARNING: [Synth 8-3331] design addr_counter_mux has unconnected port psram_page_mode
WARNING: [Synth 8-3331] design mem_state_machine has unconnected port Address_strobe
WARNING: [Synth 8-3331] design mem_state_machine has unconnected port Bus2IP_Burst
WARNING: [Synth 8-3331] design mem_state_machine has unconnected port original_wrce
WARNING: [Synth 8-3331] design ipic_if has unconnected port Bus2IP_RNW
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 906.867 ; gain = 263.965
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 906.867 ; gain = 263.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 906.867 ; gain = 263.965
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 210 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/axi_emc_0_ooc.xdc]
WARNING: [Constraints 18-633] Creating clock s_axi_aclk with 2 sources. [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/axi_emc_0_ooc.xdc:64]
Finished Parsing XDC File [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/axi_emc_0_ooc.xdc]
Parsing XDC File [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/axi_emc_0_board.xdc]
Finished Parsing XDC File [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/axi_emc_0_board.xdc]
Parsing XDC File [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/axi_emc_0.xdc]
Finished Parsing XDC File [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/axi_emc_0.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1090.051 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 80 instances were transformed.
  FDR => FDRE: 15 instances
  MULT_AND => LUT2: 65 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.382 . Memory (MB): peak = 1098.230 ; gain = 8.180
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1098.230 ; gain = 455.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg676-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1098.230 ; gain = 455.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IOB = TRUE for U0/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_v_reg. (constraint file  c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/axi_emc_0.xdc, line 48).
Applied set_property IOB = TRUE for U0/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_reg. (constraint file  c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/axi_emc_0.xdc, line 49).
Applied set_property IOB = TRUE for U0/EMC_CTRL_I/IO_REGISTERS_I/\mem_cen_reg_reg[0] . (constraint file  c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/axi_emc_0.xdc, line 50).
Applied set_property IOB = TRUE for U0/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_reg. (constraint file  c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/axi_emc_0.xdc, line 52).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1098.230 ; gain = 455.328
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/axi_emc_v3_0_vh_rfs.vhd:269]
INFO: [Synth 8-802] inferred FSM for state register 'emc_addr_ps_reg' in module 'axi_emc_native_interface'
INFO: [Synth 8-802] inferred FSM for state register 'crnt_state_reg' in module 'mem_state_machine'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
                 rd_last |                              001 |                              010
                      rd |                              010 |                              001
                      wr |                              011 |                              011
                 wr_wait |                              100 |                              100
                 wr_last |                              101 |                              110
                    resp |                              110 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'emc_addr_ps_reg' using encoding 'sequential' in module 'axi_emc_native_interface'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                            00000 |                            00000
             address_set |                            00001 |                            00010
            deassert_cen |                            00010 |                            00011
                   write |                            00011 |                            00001
             dassert_wen |                            00100 |                            00110
              write_wait |                            00101 |                            01000
               wait_temp |                            00110 |                            01001
              assert_cen |                            00111 |                            01011
          wait_write_ack |                            01000 |                            00111
           wr_rec_period |                            01001 |                            01010
            address_rset |                            01010 |                            00100
           deassert_rcen |                            01011 |                            00101
    linear_flash_sync_rd |                            01100 |                            01101
                    read |                            01101 |                            01100
               page_read |                            01110 |                            01110
            deassert_oen |                            01111 |                            01111
         wait_rddata_ack |                            10000 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'crnt_state_reg' using encoding 'sequential' in module 'mem_state_machine'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1098.230 ; gain = 455.328
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 1     
	   3 Input      4 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 4     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 66    
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 5     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 11    
	                2 Bit    Registers := 9     
	                1 Bit    Registers := 52    
+---Muxes : 
	   3 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   4 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 9     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 27    
	  17 Input      5 Bit        Muxes := 3     
	  58 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   4 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 6     
	   7 Input      4 Bit        Muxes := 4     
	   5 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 21    
	   4 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 3     
	  14 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 13    
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 144   
	   7 Input      1 Bit        Muxes := 13    
	   5 Input      1 Bit        Muxes := 1     
	  17 Input      1 Bit        Muxes := 35    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module axi_emc_addr_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   3 Input      4 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 4     
+---Registers : 
	               20 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module axi_emc_address_decode 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module cntr_incr_decr_addn_f 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module srl_fifo_rbu_f 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module counter_f 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_emc_native_interface 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 6     
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 15    
	   7 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 14    
	   7 Input      1 Bit        Muxes := 12    
Module ld_arith_reg 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module ipic_if 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	  14 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 1     
Module mem_state_machine 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 24    
	  17 Input      5 Bit        Muxes := 3     
	  58 Input      5 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 4     
	   7 Input      4 Bit        Muxes := 4     
	   5 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 37    
	  17 Input      1 Bit        Muxes := 35    
Module ld_arith_reg__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module addr_counter_mux 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
	   7 Input      1 Bit        Muxes := 1     
Module ld_arith_reg__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module ld_arith_reg__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module ld_arith_reg__parameterized3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 16    
Module mem_steer 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 8     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input     64 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module io_registers 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 4     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
Module EMC 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module axi_emc 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.addr_cnt_d1_reg[0:2]' into 'RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.addr_cnt_d1_reg[0:2]' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:7296]
INFO: [Synth 8-4471] merging register 'RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.addr_cnt_d1_reg[0:2]' into 'RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.addr_cnt_d1_reg[0:2]' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:7296]
INFO: [Synth 8-4471] merging register 'RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.addr_cnt_d1_reg[0:2]' into 'RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.addr_cnt_d1_reg[0:2]' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:7296]
INFO: [Synth 8-4471] merging register 'RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.addr_cnt_d1_reg[0:2]' into 'RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.addr_cnt_d1_reg[0:2]' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:7296]
INFO: [Synth 8-4471] merging register 'RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.addr_cnt_d1_reg[0:2]' into 'RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.addr_cnt_d1_reg[0:2]' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:7296]
INFO: [Synth 8-4471] merging register 'RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.addr_cnt_d1_reg[0:2]' into 'RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.addr_cnt_d1_reg[0:2]' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:7296]
INFO: [Synth 8-4471] merging register 'addr_cnt_numonyx_reg' into 'addr_cnt_numonyx_reg' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:5487]
INFO: [Synth 8-4471] merging register 'addr_cnt_numonyx_reg' into 'addr_cnt_numonyx_reg' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:5487]
INFO: [Synth 8-4471] merging register 'RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.addr_cnt_d2_reg[0:2]' into 'RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.addr_cnt_d2_reg[0:2]' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:7297]
INFO: [Synth 8-4471] merging register 'RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.addr_cnt_d2_reg[0:2]' into 'RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.addr_cnt_d2_reg[0:2]' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:7297]
INFO: [Synth 8-4471] merging register 'RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.addr_cnt_d2_reg[0:2]' into 'RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.addr_cnt_d2_reg[0:2]' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:7297]
INFO: [Synth 8-4471] merging register 'RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.addr_cnt_d2_reg[0:2]' into 'RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.addr_cnt_d2_reg[0:2]' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:7297]
INFO: [Synth 8-4471] merging register 'RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.addr_cnt_d2_reg[0:2]' into 'RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.addr_cnt_d2_reg[0:2]' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:7297]
INFO: [Synth 8-4471] merging register 'RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.addr_cnt_d2_reg[0:2]' into 'RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.addr_cnt_d2_reg[0:2]' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/emc_common_v3_0_vh_rfs.vhd:7297]
INFO: [Synth 8-4471] merging register 'U0/bus2ip_reset_reg' into 'U0/AXI_EMC_NATIVE_INTERFACE_I/active_high_rst_reg' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/axi_emc_0/hdl/axi_emc_v3_0_vh_rfs.vhd:6499]
INFO: [Synth 8-3917] design axi_emc_0 has port s_axi_mem_rresp[0] driven by constant 0
INFO: [Synth 8-3886] merging instance 'U0/EMC_CTRL_I/IPIC_IF_I/bus2Mem_CS_reduce_reg_reg' (FDR) to 'U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/Bus2IP_Mem_CS_d1_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/EMC_CTRL_I/MEM_STEER_I/addr_cnt_numonyx_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/EMC_CTRL_I/IO_REGISTERS_I/mem_cken_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/EMC_CTRL_I/IO_REGISTERS_I/mem_lbon_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/EMC_CTRL_I/IO_REGISTERS_I/mem_adv_ldn_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/mem_a_int_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/AXI_EMC_NATIVE_INTERFACE_I/s_axi_mem_bresp_reg_reg[0] )
INFO: [Synth 8-3332] Sequential element (U0/EMC_CTRL_I/IPIC_IF_I/BURST_CNT_RDACK/PERBIT_GEN[7].FF_RST0_GEN.FDRE_i1) is unused and will be removed from module axi_emc_0.
INFO: [Synth 8-3332] Sequential element (U0/EMC_CTRL_I/IPIC_IF_I/BURST_CNT_RDACK/PERBIT_GEN[6].FF_RST0_GEN.FDRE_i1) is unused and will be removed from module axi_emc_0.
INFO: [Synth 8-3332] Sequential element (U0/EMC_CTRL_I/IPIC_IF_I/BURST_CNT_RDACK/PERBIT_GEN[5].FF_RST0_GEN.FDRE_i1) is unused and will be removed from module axi_emc_0.
INFO: [Synth 8-3332] Sequential element (U0/EMC_CTRL_I/IPIC_IF_I/BURST_CNT_RDACK/PERBIT_GEN[4].FF_RST0_GEN.FDRE_i1) is unused and will be removed from module axi_emc_0.
INFO: [Synth 8-3332] Sequential element (U0/EMC_CTRL_I/IPIC_IF_I/BURST_CNT_RDACK/PERBIT_GEN[3].FF_RST0_GEN.FDRE_i1) is unused and will be removed from module axi_emc_0.
INFO: [Synth 8-3332] Sequential element (U0/EMC_CTRL_I/IPIC_IF_I/BURST_CNT_RDACK/PERBIT_GEN[2].FF_RST0_GEN.FDRE_i1) is unused and will be removed from module axi_emc_0.
INFO: [Synth 8-3332] Sequential element (U0/EMC_CTRL_I/IPIC_IF_I/BURST_CNT_RDACK/PERBIT_GEN[1].FF_RST0_GEN.FDRE_i1) is unused and will be removed from module axi_emc_0.
INFO: [Synth 8-3332] Sequential element (U0/EMC_CTRL_I/IPIC_IF_I/BURST_CNT_RDACK/PERBIT_GEN[0].FF_RST0_GEN.FDRE_i1) is unused and will be removed from module axi_emc_0.
INFO: [Synth 8-3332] Sequential element (U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/READ_COMPLETE_PIPE_GEN[3].READ_COMPLETE_PIPE) is unused and will be removed from module axi_emc_0.
INFO: [Synth 8-3332] Sequential element (U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/READ_COMPLETE_PIPE_GEN[4].READ_COMPLETE_PIPE) is unused and will be removed from module axi_emc_0.
INFO: [Synth 8-3332] Sequential element (U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/READ_COMPLETE_PIPE_GEN[5].READ_COMPLETE_PIPE) is unused and will be removed from module axi_emc_0.
INFO: [Synth 8-3332] Sequential element (U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/READ_COMPLETE_PIPE_GEN[6].READ_COMPLETE_PIPE) is unused and will be removed from module axi_emc_0.
INFO: [Synth 8-3332] Sequential element (U0/EMC_CTRL_I/ADDR_COUNTER_MUX_I/ADDRESS_STORE_GEN[29].ADDRESS_REG) is unused and will be removed from module axi_emc_0.
INFO: [Synth 8-3332] Sequential element (U0/EMC_CTRL_I/ADDR_COUNTER_MUX_I/ADDRESS_STORE_GEN[30].ADDRESS_REG) is unused and will be removed from module axi_emc_0.
INFO: [Synth 8-3332] Sequential element (U0/EMC_CTRL_I/ADDR_COUNTER_MUX_I/ADDRESS_STORE_GEN[31].ADDRESS_REG) is unused and will be removed from module axi_emc_0.
INFO: [Synth 8-3332] Sequential element (U0/EMC_CTRL_I/MEM_STEER_I/ASYNC_MEM_RDACK_GEN.AALIGN_PIPE_GEN[0].AALIGN_PIPE) is unused and will be removed from module axi_emc_0.
INFO: [Synth 8-3332] Sequential element (U0/EMC_CTRL_I/MEM_STEER_I/ASYNC_MEM_RDACK_GEN.AALIGN_PIPE_GEN[1].AALIGN_PIPE) is unused and will be removed from module axi_emc_0.
INFO: [Synth 8-3332] Sequential element (U0/EMC_CTRL_I/MEM_STEER_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.RDDATA_EN_GEN_ASYNC[1].RDDATA_EN_REG_ASYNC) is unused and will be removed from module axi_emc_0.
INFO: [Synth 8-3332] Sequential element (U0/EMC_CTRL_I/MEM_STEER_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.RDDATA_EN_GEN_ASYNC[2].RDDATA_EN_REG_ASYNC) is unused and will be removed from module axi_emc_0.
INFO: [Synth 8-3332] Sequential element (U0/EMC_CTRL_I/MEM_STEER_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.RDDATA_EN_GEN_ASYNC[3].RDDATA_EN_REG_ASYNC) is unused and will be removed from module axi_emc_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1098.230 ; gain = 455.328
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 1098.230 ; gain = 455.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:56 ; elapsed = 00:01:00 . Memory (MB): peak = 1105.031 ; gain = 462.129
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:58 ; elapsed = 00:01:02 . Memory (MB): peak = 1106.137 ; gain = 463.234
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4163] Replicating register \U0/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_v_reg[15]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_v_reg[14]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_v_reg[13]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_v_reg[12]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_v_reg[11]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_v_reg[10]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_v_reg[9]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_v_reg[8]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_v_reg[7]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_v_reg[6]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_v_reg[5]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_v_reg[4]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_v_reg[3]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_v_reg[2]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_v_reg[1]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_v_reg[0]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/EMC_CTRL_I/IO_REGISTERS_I/mem_wen_reg_reg  to handle IOB=TRUE attribute
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:05 ; elapsed = 00:01:09 . Memory (MB): peak = 1109.934 ; gain = 467.031
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:05 ; elapsed = 00:01:09 . Memory (MB): peak = 1109.934 ; gain = 467.031
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:06 ; elapsed = 00:01:10 . Memory (MB): peak = 1109.934 ; gain = 467.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:06 ; elapsed = 00:01:10 . Memory (MB): peak = 1109.934 ; gain = 467.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:06 ; elapsed = 00:01:10 . Memory (MB): peak = 1109.934 ; gain = 467.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:06 ; elapsed = 00:01:10 . Memory (MB): peak = 1109.934 ; gain = 467.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+----------------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name                   | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | INFERRED_GEN.data_reg[255] | 65     | 65         | 0      | 520     | 260    | 130    | 0      | 
+------------+----------------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |     3|
|2     |LUT1     |     3|
|3     |LUT2     |   143|
|4     |LUT3     |   136|
|5     |LUT4     |    50|
|6     |LUT5     |   100|
|7     |LUT6     |   222|
|8     |MULT_AND |    44|
|9     |MUXCY    |    48|
|10    |MUXF7    |   261|
|11    |MUXF8    |   130|
|12    |SRLC32E  |   520|
|13    |XORCY    |    57|
|14    |FDR      |     6|
|15    |FDRE     |   517|
|16    |FDSE     |    87|
+------+---------+------+

Report Instance Areas: 
+------+-----------------------------------------------+-------------------------------+------+
|      |Instance                                       |Module                         |Cells |
+------+-----------------------------------------------+-------------------------------+------+
|1     |top                                            |                               |  2327|
|2     |  U0                                           |axi_emc                        |  2327|
|3     |    AXI_EMC_NATIVE_INTERFACE_I                 |axi_emc_native_interface       |  1504|
|4     |      AXI_EMC_ADDRESS_DECODE_INSTANCE_I        |axi_emc_address_decode         |    95|
|5     |      AXI_EMC_ADDR_GEN_INSTANCE_I              |axi_emc_addr_gen               |   102|
|6     |      RDATA_FIFO_I                             |srl_fifo_rbu_f                 |  1027|
|7     |        CNTR_INCR_DECR_ADDN_F_I                |cntr_incr_decr_addn_f          |    48|
|8     |        DYNSHREG_F_I                           |dynshreg_f                     |   975|
|9     |    EMC_CTRL_I                                 |EMC                            |   792|
|10    |      ADDR_COUNTER_MUX_I                       |addr_counter_mux               |    83|
|11    |        \DATAWIDTH_MATCH_GEN.CYCLE_END_CNTR_I  |ld_arith_reg__parameterized0   |    21|
|12    |      COUNTERS_I                               |counters                       |   203|
|13    |        THZCNT_I                               |ld_arith_reg__parameterized2   |    26|
|14    |        TLZCNT_I                               |ld_arith_reg__parameterized2_0 |    26|
|15    |        TPACCCNT_I                             |ld_arith_reg__parameterized1   |    22|
|16    |        TRDCNT_I                               |ld_arith_reg__parameterized1_1 |    21|
|17    |        TWPHCNT_I                              |ld_arith_reg__parameterized2_2 |    21|
|18    |        TWRCNT_I                               |ld_arith_reg__parameterized1_3 |    20|
|19    |        T_WRREC_CNT_I                          |ld_arith_reg__parameterized3   |    67|
|20    |      IO_REGISTERS_I                           |io_registers                   |    58|
|21    |      IPIC_IF_I                                |ipic_if                        |   101|
|22    |        BURST_CNT                              |ld_arith_reg                   |    32|
|23    |      MEM_STATE_MACHINE_I                      |mem_state_machine              |   191|
|24    |      MEM_STEER_I                              |mem_steer                      |   156|
+------+-----------------------------------------------+-------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:06 ; elapsed = 00:01:10 . Memory (MB): peak = 1109.934 ; gain = 467.031
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 85 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:53 ; elapsed = 00:01:04 . Memory (MB): peak = 1109.934 ; gain = 275.668
Synthesis Optimization Complete : Time (s): cpu = 00:01:06 ; elapsed = 00:01:10 . Memory (MB): peak = 1109.934 ; gain = 467.031
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 549 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1122.027 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 69 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 19 instances
  FDR => FDRE: 6 instances
  MULT_AND => LUT2: 44 instances

INFO: [Common 17-83] Releasing license: Synthesis
355 Infos, 126 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:18 ; elapsed = 00:01:24 . Memory (MB): peak = 1122.027 ; gain = 734.637
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1122.027 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.runs/axi_emc_0_synth_1/axi_emc_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP axi_emc_0, cache-ID = cf14b69712464c4d
INFO: [Coretcl 2-1174] Renamed 23 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1122.027 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.runs/axi_emc_0_synth_1/axi_emc_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file axi_emc_0_utilization_synth.rpt -pb axi_emc_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jul 23 12:38:38 2019...
