<profile>
    <ReportVersion>
        <Version>2023.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplus</ProductFamily>
        <Part>xcu200-fsgd2104-2-e</Part>
        <TopModelName>kernel_2mm</TopModelName>
        <TargetClockPeriod>4.00</TargetClockPeriod>
        <ClockUncertainty>1.08</ClockUncertainty>
        <FlowTarget>vitis</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>103228487</Best-caseLatency>
            <Average-caseLatency>103228487</Average-caseLatency>
            <Worst-caseLatency>103228487</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.413 sec</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.413 sec</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.413 sec</Worst-caseRealTimeLatency>
            <Interval-min>103228488</Interval-min>
            <Interval-max>103228488</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <merlinL23>
                <Slack>2.92</Slack>
                <TripCount>60</TripCount>
                <Latency>50370720</Latency>
                <AbsoluteTimeLatency>201482880</AbsoluteTimeLatency>
                <IterationLatency>839512</IterationLatency>
                <InstanceList/>
                <merlinL22>
                    <Slack>2.92</Slack>
                    <TripCount>3</TripCount>
                    <Latency>801</Latency>
                    <AbsoluteTimeLatency>3204</AbsoluteTimeLatency>
                    <IterationLatency>267</IterationLatency>
                    <InstanceList/>
                </merlinL22>
                <merlinL16>
                    <Slack>2.92</Slack>
                    <TripCount>3</TripCount>
                    <Latency>792</Latency>
                    <AbsoluteTimeLatency>3168</AbsoluteTimeLatency>
                    <IterationLatency>264</IterationLatency>
                    <InstanceList/>
                </merlinL16>
            </merlinL23>
            <merlinL15>
                <Slack>2.92</Slack>
                <TripCount>60</TripCount>
                <Latency>52775880</Latency>
                <AbsoluteTimeLatency>211103520</AbsoluteTimeLatency>
                <IterationLatency>879598</IterationLatency>
                <InstanceList/>
                <merlinL14>
                    <Slack>2.92</Slack>
                    <TripCount>3</TripCount>
                    <Latency>894</Latency>
                    <AbsoluteTimeLatency>3576</AbsoluteTimeLatency>
                    <IterationLatency>298</IterationLatency>
                    <InstanceList/>
                </merlinL14>
                <merlinL8>
                    <Slack>2.92</Slack>
                    <TripCount>3</TripCount>
                    <Latency>888</Latency>
                    <AbsoluteTimeLatency>3552</AbsoluteTimeLatency>
                    <IterationLatency>296</IterationLatency>
                    <InstanceList/>
                </merlinL8>
            </merlinL15>
        </SummaryOfLoopLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:202</SourceLocation>
            <SummaryOfLoopViolations>
                <merlinL23>
                    <Name>merlinL23</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:283</SourceLocation>
                    <merlinL22>
                        <Name>merlinL22</Name>
                        <IssueType>-</IssueType>
                        <ViolationType>-</ViolationType>
                        <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:232</SourceLocation>
                    </merlinL22>
                    <merlinL16>
                        <Name>merlinL16</Name>
                        <IssueType>-</IssueType>
                        <ViolationType>-</ViolationType>
                        <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:282</SourceLocation>
                    </merlinL16>
                </merlinL23>
                <merlinL15>
                    <Name>merlinL15</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:352</SourceLocation>
                    <merlinL14>
                        <Name>merlinL14</Name>
                        <IssueType>-</IssueType>
                        <ViolationType>-</ViolationType>
                        <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:301</SourceLocation>
                    </merlinL14>
                    <merlinL8>
                        <Name>merlinL8</Name>
                        <IssueType>-</IssueType>
                        <ViolationType>-</ViolationType>
                        <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:351</SourceLocation>
                    </merlinL8>
                </merlinL15>
            </SummaryOfLoopViolations>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>363</BRAM_18K>
            <DSP>16</DSP>
            <FF>18403</FF>
            <LUT>20575</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>4320</BRAM_18K>
            <DSP>6840</DSP>
            <FF>2364480</FF>
            <LUT>1182240</LUT>
            <URAM>960</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>kernel_2mm</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>kernel_2mm</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>kernel_2mm</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_tmp_AWVALID</name>
            <Object>merlin_gmem_kernel_2mm_32_tmp</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_tmp_AWREADY</name>
            <Object>merlin_gmem_kernel_2mm_32_tmp</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_tmp_AWADDR</name>
            <Object>merlin_gmem_kernel_2mm_32_tmp</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_tmp_AWID</name>
            <Object>merlin_gmem_kernel_2mm_32_tmp</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_tmp_AWLEN</name>
            <Object>merlin_gmem_kernel_2mm_32_tmp</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_tmp_AWSIZE</name>
            <Object>merlin_gmem_kernel_2mm_32_tmp</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_tmp_AWBURST</name>
            <Object>merlin_gmem_kernel_2mm_32_tmp</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_tmp_AWLOCK</name>
            <Object>merlin_gmem_kernel_2mm_32_tmp</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_tmp_AWCACHE</name>
            <Object>merlin_gmem_kernel_2mm_32_tmp</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_tmp_AWPROT</name>
            <Object>merlin_gmem_kernel_2mm_32_tmp</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_tmp_AWQOS</name>
            <Object>merlin_gmem_kernel_2mm_32_tmp</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_tmp_AWREGION</name>
            <Object>merlin_gmem_kernel_2mm_32_tmp</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_tmp_AWUSER</name>
            <Object>merlin_gmem_kernel_2mm_32_tmp</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_tmp_WVALID</name>
            <Object>merlin_gmem_kernel_2mm_32_tmp</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_tmp_WREADY</name>
            <Object>merlin_gmem_kernel_2mm_32_tmp</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_tmp_WDATA</name>
            <Object>merlin_gmem_kernel_2mm_32_tmp</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>256</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_tmp_WSTRB</name>
            <Object>merlin_gmem_kernel_2mm_32_tmp</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_tmp_WLAST</name>
            <Object>merlin_gmem_kernel_2mm_32_tmp</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_tmp_WID</name>
            <Object>merlin_gmem_kernel_2mm_32_tmp</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_tmp_WUSER</name>
            <Object>merlin_gmem_kernel_2mm_32_tmp</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_tmp_ARVALID</name>
            <Object>merlin_gmem_kernel_2mm_32_tmp</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_tmp_ARREADY</name>
            <Object>merlin_gmem_kernel_2mm_32_tmp</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_tmp_ARADDR</name>
            <Object>merlin_gmem_kernel_2mm_32_tmp</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_tmp_ARID</name>
            <Object>merlin_gmem_kernel_2mm_32_tmp</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_tmp_ARLEN</name>
            <Object>merlin_gmem_kernel_2mm_32_tmp</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_tmp_ARSIZE</name>
            <Object>merlin_gmem_kernel_2mm_32_tmp</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_tmp_ARBURST</name>
            <Object>merlin_gmem_kernel_2mm_32_tmp</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_tmp_ARLOCK</name>
            <Object>merlin_gmem_kernel_2mm_32_tmp</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_tmp_ARCACHE</name>
            <Object>merlin_gmem_kernel_2mm_32_tmp</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_tmp_ARPROT</name>
            <Object>merlin_gmem_kernel_2mm_32_tmp</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_tmp_ARQOS</name>
            <Object>merlin_gmem_kernel_2mm_32_tmp</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_tmp_ARREGION</name>
            <Object>merlin_gmem_kernel_2mm_32_tmp</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_tmp_ARUSER</name>
            <Object>merlin_gmem_kernel_2mm_32_tmp</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_tmp_RVALID</name>
            <Object>merlin_gmem_kernel_2mm_32_tmp</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_tmp_RREADY</name>
            <Object>merlin_gmem_kernel_2mm_32_tmp</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_tmp_RDATA</name>
            <Object>merlin_gmem_kernel_2mm_32_tmp</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>256</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_tmp_RLAST</name>
            <Object>merlin_gmem_kernel_2mm_32_tmp</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_tmp_RID</name>
            <Object>merlin_gmem_kernel_2mm_32_tmp</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_tmp_RUSER</name>
            <Object>merlin_gmem_kernel_2mm_32_tmp</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_tmp_RRESP</name>
            <Object>merlin_gmem_kernel_2mm_32_tmp</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_tmp_BVALID</name>
            <Object>merlin_gmem_kernel_2mm_32_tmp</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_tmp_BREADY</name>
            <Object>merlin_gmem_kernel_2mm_32_tmp</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_tmp_BRESP</name>
            <Object>merlin_gmem_kernel_2mm_32_tmp</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_tmp_BID</name>
            <Object>merlin_gmem_kernel_2mm_32_tmp</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_tmp_BUSER</name>
            <Object>merlin_gmem_kernel_2mm_32_tmp</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_0_AWVALID</name>
            <Object>merlin_gmem_kernel_2mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_0_AWREADY</name>
            <Object>merlin_gmem_kernel_2mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_0_AWADDR</name>
            <Object>merlin_gmem_kernel_2mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_0_AWID</name>
            <Object>merlin_gmem_kernel_2mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_0_AWLEN</name>
            <Object>merlin_gmem_kernel_2mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_0_AWSIZE</name>
            <Object>merlin_gmem_kernel_2mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_0_AWBURST</name>
            <Object>merlin_gmem_kernel_2mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_0_AWLOCK</name>
            <Object>merlin_gmem_kernel_2mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_0_AWCACHE</name>
            <Object>merlin_gmem_kernel_2mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_0_AWPROT</name>
            <Object>merlin_gmem_kernel_2mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_0_AWQOS</name>
            <Object>merlin_gmem_kernel_2mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_0_AWREGION</name>
            <Object>merlin_gmem_kernel_2mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_0_AWUSER</name>
            <Object>merlin_gmem_kernel_2mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_0_WVALID</name>
            <Object>merlin_gmem_kernel_2mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_0_WREADY</name>
            <Object>merlin_gmem_kernel_2mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_0_WDATA</name>
            <Object>merlin_gmem_kernel_2mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>256</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_0_WSTRB</name>
            <Object>merlin_gmem_kernel_2mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_0_WLAST</name>
            <Object>merlin_gmem_kernel_2mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_0_WID</name>
            <Object>merlin_gmem_kernel_2mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_0_WUSER</name>
            <Object>merlin_gmem_kernel_2mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_0_ARVALID</name>
            <Object>merlin_gmem_kernel_2mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_0_ARREADY</name>
            <Object>merlin_gmem_kernel_2mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_0_ARADDR</name>
            <Object>merlin_gmem_kernel_2mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_0_ARID</name>
            <Object>merlin_gmem_kernel_2mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_0_ARLEN</name>
            <Object>merlin_gmem_kernel_2mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_0_ARSIZE</name>
            <Object>merlin_gmem_kernel_2mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_0_ARBURST</name>
            <Object>merlin_gmem_kernel_2mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_0_ARLOCK</name>
            <Object>merlin_gmem_kernel_2mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_0_ARCACHE</name>
            <Object>merlin_gmem_kernel_2mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_0_ARPROT</name>
            <Object>merlin_gmem_kernel_2mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_0_ARQOS</name>
            <Object>merlin_gmem_kernel_2mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_0_ARREGION</name>
            <Object>merlin_gmem_kernel_2mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_0_ARUSER</name>
            <Object>merlin_gmem_kernel_2mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_0_RVALID</name>
            <Object>merlin_gmem_kernel_2mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_0_RREADY</name>
            <Object>merlin_gmem_kernel_2mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_0_RDATA</name>
            <Object>merlin_gmem_kernel_2mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>256</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_0_RLAST</name>
            <Object>merlin_gmem_kernel_2mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_0_RID</name>
            <Object>merlin_gmem_kernel_2mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_0_RUSER</name>
            <Object>merlin_gmem_kernel_2mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_0_RRESP</name>
            <Object>merlin_gmem_kernel_2mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_0_BVALID</name>
            <Object>merlin_gmem_kernel_2mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_0_BREADY</name>
            <Object>merlin_gmem_kernel_2mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_0_BRESP</name>
            <Object>merlin_gmem_kernel_2mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_0_BID</name>
            <Object>merlin_gmem_kernel_2mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_0_BUSER</name>
            <Object>merlin_gmem_kernel_2mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_1_AWVALID</name>
            <Object>merlin_gmem_kernel_2mm_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_1_AWREADY</name>
            <Object>merlin_gmem_kernel_2mm_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_1_AWADDR</name>
            <Object>merlin_gmem_kernel_2mm_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_1_AWID</name>
            <Object>merlin_gmem_kernel_2mm_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_1_AWLEN</name>
            <Object>merlin_gmem_kernel_2mm_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_1_AWSIZE</name>
            <Object>merlin_gmem_kernel_2mm_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_1_AWBURST</name>
            <Object>merlin_gmem_kernel_2mm_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_1_AWLOCK</name>
            <Object>merlin_gmem_kernel_2mm_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_1_AWCACHE</name>
            <Object>merlin_gmem_kernel_2mm_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_1_AWPROT</name>
            <Object>merlin_gmem_kernel_2mm_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_1_AWQOS</name>
            <Object>merlin_gmem_kernel_2mm_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_1_AWREGION</name>
            <Object>merlin_gmem_kernel_2mm_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_1_AWUSER</name>
            <Object>merlin_gmem_kernel_2mm_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_1_WVALID</name>
            <Object>merlin_gmem_kernel_2mm_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_1_WREADY</name>
            <Object>merlin_gmem_kernel_2mm_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_1_WDATA</name>
            <Object>merlin_gmem_kernel_2mm_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>128</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_1_WSTRB</name>
            <Object>merlin_gmem_kernel_2mm_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_1_WLAST</name>
            <Object>merlin_gmem_kernel_2mm_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_1_WID</name>
            <Object>merlin_gmem_kernel_2mm_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_1_WUSER</name>
            <Object>merlin_gmem_kernel_2mm_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_1_ARVALID</name>
            <Object>merlin_gmem_kernel_2mm_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_1_ARREADY</name>
            <Object>merlin_gmem_kernel_2mm_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_1_ARADDR</name>
            <Object>merlin_gmem_kernel_2mm_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_1_ARID</name>
            <Object>merlin_gmem_kernel_2mm_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_1_ARLEN</name>
            <Object>merlin_gmem_kernel_2mm_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_1_ARSIZE</name>
            <Object>merlin_gmem_kernel_2mm_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_1_ARBURST</name>
            <Object>merlin_gmem_kernel_2mm_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_1_ARLOCK</name>
            <Object>merlin_gmem_kernel_2mm_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_1_ARCACHE</name>
            <Object>merlin_gmem_kernel_2mm_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_1_ARPROT</name>
            <Object>merlin_gmem_kernel_2mm_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_1_ARQOS</name>
            <Object>merlin_gmem_kernel_2mm_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_1_ARREGION</name>
            <Object>merlin_gmem_kernel_2mm_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_1_ARUSER</name>
            <Object>merlin_gmem_kernel_2mm_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_1_RVALID</name>
            <Object>merlin_gmem_kernel_2mm_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_1_RREADY</name>
            <Object>merlin_gmem_kernel_2mm_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_1_RDATA</name>
            <Object>merlin_gmem_kernel_2mm_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>128</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_1_RLAST</name>
            <Object>merlin_gmem_kernel_2mm_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_1_RID</name>
            <Object>merlin_gmem_kernel_2mm_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_1_RUSER</name>
            <Object>merlin_gmem_kernel_2mm_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_1_RRESP</name>
            <Object>merlin_gmem_kernel_2mm_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_1_BVALID</name>
            <Object>merlin_gmem_kernel_2mm_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_1_BREADY</name>
            <Object>merlin_gmem_kernel_2mm_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_1_BRESP</name>
            <Object>merlin_gmem_kernel_2mm_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_1_BID</name>
            <Object>merlin_gmem_kernel_2mm_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_1_BUSER</name>
            <Object>merlin_gmem_kernel_2mm_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_2_AWVALID</name>
            <Object>merlin_gmem_kernel_2mm_32_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_2_AWREADY</name>
            <Object>merlin_gmem_kernel_2mm_32_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_2_AWADDR</name>
            <Object>merlin_gmem_kernel_2mm_32_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_2_AWID</name>
            <Object>merlin_gmem_kernel_2mm_32_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_2_AWLEN</name>
            <Object>merlin_gmem_kernel_2mm_32_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_2_AWSIZE</name>
            <Object>merlin_gmem_kernel_2mm_32_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_2_AWBURST</name>
            <Object>merlin_gmem_kernel_2mm_32_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_2_AWLOCK</name>
            <Object>merlin_gmem_kernel_2mm_32_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_2_AWCACHE</name>
            <Object>merlin_gmem_kernel_2mm_32_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_2_AWPROT</name>
            <Object>merlin_gmem_kernel_2mm_32_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_2_AWQOS</name>
            <Object>merlin_gmem_kernel_2mm_32_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_2_AWREGION</name>
            <Object>merlin_gmem_kernel_2mm_32_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_2_AWUSER</name>
            <Object>merlin_gmem_kernel_2mm_32_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_2_WVALID</name>
            <Object>merlin_gmem_kernel_2mm_32_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_2_WREADY</name>
            <Object>merlin_gmem_kernel_2mm_32_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_2_WDATA</name>
            <Object>merlin_gmem_kernel_2mm_32_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>256</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_2_WSTRB</name>
            <Object>merlin_gmem_kernel_2mm_32_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_2_WLAST</name>
            <Object>merlin_gmem_kernel_2mm_32_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_2_WID</name>
            <Object>merlin_gmem_kernel_2mm_32_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_2_WUSER</name>
            <Object>merlin_gmem_kernel_2mm_32_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_2_ARVALID</name>
            <Object>merlin_gmem_kernel_2mm_32_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_2_ARREADY</name>
            <Object>merlin_gmem_kernel_2mm_32_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_2_ARADDR</name>
            <Object>merlin_gmem_kernel_2mm_32_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_2_ARID</name>
            <Object>merlin_gmem_kernel_2mm_32_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_2_ARLEN</name>
            <Object>merlin_gmem_kernel_2mm_32_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_2_ARSIZE</name>
            <Object>merlin_gmem_kernel_2mm_32_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_2_ARBURST</name>
            <Object>merlin_gmem_kernel_2mm_32_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_2_ARLOCK</name>
            <Object>merlin_gmem_kernel_2mm_32_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_2_ARCACHE</name>
            <Object>merlin_gmem_kernel_2mm_32_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_2_ARPROT</name>
            <Object>merlin_gmem_kernel_2mm_32_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_2_ARQOS</name>
            <Object>merlin_gmem_kernel_2mm_32_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_2_ARREGION</name>
            <Object>merlin_gmem_kernel_2mm_32_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_2_ARUSER</name>
            <Object>merlin_gmem_kernel_2mm_32_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_2_RVALID</name>
            <Object>merlin_gmem_kernel_2mm_32_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_2_RREADY</name>
            <Object>merlin_gmem_kernel_2mm_32_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_2_RDATA</name>
            <Object>merlin_gmem_kernel_2mm_32_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>256</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_2_RLAST</name>
            <Object>merlin_gmem_kernel_2mm_32_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_2_RID</name>
            <Object>merlin_gmem_kernel_2mm_32_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_2_RUSER</name>
            <Object>merlin_gmem_kernel_2mm_32_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_2_RRESP</name>
            <Object>merlin_gmem_kernel_2mm_32_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_2_BVALID</name>
            <Object>merlin_gmem_kernel_2mm_32_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_2_BREADY</name>
            <Object>merlin_gmem_kernel_2mm_32_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_2_BRESP</name>
            <Object>merlin_gmem_kernel_2mm_32_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_2_BID</name>
            <Object>merlin_gmem_kernel_2mm_32_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_2_BUSER</name>
            <Object>merlin_gmem_kernel_2mm_32_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_D_AWVALID</name>
            <Object>merlin_gmem_kernel_2mm_32_D</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_D_AWREADY</name>
            <Object>merlin_gmem_kernel_2mm_32_D</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_D_AWADDR</name>
            <Object>merlin_gmem_kernel_2mm_32_D</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_D_AWID</name>
            <Object>merlin_gmem_kernel_2mm_32_D</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_D_AWLEN</name>
            <Object>merlin_gmem_kernel_2mm_32_D</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_D_AWSIZE</name>
            <Object>merlin_gmem_kernel_2mm_32_D</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_D_AWBURST</name>
            <Object>merlin_gmem_kernel_2mm_32_D</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_D_AWLOCK</name>
            <Object>merlin_gmem_kernel_2mm_32_D</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_D_AWCACHE</name>
            <Object>merlin_gmem_kernel_2mm_32_D</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_D_AWPROT</name>
            <Object>merlin_gmem_kernel_2mm_32_D</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_D_AWQOS</name>
            <Object>merlin_gmem_kernel_2mm_32_D</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_D_AWREGION</name>
            <Object>merlin_gmem_kernel_2mm_32_D</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_D_AWUSER</name>
            <Object>merlin_gmem_kernel_2mm_32_D</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_D_WVALID</name>
            <Object>merlin_gmem_kernel_2mm_32_D</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_D_WREADY</name>
            <Object>merlin_gmem_kernel_2mm_32_D</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_D_WDATA</name>
            <Object>merlin_gmem_kernel_2mm_32_D</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_D_WSTRB</name>
            <Object>merlin_gmem_kernel_2mm_32_D</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_D_WLAST</name>
            <Object>merlin_gmem_kernel_2mm_32_D</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_D_WID</name>
            <Object>merlin_gmem_kernel_2mm_32_D</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_D_WUSER</name>
            <Object>merlin_gmem_kernel_2mm_32_D</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_D_ARVALID</name>
            <Object>merlin_gmem_kernel_2mm_32_D</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_D_ARREADY</name>
            <Object>merlin_gmem_kernel_2mm_32_D</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_D_ARADDR</name>
            <Object>merlin_gmem_kernel_2mm_32_D</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_D_ARID</name>
            <Object>merlin_gmem_kernel_2mm_32_D</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_D_ARLEN</name>
            <Object>merlin_gmem_kernel_2mm_32_D</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_D_ARSIZE</name>
            <Object>merlin_gmem_kernel_2mm_32_D</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_D_ARBURST</name>
            <Object>merlin_gmem_kernel_2mm_32_D</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_D_ARLOCK</name>
            <Object>merlin_gmem_kernel_2mm_32_D</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_D_ARCACHE</name>
            <Object>merlin_gmem_kernel_2mm_32_D</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_D_ARPROT</name>
            <Object>merlin_gmem_kernel_2mm_32_D</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_D_ARQOS</name>
            <Object>merlin_gmem_kernel_2mm_32_D</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_D_ARREGION</name>
            <Object>merlin_gmem_kernel_2mm_32_D</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_D_ARUSER</name>
            <Object>merlin_gmem_kernel_2mm_32_D</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_D_RVALID</name>
            <Object>merlin_gmem_kernel_2mm_32_D</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_D_RREADY</name>
            <Object>merlin_gmem_kernel_2mm_32_D</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_D_RDATA</name>
            <Object>merlin_gmem_kernel_2mm_32_D</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_D_RLAST</name>
            <Object>merlin_gmem_kernel_2mm_32_D</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_D_RID</name>
            <Object>merlin_gmem_kernel_2mm_32_D</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_D_RUSER</name>
            <Object>merlin_gmem_kernel_2mm_32_D</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_D_RRESP</name>
            <Object>merlin_gmem_kernel_2mm_32_D</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_D_BVALID</name>
            <Object>merlin_gmem_kernel_2mm_32_D</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_D_BREADY</name>
            <Object>merlin_gmem_kernel_2mm_32_D</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_D_BRESP</name>
            <Object>merlin_gmem_kernel_2mm_32_D</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_D_BID</name>
            <Object>merlin_gmem_kernel_2mm_32_D</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_2mm_32_D_BUSER</name>
            <Object>merlin_gmem_kernel_2mm_32_D</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="4">
            <ModuleName>kernel_2mm</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_merlin_memcpy_0_1_fu_364</InstName>
                    <ModuleName>merlin_memcpy_0_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>364</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_merlin_memcpy_0_1_Pipeline_merlinL0_fu_55</InstName>
                            <ModuleName>merlin_memcpy_0_1_Pipeline_merlinL0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>55</ID>
                            <BindInstances>i_12_fu_225_p2 add_ln27_2_fu_244_p2 add_ln27_3_fu_308_p2 add_ln27_4_fu_338_p2 sub_ln27_fu_370_p2 add_ln27_fu_383_p2 mac_muladd_10s_7ns_8s_14_4_1_U3 mac_muladd_10s_7ns_8s_14_4_1_U3 add_ln18_fu_270_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>grp_merlin_memcpy_1_1_fu_374</InstName>
                    <ModuleName>merlin_memcpy_1_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>374</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_merlin_memcpy_1_1_Pipeline_merlinL1_fu_55</InstName>
                            <ModuleName>merlin_memcpy_1_1_Pipeline_merlinL1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>55</ID>
                            <BindInstances>i_11_fu_224_p2 add_ln46_3_fu_246_p2 add_ln46_4_fu_262_p2 add_ln46_5_fu_312_p2 mac_muladd_7ns_6ns_12ns_12_4_1_U19 mac_muladd_7ns_6ns_12ns_12_4_1_U19 add_ln37_fu_415_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>grp_merlin_memcpy_2_1_fu_384</InstName>
                    <ModuleName>merlin_memcpy_2_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>384</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_merlin_memcpy_2_1_Pipeline_merlinL2_fu_62</InstName>
                            <ModuleName>merlin_memcpy_2_1_Pipeline_merlinL2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>62</ID>
                            <BindInstances>i_10_fu_171_p2 add_ln62_fu_236_p2 add_ln65_5_fu_281_p2 add_ln65_2_fu_301_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>mul_2ns_7ns_7_1_1_U38</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_2mm_Pipeline_merlinL21_merlinL20_merlinL19_merlinL18_fu_395</InstName>
                    <ModuleName>kernel_2mm_Pipeline_merlinL21_merlinL20_merlinL19_merlinL18</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>395</ID>
                    <BindInstances>add_ln237_1_fu_347_p2 add_ln237_fu_311_p2 add_ln243_fu_451_p2 add_ln248_fu_476_p2 add_ln274_fu_335_p2 mac_muladd_10s_7ns_7ns_14_4_1_U47 mac_muladd_2ns_6ns_6ns_8_4_1_U49 mac_muladd_2ns_6ns_6ns_8_4_1_U49 mac_muladd_7ns_6ns_6ns_13_4_1_U48 mac_muladd_7ns_6ns_6ns_13_4_1_U48 mac_muladd_10s_7ns_7ns_14_4_1_U47 add_ln255_fu_499_p2 add_ln248_1_fu_510_p2 add_ln243_1_fu_618_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_merlin_memcpy_3_1_fu_408</InstName>
                    <ModuleName>merlin_memcpy_3_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>408</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_merlin_memcpy_3_1_Pipeline_merlinL3_fu_62</InstName>
                            <ModuleName>merlin_memcpy_3_1_Pipeline_merlinL3</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>62</ID>
                            <BindInstances>i_9_fu_178_p2 add_ln81_fu_190_p2 add_ln84_5_fu_210_p2 add_ln84_2_fu_230_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>mul_2ns_7ns_7_1_1_U67</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_merlin_memcpy_4_1_fu_419</InstName>
                    <ModuleName>merlin_memcpy_4_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>419</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_merlin_memcpy_4_1_Pipeline_merlinL4_fu_53</InstName>
                            <ModuleName>merlin_memcpy_4_1_Pipeline_merlinL4</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>53</ID>
                            <BindInstances>i_8_fu_169_p2 mul_15ns_17ns_31_1_1_U74 mul_15ns_17ns_31_1_1_U75 sub_ln103_fu_274_p2 ama_addmuladd_9s_3ns_7ns_8s_15_4_1_U77 ama_addmuladd_9s_3ns_7ns_8s_15_4_1_U77 ama_addmuladd_9s_3ns_7ns_8s_15_4_1_U77</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>grp_merlin_memcpy_5_1_fu_428</InstName>
                    <ModuleName>merlin_memcpy_5_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>428</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_merlin_memcpy_5_1_Pipeline_merlinL5_fu_53</InstName>
                            <ModuleName>merlin_memcpy_5_1_Pipeline_merlinL5</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>53</ID>
                            <BindInstances>i_6_fu_212_p2 add_ln122_3_fu_231_p2 add_ln122_4_fu_247_p2 add_ln122_5_fu_285_p2 mac_muladd_7ns_6ns_13ns_13_4_1_U90 mac_muladd_7ns_6ns_13ns_13_4_1_U90 add_ln113_fu_386_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>grp_merlin_memcpy_6_1_fu_437</InstName>
                    <ModuleName>merlin_memcpy_6_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>437</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_merlin_memcpy_6_1_Pipeline_merlinL6_fu_79</InstName>
                            <ModuleName>merlin_memcpy_6_1_Pipeline_merlinL6</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>79</ID>
                            <BindInstances>i_4_fu_138_p2 add_ln138_fu_161_p2 add_ln141_3_fu_185_p2 add_ln141_fu_205_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>mul_2ns_7ns_8_1_1_U105 add_ln136_fu_101_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_2mm_Pipeline_merlinL13_merlinL12_merlinL11_merlinL10_fu_448</InstName>
                    <ModuleName>kernel_2mm_Pipeline_merlinL13_merlinL12_merlinL11_merlinL10</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>448</ID>
                    <BindInstances>add_ln306_1_fu_280_p2 add_ln306_fu_289_p2 add_ln312_fu_436_p2 add_ln317_fu_461_p2 add_ln343_fu_404_p2 mul_10s_8ns_15_1_1_U114 mac_muladd_2ns_6ns_6ns_8_4_1_U115 mac_muladd_2ns_6ns_6ns_8_4_1_U115 mac_muladd_7ns_6ns_6ns_13_4_1_U116 mac_muladd_7ns_6ns_6ns_13_4_1_U116 add_ln343_4_fu_481_p2 add_ln324_fu_492_p2 add_ln317_1_fu_595_p2 add_ln312_1_fu_616_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_merlin_memcpy_7_1_fu_459</InstName>
                    <ModuleName>merlin_memcpy_7_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>459</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_merlin_memcpy_7_1_Pipeline_merlinL7_fu_82</InstName>
                            <ModuleName>merlin_memcpy_7_1_Pipeline_merlinL7</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>82</ID>
                            <BindInstances>i_2_fu_143_p2 add_ln157_fu_155_p2 add_ln160_3_fu_175_p2 add_ln160_fu_195_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>mul_2ns_7ns_8_1_1_U129 add_ln155_fu_104_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>B_12_0_buf_U B_12_0_buf_1_U B_12_0_buf_2_U A_12_0_buf_U A_12_0_buf_1_U A_12_0_buf_2_U C_13_0_buf_U C_13_0_buf_1_U tmp_13_0_buf_U tmp_13_0_buf_1_U tmp_buf_U D_buf_U add_ln225_1_fu_486_p2 add_ln225_fu_498_p2 sub_ln274_fu_520_p2 add_ln232_fu_532_p2 add_ln233_1_fu_538_p2 add_ln233_fu_548_p2 fmul_32ns_32ns_32_4_max_dsp_1_U136 fmul_32ns_32ns_32_4_max_dsp_1_U136 fmul_32ns_32ns_32_4_max_dsp_1_U136 add_ln294_1_fu_606_p2 add_ln294_fu_618_p2 sub_ln343_fu_640_p2 add_ln301_fu_652_p2 add_ln302_1_fu_658_p2 add_ln302_fu_668_p2 add_ln351_fu_680_p2 add_ln352_1_fu_686_p2 add_ln352_fu_696_p2 control_s_axi_U merlin_gmem_kernel_2mm_32_0_m_axi_U merlin_gmem_kernel_2mm_32_1_m_axi_U merlin_gmem_kernel_2mm_32_2_m_axi_U merlin_gmem_kernel_2mm_32_D_m_axi_U merlin_gmem_kernel_2mm_32_tmp_m_axi_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>merlin_memcpy_0_1_Pipeline_merlinL0</Name>
            <Loops>
                <merlinL0/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>37819</Best-caseLatency>
                    <Average-caseLatency>37819</Average-caseLatency>
                    <Worst-caseLatency>37819</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.151 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.151 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.151 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>37819</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <merlinL0>
                        <Name>merlinL0</Name>
                        <Slack>2.92</Slack>
                        <TripCount>37800</TripCount>
                        <Latency>37817</Latency>
                        <AbsoluteTimeLatency>0.151 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>19</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </merlinL0>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:18</SourceLocation>
                    <SummaryOfLoopViolations>
                        <merlinL0>
                            <Name>merlinL0</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:27</SourceLocation>
                        </merlinL0>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1556</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>951</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL0" OPTYPE="add" PRAGMA="" RTLNAME="i_12_fu_225_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:22" STORAGESUBTYPE="" URAM="0" VARIABLE="i_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_2_fu_244_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:27" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln27_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_3_fu_308_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:27" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln27_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_4_fu_338_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:27" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln27_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln27_fu_370_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:27" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_fu_383_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:27" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="merlinL0" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_7ns_8s_14_4_1_U3" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:27" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="merlinL0" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_7ns_8s_14_4_1_U3" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:27" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln27_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_fu_270_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:18" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln18"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merlin_memcpy_0_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>37891</Best-caseLatency>
                    <Average-caseLatency>37891</Average-caseLatency>
                    <Worst-caseLatency>37891</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.152 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.152 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.152 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>37891</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:22</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1689</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1430</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>merlin_memcpy_1_1_Pipeline_merlinL1</Name>
            <Loops>
                <merlinL1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>39918</Best-caseLatency>
                    <Average-caseLatency>39918</Average-caseLatency>
                    <Worst-caseLatency>39918</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.160 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.160 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.160 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>39918</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <merlinL1>
                        <Name>merlinL1</Name>
                        <Slack>2.92</Slack>
                        <TripCount>39900</TripCount>
                        <Latency>39916</Latency>
                        <AbsoluteTimeLatency>0.160 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>18</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </merlinL1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:37</SourceLocation>
                    <SummaryOfLoopViolations>
                        <merlinL1>
                            <Name>merlinL1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:41</SourceLocation>
                        </merlinL1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1232</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>906</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL1" OPTYPE="add" PRAGMA="" RTLNAME="i_11_fu_224_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:41" STORAGESUBTYPE="" URAM="0" VARIABLE="i_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_3_fu_246_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:46" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln46_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_4_fu_262_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:46" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln46_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_5_fu_312_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:46" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln46_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="merlinL1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_7ns_6ns_12ns_12_4_1_U19" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:46" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="merlinL1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_7ns_6ns_12ns_12_4_1_U19" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:46" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_fu_415_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:37" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln37"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merlin_memcpy_1_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>39990</Best-caseLatency>
                    <Average-caseLatency>39990</Average-caseLatency>
                    <Worst-caseLatency>39990</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.160 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.160 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.160 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>39990</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:41</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1366</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1385</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>merlin_memcpy_2_1_Pipeline_merlinL2</Name>
            <Loops>
                <merlinL2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>264</Best-caseLatency>
                    <Average-caseLatency>264</Average-caseLatency>
                    <Worst-caseLatency>264</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.056 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.056 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.056 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>264</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <merlinL2>
                        <Name>merlinL2</Name>
                        <Slack>2.92</Slack>
                        <TripCount>190</TripCount>
                        <Latency>262</Latency>
                        <AbsoluteTimeLatency>1.048 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>74</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </merlinL2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:56</SourceLocation>
                    <SummaryOfLoopViolations>
                        <merlinL2>
                            <Name>merlinL2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:60</SourceLocation>
                        </merlinL2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>571</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1329</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL2" OPTYPE="add" PRAGMA="" RTLNAME="i_10_fu_171_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:60" STORAGESUBTYPE="" URAM="0" VARIABLE="i_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_fu_236_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:62" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_5_fu_281_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:65" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln65_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_2_fu_301_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:65" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln65_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merlin_memcpy_2_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>265</Best-caseLatency>
                    <Average-caseLatency>265</Average-caseLatency>
                    <Worst-caseLatency>265</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.060 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.060 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.060 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>265</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:65</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>597</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1394</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2ns_7ns_7_1_1_U38" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:65" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln65"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_2mm_Pipeline_merlinL21_merlinL20_merlinL19_merlinL18</Name>
            <Loops>
                <merlinL21_merlinL20_merlinL19_merlinL18/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.764</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>837915</Best-caseLatency>
                    <Average-caseLatency>837915</Average-caseLatency>
                    <Worst-caseLatency>837915</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.352 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.352 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.352 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>837915</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <merlinL21_merlinL20_merlinL19_merlinL18>
                        <Name>merlinL21_merlinL20_merlinL19_merlinL18</Name>
                        <Slack>2.92</Slack>
                        <TripCount>39900</TripCount>
                        <Latency>837913</Latency>
                        <AbsoluteTimeLatency>3.352 ms</AbsoluteTimeLatency>
                        <PipelineII>21</PipelineII>
                        <PipelineDepth>35</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </merlinL21_merlinL20_merlinL19_merlinL18>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:204</SourceLocation>
                    <SummaryOfLoopViolations>
                        <merlinL21_merlinL20_merlinL19_merlinL18>
                            <Name>merlinL21_merlinL20_merlinL19_merlinL18</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:248</SourceLocation>
                        </merlinL21_merlinL20_merlinL19_merlinL18>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>3</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>589</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>699</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL21_merlinL20_merlinL19_merlinL18" OPTYPE="add" PRAGMA="" RTLNAME="add_ln237_1_fu_347_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:237" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln237_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL21_merlinL20_merlinL19_merlinL18" OPTYPE="add" PRAGMA="" RTLNAME="add_ln237_fu_311_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:237" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln237"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL21_merlinL20_merlinL19_merlinL18" OPTYPE="add" PRAGMA="" RTLNAME="add_ln243_fu_451_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:243" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln243"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL21_merlinL20_merlinL19_merlinL18" OPTYPE="add" PRAGMA="" RTLNAME="add_ln248_fu_476_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:248" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln248"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL21_merlinL20_merlinL19_merlinL18" OPTYPE="add" PRAGMA="" RTLNAME="add_ln274_fu_335_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:274" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln274"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="merlinL21_merlinL20_merlinL19_merlinL18" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_7ns_7ns_14_4_1_U47" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:253" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln253_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="merlinL21_merlinL20_merlinL19_merlinL18" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_2ns_6ns_6ns_8_4_1_U49" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:253" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln253"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="merlinL21_merlinL20_merlinL19_merlinL18" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_2ns_6ns_6ns_8_4_1_U49" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:253" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln253"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="merlinL21_merlinL20_merlinL19_merlinL18" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_7ns_6ns_6ns_13_4_1_U48" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:274" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln274"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="merlinL21_merlinL20_merlinL19_merlinL18" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_7ns_6ns_6ns_13_4_1_U48" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:274" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln274_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="merlinL21_merlinL20_merlinL19_merlinL18" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_7ns_7ns_14_4_1_U47" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:274" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln274_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL21_merlinL20_merlinL19_merlinL18" OPTYPE="add" PRAGMA="" RTLNAME="add_ln255_fu_499_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:255" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln255"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL21_merlinL20_merlinL19_merlinL18" OPTYPE="add" PRAGMA="" RTLNAME="add_ln248_1_fu_510_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:248" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln248_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL21_merlinL20_merlinL19_merlinL18" OPTYPE="add" PRAGMA="" RTLNAME="add_ln243_1_fu_618_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:243" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln243_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merlin_memcpy_3_1_Pipeline_merlinL3</Name>
            <Loops>
                <merlinL3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>261</Best-caseLatency>
                    <Average-caseLatency>261</Average-caseLatency>
                    <Worst-caseLatency>261</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.044 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.044 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.044 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>261</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <merlinL3>
                        <Name>merlinL3</Name>
                        <Slack>2.92</Slack>
                        <TripCount>190</TripCount>
                        <Latency>259</Latency>
                        <AbsoluteTimeLatency>1.036 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>71</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </merlinL3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:75</SourceLocation>
                    <SummaryOfLoopViolations>
                        <merlinL3>
                            <Name>merlinL3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:79</SourceLocation>
                        </merlinL3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>552</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1400</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL3" OPTYPE="add" PRAGMA="" RTLNAME="i_9_fu_178_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:79" STORAGESUBTYPE="" URAM="0" VARIABLE="i_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln81_fu_190_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:81" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln84_5_fu_210_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:84" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln84_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln84_2_fu_230_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:84" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln84_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merlin_memcpy_3_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>262</Best-caseLatency>
                    <Average-caseLatency>262</Average-caseLatency>
                    <Worst-caseLatency>262</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.048 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.048 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.048 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>262</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:84</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>578</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1474</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2ns_7ns_7_1_1_U67" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:84" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln84"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merlin_memcpy_4_1_Pipeline_merlinL4</Name>
            <Loops>
                <merlinL4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>34220</Best-caseLatency>
                    <Average-caseLatency>34220</Average-caseLatency>
                    <Worst-caseLatency>34220</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.137 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.137 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.137 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>34220</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <merlinL4>
                        <Name>merlinL4</Name>
                        <Slack>2.92</Slack>
                        <TripCount>34200</TripCount>
                        <Latency>34218</Latency>
                        <AbsoluteTimeLatency>0.137 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>20</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </merlinL4>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:94</SourceLocation>
                    <SummaryOfLoopViolations>
                        <merlinL4>
                            <Name>merlinL4</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:98</SourceLocation>
                        </merlinL4>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>3</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1746</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>875</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL4" OPTYPE="add" PRAGMA="" RTLNAME="i_8_fu_169_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:98" STORAGESUBTYPE="" URAM="0" VARIABLE="i_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="merlinL4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_15ns_17ns_31_1_1_U74" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:103" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="merlinL4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_15ns_17ns_31_1_1_U75" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:103" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln103_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL4" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln103_fu_274_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:103" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="merlinL4" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_9s_3ns_7ns_8s_15_4_1_U77" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:103" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="merlinL4" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_9s_3ns_7ns_8s_15_4_1_U77" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:103" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln103_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="merlinL4" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_9s_3ns_7ns_8s_15_4_1_U77" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:103" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln103_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merlin_memcpy_4_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>34292</Best-caseLatency>
                    <Average-caseLatency>34292</Average-caseLatency>
                    <Worst-caseLatency>34292</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.137 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.137 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.137 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>34292</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:98</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>3</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1879</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1354</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>merlin_memcpy_5_1_Pipeline_merlinL5</Name>
            <Loops>
                <merlinL5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>41819</Best-caseLatency>
                    <Average-caseLatency>41819</Average-caseLatency>
                    <Worst-caseLatency>41819</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.167 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.167 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.167 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>41819</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <merlinL5>
                        <Name>merlinL5</Name>
                        <Slack>2.92</Slack>
                        <TripCount>41800</TripCount>
                        <Latency>41817</Latency>
                        <AbsoluteTimeLatency>0.167 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>19</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </merlinL5>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:113</SourceLocation>
                    <SummaryOfLoopViolations>
                        <merlinL5>
                            <Name>merlinL5</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:122</SourceLocation>
                        </merlinL5>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1359</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>845</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL5" OPTYPE="add" PRAGMA="" RTLNAME="i_6_fu_212_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:117" STORAGESUBTYPE="" URAM="0" VARIABLE="i_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln122_3_fu_231_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:122" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln122_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln122_4_fu_247_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:122" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln122_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln122_5_fu_285_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:122" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln122_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="merlinL5" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_7ns_6ns_13ns_13_4_1_U90" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:122" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln122"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="merlinL5" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_7ns_6ns_13ns_13_4_1_U90" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:122" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln122"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln113_fu_386_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:113" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln113"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merlin_memcpy_5_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>41891</Best-caseLatency>
                    <Average-caseLatency>41891</Average-caseLatency>
                    <Worst-caseLatency>41891</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.168 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.168 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.168 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>41891</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:117</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1492</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1324</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>merlin_memcpy_6_1_Pipeline_merlinL6</Name>
            <Loops>
                <merlinL6/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>223</Best-caseLatency>
                    <Average-caseLatency>223</Average-caseLatency>
                    <Worst-caseLatency>223</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.892 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.892 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.892 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>223</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <merlinL6>
                        <Name>merlinL6</Name>
                        <Slack>2.92</Slack>
                        <TripCount>220</TripCount>
                        <Latency>221</Latency>
                        <AbsoluteTimeLatency>0.884 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </merlinL6>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:132</SourceLocation>
                    <SummaryOfLoopViolations>
                        <merlinL6>
                            <Name>merlinL6</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:136</SourceLocation>
                        </merlinL6>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>70</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>210</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL6" OPTYPE="add" PRAGMA="" RTLNAME="i_4_fu_138_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:136" STORAGESUBTYPE="" URAM="0" VARIABLE="i_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln138_fu_161_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:138" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln138"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln141_3_fu_185_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:141" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln141_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln141_fu_205_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:141" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln141"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merlin_memcpy_6_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>296</Best-caseLatency>
                    <Average-caseLatency>296</Average-caseLatency>
                    <Worst-caseLatency>296</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.184 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.184 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.184 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>296</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:141</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>215</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>799</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2ns_7ns_8_1_1_U105" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:141" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln141"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln136_fu_101_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:136" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln136"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_2mm_Pipeline_merlinL13_merlinL12_merlinL11_merlinL10</Name>
            <Loops>
                <merlinL13_merlinL12_merlinL11_merlinL10/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.729</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>877812</Best-caseLatency>
                    <Average-caseLatency>877812</Average-caseLatency>
                    <Worst-caseLatency>877812</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.511 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.511 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.511 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>877812</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <merlinL13_merlinL12_merlinL11_merlinL10>
                        <Name>merlinL13_merlinL12_merlinL11_merlinL10</Name>
                        <Slack>2.92</Slack>
                        <TripCount>62700</TripCount>
                        <Latency>877810</Latency>
                        <AbsoluteTimeLatency>3.511 ms</AbsoluteTimeLatency>
                        <PipelineII>14</PipelineII>
                        <PipelineDepth>25</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </merlinL13_merlinL12_merlinL11_merlinL10>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:204</SourceLocation>
                    <SummaryOfLoopViolations>
                        <merlinL13_merlinL12_merlinL11_merlinL10>
                            <Name>merlinL13_merlinL12_merlinL11_merlinL10</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:317</SourceLocation>
                        </merlinL13_merlinL12_merlinL11_merlinL10>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>2</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>478</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>711</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL13_merlinL12_merlinL11_merlinL10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln306_1_fu_280_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:306" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln306_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL13_merlinL12_merlinL11_merlinL10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln306_fu_289_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:306" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln306"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL13_merlinL12_merlinL11_merlinL10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln312_fu_436_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:312" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln312"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL13_merlinL12_merlinL11_merlinL10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln317_fu_461_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:317" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln317"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL13_merlinL12_merlinL11_merlinL10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln343_fu_404_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:343" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln343"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="merlinL13_merlinL12_merlinL11_merlinL10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_8ns_15_1_1_U114" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:322" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln322_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="merlinL13_merlinL12_merlinL11_merlinL10" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_2ns_6ns_6ns_8_4_1_U115" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:322" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln322"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="merlinL13_merlinL12_merlinL11_merlinL10" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_2ns_6ns_6ns_8_4_1_U115" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:322" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln322"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="merlinL13_merlinL12_merlinL11_merlinL10" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_7ns_6ns_6ns_13_4_1_U116" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:343" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln343"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="merlinL13_merlinL12_merlinL11_merlinL10" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_7ns_6ns_6ns_13_4_1_U116" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:343" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln343_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL13_merlinL12_merlinL11_merlinL10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln343_4_fu_481_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:343" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln343_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL13_merlinL12_merlinL11_merlinL10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln324_fu_492_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:324" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln324"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL13_merlinL12_merlinL11_merlinL10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln317_1_fu_595_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:317" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln317_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL13_merlinL12_merlinL11_merlinL10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln312_1_fu_616_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:312" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln312_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merlin_memcpy_7_1_Pipeline_merlinL7</Name>
            <Loops>
                <merlinL7/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>223</Best-caseLatency>
                    <Average-caseLatency>223</Average-caseLatency>
                    <Worst-caseLatency>223</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.892 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.892 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.892 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>223</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <merlinL7>
                        <Name>merlinL7</Name>
                        <Slack>2.92</Slack>
                        <TripCount>220</TripCount>
                        <Latency>221</Latency>
                        <AbsoluteTimeLatency>0.884 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </merlinL7>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:151</SourceLocation>
                    <SummaryOfLoopViolations>
                        <merlinL7>
                            <Name>merlinL7</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:155</SourceLocation>
                        </merlinL7>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>71</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>210</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL7" OPTYPE="add" PRAGMA="" RTLNAME="i_2_fu_143_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:155" STORAGESUBTYPE="" URAM="0" VARIABLE="i_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln157_fu_155_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:157" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln157"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln160_3_fu_175_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:160" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln160_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln160_fu_195_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:160" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln160"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merlin_memcpy_7_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>294</Best-caseLatency>
                    <Average-caseLatency>294</Average-caseLatency>
                    <Worst-caseLatency>294</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.176 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.176 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.176 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>294</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:160</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>214</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>809</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2ns_7ns_8_1_1_U129" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:160" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln160"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln155_fu_104_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:155" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln155"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_2mm</Name>
            <Loops>
                <merlinL23>
                    <merlinL22/>
                    <merlinL16/>
                </merlinL23>
                <merlinL15>
                    <merlinL14/>
                    <merlinL8/>
                </merlinL15>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>103228487</Best-caseLatency>
                    <Average-caseLatency>103228487</Average-caseLatency>
                    <Worst-caseLatency>103228487</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.413 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.413 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.413 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>103228488</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <merlinL23>
                        <Name>merlinL23</Name>
                        <Slack>2.92</Slack>
                        <TripCount>60</TripCount>
                        <Latency>50370720</Latency>
                        <AbsoluteTimeLatency>0.201 sec</AbsoluteTimeLatency>
                        <IterationLatency>839512</IterationLatency>
                        <PipelineDepth>839512</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_kernel_2mm_Pipeline_merlinL21_merlinL20_merlinL19_merlinL18_fu_395</Instance>
                        </InstanceList>
                        <merlinL22>
                            <Name>merlinL22</Name>
                            <Slack>2.92</Slack>
                            <TripCount>3</TripCount>
                            <Latency>801</Latency>
                            <AbsoluteTimeLatency>3.204 us</AbsoluteTimeLatency>
                            <IterationLatency>267</IterationLatency>
                            <PipelineDepth>267</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList>
                                <Instance>grp_merlin_memcpy_2_1_fu_384</Instance>
                            </InstanceList>
                        </merlinL22>
                        <merlinL16>
                            <Name>merlinL16</Name>
                            <Slack>2.92</Slack>
                            <TripCount>3</TripCount>
                            <Latency>792</Latency>
                            <AbsoluteTimeLatency>3.168 us</AbsoluteTimeLatency>
                            <IterationLatency>264</IterationLatency>
                            <PipelineDepth>264</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList>
                                <Instance>grp_merlin_memcpy_3_1_fu_408</Instance>
                            </InstanceList>
                        </merlinL16>
                    </merlinL23>
                    <merlinL15>
                        <Name>merlinL15</Name>
                        <Slack>2.92</Slack>
                        <TripCount>60</TripCount>
                        <Latency>52775880</Latency>
                        <AbsoluteTimeLatency>0.211 sec</AbsoluteTimeLatency>
                        <IterationLatency>879598</IterationLatency>
                        <PipelineDepth>879598</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_kernel_2mm_Pipeline_merlinL13_merlinL12_merlinL11_merlinL10_fu_448</Instance>
                        </InstanceList>
                        <merlinL14>
                            <Name>merlinL14</Name>
                            <Slack>2.92</Slack>
                            <TripCount>3</TripCount>
                            <Latency>894</Latency>
                            <AbsoluteTimeLatency>3.576 us</AbsoluteTimeLatency>
                            <IterationLatency>298</IterationLatency>
                            <PipelineDepth>298</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList>
                                <Instance>grp_merlin_memcpy_6_1_fu_437</Instance>
                            </InstanceList>
                        </merlinL14>
                        <merlinL8>
                            <Name>merlinL8</Name>
                            <Slack>2.92</Slack>
                            <TripCount>3</TripCount>
                            <Latency>888</Latency>
                            <AbsoluteTimeLatency>3.552 us</AbsoluteTimeLatency>
                            <IterationLatency>296</IterationLatency>
                            <PipelineDepth>296</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList>
                                <Instance>grp_merlin_memcpy_7_1_fu_459</Instance>
                            </InstanceList>
                        </merlinL8>
                    </merlinL15>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:202</SourceLocation>
                    <SummaryOfLoopViolations>
                        <merlinL23>
                            <Name>merlinL23</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:283</SourceLocation>
                            <merlinL22>
                                <Name>merlinL22</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:232</SourceLocation>
                            </merlinL22>
                            <merlinL16>
                                <Name>merlinL16</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:282</SourceLocation>
                            </merlinL16>
                        </merlinL23>
                        <merlinL15>
                            <Name>merlinL15</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:352</SourceLocation>
                            <merlinL14>
                                <Name>merlinL14</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:301</SourceLocation>
                            </merlinL14>
                            <merlinL8>
                                <Name>merlinL8</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:351</SourceLocation>
                            </merlinL8>
                        </merlinL15>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>363</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>8</UTIL_BRAM>
                    <DSP>16</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>18403</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>20575</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="26" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_12_0_buf_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:206" STORAGESIZE="32 13300 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_12_0_buf"/>
                <BindNode BINDTYPE="storage" BRAM="26" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_12_0_buf_1_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:206" STORAGESIZE="32 13300 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_12_0_buf_1"/>
                <BindNode BINDTYPE="storage" BRAM="26" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_12_0_buf_2_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:206" STORAGESIZE="32 13300 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_12_0_buf_2"/>
                <BindNode BINDTYPE="storage" BRAM="25" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_12_0_buf_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:209" STORAGESIZE="32 12600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_12_0_buf"/>
                <BindNode BINDTYPE="storage" BRAM="25" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_12_0_buf_1_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:209" STORAGESIZE="32 12600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_12_0_buf_1"/>
                <BindNode BINDTYPE="storage" BRAM="25" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_12_0_buf_2_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:209" STORAGESIZE="32 12600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_12_0_buf_2"/>
                <BindNode BINDTYPE="storage" BRAM="41" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_13_0_buf_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:212" STORAGESIZE="32 20900 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_13_0_buf"/>
                <BindNode BINDTYPE="storage" BRAM="41" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_13_0_buf_1_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:212" STORAGESIZE="32 20900 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_13_0_buf_1"/>
                <BindNode BINDTYPE="storage" BRAM="33" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp_13_0_buf_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:215" STORAGESIZE="32 17100 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp_13_0_buf"/>
                <BindNode BINDTYPE="storage" BRAM="33" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp_13_0_buf_1_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:215" STORAGESIZE="32 17100 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp_13_0_buf_1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp_buf_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:229" STORAGESIZE="32 570 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp_buf"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_buf_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:298" STORAGESIZE="32 660 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_buf"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL23" OPTYPE="add" PRAGMA="" RTLNAME="add_ln225_1_fu_486_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:225" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln225_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL23" OPTYPE="add" PRAGMA="" RTLNAME="add_ln225_fu_498_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:225" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln225"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL23" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln274_fu_520_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:274" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln274"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL22" OPTYPE="add" PRAGMA="" RTLNAME="add_ln232_fu_532_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:232" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln232"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL22" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_1_fu_538_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:233" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln233_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL22" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_fu_548_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:233" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln233"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL16" OPTYPE="add" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U136" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:282" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln282"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL16" OPTYPE="add" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U136" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:283" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln283_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL16" OPTYPE="add" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U136" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:283" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln283"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL15" OPTYPE="add" PRAGMA="" RTLNAME="add_ln294_1_fu_606_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:294" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln294_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL15" OPTYPE="add" PRAGMA="" RTLNAME="add_ln294_fu_618_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:294" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln294"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL15" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln343_fu_640_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:343" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln343"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln301_fu_652_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:301" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln301"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln302_1_fu_658_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:302" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln302_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln302_fu_668_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:302" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln302"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln351_fu_680_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:351" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln351"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln352_1_fu_686_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:352" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln352_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln352_fu_696_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:352" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln352"/>
                <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="control" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="control_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="16" BUNDLEDNAME="merlin_gmem_kernel_2mm_32_0" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="merlin_gmem_kernel_2mm_32_0_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="8" BUNDLEDNAME="merlin_gmem_kernel_2mm_32_1" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="merlin_gmem_kernel_2mm_32_1_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="16" BUNDLEDNAME="merlin_gmem_kernel_2mm_32_2" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="merlin_gmem_kernel_2mm_32_2_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="2" BUNDLEDNAME="merlin_gmem_kernel_2mm_32_D" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="merlin_gmem_kernel_2mm_32_D_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="16" BUNDLEDNAME="merlin_gmem_kernel_2mm_32_tmp" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="merlin_gmem_kernel_2mm_32_tmp_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_export format="xo" ipname="kernel_2mm"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="alpha" index="0" direction="in" srcType="float" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="alpha" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="beta" index="1" direction="in" srcType="float" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="beta" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="tmp" index="2" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_merlin_gmem_kernel_2mm_32_tmp" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="tmp_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="tmp_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="A" index="3" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_merlin_gmem_kernel_2mm_32_0" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="A_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="A_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="B" index="4" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_merlin_gmem_kernel_2mm_32_1" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="B_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="B_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="C" index="5" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_merlin_gmem_kernel_2mm_32_2" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="C_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="C_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="D" index="6" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_merlin_gmem_kernel_2mm_32_D" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="D_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="D_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="7" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="1" name="AP_CONTINUE" access="R" description="Control signal Register for 'ap_continue'."/>
                        <field offset="5" width="2" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="alpha" access="W" description="Data signal of alpha" range="32">
                    <fields>
                        <field offset="0" width="32" name="alpha" access="W" description="Bit 31 to 0 of alpha"/>
                    </fields>
                </register>
                <register offset="0x18" name="beta" access="W" description="Data signal of beta" range="32">
                    <fields>
                        <field offset="0" width="32" name="beta" access="W" description="Bit 31 to 0 of beta"/>
                    </fields>
                </register>
                <register offset="0x20" name="tmp_1" access="W" description="Data signal of tmp" range="32">
                    <fields>
                        <field offset="0" width="32" name="tmp" access="W" description="Bit 31 to 0 of tmp"/>
                    </fields>
                </register>
                <register offset="0x24" name="tmp_2" access="W" description="Data signal of tmp" range="32">
                    <fields>
                        <field offset="0" width="32" name="tmp" access="W" description="Bit 63 to 32 of tmp"/>
                    </fields>
                </register>
                <register offset="0x2c" name="A_1" access="W" description="Data signal of A" range="32">
                    <fields>
                        <field offset="0" width="32" name="A" access="W" description="Bit 31 to 0 of A"/>
                    </fields>
                </register>
                <register offset="0x30" name="A_2" access="W" description="Data signal of A" range="32">
                    <fields>
                        <field offset="0" width="32" name="A" access="W" description="Bit 63 to 32 of A"/>
                    </fields>
                </register>
                <register offset="0x38" name="B_1" access="W" description="Data signal of B" range="32">
                    <fields>
                        <field offset="0" width="32" name="B" access="W" description="Bit 31 to 0 of B"/>
                    </fields>
                </register>
                <register offset="0x3c" name="B_2" access="W" description="Data signal of B" range="32">
                    <fields>
                        <field offset="0" width="32" name="B" access="W" description="Bit 63 to 32 of B"/>
                    </fields>
                </register>
                <register offset="0x44" name="C_1" access="W" description="Data signal of C" range="32">
                    <fields>
                        <field offset="0" width="32" name="C" access="W" description="Bit 31 to 0 of C"/>
                    </fields>
                </register>
                <register offset="0x48" name="C_2" access="W" description="Data signal of C" range="32">
                    <fields>
                        <field offset="0" width="32" name="C" access="W" description="Bit 63 to 32 of C"/>
                    </fields>
                </register>
                <register offset="0x50" name="D_1" access="W" description="Data signal of D" range="32">
                    <fields>
                        <field offset="0" width="32" name="D" access="W" description="Bit 31 to 0 of D"/>
                    </fields>
                </register>
                <register offset="0x54" name="D_2" access="W" description="Data signal of D" range="32">
                    <fields>
                        <field offset="0" width="32" name="D" access="W" description="Bit 63 to 32 of D"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="alpha"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="24" argName="beta"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="32" argName="tmp"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="44" argName="A"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="56" argName="B"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="68" argName="C"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="80" argName="D"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_merlin_gmem_kernel_2mm_32_tmp:m_axi_merlin_gmem_kernel_2mm_32_0:m_axi_merlin_gmem_kernel_2mm_32_1:m_axi_merlin_gmem_kernel_2mm_32_2:m_axi_merlin_gmem_kernel_2mm_32_D</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_merlin_gmem_kernel_2mm_32_tmp" type="axi4full" busTypeName="aximm" mode="master" dataWidth="256" addrWidth="64" portPrefix="m_axi_merlin_gmem_kernel_2mm_32_tmp_" paramPrefix="C_M_AXI_MERLIN_GMEM_KERNEL_2MM_32_TMP_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_merlin_gmem_kernel_2mm_32_tmp_ARADDR</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_tmp_ARBURST</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_tmp_ARCACHE</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_tmp_ARID</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_tmp_ARLEN</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_tmp_ARLOCK</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_tmp_ARPROT</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_tmp_ARQOS</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_tmp_ARREADY</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_tmp_ARREGION</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_tmp_ARSIZE</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_tmp_ARUSER</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_tmp_ARVALID</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_tmp_AWADDR</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_tmp_AWBURST</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_tmp_AWCACHE</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_tmp_AWID</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_tmp_AWLEN</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_tmp_AWLOCK</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_tmp_AWPROT</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_tmp_AWQOS</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_tmp_AWREADY</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_tmp_AWREGION</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_tmp_AWSIZE</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_tmp_AWUSER</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_tmp_AWVALID</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_tmp_BID</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_tmp_BREADY</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_tmp_BRESP</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_tmp_BUSER</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_tmp_BVALID</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_tmp_RDATA</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_tmp_RID</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_tmp_RLAST</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_tmp_RREADY</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_tmp_RRESP</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_tmp_RUSER</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_tmp_RVALID</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_tmp_WDATA</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_tmp_WID</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_tmp_WLAST</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_tmp_WREADY</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_tmp_WSTRB</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_tmp_WUSER</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_tmp_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="tmp"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="256" argName="tmp"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_merlin_gmem_kernel_2mm_32_0" type="axi4full" busTypeName="aximm" mode="master" dataWidth="256" addrWidth="64" portPrefix="m_axi_merlin_gmem_kernel_2mm_32_0_" paramPrefix="C_M_AXI_MERLIN_GMEM_KERNEL_2MM_32_0_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_merlin_gmem_kernel_2mm_32_0_ARADDR</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_0_ARBURST</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_0_ARCACHE</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_0_ARID</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_0_ARLEN</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_0_ARLOCK</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_0_ARPROT</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_0_ARQOS</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_0_ARREADY</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_0_ARREGION</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_0_ARSIZE</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_0_ARUSER</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_0_ARVALID</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_0_AWADDR</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_0_AWBURST</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_0_AWCACHE</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_0_AWID</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_0_AWLEN</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_0_AWLOCK</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_0_AWPROT</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_0_AWQOS</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_0_AWREADY</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_0_AWREGION</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_0_AWSIZE</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_0_AWUSER</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_0_AWVALID</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_0_BID</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_0_BREADY</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_0_BRESP</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_0_BUSER</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_0_BVALID</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_0_RDATA</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_0_RID</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_0_RLAST</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_0_RREADY</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_0_RRESP</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_0_RUSER</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_0_RVALID</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_0_WDATA</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_0_WID</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_0_WLAST</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_0_WREADY</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_0_WSTRB</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_0_WUSER</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_0_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="A"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="256" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_merlin_gmem_kernel_2mm_32_1" type="axi4full" busTypeName="aximm" mode="master" dataWidth="128" addrWidth="64" portPrefix="m_axi_merlin_gmem_kernel_2mm_32_1_" paramPrefix="C_M_AXI_MERLIN_GMEM_KERNEL_2MM_32_1_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_merlin_gmem_kernel_2mm_32_1_ARADDR</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_1_ARBURST</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_1_ARCACHE</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_1_ARID</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_1_ARLEN</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_1_ARLOCK</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_1_ARPROT</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_1_ARQOS</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_1_ARREADY</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_1_ARREGION</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_1_ARSIZE</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_1_ARUSER</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_1_ARVALID</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_1_AWADDR</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_1_AWBURST</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_1_AWCACHE</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_1_AWID</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_1_AWLEN</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_1_AWLOCK</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_1_AWPROT</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_1_AWQOS</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_1_AWREADY</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_1_AWREGION</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_1_AWSIZE</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_1_AWUSER</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_1_AWVALID</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_1_BID</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_1_BREADY</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_1_BRESP</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_1_BUSER</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_1_BVALID</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_1_RDATA</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_1_RID</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_1_RLAST</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_1_RREADY</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_1_RRESP</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_1_RUSER</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_1_RVALID</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_1_WDATA</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_1_WID</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_1_WLAST</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_1_WREADY</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_1_WSTRB</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_1_WUSER</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_1_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="B"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="128" argName="B"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_merlin_gmem_kernel_2mm_32_2" type="axi4full" busTypeName="aximm" mode="master" dataWidth="256" addrWidth="64" portPrefix="m_axi_merlin_gmem_kernel_2mm_32_2_" paramPrefix="C_M_AXI_MERLIN_GMEM_KERNEL_2MM_32_2_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_merlin_gmem_kernel_2mm_32_2_ARADDR</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_2_ARBURST</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_2_ARCACHE</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_2_ARID</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_2_ARLEN</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_2_ARLOCK</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_2_ARPROT</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_2_ARQOS</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_2_ARREADY</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_2_ARREGION</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_2_ARSIZE</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_2_ARUSER</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_2_ARVALID</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_2_AWADDR</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_2_AWBURST</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_2_AWCACHE</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_2_AWID</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_2_AWLEN</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_2_AWLOCK</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_2_AWPROT</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_2_AWQOS</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_2_AWREADY</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_2_AWREGION</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_2_AWSIZE</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_2_AWUSER</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_2_AWVALID</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_2_BID</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_2_BREADY</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_2_BRESP</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_2_BUSER</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_2_BVALID</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_2_RDATA</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_2_RID</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_2_RLAST</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_2_RREADY</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_2_RRESP</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_2_RUSER</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_2_RVALID</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_2_WDATA</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_2_WID</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_2_WLAST</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_2_WREADY</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_2_WSTRB</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_2_WUSER</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_2_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="C"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="256" argName="C"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_merlin_gmem_kernel_2mm_32_D" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_merlin_gmem_kernel_2mm_32_D_" paramPrefix="C_M_AXI_MERLIN_GMEM_KERNEL_2MM_32_D_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_merlin_gmem_kernel_2mm_32_D_ARADDR</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_D_ARBURST</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_D_ARCACHE</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_D_ARID</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_D_ARLEN</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_D_ARLOCK</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_D_ARPROT</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_D_ARQOS</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_D_ARREADY</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_D_ARREGION</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_D_ARSIZE</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_D_ARUSER</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_D_ARVALID</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_D_AWADDR</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_D_AWBURST</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_D_AWCACHE</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_D_AWID</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_D_AWLEN</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_D_AWLOCK</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_D_AWPROT</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_D_AWQOS</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_D_AWREADY</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_D_AWREGION</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_D_AWSIZE</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_D_AWUSER</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_D_AWVALID</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_D_BID</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_D_BREADY</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_D_BRESP</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_D_BUSER</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_D_BVALID</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_D_RDATA</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_D_RID</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_D_RLAST</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_D_RREADY</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_D_RRESP</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_D_RUSER</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_D_RVALID</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_D_WDATA</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_D_WID</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_D_WLAST</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_D_WREADY</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_D_WSTRB</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_D_WUSER</port>
                <port>m_axi_merlin_gmem_kernel_2mm_32_D_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="D"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="D"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table>
                    <keys size="12">Interface, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding, Resource Estimate</keys>
                    <column name="m_axi_merlin_gmem_kernel_2mm_32_0">32 -&gt; 256, 64, 64, slave, 0, 512, 16, 16, 16, 16, BRAM=16</column>
                    <column name="m_axi_merlin_gmem_kernel_2mm_32_1">32 -&gt; 128, 64, 64, slave, 0, 512, 16, 16, 16, 16, BRAM=8</column>
                    <column name="m_axi_merlin_gmem_kernel_2mm_32_2">32 -&gt; 256, 64, 64, slave, 0, 512, 16, 16, 16, 16, BRAM=16</column>
                    <column name="m_axi_merlin_gmem_kernel_2mm_32_D">32 -&gt; 32, 64, 64, slave, 0, 512, 16, 16, 16, 16, BRAM=2</column>
                    <column name="m_axi_merlin_gmem_kernel_2mm_32_tmp">32 -&gt; 256, 64, 64, slave, 0, 512, 16, 16, 16, 16, BRAM=16</column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 7, 16, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 4=AP_CONTINUE 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">alpha, 0x10, 32, W, Data signal of alpha, </column>
                    <column name="s_axi_control">beta, 0x18, 32, W, Data signal of beta, </column>
                    <column name="s_axi_control">tmp_1, 0x20, 32, W, Data signal of tmp, </column>
                    <column name="s_axi_control">tmp_2, 0x24, 32, W, Data signal of tmp, </column>
                    <column name="s_axi_control">A_1, 0x2c, 32, W, Data signal of A, </column>
                    <column name="s_axi_control">A_2, 0x30, 32, W, Data signal of A, </column>
                    <column name="s_axi_control">B_1, 0x38, 32, W, Data signal of B, </column>
                    <column name="s_axi_control">B_2, 0x3c, 32, W, Data signal of B, </column>
                    <column name="s_axi_control">C_1, 0x44, 32, W, Data signal of C, </column>
                    <column name="s_axi_control">C_2, 0x48, 32, W, Data signal of C, </column>
                    <column name="s_axi_control">D_1, 0x50, 32, W, Data signal of D, </column>
                    <column name="s_axi_control">D_2, 0x54, 32, W, Data signal of D, </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_chain, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="alpha">in, float</column>
                    <column name="beta">in, float</column>
                    <column name="tmp">inout, float*</column>
                    <column name="A">in, float*</column>
                    <column name="B">in, float*</column>
                    <column name="C">in, float*</column>
                    <column name="D">inout, float*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="alpha">s_axi_control, register, , name=alpha offset=0x10 range=32</column>
                    <column name="beta">s_axi_control, register, , name=beta offset=0x18 range=32</column>
                    <column name="tmp">m_axi_merlin_gmem_kernel_2mm_32_tmp, interface, , </column>
                    <column name="tmp">s_axi_control, register, offset, name=tmp_1 offset=0x20 range=32</column>
                    <column name="tmp">s_axi_control, register, offset, name=tmp_2 offset=0x24 range=32</column>
                    <column name="A">m_axi_merlin_gmem_kernel_2mm_32_0, interface, , </column>
                    <column name="A">s_axi_control, register, offset, name=A_1 offset=0x2c range=32</column>
                    <column name="A">s_axi_control, register, offset, name=A_2 offset=0x30 range=32</column>
                    <column name="B">m_axi_merlin_gmem_kernel_2mm_32_1, interface, , </column>
                    <column name="B">s_axi_control, register, offset, name=B_1 offset=0x38 range=32</column>
                    <column name="B">s_axi_control, register, offset, name=B_2 offset=0x3c range=32</column>
                    <column name="C">m_axi_merlin_gmem_kernel_2mm_32_2, interface, , </column>
                    <column name="C">s_axi_control, register, offset, name=C_1 offset=0x44 range=32</column>
                    <column name="C">s_axi_control, register, offset, name=C_2 offset=0x48 range=32</column>
                    <column name="D">m_axi_merlin_gmem_kernel_2mm_32_D, interface, , </column>
                    <column name="D">s_axi_control, register, offset, name=D_1 offset=0x50 range=32</column>
                    <column name="D">s_axi_control, register, offset, name=D_2 offset=0x54 range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Burst Summary">
                <table>
                    <keys size="6">HW Interface, Direction, Length, Width, Loop, Loop Location</keys>
                    <column name="m_axi_merlin_gmem_kernel_2mm_32_0">read, 4725, 256, , </column>
                    <column name="m_axi_merlin_gmem_kernel_2mm_32_1">read, 9975, 128, , </column>
                    <column name="m_axi_merlin_gmem_kernel_2mm_32_2">read, 5225, 256, , </column>
                    <column name="m_axi_merlin_gmem_kernel_2mm_32_D">read, 220, 32, merlinL6, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:136:3</column>
                    <column name="m_axi_merlin_gmem_kernel_2mm_32_D">write, 220, 32, merlinL7, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:155:3</column>
                    <column name="m_axi_merlin_gmem_kernel_2mm_32_tmp">read, 4275, 256, , </column>
                </table>
            </item>
            <item name="All M_AXI Variable Accesses">
                <table>
                    <keys size="10">HW Interface, Variable, Access Location, Direction, Burst Status, Length, Loop, Loop Location, Resolution, Problem</keys>
                    <column name="m_axi_merlin_gmem_kernel_2mm_32_0">src, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:27:131, read, Widened, 4725, merlinL0, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:22:3, , </column>
                    <column name="m_axi_merlin_gmem_kernel_2mm_32_0">src, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:27:131, read, Inferred, 37800, merlinL0, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:22:3, , </column>
                    <column name="m_axi_merlin_gmem_kernel_2mm_32_1">src, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:27:131, read, Widened, 9975, merlinL1, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:41:3, , </column>
                    <column name="m_axi_merlin_gmem_kernel_2mm_32_1">src, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:27:131, read, Inferred, 39900, merlinL1, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:41:3, , </column>
                    <column name="m_axi_merlin_gmem_kernel_2mm_32_2">src, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:27:131, read, Widened, 5225, merlinL5, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:117:3, , </column>
                    <column name="m_axi_merlin_gmem_kernel_2mm_32_2">src, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:103:131, read, Inferred, 41800, merlinL5, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:117:3, , </column>
                    <column name="m_axi_merlin_gmem_kernel_2mm_32_D">dst, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:65:58, write, Widen Fail, , merlinL7, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:155:3, 214-307, Could not widen since type float size is greater than or equal to alignment 4(bytes)</column>
                    <column name="m_axi_merlin_gmem_kernel_2mm_32_D">src, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:65:58, read, Widen Fail, , merlinL6, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:136:3, 214-307, Could not widen since type float size is greater than or equal to alignment 4(bytes)</column>
                    <column name="m_axi_merlin_gmem_kernel_2mm_32_D">src, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:65:58, read, Inferred, 220, merlinL6, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:136:3, , </column>
                    <column name="m_axi_merlin_gmem_kernel_2mm_32_D">dst, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:84:25, write, Inferred, 220, merlinL7, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:155:3, , </column>
                    <column name="m_axi_merlin_gmem_kernel_2mm_32_tmp">src, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:27:131, read, Widened, 4275, merlinL4, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:98:3, , </column>
                    <column name="m_axi_merlin_gmem_kernel_2mm_32_tmp">dst, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:65:58, write, Widen Fail, , merlinL3, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:79:3, 214-307, Could not widen since type float size is greater than or equal to alignment 4(bytes)</column>
                    <column name="m_axi_merlin_gmem_kernel_2mm_32_tmp">src, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:65:58, read, Widen Fail, , merlinL2, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:60:3, 214-307, Could not widen since type float size is greater than or equal to alignment 4(bytes)</column>
                    <column name="m_axi_merlin_gmem_kernel_2mm_32_tmp">src, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:65:58, read, Inferred, 190, merlinL2, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:60:3, , </column>
                    <column name="m_axi_merlin_gmem_kernel_2mm_32_tmp">dst, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:84:25, write, Inferred, 190, merlinL3, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:79:3, , </column>
                    <column name="m_axi_merlin_gmem_kernel_2mm_32_tmp">src, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:103:131, read, Inferred, 34200, merlinL4, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/2mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_2mm.c:98:3, , </column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="inline" location="../../../__merlinkernel_kernel_2mm.c:15" status="valid" parentFunction="merlin_memcpy_0" variable="" isDirective="0" options="off"/>
        <Pragma type="function_instantiate" location="../../../__merlinkernel_kernel_2mm.c:17" status="valid" parentFunction="merlin_memcpy_0" variable="dst_idx_0,dst_idx_1,dst_idx_2,dst_idx_3,src_idx_0" isDirective="0" options="variable=dst_idx_0,dst_idx_1,dst_idx_2,dst_idx_3,src_idx_0"/>
        <Pragma type="pipeline" location="../../../__merlinkernel_kernel_2mm.c:24" status="valid" parentFunction="merlin_memcpy_0" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_tripcount" location="../../../__merlinkernel_kernel_2mm.c:26" status="valid" parentFunction="merlin_memcpy_0" variable="" isDirective="0" options="max=37800"/>
        <Pragma type="inline" location="../../../__merlinkernel_kernel_2mm.c:34" status="valid" parentFunction="merlin_memcpy_1" variable="" isDirective="0" options="off"/>
        <Pragma type="function_instantiate" location="../../../__merlinkernel_kernel_2mm.c:36" status="valid" parentFunction="merlin_memcpy_1" variable="dst_idx_0,dst_idx_1,dst_idx_2,dst_idx_3,src_idx_0" isDirective="0" options="variable=dst_idx_0,dst_idx_1,dst_idx_2,dst_idx_3,src_idx_0"/>
        <Pragma type="pipeline" location="../../../__merlinkernel_kernel_2mm.c:43" status="valid" parentFunction="merlin_memcpy_1" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_tripcount" location="../../../__merlinkernel_kernel_2mm.c:45" status="valid" parentFunction="merlin_memcpy_1" variable="" isDirective="0" options="max=39900"/>
        <Pragma type="inline" location="../../../__merlinkernel_kernel_2mm.c:53" status="valid" parentFunction="merlin_memcpy_2" variable="" isDirective="0" options="off"/>
        <Pragma type="function_instantiate" location="../../../__merlinkernel_kernel_2mm.c:55" status="valid" parentFunction="merlin_memcpy_2" variable="dst_idx_1,dst_idx_2,src_idx_0" isDirective="0" options="variable=dst_idx_1,dst_idx_2,src_idx_0"/>
        <Pragma type="pipeline" location="../../../__merlinkernel_kernel_2mm.c:62" status="valid" parentFunction="merlin_memcpy_2" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_tripcount" location="../../../__merlinkernel_kernel_2mm.c:64" status="valid" parentFunction="merlin_memcpy_2" variable="" isDirective="0" options="max=190"/>
        <Pragma type="inline" location="../../../__merlinkernel_kernel_2mm.c:72" status="valid" parentFunction="merlin_memcpy_3" variable="" isDirective="0" options="off"/>
        <Pragma type="function_instantiate" location="../../../__merlinkernel_kernel_2mm.c:74" status="valid" parentFunction="merlin_memcpy_3" variable="dst_idx_0,src_idx_1,src_idx_2" isDirective="0" options="variable=dst_idx_0,src_idx_1,src_idx_2"/>
        <Pragma type="pipeline" location="../../../__merlinkernel_kernel_2mm.c:81" status="valid" parentFunction="merlin_memcpy_3" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_tripcount" location="../../../__merlinkernel_kernel_2mm.c:83" status="valid" parentFunction="merlin_memcpy_3" variable="" isDirective="0" options="max=190"/>
        <Pragma type="inline" location="../../../__merlinkernel_kernel_2mm.c:91" status="valid" parentFunction="merlin_memcpy_4" variable="" isDirective="0" options="off"/>
        <Pragma type="function_instantiate" location="../../../__merlinkernel_kernel_2mm.c:93" status="valid" parentFunction="merlin_memcpy_4" variable="dst_idx_0,dst_idx_1,dst_idx_2,dst_idx_3,src_idx_0" isDirective="0" options="variable=dst_idx_0,dst_idx_1,dst_idx_2,dst_idx_3,src_idx_0"/>
        <Pragma type="pipeline" location="../../../__merlinkernel_kernel_2mm.c:100" status="valid" parentFunction="merlin_memcpy_4" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_tripcount" location="../../../__merlinkernel_kernel_2mm.c:102" status="valid" parentFunction="merlin_memcpy_4" variable="" isDirective="0" options="max=34200"/>
        <Pragma type="inline" location="../../../__merlinkernel_kernel_2mm.c:110" status="valid" parentFunction="merlin_memcpy_5" variable="" isDirective="0" options="off"/>
        <Pragma type="function_instantiate" location="../../../__merlinkernel_kernel_2mm.c:112" status="valid" parentFunction="merlin_memcpy_5" variable="dst_idx_0,dst_idx_1,dst_idx_2,dst_idx_3,src_idx_0" isDirective="0" options="variable=dst_idx_0,dst_idx_1,dst_idx_2,dst_idx_3,src_idx_0"/>
        <Pragma type="pipeline" location="../../../__merlinkernel_kernel_2mm.c:119" status="valid" parentFunction="merlin_memcpy_5" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_tripcount" location="../../../__merlinkernel_kernel_2mm.c:121" status="valid" parentFunction="merlin_memcpy_5" variable="" isDirective="0" options="max=41800"/>
        <Pragma type="inline" location="../../../__merlinkernel_kernel_2mm.c:129" status="valid" parentFunction="merlin_memcpy_6" variable="" isDirective="0" options="off"/>
        <Pragma type="function_instantiate" location="../../../__merlinkernel_kernel_2mm.c:131" status="valid" parentFunction="merlin_memcpy_6" variable="dst_idx_1,dst_idx_2,src_idx_0" isDirective="0" options="variable=dst_idx_1,dst_idx_2,src_idx_0"/>
        <Pragma type="pipeline" location="../../../__merlinkernel_kernel_2mm.c:138" status="valid" parentFunction="merlin_memcpy_6" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_tripcount" location="../../../__merlinkernel_kernel_2mm.c:140" status="valid" parentFunction="merlin_memcpy_6" variable="" isDirective="0" options="max=220"/>
        <Pragma type="inline" location="../../../__merlinkernel_kernel_2mm.c:148" status="valid" parentFunction="merlin_memcpy_7" variable="" isDirective="0" options="off"/>
        <Pragma type="function_instantiate" location="../../../__merlinkernel_kernel_2mm.c:150" status="valid" parentFunction="merlin_memcpy_7" variable="dst_idx_0,src_idx_1,src_idx_2" isDirective="0" options="variable=dst_idx_0,src_idx_1,src_idx_2"/>
        <Pragma type="pipeline" location="../../../__merlinkernel_kernel_2mm.c:157" status="valid" parentFunction="merlin_memcpy_7" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_tripcount" location="../../../__merlinkernel_kernel_2mm.c:159" status="valid" parentFunction="merlin_memcpy_7" variable="" isDirective="0" options="max=220"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_2mm.c:167" status="valid" parentFunction="kernel_2mm" variable="A" isDirective="0" options="m_axi port=A offset=slave depth=37800 bundle=merlin_gmem_kernel_2mm_32_0"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_2mm.c:169" status="valid" parentFunction="kernel_2mm" variable="B" isDirective="0" options="m_axi port=B offset=slave depth=39900 bundle=merlin_gmem_kernel_2mm_32_1"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_2mm.c:171" status="valid" parentFunction="kernel_2mm" variable="C" isDirective="0" options="m_axi port=C offset=slave depth=41800 bundle=merlin_gmem_kernel_2mm_32_2"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_2mm.c:173" status="valid" parentFunction="kernel_2mm" variable="D" isDirective="0" options="m_axi port=D offset=slave depth=39600 bundle=merlin_gmem_kernel_2mm_32_D"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_2mm.c:175" status="valid" parentFunction="kernel_2mm" variable="tmp" isDirective="0" options="m_axi port=tmp offset=slave depth=34200 bundle=merlin_gmem_kernel_2mm_32_tmp"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_2mm.c:177" status="valid" parentFunction="kernel_2mm" variable="A" isDirective="0" options="s_axilite port=A bundle=control"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_2mm.c:179" status="valid" parentFunction="kernel_2mm" variable="B" isDirective="0" options="s_axilite port=B bundle=control"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_2mm.c:181" status="valid" parentFunction="kernel_2mm" variable="C" isDirective="0" options="s_axilite port=C bundle=control"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_2mm.c:183" status="valid" parentFunction="kernel_2mm" variable="D" isDirective="0" options="s_axilite port=D bundle=control"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_2mm.c:185" status="valid" parentFunction="kernel_2mm" variable="alpha" isDirective="0" options="s_axilite port=alpha bundle=control"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_2mm.c:187" status="valid" parentFunction="kernel_2mm" variable="beta" isDirective="0" options="s_axilite port=beta bundle=control"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_2mm.c:189" status="valid" parentFunction="kernel_2mm" variable="tmp" isDirective="0" options="s_axilite port=tmp bundle=control"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_2mm.c:191" status="valid" parentFunction="kernel_2mm" variable="return" isDirective="0" options="s_axilite port=return bundle=control"/>
        <Pragma type="array_partition" location="../../../__merlinkernel_kernel_2mm.c:208" status="valid" parentFunction="kernel_2mm" variable="B_12_0_buf" isDirective="0" options="variable=B_12_0_buf complete dim=2"/>
        <Pragma type="array_partition" location="../../../__merlinkernel_kernel_2mm.c:211" status="valid" parentFunction="kernel_2mm" variable="A_12_0_buf" isDirective="0" options="variable=A_12_0_buf complete dim=4"/>
        <Pragma type="array_partition" location="../../../__merlinkernel_kernel_2mm.c:214" status="valid" parentFunction="kernel_2mm" variable="C_13_0_buf" isDirective="0" options="variable=C_13_0_buf complete dim=2"/>
        <Pragma type="array_partition" location="../../../__merlinkernel_kernel_2mm.c:217" status="valid" parentFunction="kernel_2mm" variable="tmp_13_0_buf" isDirective="0" options="variable=tmp_13_0_buf complete dim=4"/>
        <Pragma type="pipeline" location="../../../__merlinkernel_kernel_2mm.c:263" status="valid" parentFunction="kernel_2mm" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../__merlinkernel_kernel_2mm.c:273" status="valid" parentFunction="kernel_2mm" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../__merlinkernel_kernel_2mm.c:332" status="valid" parentFunction="kernel_2mm" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../__merlinkernel_kernel_2mm.c:342" status="valid" parentFunction="kernel_2mm" variable="" isDirective="0" options=""/>
    </PragmaReport>
</profile>

