
Marking local functions:


Marking externally visible functions: Port_Ci_Icu_Ip_DisableNotification Port_Ci_Icu_Ip_EnableNotification Port_Ci_Icu_Ip_DisableDetection Port_Ci_Icu_Ip_EnableEdgeDetection Port_Ci_Icu_Ip_SetActivationCondition Port_Ci_Icu_Ip_Init Port_Ci_Icu_Ip_DisableInterrupt Port_Ci_Icu_Ip_EnableInterrupt


Marking externally visible variables: Port_Ci_Icu_Ip_u32ChState s_Port_Ci_Base


Reclaiming functions:
Reclaiming variables:
Clearing address taken flags:
Symbol table:

Port_Ci_Icu_Ip_DisableNotification/10 (Port_Ci_Icu_Ip_DisableNotification) @05aa2540
  Type: function definition analyzed
  Visibility: force_output externally_visible no_reorder public
  References: Port_Ci_Icu_Ip_u32ChState/2 (write)
  Referring: 
  Availability: available
  Function flags: body
  Called by: 
  Calls: 
Port_Ci_Icu_Ip_EnableNotification/9 (Port_Ci_Icu_Ip_EnableNotification) @05aa22a0
  Type: function definition analyzed
  Visibility: force_output externally_visible no_reorder public
  References: Port_Ci_Icu_Ip_u32ChState/2 (write)
  Referring: 
  Availability: available
  Function flags: body
  Called by: 
  Calls: 
Port_Ci_Icu_Ip_DisableDetection/8 (Port_Ci_Icu_Ip_DisableDetection) @05aa2000
  Type: function definition analyzed
  Visibility: force_output externally_visible no_reorder public
  References: 
  Referring: 
  Availability: available
  Function flags: body
  Called by: 
  Calls: Port_Ci_Icu_Ip_DisableInterrupt/4 
Port_Ci_Icu_Ip_EnableEdgeDetection/7 (Port_Ci_Icu_Ip_EnableEdgeDetection) @05a77b60
  Type: function definition analyzed
  Visibility: force_output externally_visible no_reorder public
  References: 
  Referring: 
  Availability: available
  Function flags: body
  Called by: 
  Calls: Port_Ci_Icu_Ip_EnableInterrupt/3 
Port_Ci_Icu_Ip_SetActivationCondition/6 (Port_Ci_Icu_Ip_SetActivationCondition) @05a77620
  Type: function definition analyzed
  Visibility: force_output externally_visible no_reorder public
  References: s_Port_Ci_Base/0 (read)s_Port_Ci_Base/0 (read)s_Port_Ci_Base/0 (read)s_Port_Ci_Base/0 (read)Port_Ci_Icu_Ip_aChActivationMode/1 (write)s_Port_Ci_Base/0 (read)s_Port_Ci_Base/0 (read)s_Port_Ci_Base/0 (read)s_Port_Ci_Base/0 (read)Port_Ci_Icu_Ip_aChActivationMode/1 (write)s_Port_Ci_Base/0 (read)s_Port_Ci_Base/0 (read)Port_Ci_Icu_Ip_aChActivationMode/1 (write)s_Port_Ci_Base/0 (read)s_Port_Ci_Base/0 (read)Port_Ci_Icu_Ip_aChActivationMode/1 (write)
  Referring: 
  Availability: available
  Function flags: body
  Called by: Port_Ci_Icu_Ip_Init/5 
  Calls: 
Port_Ci_Icu_Ip_Init/5 (Port_Ci_Icu_Ip_Init) @05a77d20
  Type: function definition analyzed
  Visibility: force_output externally_visible no_reorder public
  References: Port_Ci_Icu_Ip_u32ChState/2 (write)Port_Ci_Icu_Ip_u32ChState/2 (write)Port_Ci_Icu_Ip_u32ChState/2 (write)Port_Ci_Icu_Ip_u32ChState/2 (write)
  Referring: 
  Availability: available
  Function flags: body
  Called by: 
  Calls: Port_Ci_Icu_Ip_SetActivationCondition/6 Port_Ci_Icu_Ip_DisableInterrupt/4 
Port_Ci_Icu_Ip_DisableInterrupt/4 (Port_Ci_Icu_Ip_DisableInterrupt) @05a77a80
  Type: function definition analyzed
  Visibility: force_output externally_visible no_reorder public
  References: s_Port_Ci_Base/0 (read)s_Port_Ci_Base/0 (read)s_Port_Ci_Base/0 (read)s_Port_Ci_Base/0 (read)
  Referring: 
  Availability: available
  Function flags: body
  Called by: Port_Ci_Icu_Ip_DisableDetection/8 Port_Ci_Icu_Ip_Init/5 
  Calls: 
Port_Ci_Icu_Ip_EnableInterrupt/3 (Port_Ci_Icu_Ip_EnableInterrupt) @05a777e0
  Type: function definition analyzed
  Visibility: force_output externally_visible no_reorder public
  References: Port_Ci_Icu_Ip_aChActivationMode/1 (read)s_Port_Ci_Base/0 (read)s_Port_Ci_Base/0 (read)s_Port_Ci_Base/0 (read)s_Port_Ci_Base/0 (read)Port_Ci_Icu_Ip_aChActivationMode/1 (read)s_Port_Ci_Base/0 (read)s_Port_Ci_Base/0 (read)s_Port_Ci_Base/0 (read)s_Port_Ci_Base/0 (read)s_Port_Ci_Base/0 (read)s_Port_Ci_Base/0 (read)s_Port_Ci_Base/0 (read)s_Port_Ci_Base/0 (read)
  Referring: 
  Availability: available
  Function flags: body
  Called by: Port_Ci_Icu_Ip_EnableEdgeDetection/7 
  Calls: 
Port_Ci_Icu_Ip_u32ChState/2 (Port_Ci_Icu_Ip_u32ChState) @05a73ab0
  Type: variable definition analyzed
  Visibility: force_output externally_visible no_reorder public
  References: 
  Referring: Port_Ci_Icu_Ip_Init/5 (write)Port_Ci_Icu_Ip_Init/5 (write)Port_Ci_Icu_Ip_Init/5 (write)Port_Ci_Icu_Ip_Init/5 (write)Port_Ci_Icu_Ip_EnableNotification/9 (write)Port_Ci_Icu_Ip_DisableNotification/10 (write)
  Availability: available
  Varpool flags:
Port_Ci_Icu_Ip_aChActivationMode/1 (Port_Ci_Icu_Ip_aChActivationMode) @05a73a20
  Type: variable definition analyzed
  Visibility: force_output no_reorder prevailing_def_ironly
  References: 
  Referring: Port_Ci_Icu_Ip_EnableInterrupt/3 (read)Port_Ci_Icu_Ip_EnableInterrupt/3 (read)Port_Ci_Icu_Ip_SetActivationCondition/6 (write)Port_Ci_Icu_Ip_SetActivationCondition/6 (write)Port_Ci_Icu_Ip_SetActivationCondition/6 (write)Port_Ci_Icu_Ip_SetActivationCondition/6 (write)
  Availability: available
  Varpool flags:
s_Port_Ci_Base/0 (s_Port_Ci_Base) @05a73990
  Type: variable definition analyzed
  Visibility: force_output externally_visible no_reorder public
  References: 
  Referring: Port_Ci_Icu_Ip_EnableInterrupt/3 (read)Port_Ci_Icu_Ip_EnableInterrupt/3 (read)Port_Ci_Icu_Ip_EnableInterrupt/3 (read)Port_Ci_Icu_Ip_EnableInterrupt/3 (read)Port_Ci_Icu_Ip_EnableInterrupt/3 (read)Port_Ci_Icu_Ip_EnableInterrupt/3 (read)Port_Ci_Icu_Ip_EnableInterrupt/3 (read)Port_Ci_Icu_Ip_EnableInterrupt/3 (read)Port_Ci_Icu_Ip_EnableInterrupt/3 (read)Port_Ci_Icu_Ip_EnableInterrupt/3 (read)Port_Ci_Icu_Ip_EnableInterrupt/3 (read)Port_Ci_Icu_Ip_EnableInterrupt/3 (read)Port_Ci_Icu_Ip_DisableInterrupt/4 (read)Port_Ci_Icu_Ip_DisableInterrupt/4 (read)Port_Ci_Icu_Ip_DisableInterrupt/4 (read)Port_Ci_Icu_Ip_DisableInterrupt/4 (read)Port_Ci_Icu_Ip_SetActivationCondition/6 (read)Port_Ci_Icu_Ip_SetActivationCondition/6 (read)Port_Ci_Icu_Ip_SetActivationCondition/6 (read)Port_Ci_Icu_Ip_SetActivationCondition/6 (read)Port_Ci_Icu_Ip_SetActivationCondition/6 (read)Port_Ci_Icu_Ip_SetActivationCondition/6 (read)Port_Ci_Icu_Ip_SetActivationCondition/6 (read)Port_Ci_Icu_Ip_SetActivationCondition/6 (read)Port_Ci_Icu_Ip_SetActivationCondition/6 (read)Port_Ci_Icu_Ip_SetActivationCondition/6 (read)Port_Ci_Icu_Ip_SetActivationCondition/6 (read)Port_Ci_Icu_Ip_SetActivationCondition/6 (read)
  Availability: available
  Varpool flags: initialized read-only const-value-known
Port_Ci_Icu_Ip_DisableNotification (uint8 instance, uint8 hwChannel)
{
  <bb 2> :
  _1 = (int) instance;
  _2 = (int) hwChannel;
  Port_Ci_Icu_Ip_u32ChState[_1][_2].notificationEnable = 0;
  return;

}


Port_Ci_Icu_Ip_EnableNotification (uint8 instance, uint8 hwChannel)
{
  <bb 2> :
  _1 = (int) instance;
  _2 = (int) hwChannel;
  Port_Ci_Icu_Ip_u32ChState[_1][_2].notificationEnable = 1;
  return;

}


Port_Ci_Icu_Ip_DisableDetection (uint8 instance, uint8 hwChannel)
{
  <bb 2> :
  Port_Ci_Icu_Ip_DisableInterrupt (instance, hwChannel);
  return;

}


Port_Ci_Icu_Ip_EnableEdgeDetection (uint8 instance, uint8 hwChannel)
{
  <bb 2> :
  Port_Ci_Icu_Ip_EnableInterrupt (instance, hwChannel);
  return;

}


Port_Ci_Icu_Ip_SetActivationCondition (uint8 instance, uint8 hwChannel, Port_Ci_Icu_Ip_EdgeType activation)
{
  <bb 2> :
  switch (activation) <default: <L3> [INV], case 1: <L1> [INV], case 2: <L0> [INV], case 3: <L2> [INV]>

  <bb 3> :
<L0>:
  _1 = (int) instance;
  _2 = s_Port_Ci_Base[_1];
  _3 = (int) hwChannel;
  _4 = _2->PCR[_3];
  _5 = (int) instance;
  _6 = s_Port_Ci_Base[_5];
  _7 = (int) hwChannel;
  _8 = _4 & 4294311935;
  _6->PCR[_7] = _8;
  _9 = (int) instance;
  _10 = s_Port_Ci_Base[_9];
  _11 = (int) hwChannel;
  _12 = _10->PCR[_11];
  _13 = (int) instance;
  _14 = s_Port_Ci_Base[_13];
  _15 = (int) hwChannel;
  _16 = _12 | 589824;
  _14->PCR[_15] = _16;
  _17 = (int) hwChannel;
  Port_Ci_Icu_Ip_aChActivationMode[_17] = 1;
  goto <bb 7>; [INV]

  <bb 4> :
<L1>:
  _18 = (int) instance;
  _19 = s_Port_Ci_Base[_18];
  _20 = (int) hwChannel;
  _21 = _19->PCR[_20];
  _22 = (int) instance;
  _23 = s_Port_Ci_Base[_22];
  _24 = (int) hwChannel;
  _25 = _21 & 4294377471;
  _23->PCR[_24] = _25;
  _26 = (int) instance;
  _27 = s_Port_Ci_Base[_26];
  _28 = (int) hwChannel;
  _29 = _27->PCR[_28];
  _30 = (int) instance;
  _31 = s_Port_Ci_Base[_30];
  _32 = (int) hwChannel;
  _33 = _29 | 655360;
  _31->PCR[_32] = _33;
  _34 = (int) hwChannel;
  Port_Ci_Icu_Ip_aChActivationMode[_34] = 2;
  goto <bb 7>; [INV]

  <bb 5> :
<L2>:
  _35 = (int) instance;
  _36 = s_Port_Ci_Base[_35];
  _37 = (int) hwChannel;
  _38 = _36->PCR[_37];
  _39 = (int) instance;
  _40 = s_Port_Ci_Base[_39];
  _41 = (int) hwChannel;
  _42 = _38 | 720896;
  _40->PCR[_41] = _42;
  _43 = (int) hwChannel;
  Port_Ci_Icu_Ip_aChActivationMode[_43] = 3;
  goto <bb 7>; [INV]

  <bb 6> :
<L3>:
  _44 = (int) instance;
  _45 = s_Port_Ci_Base[_44];
  _46 = (int) hwChannel;
  _47 = _45->PCR[_46];
  _48 = (int) instance;
  _49 = s_Port_Ci_Base[_48];
  _50 = (int) hwChannel;
  _51 = _47 & 4294246399;
  _49->PCR[_50] = _51;
  _52 = (int) hwChannel;
  Port_Ci_Icu_Ip_aChActivationMode[_52] = 0;

  <bb 7> :
  return;

}


Port_Ci_Icu_Ip_Init (uint8 instance, const struct Port_Ci_Icu_Ip_ConfigType * userConfig)
{
  uint8 hwChannel;
  uint8 nCounter;
  Port_Ci_Icu_Ip_StatusType D.5706;

  <bb 2> :
  nCounter = 0;
  goto <bb 4>; [INV]

  <bb 3> :
  _1 = userConfig->pChannelsConfig;
  _2 = (int) nCounter;
  hwChannel = *_1[_2].pinId;
  Port_Ci_Icu_Ip_DisableInterrupt (instance, hwChannel);
  _3 = userConfig->pChannelsConfig;
  _4 = (int) nCounter;
  _5 = *_3[_4].nDefaultStartEdge;
  Port_Ci_Icu_Ip_SetActivationCondition (instance, hwChannel, _5);
  _6 = (int) instance;
  _7 = (int) hwChannel;
  Port_Ci_Icu_Ip_u32ChState[_6][_7].chInit = 1;
  _8 = userConfig->pChannelsConfig;
  _9 = (int) nCounter;
  _10 = (int) instance;
  _11 = (int) hwChannel;
  _12 = *_8[_9].callback;
  Port_Ci_Icu_Ip_u32ChState[_10][_11].callback = _12;
  _13 = userConfig->pChannelsConfig;
  _14 = (int) nCounter;
  _15 = *_13[_14].callbackParam;
  _16 = (int) instance;
  _17 = (int) hwChannel;
  _18 = (short unsigned int) _15;
  Port_Ci_Icu_Ip_u32ChState[_16][_17].callbackParam = _18;
  _19 = userConfig->pChannelsConfig;
  _20 = (int) nCounter;
  _21 = (int) instance;
  _22 = (int) hwChannel;
  _23 = *_19[_20].PortCiChannelNotification;
  Port_Ci_Icu_Ip_u32ChState[_21][_22].PortCiChannelNotification = _23;
  nCounter.0_24 = nCounter;
  nCounter = nCounter.0_24 + 1;

  <bb 4> :
  _25 = userConfig->nNumChannels;
  if (nCounter < _25)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 5> :
  D.5706 = 0;

  <bb 6> :
<L3>:
  return D.5706;

}


Port_Ci_Icu_Ip_DisableInterrupt (uint8 instance, uint8 hwChannel)
{
  uint32 u32pinMask;

  <bb 2> :
  _1 = (long unsigned int) hwChannel;
  u32pinMask = 1 << _1;
  _2 = (int) instance;
  _3 = s_Port_Ci_Base[_2];
  _4 = (int) hwChannel;
  _5 = _3->PCR[_4];
  _6 = (int) instance;
  _7 = s_Port_Ci_Base[_6];
  _8 = (int) hwChannel;
  _9 = _5 & 4293984255;
  _7->PCR[_8] = _9;
  _10 = (int) instance;
  _11 = s_Port_Ci_Base[_10];
  _12 = _11->ISFR;
  _13 = (int) instance;
  _14 = s_Port_Ci_Base[_13];
  _15 = u32pinMask | _12;
  _14->ISFR = _15;
  return;

}


Port_Ci_Icu_Ip_EnableInterrupt (uint8 instance, uint8 hwChannel)
{
  uint32 u32pinMask;

  <bb 2> :
  _1 = (long unsigned int) hwChannel;
  u32pinMask = 1 << _1;
  _2 = (int) hwChannel;
  _3 = Port_Ci_Icu_Ip_aChActivationMode[_2];
  if (_3 == 2)
    goto <bb 3>; [INV]
  else
    goto <bb 4>; [INV]

  <bb 3> :
  _4 = (int) instance;
  _5 = s_Port_Ci_Base[_4];
  _6 = (int) hwChannel;
  _7 = _5->PCR[_6];
  _8 = (int) instance;
  _9 = s_Port_Ci_Base[_8];
  _10 = (int) hwChannel;
  _11 = _7 & 4294377471;
  _9->PCR[_10] = _11;
  _12 = (int) instance;
  _13 = s_Port_Ci_Base[_12];
  _14 = (int) hwChannel;
  _15 = _13->PCR[_14];
  _16 = (int) instance;
  _17 = s_Port_Ci_Base[_16];
  _18 = (int) hwChannel;
  _19 = _15 | 655360;
  _17->PCR[_18] = _19;
  goto <bb 7>; [INV]

  <bb 4> :
  _20 = (int) hwChannel;
  _21 = Port_Ci_Icu_Ip_aChActivationMode[_20];
  if (_21 == 1)
    goto <bb 5>; [INV]
  else
    goto <bb 6>; [INV]

  <bb 5> :
  _22 = (int) instance;
  _23 = s_Port_Ci_Base[_22];
  _24 = (int) hwChannel;
  _25 = _23->PCR[_24];
  _26 = (int) instance;
  _27 = s_Port_Ci_Base[_26];
  _28 = (int) hwChannel;
  _29 = _25 & 4294311935;
  _27->PCR[_28] = _29;
  _30 = (int) instance;
  _31 = s_Port_Ci_Base[_30];
  _32 = (int) hwChannel;
  _33 = _31->PCR[_32];
  _34 = (int) instance;
  _35 = s_Port_Ci_Base[_34];
  _36 = (int) hwChannel;
  _37 = _33 | 589824;
  _35->PCR[_36] = _37;
  goto <bb 7>; [INV]

  <bb 6> :
  _38 = (int) instance;
  _39 = s_Port_Ci_Base[_38];
  _40 = (int) hwChannel;
  _41 = _39->PCR[_40];
  _42 = (int) instance;
  _43 = s_Port_Ci_Base[_42];
  _44 = (int) hwChannel;
  _45 = _41 | 720896;
  _43->PCR[_44] = _45;

  <bb 7> :
  _46 = (int) instance;
  _47 = s_Port_Ci_Base[_46];
  _48 = _47->ISFR;
  _49 = (int) instance;
  _50 = s_Port_Ci_Base[_49];
  _51 = u32pinMask | _48;
  _50->ISFR = _51;
  return;

}


