
---------- Begin Simulation Statistics ----------
final_tick                                63085404500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 346750                       # Simulator instruction rate (inst/s)
host_mem_usage                                 688936                       # Number of bytes of host memory used
host_op_rate                                   351503                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   288.39                       # Real time elapsed on the host
host_tick_rate                              218748772                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     101370573                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.063085                       # Number of seconds simulated
sim_ticks                                 63085404500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             84.499894                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 4549874                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              5384473                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 92                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            381661                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           5724770                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             141369                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          764288                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           622919                       # Number of indirect misses.
system.cpu.branchPred.lookups                 7242614                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  373366                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        39725                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     101370573                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.261708                       # CPI: cycles per instruction
system.cpu.discardedOps                       1024476                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           47627738                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          45771912                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          6793292                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         3377000                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.792576                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        126170809                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                49905942     49.23%     49.23% # Class of committed instruction
system.cpu.op_class_0::IntMult                 177470      0.18%     49.41% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     49.41% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     49.41% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     49.41% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     49.41% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     49.41% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     49.41% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     49.41% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     49.41% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     49.41% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     49.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     49.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     49.41% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     49.41% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     49.41% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     49.41% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     49.41% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     49.41% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     49.41% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     49.41% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     49.41% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     49.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd            290681      0.29%     49.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     49.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp            282654      0.28%     49.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt            175620      0.17%     50.15% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv             58978      0.06%     50.20% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           523798      0.52%     50.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult            35955      0.04%     50.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc         11115      0.01%     50.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     50.77% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     50.77% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     50.77% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     50.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     50.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     50.77% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     50.77% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     50.77% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     50.77% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     50.77% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     50.77% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     50.77% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     50.77% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     50.77% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     50.77% # Class of committed instruction
system.cpu.op_class_0::MemRead               42927776     42.35%     93.11% # Class of committed instruction
system.cpu.op_class_0::MemWrite               6980584      6.89%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                101370573                       # Class of committed instruction
system.cpu.tickCycles                       122793809                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    32                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           59                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1838                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          495                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           34                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         8338                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          119                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        17637                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            153                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  63085404500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                857                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           10                       # Transaction distribution
system.membus.trans_dist::CleanEvict               27                       # Transaction distribution
system.membus.trans_dist::ReadExReq               944                       # Transaction distribution
system.membus.trans_dist::ReadExResp              944                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           857                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         3639                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   3639                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       463616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  463616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1801                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1801    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1801                       # Request fanout histogram
system.membus.respLayer1.occupancy           31322500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy             2397000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  63085404500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              3272                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         7367                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          258                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             880                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             6048                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            6048                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           749                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         2523                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1756                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        25201                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 26957                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       257792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      4077568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                4335360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             188                       # Total snoops (count)
system.tol2bus.snoopTraffic                      2560                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             9508                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.073938                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.275010                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   8839     92.96%     92.96% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    635      6.68%     99.64% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     34      0.36%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               9508                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           39278500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          38583472                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3371498                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  63085404500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  113                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 7376                       # number of demand (read+write) hits
system.l2.demand_hits::total                     7489                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 113                       # number of overall hits
system.l2.overall_hits::.cpu.data                7376                       # number of overall hits
system.l2.overall_hits::total                    7489                       # number of overall hits
system.l2.demand_misses::.cpu.inst                636                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               1195                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1831                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               636                       # number of overall misses
system.l2.overall_misses::.cpu.data              1195                       # number of overall misses
system.l2.overall_misses::total                  1831                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     59317500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    117242000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        176559500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     59317500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    117242000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       176559500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              749                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             8571                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 9320                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             749                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            8571                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                9320                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.849132                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.139424                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.196459                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.849132                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.139424                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.196459                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 93266.509434                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 98110.460251                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 96427.908247                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 93266.509434                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 98110.460251                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 96427.908247                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                  10                       # number of writebacks
system.l2.writebacks::total                        10                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data              28                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  30                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data             28                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 30                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           634                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          1167                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1801                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          634                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         1167                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1801                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     52944500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    103230000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    156174500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     52944500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    103230000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    156174500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.846462                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.136157                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.193240                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.846462                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.136157                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.193240                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 83508.675079                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 88457.583548                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86715.435869                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 83508.675079                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 88457.583548                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86715.435869                       # average overall mshr miss latency
system.l2.replacements                            188                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         7357                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             7357                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         7357                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         7357                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          216                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              216                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          216                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          216                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data              5104                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  5104                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data             944                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 944                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     91672000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      91672000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          6048                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              6048                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.156085                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.156085                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 97110.169492                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 97110.169492                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          944                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            944                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     82232000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     82232000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.156085                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.156085                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 87110.169492                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87110.169492                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            113                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                113                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          636                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              636                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     59317500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     59317500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          749                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            749                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.849132                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.849132                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 93266.509434                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 93266.509434                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          634                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          634                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     52944500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     52944500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.846462                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.846462                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 83508.675079                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 83508.675079                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          2272                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              2272                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          251                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             251                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     25570000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     25570000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         2523                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          2523                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.099485                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.099485                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 101872.509960                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 101872.509960                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data           28                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           28                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          223                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          223                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     20998000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     20998000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.088387                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.088387                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 94161.434978                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 94161.434978                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  63085404500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1590.896881                       # Cycle average of tags in use
system.l2.tags.total_refs                       17110                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1820                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.401099                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     92000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       5.001780                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       514.454549                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1071.440552                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001221                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.125599                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.261582                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.388403                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1632                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1631                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.398438                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     18962                       # Number of tag accesses
system.l2.tags.data_accesses                    18962                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  63085404500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         162304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         298752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             461056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       162304                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        162304                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks         2560                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            2560                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             634                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1167                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1801                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks           10                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 10                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           2572766                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           4735675                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               7308442                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      2572766                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2572766                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks          40580                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total                40580                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks          40580                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          2572766                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          4735675                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              7349022                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples        16.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2536.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4632.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000613750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               25145                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        1801                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         10                       # Number of write requests accepted
system.mem_ctrls.readBursts                      7204                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       40                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     36                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    24                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               492                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               616                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               612                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               340                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               412                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               328                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               316                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               472                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               308                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               580                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              476                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              496                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              408                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              400                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              528                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      14.25                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    140562000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   35840000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               274962000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     19609.65                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38359.65                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     6244                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.11                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  7204                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   40                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1686                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1687                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1690                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1697                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     104                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     103                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     100                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      93                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          924                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    496.484848                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   407.216274                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   328.584803                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          564     61.04%     61.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           78      8.44%     69.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           56      6.06%     75.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          226     24.46%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          924                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 458752                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2304                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  461056                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 2560                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         7.27                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      7.31                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.04                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.06                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.06                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   62993128500                       # Total gap between requests
system.mem_ctrls.avgGap                   34783615.96                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       162304                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       296448                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 2572766.256892273668                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 4699153.510222796351                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         2536                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4668                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks           40                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     88672000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    186290000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     34965.30                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     39907.88                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks         0.00                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    86.92                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              3584280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              1905090                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            25561200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4979813280.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1314202260                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      23118098880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        29443164990                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        466.719128                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  60088513250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2106520000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    890371250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              3013080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              1601490                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            25618320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4979813280.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1258974390                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      23164606560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        29433627120                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        466.567938                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  60210228250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2106520000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    768656250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     63085404500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  63085404500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     16093620                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         16093620                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     16093620                       # number of overall hits
system.cpu.icache.overall_hits::total        16093620                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          749                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            749                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          749                       # number of overall misses
system.cpu.icache.overall_misses::total           749                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     62650000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     62650000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     62650000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     62650000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     16094369                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     16094369                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     16094369                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     16094369                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000047                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000047                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000047                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000047                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 83644.859813                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 83644.859813                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 83644.859813                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 83644.859813                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          258                       # number of writebacks
system.cpu.icache.writebacks::total               258                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          749                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          749                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          749                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          749                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     61901000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     61901000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     61901000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     61901000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000047                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000047                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000047                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000047                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 82644.859813                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 82644.859813                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 82644.859813                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 82644.859813                       # average overall mshr miss latency
system.cpu.icache.replacements                    258                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     16093620                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        16093620                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          749                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           749                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     62650000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     62650000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     16094369                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     16094369                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000047                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000047                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 83644.859813                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 83644.859813                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          749                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          749                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     61901000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     61901000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000047                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000047                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 82644.859813                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 82644.859813                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  63085404500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           490.476404                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            16094369                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               749                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          21487.809079                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            102500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   490.476404                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.957962                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.957962                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          491                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          491                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.958984                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          64378225                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         64378225                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  63085404500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  63085404500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  63085404500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     49218702                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         49218702                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     49235260                       # number of overall hits
system.cpu.dcache.overall_hits::total        49235260                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         9307                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           9307                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        10456                       # number of overall misses
system.cpu.dcache.overall_misses::total         10456                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    286769000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    286769000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    286769000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    286769000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     49228009                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     49228009                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     49245716                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     49245716                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000189                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000189                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000212                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000212                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 30812.184377                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 30812.184377                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 27426.262433                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 27426.262433                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         7357                       # number of writebacks
system.cpu.dcache.writebacks::total              7357                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1289                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1289                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1289                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1289                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         8018                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         8018                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         8571                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         8571                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    199049000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    199049000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    208292500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    208292500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000163                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000163                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000174                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000174                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 24825.268147                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 24825.268147                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 24302.006767                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 24302.006767                       # average overall mshr miss latency
system.cpu.dcache.replacements                   8059                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     42305541                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        42305541                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         2058                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2058                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     52157000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     52157000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     42307599                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     42307599                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000049                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000049                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 25343.537415                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 25343.537415                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           88                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           88                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1970                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1970                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     44652000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     44652000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000047                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000047                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 22665.989848                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 22665.989848                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      6913161                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        6913161                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         7249                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         7249                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    234612000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    234612000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      6920410                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      6920410                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001047                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001047                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 32364.739964                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 32364.739964                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1201                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1201                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         6048                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         6048                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    154397000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    154397000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000874                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000874                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 25528.604497                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 25528.604497                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        16558                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         16558                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         1149                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         1149                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        17707                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        17707                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.064890                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.064890                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          553                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          553                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      9243500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      9243500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.031231                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.031231                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 16715.189873                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 16715.189873                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          166                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          166                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data          166                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          166                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  63085404500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           507.443033                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            49244163                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              8571                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           5745.439622                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            210500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   507.443033                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.991100                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.991100                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           94                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          268                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          148                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         196992763                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        196992763                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  63085404500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  63085404500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
