{"vcs1":{"timestamp_begin":1728737785.846210035, "rt":1.96, "ut":0.77, "st":0.25}}
{"vcselab":{"timestamp_begin":1728737787.881615518, "rt":2.02, "ut":0.31, "st":0.15}}
{"link":{"timestamp_begin":1728737789.981215139, "rt":0.33, "ut":0.15, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1728737785.199598176}
{"VCS_COMP_START_TIME": 1728737785.199598176}
{"VCS_COMP_END_TIME": 1728737792.020501623}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 332444}}
{"stitch_vcselab": {"peak_mem": 231548}}
