library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;

entity Cont_Peatonal_P is port (
	--Input Ports
		clk: in std_logic; --Clk de 1 seg
	--Output Ports
		Q_P: out std_logic_vector(4 downto 0);
		Num_P: out integer);
end Cont_Peatonal_P;


architecture Cuenta_P of Cont_Peatonal_P is
	
	signal Q_int : std_logic_vector(4 downto 0) := "11000";
	signal numero : integer range 0 to 25 := 25;
	
	begin
	
	process (clk) begin

		if rising_edge(clk)then	
					
				Q_int <= Q_int - 1;
				numero <= numero - 1; --El numero esta atrasado 1 con respecto al contador.
				
				if numero = 1 then
				Q_int <= "11000";
				numero <= 24;
				end if;
				
		end if;
	end process;
	
	Q_P <= Q_int;
	Num_P <= numero;
	
end Cuenta_P;
