#-----------------------------------------------------------
# Vivado v2019.2.1 (64-bit)
# SW Build 2729669 on Thu Dec  5 04:49:17 MST 2019
# IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
# Start of session at: Mon Apr 27 18:43:59 2020
# Process ID: 4648
# Current directory: C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.runs/synth_1/top.vds
# Journal file: C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7a100tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 54632 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 942.672 ; gain = 234.063
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/new/top.vhd:34]
INFO: [Synth 8-638] synthesizing module 'microblaze_mcs_0' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.runs/synth_1/.Xil/Vivado-4648-DELLXPS-JA/realtime/microblaze_mcs_0_stub.vhdl:19]
INFO: [Synth 8-638] synthesizing module 'voice' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/new/voice.vhd:33]
	Parameter pwm_freq bound to: 131 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pwm' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
	Parameter sys_clk bound to: 100000000 - type: integer 
	Parameter pwm_freq bound to: 131 - type: integer 
	Parameter bits_resolution bound to: 4 - type: integer 
	Parameter phases bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pwm' (1#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
INFO: [Synth 8-638] synthesizing module 'pwm__parameterized0' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
	Parameter sys_clk bound to: 100000000 - type: integer 
	Parameter pwm_freq bound to: 1310 - type: integer 
	Parameter bits_resolution bound to: 4 - type: integer 
	Parameter phases bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pwm__parameterized0' (1#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'voice' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/new/voice.vhd:33]
INFO: [Synth 8-638] synthesizing module 'voice__parameterized0' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/new/voice.vhd:33]
	Parameter pwm_freq bound to: 139 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pwm__parameterized1' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
	Parameter sys_clk bound to: 100000000 - type: integer 
	Parameter pwm_freq bound to: 139 - type: integer 
	Parameter bits_resolution bound to: 4 - type: integer 
	Parameter phases bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pwm__parameterized1' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
INFO: [Synth 8-638] synthesizing module 'pwm__parameterized2' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
	Parameter sys_clk bound to: 100000000 - type: integer 
	Parameter pwm_freq bound to: 1390 - type: integer 
	Parameter bits_resolution bound to: 4 - type: integer 
	Parameter phases bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pwm__parameterized2' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'voice__parameterized0' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/new/voice.vhd:33]
INFO: [Synth 8-638] synthesizing module 'voice__parameterized1' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/new/voice.vhd:33]
	Parameter pwm_freq bound to: 147 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pwm__parameterized3' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
	Parameter sys_clk bound to: 100000000 - type: integer 
	Parameter pwm_freq bound to: 147 - type: integer 
	Parameter bits_resolution bound to: 4 - type: integer 
	Parameter phases bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pwm__parameterized3' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
INFO: [Synth 8-638] synthesizing module 'pwm__parameterized4' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
	Parameter sys_clk bound to: 100000000 - type: integer 
	Parameter pwm_freq bound to: 1470 - type: integer 
	Parameter bits_resolution bound to: 4 - type: integer 
	Parameter phases bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pwm__parameterized4' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'voice__parameterized1' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/new/voice.vhd:33]
INFO: [Synth 8-638] synthesizing module 'voice__parameterized2' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/new/voice.vhd:33]
	Parameter pwm_freq bound to: 155 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pwm__parameterized5' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
	Parameter sys_clk bound to: 100000000 - type: integer 
	Parameter pwm_freq bound to: 155 - type: integer 
	Parameter bits_resolution bound to: 4 - type: integer 
	Parameter phases bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pwm__parameterized5' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
INFO: [Synth 8-638] synthesizing module 'pwm__parameterized6' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
	Parameter sys_clk bound to: 100000000 - type: integer 
	Parameter pwm_freq bound to: 1550 - type: integer 
	Parameter bits_resolution bound to: 4 - type: integer 
	Parameter phases bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pwm__parameterized6' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'voice__parameterized2' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/new/voice.vhd:33]
INFO: [Synth 8-638] synthesizing module 'voice__parameterized3' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/new/voice.vhd:33]
	Parameter pwm_freq bound to: 165 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pwm__parameterized7' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
	Parameter sys_clk bound to: 100000000 - type: integer 
	Parameter pwm_freq bound to: 165 - type: integer 
	Parameter bits_resolution bound to: 4 - type: integer 
	Parameter phases bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pwm__parameterized7' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
INFO: [Synth 8-638] synthesizing module 'pwm__parameterized8' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
	Parameter sys_clk bound to: 100000000 - type: integer 
	Parameter pwm_freq bound to: 1650 - type: integer 
	Parameter bits_resolution bound to: 4 - type: integer 
	Parameter phases bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pwm__parameterized8' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'voice__parameterized3' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/new/voice.vhd:33]
INFO: [Synth 8-638] synthesizing module 'voice__parameterized4' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/new/voice.vhd:33]
	Parameter pwm_freq bound to: 175 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pwm__parameterized9' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
	Parameter sys_clk bound to: 100000000 - type: integer 
	Parameter pwm_freq bound to: 175 - type: integer 
	Parameter bits_resolution bound to: 4 - type: integer 
	Parameter phases bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pwm__parameterized9' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
INFO: [Synth 8-638] synthesizing module 'pwm__parameterized10' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
	Parameter sys_clk bound to: 100000000 - type: integer 
	Parameter pwm_freq bound to: 1750 - type: integer 
	Parameter bits_resolution bound to: 4 - type: integer 
	Parameter phases bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pwm__parameterized10' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'voice__parameterized4' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/new/voice.vhd:33]
INFO: [Synth 8-638] synthesizing module 'voice__parameterized5' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/new/voice.vhd:33]
	Parameter pwm_freq bound to: 185 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pwm__parameterized11' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
	Parameter sys_clk bound to: 100000000 - type: integer 
	Parameter pwm_freq bound to: 185 - type: integer 
	Parameter bits_resolution bound to: 4 - type: integer 
	Parameter phases bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pwm__parameterized11' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
INFO: [Synth 8-638] synthesizing module 'pwm__parameterized12' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
	Parameter sys_clk bound to: 100000000 - type: integer 
	Parameter pwm_freq bound to: 1850 - type: integer 
	Parameter bits_resolution bound to: 4 - type: integer 
	Parameter phases bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pwm__parameterized12' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'voice__parameterized5' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/new/voice.vhd:33]
INFO: [Synth 8-638] synthesizing module 'voice__parameterized6' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/new/voice.vhd:33]
	Parameter pwm_freq bound to: 196 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pwm__parameterized13' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
	Parameter sys_clk bound to: 100000000 - type: integer 
	Parameter pwm_freq bound to: 196 - type: integer 
	Parameter bits_resolution bound to: 4 - type: integer 
	Parameter phases bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pwm__parameterized13' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
INFO: [Synth 8-638] synthesizing module 'pwm__parameterized14' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
	Parameter sys_clk bound to: 100000000 - type: integer 
	Parameter pwm_freq bound to: 1960 - type: integer 
	Parameter bits_resolution bound to: 4 - type: integer 
	Parameter phases bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pwm__parameterized14' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'voice__parameterized6' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/new/voice.vhd:33]
INFO: [Synth 8-638] synthesizing module 'voice__parameterized7' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/new/voice.vhd:33]
	Parameter pwm_freq bound to: 208 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pwm__parameterized15' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
	Parameter sys_clk bound to: 100000000 - type: integer 
	Parameter pwm_freq bound to: 208 - type: integer 
	Parameter bits_resolution bound to: 4 - type: integer 
	Parameter phases bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pwm__parameterized15' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
INFO: [Synth 8-638] synthesizing module 'pwm__parameterized16' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
	Parameter sys_clk bound to: 100000000 - type: integer 
	Parameter pwm_freq bound to: 2080 - type: integer 
	Parameter bits_resolution bound to: 4 - type: integer 
	Parameter phases bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pwm__parameterized16' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'voice__parameterized7' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/new/voice.vhd:33]
INFO: [Synth 8-638] synthesizing module 'voice__parameterized8' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/new/voice.vhd:33]
	Parameter pwm_freq bound to: 220 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pwm__parameterized17' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
	Parameter sys_clk bound to: 100000000 - type: integer 
	Parameter pwm_freq bound to: 220 - type: integer 
	Parameter bits_resolution bound to: 4 - type: integer 
	Parameter phases bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pwm__parameterized17' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
INFO: [Synth 8-638] synthesizing module 'pwm__parameterized18' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
	Parameter sys_clk bound to: 100000000 - type: integer 
	Parameter pwm_freq bound to: 2200 - type: integer 
	Parameter bits_resolution bound to: 4 - type: integer 
	Parameter phases bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pwm__parameterized18' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'voice__parameterized8' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/new/voice.vhd:33]
INFO: [Synth 8-638] synthesizing module 'voice__parameterized9' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/new/voice.vhd:33]
	Parameter pwm_freq bound to: 233 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pwm__parameterized19' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
	Parameter sys_clk bound to: 100000000 - type: integer 
	Parameter pwm_freq bound to: 233 - type: integer 
	Parameter bits_resolution bound to: 4 - type: integer 
	Parameter phases bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pwm__parameterized19' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
INFO: [Synth 8-638] synthesizing module 'pwm__parameterized20' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
	Parameter sys_clk bound to: 100000000 - type: integer 
	Parameter pwm_freq bound to: 2330 - type: integer 
	Parameter bits_resolution bound to: 4 - type: integer 
	Parameter phases bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pwm__parameterized20' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'voice__parameterized9' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/new/voice.vhd:33]
INFO: [Synth 8-638] synthesizing module 'voice__parameterized10' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/new/voice.vhd:33]
	Parameter pwm_freq bound to: 245 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pwm__parameterized21' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
	Parameter sys_clk bound to: 100000000 - type: integer 
	Parameter pwm_freq bound to: 245 - type: integer 
	Parameter bits_resolution bound to: 4 - type: integer 
	Parameter phases bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pwm__parameterized21' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
INFO: [Synth 8-638] synthesizing module 'pwm__parameterized22' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
	Parameter sys_clk bound to: 100000000 - type: integer 
	Parameter pwm_freq bound to: 2450 - type: integer 
	Parameter bits_resolution bound to: 4 - type: integer 
	Parameter phases bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pwm__parameterized22' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'voice__parameterized10' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/new/voice.vhd:33]
INFO: [Synth 8-638] synthesizing module 'voice__parameterized11' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/new/voice.vhd:33]
	Parameter pwm_freq bound to: 262 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pwm__parameterized23' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
	Parameter sys_clk bound to: 100000000 - type: integer 
	Parameter pwm_freq bound to: 262 - type: integer 
	Parameter bits_resolution bound to: 4 - type: integer 
	Parameter phases bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pwm__parameterized23' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
INFO: [Synth 8-638] synthesizing module 'pwm__parameterized24' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
	Parameter sys_clk bound to: 100000000 - type: integer 
	Parameter pwm_freq bound to: 2620 - type: integer 
	Parameter bits_resolution bound to: 4 - type: integer 
	Parameter phases bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pwm__parameterized24' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'voice__parameterized11' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/new/voice.vhd:33]
INFO: [Synth 8-638] synthesizing module 'voice__parameterized12' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/new/voice.vhd:33]
	Parameter pwm_freq bound to: 278 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pwm__parameterized25' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
	Parameter sys_clk bound to: 100000000 - type: integer 
	Parameter pwm_freq bound to: 278 - type: integer 
	Parameter bits_resolution bound to: 4 - type: integer 
	Parameter phases bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pwm__parameterized25' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
INFO: [Synth 8-638] synthesizing module 'pwm__parameterized26' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
	Parameter sys_clk bound to: 100000000 - type: integer 
	Parameter pwm_freq bound to: 2780 - type: integer 
	Parameter bits_resolution bound to: 4 - type: integer 
	Parameter phases bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pwm__parameterized26' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'voice__parameterized12' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/new/voice.vhd:33]
INFO: [Synth 8-638] synthesizing module 'voice__parameterized13' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/new/voice.vhd:33]
	Parameter pwm_freq bound to: 294 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pwm__parameterized27' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
	Parameter sys_clk bound to: 100000000 - type: integer 
	Parameter pwm_freq bound to: 294 - type: integer 
	Parameter bits_resolution bound to: 4 - type: integer 
	Parameter phases bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pwm__parameterized27' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
INFO: [Synth 8-638] synthesizing module 'pwm__parameterized28' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
	Parameter sys_clk bound to: 100000000 - type: integer 
	Parameter pwm_freq bound to: 2940 - type: integer 
	Parameter bits_resolution bound to: 4 - type: integer 
	Parameter phases bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pwm__parameterized28' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'voice__parameterized13' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/new/voice.vhd:33]
INFO: [Synth 8-638] synthesizing module 'voice__parameterized14' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/new/voice.vhd:33]
	Parameter pwm_freq bound to: 310 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pwm__parameterized29' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
	Parameter sys_clk bound to: 100000000 - type: integer 
	Parameter pwm_freq bound to: 310 - type: integer 
	Parameter bits_resolution bound to: 4 - type: integer 
	Parameter phases bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pwm__parameterized29' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
INFO: [Synth 8-638] synthesizing module 'pwm__parameterized30' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
	Parameter sys_clk bound to: 100000000 - type: integer 
	Parameter pwm_freq bound to: 3100 - type: integer 
	Parameter bits_resolution bound to: 4 - type: integer 
	Parameter phases bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pwm__parameterized30' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'voice__parameterized14' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/new/voice.vhd:33]
INFO: [Synth 8-638] synthesizing module 'voice__parameterized15' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/new/voice.vhd:33]
	Parameter pwm_freq bound to: 330 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pwm__parameterized31' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
	Parameter sys_clk bound to: 100000000 - type: integer 
	Parameter pwm_freq bound to: 330 - type: integer 
	Parameter bits_resolution bound to: 4 - type: integer 
	Parameter phases bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pwm__parameterized31' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
INFO: [Synth 8-638] synthesizing module 'pwm__parameterized32' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
	Parameter sys_clk bound to: 100000000 - type: integer 
	Parameter pwm_freq bound to: 3300 - type: integer 
	Parameter bits_resolution bound to: 4 - type: integer 
	Parameter phases bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pwm__parameterized32' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'voice__parameterized15' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/new/voice.vhd:33]
INFO: [Synth 8-638] synthesizing module 'voice__parameterized16' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/new/voice.vhd:33]
	Parameter pwm_freq bound to: 350 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pwm__parameterized33' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
	Parameter sys_clk bound to: 100000000 - type: integer 
	Parameter pwm_freq bound to: 350 - type: integer 
	Parameter bits_resolution bound to: 4 - type: integer 
	Parameter phases bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pwm__parameterized33' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
INFO: [Synth 8-638] synthesizing module 'pwm__parameterized34' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
	Parameter sys_clk bound to: 100000000 - type: integer 
	Parameter pwm_freq bound to: 3500 - type: integer 
	Parameter bits_resolution bound to: 4 - type: integer 
	Parameter phases bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pwm__parameterized34' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'voice__parameterized16' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/new/voice.vhd:33]
INFO: [Synth 8-638] synthesizing module 'voice__parameterized17' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/new/voice.vhd:33]
	Parameter pwm_freq bound to: 370 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pwm__parameterized35' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
	Parameter sys_clk bound to: 100000000 - type: integer 
	Parameter pwm_freq bound to: 370 - type: integer 
	Parameter bits_resolution bound to: 4 - type: integer 
	Parameter phases bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pwm__parameterized35' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
INFO: [Synth 8-638] synthesizing module 'pwm__parameterized36' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
	Parameter sys_clk bound to: 100000000 - type: integer 
	Parameter pwm_freq bound to: 3700 - type: integer 
	Parameter bits_resolution bound to: 4 - type: integer 
	Parameter phases bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pwm__parameterized36' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'voice__parameterized17' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/new/voice.vhd:33]
INFO: [Synth 8-638] synthesizing module 'voice__parameterized18' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/new/voice.vhd:33]
	Parameter pwm_freq bound to: 392 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pwm__parameterized37' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
	Parameter sys_clk bound to: 100000000 - type: integer 
	Parameter pwm_freq bound to: 392 - type: integer 
	Parameter bits_resolution bound to: 4 - type: integer 
	Parameter phases bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pwm__parameterized37' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
INFO: [Synth 8-638] synthesizing module 'pwm__parameterized38' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
	Parameter sys_clk bound to: 100000000 - type: integer 
	Parameter pwm_freq bound to: 3920 - type: integer 
	Parameter bits_resolution bound to: 4 - type: integer 
	Parameter phases bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pwm__parameterized38' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'voice__parameterized18' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/new/voice.vhd:33]
INFO: [Synth 8-638] synthesizing module 'voice__parameterized19' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/new/voice.vhd:33]
	Parameter pwm_freq bound to: 416 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pwm__parameterized39' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
	Parameter sys_clk bound to: 100000000 - type: integer 
	Parameter pwm_freq bound to: 416 - type: integer 
	Parameter bits_resolution bound to: 4 - type: integer 
	Parameter phases bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pwm__parameterized39' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
INFO: [Synth 8-638] synthesizing module 'pwm__parameterized40' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
	Parameter sys_clk bound to: 100000000 - type: integer 
	Parameter pwm_freq bound to: 4160 - type: integer 
	Parameter bits_resolution bound to: 4 - type: integer 
	Parameter phases bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pwm__parameterized40' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'voice__parameterized19' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/new/voice.vhd:33]
INFO: [Synth 8-638] synthesizing module 'voice__parameterized20' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/new/voice.vhd:33]
	Parameter pwm_freq bound to: 440 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pwm__parameterized41' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
	Parameter sys_clk bound to: 100000000 - type: integer 
	Parameter pwm_freq bound to: 440 - type: integer 
	Parameter bits_resolution bound to: 4 - type: integer 
	Parameter phases bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pwm__parameterized41' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
INFO: [Synth 8-638] synthesizing module 'pwm__parameterized42' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
	Parameter sys_clk bound to: 100000000 - type: integer 
	Parameter pwm_freq bound to: 4400 - type: integer 
	Parameter bits_resolution bound to: 4 - type: integer 
	Parameter phases bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pwm__parameterized42' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'voice__parameterized20' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/new/voice.vhd:33]
INFO: [Synth 8-638] synthesizing module 'voice__parameterized21' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/new/voice.vhd:33]
	Parameter pwm_freq bound to: 466 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pwm__parameterized43' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
	Parameter sys_clk bound to: 100000000 - type: integer 
	Parameter pwm_freq bound to: 466 - type: integer 
	Parameter bits_resolution bound to: 4 - type: integer 
	Parameter phases bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pwm__parameterized43' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
INFO: [Synth 8-638] synthesizing module 'pwm__parameterized44' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
	Parameter sys_clk bound to: 100000000 - type: integer 
	Parameter pwm_freq bound to: 4660 - type: integer 
	Parameter bits_resolution bound to: 4 - type: integer 
	Parameter phases bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pwm__parameterized44' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'voice__parameterized21' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/new/voice.vhd:33]
INFO: [Synth 8-638] synthesizing module 'voice__parameterized22' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/new/voice.vhd:33]
	Parameter pwm_freq bound to: 490 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pwm__parameterized45' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
	Parameter sys_clk bound to: 100000000 - type: integer 
	Parameter pwm_freq bound to: 490 - type: integer 
	Parameter bits_resolution bound to: 4 - type: integer 
	Parameter phases bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pwm__parameterized45' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
INFO: [Synth 8-638] synthesizing module 'pwm__parameterized46' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
	Parameter sys_clk bound to: 100000000 - type: integer 
	Parameter pwm_freq bound to: 4900 - type: integer 
	Parameter bits_resolution bound to: 4 - type: integer 
	Parameter phases bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pwm__parameterized46' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'voice__parameterized22' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/new/voice.vhd:33]
INFO: [Synth 8-638] synthesizing module 'voice__parameterized23' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/new/voice.vhd:33]
	Parameter pwm_freq bound to: 524 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pwm__parameterized47' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
	Parameter sys_clk bound to: 100000000 - type: integer 
	Parameter pwm_freq bound to: 524 - type: integer 
	Parameter bits_resolution bound to: 4 - type: integer 
	Parameter phases bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pwm__parameterized47' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
INFO: [Synth 8-638] synthesizing module 'pwm__parameterized48' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
	Parameter sys_clk bound to: 100000000 - type: integer 
	Parameter pwm_freq bound to: 5240 - type: integer 
	Parameter bits_resolution bound to: 4 - type: integer 
	Parameter phases bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pwm__parameterized48' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'voice__parameterized23' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/new/voice.vhd:33]
INFO: [Synth 8-638] synthesizing module 'voice__parameterized24' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/new/voice.vhd:33]
	Parameter pwm_freq bound to: 556 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pwm__parameterized49' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
	Parameter sys_clk bound to: 100000000 - type: integer 
	Parameter pwm_freq bound to: 556 - type: integer 
	Parameter bits_resolution bound to: 4 - type: integer 
	Parameter phases bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pwm__parameterized49' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
INFO: [Synth 8-638] synthesizing module 'pwm__parameterized50' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
	Parameter sys_clk bound to: 100000000 - type: integer 
	Parameter pwm_freq bound to: 5560 - type: integer 
	Parameter bits_resolution bound to: 4 - type: integer 
	Parameter phases bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pwm__parameterized50' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'voice__parameterized24' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/new/voice.vhd:33]
INFO: [Synth 8-638] synthesizing module 'voice__parameterized25' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/new/voice.vhd:33]
	Parameter pwm_freq bound to: 588 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pwm__parameterized51' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
	Parameter sys_clk bound to: 100000000 - type: integer 
	Parameter pwm_freq bound to: 588 - type: integer 
	Parameter bits_resolution bound to: 4 - type: integer 
	Parameter phases bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pwm__parameterized51' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
INFO: [Synth 8-638] synthesizing module 'pwm__parameterized52' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
	Parameter sys_clk bound to: 100000000 - type: integer 
	Parameter pwm_freq bound to: 5880 - type: integer 
	Parameter bits_resolution bound to: 4 - type: integer 
	Parameter phases bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pwm__parameterized52' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'voice__parameterized25' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/new/voice.vhd:33]
INFO: [Synth 8-638] synthesizing module 'voice__parameterized26' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/new/voice.vhd:33]
	Parameter pwm_freq bound to: 620 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pwm__parameterized53' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
	Parameter sys_clk bound to: 100000000 - type: integer 
	Parameter pwm_freq bound to: 620 - type: integer 
	Parameter bits_resolution bound to: 4 - type: integer 
	Parameter phases bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pwm__parameterized53' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
INFO: [Synth 8-638] synthesizing module 'pwm__parameterized54' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
	Parameter sys_clk bound to: 100000000 - type: integer 
	Parameter pwm_freq bound to: 6200 - type: integer 
	Parameter bits_resolution bound to: 4 - type: integer 
	Parameter phases bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pwm__parameterized54' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'voice__parameterized26' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/new/voice.vhd:33]
INFO: [Synth 8-638] synthesizing module 'voice__parameterized27' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/new/voice.vhd:33]
	Parameter pwm_freq bound to: 660 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pwm__parameterized55' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
	Parameter sys_clk bound to: 100000000 - type: integer 
	Parameter pwm_freq bound to: 660 - type: integer 
	Parameter bits_resolution bound to: 4 - type: integer 
	Parameter phases bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pwm__parameterized55' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
INFO: [Synth 8-638] synthesizing module 'pwm__parameterized56' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
	Parameter sys_clk bound to: 100000000 - type: integer 
	Parameter pwm_freq bound to: 6600 - type: integer 
	Parameter bits_resolution bound to: 4 - type: integer 
	Parameter phases bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pwm__parameterized56' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'voice__parameterized27' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/new/voice.vhd:33]
INFO: [Synth 8-638] synthesizing module 'voice__parameterized28' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/new/voice.vhd:33]
	Parameter pwm_freq bound to: 700 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pwm__parameterized57' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
	Parameter sys_clk bound to: 100000000 - type: integer 
	Parameter pwm_freq bound to: 700 - type: integer 
	Parameter bits_resolution bound to: 4 - type: integer 
	Parameter phases bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pwm__parameterized57' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
INFO: [Synth 8-638] synthesizing module 'pwm__parameterized58' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
	Parameter sys_clk bound to: 100000000 - type: integer 
	Parameter pwm_freq bound to: 7000 - type: integer 
	Parameter bits_resolution bound to: 4 - type: integer 
	Parameter phases bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pwm__parameterized58' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'voice__parameterized28' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/new/voice.vhd:33]
INFO: [Synth 8-638] synthesizing module 'voice__parameterized29' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/new/voice.vhd:33]
	Parameter pwm_freq bound to: 740 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pwm__parameterized59' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
	Parameter sys_clk bound to: 100000000 - type: integer 
	Parameter pwm_freq bound to: 740 - type: integer 
	Parameter bits_resolution bound to: 4 - type: integer 
	Parameter phases bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pwm__parameterized59' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
INFO: [Synth 8-638] synthesizing module 'pwm__parameterized60' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
	Parameter sys_clk bound to: 100000000 - type: integer 
	Parameter pwm_freq bound to: 7400 - type: integer 
	Parameter bits_resolution bound to: 4 - type: integer 
	Parameter phases bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pwm__parameterized60' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'voice__parameterized29' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/new/voice.vhd:33]
INFO: [Synth 8-638] synthesizing module 'voice__parameterized30' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/new/voice.vhd:33]
	Parameter pwm_freq bound to: 784 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pwm__parameterized61' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
	Parameter sys_clk bound to: 100000000 - type: integer 
	Parameter pwm_freq bound to: 784 - type: integer 
	Parameter bits_resolution bound to: 4 - type: integer 
	Parameter phases bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pwm__parameterized61' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
INFO: [Synth 8-638] synthesizing module 'pwm__parameterized62' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
	Parameter sys_clk bound to: 100000000 - type: integer 
	Parameter pwm_freq bound to: 7840 - type: integer 
	Parameter bits_resolution bound to: 4 - type: integer 
	Parameter phases bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pwm__parameterized62' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'voice__parameterized30' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/new/voice.vhd:33]
INFO: [Synth 8-638] synthesizing module 'voice__parameterized31' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/new/voice.vhd:33]
	Parameter pwm_freq bound to: 832 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pwm__parameterized63' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
	Parameter sys_clk bound to: 100000000 - type: integer 
	Parameter pwm_freq bound to: 832 - type: integer 
	Parameter bits_resolution bound to: 4 - type: integer 
	Parameter phases bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pwm__parameterized63' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
INFO: [Synth 8-638] synthesizing module 'pwm__parameterized64' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
	Parameter sys_clk bound to: 100000000 - type: integer 
	Parameter pwm_freq bound to: 8320 - type: integer 
	Parameter bits_resolution bound to: 4 - type: integer 
	Parameter phases bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pwm__parameterized64' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'voice__parameterized31' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/new/voice.vhd:33]
INFO: [Synth 8-638] synthesizing module 'voice__parameterized32' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/new/voice.vhd:33]
	Parameter pwm_freq bound to: 880 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pwm__parameterized65' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
	Parameter sys_clk bound to: 100000000 - type: integer 
	Parameter pwm_freq bound to: 880 - type: integer 
	Parameter bits_resolution bound to: 4 - type: integer 
	Parameter phases bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pwm__parameterized65' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
INFO: [Synth 8-638] synthesizing module 'pwm__parameterized66' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
	Parameter sys_clk bound to: 100000000 - type: integer 
	Parameter pwm_freq bound to: 8800 - type: integer 
	Parameter bits_resolution bound to: 4 - type: integer 
	Parameter phases bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pwm__parameterized66' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'voice__parameterized32' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/new/voice.vhd:33]
INFO: [Synth 8-638] synthesizing module 'voice__parameterized33' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/new/voice.vhd:33]
	Parameter pwm_freq bound to: 932 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pwm__parameterized67' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
	Parameter sys_clk bound to: 100000000 - type: integer 
	Parameter pwm_freq bound to: 932 - type: integer 
	Parameter bits_resolution bound to: 4 - type: integer 
	Parameter phases bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pwm__parameterized67' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
INFO: [Synth 8-638] synthesizing module 'pwm__parameterized68' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
	Parameter sys_clk bound to: 100000000 - type: integer 
	Parameter pwm_freq bound to: 9320 - type: integer 
	Parameter bits_resolution bound to: 4 - type: integer 
	Parameter phases bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pwm__parameterized68' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'voice__parameterized33' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/new/voice.vhd:33]
INFO: [Synth 8-638] synthesizing module 'voice__parameterized34' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/new/voice.vhd:33]
	Parameter pwm_freq bound to: 980 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pwm__parameterized69' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
	Parameter sys_clk bound to: 100000000 - type: integer 
	Parameter pwm_freq bound to: 980 - type: integer 
	Parameter bits_resolution bound to: 4 - type: integer 
	Parameter phases bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pwm__parameterized69' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
INFO: [Synth 8-638] synthesizing module 'pwm__parameterized70' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
	Parameter sys_clk bound to: 100000000 - type: integer 
	Parameter pwm_freq bound to: 9800 - type: integer 
	Parameter bits_resolution bound to: 4 - type: integer 
	Parameter phases bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pwm__parameterized70' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'voice__parameterized34' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/new/voice.vhd:33]
INFO: [Synth 8-638] synthesizing module 'voice__parameterized35' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/new/voice.vhd:33]
	Parameter pwm_freq bound to: 1048 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pwm__parameterized71' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
	Parameter sys_clk bound to: 100000000 - type: integer 
	Parameter pwm_freq bound to: 1048 - type: integer 
	Parameter bits_resolution bound to: 4 - type: integer 
	Parameter phases bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pwm__parameterized71' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
INFO: [Synth 8-638] synthesizing module 'pwm__parameterized72' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
	Parameter sys_clk bound to: 100000000 - type: integer 
	Parameter pwm_freq bound to: 10480 - type: integer 
	Parameter bits_resolution bound to: 4 - type: integer 
	Parameter phases bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pwm__parameterized72' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'voice__parameterized35' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/new/voice.vhd:33]
INFO: [Synth 8-638] synthesizing module 'voice__parameterized36' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/new/voice.vhd:33]
	Parameter pwm_freq bound to: 1112 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pwm__parameterized73' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
	Parameter sys_clk bound to: 100000000 - type: integer 
	Parameter pwm_freq bound to: 1112 - type: integer 
	Parameter bits_resolution bound to: 4 - type: integer 
	Parameter phases bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pwm__parameterized73' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
INFO: [Synth 8-638] synthesizing module 'pwm__parameterized74' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
	Parameter sys_clk bound to: 100000000 - type: integer 
	Parameter pwm_freq bound to: 11120 - type: integer 
	Parameter bits_resolution bound to: 4 - type: integer 
	Parameter phases bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pwm__parameterized74' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'voice__parameterized36' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/new/voice.vhd:33]
INFO: [Synth 8-638] synthesizing module 'voice__parameterized37' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/new/voice.vhd:33]
	Parameter pwm_freq bound to: 1176 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pwm__parameterized75' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
	Parameter sys_clk bound to: 100000000 - type: integer 
	Parameter pwm_freq bound to: 1176 - type: integer 
	Parameter bits_resolution bound to: 4 - type: integer 
	Parameter phases bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pwm__parameterized75' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
INFO: [Synth 8-638] synthesizing module 'pwm__parameterized76' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
	Parameter sys_clk bound to: 100000000 - type: integer 
	Parameter pwm_freq bound to: 11760 - type: integer 
	Parameter bits_resolution bound to: 4 - type: integer 
	Parameter phases bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pwm__parameterized76' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'voice__parameterized37' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/new/voice.vhd:33]
INFO: [Synth 8-638] synthesizing module 'voice__parameterized38' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/new/voice.vhd:33]
	Parameter pwm_freq bound to: 1240 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pwm__parameterized77' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
	Parameter sys_clk bound to: 100000000 - type: integer 
	Parameter pwm_freq bound to: 1240 - type: integer 
	Parameter bits_resolution bound to: 4 - type: integer 
	Parameter phases bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pwm__parameterized77' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
INFO: [Synth 8-638] synthesizing module 'pwm__parameterized78' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
	Parameter sys_clk bound to: 100000000 - type: integer 
	Parameter pwm_freq bound to: 12400 - type: integer 
	Parameter bits_resolution bound to: 4 - type: integer 
	Parameter phases bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pwm__parameterized78' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'voice__parameterized38' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/new/voice.vhd:33]
INFO: [Synth 8-638] synthesizing module 'voice__parameterized39' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/new/voice.vhd:33]
	Parameter pwm_freq bound to: 1320 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pwm__parameterized79' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
	Parameter sys_clk bound to: 100000000 - type: integer 
	Parameter pwm_freq bound to: 1320 - type: integer 
	Parameter bits_resolution bound to: 4 - type: integer 
	Parameter phases bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pwm__parameterized79' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
INFO: [Synth 8-638] synthesizing module 'pwm__parameterized80' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
	Parameter sys_clk bound to: 100000000 - type: integer 
	Parameter pwm_freq bound to: 13200 - type: integer 
	Parameter bits_resolution bound to: 4 - type: integer 
	Parameter phases bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pwm__parameterized80' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'voice__parameterized39' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/new/voice.vhd:33]
INFO: [Synth 8-638] synthesizing module 'voice__parameterized40' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/new/voice.vhd:33]
	Parameter pwm_freq bound to: 1400 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pwm__parameterized81' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
	Parameter sys_clk bound to: 100000000 - type: integer 
	Parameter pwm_freq bound to: 1400 - type: integer 
	Parameter bits_resolution bound to: 4 - type: integer 
	Parameter phases bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pwm__parameterized81' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
INFO: [Synth 8-638] synthesizing module 'pwm__parameterized82' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
	Parameter sys_clk bound to: 100000000 - type: integer 
	Parameter pwm_freq bound to: 14000 - type: integer 
	Parameter bits_resolution bound to: 4 - type: integer 
	Parameter phases bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pwm__parameterized82' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'voice__parameterized40' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/new/voice.vhd:33]
INFO: [Synth 8-638] synthesizing module 'voice__parameterized41' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/new/voice.vhd:33]
	Parameter pwm_freq bound to: 1480 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pwm__parameterized83' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
	Parameter sys_clk bound to: 100000000 - type: integer 
	Parameter pwm_freq bound to: 1480 - type: integer 
	Parameter bits_resolution bound to: 4 - type: integer 
	Parameter phases bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pwm__parameterized83' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
INFO: [Synth 8-638] synthesizing module 'pwm__parameterized84' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
	Parameter sys_clk bound to: 100000000 - type: integer 
	Parameter pwm_freq bound to: 14800 - type: integer 
	Parameter bits_resolution bound to: 4 - type: integer 
	Parameter phases bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pwm__parameterized84' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'voice__parameterized41' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/new/voice.vhd:33]
INFO: [Synth 8-638] synthesizing module 'voice__parameterized42' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/new/voice.vhd:33]
	Parameter pwm_freq bound to: 1568 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pwm__parameterized85' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
	Parameter sys_clk bound to: 100000000 - type: integer 
	Parameter pwm_freq bound to: 1568 - type: integer 
	Parameter bits_resolution bound to: 4 - type: integer 
	Parameter phases bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pwm__parameterized85' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
INFO: [Synth 8-638] synthesizing module 'pwm__parameterized86' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
	Parameter sys_clk bound to: 100000000 - type: integer 
	Parameter pwm_freq bound to: 15680 - type: integer 
	Parameter bits_resolution bound to: 4 - type: integer 
	Parameter phases bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pwm__parameterized86' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'voice__parameterized42' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/new/voice.vhd:33]
INFO: [Synth 8-638] synthesizing module 'voice__parameterized43' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/new/voice.vhd:33]
	Parameter pwm_freq bound to: 1664 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pwm__parameterized87' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
	Parameter sys_clk bound to: 100000000 - type: integer 
	Parameter pwm_freq bound to: 1664 - type: integer 
	Parameter bits_resolution bound to: 4 - type: integer 
	Parameter phases bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pwm__parameterized87' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
INFO: [Synth 8-638] synthesizing module 'pwm__parameterized88' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
	Parameter sys_clk bound to: 100000000 - type: integer 
	Parameter pwm_freq bound to: 16640 - type: integer 
	Parameter bits_resolution bound to: 4 - type: integer 
	Parameter phases bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pwm__parameterized88' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'voice__parameterized43' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/new/voice.vhd:33]
INFO: [Synth 8-638] synthesizing module 'voice__parameterized44' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/new/voice.vhd:33]
	Parameter pwm_freq bound to: 1760 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pwm__parameterized89' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
	Parameter sys_clk bound to: 100000000 - type: integer 
	Parameter pwm_freq bound to: 1760 - type: integer 
	Parameter bits_resolution bound to: 4 - type: integer 
	Parameter phases bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pwm__parameterized89' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
INFO: [Synth 8-638] synthesizing module 'pwm__parameterized90' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
	Parameter sys_clk bound to: 100000000 - type: integer 
	Parameter pwm_freq bound to: 17600 - type: integer 
	Parameter bits_resolution bound to: 4 - type: integer 
	Parameter phases bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pwm__parameterized90' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'voice__parameterized44' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/new/voice.vhd:33]
INFO: [Synth 8-638] synthesizing module 'voice__parameterized45' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/new/voice.vhd:33]
	Parameter pwm_freq bound to: 1864 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pwm__parameterized91' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
	Parameter sys_clk bound to: 100000000 - type: integer 
	Parameter pwm_freq bound to: 1864 - type: integer 
	Parameter bits_resolution bound to: 4 - type: integer 
	Parameter phases bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pwm__parameterized91' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
INFO: [Synth 8-638] synthesizing module 'pwm__parameterized92' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
	Parameter sys_clk bound to: 100000000 - type: integer 
	Parameter pwm_freq bound to: 18640 - type: integer 
	Parameter bits_resolution bound to: 4 - type: integer 
	Parameter phases bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pwm__parameterized92' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'voice__parameterized45' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/new/voice.vhd:33]
INFO: [Synth 8-638] synthesizing module 'voice__parameterized46' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/new/voice.vhd:33]
	Parameter pwm_freq bound to: 1960 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pwm__parameterized93' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
	Parameter sys_clk bound to: 100000000 - type: integer 
	Parameter pwm_freq bound to: 19600 - type: integer 
	Parameter bits_resolution bound to: 4 - type: integer 
	Parameter phases bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pwm__parameterized93' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'voice__parameterized46' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/new/voice.vhd:33]
INFO: [Synth 8-638] synthesizing module 'voice__parameterized47' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/new/voice.vhd:33]
	Parameter pwm_freq bound to: 2096 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pwm__parameterized94' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
	Parameter sys_clk bound to: 100000000 - type: integer 
	Parameter pwm_freq bound to: 2096 - type: integer 
	Parameter bits_resolution bound to: 4 - type: integer 
	Parameter phases bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pwm__parameterized94' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
INFO: [Synth 8-638] synthesizing module 'pwm__parameterized95' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
	Parameter sys_clk bound to: 100000000 - type: integer 
	Parameter pwm_freq bound to: 20960 - type: integer 
	Parameter bits_resolution bound to: 4 - type: integer 
	Parameter phases bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pwm__parameterized95' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'voice__parameterized47' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/new/voice.vhd:33]
INFO: [Synth 8-638] synthesizing module 'voice__parameterized48' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/new/voice.vhd:33]
	Parameter pwm_freq bound to: 2224 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pwm__parameterized96' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
	Parameter sys_clk bound to: 100000000 - type: integer 
	Parameter pwm_freq bound to: 2224 - type: integer 
	Parameter bits_resolution bound to: 4 - type: integer 
	Parameter phases bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pwm__parameterized96' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
INFO: [Synth 8-638] synthesizing module 'pwm__parameterized97' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
	Parameter sys_clk bound to: 100000000 - type: integer 
	Parameter pwm_freq bound to: 22240 - type: integer 
	Parameter bits_resolution bound to: 4 - type: integer 
	Parameter phases bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pwm__parameterized97' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'voice__parameterized48' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/new/voice.vhd:33]
INFO: [Synth 8-638] synthesizing module 'voice__parameterized49' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/new/voice.vhd:33]
	Parameter pwm_freq bound to: 2352 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pwm__parameterized98' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
	Parameter sys_clk bound to: 100000000 - type: integer 
	Parameter pwm_freq bound to: 2352 - type: integer 
	Parameter bits_resolution bound to: 4 - type: integer 
	Parameter phases bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pwm__parameterized98' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
INFO: [Synth 8-638] synthesizing module 'pwm__parameterized99' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
	Parameter sys_clk bound to: 100000000 - type: integer 
	Parameter pwm_freq bound to: 23520 - type: integer 
	Parameter bits_resolution bound to: 4 - type: integer 
	Parameter phases bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pwm__parameterized99' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'voice__parameterized49' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/new/voice.vhd:33]
INFO: [Synth 8-638] synthesizing module 'voice__parameterized50' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/new/voice.vhd:33]
	Parameter pwm_freq bound to: 2480 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pwm__parameterized100' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
	Parameter sys_clk bound to: 100000000 - type: integer 
	Parameter pwm_freq bound to: 2480 - type: integer 
	Parameter bits_resolution bound to: 4 - type: integer 
	Parameter phases bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pwm__parameterized100' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
INFO: [Synth 8-638] synthesizing module 'pwm__parameterized101' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
	Parameter sys_clk bound to: 100000000 - type: integer 
	Parameter pwm_freq bound to: 24800 - type: integer 
	Parameter bits_resolution bound to: 4 - type: integer 
	Parameter phases bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pwm__parameterized101' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'voice__parameterized50' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/new/voice.vhd:33]
INFO: [Synth 8-638] synthesizing module 'voice__parameterized51' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/new/voice.vhd:33]
	Parameter pwm_freq bound to: 2640 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pwm__parameterized102' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
	Parameter sys_clk bound to: 100000000 - type: integer 
	Parameter pwm_freq bound to: 2640 - type: integer 
	Parameter bits_resolution bound to: 4 - type: integer 
	Parameter phases bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pwm__parameterized102' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
INFO: [Synth 8-638] synthesizing module 'pwm__parameterized103' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
	Parameter sys_clk bound to: 100000000 - type: integer 
	Parameter pwm_freq bound to: 26400 - type: integer 
	Parameter bits_resolution bound to: 4 - type: integer 
	Parameter phases bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pwm__parameterized103' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'voice__parameterized51' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/new/voice.vhd:33]
INFO: [Synth 8-638] synthesizing module 'voice__parameterized52' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/new/voice.vhd:33]
	Parameter pwm_freq bound to: 2800 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pwm__parameterized104' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
	Parameter sys_clk bound to: 100000000 - type: integer 
	Parameter pwm_freq bound to: 2800 - type: integer 
	Parameter bits_resolution bound to: 4 - type: integer 
	Parameter phases bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pwm__parameterized104' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
INFO: [Synth 8-638] synthesizing module 'pwm__parameterized105' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
	Parameter sys_clk bound to: 100000000 - type: integer 
	Parameter pwm_freq bound to: 28000 - type: integer 
	Parameter bits_resolution bound to: 4 - type: integer 
	Parameter phases bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pwm__parameterized105' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'voice__parameterized52' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/new/voice.vhd:33]
INFO: [Synth 8-638] synthesizing module 'voice__parameterized53' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/new/voice.vhd:33]
	Parameter pwm_freq bound to: 2960 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pwm__parameterized106' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
	Parameter sys_clk bound to: 100000000 - type: integer 
	Parameter pwm_freq bound to: 2960 - type: integer 
	Parameter bits_resolution bound to: 4 - type: integer 
	Parameter phases bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pwm__parameterized106' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
INFO: [Synth 8-638] synthesizing module 'pwm__parameterized107' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
	Parameter sys_clk bound to: 100000000 - type: integer 
	Parameter pwm_freq bound to: 29600 - type: integer 
	Parameter bits_resolution bound to: 4 - type: integer 
	Parameter phases bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pwm__parameterized107' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'voice__parameterized53' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/new/voice.vhd:33]
INFO: [Synth 8-638] synthesizing module 'voice__parameterized54' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/new/voice.vhd:33]
	Parameter pwm_freq bound to: 3136 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pwm__parameterized108' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
	Parameter sys_clk bound to: 100000000 - type: integer 
	Parameter pwm_freq bound to: 3136 - type: integer 
	Parameter bits_resolution bound to: 4 - type: integer 
	Parameter phases bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pwm__parameterized108' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
INFO: [Synth 8-638] synthesizing module 'pwm__parameterized109' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
	Parameter sys_clk bound to: 100000000 - type: integer 
	Parameter pwm_freq bound to: 31360 - type: integer 
	Parameter bits_resolution bound to: 4 - type: integer 
	Parameter phases bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pwm__parameterized109' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'voice__parameterized54' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/new/voice.vhd:33]
INFO: [Synth 8-638] synthesizing module 'voice__parameterized55' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/new/voice.vhd:33]
	Parameter pwm_freq bound to: 3328 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pwm__parameterized110' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
	Parameter sys_clk bound to: 100000000 - type: integer 
	Parameter pwm_freq bound to: 3328 - type: integer 
	Parameter bits_resolution bound to: 4 - type: integer 
	Parameter phases bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pwm__parameterized110' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
INFO: [Synth 8-638] synthesizing module 'pwm__parameterized111' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
	Parameter sys_clk bound to: 100000000 - type: integer 
	Parameter pwm_freq bound to: 33280 - type: integer 
	Parameter bits_resolution bound to: 4 - type: integer 
	Parameter phases bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pwm__parameterized111' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'voice__parameterized55' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/new/voice.vhd:33]
INFO: [Synth 8-638] synthesizing module 'voice__parameterized56' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/new/voice.vhd:33]
	Parameter pwm_freq bound to: 3520 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pwm__parameterized112' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
	Parameter sys_clk bound to: 100000000 - type: integer 
	Parameter pwm_freq bound to: 3520 - type: integer 
	Parameter bits_resolution bound to: 4 - type: integer 
	Parameter phases bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pwm__parameterized112' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
INFO: [Synth 8-638] synthesizing module 'pwm__parameterized113' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
	Parameter sys_clk bound to: 100000000 - type: integer 
	Parameter pwm_freq bound to: 35200 - type: integer 
	Parameter bits_resolution bound to: 4 - type: integer 
	Parameter phases bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pwm__parameterized113' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'voice__parameterized56' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/new/voice.vhd:33]
INFO: [Synth 8-638] synthesizing module 'voice__parameterized57' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/new/voice.vhd:33]
	Parameter pwm_freq bound to: 3728 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pwm__parameterized114' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
	Parameter sys_clk bound to: 100000000 - type: integer 
	Parameter pwm_freq bound to: 3728 - type: integer 
	Parameter bits_resolution bound to: 4 - type: integer 
	Parameter phases bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pwm__parameterized114' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
INFO: [Synth 8-638] synthesizing module 'pwm__parameterized115' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
	Parameter sys_clk bound to: 100000000 - type: integer 
	Parameter pwm_freq bound to: 37280 - type: integer 
	Parameter bits_resolution bound to: 4 - type: integer 
	Parameter phases bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pwm__parameterized115' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'voice__parameterized57' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/new/voice.vhd:33]
INFO: [Synth 8-638] synthesizing module 'voice__parameterized58' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/new/voice.vhd:33]
	Parameter pwm_freq bound to: 3920 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pwm__parameterized116' [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
	Parameter sys_clk bound to: 100000000 - type: integer 
	Parameter pwm_freq bound to: 39200 - type: integer 
	Parameter bits_resolution bound to: 4 - type: integer 
	Parameter phases bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pwm__parameterized116' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/imports/Downloads/pwm.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'voice__parameterized58' (2#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/new/voice.vhd:33]
WARNING: [Synth 8-614] signal 'voice_out' is read in the process but is not in the sensitivity list [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/new/top.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'top' (3#1) [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/sources_1/new/top.vhd:34]
WARNING: [Synth 8-3331] design top has unconnected port sw[14]
WARNING: [Synth 8-3331] design top has unconnected port sw[13]
WARNING: [Synth 8-3331] design top has unconnected port sw[12]
WARNING: [Synth 8-3331] design top has unconnected port sw[11]
WARNING: [Synth 8-3331] design top has unconnected port sw[10]
WARNING: [Synth 8-3331] design top has unconnected port sw[9]
WARNING: [Synth 8-3331] design top has unconnected port sw[8]
WARNING: [Synth 8-3331] design top has unconnected port sw[7]
WARNING: [Synth 8-3331] design top has unconnected port sw[6]
WARNING: [Synth 8-3331] design top has unconnected port sw[5]
WARNING: [Synth 8-3331] design top has unconnected port sw[4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1043.676 ; gain = 335.066
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1043.676 ; gain = 335.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1043.676 ; gain = 335.066
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.203 . Memory (MB): peak = 1043.676 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.runs/synth_1/.Xil/Vivado-4648-DELLXPS-JA/microblaze_mcs_0/microblaze_mcs_0/microblaze_mcs_0_in_context.xdc] for cell 'MB'
Finished Parsing XDC File [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.runs/synth_1/.Xil/Vivado-4648-DELLXPS-JA/microblaze_mcs_0/microblaze_mcs_0/microblaze_mcs_0_in_context.xdc] for cell 'MB'
Parsing XDC File [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/constrs_1/imports/Downloads/Nexys4_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'RGB1_Red'. [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/constrs_1/imports/Downloads/Nexys4_Master.xdc:115]
WARNING: [Vivado 12-584] No ports matched 'RGB1_Red'. [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/constrs_1/imports/Downloads/Nexys4_Master.xdc:116]
WARNING: [Vivado 12-584] No ports matched 'RGB1_Green'. [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/constrs_1/imports/Downloads/Nexys4_Master.xdc:118]
WARNING: [Vivado 12-584] No ports matched 'RGB1_Green'. [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/constrs_1/imports/Downloads/Nexys4_Master.xdc:119]
WARNING: [Vivado 12-584] No ports matched 'RGB1_Blue'. [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/constrs_1/imports/Downloads/Nexys4_Master.xdc:121]
WARNING: [Vivado 12-584] No ports matched 'RGB1_Blue'. [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/constrs_1/imports/Downloads/Nexys4_Master.xdc:122]
WARNING: [Vivado 12-584] No ports matched 'RGB2_Red'. [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/constrs_1/imports/Downloads/Nexys4_Master.xdc:124]
WARNING: [Vivado 12-584] No ports matched 'RGB2_Red'. [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/constrs_1/imports/Downloads/Nexys4_Master.xdc:125]
WARNING: [Vivado 12-584] No ports matched 'RGB2_Green'. [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/constrs_1/imports/Downloads/Nexys4_Master.xdc:127]
WARNING: [Vivado 12-584] No ports matched 'RGB2_Green'. [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/constrs_1/imports/Downloads/Nexys4_Master.xdc:128]
WARNING: [Vivado 12-584] No ports matched 'RGB2_Blue'. [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/constrs_1/imports/Downloads/Nexys4_Master.xdc:130]
WARNING: [Vivado 12-584] No ports matched 'RGB2_Blue'. [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/constrs_1/imports/Downloads/Nexys4_Master.xdc:131]
Finished Parsing XDC File [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/constrs_1/imports/Downloads/Nexys4_Master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/constrs_1/imports/Downloads/Nexys4_Master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.srcs/constrs_1/imports/Downloads/Nexys4_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1168.039 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 1168.039 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1168.039 ; gain = 459.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1168.039 ; gain = 459.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for MB. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1168.039 ; gain = 459.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1168.039 ; gain = 459.430
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |top__GB0      |           1|     23025|
|2     |top__GB1      |           1|     20238|
|3     |top__GB2      |           1|     11051|
|4     |top__GB3      |           1|     13502|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 14    
	   2 Input     19 Bit       Adders := 24    
	   2 Input     18 Bit       Adders := 24    
	   2 Input     17 Bit       Adders := 30    
	   2 Input     16 Bit       Adders := 48    
	   2 Input     15 Bit       Adders := 34    
	   2 Input     14 Bit       Adders := 24    
	   2 Input     13 Bit       Adders := 24    
	   2 Input     12 Bit       Adders := 18    
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 7     
	               19 Bit    Registers := 26    
	               18 Bit    Registers := 36    
	               17 Bit    Registers := 39    
	               16 Bit    Registers := 54    
	               15 Bit    Registers := 65    
	               14 Bit    Registers := 46    
	               13 Bit    Registers := 36    
	               12 Bit    Registers := 33    
	               11 Bit    Registers := 18    
	                1 Bit    Registers := 240   
+---Multipliers : 
	                 4x32  Multipliers := 120   
+---Muxes : 
	   2 Input     20 Bit        Muxes := 7     
	   2 Input     19 Bit        Muxes := 12    
	   2 Input     18 Bit        Muxes := 12    
	   2 Input     17 Bit        Muxes := 15    
	   2 Input     15 Bit        Muxes := 17    
	   2 Input     14 Bit        Muxes := 12    
	   2 Input     13 Bit        Muxes := 12    
	   2 Input     12 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 120   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
Module pwm__parameterized14__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                 4x32  Multipliers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pwm__parameterized93 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 2     
+---Registers : 
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                 4x32  Multipliers := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pwm__parameterized91 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                 4x32  Multipliers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pwm__parameterized92 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 2     
+---Registers : 
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                 4x32  Multipliers := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pwm__parameterized19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 2     
+---Registers : 
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                 4x32  Multipliers := 1     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pwm__parameterized20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                 4x32  Multipliers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pwm__parameterized21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 2     
+---Registers : 
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                 4x32  Multipliers := 1     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pwm__parameterized22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                 4x32  Multipliers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pwm__parameterized23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 2     
+---Registers : 
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                 4x32  Multipliers := 1     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pwm__parameterized24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                 4x32  Multipliers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pwm__parameterized89 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                 4x32  Multipliers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pwm__parameterized90 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 2     
+---Registers : 
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                 4x32  Multipliers := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pwm__parameterized87 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                 4x32  Multipliers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pwm__parameterized88 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 2     
+---Registers : 
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                 4x32  Multipliers := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pwm__parameterized85 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                 4x32  Multipliers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pwm__parameterized86 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 2     
+---Registers : 
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                 4x32  Multipliers := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pwm__parameterized83 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 2     
+---Registers : 
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                 4x32  Multipliers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pwm__parameterized84 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 2     
+---Registers : 
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                 4x32  Multipliers := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pwm__parameterized81 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 2     
+---Registers : 
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                 4x32  Multipliers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pwm__parameterized82 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 2     
+---Registers : 
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                 4x32  Multipliers := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pwm__parameterized79 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 2     
+---Registers : 
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                 4x32  Multipliers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pwm__parameterized80 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 2     
+---Registers : 
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                 4x32  Multipliers := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pwm__parameterized77 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 2     
+---Registers : 
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                 4x32  Multipliers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pwm__parameterized78 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 2     
+---Registers : 
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                 4x32  Multipliers := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pwm__parameterized75 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 2     
+---Registers : 
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                 4x32  Multipliers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pwm__parameterized76 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 2     
+---Registers : 
	               14 Bit    Registers := 1     
	               13 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                 4x32  Multipliers := 1     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pwm__parameterized73 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 2     
+---Registers : 
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                 4x32  Multipliers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pwm__parameterized74 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 2     
+---Registers : 
	               14 Bit    Registers := 1     
	               13 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                 4x32  Multipliers := 1     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pwm__parameterized71 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 2     
+---Registers : 
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                 4x32  Multipliers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pwm__parameterized72 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 2     
+---Registers : 
	               14 Bit    Registers := 1     
	               13 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                 4x32  Multipliers := 1     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pwm__parameterized69 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 2     
+---Registers : 
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                 4x32  Multipliers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pwm__parameterized70 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 2     
+---Registers : 
	               14 Bit    Registers := 1     
	               13 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                 4x32  Multipliers := 1     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pwm__parameterized67 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 2     
+---Registers : 
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                 4x32  Multipliers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pwm__parameterized68 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 2     
+---Registers : 
	               14 Bit    Registers := 1     
	               13 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                 4x32  Multipliers := 1     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pwm__parameterized65 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 2     
+---Registers : 
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                 4x32  Multipliers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pwm__parameterized66 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 2     
+---Registers : 
	               14 Bit    Registers := 1     
	               13 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                 4x32  Multipliers := 1     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pwm__parameterized63 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 2     
+---Registers : 
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                 4x32  Multipliers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pwm__parameterized64 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 2     
+---Registers : 
	               14 Bit    Registers := 1     
	               13 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                 4x32  Multipliers := 1     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pwm__parameterized61 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 2     
+---Registers : 
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                 4x32  Multipliers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pwm__parameterized62 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 2     
+---Registers : 
	               14 Bit    Registers := 1     
	               13 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                 4x32  Multipliers := 1     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pwm__parameterized59 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 2     
+---Registers : 
	               18 Bit    Registers := 1     
	               17 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                 4x32  Multipliers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pwm__parameterized60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 2     
+---Registers : 
	               14 Bit    Registers := 1     
	               13 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                 4x32  Multipliers := 1     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pwm__parameterized57 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 2     
+---Registers : 
	               18 Bit    Registers := 1     
	               17 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                 4x32  Multipliers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pwm__parameterized58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 2     
+---Registers : 
	               14 Bit    Registers := 1     
	               13 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                 4x32  Multipliers := 1     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pwm__parameterized55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 2     
+---Registers : 
	               18 Bit    Registers := 1     
	               17 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                 4x32  Multipliers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pwm__parameterized56 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 2     
+---Registers : 
	               14 Bit    Registers := 1     
	               13 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                 4x32  Multipliers := 1     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pwm__parameterized53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 2     
+---Registers : 
	               18 Bit    Registers := 1     
	               17 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                 4x32  Multipliers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pwm__parameterized54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 2     
+---Registers : 
	               14 Bit    Registers := 1     
	               13 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                 4x32  Multipliers := 1     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pwm__parameterized51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 2     
+---Registers : 
	               18 Bit    Registers := 1     
	               17 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                 4x32  Multipliers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pwm__parameterized52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 2     
+---Registers : 
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                 4x32  Multipliers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pwm__parameterized49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 2     
+---Registers : 
	               18 Bit    Registers := 1     
	               17 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                 4x32  Multipliers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pwm__parameterized50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 2     
+---Registers : 
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                 4x32  Multipliers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pwm__parameterized47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 2     
+---Registers : 
	               18 Bit    Registers := 1     
	               17 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                 4x32  Multipliers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pwm__parameterized48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 2     
+---Registers : 
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                 4x32  Multipliers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pwm__parameterized45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 2     
+---Registers : 
	               18 Bit    Registers := 1     
	               17 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                 4x32  Multipliers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pwm__parameterized46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 2     
+---Registers : 
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                 4x32  Multipliers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pwm__parameterized43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 2     
+---Registers : 
	               18 Bit    Registers := 1     
	               17 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                 4x32  Multipliers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pwm__parameterized44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 2     
+---Registers : 
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                 4x32  Multipliers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pwm__parameterized41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 2     
+---Registers : 
	               18 Bit    Registers := 1     
	               17 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                 4x32  Multipliers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pwm__parameterized42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 2     
+---Registers : 
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                 4x32  Multipliers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pwm__parameterized39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 2     
+---Registers : 
	               18 Bit    Registers := 1     
	               17 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                 4x32  Multipliers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pwm__parameterized40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 2     
+---Registers : 
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                 4x32  Multipliers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pwm__parameterized37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 2     
+---Registers : 
	               18 Bit    Registers := 1     
	               17 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                 4x32  Multipliers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pwm__parameterized38__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 2     
+---Registers : 
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                 4x32  Multipliers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pwm__parameterized35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 2     
+---Registers : 
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                 4x32  Multipliers := 1     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pwm__parameterized36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 2     
+---Registers : 
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                 4x32  Multipliers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pwm__parameterized33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 2     
+---Registers : 
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                 4x32  Multipliers := 1     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pwm__parameterized34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 2     
+---Registers : 
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                 4x32  Multipliers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pwm__parameterized31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 2     
+---Registers : 
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                 4x32  Multipliers := 1     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pwm__parameterized32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 2     
+---Registers : 
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                 4x32  Multipliers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pwm__parameterized29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 2     
+---Registers : 
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                 4x32  Multipliers := 1     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pwm__parameterized30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 2     
+---Registers : 
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                 4x32  Multipliers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pwm__parameterized27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 2     
+---Registers : 
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                 4x32  Multipliers := 1     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pwm__parameterized28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                 4x32  Multipliers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pwm__parameterized25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 2     
+---Registers : 
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                 4x32  Multipliers := 1     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pwm__parameterized26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                 4x32  Multipliers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pwm__parameterized114 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 2     
+---Registers : 
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                 4x32  Multipliers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pwm__parameterized115 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                 4x32  Multipliers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pwm__parameterized38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 2     
+---Registers : 
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                 4x32  Multipliers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pwm__parameterized116 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                 4x32  Multipliers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pwm__parameterized94 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                 4x32  Multipliers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pwm__parameterized95 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 2     
+---Registers : 
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                 4x32  Multipliers := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pwm__parameterized96 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                 4x32  Multipliers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pwm__parameterized97 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 2     
+---Registers : 
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                 4x32  Multipliers := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pwm__parameterized98 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                 4x32  Multipliers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pwm__parameterized99 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 2     
+---Registers : 
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                 4x32  Multipliers := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pwm__parameterized100 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                 4x32  Multipliers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pwm__parameterized101 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                 4x32  Multipliers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pwm__parameterized102 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                 4x32  Multipliers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pwm__parameterized103 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                 4x32  Multipliers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pwm__parameterized104 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                 4x32  Multipliers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pwm__parameterized105 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                 4x32  Multipliers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pwm__parameterized106 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                 4x32  Multipliers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pwm__parameterized107 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                 4x32  Multipliers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pwm__parameterized108 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 2     
+---Registers : 
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                 4x32  Multipliers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pwm__parameterized109 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                 4x32  Multipliers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pwm__parameterized110 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 2     
+---Registers : 
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                 4x32  Multipliers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pwm__parameterized111 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                 4x32  Multipliers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pwm__parameterized112 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 2     
+---Registers : 
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                 4x32  Multipliers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pwm__parameterized113 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                 4x32  Multipliers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pwm__parameterized17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 2     
+---Registers : 
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                 4x32  Multipliers := 1     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pwm__parameterized18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                 4x32  Multipliers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pwm__parameterized15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 2     
+---Registers : 
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                 4x32  Multipliers := 1     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pwm__parameterized16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                 4x32  Multipliers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pwm__parameterized13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 2     
+---Registers : 
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                 4x32  Multipliers := 1     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pwm__parameterized14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                 4x32  Multipliers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pwm__parameterized11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 2     
+---Registers : 
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                 4x32  Multipliers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pwm__parameterized12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                 4x32  Multipliers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pwm__parameterized9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 2     
+---Registers : 
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                 4x32  Multipliers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pwm__parameterized10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                 4x32  Multipliers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pwm__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 2     
+---Registers : 
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                 4x32  Multipliers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pwm__parameterized8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                 4x32  Multipliers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pwm__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 2     
+---Registers : 
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                 4x32  Multipliers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pwm__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                 4x32  Multipliers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pwm__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 2     
+---Registers : 
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                 4x32  Multipliers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pwm__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 2     
+---Registers : 
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                 4x32  Multipliers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pwm__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 2     
+---Registers : 
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                 4x32  Multipliers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pwm__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 2     
+---Registers : 
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                 4x32  Multipliers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pwm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 2     
+---Registers : 
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                 4x32  Multipliers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pwm__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 2     
+---Registers : 
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                 4x32  Multipliers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design top has unconnected port sw[14]
WARNING: [Synth 8-3331] design top has unconnected port sw[13]
WARNING: [Synth 8-3331] design top has unconnected port sw[12]
WARNING: [Synth 8-3331] design top has unconnected port sw[11]
WARNING: [Synth 8-3331] design top has unconnected port sw[10]
WARNING: [Synth 8-3331] design top has unconnected port sw[9]
WARNING: [Synth 8-3331] design top has unconnected port sw[8]
WARNING: [Synth 8-3331] design top has unconnected port sw[7]
WARNING: [Synth 8-3331] design top has unconnected port sw[6]
WARNING: [Synth 8-3331] design top has unconnected port sw[5]
WARNING: [Synth 8-3331] design top has unconnected port sw[4]
INFO: [Synth 8-3886] merging instance 'i_0/octaves[0].voices[11].voice/PWM1/half_duty_new_reg__16' (FDE) to 'i_0/octaves[0].voices[11].voice/PWM1/half_duty_new_reg'
INFO: [Synth 8-3886] merging instance 'i_0/octaves[0].voices[11].voice/PWM1/half_duty_new_reg__15' (FDE) to 'i_0/octaves[0].voices[11].voice/PWM1/half_duty_new_reg'
INFO: [Synth 8-3886] merging instance 'i_0/octaves[1].voices[0].voice/PWM1/half_duty_new_reg__16' (FDE) to 'i_0/octaves[1].voices[0].voice/PWM1/half_duty_new_reg__0'
INFO: [Synth 8-3886] merging instance 'i_0/octaves[1].voices[0].voice/PWM1/half_duty_new_reg__15' (FDE) to 'i_0/octaves[1].voices[0].voice/PWM1/half_duty_new_reg__0'
INFO: [Synth 8-3886] merging instance 'i_0/octaves[1].voices[0].voice/PWM1/half_duty_new_reg__14' (FDE) to 'i_0/octaves[1].voices[0].voice/PWM1/half_duty_new_reg'
INFO: [Synth 8-3886] merging instance 'i_0/octaves[2].voices[6].voice/PWM1/half_duty_new_reg__15' (FDE) to 'i_0/octaves[2].voices[6].voice/PWM1/half_duty_new_reg__0'
INFO: [Synth 8-3886] merging instance 'i_0/octaves[2].voices[6].voice/PWM1/half_duty_new_reg__14' (FDE) to 'i_0/octaves[2].voices[6].voice/PWM1/half_duty_new_reg__0'
INFO: [Synth 8-3886] merging instance 'i_0/octaves[2].voices[6].voice/PWM1/half_duty_new_reg__13' (FDE) to 'i_0/octaves[2].voices[6].voice/PWM1/half_duty_new_reg__0'
INFO: [Synth 8-3886] merging instance 'i_0/octaves[2].voices[7].voice/PWM1/half_duty_new_reg__14' (FDE) to 'i_0/octaves[2].voices[7].voice/PWM1/half_duty_new_reg__0'
INFO: [Synth 8-3886] merging instance 'i_0/octaves[2].voices[7].voice/PWM1/half_duty_new_reg__13' (FDE) to 'i_0/octaves[2].voices[7].voice/PWM1/half_duty_new_reg__0'
INFO: [Synth 8-3886] merging instance 'i_0/octaves[2].voices[7].voice/PWM1/half_duty_new_reg__12' (FDE) to 'i_0/octaves[2].voices[7].voice/PWM1/half_duty_new_reg__0'
INFO: [Synth 8-3886] merging instance 'i_0/octaves[3].voices[0].voice/PWM1/half_duty_new_reg__14' (FDE) to 'i_0/octaves[3].voices[0].voice/PWM1/half_duty_new_reg'
INFO: [Synth 8-3886] merging instance 'i_0/octaves[3].voices[0].voice/PWM1/half_duty_new_reg__13' (FDE) to 'i_0/octaves[3].voices[0].voice/PWM1/half_duty_new_reg__0'
INFO: [Synth 8-3886] merging instance 'i_0/octaves[3].voices[3].voice/PWM1/half_duty_new_reg__14' (FDE) to 'i_0/octaves[3].voices[3].voice/PWM1/half_duty_new_reg__0'
INFO: [Synth 8-3886] merging instance 'i_0/octaves[3].voices[4].voice/PWM1/half_duty_new_reg__14' (FDE) to 'i_0/octaves[3].voices[4].voice/PWM1/half_duty_new_reg__0'
INFO: [Synth 8-3886] merging instance 'i_0/octaves[3].voices[6].voice/PWM1/half_duty_new_reg__14' (FDE) to 'i_0/octaves[3].voices[6].voice/PWM1/half_duty_new_reg__0'
INFO: [Synth 8-3886] merging instance 'i_0/octaves[3].voices[6].voice/PWM1/half_duty_new_reg__13' (FDE) to 'i_0/octaves[3].voices[6].voice/PWM1/half_duty_new_reg__0'
INFO: [Synth 8-3886] merging instance 'i_0/octaves[3].voices[6].voice/PWM1/half_duty_new_reg__12' (FDE) to 'i_0/octaves[3].voices[6].voice/PWM1/half_duty_new_reg'
INFO: [Synth 8-3886] merging instance 'i_0/octaves[3].voices[7].voice/PWM1/half_duty_new_reg__13' (FDE) to 'i_0/octaves[3].voices[7].voice/PWM1/half_duty_new_reg__0'
INFO: [Synth 8-3886] merging instance 'i_0/octaves[3].voices[7].voice/PWM1/half_duty_new_reg__12' (FDE) to 'i_0/octaves[3].voices[7].voice/PWM1/half_duty_new_reg__0'
INFO: [Synth 8-3886] merging instance 'i_0/octaves[3].voices[7].voice/PWM1/half_duty_new_reg__11' (FDE) to 'i_0/octaves[3].voices[7].voice/PWM1/half_duty_new_reg__0'
INFO: [Synth 8-3886] merging instance 'i_0/octaves[0].voices[10].voice/PWM1/half_duty_new_reg__16' (FDE) to 'i_0/octaves[0].voices[10].voice/PWM1/half_duty_new_reg'
INFO: [Synth 8-3886] merging instance 'i_0/octaves[0].voices[10].voice/PWM1/half_duty_new_reg__15' (FDE) to 'i_0/octaves[0].voices[10].voice/PWM1/half_duty_new_reg'
INFO: [Synth 8-3886] merging instance 'i_0/octaves[0].voices[10].voice/PWM1/half_duty_new_reg__14' (FDE) to 'i_0/octaves[0].voices[10].voice/PWM1/half_duty_new_reg'
INFO: [Synth 8-3886] merging instance 'i_0/octaves[0].voices[10].voice/PWM1/half_duty_new_reg__13' (FDE) to 'i_0/octaves[0].voices[10].voice/PWM1/half_duty_new_reg'
INFO: [Synth 8-3886] merging instance 'i_0/octaves[0].voices[10].voice/PWM1/half_duty_new_reg__12' (FDE) to 'i_0/octaves[0].voices[10].voice/PWM1/half_duty_new_reg'
INFO: [Synth 8-3886] merging instance 'i_0/octaves[0].voices[10].voice/PWM1/half_duty_new_reg__9' (FDE) to 'i_0/octaves[0].voices[10].voice/PWM1/half_duty_new_reg'
INFO: [Synth 8-3886] merging instance 'i_0/octaves[0].voices[10].voice/PWM1/half_duty_new_reg__8' (FDE) to 'i_0/octaves[0].voices[10].voice/PWM1/half_duty_new_reg__0'
INFO: [Synth 8-3886] merging instance 'i_0/octaves[0].voices[10].voice/PWM1/half_duty_new_reg__7' (FDE) to 'i_0/octaves[0].voices[10].voice/PWM1/half_duty_new_reg__0'
INFO: [Synth 8-3886] merging instance 'i_0/octaves[0].voices[10].voice/PWM1/half_duty_new_reg__6' (FDE) to 'i_0/octaves[0].voices[10].voice/PWM1/half_duty_new_reg'
INFO: [Synth 8-3886] merging instance 'i_0/octaves[0].voices[10].voice/PWM1/half_duty_new_reg__5' (FDE) to 'i_0/octaves[0].voices[10].voice/PWM1/half_duty_new_reg'
INFO: [Synth 8-3886] merging instance 'i_0/octaves[0].voices[10].voice/PWM1/half_duty_new_reg__4' (FDE) to 'i_0/octaves[0].voices[10].voice/PWM1/half_duty_new_reg'
INFO: [Synth 8-3886] merging instance 'i_0/octaves[0].voices[10].voice/PWM1/half_duty_new_reg__3' (FDE) to 'i_0/octaves[0].voices[10].voice/PWM1/half_duty_new_reg__0'
INFO: [Synth 8-3886] merging instance 'i_0/octaves[0].voices[10].voice/PWM1/half_duty_new_reg__2' (FDE) to 'i_0/octaves[0].voices[10].voice/PWM1/half_duty_new_reg'
INFO: [Synth 8-3886] merging instance 'i_0/octaves[0].voices[10].voice/PWM1/half_duty_new_reg__1' (FDE) to 'i_0/octaves[0].voices[10].voice/PWM1/half_duty_new_reg__0'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\octaves[0].voices[10].voice/PWM1 /half_duty_new_reg__0)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\octaves[0].voices[10].voice/PWM1 /half_duty_new_reg)
INFO: [Synth 8-3886] merging instance 'i_0/octaves[0].voices[11].voice/PWM1/half_duty_reg[0][0]' (FDE) to 'i_0/octaves[0].voices[11].voice/PWM1/half_duty_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'i_0/octaves[0].voices[11].voice/PWM1/half_duty_reg[0][1]' (FDE) to 'i_0/octaves[0].voices[11].voice/PWM1/half_duty_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'i_0/octaves[0].voices[11].voice/PWM1/half_duty_new_reg__14' (FDE) to 'i_0/octaves[0].voices[11].voice/PWM1/half_duty_new_reg'
INFO: [Synth 8-3886] merging instance 'i_0/octaves[0].voices[11].voice/PWM1/half_duty_new_reg__13' (FDE) to 'i_0/octaves[0].voices[11].voice/PWM1/half_duty_new_reg__0'
INFO: [Synth 8-3886] merging instance 'i_0/octaves[0].voices[11].voice/PWM1/half_duty_new_reg__12' (FDE) to 'i_0/octaves[0].voices[11].voice/PWM1/half_duty_new_reg__0'
INFO: [Synth 8-3886] merging instance 'i_0/octaves[0].voices[11].voice/PWM1/half_duty_new_reg__11' (FDE) to 'i_0/octaves[0].voices[11].voice/PWM1/half_duty_new_reg'
INFO: [Synth 8-3886] merging instance 'i_0/octaves[0].voices[11].voice/PWM1/half_duty_new_reg__10' (FDE) to 'i_0/octaves[0].voices[11].voice/PWM1/half_duty_new_reg'
INFO: [Synth 8-3886] merging instance 'i_0/octaves[0].voices[11].voice/PWM1/half_duty_new_reg__9' (FDE) to 'i_0/octaves[0].voices[11].voice/PWM1/half_duty_new_reg__0'
INFO: [Synth 8-3886] merging instance 'i_0/octaves[0].voices[11].voice/PWM1/half_duty_new_reg__8' (FDE) to 'i_0/octaves[0].voices[11].voice/PWM1/half_duty_new_reg'
INFO: [Synth 8-3886] merging instance 'i_0/octaves[0].voices[11].voice/PWM1/half_duty_new_reg__7' (FDE) to 'i_0/octaves[0].voices[11].voice/PWM1/half_duty_new_reg__0'
INFO: [Synth 8-3886] merging instance 'i_0/octaves[0].voices[11].voice/PWM1/half_duty_new_reg__6' (FDE) to 'i_0/octaves[0].voices[11].voice/PWM1/half_duty_new_reg__0'
INFO: [Synth 8-3886] merging instance 'i_0/octaves[0].voices[11].voice/PWM1/half_duty_new_reg__5' (FDE) to 'i_0/octaves[0].voices[11].voice/PWM1/half_duty_new_reg__0'
INFO: [Synth 8-3886] merging instance 'i_0/octaves[0].voices[11].voice/PWM1/half_duty_new_reg__4' (FDE) to 'i_0/octaves[0].voices[11].voice/PWM1/half_duty_new_reg'
INFO: [Synth 8-3886] merging instance 'i_0/octaves[0].voices[11].voice/PWM1/half_duty_new_reg__3' (FDE) to 'i_0/octaves[0].voices[11].voice/PWM1/half_duty_new_reg'
INFO: [Synth 8-3886] merging instance 'i_0/octaves[0].voices[11].voice/PWM1/half_duty_new_reg__2' (FDE) to 'i_0/octaves[0].voices[11].voice/PWM1/half_duty_new_reg'
INFO: [Synth 8-3886] merging instance 'i_0/octaves[0].voices[11].voice/PWM1/half_duty_new_reg__1' (FDE) to 'i_0/octaves[0].voices[11].voice/PWM1/half_duty_new_reg__0'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\octaves[0].voices[11].voice/PWM1 /half_duty_new_reg__0)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\octaves[0].voices[11].voice/PWM1 /half_duty_new_reg)
INFO: [Synth 8-3886] merging instance 'i_0/octaves[1].voices[0].voice/PWM1/half_duty_new_reg__13' (FDE) to 'i_0/octaves[1].voices[0].voice/PWM1/half_duty_new_reg__0'
INFO: [Synth 8-3886] merging instance 'i_0/octaves[1].voices[0].voice/PWM1/half_duty_reg[0][0]' (FDE) to 'i_0/octaves[1].voices[0].voice/PWM1/half_duty_reg[0][16]'
INFO: [Synth 8-3886] merging instance 'i_0/octaves[1].voices[0].voice/PWM1/half_duty_reg[0][1]' (FDE) to 'i_0/octaves[1].voices[0].voice/PWM1/half_duty_reg[0][16]'
INFO: [Synth 8-3886] merging instance 'i_0/octaves[1].voices[0].voice/PWM1/half_duty_reg[0][2]' (FDE) to 'i_0/octaves[1].voices[0].voice/PWM1/half_duty_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'i_0/octaves[1].voices[0].voice/PWM1/half_duty_new_reg__12' (FDE) to 'i_0/octaves[1].voices[0].voice/PWM1/half_duty_new_reg__0'
INFO: [Synth 8-3886] merging instance 'i_0/octaves[1].voices[0].voice/PWM1/half_duty_new_reg__11' (FDE) to 'i_0/octaves[1].voices[0].voice/PWM1/half_duty_new_reg__0'
INFO: [Synth 8-3886] merging instance 'i_0/octaves[1].voices[0].voice/PWM1/half_duty_new_reg__10' (FDE) to 'i_0/octaves[1].voices[0].voice/PWM1/half_duty_new_reg'
INFO: [Synth 8-3886] merging instance 'i_0/octaves[1].voices[0].voice/PWM1/half_duty_new_reg__9' (FDE) to 'i_0/octaves[1].voices[0].voice/PWM1/half_duty_new_reg__0'
INFO: [Synth 8-3886] merging instance 'i_0/octaves[1].voices[0].voice/PWM1/half_duty_new_reg__8' (FDE) to 'i_0/octaves[1].voices[0].voice/PWM1/half_duty_new_reg'
INFO: [Synth 8-3886] merging instance 'i_0/octaves[1].voices[0].voice/PWM1/half_duty_new_reg__7' (FDE) to 'i_0/octaves[1].voices[0].voice/PWM1/half_duty_new_reg'
INFO: [Synth 8-3886] merging instance 'i_0/octaves[1].voices[0].voice/PWM1/half_duty_new_reg__6' (FDE) to 'i_0/octaves[1].voices[0].voice/PWM1/half_duty_new_reg__0'
INFO: [Synth 8-3886] merging instance 'i_0/octaves[1].voices[0].voice/PWM1/half_duty_new_reg__5' (FDE) to 'i_0/octaves[1].voices[0].voice/PWM1/half_duty_new_reg'
INFO: [Synth 8-3886] merging instance 'i_0/octaves[1].voices[0].voice/PWM1/half_duty_new_reg__4' (FDE) to 'i_0/octaves[1].voices[0].voice/PWM1/half_duty_new_reg__0'
INFO: [Synth 8-3886] merging instance 'i_0/octaves[1].voices[0].voice/PWM1/half_duty_new_reg__3' (FDE) to 'i_0/octaves[1].voices[0].voice/PWM1/half_duty_new_reg__0'
INFO: [Synth 8-3886] merging instance 'i_0/octaves[1].voices[0].voice/PWM1/half_duty_new_reg__2' (FDE) to 'i_0/octaves[1].voices[0].voice/PWM1/half_duty_new_reg__0'
INFO: [Synth 8-3886] merging instance 'i_0/octaves[1].voices[0].voice/PWM1/half_duty_new_reg__1' (FDE) to 'i_0/octaves[1].voices[0].voice/PWM1/half_duty_new_reg'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\octaves[1].voices[0].voice/PWM1 /half_duty_new_reg__0)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\octaves[1].voices[0].voice/PWM1 /half_duty_new_reg)
INFO: [Synth 8-3886] merging instance 'i_0/octaves[2].voices[6].voice/PWM1/half_duty_new_reg__11' (FDE) to 'i_0/octaves[2].voices[6].voice/PWM1/half_duty_new_reg__0'
INFO: [Synth 8-3886] merging instance 'i_0/octaves[2].voices[6].voice/PWM1/half_duty_reg[0][0]' (FDE) to 'i_0/octaves[2].voices[6].voice/PWM1/half_duty_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'i_0/octaves[2].voices[6].voice/PWM1/half_duty_reg[0][1]' (FDE) to 'i_0/octaves[2].voices[6].voice/PWM1/half_duty_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'i_0/octaves[2].voices[6].voice/PWM1/half_duty_reg[0][2]' (FDE) to 'i_0/octaves[2].voices[6].voice/PWM1/half_duty_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'i_0/octaves[2].voices[6].voice/PWM1/half_duty_new_reg__12' (FDE) to 'i_0/octaves[2].voices[6].voice/PWM1/half_duty_new_reg'
INFO: [Synth 8-3886] merging instance 'i_0/octaves[2].voices[6].voice/PWM1/half_duty_new_reg__10' (FDE) to 'i_0/octaves[2].voices[6].voice/PWM1/half_duty_new_reg__0'
INFO: [Synth 8-3886] merging instance 'i_0/octaves[2].voices[6].voice/PWM1/half_duty_new_reg__9' (FDE) to 'i_0/octaves[2].voices[6].voice/PWM1/half_duty_new_reg__0'
INFO: [Synth 8-3886] merging instance 'i_0/octaves[2].voices[6].voice/PWM1/half_duty_new_reg__8' (FDE) to 'i_0/octaves[2].voices[6].voice/PWM1/half_duty_new_reg__0'
INFO: [Synth 8-3886] merging instance 'i_0/octaves[2].voices[6].voice/PWM1/half_duty_new_reg__7' (FDE) to 'i_0/octaves[2].voices[6].voice/PWM1/half_duty_new_reg__0'
INFO: [Synth 8-3886] merging instance 'i_0/octaves[2].voices[6].voice/PWM1/half_duty_new_reg__6' (FDE) to 'i_0/octaves[2].voices[6].voice/PWM1/half_duty_new_reg__0'
INFO: [Synth 8-3886] merging instance 'i_0/octaves[2].voices[6].voice/PWM1/half_duty_new_reg__5' (FDE) to 'i_0/octaves[2].voices[6].voice/PWM1/half_duty_new_reg'
INFO: [Synth 8-3886] merging instance 'i_0/octaves[2].voices[6].voice/PWM1/half_duty_new_reg__4' (FDE) to 'i_0/octaves[2].voices[6].voice/PWM1/half_duty_new_reg'
INFO: [Synth 8-3886] merging instance 'i_0/octaves[2].voices[6].voice/PWM1/half_duty_new_reg__3' (FDE) to 'i_0/octaves[2].voices[6].voice/PWM1/half_duty_new_reg'
INFO: [Synth 8-3886] merging instance 'i_0/octaves[2].voices[6].voice/PWM1/half_duty_new_reg__2' (FDE) to 'i_0/octaves[2].voices[6].voice/PWM1/half_duty_new_reg'
INFO: [Synth 8-3886] merging instance 'i_0/octaves[2].voices[6].voice/PWM1/half_duty_new_reg__1' (FDE) to 'i_0/octaves[2].voices[6].voice/PWM1/half_duty_new_reg'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\octaves[2].voices[6].voice/PWM1 /half_duty_new_reg__0)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\octaves[2].voices[6].voice/PWM1 /half_duty_new_reg)
INFO: [Synth 8-3886] merging instance 'i_0/octaves[2].voices[7].voice/PWM1/half_duty_new_reg__9' (FDE) to 'i_0/octaves[2].voices[7].voice/PWM1/half_duty_new_reg'
INFO: [Synth 8-3886] merging instance 'i_0/octaves[2].voices[7].voice/PWM1/half_duty_reg[0][0]' (FDE) to 'i_0/octaves[2].voices[7].voice/PWM1/half_duty_reg[0][14]'
INFO: [Synth 8-3886] merging instance 'i_0/octaves[2].voices[7].voice/PWM1/half_duty_reg[0][1]' (FDE) to 'i_0/octaves[2].voices[7].voice/PWM1/half_duty_reg[0][14]'
INFO: [Synth 8-3886] merging instance 'i_0/octaves[2].voices[7].voice/PWM1/half_duty_reg[0][2]' (FDE) to 'i_0/octaves[2].voices[7].voice/PWM1/half_duty_reg[0][14]'
INFO: [Synth 8-3886] merging instance 'i_0/octaves[2].voices[7].voice/PWM1/half_duty_new_reg__11' (FDE) to 'i_0/octaves[2].voices[7].voice/PWM1/half_duty_new_reg__0'
INFO: [Synth 8-3886] merging instance 'i_0/octaves[2].voices[7].voice/PWM1/half_duty_new_reg__10' (FDE) to 'i_0/octaves[2].voices[7].voice/PWM1/half_duty_new_reg'
INFO: [Synth 8-3886] merging instance 'i_0/octaves[2].voices[7].voice/PWM1/half_duty_new_reg__8' (FDE) to 'i_0/octaves[2].voices[7].voice/PWM1/half_duty_new_reg'
INFO: [Synth 8-3886] merging instance 'i_0/octaves[2].voices[7].voice/PWM1/half_duty_new_reg__7' (FDE) to 'i_0/octaves[2].voices[7].voice/PWM1/half_duty_new_reg__0'
INFO: [Synth 8-3886] merging instance 'i_0/octaves[2].voices[7].voice/PWM1/half_duty_new_reg__6' (FDE) to 'i_0/octaves[2].voices[7].voice/PWM1/half_duty_new_reg'
INFO: [Synth 8-3886] merging instance 'i_0/octaves[2].voices[7].voice/PWM1/half_duty_new_reg__5' (FDE) to 'i_0/octaves[2].voices[7].voice/PWM1/half_duty_new_reg'
INFO: [Synth 8-3886] merging instance 'i_0/octaves[2].voices[7].voice/PWM1/half_duty_new_reg__4' (FDE) to 'i_0/octaves[2].voices[7].voice/PWM1/half_duty_new_reg__0'
INFO: [Synth 8-3886] merging instance 'i_0/octaves[2].voices[7].voice/PWM1/half_duty_new_reg__3' (FDE) to 'i_0/octaves[2].voices[7].voice/PWM1/half_duty_new_reg__0'
INFO: [Synth 8-3886] merging instance 'i_0/octaves[2].voices[7].voice/PWM1/half_duty_new_reg__2' (FDE) to 'i_0/octaves[2].voices[7].voice/PWM1/half_duty_new_reg__0'
INFO: [Synth 8-3886] merging instance 'i_0/octaves[2].voices[7].voice/PWM1/half_duty_new_reg__1' (FDE) to 'i_0/octaves[2].voices[7].voice/PWM1/half_duty_new_reg__0'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\octaves[2].voices[7].voice/PWM1 /half_duty_new_reg__0)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\octaves[2].voices[7].voice/PWM1 /half_duty_new_reg)
INFO: [Synth 8-3886] merging instance 'i_0/octaves[2].voices[8].voice/PWM1/half_duty_new_reg__14' (FDE) to 'i_0/octaves[2].voices[8].voice/PWM1/half_duty_new_reg'
INFO: [Synth 8-3886] merging instance 'i_0/octaves[2].voices[8].voice/PWM1/half_duty_new_reg__13' (FDE) to 'i_0/octaves[2].voices[8].voice/PWM1/half_duty_new_reg'
INFO: [Synth 8-3886] merging instance 'i_0/octaves[2].voices[8].voice/PWM1/half_duty_new_reg__11' (FDE) to 'i_0/octaves[2].voices[8].voice/PWM1/half_duty_new_reg__10'
INFO: [Synth 8-3886] merging instance 'i_0/octaves[2].voices[8].voice/PWM1/half_duty_new_reg__8' (FDE) to 'i_0/octaves[2].voices[8].voice/PWM1/half_duty_new_reg__0'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\octaves[2].voices[8].voice/PWM1 /half_duty_new_reg__0)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\octaves[2].voices[8].voice/PWM1 /half_duty_new_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\octaves[2].voices[9].voice/PWM1 /half_duty_new_reg__0)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\octaves[2].voices[9].voice/PWM1 /half_duty_new_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\octaves[2].voices[10].voice/PWM1 /half_duty_new_reg__0)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\octaves[2].voices[10].voice/PWM1 /half_duty_new_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\octaves[2].voices[11].voice/PWM1 /half_duty_new_reg__0)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\octaves[2].voices[11].voice/PWM1 /half_duty_new_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\octaves[3].voices[0].voice/PWM1 /half_duty_new_reg__0)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\octaves[3].voices[0].voice/PWM1 /half_duty_new_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\octaves[3].voices[1].voice/PWM1 /half_duty_new_reg__0)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\octaves[3].voices[1].voice/PWM1 /half_duty_new_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\octaves[3].voices[2].voice/PWM1 /half_duty_new_reg__0)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\octaves[3].voices[2].voice/PWM1 /half_duty_new_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\octaves[3].voices[3].voice/PWM1 /half_duty_new_reg__0)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\octaves[3].voices[3].voice/PWM1 /half_duty_new_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\octaves[3].voices[4].voice/PWM1 /half_duty_new_reg__0)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\octaves[3].voices[4].voice/PWM1 /half_duty_new_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\octaves[3].voices[5].voice/PWM1 /half_duty_new_reg__0)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\octaves[3].voices[5].voice/PWM1 /half_duty_new_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\octaves[3].voices[6].voice/PWM1 /half_duty_new_reg__0)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\octaves[3].voices[6].voice/PWM1 /half_duty_new_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\octaves[3].voices[7].voice/PWM1 /half_duty_new_reg__0)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\octaves[3].voices[7].voice/PWM1 /half_duty_new_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\octaves[3].voices[8].voice/PWM1 /half_duty_new_reg__0)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\octaves[3].voices[8].voice/PWM1 /half_duty_new_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\octaves[3].voices[9].voice/PWM1 /half_duty_new_reg__0)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\octaves[3].voices[9].voice/PWM1 /half_duty_new_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\octaves[3].voices[10].voice/PWM1 /half_duty_new_reg__0)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\octaves[3].voices[10].voice/PWM1 /half_duty_new_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\octaves[3].voices[11].voice/PWM1 /half_duty_new_reg__0)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\octaves[3].voices[11].voice/PWM1 /half_duty_new_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\octaves[3].voices[3].voice/PWM2 /half_duty_new_reg__9)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\octaves[0].voices[10].voice/PWM1 /\half_duty_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\octaves[0].voices[11].voice/PWM1 /\half_duty_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\octaves[1].voices[0].voice/PWM1 /\half_duty_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\octaves[2].voices[6].voice/PWM1 /\half_duty_reg[0][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\octaves[2].voices[7].voice/PWM1 /\half_duty_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\octaves[2].voices[8].voice/PWM1 /\half_duty_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\octaves[2].voices[9].voice/PWM1 /\half_duty_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\octaves[2].voices[10].voice/PWM1 /\half_duty_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\octaves[2].voices[11].voice/PWM1 /\half_duty_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\octaves[3].voices[0].voice/PWM1 /\half_duty_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\octaves[3].voices[1].voice/PWM1 /\half_duty_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\octaves[3].voices[2].voice/PWM1 /\half_duty_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\octaves[3].voices[3].voice/PWM1 /\half_duty_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\octaves[3].voices[4].voice/PWM1 /\half_duty_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\octaves[3].voices[5].voice/PWM1 /\half_duty_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\octaves[3].voices[6].voice/PWM1 /\half_duty_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\octaves[3].voices[7].voice/PWM1 /\half_duty_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\octaves[3].voices[8].voice/PWM1 /\half_duty_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\octaves[3].voices[9].voice/PWM1 /\half_duty_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\octaves[3].voices[10].voice/PWM1 /\half_duty_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\octaves[3].voices[11].voice/PWM1 /\half_duty_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\octaves[3].voices[3].voice/PWM2 /\half_duty_reg[0][1] )
WARNING: [Synth 8-3332] Sequential element (half_duty_new_reg) is unused and will be removed from module pwm__parameterized14__1.
WARNING: [Synth 8-3332] Sequential element (half_duty_new_reg__0) is unused and will be removed from module pwm__parameterized14__1.
WARNING: [Synth 8-3332] Sequential element (half_duty_new_reg__14) is unused and will be removed from module pwm__parameterized14__1.
WARNING: [Synth 8-3332] Sequential element (half_duty_new_reg__15) is unused and will be removed from module pwm__parameterized14__1.
WARNING: [Synth 8-3332] Sequential element (half_duty_new_reg__16) is unused and will be removed from module pwm__parameterized14__1.
WARNING: [Synth 8-3332] Sequential element (half_duty_new_reg__17) is unused and will be removed from module pwm__parameterized14__1.
WARNING: [Synth 8-3332] Sequential element (half_duty_new_reg__18) is unused and will be removed from module pwm__parameterized14__1.
WARNING: [Synth 8-3332] Sequential element (half_duty_new_reg__11) is unused and will be removed from module pwm__parameterized93.
WARNING: [Synth 8-3332] Sequential element (half_duty_new_reg__12) is unused and will be removed from module pwm__parameterized93.
WARNING: [Synth 8-3332] Sequential element (half_duty_new_reg__13) is unused and will be removed from module pwm__parameterized93.
WARNING: [Synth 8-3332] Sequential element (half_duty_new_reg__14) is unused and will be removed from module pwm__parameterized93.
WARNING: [Synth 8-3332] Sequential element (half_duty_new_reg__15) is unused and will be removed from module pwm__parameterized93.
WARNING: [Synth 8-3332] Sequential element (half_duty_new_reg) is unused and will be removed from module pwm__parameterized91.
WARNING: [Synth 8-3332] Sequential element (half_duty_new_reg__0) is unused and will be removed from module pwm__parameterized91.
WARNING: [Synth 8-3332] Sequential element (half_duty_new_reg__14) is unused and will be removed from module pwm__parameterized91.
WARNING: [Synth 8-3332] Sequential element (half_duty_new_reg__15) is unused and will be removed from module pwm__parameterized91.
WARNING: [Synth 8-3332] Sequential element (half_duty_new_reg__16) is unused and will be removed from module pwm__parameterized91.
WARNING: [Synth 8-3332] Sequential element (half_duty_new_reg__17) is unused and will be removed from module pwm__parameterized91.
WARNING: [Synth 8-3332] Sequential element (half_duty_new_reg__18) is unused and will be removed from module pwm__parameterized91.
WARNING: [Synth 8-3332] Sequential element (half_duty_new_reg__11) is unused and will be removed from module pwm__parameterized92.
WARNING: [Synth 8-3332] Sequential element (half_duty_new_reg__12) is unused and will be removed from module pwm__parameterized92.
WARNING: [Synth 8-3332] Sequential element (half_duty_new_reg__13) is unused and will be removed from module pwm__parameterized92.
WARNING: [Synth 8-3332] Sequential element (half_duty_new_reg__14) is unused and will be removed from module pwm__parameterized92.
WARNING: [Synth 8-3332] Sequential element (half_duty_new_reg__15) is unused and will be removed from module pwm__parameterized92.
WARNING: [Synth 8-3332] Sequential element (half_duty_new_reg) is unused and will be removed from module pwm__parameterized19.
WARNING: [Synth 8-3332] Sequential element (half_duty_new_reg__0) is unused and will be removed from module pwm__parameterized19.
WARNING: [Synth 8-3332] Sequential element (half_duty_new_reg__17) is unused and will be removed from module pwm__parameterized19.
WARNING: [Synth 8-3332] Sequential element (half_duty_new_reg__18) is unused and will be removed from module pwm__parameterized19.
WARNING: [Synth 8-3332] Sequential element (half_duty_new_reg__19) is unused and will be removed from module pwm__parameterized19.
WARNING: [Synth 8-3332] Sequential element (half_duty_new_reg__20) is unused and will be removed from module pwm__parameterized19.
WARNING: [Synth 8-3332] Sequential element (half_duty_new_reg__21) is unused and will be removed from module pwm__parameterized19.
WARNING: [Synth 8-3332] Sequential element (half_duty_new_reg__14) is unused and will be removed from module pwm__parameterized20.
WARNING: [Synth 8-3332] Sequential element (half_duty_new_reg__15) is unused and will be removed from module pwm__parameterized20.
WARNING: [Synth 8-3332] Sequential element (half_duty_new_reg__16) is unused and will be removed from module pwm__parameterized20.
WARNING: [Synth 8-3332] Sequential element (half_duty_new_reg__17) is unused and will be removed from module pwm__parameterized20.
WARNING: [Synth 8-3332] Sequential element (half_duty_new_reg__18) is unused and will be removed from module pwm__parameterized20.
WARNING: [Synth 8-3332] Sequential element (half_duty_new_reg) is unused and will be removed from module pwm__parameterized21.
WARNING: [Synth 8-3332] Sequential element (half_duty_new_reg__0) is unused and will be removed from module pwm__parameterized21.
WARNING: [Synth 8-3332] Sequential element (half_duty_new_reg__17) is unused and will be removed from module pwm__parameterized21.
WARNING: [Synth 8-3332] Sequential element (half_duty_new_reg__18) is unused and will be removed from module pwm__parameterized21.
WARNING: [Synth 8-3332] Sequential element (half_duty_new_reg__19) is unused and will be removed from module pwm__parameterized21.
WARNING: [Synth 8-3332] Sequential element (half_duty_new_reg__20) is unused and will be removed from module pwm__parameterized21.
WARNING: [Synth 8-3332] Sequential element (half_duty_new_reg__21) is unused and will be removed from module pwm__parameterized21.
WARNING: [Synth 8-3332] Sequential element (half_duty_new_reg__14) is unused and will be removed from module pwm__parameterized22.
WARNING: [Synth 8-3332] Sequential element (half_duty_new_reg__15) is unused and will be removed from module pwm__parameterized22.
WARNING: [Synth 8-3332] Sequential element (half_duty_new_reg__16) is unused and will be removed from module pwm__parameterized22.
WARNING: [Synth 8-3332] Sequential element (half_duty_new_reg__17) is unused and will be removed from module pwm__parameterized22.
WARNING: [Synth 8-3332] Sequential element (half_duty_new_reg__18) is unused and will be removed from module pwm__parameterized22.
WARNING: [Synth 8-3332] Sequential element (half_duty_new_reg) is unused and will be removed from module pwm__parameterized23.
WARNING: [Synth 8-3332] Sequential element (half_duty_new_reg__0) is unused and will be removed from module pwm__parameterized23.
WARNING: [Synth 8-3332] Sequential element (half_duty_new_reg__17) is unused and will be removed from module pwm__parameterized23.
WARNING: [Synth 8-3332] Sequential element (half_duty_new_reg__18) is unused and will be removed from module pwm__parameterized23.
WARNING: [Synth 8-3332] Sequential element (half_duty_new_reg__19) is unused and will be removed from module pwm__parameterized23.
WARNING: [Synth 8-3332] Sequential element (half_duty_new_reg__20) is unused and will be removed from module pwm__parameterized23.
WARNING: [Synth 8-3332] Sequential element (half_duty_new_reg__21) is unused and will be removed from module pwm__parameterized23.
WARNING: [Synth 8-3332] Sequential element (half_duty_new_reg__14) is unused and will be removed from module pwm__parameterized24.
WARNING: [Synth 8-3332] Sequential element (half_duty_new_reg__15) is unused and will be removed from module pwm__parameterized24.
WARNING: [Synth 8-3332] Sequential element (half_duty_new_reg__16) is unused and will be removed from module pwm__parameterized24.
WARNING: [Synth 8-3332] Sequential element (half_duty_new_reg__17) is unused and will be removed from module pwm__parameterized24.
WARNING: [Synth 8-3332] Sequential element (half_duty_new_reg__18) is unused and will be removed from module pwm__parameterized24.
WARNING: [Synth 8-3332] Sequential element (half_duty_new_reg) is unused and will be removed from module pwm__parameterized89.
WARNING: [Synth 8-3332] Sequential element (half_duty_new_reg__0) is unused and will be removed from module pwm__parameterized89.
WARNING: [Synth 8-3332] Sequential element (half_duty_new_reg__14) is unused and will be removed from module pwm__parameterized89.
WARNING: [Synth 8-3332] Sequential element (half_duty_new_reg__15) is unused and will be removed from module pwm__parameterized89.
WARNING: [Synth 8-3332] Sequential element (half_duty_new_reg__16) is unused and will be removed from module pwm__parameterized89.
WARNING: [Synth 8-3332] Sequential element (half_duty_new_reg__17) is unused and will be removed from module pwm__parameterized89.
WARNING: [Synth 8-3332] Sequential element (half_duty_new_reg__18) is unused and will be removed from module pwm__parameterized89.
WARNING: [Synth 8-3332] Sequential element (half_duty_new_reg__11) is unused and will be removed from module pwm__parameterized90.
WARNING: [Synth 8-3332] Sequential element (half_duty_new_reg__12) is unused and will be removed from module pwm__parameterized90.
WARNING: [Synth 8-3332] Sequential element (half_duty_new_reg__13) is unused and will be removed from module pwm__parameterized90.
WARNING: [Synth 8-3332] Sequential element (half_duty_new_reg__14) is unused and will be removed from module pwm__parameterized90.
WARNING: [Synth 8-3332] Sequential element (half_duty_new_reg__15) is unused and will be removed from module pwm__parameterized90.
WARNING: [Synth 8-3332] Sequential element (half_duty_new_reg) is unused and will be removed from module pwm__parameterized87.
WARNING: [Synth 8-3332] Sequential element (half_duty_new_reg__0) is unused and will be removed from module pwm__parameterized87.
WARNING: [Synth 8-3332] Sequential element (half_duty_new_reg__14) is unused and will be removed from module pwm__parameterized87.
WARNING: [Synth 8-3332] Sequential element (half_duty_new_reg__15) is unused and will be removed from module pwm__parameterized87.
WARNING: [Synth 8-3332] Sequential element (half_duty_new_reg__16) is unused and will be removed from module pwm__parameterized87.
WARNING: [Synth 8-3332] Sequential element (half_duty_new_reg__17) is unused and will be removed from module pwm__parameterized87.
WARNING: [Synth 8-3332] Sequential element (half_duty_new_reg__18) is unused and will be removed from module pwm__parameterized87.
WARNING: [Synth 8-3332] Sequential element (half_duty_new_reg__11) is unused and will be removed from module pwm__parameterized88.
WARNING: [Synth 8-3332] Sequential element (half_duty_new_reg__12) is unused and will be removed from module pwm__parameterized88.
WARNING: [Synth 8-3332] Sequential element (half_duty_new_reg__13) is unused and will be removed from module pwm__parameterized88.
WARNING: [Synth 8-3332] Sequential element (half_duty_new_reg__14) is unused and will be removed from module pwm__parameterized88.
WARNING: [Synth 8-3332] Sequential element (half_duty_new_reg__15) is unused and will be removed from module pwm__parameterized88.
WARNING: [Synth 8-3332] Sequential element (half_duty_new_reg) is unused and will be removed from module pwm__parameterized85.
WARNING: [Synth 8-3332] Sequential element (half_duty_new_reg__0) is unused and will be removed from module pwm__parameterized85.
WARNING: [Synth 8-3332] Sequential element (half_duty_new_reg__14) is unused and will be removed from module pwm__parameterized85.
WARNING: [Synth 8-3332] Sequential element (half_duty_new_reg__15) is unused and will be removed from module pwm__parameterized85.
WARNING: [Synth 8-3332] Sequential element (half_duty_new_reg__16) is unused and will be removed from module pwm__parameterized85.
WARNING: [Synth 8-3332] Sequential element (half_duty_new_reg__17) is unused and will be removed from module pwm__parameterized85.
WARNING: [Synth 8-3332] Sequential element (half_duty_new_reg__18) is unused and will be removed from module pwm__parameterized85.
WARNING: [Synth 8-3332] Sequential element (half_duty_new_reg__11) is unused and will be removed from module pwm__parameterized86.
WARNING: [Synth 8-3332] Sequential element (half_duty_new_reg__12) is unused and will be removed from module pwm__parameterized86.
WARNING: [Synth 8-3332] Sequential element (half_duty_new_reg__13) is unused and will be removed from module pwm__parameterized86.
WARNING: [Synth 8-3332] Sequential element (half_duty_new_reg__14) is unused and will be removed from module pwm__parameterized86.
WARNING: [Synth 8-3332] Sequential element (half_duty_new_reg__15) is unused and will be removed from module pwm__parameterized86.
WARNING: [Synth 8-3332] Sequential element (half_duty_new_reg) is unused and will be removed from module pwm__parameterized83.
WARNING: [Synth 8-3332] Sequential element (half_duty_new_reg__0) is unused and will be removed from module pwm__parameterized83.
WARNING: [Synth 8-3332] Sequential element (half_duty_new_reg__15) is unused and will be removed from module pwm__parameterized83.
WARNING: [Synth 8-3332] Sequential element (half_duty_new_reg__16) is unused and will be removed from module pwm__parameterized83.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_1/\octaves[2].voices[5].voice/PWM1 /half_duty_new_reg__0)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\octaves[2].voices[5].voice/PWM1 /half_duty_new_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_1/\octaves[2].voices[4].voice/PWM1 /half_duty_new_reg__0)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\octaves[2].voices[4].voice/PWM1 /half_duty_new_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_1/\octaves[2].voices[3].voice/PWM1 /half_duty_new_reg__0)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\octaves[2].voices[3].voice/PWM1 /half_duty_new_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_1/\octaves[2].voices[2].voice/PWM1 /half_duty_new_reg__0)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\octaves[2].voices[2].voice/PWM1 /half_duty_new_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_1/\octaves[2].voices[1].voice/PWM1 /half_duty_new_reg__0)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\octaves[2].voices[1].voice/PWM1 /half_duty_new_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\octaves[2].voices[1].voice/PWM2 /half_duty_new_reg__12)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_1/\octaves[2].voices[0].voice/PWM1 /half_duty_new_reg__0)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\octaves[2].voices[0].voice/PWM1 /half_duty_new_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_1/\octaves[1].voices[11].voice/PWM1 /half_duty_new_reg__0)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\octaves[1].voices[11].voice/PWM1 /half_duty_new_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_1/\octaves[1].voices[10].voice/PWM1 /half_duty_new_reg__0)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\octaves[1].voices[10].voice/PWM1 /half_duty_new_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_1/\octaves[1].voices[9].voice/PWM1 /half_duty_new_reg__0)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\octaves[1].voices[9].voice/PWM1 /half_duty_new_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_1/\octaves[1].voices[8].voice/PWM1 /half_duty_new_reg__0)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\octaves[1].voices[8].voice/PWM1 /half_duty_new_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_1/\octaves[1].voices[7].voice/PWM1 /half_duty_new_reg__0)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\octaves[1].voices[7].voice/PWM1 /half_duty_new_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_1/\octaves[1].voices[6].voice/PWM1 /half_duty_new_reg__0)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\octaves[1].voices[6].voice/PWM1 /half_duty_new_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_1/\octaves[1].voices[5].voice/PWM1 /half_duty_new_reg__0)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\octaves[1].voices[5].voice/PWM1 /half_duty_new_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_1/\octaves[1].voices[4].voice/PWM1 /half_duty_new_reg__0)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\octaves[1].voices[4].voice/PWM1 /half_duty_new_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_1/\octaves[1].voices[3].voice/PWM1 /half_duty_new_reg__0)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\octaves[1].voices[3].voice/PWM1 /half_duty_new_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_1/\octaves[1].voices[2].voice/PWM1 /half_duty_new_reg__0)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\octaves[1].voices[2].voice/PWM1 /half_duty_new_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_1/\octaves[1].voices[1].voice/PWM1 /half_duty_new_reg__0)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\octaves[1].voices[1].voice/PWM1 /half_duty_new_reg)
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:55 ; elapsed = 00:01:00 . Memory (MB): peak = 1168.039 ; gain = 459.430
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |top__GB0      |           1|      6309|
|2     |top__GB1      |           1|      5850|
|3     |top__GB2      |           1|      3092|
|4     |top__GB3      |           1|      3432|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:03 ; elapsed = 00:01:07 . Memory (MB): peak = 1168.039 ; gain = 459.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:04 ; elapsed = 00:01:08 . Memory (MB): peak = 1190.477 ; gain = 481.867
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |top__GB0      |           1|      6309|
|2     |top__GB1      |           1|      5850|
|3     |top__GB2      |           1|      3092|
|4     |top__GB3      |           1|      3432|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:08 ; elapsed = 00:01:13 . Memory (MB): peak = 1226.375 ; gain = 517.766
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:12 ; elapsed = 00:01:17 . Memory (MB): peak = 1232.617 ; gain = 524.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:12 ; elapsed = 00:01:17 . Memory (MB): peak = 1232.617 ; gain = 524.008
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:14 ; elapsed = 00:01:18 . Memory (MB): peak = 1232.617 ; gain = 524.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:14 ; elapsed = 00:01:18 . Memory (MB): peak = 1232.617 ; gain = 524.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:14 ; elapsed = 00:01:19 . Memory (MB): peak = 1232.617 ; gain = 524.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:14 ; elapsed = 00:01:19 . Memory (MB): peak = 1232.617 ; gain = 524.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------+----------+
|      |BlackBox name    |Instances |
+------+-----------------+----------+
|1     |microblaze_mcs_0 |         1|
+------+-----------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |microblaze_mcs_0 |     1|
|2     |BUFG             |     1|
|3     |CARRY4           |  1417|
|4     |LUT1             |  1217|
|5     |LUT2             |  1852|
|6     |LUT3             |   454|
|7     |LUT4             |   824|
|8     |LUT5             |   298|
|9     |LUT6             |  1182|
|10    |MUXF7            |     2|
|11    |FDCE             |   915|
|12    |FDRE             |  2725|
|13    |IBUF             |     8|
|14    |OBUF             |    20|
+------+-----------------+------+

Report Instance Areas: 
+------+--------------------------------+-----------------------+------+
|      |Instance                        |Module                 |Cells |
+------+--------------------------------+-----------------------+------+
|1     |top                             |                       | 10951|
|2     |  \octaves[0].voices[0].voice   |voice                  |   211|
|3     |    PWM1                        |pwm                    |    72|
|4     |    PWM2                        |pwm__parameterized0    |   137|
|5     |  \octaves[0].voices[10].voice  |voice__parameterized9  |   202|
|6     |    PWM1                        |pwm__parameterized19   |    69|
|7     |    PWM2                        |pwm__parameterized20   |   131|
|8     |  \octaves[0].voices[11].voice  |voice__parameterized10 |   191|
|9     |    PWM1                        |pwm__parameterized21   |    69|
|10    |    PWM2                        |pwm__parameterized22   |   120|
|11    |  \octaves[0].voices[1].voice   |voice__parameterized0  |   199|
|12    |    PWM1                        |pwm__parameterized1    |    71|
|13    |    PWM2                        |pwm__parameterized2    |   126|
|14    |  \octaves[0].voices[2].voice   |voice__parameterized1  |   210|
|15    |    PWM1                        |pwm__parameterized3    |    73|
|16    |    PWM2                        |pwm__parameterized4    |   135|
|17    |  \octaves[0].voices[3].voice   |voice__parameterized2  |   172|
|18    |    PWM1                        |pwm__parameterized5    |    76|
|19    |    PWM2                        |pwm__parameterized6    |    94|
|20    |  \octaves[0].voices[4].voice   |voice__parameterized3  |   195|
|21    |    PWM1                        |pwm__parameterized7    |    71|
|22    |    PWM2                        |pwm__parameterized8    |   122|
|23    |  \octaves[0].voices[5].voice   |voice__parameterized4  |   194|
|24    |    PWM1                        |pwm__parameterized9    |    71|
|25    |    PWM2                        |pwm__parameterized10   |   121|
|26    |  \octaves[0].voices[6].voice   |voice__parameterized5  |   209|
|27    |    PWM1                        |pwm__parameterized11   |    71|
|28    |    PWM2                        |pwm__parameterized12   |   136|
|29    |  \octaves[0].voices[7].voice   |voice__parameterized6  |   197|
|30    |    PWM1                        |pwm__parameterized13   |    69|
|31    |    PWM2                        |pwm__parameterized14_1 |   126|
|32    |  \octaves[0].voices[8].voice   |voice__parameterized7  |   193|
|33    |    PWM1                        |pwm__parameterized15   |    69|
|34    |    PWM2                        |pwm__parameterized16   |   122|
|35    |  \octaves[0].voices[9].voice   |voice__parameterized8  |   194|
|36    |    PWM1                        |pwm__parameterized17   |    68|
|37    |    PWM2                        |pwm__parameterized18   |   124|
|38    |  \octaves[1].voices[0].voice   |voice__parameterized11 |   214|
|39    |    PWM1                        |pwm__parameterized23   |    75|
|40    |    PWM2                        |pwm__parameterized24   |   137|
|41    |  \octaves[1].voices[10].voice  |voice__parameterized21 |   190|
|42    |    PWM1                        |pwm__parameterized43   |    65|
|43    |    PWM2                        |pwm__parameterized44   |   123|
|44    |  \octaves[1].voices[11].voice  |voice__parameterized22 |   181|
|45    |    PWM1                        |pwm__parameterized45   |    67|
|46    |    PWM2                        |pwm__parameterized46   |   112|
|47    |  \octaves[1].voices[1].voice   |voice__parameterized12 |   195|
|48    |    PWM1                        |pwm__parameterized25   |    70|
|49    |    PWM2                        |pwm__parameterized26   |   123|
|50    |  \octaves[1].voices[2].voice   |voice__parameterized13 |   203|
|51    |    PWM1                        |pwm__parameterized27   |    70|
|52    |    PWM2                        |pwm__parameterized28   |   131|
|53    |  \octaves[1].voices[3].voice   |voice__parameterized14 |   160|
|54    |    PWM1                        |pwm__parameterized29   |    71|
|55    |    PWM2                        |pwm__parameterized30   |    87|
|56    |  \octaves[1].voices[4].voice   |voice__parameterized15 |   181|
|57    |    PWM1                        |pwm__parameterized31   |    69|
|58    |    PWM2                        |pwm__parameterized32   |   110|
|59    |  \octaves[1].voices[5].voice   |voice__parameterized16 |   185|
|60    |    PWM1                        |pwm__parameterized33   |    70|
|61    |    PWM2                        |pwm__parameterized34   |   113|
|62    |  \octaves[1].voices[6].voice   |voice__parameterized17 |   200|
|63    |    PWM1                        |pwm__parameterized35   |    70|
|64    |    PWM2                        |pwm__parameterized36   |   128|
|65    |  \octaves[1].voices[7].voice   |voice__parameterized18 |   187|
|66    |    PWM1                        |pwm__parameterized37   |    67|
|67    |    PWM2                        |pwm__parameterized38_0 |   118|
|68    |  \octaves[1].voices[8].voice   |voice__parameterized19 |   179|
|69    |    PWM1                        |pwm__parameterized39   |    66|
|70    |    PWM2                        |pwm__parameterized40   |   111|
|71    |  \octaves[1].voices[9].voice   |voice__parameterized20 |   182|
|72    |    PWM1                        |pwm__parameterized41   |    65|
|73    |    PWM2                        |pwm__parameterized42   |   115|
|74    |  \octaves[2].voices[0].voice   |voice__parameterized23 |   200|
|75    |    PWM1                        |pwm__parameterized47   |    69|
|76    |    PWM2                        |pwm__parameterized48   |   129|
|77    |  \octaves[2].voices[10].voice  |voice__parameterized33 |   176|
|78    |    PWM1                        |pwm__parameterized67   |    62|
|79    |    PWM2                        |pwm__parameterized68   |   112|
|80    |  \octaves[2].voices[11].voice  |voice__parameterized34 |   171|
|81    |    PWM1                        |pwm__parameterized69   |    62|
|82    |    PWM2                        |pwm__parameterized70   |   107|
|83    |  \octaves[2].voices[1].voice   |voice__parameterized24 |   176|
|84    |    PWM1                        |pwm__parameterized49   |    65|
|85    |    PWM2                        |pwm__parameterized50   |   109|
|86    |  \octaves[2].voices[2].voice   |voice__parameterized25 |   183|
|87    |    PWM1                        |pwm__parameterized51   |    66|
|88    |    PWM2                        |pwm__parameterized52   |   115|
|89    |  \octaves[2].voices[3].voice   |voice__parameterized26 |   155|
|90    |    PWM1                        |pwm__parameterized53   |    66|
|91    |    PWM2                        |pwm__parameterized54   |    87|
|92    |  \octaves[2].voices[4].voice   |voice__parameterized27 |   175|
|93    |    PWM1                        |pwm__parameterized55   |    68|
|94    |    PWM2                        |pwm__parameterized56   |   105|
|95    |  \octaves[2].voices[5].voice   |voice__parameterized28 |   183|
|96    |    PWM1                        |pwm__parameterized57   |    69|
|97    |    PWM2                        |pwm__parameterized58   |   112|
|98    |  \octaves[2].voices[6].voice   |voice__parameterized29 |   191|
|99    |    PWM1                        |pwm__parameterized59   |    73|
|100   |    PWM2                        |pwm__parameterized60   |   116|
|101   |  \octaves[2].voices[7].voice   |voice__parameterized30 |   179|
|102   |    PWM1                        |pwm__parameterized61   |    65|
|103   |    PWM2                        |pwm__parameterized62   |   112|
|104   |  \octaves[2].voices[8].voice   |voice__parameterized31 |   169|
|105   |    PWM1                        |pwm__parameterized63   |    62|
|106   |    PWM2                        |pwm__parameterized64   |   105|
|107   |  \octaves[2].voices[9].voice   |voice__parameterized32 |   174|
|108   |    PWM1                        |pwm__parameterized65   |    61|
|109   |    PWM2                        |pwm__parameterized66   |   111|
|110   |  \octaves[3].voices[0].voice   |voice__parameterized35 |   179|
|111   |    PWM1                        |pwm__parameterized71   |    68|
|112   |    PWM2                        |pwm__parameterized72   |   109|
|113   |  \octaves[3].voices[10].voice  |voice__parameterized45 |   164|
|114   |    PWM1                        |pwm__parameterized91   |    58|
|115   |    PWM2                        |pwm__parameterized92   |   104|
|116   |  \octaves[3].voices[11].voice  |voice__parameterized46 |   502|
|117   |    PWM1                        |pwm__parameterized14   |    58|
|118   |    PWM2                        |pwm__parameterized93   |   442|
|119   |  \octaves[3].voices[1].voice   |voice__parameterized36 |   165|
|120   |    PWM1                        |pwm__parameterized73   |    61|
|121   |    PWM2                        |pwm__parameterized74   |   102|
|122   |  \octaves[3].voices[2].voice   |voice__parameterized37 |   170|
|123   |    PWM1                        |pwm__parameterized75   |    61|
|124   |    PWM2                        |pwm__parameterized76   |   107|
|125   |  \octaves[3].voices[3].voice   |voice__parameterized38 |   151|
|126   |    PWM1                        |pwm__parameterized77   |    63|
|127   |    PWM2                        |pwm__parameterized78   |    86|
|128   |  \octaves[3].voices[4].voice   |voice__parameterized39 |   176|
|129   |    PWM1                        |pwm__parameterized79   |    65|
|130   |    PWM2                        |pwm__parameterized80   |   109|
|131   |  \octaves[3].voices[5].voice   |voice__parameterized40 |   158|
|132   |    PWM1                        |pwm__parameterized81   |    61|
|133   |    PWM2                        |pwm__parameterized82   |    95|
|134   |  \octaves[3].voices[6].voice   |voice__parameterized41 |   179|
|135   |    PWM1                        |pwm__parameterized83   |    70|
|136   |    PWM2                        |pwm__parameterized84   |   107|
|137   |  \octaves[3].voices[7].voice   |voice__parameterized42 |   160|
|138   |    PWM1                        |pwm__parameterized85   |    58|
|139   |    PWM2                        |pwm__parameterized86   |   100|
|140   |  \octaves[3].voices[8].voice   |voice__parameterized43 |   158|
|141   |    PWM1                        |pwm__parameterized87   |    59|
|142   |    PWM2                        |pwm__parameterized88   |    97|
|143   |  \octaves[3].voices[9].voice   |voice__parameterized44 |   161|
|144   |    PWM1                        |pwm__parameterized89   |    58|
|145   |    PWM2                        |pwm__parameterized90   |   101|
|146   |  \octaves[4].voices[0].voice   |voice__parameterized47 |   159|
|147   |    PWM1                        |pwm__parameterized94   |    62|
|148   |    PWM2                        |pwm__parameterized95   |    95|
|149   |  \octaves[4].voices[10].voice  |voice__parameterized57 |   143|
|150   |    PWM1                        |pwm__parameterized114  |    54|
|151   |    PWM2                        |pwm__parameterized115  |    87|
|152   |  \octaves[4].voices[11].voice  |voice__parameterized58 |   136|
|153   |    PWM1                        |pwm__parameterized38   |    54|
|154   |    PWM2                        |pwm__parameterized116  |    80|
|155   |  \octaves[4].voices[1].voice   |voice__parameterized48 |   160|
|156   |    PWM1                        |pwm__parameterized96   |    58|
|157   |    PWM2                        |pwm__parameterized97   |   100|
|158   |  \octaves[4].voices[2].voice   |voice__parameterized49 |   165|
|159   |    PWM1                        |pwm__parameterized98   |    62|
|160   |    PWM2                        |pwm__parameterized99   |   101|
|161   |  \octaves[4].voices[3].voice   |voice__parameterized50 |   125|
|162   |    PWM1                        |pwm__parameterized100  |    59|
|163   |    PWM2                        |pwm__parameterized101  |    64|
|164   |  \octaves[4].voices[4].voice   |voice__parameterized51 |   152|
|165   |    PWM1                        |pwm__parameterized102  |    59|
|166   |    PWM2                        |pwm__parameterized103  |    91|
|167   |  \octaves[4].voices[5].voice   |voice__parameterized52 |   139|
|168   |    PWM1                        |pwm__parameterized104  |    59|
|169   |    PWM2                        |pwm__parameterized105  |    78|
|170   |  \octaves[4].voices[6].voice   |voice__parameterized53 |   159|
|171   |    PWM1                        |pwm__parameterized106  |    67|
|172   |    PWM2                        |pwm__parameterized107  |    90|
|173   |  \octaves[4].voices[7].voice   |voice__parameterized54 |   139|
|174   |    PWM1                        |pwm__parameterized108  |    56|
|175   |    PWM2                        |pwm__parameterized109  |    81|
|176   |  \octaves[4].voices[8].voice   |voice__parameterized55 |   135|
|177   |    PWM1                        |pwm__parameterized110  |    56|
|178   |    PWM2                        |pwm__parameterized111  |    77|
|179   |  \octaves[4].voices[9].voice   |voice__parameterized56 |   150|
|180   |    PWM1                        |pwm__parameterized112  |    65|
|181   |    PWM2                        |pwm__parameterized113  |    83|
+------+--------------------------------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:14 ; elapsed = 00:01:19 . Memory (MB): peak = 1232.617 ; gain = 524.008
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 783 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:02 ; elapsed = 00:01:14 . Memory (MB): peak = 1232.617 ; gain = 399.645
Synthesis Optimization Complete : Time (s): cpu = 00:01:14 ; elapsed = 00:01:19 . Memory (MB): peak = 1232.617 ; gain = 524.008
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.180 . Memory (MB): peak = 1232.617 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1419 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1232.617 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
574 Infos, 136 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:21 ; elapsed = 00:01:27 . Memory (MB): peak = 1232.617 ; gain = 820.301
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1232.617 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/jose_/OneDrive/Ingenieria/Embedded/FPGA/Vivado/MiniProject/MiniProject.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Apr 27 18:45:38 2020...
