$date
	Tue Dec 06 11:58:19 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module regFile_tb $end
$var wire 32 ! Out2 [31:0] $end
$var wire 32 " Out1 [31:0] $end
$var reg 32 # D1 [31:0] $end
$var reg 5 $ R1 [4:0] $end
$var reg 5 % R2 [4:0] $end
$var reg 5 & W1 [4:0] $end
$scope module kenan $end
$var wire 32 ' D1 [31:0] $end
$var wire 5 ( R1 [4:0] $end
$var wire 5 ) R2 [4:0] $end
$var wire 5 * W1 [4:0] $end
$var wire 1 + WE $end
$var reg 32 , Out1 [31:0] $end
$var reg 32 - Out2 [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx -
b11001 ,
z+
b10 *
b1 )
b10 (
b11001 '
b10 &
b1 %
b10 $
b11001 #
b11001 "
bx !
$end
#1000
b11 !
b11 -
b11 "
b11 ,
b11 #
b11 '
b101 &
b101 *
b101 %
b101 )
b101 $
b101 (
#17000
