<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="CPU subsystem (CPUSS)"><meta name="keywords" content="rust, rustlang, rust-lang, cpuss"><title>psoc6_01_pac::cpuss - Rust</title><link rel="stylesheet" type="text/css" href="../../normalize.css"><link rel="stylesheet" type="text/css" href="../../rustdoc.css" id="mainThemeStyle"><link rel="stylesheet" type="text/css" href="../../light.css"  id="themeStyle"><link rel="stylesheet" type="text/css" href="../../dark.css" disabled ><link rel="stylesheet" type="text/css" href="../../ayu.css" disabled ><script id="default-settings"></script><script src="../../storage.js"></script><script src="../../crates.js"></script><noscript><link rel="stylesheet" href="../../noscript.css"></noscript><link rel="icon" type="image/svg+xml" href="../../favicon.svg">
<link rel="alternate icon" type="image/png" href="../../favicon-16x16.png">
<link rel="alternate icon" type="image/png" href="../../favicon-32x32.png"><style type="text/css">#crate-search{background-image:url("../../down-arrow.svg");}</style></head><body class="rustdoc mod"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="sidebar-menu" role="button">&#9776;</div><a href='../../psoc6_01_pac/index.html'><div class='logo-container rust-logo'><img src='../../rust-logo.png' alt='logo'></div></a><h2 class="location">Module cpuss</h2><div class="sidebar-elems"><div class="block items"><ul><li><a href="#modules">Modules</a></li><li><a href="#structs">Structs</a></li><li><a href="#types">Type Definitions</a></li></ul></div><div id="sidebar-vars" data-name="cpuss" data-ty="mod" data-relpath="./"></div><script defer src="./sidebar-items.js"></script></div></nav><div class="theme-picker"><button id="theme-picker" aria-label="Pick another theme!" aria-haspopup="menu" title="themes"><img src="../../brush.svg" width="18" height="18" alt="Pick another theme!"></button><div id="theme-choices" role="menu"></div></div><nav class="sub"><form class="search-form"><div class="search-container"><div><select id="crate-search"><option value="All crates">All crates</option></select><input class="search-input" name="search" disabled autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"></div><button type="button" id="help-button" title="help">?</button><a id="settings-menu" href="../../settings.html" title="settings"><img src="../../wheel.svg" width="18" height="18" alt="Change settings"></a></div></form></nav><section id="main" class="content"><h1 class="fqn"><span class="in-band">Module <a href="../index.html">psoc6_01_pac</a>::<wbr><a class="mod" href="#">cpuss</a><button id="copy-path" onclick="copy_path(this)" title="copy path"><img src="../../clipboard.svg" width="19" height="18" alt="Copy item import" title="Copy item import to clipboard"></button></span><span class="out-of-band"><span id="render-detail"><a id="toggle-all-docs" href="javascript:void(0)" title="collapse all docs">[<span class="inner">&#x2212;</span>]</a></span><a class="srclink" href="../../src/psoc6_01_pac/cpuss.rs.html#1-394" title="goto source code">[src]</a></span></h1><details class="rustdoc-toggle top-doc" open><summary class="hideme"><span>Expand description</span></summary><div class="docblock"><p>CPU subsystem (CPUSS)</p>
</div></details><h2 id="modules" class="section-header"><a href="#modules">Modules</a></h2>
<table><tr class="module-item"><td><a class="mod" href="ap_ctl/index.html" title="psoc6_01_pac::cpuss::ap_ctl mod">ap_ctl</a></td><td class="docblock-short"><p>Access port control</p>
</td></tr><tr class="module-item"><td><a class="mod" href="buff_ctl/index.html" title="psoc6_01_pac::cpuss::buff_ctl mod">buff_ctl</a></td><td class="docblock-short"><p>Buffer control</p>
</td></tr><tr class="module-item"><td><a class="mod" href="cal_sup_clr/index.html" title="psoc6_01_pac::cpuss::cal_sup_clr mod">cal_sup_clr</a></td><td class="docblock-short"><p>Calibration support clear and reset</p>
</td></tr><tr class="module-item"><td><a class="mod" href="cal_sup_set/index.html" title="psoc6_01_pac::cpuss::cal_sup_set mod">cal_sup_set</a></td><td class="docblock-short"><p>Calibration support set and read</p>
</td></tr><tr class="module-item"><td><a class="mod" href="cm0_clock_ctl/index.html" title="psoc6_01_pac::cpuss::cm0_clock_ctl mod">cm0_clock_ctl</a></td><td class="docblock-short"><p>CM0+ clock control</p>
</td></tr><tr class="module-item"><td><a class="mod" href="cm0_ctl/index.html" title="psoc6_01_pac::cpuss::cm0_ctl mod">cm0_ctl</a></td><td class="docblock-short"><p>CM0+ control</p>
</td></tr><tr class="module-item"><td><a class="mod" href="cm0_int0_status/index.html" title="psoc6_01_pac::cpuss::cm0_int0_status mod">cm0_int0_status</a></td><td class="docblock-short"><p>CM0+ interrupt 0 status</p>
</td></tr><tr class="module-item"><td><a class="mod" href="cm0_int1_status/index.html" title="psoc6_01_pac::cpuss::cm0_int1_status mod">cm0_int1_status</a></td><td class="docblock-short"><p>CM0+ interrupt 1 status</p>
</td></tr><tr class="module-item"><td><a class="mod" href="cm0_int2_status/index.html" title="psoc6_01_pac::cpuss::cm0_int2_status mod">cm0_int2_status</a></td><td class="docblock-short"><p>CM0+ interrupt 2 status</p>
</td></tr><tr class="module-item"><td><a class="mod" href="cm0_int3_status/index.html" title="psoc6_01_pac::cpuss::cm0_int3_status mod">cm0_int3_status</a></td><td class="docblock-short"><p>CM0+ interrupt 3 status</p>
</td></tr><tr class="module-item"><td><a class="mod" href="cm0_int4_status/index.html" title="psoc6_01_pac::cpuss::cm0_int4_status mod">cm0_int4_status</a></td><td class="docblock-short"><p>CM0+ interrupt 4 status</p>
</td></tr><tr class="module-item"><td><a class="mod" href="cm0_int5_status/index.html" title="psoc6_01_pac::cpuss::cm0_int5_status mod">cm0_int5_status</a></td><td class="docblock-short"><p>CM0+ interrupt 5 status</p>
</td></tr><tr class="module-item"><td><a class="mod" href="cm0_int6_status/index.html" title="psoc6_01_pac::cpuss::cm0_int6_status mod">cm0_int6_status</a></td><td class="docblock-short"><p>CM0+ interrupt 6 status</p>
</td></tr><tr class="module-item"><td><a class="mod" href="cm0_int7_status/index.html" title="psoc6_01_pac::cpuss::cm0_int7_status mod">cm0_int7_status</a></td><td class="docblock-short"><p>CM0+ interrupt 7 status</p>
</td></tr><tr class="module-item"><td><a class="mod" href="cm0_nmi_ctl/index.html" title="psoc6_01_pac::cpuss::cm0_nmi_ctl mod">cm0_nmi_ctl</a></td><td class="docblock-short"><p>CM0+ NMI control</p>
</td></tr><tr class="module-item"><td><a class="mod" href="cm0_pc0_handler/index.html" title="psoc6_01_pac::cpuss::cm0_pc0_handler mod">cm0_pc0_handler</a></td><td class="docblock-short"><p>CM0+ protection context 0 handler</p>
</td></tr><tr class="module-item"><td><a class="mod" href="cm0_pc1_handler/index.html" title="psoc6_01_pac::cpuss::cm0_pc1_handler mod">cm0_pc1_handler</a></td><td class="docblock-short"><p>CM0+ protection context 1 handler</p>
</td></tr><tr class="module-item"><td><a class="mod" href="cm0_pc2_handler/index.html" title="psoc6_01_pac::cpuss::cm0_pc2_handler mod">cm0_pc2_handler</a></td><td class="docblock-short"><p>CM0+ protection context 2 handler</p>
</td></tr><tr class="module-item"><td><a class="mod" href="cm0_pc3_handler/index.html" title="psoc6_01_pac::cpuss::cm0_pc3_handler mod">cm0_pc3_handler</a></td><td class="docblock-short"><p>CM0+ protection context 3 handler</p>
</td></tr><tr class="module-item"><td><a class="mod" href="cm0_pc_ctl/index.html" title="psoc6_01_pac::cpuss::cm0_pc_ctl mod">cm0_pc_ctl</a></td><td class="docblock-short"><p>CM0+ protection context control</p>
</td></tr><tr class="module-item"><td><a class="mod" href="cm0_status/index.html" title="psoc6_01_pac::cpuss::cm0_status mod">cm0_status</a></td><td class="docblock-short"><p>CM0+ status</p>
</td></tr><tr class="module-item"><td><a class="mod" href="cm0_system_int_ctl/index.html" title="psoc6_01_pac::cpuss::cm0_system_int_ctl mod">cm0_system_int_ctl</a></td><td class="docblock-short"><p>CM0+ system interrupt control</p>
</td></tr><tr class="module-item"><td><a class="mod" href="cm0_vector_table_base/index.html" title="psoc6_01_pac::cpuss::cm0_vector_table_base mod">cm0_vector_table_base</a></td><td class="docblock-short"><p>CM0+ vector table base</p>
</td></tr><tr class="module-item"><td><a class="mod" href="cm4_clock_ctl/index.html" title="psoc6_01_pac::cpuss::cm4_clock_ctl mod">cm4_clock_ctl</a></td><td class="docblock-short"><p>CM4 clock control</p>
</td></tr><tr class="module-item"><td><a class="mod" href="cm4_ctl/index.html" title="psoc6_01_pac::cpuss::cm4_ctl mod">cm4_ctl</a></td><td class="docblock-short"><p>CM4 control</p>
</td></tr><tr class="module-item"><td><a class="mod" href="cm4_int0_status/index.html" title="psoc6_01_pac::cpuss::cm4_int0_status mod">cm4_int0_status</a></td><td class="docblock-short"><p>CM4 interrupt 0 status</p>
</td></tr><tr class="module-item"><td><a class="mod" href="cm4_int1_status/index.html" title="psoc6_01_pac::cpuss::cm4_int1_status mod">cm4_int1_status</a></td><td class="docblock-short"><p>CM4 interrupt 1 status</p>
</td></tr><tr class="module-item"><td><a class="mod" href="cm4_int2_status/index.html" title="psoc6_01_pac::cpuss::cm4_int2_status mod">cm4_int2_status</a></td><td class="docblock-short"><p>CM4 interrupt 2 status</p>
</td></tr><tr class="module-item"><td><a class="mod" href="cm4_int3_status/index.html" title="psoc6_01_pac::cpuss::cm4_int3_status mod">cm4_int3_status</a></td><td class="docblock-short"><p>CM4 interrupt 3 status</p>
</td></tr><tr class="module-item"><td><a class="mod" href="cm4_int4_status/index.html" title="psoc6_01_pac::cpuss::cm4_int4_status mod">cm4_int4_status</a></td><td class="docblock-short"><p>CM4 interrupt 4 status</p>
</td></tr><tr class="module-item"><td><a class="mod" href="cm4_int5_status/index.html" title="psoc6_01_pac::cpuss::cm4_int5_status mod">cm4_int5_status</a></td><td class="docblock-short"><p>CM4 interrupt 5 status</p>
</td></tr><tr class="module-item"><td><a class="mod" href="cm4_int6_status/index.html" title="psoc6_01_pac::cpuss::cm4_int6_status mod">cm4_int6_status</a></td><td class="docblock-short"><p>CM4 interrupt 6 status</p>
</td></tr><tr class="module-item"><td><a class="mod" href="cm4_int7_status/index.html" title="psoc6_01_pac::cpuss::cm4_int7_status mod">cm4_int7_status</a></td><td class="docblock-short"><p>CM4 interrupt 7 status</p>
</td></tr><tr class="module-item"><td><a class="mod" href="cm4_nmi_ctl/index.html" title="psoc6_01_pac::cpuss::cm4_nmi_ctl mod">cm4_nmi_ctl</a></td><td class="docblock-short"><p>CM4 NMI control</p>
</td></tr><tr class="module-item"><td><a class="mod" href="cm4_pwr_ctl/index.html" title="psoc6_01_pac::cpuss::cm4_pwr_ctl mod">cm4_pwr_ctl</a></td><td class="docblock-short"><p>CM4 power control</p>
</td></tr><tr class="module-item"><td><a class="mod" href="cm4_pwr_delay_ctl/index.html" title="psoc6_01_pac::cpuss::cm4_pwr_delay_ctl mod">cm4_pwr_delay_ctl</a></td><td class="docblock-short"><p>CM4 power control</p>
</td></tr><tr class="module-item"><td><a class="mod" href="cm4_status/index.html" title="psoc6_01_pac::cpuss::cm4_status mod">cm4_status</a></td><td class="docblock-short"><p>CM4 status</p>
</td></tr><tr class="module-item"><td><a class="mod" href="cm4_system_int_ctl/index.html" title="psoc6_01_pac::cpuss::cm4_system_int_ctl mod">cm4_system_int_ctl</a></td><td class="docblock-short"><p>CM4 system interrupt control</p>
</td></tr><tr class="module-item"><td><a class="mod" href="cm4_vector_table_base/index.html" title="psoc6_01_pac::cpuss::cm4_vector_table_base mod">cm4_vector_table_base</a></td><td class="docblock-short"><p>CM4 vector table base</p>
</td></tr><tr class="module-item"><td><a class="mod" href="dp_status/index.html" title="psoc6_01_pac::cpuss::dp_status mod">dp_status</a></td><td class="docblock-short"><p>Debug port status</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ecc_ctl/index.html" title="psoc6_01_pac::cpuss::ecc_ctl mod">ecc_ctl</a></td><td class="docblock-short"><p>ECC control</p>
</td></tr><tr class="module-item"><td><a class="mod" href="identity/index.html" title="psoc6_01_pac::cpuss::identity mod">identity</a></td><td class="docblock-short"><p>Identity</p>
</td></tr><tr class="module-item"><td><a class="mod" href="mbist_stat/index.html" title="psoc6_01_pac::cpuss::mbist_stat mod">mbist_stat</a></td><td class="docblock-short"><p>Memory BIST status</p>
</td></tr><tr class="module-item"><td><a class="mod" href="product_id/index.html" title="psoc6_01_pac::cpuss::product_id mod">product_id</a></td><td class="docblock-short"><p>Product identifier and version (same as CoreSight RomTables)</p>
</td></tr><tr class="module-item"><td><a class="mod" href="protection/index.html" title="psoc6_01_pac::cpuss::protection mod">protection</a></td><td class="docblock-short"><p>Protection status</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ram0_ctl0/index.html" title="psoc6_01_pac::cpuss::ram0_ctl0 mod">ram0_ctl0</a></td><td class="docblock-short"><p>RAM 0 control</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ram0_pwr_macro_ctl/index.html" title="psoc6_01_pac::cpuss::ram0_pwr_macro_ctl mod">ram0_pwr_macro_ctl</a></td><td class="docblock-short"><p>RAM 0 power control</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ram0_status/index.html" title="psoc6_01_pac::cpuss::ram0_status mod">ram0_status</a></td><td class="docblock-short"><p>RAM 0 status</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ram1_ctl0/index.html" title="psoc6_01_pac::cpuss::ram1_ctl0 mod">ram1_ctl0</a></td><td class="docblock-short"><p>RAM 1 control</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ram1_pwr_ctl/index.html" title="psoc6_01_pac::cpuss::ram1_pwr_ctl mod">ram1_pwr_ctl</a></td><td class="docblock-short"><p>RAM 1 power control</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ram1_status/index.html" title="psoc6_01_pac::cpuss::ram1_status mod">ram1_status</a></td><td class="docblock-short"><p>RAM 1 status</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ram2_ctl0/index.html" title="psoc6_01_pac::cpuss::ram2_ctl0 mod">ram2_ctl0</a></td><td class="docblock-short"><p>RAM 2 control</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ram2_pwr_ctl/index.html" title="psoc6_01_pac::cpuss::ram2_pwr_ctl mod">ram2_pwr_ctl</a></td><td class="docblock-short"><p>RAM 2 power control</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ram2_status/index.html" title="psoc6_01_pac::cpuss::ram2_status mod">ram2_status</a></td><td class="docblock-short"><p>RAM 2 status</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ram_pwr_delay_ctl/index.html" title="psoc6_01_pac::cpuss::ram_pwr_delay_ctl mod">ram_pwr_delay_ctl</a></td><td class="docblock-short"><p>Power up delay used for all SRAM power domains</p>
</td></tr><tr class="module-item"><td><a class="mod" href="rom_ctl/index.html" title="psoc6_01_pac::cpuss::rom_ctl mod">rom_ctl</a></td><td class="docblock-short"><p>ROM control</p>
</td></tr><tr class="module-item"><td><a class="mod" href="systick_ctl/index.html" title="psoc6_01_pac::cpuss::systick_ctl mod">systick_ctl</a></td><td class="docblock-short"><p>SysTick timer control</p>
</td></tr><tr class="module-item"><td><a class="mod" href="trim_ram_ctl/index.html" title="psoc6_01_pac::cpuss::trim_ram_ctl mod">trim_ram_ctl</a></td><td class="docblock-short"><p>RAM trim control</p>
</td></tr><tr class="module-item"><td><a class="mod" href="trim_rom_ctl/index.html" title="psoc6_01_pac::cpuss::trim_rom_ctl mod">trim_rom_ctl</a></td><td class="docblock-short"><p>ROM trim control</p>
</td></tr><tr class="module-item"><td><a class="mod" href="udb_pwr_ctl/index.html" title="psoc6_01_pac::cpuss::udb_pwr_ctl mod">udb_pwr_ctl</a></td><td class="docblock-short"><p>UDB power control</p>
</td></tr><tr class="module-item"><td><a class="mod" href="udb_pwr_delay_ctl/index.html" title="psoc6_01_pac::cpuss::udb_pwr_delay_ctl mod">udb_pwr_delay_ctl</a></td><td class="docblock-short"><p>UDB power control</p>
</td></tr></table><h2 id="structs" class="section-header"><a href="#structs">Structs</a></h2>
<table><tr class="module-item"><td><a class="struct" href="struct.RegisterBlock.html" title="psoc6_01_pac::cpuss::RegisterBlock struct">RegisterBlock</a></td><td class="docblock-short"><p>Register block</p>
</td></tr></table><h2 id="types" class="section-header"><a href="#types">Type Definitions</a></h2>
<table><tr class="module-item"><td><a class="type" href="type.AP_CTL.html" title="psoc6_01_pac::cpuss::AP_CTL type">AP_CTL</a></td><td class="docblock-short"><p>AP_CTL register accessor: an alias for <code>Reg&lt;AP_CTL_SPEC&gt;</code></p>
</td></tr><tr class="module-item"><td><a class="type" href="type.BUFF_CTL.html" title="psoc6_01_pac::cpuss::BUFF_CTL type">BUFF_CTL</a></td><td class="docblock-short"><p>BUFF_CTL register accessor: an alias for <code>Reg&lt;BUFF_CTL_SPEC&gt;</code></p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CAL_SUP_CLR.html" title="psoc6_01_pac::cpuss::CAL_SUP_CLR type">CAL_SUP_CLR</a></td><td class="docblock-short"><p>CAL_SUP_CLR register accessor: an alias for <code>Reg&lt;CAL_SUP_CLR_SPEC&gt;</code></p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CAL_SUP_SET.html" title="psoc6_01_pac::cpuss::CAL_SUP_SET type">CAL_SUP_SET</a></td><td class="docblock-short"><p>CAL_SUP_SET register accessor: an alias for <code>Reg&lt;CAL_SUP_SET_SPEC&gt;</code></p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CM0_CLOCK_CTL.html" title="psoc6_01_pac::cpuss::CM0_CLOCK_CTL type">CM0_CLOCK_CTL</a></td><td class="docblock-short"><p>CM0_CLOCK_CTL register accessor: an alias for <code>Reg&lt;CM0_CLOCK_CTL_SPEC&gt;</code></p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CM0_CTL.html" title="psoc6_01_pac::cpuss::CM0_CTL type">CM0_CTL</a></td><td class="docblock-short"><p>CM0_CTL register accessor: an alias for <code>Reg&lt;CM0_CTL_SPEC&gt;</code></p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CM0_INT0_STATUS.html" title="psoc6_01_pac::cpuss::CM0_INT0_STATUS type">CM0_INT0_STATUS</a></td><td class="docblock-short"><p>CM0_INT0_STATUS register accessor: an alias for <code>Reg&lt;CM0_INT0_STATUS_SPEC&gt;</code></p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CM0_INT1_STATUS.html" title="psoc6_01_pac::cpuss::CM0_INT1_STATUS type">CM0_INT1_STATUS</a></td><td class="docblock-short"><p>CM0_INT1_STATUS register accessor: an alias for <code>Reg&lt;CM0_INT1_STATUS_SPEC&gt;</code></p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CM0_INT2_STATUS.html" title="psoc6_01_pac::cpuss::CM0_INT2_STATUS type">CM0_INT2_STATUS</a></td><td class="docblock-short"><p>CM0_INT2_STATUS register accessor: an alias for <code>Reg&lt;CM0_INT2_STATUS_SPEC&gt;</code></p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CM0_INT3_STATUS.html" title="psoc6_01_pac::cpuss::CM0_INT3_STATUS type">CM0_INT3_STATUS</a></td><td class="docblock-short"><p>CM0_INT3_STATUS register accessor: an alias for <code>Reg&lt;CM0_INT3_STATUS_SPEC&gt;</code></p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CM0_INT4_STATUS.html" title="psoc6_01_pac::cpuss::CM0_INT4_STATUS type">CM0_INT4_STATUS</a></td><td class="docblock-short"><p>CM0_INT4_STATUS register accessor: an alias for <code>Reg&lt;CM0_INT4_STATUS_SPEC&gt;</code></p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CM0_INT5_STATUS.html" title="psoc6_01_pac::cpuss::CM0_INT5_STATUS type">CM0_INT5_STATUS</a></td><td class="docblock-short"><p>CM0_INT5_STATUS register accessor: an alias for <code>Reg&lt;CM0_INT5_STATUS_SPEC&gt;</code></p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CM0_INT6_STATUS.html" title="psoc6_01_pac::cpuss::CM0_INT6_STATUS type">CM0_INT6_STATUS</a></td><td class="docblock-short"><p>CM0_INT6_STATUS register accessor: an alias for <code>Reg&lt;CM0_INT6_STATUS_SPEC&gt;</code></p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CM0_INT7_STATUS.html" title="psoc6_01_pac::cpuss::CM0_INT7_STATUS type">CM0_INT7_STATUS</a></td><td class="docblock-short"><p>CM0_INT7_STATUS register accessor: an alias for <code>Reg&lt;CM0_INT7_STATUS_SPEC&gt;</code></p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CM0_NMI_CTL.html" title="psoc6_01_pac::cpuss::CM0_NMI_CTL type">CM0_NMI_CTL</a></td><td class="docblock-short"><p>CM0_NMI_CTL register accessor: an alias for <code>Reg&lt;CM0_NMI_CTL_SPEC&gt;</code></p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CM0_PC0_HANDLER.html" title="psoc6_01_pac::cpuss::CM0_PC0_HANDLER type">CM0_PC0_HANDLER</a></td><td class="docblock-short"><p>CM0_PC0_HANDLER register accessor: an alias for <code>Reg&lt;CM0_PC0_HANDLER_SPEC&gt;</code></p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CM0_PC1_HANDLER.html" title="psoc6_01_pac::cpuss::CM0_PC1_HANDLER type">CM0_PC1_HANDLER</a></td><td class="docblock-short"><p>CM0_PC1_HANDLER register accessor: an alias for <code>Reg&lt;CM0_PC1_HANDLER_SPEC&gt;</code></p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CM0_PC2_HANDLER.html" title="psoc6_01_pac::cpuss::CM0_PC2_HANDLER type">CM0_PC2_HANDLER</a></td><td class="docblock-short"><p>CM0_PC2_HANDLER register accessor: an alias for <code>Reg&lt;CM0_PC2_HANDLER_SPEC&gt;</code></p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CM0_PC3_HANDLER.html" title="psoc6_01_pac::cpuss::CM0_PC3_HANDLER type">CM0_PC3_HANDLER</a></td><td class="docblock-short"><p>CM0_PC3_HANDLER register accessor: an alias for <code>Reg&lt;CM0_PC3_HANDLER_SPEC&gt;</code></p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CM0_PC_CTL.html" title="psoc6_01_pac::cpuss::CM0_PC_CTL type">CM0_PC_CTL</a></td><td class="docblock-short"><p>CM0_PC_CTL register accessor: an alias for <code>Reg&lt;CM0_PC_CTL_SPEC&gt;</code></p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CM0_STATUS.html" title="psoc6_01_pac::cpuss::CM0_STATUS type">CM0_STATUS</a></td><td class="docblock-short"><p>CM0_STATUS register accessor: an alias for <code>Reg&lt;CM0_STATUS_SPEC&gt;</code></p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CM0_SYSTEM_INT_CTL.html" title="psoc6_01_pac::cpuss::CM0_SYSTEM_INT_CTL type">CM0_SYSTEM_INT_CTL</a></td><td class="docblock-short"><p>CM0_SYSTEM_INT_CTL register accessor: an alias for <code>Reg&lt;CM0_SYSTEM_INT_CTL_SPEC&gt;</code></p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CM0_VECTOR_TABLE_BASE.html" title="psoc6_01_pac::cpuss::CM0_VECTOR_TABLE_BASE type">CM0_VECTOR_TABLE_BASE</a></td><td class="docblock-short"><p>CM0_VECTOR_TABLE_BASE register accessor: an alias for <code>Reg&lt;CM0_VECTOR_TABLE_BASE_SPEC&gt;</code></p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CM4_CLOCK_CTL.html" title="psoc6_01_pac::cpuss::CM4_CLOCK_CTL type">CM4_CLOCK_CTL</a></td><td class="docblock-short"><p>CM4_CLOCK_CTL register accessor: an alias for <code>Reg&lt;CM4_CLOCK_CTL_SPEC&gt;</code></p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CM4_CTL.html" title="psoc6_01_pac::cpuss::CM4_CTL type">CM4_CTL</a></td><td class="docblock-short"><p>CM4_CTL register accessor: an alias for <code>Reg&lt;CM4_CTL_SPEC&gt;</code></p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CM4_INT0_STATUS.html" title="psoc6_01_pac::cpuss::CM4_INT0_STATUS type">CM4_INT0_STATUS</a></td><td class="docblock-short"><p>CM4_INT0_STATUS register accessor: an alias for <code>Reg&lt;CM4_INT0_STATUS_SPEC&gt;</code></p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CM4_INT1_STATUS.html" title="psoc6_01_pac::cpuss::CM4_INT1_STATUS type">CM4_INT1_STATUS</a></td><td class="docblock-short"><p>CM4_INT1_STATUS register accessor: an alias for <code>Reg&lt;CM4_INT1_STATUS_SPEC&gt;</code></p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CM4_INT2_STATUS.html" title="psoc6_01_pac::cpuss::CM4_INT2_STATUS type">CM4_INT2_STATUS</a></td><td class="docblock-short"><p>CM4_INT2_STATUS register accessor: an alias for <code>Reg&lt;CM4_INT2_STATUS_SPEC&gt;</code></p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CM4_INT3_STATUS.html" title="psoc6_01_pac::cpuss::CM4_INT3_STATUS type">CM4_INT3_STATUS</a></td><td class="docblock-short"><p>CM4_INT3_STATUS register accessor: an alias for <code>Reg&lt;CM4_INT3_STATUS_SPEC&gt;</code></p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CM4_INT4_STATUS.html" title="psoc6_01_pac::cpuss::CM4_INT4_STATUS type">CM4_INT4_STATUS</a></td><td class="docblock-short"><p>CM4_INT4_STATUS register accessor: an alias for <code>Reg&lt;CM4_INT4_STATUS_SPEC&gt;</code></p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CM4_INT5_STATUS.html" title="psoc6_01_pac::cpuss::CM4_INT5_STATUS type">CM4_INT5_STATUS</a></td><td class="docblock-short"><p>CM4_INT5_STATUS register accessor: an alias for <code>Reg&lt;CM4_INT5_STATUS_SPEC&gt;</code></p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CM4_INT6_STATUS.html" title="psoc6_01_pac::cpuss::CM4_INT6_STATUS type">CM4_INT6_STATUS</a></td><td class="docblock-short"><p>CM4_INT6_STATUS register accessor: an alias for <code>Reg&lt;CM4_INT6_STATUS_SPEC&gt;</code></p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CM4_INT7_STATUS.html" title="psoc6_01_pac::cpuss::CM4_INT7_STATUS type">CM4_INT7_STATUS</a></td><td class="docblock-short"><p>CM4_INT7_STATUS register accessor: an alias for <code>Reg&lt;CM4_INT7_STATUS_SPEC&gt;</code></p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CM4_NMI_CTL.html" title="psoc6_01_pac::cpuss::CM4_NMI_CTL type">CM4_NMI_CTL</a></td><td class="docblock-short"><p>CM4_NMI_CTL register accessor: an alias for <code>Reg&lt;CM4_NMI_CTL_SPEC&gt;</code></p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CM4_PWR_CTL.html" title="psoc6_01_pac::cpuss::CM4_PWR_CTL type">CM4_PWR_CTL</a></td><td class="docblock-short"><p>CM4_PWR_CTL register accessor: an alias for <code>Reg&lt;CM4_PWR_CTL_SPEC&gt;</code></p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CM4_PWR_DELAY_CTL.html" title="psoc6_01_pac::cpuss::CM4_PWR_DELAY_CTL type">CM4_PWR_DELAY_CTL</a></td><td class="docblock-short"><p>CM4_PWR_DELAY_CTL register accessor: an alias for <code>Reg&lt;CM4_PWR_DELAY_CTL_SPEC&gt;</code></p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CM4_STATUS.html" title="psoc6_01_pac::cpuss::CM4_STATUS type">CM4_STATUS</a></td><td class="docblock-short"><p>CM4_STATUS register accessor: an alias for <code>Reg&lt;CM4_STATUS_SPEC&gt;</code></p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CM4_SYSTEM_INT_CTL.html" title="psoc6_01_pac::cpuss::CM4_SYSTEM_INT_CTL type">CM4_SYSTEM_INT_CTL</a></td><td class="docblock-short"><p>CM4_SYSTEM_INT_CTL register accessor: an alias for <code>Reg&lt;CM4_SYSTEM_INT_CTL_SPEC&gt;</code></p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CM4_VECTOR_TABLE_BASE.html" title="psoc6_01_pac::cpuss::CM4_VECTOR_TABLE_BASE type">CM4_VECTOR_TABLE_BASE</a></td><td class="docblock-short"><p>CM4_VECTOR_TABLE_BASE register accessor: an alias for <code>Reg&lt;CM4_VECTOR_TABLE_BASE_SPEC&gt;</code></p>
</td></tr><tr class="module-item"><td><a class="type" href="type.DP_STATUS.html" title="psoc6_01_pac::cpuss::DP_STATUS type">DP_STATUS</a></td><td class="docblock-short"><p>DP_STATUS register accessor: an alias for <code>Reg&lt;DP_STATUS_SPEC&gt;</code></p>
</td></tr><tr class="module-item"><td><a class="type" href="type.ECC_CTL.html" title="psoc6_01_pac::cpuss::ECC_CTL type">ECC_CTL</a></td><td class="docblock-short"><p>ECC_CTL register accessor: an alias for <code>Reg&lt;ECC_CTL_SPEC&gt;</code></p>
</td></tr><tr class="module-item"><td><a class="type" href="type.IDENTITY.html" title="psoc6_01_pac::cpuss::IDENTITY type">IDENTITY</a></td><td class="docblock-short"><p>IDENTITY register accessor: an alias for <code>Reg&lt;IDENTITY_SPEC&gt;</code></p>
</td></tr><tr class="module-item"><td><a class="type" href="type.MBIST_STAT.html" title="psoc6_01_pac::cpuss::MBIST_STAT type">MBIST_STAT</a></td><td class="docblock-short"><p>MBIST_STAT register accessor: an alias for <code>Reg&lt;MBIST_STAT_SPEC&gt;</code></p>
</td></tr><tr class="module-item"><td><a class="type" href="type.PRODUCT_ID.html" title="psoc6_01_pac::cpuss::PRODUCT_ID type">PRODUCT_ID</a></td><td class="docblock-short"><p>PRODUCT_ID register accessor: an alias for <code>Reg&lt;PRODUCT_ID_SPEC&gt;</code></p>
</td></tr><tr class="module-item"><td><a class="type" href="type.PROTECTION.html" title="psoc6_01_pac::cpuss::PROTECTION type">PROTECTION</a></td><td class="docblock-short"><p>PROTECTION register accessor: an alias for <code>Reg&lt;PROTECTION_SPEC&gt;</code></p>
</td></tr><tr class="module-item"><td><a class="type" href="type.RAM0_CTL0.html" title="psoc6_01_pac::cpuss::RAM0_CTL0 type">RAM0_CTL0</a></td><td class="docblock-short"><p>RAM0_CTL0 register accessor: an alias for <code>Reg&lt;RAM0_CTL0_SPEC&gt;</code></p>
</td></tr><tr class="module-item"><td><a class="type" href="type.RAM0_PWR_MACRO_CTL.html" title="psoc6_01_pac::cpuss::RAM0_PWR_MACRO_CTL type">RAM0_PWR_MACRO_CTL</a></td><td class="docblock-short"><p>RAM0_PWR_MACRO_CTL register accessor: an alias for <code>Reg&lt;RAM0_PWR_MACRO_CTL_SPEC&gt;</code></p>
</td></tr><tr class="module-item"><td><a class="type" href="type.RAM0_STATUS.html" title="psoc6_01_pac::cpuss::RAM0_STATUS type">RAM0_STATUS</a></td><td class="docblock-short"><p>RAM0_STATUS register accessor: an alias for <code>Reg&lt;RAM0_STATUS_SPEC&gt;</code></p>
</td></tr><tr class="module-item"><td><a class="type" href="type.RAM1_CTL0.html" title="psoc6_01_pac::cpuss::RAM1_CTL0 type">RAM1_CTL0</a></td><td class="docblock-short"><p>RAM1_CTL0 register accessor: an alias for <code>Reg&lt;RAM1_CTL0_SPEC&gt;</code></p>
</td></tr><tr class="module-item"><td><a class="type" href="type.RAM1_PWR_CTL.html" title="psoc6_01_pac::cpuss::RAM1_PWR_CTL type">RAM1_PWR_CTL</a></td><td class="docblock-short"><p>RAM1_PWR_CTL register accessor: an alias for <code>Reg&lt;RAM1_PWR_CTL_SPEC&gt;</code></p>
</td></tr><tr class="module-item"><td><a class="type" href="type.RAM1_STATUS.html" title="psoc6_01_pac::cpuss::RAM1_STATUS type">RAM1_STATUS</a></td><td class="docblock-short"><p>RAM1_STATUS register accessor: an alias for <code>Reg&lt;RAM1_STATUS_SPEC&gt;</code></p>
</td></tr><tr class="module-item"><td><a class="type" href="type.RAM2_CTL0.html" title="psoc6_01_pac::cpuss::RAM2_CTL0 type">RAM2_CTL0</a></td><td class="docblock-short"><p>RAM2_CTL0 register accessor: an alias for <code>Reg&lt;RAM2_CTL0_SPEC&gt;</code></p>
</td></tr><tr class="module-item"><td><a class="type" href="type.RAM2_PWR_CTL.html" title="psoc6_01_pac::cpuss::RAM2_PWR_CTL type">RAM2_PWR_CTL</a></td><td class="docblock-short"><p>RAM2_PWR_CTL register accessor: an alias for <code>Reg&lt;RAM2_PWR_CTL_SPEC&gt;</code></p>
</td></tr><tr class="module-item"><td><a class="type" href="type.RAM2_STATUS.html" title="psoc6_01_pac::cpuss::RAM2_STATUS type">RAM2_STATUS</a></td><td class="docblock-short"><p>RAM2_STATUS register accessor: an alias for <code>Reg&lt;RAM2_STATUS_SPEC&gt;</code></p>
</td></tr><tr class="module-item"><td><a class="type" href="type.RAM_PWR_DELAY_CTL.html" title="psoc6_01_pac::cpuss::RAM_PWR_DELAY_CTL type">RAM_PWR_DELAY_CTL</a></td><td class="docblock-short"><p>RAM_PWR_DELAY_CTL register accessor: an alias for <code>Reg&lt;RAM_PWR_DELAY_CTL_SPEC&gt;</code></p>
</td></tr><tr class="module-item"><td><a class="type" href="type.ROM_CTL.html" title="psoc6_01_pac::cpuss::ROM_CTL type">ROM_CTL</a></td><td class="docblock-short"><p>ROM_CTL register accessor: an alias for <code>Reg&lt;ROM_CTL_SPEC&gt;</code></p>
</td></tr><tr class="module-item"><td><a class="type" href="type.SYSTICK_CTL.html" title="psoc6_01_pac::cpuss::SYSTICK_CTL type">SYSTICK_CTL</a></td><td class="docblock-short"><p>SYSTICK_CTL register accessor: an alias for <code>Reg&lt;SYSTICK_CTL_SPEC&gt;</code></p>
</td></tr><tr class="module-item"><td><a class="type" href="type.TRIM_RAM_CTL.html" title="psoc6_01_pac::cpuss::TRIM_RAM_CTL type">TRIM_RAM_CTL</a></td><td class="docblock-short"><p>TRIM_RAM_CTL register accessor: an alias for <code>Reg&lt;TRIM_RAM_CTL_SPEC&gt;</code></p>
</td></tr><tr class="module-item"><td><a class="type" href="type.TRIM_ROM_CTL.html" title="psoc6_01_pac::cpuss::TRIM_ROM_CTL type">TRIM_ROM_CTL</a></td><td class="docblock-short"><p>TRIM_ROM_CTL register accessor: an alias for <code>Reg&lt;TRIM_ROM_CTL_SPEC&gt;</code></p>
</td></tr><tr class="module-item"><td><a class="type" href="type.UDB_PWR_CTL.html" title="psoc6_01_pac::cpuss::UDB_PWR_CTL type">UDB_PWR_CTL</a></td><td class="docblock-short"><p>UDB_PWR_CTL register accessor: an alias for <code>Reg&lt;UDB_PWR_CTL_SPEC&gt;</code></p>
</td></tr><tr class="module-item"><td><a class="type" href="type.UDB_PWR_DELAY_CTL.html" title="psoc6_01_pac::cpuss::UDB_PWR_DELAY_CTL type">UDB_PWR_DELAY_CTL</a></td><td class="docblock-short"><p>UDB_PWR_DELAY_CTL register accessor: an alias for <code>Reg&lt;UDB_PWR_DELAY_CTL_SPEC&gt;</code></p>
</td></tr></table></section><section id="search" class="content hidden"></section><div id="rustdoc-vars" data-root-path="../../" data-current-crate="psoc6_01_pac" data-search-index-js="../../search-index.js" data-search-js="../../search.js"></div><script src="../../main.js"></script></body></html>