// Seed: 2590279461
module module_0 ();
  timeunit 1ps;
endmodule
module module_1 #(
    parameter id_2 = 32'd66,
    parameter id_4 = 32'd11
) (
    id_1,
    _id_2,
    id_3,
    _id_4
);
  input wire _id_4;
  input wire id_3;
  input wire _id_2;
  output uwire id_1;
  assign id_1 = -1;
  and primCall (id_1, id_10, id_11, id_12, id_13, id_14, id_3, id_5, id_6, id_7, id_8, id_9);
  wire [id_4 : id_2] id_5;
  parameter id_6 = -1 == 1;
  logic id_7;
  parameter id_8 = id_6, id_9 = id_2, id_10 = -1;
  wire id_11;
  parameter id_12 = 1'b0;
  assign id_1 = 1;
  wire  id_13;
  logic id_14;
  ;
  module_0 modCall_1 ();
endmodule
