m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA/20.1
valu
Z0 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
Z1 !s110 1672584302
!i10b 1
!s100 Gg>Ab2F;XKSdoCn3IbT=71
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
IaFB81iZn[k4ojVcF2@5>c3
Z3 VDg1SIo80bB@j0V0VzS_@n1
S1
Z4 dD:/arch_project/RISC-pipelined-processor/phase_2
Z5 w1672416331
8D:/arch_project/RISC-pipelined-processor/phase_2/execute_stage/alu.sv
FD:/arch_project/RISC-pipelined-processor/phase_2/execute_stage/alu.sv
!i122 582
L0 1 89
Z6 OV;L;2020.1;71
r1
!s85 0
31
Z7 !s108 1672584302.000000
!s107 D:/arch_project/RISC-pipelined-processor/phase_2/execute_stage/alu.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/arch_project/RISC-pipelined-processor/phase_2/execute_stage/alu.sv|
!i113 1
Z8 o-work work -sv
Z9 tCvgOpt 0
vbranch_controller
R0
Z10 !s110 1672584303
!i10b 1
!s100 l@RmClccTPiCG1Il:NN;13
R2
Iof4bCo>P034hR<ce8iV8T3
R3
S1
R4
w1672263427
8D:/arch_project/RISC-pipelined-processor/phase_2/execute_stage/branch_controller.sv
FD:/arch_project/RISC-pipelined-processor/phase_2/execute_stage/branch_controller.sv
!i122 583
L0 1 40
R6
r1
!s85 0
31
R7
!s107 D:/arch_project/RISC-pipelined-processor/phase_2/execute_stage/branch_controller.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/arch_project/RISC-pipelined-processor/phase_2/execute_stage/branch_controller.sv|
!i113 1
R8
R9
vdecode_stage
R0
R1
!i10b 1
!s100 BkmRk3VHbDFRASHHB?b702
R2
Iz1<oO4JDK=JIF=Z5AEJ0J0
R3
S1
R4
w1672579729
8D:/arch_project/RISC-pipelined-processor/phase_2/decode_stage/decode_stage.sv
FD:/arch_project/RISC-pipelined-processor/phase_2/decode_stage/decode_stage.sv
!i122 579
L0 1 191
R6
r1
!s85 0
31
R7
!s107 D:/arch_project/RISC-pipelined-processor/phase_2/decode_stage/decode_stage.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/arch_project/RISC-pipelined-processor/phase_2/decode_stage/decode_stage.sv|
!i113 1
R8
R9
vexecute_stage
R0
R10
!i10b 1
!s100 mEY@Z>jmIO?gOS;K`IPJ[2
R2
IK7hZZN]Ko_[F>z8[A9b6M3
R3
S1
R4
w1672578937
8D:/arch_project/RISC-pipelined-processor/phase_2/execute_stage/execute_stage.sv
FD:/arch_project/RISC-pipelined-processor/phase_2/execute_stage/execute_stage.sv
!i122 584
L0 1 276
R6
r1
!s85 0
31
Z11 !s108 1672584303.000000
!s107 D:/arch_project/RISC-pipelined-processor/phase_2/execute_stage/execute_stage.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/arch_project/RISC-pipelined-processor/phase_2/execute_stage/execute_stage.sv|
!i113 1
R8
R9
vexecute_stage_tb
R0
R10
!i10b 1
!s100 5BMXmVg8<Dh0Z`O?UW[KM3
R2
I4Y6LNR:Rbg8J^NczVb2La0
R3
S1
R4
Z12 w1672085610
8D:/arch_project/RISC-pipelined-processor/phase_2/execute_stage/execute_stage_tb.sv
FD:/arch_project/RISC-pipelined-processor/phase_2/execute_stage/execute_stage_tb.sv
!i122 585
L0 1 88
R6
r1
!s85 0
31
R11
!s107 D:/arch_project/RISC-pipelined-processor/phase_2/execute_stage/execute_stage_tb.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/arch_project/RISC-pipelined-processor/phase_2/execute_stage/execute_stage_tb.sv|
!i113 1
R8
R9
vfetch_stage
R0
R10
!i10b 1
!s100 Amo`L0:7`mTjOKSITD3@Y1
R2
IU_:LNW6no93j2edZ:nT@z2
R3
S1
R4
w1672579377
8D:/arch_project/RISC-pipelined-processor/phase_2/fetch/fetch_stage.sv
FD:/arch_project/RISC-pipelined-processor/phase_2/fetch/fetch_stage.sv
!i122 587
L0 1 56
R6
r1
!s85 0
31
R11
!s107 D:/arch_project/RISC-pipelined-processor/phase_2/fetch/fetch_stage.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/arch_project/RISC-pipelined-processor/phase_2/fetch/fetch_stage.sv|
!i113 1
R8
R9
vforwarding_unit
R0
R10
!i10b 1
!s100 GaEBmmQ3;j;^cWbHOg]XI3
R2
IYT<I73SMRFMAjjD8RR8dc2
R3
S1
R4
Z13 w1672571703
8D:/arch_project/RISC-pipelined-processor/phase_2/execute_stage/forwarding_unit.sv
FD:/arch_project/RISC-pipelined-processor/phase_2/execute_stage/forwarding_unit.sv
!i122 586
L0 1 58
R6
r1
!s85 0
31
R11
!s107 D:/arch_project/RISC-pipelined-processor/phase_2/execute_stage/forwarding_unit.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/arch_project/RISC-pipelined-processor/phase_2/execute_stage/forwarding_unit.sv|
!i113 1
R8
R9
vhazard_controller
R0
Z14 !s110 1672584305
!i10b 1
!s100 ?DG0094C01f@Ak6m80hFH1
R2
I]iJzCICnjeC^JcX4jG^TH2
R3
S1
R4
R13
8D:/arch_project/RISC-pipelined-processor/phase_2/hazard_controller.sv
FD:/arch_project/RISC-pipelined-processor/phase_2/hazard_controller.sv
!i122 594
Z15 L0 1 32
R6
r1
!s85 0
31
Z16 !s108 1672584305.000000
!s107 D:/arch_project/RISC-pipelined-processor/phase_2/hazard_controller.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/arch_project/RISC-pipelined-processor/phase_2/hazard_controller.sv|
!i113 1
R8
R9
vmem_fetch
R0
Z17 !s110 1672584304
!i10b 1
!s100 aVha;cE7gkBn][C4;O@Xg3
R2
ITBY`E0Y3bZJjEo[IF^=F]3
R3
S1
R4
w1672579570
8D:/arch_project/RISC-pipelined-processor/phase_2/fetch/mem_fetch.sv
FD:/arch_project/RISC-pipelined-processor/phase_2/fetch/mem_fetch.sv
!i122 588
L0 1 46
R6
r1
!s85 0
31
Z18 !s108 1672584304.000000
!s107 D:/arch_project/RISC-pipelined-processor/phase_2/fetch/mem_fetch.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/arch_project/RISC-pipelined-processor/phase_2/fetch/mem_fetch.sv|
!i113 1
R8
R9
vmemory_stage
R0
R17
!i10b 1
!s100 ]Nz8TcGlR7`IJd0fJ=`^l2
R2
I3Y@EjzlI=b]be>6cdBeAV2
R3
S1
R4
R13
8D:/arch_project/RISC-pipelined-processor/phase_2/memory/memory_stage.sv
FD:/arch_project/RISC-pipelined-processor/phase_2/memory/memory_stage.sv
!i122 589
L0 1 147
R6
r1
!s85 0
31
R18
!s107 D:/arch_project/RISC-pipelined-processor/phase_2/memory/memory_stage.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/arch_project/RISC-pipelined-processor/phase_2/memory/memory_stage.sv|
!i113 1
R8
R9
vmemory_stage_tb
R0
R17
!i10b 1
!s100 _4enhF`k<:@d_ah;dUN6A0
R2
IJn[YVCW`>j^30cfUNa[h83
R3
S1
R4
R12
8D:/arch_project/RISC-pipelined-processor/phase_2/memory/memory_stage_tb.sv
FD:/arch_project/RISC-pipelined-processor/phase_2/memory/memory_stage_tb.sv
!i122 590
Z19 L0 1 74
R6
r1
!s85 0
31
R18
!s107 D:/arch_project/RISC-pipelined-processor/phase_2/memory/memory_stage_tb.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/arch_project/RISC-pipelined-processor/phase_2/memory/memory_stage_tb.sv|
!i113 1
R8
R9
vmemory_stage_without_buffers
R0
R17
!i10b 1
!s100 R<[L`P<BbXMaX]8<meWWP0
R2
IekW4Dm<D=oT:1RH;Ffhje3
R3
S1
R4
R13
8D:/arch_project/RISC-pipelined-processor/phase_2/memory/memory_stage_without_buffers.sv
FD:/arch_project/RISC-pipelined-processor/phase_2/memory/memory_stage_without_buffers.sv
!i122 591
L0 1 86
R6
r1
!s85 0
31
R18
!s107 D:/arch_project/RISC-pipelined-processor/phase_2/memory/memory_stage_without_buffers.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/arch_project/RISC-pipelined-processor/phase_2/memory/memory_stage_without_buffers.sv|
!i113 1
R8
R9
vmemory_stage_without_buffers_tb
R0
R17
!i10b 1
!s100 X<4amMYUdHgLkEKXNmK?K3
R2
I70Hk7cj]BZHWI:BXM94i=1
R3
S1
R4
R12
8D:/arch_project/RISC-pipelined-processor/phase_2/memory/memory_stage_without_buffers_tb.sv
FD:/arch_project/RISC-pipelined-processor/phase_2/memory/memory_stage_without_buffers_tb.sv
!i122 592
R19
R6
r1
!s85 0
31
R18
!s107 D:/arch_project/RISC-pipelined-processor/phase_2/memory/memory_stage_without_buffers_tb.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/arch_project/RISC-pipelined-processor/phase_2/memory/memory_stage_without_buffers_tb.sv|
!i113 1
R8
R9
vprocessor
R0
R1
!i10b 1
!s100 EQa^Zn^QkPVnQ_FGJ6nkF2
R2
ITcJ5]]O>QhzC]O6CzjaP11
R3
S1
R4
w1672579788
8D:/arch_project/RISC-pipelined-processor/phase_2/processor.sv
FD:/arch_project/RISC-pipelined-processor/phase_2/processor.sv
!i122 578
L0 1 283
R6
r1
!s85 0
31
R7
!s107 D:/arch_project/RISC-pipelined-processor/phase_2/processor.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/arch_project/RISC-pipelined-processor/phase_2/processor.sv|
!i113 1
R8
R9
vreg_file
R1
!i10b 1
!s100 ENDJTIT@Xn_ZcW6d_bah21
R2
I;LN3?j0N:da3i9njS>hTN1
R3
R4
w1672266660
8D:/arch_project/RISC-pipelined-processor/phase_2/decode_stage/reg_file.v
FD:/arch_project/RISC-pipelined-processor/phase_2/decode_stage/reg_file.v
!i122 580
L0 1 55
R6
r1
!s85 0
31
R7
!s107 D:/arch_project/RISC-pipelined-processor/phase_2/decode_stage/reg_file.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/arch_project/RISC-pipelined-processor/phase_2/decode_stage/reg_file.v|
!i113 1
Z20 o-work work
R9
vsm
R0
R1
!i10b 1
!s100 T@W=_>ScjendfI[Ez<`]E2
R2
II=J_6RK^7I9`eS]nm]ZdO0
R3
S1
R4
w1672584298
8D:/arch_project/RISC-pipelined-processor/phase_2/decode_stage/sm.sv
FD:/arch_project/RISC-pipelined-processor/phase_2/decode_stage/sm.sv
!i122 581
L0 1 594
R6
r1
!s85 0
31
R7
!s107 D:/arch_project/RISC-pipelined-processor/phase_2/decode_stage/sm.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/arch_project/RISC-pipelined-processor/phase_2/decode_stage/sm.sv|
!i113 1
R8
R9
vvar_reg
R14
!i10b 1
!s100 :G5_cHCBfIjNiZS;<4<kc3
R2
IZk?Y7?Yh_2`TTlXSU;2XI3
R3
R4
R5
8D:/arch_project/RISC-pipelined-processor/phase_2/var_reg.v
FD:/arch_project/RISC-pipelined-processor/phase_2/var_reg.v
!i122 595
L0 1 15
R6
r1
!s85 0
31
R16
!s107 D:/arch_project/RISC-pipelined-processor/phase_2/var_reg.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/arch_project/RISC-pipelined-processor/phase_2/var_reg.v|
!i113 1
R20
R9
vvar_reg_with_enable
R14
!i10b 1
!s100 IfUe_e3<PWgj:l[QC`zT]2
R2
IU1=;?fCD[[[?PXn2oRXcQ0
R3
R4
w1672150262
8D:/arch_project/RISC-pipelined-processor/phase_2/var_reg_with_enable.v
FD:/arch_project/RISC-pipelined-processor/phase_2/var_reg_with_enable.v
!i122 596
L0 1 17
R6
r1
!s85 0
31
R16
!s107 D:/arch_project/RISC-pipelined-processor/phase_2/var_reg_with_enable.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/arch_project/RISC-pipelined-processor/phase_2/var_reg_with_enable.v|
!i113 1
R20
R9
vvar_reg_with_mux
R14
!i10b 1
!s100 NjH^69]N@k6[Q3d]dj>=41
R2
Iob8;gWkJ2e`YnB[zcgE`A1
R3
R4
R5
8D:/arch_project/RISC-pipelined-processor/phase_2/var_reg_with_mux.v
FD:/arch_project/RISC-pipelined-processor/phase_2/var_reg_with_mux.v
!i122 597
L0 1 18
R6
r1
!s85 0
31
R16
!s107 D:/arch_project/RISC-pipelined-processor/phase_2/var_reg_with_mux.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/arch_project/RISC-pipelined-processor/phase_2/var_reg_with_mux.v|
!i113 1
R20
R9
vwrite_back_stage
R14
!i10b 1
!s100 =3FETJU<Re;RDJzf[lUM22
R2
I5;GQf]Rn58a2:Q>VnkaUi0
R3
R4
w1672249571
8D:/arch_project/RISC-pipelined-processor/phase_2/write back/write_back_stage.v
FD:/arch_project/RISC-pipelined-processor/phase_2/write back/write_back_stage.v
!i122 593
R15
R6
r1
!s85 0
31
R16
!s107 D:/arch_project/RISC-pipelined-processor/phase_2/write back/write_back_stage.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/arch_project/RISC-pipelined-processor/phase_2/write back/write_back_stage.v|
!i113 1
R20
R9
