value(enable) == 255, length(intel_dig_port) == 65025