

================================================================
== Vitis HLS Report for 'multihart_ip'
================================================================
* Date:           Sun Sep  8 17:17:02 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        multihart_ip
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  10.972 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------+----------------------------------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+
        |                                                   |                                        |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
        |                      Instance                     |                 Module                 |   min   |   max   |    min   |    max   | min | max |                      Type                     |
        +---------------------------------------------------+----------------------------------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+
        |grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123  |multihart_ip_Pipeline_VITIS_LOOP_193_1  |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp(delay=0 clock cycles(s))|
        +---------------------------------------------------+----------------------------------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      4|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |      128|    -|    4594|   8626|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     45|    -|
|Register         |        -|    -|     104|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |      128|    0|    4698|   8675|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       45|    0|       4|     16|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------+----------------------------------------+---------+----+------+------+-----+
    |                      Instance                     |                 Module                 | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------------------------------------+----------------------------------------+---------+----+------+------+-----+
    |control_s_axi_U                                    |control_s_axi                           |      128|   0|   390|   443|    0|
    |grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123  |multihart_ip_Pipeline_VITIS_LOOP_193_1  |        0|   0|  4204|  8183|    0|
    +---------------------------------------------------+----------------------------------------+---------+----+------+------+-----+
    |Total                                              |                                        |      128|   0|  4594|  8626|    0|
    +---------------------------------------------------+----------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |has_exited_6_fu_164_p2  |       xor|   0|  0|   2|           1|           2|
    |has_exited_fu_148_p2    |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|   4|           2|           4|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  31|          6|    1|          6|
    |start_pc_address0_local  |  14|          3|    1|          3|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|          9|    2|          9|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------+----+----+-----+-----------+
    |                              Name                              | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                       |   5|   0|    5|          0|
    |c_nbc_loc_fu_72                                                 |  32|   0|   32|          0|
    |c_nbi_loc_fu_76                                                 |  32|   0|   32|          0|
    |f_state_fetch_pc_12_reg_231                                     |  15|   0|   15|          0|
    |f_state_fetch_pc_reg_201                                        |  15|   0|   15|          0|
    |grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123_ap_start_reg  |   1|   0|    1|          0|
    |h_running_2_reg_221                                             |   1|   0|    1|          0|
    |h_running_reg_211                                               |   1|   0|    1|          0|
    |has_exited_6_reg_226                                            |   1|   0|    1|          0|
    |has_exited_reg_216                                              |   1|   0|    1|          0|
    +----------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                           | 104|   0|  104|          0|
    +----------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|         array|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|         array|
|s_axi_control_AWADDR   |   in|   19|       s_axi|       control|         array|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|         array|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|         array|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|         array|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|         array|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|         array|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|         array|
|s_axi_control_ARADDR   |   in|   19|       s_axi|       control|         array|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|         array|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|         array|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|         array|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|         array|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|         array|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|         array|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|         array|
|ap_clk                 |   in|    1|  ap_ctrl_hs|  multihart_ip|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|  multihart_ip|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|  multihart_ip|  return value|
+-----------------------+-----+-----+------------+--------------+--------------+

