{
  "module_name": "irq_types.h",
  "hash_id": "6423fae79f533bf6e9a18b0a2682259e69f2f7cd8f74e7d91cfae43e6e876791",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/display/dc/irq_types.h",
  "human_readable_source": " \n\n#ifndef __DAL_IRQ_TYPES_H__\n#define __DAL_IRQ_TYPES_H__\n\n#include \"os_types.h\"\n\nstruct dc_context;\n\ntypedef void (*interrupt_handler)(void *);\n\ntypedef void *irq_handler_idx;\n#define DAL_INVALID_IRQ_HANDLER_IDX NULL\n\n \nenum dc_irq_source {\n\t \n\tDC_IRQ_SOURCE_INVALID = 0,\n\n\tDC_IRQ_SOURCE_HPD1,\n\tDC_IRQ_SOURCE_HPD2,\n\tDC_IRQ_SOURCE_HPD3,\n\tDC_IRQ_SOURCE_HPD4,\n\tDC_IRQ_SOURCE_HPD5,\n\tDC_IRQ_SOURCE_HPD6,\n\n\tDC_IRQ_SOURCE_HPD1RX,\n\tDC_IRQ_SOURCE_HPD2RX,\n\tDC_IRQ_SOURCE_HPD3RX,\n\tDC_IRQ_SOURCE_HPD4RX,\n\tDC_IRQ_SOURCE_HPD5RX,\n\tDC_IRQ_SOURCE_HPD6RX,\n\n\tDC_IRQ_SOURCE_I2C_DDC1,\n\tDC_IRQ_SOURCE_I2C_DDC2,\n\tDC_IRQ_SOURCE_I2C_DDC3,\n\tDC_IRQ_SOURCE_I2C_DDC4,\n\tDC_IRQ_SOURCE_I2C_DDC5,\n\tDC_IRQ_SOURCE_I2C_DDC6,\n\n\tDC_IRQ_SOURCE_DPSINK1,\n\tDC_IRQ_SOURCE_DPSINK2,\n\tDC_IRQ_SOURCE_DPSINK3,\n\tDC_IRQ_SOURCE_DPSINK4,\n\tDC_IRQ_SOURCE_DPSINK5,\n\tDC_IRQ_SOURCE_DPSINK6,\n\n\tDC_IRQ_SOURCE_TIMER,\n\n\tDC_IRQ_SOURCE_PFLIP_FIRST,\n\tDC_IRQ_SOURCE_PFLIP1 = DC_IRQ_SOURCE_PFLIP_FIRST,\n\tDC_IRQ_SOURCE_PFLIP2,\n\tDC_IRQ_SOURCE_PFLIP3,\n\tDC_IRQ_SOURCE_PFLIP4,\n\tDC_IRQ_SOURCE_PFLIP5,\n\tDC_IRQ_SOURCE_PFLIP6,\n\tDC_IRQ_SOURCE_PFLIP_UNDERLAY0,\n\tDC_IRQ_SOURCE_PFLIP_LAST = DC_IRQ_SOURCE_PFLIP_UNDERLAY0,\n\n\tDC_IRQ_SOURCE_GPIOPAD0,\n\tDC_IRQ_SOURCE_GPIOPAD1,\n\tDC_IRQ_SOURCE_GPIOPAD2,\n\tDC_IRQ_SOURCE_GPIOPAD3,\n\tDC_IRQ_SOURCE_GPIOPAD4,\n\tDC_IRQ_SOURCE_GPIOPAD5,\n\tDC_IRQ_SOURCE_GPIOPAD6,\n\tDC_IRQ_SOURCE_GPIOPAD7,\n\tDC_IRQ_SOURCE_GPIOPAD8,\n\tDC_IRQ_SOURCE_GPIOPAD9,\n\tDC_IRQ_SOURCE_GPIOPAD10,\n\tDC_IRQ_SOURCE_GPIOPAD11,\n\tDC_IRQ_SOURCE_GPIOPAD12,\n\tDC_IRQ_SOURCE_GPIOPAD13,\n\tDC_IRQ_SOURCE_GPIOPAD14,\n\tDC_IRQ_SOURCE_GPIOPAD15,\n\tDC_IRQ_SOURCE_GPIOPAD16,\n\tDC_IRQ_SOURCE_GPIOPAD17,\n\tDC_IRQ_SOURCE_GPIOPAD18,\n\tDC_IRQ_SOURCE_GPIOPAD19,\n\tDC_IRQ_SOURCE_GPIOPAD20,\n\tDC_IRQ_SOURCE_GPIOPAD21,\n\tDC_IRQ_SOURCE_GPIOPAD22,\n\tDC_IRQ_SOURCE_GPIOPAD23,\n\tDC_IRQ_SOURCE_GPIOPAD24,\n\tDC_IRQ_SOURCE_GPIOPAD25,\n\tDC_IRQ_SOURCE_GPIOPAD26,\n\tDC_IRQ_SOURCE_GPIOPAD27,\n\tDC_IRQ_SOURCE_GPIOPAD28,\n\tDC_IRQ_SOURCE_GPIOPAD29,\n\tDC_IRQ_SOURCE_GPIOPAD30,\n\n\tDC_IRQ_SOURCE_DC1UNDERFLOW,\n\tDC_IRQ_SOURCE_DC2UNDERFLOW,\n\tDC_IRQ_SOURCE_DC3UNDERFLOW,\n\tDC_IRQ_SOURCE_DC4UNDERFLOW,\n\tDC_IRQ_SOURCE_DC5UNDERFLOW,\n\tDC_IRQ_SOURCE_DC6UNDERFLOW,\n\n\tDC_IRQ_SOURCE_DMCU_SCP,\n\tDC_IRQ_SOURCE_VBIOS_SW,\n\n\tDC_IRQ_SOURCE_VUPDATE1,\n\tDC_IRQ_SOURCE_VUPDATE2,\n\tDC_IRQ_SOURCE_VUPDATE3,\n\tDC_IRQ_SOURCE_VUPDATE4,\n\tDC_IRQ_SOURCE_VUPDATE5,\n\tDC_IRQ_SOURCE_VUPDATE6,\n\n\tDC_IRQ_SOURCE_VBLANK1,\n\tDC_IRQ_SOURCE_VBLANK2,\n\tDC_IRQ_SOURCE_VBLANK3,\n\tDC_IRQ_SOURCE_VBLANK4,\n\tDC_IRQ_SOURCE_VBLANK5,\n\tDC_IRQ_SOURCE_VBLANK6,\n\n\tDC_IRQ_SOURCE_DC1_VLINE0,\n\tDC_IRQ_SOURCE_DC2_VLINE0,\n\tDC_IRQ_SOURCE_DC3_VLINE0,\n\tDC_IRQ_SOURCE_DC4_VLINE0,\n\tDC_IRQ_SOURCE_DC5_VLINE0,\n\tDC_IRQ_SOURCE_DC6_VLINE0,\n\n\tDC_IRQ_SOURCE_DC1_VLINE1,\n\tDC_IRQ_SOURCE_DC2_VLINE1,\n\tDC_IRQ_SOURCE_DC3_VLINE1,\n\tDC_IRQ_SOURCE_DC4_VLINE1,\n\tDC_IRQ_SOURCE_DC5_VLINE1,\n\tDC_IRQ_SOURCE_DC6_VLINE1,\n\tDC_IRQ_SOURCE_DMCUB_OUTBOX,\n\tDC_IRQ_SOURCE_DMCUB_OUTBOX0,\n\tDC_IRQ_SOURCE_DMCUB_GENERAL_DATAOUT,\n\tDAL_IRQ_SOURCES_NUMBER\n};\n\nenum irq_type\n{\n\tIRQ_TYPE_PFLIP = DC_IRQ_SOURCE_PFLIP1,\n\tIRQ_TYPE_VUPDATE = DC_IRQ_SOURCE_VUPDATE1,\n\tIRQ_TYPE_VBLANK = DC_IRQ_SOURCE_VBLANK1,\n\tIRQ_TYPE_VLINE0 = DC_IRQ_SOURCE_DC1_VLINE0,\n};\n\n#define DAL_VALID_IRQ_SRC_NUM(src) \\\n\t((src) < DAL_IRQ_SOURCES_NUMBER && (src) > DC_IRQ_SOURCE_INVALID)\n\n \n#define DAL_PFLIP_IRQ_SRC_NUM \\\n\t(DC_IRQ_SOURCE_PFLIP_LAST - DC_IRQ_SOURCE_PFLIP_FIRST + 1)\n\n \nenum dc_interrupt_context {\n\tINTERRUPT_LOW_IRQ_CONTEXT = 0,\n\tINTERRUPT_HIGH_IRQ_CONTEXT,\n\tINTERRUPT_CONTEXT_NUMBER\n};\n\nenum dc_interrupt_porlarity {\n\tINTERRUPT_POLARITY_DEFAULT = 0,\n\tINTERRUPT_POLARITY_LOW = INTERRUPT_POLARITY_DEFAULT,\n\tINTERRUPT_POLARITY_HIGH,\n\tINTERRUPT_POLARITY_BOTH\n};\n\n#define DC_DECODE_INTERRUPT_POLARITY(int_polarity) \\\n\t(int_polarity == INTERRUPT_POLARITY_LOW) ? \"Low\" : \\\n\t(int_polarity == INTERRUPT_POLARITY_HIGH) ? \"High\" : \\\n\t(int_polarity == INTERRUPT_POLARITY_BOTH) ? \"Both\" : \"Invalid\"\n\nstruct dc_timer_interrupt_params {\n\tuint32_t micro_sec_interval;\n\tenum dc_interrupt_context int_context;\n};\n\nstruct dc_interrupt_params {\n\t \n\tenum dc_interrupt_porlarity requested_polarity;\n\t \n\tenum dc_interrupt_porlarity current_polarity;\n\tenum dc_irq_source irq_source;\n\tenum dc_interrupt_context int_context;\n};\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}