![image-20241120113719781](C:\Users\34718\AppData\Roaming\Typora\typora-user-images\image-20241120113719781.png)

![image-20241120113759619](C:\Users\34718\AppData\Roaming\Typora\typora-user-images\image-20241120113759619.png)





![image-20241120114242946](C:\Users\34718\AppData\Roaming\Typora\typora-user-images\image-20241120114242946.png)



![image-20241120131134357](C:\Users\34718\AppData\Roaming\Typora\typora-user-images\image-20241120131134357.png)



在IO端口默认低电平的情况下 GATE为正 ，下面三个S为负数，此时Q1内部的mos管导通，当IO端口为正，左侧mos管导通，GATE为负，此时Q1断开，Vcc流向U1







