
Bai6_ADC_PWM.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009810  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00003010  080099a0  080099a0  0000a9a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c9b0  0800c9b0  0000e064  2**0
                  CONTENTS
  4 .ARM          00000008  0800c9b0  0800c9b0  0000d9b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c9b8  0800c9b8  0000e064  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c9b8  0800c9b8  0000d9b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c9bc  0800c9bc  0000d9bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000064  20000000  0800c9c0  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000e064  2**0
                  CONTENTS
 10 .bss          00000630  20000064  20000064  0000e064  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000694  20000694  0000e064  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000e064  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001a6bb  00000000  00000000  0000e094  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000480f  00000000  00000000  0002874f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001740  00000000  00000000  0002cf60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000011e9  00000000  00000000  0002e6a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00026c45  00000000  00000000  0002f889  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00021afe  00000000  00000000  000564ce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000dfb50  00000000  00000000  00077fcc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00157b1c  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00006444  00000000  00000000  00157b60  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000065  00000000  00000000  0015dfa4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000064 	.word	0x20000064
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08009988 	.word	0x08009988

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000068 	.word	0x20000068
 80001cc:	08009988 	.word	0x08009988

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_drsub>:
 8000270:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000274:	e002      	b.n	800027c <__adddf3>
 8000276:	bf00      	nop

08000278 <__aeabi_dsub>:
 8000278:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800027c <__adddf3>:
 800027c:	b530      	push	{r4, r5, lr}
 800027e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000282:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000286:	ea94 0f05 	teq	r4, r5
 800028a:	bf08      	it	eq
 800028c:	ea90 0f02 	teqeq	r0, r2
 8000290:	bf1f      	itttt	ne
 8000292:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000296:	ea55 0c02 	orrsne.w	ip, r5, r2
 800029a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800029e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002a2:	f000 80e2 	beq.w	800046a <__adddf3+0x1ee>
 80002a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ae:	bfb8      	it	lt
 80002b0:	426d      	neglt	r5, r5
 80002b2:	dd0c      	ble.n	80002ce <__adddf3+0x52>
 80002b4:	442c      	add	r4, r5
 80002b6:	ea80 0202 	eor.w	r2, r0, r2
 80002ba:	ea81 0303 	eor.w	r3, r1, r3
 80002be:	ea82 0000 	eor.w	r0, r2, r0
 80002c2:	ea83 0101 	eor.w	r1, r3, r1
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	2d36      	cmp	r5, #54	@ 0x36
 80002d0:	bf88      	it	hi
 80002d2:	bd30      	pophi	{r4, r5, pc}
 80002d4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002dc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002e4:	d002      	beq.n	80002ec <__adddf3+0x70>
 80002e6:	4240      	negs	r0, r0
 80002e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ec:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80002f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002f8:	d002      	beq.n	8000300 <__adddf3+0x84>
 80002fa:	4252      	negs	r2, r2
 80002fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000300:	ea94 0f05 	teq	r4, r5
 8000304:	f000 80a7 	beq.w	8000456 <__adddf3+0x1da>
 8000308:	f1a4 0401 	sub.w	r4, r4, #1
 800030c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000310:	db0d      	blt.n	800032e <__adddf3+0xb2>
 8000312:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000316:	fa22 f205 	lsr.w	r2, r2, r5
 800031a:	1880      	adds	r0, r0, r2
 800031c:	f141 0100 	adc.w	r1, r1, #0
 8000320:	fa03 f20e 	lsl.w	r2, r3, lr
 8000324:	1880      	adds	r0, r0, r2
 8000326:	fa43 f305 	asr.w	r3, r3, r5
 800032a:	4159      	adcs	r1, r3
 800032c:	e00e      	b.n	800034c <__adddf3+0xd0>
 800032e:	f1a5 0520 	sub.w	r5, r5, #32
 8000332:	f10e 0e20 	add.w	lr, lr, #32
 8000336:	2a01      	cmp	r2, #1
 8000338:	fa03 fc0e 	lsl.w	ip, r3, lr
 800033c:	bf28      	it	cs
 800033e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000342:	fa43 f305 	asr.w	r3, r3, r5
 8000346:	18c0      	adds	r0, r0, r3
 8000348:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800034c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000350:	d507      	bpl.n	8000362 <__adddf3+0xe6>
 8000352:	f04f 0e00 	mov.w	lr, #0
 8000356:	f1dc 0c00 	rsbs	ip, ip, #0
 800035a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800035e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000362:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000366:	d31b      	bcc.n	80003a0 <__adddf3+0x124>
 8000368:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800036c:	d30c      	bcc.n	8000388 <__adddf3+0x10c>
 800036e:	0849      	lsrs	r1, r1, #1
 8000370:	ea5f 0030 	movs.w	r0, r0, rrx
 8000374:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000378:	f104 0401 	add.w	r4, r4, #1
 800037c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000380:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000384:	f080 809a 	bcs.w	80004bc <__adddf3+0x240>
 8000388:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800038c:	bf08      	it	eq
 800038e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000392:	f150 0000 	adcs.w	r0, r0, #0
 8000396:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800039a:	ea41 0105 	orr.w	r1, r1, r5
 800039e:	bd30      	pop	{r4, r5, pc}
 80003a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003a4:	4140      	adcs	r0, r0
 80003a6:	eb41 0101 	adc.w	r1, r1, r1
 80003aa:	3c01      	subs	r4, #1
 80003ac:	bf28      	it	cs
 80003ae:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003b2:	d2e9      	bcs.n	8000388 <__adddf3+0x10c>
 80003b4:	f091 0f00 	teq	r1, #0
 80003b8:	bf04      	itt	eq
 80003ba:	4601      	moveq	r1, r0
 80003bc:	2000      	moveq	r0, #0
 80003be:	fab1 f381 	clz	r3, r1
 80003c2:	bf08      	it	eq
 80003c4:	3320      	addeq	r3, #32
 80003c6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ca:	f1b3 0220 	subs.w	r2, r3, #32
 80003ce:	da0c      	bge.n	80003ea <__adddf3+0x16e>
 80003d0:	320c      	adds	r2, #12
 80003d2:	dd08      	ble.n	80003e6 <__adddf3+0x16a>
 80003d4:	f102 0c14 	add.w	ip, r2, #20
 80003d8:	f1c2 020c 	rsb	r2, r2, #12
 80003dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80003e0:	fa21 f102 	lsr.w	r1, r1, r2
 80003e4:	e00c      	b.n	8000400 <__adddf3+0x184>
 80003e6:	f102 0214 	add.w	r2, r2, #20
 80003ea:	bfd8      	it	le
 80003ec:	f1c2 0c20 	rsble	ip, r2, #32
 80003f0:	fa01 f102 	lsl.w	r1, r1, r2
 80003f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003f8:	bfdc      	itt	le
 80003fa:	ea41 010c 	orrle.w	r1, r1, ip
 80003fe:	4090      	lslle	r0, r2
 8000400:	1ae4      	subs	r4, r4, r3
 8000402:	bfa2      	ittt	ge
 8000404:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000408:	4329      	orrge	r1, r5
 800040a:	bd30      	popge	{r4, r5, pc}
 800040c:	ea6f 0404 	mvn.w	r4, r4
 8000410:	3c1f      	subs	r4, #31
 8000412:	da1c      	bge.n	800044e <__adddf3+0x1d2>
 8000414:	340c      	adds	r4, #12
 8000416:	dc0e      	bgt.n	8000436 <__adddf3+0x1ba>
 8000418:	f104 0414 	add.w	r4, r4, #20
 800041c:	f1c4 0220 	rsb	r2, r4, #32
 8000420:	fa20 f004 	lsr.w	r0, r0, r4
 8000424:	fa01 f302 	lsl.w	r3, r1, r2
 8000428:	ea40 0003 	orr.w	r0, r0, r3
 800042c:	fa21 f304 	lsr.w	r3, r1, r4
 8000430:	ea45 0103 	orr.w	r1, r5, r3
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	f1c4 040c 	rsb	r4, r4, #12
 800043a:	f1c4 0220 	rsb	r2, r4, #32
 800043e:	fa20 f002 	lsr.w	r0, r0, r2
 8000442:	fa01 f304 	lsl.w	r3, r1, r4
 8000446:	ea40 0003 	orr.w	r0, r0, r3
 800044a:	4629      	mov	r1, r5
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	fa21 f004 	lsr.w	r0, r1, r4
 8000452:	4629      	mov	r1, r5
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f094 0f00 	teq	r4, #0
 800045a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800045e:	bf06      	itte	eq
 8000460:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000464:	3401      	addeq	r4, #1
 8000466:	3d01      	subne	r5, #1
 8000468:	e74e      	b.n	8000308 <__adddf3+0x8c>
 800046a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800046e:	bf18      	it	ne
 8000470:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000474:	d029      	beq.n	80004ca <__adddf3+0x24e>
 8000476:	ea94 0f05 	teq	r4, r5
 800047a:	bf08      	it	eq
 800047c:	ea90 0f02 	teqeq	r0, r2
 8000480:	d005      	beq.n	800048e <__adddf3+0x212>
 8000482:	ea54 0c00 	orrs.w	ip, r4, r0
 8000486:	bf04      	itt	eq
 8000488:	4619      	moveq	r1, r3
 800048a:	4610      	moveq	r0, r2
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	ea91 0f03 	teq	r1, r3
 8000492:	bf1e      	ittt	ne
 8000494:	2100      	movne	r1, #0
 8000496:	2000      	movne	r0, #0
 8000498:	bd30      	popne	{r4, r5, pc}
 800049a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800049e:	d105      	bne.n	80004ac <__adddf3+0x230>
 80004a0:	0040      	lsls	r0, r0, #1
 80004a2:	4149      	adcs	r1, r1
 80004a4:	bf28      	it	cs
 80004a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004aa:	bd30      	pop	{r4, r5, pc}
 80004ac:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004b0:	bf3c      	itt	cc
 80004b2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004b6:	bd30      	popcc	{r4, r5, pc}
 80004b8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004bc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd30      	pop	{r4, r5, pc}
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf1a      	itte	ne
 80004d0:	4619      	movne	r1, r3
 80004d2:	4610      	movne	r0, r2
 80004d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004d8:	bf1c      	itt	ne
 80004da:	460b      	movne	r3, r1
 80004dc:	4602      	movne	r2, r0
 80004de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004e2:	bf06      	itte	eq
 80004e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004e8:	ea91 0f03 	teqeq	r1, r3
 80004ec:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80004f0:	bd30      	pop	{r4, r5, pc}
 80004f2:	bf00      	nop

080004f4 <__aeabi_ui2d>:
 80004f4:	f090 0f00 	teq	r0, #0
 80004f8:	bf04      	itt	eq
 80004fa:	2100      	moveq	r1, #0
 80004fc:	4770      	bxeq	lr
 80004fe:	b530      	push	{r4, r5, lr}
 8000500:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000504:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000508:	f04f 0500 	mov.w	r5, #0
 800050c:	f04f 0100 	mov.w	r1, #0
 8000510:	e750      	b.n	80003b4 <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_i2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800052c:	bf48      	it	mi
 800052e:	4240      	negmi	r0, r0
 8000530:	f04f 0100 	mov.w	r1, #0
 8000534:	e73e      	b.n	80003b4 <__adddf3+0x138>
 8000536:	bf00      	nop

08000538 <__aeabi_f2d>:
 8000538:	0042      	lsls	r2, r0, #1
 800053a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800053e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000542:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000546:	bf1f      	itttt	ne
 8000548:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800054c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000550:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000554:	4770      	bxne	lr
 8000556:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800055a:	bf08      	it	eq
 800055c:	4770      	bxeq	lr
 800055e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000562:	bf04      	itt	eq
 8000564:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000568:	4770      	bxeq	lr
 800056a:	b530      	push	{r4, r5, lr}
 800056c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000570:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000574:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000578:	e71c      	b.n	80003b4 <__adddf3+0x138>
 800057a:	bf00      	nop

0800057c <__aeabi_ul2d>:
 800057c:	ea50 0201 	orrs.w	r2, r0, r1
 8000580:	bf08      	it	eq
 8000582:	4770      	bxeq	lr
 8000584:	b530      	push	{r4, r5, lr}
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	e00a      	b.n	80005a2 <__aeabi_l2d+0x16>

0800058c <__aeabi_l2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800059a:	d502      	bpl.n	80005a2 <__aeabi_l2d+0x16>
 800059c:	4240      	negs	r0, r0
 800059e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005a2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005a6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005aa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ae:	f43f aed8 	beq.w	8000362 <__adddf3+0xe6>
 80005b2:	f04f 0203 	mov.w	r2, #3
 80005b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ba:	bf18      	it	ne
 80005bc:	3203      	addne	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ca:	f1c2 0320 	rsb	r3, r2, #32
 80005ce:	fa00 fc03 	lsl.w	ip, r0, r3
 80005d2:	fa20 f002 	lsr.w	r0, r0, r2
 80005d6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005da:	ea40 000e 	orr.w	r0, r0, lr
 80005de:	fa21 f102 	lsr.w	r1, r1, r2
 80005e2:	4414      	add	r4, r2
 80005e4:	e6bd      	b.n	8000362 <__adddf3+0xe6>
 80005e6:	bf00      	nop

080005e8 <__aeabi_dmul>:
 80005e8:	b570      	push	{r4, r5, r6, lr}
 80005ea:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005ee:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80005f2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005f6:	bf1d      	ittte	ne
 80005f8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005fc:	ea94 0f0c 	teqne	r4, ip
 8000600:	ea95 0f0c 	teqne	r5, ip
 8000604:	f000 f8de 	bleq	80007c4 <__aeabi_dmul+0x1dc>
 8000608:	442c      	add	r4, r5
 800060a:	ea81 0603 	eor.w	r6, r1, r3
 800060e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000612:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000616:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800061a:	bf18      	it	ne
 800061c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000620:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000624:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000628:	d038      	beq.n	800069c <__aeabi_dmul+0xb4>
 800062a:	fba0 ce02 	umull	ip, lr, r0, r2
 800062e:	f04f 0500 	mov.w	r5, #0
 8000632:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000636:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800063a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800063e:	f04f 0600 	mov.w	r6, #0
 8000642:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000646:	f09c 0f00 	teq	ip, #0
 800064a:	bf18      	it	ne
 800064c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000650:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000654:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000658:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800065c:	d204      	bcs.n	8000668 <__aeabi_dmul+0x80>
 800065e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000662:	416d      	adcs	r5, r5
 8000664:	eb46 0606 	adc.w	r6, r6, r6
 8000668:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800066c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000670:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000674:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000678:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800067c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000680:	bf88      	it	hi
 8000682:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000686:	d81e      	bhi.n	80006c6 <__aeabi_dmul+0xde>
 8000688:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800068c:	bf08      	it	eq
 800068e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000692:	f150 0000 	adcs.w	r0, r0, #0
 8000696:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006a0:	ea46 0101 	orr.w	r1, r6, r1
 80006a4:	ea40 0002 	orr.w	r0, r0, r2
 80006a8:	ea81 0103 	eor.w	r1, r1, r3
 80006ac:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b0:	bfc2      	ittt	gt
 80006b2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006b6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	popgt	{r4, r5, r6, pc}
 80006bc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006c0:	f04f 0e00 	mov.w	lr, #0
 80006c4:	3c01      	subs	r4, #1
 80006c6:	f300 80ab 	bgt.w	8000820 <__aeabi_dmul+0x238>
 80006ca:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ce:	bfde      	ittt	le
 80006d0:	2000      	movle	r0, #0
 80006d2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006d6:	bd70      	pople	{r4, r5, r6, pc}
 80006d8:	f1c4 0400 	rsb	r4, r4, #0
 80006dc:	3c20      	subs	r4, #32
 80006de:	da35      	bge.n	800074c <__aeabi_dmul+0x164>
 80006e0:	340c      	adds	r4, #12
 80006e2:	dc1b      	bgt.n	800071c <__aeabi_dmul+0x134>
 80006e4:	f104 0414 	add.w	r4, r4, #20
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f305 	lsl.w	r3, r0, r5
 80006f0:	fa20 f004 	lsr.w	r0, r0, r4
 80006f4:	fa01 f205 	lsl.w	r2, r1, r5
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000700:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000704:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000708:	fa21 f604 	lsr.w	r6, r1, r4
 800070c:	eb42 0106 	adc.w	r1, r2, r6
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f1c4 040c 	rsb	r4, r4, #12
 8000720:	f1c4 0520 	rsb	r5, r4, #32
 8000724:	fa00 f304 	lsl.w	r3, r0, r4
 8000728:	fa20 f005 	lsr.w	r0, r0, r5
 800072c:	fa01 f204 	lsl.w	r2, r1, r4
 8000730:	ea40 0002 	orr.w	r0, r0, r2
 8000734:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000738:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800073c:	f141 0100 	adc.w	r1, r1, #0
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 0520 	rsb	r5, r4, #32
 8000750:	fa00 f205 	lsl.w	r2, r0, r5
 8000754:	ea4e 0e02 	orr.w	lr, lr, r2
 8000758:	fa20 f304 	lsr.w	r3, r0, r4
 800075c:	fa01 f205 	lsl.w	r2, r1, r5
 8000760:	ea43 0302 	orr.w	r3, r3, r2
 8000764:	fa21 f004 	lsr.w	r0, r1, r4
 8000768:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800076c:	fa21 f204 	lsr.w	r2, r1, r4
 8000770:	ea20 0002 	bic.w	r0, r0, r2
 8000774:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000778:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800077c:	bf08      	it	eq
 800077e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000782:	bd70      	pop	{r4, r5, r6, pc}
 8000784:	f094 0f00 	teq	r4, #0
 8000788:	d10f      	bne.n	80007aa <__aeabi_dmul+0x1c2>
 800078a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800078e:	0040      	lsls	r0, r0, #1
 8000790:	eb41 0101 	adc.w	r1, r1, r1
 8000794:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000798:	bf08      	it	eq
 800079a:	3c01      	subeq	r4, #1
 800079c:	d0f7      	beq.n	800078e <__aeabi_dmul+0x1a6>
 800079e:	ea41 0106 	orr.w	r1, r1, r6
 80007a2:	f095 0f00 	teq	r5, #0
 80007a6:	bf18      	it	ne
 80007a8:	4770      	bxne	lr
 80007aa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ae:	0052      	lsls	r2, r2, #1
 80007b0:	eb43 0303 	adc.w	r3, r3, r3
 80007b4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3d01      	subeq	r5, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1c6>
 80007be:	ea43 0306 	orr.w	r3, r3, r6
 80007c2:	4770      	bx	lr
 80007c4:	ea94 0f0c 	teq	r4, ip
 80007c8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007cc:	bf18      	it	ne
 80007ce:	ea95 0f0c 	teqne	r5, ip
 80007d2:	d00c      	beq.n	80007ee <__aeabi_dmul+0x206>
 80007d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007d8:	bf18      	it	ne
 80007da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007de:	d1d1      	bne.n	8000784 <__aeabi_dmul+0x19c>
 80007e0:	ea81 0103 	eor.w	r1, r1, r3
 80007e4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007e8:	f04f 0000 	mov.w	r0, #0
 80007ec:	bd70      	pop	{r4, r5, r6, pc}
 80007ee:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f2:	bf06      	itte	eq
 80007f4:	4610      	moveq	r0, r2
 80007f6:	4619      	moveq	r1, r3
 80007f8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fc:	d019      	beq.n	8000832 <__aeabi_dmul+0x24a>
 80007fe:	ea94 0f0c 	teq	r4, ip
 8000802:	d102      	bne.n	800080a <__aeabi_dmul+0x222>
 8000804:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000808:	d113      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800080a:	ea95 0f0c 	teq	r5, ip
 800080e:	d105      	bne.n	800081c <__aeabi_dmul+0x234>
 8000810:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000814:	bf1c      	itt	ne
 8000816:	4610      	movne	r0, r2
 8000818:	4619      	movne	r1, r3
 800081a:	d10a      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800081c:	ea81 0103 	eor.w	r1, r1, r3
 8000820:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000824:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000828:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800082c:	f04f 0000 	mov.w	r0, #0
 8000830:	bd70      	pop	{r4, r5, r6, pc}
 8000832:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000836:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800083a:	bd70      	pop	{r4, r5, r6, pc}

0800083c <__aeabi_ddiv>:
 800083c:	b570      	push	{r4, r5, r6, lr}
 800083e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000842:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000846:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800084a:	bf1d      	ittte	ne
 800084c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000850:	ea94 0f0c 	teqne	r4, ip
 8000854:	ea95 0f0c 	teqne	r5, ip
 8000858:	f000 f8a7 	bleq	80009aa <__aeabi_ddiv+0x16e>
 800085c:	eba4 0405 	sub.w	r4, r4, r5
 8000860:	ea81 0e03 	eor.w	lr, r1, r3
 8000864:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000868:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800086c:	f000 8088 	beq.w	8000980 <__aeabi_ddiv+0x144>
 8000870:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000874:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000878:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800087c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000880:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000884:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000888:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800088c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000890:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000894:	429d      	cmp	r5, r3
 8000896:	bf08      	it	eq
 8000898:	4296      	cmpeq	r6, r2
 800089a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800089e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008a2:	d202      	bcs.n	80008aa <__aeabi_ddiv+0x6e>
 80008a4:	085b      	lsrs	r3, r3, #1
 80008a6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008aa:	1ab6      	subs	r6, r6, r2
 80008ac:	eb65 0503 	sbc.w	r5, r5, r3
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ba:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008be:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c6:	bf22      	ittt	cs
 80008c8:	1ab6      	subcs	r6, r6, r2
 80008ca:	4675      	movcs	r5, lr
 80008cc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000918:	ea55 0e06 	orrs.w	lr, r5, r6
 800091c:	d018      	beq.n	8000950 <__aeabi_ddiv+0x114>
 800091e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000922:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000926:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800092a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800092e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000932:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000936:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800093a:	d1c0      	bne.n	80008be <__aeabi_ddiv+0x82>
 800093c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000940:	d10b      	bne.n	800095a <__aeabi_ddiv+0x11e>
 8000942:	ea41 0100 	orr.w	r1, r1, r0
 8000946:	f04f 0000 	mov.w	r0, #0
 800094a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800094e:	e7b6      	b.n	80008be <__aeabi_ddiv+0x82>
 8000950:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000954:	bf04      	itt	eq
 8000956:	4301      	orreq	r1, r0
 8000958:	2000      	moveq	r0, #0
 800095a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800095e:	bf88      	it	hi
 8000960:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000964:	f63f aeaf 	bhi.w	80006c6 <__aeabi_dmul+0xde>
 8000968:	ebb5 0c03 	subs.w	ip, r5, r3
 800096c:	bf04      	itt	eq
 800096e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000972:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000976:	f150 0000 	adcs.w	r0, r0, #0
 800097a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800097e:	bd70      	pop	{r4, r5, r6, pc}
 8000980:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000984:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000988:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800098c:	bfc2      	ittt	gt
 800098e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000992:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000996:	bd70      	popgt	{r4, r5, r6, pc}
 8000998:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800099c:	f04f 0e00 	mov.w	lr, #0
 80009a0:	3c01      	subs	r4, #1
 80009a2:	e690      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009a4:	ea45 0e06 	orr.w	lr, r5, r6
 80009a8:	e68d      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009aa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ae:	ea94 0f0c 	teq	r4, ip
 80009b2:	bf08      	it	eq
 80009b4:	ea95 0f0c 	teqeq	r5, ip
 80009b8:	f43f af3b 	beq.w	8000832 <__aeabi_dmul+0x24a>
 80009bc:	ea94 0f0c 	teq	r4, ip
 80009c0:	d10a      	bne.n	80009d8 <__aeabi_ddiv+0x19c>
 80009c2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009c6:	f47f af34 	bne.w	8000832 <__aeabi_dmul+0x24a>
 80009ca:	ea95 0f0c 	teq	r5, ip
 80009ce:	f47f af25 	bne.w	800081c <__aeabi_dmul+0x234>
 80009d2:	4610      	mov	r0, r2
 80009d4:	4619      	mov	r1, r3
 80009d6:	e72c      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009d8:	ea95 0f0c 	teq	r5, ip
 80009dc:	d106      	bne.n	80009ec <__aeabi_ddiv+0x1b0>
 80009de:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009e2:	f43f aefd 	beq.w	80007e0 <__aeabi_dmul+0x1f8>
 80009e6:	4610      	mov	r0, r2
 80009e8:	4619      	mov	r1, r3
 80009ea:	e722      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009f6:	f47f aec5 	bne.w	8000784 <__aeabi_dmul+0x19c>
 80009fa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009fe:	f47f af0d 	bne.w	800081c <__aeabi_dmul+0x234>
 8000a02:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a06:	f47f aeeb 	bne.w	80007e0 <__aeabi_dmul+0x1f8>
 8000a0a:	e712      	b.n	8000832 <__aeabi_dmul+0x24a>

08000a0c <__aeabi_d2f>:
 8000a0c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a10:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000a14:	bf24      	itt	cs
 8000a16:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000a1a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000a1e:	d90d      	bls.n	8000a3c <__aeabi_d2f+0x30>
 8000a20:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000a24:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a28:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a2c:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000a30:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a34:	bf08      	it	eq
 8000a36:	f020 0001 	biceq.w	r0, r0, #1
 8000a3a:	4770      	bx	lr
 8000a3c:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000a40:	d121      	bne.n	8000a86 <__aeabi_d2f+0x7a>
 8000a42:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000a46:	bfbc      	itt	lt
 8000a48:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000a4c:	4770      	bxlt	lr
 8000a4e:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a52:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a56:	f1c2 0218 	rsb	r2, r2, #24
 8000a5a:	f1c2 0c20 	rsb	ip, r2, #32
 8000a5e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a62:	fa20 f002 	lsr.w	r0, r0, r2
 8000a66:	bf18      	it	ne
 8000a68:	f040 0001 	orrne.w	r0, r0, #1
 8000a6c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a70:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a74:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a78:	ea40 000c 	orr.w	r0, r0, ip
 8000a7c:	fa23 f302 	lsr.w	r3, r3, r2
 8000a80:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000a84:	e7cc      	b.n	8000a20 <__aeabi_d2f+0x14>
 8000a86:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000a8a:	d107      	bne.n	8000a9c <__aeabi_d2f+0x90>
 8000a8c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000a90:	bf1e      	ittt	ne
 8000a92:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000a96:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000a9a:	4770      	bxne	lr
 8000a9c:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000aa0:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000aa4:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000aa8:	4770      	bx	lr
 8000aaa:	bf00      	nop

08000aac <__aeabi_uldivmod>:
 8000aac:	b953      	cbnz	r3, 8000ac4 <__aeabi_uldivmod+0x18>
 8000aae:	b94a      	cbnz	r2, 8000ac4 <__aeabi_uldivmod+0x18>
 8000ab0:	2900      	cmp	r1, #0
 8000ab2:	bf08      	it	eq
 8000ab4:	2800      	cmpeq	r0, #0
 8000ab6:	bf1c      	itt	ne
 8000ab8:	f04f 31ff 	movne.w	r1, #4294967295
 8000abc:	f04f 30ff 	movne.w	r0, #4294967295
 8000ac0:	f000 b988 	b.w	8000dd4 <__aeabi_idiv0>
 8000ac4:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ac8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000acc:	f000 f806 	bl	8000adc <__udivmoddi4>
 8000ad0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ad4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ad8:	b004      	add	sp, #16
 8000ada:	4770      	bx	lr

08000adc <__udivmoddi4>:
 8000adc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ae0:	9d08      	ldr	r5, [sp, #32]
 8000ae2:	468e      	mov	lr, r1
 8000ae4:	4604      	mov	r4, r0
 8000ae6:	4688      	mov	r8, r1
 8000ae8:	2b00      	cmp	r3, #0
 8000aea:	d14a      	bne.n	8000b82 <__udivmoddi4+0xa6>
 8000aec:	428a      	cmp	r2, r1
 8000aee:	4617      	mov	r7, r2
 8000af0:	d962      	bls.n	8000bb8 <__udivmoddi4+0xdc>
 8000af2:	fab2 f682 	clz	r6, r2
 8000af6:	b14e      	cbz	r6, 8000b0c <__udivmoddi4+0x30>
 8000af8:	f1c6 0320 	rsb	r3, r6, #32
 8000afc:	fa01 f806 	lsl.w	r8, r1, r6
 8000b00:	fa20 f303 	lsr.w	r3, r0, r3
 8000b04:	40b7      	lsls	r7, r6
 8000b06:	ea43 0808 	orr.w	r8, r3, r8
 8000b0a:	40b4      	lsls	r4, r6
 8000b0c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000b10:	fa1f fc87 	uxth.w	ip, r7
 8000b14:	fbb8 f1fe 	udiv	r1, r8, lr
 8000b18:	0c23      	lsrs	r3, r4, #16
 8000b1a:	fb0e 8811 	mls	r8, lr, r1, r8
 8000b1e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000b22:	fb01 f20c 	mul.w	r2, r1, ip
 8000b26:	429a      	cmp	r2, r3
 8000b28:	d909      	bls.n	8000b3e <__udivmoddi4+0x62>
 8000b2a:	18fb      	adds	r3, r7, r3
 8000b2c:	f101 30ff 	add.w	r0, r1, #4294967295
 8000b30:	f080 80ea 	bcs.w	8000d08 <__udivmoddi4+0x22c>
 8000b34:	429a      	cmp	r2, r3
 8000b36:	f240 80e7 	bls.w	8000d08 <__udivmoddi4+0x22c>
 8000b3a:	3902      	subs	r1, #2
 8000b3c:	443b      	add	r3, r7
 8000b3e:	1a9a      	subs	r2, r3, r2
 8000b40:	b2a3      	uxth	r3, r4
 8000b42:	fbb2 f0fe 	udiv	r0, r2, lr
 8000b46:	fb0e 2210 	mls	r2, lr, r0, r2
 8000b4a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000b4e:	fb00 fc0c 	mul.w	ip, r0, ip
 8000b52:	459c      	cmp	ip, r3
 8000b54:	d909      	bls.n	8000b6a <__udivmoddi4+0x8e>
 8000b56:	18fb      	adds	r3, r7, r3
 8000b58:	f100 32ff 	add.w	r2, r0, #4294967295
 8000b5c:	f080 80d6 	bcs.w	8000d0c <__udivmoddi4+0x230>
 8000b60:	459c      	cmp	ip, r3
 8000b62:	f240 80d3 	bls.w	8000d0c <__udivmoddi4+0x230>
 8000b66:	443b      	add	r3, r7
 8000b68:	3802      	subs	r0, #2
 8000b6a:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000b6e:	eba3 030c 	sub.w	r3, r3, ip
 8000b72:	2100      	movs	r1, #0
 8000b74:	b11d      	cbz	r5, 8000b7e <__udivmoddi4+0xa2>
 8000b76:	40f3      	lsrs	r3, r6
 8000b78:	2200      	movs	r2, #0
 8000b7a:	e9c5 3200 	strd	r3, r2, [r5]
 8000b7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b82:	428b      	cmp	r3, r1
 8000b84:	d905      	bls.n	8000b92 <__udivmoddi4+0xb6>
 8000b86:	b10d      	cbz	r5, 8000b8c <__udivmoddi4+0xb0>
 8000b88:	e9c5 0100 	strd	r0, r1, [r5]
 8000b8c:	2100      	movs	r1, #0
 8000b8e:	4608      	mov	r0, r1
 8000b90:	e7f5      	b.n	8000b7e <__udivmoddi4+0xa2>
 8000b92:	fab3 f183 	clz	r1, r3
 8000b96:	2900      	cmp	r1, #0
 8000b98:	d146      	bne.n	8000c28 <__udivmoddi4+0x14c>
 8000b9a:	4573      	cmp	r3, lr
 8000b9c:	d302      	bcc.n	8000ba4 <__udivmoddi4+0xc8>
 8000b9e:	4282      	cmp	r2, r0
 8000ba0:	f200 8105 	bhi.w	8000dae <__udivmoddi4+0x2d2>
 8000ba4:	1a84      	subs	r4, r0, r2
 8000ba6:	eb6e 0203 	sbc.w	r2, lr, r3
 8000baa:	2001      	movs	r0, #1
 8000bac:	4690      	mov	r8, r2
 8000bae:	2d00      	cmp	r5, #0
 8000bb0:	d0e5      	beq.n	8000b7e <__udivmoddi4+0xa2>
 8000bb2:	e9c5 4800 	strd	r4, r8, [r5]
 8000bb6:	e7e2      	b.n	8000b7e <__udivmoddi4+0xa2>
 8000bb8:	2a00      	cmp	r2, #0
 8000bba:	f000 8090 	beq.w	8000cde <__udivmoddi4+0x202>
 8000bbe:	fab2 f682 	clz	r6, r2
 8000bc2:	2e00      	cmp	r6, #0
 8000bc4:	f040 80a4 	bne.w	8000d10 <__udivmoddi4+0x234>
 8000bc8:	1a8a      	subs	r2, r1, r2
 8000bca:	0c03      	lsrs	r3, r0, #16
 8000bcc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000bd0:	b280      	uxth	r0, r0
 8000bd2:	b2bc      	uxth	r4, r7
 8000bd4:	2101      	movs	r1, #1
 8000bd6:	fbb2 fcfe 	udiv	ip, r2, lr
 8000bda:	fb0e 221c 	mls	r2, lr, ip, r2
 8000bde:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000be2:	fb04 f20c 	mul.w	r2, r4, ip
 8000be6:	429a      	cmp	r2, r3
 8000be8:	d907      	bls.n	8000bfa <__udivmoddi4+0x11e>
 8000bea:	18fb      	adds	r3, r7, r3
 8000bec:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000bf0:	d202      	bcs.n	8000bf8 <__udivmoddi4+0x11c>
 8000bf2:	429a      	cmp	r2, r3
 8000bf4:	f200 80e0 	bhi.w	8000db8 <__udivmoddi4+0x2dc>
 8000bf8:	46c4      	mov	ip, r8
 8000bfa:	1a9b      	subs	r3, r3, r2
 8000bfc:	fbb3 f2fe 	udiv	r2, r3, lr
 8000c00:	fb0e 3312 	mls	r3, lr, r2, r3
 8000c04:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000c08:	fb02 f404 	mul.w	r4, r2, r4
 8000c0c:	429c      	cmp	r4, r3
 8000c0e:	d907      	bls.n	8000c20 <__udivmoddi4+0x144>
 8000c10:	18fb      	adds	r3, r7, r3
 8000c12:	f102 30ff 	add.w	r0, r2, #4294967295
 8000c16:	d202      	bcs.n	8000c1e <__udivmoddi4+0x142>
 8000c18:	429c      	cmp	r4, r3
 8000c1a:	f200 80ca 	bhi.w	8000db2 <__udivmoddi4+0x2d6>
 8000c1e:	4602      	mov	r2, r0
 8000c20:	1b1b      	subs	r3, r3, r4
 8000c22:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000c26:	e7a5      	b.n	8000b74 <__udivmoddi4+0x98>
 8000c28:	f1c1 0620 	rsb	r6, r1, #32
 8000c2c:	408b      	lsls	r3, r1
 8000c2e:	fa22 f706 	lsr.w	r7, r2, r6
 8000c32:	431f      	orrs	r7, r3
 8000c34:	fa0e f401 	lsl.w	r4, lr, r1
 8000c38:	fa20 f306 	lsr.w	r3, r0, r6
 8000c3c:	fa2e fe06 	lsr.w	lr, lr, r6
 8000c40:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000c44:	4323      	orrs	r3, r4
 8000c46:	fa00 f801 	lsl.w	r8, r0, r1
 8000c4a:	fa1f fc87 	uxth.w	ip, r7
 8000c4e:	fbbe f0f9 	udiv	r0, lr, r9
 8000c52:	0c1c      	lsrs	r4, r3, #16
 8000c54:	fb09 ee10 	mls	lr, r9, r0, lr
 8000c58:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000c5c:	fb00 fe0c 	mul.w	lr, r0, ip
 8000c60:	45a6      	cmp	lr, r4
 8000c62:	fa02 f201 	lsl.w	r2, r2, r1
 8000c66:	d909      	bls.n	8000c7c <__udivmoddi4+0x1a0>
 8000c68:	193c      	adds	r4, r7, r4
 8000c6a:	f100 3aff 	add.w	sl, r0, #4294967295
 8000c6e:	f080 809c 	bcs.w	8000daa <__udivmoddi4+0x2ce>
 8000c72:	45a6      	cmp	lr, r4
 8000c74:	f240 8099 	bls.w	8000daa <__udivmoddi4+0x2ce>
 8000c78:	3802      	subs	r0, #2
 8000c7a:	443c      	add	r4, r7
 8000c7c:	eba4 040e 	sub.w	r4, r4, lr
 8000c80:	fa1f fe83 	uxth.w	lr, r3
 8000c84:	fbb4 f3f9 	udiv	r3, r4, r9
 8000c88:	fb09 4413 	mls	r4, r9, r3, r4
 8000c8c:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000c90:	fb03 fc0c 	mul.w	ip, r3, ip
 8000c94:	45a4      	cmp	ip, r4
 8000c96:	d908      	bls.n	8000caa <__udivmoddi4+0x1ce>
 8000c98:	193c      	adds	r4, r7, r4
 8000c9a:	f103 3eff 	add.w	lr, r3, #4294967295
 8000c9e:	f080 8082 	bcs.w	8000da6 <__udivmoddi4+0x2ca>
 8000ca2:	45a4      	cmp	ip, r4
 8000ca4:	d97f      	bls.n	8000da6 <__udivmoddi4+0x2ca>
 8000ca6:	3b02      	subs	r3, #2
 8000ca8:	443c      	add	r4, r7
 8000caa:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000cae:	eba4 040c 	sub.w	r4, r4, ip
 8000cb2:	fba0 ec02 	umull	lr, ip, r0, r2
 8000cb6:	4564      	cmp	r4, ip
 8000cb8:	4673      	mov	r3, lr
 8000cba:	46e1      	mov	r9, ip
 8000cbc:	d362      	bcc.n	8000d84 <__udivmoddi4+0x2a8>
 8000cbe:	d05f      	beq.n	8000d80 <__udivmoddi4+0x2a4>
 8000cc0:	b15d      	cbz	r5, 8000cda <__udivmoddi4+0x1fe>
 8000cc2:	ebb8 0203 	subs.w	r2, r8, r3
 8000cc6:	eb64 0409 	sbc.w	r4, r4, r9
 8000cca:	fa04 f606 	lsl.w	r6, r4, r6
 8000cce:	fa22 f301 	lsr.w	r3, r2, r1
 8000cd2:	431e      	orrs	r6, r3
 8000cd4:	40cc      	lsrs	r4, r1
 8000cd6:	e9c5 6400 	strd	r6, r4, [r5]
 8000cda:	2100      	movs	r1, #0
 8000cdc:	e74f      	b.n	8000b7e <__udivmoddi4+0xa2>
 8000cde:	fbb1 fcf2 	udiv	ip, r1, r2
 8000ce2:	0c01      	lsrs	r1, r0, #16
 8000ce4:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000ce8:	b280      	uxth	r0, r0
 8000cea:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000cee:	463b      	mov	r3, r7
 8000cf0:	4638      	mov	r0, r7
 8000cf2:	463c      	mov	r4, r7
 8000cf4:	46b8      	mov	r8, r7
 8000cf6:	46be      	mov	lr, r7
 8000cf8:	2620      	movs	r6, #32
 8000cfa:	fbb1 f1f7 	udiv	r1, r1, r7
 8000cfe:	eba2 0208 	sub.w	r2, r2, r8
 8000d02:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000d06:	e766      	b.n	8000bd6 <__udivmoddi4+0xfa>
 8000d08:	4601      	mov	r1, r0
 8000d0a:	e718      	b.n	8000b3e <__udivmoddi4+0x62>
 8000d0c:	4610      	mov	r0, r2
 8000d0e:	e72c      	b.n	8000b6a <__udivmoddi4+0x8e>
 8000d10:	f1c6 0220 	rsb	r2, r6, #32
 8000d14:	fa2e f302 	lsr.w	r3, lr, r2
 8000d18:	40b7      	lsls	r7, r6
 8000d1a:	40b1      	lsls	r1, r6
 8000d1c:	fa20 f202 	lsr.w	r2, r0, r2
 8000d20:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d24:	430a      	orrs	r2, r1
 8000d26:	fbb3 f8fe 	udiv	r8, r3, lr
 8000d2a:	b2bc      	uxth	r4, r7
 8000d2c:	fb0e 3318 	mls	r3, lr, r8, r3
 8000d30:	0c11      	lsrs	r1, r2, #16
 8000d32:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d36:	fb08 f904 	mul.w	r9, r8, r4
 8000d3a:	40b0      	lsls	r0, r6
 8000d3c:	4589      	cmp	r9, r1
 8000d3e:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000d42:	b280      	uxth	r0, r0
 8000d44:	d93e      	bls.n	8000dc4 <__udivmoddi4+0x2e8>
 8000d46:	1879      	adds	r1, r7, r1
 8000d48:	f108 3cff 	add.w	ip, r8, #4294967295
 8000d4c:	d201      	bcs.n	8000d52 <__udivmoddi4+0x276>
 8000d4e:	4589      	cmp	r9, r1
 8000d50:	d81f      	bhi.n	8000d92 <__udivmoddi4+0x2b6>
 8000d52:	eba1 0109 	sub.w	r1, r1, r9
 8000d56:	fbb1 f9fe 	udiv	r9, r1, lr
 8000d5a:	fb09 f804 	mul.w	r8, r9, r4
 8000d5e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000d62:	b292      	uxth	r2, r2
 8000d64:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000d68:	4542      	cmp	r2, r8
 8000d6a:	d229      	bcs.n	8000dc0 <__udivmoddi4+0x2e4>
 8000d6c:	18ba      	adds	r2, r7, r2
 8000d6e:	f109 31ff 	add.w	r1, r9, #4294967295
 8000d72:	d2c4      	bcs.n	8000cfe <__udivmoddi4+0x222>
 8000d74:	4542      	cmp	r2, r8
 8000d76:	d2c2      	bcs.n	8000cfe <__udivmoddi4+0x222>
 8000d78:	f1a9 0102 	sub.w	r1, r9, #2
 8000d7c:	443a      	add	r2, r7
 8000d7e:	e7be      	b.n	8000cfe <__udivmoddi4+0x222>
 8000d80:	45f0      	cmp	r8, lr
 8000d82:	d29d      	bcs.n	8000cc0 <__udivmoddi4+0x1e4>
 8000d84:	ebbe 0302 	subs.w	r3, lr, r2
 8000d88:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000d8c:	3801      	subs	r0, #1
 8000d8e:	46e1      	mov	r9, ip
 8000d90:	e796      	b.n	8000cc0 <__udivmoddi4+0x1e4>
 8000d92:	eba7 0909 	sub.w	r9, r7, r9
 8000d96:	4449      	add	r1, r9
 8000d98:	f1a8 0c02 	sub.w	ip, r8, #2
 8000d9c:	fbb1 f9fe 	udiv	r9, r1, lr
 8000da0:	fb09 f804 	mul.w	r8, r9, r4
 8000da4:	e7db      	b.n	8000d5e <__udivmoddi4+0x282>
 8000da6:	4673      	mov	r3, lr
 8000da8:	e77f      	b.n	8000caa <__udivmoddi4+0x1ce>
 8000daa:	4650      	mov	r0, sl
 8000dac:	e766      	b.n	8000c7c <__udivmoddi4+0x1a0>
 8000dae:	4608      	mov	r0, r1
 8000db0:	e6fd      	b.n	8000bae <__udivmoddi4+0xd2>
 8000db2:	443b      	add	r3, r7
 8000db4:	3a02      	subs	r2, #2
 8000db6:	e733      	b.n	8000c20 <__udivmoddi4+0x144>
 8000db8:	f1ac 0c02 	sub.w	ip, ip, #2
 8000dbc:	443b      	add	r3, r7
 8000dbe:	e71c      	b.n	8000bfa <__udivmoddi4+0x11e>
 8000dc0:	4649      	mov	r1, r9
 8000dc2:	e79c      	b.n	8000cfe <__udivmoddi4+0x222>
 8000dc4:	eba1 0109 	sub.w	r1, r1, r9
 8000dc8:	46c4      	mov	ip, r8
 8000dca:	fbb1 f9fe 	udiv	r9, r1, lr
 8000dce:	fb09 f804 	mul.w	r8, r9, r4
 8000dd2:	e7c4      	b.n	8000d5e <__udivmoddi4+0x282>

08000dd4 <__aeabi_idiv0>:
 8000dd4:	4770      	bx	lr
 8000dd6:	bf00      	nop

08000dd8 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000dd8:	b580      	push	{r7, lr}
 8000dda:	b084      	sub	sp, #16
 8000ddc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000dde:	463b      	mov	r3, r7
 8000de0:	2200      	movs	r2, #0
 8000de2:	601a      	str	r2, [r3, #0]
 8000de4:	605a      	str	r2, [r3, #4]
 8000de6:	609a      	str	r2, [r3, #8]
 8000de8:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000dea:	4b3d      	ldr	r3, [pc, #244]	@ (8000ee0 <MX_ADC1_Init+0x108>)
 8000dec:	4a3d      	ldr	r2, [pc, #244]	@ (8000ee4 <MX_ADC1_Init+0x10c>)
 8000dee:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000df0:	4b3b      	ldr	r3, [pc, #236]	@ (8000ee0 <MX_ADC1_Init+0x108>)
 8000df2:	2200      	movs	r2, #0
 8000df4:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000df6:	4b3a      	ldr	r3, [pc, #232]	@ (8000ee0 <MX_ADC1_Init+0x108>)
 8000df8:	2200      	movs	r2, #0
 8000dfa:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8000dfc:	4b38      	ldr	r3, [pc, #224]	@ (8000ee0 <MX_ADC1_Init+0x108>)
 8000dfe:	2201      	movs	r2, #1
 8000e00:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000e02:	4b37      	ldr	r3, [pc, #220]	@ (8000ee0 <MX_ADC1_Init+0x108>)
 8000e04:	2200      	movs	r2, #0
 8000e06:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000e08:	4b35      	ldr	r3, [pc, #212]	@ (8000ee0 <MX_ADC1_Init+0x108>)
 8000e0a:	2200      	movs	r2, #0
 8000e0c:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000e10:	4b33      	ldr	r3, [pc, #204]	@ (8000ee0 <MX_ADC1_Init+0x108>)
 8000e12:	2200      	movs	r2, #0
 8000e14:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000e16:	4b32      	ldr	r3, [pc, #200]	@ (8000ee0 <MX_ADC1_Init+0x108>)
 8000e18:	4a33      	ldr	r2, [pc, #204]	@ (8000ee8 <MX_ADC1_Init+0x110>)
 8000e1a:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000e1c:	4b30      	ldr	r3, [pc, #192]	@ (8000ee0 <MX_ADC1_Init+0x108>)
 8000e1e:	2200      	movs	r2, #0
 8000e20:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 5;
 8000e22:	4b2f      	ldr	r3, [pc, #188]	@ (8000ee0 <MX_ADC1_Init+0x108>)
 8000e24:	2205      	movs	r2, #5
 8000e26:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000e28:	4b2d      	ldr	r3, [pc, #180]	@ (8000ee0 <MX_ADC1_Init+0x108>)
 8000e2a:	2200      	movs	r2, #0
 8000e2c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000e30:	4b2b      	ldr	r3, [pc, #172]	@ (8000ee0 <MX_ADC1_Init+0x108>)
 8000e32:	2201      	movs	r2, #1
 8000e34:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000e36:	482a      	ldr	r0, [pc, #168]	@ (8000ee0 <MX_ADC1_Init+0x108>)
 8000e38:	f002 fdb0 	bl	800399c <HAL_ADC_Init>
 8000e3c:	4603      	mov	r3, r0
 8000e3e:	2b00      	cmp	r3, #0
 8000e40:	d001      	beq.n	8000e46 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8000e42:	f002 f84b 	bl	8002edc <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8000e46:	2308      	movs	r3, #8
 8000e48:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000e4a:	2301      	movs	r3, #1
 8000e4c:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000e4e:	2300      	movs	r3, #0
 8000e50:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000e52:	463b      	mov	r3, r7
 8000e54:	4619      	mov	r1, r3
 8000e56:	4822      	ldr	r0, [pc, #136]	@ (8000ee0 <MX_ADC1_Init+0x108>)
 8000e58:	f002 ff12 	bl	8003c80 <HAL_ADC_ConfigChannel>
 8000e5c:	4603      	mov	r3, r0
 8000e5e:	2b00      	cmp	r3, #0
 8000e60:	d001      	beq.n	8000e66 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8000e62:	f002 f83b 	bl	8002edc <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8000e66:	2309      	movs	r3, #9
 8000e68:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8000e6a:	2302      	movs	r3, #2
 8000e6c:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000e6e:	463b      	mov	r3, r7
 8000e70:	4619      	mov	r1, r3
 8000e72:	481b      	ldr	r0, [pc, #108]	@ (8000ee0 <MX_ADC1_Init+0x108>)
 8000e74:	f002 ff04 	bl	8003c80 <HAL_ADC_ConfigChannel>
 8000e78:	4603      	mov	r3, r0
 8000e7a:	2b00      	cmp	r3, #0
 8000e7c:	d001      	beq.n	8000e82 <MX_ADC1_Init+0xaa>
  {
    Error_Handler();
 8000e7e:	f002 f82d 	bl	8002edc <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8000e82:	230a      	movs	r3, #10
 8000e84:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 8000e86:	2303      	movs	r3, #3
 8000e88:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000e8a:	463b      	mov	r3, r7
 8000e8c:	4619      	mov	r1, r3
 8000e8e:	4814      	ldr	r0, [pc, #80]	@ (8000ee0 <MX_ADC1_Init+0x108>)
 8000e90:	f002 fef6 	bl	8003c80 <HAL_ADC_ConfigChannel>
 8000e94:	4603      	mov	r3, r0
 8000e96:	2b00      	cmp	r3, #0
 8000e98:	d001      	beq.n	8000e9e <MX_ADC1_Init+0xc6>
  {
    Error_Handler();
 8000e9a:	f002 f81f 	bl	8002edc <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8000e9e:	230b      	movs	r3, #11
 8000ea0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 8000ea2:	2304      	movs	r3, #4
 8000ea4:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000ea6:	463b      	mov	r3, r7
 8000ea8:	4619      	mov	r1, r3
 8000eaa:	480d      	ldr	r0, [pc, #52]	@ (8000ee0 <MX_ADC1_Init+0x108>)
 8000eac:	f002 fee8 	bl	8003c80 <HAL_ADC_ConfigChannel>
 8000eb0:	4603      	mov	r3, r0
 8000eb2:	2b00      	cmp	r3, #0
 8000eb4:	d001      	beq.n	8000eba <MX_ADC1_Init+0xe2>
  {
    Error_Handler();
 8000eb6:	f002 f811 	bl	8002edc <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8000eba:	230c      	movs	r3, #12
 8000ebc:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 5;
 8000ebe:	2305      	movs	r3, #5
 8000ec0:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000ec2:	463b      	mov	r3, r7
 8000ec4:	4619      	mov	r1, r3
 8000ec6:	4806      	ldr	r0, [pc, #24]	@ (8000ee0 <MX_ADC1_Init+0x108>)
 8000ec8:	f002 feda 	bl	8003c80 <HAL_ADC_ConfigChannel>
 8000ecc:	4603      	mov	r3, r0
 8000ece:	2b00      	cmp	r3, #0
 8000ed0:	d001      	beq.n	8000ed6 <MX_ADC1_Init+0xfe>
  {
    Error_Handler();
 8000ed2:	f002 f803 	bl	8002edc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000ed6:	bf00      	nop
 8000ed8:	3710      	adds	r7, #16
 8000eda:	46bd      	mov	sp, r7
 8000edc:	bd80      	pop	{r7, pc}
 8000ede:	bf00      	nop
 8000ee0:	20000080 	.word	0x20000080
 8000ee4:	40012000 	.word	0x40012000
 8000ee8:	0f000001 	.word	0x0f000001

08000eec <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000eec:	b580      	push	{r7, lr}
 8000eee:	b08a      	sub	sp, #40	@ 0x28
 8000ef0:	af00      	add	r7, sp, #0
 8000ef2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ef4:	f107 0314 	add.w	r3, r7, #20
 8000ef8:	2200      	movs	r2, #0
 8000efa:	601a      	str	r2, [r3, #0]
 8000efc:	605a      	str	r2, [r3, #4]
 8000efe:	609a      	str	r2, [r3, #8]
 8000f00:	60da      	str	r2, [r3, #12]
 8000f02:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	681b      	ldr	r3, [r3, #0]
 8000f08:	4a3c      	ldr	r2, [pc, #240]	@ (8000ffc <HAL_ADC_MspInit+0x110>)
 8000f0a:	4293      	cmp	r3, r2
 8000f0c:	d171      	bne.n	8000ff2 <HAL_ADC_MspInit+0x106>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000f0e:	2300      	movs	r3, #0
 8000f10:	613b      	str	r3, [r7, #16]
 8000f12:	4b3b      	ldr	r3, [pc, #236]	@ (8001000 <HAL_ADC_MspInit+0x114>)
 8000f14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f16:	4a3a      	ldr	r2, [pc, #232]	@ (8001000 <HAL_ADC_MspInit+0x114>)
 8000f18:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000f1c:	6453      	str	r3, [r2, #68]	@ 0x44
 8000f1e:	4b38      	ldr	r3, [pc, #224]	@ (8001000 <HAL_ADC_MspInit+0x114>)
 8000f20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f22:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000f26:	613b      	str	r3, [r7, #16]
 8000f28:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f2a:	2300      	movs	r3, #0
 8000f2c:	60fb      	str	r3, [r7, #12]
 8000f2e:	4b34      	ldr	r3, [pc, #208]	@ (8001000 <HAL_ADC_MspInit+0x114>)
 8000f30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f32:	4a33      	ldr	r2, [pc, #204]	@ (8001000 <HAL_ADC_MspInit+0x114>)
 8000f34:	f043 0304 	orr.w	r3, r3, #4
 8000f38:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f3a:	4b31      	ldr	r3, [pc, #196]	@ (8001000 <HAL_ADC_MspInit+0x114>)
 8000f3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f3e:	f003 0304 	and.w	r3, r3, #4
 8000f42:	60fb      	str	r3, [r7, #12]
 8000f44:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f46:	2300      	movs	r3, #0
 8000f48:	60bb      	str	r3, [r7, #8]
 8000f4a:	4b2d      	ldr	r3, [pc, #180]	@ (8001000 <HAL_ADC_MspInit+0x114>)
 8000f4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f4e:	4a2c      	ldr	r2, [pc, #176]	@ (8001000 <HAL_ADC_MspInit+0x114>)
 8000f50:	f043 0302 	orr.w	r3, r3, #2
 8000f54:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f56:	4b2a      	ldr	r3, [pc, #168]	@ (8001000 <HAL_ADC_MspInit+0x114>)
 8000f58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f5a:	f003 0302 	and.w	r3, r3, #2
 8000f5e:	60bb      	str	r3, [r7, #8]
 8000f60:	68bb      	ldr	r3, [r7, #8]
    PC1     ------> ADC1_IN11
    PC2     ------> ADC1_IN12
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 8000f62:	2307      	movs	r3, #7
 8000f64:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000f66:	2303      	movs	r3, #3
 8000f68:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f6a:	2300      	movs	r3, #0
 8000f6c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f6e:	f107 0314 	add.w	r3, r7, #20
 8000f72:	4619      	mov	r1, r3
 8000f74:	4823      	ldr	r0, [pc, #140]	@ (8001004 <HAL_ADC_MspInit+0x118>)
 8000f76:	f003 fe37 	bl	8004be8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000f7a:	2303      	movs	r3, #3
 8000f7c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000f7e:	2303      	movs	r3, #3
 8000f80:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f82:	2300      	movs	r3, #0
 8000f84:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f86:	f107 0314 	add.w	r3, r7, #20
 8000f8a:	4619      	mov	r1, r3
 8000f8c:	481e      	ldr	r0, [pc, #120]	@ (8001008 <HAL_ADC_MspInit+0x11c>)
 8000f8e:	f003 fe2b 	bl	8004be8 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8000f92:	4b1e      	ldr	r3, [pc, #120]	@ (800100c <HAL_ADC_MspInit+0x120>)
 8000f94:	4a1e      	ldr	r2, [pc, #120]	@ (8001010 <HAL_ADC_MspInit+0x124>)
 8000f96:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8000f98:	4b1c      	ldr	r3, [pc, #112]	@ (800100c <HAL_ADC_MspInit+0x120>)
 8000f9a:	2200      	movs	r2, #0
 8000f9c:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000f9e:	4b1b      	ldr	r3, [pc, #108]	@ (800100c <HAL_ADC_MspInit+0x120>)
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000fa4:	4b19      	ldr	r3, [pc, #100]	@ (800100c <HAL_ADC_MspInit+0x120>)
 8000fa6:	2200      	movs	r2, #0
 8000fa8:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000faa:	4b18      	ldr	r3, [pc, #96]	@ (800100c <HAL_ADC_MspInit+0x120>)
 8000fac:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000fb0:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000fb2:	4b16      	ldr	r3, [pc, #88]	@ (800100c <HAL_ADC_MspInit+0x120>)
 8000fb4:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000fb8:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000fba:	4b14      	ldr	r3, [pc, #80]	@ (800100c <HAL_ADC_MspInit+0x120>)
 8000fbc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000fc0:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000fc2:	4b12      	ldr	r3, [pc, #72]	@ (800100c <HAL_ADC_MspInit+0x120>)
 8000fc4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000fc8:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000fca:	4b10      	ldr	r3, [pc, #64]	@ (800100c <HAL_ADC_MspInit+0x120>)
 8000fcc:	2200      	movs	r2, #0
 8000fce:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000fd0:	4b0e      	ldr	r3, [pc, #56]	@ (800100c <HAL_ADC_MspInit+0x120>)
 8000fd2:	2200      	movs	r2, #0
 8000fd4:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000fd6:	480d      	ldr	r0, [pc, #52]	@ (800100c <HAL_ADC_MspInit+0x120>)
 8000fd8:	f003 fa04 	bl	80043e4 <HAL_DMA_Init>
 8000fdc:	4603      	mov	r3, r0
 8000fde:	2b00      	cmp	r3, #0
 8000fe0:	d001      	beq.n	8000fe6 <HAL_ADC_MspInit+0xfa>
    {
      Error_Handler();
 8000fe2:	f001 ff7b 	bl	8002edc <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	4a08      	ldr	r2, [pc, #32]	@ (800100c <HAL_ADC_MspInit+0x120>)
 8000fea:	639a      	str	r2, [r3, #56]	@ 0x38
 8000fec:	4a07      	ldr	r2, [pc, #28]	@ (800100c <HAL_ADC_MspInit+0x120>)
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	6393      	str	r3, [r2, #56]	@ 0x38

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000ff2:	bf00      	nop
 8000ff4:	3728      	adds	r7, #40	@ 0x28
 8000ff6:	46bd      	mov	sp, r7
 8000ff8:	bd80      	pop	{r7, pc}
 8000ffa:	bf00      	nop
 8000ffc:	40012000 	.word	0x40012000
 8001000:	40023800 	.word	0x40023800
 8001004:	40020800 	.word	0x40020800
 8001008:	40020400 	.word	0x40020400
 800100c:	200000c8 	.word	0x200000c8
 8001010:	40026410 	.word	0x40026410

08001014 <button_init>:
#include "button.h"

uint16_t button_count[16];
uint16_t spi_button = 0x0000;

void button_init(){
 8001014:	b580      	push	{r7, lr}
 8001016:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, 1);
 8001018:	2201      	movs	r2, #1
 800101a:	2108      	movs	r1, #8
 800101c:	4802      	ldr	r0, [pc, #8]	@ (8001028 <button_init+0x14>)
 800101e:	f003 ff7f 	bl	8004f20 <HAL_GPIO_WritePin>
}
 8001022:	bf00      	nop
 8001024:	bd80      	pop	{r7, pc}
 8001026:	bf00      	nop
 8001028:	40020c00 	.word	0x40020c00

0800102c <button_Scan>:

void button_Scan(){
 800102c:	b580      	push	{r7, lr}
 800102e:	b084      	sub	sp, #16
 8001030:	af00      	add	r7, sp, #0
	  HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, 0);
 8001032:	2200      	movs	r2, #0
 8001034:	2108      	movs	r1, #8
 8001036:	482f      	ldr	r0, [pc, #188]	@ (80010f4 <button_Scan+0xc8>)
 8001038:	f003 ff72 	bl	8004f20 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, 1);
 800103c:	2201      	movs	r2, #1
 800103e:	2108      	movs	r1, #8
 8001040:	482c      	ldr	r0, [pc, #176]	@ (80010f4 <button_Scan+0xc8>)
 8001042:	f003 ff6d 	bl	8004f20 <HAL_GPIO_WritePin>
	  HAL_SPI_Receive(&hspi1, (void*)&spi_button, 2, 10);
 8001046:	230a      	movs	r3, #10
 8001048:	2202      	movs	r2, #2
 800104a:	492b      	ldr	r1, [pc, #172]	@ (80010f8 <button_Scan+0xcc>)
 800104c:	482b      	ldr	r0, [pc, #172]	@ (80010fc <button_Scan+0xd0>)
 800104e:	f005 fa54 	bl	80064fa <HAL_SPI_Receive>
	  int button_index = 0;
 8001052:	2300      	movs	r3, #0
 8001054:	60fb      	str	r3, [r7, #12]
	  uint16_t mask = 0x8000;
 8001056:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800105a:	817b      	strh	r3, [r7, #10]
	  for(int i = 0; i < 16; i++){
 800105c:	2300      	movs	r3, #0
 800105e:	607b      	str	r3, [r7, #4]
 8001060:	e03f      	b.n	80010e2 <button_Scan+0xb6>
		  if(i >= 0 && i <= 3){
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	2b00      	cmp	r3, #0
 8001066:	db06      	blt.n	8001076 <button_Scan+0x4a>
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	2b03      	cmp	r3, #3
 800106c:	dc03      	bgt.n	8001076 <button_Scan+0x4a>
			  button_index = i + 4; // do theo schematic th spi gi ko ging nh button trn mch
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	3304      	adds	r3, #4
 8001072:	60fb      	str	r3, [r7, #12]
 8001074:	e018      	b.n	80010a8 <button_Scan+0x7c>
		  } else if (i >= 4 && i <= 7){  //-> cn convert li cho n ng vi th t mnh mn
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	2b03      	cmp	r3, #3
 800107a:	dd07      	ble.n	800108c <button_Scan+0x60>
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	2b07      	cmp	r3, #7
 8001080:	dc04      	bgt.n	800108c <button_Scan+0x60>
			  button_index = 7 - i;
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	f1c3 0307 	rsb	r3, r3, #7
 8001088:	60fb      	str	r3, [r7, #12]
 800108a:	e00d      	b.n	80010a8 <button_Scan+0x7c>
		  } else if (i >= 8 && i <= 11){
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	2b07      	cmp	r3, #7
 8001090:	dd06      	ble.n	80010a0 <button_Scan+0x74>
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	2b0b      	cmp	r3, #11
 8001096:	dc03      	bgt.n	80010a0 <button_Scan+0x74>
			  button_index = i + 4;
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	3304      	adds	r3, #4
 800109c:	60fb      	str	r3, [r7, #12]
 800109e:	e003      	b.n	80010a8 <button_Scan+0x7c>
		  } else {
			  button_index = 23 - i;
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	f1c3 0317 	rsb	r3, r3, #23
 80010a6:	60fb      	str	r3, [r7, #12]
		  }
		  if(spi_button & mask) button_count[button_index] = 0;
 80010a8:	4b13      	ldr	r3, [pc, #76]	@ (80010f8 <button_Scan+0xcc>)
 80010aa:	881a      	ldrh	r2, [r3, #0]
 80010ac:	897b      	ldrh	r3, [r7, #10]
 80010ae:	4013      	ands	r3, r2
 80010b0:	b29b      	uxth	r3, r3
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	d005      	beq.n	80010c2 <button_Scan+0x96>
 80010b6:	4a12      	ldr	r2, [pc, #72]	@ (8001100 <button_Scan+0xd4>)
 80010b8:	68fb      	ldr	r3, [r7, #12]
 80010ba:	2100      	movs	r1, #0
 80010bc:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 80010c0:	e009      	b.n	80010d6 <button_Scan+0xaa>
		  else button_count[button_index]++;
 80010c2:	4a0f      	ldr	r2, [pc, #60]	@ (8001100 <button_Scan+0xd4>)
 80010c4:	68fb      	ldr	r3, [r7, #12]
 80010c6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80010ca:	3301      	adds	r3, #1
 80010cc:	b299      	uxth	r1, r3
 80010ce:	4a0c      	ldr	r2, [pc, #48]	@ (8001100 <button_Scan+0xd4>)
 80010d0:	68fb      	ldr	r3, [r7, #12]
 80010d2:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
//		  if(spi_button & mask) button_count[i] = 0;
//		  else button_count[i]++;
		  mask = mask >> 1;
 80010d6:	897b      	ldrh	r3, [r7, #10]
 80010d8:	085b      	lsrs	r3, r3, #1
 80010da:	817b      	strh	r3, [r7, #10]
	  for(int i = 0; i < 16; i++){
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	3301      	adds	r3, #1
 80010e0:	607b      	str	r3, [r7, #4]
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	2b0f      	cmp	r3, #15
 80010e6:	ddbc      	ble.n	8001062 <button_Scan+0x36>
	  }
}
 80010e8:	bf00      	nop
 80010ea:	bf00      	nop
 80010ec:	3710      	adds	r7, #16
 80010ee:	46bd      	mov	sp, r7
 80010f0:	bd80      	pop	{r7, pc}
 80010f2:	bf00      	nop
 80010f4:	40020c00 	.word	0x40020c00
 80010f8:	20000148 	.word	0x20000148
 80010fc:	20000414 	.word	0x20000414
 8001100:	20000128 	.word	0x20000128

08001104 <buzzer_init>:

#include "buzzer.h"

uint8_t duty_cycle = 0;

void buzzer_init(){
 8001104:	b580      	push	{r7, lr}
 8001106:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start(&htim13, TIM_CHANNEL_1);
 8001108:	2100      	movs	r1, #0
 800110a:	4802      	ldr	r0, [pc, #8]	@ (8001114 <buzzer_init+0x10>)
 800110c:	f005 ff36 	bl	8006f7c <HAL_TIM_PWM_Start>
}
 8001110:	bf00      	nop
 8001112:	bd80      	pop	{r7, pc}
 8001114:	200004b8 	.word	0x200004b8

08001118 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001118:	b580      	push	{r7, lr}
 800111a:	b082      	sub	sp, #8
 800111c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800111e:	2300      	movs	r3, #0
 8001120:	607b      	str	r3, [r7, #4]
 8001122:	4b0c      	ldr	r3, [pc, #48]	@ (8001154 <MX_DMA_Init+0x3c>)
 8001124:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001126:	4a0b      	ldr	r2, [pc, #44]	@ (8001154 <MX_DMA_Init+0x3c>)
 8001128:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800112c:	6313      	str	r3, [r2, #48]	@ 0x30
 800112e:	4b09      	ldr	r3, [pc, #36]	@ (8001154 <MX_DMA_Init+0x3c>)
 8001130:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001132:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001136:	607b      	str	r3, [r7, #4]
 8001138:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 800113a:	2200      	movs	r2, #0
 800113c:	2100      	movs	r1, #0
 800113e:	2038      	movs	r0, #56	@ 0x38
 8001140:	f003 f919 	bl	8004376 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001144:	2038      	movs	r0, #56	@ 0x38
 8001146:	f003 f932 	bl	80043ae <HAL_NVIC_EnableIRQ>

}
 800114a:	bf00      	nop
 800114c:	3708      	adds	r7, #8
 800114e:	46bd      	mov	sp, r7
 8001150:	bd80      	pop	{r7, pc}
 8001152:	bf00      	nop
 8001154:	40023800 	.word	0x40023800

08001158 <ds3231_init>:
uint8_t ds3231_date;
uint8_t ds3231_day;
uint8_t ds3231_month;
uint8_t ds3231_year;

void ds3231_init(){
 8001158:	b580      	push	{r7, lr}
 800115a:	af00      	add	r7, sp, #0
	ds3231_buffer[0] = DEC2BCD(30); //second
 800115c:	201e      	movs	r0, #30
 800115e:	f002 fb37 	bl	80037d0 <DEC2BCD>
 8001162:	4603      	mov	r3, r0
 8001164:	461a      	mov	r2, r3
 8001166:	4b17      	ldr	r3, [pc, #92]	@ (80011c4 <ds3231_init+0x6c>)
 8001168:	701a      	strb	r2, [r3, #0]
	ds3231_buffer[1] = DEC2BCD(22); //minute
 800116a:	2016      	movs	r0, #22
 800116c:	f002 fb30 	bl	80037d0 <DEC2BCD>
 8001170:	4603      	mov	r3, r0
 8001172:	461a      	mov	r2, r3
 8001174:	4b13      	ldr	r3, [pc, #76]	@ (80011c4 <ds3231_init+0x6c>)
 8001176:	705a      	strb	r2, [r3, #1]
	ds3231_buffer[2] = DEC2BCD(21); //hour
 8001178:	2015      	movs	r0, #21
 800117a:	f002 fb29 	bl	80037d0 <DEC2BCD>
 800117e:	4603      	mov	r3, r0
 8001180:	461a      	mov	r2, r3
 8001182:	4b10      	ldr	r3, [pc, #64]	@ (80011c4 <ds3231_init+0x6c>)
 8001184:	709a      	strb	r2, [r3, #2]
	ds3231_buffer[3] = DEC2BCD(6);  //day
 8001186:	2006      	movs	r0, #6
 8001188:	f002 fb22 	bl	80037d0 <DEC2BCD>
 800118c:	4603      	mov	r3, r0
 800118e:	461a      	mov	r2, r3
 8001190:	4b0c      	ldr	r3, [pc, #48]	@ (80011c4 <ds3231_init+0x6c>)
 8001192:	70da      	strb	r2, [r3, #3]
	ds3231_buffer[4] = DEC2BCD(15); //date
 8001194:	200f      	movs	r0, #15
 8001196:	f002 fb1b 	bl	80037d0 <DEC2BCD>
 800119a:	4603      	mov	r3, r0
 800119c:	461a      	mov	r2, r3
 800119e:	4b09      	ldr	r3, [pc, #36]	@ (80011c4 <ds3231_init+0x6c>)
 80011a0:	711a      	strb	r2, [r3, #4]
	ds3231_buffer[5] = DEC2BCD(9);  //month
 80011a2:	2009      	movs	r0, #9
 80011a4:	f002 fb14 	bl	80037d0 <DEC2BCD>
 80011a8:	4603      	mov	r3, r0
 80011aa:	461a      	mov	r2, r3
 80011ac:	4b05      	ldr	r3, [pc, #20]	@ (80011c4 <ds3231_init+0x6c>)
 80011ae:	715a      	strb	r2, [r3, #5]
	ds3231_buffer[6] = DEC2BCD(23); //year
 80011b0:	2017      	movs	r0, #23
 80011b2:	f002 fb0d 	bl	80037d0 <DEC2BCD>
 80011b6:	4603      	mov	r3, r0
 80011b8:	461a      	mov	r2, r3
 80011ba:	4b02      	ldr	r3, [pc, #8]	@ (80011c4 <ds3231_init+0x6c>)
 80011bc:	719a      	strb	r2, [r3, #6]
}
 80011be:	bf00      	nop
 80011c0:	bd80      	pop	{r7, pc}
 80011c2:	bf00      	nop
 80011c4:	2000014c 	.word	0x2000014c

080011c8 <ds3231_Write>:

void ds3231_Write(uint8_t address, uint8_t value){
 80011c8:	b580      	push	{r7, lr}
 80011ca:	b088      	sub	sp, #32
 80011cc:	af04      	add	r7, sp, #16
 80011ce:	4603      	mov	r3, r0
 80011d0:	460a      	mov	r2, r1
 80011d2:	71fb      	strb	r3, [r7, #7]
 80011d4:	4613      	mov	r3, r2
 80011d6:	71bb      	strb	r3, [r7, #6]
	uint8_t temp = DEC2BCD(value);
 80011d8:	79bb      	ldrb	r3, [r7, #6]
 80011da:	4618      	mov	r0, r3
 80011dc:	f002 faf8 	bl	80037d0 <DEC2BCD>
 80011e0:	4603      	mov	r3, r0
 80011e2:	73fb      	strb	r3, [r7, #15]
	HAL_I2C_Mem_Write(&hi2c1, DS3231_ADDRESS, address, I2C_MEMADD_SIZE_8BIT, &temp, 1,10);
 80011e4:	79fb      	ldrb	r3, [r7, #7]
 80011e6:	b29a      	uxth	r2, r3
 80011e8:	230a      	movs	r3, #10
 80011ea:	9302      	str	r3, [sp, #8]
 80011ec:	2301      	movs	r3, #1
 80011ee:	9301      	str	r3, [sp, #4]
 80011f0:	f107 030f 	add.w	r3, r7, #15
 80011f4:	9300      	str	r3, [sp, #0]
 80011f6:	2301      	movs	r3, #1
 80011f8:	21d0      	movs	r1, #208	@ 0xd0
 80011fa:	4803      	ldr	r0, [pc, #12]	@ (8001208 <ds3231_Write+0x40>)
 80011fc:	f004 f808 	bl	8005210 <HAL_I2C_Mem_Write>
}
 8001200:	bf00      	nop
 8001202:	3710      	adds	r7, #16
 8001204:	46bd      	mov	sp, r7
 8001206:	bd80      	pop	{r7, pc}
 8001208:	200003a0 	.word	0x200003a0

0800120c <MX_FSMC_Init>:

SRAM_HandleTypeDef hsram1;

/* FSMC initialization function */
void MX_FSMC_Init(void)
{
 800120c:	b580      	push	{r7, lr}
 800120e:	b08e      	sub	sp, #56	@ 0x38
 8001210:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_Init 0 */

  /* USER CODE END FSMC_Init 0 */

  FSMC_NORSRAM_TimingTypeDef Timing = {0};
 8001212:	f107 031c 	add.w	r3, r7, #28
 8001216:	2200      	movs	r2, #0
 8001218:	601a      	str	r2, [r3, #0]
 800121a:	605a      	str	r2, [r3, #4]
 800121c:	609a      	str	r2, [r3, #8]
 800121e:	60da      	str	r2, [r3, #12]
 8001220:	611a      	str	r2, [r3, #16]
 8001222:	615a      	str	r2, [r3, #20]
 8001224:	619a      	str	r2, [r3, #24]
  FSMC_NORSRAM_TimingTypeDef ExtTiming = {0};
 8001226:	463b      	mov	r3, r7
 8001228:	2200      	movs	r2, #0
 800122a:	601a      	str	r2, [r3, #0]
 800122c:	605a      	str	r2, [r3, #4]
 800122e:	609a      	str	r2, [r3, #8]
 8001230:	60da      	str	r2, [r3, #12]
 8001232:	611a      	str	r2, [r3, #16]
 8001234:	615a      	str	r2, [r3, #20]
 8001236:	619a      	str	r2, [r3, #24]

  /* USER CODE END FSMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FSMC_NORSRAM_DEVICE;
 8001238:	4b2f      	ldr	r3, [pc, #188]	@ (80012f8 <MX_FSMC_Init+0xec>)
 800123a:	f04f 4220 	mov.w	r2, #2684354560	@ 0xa0000000
 800123e:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 8001240:	4b2d      	ldr	r3, [pc, #180]	@ (80012f8 <MX_FSMC_Init+0xec>)
 8001242:	4a2e      	ldr	r2, [pc, #184]	@ (80012fc <MX_FSMC_Init+0xf0>)
 8001244:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FSMC_NORSRAM_BANK1;
 8001246:	4b2c      	ldr	r3, [pc, #176]	@ (80012f8 <MX_FSMC_Init+0xec>)
 8001248:	2200      	movs	r2, #0
 800124a:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 800124c:	4b2a      	ldr	r3, [pc, #168]	@ (80012f8 <MX_FSMC_Init+0xec>)
 800124e:	2200      	movs	r2, #0
 8001250:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 8001252:	4b29      	ldr	r3, [pc, #164]	@ (80012f8 <MX_FSMC_Init+0xec>)
 8001254:	2200      	movs	r2, #0
 8001256:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 8001258:	4b27      	ldr	r3, [pc, #156]	@ (80012f8 <MX_FSMC_Init+0xec>)
 800125a:	2210      	movs	r2, #16
 800125c:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 800125e:	4b26      	ldr	r3, [pc, #152]	@ (80012f8 <MX_FSMC_Init+0xec>)
 8001260:	2200      	movs	r2, #0
 8001262:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 8001264:	4b24      	ldr	r3, [pc, #144]	@ (80012f8 <MX_FSMC_Init+0xec>)
 8001266:	2200      	movs	r2, #0
 8001268:	61da      	str	r2, [r3, #28]
  hsram1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 800126a:	4b23      	ldr	r3, [pc, #140]	@ (80012f8 <MX_FSMC_Init+0xec>)
 800126c:	2200      	movs	r2, #0
 800126e:	621a      	str	r2, [r3, #32]
  hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 8001270:	4b21      	ldr	r3, [pc, #132]	@ (80012f8 <MX_FSMC_Init+0xec>)
 8001272:	2200      	movs	r2, #0
 8001274:	625a      	str	r2, [r3, #36]	@ 0x24
  hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 8001276:	4b20      	ldr	r3, [pc, #128]	@ (80012f8 <MX_FSMC_Init+0xec>)
 8001278:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800127c:	629a      	str	r2, [r3, #40]	@ 0x28
  hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 800127e:	4b1e      	ldr	r3, [pc, #120]	@ (80012f8 <MX_FSMC_Init+0xec>)
 8001280:	2200      	movs	r2, #0
 8001282:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_ENABLE;
 8001284:	4b1c      	ldr	r3, [pc, #112]	@ (80012f8 <MX_FSMC_Init+0xec>)
 8001286:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800128a:	631a      	str	r2, [r3, #48]	@ 0x30
  hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 800128c:	4b1a      	ldr	r3, [pc, #104]	@ (80012f8 <MX_FSMC_Init+0xec>)
 800128e:	2200      	movs	r2, #0
 8001290:	635a      	str	r2, [r3, #52]	@ 0x34
  hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 8001292:	4b19      	ldr	r3, [pc, #100]	@ (80012f8 <MX_FSMC_Init+0xec>)
 8001294:	2200      	movs	r2, #0
 8001296:	639a      	str	r2, [r3, #56]	@ 0x38
  hsram1.Init.PageSize = FSMC_PAGE_SIZE_NONE;
 8001298:	4b17      	ldr	r3, [pc, #92]	@ (80012f8 <MX_FSMC_Init+0xec>)
 800129a:	2200      	movs	r2, #0
 800129c:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Timing */
  Timing.AddressSetupTime = 0xf;
 800129e:	230f      	movs	r3, #15
 80012a0:	61fb      	str	r3, [r7, #28]
  Timing.AddressHoldTime = 15;
 80012a2:	230f      	movs	r3, #15
 80012a4:	623b      	str	r3, [r7, #32]
  Timing.DataSetupTime = 60;
 80012a6:	233c      	movs	r3, #60	@ 0x3c
 80012a8:	627b      	str	r3, [r7, #36]	@ 0x24
  Timing.BusTurnAroundDuration = 0;
 80012aa:	2300      	movs	r3, #0
 80012ac:	62bb      	str	r3, [r7, #40]	@ 0x28
  Timing.CLKDivision = 16;
 80012ae:	2310      	movs	r3, #16
 80012b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  Timing.DataLatency = 17;
 80012b2:	2311      	movs	r3, #17
 80012b4:	633b      	str	r3, [r7, #48]	@ 0x30
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 80012b6:	2300      	movs	r3, #0
 80012b8:	637b      	str	r3, [r7, #52]	@ 0x34
  /* ExtTiming */
  ExtTiming.AddressSetupTime = 8;
 80012ba:	2308      	movs	r3, #8
 80012bc:	603b      	str	r3, [r7, #0]
  ExtTiming.AddressHoldTime = 15;
 80012be:	230f      	movs	r3, #15
 80012c0:	607b      	str	r3, [r7, #4]
  ExtTiming.DataSetupTime = 9;
 80012c2:	2309      	movs	r3, #9
 80012c4:	60bb      	str	r3, [r7, #8]
  ExtTiming.BusTurnAroundDuration = 0;
 80012c6:	2300      	movs	r3, #0
 80012c8:	60fb      	str	r3, [r7, #12]
  ExtTiming.CLKDivision = 16;
 80012ca:	2310      	movs	r3, #16
 80012cc:	613b      	str	r3, [r7, #16]
  ExtTiming.DataLatency = 17;
 80012ce:	2311      	movs	r3, #17
 80012d0:	617b      	str	r3, [r7, #20]
  ExtTiming.AccessMode = FSMC_ACCESS_MODE_A;
 80012d2:	2300      	movs	r3, #0
 80012d4:	61bb      	str	r3, [r7, #24]

  if (HAL_SRAM_Init(&hsram1, &Timing, &ExtTiming) != HAL_OK)
 80012d6:	463a      	mov	r2, r7
 80012d8:	f107 031c 	add.w	r3, r7, #28
 80012dc:	4619      	mov	r1, r3
 80012de:	4806      	ldr	r0, [pc, #24]	@ (80012f8 <MX_FSMC_Init+0xec>)
 80012e0:	f005 fcee 	bl	8006cc0 <HAL_SRAM_Init>
 80012e4:	4603      	mov	r3, r0
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	d001      	beq.n	80012ee <MX_FSMC_Init+0xe2>
  {
    Error_Handler( );
 80012ea:	f001 fdf7 	bl	8002edc <Error_Handler>
  }

  /* USER CODE BEGIN FSMC_Init 2 */

  /* USER CODE END FSMC_Init 2 */
}
 80012ee:	bf00      	nop
 80012f0:	3738      	adds	r7, #56	@ 0x38
 80012f2:	46bd      	mov	sp, r7
 80012f4:	bd80      	pop	{r7, pc}
 80012f6:	bf00      	nop
 80012f8:	20000154 	.word	0x20000154
 80012fc:	a0000104 	.word	0xa0000104

08001300 <HAL_FSMC_MspInit>:

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 8001300:	b580      	push	{r7, lr}
 8001302:	b086      	sub	sp, #24
 8001304:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001306:	1d3b      	adds	r3, r7, #4
 8001308:	2200      	movs	r2, #0
 800130a:	601a      	str	r2, [r3, #0]
 800130c:	605a      	str	r2, [r3, #4]
 800130e:	609a      	str	r2, [r3, #8]
 8001310:	60da      	str	r2, [r3, #12]
 8001312:	611a      	str	r2, [r3, #16]
  if (FSMC_Initialized) {
 8001314:	4b1c      	ldr	r3, [pc, #112]	@ (8001388 <HAL_FSMC_MspInit+0x88>)
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	2b00      	cmp	r3, #0
 800131a:	d131      	bne.n	8001380 <HAL_FSMC_MspInit+0x80>
    return;
  }
  FSMC_Initialized = 1;
 800131c:	4b1a      	ldr	r3, [pc, #104]	@ (8001388 <HAL_FSMC_MspInit+0x88>)
 800131e:	2201      	movs	r2, #1
 8001320:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 8001322:	2300      	movs	r3, #0
 8001324:	603b      	str	r3, [r7, #0]
 8001326:	4b19      	ldr	r3, [pc, #100]	@ (800138c <HAL_FSMC_MspInit+0x8c>)
 8001328:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800132a:	4a18      	ldr	r2, [pc, #96]	@ (800138c <HAL_FSMC_MspInit+0x8c>)
 800132c:	f043 0301 	orr.w	r3, r3, #1
 8001330:	6393      	str	r3, [r2, #56]	@ 0x38
 8001332:	4b16      	ldr	r3, [pc, #88]	@ (800138c <HAL_FSMC_MspInit+0x8c>)
 8001334:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001336:	f003 0301 	and.w	r3, r3, #1
 800133a:	603b      	str	r3, [r7, #0]
 800133c:	683b      	ldr	r3, [r7, #0]
  PD4   ------> FSMC_NOE
  PD5   ------> FSMC_NWE
  PD7   ------> FSMC_NE1
  */
  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
 800133e:	f64f 7388 	movw	r3, #65416	@ 0xff88
 8001342:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
                          |GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001344:	2302      	movs	r3, #2
 8001346:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001348:	2300      	movs	r3, #0
 800134a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800134c:	2303      	movs	r3, #3
 800134e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8001350:	230c      	movs	r3, #12
 8001352:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001354:	1d3b      	adds	r3, r7, #4
 8001356:	4619      	mov	r1, r3
 8001358:	480d      	ldr	r0, [pc, #52]	@ (8001390 <HAL_FSMC_MspInit+0x90>)
 800135a:	f003 fc45 	bl	8004be8 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14
 800135e:	f24c 73b3 	movw	r3, #51123	@ 0xc7b3
 8001362:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4
                          |GPIO_PIN_5|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001364:	2302      	movs	r3, #2
 8001366:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001368:	2300      	movs	r3, #0
 800136a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800136c:	2303      	movs	r3, #3
 800136e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8001370:	230c      	movs	r3, #12
 8001372:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001374:	1d3b      	adds	r3, r7, #4
 8001376:	4619      	mov	r1, r3
 8001378:	4806      	ldr	r0, [pc, #24]	@ (8001394 <HAL_FSMC_MspInit+0x94>)
 800137a:	f003 fc35 	bl	8004be8 <HAL_GPIO_Init>
 800137e:	e000      	b.n	8001382 <HAL_FSMC_MspInit+0x82>
    return;
 8001380:	bf00      	nop

  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 8001382:	3718      	adds	r7, #24
 8001384:	46bd      	mov	sp, r7
 8001386:	bd80      	pop	{r7, pc}
 8001388:	200001a4 	.word	0x200001a4
 800138c:	40023800 	.word	0x40023800
 8001390:	40021000 	.word	0x40021000
 8001394:	40020c00 	.word	0x40020c00

08001398 <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* sramHandle){
 8001398:	b580      	push	{r7, lr}
 800139a:	b082      	sub	sp, #8
 800139c:	af00      	add	r7, sp, #0
 800139e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FSMC_MspInit();
 80013a0:	f7ff ffae 	bl	8001300 <HAL_FSMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 80013a4:	bf00      	nop
 80013a6:	3708      	adds	r7, #8
 80013a8:	46bd      	mov	sp, r7
 80013aa:	bd80      	pop	{r7, pc}

080013ac <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80013ac:	b580      	push	{r7, lr}
 80013ae:	b08e      	sub	sp, #56	@ 0x38
 80013b0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013b2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80013b6:	2200      	movs	r2, #0
 80013b8:	601a      	str	r2, [r3, #0]
 80013ba:	605a      	str	r2, [r3, #4]
 80013bc:	609a      	str	r2, [r3, #8]
 80013be:	60da      	str	r2, [r3, #12]
 80013c0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80013c2:	2300      	movs	r3, #0
 80013c4:	623b      	str	r3, [r7, #32]
 80013c6:	4b76      	ldr	r3, [pc, #472]	@ (80015a0 <MX_GPIO_Init+0x1f4>)
 80013c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013ca:	4a75      	ldr	r2, [pc, #468]	@ (80015a0 <MX_GPIO_Init+0x1f4>)
 80013cc:	f043 0310 	orr.w	r3, r3, #16
 80013d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80013d2:	4b73      	ldr	r3, [pc, #460]	@ (80015a0 <MX_GPIO_Init+0x1f4>)
 80013d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013d6:	f003 0310 	and.w	r3, r3, #16
 80013da:	623b      	str	r3, [r7, #32]
 80013dc:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80013de:	2300      	movs	r3, #0
 80013e0:	61fb      	str	r3, [r7, #28]
 80013e2:	4b6f      	ldr	r3, [pc, #444]	@ (80015a0 <MX_GPIO_Init+0x1f4>)
 80013e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013e6:	4a6e      	ldr	r2, [pc, #440]	@ (80015a0 <MX_GPIO_Init+0x1f4>)
 80013e8:	f043 0304 	orr.w	r3, r3, #4
 80013ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80013ee:	4b6c      	ldr	r3, [pc, #432]	@ (80015a0 <MX_GPIO_Init+0x1f4>)
 80013f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013f2:	f003 0304 	and.w	r3, r3, #4
 80013f6:	61fb      	str	r3, [r7, #28]
 80013f8:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80013fa:	2300      	movs	r3, #0
 80013fc:	61bb      	str	r3, [r7, #24]
 80013fe:	4b68      	ldr	r3, [pc, #416]	@ (80015a0 <MX_GPIO_Init+0x1f4>)
 8001400:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001402:	4a67      	ldr	r2, [pc, #412]	@ (80015a0 <MX_GPIO_Init+0x1f4>)
 8001404:	f043 0320 	orr.w	r3, r3, #32
 8001408:	6313      	str	r3, [r2, #48]	@ 0x30
 800140a:	4b65      	ldr	r3, [pc, #404]	@ (80015a0 <MX_GPIO_Init+0x1f4>)
 800140c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800140e:	f003 0320 	and.w	r3, r3, #32
 8001412:	61bb      	str	r3, [r7, #24]
 8001414:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001416:	2300      	movs	r3, #0
 8001418:	617b      	str	r3, [r7, #20]
 800141a:	4b61      	ldr	r3, [pc, #388]	@ (80015a0 <MX_GPIO_Init+0x1f4>)
 800141c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800141e:	4a60      	ldr	r2, [pc, #384]	@ (80015a0 <MX_GPIO_Init+0x1f4>)
 8001420:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001424:	6313      	str	r3, [r2, #48]	@ 0x30
 8001426:	4b5e      	ldr	r3, [pc, #376]	@ (80015a0 <MX_GPIO_Init+0x1f4>)
 8001428:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800142a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800142e:	617b      	str	r3, [r7, #20]
 8001430:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001432:	2300      	movs	r3, #0
 8001434:	613b      	str	r3, [r7, #16]
 8001436:	4b5a      	ldr	r3, [pc, #360]	@ (80015a0 <MX_GPIO_Init+0x1f4>)
 8001438:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800143a:	4a59      	ldr	r2, [pc, #356]	@ (80015a0 <MX_GPIO_Init+0x1f4>)
 800143c:	f043 0301 	orr.w	r3, r3, #1
 8001440:	6313      	str	r3, [r2, #48]	@ 0x30
 8001442:	4b57      	ldr	r3, [pc, #348]	@ (80015a0 <MX_GPIO_Init+0x1f4>)
 8001444:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001446:	f003 0301 	and.w	r3, r3, #1
 800144a:	613b      	str	r3, [r7, #16]
 800144c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800144e:	2300      	movs	r3, #0
 8001450:	60fb      	str	r3, [r7, #12]
 8001452:	4b53      	ldr	r3, [pc, #332]	@ (80015a0 <MX_GPIO_Init+0x1f4>)
 8001454:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001456:	4a52      	ldr	r2, [pc, #328]	@ (80015a0 <MX_GPIO_Init+0x1f4>)
 8001458:	f043 0302 	orr.w	r3, r3, #2
 800145c:	6313      	str	r3, [r2, #48]	@ 0x30
 800145e:	4b50      	ldr	r3, [pc, #320]	@ (80015a0 <MX_GPIO_Init+0x1f4>)
 8001460:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001462:	f003 0302 	and.w	r3, r3, #2
 8001466:	60fb      	str	r3, [r7, #12]
 8001468:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800146a:	2300      	movs	r3, #0
 800146c:	60bb      	str	r3, [r7, #8]
 800146e:	4b4c      	ldr	r3, [pc, #304]	@ (80015a0 <MX_GPIO_Init+0x1f4>)
 8001470:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001472:	4a4b      	ldr	r2, [pc, #300]	@ (80015a0 <MX_GPIO_Init+0x1f4>)
 8001474:	f043 0308 	orr.w	r3, r3, #8
 8001478:	6313      	str	r3, [r2, #48]	@ 0x30
 800147a:	4b49      	ldr	r3, [pc, #292]	@ (80015a0 <MX_GPIO_Init+0x1f4>)
 800147c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800147e:	f003 0308 	and.w	r3, r3, #8
 8001482:	60bb      	str	r3, [r7, #8]
 8001484:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001486:	2300      	movs	r3, #0
 8001488:	607b      	str	r3, [r7, #4]
 800148a:	4b45      	ldr	r3, [pc, #276]	@ (80015a0 <MX_GPIO_Init+0x1f4>)
 800148c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800148e:	4a44      	ldr	r2, [pc, #272]	@ (80015a0 <MX_GPIO_Init+0x1f4>)
 8001490:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001494:	6313      	str	r3, [r2, #48]	@ 0x30
 8001496:	4b42      	ldr	r3, [pc, #264]	@ (80015a0 <MX_GPIO_Init+0x1f4>)
 8001498:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800149a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800149e:	607b      	str	r3, [r7, #4]
 80014a0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, DEBUG_LED_Pin|OUTPUT_Y0_Pin|OUTPUT_Y1_Pin, GPIO_PIN_RESET);
 80014a2:	2200      	movs	r2, #0
 80014a4:	2170      	movs	r1, #112	@ 0x70
 80014a6:	483f      	ldr	r0, [pc, #252]	@ (80015a4 <MX_GPIO_Init+0x1f8>)
 80014a8:	f003 fd3a 	bl	8004f20 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_RESET);
 80014ac:	2200      	movs	r2, #0
 80014ae:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80014b2:	483d      	ldr	r0, [pc, #244]	@ (80015a8 <MX_GPIO_Init+0x1fc>)
 80014b4:	f003 fd34 	bl	8004f20 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, GPIO_PIN_RESET);
 80014b8:	2200      	movs	r2, #0
 80014ba:	2140      	movs	r1, #64	@ 0x40
 80014bc:	483b      	ldr	r0, [pc, #236]	@ (80015ac <MX_GPIO_Init+0x200>)
 80014be:	f003 fd2f 	bl	8004f20 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FSMC_BLK_GPIO_Port, FSMC_BLK_Pin, GPIO_PIN_RESET);
 80014c2:	2200      	movs	r2, #0
 80014c4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80014c8:	4839      	ldr	r0, [pc, #228]	@ (80015b0 <MX_GPIO_Init+0x204>)
 80014ca:	f003 fd29 	bl	8004f20 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, GPIO_PIN_RESET);
 80014ce:	2200      	movs	r2, #0
 80014d0:	2108      	movs	r1, #8
 80014d2:	4838      	ldr	r0, [pc, #224]	@ (80015b4 <MX_GPIO_Init+0x208>)
 80014d4:	f003 fd24 	bl	8004f20 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = DEBUG_LED_Pin|OUTPUT_Y0_Pin|OUTPUT_Y1_Pin;
 80014d8:	2370      	movs	r3, #112	@ 0x70
 80014da:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014dc:	2301      	movs	r3, #1
 80014de:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014e0:	2300      	movs	r3, #0
 80014e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014e4:	2300      	movs	r3, #0
 80014e6:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80014e8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80014ec:	4619      	mov	r1, r3
 80014ee:	482d      	ldr	r0, [pc, #180]	@ (80015a4 <MX_GPIO_Init+0x1f8>)
 80014f0:	f003 fb7a 	bl	8004be8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = FSMC_RES_Pin;
 80014f4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80014f8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014fa:	2301      	movs	r3, #1
 80014fc:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014fe:	2300      	movs	r3, #0
 8001500:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001502:	2300      	movs	r3, #0
 8001504:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(FSMC_RES_GPIO_Port, &GPIO_InitStruct);
 8001506:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800150a:	4619      	mov	r1, r3
 800150c:	4826      	ldr	r0, [pc, #152]	@ (80015a8 <MX_GPIO_Init+0x1fc>)
 800150e:	f003 fb6b 	bl	8004be8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = INPUT_X0_Pin|INPUT_X1_Pin;
 8001512:	23c0      	movs	r3, #192	@ 0xc0
 8001514:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001516:	2300      	movs	r3, #0
 8001518:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800151a:	2300      	movs	r3, #0
 800151c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800151e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001522:	4619      	mov	r1, r3
 8001524:	4822      	ldr	r0, [pc, #136]	@ (80015b0 <MX_GPIO_Init+0x204>)
 8001526:	f003 fb5f 	bl	8004be8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = INPUT_X2_Pin|INPUT_X3_Pin;
 800152a:	2330      	movs	r3, #48	@ 0x30
 800152c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800152e:	2300      	movs	r3, #0
 8001530:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001532:	2300      	movs	r3, #0
 8001534:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001536:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800153a:	4619      	mov	r1, r3
 800153c:	481a      	ldr	r0, [pc, #104]	@ (80015a8 <MX_GPIO_Init+0x1fc>)
 800153e:	f003 fb53 	bl	8004be8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD_LATCH_Pin;
 8001542:	2340      	movs	r3, #64	@ 0x40
 8001544:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001546:	2301      	movs	r3, #1
 8001548:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800154a:	2300      	movs	r3, #0
 800154c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800154e:	2300      	movs	r3, #0
 8001550:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(LD_LATCH_GPIO_Port, &GPIO_InitStruct);
 8001552:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001556:	4619      	mov	r1, r3
 8001558:	4814      	ldr	r0, [pc, #80]	@ (80015ac <MX_GPIO_Init+0x200>)
 800155a:	f003 fb45 	bl	8004be8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = FSMC_BLK_Pin;
 800155e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001562:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001564:	2301      	movs	r3, #1
 8001566:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001568:	2300      	movs	r3, #0
 800156a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800156c:	2300      	movs	r3, #0
 800156e:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(FSMC_BLK_GPIO_Port, &GPIO_InitStruct);
 8001570:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001574:	4619      	mov	r1, r3
 8001576:	480e      	ldr	r0, [pc, #56]	@ (80015b0 <MX_GPIO_Init+0x204>)
 8001578:	f003 fb36 	bl	8004be8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BTN_LOAD_Pin;
 800157c:	2308      	movs	r3, #8
 800157e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001580:	2301      	movs	r3, #1
 8001582:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001584:	2300      	movs	r3, #0
 8001586:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001588:	2300      	movs	r3, #0
 800158a:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(BTN_LOAD_GPIO_Port, &GPIO_InitStruct);
 800158c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001590:	4619      	mov	r1, r3
 8001592:	4808      	ldr	r0, [pc, #32]	@ (80015b4 <MX_GPIO_Init+0x208>)
 8001594:	f003 fb28 	bl	8004be8 <HAL_GPIO_Init>

}
 8001598:	bf00      	nop
 800159a:	3738      	adds	r7, #56	@ 0x38
 800159c:	46bd      	mov	sp, r7
 800159e:	bd80      	pop	{r7, pc}
 80015a0:	40023800 	.word	0x40023800
 80015a4:	40021000 	.word	0x40021000
 80015a8:	40020800 	.word	0x40020800
 80015ac:	40021800 	.word	0x40021800
 80015b0:	40020000 	.word	0x40020000
 80015b4:	40020c00 	.word	0x40020c00

080015b8 <get_sample_at>:
    sample_head = (sample_head + 1) % GRAPH_MAX_SAMPLES;
    if (sample_count < GRAPH_MAX_SAMPLES) sample_count++;
}

static float get_sample_at(int idx_from_oldest) /* 0 = oldest, sample_count-1 = newest */
{
 80015b8:	b480      	push	{r7}
 80015ba:	b085      	sub	sp, #20
 80015bc:	af00      	add	r7, sp, #0
 80015be:	6078      	str	r0, [r7, #4]
    if (idx_from_oldest < 0 || idx_from_oldest >= (int)sample_count) return 0.0f;
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	db05      	blt.n	80015d2 <get_sample_at+0x1a>
 80015c6:	4b1d      	ldr	r3, [pc, #116]	@ (800163c <get_sample_at+0x84>)
 80015c8:	881b      	ldrh	r3, [r3, #0]
 80015ca:	461a      	mov	r2, r3
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	4293      	cmp	r3, r2
 80015d0:	db02      	blt.n	80015d8 <get_sample_at+0x20>
 80015d2:	f04f 0300 	mov.w	r3, #0
 80015d6:	e027      	b.n	8001628 <get_sample_at+0x70>
    int oldest_index = (sample_head + GRAPH_MAX_SAMPLES - sample_count) % GRAPH_MAX_SAMPLES;
 80015d8:	4b19      	ldr	r3, [pc, #100]	@ (8001640 <get_sample_at+0x88>)
 80015da:	881b      	ldrh	r3, [r3, #0]
 80015dc:	3378      	adds	r3, #120	@ 0x78
 80015de:	4a17      	ldr	r2, [pc, #92]	@ (800163c <get_sample_at+0x84>)
 80015e0:	8812      	ldrh	r2, [r2, #0]
 80015e2:	1a9a      	subs	r2, r3, r2
 80015e4:	4b17      	ldr	r3, [pc, #92]	@ (8001644 <get_sample_at+0x8c>)
 80015e6:	fb83 1302 	smull	r1, r3, r3, r2
 80015ea:	4413      	add	r3, r2
 80015ec:	1199      	asrs	r1, r3, #6
 80015ee:	17d3      	asrs	r3, r2, #31
 80015f0:	1ac9      	subs	r1, r1, r3
 80015f2:	460b      	mov	r3, r1
 80015f4:	011b      	lsls	r3, r3, #4
 80015f6:	1a5b      	subs	r3, r3, r1
 80015f8:	00db      	lsls	r3, r3, #3
 80015fa:	1ad3      	subs	r3, r2, r3
 80015fc:	60fb      	str	r3, [r7, #12]
    int idx = (oldest_index + idx_from_oldest) % GRAPH_MAX_SAMPLES;
 80015fe:	68fa      	ldr	r2, [r7, #12]
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	441a      	add	r2, r3
 8001604:	4b0f      	ldr	r3, [pc, #60]	@ (8001644 <get_sample_at+0x8c>)
 8001606:	fb83 1302 	smull	r1, r3, r3, r2
 800160a:	4413      	add	r3, r2
 800160c:	1199      	asrs	r1, r3, #6
 800160e:	17d3      	asrs	r3, r2, #31
 8001610:	1ac9      	subs	r1, r1, r3
 8001612:	460b      	mov	r3, r1
 8001614:	011b      	lsls	r3, r3, #4
 8001616:	1a5b      	subs	r3, r3, r1
 8001618:	00db      	lsls	r3, r3, #3
 800161a:	1ad3      	subs	r3, r2, r3
 800161c:	60bb      	str	r3, [r7, #8]
    return samples[idx];
 800161e:	4a0a      	ldr	r2, [pc, #40]	@ (8001648 <get_sample_at+0x90>)
 8001620:	68bb      	ldr	r3, [r7, #8]
 8001622:	009b      	lsls	r3, r3, #2
 8001624:	4413      	add	r3, r2
 8001626:	681b      	ldr	r3, [r3, #0]
}
 8001628:	ee07 3a90 	vmov	s15, r3
 800162c:	eeb0 0a67 	vmov.f32	s0, s15
 8001630:	3714      	adds	r7, #20
 8001632:	46bd      	mov	sp, r7
 8001634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001638:	4770      	bx	lr
 800163a:	bf00      	nop
 800163c:	20000392 	.word	0x20000392
 8001640:	20000390 	.word	0x20000390
 8001644:	88888889 	.word	0x88888889
 8001648:	200001b0 	.word	0x200001b0

0800164c <graph_init>:

/* Public initialization with default settings */
void graph_init(void)
{
 800164c:	b580      	push	{r7, lr}
 800164e:	af00      	add	r7, sp, #0
    g_x = DEFAULT_GRAPH_X;
 8001650:	4b08      	ldr	r3, [pc, #32]	@ (8001674 <graph_init+0x28>)
 8001652:	2214      	movs	r2, #20
 8001654:	801a      	strh	r2, [r3, #0]
    g_y = DEFAULT_GRAPH_Y;
 8001656:	4b08      	ldr	r3, [pc, #32]	@ (8001678 <graph_init+0x2c>)
 8001658:	2232      	movs	r2, #50	@ 0x32
 800165a:	801a      	strh	r2, [r3, #0]
    g_w = DEFAULT_GRAPH_WIDTH;
 800165c:	4b07      	ldr	r3, [pc, #28]	@ (800167c <graph_init+0x30>)
 800165e:	22c8      	movs	r2, #200	@ 0xc8
 8001660:	801a      	strh	r2, [r3, #0]
    g_h = DEFAULT_GRAPH_HEIGHT;
 8001662:	4b07      	ldr	r3, [pc, #28]	@ (8001680 <graph_init+0x34>)
 8001664:	22b4      	movs	r2, #180	@ 0xb4
 8001666:	801a      	strh	r2, [r3, #0]
    
    graph_clear();
 8001668:	f000 f80c 	bl	8001684 <graph_clear>
    graph_render();
 800166c:	f000 f852 	bl	8001714 <graph_render>
}
 8001670:	bf00      	nop
 8001672:	bd80      	pop	{r7, pc}
 8001674:	20000394 	.word	0x20000394
 8001678:	20000396 	.word	0x20000396
 800167c:	20000398 	.word	0x20000398
 8001680:	2000039a 	.word	0x2000039a

08001684 <graph_clear>:

void graph_clear(void)
{
 8001684:	b590      	push	{r4, r7, lr}
 8001686:	b083      	sub	sp, #12
 8001688:	af02      	add	r7, sp, #8
    memset(samples, 0, sizeof(samples));
 800168a:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 800168e:	2100      	movs	r1, #0
 8001690:	4810      	ldr	r0, [pc, #64]	@ (80016d4 <graph_clear+0x50>)
 8001692:	f007 fcfb 	bl	800908c <memset>
    sample_head = 0;
 8001696:	4b10      	ldr	r3, [pc, #64]	@ (80016d8 <graph_clear+0x54>)
 8001698:	2200      	movs	r2, #0
 800169a:	801a      	strh	r2, [r3, #0]
    sample_count = 0;
 800169c:	4b0f      	ldr	r3, [pc, #60]	@ (80016dc <graph_clear+0x58>)
 800169e:	2200      	movs	r2, #0
 80016a0:	801a      	strh	r2, [r3, #0]
    /* clear LCD area */
    lcd_Fill(g_x, g_y, g_x + g_w, g_y + g_h, GRAPH_BG_COLOR);
 80016a2:	4b0f      	ldr	r3, [pc, #60]	@ (80016e0 <graph_clear+0x5c>)
 80016a4:	8818      	ldrh	r0, [r3, #0]
 80016a6:	4b0f      	ldr	r3, [pc, #60]	@ (80016e4 <graph_clear+0x60>)
 80016a8:	8819      	ldrh	r1, [r3, #0]
 80016aa:	4b0d      	ldr	r3, [pc, #52]	@ (80016e0 <graph_clear+0x5c>)
 80016ac:	881a      	ldrh	r2, [r3, #0]
 80016ae:	4b0e      	ldr	r3, [pc, #56]	@ (80016e8 <graph_clear+0x64>)
 80016b0:	881b      	ldrh	r3, [r3, #0]
 80016b2:	4413      	add	r3, r2
 80016b4:	b29c      	uxth	r4, r3
 80016b6:	4b0b      	ldr	r3, [pc, #44]	@ (80016e4 <graph_clear+0x60>)
 80016b8:	881a      	ldrh	r2, [r3, #0]
 80016ba:	4b0c      	ldr	r3, [pc, #48]	@ (80016ec <graph_clear+0x68>)
 80016bc:	881b      	ldrh	r3, [r3, #0]
 80016be:	4413      	add	r3, r2
 80016c0:	b29b      	uxth	r3, r3
 80016c2:	2200      	movs	r2, #0
 80016c4:	9200      	str	r2, [sp, #0]
 80016c6:	4622      	mov	r2, r4
 80016c8:	f000 fd5c 	bl	8002184 <lcd_Fill>
}
 80016cc:	bf00      	nop
 80016ce:	3704      	adds	r7, #4
 80016d0:	46bd      	mov	sp, r7
 80016d2:	bd90      	pop	{r4, r7, pc}
 80016d4:	200001b0 	.word	0x200001b0
 80016d8:	20000390 	.word	0x20000390
 80016dc:	20000392 	.word	0x20000392
 80016e0:	20000394 	.word	0x20000394
 80016e4:	20000396 	.word	0x20000396
 80016e8:	20000398 	.word	0x20000398
 80016ec:	2000039a 	.word	0x2000039a

080016f0 <graph_add_sample>:

uint8_t swtimer = 0; 
void graph_add_sample(void)
{
 80016f0:	b480      	push	{r7}
 80016f2:	b08f      	sub	sp, #60	@ 0x3c
 80016f4:	af00      	add	r7, sp, #0
    /* Read from global variables:
     * glb_Voltage is in V
     * glb_Current is in mA, convert to A
     */
    swtimer++;
 80016f6:	4b06      	ldr	r3, [pc, #24]	@ (8001710 <graph_add_sample+0x20>)
 80016f8:	781b      	ldrb	r3, [r3, #0]
 80016fa:	3301      	adds	r3, #1
 80016fc:	b2da      	uxtb	r2, r3
 80016fe:	4b04      	ldr	r3, [pc, #16]	@ (8001710 <graph_add_sample+0x20>)
 8001700:	701a      	strb	r2, [r3, #0]
    if (swtimer < 500) return; 
 8001702:	bf00      	nop
    
    char str[50]; 
    sprintf(str, "Power: %.2f W\r\n", power);
    uart_Rs232SendString((uint8_t*)str);
    graph_render(); 
}
 8001704:	373c      	adds	r7, #60	@ 0x3c
 8001706:	46bd      	mov	sp, r7
 8001708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800170c:	4770      	bx	lr
 800170e:	bf00      	nop
 8001710:	2000039c 	.word	0x2000039c

08001714 <graph_render>:

void graph_render(void)
{
 8001714:	b590      	push	{r4, r7, lr}
 8001716:	b0a9      	sub	sp, #164	@ 0xa4
 8001718:	af04      	add	r7, sp, #16
    /* clear graph background */
    lcd_Fill(g_x, g_y, g_x + g_w, g_y + g_h, GRAPH_BG_COLOR);
 800171a:	4bab      	ldr	r3, [pc, #684]	@ (80019c8 <graph_render+0x2b4>)
 800171c:	8818      	ldrh	r0, [r3, #0]
 800171e:	4bab      	ldr	r3, [pc, #684]	@ (80019cc <graph_render+0x2b8>)
 8001720:	8819      	ldrh	r1, [r3, #0]
 8001722:	4ba9      	ldr	r3, [pc, #676]	@ (80019c8 <graph_render+0x2b4>)
 8001724:	881a      	ldrh	r2, [r3, #0]
 8001726:	4baa      	ldr	r3, [pc, #680]	@ (80019d0 <graph_render+0x2bc>)
 8001728:	881b      	ldrh	r3, [r3, #0]
 800172a:	4413      	add	r3, r2
 800172c:	b29c      	uxth	r4, r3
 800172e:	4ba7      	ldr	r3, [pc, #668]	@ (80019cc <graph_render+0x2b8>)
 8001730:	881a      	ldrh	r2, [r3, #0]
 8001732:	4ba8      	ldr	r3, [pc, #672]	@ (80019d4 <graph_render+0x2c0>)
 8001734:	881b      	ldrh	r3, [r3, #0]
 8001736:	4413      	add	r3, r2
 8001738:	b29b      	uxth	r3, r3
 800173a:	2200      	movs	r2, #0
 800173c:	9200      	str	r2, [sp, #0]
 800173e:	4622      	mov	r2, r4
 8001740:	f000 fd20 	bl	8002184 <lcd_Fill>

    /* Title above graph - use mode 1 to show background */
    lcd_ShowStr(g_x + 30, g_y - 25, "Power vs Time", GRAPH_TEXT_COLOR, BLACK, 16, 1);
 8001744:	4ba0      	ldr	r3, [pc, #640]	@ (80019c8 <graph_render+0x2b4>)
 8001746:	881b      	ldrh	r3, [r3, #0]
 8001748:	331e      	adds	r3, #30
 800174a:	b298      	uxth	r0, r3
 800174c:	4b9f      	ldr	r3, [pc, #636]	@ (80019cc <graph_render+0x2b8>)
 800174e:	881b      	ldrh	r3, [r3, #0]
 8001750:	3b19      	subs	r3, #25
 8001752:	b299      	uxth	r1, r3
 8001754:	2301      	movs	r3, #1
 8001756:	9302      	str	r3, [sp, #8]
 8001758:	2310      	movs	r3, #16
 800175a:	9301      	str	r3, [sp, #4]
 800175c:	2300      	movs	r3, #0
 800175e:	9300      	str	r3, [sp, #0]
 8001760:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001764:	4a9c      	ldr	r2, [pc, #624]	@ (80019d8 <graph_render+0x2c4>)
 8001766:	f001 f9cd 	bl	8002b04 <lcd_ShowStr>

    /* margins for axes labels */
    const uint8_t margin_left = 35;
 800176a:	2323      	movs	r3, #35	@ 0x23
 800176c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
    const uint8_t margin_bottom = 20;
 8001770:	2314      	movs	r3, #20
 8001772:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e
    const uint8_t margin_top = 15;
 8001776:	230f      	movs	r3, #15
 8001778:	f887 305d 	strb.w	r3, [r7, #93]	@ 0x5d
    const uint8_t margin_right = 10;
 800177c:	230a      	movs	r3, #10
 800177e:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
    
    uint16_t gx0 = g_x + margin_left;
 8001782:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8001786:	b29a      	uxth	r2, r3
 8001788:	4b8f      	ldr	r3, [pc, #572]	@ (80019c8 <graph_render+0x2b4>)
 800178a:	881b      	ldrh	r3, [r3, #0]
 800178c:	4413      	add	r3, r2
 800178e:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
    uint16_t gy0 = g_y + margin_top;
 8001792:	f897 305d 	ldrb.w	r3, [r7, #93]	@ 0x5d
 8001796:	b29a      	uxth	r2, r3
 8001798:	4b8c      	ldr	r3, [pc, #560]	@ (80019cc <graph_render+0x2b8>)
 800179a:	881b      	ldrh	r3, [r3, #0]
 800179c:	4413      	add	r3, r2
 800179e:	f8a7 3058 	strh.w	r3, [r7, #88]	@ 0x58
    uint16_t gw = g_w - margin_left - margin_right;
 80017a2:	4b8b      	ldr	r3, [pc, #556]	@ (80019d0 <graph_render+0x2bc>)
 80017a4:	881a      	ldrh	r2, [r3, #0]
 80017a6:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80017aa:	b29b      	uxth	r3, r3
 80017ac:	1ad3      	subs	r3, r2, r3
 80017ae:	b29a      	uxth	r2, r3
 80017b0:	f897 305c 	ldrb.w	r3, [r7, #92]	@ 0x5c
 80017b4:	b29b      	uxth	r3, r3
 80017b6:	1ad3      	subs	r3, r2, r3
 80017b8:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
    uint16_t gh = g_h - margin_top - margin_bottom;
 80017bc:	4b85      	ldr	r3, [pc, #532]	@ (80019d4 <graph_render+0x2c0>)
 80017be:	881a      	ldrh	r2, [r3, #0]
 80017c0:	f897 305d 	ldrb.w	r3, [r7, #93]	@ 0x5d
 80017c4:	b29b      	uxth	r3, r3
 80017c6:	1ad3      	subs	r3, r2, r3
 80017c8:	b29a      	uxth	r2, r3
 80017ca:	f897 305e 	ldrb.w	r3, [r7, #94]	@ 0x5e
 80017ce:	b29b      	uxth	r3, r3
 80017d0:	1ad3      	subs	r3, r2, r3
 80017d2:	f8a7 3054 	strh.w	r3, [r7, #84]	@ 0x54

    /* draw axes */
    // Y-axis
    lcd_DrawLine(gx0, gy0, gx0, gy0 + gh, GRAPH_AXIS_COLOR);
 80017d6:	f8b7 2058 	ldrh.w	r2, [r7, #88]	@ 0x58
 80017da:	f8b7 3054 	ldrh.w	r3, [r7, #84]	@ 0x54
 80017de:	4413      	add	r3, r2
 80017e0:	b29b      	uxth	r3, r3
 80017e2:	f8b7 205a 	ldrh.w	r2, [r7, #90]	@ 0x5a
 80017e6:	f8b7 1058 	ldrh.w	r1, [r7, #88]	@ 0x58
 80017ea:	f8b7 005a 	ldrh.w	r0, [r7, #90]	@ 0x5a
 80017ee:	f64f 74ff 	movw	r4, #65535	@ 0xffff
 80017f2:	9400      	str	r4, [sp, #0]
 80017f4:	f000 fd13 	bl	800221e <lcd_DrawLine>
    // X-axis
    lcd_DrawLine(gx0, gy0 + gh, gx0 + gw, gy0 + gh, GRAPH_AXIS_COLOR);
 80017f8:	f8b7 2058 	ldrh.w	r2, [r7, #88]	@ 0x58
 80017fc:	f8b7 3054 	ldrh.w	r3, [r7, #84]	@ 0x54
 8001800:	4413      	add	r3, r2
 8001802:	b299      	uxth	r1, r3
 8001804:	f8b7 205a 	ldrh.w	r2, [r7, #90]	@ 0x5a
 8001808:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800180c:	4413      	add	r3, r2
 800180e:	b29c      	uxth	r4, r3
 8001810:	f8b7 2058 	ldrh.w	r2, [r7, #88]	@ 0x58
 8001814:	f8b7 3054 	ldrh.w	r3, [r7, #84]	@ 0x54
 8001818:	4413      	add	r3, r2
 800181a:	b29b      	uxth	r3, r3
 800181c:	f8b7 005a 	ldrh.w	r0, [r7, #90]	@ 0x5a
 8001820:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001824:	9200      	str	r2, [sp, #0]
 8001826:	4622      	mov	r2, r4
 8001828:	f000 fcf9 	bl	800221e <lcd_DrawLine>
    
    /* Y-axis label - mode 1 for opaque background */
    lcd_ShowStr(g_x + 2, gy0 + gh/2 - 8, "W", GRAPH_TEXT_COLOR, GRAPH_BG_COLOR, 16, 1);
 800182c:	4b66      	ldr	r3, [pc, #408]	@ (80019c8 <graph_render+0x2b4>)
 800182e:	881b      	ldrh	r3, [r3, #0]
 8001830:	3302      	adds	r3, #2
 8001832:	b298      	uxth	r0, r3
 8001834:	f8b7 3054 	ldrh.w	r3, [r7, #84]	@ 0x54
 8001838:	085b      	lsrs	r3, r3, #1
 800183a:	b29a      	uxth	r2, r3
 800183c:	f8b7 3058 	ldrh.w	r3, [r7, #88]	@ 0x58
 8001840:	4413      	add	r3, r2
 8001842:	b29b      	uxth	r3, r3
 8001844:	3b08      	subs	r3, #8
 8001846:	b299      	uxth	r1, r3
 8001848:	2301      	movs	r3, #1
 800184a:	9302      	str	r3, [sp, #8]
 800184c:	2310      	movs	r3, #16
 800184e:	9301      	str	r3, [sp, #4]
 8001850:	2300      	movs	r3, #0
 8001852:	9300      	str	r3, [sp, #0]
 8001854:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001858:	4a60      	ldr	r2, [pc, #384]	@ (80019dc <graph_render+0x2c8>)
 800185a:	f001 f953 	bl	8002b04 <lcd_ShowStr>
    
    /* X-axis label */
    lcd_ShowStr(gx0 + gw/2 - 15, gy0 + gh + 5, "Time", GRAPH_TEXT_COLOR, GRAPH_BG_COLOR, 12, 1);
 800185e:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8001862:	085b      	lsrs	r3, r3, #1
 8001864:	b29a      	uxth	r2, r3
 8001866:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 800186a:	4413      	add	r3, r2
 800186c:	b29b      	uxth	r3, r3
 800186e:	3b0f      	subs	r3, #15
 8001870:	b298      	uxth	r0, r3
 8001872:	f8b7 2058 	ldrh.w	r2, [r7, #88]	@ 0x58
 8001876:	f8b7 3054 	ldrh.w	r3, [r7, #84]	@ 0x54
 800187a:	4413      	add	r3, r2
 800187c:	b29b      	uxth	r3, r3
 800187e:	3305      	adds	r3, #5
 8001880:	b299      	uxth	r1, r3
 8001882:	2301      	movs	r3, #1
 8001884:	9302      	str	r3, [sp, #8]
 8001886:	230c      	movs	r3, #12
 8001888:	9301      	str	r3, [sp, #4]
 800188a:	2300      	movs	r3, #0
 800188c:	9300      	str	r3, [sp, #0]
 800188e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001892:	4a53      	ldr	r2, [pc, #332]	@ (80019e0 <graph_render+0x2cc>)
 8001894:	f001 f936 	bl	8002b04 <lcd_ShowStr>

    if (sample_count == 0) {
 8001898:	4b52      	ldr	r3, [pc, #328]	@ (80019e4 <graph_render+0x2d0>)
 800189a:	881b      	ldrh	r3, [r3, #0]
 800189c:	2b00      	cmp	r3, #0
 800189e:	d119      	bne.n	80018d4 <graph_render+0x1c0>
        /* no data, show hint */
        lcd_ShowStr(gx0 + 30, gy0 + gh/2 - 8, "No data", GRAPH_TEXT_COLOR, GRAPH_BG_COLOR, 16, 1);
 80018a0:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 80018a4:	331e      	adds	r3, #30
 80018a6:	b298      	uxth	r0, r3
 80018a8:	f8b7 3054 	ldrh.w	r3, [r7, #84]	@ 0x54
 80018ac:	085b      	lsrs	r3, r3, #1
 80018ae:	b29a      	uxth	r2, r3
 80018b0:	f8b7 3058 	ldrh.w	r3, [r7, #88]	@ 0x58
 80018b4:	4413      	add	r3, r2
 80018b6:	b29b      	uxth	r3, r3
 80018b8:	3b08      	subs	r3, #8
 80018ba:	b299      	uxth	r1, r3
 80018bc:	2301      	movs	r3, #1
 80018be:	9302      	str	r3, [sp, #8]
 80018c0:	2310      	movs	r3, #16
 80018c2:	9301      	str	r3, [sp, #4]
 80018c4:	2300      	movs	r3, #0
 80018c6:	9300      	str	r3, [sp, #0]
 80018c8:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80018cc:	4a46      	ldr	r2, [pc, #280]	@ (80019e8 <graph_render+0x2d4>)
 80018ce:	f001 f919 	bl	8002b04 <lcd_ShowStr>
 80018d2:	e326      	b.n	8001f22 <graph_render+0x80e>
        return;
    }

    /* compute max value for scaling */
    float maxv = 0.0f;
 80018d4:	f04f 0300 	mov.w	r3, #0
 80018d8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    float minv = 999999.0f;
 80018dc:	4b43      	ldr	r3, [pc, #268]	@ (80019ec <graph_render+0x2d8>)
 80018de:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    for (uint16_t i = 0; i < sample_count; ++i) {
 80018e2:	2300      	movs	r3, #0
 80018e4:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86
 80018e8:	e023      	b.n	8001932 <graph_render+0x21e>
        float s = get_sample_at(i);
 80018ea:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 80018ee:	4618      	mov	r0, r3
 80018f0:	f7ff fe62 	bl	80015b8 <get_sample_at>
 80018f4:	ed87 0a08 	vstr	s0, [r7, #32]
        if (s > maxv) maxv = s;
 80018f8:	ed97 7a08 	vldr	s14, [r7, #32]
 80018fc:	edd7 7a23 	vldr	s15, [r7, #140]	@ 0x8c
 8001900:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001904:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001908:	dd02      	ble.n	8001910 <graph_render+0x1fc>
 800190a:	6a3b      	ldr	r3, [r7, #32]
 800190c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
        if (s < minv) minv = s;
 8001910:	ed97 7a08 	vldr	s14, [r7, #32]
 8001914:	edd7 7a22 	vldr	s15, [r7, #136]	@ 0x88
 8001918:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800191c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001920:	d502      	bpl.n	8001928 <graph_render+0x214>
 8001922:	6a3b      	ldr	r3, [r7, #32]
 8001924:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    for (uint16_t i = 0; i < sample_count; ++i) {
 8001928:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 800192c:	3301      	adds	r3, #1
 800192e:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86
 8001932:	4b2c      	ldr	r3, [pc, #176]	@ (80019e4 <graph_render+0x2d0>)
 8001934:	881b      	ldrh	r3, [r3, #0]
 8001936:	f8b7 2086 	ldrh.w	r2, [r7, #134]	@ 0x86
 800193a:	429a      	cmp	r2, r3
 800193c:	d3d5      	bcc.n	80018ea <graph_render+0x1d6>
    }
    if (maxv <= 0.0f) maxv = 1.0f;
 800193e:	edd7 7a23 	vldr	s15, [r7, #140]	@ 0x8c
 8001942:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001946:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800194a:	d803      	bhi.n	8001954 <graph_render+0x240>
 800194c:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8001950:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    
    /* Add 10% headroom for better visualization */
    float range = maxv - minv;
 8001954:	ed97 7a23 	vldr	s14, [r7, #140]	@ 0x8c
 8001958:	edd7 7a22 	vldr	s15, [r7, #136]	@ 0x88
 800195c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001960:	edc7 7a20 	vstr	s15, [r7, #128]	@ 0x80
    if (range < 0.1f) range = 0.1f;
 8001964:	edd7 7a20 	vldr	s15, [r7, #128]	@ 0x80
 8001968:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 80019f0 <graph_render+0x2dc>
 800196c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001970:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001974:	d502      	bpl.n	800197c <graph_render+0x268>
 8001976:	4b1f      	ldr	r3, [pc, #124]	@ (80019f4 <graph_render+0x2e0>)
 8001978:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    maxv = maxv + range * 0.1f;
 800197c:	edd7 7a20 	vldr	s15, [r7, #128]	@ 0x80
 8001980:	ed9f 7a1b 	vldr	s14, [pc, #108]	@ 80019f0 <graph_render+0x2dc>
 8001984:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001988:	ed97 7a23 	vldr	s14, [r7, #140]	@ 0x8c
 800198c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001990:	edc7 7a23 	vstr	s15, [r7, #140]	@ 0x8c
    minv = minv - range * 0.1f;
 8001994:	edd7 7a20 	vldr	s15, [r7, #128]	@ 0x80
 8001998:	ed9f 7a15 	vldr	s14, [pc, #84]	@ 80019f0 <graph_render+0x2dc>
 800199c:	ee67 7a87 	vmul.f32	s15, s15, s14
 80019a0:	ed97 7a22 	vldr	s14, [r7, #136]	@ 0x88
 80019a4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80019a8:	edc7 7a22 	vstr	s15, [r7, #136]	@ 0x88
    if (minv < 0) minv = 0;
 80019ac:	edd7 7a22 	vldr	s15, [r7, #136]	@ 0x88
 80019b0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80019b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019b8:	d503      	bpl.n	80019c2 <graph_render+0x2ae>
 80019ba:	f04f 0300 	mov.w	r3, #0
 80019be:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

    /* draw horizontal grid lines (5 lines) with labels */
    for (int g = 0; g <= 4; ++g) {
 80019c2:	2300      	movs	r3, #0
 80019c4:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80019c6:	e062      	b.n	8001a8e <graph_render+0x37a>
 80019c8:	20000394 	.word	0x20000394
 80019cc:	20000396 	.word	0x20000396
 80019d0:	20000398 	.word	0x20000398
 80019d4:	2000039a 	.word	0x2000039a
 80019d8:	080099a0 	.word	0x080099a0
 80019dc:	080099b0 	.word	0x080099b0
 80019e0:	080099b4 	.word	0x080099b4
 80019e4:	20000392 	.word	0x20000392
 80019e8:	080099bc 	.word	0x080099bc
 80019ec:	497423f0 	.word	0x497423f0
 80019f0:	3dcccccd 	.word	0x3dcccccd
 80019f4:	3dcccccd 	.word	0x3dcccccd
        uint16_t yy = gy0 + (gh * g) / 4;
 80019f8:	f8b7 3054 	ldrh.w	r3, [r7, #84]	@ 0x54
 80019fc:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 80019fe:	fb02 f303 	mul.w	r3, r2, r3
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	da00      	bge.n	8001a08 <graph_render+0x2f4>
 8001a06:	3303      	adds	r3, #3
 8001a08:	109b      	asrs	r3, r3, #2
 8001a0a:	b29a      	uxth	r2, r3
 8001a0c:	f8b7 3058 	ldrh.w	r3, [r7, #88]	@ 0x58
 8001a10:	4413      	add	r3, r2
 8001a12:	853b      	strh	r3, [r7, #40]	@ 0x28
        lcd_DrawLine(gx0 + 1, yy, gx0 + gw, yy, GRAPH_GRID_COLOR);
 8001a14:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 8001a18:	3301      	adds	r3, #1
 8001a1a:	b298      	uxth	r0, r3
 8001a1c:	f8b7 205a 	ldrh.w	r2, [r7, #90]	@ 0x5a
 8001a20:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8001a24:	4413      	add	r3, r2
 8001a26:	b29a      	uxth	r2, r3
 8001a28:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8001a2a:	8d39      	ldrh	r1, [r7, #40]	@ 0x28
 8001a2c:	f248 4430 	movw	r4, #33840	@ 0x8430
 8001a30:	9400      	str	r4, [sp, #0]
 8001a32:	f000 fbf4 	bl	800221e <lcd_DrawLine>
        
        /* Y-axis scale labels - mode 1 for visibility */
        float val = maxv - (maxv - minv) * g / 4.0f;
 8001a36:	ed97 7a23 	vldr	s14, [r7, #140]	@ 0x8c
 8001a3a:	edd7 7a22 	vldr	s15, [r7, #136]	@ 0x88
 8001a3e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001a42:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8001a44:	ee07 3a90 	vmov	s15, r3
 8001a48:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001a4c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001a50:	eef1 6a00 	vmov.f32	s13, #16	@ 0x40800000  4.0
 8001a54:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001a58:	ed97 7a23 	vldr	s14, [r7, #140]	@ 0x8c
 8001a5c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001a60:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
        lcd_ShowFloatNum(g_x + 2, yy - 6, val, 3, GRAPH_TEXT_COLOR, GRAPH_BG_COLOR, 12);
 8001a64:	4bbb      	ldr	r3, [pc, #748]	@ (8001d54 <graph_render+0x640>)
 8001a66:	881b      	ldrh	r3, [r3, #0]
 8001a68:	3302      	adds	r3, #2
 8001a6a:	b298      	uxth	r0, r3
 8001a6c:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8001a6e:	3b06      	subs	r3, #6
 8001a70:	b299      	uxth	r1, r3
 8001a72:	230c      	movs	r3, #12
 8001a74:	9301      	str	r3, [sp, #4]
 8001a76:	2300      	movs	r3, #0
 8001a78:	9300      	str	r3, [sp, #0]
 8001a7a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001a7e:	2203      	movs	r2, #3
 8001a80:	ed97 0a09 	vldr	s0, [r7, #36]	@ 0x24
 8001a84:	f000 fd3c 	bl	8002500 <lcd_ShowFloatNum>
    for (int g = 0; g <= 4; ++g) {
 8001a88:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8001a8a:	3301      	adds	r3, #1
 8001a8c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8001a8e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8001a90:	2b04      	cmp	r3, #4
 8001a92:	ddb1      	ble.n	80019f8 <graph_render+0x2e4>
    }

    /* draw vertical grid lines (time markers) */
    for (int g = 1; g < 5; ++g) {
 8001a94:	2301      	movs	r3, #1
 8001a96:	67bb      	str	r3, [r7, #120]	@ 0x78
 8001a98:	e023      	b.n	8001ae2 <graph_render+0x3ce>
        uint16_t xx = gx0 + (gw * g) / 5;
 8001a9a:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8001a9e:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8001aa0:	fb02 f303 	mul.w	r3, r2, r3
 8001aa4:	4aac      	ldr	r2, [pc, #688]	@ (8001d58 <graph_render+0x644>)
 8001aa6:	fb82 1203 	smull	r1, r2, r2, r3
 8001aaa:	1052      	asrs	r2, r2, #1
 8001aac:	17db      	asrs	r3, r3, #31
 8001aae:	1ad3      	subs	r3, r2, r3
 8001ab0:	b29a      	uxth	r2, r3
 8001ab2:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 8001ab6:	4413      	add	r3, r2
 8001ab8:	857b      	strh	r3, [r7, #42]	@ 0x2a
        lcd_DrawLine(xx, gy0, xx, gy0 + gh - 1, GRAPH_GRID_COLOR);
 8001aba:	f8b7 2058 	ldrh.w	r2, [r7, #88]	@ 0x58
 8001abe:	f8b7 3054 	ldrh.w	r3, [r7, #84]	@ 0x54
 8001ac2:	4413      	add	r3, r2
 8001ac4:	b29b      	uxth	r3, r3
 8001ac6:	3b01      	subs	r3, #1
 8001ac8:	b29b      	uxth	r3, r3
 8001aca:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 8001acc:	f8b7 1058 	ldrh.w	r1, [r7, #88]	@ 0x58
 8001ad0:	8d78      	ldrh	r0, [r7, #42]	@ 0x2a
 8001ad2:	f248 4430 	movw	r4, #33840	@ 0x8430
 8001ad6:	9400      	str	r4, [sp, #0]
 8001ad8:	f000 fba1 	bl	800221e <lcd_DrawLine>
    for (int g = 1; g < 5; ++g) {
 8001adc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8001ade:	3301      	adds	r3, #1
 8001ae0:	67bb      	str	r3, [r7, #120]	@ 0x78
 8001ae2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8001ae4:	2b04      	cmp	r3, #4
 8001ae6:	ddd8      	ble.n	8001a9a <graph_render+0x386>
    }

    /* draw samples as continuous line graph */
    uint16_t points = sample_count;
 8001ae8:	4b9c      	ldr	r3, [pc, #624]	@ (8001d5c <graph_render+0x648>)
 8001aea:	881b      	ldrh	r3, [r3, #0]
 8001aec:	f8a7 3052 	strh.w	r3, [r7, #82]	@ 0x52
    if (points < 2) {
 8001af0:	f8b7 3052 	ldrh.w	r3, [r7, #82]	@ 0x52
 8001af4:	2b01      	cmp	r3, #1
 8001af6:	d85d      	bhi.n	8001bb4 <graph_render+0x4a0>
        /* single point */
        float val = get_sample_at(0);
 8001af8:	2000      	movs	r0, #0
 8001afa:	f7ff fd5d 	bl	80015b8 <get_sample_at>
 8001afe:	ed87 0a0d 	vstr	s0, [r7, #52]	@ 0x34
        uint16_t px = gx0 + gw/2;
 8001b02:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8001b06:	085b      	lsrs	r3, r3, #1
 8001b08:	b29a      	uxth	r2, r3
 8001b0a:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 8001b0e:	4413      	add	r3, r2
 8001b10:	867b      	strh	r3, [r7, #50]	@ 0x32
        float normalized = (val - minv) / (maxv - minv);
 8001b12:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 8001b16:	edd7 7a22 	vldr	s15, [r7, #136]	@ 0x88
 8001b1a:	ee77 6a67 	vsub.f32	s13, s14, s15
 8001b1e:	ed97 7a23 	vldr	s14, [r7, #140]	@ 0x8c
 8001b22:	edd7 7a22 	vldr	s15, [r7, #136]	@ 0x88
 8001b26:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001b2a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001b2e:	edc7 7a1d 	vstr	s15, [r7, #116]	@ 0x74
        if (normalized < 0) normalized = 0;
 8001b32:	edd7 7a1d 	vldr	s15, [r7, #116]	@ 0x74
 8001b36:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001b3a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b3e:	d502      	bpl.n	8001b46 <graph_render+0x432>
 8001b40:	f04f 0300 	mov.w	r3, #0
 8001b44:	677b      	str	r3, [r7, #116]	@ 0x74
        if (normalized > 1) normalized = 1;
 8001b46:	edd7 7a1d 	vldr	s15, [r7, #116]	@ 0x74
 8001b4a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001b4e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001b52:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b56:	dd02      	ble.n	8001b5e <graph_render+0x44a>
 8001b58:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8001b5c:	677b      	str	r3, [r7, #116]	@ 0x74
        uint16_t py = gy0 + gh - 1 - (uint16_t)(normalized * (gh - 1));
 8001b5e:	f8b7 2058 	ldrh.w	r2, [r7, #88]	@ 0x58
 8001b62:	f8b7 3054 	ldrh.w	r3, [r7, #84]	@ 0x54
 8001b66:	4413      	add	r3, r2
 8001b68:	b29a      	uxth	r2, r3
 8001b6a:	f8b7 3054 	ldrh.w	r3, [r7, #84]	@ 0x54
 8001b6e:	3b01      	subs	r3, #1
 8001b70:	ee07 3a90 	vmov	s15, r3
 8001b74:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001b78:	edd7 7a1d 	vldr	s15, [r7, #116]	@ 0x74
 8001b7c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001b80:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001b84:	ee17 3a90 	vmov	r3, s15
 8001b88:	b29b      	uxth	r3, r3
 8001b8a:	1ad3      	subs	r3, r2, r3
 8001b8c:	b29b      	uxth	r3, r3
 8001b8e:	3b01      	subs	r3, #1
 8001b90:	863b      	strh	r3, [r7, #48]	@ 0x30
        lcd_DrawPoint(px, py, GRAPH_LINE_COLOR);
 8001b92:	8e39      	ldrh	r1, [r7, #48]	@ 0x30
 8001b94:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8001b96:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 8001b9a:	4618      	mov	r0, r3
 8001b9c:	f000 fb28 	bl	80021f0 <lcd_DrawPoint>
        lcd_DrawCircle(px, py, GRAPH_LINE_COLOR, 2, 1);
 8001ba0:	8e78      	ldrh	r0, [r7, #50]	@ 0x32
 8001ba2:	8e39      	ldrh	r1, [r7, #48]	@ 0x30
 8001ba4:	2301      	movs	r3, #1
 8001ba6:	9300      	str	r3, [sp, #0]
 8001ba8:	2302      	movs	r3, #2
 8001baa:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 8001bae:	f000 ff3c 	bl	8002a2a <lcd_DrawCircle>
 8001bb2:	e14c      	b.n	8001e4e <graph_render+0x73a>
    } else {
        /* draw line graph connecting all points */
        for (uint16_t i = 1; i < points; ++i) {
 8001bb4:	2301      	movs	r3, #1
 8001bb6:	f8a7 3072 	strh.w	r3, [r7, #114]	@ 0x72
 8001bba:	e0c0      	b.n	8001d3e <graph_render+0x62a>
            float prev = get_sample_at(i - 1);
 8001bbc:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 8001bc0:	3b01      	subs	r3, #1
 8001bc2:	4618      	mov	r0, r3
 8001bc4:	f7ff fcf8 	bl	80015b8 <get_sample_at>
 8001bc8:	ed87 0a11 	vstr	s0, [r7, #68]	@ 0x44
            float cur  = get_sample_at(i);
 8001bcc:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 8001bd0:	4618      	mov	r0, r3
 8001bd2:	f7ff fcf1 	bl	80015b8 <get_sample_at>
 8001bd6:	ed87 0a10 	vstr	s0, [r7, #64]	@ 0x40
            
            /* map time (sample index) to X coordinate */
            uint16_t x0 = gx0 + (uint32_t)((uint32_t)(i-1) * (gw-1) / (points-1));
 8001bda:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 8001bde:	3b01      	subs	r3, #1
 8001be0:	461a      	mov	r2, r3
 8001be2:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8001be6:	3b01      	subs	r3, #1
 8001be8:	fb02 f303 	mul.w	r3, r2, r3
 8001bec:	f8b7 2052 	ldrh.w	r2, [r7, #82]	@ 0x52
 8001bf0:	3a01      	subs	r2, #1
 8001bf2:	fbb3 f3f2 	udiv	r3, r3, r2
 8001bf6:	b29a      	uxth	r2, r3
 8001bf8:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 8001bfc:	4413      	add	r3, r2
 8001bfe:	87fb      	strh	r3, [r7, #62]	@ 0x3e
            uint16_t x1 = gx0 + (uint32_t)((uint32_t)(i) * (gw-1) / (points-1));
 8001c00:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 8001c04:	f8b7 2056 	ldrh.w	r2, [r7, #86]	@ 0x56
 8001c08:	3a01      	subs	r2, #1
 8001c0a:	fb02 f303 	mul.w	r3, r2, r3
 8001c0e:	f8b7 2052 	ldrh.w	r2, [r7, #82]	@ 0x52
 8001c12:	3a01      	subs	r2, #1
 8001c14:	fbb3 f3f2 	udiv	r3, r3, r2
 8001c18:	b29a      	uxth	r2, r3
 8001c1a:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 8001c1e:	4413      	add	r3, r2
 8001c20:	87bb      	strh	r3, [r7, #60]	@ 0x3c
            
            /* map power values to Y coordinate (inverted) */
            float norm_prev = (prev - minv) / (maxv - minv);
 8001c22:	ed97 7a11 	vldr	s14, [r7, #68]	@ 0x44
 8001c26:	edd7 7a22 	vldr	s15, [r7, #136]	@ 0x88
 8001c2a:	ee77 6a67 	vsub.f32	s13, s14, s15
 8001c2e:	ed97 7a23 	vldr	s14, [r7, #140]	@ 0x8c
 8001c32:	edd7 7a22 	vldr	s15, [r7, #136]	@ 0x88
 8001c36:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001c3a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001c3e:	edc7 7a1b 	vstr	s15, [r7, #108]	@ 0x6c
            float norm_cur = (cur - minv) / (maxv - minv);
 8001c42:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 8001c46:	edd7 7a22 	vldr	s15, [r7, #136]	@ 0x88
 8001c4a:	ee77 6a67 	vsub.f32	s13, s14, s15
 8001c4e:	ed97 7a23 	vldr	s14, [r7, #140]	@ 0x8c
 8001c52:	edd7 7a22 	vldr	s15, [r7, #136]	@ 0x88
 8001c56:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001c5a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001c5e:	edc7 7a1a 	vstr	s15, [r7, #104]	@ 0x68
            
            if (norm_prev < 0) norm_prev = 0;
 8001c62:	edd7 7a1b 	vldr	s15, [r7, #108]	@ 0x6c
 8001c66:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001c6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c6e:	d502      	bpl.n	8001c76 <graph_render+0x562>
 8001c70:	f04f 0300 	mov.w	r3, #0
 8001c74:	66fb      	str	r3, [r7, #108]	@ 0x6c
            if (norm_prev > 1) norm_prev = 1;
 8001c76:	edd7 7a1b 	vldr	s15, [r7, #108]	@ 0x6c
 8001c7a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001c7e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001c82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c86:	dd02      	ble.n	8001c8e <graph_render+0x57a>
 8001c88:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8001c8c:	66fb      	str	r3, [r7, #108]	@ 0x6c
            if (norm_cur < 0) norm_cur = 0;
 8001c8e:	edd7 7a1a 	vldr	s15, [r7, #104]	@ 0x68
 8001c92:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001c96:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c9a:	d502      	bpl.n	8001ca2 <graph_render+0x58e>
 8001c9c:	f04f 0300 	mov.w	r3, #0
 8001ca0:	66bb      	str	r3, [r7, #104]	@ 0x68
            if (norm_cur > 1) norm_cur = 1;
 8001ca2:	edd7 7a1a 	vldr	s15, [r7, #104]	@ 0x68
 8001ca6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001caa:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001cae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001cb2:	dd02      	ble.n	8001cba <graph_render+0x5a6>
 8001cb4:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8001cb8:	66bb      	str	r3, [r7, #104]	@ 0x68
            
            uint16_t y0 = gy0 + gh - 1 - (uint16_t)(norm_prev * (gh - 1));
 8001cba:	f8b7 2058 	ldrh.w	r2, [r7, #88]	@ 0x58
 8001cbe:	f8b7 3054 	ldrh.w	r3, [r7, #84]	@ 0x54
 8001cc2:	4413      	add	r3, r2
 8001cc4:	b29a      	uxth	r2, r3
 8001cc6:	f8b7 3054 	ldrh.w	r3, [r7, #84]	@ 0x54
 8001cca:	3b01      	subs	r3, #1
 8001ccc:	ee07 3a90 	vmov	s15, r3
 8001cd0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001cd4:	edd7 7a1b 	vldr	s15, [r7, #108]	@ 0x6c
 8001cd8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001cdc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001ce0:	ee17 3a90 	vmov	r3, s15
 8001ce4:	b29b      	uxth	r3, r3
 8001ce6:	1ad3      	subs	r3, r2, r3
 8001ce8:	b29b      	uxth	r3, r3
 8001cea:	3b01      	subs	r3, #1
 8001cec:	877b      	strh	r3, [r7, #58]	@ 0x3a
            uint16_t y1 = gy0 + gh - 1 - (uint16_t)(norm_cur * (gh - 1));
 8001cee:	f8b7 2058 	ldrh.w	r2, [r7, #88]	@ 0x58
 8001cf2:	f8b7 3054 	ldrh.w	r3, [r7, #84]	@ 0x54
 8001cf6:	4413      	add	r3, r2
 8001cf8:	b29a      	uxth	r2, r3
 8001cfa:	f8b7 3054 	ldrh.w	r3, [r7, #84]	@ 0x54
 8001cfe:	3b01      	subs	r3, #1
 8001d00:	ee07 3a90 	vmov	s15, r3
 8001d04:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001d08:	edd7 7a1a 	vldr	s15, [r7, #104]	@ 0x68
 8001d0c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001d10:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001d14:	ee17 3a90 	vmov	r3, s15
 8001d18:	b29b      	uxth	r3, r3
 8001d1a:	1ad3      	subs	r3, r2, r3
 8001d1c:	b29b      	uxth	r3, r3
 8001d1e:	3b01      	subs	r3, #1
 8001d20:	873b      	strh	r3, [r7, #56]	@ 0x38
            
            /* draw line segment */
            lcd_DrawLine(x0, y0, x1, y1, GRAPH_LINE_COLOR);
 8001d22:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8001d24:	8fba      	ldrh	r2, [r7, #60]	@ 0x3c
 8001d26:	8f79      	ldrh	r1, [r7, #58]	@ 0x3a
 8001d28:	8ff8      	ldrh	r0, [r7, #62]	@ 0x3e
 8001d2a:	f44f 64fc 	mov.w	r4, #2016	@ 0x7e0
 8001d2e:	9400      	str	r4, [sp, #0]
 8001d30:	f000 fa75 	bl	800221e <lcd_DrawLine>
        for (uint16_t i = 1; i < points; ++i) {
 8001d34:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 8001d38:	3301      	adds	r3, #1
 8001d3a:	f8a7 3072 	strh.w	r3, [r7, #114]	@ 0x72
 8001d3e:	f8b7 2072 	ldrh.w	r2, [r7, #114]	@ 0x72
 8001d42:	f8b7 3052 	ldrh.w	r3, [r7, #82]	@ 0x52
 8001d46:	429a      	cmp	r2, r3
 8001d48:	f4ff af38 	bcc.w	8001bbc <graph_render+0x4a8>
        }
        
        /* draw dots at data points for clarity */
        for (uint16_t i = 0; i < points; i += (points > 30 ? 5 : 1)) {
 8001d4c:	2300      	movs	r3, #0
 8001d4e:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
 8001d52:	e076      	b.n	8001e42 <graph_render+0x72e>
 8001d54:	20000394 	.word	0x20000394
 8001d58:	66666667 	.word	0x66666667
 8001d5c:	20000392 	.word	0x20000392
            float val = get_sample_at(i);
 8001d60:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 8001d64:	4618      	mov	r0, r3
 8001d66:	f7ff fc27 	bl	80015b8 <get_sample_at>
 8001d6a:	ed87 0a13 	vstr	s0, [r7, #76]	@ 0x4c
            uint16_t px = gx0 + (uint32_t)((uint32_t)i * (gw-1) / (points-1));
 8001d6e:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 8001d72:	f8b7 2056 	ldrh.w	r2, [r7, #86]	@ 0x56
 8001d76:	3a01      	subs	r2, #1
 8001d78:	fb02 f303 	mul.w	r3, r2, r3
 8001d7c:	f8b7 2052 	ldrh.w	r2, [r7, #82]	@ 0x52
 8001d80:	3a01      	subs	r2, #1
 8001d82:	fbb3 f3f2 	udiv	r3, r3, r2
 8001d86:	b29a      	uxth	r2, r3
 8001d88:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 8001d8c:	4413      	add	r3, r2
 8001d8e:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
            float normalized = (val - minv) / (maxv - minv);
 8001d92:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 8001d96:	edd7 7a22 	vldr	s15, [r7, #136]	@ 0x88
 8001d9a:	ee77 6a67 	vsub.f32	s13, s14, s15
 8001d9e:	ed97 7a23 	vldr	s14, [r7, #140]	@ 0x8c
 8001da2:	edd7 7a22 	vldr	s15, [r7, #136]	@ 0x88
 8001da6:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001daa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001dae:	edc7 7a18 	vstr	s15, [r7, #96]	@ 0x60
            if (normalized < 0) normalized = 0;
 8001db2:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 8001db6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001dba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001dbe:	d502      	bpl.n	8001dc6 <graph_render+0x6b2>
 8001dc0:	f04f 0300 	mov.w	r3, #0
 8001dc4:	663b      	str	r3, [r7, #96]	@ 0x60
            if (normalized > 1) normalized = 1;
 8001dc6:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 8001dca:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001dce:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001dd2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001dd6:	dd02      	ble.n	8001dde <graph_render+0x6ca>
 8001dd8:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8001ddc:	663b      	str	r3, [r7, #96]	@ 0x60
            uint16_t py = gy0 + gh - 1 - (uint16_t)(normalized * (gh - 1));
 8001dde:	f8b7 2058 	ldrh.w	r2, [r7, #88]	@ 0x58
 8001de2:	f8b7 3054 	ldrh.w	r3, [r7, #84]	@ 0x54
 8001de6:	4413      	add	r3, r2
 8001de8:	b29a      	uxth	r2, r3
 8001dea:	f8b7 3054 	ldrh.w	r3, [r7, #84]	@ 0x54
 8001dee:	3b01      	subs	r3, #1
 8001df0:	ee07 3a90 	vmov	s15, r3
 8001df4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001df8:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 8001dfc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001e00:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001e04:	ee17 3a90 	vmov	r3, s15
 8001e08:	b29b      	uxth	r3, r3
 8001e0a:	1ad3      	subs	r3, r2, r3
 8001e0c:	b29b      	uxth	r3, r3
 8001e0e:	3b01      	subs	r3, #1
 8001e10:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
            lcd_DrawCircle(px, py, GRAPH_LINE_COLOR, 1, 1);
 8001e14:	f8b7 004a 	ldrh.w	r0, [r7, #74]	@ 0x4a
 8001e18:	f8b7 1048 	ldrh.w	r1, [r7, #72]	@ 0x48
 8001e1c:	2301      	movs	r3, #1
 8001e1e:	9300      	str	r3, [sp, #0]
 8001e20:	2301      	movs	r3, #1
 8001e22:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 8001e26:	f000 fe00 	bl	8002a2a <lcd_DrawCircle>
        for (uint16_t i = 0; i < points; i += (points > 30 ? 5 : 1)) {
 8001e2a:	f8b7 3052 	ldrh.w	r3, [r7, #82]	@ 0x52
 8001e2e:	2b1e      	cmp	r3, #30
 8001e30:	d901      	bls.n	8001e36 <graph_render+0x722>
 8001e32:	2205      	movs	r2, #5
 8001e34:	e000      	b.n	8001e38 <graph_render+0x724>
 8001e36:	2201      	movs	r2, #1
 8001e38:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 8001e3c:	4413      	add	r3, r2
 8001e3e:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
 8001e42:	f8b7 2066 	ldrh.w	r2, [r7, #102]	@ 0x66
 8001e46:	f8b7 3052 	ldrh.w	r3, [r7, #82]	@ 0x52
 8001e4a:	429a      	cmp	r2, r3
 8001e4c:	d388      	bcc.n	8001d60 <graph_render+0x64c>
        }
    }

    /* show current (latest) value below graph - mode 1 for visibility */
    float latest = get_sample_at(sample_count - 1);
 8001e4e:	4b36      	ldr	r3, [pc, #216]	@ (8001f28 <graph_render+0x814>)
 8001e50:	881b      	ldrh	r3, [r3, #0]
 8001e52:	3b01      	subs	r3, #1
 8001e54:	4618      	mov	r0, r3
 8001e56:	f7ff fbaf 	bl	80015b8 <get_sample_at>
 8001e5a:	ed87 0a0b 	vstr	s0, [r7, #44]	@ 0x2c
    lcd_ShowStr(gx0, gy0 + gh + 5, "Current:", GRAPH_VALUE_COLOR, GRAPH_BG_COLOR, 12, 1);
 8001e5e:	f8b7 2058 	ldrh.w	r2, [r7, #88]	@ 0x58
 8001e62:	f8b7 3054 	ldrh.w	r3, [r7, #84]	@ 0x54
 8001e66:	4413      	add	r3, r2
 8001e68:	b29b      	uxth	r3, r3
 8001e6a:	3305      	adds	r3, #5
 8001e6c:	b299      	uxth	r1, r3
 8001e6e:	f8b7 005a 	ldrh.w	r0, [r7, #90]	@ 0x5a
 8001e72:	2301      	movs	r3, #1
 8001e74:	9302      	str	r3, [sp, #8]
 8001e76:	230c      	movs	r3, #12
 8001e78:	9301      	str	r3, [sp, #4]
 8001e7a:	2300      	movs	r3, #0
 8001e7c:	9300      	str	r3, [sp, #0]
 8001e7e:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 8001e82:	4a2a      	ldr	r2, [pc, #168]	@ (8001f2c <graph_render+0x818>)
 8001e84:	f000 fe3e 	bl	8002b04 <lcd_ShowStr>
    lcd_ShowFloatNum(gx0 + 55, gy0 + gh + 5, latest, 4, GRAPH_VALUE_COLOR, GRAPH_BG_COLOR, 12);
 8001e88:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 8001e8c:	3337      	adds	r3, #55	@ 0x37
 8001e8e:	b298      	uxth	r0, r3
 8001e90:	f8b7 2058 	ldrh.w	r2, [r7, #88]	@ 0x58
 8001e94:	f8b7 3054 	ldrh.w	r3, [r7, #84]	@ 0x54
 8001e98:	4413      	add	r3, r2
 8001e9a:	b29b      	uxth	r3, r3
 8001e9c:	3305      	adds	r3, #5
 8001e9e:	b299      	uxth	r1, r3
 8001ea0:	230c      	movs	r3, #12
 8001ea2:	9301      	str	r3, [sp, #4]
 8001ea4:	2300      	movs	r3, #0
 8001ea6:	9300      	str	r3, [sp, #0]
 8001ea8:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 8001eac:	2204      	movs	r2, #4
 8001eae:	ed97 0a0b 	vldr	s0, [r7, #44]	@ 0x2c
 8001eb2:	f000 fb25 	bl	8002500 <lcd_ShowFloatNum>
    lcd_ShowStr(gx0 + 95, gy0 + gh + 5, "W", GRAPH_VALUE_COLOR, GRAPH_BG_COLOR, 12, 1);
 8001eb6:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 8001eba:	335f      	adds	r3, #95	@ 0x5f
 8001ebc:	b298      	uxth	r0, r3
 8001ebe:	f8b7 2058 	ldrh.w	r2, [r7, #88]	@ 0x58
 8001ec2:	f8b7 3054 	ldrh.w	r3, [r7, #84]	@ 0x54
 8001ec6:	4413      	add	r3, r2
 8001ec8:	b29b      	uxth	r3, r3
 8001eca:	3305      	adds	r3, #5
 8001ecc:	b299      	uxth	r1, r3
 8001ece:	2301      	movs	r3, #1
 8001ed0:	9302      	str	r3, [sp, #8]
 8001ed2:	230c      	movs	r3, #12
 8001ed4:	9301      	str	r3, [sp, #4]
 8001ed6:	2300      	movs	r3, #0
 8001ed8:	9300      	str	r3, [sp, #0]
 8001eda:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 8001ede:	4a14      	ldr	r2, [pc, #80]	@ (8001f30 <graph_render+0x81c>)
 8001ee0:	f000 fe10 	bl	8002b04 <lcd_ShowStr>
    
    /* show sample count and time info */
    char info[32];
    sprintf(info, "%d samples", sample_count);
 8001ee4:	4b10      	ldr	r3, [pc, #64]	@ (8001f28 <graph_render+0x814>)
 8001ee6:	881b      	ldrh	r3, [r3, #0]
 8001ee8:	461a      	mov	r2, r3
 8001eea:	463b      	mov	r3, r7
 8001eec:	4911      	ldr	r1, [pc, #68]	@ (8001f34 <graph_render+0x820>)
 8001eee:	4618      	mov	r0, r3
 8001ef0:	f007 f8aa 	bl	8009048 <siprintf>
    lcd_ShowStr(gx0 + gw - 70, gy0 - 12, info, GRAPH_TEXT_COLOR, GRAPH_BG_COLOR, 12, 1);
 8001ef4:	f8b7 205a 	ldrh.w	r2, [r7, #90]	@ 0x5a
 8001ef8:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8001efc:	4413      	add	r3, r2
 8001efe:	b29b      	uxth	r3, r3
 8001f00:	3b46      	subs	r3, #70	@ 0x46
 8001f02:	b298      	uxth	r0, r3
 8001f04:	f8b7 3058 	ldrh.w	r3, [r7, #88]	@ 0x58
 8001f08:	3b0c      	subs	r3, #12
 8001f0a:	b299      	uxth	r1, r3
 8001f0c:	463a      	mov	r2, r7
 8001f0e:	2301      	movs	r3, #1
 8001f10:	9302      	str	r3, [sp, #8]
 8001f12:	230c      	movs	r3, #12
 8001f14:	9301      	str	r3, [sp, #4]
 8001f16:	2300      	movs	r3, #0
 8001f18:	9300      	str	r3, [sp, #0]
 8001f1a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001f1e:	f000 fdf1 	bl	8002b04 <lcd_ShowStr>
}
 8001f22:	3794      	adds	r7, #148	@ 0x94
 8001f24:	46bd      	mov	sp, r7
 8001f26:	bd90      	pop	{r4, r7, pc}
 8001f28:	20000392 	.word	0x20000392
 8001f2c:	080099c4 	.word	0x080099c4
 8001f30:	080099b0 	.word	0x080099b0
 8001f34:	080099d0 	.word	0x080099d0

08001f38 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001f38:	b580      	push	{r7, lr}
 8001f3a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001f3c:	4b12      	ldr	r3, [pc, #72]	@ (8001f88 <MX_I2C1_Init+0x50>)
 8001f3e:	4a13      	ldr	r2, [pc, #76]	@ (8001f8c <MX_I2C1_Init+0x54>)
 8001f40:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001f42:	4b11      	ldr	r3, [pc, #68]	@ (8001f88 <MX_I2C1_Init+0x50>)
 8001f44:	4a12      	ldr	r2, [pc, #72]	@ (8001f90 <MX_I2C1_Init+0x58>)
 8001f46:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001f48:	4b0f      	ldr	r3, [pc, #60]	@ (8001f88 <MX_I2C1_Init+0x50>)
 8001f4a:	2200      	movs	r2, #0
 8001f4c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001f4e:	4b0e      	ldr	r3, [pc, #56]	@ (8001f88 <MX_I2C1_Init+0x50>)
 8001f50:	2200      	movs	r2, #0
 8001f52:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001f54:	4b0c      	ldr	r3, [pc, #48]	@ (8001f88 <MX_I2C1_Init+0x50>)
 8001f56:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001f5a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001f5c:	4b0a      	ldr	r3, [pc, #40]	@ (8001f88 <MX_I2C1_Init+0x50>)
 8001f5e:	2200      	movs	r2, #0
 8001f60:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001f62:	4b09      	ldr	r3, [pc, #36]	@ (8001f88 <MX_I2C1_Init+0x50>)
 8001f64:	2200      	movs	r2, #0
 8001f66:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001f68:	4b07      	ldr	r3, [pc, #28]	@ (8001f88 <MX_I2C1_Init+0x50>)
 8001f6a:	2200      	movs	r2, #0
 8001f6c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001f6e:	4b06      	ldr	r3, [pc, #24]	@ (8001f88 <MX_I2C1_Init+0x50>)
 8001f70:	2200      	movs	r2, #0
 8001f72:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001f74:	4804      	ldr	r0, [pc, #16]	@ (8001f88 <MX_I2C1_Init+0x50>)
 8001f76:	f003 f807 	bl	8004f88 <HAL_I2C_Init>
 8001f7a:	4603      	mov	r3, r0
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d001      	beq.n	8001f84 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001f80:	f000 ffac 	bl	8002edc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001f84:	bf00      	nop
 8001f86:	bd80      	pop	{r7, pc}
 8001f88:	200003a0 	.word	0x200003a0
 8001f8c:	40005400 	.word	0x40005400
 8001f90:	000186a0 	.word	0x000186a0

08001f94 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001f94:	b580      	push	{r7, lr}
 8001f96:	b08a      	sub	sp, #40	@ 0x28
 8001f98:	af00      	add	r7, sp, #0
 8001f9a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f9c:	f107 0314 	add.w	r3, r7, #20
 8001fa0:	2200      	movs	r2, #0
 8001fa2:	601a      	str	r2, [r3, #0]
 8001fa4:	605a      	str	r2, [r3, #4]
 8001fa6:	609a      	str	r2, [r3, #8]
 8001fa8:	60da      	str	r2, [r3, #12]
 8001faa:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	4a19      	ldr	r2, [pc, #100]	@ (8002018 <HAL_I2C_MspInit+0x84>)
 8001fb2:	4293      	cmp	r3, r2
 8001fb4:	d12b      	bne.n	800200e <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001fb6:	2300      	movs	r3, #0
 8001fb8:	613b      	str	r3, [r7, #16]
 8001fba:	4b18      	ldr	r3, [pc, #96]	@ (800201c <HAL_I2C_MspInit+0x88>)
 8001fbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fbe:	4a17      	ldr	r2, [pc, #92]	@ (800201c <HAL_I2C_MspInit+0x88>)
 8001fc0:	f043 0302 	orr.w	r3, r3, #2
 8001fc4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001fc6:	4b15      	ldr	r3, [pc, #84]	@ (800201c <HAL_I2C_MspInit+0x88>)
 8001fc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fca:	f003 0302 	and.w	r3, r3, #2
 8001fce:	613b      	str	r3, [r7, #16]
 8001fd0:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001fd2:	23c0      	movs	r3, #192	@ 0xc0
 8001fd4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001fd6:	2312      	movs	r3, #18
 8001fd8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fda:	2300      	movs	r3, #0
 8001fdc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001fde:	2303      	movs	r3, #3
 8001fe0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001fe2:	2304      	movs	r3, #4
 8001fe4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001fe6:	f107 0314 	add.w	r3, r7, #20
 8001fea:	4619      	mov	r1, r3
 8001fec:	480c      	ldr	r0, [pc, #48]	@ (8002020 <HAL_I2C_MspInit+0x8c>)
 8001fee:	f002 fdfb 	bl	8004be8 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001ff2:	2300      	movs	r3, #0
 8001ff4:	60fb      	str	r3, [r7, #12]
 8001ff6:	4b09      	ldr	r3, [pc, #36]	@ (800201c <HAL_I2C_MspInit+0x88>)
 8001ff8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ffa:	4a08      	ldr	r2, [pc, #32]	@ (800201c <HAL_I2C_MspInit+0x88>)
 8001ffc:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002000:	6413      	str	r3, [r2, #64]	@ 0x40
 8002002:	4b06      	ldr	r3, [pc, #24]	@ (800201c <HAL_I2C_MspInit+0x88>)
 8002004:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002006:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800200a:	60fb      	str	r3, [r7, #12]
 800200c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 800200e:	bf00      	nop
 8002010:	3728      	adds	r7, #40	@ 0x28
 8002012:	46bd      	mov	sp, r7
 8002014:	bd80      	pop	{r7, pc}
 8002016:	bf00      	nop
 8002018:	40005400 	.word	0x40005400
 800201c:	40023800 	.word	0x40023800
 8002020:	40020400 	.word	0x40020400

08002024 <LCD_WR_REG>:
unsigned char s[50];

_lcd_dev lcddev;

void LCD_WR_REG(uint16_t reg)
{
 8002024:	b480      	push	{r7}
 8002026:	b083      	sub	sp, #12
 8002028:	af00      	add	r7, sp, #0
 800202a:	4603      	mov	r3, r0
 800202c:	80fb      	strh	r3, [r7, #6]
	LCD->LCD_REG=reg;
 800202e:	4a04      	ldr	r2, [pc, #16]	@ (8002040 <LCD_WR_REG+0x1c>)
 8002030:	88fb      	ldrh	r3, [r7, #6]
 8002032:	8013      	strh	r3, [r2, #0]
}
 8002034:	bf00      	nop
 8002036:	370c      	adds	r7, #12
 8002038:	46bd      	mov	sp, r7
 800203a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800203e:	4770      	bx	lr
 8002040:	600ffffe 	.word	0x600ffffe

08002044 <LCD_WR_DATA>:

void LCD_WR_DATA(uint16_t data)
{
 8002044:	b480      	push	{r7}
 8002046:	b083      	sub	sp, #12
 8002048:	af00      	add	r7, sp, #0
 800204a:	4603      	mov	r3, r0
 800204c:	80fb      	strh	r3, [r7, #6]
	LCD->LCD_RAM=data;
 800204e:	4a04      	ldr	r2, [pc, #16]	@ (8002060 <LCD_WR_DATA+0x1c>)
 8002050:	88fb      	ldrh	r3, [r7, #6]
 8002052:	8053      	strh	r3, [r2, #2]
}
 8002054:	bf00      	nop
 8002056:	370c      	adds	r7, #12
 8002058:	46bd      	mov	sp, r7
 800205a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800205e:	4770      	bx	lr
 8002060:	600ffffe 	.word	0x600ffffe

08002064 <LCD_RD_DATA>:

uint16_t LCD_RD_DATA(void)
{
 8002064:	b480      	push	{r7}
 8002066:	b083      	sub	sp, #12
 8002068:	af00      	add	r7, sp, #0
	__IO uint16_t ram;
	ram=LCD->LCD_RAM;
 800206a:	4b06      	ldr	r3, [pc, #24]	@ (8002084 <LCD_RD_DATA+0x20>)
 800206c:	885b      	ldrh	r3, [r3, #2]
 800206e:	b29b      	uxth	r3, r3
 8002070:	80fb      	strh	r3, [r7, #6]
	return ram;
 8002072:	88fb      	ldrh	r3, [r7, #6]
 8002074:	b29b      	uxth	r3, r3
}
 8002076:	4618      	mov	r0, r3
 8002078:	370c      	adds	r7, #12
 800207a:	46bd      	mov	sp, r7
 800207c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002080:	4770      	bx	lr
 8002082:	bf00      	nop
 8002084:	600ffffe 	.word	0x600ffffe

08002088 <lcd_AddressSet>:


void lcd_AddressSet(uint16_t x1,uint16_t y1,uint16_t x2,uint16_t y2)
{
 8002088:	b590      	push	{r4, r7, lr}
 800208a:	b083      	sub	sp, #12
 800208c:	af00      	add	r7, sp, #0
 800208e:	4604      	mov	r4, r0
 8002090:	4608      	mov	r0, r1
 8002092:	4611      	mov	r1, r2
 8002094:	461a      	mov	r2, r3
 8002096:	4623      	mov	r3, r4
 8002098:	80fb      	strh	r3, [r7, #6]
 800209a:	4603      	mov	r3, r0
 800209c:	80bb      	strh	r3, [r7, #4]
 800209e:	460b      	mov	r3, r1
 80020a0:	807b      	strh	r3, [r7, #2]
 80020a2:	4613      	mov	r3, r2
 80020a4:	803b      	strh	r3, [r7, #0]
		LCD_WR_REG(0x2a);
 80020a6:	202a      	movs	r0, #42	@ 0x2a
 80020a8:	f7ff ffbc 	bl	8002024 <LCD_WR_REG>
		LCD_WR_DATA(x1>>8);
 80020ac:	88fb      	ldrh	r3, [r7, #6]
 80020ae:	0a1b      	lsrs	r3, r3, #8
 80020b0:	b29b      	uxth	r3, r3
 80020b2:	4618      	mov	r0, r3
 80020b4:	f7ff ffc6 	bl	8002044 <LCD_WR_DATA>
		LCD_WR_DATA(x1&0xff);
 80020b8:	88fb      	ldrh	r3, [r7, #6]
 80020ba:	b2db      	uxtb	r3, r3
 80020bc:	b29b      	uxth	r3, r3
 80020be:	4618      	mov	r0, r3
 80020c0:	f7ff ffc0 	bl	8002044 <LCD_WR_DATA>
		LCD_WR_DATA(x2>>8);
 80020c4:	887b      	ldrh	r3, [r7, #2]
 80020c6:	0a1b      	lsrs	r3, r3, #8
 80020c8:	b29b      	uxth	r3, r3
 80020ca:	4618      	mov	r0, r3
 80020cc:	f7ff ffba 	bl	8002044 <LCD_WR_DATA>
		LCD_WR_DATA(x2&0xff);
 80020d0:	887b      	ldrh	r3, [r7, #2]
 80020d2:	b2db      	uxtb	r3, r3
 80020d4:	b29b      	uxth	r3, r3
 80020d6:	4618      	mov	r0, r3
 80020d8:	f7ff ffb4 	bl	8002044 <LCD_WR_DATA>
		LCD_WR_REG(0x2b);
 80020dc:	202b      	movs	r0, #43	@ 0x2b
 80020de:	f7ff ffa1 	bl	8002024 <LCD_WR_REG>
		LCD_WR_DATA(y1>>8);
 80020e2:	88bb      	ldrh	r3, [r7, #4]
 80020e4:	0a1b      	lsrs	r3, r3, #8
 80020e6:	b29b      	uxth	r3, r3
 80020e8:	4618      	mov	r0, r3
 80020ea:	f7ff ffab 	bl	8002044 <LCD_WR_DATA>
		LCD_WR_DATA(y1&0xff);
 80020ee:	88bb      	ldrh	r3, [r7, #4]
 80020f0:	b2db      	uxtb	r3, r3
 80020f2:	b29b      	uxth	r3, r3
 80020f4:	4618      	mov	r0, r3
 80020f6:	f7ff ffa5 	bl	8002044 <LCD_WR_DATA>
		LCD_WR_DATA(y2>>8);
 80020fa:	883b      	ldrh	r3, [r7, #0]
 80020fc:	0a1b      	lsrs	r3, r3, #8
 80020fe:	b29b      	uxth	r3, r3
 8002100:	4618      	mov	r0, r3
 8002102:	f7ff ff9f 	bl	8002044 <LCD_WR_DATA>
		LCD_WR_DATA(y2&0xff);
 8002106:	883b      	ldrh	r3, [r7, #0]
 8002108:	b2db      	uxtb	r3, r3
 800210a:	b29b      	uxth	r3, r3
 800210c:	4618      	mov	r0, r3
 800210e:	f7ff ff99 	bl	8002044 <LCD_WR_DATA>
		LCD_WR_REG(0x2c);
 8002112:	202c      	movs	r0, #44	@ 0x2c
 8002114:	f7ff ff86 	bl	8002024 <LCD_WR_REG>
}
 8002118:	bf00      	nop
 800211a:	370c      	adds	r7, #12
 800211c:	46bd      	mov	sp, r7
 800211e:	bd90      	pop	{r4, r7, pc}

08002120 <lcd_Clear>:
  * @brief  Fill all pixels with a color
  * @param  color Color to fill the screen
  * @retval None
  */
void lcd_Clear(uint16_t color) //
{
 8002120:	b580      	push	{r7, lr}
 8002122:	b084      	sub	sp, #16
 8002124:	af00      	add	r7, sp, #0
 8002126:	4603      	mov	r3, r0
 8002128:	80fb      	strh	r3, [r7, #6]
	uint16_t i,j;
	lcd_AddressSet(0,0,lcddev.width-1,lcddev.height-1);
 800212a:	4b15      	ldr	r3, [pc, #84]	@ (8002180 <lcd_Clear+0x60>)
 800212c:	881b      	ldrh	r3, [r3, #0]
 800212e:	3b01      	subs	r3, #1
 8002130:	b29a      	uxth	r2, r3
 8002132:	4b13      	ldr	r3, [pc, #76]	@ (8002180 <lcd_Clear+0x60>)
 8002134:	885b      	ldrh	r3, [r3, #2]
 8002136:	3b01      	subs	r3, #1
 8002138:	b29b      	uxth	r3, r3
 800213a:	2100      	movs	r1, #0
 800213c:	2000      	movs	r0, #0
 800213e:	f7ff ffa3 	bl	8002088 <lcd_AddressSet>
	for(i=0;i<lcddev.width;i++)
 8002142:	2300      	movs	r3, #0
 8002144:	81fb      	strh	r3, [r7, #14]
 8002146:	e011      	b.n	800216c <lcd_Clear+0x4c>
	{
		for(j=0;j<lcddev.height;j++)
 8002148:	2300      	movs	r3, #0
 800214a:	81bb      	strh	r3, [r7, #12]
 800214c:	e006      	b.n	800215c <lcd_Clear+0x3c>
		{
			LCD_WR_DATA(color);
 800214e:	88fb      	ldrh	r3, [r7, #6]
 8002150:	4618      	mov	r0, r3
 8002152:	f7ff ff77 	bl	8002044 <LCD_WR_DATA>
		for(j=0;j<lcddev.height;j++)
 8002156:	89bb      	ldrh	r3, [r7, #12]
 8002158:	3301      	adds	r3, #1
 800215a:	81bb      	strh	r3, [r7, #12]
 800215c:	4b08      	ldr	r3, [pc, #32]	@ (8002180 <lcd_Clear+0x60>)
 800215e:	885b      	ldrh	r3, [r3, #2]
 8002160:	89ba      	ldrh	r2, [r7, #12]
 8002162:	429a      	cmp	r2, r3
 8002164:	d3f3      	bcc.n	800214e <lcd_Clear+0x2e>
	for(i=0;i<lcddev.width;i++)
 8002166:	89fb      	ldrh	r3, [r7, #14]
 8002168:	3301      	adds	r3, #1
 800216a:	81fb      	strh	r3, [r7, #14]
 800216c:	4b04      	ldr	r3, [pc, #16]	@ (8002180 <lcd_Clear+0x60>)
 800216e:	881b      	ldrh	r3, [r3, #0]
 8002170:	89fa      	ldrh	r2, [r7, #14]
 8002172:	429a      	cmp	r2, r3
 8002174:	d3e8      	bcc.n	8002148 <lcd_Clear+0x28>
		}
	}
}
 8002176:	bf00      	nop
 8002178:	bf00      	nop
 800217a:	3710      	adds	r7, #16
 800217c:	46bd      	mov	sp, r7
 800217e:	bd80      	pop	{r7, pc}
 8002180:	200003f4 	.word	0x200003f4

08002184 <lcd_Fill>:
  * @param  yend	End row
  * @param  color Color to fill
  * @retval None
  */
void lcd_Fill(uint16_t xsta,uint16_t ysta,uint16_t xend,uint16_t yend,uint16_t color) //add a hcn = 1 mau car been trogn
{
 8002184:	b590      	push	{r4, r7, lr}
 8002186:	b085      	sub	sp, #20
 8002188:	af00      	add	r7, sp, #0
 800218a:	4604      	mov	r4, r0
 800218c:	4608      	mov	r0, r1
 800218e:	4611      	mov	r1, r2
 8002190:	461a      	mov	r2, r3
 8002192:	4623      	mov	r3, r4
 8002194:	80fb      	strh	r3, [r7, #6]
 8002196:	4603      	mov	r3, r0
 8002198:	80bb      	strh	r3, [r7, #4]
 800219a:	460b      	mov	r3, r1
 800219c:	807b      	strh	r3, [r7, #2]
 800219e:	4613      	mov	r3, r2
 80021a0:	803b      	strh	r3, [r7, #0]
	uint16_t i,j;
	lcd_AddressSet(xsta,ysta,xend-1,yend-1);
 80021a2:	887b      	ldrh	r3, [r7, #2]
 80021a4:	3b01      	subs	r3, #1
 80021a6:	b29a      	uxth	r2, r3
 80021a8:	883b      	ldrh	r3, [r7, #0]
 80021aa:	3b01      	subs	r3, #1
 80021ac:	b29b      	uxth	r3, r3
 80021ae:	88b9      	ldrh	r1, [r7, #4]
 80021b0:	88f8      	ldrh	r0, [r7, #6]
 80021b2:	f7ff ff69 	bl	8002088 <lcd_AddressSet>
	for(i=ysta;i<yend;i++)
 80021b6:	88bb      	ldrh	r3, [r7, #4]
 80021b8:	81fb      	strh	r3, [r7, #14]
 80021ba:	e010      	b.n	80021de <lcd_Fill+0x5a>
	{
		for(j=xsta;j<xend;j++)
 80021bc:	88fb      	ldrh	r3, [r7, #6]
 80021be:	81bb      	strh	r3, [r7, #12]
 80021c0:	e006      	b.n	80021d0 <lcd_Fill+0x4c>
		{
			LCD_WR_DATA(color);
 80021c2:	8c3b      	ldrh	r3, [r7, #32]
 80021c4:	4618      	mov	r0, r3
 80021c6:	f7ff ff3d 	bl	8002044 <LCD_WR_DATA>
		for(j=xsta;j<xend;j++)
 80021ca:	89bb      	ldrh	r3, [r7, #12]
 80021cc:	3301      	adds	r3, #1
 80021ce:	81bb      	strh	r3, [r7, #12]
 80021d0:	89ba      	ldrh	r2, [r7, #12]
 80021d2:	887b      	ldrh	r3, [r7, #2]
 80021d4:	429a      	cmp	r2, r3
 80021d6:	d3f4      	bcc.n	80021c2 <lcd_Fill+0x3e>
	for(i=ysta;i<yend;i++)
 80021d8:	89fb      	ldrh	r3, [r7, #14]
 80021da:	3301      	adds	r3, #1
 80021dc:	81fb      	strh	r3, [r7, #14]
 80021de:	89fa      	ldrh	r2, [r7, #14]
 80021e0:	883b      	ldrh	r3, [r7, #0]
 80021e2:	429a      	cmp	r2, r3
 80021e4:	d3ea      	bcc.n	80021bc <lcd_Fill+0x38>
		}
	}
}
 80021e6:	bf00      	nop
 80021e8:	bf00      	nop
 80021ea:	3714      	adds	r7, #20
 80021ec:	46bd      	mov	sp, r7
 80021ee:	bd90      	pop	{r4, r7, pc}

080021f0 <lcd_DrawPoint>:
  * @param  y Y coordinate
  * @param  color Color to fill
  * @retval None
  */
void lcd_DrawPoint(uint16_t x,uint16_t y,uint16_t color) // 1 ddieemr anhr
{
 80021f0:	b580      	push	{r7, lr}
 80021f2:	b082      	sub	sp, #8
 80021f4:	af00      	add	r7, sp, #0
 80021f6:	4603      	mov	r3, r0
 80021f8:	80fb      	strh	r3, [r7, #6]
 80021fa:	460b      	mov	r3, r1
 80021fc:	80bb      	strh	r3, [r7, #4]
 80021fe:	4613      	mov	r3, r2
 8002200:	807b      	strh	r3, [r7, #2]
	lcd_AddressSet(x,y,x,y);//
 8002202:	88bb      	ldrh	r3, [r7, #4]
 8002204:	88fa      	ldrh	r2, [r7, #6]
 8002206:	88b9      	ldrh	r1, [r7, #4]
 8002208:	88f8      	ldrh	r0, [r7, #6]
 800220a:	f7ff ff3d 	bl	8002088 <lcd_AddressSet>
	LCD_WR_DATA(color);
 800220e:	887b      	ldrh	r3, [r7, #2]
 8002210:	4618      	mov	r0, r3
 8002212:	f7ff ff17 	bl	8002044 <LCD_WR_DATA>
}
 8002216:	bf00      	nop
 8002218:	3708      	adds	r7, #8
 800221a:	46bd      	mov	sp, r7
 800221c:	bd80      	pop	{r7, pc}

0800221e <lcd_DrawLine>:
  * @param  y2 Y coordinate of end point
  * @param  color Color to fill
  * @retval None
  */
void lcd_DrawLine(uint16_t x1,uint16_t y1,uint16_t x2,uint16_t y2,uint16_t color) // ve duong
{
 800221e:	b590      	push	{r4, r7, lr}
 8002220:	b08d      	sub	sp, #52	@ 0x34
 8002222:	af00      	add	r7, sp, #0
 8002224:	4604      	mov	r4, r0
 8002226:	4608      	mov	r0, r1
 8002228:	4611      	mov	r1, r2
 800222a:	461a      	mov	r2, r3
 800222c:	4623      	mov	r3, r4
 800222e:	80fb      	strh	r3, [r7, #6]
 8002230:	4603      	mov	r3, r0
 8002232:	80bb      	strh	r3, [r7, #4]
 8002234:	460b      	mov	r3, r1
 8002236:	807b      	strh	r3, [r7, #2]
 8002238:	4613      	mov	r3, r2
 800223a:	803b      	strh	r3, [r7, #0]
	uint16_t t;
	int xerr=0,yerr=0,delta_x,delta_y,distance;
 800223c:	2300      	movs	r3, #0
 800223e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002240:	2300      	movs	r3, #0
 8002242:	627b      	str	r3, [r7, #36]	@ 0x24
	int incx,incy,uRow,uCol;
	delta_x=x2-x1;
 8002244:	887a      	ldrh	r2, [r7, #2]
 8002246:	88fb      	ldrh	r3, [r7, #6]
 8002248:	1ad3      	subs	r3, r2, r3
 800224a:	623b      	str	r3, [r7, #32]
	delta_y=y2-y1;
 800224c:	883a      	ldrh	r2, [r7, #0]
 800224e:	88bb      	ldrh	r3, [r7, #4]
 8002250:	1ad3      	subs	r3, r2, r3
 8002252:	61fb      	str	r3, [r7, #28]
	uRow=x1;
 8002254:	88fb      	ldrh	r3, [r7, #6]
 8002256:	60fb      	str	r3, [r7, #12]
	uCol=y1;
 8002258:	88bb      	ldrh	r3, [r7, #4]
 800225a:	60bb      	str	r3, [r7, #8]
	if(delta_x>0)incx=1;
 800225c:	6a3b      	ldr	r3, [r7, #32]
 800225e:	2b00      	cmp	r3, #0
 8002260:	dd02      	ble.n	8002268 <lcd_DrawLine+0x4a>
 8002262:	2301      	movs	r3, #1
 8002264:	617b      	str	r3, [r7, #20]
 8002266:	e00b      	b.n	8002280 <lcd_DrawLine+0x62>
	else if (delta_x==0)incx=0;
 8002268:	6a3b      	ldr	r3, [r7, #32]
 800226a:	2b00      	cmp	r3, #0
 800226c:	d102      	bne.n	8002274 <lcd_DrawLine+0x56>
 800226e:	2300      	movs	r3, #0
 8002270:	617b      	str	r3, [r7, #20]
 8002272:	e005      	b.n	8002280 <lcd_DrawLine+0x62>
	else {incx=-1;delta_x=-delta_x;}
 8002274:	f04f 33ff 	mov.w	r3, #4294967295
 8002278:	617b      	str	r3, [r7, #20]
 800227a:	6a3b      	ldr	r3, [r7, #32]
 800227c:	425b      	negs	r3, r3
 800227e:	623b      	str	r3, [r7, #32]
	if(delta_y>0)incy=1;
 8002280:	69fb      	ldr	r3, [r7, #28]
 8002282:	2b00      	cmp	r3, #0
 8002284:	dd02      	ble.n	800228c <lcd_DrawLine+0x6e>
 8002286:	2301      	movs	r3, #1
 8002288:	613b      	str	r3, [r7, #16]
 800228a:	e00b      	b.n	80022a4 <lcd_DrawLine+0x86>
	else if (delta_y==0)incy=0;
 800228c:	69fb      	ldr	r3, [r7, #28]
 800228e:	2b00      	cmp	r3, #0
 8002290:	d102      	bne.n	8002298 <lcd_DrawLine+0x7a>
 8002292:	2300      	movs	r3, #0
 8002294:	613b      	str	r3, [r7, #16]
 8002296:	e005      	b.n	80022a4 <lcd_DrawLine+0x86>
	else {incy=-1;delta_y=-delta_y;}
 8002298:	f04f 33ff 	mov.w	r3, #4294967295
 800229c:	613b      	str	r3, [r7, #16]
 800229e:	69fb      	ldr	r3, [r7, #28]
 80022a0:	425b      	negs	r3, r3
 80022a2:	61fb      	str	r3, [r7, #28]
	if(delta_x>delta_y)distance=delta_x;
 80022a4:	6a3a      	ldr	r2, [r7, #32]
 80022a6:	69fb      	ldr	r3, [r7, #28]
 80022a8:	429a      	cmp	r2, r3
 80022aa:	dd02      	ble.n	80022b2 <lcd_DrawLine+0x94>
 80022ac:	6a3b      	ldr	r3, [r7, #32]
 80022ae:	61bb      	str	r3, [r7, #24]
 80022b0:	e001      	b.n	80022b6 <lcd_DrawLine+0x98>
	else distance=delta_y;
 80022b2:	69fb      	ldr	r3, [r7, #28]
 80022b4:	61bb      	str	r3, [r7, #24]
	for(t=0;t<distance+1;t++)
 80022b6:	2300      	movs	r3, #0
 80022b8:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 80022ba:	e02b      	b.n	8002314 <lcd_DrawLine+0xf6>
	{
		lcd_DrawPoint(uRow,uCol,color);
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	b29b      	uxth	r3, r3
 80022c0:	68ba      	ldr	r2, [r7, #8]
 80022c2:	b291      	uxth	r1, r2
 80022c4:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 80022c8:	4618      	mov	r0, r3
 80022ca:	f7ff ff91 	bl	80021f0 <lcd_DrawPoint>
		xerr+=delta_x;
 80022ce:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80022d0:	6a3b      	ldr	r3, [r7, #32]
 80022d2:	4413      	add	r3, r2
 80022d4:	62bb      	str	r3, [r7, #40]	@ 0x28
		yerr+=delta_y;
 80022d6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80022d8:	69fb      	ldr	r3, [r7, #28]
 80022da:	4413      	add	r3, r2
 80022dc:	627b      	str	r3, [r7, #36]	@ 0x24
		if(xerr>distance)
 80022de:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80022e0:	69bb      	ldr	r3, [r7, #24]
 80022e2:	429a      	cmp	r2, r3
 80022e4:	dd07      	ble.n	80022f6 <lcd_DrawLine+0xd8>
		{
			xerr-=distance;
 80022e6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80022e8:	69bb      	ldr	r3, [r7, #24]
 80022ea:	1ad3      	subs	r3, r2, r3
 80022ec:	62bb      	str	r3, [r7, #40]	@ 0x28
			uRow+=incx;
 80022ee:	68fa      	ldr	r2, [r7, #12]
 80022f0:	697b      	ldr	r3, [r7, #20]
 80022f2:	4413      	add	r3, r2
 80022f4:	60fb      	str	r3, [r7, #12]
		}
		if(yerr>distance)
 80022f6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80022f8:	69bb      	ldr	r3, [r7, #24]
 80022fa:	429a      	cmp	r2, r3
 80022fc:	dd07      	ble.n	800230e <lcd_DrawLine+0xf0>
		{
			yerr-=distance;
 80022fe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002300:	69bb      	ldr	r3, [r7, #24]
 8002302:	1ad3      	subs	r3, r2, r3
 8002304:	627b      	str	r3, [r7, #36]	@ 0x24
			uCol+=incy;
 8002306:	68ba      	ldr	r2, [r7, #8]
 8002308:	693b      	ldr	r3, [r7, #16]
 800230a:	4413      	add	r3, r2
 800230c:	60bb      	str	r3, [r7, #8]
	for(t=0;t<distance+1;t++)
 800230e:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8002310:	3301      	adds	r3, #1
 8002312:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8002314:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8002316:	69ba      	ldr	r2, [r7, #24]
 8002318:	429a      	cmp	r2, r3
 800231a:	dacf      	bge.n	80022bc <lcd_DrawLine+0x9e>
		}
	}
}
 800231c:	bf00      	nop
 800231e:	bf00      	nop
 8002320:	3734      	adds	r7, #52	@ 0x34
 8002322:	46bd      	mov	sp, r7
 8002324:	bd90      	pop	{r4, r7, pc}
	...

08002328 <lcd_ShowChar>:
	lcd_DrawLine(x1,y2,x2,y2,color);
	lcd_DrawLine(x2,y1,x2,y2,color);
}

void lcd_ShowChar(uint16_t x,uint16_t y,uint8_t character,uint16_t fc,uint16_t bc,uint8_t sizey,uint8_t mode) // 1ky tu size = 12 16 24 32, fc: mau chuw, bc, mauf neefn, mode: hien neen
{
 8002328:	b590      	push	{r4, r7, lr}
 800232a:	b087      	sub	sp, #28
 800232c:	af00      	add	r7, sp, #0
 800232e:	4604      	mov	r4, r0
 8002330:	4608      	mov	r0, r1
 8002332:	4611      	mov	r1, r2
 8002334:	461a      	mov	r2, r3
 8002336:	4623      	mov	r3, r4
 8002338:	80fb      	strh	r3, [r7, #6]
 800233a:	4603      	mov	r3, r0
 800233c:	80bb      	strh	r3, [r7, #4]
 800233e:	460b      	mov	r3, r1
 8002340:	70fb      	strb	r3, [r7, #3]
 8002342:	4613      	mov	r3, r2
 8002344:	803b      	strh	r3, [r7, #0]
	uint8_t temp,sizex,t,m=0;
 8002346:	2300      	movs	r3, #0
 8002348:	757b      	strb	r3, [r7, #21]
	uint16_t i,TypefaceNum;
	uint16_t x0=x;
 800234a:	88fb      	ldrh	r3, [r7, #6]
 800234c:	823b      	strh	r3, [r7, #16]
	sizex=sizey/2;
 800234e:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8002352:	085b      	lsrs	r3, r3, #1
 8002354:	73fb      	strb	r3, [r7, #15]
	TypefaceNum=(sizex/8+((sizex%8)?1:0))*sizey;
 8002356:	7bfb      	ldrb	r3, [r7, #15]
 8002358:	08db      	lsrs	r3, r3, #3
 800235a:	b2db      	uxtb	r3, r3
 800235c:	461a      	mov	r2, r3
 800235e:	7bfb      	ldrb	r3, [r7, #15]
 8002360:	f003 0307 	and.w	r3, r3, #7
 8002364:	b2db      	uxtb	r3, r3
 8002366:	2b00      	cmp	r3, #0
 8002368:	bf14      	ite	ne
 800236a:	2301      	movne	r3, #1
 800236c:	2300      	moveq	r3, #0
 800236e:	b2db      	uxtb	r3, r3
 8002370:	4413      	add	r3, r2
 8002372:	b29a      	uxth	r2, r3
 8002374:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8002378:	b29b      	uxth	r3, r3
 800237a:	fb12 f303 	smulbb	r3, r2, r3
 800237e:	81bb      	strh	r3, [r7, #12]
	character=character-' ';
 8002380:	78fb      	ldrb	r3, [r7, #3]
 8002382:	3b20      	subs	r3, #32
 8002384:	70fb      	strb	r3, [r7, #3]
	lcd_AddressSet(x,y,x+sizex-1,y+sizey-1);
 8002386:	7bfb      	ldrb	r3, [r7, #15]
 8002388:	b29a      	uxth	r2, r3
 800238a:	88fb      	ldrh	r3, [r7, #6]
 800238c:	4413      	add	r3, r2
 800238e:	b29b      	uxth	r3, r3
 8002390:	3b01      	subs	r3, #1
 8002392:	b29c      	uxth	r4, r3
 8002394:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8002398:	b29a      	uxth	r2, r3
 800239a:	88bb      	ldrh	r3, [r7, #4]
 800239c:	4413      	add	r3, r2
 800239e:	b29b      	uxth	r3, r3
 80023a0:	3b01      	subs	r3, #1
 80023a2:	b29b      	uxth	r3, r3
 80023a4:	88b9      	ldrh	r1, [r7, #4]
 80023a6:	88f8      	ldrh	r0, [r7, #6]
 80023a8:	4622      	mov	r2, r4
 80023aa:	f7ff fe6d 	bl	8002088 <lcd_AddressSet>
	for(i=0;i<TypefaceNum;i++)
 80023ae:	2300      	movs	r3, #0
 80023b0:	827b      	strh	r3, [r7, #18]
 80023b2:	e07a      	b.n	80024aa <lcd_ShowChar+0x182>
	{
		if(sizey==12);
 80023b4:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80023b8:	2b0c      	cmp	r3, #12
 80023ba:	d028      	beq.n	800240e <lcd_ShowChar+0xe6>
		else if(sizey==16)temp=ascii_1608[character][i];
 80023bc:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80023c0:	2b10      	cmp	r3, #16
 80023c2:	d108      	bne.n	80023d6 <lcd_ShowChar+0xae>
 80023c4:	78fa      	ldrb	r2, [r7, #3]
 80023c6:	8a7b      	ldrh	r3, [r7, #18]
 80023c8:	493c      	ldr	r1, [pc, #240]	@ (80024bc <lcd_ShowChar+0x194>)
 80023ca:	0112      	lsls	r2, r2, #4
 80023cc:	440a      	add	r2, r1
 80023ce:	4413      	add	r3, r2
 80023d0:	781b      	ldrb	r3, [r3, #0]
 80023d2:	75fb      	strb	r3, [r7, #23]
 80023d4:	e01b      	b.n	800240e <lcd_ShowChar+0xe6>
		else if(sizey==24)temp=ascii_2412[character][i];
 80023d6:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80023da:	2b18      	cmp	r3, #24
 80023dc:	d10b      	bne.n	80023f6 <lcd_ShowChar+0xce>
 80023de:	78fa      	ldrb	r2, [r7, #3]
 80023e0:	8a79      	ldrh	r1, [r7, #18]
 80023e2:	4837      	ldr	r0, [pc, #220]	@ (80024c0 <lcd_ShowChar+0x198>)
 80023e4:	4613      	mov	r3, r2
 80023e6:	005b      	lsls	r3, r3, #1
 80023e8:	4413      	add	r3, r2
 80023ea:	011b      	lsls	r3, r3, #4
 80023ec:	4403      	add	r3, r0
 80023ee:	440b      	add	r3, r1
 80023f0:	781b      	ldrb	r3, [r3, #0]
 80023f2:	75fb      	strb	r3, [r7, #23]
 80023f4:	e00b      	b.n	800240e <lcd_ShowChar+0xe6>
		else if(sizey==32)temp=ascii_3216[character][i];
 80023f6:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80023fa:	2b20      	cmp	r3, #32
 80023fc:	d15a      	bne.n	80024b4 <lcd_ShowChar+0x18c>
 80023fe:	78fa      	ldrb	r2, [r7, #3]
 8002400:	8a7b      	ldrh	r3, [r7, #18]
 8002402:	4930      	ldr	r1, [pc, #192]	@ (80024c4 <lcd_ShowChar+0x19c>)
 8002404:	0192      	lsls	r2, r2, #6
 8002406:	440a      	add	r2, r1
 8002408:	4413      	add	r3, r2
 800240a:	781b      	ldrb	r3, [r3, #0]
 800240c:	75fb      	strb	r3, [r7, #23]
		else return;
		for(t=0;t<8;t++)
 800240e:	2300      	movs	r3, #0
 8002410:	75bb      	strb	r3, [r7, #22]
 8002412:	e044      	b.n	800249e <lcd_ShowChar+0x176>
		{
			if(!mode)
 8002414:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8002418:	2b00      	cmp	r3, #0
 800241a:	d120      	bne.n	800245e <lcd_ShowChar+0x136>
			{
				if(temp&(0x01<<t))LCD_WR_DATA(fc);
 800241c:	7dfa      	ldrb	r2, [r7, #23]
 800241e:	7dbb      	ldrb	r3, [r7, #22]
 8002420:	fa42 f303 	asr.w	r3, r2, r3
 8002424:	f003 0301 	and.w	r3, r3, #1
 8002428:	2b00      	cmp	r3, #0
 800242a:	d004      	beq.n	8002436 <lcd_ShowChar+0x10e>
 800242c:	883b      	ldrh	r3, [r7, #0]
 800242e:	4618      	mov	r0, r3
 8002430:	f7ff fe08 	bl	8002044 <LCD_WR_DATA>
 8002434:	e003      	b.n	800243e <lcd_ShowChar+0x116>
				else LCD_WR_DATA(bc);
 8002436:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8002438:	4618      	mov	r0, r3
 800243a:	f7ff fe03 	bl	8002044 <LCD_WR_DATA>
				m++;
 800243e:	7d7b      	ldrb	r3, [r7, #21]
 8002440:	3301      	adds	r3, #1
 8002442:	757b      	strb	r3, [r7, #21]
				if(m%sizex==0)
 8002444:	7d7b      	ldrb	r3, [r7, #21]
 8002446:	7bfa      	ldrb	r2, [r7, #15]
 8002448:	fbb3 f1f2 	udiv	r1, r3, r2
 800244c:	fb01 f202 	mul.w	r2, r1, r2
 8002450:	1a9b      	subs	r3, r3, r2
 8002452:	b2db      	uxtb	r3, r3
 8002454:	2b00      	cmp	r3, #0
 8002456:	d11f      	bne.n	8002498 <lcd_ShowChar+0x170>
				{
					m=0;
 8002458:	2300      	movs	r3, #0
 800245a:	757b      	strb	r3, [r7, #21]
					break;
 800245c:	e022      	b.n	80024a4 <lcd_ShowChar+0x17c>
				}
			}
			else
			{
				if(temp&(0x01<<t))lcd_DrawPoint(x,y,fc);
 800245e:	7dfa      	ldrb	r2, [r7, #23]
 8002460:	7dbb      	ldrb	r3, [r7, #22]
 8002462:	fa42 f303 	asr.w	r3, r2, r3
 8002466:	f003 0301 	and.w	r3, r3, #1
 800246a:	2b00      	cmp	r3, #0
 800246c:	d005      	beq.n	800247a <lcd_ShowChar+0x152>
 800246e:	883a      	ldrh	r2, [r7, #0]
 8002470:	88b9      	ldrh	r1, [r7, #4]
 8002472:	88fb      	ldrh	r3, [r7, #6]
 8002474:	4618      	mov	r0, r3
 8002476:	f7ff febb 	bl	80021f0 <lcd_DrawPoint>
				x++;
 800247a:	88fb      	ldrh	r3, [r7, #6]
 800247c:	3301      	adds	r3, #1
 800247e:	80fb      	strh	r3, [r7, #6]
				if((x-x0)==sizex)
 8002480:	88fa      	ldrh	r2, [r7, #6]
 8002482:	8a3b      	ldrh	r3, [r7, #16]
 8002484:	1ad2      	subs	r2, r2, r3
 8002486:	7bfb      	ldrb	r3, [r7, #15]
 8002488:	429a      	cmp	r2, r3
 800248a:	d105      	bne.n	8002498 <lcd_ShowChar+0x170>
				{
					x=x0;
 800248c:	8a3b      	ldrh	r3, [r7, #16]
 800248e:	80fb      	strh	r3, [r7, #6]
					y++;
 8002490:	88bb      	ldrh	r3, [r7, #4]
 8002492:	3301      	adds	r3, #1
 8002494:	80bb      	strh	r3, [r7, #4]
					break;
 8002496:	e005      	b.n	80024a4 <lcd_ShowChar+0x17c>
		for(t=0;t<8;t++)
 8002498:	7dbb      	ldrb	r3, [r7, #22]
 800249a:	3301      	adds	r3, #1
 800249c:	75bb      	strb	r3, [r7, #22]
 800249e:	7dbb      	ldrb	r3, [r7, #22]
 80024a0:	2b07      	cmp	r3, #7
 80024a2:	d9b7      	bls.n	8002414 <lcd_ShowChar+0xec>
	for(i=0;i<TypefaceNum;i++)
 80024a4:	8a7b      	ldrh	r3, [r7, #18]
 80024a6:	3301      	adds	r3, #1
 80024a8:	827b      	strh	r3, [r7, #18]
 80024aa:	8a7a      	ldrh	r2, [r7, #18]
 80024ac:	89bb      	ldrh	r3, [r7, #12]
 80024ae:	429a      	cmp	r2, r3
 80024b0:	d380      	bcc.n	80023b4 <lcd_ShowChar+0x8c>
 80024b2:	e000      	b.n	80024b6 <lcd_ShowChar+0x18e>
		else return;
 80024b4:	bf00      	nop
				}
			}
		}
	}
}
 80024b6:	371c      	adds	r7, #28
 80024b8:	46bd      	mov	sp, r7
 80024ba:	bd90      	pop	{r4, r7, pc}
 80024bc:	080099dc 	.word	0x080099dc
 80024c0:	08009fcc 	.word	0x08009fcc
 80024c4:	0800b19c 	.word	0x0800b19c

080024c8 <mypow>:

uint32_t mypow(uint8_t m,uint8_t n)
{
 80024c8:	b480      	push	{r7}
 80024ca:	b085      	sub	sp, #20
 80024cc:	af00      	add	r7, sp, #0
 80024ce:	4603      	mov	r3, r0
 80024d0:	460a      	mov	r2, r1
 80024d2:	71fb      	strb	r3, [r7, #7]
 80024d4:	4613      	mov	r3, r2
 80024d6:	71bb      	strb	r3, [r7, #6]
	uint32_t result=1;
 80024d8:	2301      	movs	r3, #1
 80024da:	60fb      	str	r3, [r7, #12]
	while(n--)result*=m;
 80024dc:	e004      	b.n	80024e8 <mypow+0x20>
 80024de:	79fa      	ldrb	r2, [r7, #7]
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	fb02 f303 	mul.w	r3, r2, r3
 80024e6:	60fb      	str	r3, [r7, #12]
 80024e8:	79bb      	ldrb	r3, [r7, #6]
 80024ea:	1e5a      	subs	r2, r3, #1
 80024ec:	71ba      	strb	r2, [r7, #6]
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d1f5      	bne.n	80024de <mypow+0x16>
	return result;
 80024f2:	68fb      	ldr	r3, [r7, #12]
}
 80024f4:	4618      	mov	r0, r3
 80024f6:	3714      	adds	r7, #20
 80024f8:	46bd      	mov	sp, r7
 80024fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024fe:	4770      	bx	lr

08002500 <lcd_ShowFloatNum>:
	}
}


void lcd_ShowFloatNum(uint16_t x,uint16_t y,float num,uint8_t len,uint16_t fc,uint16_t bc,uint8_t sizey)
{
 8002500:	b590      	push	{r4, r7, lr}
 8002502:	b08b      	sub	sp, #44	@ 0x2c
 8002504:	af04      	add	r7, sp, #16
 8002506:	4604      	mov	r4, r0
 8002508:	4608      	mov	r0, r1
 800250a:	ed87 0a02 	vstr	s0, [r7, #8]
 800250e:	4611      	mov	r1, r2
 8002510:	461a      	mov	r2, r3
 8002512:	4623      	mov	r3, r4
 8002514:	81fb      	strh	r3, [r7, #14]
 8002516:	4603      	mov	r3, r0
 8002518:	81bb      	strh	r3, [r7, #12]
 800251a:	460b      	mov	r3, r1
 800251c:	71fb      	strb	r3, [r7, #7]
 800251e:	4613      	mov	r3, r2
 8002520:	80bb      	strh	r3, [r7, #4]
	uint8_t t,temp,sizex;
	uint16_t num1;
	sizex=sizey/2;
 8002522:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8002526:	085b      	lsrs	r3, r3, #1
 8002528:	75bb      	strb	r3, [r7, #22]
	num1=num*100;
 800252a:	edd7 7a02 	vldr	s15, [r7, #8]
 800252e:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 8002608 <lcd_ShowFloatNum+0x108>
 8002532:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002536:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800253a:	ee17 3a90 	vmov	r3, s15
 800253e:	82bb      	strh	r3, [r7, #20]
	for(t=0;t<len;t++)
 8002540:	2300      	movs	r3, #0
 8002542:	75fb      	strb	r3, [r7, #23]
 8002544:	e057      	b.n	80025f6 <lcd_ShowFloatNum+0xf6>
	{
		temp=(num1/mypow(10,len-t-1))%10;
 8002546:	8abc      	ldrh	r4, [r7, #20]
 8002548:	79fa      	ldrb	r2, [r7, #7]
 800254a:	7dfb      	ldrb	r3, [r7, #23]
 800254c:	1ad3      	subs	r3, r2, r3
 800254e:	b2db      	uxtb	r3, r3
 8002550:	3b01      	subs	r3, #1
 8002552:	b2db      	uxtb	r3, r3
 8002554:	4619      	mov	r1, r3
 8002556:	200a      	movs	r0, #10
 8002558:	f7ff ffb6 	bl	80024c8 <mypow>
 800255c:	4603      	mov	r3, r0
 800255e:	fbb4 f1f3 	udiv	r1, r4, r3
 8002562:	4b2a      	ldr	r3, [pc, #168]	@ (800260c <lcd_ShowFloatNum+0x10c>)
 8002564:	fba3 2301 	umull	r2, r3, r3, r1
 8002568:	08da      	lsrs	r2, r3, #3
 800256a:	4613      	mov	r3, r2
 800256c:	009b      	lsls	r3, r3, #2
 800256e:	4413      	add	r3, r2
 8002570:	005b      	lsls	r3, r3, #1
 8002572:	1aca      	subs	r2, r1, r3
 8002574:	4613      	mov	r3, r2
 8002576:	74fb      	strb	r3, [r7, #19]
		if(t==(len-2))
 8002578:	7dfa      	ldrb	r2, [r7, #23]
 800257a:	79fb      	ldrb	r3, [r7, #7]
 800257c:	3b02      	subs	r3, #2
 800257e:	429a      	cmp	r2, r3
 8002580:	d11d      	bne.n	80025be <lcd_ShowFloatNum+0xbe>
		{
			lcd_ShowChar(x+(len-2)*sizex,y,'.',fc,bc,sizey,0);
 8002582:	79fb      	ldrb	r3, [r7, #7]
 8002584:	3b02      	subs	r3, #2
 8002586:	b29a      	uxth	r2, r3
 8002588:	7dbb      	ldrb	r3, [r7, #22]
 800258a:	b29b      	uxth	r3, r3
 800258c:	fb12 f303 	smulbb	r3, r2, r3
 8002590:	b29a      	uxth	r2, r3
 8002592:	89fb      	ldrh	r3, [r7, #14]
 8002594:	4413      	add	r3, r2
 8002596:	b298      	uxth	r0, r3
 8002598:	88ba      	ldrh	r2, [r7, #4]
 800259a:	89b9      	ldrh	r1, [r7, #12]
 800259c:	2300      	movs	r3, #0
 800259e:	9302      	str	r3, [sp, #8]
 80025a0:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80025a4:	9301      	str	r3, [sp, #4]
 80025a6:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80025a8:	9300      	str	r3, [sp, #0]
 80025aa:	4613      	mov	r3, r2
 80025ac:	222e      	movs	r2, #46	@ 0x2e
 80025ae:	f7ff febb 	bl	8002328 <lcd_ShowChar>
			t++;
 80025b2:	7dfb      	ldrb	r3, [r7, #23]
 80025b4:	3301      	adds	r3, #1
 80025b6:	75fb      	strb	r3, [r7, #23]
			len+=1;
 80025b8:	79fb      	ldrb	r3, [r7, #7]
 80025ba:	3301      	adds	r3, #1
 80025bc:	71fb      	strb	r3, [r7, #7]
		}
	 	lcd_ShowChar(x+t*sizex,y,temp+48,fc,bc,sizey,0);
 80025be:	7dfb      	ldrb	r3, [r7, #23]
 80025c0:	b29a      	uxth	r2, r3
 80025c2:	7dbb      	ldrb	r3, [r7, #22]
 80025c4:	b29b      	uxth	r3, r3
 80025c6:	fb12 f303 	smulbb	r3, r2, r3
 80025ca:	b29a      	uxth	r2, r3
 80025cc:	89fb      	ldrh	r3, [r7, #14]
 80025ce:	4413      	add	r3, r2
 80025d0:	b298      	uxth	r0, r3
 80025d2:	7cfb      	ldrb	r3, [r7, #19]
 80025d4:	3330      	adds	r3, #48	@ 0x30
 80025d6:	b2da      	uxtb	r2, r3
 80025d8:	88bc      	ldrh	r4, [r7, #4]
 80025da:	89b9      	ldrh	r1, [r7, #12]
 80025dc:	2300      	movs	r3, #0
 80025de:	9302      	str	r3, [sp, #8]
 80025e0:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80025e4:	9301      	str	r3, [sp, #4]
 80025e6:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80025e8:	9300      	str	r3, [sp, #0]
 80025ea:	4623      	mov	r3, r4
 80025ec:	f7ff fe9c 	bl	8002328 <lcd_ShowChar>
	for(t=0;t<len;t++)
 80025f0:	7dfb      	ldrb	r3, [r7, #23]
 80025f2:	3301      	adds	r3, #1
 80025f4:	75fb      	strb	r3, [r7, #23]
 80025f6:	7dfa      	ldrb	r2, [r7, #23]
 80025f8:	79fb      	ldrb	r3, [r7, #7]
 80025fa:	429a      	cmp	r2, r3
 80025fc:	d3a3      	bcc.n	8002546 <lcd_ShowFloatNum+0x46>
	}
}
 80025fe:	bf00      	nop
 8002600:	bf00      	nop
 8002602:	371c      	adds	r7, #28
 8002604:	46bd      	mov	sp, r7
 8002606:	bd90      	pop	{r4, r7, pc}
 8002608:	42c80000 	.word	0x42c80000
 800260c:	cccccccd 	.word	0xcccccccd

08002610 <lcd_SetDir>:
	}
}


void lcd_SetDir(uint8_t dir) //chinh huong man hinh
{
 8002610:	b480      	push	{r7}
 8002612:	b083      	sub	sp, #12
 8002614:	af00      	add	r7, sp, #0
 8002616:	4603      	mov	r3, r0
 8002618:	71fb      	strb	r3, [r7, #7]
	if((dir>>4)%4)
 800261a:	79fb      	ldrb	r3, [r7, #7]
 800261c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8002620:	b2db      	uxtb	r3, r3
 8002622:	2b00      	cmp	r3, #0
 8002624:	d007      	beq.n	8002636 <lcd_SetDir+0x26>
	{
		lcddev.width=320;
 8002626:	4b0a      	ldr	r3, [pc, #40]	@ (8002650 <lcd_SetDir+0x40>)
 8002628:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 800262c:	801a      	strh	r2, [r3, #0]
		lcddev.height=240;
 800262e:	4b08      	ldr	r3, [pc, #32]	@ (8002650 <lcd_SetDir+0x40>)
 8002630:	22f0      	movs	r2, #240	@ 0xf0
 8002632:	805a      	strh	r2, [r3, #2]
	}else
	{
		lcddev.width=240;
		lcddev.height=320;
	}
}
 8002634:	e006      	b.n	8002644 <lcd_SetDir+0x34>
		lcddev.width=240;
 8002636:	4b06      	ldr	r3, [pc, #24]	@ (8002650 <lcd_SetDir+0x40>)
 8002638:	22f0      	movs	r2, #240	@ 0xf0
 800263a:	801a      	strh	r2, [r3, #0]
		lcddev.height=320;
 800263c:	4b04      	ldr	r3, [pc, #16]	@ (8002650 <lcd_SetDir+0x40>)
 800263e:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8002642:	805a      	strh	r2, [r3, #2]
}
 8002644:	bf00      	nop
 8002646:	370c      	adds	r7, #12
 8002648:	46bd      	mov	sp, r7
 800264a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800264e:	4770      	bx	lr
 8002650:	200003f4 	.word	0x200003f4

08002654 <lcd_init>:


void lcd_init(void)
{
 8002654:	b580      	push	{r7, lr}
 8002656:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_RESET);
 8002658:	2200      	movs	r2, #0
 800265a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800265e:	48aa      	ldr	r0, [pc, #680]	@ (8002908 <lcd_init+0x2b4>)
 8002660:	f002 fc5e 	bl	8004f20 <HAL_GPIO_WritePin>
	HAL_Delay(500);
 8002664:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8002668:	f001 f974 	bl	8003954 <HAL_Delay>
	HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_SET);
 800266c:	2201      	movs	r2, #1
 800266e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002672:	48a5      	ldr	r0, [pc, #660]	@ (8002908 <lcd_init+0x2b4>)
 8002674:	f002 fc54 	bl	8004f20 <HAL_GPIO_WritePin>
	HAL_Delay(500);
 8002678:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800267c:	f001 f96a 	bl	8003954 <HAL_Delay>
	lcd_SetDir(DFT_SCAN_DIR);
 8002680:	2000      	movs	r0, #0
 8002682:	f7ff ffc5 	bl	8002610 <lcd_SetDir>
	LCD_WR_REG(0XD3);
 8002686:	20d3      	movs	r0, #211	@ 0xd3
 8002688:	f7ff fccc 	bl	8002024 <LCD_WR_REG>
	lcddev.id=LCD_RD_DATA();	//dummy read
 800268c:	f7ff fcea 	bl	8002064 <LCD_RD_DATA>
 8002690:	4603      	mov	r3, r0
 8002692:	461a      	mov	r2, r3
 8002694:	4b9d      	ldr	r3, [pc, #628]	@ (800290c <lcd_init+0x2b8>)
 8002696:	809a      	strh	r2, [r3, #4]
	lcddev.id=LCD_RD_DATA();
 8002698:	f7ff fce4 	bl	8002064 <LCD_RD_DATA>
 800269c:	4603      	mov	r3, r0
 800269e:	461a      	mov	r2, r3
 80026a0:	4b9a      	ldr	r3, [pc, #616]	@ (800290c <lcd_init+0x2b8>)
 80026a2:	809a      	strh	r2, [r3, #4]
	lcddev.id=LCD_RD_DATA();
 80026a4:	f7ff fcde 	bl	8002064 <LCD_RD_DATA>
 80026a8:	4603      	mov	r3, r0
 80026aa:	461a      	mov	r2, r3
 80026ac:	4b97      	ldr	r3, [pc, #604]	@ (800290c <lcd_init+0x2b8>)
 80026ae:	809a      	strh	r2, [r3, #4]
	lcddev.id<<=8;
 80026b0:	4b96      	ldr	r3, [pc, #600]	@ (800290c <lcd_init+0x2b8>)
 80026b2:	889b      	ldrh	r3, [r3, #4]
 80026b4:	021b      	lsls	r3, r3, #8
 80026b6:	b29a      	uxth	r2, r3
 80026b8:	4b94      	ldr	r3, [pc, #592]	@ (800290c <lcd_init+0x2b8>)
 80026ba:	809a      	strh	r2, [r3, #4]
	lcddev.id|=LCD_RD_DATA();
 80026bc:	f7ff fcd2 	bl	8002064 <LCD_RD_DATA>
 80026c0:	4603      	mov	r3, r0
 80026c2:	461a      	mov	r2, r3
 80026c4:	4b91      	ldr	r3, [pc, #580]	@ (800290c <lcd_init+0x2b8>)
 80026c6:	889b      	ldrh	r3, [r3, #4]
 80026c8:	4313      	orrs	r3, r2
 80026ca:	b29a      	uxth	r2, r3
 80026cc:	4b8f      	ldr	r3, [pc, #572]	@ (800290c <lcd_init+0x2b8>)
 80026ce:	809a      	strh	r2, [r3, #4]

	LCD_WR_REG(0xCF);
 80026d0:	20cf      	movs	r0, #207	@ 0xcf
 80026d2:	f7ff fca7 	bl	8002024 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 80026d6:	2000      	movs	r0, #0
 80026d8:	f7ff fcb4 	bl	8002044 <LCD_WR_DATA>
	LCD_WR_DATA(0xC1);
 80026dc:	20c1      	movs	r0, #193	@ 0xc1
 80026de:	f7ff fcb1 	bl	8002044 <LCD_WR_DATA>
	LCD_WR_DATA(0X30);
 80026e2:	2030      	movs	r0, #48	@ 0x30
 80026e4:	f7ff fcae 	bl	8002044 <LCD_WR_DATA>
	LCD_WR_REG(0xED);
 80026e8:	20ed      	movs	r0, #237	@ 0xed
 80026ea:	f7ff fc9b 	bl	8002024 <LCD_WR_REG>
	LCD_WR_DATA(0x64);
 80026ee:	2064      	movs	r0, #100	@ 0x64
 80026f0:	f7ff fca8 	bl	8002044 <LCD_WR_DATA>
	LCD_WR_DATA(0x03);
 80026f4:	2003      	movs	r0, #3
 80026f6:	f7ff fca5 	bl	8002044 <LCD_WR_DATA>
	LCD_WR_DATA(0X12);
 80026fa:	2012      	movs	r0, #18
 80026fc:	f7ff fca2 	bl	8002044 <LCD_WR_DATA>
	LCD_WR_DATA(0X81);
 8002700:	2081      	movs	r0, #129	@ 0x81
 8002702:	f7ff fc9f 	bl	8002044 <LCD_WR_DATA>
	LCD_WR_REG(0xE8);
 8002706:	20e8      	movs	r0, #232	@ 0xe8
 8002708:	f7ff fc8c 	bl	8002024 <LCD_WR_REG>
	LCD_WR_DATA(0x85);
 800270c:	2085      	movs	r0, #133	@ 0x85
 800270e:	f7ff fc99 	bl	8002044 <LCD_WR_DATA>
	LCD_WR_DATA(0x10);
 8002712:	2010      	movs	r0, #16
 8002714:	f7ff fc96 	bl	8002044 <LCD_WR_DATA>
	LCD_WR_DATA(0x7A);
 8002718:	207a      	movs	r0, #122	@ 0x7a
 800271a:	f7ff fc93 	bl	8002044 <LCD_WR_DATA>
	LCD_WR_REG(0xCB);
 800271e:	20cb      	movs	r0, #203	@ 0xcb
 8002720:	f7ff fc80 	bl	8002024 <LCD_WR_REG>
	LCD_WR_DATA(0x39);
 8002724:	2039      	movs	r0, #57	@ 0x39
 8002726:	f7ff fc8d 	bl	8002044 <LCD_WR_DATA>
	LCD_WR_DATA(0x2C);
 800272a:	202c      	movs	r0, #44	@ 0x2c
 800272c:	f7ff fc8a 	bl	8002044 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8002730:	2000      	movs	r0, #0
 8002732:	f7ff fc87 	bl	8002044 <LCD_WR_DATA>
	LCD_WR_DATA(0x34);
 8002736:	2034      	movs	r0, #52	@ 0x34
 8002738:	f7ff fc84 	bl	8002044 <LCD_WR_DATA>
	LCD_WR_DATA(0x02);
 800273c:	2002      	movs	r0, #2
 800273e:	f7ff fc81 	bl	8002044 <LCD_WR_DATA>
	LCD_WR_REG(0xF7);
 8002742:	20f7      	movs	r0, #247	@ 0xf7
 8002744:	f7ff fc6e 	bl	8002024 <LCD_WR_REG>
	LCD_WR_DATA(0x20);
 8002748:	2020      	movs	r0, #32
 800274a:	f7ff fc7b 	bl	8002044 <LCD_WR_DATA>
	LCD_WR_REG(0xEA);
 800274e:	20ea      	movs	r0, #234	@ 0xea
 8002750:	f7ff fc68 	bl	8002024 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8002754:	2000      	movs	r0, #0
 8002756:	f7ff fc75 	bl	8002044 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 800275a:	2000      	movs	r0, #0
 800275c:	f7ff fc72 	bl	8002044 <LCD_WR_DATA>
	LCD_WR_REG(0xC0);    //Power control
 8002760:	20c0      	movs	r0, #192	@ 0xc0
 8002762:	f7ff fc5f 	bl	8002024 <LCD_WR_REG>
	LCD_WR_DATA(0x1B);   //VRH[5:0]
 8002766:	201b      	movs	r0, #27
 8002768:	f7ff fc6c 	bl	8002044 <LCD_WR_DATA>
	LCD_WR_REG(0xC1);    //Power control
 800276c:	20c1      	movs	r0, #193	@ 0xc1
 800276e:	f7ff fc59 	bl	8002024 <LCD_WR_REG>
	LCD_WR_DATA(0x01);   //SAP[2:0];BT[3:0]
 8002772:	2001      	movs	r0, #1
 8002774:	f7ff fc66 	bl	8002044 <LCD_WR_DATA>
	LCD_WR_REG(0xC5);    //VCM control
 8002778:	20c5      	movs	r0, #197	@ 0xc5
 800277a:	f7ff fc53 	bl	8002024 <LCD_WR_REG>
	LCD_WR_DATA(0x30); 	 //3F
 800277e:	2030      	movs	r0, #48	@ 0x30
 8002780:	f7ff fc60 	bl	8002044 <LCD_WR_DATA>
	LCD_WR_DATA(0x30); 	 //3C
 8002784:	2030      	movs	r0, #48	@ 0x30
 8002786:	f7ff fc5d 	bl	8002044 <LCD_WR_DATA>
	LCD_WR_REG(0xC7);    //VCM control2
 800278a:	20c7      	movs	r0, #199	@ 0xc7
 800278c:	f7ff fc4a 	bl	8002024 <LCD_WR_REG>
	LCD_WR_DATA(0XB7);
 8002790:	20b7      	movs	r0, #183	@ 0xb7
 8002792:	f7ff fc57 	bl	8002044 <LCD_WR_DATA>
	LCD_WR_REG(0x36);    // Memory Access Control
 8002796:	2036      	movs	r0, #54	@ 0x36
 8002798:	f7ff fc44 	bl	8002024 <LCD_WR_REG>

	LCD_WR_DATA(0x08|DFT_SCAN_DIR);
 800279c:	2008      	movs	r0, #8
 800279e:	f7ff fc51 	bl	8002044 <LCD_WR_DATA>
	LCD_WR_REG(0x3A);
 80027a2:	203a      	movs	r0, #58	@ 0x3a
 80027a4:	f7ff fc3e 	bl	8002024 <LCD_WR_REG>
	LCD_WR_DATA(0x55);
 80027a8:	2055      	movs	r0, #85	@ 0x55
 80027aa:	f7ff fc4b 	bl	8002044 <LCD_WR_DATA>
	LCD_WR_REG(0xB1);
 80027ae:	20b1      	movs	r0, #177	@ 0xb1
 80027b0:	f7ff fc38 	bl	8002024 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 80027b4:	2000      	movs	r0, #0
 80027b6:	f7ff fc45 	bl	8002044 <LCD_WR_DATA>
	LCD_WR_DATA(0x1A);
 80027ba:	201a      	movs	r0, #26
 80027bc:	f7ff fc42 	bl	8002044 <LCD_WR_DATA>
	LCD_WR_REG(0xB6);    // Display Function Control
 80027c0:	20b6      	movs	r0, #182	@ 0xb6
 80027c2:	f7ff fc2f 	bl	8002024 <LCD_WR_REG>
	LCD_WR_DATA(0x0A);
 80027c6:	200a      	movs	r0, #10
 80027c8:	f7ff fc3c 	bl	8002044 <LCD_WR_DATA>
	LCD_WR_DATA(0xA2);
 80027cc:	20a2      	movs	r0, #162	@ 0xa2
 80027ce:	f7ff fc39 	bl	8002044 <LCD_WR_DATA>
	LCD_WR_REG(0xF2);    // 3Gamma Function Disable
 80027d2:	20f2      	movs	r0, #242	@ 0xf2
 80027d4:	f7ff fc26 	bl	8002024 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 80027d8:	2000      	movs	r0, #0
 80027da:	f7ff fc33 	bl	8002044 <LCD_WR_DATA>
	LCD_WR_REG(0x26);    //Gamma curve selected
 80027de:	2026      	movs	r0, #38	@ 0x26
 80027e0:	f7ff fc20 	bl	8002024 <LCD_WR_REG>
	LCD_WR_DATA(0x01);
 80027e4:	2001      	movs	r0, #1
 80027e6:	f7ff fc2d 	bl	8002044 <LCD_WR_DATA>
	LCD_WR_REG(0xE0);    //Set Gamma
 80027ea:	20e0      	movs	r0, #224	@ 0xe0
 80027ec:	f7ff fc1a 	bl	8002024 <LCD_WR_REG>
	LCD_WR_DATA(0x0F);
 80027f0:	200f      	movs	r0, #15
 80027f2:	f7ff fc27 	bl	8002044 <LCD_WR_DATA>
	LCD_WR_DATA(0x2A);
 80027f6:	202a      	movs	r0, #42	@ 0x2a
 80027f8:	f7ff fc24 	bl	8002044 <LCD_WR_DATA>
	LCD_WR_DATA(0x28);
 80027fc:	2028      	movs	r0, #40	@ 0x28
 80027fe:	f7ff fc21 	bl	8002044 <LCD_WR_DATA>
	LCD_WR_DATA(0x08);
 8002802:	2008      	movs	r0, #8
 8002804:	f7ff fc1e 	bl	8002044 <LCD_WR_DATA>
	LCD_WR_DATA(0x0E);
 8002808:	200e      	movs	r0, #14
 800280a:	f7ff fc1b 	bl	8002044 <LCD_WR_DATA>
	LCD_WR_DATA(0x08);
 800280e:	2008      	movs	r0, #8
 8002810:	f7ff fc18 	bl	8002044 <LCD_WR_DATA>
	LCD_WR_DATA(0x54);
 8002814:	2054      	movs	r0, #84	@ 0x54
 8002816:	f7ff fc15 	bl	8002044 <LCD_WR_DATA>
	LCD_WR_DATA(0XA9);
 800281a:	20a9      	movs	r0, #169	@ 0xa9
 800281c:	f7ff fc12 	bl	8002044 <LCD_WR_DATA>
	LCD_WR_DATA(0x43);
 8002820:	2043      	movs	r0, #67	@ 0x43
 8002822:	f7ff fc0f 	bl	8002044 <LCD_WR_DATA>
	LCD_WR_DATA(0x0A);
 8002826:	200a      	movs	r0, #10
 8002828:	f7ff fc0c 	bl	8002044 <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 800282c:	200f      	movs	r0, #15
 800282e:	f7ff fc09 	bl	8002044 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8002832:	2000      	movs	r0, #0
 8002834:	f7ff fc06 	bl	8002044 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8002838:	2000      	movs	r0, #0
 800283a:	f7ff fc03 	bl	8002044 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 800283e:	2000      	movs	r0, #0
 8002840:	f7ff fc00 	bl	8002044 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8002844:	2000      	movs	r0, #0
 8002846:	f7ff fbfd 	bl	8002044 <LCD_WR_DATA>
	LCD_WR_REG(0XE1);    //Set Gamma
 800284a:	20e1      	movs	r0, #225	@ 0xe1
 800284c:	f7ff fbea 	bl	8002024 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8002850:	2000      	movs	r0, #0
 8002852:	f7ff fbf7 	bl	8002044 <LCD_WR_DATA>
	LCD_WR_DATA(0x15);
 8002856:	2015      	movs	r0, #21
 8002858:	f7ff fbf4 	bl	8002044 <LCD_WR_DATA>
	LCD_WR_DATA(0x17);
 800285c:	2017      	movs	r0, #23
 800285e:	f7ff fbf1 	bl	8002044 <LCD_WR_DATA>
	LCD_WR_DATA(0x07);
 8002862:	2007      	movs	r0, #7
 8002864:	f7ff fbee 	bl	8002044 <LCD_WR_DATA>
	LCD_WR_DATA(0x11);
 8002868:	2011      	movs	r0, #17
 800286a:	f7ff fbeb 	bl	8002044 <LCD_WR_DATA>
	LCD_WR_DATA(0x06);
 800286e:	2006      	movs	r0, #6
 8002870:	f7ff fbe8 	bl	8002044 <LCD_WR_DATA>
	LCD_WR_DATA(0x2B);
 8002874:	202b      	movs	r0, #43	@ 0x2b
 8002876:	f7ff fbe5 	bl	8002044 <LCD_WR_DATA>
	LCD_WR_DATA(0x56);
 800287a:	2056      	movs	r0, #86	@ 0x56
 800287c:	f7ff fbe2 	bl	8002044 <LCD_WR_DATA>
	LCD_WR_DATA(0x3C);
 8002880:	203c      	movs	r0, #60	@ 0x3c
 8002882:	f7ff fbdf 	bl	8002044 <LCD_WR_DATA>
	LCD_WR_DATA(0x05);
 8002886:	2005      	movs	r0, #5
 8002888:	f7ff fbdc 	bl	8002044 <LCD_WR_DATA>
	LCD_WR_DATA(0x10);
 800288c:	2010      	movs	r0, #16
 800288e:	f7ff fbd9 	bl	8002044 <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 8002892:	200f      	movs	r0, #15
 8002894:	f7ff fbd6 	bl	8002044 <LCD_WR_DATA>
	LCD_WR_DATA(0x3F);
 8002898:	203f      	movs	r0, #63	@ 0x3f
 800289a:	f7ff fbd3 	bl	8002044 <LCD_WR_DATA>
	LCD_WR_DATA(0x3F);
 800289e:	203f      	movs	r0, #63	@ 0x3f
 80028a0:	f7ff fbd0 	bl	8002044 <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 80028a4:	200f      	movs	r0, #15
 80028a6:	f7ff fbcd 	bl	8002044 <LCD_WR_DATA>
	LCD_WR_REG(0x2B);
 80028aa:	202b      	movs	r0, #43	@ 0x2b
 80028ac:	f7ff fbba 	bl	8002024 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 80028b0:	2000      	movs	r0, #0
 80028b2:	f7ff fbc7 	bl	8002044 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 80028b6:	2000      	movs	r0, #0
 80028b8:	f7ff fbc4 	bl	8002044 <LCD_WR_DATA>
	LCD_WR_DATA(0x01);
 80028bc:	2001      	movs	r0, #1
 80028be:	f7ff fbc1 	bl	8002044 <LCD_WR_DATA>
	LCD_WR_DATA(0x3f);
 80028c2:	203f      	movs	r0, #63	@ 0x3f
 80028c4:	f7ff fbbe 	bl	8002044 <LCD_WR_DATA>
	LCD_WR_REG(0x2A);
 80028c8:	202a      	movs	r0, #42	@ 0x2a
 80028ca:	f7ff fbab 	bl	8002024 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 80028ce:	2000      	movs	r0, #0
 80028d0:	f7ff fbb8 	bl	8002044 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 80028d4:	2000      	movs	r0, #0
 80028d6:	f7ff fbb5 	bl	8002044 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 80028da:	2000      	movs	r0, #0
 80028dc:	f7ff fbb2 	bl	8002044 <LCD_WR_DATA>
	LCD_WR_DATA(0xef);
 80028e0:	20ef      	movs	r0, #239	@ 0xef
 80028e2:	f7ff fbaf 	bl	8002044 <LCD_WR_DATA>
	LCD_WR_REG(0x11); //Exit Sleep
 80028e6:	2011      	movs	r0, #17
 80028e8:	f7ff fb9c 	bl	8002024 <LCD_WR_REG>
	HAL_Delay(120);
 80028ec:	2078      	movs	r0, #120	@ 0x78
 80028ee:	f001 f831 	bl	8003954 <HAL_Delay>
	LCD_WR_REG(0x29); //display on
 80028f2:	2029      	movs	r0, #41	@ 0x29
 80028f4:	f7ff fb96 	bl	8002024 <LCD_WR_REG>
	HAL_GPIO_WritePin(FSMC_BLK_GPIO_Port, FSMC_BLK_Pin, 1);
 80028f8:	2201      	movs	r2, #1
 80028fa:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80028fe:	4804      	ldr	r0, [pc, #16]	@ (8002910 <lcd_init+0x2bc>)
 8002900:	f002 fb0e 	bl	8004f20 <HAL_GPIO_WritePin>
}
 8002904:	bf00      	nop
 8002906:	bd80      	pop	{r7, pc}
 8002908:	40020800 	.word	0x40020800
 800290c:	200003f4 	.word	0x200003f4
 8002910:	40020000 	.word	0x40020000

08002914 <_draw_circle_8>:

static void _draw_circle_8(int xc, int yc, int x, int y, uint16_t c)
{
 8002914:	b580      	push	{r7, lr}
 8002916:	b084      	sub	sp, #16
 8002918:	af00      	add	r7, sp, #0
 800291a:	60f8      	str	r0, [r7, #12]
 800291c:	60b9      	str	r1, [r7, #8]
 800291e:	607a      	str	r2, [r7, #4]
 8002920:	603b      	str	r3, [r7, #0]
	lcd_DrawPoint(xc + x, yc + y, c);
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	b29a      	uxth	r2, r3
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	b29b      	uxth	r3, r3
 800292a:	4413      	add	r3, r2
 800292c:	b298      	uxth	r0, r3
 800292e:	68bb      	ldr	r3, [r7, #8]
 8002930:	b29a      	uxth	r2, r3
 8002932:	683b      	ldr	r3, [r7, #0]
 8002934:	b29b      	uxth	r3, r3
 8002936:	4413      	add	r3, r2
 8002938:	b29b      	uxth	r3, r3
 800293a:	8b3a      	ldrh	r2, [r7, #24]
 800293c:	4619      	mov	r1, r3
 800293e:	f7ff fc57 	bl	80021f0 <lcd_DrawPoint>

	lcd_DrawPoint(xc - x, yc + y, c);
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	b29a      	uxth	r2, r3
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	b29b      	uxth	r3, r3
 800294a:	1ad3      	subs	r3, r2, r3
 800294c:	b298      	uxth	r0, r3
 800294e:	68bb      	ldr	r3, [r7, #8]
 8002950:	b29a      	uxth	r2, r3
 8002952:	683b      	ldr	r3, [r7, #0]
 8002954:	b29b      	uxth	r3, r3
 8002956:	4413      	add	r3, r2
 8002958:	b29b      	uxth	r3, r3
 800295a:	8b3a      	ldrh	r2, [r7, #24]
 800295c:	4619      	mov	r1, r3
 800295e:	f7ff fc47 	bl	80021f0 <lcd_DrawPoint>

	lcd_DrawPoint(xc + x, yc - y, c);
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	b29a      	uxth	r2, r3
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	b29b      	uxth	r3, r3
 800296a:	4413      	add	r3, r2
 800296c:	b298      	uxth	r0, r3
 800296e:	68bb      	ldr	r3, [r7, #8]
 8002970:	b29a      	uxth	r2, r3
 8002972:	683b      	ldr	r3, [r7, #0]
 8002974:	b29b      	uxth	r3, r3
 8002976:	1ad3      	subs	r3, r2, r3
 8002978:	b29b      	uxth	r3, r3
 800297a:	8b3a      	ldrh	r2, [r7, #24]
 800297c:	4619      	mov	r1, r3
 800297e:	f7ff fc37 	bl	80021f0 <lcd_DrawPoint>

	lcd_DrawPoint(xc - x, yc - y, c);
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	b29a      	uxth	r2, r3
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	b29b      	uxth	r3, r3
 800298a:	1ad3      	subs	r3, r2, r3
 800298c:	b298      	uxth	r0, r3
 800298e:	68bb      	ldr	r3, [r7, #8]
 8002990:	b29a      	uxth	r2, r3
 8002992:	683b      	ldr	r3, [r7, #0]
 8002994:	b29b      	uxth	r3, r3
 8002996:	1ad3      	subs	r3, r2, r3
 8002998:	b29b      	uxth	r3, r3
 800299a:	8b3a      	ldrh	r2, [r7, #24]
 800299c:	4619      	mov	r1, r3
 800299e:	f7ff fc27 	bl	80021f0 <lcd_DrawPoint>

	lcd_DrawPoint(xc + y, yc + x, c);
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	b29a      	uxth	r2, r3
 80029a6:	683b      	ldr	r3, [r7, #0]
 80029a8:	b29b      	uxth	r3, r3
 80029aa:	4413      	add	r3, r2
 80029ac:	b298      	uxth	r0, r3
 80029ae:	68bb      	ldr	r3, [r7, #8]
 80029b0:	b29a      	uxth	r2, r3
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	b29b      	uxth	r3, r3
 80029b6:	4413      	add	r3, r2
 80029b8:	b29b      	uxth	r3, r3
 80029ba:	8b3a      	ldrh	r2, [r7, #24]
 80029bc:	4619      	mov	r1, r3
 80029be:	f7ff fc17 	bl	80021f0 <lcd_DrawPoint>

	lcd_DrawPoint(xc - y, yc + x, c);
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	b29a      	uxth	r2, r3
 80029c6:	683b      	ldr	r3, [r7, #0]
 80029c8:	b29b      	uxth	r3, r3
 80029ca:	1ad3      	subs	r3, r2, r3
 80029cc:	b298      	uxth	r0, r3
 80029ce:	68bb      	ldr	r3, [r7, #8]
 80029d0:	b29a      	uxth	r2, r3
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	b29b      	uxth	r3, r3
 80029d6:	4413      	add	r3, r2
 80029d8:	b29b      	uxth	r3, r3
 80029da:	8b3a      	ldrh	r2, [r7, #24]
 80029dc:	4619      	mov	r1, r3
 80029de:	f7ff fc07 	bl	80021f0 <lcd_DrawPoint>

	lcd_DrawPoint(xc + y, yc - x, c);
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	b29a      	uxth	r2, r3
 80029e6:	683b      	ldr	r3, [r7, #0]
 80029e8:	b29b      	uxth	r3, r3
 80029ea:	4413      	add	r3, r2
 80029ec:	b298      	uxth	r0, r3
 80029ee:	68bb      	ldr	r3, [r7, #8]
 80029f0:	b29a      	uxth	r2, r3
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	b29b      	uxth	r3, r3
 80029f6:	1ad3      	subs	r3, r2, r3
 80029f8:	b29b      	uxth	r3, r3
 80029fa:	8b3a      	ldrh	r2, [r7, #24]
 80029fc:	4619      	mov	r1, r3
 80029fe:	f7ff fbf7 	bl	80021f0 <lcd_DrawPoint>

	lcd_DrawPoint(xc - y, yc - x, c);
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	b29a      	uxth	r2, r3
 8002a06:	683b      	ldr	r3, [r7, #0]
 8002a08:	b29b      	uxth	r3, r3
 8002a0a:	1ad3      	subs	r3, r2, r3
 8002a0c:	b298      	uxth	r0, r3
 8002a0e:	68bb      	ldr	r3, [r7, #8]
 8002a10:	b29a      	uxth	r2, r3
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	b29b      	uxth	r3, r3
 8002a16:	1ad3      	subs	r3, r2, r3
 8002a18:	b29b      	uxth	r3, r3
 8002a1a:	8b3a      	ldrh	r2, [r7, #24]
 8002a1c:	4619      	mov	r1, r3
 8002a1e:	f7ff fbe7 	bl	80021f0 <lcd_DrawPoint>
}
 8002a22:	bf00      	nop
 8002a24:	3710      	adds	r7, #16
 8002a26:	46bd      	mov	sp, r7
 8002a28:	bd80      	pop	{r7, pc}

08002a2a <lcd_DrawCircle>:

void lcd_DrawCircle(int xc, int yc,uint16_t c,int r, int fill) //ve duong or hinh, c: color
{
 8002a2a:	b580      	push	{r7, lr}
 8002a2c:	b08a      	sub	sp, #40	@ 0x28
 8002a2e:	af02      	add	r7, sp, #8
 8002a30:	60f8      	str	r0, [r7, #12]
 8002a32:	60b9      	str	r1, [r7, #8]
 8002a34:	603b      	str	r3, [r7, #0]
 8002a36:	4613      	mov	r3, r2
 8002a38:	80fb      	strh	r3, [r7, #6]
	int x = 0, y = r, yi, d;
 8002a3a:	2300      	movs	r3, #0
 8002a3c:	61fb      	str	r3, [r7, #28]
 8002a3e:	683b      	ldr	r3, [r7, #0]
 8002a40:	61bb      	str	r3, [r7, #24]

	d = 3 - 2 * r;
 8002a42:	683b      	ldr	r3, [r7, #0]
 8002a44:	005b      	lsls	r3, r3, #1
 8002a46:	f1c3 0303 	rsb	r3, r3, #3
 8002a4a:	613b      	str	r3, [r7, #16]


	if (fill)
 8002a4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d04f      	beq.n	8002af2 <lcd_DrawCircle+0xc8>
	{
		while (x <= y) {
 8002a52:	e029      	b.n	8002aa8 <lcd_DrawCircle+0x7e>
			for (yi = x; yi <= y; yi++)
 8002a54:	69fb      	ldr	r3, [r7, #28]
 8002a56:	617b      	str	r3, [r7, #20]
 8002a58:	e00a      	b.n	8002a70 <lcd_DrawCircle+0x46>
				_draw_circle_8(xc, yc, x, yi, c);
 8002a5a:	88fb      	ldrh	r3, [r7, #6]
 8002a5c:	9300      	str	r3, [sp, #0]
 8002a5e:	697b      	ldr	r3, [r7, #20]
 8002a60:	69fa      	ldr	r2, [r7, #28]
 8002a62:	68b9      	ldr	r1, [r7, #8]
 8002a64:	68f8      	ldr	r0, [r7, #12]
 8002a66:	f7ff ff55 	bl	8002914 <_draw_circle_8>
			for (yi = x; yi <= y; yi++)
 8002a6a:	697b      	ldr	r3, [r7, #20]
 8002a6c:	3301      	adds	r3, #1
 8002a6e:	617b      	str	r3, [r7, #20]
 8002a70:	697a      	ldr	r2, [r7, #20]
 8002a72:	69bb      	ldr	r3, [r7, #24]
 8002a74:	429a      	cmp	r2, r3
 8002a76:	ddf0      	ble.n	8002a5a <lcd_DrawCircle+0x30>

			if (d < 0) {
 8002a78:	693b      	ldr	r3, [r7, #16]
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	da06      	bge.n	8002a8c <lcd_DrawCircle+0x62>
				d = d + 4 * x + 6;
 8002a7e:	69fb      	ldr	r3, [r7, #28]
 8002a80:	009a      	lsls	r2, r3, #2
 8002a82:	693b      	ldr	r3, [r7, #16]
 8002a84:	4413      	add	r3, r2
 8002a86:	3306      	adds	r3, #6
 8002a88:	613b      	str	r3, [r7, #16]
 8002a8a:	e00a      	b.n	8002aa2 <lcd_DrawCircle+0x78>
			} else {
				d = d + 4 * (x - y) + 10;
 8002a8c:	69fa      	ldr	r2, [r7, #28]
 8002a8e:	69bb      	ldr	r3, [r7, #24]
 8002a90:	1ad3      	subs	r3, r2, r3
 8002a92:	009a      	lsls	r2, r3, #2
 8002a94:	693b      	ldr	r3, [r7, #16]
 8002a96:	4413      	add	r3, r2
 8002a98:	330a      	adds	r3, #10
 8002a9a:	613b      	str	r3, [r7, #16]
				y--;
 8002a9c:	69bb      	ldr	r3, [r7, #24]
 8002a9e:	3b01      	subs	r3, #1
 8002aa0:	61bb      	str	r3, [r7, #24]
			}
			x++;
 8002aa2:	69fb      	ldr	r3, [r7, #28]
 8002aa4:	3301      	adds	r3, #1
 8002aa6:	61fb      	str	r3, [r7, #28]
		while (x <= y) {
 8002aa8:	69fa      	ldr	r2, [r7, #28]
 8002aaa:	69bb      	ldr	r3, [r7, #24]
 8002aac:	429a      	cmp	r2, r3
 8002aae:	ddd1      	ble.n	8002a54 <lcd_DrawCircle+0x2a>
				y--;
			}
			x++;
		}
	}
}
 8002ab0:	e023      	b.n	8002afa <lcd_DrawCircle+0xd0>
			_draw_circle_8(xc, yc, x, y, c);
 8002ab2:	88fb      	ldrh	r3, [r7, #6]
 8002ab4:	9300      	str	r3, [sp, #0]
 8002ab6:	69bb      	ldr	r3, [r7, #24]
 8002ab8:	69fa      	ldr	r2, [r7, #28]
 8002aba:	68b9      	ldr	r1, [r7, #8]
 8002abc:	68f8      	ldr	r0, [r7, #12]
 8002abe:	f7ff ff29 	bl	8002914 <_draw_circle_8>
			if (d < 0) {
 8002ac2:	693b      	ldr	r3, [r7, #16]
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	da06      	bge.n	8002ad6 <lcd_DrawCircle+0xac>
				d = d + 4 * x + 6;
 8002ac8:	69fb      	ldr	r3, [r7, #28]
 8002aca:	009a      	lsls	r2, r3, #2
 8002acc:	693b      	ldr	r3, [r7, #16]
 8002ace:	4413      	add	r3, r2
 8002ad0:	3306      	adds	r3, #6
 8002ad2:	613b      	str	r3, [r7, #16]
 8002ad4:	e00a      	b.n	8002aec <lcd_DrawCircle+0xc2>
				d = d + 4 * (x - y) + 10;
 8002ad6:	69fa      	ldr	r2, [r7, #28]
 8002ad8:	69bb      	ldr	r3, [r7, #24]
 8002ada:	1ad3      	subs	r3, r2, r3
 8002adc:	009a      	lsls	r2, r3, #2
 8002ade:	693b      	ldr	r3, [r7, #16]
 8002ae0:	4413      	add	r3, r2
 8002ae2:	330a      	adds	r3, #10
 8002ae4:	613b      	str	r3, [r7, #16]
				y--;
 8002ae6:	69bb      	ldr	r3, [r7, #24]
 8002ae8:	3b01      	subs	r3, #1
 8002aea:	61bb      	str	r3, [r7, #24]
			x++;
 8002aec:	69fb      	ldr	r3, [r7, #28]
 8002aee:	3301      	adds	r3, #1
 8002af0:	61fb      	str	r3, [r7, #28]
		while (x <= y) {
 8002af2:	69fa      	ldr	r2, [r7, #28]
 8002af4:	69bb      	ldr	r3, [r7, #24]
 8002af6:	429a      	cmp	r2, r3
 8002af8:	dddb      	ble.n	8002ab2 <lcd_DrawCircle+0x88>
}
 8002afa:	bf00      	nop
 8002afc:	3720      	adds	r7, #32
 8002afe:	46bd      	mov	sp, r7
 8002b00:	bd80      	pop	{r7, pc}
	...

08002b04 <lcd_ShowStr>:

void lcd_ShowStr(uint16_t x, uint16_t y,char *str,uint16_t fc, uint16_t bc,uint8_t sizey,uint8_t mode)
{
 8002b04:	b590      	push	{r4, r7, lr}
 8002b06:	b08b      	sub	sp, #44	@ 0x2c
 8002b08:	af04      	add	r7, sp, #16
 8002b0a:	60ba      	str	r2, [r7, #8]
 8002b0c:	461a      	mov	r2, r3
 8002b0e:	4603      	mov	r3, r0
 8002b10:	81fb      	strh	r3, [r7, #14]
 8002b12:	460b      	mov	r3, r1
 8002b14:	81bb      	strh	r3, [r7, #12]
 8002b16:	4613      	mov	r3, r2
 8002b18:	80fb      	strh	r3, [r7, #6]
	uint16_t x0=x;
 8002b1a:	89fb      	ldrh	r3, [r7, #14]
 8002b1c:	82bb      	strh	r3, [r7, #20]
    uint8_t bHz=0;
 8002b1e:	2300      	movs	r3, #0
 8002b20:	75fb      	strb	r3, [r7, #23]
	while(*str!=0)
 8002b22:	e048      	b.n	8002bb6 <lcd_ShowStr+0xb2>
	{
		if(!bHz)
 8002b24:	7dfb      	ldrb	r3, [r7, #23]
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d145      	bne.n	8002bb6 <lcd_ShowStr+0xb2>
		{
			if(x>(lcddev.width-sizey/2)||y>(lcddev.height-sizey)) return;
 8002b2a:	89fa      	ldrh	r2, [r7, #14]
 8002b2c:	4b26      	ldr	r3, [pc, #152]	@ (8002bc8 <lcd_ShowStr+0xc4>)
 8002b2e:	881b      	ldrh	r3, [r3, #0]
 8002b30:	4619      	mov	r1, r3
 8002b32:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8002b36:	085b      	lsrs	r3, r3, #1
 8002b38:	b2db      	uxtb	r3, r3
 8002b3a:	1acb      	subs	r3, r1, r3
 8002b3c:	429a      	cmp	r2, r3
 8002b3e:	dc3f      	bgt.n	8002bc0 <lcd_ShowStr+0xbc>
 8002b40:	89ba      	ldrh	r2, [r7, #12]
 8002b42:	4b21      	ldr	r3, [pc, #132]	@ (8002bc8 <lcd_ShowStr+0xc4>)
 8002b44:	885b      	ldrh	r3, [r3, #2]
 8002b46:	4619      	mov	r1, r3
 8002b48:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8002b4c:	1acb      	subs	r3, r1, r3
 8002b4e:	429a      	cmp	r2, r3
 8002b50:	dc36      	bgt.n	8002bc0 <lcd_ShowStr+0xbc>
			if(*str>0x80)bHz=1;
 8002b52:	68bb      	ldr	r3, [r7, #8]
 8002b54:	781b      	ldrb	r3, [r3, #0]
 8002b56:	2b80      	cmp	r3, #128	@ 0x80
 8002b58:	d902      	bls.n	8002b60 <lcd_ShowStr+0x5c>
 8002b5a:	2301      	movs	r3, #1
 8002b5c:	75fb      	strb	r3, [r7, #23]
 8002b5e:	e02a      	b.n	8002bb6 <lcd_ShowStr+0xb2>
			else
			{
				if(*str==0x0D)
 8002b60:	68bb      	ldr	r3, [r7, #8]
 8002b62:	781b      	ldrb	r3, [r3, #0]
 8002b64:	2b0d      	cmp	r3, #13
 8002b66:	d10b      	bne.n	8002b80 <lcd_ShowStr+0x7c>
				{
					y+=sizey;
 8002b68:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8002b6c:	b29a      	uxth	r2, r3
 8002b6e:	89bb      	ldrh	r3, [r7, #12]
 8002b70:	4413      	add	r3, r2
 8002b72:	81bb      	strh	r3, [r7, #12]
					x=x0;
 8002b74:	8abb      	ldrh	r3, [r7, #20]
 8002b76:	81fb      	strh	r3, [r7, #14]
					str++;
 8002b78:	68bb      	ldr	r3, [r7, #8]
 8002b7a:	3301      	adds	r3, #1
 8002b7c:	60bb      	str	r3, [r7, #8]
 8002b7e:	e017      	b.n	8002bb0 <lcd_ShowStr+0xac>
				}else
				{
					lcd_ShowChar(x,y,*str,fc,bc,sizey,mode);
 8002b80:	68bb      	ldr	r3, [r7, #8]
 8002b82:	781a      	ldrb	r2, [r3, #0]
 8002b84:	88fc      	ldrh	r4, [r7, #6]
 8002b86:	89b9      	ldrh	r1, [r7, #12]
 8002b88:	89f8      	ldrh	r0, [r7, #14]
 8002b8a:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8002b8e:	9302      	str	r3, [sp, #8]
 8002b90:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8002b94:	9301      	str	r3, [sp, #4]
 8002b96:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8002b98:	9300      	str	r3, [sp, #0]
 8002b9a:	4623      	mov	r3, r4
 8002b9c:	f7ff fbc4 	bl	8002328 <lcd_ShowChar>
					x+=sizey/2;
 8002ba0:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8002ba4:	085b      	lsrs	r3, r3, #1
 8002ba6:	b2db      	uxtb	r3, r3
 8002ba8:	461a      	mov	r2, r3
 8002baa:	89fb      	ldrh	r3, [r7, #14]
 8002bac:	4413      	add	r3, r2
 8002bae:	81fb      	strh	r3, [r7, #14]
				}
			  str++;
 8002bb0:	68bb      	ldr	r3, [r7, #8]
 8002bb2:	3301      	adds	r3, #1
 8002bb4:	60bb      	str	r3, [r7, #8]
	while(*str!=0)
 8002bb6:	68bb      	ldr	r3, [r7, #8]
 8002bb8:	781b      	ldrb	r3, [r3, #0]
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d1b2      	bne.n	8002b24 <lcd_ShowStr+0x20>
 8002bbe:	e000      	b.n	8002bc2 <lcd_ShowStr+0xbe>
			if(x>(lcddev.width-sizey/2)||y>(lcddev.height-sizey)) return;
 8002bc0:	bf00      	nop
			}
		}
	}
}
 8002bc2:	371c      	adds	r7, #28
 8002bc4:	46bd      	mov	sp, r7
 8002bc6:	bd90      	pop	{r4, r7, pc}
 8002bc8:	200003f4 	.word	0x200003f4

08002bcc <led7_Scan>:

void led7_init(){
	  HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, 1);
}

void led7_Scan(){
 8002bcc:	b580      	push	{r7, lr}
 8002bce:	af00      	add	r7, sp, #0
	spi_buffer &= 0x00ff;
 8002bd0:	4b3f      	ldr	r3, [pc, #252]	@ (8002cd0 <led7_Scan+0x104>)
 8002bd2:	881b      	ldrh	r3, [r3, #0]
 8002bd4:	b2db      	uxtb	r3, r3
 8002bd6:	b29a      	uxth	r2, r3
 8002bd8:	4b3d      	ldr	r3, [pc, #244]	@ (8002cd0 <led7_Scan+0x104>)
 8002bda:	801a      	strh	r2, [r3, #0]
	spi_buffer |= led7seg[led7_index] << 8;
 8002bdc:	4b3d      	ldr	r3, [pc, #244]	@ (8002cd4 <led7_Scan+0x108>)
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	4a3d      	ldr	r2, [pc, #244]	@ (8002cd8 <led7_Scan+0x10c>)
 8002be2:	5cd3      	ldrb	r3, [r2, r3]
 8002be4:	b21b      	sxth	r3, r3
 8002be6:	021b      	lsls	r3, r3, #8
 8002be8:	b21a      	sxth	r2, r3
 8002bea:	4b39      	ldr	r3, [pc, #228]	@ (8002cd0 <led7_Scan+0x104>)
 8002bec:	881b      	ldrh	r3, [r3, #0]
 8002bee:	b21b      	sxth	r3, r3
 8002bf0:	4313      	orrs	r3, r2
 8002bf2:	b21b      	sxth	r3, r3
 8002bf4:	b29a      	uxth	r2, r3
 8002bf6:	4b36      	ldr	r3, [pc, #216]	@ (8002cd0 <led7_Scan+0x104>)
 8002bf8:	801a      	strh	r2, [r3, #0]
	switch(led7_index){
 8002bfa:	4b36      	ldr	r3, [pc, #216]	@ (8002cd4 <led7_Scan+0x108>)
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	2b03      	cmp	r3, #3
 8002c00:	d846      	bhi.n	8002c90 <led7_Scan+0xc4>
 8002c02:	a201      	add	r2, pc, #4	@ (adr r2, 8002c08 <led7_Scan+0x3c>)
 8002c04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c08:	08002c19 	.word	0x08002c19
 8002c0c:	08002c37 	.word	0x08002c37
 8002c10:	08002c55 	.word	0x08002c55
 8002c14:	08002c73 	.word	0x08002c73
	case 0:
		spi_buffer |= 0x00b0;
 8002c18:	4b2d      	ldr	r3, [pc, #180]	@ (8002cd0 <led7_Scan+0x104>)
 8002c1a:	881b      	ldrh	r3, [r3, #0]
 8002c1c:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 8002c20:	b29a      	uxth	r2, r3
 8002c22:	4b2b      	ldr	r3, [pc, #172]	@ (8002cd0 <led7_Scan+0x104>)
 8002c24:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xffbf;//1011
 8002c26:	4b2a      	ldr	r3, [pc, #168]	@ (8002cd0 <led7_Scan+0x104>)
 8002c28:	881b      	ldrh	r3, [r3, #0]
 8002c2a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002c2e:	b29a      	uxth	r2, r3
 8002c30:	4b27      	ldr	r3, [pc, #156]	@ (8002cd0 <led7_Scan+0x104>)
 8002c32:	801a      	strh	r2, [r3, #0]
		break;
 8002c34:	e02d      	b.n	8002c92 <led7_Scan+0xc6>
	case 1:
		spi_buffer |= 0x00d0;
 8002c36:	4b26      	ldr	r3, [pc, #152]	@ (8002cd0 <led7_Scan+0x104>)
 8002c38:	881b      	ldrh	r3, [r3, #0]
 8002c3a:	f043 03d0 	orr.w	r3, r3, #208	@ 0xd0
 8002c3e:	b29a      	uxth	r2, r3
 8002c40:	4b23      	ldr	r3, [pc, #140]	@ (8002cd0 <led7_Scan+0x104>)
 8002c42:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xffdf;//1101
 8002c44:	4b22      	ldr	r3, [pc, #136]	@ (8002cd0 <led7_Scan+0x104>)
 8002c46:	881b      	ldrh	r3, [r3, #0]
 8002c48:	f023 0320 	bic.w	r3, r3, #32
 8002c4c:	b29a      	uxth	r2, r3
 8002c4e:	4b20      	ldr	r3, [pc, #128]	@ (8002cd0 <led7_Scan+0x104>)
 8002c50:	801a      	strh	r2, [r3, #0]
		break;
 8002c52:	e01e      	b.n	8002c92 <led7_Scan+0xc6>
	case 2:
		spi_buffer |= 0x00e0;
 8002c54:	4b1e      	ldr	r3, [pc, #120]	@ (8002cd0 <led7_Scan+0x104>)
 8002c56:	881b      	ldrh	r3, [r3, #0]
 8002c58:	f043 03e0 	orr.w	r3, r3, #224	@ 0xe0
 8002c5c:	b29a      	uxth	r2, r3
 8002c5e:	4b1c      	ldr	r3, [pc, #112]	@ (8002cd0 <led7_Scan+0x104>)
 8002c60:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xffef;//1110
 8002c62:	4b1b      	ldr	r3, [pc, #108]	@ (8002cd0 <led7_Scan+0x104>)
 8002c64:	881b      	ldrh	r3, [r3, #0]
 8002c66:	f023 0310 	bic.w	r3, r3, #16
 8002c6a:	b29a      	uxth	r2, r3
 8002c6c:	4b18      	ldr	r3, [pc, #96]	@ (8002cd0 <led7_Scan+0x104>)
 8002c6e:	801a      	strh	r2, [r3, #0]
		break;
 8002c70:	e00f      	b.n	8002c92 <led7_Scan+0xc6>
	case 3:
		spi_buffer |= 0x0070;
 8002c72:	4b17      	ldr	r3, [pc, #92]	@ (8002cd0 <led7_Scan+0x104>)
 8002c74:	881b      	ldrh	r3, [r3, #0]
 8002c76:	f043 0370 	orr.w	r3, r3, #112	@ 0x70
 8002c7a:	b29a      	uxth	r2, r3
 8002c7c:	4b14      	ldr	r3, [pc, #80]	@ (8002cd0 <led7_Scan+0x104>)
 8002c7e:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xff7f;//0111
 8002c80:	4b13      	ldr	r3, [pc, #76]	@ (8002cd0 <led7_Scan+0x104>)
 8002c82:	881b      	ldrh	r3, [r3, #0]
 8002c84:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002c88:	b29a      	uxth	r2, r3
 8002c8a:	4b11      	ldr	r3, [pc, #68]	@ (8002cd0 <led7_Scan+0x104>)
 8002c8c:	801a      	strh	r2, [r3, #0]
		break;
 8002c8e:	e000      	b.n	8002c92 <led7_Scan+0xc6>
	default:
		break;
 8002c90:	bf00      	nop
	}
	led7_index = (led7_index + 1)%4;
 8002c92:	4b10      	ldr	r3, [pc, #64]	@ (8002cd4 <led7_Scan+0x108>)
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	3301      	adds	r3, #1
 8002c98:	425a      	negs	r2, r3
 8002c9a:	f003 0303 	and.w	r3, r3, #3
 8002c9e:	f002 0203 	and.w	r2, r2, #3
 8002ca2:	bf58      	it	pl
 8002ca4:	4253      	negpl	r3, r2
 8002ca6:	4a0b      	ldr	r2, [pc, #44]	@ (8002cd4 <led7_Scan+0x108>)
 8002ca8:	6013      	str	r3, [r2, #0]
	HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, 0);
 8002caa:	2200      	movs	r2, #0
 8002cac:	2140      	movs	r1, #64	@ 0x40
 8002cae:	480b      	ldr	r0, [pc, #44]	@ (8002cdc <led7_Scan+0x110>)
 8002cb0:	f002 f936 	bl	8004f20 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (void*)&spi_buffer, 2, 1);
 8002cb4:	2301      	movs	r3, #1
 8002cb6:	2202      	movs	r2, #2
 8002cb8:	4905      	ldr	r1, [pc, #20]	@ (8002cd0 <led7_Scan+0x104>)
 8002cba:	4809      	ldr	r0, [pc, #36]	@ (8002ce0 <led7_Scan+0x114>)
 8002cbc:	f003 fae1 	bl	8006282 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, 1);
 8002cc0:	2201      	movs	r2, #1
 8002cc2:	2140      	movs	r1, #64	@ 0x40
 8002cc4:	4805      	ldr	r0, [pc, #20]	@ (8002cdc <led7_Scan+0x110>)
 8002cc6:	f002 f92b 	bl	8004f20 <HAL_GPIO_WritePin>
}
 8002cca:	bf00      	nop
 8002ccc:	bd80      	pop	{r7, pc}
 8002cce:	bf00      	nop
 8002cd0:	20000004 	.word	0x20000004
 8002cd4:	200003fc 	.word	0x200003fc
 8002cd8:	20000000 	.word	0x20000000
 8002cdc:	40021800 	.word	0x40021800
 8002ce0:	20000414 	.word	0x20000414

08002ce4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002ce4:	b580      	push	{r7, lr}
 8002ce6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002ce8:	f000 fdc2 	bl	8003870 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002cec:	f000 f82e 	bl	8002d4c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002cf0:	f7fe fb5c 	bl	80013ac <MX_GPIO_Init>
  MX_DMA_Init();
 8002cf4:	f7fe fa10 	bl	8001118 <MX_DMA_Init>
  MX_TIM2_Init();
 8002cf8:	f000 fbb4 	bl	8003464 <MX_TIM2_Init>
  MX_SPI1_Init();
 8002cfc:	f000 fa76 	bl	80031ec <MX_SPI1_Init>
  MX_FSMC_Init();
 8002d00:	f7fe fa84 	bl	800120c <MX_FSMC_Init>
  MX_I2C1_Init();
 8002d04:	f7ff f918 	bl	8001f38 <MX_I2C1_Init>
  MX_TIM13_Init();
 8002d08:	f000 fbf8 	bl	80034fc <MX_TIM13_Init>
  MX_ADC1_Init();
 8002d0c:	f7fe f864 	bl	8000dd8 <MX_ADC1_Init>
  MX_USART1_UART_Init();
 8002d10:	f000 fce4 	bl	80036dc <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  system_init();
 8002d14:	f000 f884 	bl	8002e20 <system_init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
 lcd_Clear(BLACK);
 8002d18:	2000      	movs	r0, #0
 8002d1a:	f7ff fa01 	bl	8002120 <lcd_Clear>
  while (1)
  {
	  while(!flag_timer2);
 8002d1e:	bf00      	nop
 8002d20:	4b09      	ldr	r3, [pc, #36]	@ (8002d48 <main+0x64>)
 8002d22:	881b      	ldrh	r3, [r3, #0]
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d0fb      	beq.n	8002d20 <main+0x3c>
	  flag_timer2 = 0;
 8002d28:	4b07      	ldr	r3, [pc, #28]	@ (8002d48 <main+0x64>)
 8002d2a:	2200      	movs	r2, #0
 8002d2c:	801a      	strh	r2, [r3, #0]
	  button_Scan();
 8002d2e:	f7fe f97d 	bl	800102c <button_Scan>
	  test_LedDebug();
 8002d32:	f000 f88d 	bl	8002e50 <test_LedDebug>
	  // test_Adc();
	  // test_Buzzer();
	  // checkingCondition();
    // graph_add_sample(); 
    sensor_Read();
 8002d36:	f000 f8e5 	bl	8002f04 <sensor_Read>
    sensor_GetVoltage();
 8002d3a:	f000 f8f9 	bl	8002f30 <sensor_GetVoltage>
    sensor_GetCurrent();
 8002d3e:	f000 f963 	bl	8003008 <sensor_GetCurrent>
    graph_add_sample();
 8002d42:	f7fe fcd5 	bl	80016f0 <graph_add_sample>
	  while(!flag_timer2);
 8002d46:	e7ea      	b.n	8002d1e <main+0x3a>
 8002d48:	2000040e 	.word	0x2000040e

08002d4c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002d4c:	b580      	push	{r7, lr}
 8002d4e:	b094      	sub	sp, #80	@ 0x50
 8002d50:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002d52:	f107 0320 	add.w	r3, r7, #32
 8002d56:	2230      	movs	r2, #48	@ 0x30
 8002d58:	2100      	movs	r1, #0
 8002d5a:	4618      	mov	r0, r3
 8002d5c:	f006 f996 	bl	800908c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002d60:	f107 030c 	add.w	r3, r7, #12
 8002d64:	2200      	movs	r2, #0
 8002d66:	601a      	str	r2, [r3, #0]
 8002d68:	605a      	str	r2, [r3, #4]
 8002d6a:	609a      	str	r2, [r3, #8]
 8002d6c:	60da      	str	r2, [r3, #12]
 8002d6e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002d70:	2300      	movs	r3, #0
 8002d72:	60bb      	str	r3, [r7, #8]
 8002d74:	4b28      	ldr	r3, [pc, #160]	@ (8002e18 <SystemClock_Config+0xcc>)
 8002d76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d78:	4a27      	ldr	r2, [pc, #156]	@ (8002e18 <SystemClock_Config+0xcc>)
 8002d7a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002d7e:	6413      	str	r3, [r2, #64]	@ 0x40
 8002d80:	4b25      	ldr	r3, [pc, #148]	@ (8002e18 <SystemClock_Config+0xcc>)
 8002d82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d84:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002d88:	60bb      	str	r3, [r7, #8]
 8002d8a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002d8c:	2300      	movs	r3, #0
 8002d8e:	607b      	str	r3, [r7, #4]
 8002d90:	4b22      	ldr	r3, [pc, #136]	@ (8002e1c <SystemClock_Config+0xd0>)
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	4a21      	ldr	r2, [pc, #132]	@ (8002e1c <SystemClock_Config+0xd0>)
 8002d96:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002d9a:	6013      	str	r3, [r2, #0]
 8002d9c:	4b1f      	ldr	r3, [pc, #124]	@ (8002e1c <SystemClock_Config+0xd0>)
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002da4:	607b      	str	r3, [r7, #4]
 8002da6:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002da8:	2302      	movs	r3, #2
 8002daa:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002dac:	2301      	movs	r3, #1
 8002dae:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002db0:	2310      	movs	r3, #16
 8002db2:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002db4:	2302      	movs	r3, #2
 8002db6:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002db8:	2300      	movs	r3, #0
 8002dba:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8002dbc:	2308      	movs	r3, #8
 8002dbe:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8002dc0:	23a8      	movs	r3, #168	@ 0xa8
 8002dc2:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002dc4:	2302      	movs	r3, #2
 8002dc6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8002dc8:	2304      	movs	r3, #4
 8002dca:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002dcc:	f107 0320 	add.w	r3, r7, #32
 8002dd0:	4618      	mov	r0, r3
 8002dd2:	f002 fd35 	bl	8005840 <HAL_RCC_OscConfig>
 8002dd6:	4603      	mov	r3, r0
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d001      	beq.n	8002de0 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8002ddc:	f000 f87e 	bl	8002edc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002de0:	230f      	movs	r3, #15
 8002de2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002de4:	2302      	movs	r3, #2
 8002de6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002de8:	2300      	movs	r3, #0
 8002dea:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002dec:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8002df0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 8002df2:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8002df6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002df8:	f107 030c 	add.w	r3, r7, #12
 8002dfc:	2105      	movs	r1, #5
 8002dfe:	4618      	mov	r0, r3
 8002e00:	f002 ff96 	bl	8005d30 <HAL_RCC_ClockConfig>
 8002e04:	4603      	mov	r3, r0
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d001      	beq.n	8002e0e <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8002e0a:	f000 f867 	bl	8002edc <Error_Handler>
  }
}
 8002e0e:	bf00      	nop
 8002e10:	3750      	adds	r7, #80	@ 0x50
 8002e12:	46bd      	mov	sp, r7
 8002e14:	bd80      	pop	{r7, pc}
 8002e16:	bf00      	nop
 8002e18:	40023800 	.word	0x40023800
 8002e1c:	40007000 	.word	0x40007000

08002e20 <system_init>:

/* USER CODE BEGIN 4 */
void system_init(){
 8002e20:	b580      	push	{r7, lr}
 8002e22:	af00      	add	r7, sp, #0
	  timer_init();
 8002e24:	f000 f992 	bl	800314c <timer_init>
	  button_init();
 8002e28:	f7fe f8f4 	bl	8001014 <button_init>
	  lcd_init();
 8002e2c:	f7ff fc12 	bl	8002654 <lcd_init>
	  sensor_init();
 8002e30:	f000 f85a 	bl	8002ee8 <sensor_init>
	  buzzer_init();
 8002e34:	f7fe f966 	bl	8001104 <buzzer_init>
	  init_RTC_timer();
 8002e38:	f000 f82e 	bl	8002e98 <init_RTC_timer>
	  uart_init_rs232();
 8002e3c:	f000 fc22 	bl	8003684 <uart_init_rs232>
    graph_init();
 8002e40:	f7fe fc04 	bl	800164c <graph_init>
	  setTimer2(50);
 8002e44:	2032      	movs	r0, #50	@ 0x32
 8002e46:	f000 f98b 	bl	8003160 <setTimer2>
}
 8002e4a:	bf00      	nop
 8002e4c:	bd80      	pop	{r7, pc}
	...

08002e50 <test_LedDebug>:

uint8_t count_led_debug = 0;

void test_LedDebug(){
 8002e50:	b580      	push	{r7, lr}
 8002e52:	af00      	add	r7, sp, #0
	count_led_debug = (count_led_debug + 1)%20;
 8002e54:	4b0d      	ldr	r3, [pc, #52]	@ (8002e8c <test_LedDebug+0x3c>)
 8002e56:	781b      	ldrb	r3, [r3, #0]
 8002e58:	1c5a      	adds	r2, r3, #1
 8002e5a:	4b0d      	ldr	r3, [pc, #52]	@ (8002e90 <test_LedDebug+0x40>)
 8002e5c:	fb83 1302 	smull	r1, r3, r3, r2
 8002e60:	10d9      	asrs	r1, r3, #3
 8002e62:	17d3      	asrs	r3, r2, #31
 8002e64:	1ac9      	subs	r1, r1, r3
 8002e66:	460b      	mov	r3, r1
 8002e68:	009b      	lsls	r3, r3, #2
 8002e6a:	440b      	add	r3, r1
 8002e6c:	009b      	lsls	r3, r3, #2
 8002e6e:	1ad1      	subs	r1, r2, r3
 8002e70:	b2ca      	uxtb	r2, r1
 8002e72:	4b06      	ldr	r3, [pc, #24]	@ (8002e8c <test_LedDebug+0x3c>)
 8002e74:	701a      	strb	r2, [r3, #0]
	if(count_led_debug == 0){
 8002e76:	4b05      	ldr	r3, [pc, #20]	@ (8002e8c <test_LedDebug+0x3c>)
 8002e78:	781b      	ldrb	r3, [r3, #0]
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d103      	bne.n	8002e86 <test_LedDebug+0x36>
		HAL_GPIO_TogglePin(DEBUG_LED_GPIO_Port, DEBUG_LED_Pin);
 8002e7e:	2110      	movs	r1, #16
 8002e80:	4804      	ldr	r0, [pc, #16]	@ (8002e94 <test_LedDebug+0x44>)
 8002e82:	f002 f866 	bl	8004f52 <HAL_GPIO_TogglePin>
	}
}
 8002e86:	bf00      	nop
 8002e88:	bd80      	pop	{r7, pc}
 8002e8a:	bf00      	nop
 8002e8c:	20000400 	.word	0x20000400
 8002e90:	66666667 	.word	0x66666667
 8002e94:	40021000 	.word	0x40021000

08002e98 <init_RTC_timer>:

  }
}


void init_RTC_timer(){
 8002e98:	b580      	push	{r7, lr}
 8002e9a:	af00      	add	r7, sp, #0
  ds3231_init();
 8002e9c:	f7fe f95c 	bl	8001158 <ds3231_init>
  ds3231_Write(0x00, 0); // second
 8002ea0:	2100      	movs	r1, #0
 8002ea2:	2000      	movs	r0, #0
 8002ea4:	f7fe f990 	bl	80011c8 <ds3231_Write>
  ds3231_Write(0x01, 50); // minute
 8002ea8:	2132      	movs	r1, #50	@ 0x32
 8002eaa:	2001      	movs	r0, #1
 8002eac:	f7fe f98c 	bl	80011c8 <ds3231_Write>
  ds3231_Write(0x02, 8); // hour
 8002eb0:	2108      	movs	r1, #8
 8002eb2:	2002      	movs	r0, #2
 8002eb4:	f7fe f988 	bl	80011c8 <ds3231_Write>
  ds3231_Write(0x03, 4); // day
 8002eb8:	2104      	movs	r1, #4
 8002eba:	2003      	movs	r0, #3
 8002ebc:	f7fe f984 	bl	80011c8 <ds3231_Write>
  ds3231_Write(0x04, 19); // date
 8002ec0:	2113      	movs	r1, #19
 8002ec2:	2004      	movs	r0, #4
 8002ec4:	f7fe f980 	bl	80011c8 <ds3231_Write>
  ds3231_Write(0x05, 11); // month
 8002ec8:	210b      	movs	r1, #11
 8002eca:	2005      	movs	r0, #5
 8002ecc:	f7fe f97c 	bl	80011c8 <ds3231_Write>
  ds3231_Write(0x06, 25); // year
 8002ed0:	2119      	movs	r1, #25
 8002ed2:	2006      	movs	r0, #6
 8002ed4:	f7fe f978 	bl	80011c8 <ds3231_Write>
}
 8002ed8:	bf00      	nop
 8002eda:	bd80      	pop	{r7, pc}

08002edc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002edc:	b480      	push	{r7}
 8002ede:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002ee0:	b672      	cpsid	i
}
 8002ee2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002ee4:	bf00      	nop
 8002ee6:	e7fd      	b.n	8002ee4 <Error_Handler+0x8>

08002ee8 <sensor_init>:



uint16_t adc_receive[5];

void sensor_init(){
 8002ee8:	b580      	push	{r7, lr}
 8002eea:	af00      	add	r7, sp, #0
	HAL_ADC_Start_DMA(&hadc1, (uint16_t*)adc_receive, 5);
 8002eec:	2205      	movs	r2, #5
 8002eee:	4903      	ldr	r1, [pc, #12]	@ (8002efc <sensor_init+0x14>)
 8002ef0:	4803      	ldr	r0, [pc, #12]	@ (8002f00 <sensor_init+0x18>)
 8002ef2:	f000 fd97 	bl	8003a24 <HAL_ADC_Start_DMA>
}
 8002ef6:	bf00      	nop
 8002ef8:	bd80      	pop	{r7, pc}
 8002efa:	bf00      	nop
 8002efc:	20000404 	.word	0x20000404
 8002f00:	20000080 	.word	0x20000080

08002f04 <sensor_Read>:

uint8_t sensor_Read(){
 8002f04:	b580      	push	{r7, lr}
 8002f06:	af00      	add	r7, sp, #0
	if (HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_receive, 5) == HAL_OK)
 8002f08:	2205      	movs	r2, #5
 8002f0a:	4906      	ldr	r1, [pc, #24]	@ (8002f24 <sensor_Read+0x20>)
 8002f0c:	4806      	ldr	r0, [pc, #24]	@ (8002f28 <sensor_Read+0x24>)
 8002f0e:	f000 fd89 	bl	8003a24 <HAL_ADC_Start_DMA>
 8002f12:	4603      	mov	r3, r0
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d101      	bne.n	8002f1c <sensor_Read+0x18>
		return 1;
 8002f18:	2301      	movs	r3, #1
 8002f1a:	e000      	b.n	8002f1e <sensor_Read+0x1a>
	else return 0; //
 8002f1c:	2300      	movs	r3, #0
}
 8002f1e:	4618      	mov	r0, r3
 8002f20:	bd80      	pop	{r7, pc}
 8002f22:	bf00      	nop
 8002f24:	20000404 	.word	0x20000404
 8002f28:	20000080 	.word	0x20000080
 8002f2c:	00000000 	.word	0x00000000

08002f30 <sensor_GetVoltage>:
	glb_Potentiometer = adc_receive[3];
	glb_pct_Potentiometer = ((float)glb_Potentiometer/4095)*100;
	return adc_receive[3];
}

float sensor_GetVoltage(){
 8002f30:	b580      	push	{r7, lr}
 8002f32:	af00      	add	r7, sp, #0
	glb_Voltage = ((float)adc_receive[0]*3.3*12)/(4095*1.565);
 8002f34:	4b30      	ldr	r3, [pc, #192]	@ (8002ff8 <sensor_GetVoltage+0xc8>)
 8002f36:	881b      	ldrh	r3, [r3, #0]
 8002f38:	ee07 3a90 	vmov	s15, r3
 8002f3c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002f40:	ee17 0a90 	vmov	r0, s15
 8002f44:	f7fd faf8 	bl	8000538 <__aeabi_f2d>
 8002f48:	a327      	add	r3, pc, #156	@ (adr r3, 8002fe8 <sensor_GetVoltage+0xb8>)
 8002f4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f4e:	f7fd fb4b 	bl	80005e8 <__aeabi_dmul>
 8002f52:	4602      	mov	r2, r0
 8002f54:	460b      	mov	r3, r1
 8002f56:	4610      	mov	r0, r2
 8002f58:	4619      	mov	r1, r3
 8002f5a:	f04f 0200 	mov.w	r2, #0
 8002f5e:	4b27      	ldr	r3, [pc, #156]	@ (8002ffc <sensor_GetVoltage+0xcc>)
 8002f60:	f7fd fb42 	bl	80005e8 <__aeabi_dmul>
 8002f64:	4602      	mov	r2, r0
 8002f66:	460b      	mov	r3, r1
 8002f68:	4610      	mov	r0, r2
 8002f6a:	4619      	mov	r1, r3
 8002f6c:	a320      	add	r3, pc, #128	@ (adr r3, 8002ff0 <sensor_GetVoltage+0xc0>)
 8002f6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f72:	f7fd fc63 	bl	800083c <__aeabi_ddiv>
 8002f76:	4602      	mov	r2, r0
 8002f78:	460b      	mov	r3, r1
 8002f7a:	4610      	mov	r0, r2
 8002f7c:	4619      	mov	r1, r3
 8002f7e:	f7fd fd45 	bl	8000a0c <__aeabi_d2f>
 8002f82:	4603      	mov	r3, r0
 8002f84:	4a1e      	ldr	r2, [pc, #120]	@ (8003000 <sensor_GetVoltage+0xd0>)
 8002f86:	6013      	str	r3, [r2, #0]
	return ((float)adc_receive[0]*3.3*12)/(4095*1.565);
 8002f88:	4b1b      	ldr	r3, [pc, #108]	@ (8002ff8 <sensor_GetVoltage+0xc8>)
 8002f8a:	881b      	ldrh	r3, [r3, #0]
 8002f8c:	ee07 3a90 	vmov	s15, r3
 8002f90:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002f94:	ee17 0a90 	vmov	r0, s15
 8002f98:	f7fd face 	bl	8000538 <__aeabi_f2d>
 8002f9c:	a312      	add	r3, pc, #72	@ (adr r3, 8002fe8 <sensor_GetVoltage+0xb8>)
 8002f9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002fa2:	f7fd fb21 	bl	80005e8 <__aeabi_dmul>
 8002fa6:	4602      	mov	r2, r0
 8002fa8:	460b      	mov	r3, r1
 8002faa:	4610      	mov	r0, r2
 8002fac:	4619      	mov	r1, r3
 8002fae:	f04f 0200 	mov.w	r2, #0
 8002fb2:	4b12      	ldr	r3, [pc, #72]	@ (8002ffc <sensor_GetVoltage+0xcc>)
 8002fb4:	f7fd fb18 	bl	80005e8 <__aeabi_dmul>
 8002fb8:	4602      	mov	r2, r0
 8002fba:	460b      	mov	r3, r1
 8002fbc:	4610      	mov	r0, r2
 8002fbe:	4619      	mov	r1, r3
 8002fc0:	a30b      	add	r3, pc, #44	@ (adr r3, 8002ff0 <sensor_GetVoltage+0xc0>)
 8002fc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002fc6:	f7fd fc39 	bl	800083c <__aeabi_ddiv>
 8002fca:	4602      	mov	r2, r0
 8002fcc:	460b      	mov	r3, r1
 8002fce:	4610      	mov	r0, r2
 8002fd0:	4619      	mov	r1, r3
 8002fd2:	f7fd fd1b 	bl	8000a0c <__aeabi_d2f>
 8002fd6:	4603      	mov	r3, r0
 8002fd8:	ee07 3a90 	vmov	s15, r3
}
 8002fdc:	eeb0 0a67 	vmov.f32	s0, s15
 8002fe0:	bd80      	pop	{r7, pc}
 8002fe2:	bf00      	nop
 8002fe4:	f3af 8000 	nop.w
 8002fe8:	66666666 	.word	0x66666666
 8002fec:	400a6666 	.word	0x400a6666
 8002ff0:	cccccccd 	.word	0xcccccccd
 8002ff4:	40b908ac 	.word	0x40b908ac
 8002ff8:	20000404 	.word	0x20000404
 8002ffc:	40280000 	.word	0x40280000
 8003000:	200001a8 	.word	0x200001a8
 8003004:	00000000 	.word	0x00000000

08003008 <sensor_GetCurrent>:

float sensor_GetCurrent(){
 8003008:	b580      	push	{r7, lr}
 800300a:	af00      	add	r7, sp, #0
	glb_Current = (((float)adc_receive[1]*3.3*1000)/(4095*0.647)-2.5)*5/2.5;
 800300c:	4b4a      	ldr	r3, [pc, #296]	@ (8003138 <sensor_GetCurrent+0x130>)
 800300e:	885b      	ldrh	r3, [r3, #2]
 8003010:	ee07 3a90 	vmov	s15, r3
 8003014:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003018:	ee17 0a90 	vmov	r0, s15
 800301c:	f7fd fa8c 	bl	8000538 <__aeabi_f2d>
 8003020:	a341      	add	r3, pc, #260	@ (adr r3, 8003128 <sensor_GetCurrent+0x120>)
 8003022:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003026:	f7fd fadf 	bl	80005e8 <__aeabi_dmul>
 800302a:	4602      	mov	r2, r0
 800302c:	460b      	mov	r3, r1
 800302e:	4610      	mov	r0, r2
 8003030:	4619      	mov	r1, r3
 8003032:	f04f 0200 	mov.w	r2, #0
 8003036:	4b41      	ldr	r3, [pc, #260]	@ (800313c <sensor_GetCurrent+0x134>)
 8003038:	f7fd fad6 	bl	80005e8 <__aeabi_dmul>
 800303c:	4602      	mov	r2, r0
 800303e:	460b      	mov	r3, r1
 8003040:	4610      	mov	r0, r2
 8003042:	4619      	mov	r1, r3
 8003044:	a33a      	add	r3, pc, #232	@ (adr r3, 8003130 <sensor_GetCurrent+0x128>)
 8003046:	e9d3 2300 	ldrd	r2, r3, [r3]
 800304a:	f7fd fbf7 	bl	800083c <__aeabi_ddiv>
 800304e:	4602      	mov	r2, r0
 8003050:	460b      	mov	r3, r1
 8003052:	4610      	mov	r0, r2
 8003054:	4619      	mov	r1, r3
 8003056:	f04f 0200 	mov.w	r2, #0
 800305a:	4b39      	ldr	r3, [pc, #228]	@ (8003140 <sensor_GetCurrent+0x138>)
 800305c:	f7fd f90c 	bl	8000278 <__aeabi_dsub>
 8003060:	4602      	mov	r2, r0
 8003062:	460b      	mov	r3, r1
 8003064:	4610      	mov	r0, r2
 8003066:	4619      	mov	r1, r3
 8003068:	f04f 0200 	mov.w	r2, #0
 800306c:	4b35      	ldr	r3, [pc, #212]	@ (8003144 <sensor_GetCurrent+0x13c>)
 800306e:	f7fd fabb 	bl	80005e8 <__aeabi_dmul>
 8003072:	4602      	mov	r2, r0
 8003074:	460b      	mov	r3, r1
 8003076:	4610      	mov	r0, r2
 8003078:	4619      	mov	r1, r3
 800307a:	f04f 0200 	mov.w	r2, #0
 800307e:	4b30      	ldr	r3, [pc, #192]	@ (8003140 <sensor_GetCurrent+0x138>)
 8003080:	f7fd fbdc 	bl	800083c <__aeabi_ddiv>
 8003084:	4602      	mov	r2, r0
 8003086:	460b      	mov	r3, r1
 8003088:	4610      	mov	r0, r2
 800308a:	4619      	mov	r1, r3
 800308c:	f7fd fcbe 	bl	8000a0c <__aeabi_d2f>
 8003090:	4603      	mov	r3, r0
 8003092:	4a2d      	ldr	r2, [pc, #180]	@ (8003148 <sensor_GetCurrent+0x140>)
 8003094:	6013      	str	r3, [r2, #0]
	return (((float)adc_receive[1]*3.3*1000)/(4095*0.647)-2.5)*5/2.5;
 8003096:	4b28      	ldr	r3, [pc, #160]	@ (8003138 <sensor_GetCurrent+0x130>)
 8003098:	885b      	ldrh	r3, [r3, #2]
 800309a:	ee07 3a90 	vmov	s15, r3
 800309e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80030a2:	ee17 0a90 	vmov	r0, s15
 80030a6:	f7fd fa47 	bl	8000538 <__aeabi_f2d>
 80030aa:	a31f      	add	r3, pc, #124	@ (adr r3, 8003128 <sensor_GetCurrent+0x120>)
 80030ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030b0:	f7fd fa9a 	bl	80005e8 <__aeabi_dmul>
 80030b4:	4602      	mov	r2, r0
 80030b6:	460b      	mov	r3, r1
 80030b8:	4610      	mov	r0, r2
 80030ba:	4619      	mov	r1, r3
 80030bc:	f04f 0200 	mov.w	r2, #0
 80030c0:	4b1e      	ldr	r3, [pc, #120]	@ (800313c <sensor_GetCurrent+0x134>)
 80030c2:	f7fd fa91 	bl	80005e8 <__aeabi_dmul>
 80030c6:	4602      	mov	r2, r0
 80030c8:	460b      	mov	r3, r1
 80030ca:	4610      	mov	r0, r2
 80030cc:	4619      	mov	r1, r3
 80030ce:	a318      	add	r3, pc, #96	@ (adr r3, 8003130 <sensor_GetCurrent+0x128>)
 80030d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030d4:	f7fd fbb2 	bl	800083c <__aeabi_ddiv>
 80030d8:	4602      	mov	r2, r0
 80030da:	460b      	mov	r3, r1
 80030dc:	4610      	mov	r0, r2
 80030de:	4619      	mov	r1, r3
 80030e0:	f04f 0200 	mov.w	r2, #0
 80030e4:	4b16      	ldr	r3, [pc, #88]	@ (8003140 <sensor_GetCurrent+0x138>)
 80030e6:	f7fd f8c7 	bl	8000278 <__aeabi_dsub>
 80030ea:	4602      	mov	r2, r0
 80030ec:	460b      	mov	r3, r1
 80030ee:	4610      	mov	r0, r2
 80030f0:	4619      	mov	r1, r3
 80030f2:	f04f 0200 	mov.w	r2, #0
 80030f6:	4b13      	ldr	r3, [pc, #76]	@ (8003144 <sensor_GetCurrent+0x13c>)
 80030f8:	f7fd fa76 	bl	80005e8 <__aeabi_dmul>
 80030fc:	4602      	mov	r2, r0
 80030fe:	460b      	mov	r3, r1
 8003100:	4610      	mov	r0, r2
 8003102:	4619      	mov	r1, r3
 8003104:	f04f 0200 	mov.w	r2, #0
 8003108:	4b0d      	ldr	r3, [pc, #52]	@ (8003140 <sensor_GetCurrent+0x138>)
 800310a:	f7fd fb97 	bl	800083c <__aeabi_ddiv>
 800310e:	4602      	mov	r2, r0
 8003110:	460b      	mov	r3, r1
 8003112:	4610      	mov	r0, r2
 8003114:	4619      	mov	r1, r3
 8003116:	f7fd fc79 	bl	8000a0c <__aeabi_d2f>
 800311a:	4603      	mov	r3, r0
 800311c:	ee07 3a90 	vmov	s15, r3
}
 8003120:	eeb0 0a67 	vmov.f32	s0, s15
 8003124:	bd80      	pop	{r7, pc}
 8003126:	bf00      	nop
 8003128:	66666666 	.word	0x66666666
 800312c:	400a6666 	.word	0x400a6666
 8003130:	147ae148 	.word	0x147ae148
 8003134:	40a4b2ee 	.word	0x40a4b2ee
 8003138:	20000404 	.word	0x20000404
 800313c:	408f4000 	.word	0x408f4000
 8003140:	40040000 	.word	0x40040000
 8003144:	40140000 	.word	0x40140000
 8003148:	200001ac 	.word	0x200001ac

0800314c <timer_init>:

uint16_t flag_timer2 = 0;
uint16_t timer2_counter = 0;
uint16_t timer2_MUL = 0;

void timer_init(){
 800314c:	b580      	push	{r7, lr}
 800314e:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start_IT(&htim2);
 8003150:	4802      	ldr	r0, [pc, #8]	@ (800315c <timer_init+0x10>)
 8003152:	f003 fe49 	bl	8006de8 <HAL_TIM_Base_Start_IT>
}
 8003156:	bf00      	nop
 8003158:	bd80      	pop	{r7, pc}
 800315a:	bf00      	nop
 800315c:	20000470 	.word	0x20000470

08003160 <setTimer2>:

void setTimer2(uint16_t duration){
 8003160:	b480      	push	{r7}
 8003162:	b083      	sub	sp, #12
 8003164:	af00      	add	r7, sp, #0
 8003166:	4603      	mov	r3, r0
 8003168:	80fb      	strh	r3, [r7, #6]
	timer2_MUL = duration/TIMER_CYCLE_2;
 800316a:	4a08      	ldr	r2, [pc, #32]	@ (800318c <setTimer2+0x2c>)
 800316c:	88fb      	ldrh	r3, [r7, #6]
 800316e:	8013      	strh	r3, [r2, #0]
	timer2_counter = timer2_MUL;
 8003170:	4b06      	ldr	r3, [pc, #24]	@ (800318c <setTimer2+0x2c>)
 8003172:	881a      	ldrh	r2, [r3, #0]
 8003174:	4b06      	ldr	r3, [pc, #24]	@ (8003190 <setTimer2+0x30>)
 8003176:	801a      	strh	r2, [r3, #0]
	flag_timer2 = 0;
 8003178:	4b06      	ldr	r3, [pc, #24]	@ (8003194 <setTimer2+0x34>)
 800317a:	2200      	movs	r2, #0
 800317c:	801a      	strh	r2, [r3, #0]
}
 800317e:	bf00      	nop
 8003180:	370c      	adds	r7, #12
 8003182:	46bd      	mov	sp, r7
 8003184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003188:	4770      	bx	lr
 800318a:	bf00      	nop
 800318c:	20000412 	.word	0x20000412
 8003190:	20000410 	.word	0x20000410
 8003194:	2000040e 	.word	0x2000040e

08003198 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8003198:	b580      	push	{r7, lr}
 800319a:	b082      	sub	sp, #8
 800319c:	af00      	add	r7, sp, #0
 800319e:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM2){
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80031a8:	d116      	bne.n	80031d8 <HAL_TIM_PeriodElapsedCallback+0x40>
		if(timer2_counter > 0){
 80031aa:	4b0d      	ldr	r3, [pc, #52]	@ (80031e0 <HAL_TIM_PeriodElapsedCallback+0x48>)
 80031ac:	881b      	ldrh	r3, [r3, #0]
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d010      	beq.n	80031d4 <HAL_TIM_PeriodElapsedCallback+0x3c>
			timer2_counter--;
 80031b2:	4b0b      	ldr	r3, [pc, #44]	@ (80031e0 <HAL_TIM_PeriodElapsedCallback+0x48>)
 80031b4:	881b      	ldrh	r3, [r3, #0]
 80031b6:	3b01      	subs	r3, #1
 80031b8:	b29a      	uxth	r2, r3
 80031ba:	4b09      	ldr	r3, [pc, #36]	@ (80031e0 <HAL_TIM_PeriodElapsedCallback+0x48>)
 80031bc:	801a      	strh	r2, [r3, #0]
			if(timer2_counter == 0) {
 80031be:	4b08      	ldr	r3, [pc, #32]	@ (80031e0 <HAL_TIM_PeriodElapsedCallback+0x48>)
 80031c0:	881b      	ldrh	r3, [r3, #0]
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d106      	bne.n	80031d4 <HAL_TIM_PeriodElapsedCallback+0x3c>
				flag_timer2 = 1;
 80031c6:	4b07      	ldr	r3, [pc, #28]	@ (80031e4 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 80031c8:	2201      	movs	r2, #1
 80031ca:	801a      	strh	r2, [r3, #0]
				timer2_counter = timer2_MUL;
 80031cc:	4b06      	ldr	r3, [pc, #24]	@ (80031e8 <HAL_TIM_PeriodElapsedCallback+0x50>)
 80031ce:	881a      	ldrh	r2, [r3, #0]
 80031d0:	4b03      	ldr	r3, [pc, #12]	@ (80031e0 <HAL_TIM_PeriodElapsedCallback+0x48>)
 80031d2:	801a      	strh	r2, [r3, #0]
			}
		}
		led7_Scan();
 80031d4:	f7ff fcfa 	bl	8002bcc <led7_Scan>
	}
}
 80031d8:	bf00      	nop
 80031da:	3708      	adds	r7, #8
 80031dc:	46bd      	mov	sp, r7
 80031de:	bd80      	pop	{r7, pc}
 80031e0:	20000410 	.word	0x20000410
 80031e4:	2000040e 	.word	0x2000040e
 80031e8:	20000412 	.word	0x20000412

080031ec <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80031ec:	b580      	push	{r7, lr}
 80031ee:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80031f0:	4b17      	ldr	r3, [pc, #92]	@ (8003250 <MX_SPI1_Init+0x64>)
 80031f2:	4a18      	ldr	r2, [pc, #96]	@ (8003254 <MX_SPI1_Init+0x68>)
 80031f4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80031f6:	4b16      	ldr	r3, [pc, #88]	@ (8003250 <MX_SPI1_Init+0x64>)
 80031f8:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80031fc:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80031fe:	4b14      	ldr	r3, [pc, #80]	@ (8003250 <MX_SPI1_Init+0x64>)
 8003200:	2200      	movs	r2, #0
 8003202:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8003204:	4b12      	ldr	r3, [pc, #72]	@ (8003250 <MX_SPI1_Init+0x64>)
 8003206:	2200      	movs	r2, #0
 8003208:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800320a:	4b11      	ldr	r3, [pc, #68]	@ (8003250 <MX_SPI1_Init+0x64>)
 800320c:	2200      	movs	r2, #0
 800320e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003210:	4b0f      	ldr	r3, [pc, #60]	@ (8003250 <MX_SPI1_Init+0x64>)
 8003212:	2200      	movs	r2, #0
 8003214:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8003216:	4b0e      	ldr	r3, [pc, #56]	@ (8003250 <MX_SPI1_Init+0x64>)
 8003218:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800321c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800321e:	4b0c      	ldr	r3, [pc, #48]	@ (8003250 <MX_SPI1_Init+0x64>)
 8003220:	2200      	movs	r2, #0
 8003222:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003224:	4b0a      	ldr	r3, [pc, #40]	@ (8003250 <MX_SPI1_Init+0x64>)
 8003226:	2200      	movs	r2, #0
 8003228:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800322a:	4b09      	ldr	r3, [pc, #36]	@ (8003250 <MX_SPI1_Init+0x64>)
 800322c:	2200      	movs	r2, #0
 800322e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003230:	4b07      	ldr	r3, [pc, #28]	@ (8003250 <MX_SPI1_Init+0x64>)
 8003232:	2200      	movs	r2, #0
 8003234:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8003236:	4b06      	ldr	r3, [pc, #24]	@ (8003250 <MX_SPI1_Init+0x64>)
 8003238:	220a      	movs	r2, #10
 800323a:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800323c:	4804      	ldr	r0, [pc, #16]	@ (8003250 <MX_SPI1_Init+0x64>)
 800323e:	f002 ff97 	bl	8006170 <HAL_SPI_Init>
 8003242:	4603      	mov	r3, r0
 8003244:	2b00      	cmp	r3, #0
 8003246:	d001      	beq.n	800324c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8003248:	f7ff fe48 	bl	8002edc <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800324c:	bf00      	nop
 800324e:	bd80      	pop	{r7, pc}
 8003250:	20000414 	.word	0x20000414
 8003254:	40013000 	.word	0x40013000

08003258 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8003258:	b580      	push	{r7, lr}
 800325a:	b08a      	sub	sp, #40	@ 0x28
 800325c:	af00      	add	r7, sp, #0
 800325e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003260:	f107 0314 	add.w	r3, r7, #20
 8003264:	2200      	movs	r2, #0
 8003266:	601a      	str	r2, [r3, #0]
 8003268:	605a      	str	r2, [r3, #4]
 800326a:	609a      	str	r2, [r3, #8]
 800326c:	60da      	str	r2, [r3, #12]
 800326e:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	4a19      	ldr	r2, [pc, #100]	@ (80032dc <HAL_SPI_MspInit+0x84>)
 8003276:	4293      	cmp	r3, r2
 8003278:	d12b      	bne.n	80032d2 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800327a:	2300      	movs	r3, #0
 800327c:	613b      	str	r3, [r7, #16]
 800327e:	4b18      	ldr	r3, [pc, #96]	@ (80032e0 <HAL_SPI_MspInit+0x88>)
 8003280:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003282:	4a17      	ldr	r2, [pc, #92]	@ (80032e0 <HAL_SPI_MspInit+0x88>)
 8003284:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003288:	6453      	str	r3, [r2, #68]	@ 0x44
 800328a:	4b15      	ldr	r3, [pc, #84]	@ (80032e0 <HAL_SPI_MspInit+0x88>)
 800328c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800328e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003292:	613b      	str	r3, [r7, #16]
 8003294:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003296:	2300      	movs	r3, #0
 8003298:	60fb      	str	r3, [r7, #12]
 800329a:	4b11      	ldr	r3, [pc, #68]	@ (80032e0 <HAL_SPI_MspInit+0x88>)
 800329c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800329e:	4a10      	ldr	r2, [pc, #64]	@ (80032e0 <HAL_SPI_MspInit+0x88>)
 80032a0:	f043 0302 	orr.w	r3, r3, #2
 80032a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80032a6:	4b0e      	ldr	r3, [pc, #56]	@ (80032e0 <HAL_SPI_MspInit+0x88>)
 80032a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032aa:	f003 0302 	and.w	r3, r3, #2
 80032ae:	60fb      	str	r3, [r7, #12]
 80032b0:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 80032b2:	2338      	movs	r3, #56	@ 0x38
 80032b4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80032b6:	2302      	movs	r3, #2
 80032b8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80032ba:	2300      	movs	r3, #0
 80032bc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80032be:	2303      	movs	r3, #3
 80032c0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80032c2:	2305      	movs	r3, #5
 80032c4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80032c6:	f107 0314 	add.w	r3, r7, #20
 80032ca:	4619      	mov	r1, r3
 80032cc:	4805      	ldr	r0, [pc, #20]	@ (80032e4 <HAL_SPI_MspInit+0x8c>)
 80032ce:	f001 fc8b 	bl	8004be8 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 80032d2:	bf00      	nop
 80032d4:	3728      	adds	r7, #40	@ 0x28
 80032d6:	46bd      	mov	sp, r7
 80032d8:	bd80      	pop	{r7, pc}
 80032da:	bf00      	nop
 80032dc:	40013000 	.word	0x40013000
 80032e0:	40023800 	.word	0x40023800
 80032e4:	40020400 	.word	0x40020400

080032e8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80032e8:	b480      	push	{r7}
 80032ea:	b083      	sub	sp, #12
 80032ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80032ee:	2300      	movs	r3, #0
 80032f0:	607b      	str	r3, [r7, #4]
 80032f2:	4b10      	ldr	r3, [pc, #64]	@ (8003334 <HAL_MspInit+0x4c>)
 80032f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80032f6:	4a0f      	ldr	r2, [pc, #60]	@ (8003334 <HAL_MspInit+0x4c>)
 80032f8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80032fc:	6453      	str	r3, [r2, #68]	@ 0x44
 80032fe:	4b0d      	ldr	r3, [pc, #52]	@ (8003334 <HAL_MspInit+0x4c>)
 8003300:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003302:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003306:	607b      	str	r3, [r7, #4]
 8003308:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800330a:	2300      	movs	r3, #0
 800330c:	603b      	str	r3, [r7, #0]
 800330e:	4b09      	ldr	r3, [pc, #36]	@ (8003334 <HAL_MspInit+0x4c>)
 8003310:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003312:	4a08      	ldr	r2, [pc, #32]	@ (8003334 <HAL_MspInit+0x4c>)
 8003314:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003318:	6413      	str	r3, [r2, #64]	@ 0x40
 800331a:	4b06      	ldr	r3, [pc, #24]	@ (8003334 <HAL_MspInit+0x4c>)
 800331c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800331e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003322:	603b      	str	r3, [r7, #0]
 8003324:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003326:	bf00      	nop
 8003328:	370c      	adds	r7, #12
 800332a:	46bd      	mov	sp, r7
 800332c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003330:	4770      	bx	lr
 8003332:	bf00      	nop
 8003334:	40023800 	.word	0x40023800

08003338 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003338:	b480      	push	{r7}
 800333a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800333c:	bf00      	nop
 800333e:	e7fd      	b.n	800333c <NMI_Handler+0x4>

08003340 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003340:	b480      	push	{r7}
 8003342:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003344:	bf00      	nop
 8003346:	e7fd      	b.n	8003344 <HardFault_Handler+0x4>

08003348 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003348:	b480      	push	{r7}
 800334a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800334c:	bf00      	nop
 800334e:	e7fd      	b.n	800334c <MemManage_Handler+0x4>

08003350 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003350:	b480      	push	{r7}
 8003352:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003354:	bf00      	nop
 8003356:	e7fd      	b.n	8003354 <BusFault_Handler+0x4>

08003358 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003358:	b480      	push	{r7}
 800335a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800335c:	bf00      	nop
 800335e:	e7fd      	b.n	800335c <UsageFault_Handler+0x4>

08003360 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003360:	b480      	push	{r7}
 8003362:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003364:	bf00      	nop
 8003366:	46bd      	mov	sp, r7
 8003368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800336c:	4770      	bx	lr

0800336e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800336e:	b480      	push	{r7}
 8003370:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003372:	bf00      	nop
 8003374:	46bd      	mov	sp, r7
 8003376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800337a:	4770      	bx	lr

0800337c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800337c:	b480      	push	{r7}
 800337e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003380:	bf00      	nop
 8003382:	46bd      	mov	sp, r7
 8003384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003388:	4770      	bx	lr

0800338a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800338a:	b580      	push	{r7, lr}
 800338c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800338e:	f000 fac1 	bl	8003914 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003392:	bf00      	nop
 8003394:	bd80      	pop	{r7, pc}
	...

08003398 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8003398:	b580      	push	{r7, lr}
 800339a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800339c:	4802      	ldr	r0, [pc, #8]	@ (80033a8 <TIM2_IRQHandler+0x10>)
 800339e:	f003 feb5 	bl	800710c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80033a2:	bf00      	nop
 80033a4:	bd80      	pop	{r7, pc}
 80033a6:	bf00      	nop
 80033a8:	20000470 	.word	0x20000470

080033ac <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80033ac:	b580      	push	{r7, lr}
 80033ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80033b0:	4802      	ldr	r0, [pc, #8]	@ (80033bc <USART1_IRQHandler+0x10>)
 80033b2:	f004 fe15 	bl	8007fe0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80033b6:	bf00      	nop
 80033b8:	bd80      	pop	{r7, pc}
 80033ba:	bf00      	nop
 80033bc:	20000504 	.word	0x20000504

080033c0 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 80033c0:	b580      	push	{r7, lr}
 80033c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80033c4:	4802      	ldr	r0, [pc, #8]	@ (80033d0 <DMA2_Stream0_IRQHandler+0x10>)
 80033c6:	f001 f9a5 	bl	8004714 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 80033ca:	bf00      	nop
 80033cc:	bd80      	pop	{r7, pc}
 80033ce:	bf00      	nop
 80033d0:	200000c8 	.word	0x200000c8

080033d4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80033d4:	b580      	push	{r7, lr}
 80033d6:	b086      	sub	sp, #24
 80033d8:	af00      	add	r7, sp, #0
 80033da:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80033dc:	4a14      	ldr	r2, [pc, #80]	@ (8003430 <_sbrk+0x5c>)
 80033de:	4b15      	ldr	r3, [pc, #84]	@ (8003434 <_sbrk+0x60>)
 80033e0:	1ad3      	subs	r3, r2, r3
 80033e2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80033e4:	697b      	ldr	r3, [r7, #20]
 80033e6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80033e8:	4b13      	ldr	r3, [pc, #76]	@ (8003438 <_sbrk+0x64>)
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d102      	bne.n	80033f6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80033f0:	4b11      	ldr	r3, [pc, #68]	@ (8003438 <_sbrk+0x64>)
 80033f2:	4a12      	ldr	r2, [pc, #72]	@ (800343c <_sbrk+0x68>)
 80033f4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80033f6:	4b10      	ldr	r3, [pc, #64]	@ (8003438 <_sbrk+0x64>)
 80033f8:	681a      	ldr	r2, [r3, #0]
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	4413      	add	r3, r2
 80033fe:	693a      	ldr	r2, [r7, #16]
 8003400:	429a      	cmp	r2, r3
 8003402:	d207      	bcs.n	8003414 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003404:	f005 fe4a 	bl	800909c <__errno>
 8003408:	4603      	mov	r3, r0
 800340a:	220c      	movs	r2, #12
 800340c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800340e:	f04f 33ff 	mov.w	r3, #4294967295
 8003412:	e009      	b.n	8003428 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003414:	4b08      	ldr	r3, [pc, #32]	@ (8003438 <_sbrk+0x64>)
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800341a:	4b07      	ldr	r3, [pc, #28]	@ (8003438 <_sbrk+0x64>)
 800341c:	681a      	ldr	r2, [r3, #0]
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	4413      	add	r3, r2
 8003422:	4a05      	ldr	r2, [pc, #20]	@ (8003438 <_sbrk+0x64>)
 8003424:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003426:	68fb      	ldr	r3, [r7, #12]
}
 8003428:	4618      	mov	r0, r3
 800342a:	3718      	adds	r7, #24
 800342c:	46bd      	mov	sp, r7
 800342e:	bd80      	pop	{r7, pc}
 8003430:	20020000 	.word	0x20020000
 8003434:	00000400 	.word	0x00000400
 8003438:	2000046c 	.word	0x2000046c
 800343c:	20000698 	.word	0x20000698

08003440 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003440:	b480      	push	{r7}
 8003442:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003444:	4b06      	ldr	r3, [pc, #24]	@ (8003460 <SystemInit+0x20>)
 8003446:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800344a:	4a05      	ldr	r2, [pc, #20]	@ (8003460 <SystemInit+0x20>)
 800344c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003450:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003454:	bf00      	nop
 8003456:	46bd      	mov	sp, r7
 8003458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800345c:	4770      	bx	lr
 800345e:	bf00      	nop
 8003460:	e000ed00 	.word	0xe000ed00

08003464 <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim13;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8003464:	b580      	push	{r7, lr}
 8003466:	b086      	sub	sp, #24
 8003468:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800346a:	f107 0308 	add.w	r3, r7, #8
 800346e:	2200      	movs	r2, #0
 8003470:	601a      	str	r2, [r3, #0]
 8003472:	605a      	str	r2, [r3, #4]
 8003474:	609a      	str	r2, [r3, #8]
 8003476:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003478:	463b      	mov	r3, r7
 800347a:	2200      	movs	r2, #0
 800347c:	601a      	str	r2, [r3, #0]
 800347e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8003480:	4b1d      	ldr	r3, [pc, #116]	@ (80034f8 <MX_TIM2_Init+0x94>)
 8003482:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8003486:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 840-1;
 8003488:	4b1b      	ldr	r3, [pc, #108]	@ (80034f8 <MX_TIM2_Init+0x94>)
 800348a:	f240 3247 	movw	r2, #839	@ 0x347
 800348e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003490:	4b19      	ldr	r3, [pc, #100]	@ (80034f8 <MX_TIM2_Init+0x94>)
 8003492:	2200      	movs	r2, #0
 8003494:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100-1;
 8003496:	4b18      	ldr	r3, [pc, #96]	@ (80034f8 <MX_TIM2_Init+0x94>)
 8003498:	2263      	movs	r2, #99	@ 0x63
 800349a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800349c:	4b16      	ldr	r3, [pc, #88]	@ (80034f8 <MX_TIM2_Init+0x94>)
 800349e:	2200      	movs	r2, #0
 80034a0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80034a2:	4b15      	ldr	r3, [pc, #84]	@ (80034f8 <MX_TIM2_Init+0x94>)
 80034a4:	2200      	movs	r2, #0
 80034a6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80034a8:	4813      	ldr	r0, [pc, #76]	@ (80034f8 <MX_TIM2_Init+0x94>)
 80034aa:	f003 fc4d 	bl	8006d48 <HAL_TIM_Base_Init>
 80034ae:	4603      	mov	r3, r0
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d001      	beq.n	80034b8 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80034b4:	f7ff fd12 	bl	8002edc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80034b8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80034bc:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80034be:	f107 0308 	add.w	r3, r7, #8
 80034c2:	4619      	mov	r1, r3
 80034c4:	480c      	ldr	r0, [pc, #48]	@ (80034f8 <MX_TIM2_Init+0x94>)
 80034c6:	f003 ffeb 	bl	80074a0 <HAL_TIM_ConfigClockSource>
 80034ca:	4603      	mov	r3, r0
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d001      	beq.n	80034d4 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80034d0:	f7ff fd04 	bl	8002edc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80034d4:	2300      	movs	r3, #0
 80034d6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80034d8:	2300      	movs	r3, #0
 80034da:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80034dc:	463b      	mov	r3, r7
 80034de:	4619      	mov	r1, r3
 80034e0:	4805      	ldr	r0, [pc, #20]	@ (80034f8 <MX_TIM2_Init+0x94>)
 80034e2:	f004 fbdd 	bl	8007ca0 <HAL_TIMEx_MasterConfigSynchronization>
 80034e6:	4603      	mov	r3, r0
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d001      	beq.n	80034f0 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80034ec:	f7ff fcf6 	bl	8002edc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80034f0:	bf00      	nop
 80034f2:	3718      	adds	r7, #24
 80034f4:	46bd      	mov	sp, r7
 80034f6:	bd80      	pop	{r7, pc}
 80034f8:	20000470 	.word	0x20000470

080034fc <MX_TIM13_Init>:
/* TIM13 init function */
void MX_TIM13_Init(void)
{
 80034fc:	b580      	push	{r7, lr}
 80034fe:	b088      	sub	sp, #32
 8003500:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM13_Init 0 */

  /* USER CODE END TIM13_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8003502:	1d3b      	adds	r3, r7, #4
 8003504:	2200      	movs	r2, #0
 8003506:	601a      	str	r2, [r3, #0]
 8003508:	605a      	str	r2, [r3, #4]
 800350a:	609a      	str	r2, [r3, #8]
 800350c:	60da      	str	r2, [r3, #12]
 800350e:	611a      	str	r2, [r3, #16]
 8003510:	615a      	str	r2, [r3, #20]
 8003512:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM13_Init 1 */

  /* USER CODE END TIM13_Init 1 */
  htim13.Instance = TIM13;
 8003514:	4b1e      	ldr	r3, [pc, #120]	@ (8003590 <MX_TIM13_Init+0x94>)
 8003516:	4a1f      	ldr	r2, [pc, #124]	@ (8003594 <MX_TIM13_Init+0x98>)
 8003518:	601a      	str	r2, [r3, #0]
  htim13.Init.Prescaler = 840-1;
 800351a:	4b1d      	ldr	r3, [pc, #116]	@ (8003590 <MX_TIM13_Init+0x94>)
 800351c:	f240 3247 	movw	r2, #839	@ 0x347
 8003520:	605a      	str	r2, [r3, #4]
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003522:	4b1b      	ldr	r3, [pc, #108]	@ (8003590 <MX_TIM13_Init+0x94>)
 8003524:	2200      	movs	r2, #0
 8003526:	609a      	str	r2, [r3, #8]
  htim13.Init.Period = 100-1;
 8003528:	4b19      	ldr	r3, [pc, #100]	@ (8003590 <MX_TIM13_Init+0x94>)
 800352a:	2263      	movs	r2, #99	@ 0x63
 800352c:	60da      	str	r2, [r3, #12]
  htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800352e:	4b18      	ldr	r3, [pc, #96]	@ (8003590 <MX_TIM13_Init+0x94>)
 8003530:	2200      	movs	r2, #0
 8003532:	611a      	str	r2, [r3, #16]
  htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003534:	4b16      	ldr	r3, [pc, #88]	@ (8003590 <MX_TIM13_Init+0x94>)
 8003536:	2200      	movs	r2, #0
 8003538:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 800353a:	4815      	ldr	r0, [pc, #84]	@ (8003590 <MX_TIM13_Init+0x94>)
 800353c:	f003 fc04 	bl	8006d48 <HAL_TIM_Base_Init>
 8003540:	4603      	mov	r3, r0
 8003542:	2b00      	cmp	r3, #0
 8003544:	d001      	beq.n	800354a <MX_TIM13_Init+0x4e>
  {
    Error_Handler();
 8003546:	f7ff fcc9 	bl	8002edc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim13) != HAL_OK)
 800354a:	4811      	ldr	r0, [pc, #68]	@ (8003590 <MX_TIM13_Init+0x94>)
 800354c:	f003 fcbc 	bl	8006ec8 <HAL_TIM_PWM_Init>
 8003550:	4603      	mov	r3, r0
 8003552:	2b00      	cmp	r3, #0
 8003554:	d001      	beq.n	800355a <MX_TIM13_Init+0x5e>
  {
    Error_Handler();
 8003556:	f7ff fcc1 	bl	8002edc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800355a:	2360      	movs	r3, #96	@ 0x60
 800355c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800355e:	2300      	movs	r3, #0
 8003560:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003562:	2300      	movs	r3, #0
 8003564:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003566:	2300      	movs	r3, #0
 8003568:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim13, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800356a:	1d3b      	adds	r3, r7, #4
 800356c:	2200      	movs	r2, #0
 800356e:	4619      	mov	r1, r3
 8003570:	4807      	ldr	r0, [pc, #28]	@ (8003590 <MX_TIM13_Init+0x94>)
 8003572:	f003 fed3 	bl	800731c <HAL_TIM_PWM_ConfigChannel>
 8003576:	4603      	mov	r3, r0
 8003578:	2b00      	cmp	r3, #0
 800357a:	d001      	beq.n	8003580 <MX_TIM13_Init+0x84>
  {
    Error_Handler();
 800357c:	f7ff fcae 	bl	8002edc <Error_Handler>
  }
  /* USER CODE BEGIN TIM13_Init 2 */

  /* USER CODE END TIM13_Init 2 */
  HAL_TIM_MspPostInit(&htim13);
 8003580:	4803      	ldr	r0, [pc, #12]	@ (8003590 <MX_TIM13_Init+0x94>)
 8003582:	f000 f845 	bl	8003610 <HAL_TIM_MspPostInit>

}
 8003586:	bf00      	nop
 8003588:	3720      	adds	r7, #32
 800358a:	46bd      	mov	sp, r7
 800358c:	bd80      	pop	{r7, pc}
 800358e:	bf00      	nop
 8003590:	200004b8 	.word	0x200004b8
 8003594:	40001c00 	.word	0x40001c00

08003598 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8003598:	b580      	push	{r7, lr}
 800359a:	b084      	sub	sp, #16
 800359c:	af00      	add	r7, sp, #0
 800359e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80035a8:	d116      	bne.n	80035d8 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80035aa:	2300      	movs	r3, #0
 80035ac:	60fb      	str	r3, [r7, #12]
 80035ae:	4b16      	ldr	r3, [pc, #88]	@ (8003608 <HAL_TIM_Base_MspInit+0x70>)
 80035b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035b2:	4a15      	ldr	r2, [pc, #84]	@ (8003608 <HAL_TIM_Base_MspInit+0x70>)
 80035b4:	f043 0301 	orr.w	r3, r3, #1
 80035b8:	6413      	str	r3, [r2, #64]	@ 0x40
 80035ba:	4b13      	ldr	r3, [pc, #76]	@ (8003608 <HAL_TIM_Base_MspInit+0x70>)
 80035bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035be:	f003 0301 	and.w	r3, r3, #1
 80035c2:	60fb      	str	r3, [r7, #12]
 80035c4:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80035c6:	2200      	movs	r2, #0
 80035c8:	2100      	movs	r1, #0
 80035ca:	201c      	movs	r0, #28
 80035cc:	f000 fed3 	bl	8004376 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80035d0:	201c      	movs	r0, #28
 80035d2:	f000 feec 	bl	80043ae <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM13_CLK_ENABLE();
  /* USER CODE BEGIN TIM13_MspInit 1 */

  /* USER CODE END TIM13_MspInit 1 */
  }
}
 80035d6:	e012      	b.n	80035fe <HAL_TIM_Base_MspInit+0x66>
  else if(tim_baseHandle->Instance==TIM13)
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	4a0b      	ldr	r2, [pc, #44]	@ (800360c <HAL_TIM_Base_MspInit+0x74>)
 80035de:	4293      	cmp	r3, r2
 80035e0:	d10d      	bne.n	80035fe <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM13_CLK_ENABLE();
 80035e2:	2300      	movs	r3, #0
 80035e4:	60bb      	str	r3, [r7, #8]
 80035e6:	4b08      	ldr	r3, [pc, #32]	@ (8003608 <HAL_TIM_Base_MspInit+0x70>)
 80035e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035ea:	4a07      	ldr	r2, [pc, #28]	@ (8003608 <HAL_TIM_Base_MspInit+0x70>)
 80035ec:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80035f0:	6413      	str	r3, [r2, #64]	@ 0x40
 80035f2:	4b05      	ldr	r3, [pc, #20]	@ (8003608 <HAL_TIM_Base_MspInit+0x70>)
 80035f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035f6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80035fa:	60bb      	str	r3, [r7, #8]
 80035fc:	68bb      	ldr	r3, [r7, #8]
}
 80035fe:	bf00      	nop
 8003600:	3710      	adds	r7, #16
 8003602:	46bd      	mov	sp, r7
 8003604:	bd80      	pop	{r7, pc}
 8003606:	bf00      	nop
 8003608:	40023800 	.word	0x40023800
 800360c:	40001c00 	.word	0x40001c00

08003610 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8003610:	b580      	push	{r7, lr}
 8003612:	b088      	sub	sp, #32
 8003614:	af00      	add	r7, sp, #0
 8003616:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003618:	f107 030c 	add.w	r3, r7, #12
 800361c:	2200      	movs	r2, #0
 800361e:	601a      	str	r2, [r3, #0]
 8003620:	605a      	str	r2, [r3, #4]
 8003622:	609a      	str	r2, [r3, #8]
 8003624:	60da      	str	r2, [r3, #12]
 8003626:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM13)
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	4a12      	ldr	r2, [pc, #72]	@ (8003678 <HAL_TIM_MspPostInit+0x68>)
 800362e:	4293      	cmp	r3, r2
 8003630:	d11e      	bne.n	8003670 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM13_MspPostInit 0 */

  /* USER CODE END TIM13_MspPostInit 0 */

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8003632:	2300      	movs	r3, #0
 8003634:	60bb      	str	r3, [r7, #8]
 8003636:	4b11      	ldr	r3, [pc, #68]	@ (800367c <HAL_TIM_MspPostInit+0x6c>)
 8003638:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800363a:	4a10      	ldr	r2, [pc, #64]	@ (800367c <HAL_TIM_MspPostInit+0x6c>)
 800363c:	f043 0320 	orr.w	r3, r3, #32
 8003640:	6313      	str	r3, [r2, #48]	@ 0x30
 8003642:	4b0e      	ldr	r3, [pc, #56]	@ (800367c <HAL_TIM_MspPostInit+0x6c>)
 8003644:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003646:	f003 0320 	and.w	r3, r3, #32
 800364a:	60bb      	str	r3, [r7, #8]
 800364c:	68bb      	ldr	r3, [r7, #8]
    /**TIM13 GPIO Configuration
    PF8     ------> TIM13_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 800364e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003652:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003654:	2302      	movs	r3, #2
 8003656:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003658:	2300      	movs	r3, #0
 800365a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800365c:	2300      	movs	r3, #0
 800365e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM13;
 8003660:	2309      	movs	r3, #9
 8003662:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8003664:	f107 030c 	add.w	r3, r7, #12
 8003668:	4619      	mov	r1, r3
 800366a:	4805      	ldr	r0, [pc, #20]	@ (8003680 <HAL_TIM_MspPostInit+0x70>)
 800366c:	f001 fabc 	bl	8004be8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM13_MspPostInit 1 */

  /* USER CODE END TIM13_MspPostInit 1 */
  }

}
 8003670:	bf00      	nop
 8003672:	3720      	adds	r7, #32
 8003674:	46bd      	mov	sp, r7
 8003676:	bd80      	pop	{r7, pc}
 8003678:	40001c00 	.word	0x40001c00
 800367c:	40023800 	.word	0x40023800
 8003680:	40021400 	.word	0x40021400

08003684 <uart_init_rs232>:
#include "uart.h"

uint8_t receive_buffer1 = 0;
uint8_t msg[100];

void uart_init_rs232(){
 8003684:	b580      	push	{r7, lr}
 8003686:	af00      	add	r7, sp, #0
	HAL_UART_Receive_IT(&huart1, &receive_buffer1, 1);
 8003688:	2201      	movs	r2, #1
 800368a:	4903      	ldr	r1, [pc, #12]	@ (8003698 <uart_init_rs232+0x14>)
 800368c:	4803      	ldr	r0, [pc, #12]	@ (800369c <uart_init_rs232+0x18>)
 800368e:	f004 fc76 	bl	8007f7e <HAL_UART_Receive_IT>
}
 8003692:	bf00      	nop
 8003694:	bd80      	pop	{r7, pc}
 8003696:	bf00      	nop
 8003698:	20000500 	.word	0x20000500
 800369c:	20000504 	.word	0x20000504

080036a0 <HAL_UART_RxCpltCallback>:
    uart_Rs232SendString(".");
    sprintf((void*)msg,"%ld",num%100);
    uart_Rs232SendString(msg);
}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 80036a0:	b580      	push	{r7, lr}
 80036a2:	b082      	sub	sp, #8
 80036a4:	af00      	add	r7, sp, #0
 80036a6:	6078      	str	r0, [r7, #4]
	if(huart->Instance == USART1){
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	4a08      	ldr	r2, [pc, #32]	@ (80036d0 <HAL_UART_RxCpltCallback+0x30>)
 80036ae:	4293      	cmp	r3, r2
 80036b0:	d10a      	bne.n	80036c8 <HAL_UART_RxCpltCallback+0x28>
		// rs232 isr
		// can be modified
		HAL_UART_Transmit(&huart1, &receive_buffer1, 1, 10);
 80036b2:	230a      	movs	r3, #10
 80036b4:	2201      	movs	r2, #1
 80036b6:	4907      	ldr	r1, [pc, #28]	@ (80036d4 <HAL_UART_RxCpltCallback+0x34>)
 80036b8:	4807      	ldr	r0, [pc, #28]	@ (80036d8 <HAL_UART_RxCpltCallback+0x38>)
 80036ba:	f004 fbce 	bl	8007e5a <HAL_UART_Transmit>


		// turn on the receice interrupt
		HAL_UART_Receive_IT(&huart1, &receive_buffer1, 1);
 80036be:	2201      	movs	r2, #1
 80036c0:	4904      	ldr	r1, [pc, #16]	@ (80036d4 <HAL_UART_RxCpltCallback+0x34>)
 80036c2:	4805      	ldr	r0, [pc, #20]	@ (80036d8 <HAL_UART_RxCpltCallback+0x38>)
 80036c4:	f004 fc5b 	bl	8007f7e <HAL_UART_Receive_IT>
	}
}
 80036c8:	bf00      	nop
 80036ca:	3708      	adds	r7, #8
 80036cc:	46bd      	mov	sp, r7
 80036ce:	bd80      	pop	{r7, pc}
 80036d0:	40011000 	.word	0x40011000
 80036d4:	20000500 	.word	0x20000500
 80036d8:	20000504 	.word	0x20000504

080036dc <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80036dc:	b580      	push	{r7, lr}
 80036de:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80036e0:	4b11      	ldr	r3, [pc, #68]	@ (8003728 <MX_USART1_UART_Init+0x4c>)
 80036e2:	4a12      	ldr	r2, [pc, #72]	@ (800372c <MX_USART1_UART_Init+0x50>)
 80036e4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80036e6:	4b10      	ldr	r3, [pc, #64]	@ (8003728 <MX_USART1_UART_Init+0x4c>)
 80036e8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80036ec:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80036ee:	4b0e      	ldr	r3, [pc, #56]	@ (8003728 <MX_USART1_UART_Init+0x4c>)
 80036f0:	2200      	movs	r2, #0
 80036f2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80036f4:	4b0c      	ldr	r3, [pc, #48]	@ (8003728 <MX_USART1_UART_Init+0x4c>)
 80036f6:	2200      	movs	r2, #0
 80036f8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80036fa:	4b0b      	ldr	r3, [pc, #44]	@ (8003728 <MX_USART1_UART_Init+0x4c>)
 80036fc:	2200      	movs	r2, #0
 80036fe:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003700:	4b09      	ldr	r3, [pc, #36]	@ (8003728 <MX_USART1_UART_Init+0x4c>)
 8003702:	220c      	movs	r2, #12
 8003704:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003706:	4b08      	ldr	r3, [pc, #32]	@ (8003728 <MX_USART1_UART_Init+0x4c>)
 8003708:	2200      	movs	r2, #0
 800370a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800370c:	4b06      	ldr	r3, [pc, #24]	@ (8003728 <MX_USART1_UART_Init+0x4c>)
 800370e:	2200      	movs	r2, #0
 8003710:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8003712:	4805      	ldr	r0, [pc, #20]	@ (8003728 <MX_USART1_UART_Init+0x4c>)
 8003714:	f004 fb54 	bl	8007dc0 <HAL_UART_Init>
 8003718:	4603      	mov	r3, r0
 800371a:	2b00      	cmp	r3, #0
 800371c:	d001      	beq.n	8003722 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800371e:	f7ff fbdd 	bl	8002edc <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8003722:	bf00      	nop
 8003724:	bd80      	pop	{r7, pc}
 8003726:	bf00      	nop
 8003728:	20000504 	.word	0x20000504
 800372c:	40011000 	.word	0x40011000

08003730 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003730:	b580      	push	{r7, lr}
 8003732:	b08a      	sub	sp, #40	@ 0x28
 8003734:	af00      	add	r7, sp, #0
 8003736:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003738:	f107 0314 	add.w	r3, r7, #20
 800373c:	2200      	movs	r2, #0
 800373e:	601a      	str	r2, [r3, #0]
 8003740:	605a      	str	r2, [r3, #4]
 8003742:	609a      	str	r2, [r3, #8]
 8003744:	60da      	str	r2, [r3, #12]
 8003746:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	4a1d      	ldr	r2, [pc, #116]	@ (80037c4 <HAL_UART_MspInit+0x94>)
 800374e:	4293      	cmp	r3, r2
 8003750:	d134      	bne.n	80037bc <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003752:	2300      	movs	r3, #0
 8003754:	613b      	str	r3, [r7, #16]
 8003756:	4b1c      	ldr	r3, [pc, #112]	@ (80037c8 <HAL_UART_MspInit+0x98>)
 8003758:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800375a:	4a1b      	ldr	r2, [pc, #108]	@ (80037c8 <HAL_UART_MspInit+0x98>)
 800375c:	f043 0310 	orr.w	r3, r3, #16
 8003760:	6453      	str	r3, [r2, #68]	@ 0x44
 8003762:	4b19      	ldr	r3, [pc, #100]	@ (80037c8 <HAL_UART_MspInit+0x98>)
 8003764:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003766:	f003 0310 	and.w	r3, r3, #16
 800376a:	613b      	str	r3, [r7, #16]
 800376c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800376e:	2300      	movs	r3, #0
 8003770:	60fb      	str	r3, [r7, #12]
 8003772:	4b15      	ldr	r3, [pc, #84]	@ (80037c8 <HAL_UART_MspInit+0x98>)
 8003774:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003776:	4a14      	ldr	r2, [pc, #80]	@ (80037c8 <HAL_UART_MspInit+0x98>)
 8003778:	f043 0301 	orr.w	r3, r3, #1
 800377c:	6313      	str	r3, [r2, #48]	@ 0x30
 800377e:	4b12      	ldr	r3, [pc, #72]	@ (80037c8 <HAL_UART_MspInit+0x98>)
 8003780:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003782:	f003 0301 	and.w	r3, r3, #1
 8003786:	60fb      	str	r3, [r7, #12]
 8003788:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800378a:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 800378e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003790:	2302      	movs	r3, #2
 8003792:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003794:	2300      	movs	r3, #0
 8003796:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003798:	2303      	movs	r3, #3
 800379a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800379c:	2307      	movs	r3, #7
 800379e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80037a0:	f107 0314 	add.w	r3, r7, #20
 80037a4:	4619      	mov	r1, r3
 80037a6:	4809      	ldr	r0, [pc, #36]	@ (80037cc <HAL_UART_MspInit+0x9c>)
 80037a8:	f001 fa1e 	bl	8004be8 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80037ac:	2200      	movs	r2, #0
 80037ae:	2100      	movs	r1, #0
 80037b0:	2025      	movs	r0, #37	@ 0x25
 80037b2:	f000 fde0 	bl	8004376 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80037b6:	2025      	movs	r0, #37	@ 0x25
 80037b8:	f000 fdf9 	bl	80043ae <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 80037bc:	bf00      	nop
 80037be:	3728      	adds	r7, #40	@ 0x28
 80037c0:	46bd      	mov	sp, r7
 80037c2:	bd80      	pop	{r7, pc}
 80037c4:	40011000 	.word	0x40011000
 80037c8:	40023800 	.word	0x40023800
 80037cc:	40020000 	.word	0x40020000

080037d0 <DEC2BCD>:

uint8_t BCD2DEC(uint8_t data) {
	return (data >> 4) * 10 + (data & 0x0f);
}

uint8_t DEC2BCD(uint8_t data) {
 80037d0:	b480      	push	{r7}
 80037d2:	b083      	sub	sp, #12
 80037d4:	af00      	add	r7, sp, #0
 80037d6:	4603      	mov	r3, r0
 80037d8:	71fb      	strb	r3, [r7, #7]
	return (data / 10) << 4 | (data % 10);
 80037da:	79fb      	ldrb	r3, [r7, #7]
 80037dc:	4a0e      	ldr	r2, [pc, #56]	@ (8003818 <DEC2BCD+0x48>)
 80037de:	fba2 2303 	umull	r2, r3, r2, r3
 80037e2:	08db      	lsrs	r3, r3, #3
 80037e4:	b2db      	uxtb	r3, r3
 80037e6:	b25b      	sxtb	r3, r3
 80037e8:	011b      	lsls	r3, r3, #4
 80037ea:	b258      	sxtb	r0, r3
 80037ec:	79fa      	ldrb	r2, [r7, #7]
 80037ee:	4b0a      	ldr	r3, [pc, #40]	@ (8003818 <DEC2BCD+0x48>)
 80037f0:	fba3 1302 	umull	r1, r3, r3, r2
 80037f4:	08d9      	lsrs	r1, r3, #3
 80037f6:	460b      	mov	r3, r1
 80037f8:	009b      	lsls	r3, r3, #2
 80037fa:	440b      	add	r3, r1
 80037fc:	005b      	lsls	r3, r3, #1
 80037fe:	1ad3      	subs	r3, r2, r3
 8003800:	b2db      	uxtb	r3, r3
 8003802:	b25b      	sxtb	r3, r3
 8003804:	4303      	orrs	r3, r0
 8003806:	b25b      	sxtb	r3, r3
 8003808:	b2db      	uxtb	r3, r3
}
 800380a:	4618      	mov	r0, r3
 800380c:	370c      	adds	r7, #12
 800380e:	46bd      	mov	sp, r7
 8003810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003814:	4770      	bx	lr
 8003816:	bf00      	nop
 8003818:	cccccccd 	.word	0xcccccccd

0800381c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800381c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003854 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003820:	480d      	ldr	r0, [pc, #52]	@ (8003858 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8003822:	490e      	ldr	r1, [pc, #56]	@ (800385c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8003824:	4a0e      	ldr	r2, [pc, #56]	@ (8003860 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8003826:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003828:	e002      	b.n	8003830 <LoopCopyDataInit>

0800382a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800382a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800382c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800382e:	3304      	adds	r3, #4

08003830 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003830:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003832:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003834:	d3f9      	bcc.n	800382a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003836:	4a0b      	ldr	r2, [pc, #44]	@ (8003864 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8003838:	4c0b      	ldr	r4, [pc, #44]	@ (8003868 <LoopFillZerobss+0x26>)
  movs r3, #0
 800383a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800383c:	e001      	b.n	8003842 <LoopFillZerobss>

0800383e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800383e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003840:	3204      	adds	r2, #4

08003842 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003842:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003844:	d3fb      	bcc.n	800383e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8003846:	f7ff fdfb 	bl	8003440 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800384a:	f005 fc2d 	bl	80090a8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800384e:	f7ff fa49 	bl	8002ce4 <main>
  bx  lr    
 8003852:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8003854:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003858:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800385c:	20000064 	.word	0x20000064
  ldr r2, =_sidata
 8003860:	0800c9c0 	.word	0x0800c9c0
  ldr r2, =_sbss
 8003864:	20000064 	.word	0x20000064
  ldr r4, =_ebss
 8003868:	20000694 	.word	0x20000694

0800386c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800386c:	e7fe      	b.n	800386c <ADC_IRQHandler>
	...

08003870 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003870:	b580      	push	{r7, lr}
 8003872:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003874:	4b0e      	ldr	r3, [pc, #56]	@ (80038b0 <HAL_Init+0x40>)
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	4a0d      	ldr	r2, [pc, #52]	@ (80038b0 <HAL_Init+0x40>)
 800387a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800387e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003880:	4b0b      	ldr	r3, [pc, #44]	@ (80038b0 <HAL_Init+0x40>)
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	4a0a      	ldr	r2, [pc, #40]	@ (80038b0 <HAL_Init+0x40>)
 8003886:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800388a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800388c:	4b08      	ldr	r3, [pc, #32]	@ (80038b0 <HAL_Init+0x40>)
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	4a07      	ldr	r2, [pc, #28]	@ (80038b0 <HAL_Init+0x40>)
 8003892:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003896:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003898:	2003      	movs	r0, #3
 800389a:	f000 fd61 	bl	8004360 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800389e:	200f      	movs	r0, #15
 80038a0:	f000 f808 	bl	80038b4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80038a4:	f7ff fd20 	bl	80032e8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80038a8:	2300      	movs	r3, #0
}
 80038aa:	4618      	mov	r0, r3
 80038ac:	bd80      	pop	{r7, pc}
 80038ae:	bf00      	nop
 80038b0:	40023c00 	.word	0x40023c00

080038b4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80038b4:	b580      	push	{r7, lr}
 80038b6:	b082      	sub	sp, #8
 80038b8:	af00      	add	r7, sp, #0
 80038ba:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80038bc:	4b12      	ldr	r3, [pc, #72]	@ (8003908 <HAL_InitTick+0x54>)
 80038be:	681a      	ldr	r2, [r3, #0]
 80038c0:	4b12      	ldr	r3, [pc, #72]	@ (800390c <HAL_InitTick+0x58>)
 80038c2:	781b      	ldrb	r3, [r3, #0]
 80038c4:	4619      	mov	r1, r3
 80038c6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80038ca:	fbb3 f3f1 	udiv	r3, r3, r1
 80038ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80038d2:	4618      	mov	r0, r3
 80038d4:	f000 fd79 	bl	80043ca <HAL_SYSTICK_Config>
 80038d8:	4603      	mov	r3, r0
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d001      	beq.n	80038e2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80038de:	2301      	movs	r3, #1
 80038e0:	e00e      	b.n	8003900 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	2b0f      	cmp	r3, #15
 80038e6:	d80a      	bhi.n	80038fe <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80038e8:	2200      	movs	r2, #0
 80038ea:	6879      	ldr	r1, [r7, #4]
 80038ec:	f04f 30ff 	mov.w	r0, #4294967295
 80038f0:	f000 fd41 	bl	8004376 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80038f4:	4a06      	ldr	r2, [pc, #24]	@ (8003910 <HAL_InitTick+0x5c>)
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80038fa:	2300      	movs	r3, #0
 80038fc:	e000      	b.n	8003900 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80038fe:	2301      	movs	r3, #1
}
 8003900:	4618      	mov	r0, r3
 8003902:	3708      	adds	r7, #8
 8003904:	46bd      	mov	sp, r7
 8003906:	bd80      	pop	{r7, pc}
 8003908:	20000008 	.word	0x20000008
 800390c:	20000010 	.word	0x20000010
 8003910:	2000000c 	.word	0x2000000c

08003914 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003914:	b480      	push	{r7}
 8003916:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003918:	4b06      	ldr	r3, [pc, #24]	@ (8003934 <HAL_IncTick+0x20>)
 800391a:	781b      	ldrb	r3, [r3, #0]
 800391c:	461a      	mov	r2, r3
 800391e:	4b06      	ldr	r3, [pc, #24]	@ (8003938 <HAL_IncTick+0x24>)
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	4413      	add	r3, r2
 8003924:	4a04      	ldr	r2, [pc, #16]	@ (8003938 <HAL_IncTick+0x24>)
 8003926:	6013      	str	r3, [r2, #0]
}
 8003928:	bf00      	nop
 800392a:	46bd      	mov	sp, r7
 800392c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003930:	4770      	bx	lr
 8003932:	bf00      	nop
 8003934:	20000010 	.word	0x20000010
 8003938:	20000548 	.word	0x20000548

0800393c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800393c:	b480      	push	{r7}
 800393e:	af00      	add	r7, sp, #0
  return uwTick;
 8003940:	4b03      	ldr	r3, [pc, #12]	@ (8003950 <HAL_GetTick+0x14>)
 8003942:	681b      	ldr	r3, [r3, #0]
}
 8003944:	4618      	mov	r0, r3
 8003946:	46bd      	mov	sp, r7
 8003948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800394c:	4770      	bx	lr
 800394e:	bf00      	nop
 8003950:	20000548 	.word	0x20000548

08003954 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003954:	b580      	push	{r7, lr}
 8003956:	b084      	sub	sp, #16
 8003958:	af00      	add	r7, sp, #0
 800395a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800395c:	f7ff ffee 	bl	800393c <HAL_GetTick>
 8003960:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	f1b3 3fff 	cmp.w	r3, #4294967295
 800396c:	d005      	beq.n	800397a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800396e:	4b0a      	ldr	r3, [pc, #40]	@ (8003998 <HAL_Delay+0x44>)
 8003970:	781b      	ldrb	r3, [r3, #0]
 8003972:	461a      	mov	r2, r3
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	4413      	add	r3, r2
 8003978:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800397a:	bf00      	nop
 800397c:	f7ff ffde 	bl	800393c <HAL_GetTick>
 8003980:	4602      	mov	r2, r0
 8003982:	68bb      	ldr	r3, [r7, #8]
 8003984:	1ad3      	subs	r3, r2, r3
 8003986:	68fa      	ldr	r2, [r7, #12]
 8003988:	429a      	cmp	r2, r3
 800398a:	d8f7      	bhi.n	800397c <HAL_Delay+0x28>
  {
  }
}
 800398c:	bf00      	nop
 800398e:	bf00      	nop
 8003990:	3710      	adds	r7, #16
 8003992:	46bd      	mov	sp, r7
 8003994:	bd80      	pop	{r7, pc}
 8003996:	bf00      	nop
 8003998:	20000010 	.word	0x20000010

0800399c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800399c:	b580      	push	{r7, lr}
 800399e:	b084      	sub	sp, #16
 80039a0:	af00      	add	r7, sp, #0
 80039a2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80039a4:	2300      	movs	r3, #0
 80039a6:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d101      	bne.n	80039b2 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80039ae:	2301      	movs	r3, #1
 80039b0:	e033      	b.n	8003a1a <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d109      	bne.n	80039ce <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80039ba:	6878      	ldr	r0, [r7, #4]
 80039bc:	f7fd fa96 	bl	8000eec <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	2200      	movs	r2, #0
 80039c4:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	2200      	movs	r2, #0
 80039ca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039d2:	f003 0310 	and.w	r3, r3, #16
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d118      	bne.n	8003a0c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039de:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80039e2:	f023 0302 	bic.w	r3, r3, #2
 80039e6:	f043 0202 	orr.w	r2, r3, #2
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80039ee:	6878      	ldr	r0, [r7, #4]
 80039f0:	f000 fa68 	bl	8003ec4 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	2200      	movs	r2, #0
 80039f8:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039fe:	f023 0303 	bic.w	r3, r3, #3
 8003a02:	f043 0201 	orr.w	r2, r3, #1
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	641a      	str	r2, [r3, #64]	@ 0x40
 8003a0a:	e001      	b.n	8003a10 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003a0c:	2301      	movs	r3, #1
 8003a0e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	2200      	movs	r2, #0
 8003a14:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8003a18:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a1a:	4618      	mov	r0, r3
 8003a1c:	3710      	adds	r7, #16
 8003a1e:	46bd      	mov	sp, r7
 8003a20:	bd80      	pop	{r7, pc}
	...

08003a24 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8003a24:	b580      	push	{r7, lr}
 8003a26:	b086      	sub	sp, #24
 8003a28:	af00      	add	r7, sp, #0
 8003a2a:	60f8      	str	r0, [r7, #12]
 8003a2c:	60b9      	str	r1, [r7, #8]
 8003a2e:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8003a30:	2300      	movs	r3, #0
 8003a32:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003a3a:	2b01      	cmp	r3, #1
 8003a3c:	d101      	bne.n	8003a42 <HAL_ADC_Start_DMA+0x1e>
 8003a3e:	2302      	movs	r3, #2
 8003a40:	e0e9      	b.n	8003c16 <HAL_ADC_Start_DMA+0x1f2>
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	2201      	movs	r2, #1
 8003a46:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	689b      	ldr	r3, [r3, #8]
 8003a50:	f003 0301 	and.w	r3, r3, #1
 8003a54:	2b01      	cmp	r3, #1
 8003a56:	d018      	beq.n	8003a8a <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	689a      	ldr	r2, [r3, #8]
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	f042 0201 	orr.w	r2, r2, #1
 8003a66:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003a68:	4b6d      	ldr	r3, [pc, #436]	@ (8003c20 <HAL_ADC_Start_DMA+0x1fc>)
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	4a6d      	ldr	r2, [pc, #436]	@ (8003c24 <HAL_ADC_Start_DMA+0x200>)
 8003a6e:	fba2 2303 	umull	r2, r3, r2, r3
 8003a72:	0c9a      	lsrs	r2, r3, #18
 8003a74:	4613      	mov	r3, r2
 8003a76:	005b      	lsls	r3, r3, #1
 8003a78:	4413      	add	r3, r2
 8003a7a:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8003a7c:	e002      	b.n	8003a84 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8003a7e:	693b      	ldr	r3, [r7, #16]
 8003a80:	3b01      	subs	r3, #1
 8003a82:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8003a84:	693b      	ldr	r3, [r7, #16]
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d1f9      	bne.n	8003a7e <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	689b      	ldr	r3, [r3, #8]
 8003a90:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a94:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003a98:	d107      	bne.n	8003aaa <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	689a      	ldr	r2, [r3, #8]
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003aa8:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	689b      	ldr	r3, [r3, #8]
 8003ab0:	f003 0301 	and.w	r3, r3, #1
 8003ab4:	2b01      	cmp	r3, #1
 8003ab6:	f040 80a1 	bne.w	8003bfc <HAL_ADC_Start_DMA+0x1d8>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003abe:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8003ac2:	f023 0301 	bic.w	r3, r3, #1
 8003ac6:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	685b      	ldr	r3, [r3, #4]
 8003ad4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d007      	beq.n	8003aec <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ae0:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8003ae4:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003af0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003af4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003af8:	d106      	bne.n	8003b08 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003afe:	f023 0206 	bic.w	r2, r3, #6
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	645a      	str	r2, [r3, #68]	@ 0x44
 8003b06:	e002      	b.n	8003b0e <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	2200      	movs	r2, #0
 8003b0c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	2200      	movs	r2, #0
 8003b12:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003b16:	4b44      	ldr	r3, [pc, #272]	@ (8003c28 <HAL_ADC_Start_DMA+0x204>)
 8003b18:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b1e:	4a43      	ldr	r2, [pc, #268]	@ (8003c2c <HAL_ADC_Start_DMA+0x208>)
 8003b20:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b26:	4a42      	ldr	r2, [pc, #264]	@ (8003c30 <HAL_ADC_Start_DMA+0x20c>)
 8003b28:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b2e:	4a41      	ldr	r2, [pc, #260]	@ (8003c34 <HAL_ADC_Start_DMA+0x210>)
 8003b30:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8003b3a:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	685a      	ldr	r2, [r3, #4]
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 8003b4a:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	689a      	ldr	r2, [r3, #8]
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003b5a:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	334c      	adds	r3, #76	@ 0x4c
 8003b66:	4619      	mov	r1, r3
 8003b68:	68ba      	ldr	r2, [r7, #8]
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	f000 fce8 	bl	8004540 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8003b70:	697b      	ldr	r3, [r7, #20]
 8003b72:	685b      	ldr	r3, [r3, #4]
 8003b74:	f003 031f 	and.w	r3, r3, #31
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d12a      	bne.n	8003bd2 <HAL_ADC_Start_DMA+0x1ae>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	4a2d      	ldr	r2, [pc, #180]	@ (8003c38 <HAL_ADC_Start_DMA+0x214>)
 8003b82:	4293      	cmp	r3, r2
 8003b84:	d015      	beq.n	8003bb2 <HAL_ADC_Start_DMA+0x18e>
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	4a2c      	ldr	r2, [pc, #176]	@ (8003c3c <HAL_ADC_Start_DMA+0x218>)
 8003b8c:	4293      	cmp	r3, r2
 8003b8e:	d105      	bne.n	8003b9c <HAL_ADC_Start_DMA+0x178>
 8003b90:	4b25      	ldr	r3, [pc, #148]	@ (8003c28 <HAL_ADC_Start_DMA+0x204>)
 8003b92:	685b      	ldr	r3, [r3, #4]
 8003b94:	f003 031f 	and.w	r3, r3, #31
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d00a      	beq.n	8003bb2 <HAL_ADC_Start_DMA+0x18e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	4a27      	ldr	r2, [pc, #156]	@ (8003c40 <HAL_ADC_Start_DMA+0x21c>)
 8003ba2:	4293      	cmp	r3, r2
 8003ba4:	d136      	bne.n	8003c14 <HAL_ADC_Start_DMA+0x1f0>
 8003ba6:	4b20      	ldr	r3, [pc, #128]	@ (8003c28 <HAL_ADC_Start_DMA+0x204>)
 8003ba8:	685b      	ldr	r3, [r3, #4]
 8003baa:	f003 0310 	and.w	r3, r3, #16
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d130      	bne.n	8003c14 <HAL_ADC_Start_DMA+0x1f0>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	689b      	ldr	r3, [r3, #8]
 8003bb8:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d129      	bne.n	8003c14 <HAL_ADC_Start_DMA+0x1f0>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	689a      	ldr	r2, [r3, #8]
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8003bce:	609a      	str	r2, [r3, #8]
 8003bd0:	e020      	b.n	8003c14 <HAL_ADC_Start_DMA+0x1f0>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	4a18      	ldr	r2, [pc, #96]	@ (8003c38 <HAL_ADC_Start_DMA+0x214>)
 8003bd8:	4293      	cmp	r3, r2
 8003bda:	d11b      	bne.n	8003c14 <HAL_ADC_Start_DMA+0x1f0>
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	689b      	ldr	r3, [r3, #8]
 8003be2:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d114      	bne.n	8003c14 <HAL_ADC_Start_DMA+0x1f0>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	689a      	ldr	r2, [r3, #8]
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8003bf8:	609a      	str	r2, [r3, #8]
 8003bfa:	e00b      	b.n	8003c14 <HAL_ADC_Start_DMA+0x1f0>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c00:	f043 0210 	orr.w	r2, r3, #16
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c0c:	f043 0201 	orr.w	r2, r3, #1
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	645a      	str	r2, [r3, #68]	@ 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8003c14:	2300      	movs	r3, #0
}
 8003c16:	4618      	mov	r0, r3
 8003c18:	3718      	adds	r7, #24
 8003c1a:	46bd      	mov	sp, r7
 8003c1c:	bd80      	pop	{r7, pc}
 8003c1e:	bf00      	nop
 8003c20:	20000008 	.word	0x20000008
 8003c24:	431bde83 	.word	0x431bde83
 8003c28:	40012300 	.word	0x40012300
 8003c2c:	080040bd 	.word	0x080040bd
 8003c30:	08004177 	.word	0x08004177
 8003c34:	08004193 	.word	0x08004193
 8003c38:	40012000 	.word	0x40012000
 8003c3c:	40012100 	.word	0x40012100
 8003c40:	40012200 	.word	0x40012200

08003c44 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003c44:	b480      	push	{r7}
 8003c46:	b083      	sub	sp, #12
 8003c48:	af00      	add	r7, sp, #0
 8003c4a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8003c4c:	bf00      	nop
 8003c4e:	370c      	adds	r7, #12
 8003c50:	46bd      	mov	sp, r7
 8003c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c56:	4770      	bx	lr

08003c58 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003c58:	b480      	push	{r7}
 8003c5a:	b083      	sub	sp, #12
 8003c5c:	af00      	add	r7, sp, #0
 8003c5e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8003c60:	bf00      	nop
 8003c62:	370c      	adds	r7, #12
 8003c64:	46bd      	mov	sp, r7
 8003c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c6a:	4770      	bx	lr

08003c6c <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003c6c:	b480      	push	{r7}
 8003c6e:	b083      	sub	sp, #12
 8003c70:	af00      	add	r7, sp, #0
 8003c72:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8003c74:	bf00      	nop
 8003c76:	370c      	adds	r7, #12
 8003c78:	46bd      	mov	sp, r7
 8003c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c7e:	4770      	bx	lr

08003c80 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8003c80:	b480      	push	{r7}
 8003c82:	b085      	sub	sp, #20
 8003c84:	af00      	add	r7, sp, #0
 8003c86:	6078      	str	r0, [r7, #4]
 8003c88:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8003c8a:	2300      	movs	r3, #0
 8003c8c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003c94:	2b01      	cmp	r3, #1
 8003c96:	d101      	bne.n	8003c9c <HAL_ADC_ConfigChannel+0x1c>
 8003c98:	2302      	movs	r3, #2
 8003c9a:	e105      	b.n	8003ea8 <HAL_ADC_ConfigChannel+0x228>
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	2201      	movs	r2, #1
 8003ca0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8003ca4:	683b      	ldr	r3, [r7, #0]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	2b09      	cmp	r3, #9
 8003caa:	d925      	bls.n	8003cf8 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	68d9      	ldr	r1, [r3, #12]
 8003cb2:	683b      	ldr	r3, [r7, #0]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	b29b      	uxth	r3, r3
 8003cb8:	461a      	mov	r2, r3
 8003cba:	4613      	mov	r3, r2
 8003cbc:	005b      	lsls	r3, r3, #1
 8003cbe:	4413      	add	r3, r2
 8003cc0:	3b1e      	subs	r3, #30
 8003cc2:	2207      	movs	r2, #7
 8003cc4:	fa02 f303 	lsl.w	r3, r2, r3
 8003cc8:	43da      	mvns	r2, r3
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	400a      	ands	r2, r1
 8003cd0:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	68d9      	ldr	r1, [r3, #12]
 8003cd8:	683b      	ldr	r3, [r7, #0]
 8003cda:	689a      	ldr	r2, [r3, #8]
 8003cdc:	683b      	ldr	r3, [r7, #0]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	b29b      	uxth	r3, r3
 8003ce2:	4618      	mov	r0, r3
 8003ce4:	4603      	mov	r3, r0
 8003ce6:	005b      	lsls	r3, r3, #1
 8003ce8:	4403      	add	r3, r0
 8003cea:	3b1e      	subs	r3, #30
 8003cec:	409a      	lsls	r2, r3
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	430a      	orrs	r2, r1
 8003cf4:	60da      	str	r2, [r3, #12]
 8003cf6:	e022      	b.n	8003d3e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	6919      	ldr	r1, [r3, #16]
 8003cfe:	683b      	ldr	r3, [r7, #0]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	b29b      	uxth	r3, r3
 8003d04:	461a      	mov	r2, r3
 8003d06:	4613      	mov	r3, r2
 8003d08:	005b      	lsls	r3, r3, #1
 8003d0a:	4413      	add	r3, r2
 8003d0c:	2207      	movs	r2, #7
 8003d0e:	fa02 f303 	lsl.w	r3, r2, r3
 8003d12:	43da      	mvns	r2, r3
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	400a      	ands	r2, r1
 8003d1a:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	6919      	ldr	r1, [r3, #16]
 8003d22:	683b      	ldr	r3, [r7, #0]
 8003d24:	689a      	ldr	r2, [r3, #8]
 8003d26:	683b      	ldr	r3, [r7, #0]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	b29b      	uxth	r3, r3
 8003d2c:	4618      	mov	r0, r3
 8003d2e:	4603      	mov	r3, r0
 8003d30:	005b      	lsls	r3, r3, #1
 8003d32:	4403      	add	r3, r0
 8003d34:	409a      	lsls	r2, r3
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	430a      	orrs	r2, r1
 8003d3c:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003d3e:	683b      	ldr	r3, [r7, #0]
 8003d40:	685b      	ldr	r3, [r3, #4]
 8003d42:	2b06      	cmp	r3, #6
 8003d44:	d824      	bhi.n	8003d90 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8003d4c:	683b      	ldr	r3, [r7, #0]
 8003d4e:	685a      	ldr	r2, [r3, #4]
 8003d50:	4613      	mov	r3, r2
 8003d52:	009b      	lsls	r3, r3, #2
 8003d54:	4413      	add	r3, r2
 8003d56:	3b05      	subs	r3, #5
 8003d58:	221f      	movs	r2, #31
 8003d5a:	fa02 f303 	lsl.w	r3, r2, r3
 8003d5e:	43da      	mvns	r2, r3
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	400a      	ands	r2, r1
 8003d66:	635a      	str	r2, [r3, #52]	@ 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8003d6e:	683b      	ldr	r3, [r7, #0]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	b29b      	uxth	r3, r3
 8003d74:	4618      	mov	r0, r3
 8003d76:	683b      	ldr	r3, [r7, #0]
 8003d78:	685a      	ldr	r2, [r3, #4]
 8003d7a:	4613      	mov	r3, r2
 8003d7c:	009b      	lsls	r3, r3, #2
 8003d7e:	4413      	add	r3, r2
 8003d80:	3b05      	subs	r3, #5
 8003d82:	fa00 f203 	lsl.w	r2, r0, r3
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	430a      	orrs	r2, r1
 8003d8c:	635a      	str	r2, [r3, #52]	@ 0x34
 8003d8e:	e04c      	b.n	8003e2a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003d90:	683b      	ldr	r3, [r7, #0]
 8003d92:	685b      	ldr	r3, [r3, #4]
 8003d94:	2b0c      	cmp	r3, #12
 8003d96:	d824      	bhi.n	8003de2 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8003d9e:	683b      	ldr	r3, [r7, #0]
 8003da0:	685a      	ldr	r2, [r3, #4]
 8003da2:	4613      	mov	r3, r2
 8003da4:	009b      	lsls	r3, r3, #2
 8003da6:	4413      	add	r3, r2
 8003da8:	3b23      	subs	r3, #35	@ 0x23
 8003daa:	221f      	movs	r2, #31
 8003dac:	fa02 f303 	lsl.w	r3, r2, r3
 8003db0:	43da      	mvns	r2, r3
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	400a      	ands	r2, r1
 8003db8:	631a      	str	r2, [r3, #48]	@ 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8003dc0:	683b      	ldr	r3, [r7, #0]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	b29b      	uxth	r3, r3
 8003dc6:	4618      	mov	r0, r3
 8003dc8:	683b      	ldr	r3, [r7, #0]
 8003dca:	685a      	ldr	r2, [r3, #4]
 8003dcc:	4613      	mov	r3, r2
 8003dce:	009b      	lsls	r3, r3, #2
 8003dd0:	4413      	add	r3, r2
 8003dd2:	3b23      	subs	r3, #35	@ 0x23
 8003dd4:	fa00 f203 	lsl.w	r2, r0, r3
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	430a      	orrs	r2, r1
 8003dde:	631a      	str	r2, [r3, #48]	@ 0x30
 8003de0:	e023      	b.n	8003e2a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003de8:	683b      	ldr	r3, [r7, #0]
 8003dea:	685a      	ldr	r2, [r3, #4]
 8003dec:	4613      	mov	r3, r2
 8003dee:	009b      	lsls	r3, r3, #2
 8003df0:	4413      	add	r3, r2
 8003df2:	3b41      	subs	r3, #65	@ 0x41
 8003df4:	221f      	movs	r2, #31
 8003df6:	fa02 f303 	lsl.w	r3, r2, r3
 8003dfa:	43da      	mvns	r2, r3
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	400a      	ands	r2, r1
 8003e02:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003e0a:	683b      	ldr	r3, [r7, #0]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	b29b      	uxth	r3, r3
 8003e10:	4618      	mov	r0, r3
 8003e12:	683b      	ldr	r3, [r7, #0]
 8003e14:	685a      	ldr	r2, [r3, #4]
 8003e16:	4613      	mov	r3, r2
 8003e18:	009b      	lsls	r3, r3, #2
 8003e1a:	4413      	add	r3, r2
 8003e1c:	3b41      	subs	r3, #65	@ 0x41
 8003e1e:	fa00 f203 	lsl.w	r2, r0, r3
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	430a      	orrs	r2, r1
 8003e28:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003e2a:	4b22      	ldr	r3, [pc, #136]	@ (8003eb4 <HAL_ADC_ConfigChannel+0x234>)
 8003e2c:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	4a21      	ldr	r2, [pc, #132]	@ (8003eb8 <HAL_ADC_ConfigChannel+0x238>)
 8003e34:	4293      	cmp	r3, r2
 8003e36:	d109      	bne.n	8003e4c <HAL_ADC_ConfigChannel+0x1cc>
 8003e38:	683b      	ldr	r3, [r7, #0]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	2b12      	cmp	r3, #18
 8003e3e:	d105      	bne.n	8003e4c <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	685b      	ldr	r3, [r3, #4]
 8003e44:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	4a19      	ldr	r2, [pc, #100]	@ (8003eb8 <HAL_ADC_ConfigChannel+0x238>)
 8003e52:	4293      	cmp	r3, r2
 8003e54:	d123      	bne.n	8003e9e <HAL_ADC_ConfigChannel+0x21e>
 8003e56:	683b      	ldr	r3, [r7, #0]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	2b10      	cmp	r3, #16
 8003e5c:	d003      	beq.n	8003e66 <HAL_ADC_ConfigChannel+0x1e6>
 8003e5e:	683b      	ldr	r3, [r7, #0]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	2b11      	cmp	r3, #17
 8003e64:	d11b      	bne.n	8003e9e <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	685b      	ldr	r3, [r3, #4]
 8003e6a:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003e72:	683b      	ldr	r3, [r7, #0]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	2b10      	cmp	r3, #16
 8003e78:	d111      	bne.n	8003e9e <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003e7a:	4b10      	ldr	r3, [pc, #64]	@ (8003ebc <HAL_ADC_ConfigChannel+0x23c>)
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	4a10      	ldr	r2, [pc, #64]	@ (8003ec0 <HAL_ADC_ConfigChannel+0x240>)
 8003e80:	fba2 2303 	umull	r2, r3, r2, r3
 8003e84:	0c9a      	lsrs	r2, r3, #18
 8003e86:	4613      	mov	r3, r2
 8003e88:	009b      	lsls	r3, r3, #2
 8003e8a:	4413      	add	r3, r2
 8003e8c:	005b      	lsls	r3, r3, #1
 8003e8e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003e90:	e002      	b.n	8003e98 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8003e92:	68bb      	ldr	r3, [r7, #8]
 8003e94:	3b01      	subs	r3, #1
 8003e96:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003e98:	68bb      	ldr	r3, [r7, #8]
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d1f9      	bne.n	8003e92 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	2200      	movs	r2, #0
 8003ea2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return HAL_OK;
 8003ea6:	2300      	movs	r3, #0
}
 8003ea8:	4618      	mov	r0, r3
 8003eaa:	3714      	adds	r7, #20
 8003eac:	46bd      	mov	sp, r7
 8003eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eb2:	4770      	bx	lr
 8003eb4:	40012300 	.word	0x40012300
 8003eb8:	40012000 	.word	0x40012000
 8003ebc:	20000008 	.word	0x20000008
 8003ec0:	431bde83 	.word	0x431bde83

08003ec4 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003ec4:	b480      	push	{r7}
 8003ec6:	b085      	sub	sp, #20
 8003ec8:	af00      	add	r7, sp, #0
 8003eca:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003ecc:	4b79      	ldr	r3, [pc, #484]	@ (80040b4 <ADC_Init+0x1f0>)
 8003ece:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	685b      	ldr	r3, [r3, #4]
 8003ed4:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	685a      	ldr	r2, [r3, #4]
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	685b      	ldr	r3, [r3, #4]
 8003ee4:	431a      	orrs	r2, r3
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	685a      	ldr	r2, [r3, #4]
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003ef8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	6859      	ldr	r1, [r3, #4]
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	691b      	ldr	r3, [r3, #16]
 8003f04:	021a      	lsls	r2, r3, #8
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	430a      	orrs	r2, r1
 8003f0c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	685a      	ldr	r2, [r3, #4]
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8003f1c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	6859      	ldr	r1, [r3, #4]
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	689a      	ldr	r2, [r3, #8]
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	430a      	orrs	r2, r1
 8003f2e:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	689a      	ldr	r2, [r3, #8]
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003f3e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	6899      	ldr	r1, [r3, #8]
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	68da      	ldr	r2, [r3, #12]
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	430a      	orrs	r2, r1
 8003f50:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f56:	4a58      	ldr	r2, [pc, #352]	@ (80040b8 <ADC_Init+0x1f4>)
 8003f58:	4293      	cmp	r3, r2
 8003f5a:	d022      	beq.n	8003fa2 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	689a      	ldr	r2, [r3, #8]
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003f6a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	6899      	ldr	r1, [r3, #8]
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	430a      	orrs	r2, r1
 8003f7c:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	689a      	ldr	r2, [r3, #8]
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8003f8c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	6899      	ldr	r1, [r3, #8]
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	430a      	orrs	r2, r1
 8003f9e:	609a      	str	r2, [r3, #8]
 8003fa0:	e00f      	b.n	8003fc2 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	689a      	ldr	r2, [r3, #8]
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003fb0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	689a      	ldr	r2, [r3, #8]
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8003fc0:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	689a      	ldr	r2, [r3, #8]
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	f022 0202 	bic.w	r2, r2, #2
 8003fd0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	6899      	ldr	r1, [r3, #8]
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	7e1b      	ldrb	r3, [r3, #24]
 8003fdc:	005a      	lsls	r2, r3, #1
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	430a      	orrs	r2, r1
 8003fe4:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	d01b      	beq.n	8004028 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	685a      	ldr	r2, [r3, #4]
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003ffe:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	685a      	ldr	r2, [r3, #4]
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 800400e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	6859      	ldr	r1, [r3, #4]
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800401a:	3b01      	subs	r3, #1
 800401c:	035a      	lsls	r2, r3, #13
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	430a      	orrs	r2, r1
 8004024:	605a      	str	r2, [r3, #4]
 8004026:	e007      	b.n	8004038 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	685a      	ldr	r2, [r3, #4]
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004036:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8004046:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	69db      	ldr	r3, [r3, #28]
 8004052:	3b01      	subs	r3, #1
 8004054:	051a      	lsls	r2, r3, #20
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	430a      	orrs	r2, r1
 800405c:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	689a      	ldr	r2, [r3, #8]
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800406c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	6899      	ldr	r1, [r3, #8]
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800407a:	025a      	lsls	r2, r3, #9
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	430a      	orrs	r2, r1
 8004082:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	689a      	ldr	r2, [r3, #8]
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004092:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	6899      	ldr	r1, [r3, #8]
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	695b      	ldr	r3, [r3, #20]
 800409e:	029a      	lsls	r2, r3, #10
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	430a      	orrs	r2, r1
 80040a6:	609a      	str	r2, [r3, #8]
}
 80040a8:	bf00      	nop
 80040aa:	3714      	adds	r7, #20
 80040ac:	46bd      	mov	sp, r7
 80040ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040b2:	4770      	bx	lr
 80040b4:	40012300 	.word	0x40012300
 80040b8:	0f000001 	.word	0x0f000001

080040bc <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 80040bc:	b580      	push	{r7, lr}
 80040be:	b084      	sub	sp, #16
 80040c0:	af00      	add	r7, sp, #0
 80040c2:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80040c8:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040ce:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d13c      	bne.n	8004150 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040da:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	689b      	ldr	r3, [r3, #8]
 80040e8:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d12b      	bne.n	8004148 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d127      	bne.n	8004148 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040fe:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8004102:	2b00      	cmp	r3, #0
 8004104:	d006      	beq.n	8004114 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	689b      	ldr	r3, [r3, #8]
 800410c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8004110:	2b00      	cmp	r3, #0
 8004112:	d119      	bne.n	8004148 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	685a      	ldr	r2, [r3, #4]
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	f022 0220 	bic.w	r2, r2, #32
 8004122:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004128:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	641a      	str	r2, [r3, #64]	@ 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004134:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004138:	2b00      	cmp	r3, #0
 800413a:	d105      	bne.n	8004148 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004140:	f043 0201 	orr.w	r2, r3, #1
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8004148:	68f8      	ldr	r0, [r7, #12]
 800414a:	f7ff fd7b 	bl	8003c44 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800414e:	e00e      	b.n	800416e <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004154:	f003 0310 	and.w	r3, r3, #16
 8004158:	2b00      	cmp	r3, #0
 800415a:	d003      	beq.n	8004164 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 800415c:	68f8      	ldr	r0, [r7, #12]
 800415e:	f7ff fd85 	bl	8003c6c <HAL_ADC_ErrorCallback>
}
 8004162:	e004      	b.n	800416e <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004168:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800416a:	6878      	ldr	r0, [r7, #4]
 800416c:	4798      	blx	r3
}
 800416e:	bf00      	nop
 8004170:	3710      	adds	r7, #16
 8004172:	46bd      	mov	sp, r7
 8004174:	bd80      	pop	{r7, pc}

08004176 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8004176:	b580      	push	{r7, lr}
 8004178:	b084      	sub	sp, #16
 800417a:	af00      	add	r7, sp, #0
 800417c:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004182:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8004184:	68f8      	ldr	r0, [r7, #12]
 8004186:	f7ff fd67 	bl	8003c58 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800418a:	bf00      	nop
 800418c:	3710      	adds	r7, #16
 800418e:	46bd      	mov	sp, r7
 8004190:	bd80      	pop	{r7, pc}

08004192 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8004192:	b580      	push	{r7, lr}
 8004194:	b084      	sub	sp, #16
 8004196:	af00      	add	r7, sp, #0
 8004198:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800419e:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	2240      	movs	r2, #64	@ 0x40
 80041a4:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80041aa:	f043 0204 	orr.w	r2, r3, #4
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	645a      	str	r2, [r3, #68]	@ 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80041b2:	68f8      	ldr	r0, [r7, #12]
 80041b4:	f7ff fd5a 	bl	8003c6c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80041b8:	bf00      	nop
 80041ba:	3710      	adds	r7, #16
 80041bc:	46bd      	mov	sp, r7
 80041be:	bd80      	pop	{r7, pc}

080041c0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80041c0:	b480      	push	{r7}
 80041c2:	b085      	sub	sp, #20
 80041c4:	af00      	add	r7, sp, #0
 80041c6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	f003 0307 	and.w	r3, r3, #7
 80041ce:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80041d0:	4b0c      	ldr	r3, [pc, #48]	@ (8004204 <__NVIC_SetPriorityGrouping+0x44>)
 80041d2:	68db      	ldr	r3, [r3, #12]
 80041d4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80041d6:	68ba      	ldr	r2, [r7, #8]
 80041d8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80041dc:	4013      	ands	r3, r2
 80041de:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80041e4:	68bb      	ldr	r3, [r7, #8]
 80041e6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80041e8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80041ec:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80041f0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80041f2:	4a04      	ldr	r2, [pc, #16]	@ (8004204 <__NVIC_SetPriorityGrouping+0x44>)
 80041f4:	68bb      	ldr	r3, [r7, #8]
 80041f6:	60d3      	str	r3, [r2, #12]
}
 80041f8:	bf00      	nop
 80041fa:	3714      	adds	r7, #20
 80041fc:	46bd      	mov	sp, r7
 80041fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004202:	4770      	bx	lr
 8004204:	e000ed00 	.word	0xe000ed00

08004208 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004208:	b480      	push	{r7}
 800420a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800420c:	4b04      	ldr	r3, [pc, #16]	@ (8004220 <__NVIC_GetPriorityGrouping+0x18>)
 800420e:	68db      	ldr	r3, [r3, #12]
 8004210:	0a1b      	lsrs	r3, r3, #8
 8004212:	f003 0307 	and.w	r3, r3, #7
}
 8004216:	4618      	mov	r0, r3
 8004218:	46bd      	mov	sp, r7
 800421a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800421e:	4770      	bx	lr
 8004220:	e000ed00 	.word	0xe000ed00

08004224 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004224:	b480      	push	{r7}
 8004226:	b083      	sub	sp, #12
 8004228:	af00      	add	r7, sp, #0
 800422a:	4603      	mov	r3, r0
 800422c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800422e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004232:	2b00      	cmp	r3, #0
 8004234:	db0b      	blt.n	800424e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004236:	79fb      	ldrb	r3, [r7, #7]
 8004238:	f003 021f 	and.w	r2, r3, #31
 800423c:	4907      	ldr	r1, [pc, #28]	@ (800425c <__NVIC_EnableIRQ+0x38>)
 800423e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004242:	095b      	lsrs	r3, r3, #5
 8004244:	2001      	movs	r0, #1
 8004246:	fa00 f202 	lsl.w	r2, r0, r2
 800424a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800424e:	bf00      	nop
 8004250:	370c      	adds	r7, #12
 8004252:	46bd      	mov	sp, r7
 8004254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004258:	4770      	bx	lr
 800425a:	bf00      	nop
 800425c:	e000e100 	.word	0xe000e100

08004260 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004260:	b480      	push	{r7}
 8004262:	b083      	sub	sp, #12
 8004264:	af00      	add	r7, sp, #0
 8004266:	4603      	mov	r3, r0
 8004268:	6039      	str	r1, [r7, #0]
 800426a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800426c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004270:	2b00      	cmp	r3, #0
 8004272:	db0a      	blt.n	800428a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004274:	683b      	ldr	r3, [r7, #0]
 8004276:	b2da      	uxtb	r2, r3
 8004278:	490c      	ldr	r1, [pc, #48]	@ (80042ac <__NVIC_SetPriority+0x4c>)
 800427a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800427e:	0112      	lsls	r2, r2, #4
 8004280:	b2d2      	uxtb	r2, r2
 8004282:	440b      	add	r3, r1
 8004284:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004288:	e00a      	b.n	80042a0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800428a:	683b      	ldr	r3, [r7, #0]
 800428c:	b2da      	uxtb	r2, r3
 800428e:	4908      	ldr	r1, [pc, #32]	@ (80042b0 <__NVIC_SetPriority+0x50>)
 8004290:	79fb      	ldrb	r3, [r7, #7]
 8004292:	f003 030f 	and.w	r3, r3, #15
 8004296:	3b04      	subs	r3, #4
 8004298:	0112      	lsls	r2, r2, #4
 800429a:	b2d2      	uxtb	r2, r2
 800429c:	440b      	add	r3, r1
 800429e:	761a      	strb	r2, [r3, #24]
}
 80042a0:	bf00      	nop
 80042a2:	370c      	adds	r7, #12
 80042a4:	46bd      	mov	sp, r7
 80042a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042aa:	4770      	bx	lr
 80042ac:	e000e100 	.word	0xe000e100
 80042b0:	e000ed00 	.word	0xe000ed00

080042b4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80042b4:	b480      	push	{r7}
 80042b6:	b089      	sub	sp, #36	@ 0x24
 80042b8:	af00      	add	r7, sp, #0
 80042ba:	60f8      	str	r0, [r7, #12]
 80042bc:	60b9      	str	r1, [r7, #8]
 80042be:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	f003 0307 	and.w	r3, r3, #7
 80042c6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80042c8:	69fb      	ldr	r3, [r7, #28]
 80042ca:	f1c3 0307 	rsb	r3, r3, #7
 80042ce:	2b04      	cmp	r3, #4
 80042d0:	bf28      	it	cs
 80042d2:	2304      	movcs	r3, #4
 80042d4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80042d6:	69fb      	ldr	r3, [r7, #28]
 80042d8:	3304      	adds	r3, #4
 80042da:	2b06      	cmp	r3, #6
 80042dc:	d902      	bls.n	80042e4 <NVIC_EncodePriority+0x30>
 80042de:	69fb      	ldr	r3, [r7, #28]
 80042e0:	3b03      	subs	r3, #3
 80042e2:	e000      	b.n	80042e6 <NVIC_EncodePriority+0x32>
 80042e4:	2300      	movs	r3, #0
 80042e6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80042e8:	f04f 32ff 	mov.w	r2, #4294967295
 80042ec:	69bb      	ldr	r3, [r7, #24]
 80042ee:	fa02 f303 	lsl.w	r3, r2, r3
 80042f2:	43da      	mvns	r2, r3
 80042f4:	68bb      	ldr	r3, [r7, #8]
 80042f6:	401a      	ands	r2, r3
 80042f8:	697b      	ldr	r3, [r7, #20]
 80042fa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80042fc:	f04f 31ff 	mov.w	r1, #4294967295
 8004300:	697b      	ldr	r3, [r7, #20]
 8004302:	fa01 f303 	lsl.w	r3, r1, r3
 8004306:	43d9      	mvns	r1, r3
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800430c:	4313      	orrs	r3, r2
         );
}
 800430e:	4618      	mov	r0, r3
 8004310:	3724      	adds	r7, #36	@ 0x24
 8004312:	46bd      	mov	sp, r7
 8004314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004318:	4770      	bx	lr
	...

0800431c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800431c:	b580      	push	{r7, lr}
 800431e:	b082      	sub	sp, #8
 8004320:	af00      	add	r7, sp, #0
 8004322:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	3b01      	subs	r3, #1
 8004328:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800432c:	d301      	bcc.n	8004332 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800432e:	2301      	movs	r3, #1
 8004330:	e00f      	b.n	8004352 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004332:	4a0a      	ldr	r2, [pc, #40]	@ (800435c <SysTick_Config+0x40>)
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	3b01      	subs	r3, #1
 8004338:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800433a:	210f      	movs	r1, #15
 800433c:	f04f 30ff 	mov.w	r0, #4294967295
 8004340:	f7ff ff8e 	bl	8004260 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004344:	4b05      	ldr	r3, [pc, #20]	@ (800435c <SysTick_Config+0x40>)
 8004346:	2200      	movs	r2, #0
 8004348:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800434a:	4b04      	ldr	r3, [pc, #16]	@ (800435c <SysTick_Config+0x40>)
 800434c:	2207      	movs	r2, #7
 800434e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004350:	2300      	movs	r3, #0
}
 8004352:	4618      	mov	r0, r3
 8004354:	3708      	adds	r7, #8
 8004356:	46bd      	mov	sp, r7
 8004358:	bd80      	pop	{r7, pc}
 800435a:	bf00      	nop
 800435c:	e000e010 	.word	0xe000e010

08004360 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004360:	b580      	push	{r7, lr}
 8004362:	b082      	sub	sp, #8
 8004364:	af00      	add	r7, sp, #0
 8004366:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004368:	6878      	ldr	r0, [r7, #4]
 800436a:	f7ff ff29 	bl	80041c0 <__NVIC_SetPriorityGrouping>
}
 800436e:	bf00      	nop
 8004370:	3708      	adds	r7, #8
 8004372:	46bd      	mov	sp, r7
 8004374:	bd80      	pop	{r7, pc}

08004376 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004376:	b580      	push	{r7, lr}
 8004378:	b086      	sub	sp, #24
 800437a:	af00      	add	r7, sp, #0
 800437c:	4603      	mov	r3, r0
 800437e:	60b9      	str	r1, [r7, #8]
 8004380:	607a      	str	r2, [r7, #4]
 8004382:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004384:	2300      	movs	r3, #0
 8004386:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004388:	f7ff ff3e 	bl	8004208 <__NVIC_GetPriorityGrouping>
 800438c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800438e:	687a      	ldr	r2, [r7, #4]
 8004390:	68b9      	ldr	r1, [r7, #8]
 8004392:	6978      	ldr	r0, [r7, #20]
 8004394:	f7ff ff8e 	bl	80042b4 <NVIC_EncodePriority>
 8004398:	4602      	mov	r2, r0
 800439a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800439e:	4611      	mov	r1, r2
 80043a0:	4618      	mov	r0, r3
 80043a2:	f7ff ff5d 	bl	8004260 <__NVIC_SetPriority>
}
 80043a6:	bf00      	nop
 80043a8:	3718      	adds	r7, #24
 80043aa:	46bd      	mov	sp, r7
 80043ac:	bd80      	pop	{r7, pc}

080043ae <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80043ae:	b580      	push	{r7, lr}
 80043b0:	b082      	sub	sp, #8
 80043b2:	af00      	add	r7, sp, #0
 80043b4:	4603      	mov	r3, r0
 80043b6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80043b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80043bc:	4618      	mov	r0, r3
 80043be:	f7ff ff31 	bl	8004224 <__NVIC_EnableIRQ>
}
 80043c2:	bf00      	nop
 80043c4:	3708      	adds	r7, #8
 80043c6:	46bd      	mov	sp, r7
 80043c8:	bd80      	pop	{r7, pc}

080043ca <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80043ca:	b580      	push	{r7, lr}
 80043cc:	b082      	sub	sp, #8
 80043ce:	af00      	add	r7, sp, #0
 80043d0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80043d2:	6878      	ldr	r0, [r7, #4]
 80043d4:	f7ff ffa2 	bl	800431c <SysTick_Config>
 80043d8:	4603      	mov	r3, r0
}
 80043da:	4618      	mov	r0, r3
 80043dc:	3708      	adds	r7, #8
 80043de:	46bd      	mov	sp, r7
 80043e0:	bd80      	pop	{r7, pc}
	...

080043e4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80043e4:	b580      	push	{r7, lr}
 80043e6:	b086      	sub	sp, #24
 80043e8:	af00      	add	r7, sp, #0
 80043ea:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80043ec:	2300      	movs	r3, #0
 80043ee:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80043f0:	f7ff faa4 	bl	800393c <HAL_GetTick>
 80043f4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d101      	bne.n	8004400 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80043fc:	2301      	movs	r3, #1
 80043fe:	e099      	b.n	8004534 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	2202      	movs	r2, #2
 8004404:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	2200      	movs	r2, #0
 800440c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	681a      	ldr	r2, [r3, #0]
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	f022 0201 	bic.w	r2, r2, #1
 800441e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004420:	e00f      	b.n	8004442 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004422:	f7ff fa8b 	bl	800393c <HAL_GetTick>
 8004426:	4602      	mov	r2, r0
 8004428:	693b      	ldr	r3, [r7, #16]
 800442a:	1ad3      	subs	r3, r2, r3
 800442c:	2b05      	cmp	r3, #5
 800442e:	d908      	bls.n	8004442 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	2220      	movs	r2, #32
 8004434:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	2203      	movs	r2, #3
 800443a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 800443e:	2303      	movs	r3, #3
 8004440:	e078      	b.n	8004534 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	f003 0301 	and.w	r3, r3, #1
 800444c:	2b00      	cmp	r3, #0
 800444e:	d1e8      	bne.n	8004422 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004458:	697a      	ldr	r2, [r7, #20]
 800445a:	4b38      	ldr	r3, [pc, #224]	@ (800453c <HAL_DMA_Init+0x158>)
 800445c:	4013      	ands	r3, r2
 800445e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	685a      	ldr	r2, [r3, #4]
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	689b      	ldr	r3, [r3, #8]
 8004468:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800446e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	691b      	ldr	r3, [r3, #16]
 8004474:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800447a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	699b      	ldr	r3, [r3, #24]
 8004480:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004486:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	6a1b      	ldr	r3, [r3, #32]
 800448c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800448e:	697a      	ldr	r2, [r7, #20]
 8004490:	4313      	orrs	r3, r2
 8004492:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004498:	2b04      	cmp	r3, #4
 800449a:	d107      	bne.n	80044ac <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044a4:	4313      	orrs	r3, r2
 80044a6:	697a      	ldr	r2, [r7, #20]
 80044a8:	4313      	orrs	r3, r2
 80044aa:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	697a      	ldr	r2, [r7, #20]
 80044b2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	695b      	ldr	r3, [r3, #20]
 80044ba:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80044bc:	697b      	ldr	r3, [r7, #20]
 80044be:	f023 0307 	bic.w	r3, r3, #7
 80044c2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044c8:	697a      	ldr	r2, [r7, #20]
 80044ca:	4313      	orrs	r3, r2
 80044cc:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044d2:	2b04      	cmp	r3, #4
 80044d4:	d117      	bne.n	8004506 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80044da:	697a      	ldr	r2, [r7, #20]
 80044dc:	4313      	orrs	r3, r2
 80044de:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d00e      	beq.n	8004506 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80044e8:	6878      	ldr	r0, [r7, #4]
 80044ea:	f000 fb01 	bl	8004af0 <DMA_CheckFifoParam>
 80044ee:	4603      	mov	r3, r0
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	d008      	beq.n	8004506 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	2240      	movs	r2, #64	@ 0x40
 80044f8:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	2201      	movs	r2, #1
 80044fe:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8004502:	2301      	movs	r3, #1
 8004504:	e016      	b.n	8004534 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	697a      	ldr	r2, [r7, #20]
 800450c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800450e:	6878      	ldr	r0, [r7, #4]
 8004510:	f000 fab8 	bl	8004a84 <DMA_CalcBaseAndBitshift>
 8004514:	4603      	mov	r3, r0
 8004516:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800451c:	223f      	movs	r2, #63	@ 0x3f
 800451e:	409a      	lsls	r2, r3
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	2200      	movs	r2, #0
 8004528:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	2201      	movs	r2, #1
 800452e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8004532:	2300      	movs	r3, #0
}
 8004534:	4618      	mov	r0, r3
 8004536:	3718      	adds	r7, #24
 8004538:	46bd      	mov	sp, r7
 800453a:	bd80      	pop	{r7, pc}
 800453c:	f010803f 	.word	0xf010803f

08004540 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004540:	b580      	push	{r7, lr}
 8004542:	b086      	sub	sp, #24
 8004544:	af00      	add	r7, sp, #0
 8004546:	60f8      	str	r0, [r7, #12]
 8004548:	60b9      	str	r1, [r7, #8]
 800454a:	607a      	str	r2, [r7, #4]
 800454c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800454e:	2300      	movs	r3, #0
 8004550:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004556:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800455e:	2b01      	cmp	r3, #1
 8004560:	d101      	bne.n	8004566 <HAL_DMA_Start_IT+0x26>
 8004562:	2302      	movs	r3, #2
 8004564:	e040      	b.n	80045e8 <HAL_DMA_Start_IT+0xa8>
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	2201      	movs	r2, #1
 800456a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004574:	b2db      	uxtb	r3, r3
 8004576:	2b01      	cmp	r3, #1
 8004578:	d12f      	bne.n	80045da <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	2202      	movs	r2, #2
 800457e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	2200      	movs	r2, #0
 8004586:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004588:	683b      	ldr	r3, [r7, #0]
 800458a:	687a      	ldr	r2, [r7, #4]
 800458c:	68b9      	ldr	r1, [r7, #8]
 800458e:	68f8      	ldr	r0, [r7, #12]
 8004590:	f000 fa4a 	bl	8004a28 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004598:	223f      	movs	r2, #63	@ 0x3f
 800459a:	409a      	lsls	r2, r3
 800459c:	693b      	ldr	r3, [r7, #16]
 800459e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	681a      	ldr	r2, [r3, #0]
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	f042 0216 	orr.w	r2, r2, #22
 80045ae:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	d007      	beq.n	80045c8 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	681a      	ldr	r2, [r3, #0]
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	f042 0208 	orr.w	r2, r2, #8
 80045c6:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	681a      	ldr	r2, [r3, #0]
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	f042 0201 	orr.w	r2, r2, #1
 80045d6:	601a      	str	r2, [r3, #0]
 80045d8:	e005      	b.n	80045e6 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	2200      	movs	r2, #0
 80045de:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80045e2:	2302      	movs	r3, #2
 80045e4:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80045e6:	7dfb      	ldrb	r3, [r7, #23]
}
 80045e8:	4618      	mov	r0, r3
 80045ea:	3718      	adds	r7, #24
 80045ec:	46bd      	mov	sp, r7
 80045ee:	bd80      	pop	{r7, pc}

080045f0 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80045f0:	b580      	push	{r7, lr}
 80045f2:	b084      	sub	sp, #16
 80045f4:	af00      	add	r7, sp, #0
 80045f6:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80045fc:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80045fe:	f7ff f99d 	bl	800393c <HAL_GetTick>
 8004602:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800460a:	b2db      	uxtb	r3, r3
 800460c:	2b02      	cmp	r3, #2
 800460e:	d008      	beq.n	8004622 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	2280      	movs	r2, #128	@ 0x80
 8004614:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	2200      	movs	r2, #0
 800461a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 800461e:	2301      	movs	r3, #1
 8004620:	e052      	b.n	80046c8 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	681a      	ldr	r2, [r3, #0]
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	f022 0216 	bic.w	r2, r2, #22
 8004630:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	695a      	ldr	r2, [r3, #20]
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004640:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004646:	2b00      	cmp	r3, #0
 8004648:	d103      	bne.n	8004652 <HAL_DMA_Abort+0x62>
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800464e:	2b00      	cmp	r3, #0
 8004650:	d007      	beq.n	8004662 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	681a      	ldr	r2, [r3, #0]
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	f022 0208 	bic.w	r2, r2, #8
 8004660:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	681a      	ldr	r2, [r3, #0]
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	f022 0201 	bic.w	r2, r2, #1
 8004670:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004672:	e013      	b.n	800469c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004674:	f7ff f962 	bl	800393c <HAL_GetTick>
 8004678:	4602      	mov	r2, r0
 800467a:	68bb      	ldr	r3, [r7, #8]
 800467c:	1ad3      	subs	r3, r2, r3
 800467e:	2b05      	cmp	r3, #5
 8004680:	d90c      	bls.n	800469c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	2220      	movs	r2, #32
 8004686:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	2203      	movs	r2, #3
 800468c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	2200      	movs	r2, #0
 8004694:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8004698:	2303      	movs	r3, #3
 800469a:	e015      	b.n	80046c8 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	f003 0301 	and.w	r3, r3, #1
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d1e4      	bne.n	8004674 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80046ae:	223f      	movs	r2, #63	@ 0x3f
 80046b0:	409a      	lsls	r2, r3
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	2201      	movs	r2, #1
 80046ba:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	2200      	movs	r2, #0
 80046c2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 80046c6:	2300      	movs	r3, #0
}
 80046c8:	4618      	mov	r0, r3
 80046ca:	3710      	adds	r7, #16
 80046cc:	46bd      	mov	sp, r7
 80046ce:	bd80      	pop	{r7, pc}

080046d0 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80046d0:	b480      	push	{r7}
 80046d2:	b083      	sub	sp, #12
 80046d4:	af00      	add	r7, sp, #0
 80046d6:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80046de:	b2db      	uxtb	r3, r3
 80046e0:	2b02      	cmp	r3, #2
 80046e2:	d004      	beq.n	80046ee <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	2280      	movs	r2, #128	@ 0x80
 80046e8:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80046ea:	2301      	movs	r3, #1
 80046ec:	e00c      	b.n	8004708 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	2205      	movs	r2, #5
 80046f2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	681a      	ldr	r2, [r3, #0]
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	f022 0201 	bic.w	r2, r2, #1
 8004704:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8004706:	2300      	movs	r3, #0
}
 8004708:	4618      	mov	r0, r3
 800470a:	370c      	adds	r7, #12
 800470c:	46bd      	mov	sp, r7
 800470e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004712:	4770      	bx	lr

08004714 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004714:	b580      	push	{r7, lr}
 8004716:	b086      	sub	sp, #24
 8004718:	af00      	add	r7, sp, #0
 800471a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800471c:	2300      	movs	r3, #0
 800471e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004720:	4b8e      	ldr	r3, [pc, #568]	@ (800495c <HAL_DMA_IRQHandler+0x248>)
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	4a8e      	ldr	r2, [pc, #568]	@ (8004960 <HAL_DMA_IRQHandler+0x24c>)
 8004726:	fba2 2303 	umull	r2, r3, r2, r3
 800472a:	0a9b      	lsrs	r3, r3, #10
 800472c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004732:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8004734:	693b      	ldr	r3, [r7, #16]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800473e:	2208      	movs	r2, #8
 8004740:	409a      	lsls	r2, r3
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	4013      	ands	r3, r2
 8004746:	2b00      	cmp	r3, #0
 8004748:	d01a      	beq.n	8004780 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	f003 0304 	and.w	r3, r3, #4
 8004754:	2b00      	cmp	r3, #0
 8004756:	d013      	beq.n	8004780 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	681a      	ldr	r2, [r3, #0]
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	f022 0204 	bic.w	r2, r2, #4
 8004766:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800476c:	2208      	movs	r2, #8
 800476e:	409a      	lsls	r2, r3
 8004770:	693b      	ldr	r3, [r7, #16]
 8004772:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004778:	f043 0201 	orr.w	r2, r3, #1
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004784:	2201      	movs	r2, #1
 8004786:	409a      	lsls	r2, r3
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	4013      	ands	r3, r2
 800478c:	2b00      	cmp	r3, #0
 800478e:	d012      	beq.n	80047b6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	695b      	ldr	r3, [r3, #20]
 8004796:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800479a:	2b00      	cmp	r3, #0
 800479c:	d00b      	beq.n	80047b6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80047a2:	2201      	movs	r2, #1
 80047a4:	409a      	lsls	r2, r3
 80047a6:	693b      	ldr	r3, [r7, #16]
 80047a8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80047ae:	f043 0202 	orr.w	r2, r3, #2
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80047ba:	2204      	movs	r2, #4
 80047bc:	409a      	lsls	r2, r3
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	4013      	ands	r3, r2
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d012      	beq.n	80047ec <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	f003 0302 	and.w	r3, r3, #2
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	d00b      	beq.n	80047ec <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80047d8:	2204      	movs	r2, #4
 80047da:	409a      	lsls	r2, r3
 80047dc:	693b      	ldr	r3, [r7, #16]
 80047de:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80047e4:	f043 0204 	orr.w	r2, r3, #4
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80047f0:	2210      	movs	r2, #16
 80047f2:	409a      	lsls	r2, r3
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	4013      	ands	r3, r2
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d043      	beq.n	8004884 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	f003 0308 	and.w	r3, r3, #8
 8004806:	2b00      	cmp	r3, #0
 8004808:	d03c      	beq.n	8004884 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800480e:	2210      	movs	r2, #16
 8004810:	409a      	lsls	r2, r3
 8004812:	693b      	ldr	r3, [r7, #16]
 8004814:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004820:	2b00      	cmp	r3, #0
 8004822:	d018      	beq.n	8004856 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800482e:	2b00      	cmp	r3, #0
 8004830:	d108      	bne.n	8004844 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004836:	2b00      	cmp	r3, #0
 8004838:	d024      	beq.n	8004884 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800483e:	6878      	ldr	r0, [r7, #4]
 8004840:	4798      	blx	r3
 8004842:	e01f      	b.n	8004884 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004848:	2b00      	cmp	r3, #0
 800484a:	d01b      	beq.n	8004884 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004850:	6878      	ldr	r0, [r7, #4]
 8004852:	4798      	blx	r3
 8004854:	e016      	b.n	8004884 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004860:	2b00      	cmp	r3, #0
 8004862:	d107      	bne.n	8004874 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	681a      	ldr	r2, [r3, #0]
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	f022 0208 	bic.w	r2, r2, #8
 8004872:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004878:	2b00      	cmp	r3, #0
 800487a:	d003      	beq.n	8004884 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004880:	6878      	ldr	r0, [r7, #4]
 8004882:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004888:	2220      	movs	r2, #32
 800488a:	409a      	lsls	r2, r3
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	4013      	ands	r3, r2
 8004890:	2b00      	cmp	r3, #0
 8004892:	f000 808f 	beq.w	80049b4 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	f003 0310 	and.w	r3, r3, #16
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	f000 8087 	beq.w	80049b4 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80048aa:	2220      	movs	r2, #32
 80048ac:	409a      	lsls	r2, r3
 80048ae:	693b      	ldr	r3, [r7, #16]
 80048b0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80048b8:	b2db      	uxtb	r3, r3
 80048ba:	2b05      	cmp	r3, #5
 80048bc:	d136      	bne.n	800492c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	681a      	ldr	r2, [r3, #0]
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	f022 0216 	bic.w	r2, r2, #22
 80048cc:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	695a      	ldr	r2, [r3, #20]
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80048dc:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d103      	bne.n	80048ee <HAL_DMA_IRQHandler+0x1da>
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	d007      	beq.n	80048fe <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	681a      	ldr	r2, [r3, #0]
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	f022 0208 	bic.w	r2, r2, #8
 80048fc:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004902:	223f      	movs	r2, #63	@ 0x3f
 8004904:	409a      	lsls	r2, r3
 8004906:	693b      	ldr	r3, [r7, #16]
 8004908:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	2201      	movs	r2, #1
 800490e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	2200      	movs	r2, #0
 8004916:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800491e:	2b00      	cmp	r3, #0
 8004920:	d07e      	beq.n	8004a20 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004926:	6878      	ldr	r0, [r7, #4]
 8004928:	4798      	blx	r3
        }
        return;
 800492a:	e079      	b.n	8004a20 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004936:	2b00      	cmp	r3, #0
 8004938:	d01d      	beq.n	8004976 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004944:	2b00      	cmp	r3, #0
 8004946:	d10d      	bne.n	8004964 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800494c:	2b00      	cmp	r3, #0
 800494e:	d031      	beq.n	80049b4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004954:	6878      	ldr	r0, [r7, #4]
 8004956:	4798      	blx	r3
 8004958:	e02c      	b.n	80049b4 <HAL_DMA_IRQHandler+0x2a0>
 800495a:	bf00      	nop
 800495c:	20000008 	.word	0x20000008
 8004960:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004968:	2b00      	cmp	r3, #0
 800496a:	d023      	beq.n	80049b4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004970:	6878      	ldr	r0, [r7, #4]
 8004972:	4798      	blx	r3
 8004974:	e01e      	b.n	80049b4 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004980:	2b00      	cmp	r3, #0
 8004982:	d10f      	bne.n	80049a4 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	681a      	ldr	r2, [r3, #0]
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	f022 0210 	bic.w	r2, r2, #16
 8004992:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	2201      	movs	r2, #1
 8004998:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	2200      	movs	r2, #0
 80049a0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d003      	beq.n	80049b4 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80049b0:	6878      	ldr	r0, [r7, #4]
 80049b2:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	d032      	beq.n	8004a22 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80049c0:	f003 0301 	and.w	r3, r3, #1
 80049c4:	2b00      	cmp	r3, #0
 80049c6:	d022      	beq.n	8004a0e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	2205      	movs	r2, #5
 80049cc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	681a      	ldr	r2, [r3, #0]
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	f022 0201 	bic.w	r2, r2, #1
 80049de:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80049e0:	68bb      	ldr	r3, [r7, #8]
 80049e2:	3301      	adds	r3, #1
 80049e4:	60bb      	str	r3, [r7, #8]
 80049e6:	697a      	ldr	r2, [r7, #20]
 80049e8:	429a      	cmp	r2, r3
 80049ea:	d307      	bcc.n	80049fc <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	f003 0301 	and.w	r3, r3, #1
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	d1f2      	bne.n	80049e0 <HAL_DMA_IRQHandler+0x2cc>
 80049fa:	e000      	b.n	80049fe <HAL_DMA_IRQHandler+0x2ea>
          break;
 80049fc:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	2201      	movs	r2, #1
 8004a02:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	2200      	movs	r2, #0
 8004a0a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d005      	beq.n	8004a22 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004a1a:	6878      	ldr	r0, [r7, #4]
 8004a1c:	4798      	blx	r3
 8004a1e:	e000      	b.n	8004a22 <HAL_DMA_IRQHandler+0x30e>
        return;
 8004a20:	bf00      	nop
    }
  }
}
 8004a22:	3718      	adds	r7, #24
 8004a24:	46bd      	mov	sp, r7
 8004a26:	bd80      	pop	{r7, pc}

08004a28 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004a28:	b480      	push	{r7}
 8004a2a:	b085      	sub	sp, #20
 8004a2c:	af00      	add	r7, sp, #0
 8004a2e:	60f8      	str	r0, [r7, #12]
 8004a30:	60b9      	str	r1, [r7, #8]
 8004a32:	607a      	str	r2, [r7, #4]
 8004a34:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	681a      	ldr	r2, [r3, #0]
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8004a44:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	683a      	ldr	r2, [r7, #0]
 8004a4c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	689b      	ldr	r3, [r3, #8]
 8004a52:	2b40      	cmp	r3, #64	@ 0x40
 8004a54:	d108      	bne.n	8004a68 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	687a      	ldr	r2, [r7, #4]
 8004a5c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	68ba      	ldr	r2, [r7, #8]
 8004a64:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8004a66:	e007      	b.n	8004a78 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	68ba      	ldr	r2, [r7, #8]
 8004a6e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	687a      	ldr	r2, [r7, #4]
 8004a76:	60da      	str	r2, [r3, #12]
}
 8004a78:	bf00      	nop
 8004a7a:	3714      	adds	r7, #20
 8004a7c:	46bd      	mov	sp, r7
 8004a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a82:	4770      	bx	lr

08004a84 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004a84:	b480      	push	{r7}
 8004a86:	b085      	sub	sp, #20
 8004a88:	af00      	add	r7, sp, #0
 8004a8a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	b2db      	uxtb	r3, r3
 8004a92:	3b10      	subs	r3, #16
 8004a94:	4a14      	ldr	r2, [pc, #80]	@ (8004ae8 <DMA_CalcBaseAndBitshift+0x64>)
 8004a96:	fba2 2303 	umull	r2, r3, r2, r3
 8004a9a:	091b      	lsrs	r3, r3, #4
 8004a9c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8004a9e:	4a13      	ldr	r2, [pc, #76]	@ (8004aec <DMA_CalcBaseAndBitshift+0x68>)
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	4413      	add	r3, r2
 8004aa4:	781b      	ldrb	r3, [r3, #0]
 8004aa6:	461a      	mov	r2, r3
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	2b03      	cmp	r3, #3
 8004ab0:	d909      	bls.n	8004ac6 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8004aba:	f023 0303 	bic.w	r3, r3, #3
 8004abe:	1d1a      	adds	r2, r3, #4
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	659a      	str	r2, [r3, #88]	@ 0x58
 8004ac4:	e007      	b.n	8004ad6 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8004ace:	f023 0303 	bic.w	r3, r3, #3
 8004ad2:	687a      	ldr	r2, [r7, #4]
 8004ad4:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8004ada:	4618      	mov	r0, r3
 8004adc:	3714      	adds	r7, #20
 8004ade:	46bd      	mov	sp, r7
 8004ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ae4:	4770      	bx	lr
 8004ae6:	bf00      	nop
 8004ae8:	aaaaaaab 	.word	0xaaaaaaab
 8004aec:	0800c974 	.word	0x0800c974

08004af0 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004af0:	b480      	push	{r7}
 8004af2:	b085      	sub	sp, #20
 8004af4:	af00      	add	r7, sp, #0
 8004af6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004af8:	2300      	movs	r3, #0
 8004afa:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b00:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	699b      	ldr	r3, [r3, #24]
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d11f      	bne.n	8004b4a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8004b0a:	68bb      	ldr	r3, [r7, #8]
 8004b0c:	2b03      	cmp	r3, #3
 8004b0e:	d856      	bhi.n	8004bbe <DMA_CheckFifoParam+0xce>
 8004b10:	a201      	add	r2, pc, #4	@ (adr r2, 8004b18 <DMA_CheckFifoParam+0x28>)
 8004b12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b16:	bf00      	nop
 8004b18:	08004b29 	.word	0x08004b29
 8004b1c:	08004b3b 	.word	0x08004b3b
 8004b20:	08004b29 	.word	0x08004b29
 8004b24:	08004bbf 	.word	0x08004bbf
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b2c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	d046      	beq.n	8004bc2 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004b34:	2301      	movs	r3, #1
 8004b36:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004b38:	e043      	b.n	8004bc2 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b3e:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004b42:	d140      	bne.n	8004bc6 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004b44:	2301      	movs	r3, #1
 8004b46:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004b48:	e03d      	b.n	8004bc6 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	699b      	ldr	r3, [r3, #24]
 8004b4e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004b52:	d121      	bne.n	8004b98 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8004b54:	68bb      	ldr	r3, [r7, #8]
 8004b56:	2b03      	cmp	r3, #3
 8004b58:	d837      	bhi.n	8004bca <DMA_CheckFifoParam+0xda>
 8004b5a:	a201      	add	r2, pc, #4	@ (adr r2, 8004b60 <DMA_CheckFifoParam+0x70>)
 8004b5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b60:	08004b71 	.word	0x08004b71
 8004b64:	08004b77 	.word	0x08004b77
 8004b68:	08004b71 	.word	0x08004b71
 8004b6c:	08004b89 	.word	0x08004b89
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004b70:	2301      	movs	r3, #1
 8004b72:	73fb      	strb	r3, [r7, #15]
      break;
 8004b74:	e030      	b.n	8004bd8 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b7a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004b7e:	2b00      	cmp	r3, #0
 8004b80:	d025      	beq.n	8004bce <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8004b82:	2301      	movs	r3, #1
 8004b84:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004b86:	e022      	b.n	8004bce <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b8c:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004b90:	d11f      	bne.n	8004bd2 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8004b92:	2301      	movs	r3, #1
 8004b94:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004b96:	e01c      	b.n	8004bd2 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004b98:	68bb      	ldr	r3, [r7, #8]
 8004b9a:	2b02      	cmp	r3, #2
 8004b9c:	d903      	bls.n	8004ba6 <DMA_CheckFifoParam+0xb6>
 8004b9e:	68bb      	ldr	r3, [r7, #8]
 8004ba0:	2b03      	cmp	r3, #3
 8004ba2:	d003      	beq.n	8004bac <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004ba4:	e018      	b.n	8004bd8 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8004ba6:	2301      	movs	r3, #1
 8004ba8:	73fb      	strb	r3, [r7, #15]
      break;
 8004baa:	e015      	b.n	8004bd8 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004bb0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	d00e      	beq.n	8004bd6 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004bb8:	2301      	movs	r3, #1
 8004bba:	73fb      	strb	r3, [r7, #15]
      break;
 8004bbc:	e00b      	b.n	8004bd6 <DMA_CheckFifoParam+0xe6>
      break;
 8004bbe:	bf00      	nop
 8004bc0:	e00a      	b.n	8004bd8 <DMA_CheckFifoParam+0xe8>
      break;
 8004bc2:	bf00      	nop
 8004bc4:	e008      	b.n	8004bd8 <DMA_CheckFifoParam+0xe8>
      break;
 8004bc6:	bf00      	nop
 8004bc8:	e006      	b.n	8004bd8 <DMA_CheckFifoParam+0xe8>
      break;
 8004bca:	bf00      	nop
 8004bcc:	e004      	b.n	8004bd8 <DMA_CheckFifoParam+0xe8>
      break;
 8004bce:	bf00      	nop
 8004bd0:	e002      	b.n	8004bd8 <DMA_CheckFifoParam+0xe8>
      break;   
 8004bd2:	bf00      	nop
 8004bd4:	e000      	b.n	8004bd8 <DMA_CheckFifoParam+0xe8>
      break;
 8004bd6:	bf00      	nop
    }
  } 
  
  return status; 
 8004bd8:	7bfb      	ldrb	r3, [r7, #15]
}
 8004bda:	4618      	mov	r0, r3
 8004bdc:	3714      	adds	r7, #20
 8004bde:	46bd      	mov	sp, r7
 8004be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004be4:	4770      	bx	lr
 8004be6:	bf00      	nop

08004be8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004be8:	b480      	push	{r7}
 8004bea:	b089      	sub	sp, #36	@ 0x24
 8004bec:	af00      	add	r7, sp, #0
 8004bee:	6078      	str	r0, [r7, #4]
 8004bf0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004bf2:	2300      	movs	r3, #0
 8004bf4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004bf6:	2300      	movs	r3, #0
 8004bf8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004bfa:	2300      	movs	r3, #0
 8004bfc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004bfe:	2300      	movs	r3, #0
 8004c00:	61fb      	str	r3, [r7, #28]
 8004c02:	e16b      	b.n	8004edc <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004c04:	2201      	movs	r2, #1
 8004c06:	69fb      	ldr	r3, [r7, #28]
 8004c08:	fa02 f303 	lsl.w	r3, r2, r3
 8004c0c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004c0e:	683b      	ldr	r3, [r7, #0]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	697a      	ldr	r2, [r7, #20]
 8004c14:	4013      	ands	r3, r2
 8004c16:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004c18:	693a      	ldr	r2, [r7, #16]
 8004c1a:	697b      	ldr	r3, [r7, #20]
 8004c1c:	429a      	cmp	r2, r3
 8004c1e:	f040 815a 	bne.w	8004ed6 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004c22:	683b      	ldr	r3, [r7, #0]
 8004c24:	685b      	ldr	r3, [r3, #4]
 8004c26:	f003 0303 	and.w	r3, r3, #3
 8004c2a:	2b01      	cmp	r3, #1
 8004c2c:	d005      	beq.n	8004c3a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004c2e:	683b      	ldr	r3, [r7, #0]
 8004c30:	685b      	ldr	r3, [r3, #4]
 8004c32:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004c36:	2b02      	cmp	r3, #2
 8004c38:	d130      	bne.n	8004c9c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	689b      	ldr	r3, [r3, #8]
 8004c3e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004c40:	69fb      	ldr	r3, [r7, #28]
 8004c42:	005b      	lsls	r3, r3, #1
 8004c44:	2203      	movs	r2, #3
 8004c46:	fa02 f303 	lsl.w	r3, r2, r3
 8004c4a:	43db      	mvns	r3, r3
 8004c4c:	69ba      	ldr	r2, [r7, #24]
 8004c4e:	4013      	ands	r3, r2
 8004c50:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004c52:	683b      	ldr	r3, [r7, #0]
 8004c54:	68da      	ldr	r2, [r3, #12]
 8004c56:	69fb      	ldr	r3, [r7, #28]
 8004c58:	005b      	lsls	r3, r3, #1
 8004c5a:	fa02 f303 	lsl.w	r3, r2, r3
 8004c5e:	69ba      	ldr	r2, [r7, #24]
 8004c60:	4313      	orrs	r3, r2
 8004c62:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	69ba      	ldr	r2, [r7, #24]
 8004c68:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	685b      	ldr	r3, [r3, #4]
 8004c6e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004c70:	2201      	movs	r2, #1
 8004c72:	69fb      	ldr	r3, [r7, #28]
 8004c74:	fa02 f303 	lsl.w	r3, r2, r3
 8004c78:	43db      	mvns	r3, r3
 8004c7a:	69ba      	ldr	r2, [r7, #24]
 8004c7c:	4013      	ands	r3, r2
 8004c7e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004c80:	683b      	ldr	r3, [r7, #0]
 8004c82:	685b      	ldr	r3, [r3, #4]
 8004c84:	091b      	lsrs	r3, r3, #4
 8004c86:	f003 0201 	and.w	r2, r3, #1
 8004c8a:	69fb      	ldr	r3, [r7, #28]
 8004c8c:	fa02 f303 	lsl.w	r3, r2, r3
 8004c90:	69ba      	ldr	r2, [r7, #24]
 8004c92:	4313      	orrs	r3, r2
 8004c94:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	69ba      	ldr	r2, [r7, #24]
 8004c9a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004c9c:	683b      	ldr	r3, [r7, #0]
 8004c9e:	685b      	ldr	r3, [r3, #4]
 8004ca0:	f003 0303 	and.w	r3, r3, #3
 8004ca4:	2b03      	cmp	r3, #3
 8004ca6:	d017      	beq.n	8004cd8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	68db      	ldr	r3, [r3, #12]
 8004cac:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004cae:	69fb      	ldr	r3, [r7, #28]
 8004cb0:	005b      	lsls	r3, r3, #1
 8004cb2:	2203      	movs	r2, #3
 8004cb4:	fa02 f303 	lsl.w	r3, r2, r3
 8004cb8:	43db      	mvns	r3, r3
 8004cba:	69ba      	ldr	r2, [r7, #24]
 8004cbc:	4013      	ands	r3, r2
 8004cbe:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004cc0:	683b      	ldr	r3, [r7, #0]
 8004cc2:	689a      	ldr	r2, [r3, #8]
 8004cc4:	69fb      	ldr	r3, [r7, #28]
 8004cc6:	005b      	lsls	r3, r3, #1
 8004cc8:	fa02 f303 	lsl.w	r3, r2, r3
 8004ccc:	69ba      	ldr	r2, [r7, #24]
 8004cce:	4313      	orrs	r3, r2
 8004cd0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	69ba      	ldr	r2, [r7, #24]
 8004cd6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004cd8:	683b      	ldr	r3, [r7, #0]
 8004cda:	685b      	ldr	r3, [r3, #4]
 8004cdc:	f003 0303 	and.w	r3, r3, #3
 8004ce0:	2b02      	cmp	r3, #2
 8004ce2:	d123      	bne.n	8004d2c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004ce4:	69fb      	ldr	r3, [r7, #28]
 8004ce6:	08da      	lsrs	r2, r3, #3
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	3208      	adds	r2, #8
 8004cec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004cf0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004cf2:	69fb      	ldr	r3, [r7, #28]
 8004cf4:	f003 0307 	and.w	r3, r3, #7
 8004cf8:	009b      	lsls	r3, r3, #2
 8004cfa:	220f      	movs	r2, #15
 8004cfc:	fa02 f303 	lsl.w	r3, r2, r3
 8004d00:	43db      	mvns	r3, r3
 8004d02:	69ba      	ldr	r2, [r7, #24]
 8004d04:	4013      	ands	r3, r2
 8004d06:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004d08:	683b      	ldr	r3, [r7, #0]
 8004d0a:	691a      	ldr	r2, [r3, #16]
 8004d0c:	69fb      	ldr	r3, [r7, #28]
 8004d0e:	f003 0307 	and.w	r3, r3, #7
 8004d12:	009b      	lsls	r3, r3, #2
 8004d14:	fa02 f303 	lsl.w	r3, r2, r3
 8004d18:	69ba      	ldr	r2, [r7, #24]
 8004d1a:	4313      	orrs	r3, r2
 8004d1c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004d1e:	69fb      	ldr	r3, [r7, #28]
 8004d20:	08da      	lsrs	r2, r3, #3
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	3208      	adds	r2, #8
 8004d26:	69b9      	ldr	r1, [r7, #24]
 8004d28:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004d32:	69fb      	ldr	r3, [r7, #28]
 8004d34:	005b      	lsls	r3, r3, #1
 8004d36:	2203      	movs	r2, #3
 8004d38:	fa02 f303 	lsl.w	r3, r2, r3
 8004d3c:	43db      	mvns	r3, r3
 8004d3e:	69ba      	ldr	r2, [r7, #24]
 8004d40:	4013      	ands	r3, r2
 8004d42:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004d44:	683b      	ldr	r3, [r7, #0]
 8004d46:	685b      	ldr	r3, [r3, #4]
 8004d48:	f003 0203 	and.w	r2, r3, #3
 8004d4c:	69fb      	ldr	r3, [r7, #28]
 8004d4e:	005b      	lsls	r3, r3, #1
 8004d50:	fa02 f303 	lsl.w	r3, r2, r3
 8004d54:	69ba      	ldr	r2, [r7, #24]
 8004d56:	4313      	orrs	r3, r2
 8004d58:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	69ba      	ldr	r2, [r7, #24]
 8004d5e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004d60:	683b      	ldr	r3, [r7, #0]
 8004d62:	685b      	ldr	r3, [r3, #4]
 8004d64:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	f000 80b4 	beq.w	8004ed6 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004d6e:	2300      	movs	r3, #0
 8004d70:	60fb      	str	r3, [r7, #12]
 8004d72:	4b60      	ldr	r3, [pc, #384]	@ (8004ef4 <HAL_GPIO_Init+0x30c>)
 8004d74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d76:	4a5f      	ldr	r2, [pc, #380]	@ (8004ef4 <HAL_GPIO_Init+0x30c>)
 8004d78:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004d7c:	6453      	str	r3, [r2, #68]	@ 0x44
 8004d7e:	4b5d      	ldr	r3, [pc, #372]	@ (8004ef4 <HAL_GPIO_Init+0x30c>)
 8004d80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d82:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004d86:	60fb      	str	r3, [r7, #12]
 8004d88:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004d8a:	4a5b      	ldr	r2, [pc, #364]	@ (8004ef8 <HAL_GPIO_Init+0x310>)
 8004d8c:	69fb      	ldr	r3, [r7, #28]
 8004d8e:	089b      	lsrs	r3, r3, #2
 8004d90:	3302      	adds	r3, #2
 8004d92:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004d96:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004d98:	69fb      	ldr	r3, [r7, #28]
 8004d9a:	f003 0303 	and.w	r3, r3, #3
 8004d9e:	009b      	lsls	r3, r3, #2
 8004da0:	220f      	movs	r2, #15
 8004da2:	fa02 f303 	lsl.w	r3, r2, r3
 8004da6:	43db      	mvns	r3, r3
 8004da8:	69ba      	ldr	r2, [r7, #24]
 8004daa:	4013      	ands	r3, r2
 8004dac:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	4a52      	ldr	r2, [pc, #328]	@ (8004efc <HAL_GPIO_Init+0x314>)
 8004db2:	4293      	cmp	r3, r2
 8004db4:	d02b      	beq.n	8004e0e <HAL_GPIO_Init+0x226>
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	4a51      	ldr	r2, [pc, #324]	@ (8004f00 <HAL_GPIO_Init+0x318>)
 8004dba:	4293      	cmp	r3, r2
 8004dbc:	d025      	beq.n	8004e0a <HAL_GPIO_Init+0x222>
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	4a50      	ldr	r2, [pc, #320]	@ (8004f04 <HAL_GPIO_Init+0x31c>)
 8004dc2:	4293      	cmp	r3, r2
 8004dc4:	d01f      	beq.n	8004e06 <HAL_GPIO_Init+0x21e>
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	4a4f      	ldr	r2, [pc, #316]	@ (8004f08 <HAL_GPIO_Init+0x320>)
 8004dca:	4293      	cmp	r3, r2
 8004dcc:	d019      	beq.n	8004e02 <HAL_GPIO_Init+0x21a>
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	4a4e      	ldr	r2, [pc, #312]	@ (8004f0c <HAL_GPIO_Init+0x324>)
 8004dd2:	4293      	cmp	r3, r2
 8004dd4:	d013      	beq.n	8004dfe <HAL_GPIO_Init+0x216>
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	4a4d      	ldr	r2, [pc, #308]	@ (8004f10 <HAL_GPIO_Init+0x328>)
 8004dda:	4293      	cmp	r3, r2
 8004ddc:	d00d      	beq.n	8004dfa <HAL_GPIO_Init+0x212>
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	4a4c      	ldr	r2, [pc, #304]	@ (8004f14 <HAL_GPIO_Init+0x32c>)
 8004de2:	4293      	cmp	r3, r2
 8004de4:	d007      	beq.n	8004df6 <HAL_GPIO_Init+0x20e>
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	4a4b      	ldr	r2, [pc, #300]	@ (8004f18 <HAL_GPIO_Init+0x330>)
 8004dea:	4293      	cmp	r3, r2
 8004dec:	d101      	bne.n	8004df2 <HAL_GPIO_Init+0x20a>
 8004dee:	2307      	movs	r3, #7
 8004df0:	e00e      	b.n	8004e10 <HAL_GPIO_Init+0x228>
 8004df2:	2308      	movs	r3, #8
 8004df4:	e00c      	b.n	8004e10 <HAL_GPIO_Init+0x228>
 8004df6:	2306      	movs	r3, #6
 8004df8:	e00a      	b.n	8004e10 <HAL_GPIO_Init+0x228>
 8004dfa:	2305      	movs	r3, #5
 8004dfc:	e008      	b.n	8004e10 <HAL_GPIO_Init+0x228>
 8004dfe:	2304      	movs	r3, #4
 8004e00:	e006      	b.n	8004e10 <HAL_GPIO_Init+0x228>
 8004e02:	2303      	movs	r3, #3
 8004e04:	e004      	b.n	8004e10 <HAL_GPIO_Init+0x228>
 8004e06:	2302      	movs	r3, #2
 8004e08:	e002      	b.n	8004e10 <HAL_GPIO_Init+0x228>
 8004e0a:	2301      	movs	r3, #1
 8004e0c:	e000      	b.n	8004e10 <HAL_GPIO_Init+0x228>
 8004e0e:	2300      	movs	r3, #0
 8004e10:	69fa      	ldr	r2, [r7, #28]
 8004e12:	f002 0203 	and.w	r2, r2, #3
 8004e16:	0092      	lsls	r2, r2, #2
 8004e18:	4093      	lsls	r3, r2
 8004e1a:	69ba      	ldr	r2, [r7, #24]
 8004e1c:	4313      	orrs	r3, r2
 8004e1e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004e20:	4935      	ldr	r1, [pc, #212]	@ (8004ef8 <HAL_GPIO_Init+0x310>)
 8004e22:	69fb      	ldr	r3, [r7, #28]
 8004e24:	089b      	lsrs	r3, r3, #2
 8004e26:	3302      	adds	r3, #2
 8004e28:	69ba      	ldr	r2, [r7, #24]
 8004e2a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004e2e:	4b3b      	ldr	r3, [pc, #236]	@ (8004f1c <HAL_GPIO_Init+0x334>)
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004e34:	693b      	ldr	r3, [r7, #16]
 8004e36:	43db      	mvns	r3, r3
 8004e38:	69ba      	ldr	r2, [r7, #24]
 8004e3a:	4013      	ands	r3, r2
 8004e3c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004e3e:	683b      	ldr	r3, [r7, #0]
 8004e40:	685b      	ldr	r3, [r3, #4]
 8004e42:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d003      	beq.n	8004e52 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8004e4a:	69ba      	ldr	r2, [r7, #24]
 8004e4c:	693b      	ldr	r3, [r7, #16]
 8004e4e:	4313      	orrs	r3, r2
 8004e50:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004e52:	4a32      	ldr	r2, [pc, #200]	@ (8004f1c <HAL_GPIO_Init+0x334>)
 8004e54:	69bb      	ldr	r3, [r7, #24]
 8004e56:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8004e58:	4b30      	ldr	r3, [pc, #192]	@ (8004f1c <HAL_GPIO_Init+0x334>)
 8004e5a:	685b      	ldr	r3, [r3, #4]
 8004e5c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004e5e:	693b      	ldr	r3, [r7, #16]
 8004e60:	43db      	mvns	r3, r3
 8004e62:	69ba      	ldr	r2, [r7, #24]
 8004e64:	4013      	ands	r3, r2
 8004e66:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004e68:	683b      	ldr	r3, [r7, #0]
 8004e6a:	685b      	ldr	r3, [r3, #4]
 8004e6c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d003      	beq.n	8004e7c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8004e74:	69ba      	ldr	r2, [r7, #24]
 8004e76:	693b      	ldr	r3, [r7, #16]
 8004e78:	4313      	orrs	r3, r2
 8004e7a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004e7c:	4a27      	ldr	r2, [pc, #156]	@ (8004f1c <HAL_GPIO_Init+0x334>)
 8004e7e:	69bb      	ldr	r3, [r7, #24]
 8004e80:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004e82:	4b26      	ldr	r3, [pc, #152]	@ (8004f1c <HAL_GPIO_Init+0x334>)
 8004e84:	689b      	ldr	r3, [r3, #8]
 8004e86:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004e88:	693b      	ldr	r3, [r7, #16]
 8004e8a:	43db      	mvns	r3, r3
 8004e8c:	69ba      	ldr	r2, [r7, #24]
 8004e8e:	4013      	ands	r3, r2
 8004e90:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004e92:	683b      	ldr	r3, [r7, #0]
 8004e94:	685b      	ldr	r3, [r3, #4]
 8004e96:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d003      	beq.n	8004ea6 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8004e9e:	69ba      	ldr	r2, [r7, #24]
 8004ea0:	693b      	ldr	r3, [r7, #16]
 8004ea2:	4313      	orrs	r3, r2
 8004ea4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004ea6:	4a1d      	ldr	r2, [pc, #116]	@ (8004f1c <HAL_GPIO_Init+0x334>)
 8004ea8:	69bb      	ldr	r3, [r7, #24]
 8004eaa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004eac:	4b1b      	ldr	r3, [pc, #108]	@ (8004f1c <HAL_GPIO_Init+0x334>)
 8004eae:	68db      	ldr	r3, [r3, #12]
 8004eb0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004eb2:	693b      	ldr	r3, [r7, #16]
 8004eb4:	43db      	mvns	r3, r3
 8004eb6:	69ba      	ldr	r2, [r7, #24]
 8004eb8:	4013      	ands	r3, r2
 8004eba:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004ebc:	683b      	ldr	r3, [r7, #0]
 8004ebe:	685b      	ldr	r3, [r3, #4]
 8004ec0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	d003      	beq.n	8004ed0 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8004ec8:	69ba      	ldr	r2, [r7, #24]
 8004eca:	693b      	ldr	r3, [r7, #16]
 8004ecc:	4313      	orrs	r3, r2
 8004ece:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004ed0:	4a12      	ldr	r2, [pc, #72]	@ (8004f1c <HAL_GPIO_Init+0x334>)
 8004ed2:	69bb      	ldr	r3, [r7, #24]
 8004ed4:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004ed6:	69fb      	ldr	r3, [r7, #28]
 8004ed8:	3301      	adds	r3, #1
 8004eda:	61fb      	str	r3, [r7, #28]
 8004edc:	69fb      	ldr	r3, [r7, #28]
 8004ede:	2b0f      	cmp	r3, #15
 8004ee0:	f67f ae90 	bls.w	8004c04 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004ee4:	bf00      	nop
 8004ee6:	bf00      	nop
 8004ee8:	3724      	adds	r7, #36	@ 0x24
 8004eea:	46bd      	mov	sp, r7
 8004eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ef0:	4770      	bx	lr
 8004ef2:	bf00      	nop
 8004ef4:	40023800 	.word	0x40023800
 8004ef8:	40013800 	.word	0x40013800
 8004efc:	40020000 	.word	0x40020000
 8004f00:	40020400 	.word	0x40020400
 8004f04:	40020800 	.word	0x40020800
 8004f08:	40020c00 	.word	0x40020c00
 8004f0c:	40021000 	.word	0x40021000
 8004f10:	40021400 	.word	0x40021400
 8004f14:	40021800 	.word	0x40021800
 8004f18:	40021c00 	.word	0x40021c00
 8004f1c:	40013c00 	.word	0x40013c00

08004f20 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004f20:	b480      	push	{r7}
 8004f22:	b083      	sub	sp, #12
 8004f24:	af00      	add	r7, sp, #0
 8004f26:	6078      	str	r0, [r7, #4]
 8004f28:	460b      	mov	r3, r1
 8004f2a:	807b      	strh	r3, [r7, #2]
 8004f2c:	4613      	mov	r3, r2
 8004f2e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004f30:	787b      	ldrb	r3, [r7, #1]
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	d003      	beq.n	8004f3e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004f36:	887a      	ldrh	r2, [r7, #2]
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004f3c:	e003      	b.n	8004f46 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004f3e:	887b      	ldrh	r3, [r7, #2]
 8004f40:	041a      	lsls	r2, r3, #16
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	619a      	str	r2, [r3, #24]
}
 8004f46:	bf00      	nop
 8004f48:	370c      	adds	r7, #12
 8004f4a:	46bd      	mov	sp, r7
 8004f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f50:	4770      	bx	lr

08004f52 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004f52:	b480      	push	{r7}
 8004f54:	b085      	sub	sp, #20
 8004f56:	af00      	add	r7, sp, #0
 8004f58:	6078      	str	r0, [r7, #4]
 8004f5a:	460b      	mov	r3, r1
 8004f5c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	695b      	ldr	r3, [r3, #20]
 8004f62:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004f64:	887a      	ldrh	r2, [r7, #2]
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	4013      	ands	r3, r2
 8004f6a:	041a      	lsls	r2, r3, #16
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	43d9      	mvns	r1, r3
 8004f70:	887b      	ldrh	r3, [r7, #2]
 8004f72:	400b      	ands	r3, r1
 8004f74:	431a      	orrs	r2, r3
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	619a      	str	r2, [r3, #24]
}
 8004f7a:	bf00      	nop
 8004f7c:	3714      	adds	r7, #20
 8004f7e:	46bd      	mov	sp, r7
 8004f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f84:	4770      	bx	lr
	...

08004f88 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004f88:	b580      	push	{r7, lr}
 8004f8a:	b084      	sub	sp, #16
 8004f8c:	af00      	add	r7, sp, #0
 8004f8e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	d101      	bne.n	8004f9a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004f96:	2301      	movs	r3, #1
 8004f98:	e12b      	b.n	80051f2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004fa0:	b2db      	uxtb	r3, r3
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d106      	bne.n	8004fb4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	2200      	movs	r2, #0
 8004faa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004fae:	6878      	ldr	r0, [r7, #4]
 8004fb0:	f7fc fff0 	bl	8001f94 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	2224      	movs	r2, #36	@ 0x24
 8004fb8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	681a      	ldr	r2, [r3, #0]
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	f022 0201 	bic.w	r2, r2, #1
 8004fca:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	681a      	ldr	r2, [r3, #0]
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004fda:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	681a      	ldr	r2, [r3, #0]
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004fea:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004fec:	f001 f898 	bl	8006120 <HAL_RCC_GetPCLK1Freq>
 8004ff0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	685b      	ldr	r3, [r3, #4]
 8004ff6:	4a81      	ldr	r2, [pc, #516]	@ (80051fc <HAL_I2C_Init+0x274>)
 8004ff8:	4293      	cmp	r3, r2
 8004ffa:	d807      	bhi.n	800500c <HAL_I2C_Init+0x84>
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	4a80      	ldr	r2, [pc, #512]	@ (8005200 <HAL_I2C_Init+0x278>)
 8005000:	4293      	cmp	r3, r2
 8005002:	bf94      	ite	ls
 8005004:	2301      	movls	r3, #1
 8005006:	2300      	movhi	r3, #0
 8005008:	b2db      	uxtb	r3, r3
 800500a:	e006      	b.n	800501a <HAL_I2C_Init+0x92>
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	4a7d      	ldr	r2, [pc, #500]	@ (8005204 <HAL_I2C_Init+0x27c>)
 8005010:	4293      	cmp	r3, r2
 8005012:	bf94      	ite	ls
 8005014:	2301      	movls	r3, #1
 8005016:	2300      	movhi	r3, #0
 8005018:	b2db      	uxtb	r3, r3
 800501a:	2b00      	cmp	r3, #0
 800501c:	d001      	beq.n	8005022 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800501e:	2301      	movs	r3, #1
 8005020:	e0e7      	b.n	80051f2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	4a78      	ldr	r2, [pc, #480]	@ (8005208 <HAL_I2C_Init+0x280>)
 8005026:	fba2 2303 	umull	r2, r3, r2, r3
 800502a:	0c9b      	lsrs	r3, r3, #18
 800502c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	685b      	ldr	r3, [r3, #4]
 8005034:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	68ba      	ldr	r2, [r7, #8]
 800503e:	430a      	orrs	r2, r1
 8005040:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	6a1b      	ldr	r3, [r3, #32]
 8005048:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	685b      	ldr	r3, [r3, #4]
 8005050:	4a6a      	ldr	r2, [pc, #424]	@ (80051fc <HAL_I2C_Init+0x274>)
 8005052:	4293      	cmp	r3, r2
 8005054:	d802      	bhi.n	800505c <HAL_I2C_Init+0xd4>
 8005056:	68bb      	ldr	r3, [r7, #8]
 8005058:	3301      	adds	r3, #1
 800505a:	e009      	b.n	8005070 <HAL_I2C_Init+0xe8>
 800505c:	68bb      	ldr	r3, [r7, #8]
 800505e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8005062:	fb02 f303 	mul.w	r3, r2, r3
 8005066:	4a69      	ldr	r2, [pc, #420]	@ (800520c <HAL_I2C_Init+0x284>)
 8005068:	fba2 2303 	umull	r2, r3, r2, r3
 800506c:	099b      	lsrs	r3, r3, #6
 800506e:	3301      	adds	r3, #1
 8005070:	687a      	ldr	r2, [r7, #4]
 8005072:	6812      	ldr	r2, [r2, #0]
 8005074:	430b      	orrs	r3, r1
 8005076:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	69db      	ldr	r3, [r3, #28]
 800507e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8005082:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	685b      	ldr	r3, [r3, #4]
 800508a:	495c      	ldr	r1, [pc, #368]	@ (80051fc <HAL_I2C_Init+0x274>)
 800508c:	428b      	cmp	r3, r1
 800508e:	d819      	bhi.n	80050c4 <HAL_I2C_Init+0x13c>
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	1e59      	subs	r1, r3, #1
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	685b      	ldr	r3, [r3, #4]
 8005098:	005b      	lsls	r3, r3, #1
 800509a:	fbb1 f3f3 	udiv	r3, r1, r3
 800509e:	1c59      	adds	r1, r3, #1
 80050a0:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80050a4:	400b      	ands	r3, r1
 80050a6:	2b00      	cmp	r3, #0
 80050a8:	d00a      	beq.n	80050c0 <HAL_I2C_Init+0x138>
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	1e59      	subs	r1, r3, #1
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	685b      	ldr	r3, [r3, #4]
 80050b2:	005b      	lsls	r3, r3, #1
 80050b4:	fbb1 f3f3 	udiv	r3, r1, r3
 80050b8:	3301      	adds	r3, #1
 80050ba:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80050be:	e051      	b.n	8005164 <HAL_I2C_Init+0x1dc>
 80050c0:	2304      	movs	r3, #4
 80050c2:	e04f      	b.n	8005164 <HAL_I2C_Init+0x1dc>
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	689b      	ldr	r3, [r3, #8]
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	d111      	bne.n	80050f0 <HAL_I2C_Init+0x168>
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	1e58      	subs	r0, r3, #1
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	6859      	ldr	r1, [r3, #4]
 80050d4:	460b      	mov	r3, r1
 80050d6:	005b      	lsls	r3, r3, #1
 80050d8:	440b      	add	r3, r1
 80050da:	fbb0 f3f3 	udiv	r3, r0, r3
 80050de:	3301      	adds	r3, #1
 80050e0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	bf0c      	ite	eq
 80050e8:	2301      	moveq	r3, #1
 80050ea:	2300      	movne	r3, #0
 80050ec:	b2db      	uxtb	r3, r3
 80050ee:	e012      	b.n	8005116 <HAL_I2C_Init+0x18e>
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	1e58      	subs	r0, r3, #1
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	6859      	ldr	r1, [r3, #4]
 80050f8:	460b      	mov	r3, r1
 80050fa:	009b      	lsls	r3, r3, #2
 80050fc:	440b      	add	r3, r1
 80050fe:	0099      	lsls	r1, r3, #2
 8005100:	440b      	add	r3, r1
 8005102:	fbb0 f3f3 	udiv	r3, r0, r3
 8005106:	3301      	adds	r3, #1
 8005108:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800510c:	2b00      	cmp	r3, #0
 800510e:	bf0c      	ite	eq
 8005110:	2301      	moveq	r3, #1
 8005112:	2300      	movne	r3, #0
 8005114:	b2db      	uxtb	r3, r3
 8005116:	2b00      	cmp	r3, #0
 8005118:	d001      	beq.n	800511e <HAL_I2C_Init+0x196>
 800511a:	2301      	movs	r3, #1
 800511c:	e022      	b.n	8005164 <HAL_I2C_Init+0x1dc>
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	689b      	ldr	r3, [r3, #8]
 8005122:	2b00      	cmp	r3, #0
 8005124:	d10e      	bne.n	8005144 <HAL_I2C_Init+0x1bc>
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	1e58      	subs	r0, r3, #1
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	6859      	ldr	r1, [r3, #4]
 800512e:	460b      	mov	r3, r1
 8005130:	005b      	lsls	r3, r3, #1
 8005132:	440b      	add	r3, r1
 8005134:	fbb0 f3f3 	udiv	r3, r0, r3
 8005138:	3301      	adds	r3, #1
 800513a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800513e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005142:	e00f      	b.n	8005164 <HAL_I2C_Init+0x1dc>
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	1e58      	subs	r0, r3, #1
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	6859      	ldr	r1, [r3, #4]
 800514c:	460b      	mov	r3, r1
 800514e:	009b      	lsls	r3, r3, #2
 8005150:	440b      	add	r3, r1
 8005152:	0099      	lsls	r1, r3, #2
 8005154:	440b      	add	r3, r1
 8005156:	fbb0 f3f3 	udiv	r3, r0, r3
 800515a:	3301      	adds	r3, #1
 800515c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005160:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8005164:	6879      	ldr	r1, [r7, #4]
 8005166:	6809      	ldr	r1, [r1, #0]
 8005168:	4313      	orrs	r3, r2
 800516a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	69da      	ldr	r2, [r3, #28]
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	6a1b      	ldr	r3, [r3, #32]
 800517e:	431a      	orrs	r2, r3
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	430a      	orrs	r2, r1
 8005186:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	689b      	ldr	r3, [r3, #8]
 800518e:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8005192:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8005196:	687a      	ldr	r2, [r7, #4]
 8005198:	6911      	ldr	r1, [r2, #16]
 800519a:	687a      	ldr	r2, [r7, #4]
 800519c:	68d2      	ldr	r2, [r2, #12]
 800519e:	4311      	orrs	r1, r2
 80051a0:	687a      	ldr	r2, [r7, #4]
 80051a2:	6812      	ldr	r2, [r2, #0]
 80051a4:	430b      	orrs	r3, r1
 80051a6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	68db      	ldr	r3, [r3, #12]
 80051ae:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	695a      	ldr	r2, [r3, #20]
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	699b      	ldr	r3, [r3, #24]
 80051ba:	431a      	orrs	r2, r3
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	430a      	orrs	r2, r1
 80051c2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	681a      	ldr	r2, [r3, #0]
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	f042 0201 	orr.w	r2, r2, #1
 80051d2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	2200      	movs	r2, #0
 80051d8:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	2220      	movs	r2, #32
 80051de:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	2200      	movs	r2, #0
 80051e6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	2200      	movs	r2, #0
 80051ec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80051f0:	2300      	movs	r3, #0
}
 80051f2:	4618      	mov	r0, r3
 80051f4:	3710      	adds	r7, #16
 80051f6:	46bd      	mov	sp, r7
 80051f8:	bd80      	pop	{r7, pc}
 80051fa:	bf00      	nop
 80051fc:	000186a0 	.word	0x000186a0
 8005200:	001e847f 	.word	0x001e847f
 8005204:	003d08ff 	.word	0x003d08ff
 8005208:	431bde83 	.word	0x431bde83
 800520c:	10624dd3 	.word	0x10624dd3

08005210 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005210:	b580      	push	{r7, lr}
 8005212:	b088      	sub	sp, #32
 8005214:	af02      	add	r7, sp, #8
 8005216:	60f8      	str	r0, [r7, #12]
 8005218:	4608      	mov	r0, r1
 800521a:	4611      	mov	r1, r2
 800521c:	461a      	mov	r2, r3
 800521e:	4603      	mov	r3, r0
 8005220:	817b      	strh	r3, [r7, #10]
 8005222:	460b      	mov	r3, r1
 8005224:	813b      	strh	r3, [r7, #8]
 8005226:	4613      	mov	r3, r2
 8005228:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800522a:	f7fe fb87 	bl	800393c <HAL_GetTick>
 800522e:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005236:	b2db      	uxtb	r3, r3
 8005238:	2b20      	cmp	r3, #32
 800523a:	f040 80d9 	bne.w	80053f0 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800523e:	697b      	ldr	r3, [r7, #20]
 8005240:	9300      	str	r3, [sp, #0]
 8005242:	2319      	movs	r3, #25
 8005244:	2201      	movs	r2, #1
 8005246:	496d      	ldr	r1, [pc, #436]	@ (80053fc <HAL_I2C_Mem_Write+0x1ec>)
 8005248:	68f8      	ldr	r0, [r7, #12]
 800524a:	f000 f971 	bl	8005530 <I2C_WaitOnFlagUntilTimeout>
 800524e:	4603      	mov	r3, r0
 8005250:	2b00      	cmp	r3, #0
 8005252:	d001      	beq.n	8005258 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8005254:	2302      	movs	r3, #2
 8005256:	e0cc      	b.n	80053f2 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800525e:	2b01      	cmp	r3, #1
 8005260:	d101      	bne.n	8005266 <HAL_I2C_Mem_Write+0x56>
 8005262:	2302      	movs	r3, #2
 8005264:	e0c5      	b.n	80053f2 <HAL_I2C_Mem_Write+0x1e2>
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	2201      	movs	r2, #1
 800526a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	f003 0301 	and.w	r3, r3, #1
 8005278:	2b01      	cmp	r3, #1
 800527a:	d007      	beq.n	800528c <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	681a      	ldr	r2, [r3, #0]
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	f042 0201 	orr.w	r2, r2, #1
 800528a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	681a      	ldr	r2, [r3, #0]
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800529a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	2221      	movs	r2, #33	@ 0x21
 80052a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	2240      	movs	r2, #64	@ 0x40
 80052a8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	2200      	movs	r2, #0
 80052b0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	6a3a      	ldr	r2, [r7, #32]
 80052b6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80052bc:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80052c2:	b29a      	uxth	r2, r3
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	4a4d      	ldr	r2, [pc, #308]	@ (8005400 <HAL_I2C_Mem_Write+0x1f0>)
 80052cc:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80052ce:	88f8      	ldrh	r0, [r7, #6]
 80052d0:	893a      	ldrh	r2, [r7, #8]
 80052d2:	8979      	ldrh	r1, [r7, #10]
 80052d4:	697b      	ldr	r3, [r7, #20]
 80052d6:	9301      	str	r3, [sp, #4]
 80052d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80052da:	9300      	str	r3, [sp, #0]
 80052dc:	4603      	mov	r3, r0
 80052de:	68f8      	ldr	r0, [r7, #12]
 80052e0:	f000 f890 	bl	8005404 <I2C_RequestMemoryWrite>
 80052e4:	4603      	mov	r3, r0
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	d052      	beq.n	8005390 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80052ea:	2301      	movs	r3, #1
 80052ec:	e081      	b.n	80053f2 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80052ee:	697a      	ldr	r2, [r7, #20]
 80052f0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80052f2:	68f8      	ldr	r0, [r7, #12]
 80052f4:	f000 f9f2 	bl	80056dc <I2C_WaitOnTXEFlagUntilTimeout>
 80052f8:	4603      	mov	r3, r0
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	d00d      	beq.n	800531a <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005302:	2b04      	cmp	r3, #4
 8005304:	d107      	bne.n	8005316 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	681a      	ldr	r2, [r3, #0]
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005314:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005316:	2301      	movs	r3, #1
 8005318:	e06b      	b.n	80053f2 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800531e:	781a      	ldrb	r2, [r3, #0]
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800532a:	1c5a      	adds	r2, r3, #1
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005334:	3b01      	subs	r3, #1
 8005336:	b29a      	uxth	r2, r3
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005340:	b29b      	uxth	r3, r3
 8005342:	3b01      	subs	r3, #1
 8005344:	b29a      	uxth	r2, r3
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	695b      	ldr	r3, [r3, #20]
 8005350:	f003 0304 	and.w	r3, r3, #4
 8005354:	2b04      	cmp	r3, #4
 8005356:	d11b      	bne.n	8005390 <HAL_I2C_Mem_Write+0x180>
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800535c:	2b00      	cmp	r3, #0
 800535e:	d017      	beq.n	8005390 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005364:	781a      	ldrb	r2, [r3, #0]
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005370:	1c5a      	adds	r2, r3, #1
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800537a:	3b01      	subs	r3, #1
 800537c:	b29a      	uxth	r2, r3
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005386:	b29b      	uxth	r3, r3
 8005388:	3b01      	subs	r3, #1
 800538a:	b29a      	uxth	r2, r3
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005394:	2b00      	cmp	r3, #0
 8005396:	d1aa      	bne.n	80052ee <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005398:	697a      	ldr	r2, [r7, #20]
 800539a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800539c:	68f8      	ldr	r0, [r7, #12]
 800539e:	f000 f9de 	bl	800575e <I2C_WaitOnBTFFlagUntilTimeout>
 80053a2:	4603      	mov	r3, r0
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	d00d      	beq.n	80053c4 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053ac:	2b04      	cmp	r3, #4
 80053ae:	d107      	bne.n	80053c0 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	681a      	ldr	r2, [r3, #0]
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80053be:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80053c0:	2301      	movs	r3, #1
 80053c2:	e016      	b.n	80053f2 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	681a      	ldr	r2, [r3, #0]
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80053d2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	2220      	movs	r2, #32
 80053d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	2200      	movs	r2, #0
 80053e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	2200      	movs	r2, #0
 80053e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80053ec:	2300      	movs	r3, #0
 80053ee:	e000      	b.n	80053f2 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80053f0:	2302      	movs	r3, #2
  }
}
 80053f2:	4618      	mov	r0, r3
 80053f4:	3718      	adds	r7, #24
 80053f6:	46bd      	mov	sp, r7
 80053f8:	bd80      	pop	{r7, pc}
 80053fa:	bf00      	nop
 80053fc:	00100002 	.word	0x00100002
 8005400:	ffff0000 	.word	0xffff0000

08005404 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005404:	b580      	push	{r7, lr}
 8005406:	b088      	sub	sp, #32
 8005408:	af02      	add	r7, sp, #8
 800540a:	60f8      	str	r0, [r7, #12]
 800540c:	4608      	mov	r0, r1
 800540e:	4611      	mov	r1, r2
 8005410:	461a      	mov	r2, r3
 8005412:	4603      	mov	r3, r0
 8005414:	817b      	strh	r3, [r7, #10]
 8005416:	460b      	mov	r3, r1
 8005418:	813b      	strh	r3, [r7, #8]
 800541a:	4613      	mov	r3, r2
 800541c:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	681a      	ldr	r2, [r3, #0]
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800542c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800542e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005430:	9300      	str	r3, [sp, #0]
 8005432:	6a3b      	ldr	r3, [r7, #32]
 8005434:	2200      	movs	r2, #0
 8005436:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800543a:	68f8      	ldr	r0, [r7, #12]
 800543c:	f000 f878 	bl	8005530 <I2C_WaitOnFlagUntilTimeout>
 8005440:	4603      	mov	r3, r0
 8005442:	2b00      	cmp	r3, #0
 8005444:	d00d      	beq.n	8005462 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005450:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005454:	d103      	bne.n	800545e <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800545c:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800545e:	2303      	movs	r3, #3
 8005460:	e05f      	b.n	8005522 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005462:	897b      	ldrh	r3, [r7, #10]
 8005464:	b2db      	uxtb	r3, r3
 8005466:	461a      	mov	r2, r3
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8005470:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005472:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005474:	6a3a      	ldr	r2, [r7, #32]
 8005476:	492d      	ldr	r1, [pc, #180]	@ (800552c <I2C_RequestMemoryWrite+0x128>)
 8005478:	68f8      	ldr	r0, [r7, #12]
 800547a:	f000 f8b0 	bl	80055de <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800547e:	4603      	mov	r3, r0
 8005480:	2b00      	cmp	r3, #0
 8005482:	d001      	beq.n	8005488 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8005484:	2301      	movs	r3, #1
 8005486:	e04c      	b.n	8005522 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005488:	2300      	movs	r3, #0
 800548a:	617b      	str	r3, [r7, #20]
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	695b      	ldr	r3, [r3, #20]
 8005492:	617b      	str	r3, [r7, #20]
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	699b      	ldr	r3, [r3, #24]
 800549a:	617b      	str	r3, [r7, #20]
 800549c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800549e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80054a0:	6a39      	ldr	r1, [r7, #32]
 80054a2:	68f8      	ldr	r0, [r7, #12]
 80054a4:	f000 f91a 	bl	80056dc <I2C_WaitOnTXEFlagUntilTimeout>
 80054a8:	4603      	mov	r3, r0
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	d00d      	beq.n	80054ca <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054b2:	2b04      	cmp	r3, #4
 80054b4:	d107      	bne.n	80054c6 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	681a      	ldr	r2, [r3, #0]
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80054c4:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80054c6:	2301      	movs	r3, #1
 80054c8:	e02b      	b.n	8005522 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80054ca:	88fb      	ldrh	r3, [r7, #6]
 80054cc:	2b01      	cmp	r3, #1
 80054ce:	d105      	bne.n	80054dc <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80054d0:	893b      	ldrh	r3, [r7, #8]
 80054d2:	b2da      	uxtb	r2, r3
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	611a      	str	r2, [r3, #16]
 80054da:	e021      	b.n	8005520 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80054dc:	893b      	ldrh	r3, [r7, #8]
 80054de:	0a1b      	lsrs	r3, r3, #8
 80054e0:	b29b      	uxth	r3, r3
 80054e2:	b2da      	uxtb	r2, r3
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80054ea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80054ec:	6a39      	ldr	r1, [r7, #32]
 80054ee:	68f8      	ldr	r0, [r7, #12]
 80054f0:	f000 f8f4 	bl	80056dc <I2C_WaitOnTXEFlagUntilTimeout>
 80054f4:	4603      	mov	r3, r0
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d00d      	beq.n	8005516 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054fe:	2b04      	cmp	r3, #4
 8005500:	d107      	bne.n	8005512 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	681a      	ldr	r2, [r3, #0]
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005510:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005512:	2301      	movs	r3, #1
 8005514:	e005      	b.n	8005522 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005516:	893b      	ldrh	r3, [r7, #8]
 8005518:	b2da      	uxtb	r2, r3
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8005520:	2300      	movs	r3, #0
}
 8005522:	4618      	mov	r0, r3
 8005524:	3718      	adds	r7, #24
 8005526:	46bd      	mov	sp, r7
 8005528:	bd80      	pop	{r7, pc}
 800552a:	bf00      	nop
 800552c:	00010002 	.word	0x00010002

08005530 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005530:	b580      	push	{r7, lr}
 8005532:	b084      	sub	sp, #16
 8005534:	af00      	add	r7, sp, #0
 8005536:	60f8      	str	r0, [r7, #12]
 8005538:	60b9      	str	r1, [r7, #8]
 800553a:	603b      	str	r3, [r7, #0]
 800553c:	4613      	mov	r3, r2
 800553e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005540:	e025      	b.n	800558e <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005542:	683b      	ldr	r3, [r7, #0]
 8005544:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005548:	d021      	beq.n	800558e <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800554a:	f7fe f9f7 	bl	800393c <HAL_GetTick>
 800554e:	4602      	mov	r2, r0
 8005550:	69bb      	ldr	r3, [r7, #24]
 8005552:	1ad3      	subs	r3, r2, r3
 8005554:	683a      	ldr	r2, [r7, #0]
 8005556:	429a      	cmp	r2, r3
 8005558:	d302      	bcc.n	8005560 <I2C_WaitOnFlagUntilTimeout+0x30>
 800555a:	683b      	ldr	r3, [r7, #0]
 800555c:	2b00      	cmp	r3, #0
 800555e:	d116      	bne.n	800558e <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	2200      	movs	r2, #0
 8005564:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	2220      	movs	r2, #32
 800556a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	2200      	movs	r2, #0
 8005572:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800557a:	f043 0220 	orr.w	r2, r3, #32
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	2200      	movs	r2, #0
 8005586:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 800558a:	2301      	movs	r3, #1
 800558c:	e023      	b.n	80055d6 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800558e:	68bb      	ldr	r3, [r7, #8]
 8005590:	0c1b      	lsrs	r3, r3, #16
 8005592:	b2db      	uxtb	r3, r3
 8005594:	2b01      	cmp	r3, #1
 8005596:	d10d      	bne.n	80055b4 <I2C_WaitOnFlagUntilTimeout+0x84>
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	695b      	ldr	r3, [r3, #20]
 800559e:	43da      	mvns	r2, r3
 80055a0:	68bb      	ldr	r3, [r7, #8]
 80055a2:	4013      	ands	r3, r2
 80055a4:	b29b      	uxth	r3, r3
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	bf0c      	ite	eq
 80055aa:	2301      	moveq	r3, #1
 80055ac:	2300      	movne	r3, #0
 80055ae:	b2db      	uxtb	r3, r3
 80055b0:	461a      	mov	r2, r3
 80055b2:	e00c      	b.n	80055ce <I2C_WaitOnFlagUntilTimeout+0x9e>
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	699b      	ldr	r3, [r3, #24]
 80055ba:	43da      	mvns	r2, r3
 80055bc:	68bb      	ldr	r3, [r7, #8]
 80055be:	4013      	ands	r3, r2
 80055c0:	b29b      	uxth	r3, r3
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	bf0c      	ite	eq
 80055c6:	2301      	moveq	r3, #1
 80055c8:	2300      	movne	r3, #0
 80055ca:	b2db      	uxtb	r3, r3
 80055cc:	461a      	mov	r2, r3
 80055ce:	79fb      	ldrb	r3, [r7, #7]
 80055d0:	429a      	cmp	r2, r3
 80055d2:	d0b6      	beq.n	8005542 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80055d4:	2300      	movs	r3, #0
}
 80055d6:	4618      	mov	r0, r3
 80055d8:	3710      	adds	r7, #16
 80055da:	46bd      	mov	sp, r7
 80055dc:	bd80      	pop	{r7, pc}

080055de <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80055de:	b580      	push	{r7, lr}
 80055e0:	b084      	sub	sp, #16
 80055e2:	af00      	add	r7, sp, #0
 80055e4:	60f8      	str	r0, [r7, #12]
 80055e6:	60b9      	str	r1, [r7, #8]
 80055e8:	607a      	str	r2, [r7, #4]
 80055ea:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80055ec:	e051      	b.n	8005692 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	695b      	ldr	r3, [r3, #20]
 80055f4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80055f8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80055fc:	d123      	bne.n	8005646 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	681a      	ldr	r2, [r3, #0]
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800560c:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005616:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	2200      	movs	r2, #0
 800561c:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	2220      	movs	r2, #32
 8005622:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	2200      	movs	r2, #0
 800562a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005632:	f043 0204 	orr.w	r2, r3, #4
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	2200      	movs	r2, #0
 800563e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8005642:	2301      	movs	r3, #1
 8005644:	e046      	b.n	80056d4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	f1b3 3fff 	cmp.w	r3, #4294967295
 800564c:	d021      	beq.n	8005692 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800564e:	f7fe f975 	bl	800393c <HAL_GetTick>
 8005652:	4602      	mov	r2, r0
 8005654:	683b      	ldr	r3, [r7, #0]
 8005656:	1ad3      	subs	r3, r2, r3
 8005658:	687a      	ldr	r2, [r7, #4]
 800565a:	429a      	cmp	r2, r3
 800565c:	d302      	bcc.n	8005664 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	2b00      	cmp	r3, #0
 8005662:	d116      	bne.n	8005692 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	2200      	movs	r2, #0
 8005668:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	2220      	movs	r2, #32
 800566e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	2200      	movs	r2, #0
 8005676:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800567e:	f043 0220 	orr.w	r2, r3, #32
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	2200      	movs	r2, #0
 800568a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 800568e:	2301      	movs	r3, #1
 8005690:	e020      	b.n	80056d4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005692:	68bb      	ldr	r3, [r7, #8]
 8005694:	0c1b      	lsrs	r3, r3, #16
 8005696:	b2db      	uxtb	r3, r3
 8005698:	2b01      	cmp	r3, #1
 800569a:	d10c      	bne.n	80056b6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	695b      	ldr	r3, [r3, #20]
 80056a2:	43da      	mvns	r2, r3
 80056a4:	68bb      	ldr	r3, [r7, #8]
 80056a6:	4013      	ands	r3, r2
 80056a8:	b29b      	uxth	r3, r3
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	bf14      	ite	ne
 80056ae:	2301      	movne	r3, #1
 80056b0:	2300      	moveq	r3, #0
 80056b2:	b2db      	uxtb	r3, r3
 80056b4:	e00b      	b.n	80056ce <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	699b      	ldr	r3, [r3, #24]
 80056bc:	43da      	mvns	r2, r3
 80056be:	68bb      	ldr	r3, [r7, #8]
 80056c0:	4013      	ands	r3, r2
 80056c2:	b29b      	uxth	r3, r3
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	bf14      	ite	ne
 80056c8:	2301      	movne	r3, #1
 80056ca:	2300      	moveq	r3, #0
 80056cc:	b2db      	uxtb	r3, r3
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	d18d      	bne.n	80055ee <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80056d2:	2300      	movs	r3, #0
}
 80056d4:	4618      	mov	r0, r3
 80056d6:	3710      	adds	r7, #16
 80056d8:	46bd      	mov	sp, r7
 80056da:	bd80      	pop	{r7, pc}

080056dc <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80056dc:	b580      	push	{r7, lr}
 80056de:	b084      	sub	sp, #16
 80056e0:	af00      	add	r7, sp, #0
 80056e2:	60f8      	str	r0, [r7, #12]
 80056e4:	60b9      	str	r1, [r7, #8]
 80056e6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80056e8:	e02d      	b.n	8005746 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80056ea:	68f8      	ldr	r0, [r7, #12]
 80056ec:	f000 f878 	bl	80057e0 <I2C_IsAcknowledgeFailed>
 80056f0:	4603      	mov	r3, r0
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	d001      	beq.n	80056fa <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80056f6:	2301      	movs	r3, #1
 80056f8:	e02d      	b.n	8005756 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80056fa:	68bb      	ldr	r3, [r7, #8]
 80056fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005700:	d021      	beq.n	8005746 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005702:	f7fe f91b 	bl	800393c <HAL_GetTick>
 8005706:	4602      	mov	r2, r0
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	1ad3      	subs	r3, r2, r3
 800570c:	68ba      	ldr	r2, [r7, #8]
 800570e:	429a      	cmp	r2, r3
 8005710:	d302      	bcc.n	8005718 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8005712:	68bb      	ldr	r3, [r7, #8]
 8005714:	2b00      	cmp	r3, #0
 8005716:	d116      	bne.n	8005746 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	2200      	movs	r2, #0
 800571c:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	2220      	movs	r2, #32
 8005722:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	2200      	movs	r2, #0
 800572a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005732:	f043 0220 	orr.w	r2, r3, #32
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	2200      	movs	r2, #0
 800573e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8005742:	2301      	movs	r3, #1
 8005744:	e007      	b.n	8005756 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	695b      	ldr	r3, [r3, #20]
 800574c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005750:	2b80      	cmp	r3, #128	@ 0x80
 8005752:	d1ca      	bne.n	80056ea <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005754:	2300      	movs	r3, #0
}
 8005756:	4618      	mov	r0, r3
 8005758:	3710      	adds	r7, #16
 800575a:	46bd      	mov	sp, r7
 800575c:	bd80      	pop	{r7, pc}

0800575e <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800575e:	b580      	push	{r7, lr}
 8005760:	b084      	sub	sp, #16
 8005762:	af00      	add	r7, sp, #0
 8005764:	60f8      	str	r0, [r7, #12]
 8005766:	60b9      	str	r1, [r7, #8]
 8005768:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800576a:	e02d      	b.n	80057c8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800576c:	68f8      	ldr	r0, [r7, #12]
 800576e:	f000 f837 	bl	80057e0 <I2C_IsAcknowledgeFailed>
 8005772:	4603      	mov	r3, r0
 8005774:	2b00      	cmp	r3, #0
 8005776:	d001      	beq.n	800577c <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005778:	2301      	movs	r3, #1
 800577a:	e02d      	b.n	80057d8 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800577c:	68bb      	ldr	r3, [r7, #8]
 800577e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005782:	d021      	beq.n	80057c8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005784:	f7fe f8da 	bl	800393c <HAL_GetTick>
 8005788:	4602      	mov	r2, r0
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	1ad3      	subs	r3, r2, r3
 800578e:	68ba      	ldr	r2, [r7, #8]
 8005790:	429a      	cmp	r2, r3
 8005792:	d302      	bcc.n	800579a <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8005794:	68bb      	ldr	r3, [r7, #8]
 8005796:	2b00      	cmp	r3, #0
 8005798:	d116      	bne.n	80057c8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	2200      	movs	r2, #0
 800579e:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	2220      	movs	r2, #32
 80057a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	2200      	movs	r2, #0
 80057ac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057b4:	f043 0220 	orr.w	r2, r3, #32
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	2200      	movs	r2, #0
 80057c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80057c4:	2301      	movs	r3, #1
 80057c6:	e007      	b.n	80057d8 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	695b      	ldr	r3, [r3, #20]
 80057ce:	f003 0304 	and.w	r3, r3, #4
 80057d2:	2b04      	cmp	r3, #4
 80057d4:	d1ca      	bne.n	800576c <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80057d6:	2300      	movs	r3, #0
}
 80057d8:	4618      	mov	r0, r3
 80057da:	3710      	adds	r7, #16
 80057dc:	46bd      	mov	sp, r7
 80057de:	bd80      	pop	{r7, pc}

080057e0 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80057e0:	b480      	push	{r7}
 80057e2:	b083      	sub	sp, #12
 80057e4:	af00      	add	r7, sp, #0
 80057e6:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	695b      	ldr	r3, [r3, #20]
 80057ee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80057f2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80057f6:	d11b      	bne.n	8005830 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005800:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	2200      	movs	r2, #0
 8005806:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	2220      	movs	r2, #32
 800580c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	2200      	movs	r2, #0
 8005814:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800581c:	f043 0204 	orr.w	r2, r3, #4
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	2200      	movs	r2, #0
 8005828:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800582c:	2301      	movs	r3, #1
 800582e:	e000      	b.n	8005832 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8005830:	2300      	movs	r3, #0
}
 8005832:	4618      	mov	r0, r3
 8005834:	370c      	adds	r7, #12
 8005836:	46bd      	mov	sp, r7
 8005838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800583c:	4770      	bx	lr
	...

08005840 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005840:	b580      	push	{r7, lr}
 8005842:	b086      	sub	sp, #24
 8005844:	af00      	add	r7, sp, #0
 8005846:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	2b00      	cmp	r3, #0
 800584c:	d101      	bne.n	8005852 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800584e:	2301      	movs	r3, #1
 8005850:	e267      	b.n	8005d22 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	f003 0301 	and.w	r3, r3, #1
 800585a:	2b00      	cmp	r3, #0
 800585c:	d075      	beq.n	800594a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800585e:	4b88      	ldr	r3, [pc, #544]	@ (8005a80 <HAL_RCC_OscConfig+0x240>)
 8005860:	689b      	ldr	r3, [r3, #8]
 8005862:	f003 030c 	and.w	r3, r3, #12
 8005866:	2b04      	cmp	r3, #4
 8005868:	d00c      	beq.n	8005884 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800586a:	4b85      	ldr	r3, [pc, #532]	@ (8005a80 <HAL_RCC_OscConfig+0x240>)
 800586c:	689b      	ldr	r3, [r3, #8]
 800586e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005872:	2b08      	cmp	r3, #8
 8005874:	d112      	bne.n	800589c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005876:	4b82      	ldr	r3, [pc, #520]	@ (8005a80 <HAL_RCC_OscConfig+0x240>)
 8005878:	685b      	ldr	r3, [r3, #4]
 800587a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800587e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005882:	d10b      	bne.n	800589c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005884:	4b7e      	ldr	r3, [pc, #504]	@ (8005a80 <HAL_RCC_OscConfig+0x240>)
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800588c:	2b00      	cmp	r3, #0
 800588e:	d05b      	beq.n	8005948 <HAL_RCC_OscConfig+0x108>
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	685b      	ldr	r3, [r3, #4]
 8005894:	2b00      	cmp	r3, #0
 8005896:	d157      	bne.n	8005948 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005898:	2301      	movs	r3, #1
 800589a:	e242      	b.n	8005d22 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	685b      	ldr	r3, [r3, #4]
 80058a0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80058a4:	d106      	bne.n	80058b4 <HAL_RCC_OscConfig+0x74>
 80058a6:	4b76      	ldr	r3, [pc, #472]	@ (8005a80 <HAL_RCC_OscConfig+0x240>)
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	4a75      	ldr	r2, [pc, #468]	@ (8005a80 <HAL_RCC_OscConfig+0x240>)
 80058ac:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80058b0:	6013      	str	r3, [r2, #0]
 80058b2:	e01d      	b.n	80058f0 <HAL_RCC_OscConfig+0xb0>
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	685b      	ldr	r3, [r3, #4]
 80058b8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80058bc:	d10c      	bne.n	80058d8 <HAL_RCC_OscConfig+0x98>
 80058be:	4b70      	ldr	r3, [pc, #448]	@ (8005a80 <HAL_RCC_OscConfig+0x240>)
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	4a6f      	ldr	r2, [pc, #444]	@ (8005a80 <HAL_RCC_OscConfig+0x240>)
 80058c4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80058c8:	6013      	str	r3, [r2, #0]
 80058ca:	4b6d      	ldr	r3, [pc, #436]	@ (8005a80 <HAL_RCC_OscConfig+0x240>)
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	4a6c      	ldr	r2, [pc, #432]	@ (8005a80 <HAL_RCC_OscConfig+0x240>)
 80058d0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80058d4:	6013      	str	r3, [r2, #0]
 80058d6:	e00b      	b.n	80058f0 <HAL_RCC_OscConfig+0xb0>
 80058d8:	4b69      	ldr	r3, [pc, #420]	@ (8005a80 <HAL_RCC_OscConfig+0x240>)
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	4a68      	ldr	r2, [pc, #416]	@ (8005a80 <HAL_RCC_OscConfig+0x240>)
 80058de:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80058e2:	6013      	str	r3, [r2, #0]
 80058e4:	4b66      	ldr	r3, [pc, #408]	@ (8005a80 <HAL_RCC_OscConfig+0x240>)
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	4a65      	ldr	r2, [pc, #404]	@ (8005a80 <HAL_RCC_OscConfig+0x240>)
 80058ea:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80058ee:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	685b      	ldr	r3, [r3, #4]
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	d013      	beq.n	8005920 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80058f8:	f7fe f820 	bl	800393c <HAL_GetTick>
 80058fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80058fe:	e008      	b.n	8005912 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005900:	f7fe f81c 	bl	800393c <HAL_GetTick>
 8005904:	4602      	mov	r2, r0
 8005906:	693b      	ldr	r3, [r7, #16]
 8005908:	1ad3      	subs	r3, r2, r3
 800590a:	2b64      	cmp	r3, #100	@ 0x64
 800590c:	d901      	bls.n	8005912 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800590e:	2303      	movs	r3, #3
 8005910:	e207      	b.n	8005d22 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005912:	4b5b      	ldr	r3, [pc, #364]	@ (8005a80 <HAL_RCC_OscConfig+0x240>)
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800591a:	2b00      	cmp	r3, #0
 800591c:	d0f0      	beq.n	8005900 <HAL_RCC_OscConfig+0xc0>
 800591e:	e014      	b.n	800594a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005920:	f7fe f80c 	bl	800393c <HAL_GetTick>
 8005924:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005926:	e008      	b.n	800593a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005928:	f7fe f808 	bl	800393c <HAL_GetTick>
 800592c:	4602      	mov	r2, r0
 800592e:	693b      	ldr	r3, [r7, #16]
 8005930:	1ad3      	subs	r3, r2, r3
 8005932:	2b64      	cmp	r3, #100	@ 0x64
 8005934:	d901      	bls.n	800593a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005936:	2303      	movs	r3, #3
 8005938:	e1f3      	b.n	8005d22 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800593a:	4b51      	ldr	r3, [pc, #324]	@ (8005a80 <HAL_RCC_OscConfig+0x240>)
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005942:	2b00      	cmp	r3, #0
 8005944:	d1f0      	bne.n	8005928 <HAL_RCC_OscConfig+0xe8>
 8005946:	e000      	b.n	800594a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005948:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	f003 0302 	and.w	r3, r3, #2
 8005952:	2b00      	cmp	r3, #0
 8005954:	d063      	beq.n	8005a1e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005956:	4b4a      	ldr	r3, [pc, #296]	@ (8005a80 <HAL_RCC_OscConfig+0x240>)
 8005958:	689b      	ldr	r3, [r3, #8]
 800595a:	f003 030c 	and.w	r3, r3, #12
 800595e:	2b00      	cmp	r3, #0
 8005960:	d00b      	beq.n	800597a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005962:	4b47      	ldr	r3, [pc, #284]	@ (8005a80 <HAL_RCC_OscConfig+0x240>)
 8005964:	689b      	ldr	r3, [r3, #8]
 8005966:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800596a:	2b08      	cmp	r3, #8
 800596c:	d11c      	bne.n	80059a8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800596e:	4b44      	ldr	r3, [pc, #272]	@ (8005a80 <HAL_RCC_OscConfig+0x240>)
 8005970:	685b      	ldr	r3, [r3, #4]
 8005972:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005976:	2b00      	cmp	r3, #0
 8005978:	d116      	bne.n	80059a8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800597a:	4b41      	ldr	r3, [pc, #260]	@ (8005a80 <HAL_RCC_OscConfig+0x240>)
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	f003 0302 	and.w	r3, r3, #2
 8005982:	2b00      	cmp	r3, #0
 8005984:	d005      	beq.n	8005992 <HAL_RCC_OscConfig+0x152>
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	68db      	ldr	r3, [r3, #12]
 800598a:	2b01      	cmp	r3, #1
 800598c:	d001      	beq.n	8005992 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800598e:	2301      	movs	r3, #1
 8005990:	e1c7      	b.n	8005d22 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005992:	4b3b      	ldr	r3, [pc, #236]	@ (8005a80 <HAL_RCC_OscConfig+0x240>)
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	691b      	ldr	r3, [r3, #16]
 800599e:	00db      	lsls	r3, r3, #3
 80059a0:	4937      	ldr	r1, [pc, #220]	@ (8005a80 <HAL_RCC_OscConfig+0x240>)
 80059a2:	4313      	orrs	r3, r2
 80059a4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80059a6:	e03a      	b.n	8005a1e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	68db      	ldr	r3, [r3, #12]
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	d020      	beq.n	80059f2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80059b0:	4b34      	ldr	r3, [pc, #208]	@ (8005a84 <HAL_RCC_OscConfig+0x244>)
 80059b2:	2201      	movs	r2, #1
 80059b4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80059b6:	f7fd ffc1 	bl	800393c <HAL_GetTick>
 80059ba:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80059bc:	e008      	b.n	80059d0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80059be:	f7fd ffbd 	bl	800393c <HAL_GetTick>
 80059c2:	4602      	mov	r2, r0
 80059c4:	693b      	ldr	r3, [r7, #16]
 80059c6:	1ad3      	subs	r3, r2, r3
 80059c8:	2b02      	cmp	r3, #2
 80059ca:	d901      	bls.n	80059d0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80059cc:	2303      	movs	r3, #3
 80059ce:	e1a8      	b.n	8005d22 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80059d0:	4b2b      	ldr	r3, [pc, #172]	@ (8005a80 <HAL_RCC_OscConfig+0x240>)
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	f003 0302 	and.w	r3, r3, #2
 80059d8:	2b00      	cmp	r3, #0
 80059da:	d0f0      	beq.n	80059be <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80059dc:	4b28      	ldr	r3, [pc, #160]	@ (8005a80 <HAL_RCC_OscConfig+0x240>)
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	691b      	ldr	r3, [r3, #16]
 80059e8:	00db      	lsls	r3, r3, #3
 80059ea:	4925      	ldr	r1, [pc, #148]	@ (8005a80 <HAL_RCC_OscConfig+0x240>)
 80059ec:	4313      	orrs	r3, r2
 80059ee:	600b      	str	r3, [r1, #0]
 80059f0:	e015      	b.n	8005a1e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80059f2:	4b24      	ldr	r3, [pc, #144]	@ (8005a84 <HAL_RCC_OscConfig+0x244>)
 80059f4:	2200      	movs	r2, #0
 80059f6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80059f8:	f7fd ffa0 	bl	800393c <HAL_GetTick>
 80059fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80059fe:	e008      	b.n	8005a12 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005a00:	f7fd ff9c 	bl	800393c <HAL_GetTick>
 8005a04:	4602      	mov	r2, r0
 8005a06:	693b      	ldr	r3, [r7, #16]
 8005a08:	1ad3      	subs	r3, r2, r3
 8005a0a:	2b02      	cmp	r3, #2
 8005a0c:	d901      	bls.n	8005a12 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005a0e:	2303      	movs	r3, #3
 8005a10:	e187      	b.n	8005d22 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005a12:	4b1b      	ldr	r3, [pc, #108]	@ (8005a80 <HAL_RCC_OscConfig+0x240>)
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	f003 0302 	and.w	r3, r3, #2
 8005a1a:	2b00      	cmp	r3, #0
 8005a1c:	d1f0      	bne.n	8005a00 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	f003 0308 	and.w	r3, r3, #8
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d036      	beq.n	8005a98 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	695b      	ldr	r3, [r3, #20]
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d016      	beq.n	8005a60 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005a32:	4b15      	ldr	r3, [pc, #84]	@ (8005a88 <HAL_RCC_OscConfig+0x248>)
 8005a34:	2201      	movs	r2, #1
 8005a36:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005a38:	f7fd ff80 	bl	800393c <HAL_GetTick>
 8005a3c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005a3e:	e008      	b.n	8005a52 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005a40:	f7fd ff7c 	bl	800393c <HAL_GetTick>
 8005a44:	4602      	mov	r2, r0
 8005a46:	693b      	ldr	r3, [r7, #16]
 8005a48:	1ad3      	subs	r3, r2, r3
 8005a4a:	2b02      	cmp	r3, #2
 8005a4c:	d901      	bls.n	8005a52 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005a4e:	2303      	movs	r3, #3
 8005a50:	e167      	b.n	8005d22 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005a52:	4b0b      	ldr	r3, [pc, #44]	@ (8005a80 <HAL_RCC_OscConfig+0x240>)
 8005a54:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005a56:	f003 0302 	and.w	r3, r3, #2
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	d0f0      	beq.n	8005a40 <HAL_RCC_OscConfig+0x200>
 8005a5e:	e01b      	b.n	8005a98 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005a60:	4b09      	ldr	r3, [pc, #36]	@ (8005a88 <HAL_RCC_OscConfig+0x248>)
 8005a62:	2200      	movs	r2, #0
 8005a64:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005a66:	f7fd ff69 	bl	800393c <HAL_GetTick>
 8005a6a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005a6c:	e00e      	b.n	8005a8c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005a6e:	f7fd ff65 	bl	800393c <HAL_GetTick>
 8005a72:	4602      	mov	r2, r0
 8005a74:	693b      	ldr	r3, [r7, #16]
 8005a76:	1ad3      	subs	r3, r2, r3
 8005a78:	2b02      	cmp	r3, #2
 8005a7a:	d907      	bls.n	8005a8c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005a7c:	2303      	movs	r3, #3
 8005a7e:	e150      	b.n	8005d22 <HAL_RCC_OscConfig+0x4e2>
 8005a80:	40023800 	.word	0x40023800
 8005a84:	42470000 	.word	0x42470000
 8005a88:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005a8c:	4b88      	ldr	r3, [pc, #544]	@ (8005cb0 <HAL_RCC_OscConfig+0x470>)
 8005a8e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005a90:	f003 0302 	and.w	r3, r3, #2
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	d1ea      	bne.n	8005a6e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	f003 0304 	and.w	r3, r3, #4
 8005aa0:	2b00      	cmp	r3, #0
 8005aa2:	f000 8097 	beq.w	8005bd4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005aa6:	2300      	movs	r3, #0
 8005aa8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005aaa:	4b81      	ldr	r3, [pc, #516]	@ (8005cb0 <HAL_RCC_OscConfig+0x470>)
 8005aac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005aae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	d10f      	bne.n	8005ad6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005ab6:	2300      	movs	r3, #0
 8005ab8:	60bb      	str	r3, [r7, #8]
 8005aba:	4b7d      	ldr	r3, [pc, #500]	@ (8005cb0 <HAL_RCC_OscConfig+0x470>)
 8005abc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005abe:	4a7c      	ldr	r2, [pc, #496]	@ (8005cb0 <HAL_RCC_OscConfig+0x470>)
 8005ac0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005ac4:	6413      	str	r3, [r2, #64]	@ 0x40
 8005ac6:	4b7a      	ldr	r3, [pc, #488]	@ (8005cb0 <HAL_RCC_OscConfig+0x470>)
 8005ac8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005aca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005ace:	60bb      	str	r3, [r7, #8]
 8005ad0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005ad2:	2301      	movs	r3, #1
 8005ad4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005ad6:	4b77      	ldr	r3, [pc, #476]	@ (8005cb4 <HAL_RCC_OscConfig+0x474>)
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	d118      	bne.n	8005b14 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005ae2:	4b74      	ldr	r3, [pc, #464]	@ (8005cb4 <HAL_RCC_OscConfig+0x474>)
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	4a73      	ldr	r2, [pc, #460]	@ (8005cb4 <HAL_RCC_OscConfig+0x474>)
 8005ae8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005aec:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005aee:	f7fd ff25 	bl	800393c <HAL_GetTick>
 8005af2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005af4:	e008      	b.n	8005b08 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005af6:	f7fd ff21 	bl	800393c <HAL_GetTick>
 8005afa:	4602      	mov	r2, r0
 8005afc:	693b      	ldr	r3, [r7, #16]
 8005afe:	1ad3      	subs	r3, r2, r3
 8005b00:	2b02      	cmp	r3, #2
 8005b02:	d901      	bls.n	8005b08 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005b04:	2303      	movs	r3, #3
 8005b06:	e10c      	b.n	8005d22 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005b08:	4b6a      	ldr	r3, [pc, #424]	@ (8005cb4 <HAL_RCC_OscConfig+0x474>)
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	d0f0      	beq.n	8005af6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	689b      	ldr	r3, [r3, #8]
 8005b18:	2b01      	cmp	r3, #1
 8005b1a:	d106      	bne.n	8005b2a <HAL_RCC_OscConfig+0x2ea>
 8005b1c:	4b64      	ldr	r3, [pc, #400]	@ (8005cb0 <HAL_RCC_OscConfig+0x470>)
 8005b1e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005b20:	4a63      	ldr	r2, [pc, #396]	@ (8005cb0 <HAL_RCC_OscConfig+0x470>)
 8005b22:	f043 0301 	orr.w	r3, r3, #1
 8005b26:	6713      	str	r3, [r2, #112]	@ 0x70
 8005b28:	e01c      	b.n	8005b64 <HAL_RCC_OscConfig+0x324>
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	689b      	ldr	r3, [r3, #8]
 8005b2e:	2b05      	cmp	r3, #5
 8005b30:	d10c      	bne.n	8005b4c <HAL_RCC_OscConfig+0x30c>
 8005b32:	4b5f      	ldr	r3, [pc, #380]	@ (8005cb0 <HAL_RCC_OscConfig+0x470>)
 8005b34:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005b36:	4a5e      	ldr	r2, [pc, #376]	@ (8005cb0 <HAL_RCC_OscConfig+0x470>)
 8005b38:	f043 0304 	orr.w	r3, r3, #4
 8005b3c:	6713      	str	r3, [r2, #112]	@ 0x70
 8005b3e:	4b5c      	ldr	r3, [pc, #368]	@ (8005cb0 <HAL_RCC_OscConfig+0x470>)
 8005b40:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005b42:	4a5b      	ldr	r2, [pc, #364]	@ (8005cb0 <HAL_RCC_OscConfig+0x470>)
 8005b44:	f043 0301 	orr.w	r3, r3, #1
 8005b48:	6713      	str	r3, [r2, #112]	@ 0x70
 8005b4a:	e00b      	b.n	8005b64 <HAL_RCC_OscConfig+0x324>
 8005b4c:	4b58      	ldr	r3, [pc, #352]	@ (8005cb0 <HAL_RCC_OscConfig+0x470>)
 8005b4e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005b50:	4a57      	ldr	r2, [pc, #348]	@ (8005cb0 <HAL_RCC_OscConfig+0x470>)
 8005b52:	f023 0301 	bic.w	r3, r3, #1
 8005b56:	6713      	str	r3, [r2, #112]	@ 0x70
 8005b58:	4b55      	ldr	r3, [pc, #340]	@ (8005cb0 <HAL_RCC_OscConfig+0x470>)
 8005b5a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005b5c:	4a54      	ldr	r2, [pc, #336]	@ (8005cb0 <HAL_RCC_OscConfig+0x470>)
 8005b5e:	f023 0304 	bic.w	r3, r3, #4
 8005b62:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	689b      	ldr	r3, [r3, #8]
 8005b68:	2b00      	cmp	r3, #0
 8005b6a:	d015      	beq.n	8005b98 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005b6c:	f7fd fee6 	bl	800393c <HAL_GetTick>
 8005b70:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005b72:	e00a      	b.n	8005b8a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005b74:	f7fd fee2 	bl	800393c <HAL_GetTick>
 8005b78:	4602      	mov	r2, r0
 8005b7a:	693b      	ldr	r3, [r7, #16]
 8005b7c:	1ad3      	subs	r3, r2, r3
 8005b7e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005b82:	4293      	cmp	r3, r2
 8005b84:	d901      	bls.n	8005b8a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8005b86:	2303      	movs	r3, #3
 8005b88:	e0cb      	b.n	8005d22 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005b8a:	4b49      	ldr	r3, [pc, #292]	@ (8005cb0 <HAL_RCC_OscConfig+0x470>)
 8005b8c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005b8e:	f003 0302 	and.w	r3, r3, #2
 8005b92:	2b00      	cmp	r3, #0
 8005b94:	d0ee      	beq.n	8005b74 <HAL_RCC_OscConfig+0x334>
 8005b96:	e014      	b.n	8005bc2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005b98:	f7fd fed0 	bl	800393c <HAL_GetTick>
 8005b9c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005b9e:	e00a      	b.n	8005bb6 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005ba0:	f7fd fecc 	bl	800393c <HAL_GetTick>
 8005ba4:	4602      	mov	r2, r0
 8005ba6:	693b      	ldr	r3, [r7, #16]
 8005ba8:	1ad3      	subs	r3, r2, r3
 8005baa:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005bae:	4293      	cmp	r3, r2
 8005bb0:	d901      	bls.n	8005bb6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8005bb2:	2303      	movs	r3, #3
 8005bb4:	e0b5      	b.n	8005d22 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005bb6:	4b3e      	ldr	r3, [pc, #248]	@ (8005cb0 <HAL_RCC_OscConfig+0x470>)
 8005bb8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005bba:	f003 0302 	and.w	r3, r3, #2
 8005bbe:	2b00      	cmp	r3, #0
 8005bc0:	d1ee      	bne.n	8005ba0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005bc2:	7dfb      	ldrb	r3, [r7, #23]
 8005bc4:	2b01      	cmp	r3, #1
 8005bc6:	d105      	bne.n	8005bd4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005bc8:	4b39      	ldr	r3, [pc, #228]	@ (8005cb0 <HAL_RCC_OscConfig+0x470>)
 8005bca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005bcc:	4a38      	ldr	r2, [pc, #224]	@ (8005cb0 <HAL_RCC_OscConfig+0x470>)
 8005bce:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005bd2:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	699b      	ldr	r3, [r3, #24]
 8005bd8:	2b00      	cmp	r3, #0
 8005bda:	f000 80a1 	beq.w	8005d20 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005bde:	4b34      	ldr	r3, [pc, #208]	@ (8005cb0 <HAL_RCC_OscConfig+0x470>)
 8005be0:	689b      	ldr	r3, [r3, #8]
 8005be2:	f003 030c 	and.w	r3, r3, #12
 8005be6:	2b08      	cmp	r3, #8
 8005be8:	d05c      	beq.n	8005ca4 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	699b      	ldr	r3, [r3, #24]
 8005bee:	2b02      	cmp	r3, #2
 8005bf0:	d141      	bne.n	8005c76 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005bf2:	4b31      	ldr	r3, [pc, #196]	@ (8005cb8 <HAL_RCC_OscConfig+0x478>)
 8005bf4:	2200      	movs	r2, #0
 8005bf6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005bf8:	f7fd fea0 	bl	800393c <HAL_GetTick>
 8005bfc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005bfe:	e008      	b.n	8005c12 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005c00:	f7fd fe9c 	bl	800393c <HAL_GetTick>
 8005c04:	4602      	mov	r2, r0
 8005c06:	693b      	ldr	r3, [r7, #16]
 8005c08:	1ad3      	subs	r3, r2, r3
 8005c0a:	2b02      	cmp	r3, #2
 8005c0c:	d901      	bls.n	8005c12 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8005c0e:	2303      	movs	r3, #3
 8005c10:	e087      	b.n	8005d22 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005c12:	4b27      	ldr	r3, [pc, #156]	@ (8005cb0 <HAL_RCC_OscConfig+0x470>)
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	d1f0      	bne.n	8005c00 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	69da      	ldr	r2, [r3, #28]
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	6a1b      	ldr	r3, [r3, #32]
 8005c26:	431a      	orrs	r2, r3
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c2c:	019b      	lsls	r3, r3, #6
 8005c2e:	431a      	orrs	r2, r3
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c34:	085b      	lsrs	r3, r3, #1
 8005c36:	3b01      	subs	r3, #1
 8005c38:	041b      	lsls	r3, r3, #16
 8005c3a:	431a      	orrs	r2, r3
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c40:	061b      	lsls	r3, r3, #24
 8005c42:	491b      	ldr	r1, [pc, #108]	@ (8005cb0 <HAL_RCC_OscConfig+0x470>)
 8005c44:	4313      	orrs	r3, r2
 8005c46:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005c48:	4b1b      	ldr	r3, [pc, #108]	@ (8005cb8 <HAL_RCC_OscConfig+0x478>)
 8005c4a:	2201      	movs	r2, #1
 8005c4c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005c4e:	f7fd fe75 	bl	800393c <HAL_GetTick>
 8005c52:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005c54:	e008      	b.n	8005c68 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005c56:	f7fd fe71 	bl	800393c <HAL_GetTick>
 8005c5a:	4602      	mov	r2, r0
 8005c5c:	693b      	ldr	r3, [r7, #16]
 8005c5e:	1ad3      	subs	r3, r2, r3
 8005c60:	2b02      	cmp	r3, #2
 8005c62:	d901      	bls.n	8005c68 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005c64:	2303      	movs	r3, #3
 8005c66:	e05c      	b.n	8005d22 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005c68:	4b11      	ldr	r3, [pc, #68]	@ (8005cb0 <HAL_RCC_OscConfig+0x470>)
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005c70:	2b00      	cmp	r3, #0
 8005c72:	d0f0      	beq.n	8005c56 <HAL_RCC_OscConfig+0x416>
 8005c74:	e054      	b.n	8005d20 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005c76:	4b10      	ldr	r3, [pc, #64]	@ (8005cb8 <HAL_RCC_OscConfig+0x478>)
 8005c78:	2200      	movs	r2, #0
 8005c7a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005c7c:	f7fd fe5e 	bl	800393c <HAL_GetTick>
 8005c80:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005c82:	e008      	b.n	8005c96 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005c84:	f7fd fe5a 	bl	800393c <HAL_GetTick>
 8005c88:	4602      	mov	r2, r0
 8005c8a:	693b      	ldr	r3, [r7, #16]
 8005c8c:	1ad3      	subs	r3, r2, r3
 8005c8e:	2b02      	cmp	r3, #2
 8005c90:	d901      	bls.n	8005c96 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8005c92:	2303      	movs	r3, #3
 8005c94:	e045      	b.n	8005d22 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005c96:	4b06      	ldr	r3, [pc, #24]	@ (8005cb0 <HAL_RCC_OscConfig+0x470>)
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	d1f0      	bne.n	8005c84 <HAL_RCC_OscConfig+0x444>
 8005ca2:	e03d      	b.n	8005d20 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	699b      	ldr	r3, [r3, #24]
 8005ca8:	2b01      	cmp	r3, #1
 8005caa:	d107      	bne.n	8005cbc <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005cac:	2301      	movs	r3, #1
 8005cae:	e038      	b.n	8005d22 <HAL_RCC_OscConfig+0x4e2>
 8005cb0:	40023800 	.word	0x40023800
 8005cb4:	40007000 	.word	0x40007000
 8005cb8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005cbc:	4b1b      	ldr	r3, [pc, #108]	@ (8005d2c <HAL_RCC_OscConfig+0x4ec>)
 8005cbe:	685b      	ldr	r3, [r3, #4]
 8005cc0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	699b      	ldr	r3, [r3, #24]
 8005cc6:	2b01      	cmp	r3, #1
 8005cc8:	d028      	beq.n	8005d1c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005cd4:	429a      	cmp	r2, r3
 8005cd6:	d121      	bne.n	8005d1c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005ce2:	429a      	cmp	r2, r3
 8005ce4:	d11a      	bne.n	8005d1c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005ce6:	68fa      	ldr	r2, [r7, #12]
 8005ce8:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8005cec:	4013      	ands	r3, r2
 8005cee:	687a      	ldr	r2, [r7, #4]
 8005cf0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005cf2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005cf4:	4293      	cmp	r3, r2
 8005cf6:	d111      	bne.n	8005d1c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d02:	085b      	lsrs	r3, r3, #1
 8005d04:	3b01      	subs	r3, #1
 8005d06:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005d08:	429a      	cmp	r2, r3
 8005d0a:	d107      	bne.n	8005d1c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d16:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005d18:	429a      	cmp	r2, r3
 8005d1a:	d001      	beq.n	8005d20 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8005d1c:	2301      	movs	r3, #1
 8005d1e:	e000      	b.n	8005d22 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005d20:	2300      	movs	r3, #0
}
 8005d22:	4618      	mov	r0, r3
 8005d24:	3718      	adds	r7, #24
 8005d26:	46bd      	mov	sp, r7
 8005d28:	bd80      	pop	{r7, pc}
 8005d2a:	bf00      	nop
 8005d2c:	40023800 	.word	0x40023800

08005d30 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005d30:	b580      	push	{r7, lr}
 8005d32:	b084      	sub	sp, #16
 8005d34:	af00      	add	r7, sp, #0
 8005d36:	6078      	str	r0, [r7, #4]
 8005d38:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	2b00      	cmp	r3, #0
 8005d3e:	d101      	bne.n	8005d44 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005d40:	2301      	movs	r3, #1
 8005d42:	e0cc      	b.n	8005ede <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005d44:	4b68      	ldr	r3, [pc, #416]	@ (8005ee8 <HAL_RCC_ClockConfig+0x1b8>)
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	f003 0307 	and.w	r3, r3, #7
 8005d4c:	683a      	ldr	r2, [r7, #0]
 8005d4e:	429a      	cmp	r2, r3
 8005d50:	d90c      	bls.n	8005d6c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005d52:	4b65      	ldr	r3, [pc, #404]	@ (8005ee8 <HAL_RCC_ClockConfig+0x1b8>)
 8005d54:	683a      	ldr	r2, [r7, #0]
 8005d56:	b2d2      	uxtb	r2, r2
 8005d58:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005d5a:	4b63      	ldr	r3, [pc, #396]	@ (8005ee8 <HAL_RCC_ClockConfig+0x1b8>)
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	f003 0307 	and.w	r3, r3, #7
 8005d62:	683a      	ldr	r2, [r7, #0]
 8005d64:	429a      	cmp	r2, r3
 8005d66:	d001      	beq.n	8005d6c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005d68:	2301      	movs	r3, #1
 8005d6a:	e0b8      	b.n	8005ede <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	f003 0302 	and.w	r3, r3, #2
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	d020      	beq.n	8005dba <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	f003 0304 	and.w	r3, r3, #4
 8005d80:	2b00      	cmp	r3, #0
 8005d82:	d005      	beq.n	8005d90 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005d84:	4b59      	ldr	r3, [pc, #356]	@ (8005eec <HAL_RCC_ClockConfig+0x1bc>)
 8005d86:	689b      	ldr	r3, [r3, #8]
 8005d88:	4a58      	ldr	r2, [pc, #352]	@ (8005eec <HAL_RCC_ClockConfig+0x1bc>)
 8005d8a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8005d8e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	f003 0308 	and.w	r3, r3, #8
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	d005      	beq.n	8005da8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005d9c:	4b53      	ldr	r3, [pc, #332]	@ (8005eec <HAL_RCC_ClockConfig+0x1bc>)
 8005d9e:	689b      	ldr	r3, [r3, #8]
 8005da0:	4a52      	ldr	r2, [pc, #328]	@ (8005eec <HAL_RCC_ClockConfig+0x1bc>)
 8005da2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8005da6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005da8:	4b50      	ldr	r3, [pc, #320]	@ (8005eec <HAL_RCC_ClockConfig+0x1bc>)
 8005daa:	689b      	ldr	r3, [r3, #8]
 8005dac:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	689b      	ldr	r3, [r3, #8]
 8005db4:	494d      	ldr	r1, [pc, #308]	@ (8005eec <HAL_RCC_ClockConfig+0x1bc>)
 8005db6:	4313      	orrs	r3, r2
 8005db8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	f003 0301 	and.w	r3, r3, #1
 8005dc2:	2b00      	cmp	r3, #0
 8005dc4:	d044      	beq.n	8005e50 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	685b      	ldr	r3, [r3, #4]
 8005dca:	2b01      	cmp	r3, #1
 8005dcc:	d107      	bne.n	8005dde <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005dce:	4b47      	ldr	r3, [pc, #284]	@ (8005eec <HAL_RCC_ClockConfig+0x1bc>)
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005dd6:	2b00      	cmp	r3, #0
 8005dd8:	d119      	bne.n	8005e0e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005dda:	2301      	movs	r3, #1
 8005ddc:	e07f      	b.n	8005ede <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	685b      	ldr	r3, [r3, #4]
 8005de2:	2b02      	cmp	r3, #2
 8005de4:	d003      	beq.n	8005dee <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005dea:	2b03      	cmp	r3, #3
 8005dec:	d107      	bne.n	8005dfe <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005dee:	4b3f      	ldr	r3, [pc, #252]	@ (8005eec <HAL_RCC_ClockConfig+0x1bc>)
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	d109      	bne.n	8005e0e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005dfa:	2301      	movs	r3, #1
 8005dfc:	e06f      	b.n	8005ede <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005dfe:	4b3b      	ldr	r3, [pc, #236]	@ (8005eec <HAL_RCC_ClockConfig+0x1bc>)
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	f003 0302 	and.w	r3, r3, #2
 8005e06:	2b00      	cmp	r3, #0
 8005e08:	d101      	bne.n	8005e0e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005e0a:	2301      	movs	r3, #1
 8005e0c:	e067      	b.n	8005ede <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005e0e:	4b37      	ldr	r3, [pc, #220]	@ (8005eec <HAL_RCC_ClockConfig+0x1bc>)
 8005e10:	689b      	ldr	r3, [r3, #8]
 8005e12:	f023 0203 	bic.w	r2, r3, #3
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	685b      	ldr	r3, [r3, #4]
 8005e1a:	4934      	ldr	r1, [pc, #208]	@ (8005eec <HAL_RCC_ClockConfig+0x1bc>)
 8005e1c:	4313      	orrs	r3, r2
 8005e1e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005e20:	f7fd fd8c 	bl	800393c <HAL_GetTick>
 8005e24:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005e26:	e00a      	b.n	8005e3e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005e28:	f7fd fd88 	bl	800393c <HAL_GetTick>
 8005e2c:	4602      	mov	r2, r0
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	1ad3      	subs	r3, r2, r3
 8005e32:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005e36:	4293      	cmp	r3, r2
 8005e38:	d901      	bls.n	8005e3e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005e3a:	2303      	movs	r3, #3
 8005e3c:	e04f      	b.n	8005ede <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005e3e:	4b2b      	ldr	r3, [pc, #172]	@ (8005eec <HAL_RCC_ClockConfig+0x1bc>)
 8005e40:	689b      	ldr	r3, [r3, #8]
 8005e42:	f003 020c 	and.w	r2, r3, #12
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	685b      	ldr	r3, [r3, #4]
 8005e4a:	009b      	lsls	r3, r3, #2
 8005e4c:	429a      	cmp	r2, r3
 8005e4e:	d1eb      	bne.n	8005e28 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005e50:	4b25      	ldr	r3, [pc, #148]	@ (8005ee8 <HAL_RCC_ClockConfig+0x1b8>)
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	f003 0307 	and.w	r3, r3, #7
 8005e58:	683a      	ldr	r2, [r7, #0]
 8005e5a:	429a      	cmp	r2, r3
 8005e5c:	d20c      	bcs.n	8005e78 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005e5e:	4b22      	ldr	r3, [pc, #136]	@ (8005ee8 <HAL_RCC_ClockConfig+0x1b8>)
 8005e60:	683a      	ldr	r2, [r7, #0]
 8005e62:	b2d2      	uxtb	r2, r2
 8005e64:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005e66:	4b20      	ldr	r3, [pc, #128]	@ (8005ee8 <HAL_RCC_ClockConfig+0x1b8>)
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	f003 0307 	and.w	r3, r3, #7
 8005e6e:	683a      	ldr	r2, [r7, #0]
 8005e70:	429a      	cmp	r2, r3
 8005e72:	d001      	beq.n	8005e78 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005e74:	2301      	movs	r3, #1
 8005e76:	e032      	b.n	8005ede <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	f003 0304 	and.w	r3, r3, #4
 8005e80:	2b00      	cmp	r3, #0
 8005e82:	d008      	beq.n	8005e96 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005e84:	4b19      	ldr	r3, [pc, #100]	@ (8005eec <HAL_RCC_ClockConfig+0x1bc>)
 8005e86:	689b      	ldr	r3, [r3, #8]
 8005e88:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	68db      	ldr	r3, [r3, #12]
 8005e90:	4916      	ldr	r1, [pc, #88]	@ (8005eec <HAL_RCC_ClockConfig+0x1bc>)
 8005e92:	4313      	orrs	r3, r2
 8005e94:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	f003 0308 	and.w	r3, r3, #8
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	d009      	beq.n	8005eb6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005ea2:	4b12      	ldr	r3, [pc, #72]	@ (8005eec <HAL_RCC_ClockConfig+0x1bc>)
 8005ea4:	689b      	ldr	r3, [r3, #8]
 8005ea6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	691b      	ldr	r3, [r3, #16]
 8005eae:	00db      	lsls	r3, r3, #3
 8005eb0:	490e      	ldr	r1, [pc, #56]	@ (8005eec <HAL_RCC_ClockConfig+0x1bc>)
 8005eb2:	4313      	orrs	r3, r2
 8005eb4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005eb6:	f000 f821 	bl	8005efc <HAL_RCC_GetSysClockFreq>
 8005eba:	4602      	mov	r2, r0
 8005ebc:	4b0b      	ldr	r3, [pc, #44]	@ (8005eec <HAL_RCC_ClockConfig+0x1bc>)
 8005ebe:	689b      	ldr	r3, [r3, #8]
 8005ec0:	091b      	lsrs	r3, r3, #4
 8005ec2:	f003 030f 	and.w	r3, r3, #15
 8005ec6:	490a      	ldr	r1, [pc, #40]	@ (8005ef0 <HAL_RCC_ClockConfig+0x1c0>)
 8005ec8:	5ccb      	ldrb	r3, [r1, r3]
 8005eca:	fa22 f303 	lsr.w	r3, r2, r3
 8005ece:	4a09      	ldr	r2, [pc, #36]	@ (8005ef4 <HAL_RCC_ClockConfig+0x1c4>)
 8005ed0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8005ed2:	4b09      	ldr	r3, [pc, #36]	@ (8005ef8 <HAL_RCC_ClockConfig+0x1c8>)
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	4618      	mov	r0, r3
 8005ed8:	f7fd fcec 	bl	80038b4 <HAL_InitTick>

  return HAL_OK;
 8005edc:	2300      	movs	r3, #0
}
 8005ede:	4618      	mov	r0, r3
 8005ee0:	3710      	adds	r7, #16
 8005ee2:	46bd      	mov	sp, r7
 8005ee4:	bd80      	pop	{r7, pc}
 8005ee6:	bf00      	nop
 8005ee8:	40023c00 	.word	0x40023c00
 8005eec:	40023800 	.word	0x40023800
 8005ef0:	0800c95c 	.word	0x0800c95c
 8005ef4:	20000008 	.word	0x20000008
 8005ef8:	2000000c 	.word	0x2000000c

08005efc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005efc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005f00:	b094      	sub	sp, #80	@ 0x50
 8005f02:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8005f04:	2300      	movs	r3, #0
 8005f06:	647b      	str	r3, [r7, #68]	@ 0x44
 8005f08:	2300      	movs	r3, #0
 8005f0a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005f0c:	2300      	movs	r3, #0
 8005f0e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8005f10:	2300      	movs	r3, #0
 8005f12:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005f14:	4b79      	ldr	r3, [pc, #484]	@ (80060fc <HAL_RCC_GetSysClockFreq+0x200>)
 8005f16:	689b      	ldr	r3, [r3, #8]
 8005f18:	f003 030c 	and.w	r3, r3, #12
 8005f1c:	2b08      	cmp	r3, #8
 8005f1e:	d00d      	beq.n	8005f3c <HAL_RCC_GetSysClockFreq+0x40>
 8005f20:	2b08      	cmp	r3, #8
 8005f22:	f200 80e1 	bhi.w	80060e8 <HAL_RCC_GetSysClockFreq+0x1ec>
 8005f26:	2b00      	cmp	r3, #0
 8005f28:	d002      	beq.n	8005f30 <HAL_RCC_GetSysClockFreq+0x34>
 8005f2a:	2b04      	cmp	r3, #4
 8005f2c:	d003      	beq.n	8005f36 <HAL_RCC_GetSysClockFreq+0x3a>
 8005f2e:	e0db      	b.n	80060e8 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005f30:	4b73      	ldr	r3, [pc, #460]	@ (8006100 <HAL_RCC_GetSysClockFreq+0x204>)
 8005f32:	64bb      	str	r3, [r7, #72]	@ 0x48
       break;
 8005f34:	e0db      	b.n	80060ee <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005f36:	4b73      	ldr	r3, [pc, #460]	@ (8006104 <HAL_RCC_GetSysClockFreq+0x208>)
 8005f38:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005f3a:	e0d8      	b.n	80060ee <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005f3c:	4b6f      	ldr	r3, [pc, #444]	@ (80060fc <HAL_RCC_GetSysClockFreq+0x200>)
 8005f3e:	685b      	ldr	r3, [r3, #4]
 8005f40:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005f44:	647b      	str	r3, [r7, #68]	@ 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005f46:	4b6d      	ldr	r3, [pc, #436]	@ (80060fc <HAL_RCC_GetSysClockFreq+0x200>)
 8005f48:	685b      	ldr	r3, [r3, #4]
 8005f4a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005f4e:	2b00      	cmp	r3, #0
 8005f50:	d063      	beq.n	800601a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005f52:	4b6a      	ldr	r3, [pc, #424]	@ (80060fc <HAL_RCC_GetSysClockFreq+0x200>)
 8005f54:	685b      	ldr	r3, [r3, #4]
 8005f56:	099b      	lsrs	r3, r3, #6
 8005f58:	2200      	movs	r2, #0
 8005f5a:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005f5c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8005f5e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f60:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005f64:	633b      	str	r3, [r7, #48]	@ 0x30
 8005f66:	2300      	movs	r3, #0
 8005f68:	637b      	str	r3, [r7, #52]	@ 0x34
 8005f6a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8005f6e:	4622      	mov	r2, r4
 8005f70:	462b      	mov	r3, r5
 8005f72:	f04f 0000 	mov.w	r0, #0
 8005f76:	f04f 0100 	mov.w	r1, #0
 8005f7a:	0159      	lsls	r1, r3, #5
 8005f7c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005f80:	0150      	lsls	r0, r2, #5
 8005f82:	4602      	mov	r2, r0
 8005f84:	460b      	mov	r3, r1
 8005f86:	4621      	mov	r1, r4
 8005f88:	1a51      	subs	r1, r2, r1
 8005f8a:	6139      	str	r1, [r7, #16]
 8005f8c:	4629      	mov	r1, r5
 8005f8e:	eb63 0301 	sbc.w	r3, r3, r1
 8005f92:	617b      	str	r3, [r7, #20]
 8005f94:	f04f 0200 	mov.w	r2, #0
 8005f98:	f04f 0300 	mov.w	r3, #0
 8005f9c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005fa0:	4659      	mov	r1, fp
 8005fa2:	018b      	lsls	r3, r1, #6
 8005fa4:	4651      	mov	r1, sl
 8005fa6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005faa:	4651      	mov	r1, sl
 8005fac:	018a      	lsls	r2, r1, #6
 8005fae:	4651      	mov	r1, sl
 8005fb0:	ebb2 0801 	subs.w	r8, r2, r1
 8005fb4:	4659      	mov	r1, fp
 8005fb6:	eb63 0901 	sbc.w	r9, r3, r1
 8005fba:	f04f 0200 	mov.w	r2, #0
 8005fbe:	f04f 0300 	mov.w	r3, #0
 8005fc2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005fc6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005fca:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005fce:	4690      	mov	r8, r2
 8005fd0:	4699      	mov	r9, r3
 8005fd2:	4623      	mov	r3, r4
 8005fd4:	eb18 0303 	adds.w	r3, r8, r3
 8005fd8:	60bb      	str	r3, [r7, #8]
 8005fda:	462b      	mov	r3, r5
 8005fdc:	eb49 0303 	adc.w	r3, r9, r3
 8005fe0:	60fb      	str	r3, [r7, #12]
 8005fe2:	f04f 0200 	mov.w	r2, #0
 8005fe6:	f04f 0300 	mov.w	r3, #0
 8005fea:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8005fee:	4629      	mov	r1, r5
 8005ff0:	024b      	lsls	r3, r1, #9
 8005ff2:	4621      	mov	r1, r4
 8005ff4:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8005ff8:	4621      	mov	r1, r4
 8005ffa:	024a      	lsls	r2, r1, #9
 8005ffc:	4610      	mov	r0, r2
 8005ffe:	4619      	mov	r1, r3
 8006000:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006002:	2200      	movs	r2, #0
 8006004:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006006:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006008:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800600c:	f7fa fd4e 	bl	8000aac <__aeabi_uldivmod>
 8006010:	4602      	mov	r2, r0
 8006012:	460b      	mov	r3, r1
 8006014:	4613      	mov	r3, r2
 8006016:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006018:	e058      	b.n	80060cc <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800601a:	4b38      	ldr	r3, [pc, #224]	@ (80060fc <HAL_RCC_GetSysClockFreq+0x200>)
 800601c:	685b      	ldr	r3, [r3, #4]
 800601e:	099b      	lsrs	r3, r3, #6
 8006020:	2200      	movs	r2, #0
 8006022:	4618      	mov	r0, r3
 8006024:	4611      	mov	r1, r2
 8006026:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800602a:	623b      	str	r3, [r7, #32]
 800602c:	2300      	movs	r3, #0
 800602e:	627b      	str	r3, [r7, #36]	@ 0x24
 8006030:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8006034:	4642      	mov	r2, r8
 8006036:	464b      	mov	r3, r9
 8006038:	f04f 0000 	mov.w	r0, #0
 800603c:	f04f 0100 	mov.w	r1, #0
 8006040:	0159      	lsls	r1, r3, #5
 8006042:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006046:	0150      	lsls	r0, r2, #5
 8006048:	4602      	mov	r2, r0
 800604a:	460b      	mov	r3, r1
 800604c:	4641      	mov	r1, r8
 800604e:	ebb2 0a01 	subs.w	sl, r2, r1
 8006052:	4649      	mov	r1, r9
 8006054:	eb63 0b01 	sbc.w	fp, r3, r1
 8006058:	f04f 0200 	mov.w	r2, #0
 800605c:	f04f 0300 	mov.w	r3, #0
 8006060:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8006064:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8006068:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800606c:	ebb2 040a 	subs.w	r4, r2, sl
 8006070:	eb63 050b 	sbc.w	r5, r3, fp
 8006074:	f04f 0200 	mov.w	r2, #0
 8006078:	f04f 0300 	mov.w	r3, #0
 800607c:	00eb      	lsls	r3, r5, #3
 800607e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006082:	00e2      	lsls	r2, r4, #3
 8006084:	4614      	mov	r4, r2
 8006086:	461d      	mov	r5, r3
 8006088:	4643      	mov	r3, r8
 800608a:	18e3      	adds	r3, r4, r3
 800608c:	603b      	str	r3, [r7, #0]
 800608e:	464b      	mov	r3, r9
 8006090:	eb45 0303 	adc.w	r3, r5, r3
 8006094:	607b      	str	r3, [r7, #4]
 8006096:	f04f 0200 	mov.w	r2, #0
 800609a:	f04f 0300 	mov.w	r3, #0
 800609e:	e9d7 4500 	ldrd	r4, r5, [r7]
 80060a2:	4629      	mov	r1, r5
 80060a4:	028b      	lsls	r3, r1, #10
 80060a6:	4621      	mov	r1, r4
 80060a8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80060ac:	4621      	mov	r1, r4
 80060ae:	028a      	lsls	r2, r1, #10
 80060b0:	4610      	mov	r0, r2
 80060b2:	4619      	mov	r1, r3
 80060b4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80060b6:	2200      	movs	r2, #0
 80060b8:	61bb      	str	r3, [r7, #24]
 80060ba:	61fa      	str	r2, [r7, #28]
 80060bc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80060c0:	f7fa fcf4 	bl	8000aac <__aeabi_uldivmod>
 80060c4:	4602      	mov	r2, r0
 80060c6:	460b      	mov	r3, r1
 80060c8:	4613      	mov	r3, r2
 80060ca:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80060cc:	4b0b      	ldr	r3, [pc, #44]	@ (80060fc <HAL_RCC_GetSysClockFreq+0x200>)
 80060ce:	685b      	ldr	r3, [r3, #4]
 80060d0:	0c1b      	lsrs	r3, r3, #16
 80060d2:	f003 0303 	and.w	r3, r3, #3
 80060d6:	3301      	adds	r3, #1
 80060d8:	005b      	lsls	r3, r3, #1
 80060da:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco/pllp;
 80060dc:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80060de:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80060e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80060e4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80060e6:	e002      	b.n	80060ee <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80060e8:	4b05      	ldr	r3, [pc, #20]	@ (8006100 <HAL_RCC_GetSysClockFreq+0x204>)
 80060ea:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80060ec:	bf00      	nop
    }
  }
  return sysclockfreq;
 80060ee:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80060f0:	4618      	mov	r0, r3
 80060f2:	3750      	adds	r7, #80	@ 0x50
 80060f4:	46bd      	mov	sp, r7
 80060f6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80060fa:	bf00      	nop
 80060fc:	40023800 	.word	0x40023800
 8006100:	00f42400 	.word	0x00f42400
 8006104:	007a1200 	.word	0x007a1200

08006108 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006108:	b480      	push	{r7}
 800610a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800610c:	4b03      	ldr	r3, [pc, #12]	@ (800611c <HAL_RCC_GetHCLKFreq+0x14>)
 800610e:	681b      	ldr	r3, [r3, #0]
}
 8006110:	4618      	mov	r0, r3
 8006112:	46bd      	mov	sp, r7
 8006114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006118:	4770      	bx	lr
 800611a:	bf00      	nop
 800611c:	20000008 	.word	0x20000008

08006120 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006120:	b580      	push	{r7, lr}
 8006122:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8006124:	f7ff fff0 	bl	8006108 <HAL_RCC_GetHCLKFreq>
 8006128:	4602      	mov	r2, r0
 800612a:	4b05      	ldr	r3, [pc, #20]	@ (8006140 <HAL_RCC_GetPCLK1Freq+0x20>)
 800612c:	689b      	ldr	r3, [r3, #8]
 800612e:	0a9b      	lsrs	r3, r3, #10
 8006130:	f003 0307 	and.w	r3, r3, #7
 8006134:	4903      	ldr	r1, [pc, #12]	@ (8006144 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006136:	5ccb      	ldrb	r3, [r1, r3]
 8006138:	fa22 f303 	lsr.w	r3, r2, r3
}
 800613c:	4618      	mov	r0, r3
 800613e:	bd80      	pop	{r7, pc}
 8006140:	40023800 	.word	0x40023800
 8006144:	0800c96c 	.word	0x0800c96c

08006148 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006148:	b580      	push	{r7, lr}
 800614a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800614c:	f7ff ffdc 	bl	8006108 <HAL_RCC_GetHCLKFreq>
 8006150:	4602      	mov	r2, r0
 8006152:	4b05      	ldr	r3, [pc, #20]	@ (8006168 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006154:	689b      	ldr	r3, [r3, #8]
 8006156:	0b5b      	lsrs	r3, r3, #13
 8006158:	f003 0307 	and.w	r3, r3, #7
 800615c:	4903      	ldr	r1, [pc, #12]	@ (800616c <HAL_RCC_GetPCLK2Freq+0x24>)
 800615e:	5ccb      	ldrb	r3, [r1, r3]
 8006160:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006164:	4618      	mov	r0, r3
 8006166:	bd80      	pop	{r7, pc}
 8006168:	40023800 	.word	0x40023800
 800616c:	0800c96c 	.word	0x0800c96c

08006170 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006170:	b580      	push	{r7, lr}
 8006172:	b082      	sub	sp, #8
 8006174:	af00      	add	r7, sp, #0
 8006176:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	2b00      	cmp	r3, #0
 800617c:	d101      	bne.n	8006182 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800617e:	2301      	movs	r3, #1
 8006180:	e07b      	b.n	800627a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006186:	2b00      	cmp	r3, #0
 8006188:	d108      	bne.n	800619c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	685b      	ldr	r3, [r3, #4]
 800618e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006192:	d009      	beq.n	80061a8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	2200      	movs	r2, #0
 8006198:	61da      	str	r2, [r3, #28]
 800619a:	e005      	b.n	80061a8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	2200      	movs	r2, #0
 80061a0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	2200      	movs	r2, #0
 80061a6:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	2200      	movs	r2, #0
 80061ac:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80061b4:	b2db      	uxtb	r3, r3
 80061b6:	2b00      	cmp	r3, #0
 80061b8:	d106      	bne.n	80061c8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	2200      	movs	r2, #0
 80061be:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80061c2:	6878      	ldr	r0, [r7, #4]
 80061c4:	f7fd f848 	bl	8003258 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	2202      	movs	r2, #2
 80061cc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	681a      	ldr	r2, [r3, #0]
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80061de:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	685b      	ldr	r3, [r3, #4]
 80061e4:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	689b      	ldr	r3, [r3, #8]
 80061ec:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80061f0:	431a      	orrs	r2, r3
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	68db      	ldr	r3, [r3, #12]
 80061f6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80061fa:	431a      	orrs	r2, r3
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	691b      	ldr	r3, [r3, #16]
 8006200:	f003 0302 	and.w	r3, r3, #2
 8006204:	431a      	orrs	r2, r3
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	695b      	ldr	r3, [r3, #20]
 800620a:	f003 0301 	and.w	r3, r3, #1
 800620e:	431a      	orrs	r2, r3
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	699b      	ldr	r3, [r3, #24]
 8006214:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006218:	431a      	orrs	r2, r3
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	69db      	ldr	r3, [r3, #28]
 800621e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006222:	431a      	orrs	r2, r3
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	6a1b      	ldr	r3, [r3, #32]
 8006228:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800622c:	ea42 0103 	orr.w	r1, r2, r3
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006234:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	430a      	orrs	r2, r1
 800623e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	699b      	ldr	r3, [r3, #24]
 8006244:	0c1b      	lsrs	r3, r3, #16
 8006246:	f003 0104 	and.w	r1, r3, #4
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800624e:	f003 0210 	and.w	r2, r3, #16
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	430a      	orrs	r2, r1
 8006258:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	69da      	ldr	r2, [r3, #28]
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006268:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	2200      	movs	r2, #0
 800626e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	2201      	movs	r2, #1
 8006274:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8006278:	2300      	movs	r3, #0
}
 800627a:	4618      	mov	r0, r3
 800627c:	3708      	adds	r7, #8
 800627e:	46bd      	mov	sp, r7
 8006280:	bd80      	pop	{r7, pc}

08006282 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006282:	b580      	push	{r7, lr}
 8006284:	b088      	sub	sp, #32
 8006286:	af00      	add	r7, sp, #0
 8006288:	60f8      	str	r0, [r7, #12]
 800628a:	60b9      	str	r1, [r7, #8]
 800628c:	603b      	str	r3, [r7, #0]
 800628e:	4613      	mov	r3, r2
 8006290:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006292:	2300      	movs	r3, #0
 8006294:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006296:	68fb      	ldr	r3, [r7, #12]
 8006298:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800629c:	2b01      	cmp	r3, #1
 800629e:	d101      	bne.n	80062a4 <HAL_SPI_Transmit+0x22>
 80062a0:	2302      	movs	r3, #2
 80062a2:	e126      	b.n	80064f2 <HAL_SPI_Transmit+0x270>
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	2201      	movs	r2, #1
 80062a8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80062ac:	f7fd fb46 	bl	800393c <HAL_GetTick>
 80062b0:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80062b2:	88fb      	ldrh	r3, [r7, #6]
 80062b4:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80062b6:	68fb      	ldr	r3, [r7, #12]
 80062b8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80062bc:	b2db      	uxtb	r3, r3
 80062be:	2b01      	cmp	r3, #1
 80062c0:	d002      	beq.n	80062c8 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80062c2:	2302      	movs	r3, #2
 80062c4:	77fb      	strb	r3, [r7, #31]
    goto error;
 80062c6:	e10b      	b.n	80064e0 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 80062c8:	68bb      	ldr	r3, [r7, #8]
 80062ca:	2b00      	cmp	r3, #0
 80062cc:	d002      	beq.n	80062d4 <HAL_SPI_Transmit+0x52>
 80062ce:	88fb      	ldrh	r3, [r7, #6]
 80062d0:	2b00      	cmp	r3, #0
 80062d2:	d102      	bne.n	80062da <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80062d4:	2301      	movs	r3, #1
 80062d6:	77fb      	strb	r3, [r7, #31]
    goto error;
 80062d8:	e102      	b.n	80064e0 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	2203      	movs	r2, #3
 80062de:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80062e2:	68fb      	ldr	r3, [r7, #12]
 80062e4:	2200      	movs	r2, #0
 80062e6:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80062e8:	68fb      	ldr	r3, [r7, #12]
 80062ea:	68ba      	ldr	r2, [r7, #8]
 80062ec:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	88fa      	ldrh	r2, [r7, #6]
 80062f2:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80062f4:	68fb      	ldr	r3, [r7, #12]
 80062f6:	88fa      	ldrh	r2, [r7, #6]
 80062f8:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80062fa:	68fb      	ldr	r3, [r7, #12]
 80062fc:	2200      	movs	r2, #0
 80062fe:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8006300:	68fb      	ldr	r3, [r7, #12]
 8006302:	2200      	movs	r2, #0
 8006304:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8006306:	68fb      	ldr	r3, [r7, #12]
 8006308:	2200      	movs	r2, #0
 800630a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	2200      	movs	r2, #0
 8006310:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	2200      	movs	r2, #0
 8006316:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006318:	68fb      	ldr	r3, [r7, #12]
 800631a:	689b      	ldr	r3, [r3, #8]
 800631c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006320:	d10f      	bne.n	8006342 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006322:	68fb      	ldr	r3, [r7, #12]
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	681a      	ldr	r2, [r3, #0]
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006330:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	681a      	ldr	r2, [r3, #0]
 8006338:	68fb      	ldr	r3, [r7, #12]
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006340:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006342:	68fb      	ldr	r3, [r7, #12]
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800634c:	2b40      	cmp	r3, #64	@ 0x40
 800634e:	d007      	beq.n	8006360 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	681a      	ldr	r2, [r3, #0]
 8006356:	68fb      	ldr	r3, [r7, #12]
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800635e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	68db      	ldr	r3, [r3, #12]
 8006364:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006368:	d14b      	bne.n	8006402 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800636a:	68fb      	ldr	r3, [r7, #12]
 800636c:	685b      	ldr	r3, [r3, #4]
 800636e:	2b00      	cmp	r3, #0
 8006370:	d002      	beq.n	8006378 <HAL_SPI_Transmit+0xf6>
 8006372:	8afb      	ldrh	r3, [r7, #22]
 8006374:	2b01      	cmp	r3, #1
 8006376:	d13e      	bne.n	80063f6 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006378:	68fb      	ldr	r3, [r7, #12]
 800637a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800637c:	881a      	ldrh	r2, [r3, #0]
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006384:	68fb      	ldr	r3, [r7, #12]
 8006386:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006388:	1c9a      	adds	r2, r3, #2
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800638e:	68fb      	ldr	r3, [r7, #12]
 8006390:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006392:	b29b      	uxth	r3, r3
 8006394:	3b01      	subs	r3, #1
 8006396:	b29a      	uxth	r2, r3
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800639c:	e02b      	b.n	80063f6 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	689b      	ldr	r3, [r3, #8]
 80063a4:	f003 0302 	and.w	r3, r3, #2
 80063a8:	2b02      	cmp	r3, #2
 80063aa:	d112      	bne.n	80063d2 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80063b0:	881a      	ldrh	r2, [r3, #0]
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80063bc:	1c9a      	adds	r2, r3, #2
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80063c2:	68fb      	ldr	r3, [r7, #12]
 80063c4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80063c6:	b29b      	uxth	r3, r3
 80063c8:	3b01      	subs	r3, #1
 80063ca:	b29a      	uxth	r2, r3
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	86da      	strh	r2, [r3, #54]	@ 0x36
 80063d0:	e011      	b.n	80063f6 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80063d2:	f7fd fab3 	bl	800393c <HAL_GetTick>
 80063d6:	4602      	mov	r2, r0
 80063d8:	69bb      	ldr	r3, [r7, #24]
 80063da:	1ad3      	subs	r3, r2, r3
 80063dc:	683a      	ldr	r2, [r7, #0]
 80063de:	429a      	cmp	r2, r3
 80063e0:	d803      	bhi.n	80063ea <HAL_SPI_Transmit+0x168>
 80063e2:	683b      	ldr	r3, [r7, #0]
 80063e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80063e8:	d102      	bne.n	80063f0 <HAL_SPI_Transmit+0x16e>
 80063ea:	683b      	ldr	r3, [r7, #0]
 80063ec:	2b00      	cmp	r3, #0
 80063ee:	d102      	bne.n	80063f6 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 80063f0:	2303      	movs	r3, #3
 80063f2:	77fb      	strb	r3, [r7, #31]
          goto error;
 80063f4:	e074      	b.n	80064e0 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80063f6:	68fb      	ldr	r3, [r7, #12]
 80063f8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80063fa:	b29b      	uxth	r3, r3
 80063fc:	2b00      	cmp	r3, #0
 80063fe:	d1ce      	bne.n	800639e <HAL_SPI_Transmit+0x11c>
 8006400:	e04c      	b.n	800649c <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006402:	68fb      	ldr	r3, [r7, #12]
 8006404:	685b      	ldr	r3, [r3, #4]
 8006406:	2b00      	cmp	r3, #0
 8006408:	d002      	beq.n	8006410 <HAL_SPI_Transmit+0x18e>
 800640a:	8afb      	ldrh	r3, [r7, #22]
 800640c:	2b01      	cmp	r3, #1
 800640e:	d140      	bne.n	8006492 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	330c      	adds	r3, #12
 800641a:	7812      	ldrb	r2, [r2, #0]
 800641c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006422:	1c5a      	adds	r2, r3, #1
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800642c:	b29b      	uxth	r3, r3
 800642e:	3b01      	subs	r3, #1
 8006430:	b29a      	uxth	r2, r3
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8006436:	e02c      	b.n	8006492 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	689b      	ldr	r3, [r3, #8]
 800643e:	f003 0302 	and.w	r3, r3, #2
 8006442:	2b02      	cmp	r3, #2
 8006444:	d113      	bne.n	800646e <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006446:	68fb      	ldr	r3, [r7, #12]
 8006448:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800644a:	68fb      	ldr	r3, [r7, #12]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	330c      	adds	r3, #12
 8006450:	7812      	ldrb	r2, [r2, #0]
 8006452:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006458:	1c5a      	adds	r2, r3, #1
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006462:	b29b      	uxth	r3, r3
 8006464:	3b01      	subs	r3, #1
 8006466:	b29a      	uxth	r2, r3
 8006468:	68fb      	ldr	r3, [r7, #12]
 800646a:	86da      	strh	r2, [r3, #54]	@ 0x36
 800646c:	e011      	b.n	8006492 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800646e:	f7fd fa65 	bl	800393c <HAL_GetTick>
 8006472:	4602      	mov	r2, r0
 8006474:	69bb      	ldr	r3, [r7, #24]
 8006476:	1ad3      	subs	r3, r2, r3
 8006478:	683a      	ldr	r2, [r7, #0]
 800647a:	429a      	cmp	r2, r3
 800647c:	d803      	bhi.n	8006486 <HAL_SPI_Transmit+0x204>
 800647e:	683b      	ldr	r3, [r7, #0]
 8006480:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006484:	d102      	bne.n	800648c <HAL_SPI_Transmit+0x20a>
 8006486:	683b      	ldr	r3, [r7, #0]
 8006488:	2b00      	cmp	r3, #0
 800648a:	d102      	bne.n	8006492 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 800648c:	2303      	movs	r3, #3
 800648e:	77fb      	strb	r3, [r7, #31]
          goto error;
 8006490:	e026      	b.n	80064e0 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8006492:	68fb      	ldr	r3, [r7, #12]
 8006494:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006496:	b29b      	uxth	r3, r3
 8006498:	2b00      	cmp	r3, #0
 800649a:	d1cd      	bne.n	8006438 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800649c:	69ba      	ldr	r2, [r7, #24]
 800649e:	6839      	ldr	r1, [r7, #0]
 80064a0:	68f8      	ldr	r0, [r7, #12]
 80064a2:	f000 fbcb 	bl	8006c3c <SPI_EndRxTxTransaction>
 80064a6:	4603      	mov	r3, r0
 80064a8:	2b00      	cmp	r3, #0
 80064aa:	d002      	beq.n	80064b2 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	2220      	movs	r2, #32
 80064b0:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80064b2:	68fb      	ldr	r3, [r7, #12]
 80064b4:	689b      	ldr	r3, [r3, #8]
 80064b6:	2b00      	cmp	r3, #0
 80064b8:	d10a      	bne.n	80064d0 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80064ba:	2300      	movs	r3, #0
 80064bc:	613b      	str	r3, [r7, #16]
 80064be:	68fb      	ldr	r3, [r7, #12]
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	68db      	ldr	r3, [r3, #12]
 80064c4:	613b      	str	r3, [r7, #16]
 80064c6:	68fb      	ldr	r3, [r7, #12]
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	689b      	ldr	r3, [r3, #8]
 80064cc:	613b      	str	r3, [r7, #16]
 80064ce:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80064d0:	68fb      	ldr	r3, [r7, #12]
 80064d2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80064d4:	2b00      	cmp	r3, #0
 80064d6:	d002      	beq.n	80064de <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 80064d8:	2301      	movs	r3, #1
 80064da:	77fb      	strb	r3, [r7, #31]
 80064dc:	e000      	b.n	80064e0 <HAL_SPI_Transmit+0x25e>
  }

error:
 80064de:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	2201      	movs	r2, #1
 80064e4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	2200      	movs	r2, #0
 80064ec:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 80064f0:	7ffb      	ldrb	r3, [r7, #31]
}
 80064f2:	4618      	mov	r0, r3
 80064f4:	3720      	adds	r7, #32
 80064f6:	46bd      	mov	sp, r7
 80064f8:	bd80      	pop	{r7, pc}

080064fa <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80064fa:	b580      	push	{r7, lr}
 80064fc:	b088      	sub	sp, #32
 80064fe:	af02      	add	r7, sp, #8
 8006500:	60f8      	str	r0, [r7, #12]
 8006502:	60b9      	str	r1, [r7, #8]
 8006504:	603b      	str	r3, [r7, #0]
 8006506:	4613      	mov	r3, r2
 8006508:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800650a:	2300      	movs	r3, #0
 800650c:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	685b      	ldr	r3, [r3, #4]
 8006512:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006516:	d112      	bne.n	800653e <HAL_SPI_Receive+0x44>
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	689b      	ldr	r3, [r3, #8]
 800651c:	2b00      	cmp	r3, #0
 800651e:	d10e      	bne.n	800653e <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8006520:	68fb      	ldr	r3, [r7, #12]
 8006522:	2204      	movs	r2, #4
 8006524:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8006528:	88fa      	ldrh	r2, [r7, #6]
 800652a:	683b      	ldr	r3, [r7, #0]
 800652c:	9300      	str	r3, [sp, #0]
 800652e:	4613      	mov	r3, r2
 8006530:	68ba      	ldr	r2, [r7, #8]
 8006532:	68b9      	ldr	r1, [r7, #8]
 8006534:	68f8      	ldr	r0, [r7, #12]
 8006536:	f000 f8f1 	bl	800671c <HAL_SPI_TransmitReceive>
 800653a:	4603      	mov	r3, r0
 800653c:	e0ea      	b.n	8006714 <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8006544:	2b01      	cmp	r3, #1
 8006546:	d101      	bne.n	800654c <HAL_SPI_Receive+0x52>
 8006548:	2302      	movs	r3, #2
 800654a:	e0e3      	b.n	8006714 <HAL_SPI_Receive+0x21a>
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	2201      	movs	r2, #1
 8006550:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006554:	f7fd f9f2 	bl	800393c <HAL_GetTick>
 8006558:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006560:	b2db      	uxtb	r3, r3
 8006562:	2b01      	cmp	r3, #1
 8006564:	d002      	beq.n	800656c <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8006566:	2302      	movs	r3, #2
 8006568:	75fb      	strb	r3, [r7, #23]
    goto error;
 800656a:	e0ca      	b.n	8006702 <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 800656c:	68bb      	ldr	r3, [r7, #8]
 800656e:	2b00      	cmp	r3, #0
 8006570:	d002      	beq.n	8006578 <HAL_SPI_Receive+0x7e>
 8006572:	88fb      	ldrh	r3, [r7, #6]
 8006574:	2b00      	cmp	r3, #0
 8006576:	d102      	bne.n	800657e <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8006578:	2301      	movs	r3, #1
 800657a:	75fb      	strb	r3, [r7, #23]
    goto error;
 800657c:	e0c1      	b.n	8006702 <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	2204      	movs	r2, #4
 8006582:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	2200      	movs	r2, #0
 800658a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800658c:	68fb      	ldr	r3, [r7, #12]
 800658e:	68ba      	ldr	r2, [r7, #8]
 8006590:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	88fa      	ldrh	r2, [r7, #6]
 8006596:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	88fa      	ldrh	r2, [r7, #6]
 800659c:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800659e:	68fb      	ldr	r3, [r7, #12]
 80065a0:	2200      	movs	r2, #0
 80065a2:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	2200      	movs	r2, #0
 80065a8:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	2200      	movs	r2, #0
 80065ae:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	2200      	movs	r2, #0
 80065b4:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	2200      	movs	r2, #0
 80065ba:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	689b      	ldr	r3, [r3, #8]
 80065c0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80065c4:	d10f      	bne.n	80065e6 <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	681a      	ldr	r2, [r3, #0]
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80065d4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	681a      	ldr	r2, [r3, #0]
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80065e4:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80065e6:	68fb      	ldr	r3, [r7, #12]
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80065f0:	2b40      	cmp	r3, #64	@ 0x40
 80065f2:	d007      	beq.n	8006604 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80065f4:	68fb      	ldr	r3, [r7, #12]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	681a      	ldr	r2, [r3, #0]
 80065fa:	68fb      	ldr	r3, [r7, #12]
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006602:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8006604:	68fb      	ldr	r3, [r7, #12]
 8006606:	68db      	ldr	r3, [r3, #12]
 8006608:	2b00      	cmp	r3, #0
 800660a:	d162      	bne.n	80066d2 <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800660c:	e02e      	b.n	800666c <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	689b      	ldr	r3, [r3, #8]
 8006614:	f003 0301 	and.w	r3, r3, #1
 8006618:	2b01      	cmp	r3, #1
 800661a:	d115      	bne.n	8006648 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	f103 020c 	add.w	r2, r3, #12
 8006624:	68fb      	ldr	r3, [r7, #12]
 8006626:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006628:	7812      	ldrb	r2, [r2, #0]
 800662a:	b2d2      	uxtb	r2, r2
 800662c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800662e:	68fb      	ldr	r3, [r7, #12]
 8006630:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006632:	1c5a      	adds	r2, r3, #1
 8006634:	68fb      	ldr	r3, [r7, #12]
 8006636:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800663c:	b29b      	uxth	r3, r3
 800663e:	3b01      	subs	r3, #1
 8006640:	b29a      	uxth	r2, r3
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006646:	e011      	b.n	800666c <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006648:	f7fd f978 	bl	800393c <HAL_GetTick>
 800664c:	4602      	mov	r2, r0
 800664e:	693b      	ldr	r3, [r7, #16]
 8006650:	1ad3      	subs	r3, r2, r3
 8006652:	683a      	ldr	r2, [r7, #0]
 8006654:	429a      	cmp	r2, r3
 8006656:	d803      	bhi.n	8006660 <HAL_SPI_Receive+0x166>
 8006658:	683b      	ldr	r3, [r7, #0]
 800665a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800665e:	d102      	bne.n	8006666 <HAL_SPI_Receive+0x16c>
 8006660:	683b      	ldr	r3, [r7, #0]
 8006662:	2b00      	cmp	r3, #0
 8006664:	d102      	bne.n	800666c <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 8006666:	2303      	movs	r3, #3
 8006668:	75fb      	strb	r3, [r7, #23]
          goto error;
 800666a:	e04a      	b.n	8006702 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 800666c:	68fb      	ldr	r3, [r7, #12]
 800666e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006670:	b29b      	uxth	r3, r3
 8006672:	2b00      	cmp	r3, #0
 8006674:	d1cb      	bne.n	800660e <HAL_SPI_Receive+0x114>
 8006676:	e031      	b.n	80066dc <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	689b      	ldr	r3, [r3, #8]
 800667e:	f003 0301 	and.w	r3, r3, #1
 8006682:	2b01      	cmp	r3, #1
 8006684:	d113      	bne.n	80066ae <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	68da      	ldr	r2, [r3, #12]
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006690:	b292      	uxth	r2, r2
 8006692:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006698:	1c9a      	adds	r2, r3, #2
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800669e:	68fb      	ldr	r3, [r7, #12]
 80066a0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80066a2:	b29b      	uxth	r3, r3
 80066a4:	3b01      	subs	r3, #1
 80066a6:	b29a      	uxth	r2, r3
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80066ac:	e011      	b.n	80066d2 <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80066ae:	f7fd f945 	bl	800393c <HAL_GetTick>
 80066b2:	4602      	mov	r2, r0
 80066b4:	693b      	ldr	r3, [r7, #16]
 80066b6:	1ad3      	subs	r3, r2, r3
 80066b8:	683a      	ldr	r2, [r7, #0]
 80066ba:	429a      	cmp	r2, r3
 80066bc:	d803      	bhi.n	80066c6 <HAL_SPI_Receive+0x1cc>
 80066be:	683b      	ldr	r3, [r7, #0]
 80066c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80066c4:	d102      	bne.n	80066cc <HAL_SPI_Receive+0x1d2>
 80066c6:	683b      	ldr	r3, [r7, #0]
 80066c8:	2b00      	cmp	r3, #0
 80066ca:	d102      	bne.n	80066d2 <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 80066cc:	2303      	movs	r3, #3
 80066ce:	75fb      	strb	r3, [r7, #23]
          goto error;
 80066d0:	e017      	b.n	8006702 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 80066d2:	68fb      	ldr	r3, [r7, #12]
 80066d4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80066d6:	b29b      	uxth	r3, r3
 80066d8:	2b00      	cmp	r3, #0
 80066da:	d1cd      	bne.n	8006678 <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80066dc:	693a      	ldr	r2, [r7, #16]
 80066de:	6839      	ldr	r1, [r7, #0]
 80066e0:	68f8      	ldr	r0, [r7, #12]
 80066e2:	f000 fa45 	bl	8006b70 <SPI_EndRxTransaction>
 80066e6:	4603      	mov	r3, r0
 80066e8:	2b00      	cmp	r3, #0
 80066ea:	d002      	beq.n	80066f2 <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	2220      	movs	r2, #32
 80066f0:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80066f2:	68fb      	ldr	r3, [r7, #12]
 80066f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80066f6:	2b00      	cmp	r3, #0
 80066f8:	d002      	beq.n	8006700 <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 80066fa:	2301      	movs	r3, #1
 80066fc:	75fb      	strb	r3, [r7, #23]
 80066fe:	e000      	b.n	8006702 <HAL_SPI_Receive+0x208>
  }

error :
 8006700:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8006702:	68fb      	ldr	r3, [r7, #12]
 8006704:	2201      	movs	r2, #1
 8006706:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  __HAL_UNLOCK(hspi);
 800670a:	68fb      	ldr	r3, [r7, #12]
 800670c:	2200      	movs	r2, #0
 800670e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 8006712:	7dfb      	ldrb	r3, [r7, #23]
}
 8006714:	4618      	mov	r0, r3
 8006716:	3718      	adds	r7, #24
 8006718:	46bd      	mov	sp, r7
 800671a:	bd80      	pop	{r7, pc}

0800671c <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800671c:	b580      	push	{r7, lr}
 800671e:	b08c      	sub	sp, #48	@ 0x30
 8006720:	af00      	add	r7, sp, #0
 8006722:	60f8      	str	r0, [r7, #12]
 8006724:	60b9      	str	r1, [r7, #8]
 8006726:	607a      	str	r2, [r7, #4]
 8006728:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800672a:	2301      	movs	r3, #1
 800672c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800672e:	2300      	movs	r3, #0
 8006730:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800673a:	2b01      	cmp	r3, #1
 800673c:	d101      	bne.n	8006742 <HAL_SPI_TransmitReceive+0x26>
 800673e:	2302      	movs	r3, #2
 8006740:	e18a      	b.n	8006a58 <HAL_SPI_TransmitReceive+0x33c>
 8006742:	68fb      	ldr	r3, [r7, #12]
 8006744:	2201      	movs	r2, #1
 8006746:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800674a:	f7fd f8f7 	bl	800393c <HAL_GetTick>
 800674e:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006756:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  tmp_mode            = hspi->Init.Mode;
 800675a:	68fb      	ldr	r3, [r7, #12]
 800675c:	685b      	ldr	r3, [r3, #4]
 800675e:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8006760:	887b      	ldrh	r3, [r7, #2]
 8006762:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8006764:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8006768:	2b01      	cmp	r3, #1
 800676a:	d00f      	beq.n	800678c <HAL_SPI_TransmitReceive+0x70>
 800676c:	69fb      	ldr	r3, [r7, #28]
 800676e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006772:	d107      	bne.n	8006784 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	689b      	ldr	r3, [r3, #8]
 8006778:	2b00      	cmp	r3, #0
 800677a:	d103      	bne.n	8006784 <HAL_SPI_TransmitReceive+0x68>
 800677c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8006780:	2b04      	cmp	r3, #4
 8006782:	d003      	beq.n	800678c <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8006784:	2302      	movs	r3, #2
 8006786:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    goto error;
 800678a:	e15b      	b.n	8006a44 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800678c:	68bb      	ldr	r3, [r7, #8]
 800678e:	2b00      	cmp	r3, #0
 8006790:	d005      	beq.n	800679e <HAL_SPI_TransmitReceive+0x82>
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	2b00      	cmp	r3, #0
 8006796:	d002      	beq.n	800679e <HAL_SPI_TransmitReceive+0x82>
 8006798:	887b      	ldrh	r3, [r7, #2]
 800679a:	2b00      	cmp	r3, #0
 800679c:	d103      	bne.n	80067a6 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 800679e:	2301      	movs	r3, #1
 80067a0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    goto error;
 80067a4:	e14e      	b.n	8006a44 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80067a6:	68fb      	ldr	r3, [r7, #12]
 80067a8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80067ac:	b2db      	uxtb	r3, r3
 80067ae:	2b04      	cmp	r3, #4
 80067b0:	d003      	beq.n	80067ba <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80067b2:	68fb      	ldr	r3, [r7, #12]
 80067b4:	2205      	movs	r2, #5
 80067b6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80067ba:	68fb      	ldr	r3, [r7, #12]
 80067bc:	2200      	movs	r2, #0
 80067be:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80067c0:	68fb      	ldr	r3, [r7, #12]
 80067c2:	687a      	ldr	r2, [r7, #4]
 80067c4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 80067c6:	68fb      	ldr	r3, [r7, #12]
 80067c8:	887a      	ldrh	r2, [r7, #2]
 80067ca:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 80067cc:	68fb      	ldr	r3, [r7, #12]
 80067ce:	887a      	ldrh	r2, [r7, #2]
 80067d0:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80067d2:	68fb      	ldr	r3, [r7, #12]
 80067d4:	68ba      	ldr	r2, [r7, #8]
 80067d6:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	887a      	ldrh	r2, [r7, #2]
 80067dc:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	887a      	ldrh	r2, [r7, #2]
 80067e2:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	2200      	movs	r2, #0
 80067e8:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80067ea:	68fb      	ldr	r3, [r7, #12]
 80067ec:	2200      	movs	r2, #0
 80067ee:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80067fa:	2b40      	cmp	r3, #64	@ 0x40
 80067fc:	d007      	beq.n	800680e <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80067fe:	68fb      	ldr	r3, [r7, #12]
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	681a      	ldr	r2, [r3, #0]
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800680c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800680e:	68fb      	ldr	r3, [r7, #12]
 8006810:	68db      	ldr	r3, [r3, #12]
 8006812:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006816:	d178      	bne.n	800690a <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006818:	68fb      	ldr	r3, [r7, #12]
 800681a:	685b      	ldr	r3, [r3, #4]
 800681c:	2b00      	cmp	r3, #0
 800681e:	d002      	beq.n	8006826 <HAL_SPI_TransmitReceive+0x10a>
 8006820:	8b7b      	ldrh	r3, [r7, #26]
 8006822:	2b01      	cmp	r3, #1
 8006824:	d166      	bne.n	80068f4 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800682a:	881a      	ldrh	r2, [r3, #0]
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006832:	68fb      	ldr	r3, [r7, #12]
 8006834:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006836:	1c9a      	adds	r2, r3, #2
 8006838:	68fb      	ldr	r3, [r7, #12]
 800683a:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800683c:	68fb      	ldr	r3, [r7, #12]
 800683e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006840:	b29b      	uxth	r3, r3
 8006842:	3b01      	subs	r3, #1
 8006844:	b29a      	uxth	r2, r3
 8006846:	68fb      	ldr	r3, [r7, #12]
 8006848:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800684a:	e053      	b.n	80068f4 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	689b      	ldr	r3, [r3, #8]
 8006852:	f003 0302 	and.w	r3, r3, #2
 8006856:	2b02      	cmp	r3, #2
 8006858:	d11b      	bne.n	8006892 <HAL_SPI_TransmitReceive+0x176>
 800685a:	68fb      	ldr	r3, [r7, #12]
 800685c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800685e:	b29b      	uxth	r3, r3
 8006860:	2b00      	cmp	r3, #0
 8006862:	d016      	beq.n	8006892 <HAL_SPI_TransmitReceive+0x176>
 8006864:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006866:	2b01      	cmp	r3, #1
 8006868:	d113      	bne.n	8006892 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800686a:	68fb      	ldr	r3, [r7, #12]
 800686c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800686e:	881a      	ldrh	r2, [r3, #0]
 8006870:	68fb      	ldr	r3, [r7, #12]
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800687a:	1c9a      	adds	r2, r3, #2
 800687c:	68fb      	ldr	r3, [r7, #12]
 800687e:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8006880:	68fb      	ldr	r3, [r7, #12]
 8006882:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006884:	b29b      	uxth	r3, r3
 8006886:	3b01      	subs	r3, #1
 8006888:	b29a      	uxth	r2, r3
 800688a:	68fb      	ldr	r3, [r7, #12]
 800688c:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800688e:	2300      	movs	r3, #0
 8006890:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	689b      	ldr	r3, [r3, #8]
 8006898:	f003 0301 	and.w	r3, r3, #1
 800689c:	2b01      	cmp	r3, #1
 800689e:	d119      	bne.n	80068d4 <HAL_SPI_TransmitReceive+0x1b8>
 80068a0:	68fb      	ldr	r3, [r7, #12]
 80068a2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80068a4:	b29b      	uxth	r3, r3
 80068a6:	2b00      	cmp	r3, #0
 80068a8:	d014      	beq.n	80068d4 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80068aa:	68fb      	ldr	r3, [r7, #12]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	68da      	ldr	r2, [r3, #12]
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80068b4:	b292      	uxth	r2, r2
 80068b6:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80068b8:	68fb      	ldr	r3, [r7, #12]
 80068ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80068bc:	1c9a      	adds	r2, r3, #2
 80068be:	68fb      	ldr	r3, [r7, #12]
 80068c0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80068c6:	b29b      	uxth	r3, r3
 80068c8:	3b01      	subs	r3, #1
 80068ca:	b29a      	uxth	r2, r3
 80068cc:	68fb      	ldr	r3, [r7, #12]
 80068ce:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80068d0:	2301      	movs	r3, #1
 80068d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80068d4:	f7fd f832 	bl	800393c <HAL_GetTick>
 80068d8:	4602      	mov	r2, r0
 80068da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068dc:	1ad3      	subs	r3, r2, r3
 80068de:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80068e0:	429a      	cmp	r2, r3
 80068e2:	d807      	bhi.n	80068f4 <HAL_SPI_TransmitReceive+0x1d8>
 80068e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80068e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80068ea:	d003      	beq.n	80068f4 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 80068ec:	2303      	movs	r3, #3
 80068ee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        goto error;
 80068f2:	e0a7      	b.n	8006a44 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80068f4:	68fb      	ldr	r3, [r7, #12]
 80068f6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80068f8:	b29b      	uxth	r3, r3
 80068fa:	2b00      	cmp	r3, #0
 80068fc:	d1a6      	bne.n	800684c <HAL_SPI_TransmitReceive+0x130>
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006902:	b29b      	uxth	r3, r3
 8006904:	2b00      	cmp	r3, #0
 8006906:	d1a1      	bne.n	800684c <HAL_SPI_TransmitReceive+0x130>
 8006908:	e07c      	b.n	8006a04 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800690a:	68fb      	ldr	r3, [r7, #12]
 800690c:	685b      	ldr	r3, [r3, #4]
 800690e:	2b00      	cmp	r3, #0
 8006910:	d002      	beq.n	8006918 <HAL_SPI_TransmitReceive+0x1fc>
 8006912:	8b7b      	ldrh	r3, [r7, #26]
 8006914:	2b01      	cmp	r3, #1
 8006916:	d16b      	bne.n	80069f0 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006918:	68fb      	ldr	r3, [r7, #12]
 800691a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800691c:	68fb      	ldr	r3, [r7, #12]
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	330c      	adds	r3, #12
 8006922:	7812      	ldrb	r2, [r2, #0]
 8006924:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006926:	68fb      	ldr	r3, [r7, #12]
 8006928:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800692a:	1c5a      	adds	r2, r3, #1
 800692c:	68fb      	ldr	r3, [r7, #12]
 800692e:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8006930:	68fb      	ldr	r3, [r7, #12]
 8006932:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006934:	b29b      	uxth	r3, r3
 8006936:	3b01      	subs	r3, #1
 8006938:	b29a      	uxth	r2, r3
 800693a:	68fb      	ldr	r3, [r7, #12]
 800693c:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800693e:	e057      	b.n	80069f0 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006940:	68fb      	ldr	r3, [r7, #12]
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	689b      	ldr	r3, [r3, #8]
 8006946:	f003 0302 	and.w	r3, r3, #2
 800694a:	2b02      	cmp	r3, #2
 800694c:	d11c      	bne.n	8006988 <HAL_SPI_TransmitReceive+0x26c>
 800694e:	68fb      	ldr	r3, [r7, #12]
 8006950:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006952:	b29b      	uxth	r3, r3
 8006954:	2b00      	cmp	r3, #0
 8006956:	d017      	beq.n	8006988 <HAL_SPI_TransmitReceive+0x26c>
 8006958:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800695a:	2b01      	cmp	r3, #1
 800695c:	d114      	bne.n	8006988 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800695e:	68fb      	ldr	r3, [r7, #12]
 8006960:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006962:	68fb      	ldr	r3, [r7, #12]
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	330c      	adds	r3, #12
 8006968:	7812      	ldrb	r2, [r2, #0]
 800696a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800696c:	68fb      	ldr	r3, [r7, #12]
 800696e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006970:	1c5a      	adds	r2, r3, #1
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8006976:	68fb      	ldr	r3, [r7, #12]
 8006978:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800697a:	b29b      	uxth	r3, r3
 800697c:	3b01      	subs	r3, #1
 800697e:	b29a      	uxth	r2, r3
 8006980:	68fb      	ldr	r3, [r7, #12]
 8006982:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006984:	2300      	movs	r3, #0
 8006986:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006988:	68fb      	ldr	r3, [r7, #12]
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	689b      	ldr	r3, [r3, #8]
 800698e:	f003 0301 	and.w	r3, r3, #1
 8006992:	2b01      	cmp	r3, #1
 8006994:	d119      	bne.n	80069ca <HAL_SPI_TransmitReceive+0x2ae>
 8006996:	68fb      	ldr	r3, [r7, #12]
 8006998:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800699a:	b29b      	uxth	r3, r3
 800699c:	2b00      	cmp	r3, #0
 800699e:	d014      	beq.n	80069ca <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80069a0:	68fb      	ldr	r3, [r7, #12]
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	68da      	ldr	r2, [r3, #12]
 80069a6:	68fb      	ldr	r3, [r7, #12]
 80069a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80069aa:	b2d2      	uxtb	r2, r2
 80069ac:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80069ae:	68fb      	ldr	r3, [r7, #12]
 80069b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80069b2:	1c5a      	adds	r2, r3, #1
 80069b4:	68fb      	ldr	r3, [r7, #12]
 80069b6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80069b8:	68fb      	ldr	r3, [r7, #12]
 80069ba:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80069bc:	b29b      	uxth	r3, r3
 80069be:	3b01      	subs	r3, #1
 80069c0:	b29a      	uxth	r2, r3
 80069c2:	68fb      	ldr	r3, [r7, #12]
 80069c4:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80069c6:	2301      	movs	r3, #1
 80069c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80069ca:	f7fc ffb7 	bl	800393c <HAL_GetTick>
 80069ce:	4602      	mov	r2, r0
 80069d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069d2:	1ad3      	subs	r3, r2, r3
 80069d4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80069d6:	429a      	cmp	r2, r3
 80069d8:	d803      	bhi.n	80069e2 <HAL_SPI_TransmitReceive+0x2c6>
 80069da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80069dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80069e0:	d102      	bne.n	80069e8 <HAL_SPI_TransmitReceive+0x2cc>
 80069e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80069e4:	2b00      	cmp	r3, #0
 80069e6:	d103      	bne.n	80069f0 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 80069e8:	2303      	movs	r3, #3
 80069ea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        goto error;
 80069ee:	e029      	b.n	8006a44 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80069f0:	68fb      	ldr	r3, [r7, #12]
 80069f2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80069f4:	b29b      	uxth	r3, r3
 80069f6:	2b00      	cmp	r3, #0
 80069f8:	d1a2      	bne.n	8006940 <HAL_SPI_TransmitReceive+0x224>
 80069fa:	68fb      	ldr	r3, [r7, #12]
 80069fc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80069fe:	b29b      	uxth	r3, r3
 8006a00:	2b00      	cmp	r3, #0
 8006a02:	d19d      	bne.n	8006940 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006a04:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006a06:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8006a08:	68f8      	ldr	r0, [r7, #12]
 8006a0a:	f000 f917 	bl	8006c3c <SPI_EndRxTxTransaction>
 8006a0e:	4603      	mov	r3, r0
 8006a10:	2b00      	cmp	r3, #0
 8006a12:	d006      	beq.n	8006a22 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8006a14:	2301      	movs	r3, #1
 8006a16:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006a1a:	68fb      	ldr	r3, [r7, #12]
 8006a1c:	2220      	movs	r2, #32
 8006a1e:	655a      	str	r2, [r3, #84]	@ 0x54
    goto error;
 8006a20:	e010      	b.n	8006a44 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006a22:	68fb      	ldr	r3, [r7, #12]
 8006a24:	689b      	ldr	r3, [r3, #8]
 8006a26:	2b00      	cmp	r3, #0
 8006a28:	d10b      	bne.n	8006a42 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006a2a:	2300      	movs	r3, #0
 8006a2c:	617b      	str	r3, [r7, #20]
 8006a2e:	68fb      	ldr	r3, [r7, #12]
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	68db      	ldr	r3, [r3, #12]
 8006a34:	617b      	str	r3, [r7, #20]
 8006a36:	68fb      	ldr	r3, [r7, #12]
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	689b      	ldr	r3, [r3, #8]
 8006a3c:	617b      	str	r3, [r7, #20]
 8006a3e:	697b      	ldr	r3, [r7, #20]
 8006a40:	e000      	b.n	8006a44 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8006a42:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8006a44:	68fb      	ldr	r3, [r7, #12]
 8006a46:	2201      	movs	r2, #1
 8006a48:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  __HAL_UNLOCK(hspi);
 8006a4c:	68fb      	ldr	r3, [r7, #12]
 8006a4e:	2200      	movs	r2, #0
 8006a50:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 8006a54:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
}
 8006a58:	4618      	mov	r0, r3
 8006a5a:	3730      	adds	r7, #48	@ 0x30
 8006a5c:	46bd      	mov	sp, r7
 8006a5e:	bd80      	pop	{r7, pc}

08006a60 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006a60:	b580      	push	{r7, lr}
 8006a62:	b088      	sub	sp, #32
 8006a64:	af00      	add	r7, sp, #0
 8006a66:	60f8      	str	r0, [r7, #12]
 8006a68:	60b9      	str	r1, [r7, #8]
 8006a6a:	603b      	str	r3, [r7, #0]
 8006a6c:	4613      	mov	r3, r2
 8006a6e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006a70:	f7fc ff64 	bl	800393c <HAL_GetTick>
 8006a74:	4602      	mov	r2, r0
 8006a76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a78:	1a9b      	subs	r3, r3, r2
 8006a7a:	683a      	ldr	r2, [r7, #0]
 8006a7c:	4413      	add	r3, r2
 8006a7e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006a80:	f7fc ff5c 	bl	800393c <HAL_GetTick>
 8006a84:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006a86:	4b39      	ldr	r3, [pc, #228]	@ (8006b6c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	015b      	lsls	r3, r3, #5
 8006a8c:	0d1b      	lsrs	r3, r3, #20
 8006a8e:	69fa      	ldr	r2, [r7, #28]
 8006a90:	fb02 f303 	mul.w	r3, r2, r3
 8006a94:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006a96:	e054      	b.n	8006b42 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006a98:	683b      	ldr	r3, [r7, #0]
 8006a9a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a9e:	d050      	beq.n	8006b42 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006aa0:	f7fc ff4c 	bl	800393c <HAL_GetTick>
 8006aa4:	4602      	mov	r2, r0
 8006aa6:	69bb      	ldr	r3, [r7, #24]
 8006aa8:	1ad3      	subs	r3, r2, r3
 8006aaa:	69fa      	ldr	r2, [r7, #28]
 8006aac:	429a      	cmp	r2, r3
 8006aae:	d902      	bls.n	8006ab6 <SPI_WaitFlagStateUntilTimeout+0x56>
 8006ab0:	69fb      	ldr	r3, [r7, #28]
 8006ab2:	2b00      	cmp	r3, #0
 8006ab4:	d13d      	bne.n	8006b32 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006ab6:	68fb      	ldr	r3, [r7, #12]
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	685a      	ldr	r2, [r3, #4]
 8006abc:	68fb      	ldr	r3, [r7, #12]
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8006ac4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006ac6:	68fb      	ldr	r3, [r7, #12]
 8006ac8:	685b      	ldr	r3, [r3, #4]
 8006aca:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006ace:	d111      	bne.n	8006af4 <SPI_WaitFlagStateUntilTimeout+0x94>
 8006ad0:	68fb      	ldr	r3, [r7, #12]
 8006ad2:	689b      	ldr	r3, [r3, #8]
 8006ad4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006ad8:	d004      	beq.n	8006ae4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006ada:	68fb      	ldr	r3, [r7, #12]
 8006adc:	689b      	ldr	r3, [r3, #8]
 8006ade:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006ae2:	d107      	bne.n	8006af4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006ae4:	68fb      	ldr	r3, [r7, #12]
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	681a      	ldr	r2, [r3, #0]
 8006aea:	68fb      	ldr	r3, [r7, #12]
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006af2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006af4:	68fb      	ldr	r3, [r7, #12]
 8006af6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006af8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006afc:	d10f      	bne.n	8006b1e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8006afe:	68fb      	ldr	r3, [r7, #12]
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	681a      	ldr	r2, [r3, #0]
 8006b04:	68fb      	ldr	r3, [r7, #12]
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006b0c:	601a      	str	r2, [r3, #0]
 8006b0e:	68fb      	ldr	r3, [r7, #12]
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	681a      	ldr	r2, [r3, #0]
 8006b14:	68fb      	ldr	r3, [r7, #12]
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006b1c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006b1e:	68fb      	ldr	r3, [r7, #12]
 8006b20:	2201      	movs	r2, #1
 8006b22:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006b26:	68fb      	ldr	r3, [r7, #12]
 8006b28:	2200      	movs	r2, #0
 8006b2a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8006b2e:	2303      	movs	r3, #3
 8006b30:	e017      	b.n	8006b62 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8006b32:	697b      	ldr	r3, [r7, #20]
 8006b34:	2b00      	cmp	r3, #0
 8006b36:	d101      	bne.n	8006b3c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8006b38:	2300      	movs	r3, #0
 8006b3a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006b3c:	697b      	ldr	r3, [r7, #20]
 8006b3e:	3b01      	subs	r3, #1
 8006b40:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006b42:	68fb      	ldr	r3, [r7, #12]
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	689a      	ldr	r2, [r3, #8]
 8006b48:	68bb      	ldr	r3, [r7, #8]
 8006b4a:	4013      	ands	r3, r2
 8006b4c:	68ba      	ldr	r2, [r7, #8]
 8006b4e:	429a      	cmp	r2, r3
 8006b50:	bf0c      	ite	eq
 8006b52:	2301      	moveq	r3, #1
 8006b54:	2300      	movne	r3, #0
 8006b56:	b2db      	uxtb	r3, r3
 8006b58:	461a      	mov	r2, r3
 8006b5a:	79fb      	ldrb	r3, [r7, #7]
 8006b5c:	429a      	cmp	r2, r3
 8006b5e:	d19b      	bne.n	8006a98 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006b60:	2300      	movs	r3, #0
}
 8006b62:	4618      	mov	r0, r3
 8006b64:	3720      	adds	r7, #32
 8006b66:	46bd      	mov	sp, r7
 8006b68:	bd80      	pop	{r7, pc}
 8006b6a:	bf00      	nop
 8006b6c:	20000008 	.word	0x20000008

08006b70 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8006b70:	b580      	push	{r7, lr}
 8006b72:	b086      	sub	sp, #24
 8006b74:	af02      	add	r7, sp, #8
 8006b76:	60f8      	str	r0, [r7, #12]
 8006b78:	60b9      	str	r1, [r7, #8]
 8006b7a:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006b7c:	68fb      	ldr	r3, [r7, #12]
 8006b7e:	685b      	ldr	r3, [r3, #4]
 8006b80:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006b84:	d111      	bne.n	8006baa <SPI_EndRxTransaction+0x3a>
 8006b86:	68fb      	ldr	r3, [r7, #12]
 8006b88:	689b      	ldr	r3, [r3, #8]
 8006b8a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006b8e:	d004      	beq.n	8006b9a <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006b90:	68fb      	ldr	r3, [r7, #12]
 8006b92:	689b      	ldr	r3, [r3, #8]
 8006b94:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006b98:	d107      	bne.n	8006baa <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8006b9a:	68fb      	ldr	r3, [r7, #12]
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	681a      	ldr	r2, [r3, #0]
 8006ba0:	68fb      	ldr	r3, [r7, #12]
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006ba8:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006baa:	68fb      	ldr	r3, [r7, #12]
 8006bac:	685b      	ldr	r3, [r3, #4]
 8006bae:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006bb2:	d12a      	bne.n	8006c0a <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8006bb4:	68fb      	ldr	r3, [r7, #12]
 8006bb6:	689b      	ldr	r3, [r3, #8]
 8006bb8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006bbc:	d012      	beq.n	8006be4 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	9300      	str	r3, [sp, #0]
 8006bc2:	68bb      	ldr	r3, [r7, #8]
 8006bc4:	2200      	movs	r2, #0
 8006bc6:	2180      	movs	r1, #128	@ 0x80
 8006bc8:	68f8      	ldr	r0, [r7, #12]
 8006bca:	f7ff ff49 	bl	8006a60 <SPI_WaitFlagStateUntilTimeout>
 8006bce:	4603      	mov	r3, r0
 8006bd0:	2b00      	cmp	r3, #0
 8006bd2:	d02d      	beq.n	8006c30 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006bd4:	68fb      	ldr	r3, [r7, #12]
 8006bd6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006bd8:	f043 0220 	orr.w	r2, r3, #32
 8006bdc:	68fb      	ldr	r3, [r7, #12]
 8006bde:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8006be0:	2303      	movs	r3, #3
 8006be2:	e026      	b.n	8006c32 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	9300      	str	r3, [sp, #0]
 8006be8:	68bb      	ldr	r3, [r7, #8]
 8006bea:	2200      	movs	r2, #0
 8006bec:	2101      	movs	r1, #1
 8006bee:	68f8      	ldr	r0, [r7, #12]
 8006bf0:	f7ff ff36 	bl	8006a60 <SPI_WaitFlagStateUntilTimeout>
 8006bf4:	4603      	mov	r3, r0
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	d01a      	beq.n	8006c30 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006bfa:	68fb      	ldr	r3, [r7, #12]
 8006bfc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006bfe:	f043 0220 	orr.w	r2, r3, #32
 8006c02:	68fb      	ldr	r3, [r7, #12]
 8006c04:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8006c06:	2303      	movs	r3, #3
 8006c08:	e013      	b.n	8006c32 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	9300      	str	r3, [sp, #0]
 8006c0e:	68bb      	ldr	r3, [r7, #8]
 8006c10:	2200      	movs	r2, #0
 8006c12:	2101      	movs	r1, #1
 8006c14:	68f8      	ldr	r0, [r7, #12]
 8006c16:	f7ff ff23 	bl	8006a60 <SPI_WaitFlagStateUntilTimeout>
 8006c1a:	4603      	mov	r3, r0
 8006c1c:	2b00      	cmp	r3, #0
 8006c1e:	d007      	beq.n	8006c30 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006c20:	68fb      	ldr	r3, [r7, #12]
 8006c22:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006c24:	f043 0220 	orr.w	r2, r3, #32
 8006c28:	68fb      	ldr	r3, [r7, #12]
 8006c2a:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8006c2c:	2303      	movs	r3, #3
 8006c2e:	e000      	b.n	8006c32 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8006c30:	2300      	movs	r3, #0
}
 8006c32:	4618      	mov	r0, r3
 8006c34:	3710      	adds	r7, #16
 8006c36:	46bd      	mov	sp, r7
 8006c38:	bd80      	pop	{r7, pc}
	...

08006c3c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006c3c:	b580      	push	{r7, lr}
 8006c3e:	b088      	sub	sp, #32
 8006c40:	af02      	add	r7, sp, #8
 8006c42:	60f8      	str	r0, [r7, #12]
 8006c44:	60b9      	str	r1, [r7, #8]
 8006c46:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8006c48:	4b1b      	ldr	r3, [pc, #108]	@ (8006cb8 <SPI_EndRxTxTransaction+0x7c>)
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	4a1b      	ldr	r2, [pc, #108]	@ (8006cbc <SPI_EndRxTxTransaction+0x80>)
 8006c4e:	fba2 2303 	umull	r2, r3, r2, r3
 8006c52:	0d5b      	lsrs	r3, r3, #21
 8006c54:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8006c58:	fb02 f303 	mul.w	r3, r2, r3
 8006c5c:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006c5e:	68fb      	ldr	r3, [r7, #12]
 8006c60:	685b      	ldr	r3, [r3, #4]
 8006c62:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006c66:	d112      	bne.n	8006c8e <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	9300      	str	r3, [sp, #0]
 8006c6c:	68bb      	ldr	r3, [r7, #8]
 8006c6e:	2200      	movs	r2, #0
 8006c70:	2180      	movs	r1, #128	@ 0x80
 8006c72:	68f8      	ldr	r0, [r7, #12]
 8006c74:	f7ff fef4 	bl	8006a60 <SPI_WaitFlagStateUntilTimeout>
 8006c78:	4603      	mov	r3, r0
 8006c7a:	2b00      	cmp	r3, #0
 8006c7c:	d016      	beq.n	8006cac <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006c7e:	68fb      	ldr	r3, [r7, #12]
 8006c80:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006c82:	f043 0220 	orr.w	r2, r3, #32
 8006c86:	68fb      	ldr	r3, [r7, #12]
 8006c88:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8006c8a:	2303      	movs	r3, #3
 8006c8c:	e00f      	b.n	8006cae <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8006c8e:	697b      	ldr	r3, [r7, #20]
 8006c90:	2b00      	cmp	r3, #0
 8006c92:	d00a      	beq.n	8006caa <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8006c94:	697b      	ldr	r3, [r7, #20]
 8006c96:	3b01      	subs	r3, #1
 8006c98:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8006c9a:	68fb      	ldr	r3, [r7, #12]
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	689b      	ldr	r3, [r3, #8]
 8006ca0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006ca4:	2b80      	cmp	r3, #128	@ 0x80
 8006ca6:	d0f2      	beq.n	8006c8e <SPI_EndRxTxTransaction+0x52>
 8006ca8:	e000      	b.n	8006cac <SPI_EndRxTxTransaction+0x70>
        break;
 8006caa:	bf00      	nop
  }

  return HAL_OK;
 8006cac:	2300      	movs	r3, #0
}
 8006cae:	4618      	mov	r0, r3
 8006cb0:	3718      	adds	r7, #24
 8006cb2:	46bd      	mov	sp, r7
 8006cb4:	bd80      	pop	{r7, pc}
 8006cb6:	bf00      	nop
 8006cb8:	20000008 	.word	0x20000008
 8006cbc:	165e9f81 	.word	0x165e9f81

08006cc0 <HAL_SRAM_Init>:
  * @param  Timing Pointer to SRAM control timing structure 
  * @param  ExtTiming Pointer to SRAM extended mode timing structure  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing, FMC_NORSRAM_TimingTypeDef *ExtTiming)
{ 
 8006cc0:	b580      	push	{r7, lr}
 8006cc2:	b084      	sub	sp, #16
 8006cc4:	af00      	add	r7, sp, #0
 8006cc6:	60f8      	str	r0, [r7, #12]
 8006cc8:	60b9      	str	r1, [r7, #8]
 8006cca:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if(hsram == NULL)
 8006ccc:	68fb      	ldr	r3, [r7, #12]
 8006cce:	2b00      	cmp	r3, #0
 8006cd0:	d101      	bne.n	8006cd6 <HAL_SRAM_Init+0x16>
  {
     return HAL_ERROR;
 8006cd2:	2301      	movs	r3, #1
 8006cd4:	e034      	b.n	8006d40 <HAL_SRAM_Init+0x80>
  }
  
  if(hsram->State == HAL_SRAM_STATE_RESET)
 8006cd6:	68fb      	ldr	r3, [r7, #12]
 8006cd8:	f893 3049 	ldrb.w	r3, [r3, #73]	@ 0x49
 8006cdc:	b2db      	uxtb	r3, r3
 8006cde:	2b00      	cmp	r3, #0
 8006ce0:	d106      	bne.n	8006cf0 <HAL_SRAM_Init+0x30>
  {  
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 8006ce2:	68fb      	ldr	r3, [r7, #12]
 8006ce4:	2200      	movs	r2, #0
 8006ce6:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 8006cea:	68f8      	ldr	r0, [r7, #12]
 8006cec:	f7fa fb54 	bl	8001398 <HAL_SRAM_MspInit>
#endif
  }
  
  /* Initialize SRAM control Interface */
  FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 8006cf0:	68fb      	ldr	r3, [r7, #12]
 8006cf2:	681a      	ldr	r2, [r3, #0]
 8006cf4:	68fb      	ldr	r3, [r7, #12]
 8006cf6:	3308      	adds	r3, #8
 8006cf8:	4619      	mov	r1, r3
 8006cfa:	4610      	mov	r0, r2
 8006cfc:	f002 f8d4 	bl	8008ea8 <FSMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank); 
 8006d00:	68fb      	ldr	r3, [r7, #12]
 8006d02:	6818      	ldr	r0, [r3, #0]
 8006d04:	68fb      	ldr	r3, [r7, #12]
 8006d06:	689b      	ldr	r3, [r3, #8]
 8006d08:	461a      	mov	r2, r3
 8006d0a:	68b9      	ldr	r1, [r7, #8]
 8006d0c:	f002 f91e 	bl	8008f4c <FSMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,  hsram->Init.ExtendedMode);  
 8006d10:	68fb      	ldr	r3, [r7, #12]
 8006d12:	6858      	ldr	r0, [r3, #4]
 8006d14:	68fb      	ldr	r3, [r7, #12]
 8006d16:	689a      	ldr	r2, [r3, #8]
 8006d18:	68fb      	ldr	r3, [r7, #12]
 8006d1a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d1c:	6879      	ldr	r1, [r7, #4]
 8006d1e:	f002 f953 	bl	8008fc8 <FSMC_NORSRAM_Extended_Timing_Init>
  
  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank); 
 8006d22:	68fb      	ldr	r3, [r7, #12]
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	68fa      	ldr	r2, [r7, #12]
 8006d28:	6892      	ldr	r2, [r2, #8]
 8006d2a:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006d2e:	68fb      	ldr	r3, [r7, #12]
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	68fa      	ldr	r2, [r7, #12]
 8006d34:	6892      	ldr	r2, [r2, #8]
 8006d36:	f041 0101 	orr.w	r1, r1, #1
 8006d3a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  
  return HAL_OK;
 8006d3e:	2300      	movs	r3, #0
}
 8006d40:	4618      	mov	r0, r3
 8006d42:	3710      	adds	r7, #16
 8006d44:	46bd      	mov	sp, r7
 8006d46:	bd80      	pop	{r7, pc}

08006d48 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006d48:	b580      	push	{r7, lr}
 8006d4a:	b082      	sub	sp, #8
 8006d4c:	af00      	add	r7, sp, #0
 8006d4e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	2b00      	cmp	r3, #0
 8006d54:	d101      	bne.n	8006d5a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006d56:	2301      	movs	r3, #1
 8006d58:	e041      	b.n	8006dde <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006d60:	b2db      	uxtb	r3, r3
 8006d62:	2b00      	cmp	r3, #0
 8006d64:	d106      	bne.n	8006d74 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	2200      	movs	r2, #0
 8006d6a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006d6e:	6878      	ldr	r0, [r7, #4]
 8006d70:	f7fc fc12 	bl	8003598 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	2202      	movs	r2, #2
 8006d78:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	681a      	ldr	r2, [r3, #0]
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	3304      	adds	r3, #4
 8006d84:	4619      	mov	r1, r3
 8006d86:	4610      	mov	r0, r2
 8006d88:	f000 fc7a 	bl	8007680 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	2201      	movs	r2, #1
 8006d90:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	2201      	movs	r2, #1
 8006d98:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	2201      	movs	r2, #1
 8006da0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	2201      	movs	r2, #1
 8006da8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	2201      	movs	r2, #1
 8006db0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	2201      	movs	r2, #1
 8006db8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	2201      	movs	r2, #1
 8006dc0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	2201      	movs	r2, #1
 8006dc8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	2201      	movs	r2, #1
 8006dd0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	2201      	movs	r2, #1
 8006dd8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006ddc:	2300      	movs	r3, #0
}
 8006dde:	4618      	mov	r0, r3
 8006de0:	3708      	adds	r7, #8
 8006de2:	46bd      	mov	sp, r7
 8006de4:	bd80      	pop	{r7, pc}
	...

08006de8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006de8:	b480      	push	{r7}
 8006dea:	b085      	sub	sp, #20
 8006dec:	af00      	add	r7, sp, #0
 8006dee:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006df6:	b2db      	uxtb	r3, r3
 8006df8:	2b01      	cmp	r3, #1
 8006dfa:	d001      	beq.n	8006e00 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006dfc:	2301      	movs	r3, #1
 8006dfe:	e04e      	b.n	8006e9e <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	2202      	movs	r2, #2
 8006e04:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	68da      	ldr	r2, [r3, #12]
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	f042 0201 	orr.w	r2, r2, #1
 8006e16:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	4a23      	ldr	r2, [pc, #140]	@ (8006eac <HAL_TIM_Base_Start_IT+0xc4>)
 8006e1e:	4293      	cmp	r3, r2
 8006e20:	d022      	beq.n	8006e68 <HAL_TIM_Base_Start_IT+0x80>
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	681b      	ldr	r3, [r3, #0]
 8006e26:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006e2a:	d01d      	beq.n	8006e68 <HAL_TIM_Base_Start_IT+0x80>
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	4a1f      	ldr	r2, [pc, #124]	@ (8006eb0 <HAL_TIM_Base_Start_IT+0xc8>)
 8006e32:	4293      	cmp	r3, r2
 8006e34:	d018      	beq.n	8006e68 <HAL_TIM_Base_Start_IT+0x80>
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	681b      	ldr	r3, [r3, #0]
 8006e3a:	4a1e      	ldr	r2, [pc, #120]	@ (8006eb4 <HAL_TIM_Base_Start_IT+0xcc>)
 8006e3c:	4293      	cmp	r3, r2
 8006e3e:	d013      	beq.n	8006e68 <HAL_TIM_Base_Start_IT+0x80>
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	4a1c      	ldr	r2, [pc, #112]	@ (8006eb8 <HAL_TIM_Base_Start_IT+0xd0>)
 8006e46:	4293      	cmp	r3, r2
 8006e48:	d00e      	beq.n	8006e68 <HAL_TIM_Base_Start_IT+0x80>
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	4a1b      	ldr	r2, [pc, #108]	@ (8006ebc <HAL_TIM_Base_Start_IT+0xd4>)
 8006e50:	4293      	cmp	r3, r2
 8006e52:	d009      	beq.n	8006e68 <HAL_TIM_Base_Start_IT+0x80>
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	4a19      	ldr	r2, [pc, #100]	@ (8006ec0 <HAL_TIM_Base_Start_IT+0xd8>)
 8006e5a:	4293      	cmp	r3, r2
 8006e5c:	d004      	beq.n	8006e68 <HAL_TIM_Base_Start_IT+0x80>
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	681b      	ldr	r3, [r3, #0]
 8006e62:	4a18      	ldr	r2, [pc, #96]	@ (8006ec4 <HAL_TIM_Base_Start_IT+0xdc>)
 8006e64:	4293      	cmp	r3, r2
 8006e66:	d111      	bne.n	8006e8c <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	689b      	ldr	r3, [r3, #8]
 8006e6e:	f003 0307 	and.w	r3, r3, #7
 8006e72:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006e74:	68fb      	ldr	r3, [r7, #12]
 8006e76:	2b06      	cmp	r3, #6
 8006e78:	d010      	beq.n	8006e9c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	681a      	ldr	r2, [r3, #0]
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	f042 0201 	orr.w	r2, r2, #1
 8006e88:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006e8a:	e007      	b.n	8006e9c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	681a      	ldr	r2, [r3, #0]
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	f042 0201 	orr.w	r2, r2, #1
 8006e9a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006e9c:	2300      	movs	r3, #0
}
 8006e9e:	4618      	mov	r0, r3
 8006ea0:	3714      	adds	r7, #20
 8006ea2:	46bd      	mov	sp, r7
 8006ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ea8:	4770      	bx	lr
 8006eaa:	bf00      	nop
 8006eac:	40010000 	.word	0x40010000
 8006eb0:	40000400 	.word	0x40000400
 8006eb4:	40000800 	.word	0x40000800
 8006eb8:	40000c00 	.word	0x40000c00
 8006ebc:	40010400 	.word	0x40010400
 8006ec0:	40014000 	.word	0x40014000
 8006ec4:	40001800 	.word	0x40001800

08006ec8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006ec8:	b580      	push	{r7, lr}
 8006eca:	b082      	sub	sp, #8
 8006ecc:	af00      	add	r7, sp, #0
 8006ece:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	2b00      	cmp	r3, #0
 8006ed4:	d101      	bne.n	8006eda <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006ed6:	2301      	movs	r3, #1
 8006ed8:	e041      	b.n	8006f5e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006ee0:	b2db      	uxtb	r3, r3
 8006ee2:	2b00      	cmp	r3, #0
 8006ee4:	d106      	bne.n	8006ef4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	2200      	movs	r2, #0
 8006eea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006eee:	6878      	ldr	r0, [r7, #4]
 8006ef0:	f000 f839 	bl	8006f66 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	2202      	movs	r2, #2
 8006ef8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	681a      	ldr	r2, [r3, #0]
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	3304      	adds	r3, #4
 8006f04:	4619      	mov	r1, r3
 8006f06:	4610      	mov	r0, r2
 8006f08:	f000 fbba 	bl	8007680 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	2201      	movs	r2, #1
 8006f10:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	2201      	movs	r2, #1
 8006f18:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	2201      	movs	r2, #1
 8006f20:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	2201      	movs	r2, #1
 8006f28:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	2201      	movs	r2, #1
 8006f30:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	2201      	movs	r2, #1
 8006f38:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	2201      	movs	r2, #1
 8006f40:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	2201      	movs	r2, #1
 8006f48:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	2201      	movs	r2, #1
 8006f50:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	2201      	movs	r2, #1
 8006f58:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006f5c:	2300      	movs	r3, #0
}
 8006f5e:	4618      	mov	r0, r3
 8006f60:	3708      	adds	r7, #8
 8006f62:	46bd      	mov	sp, r7
 8006f64:	bd80      	pop	{r7, pc}

08006f66 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8006f66:	b480      	push	{r7}
 8006f68:	b083      	sub	sp, #12
 8006f6a:	af00      	add	r7, sp, #0
 8006f6c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006f6e:	bf00      	nop
 8006f70:	370c      	adds	r7, #12
 8006f72:	46bd      	mov	sp, r7
 8006f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f78:	4770      	bx	lr
	...

08006f7c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006f7c:	b580      	push	{r7, lr}
 8006f7e:	b084      	sub	sp, #16
 8006f80:	af00      	add	r7, sp, #0
 8006f82:	6078      	str	r0, [r7, #4]
 8006f84:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006f86:	683b      	ldr	r3, [r7, #0]
 8006f88:	2b00      	cmp	r3, #0
 8006f8a:	d109      	bne.n	8006fa0 <HAL_TIM_PWM_Start+0x24>
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006f92:	b2db      	uxtb	r3, r3
 8006f94:	2b01      	cmp	r3, #1
 8006f96:	bf14      	ite	ne
 8006f98:	2301      	movne	r3, #1
 8006f9a:	2300      	moveq	r3, #0
 8006f9c:	b2db      	uxtb	r3, r3
 8006f9e:	e022      	b.n	8006fe6 <HAL_TIM_PWM_Start+0x6a>
 8006fa0:	683b      	ldr	r3, [r7, #0]
 8006fa2:	2b04      	cmp	r3, #4
 8006fa4:	d109      	bne.n	8006fba <HAL_TIM_PWM_Start+0x3e>
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8006fac:	b2db      	uxtb	r3, r3
 8006fae:	2b01      	cmp	r3, #1
 8006fb0:	bf14      	ite	ne
 8006fb2:	2301      	movne	r3, #1
 8006fb4:	2300      	moveq	r3, #0
 8006fb6:	b2db      	uxtb	r3, r3
 8006fb8:	e015      	b.n	8006fe6 <HAL_TIM_PWM_Start+0x6a>
 8006fba:	683b      	ldr	r3, [r7, #0]
 8006fbc:	2b08      	cmp	r3, #8
 8006fbe:	d109      	bne.n	8006fd4 <HAL_TIM_PWM_Start+0x58>
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006fc6:	b2db      	uxtb	r3, r3
 8006fc8:	2b01      	cmp	r3, #1
 8006fca:	bf14      	ite	ne
 8006fcc:	2301      	movne	r3, #1
 8006fce:	2300      	moveq	r3, #0
 8006fd0:	b2db      	uxtb	r3, r3
 8006fd2:	e008      	b.n	8006fe6 <HAL_TIM_PWM_Start+0x6a>
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006fda:	b2db      	uxtb	r3, r3
 8006fdc:	2b01      	cmp	r3, #1
 8006fde:	bf14      	ite	ne
 8006fe0:	2301      	movne	r3, #1
 8006fe2:	2300      	moveq	r3, #0
 8006fe4:	b2db      	uxtb	r3, r3
 8006fe6:	2b00      	cmp	r3, #0
 8006fe8:	d001      	beq.n	8006fee <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8006fea:	2301      	movs	r3, #1
 8006fec:	e07c      	b.n	80070e8 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006fee:	683b      	ldr	r3, [r7, #0]
 8006ff0:	2b00      	cmp	r3, #0
 8006ff2:	d104      	bne.n	8006ffe <HAL_TIM_PWM_Start+0x82>
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	2202      	movs	r2, #2
 8006ff8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006ffc:	e013      	b.n	8007026 <HAL_TIM_PWM_Start+0xaa>
 8006ffe:	683b      	ldr	r3, [r7, #0]
 8007000:	2b04      	cmp	r3, #4
 8007002:	d104      	bne.n	800700e <HAL_TIM_PWM_Start+0x92>
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	2202      	movs	r2, #2
 8007008:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800700c:	e00b      	b.n	8007026 <HAL_TIM_PWM_Start+0xaa>
 800700e:	683b      	ldr	r3, [r7, #0]
 8007010:	2b08      	cmp	r3, #8
 8007012:	d104      	bne.n	800701e <HAL_TIM_PWM_Start+0xa2>
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	2202      	movs	r2, #2
 8007018:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800701c:	e003      	b.n	8007026 <HAL_TIM_PWM_Start+0xaa>
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	2202      	movs	r2, #2
 8007022:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	681b      	ldr	r3, [r3, #0]
 800702a:	2201      	movs	r2, #1
 800702c:	6839      	ldr	r1, [r7, #0]
 800702e:	4618      	mov	r0, r3
 8007030:	f000 fe10 	bl	8007c54 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	681b      	ldr	r3, [r3, #0]
 8007038:	4a2d      	ldr	r2, [pc, #180]	@ (80070f0 <HAL_TIM_PWM_Start+0x174>)
 800703a:	4293      	cmp	r3, r2
 800703c:	d004      	beq.n	8007048 <HAL_TIM_PWM_Start+0xcc>
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	681b      	ldr	r3, [r3, #0]
 8007042:	4a2c      	ldr	r2, [pc, #176]	@ (80070f4 <HAL_TIM_PWM_Start+0x178>)
 8007044:	4293      	cmp	r3, r2
 8007046:	d101      	bne.n	800704c <HAL_TIM_PWM_Start+0xd0>
 8007048:	2301      	movs	r3, #1
 800704a:	e000      	b.n	800704e <HAL_TIM_PWM_Start+0xd2>
 800704c:	2300      	movs	r3, #0
 800704e:	2b00      	cmp	r3, #0
 8007050:	d007      	beq.n	8007062 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007060:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	681b      	ldr	r3, [r3, #0]
 8007066:	4a22      	ldr	r2, [pc, #136]	@ (80070f0 <HAL_TIM_PWM_Start+0x174>)
 8007068:	4293      	cmp	r3, r2
 800706a:	d022      	beq.n	80070b2 <HAL_TIM_PWM_Start+0x136>
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007074:	d01d      	beq.n	80070b2 <HAL_TIM_PWM_Start+0x136>
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	4a1f      	ldr	r2, [pc, #124]	@ (80070f8 <HAL_TIM_PWM_Start+0x17c>)
 800707c:	4293      	cmp	r3, r2
 800707e:	d018      	beq.n	80070b2 <HAL_TIM_PWM_Start+0x136>
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	4a1d      	ldr	r2, [pc, #116]	@ (80070fc <HAL_TIM_PWM_Start+0x180>)
 8007086:	4293      	cmp	r3, r2
 8007088:	d013      	beq.n	80070b2 <HAL_TIM_PWM_Start+0x136>
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	4a1c      	ldr	r2, [pc, #112]	@ (8007100 <HAL_TIM_PWM_Start+0x184>)
 8007090:	4293      	cmp	r3, r2
 8007092:	d00e      	beq.n	80070b2 <HAL_TIM_PWM_Start+0x136>
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	4a16      	ldr	r2, [pc, #88]	@ (80070f4 <HAL_TIM_PWM_Start+0x178>)
 800709a:	4293      	cmp	r3, r2
 800709c:	d009      	beq.n	80070b2 <HAL_TIM_PWM_Start+0x136>
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	4a18      	ldr	r2, [pc, #96]	@ (8007104 <HAL_TIM_PWM_Start+0x188>)
 80070a4:	4293      	cmp	r3, r2
 80070a6:	d004      	beq.n	80070b2 <HAL_TIM_PWM_Start+0x136>
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	4a16      	ldr	r2, [pc, #88]	@ (8007108 <HAL_TIM_PWM_Start+0x18c>)
 80070ae:	4293      	cmp	r3, r2
 80070b0:	d111      	bne.n	80070d6 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	689b      	ldr	r3, [r3, #8]
 80070b8:	f003 0307 	and.w	r3, r3, #7
 80070bc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80070be:	68fb      	ldr	r3, [r7, #12]
 80070c0:	2b06      	cmp	r3, #6
 80070c2:	d010      	beq.n	80070e6 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	681a      	ldr	r2, [r3, #0]
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	f042 0201 	orr.w	r2, r2, #1
 80070d2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80070d4:	e007      	b.n	80070e6 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	681a      	ldr	r2, [r3, #0]
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	f042 0201 	orr.w	r2, r2, #1
 80070e4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80070e6:	2300      	movs	r3, #0
}
 80070e8:	4618      	mov	r0, r3
 80070ea:	3710      	adds	r7, #16
 80070ec:	46bd      	mov	sp, r7
 80070ee:	bd80      	pop	{r7, pc}
 80070f0:	40010000 	.word	0x40010000
 80070f4:	40010400 	.word	0x40010400
 80070f8:	40000400 	.word	0x40000400
 80070fc:	40000800 	.word	0x40000800
 8007100:	40000c00 	.word	0x40000c00
 8007104:	40014000 	.word	0x40014000
 8007108:	40001800 	.word	0x40001800

0800710c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800710c:	b580      	push	{r7, lr}
 800710e:	b082      	sub	sp, #8
 8007110:	af00      	add	r7, sp, #0
 8007112:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	691b      	ldr	r3, [r3, #16]
 800711a:	f003 0302 	and.w	r3, r3, #2
 800711e:	2b02      	cmp	r3, #2
 8007120:	d122      	bne.n	8007168 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	68db      	ldr	r3, [r3, #12]
 8007128:	f003 0302 	and.w	r3, r3, #2
 800712c:	2b02      	cmp	r3, #2
 800712e:	d11b      	bne.n	8007168 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	f06f 0202 	mvn.w	r2, #2
 8007138:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	2201      	movs	r2, #1
 800713e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	699b      	ldr	r3, [r3, #24]
 8007146:	f003 0303 	and.w	r3, r3, #3
 800714a:	2b00      	cmp	r3, #0
 800714c:	d003      	beq.n	8007156 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800714e:	6878      	ldr	r0, [r7, #4]
 8007150:	f000 fa77 	bl	8007642 <HAL_TIM_IC_CaptureCallback>
 8007154:	e005      	b.n	8007162 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007156:	6878      	ldr	r0, [r7, #4]
 8007158:	f000 fa69 	bl	800762e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800715c:	6878      	ldr	r0, [r7, #4]
 800715e:	f000 fa7a 	bl	8007656 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	2200      	movs	r2, #0
 8007166:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	691b      	ldr	r3, [r3, #16]
 800716e:	f003 0304 	and.w	r3, r3, #4
 8007172:	2b04      	cmp	r3, #4
 8007174:	d122      	bne.n	80071bc <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	68db      	ldr	r3, [r3, #12]
 800717c:	f003 0304 	and.w	r3, r3, #4
 8007180:	2b04      	cmp	r3, #4
 8007182:	d11b      	bne.n	80071bc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	f06f 0204 	mvn.w	r2, #4
 800718c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	2202      	movs	r2, #2
 8007192:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	699b      	ldr	r3, [r3, #24]
 800719a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800719e:	2b00      	cmp	r3, #0
 80071a0:	d003      	beq.n	80071aa <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80071a2:	6878      	ldr	r0, [r7, #4]
 80071a4:	f000 fa4d 	bl	8007642 <HAL_TIM_IC_CaptureCallback>
 80071a8:	e005      	b.n	80071b6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80071aa:	6878      	ldr	r0, [r7, #4]
 80071ac:	f000 fa3f 	bl	800762e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80071b0:	6878      	ldr	r0, [r7, #4]
 80071b2:	f000 fa50 	bl	8007656 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	2200      	movs	r2, #0
 80071ba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	691b      	ldr	r3, [r3, #16]
 80071c2:	f003 0308 	and.w	r3, r3, #8
 80071c6:	2b08      	cmp	r3, #8
 80071c8:	d122      	bne.n	8007210 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	68db      	ldr	r3, [r3, #12]
 80071d0:	f003 0308 	and.w	r3, r3, #8
 80071d4:	2b08      	cmp	r3, #8
 80071d6:	d11b      	bne.n	8007210 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	f06f 0208 	mvn.w	r2, #8
 80071e0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	2204      	movs	r2, #4
 80071e6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	69db      	ldr	r3, [r3, #28]
 80071ee:	f003 0303 	and.w	r3, r3, #3
 80071f2:	2b00      	cmp	r3, #0
 80071f4:	d003      	beq.n	80071fe <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80071f6:	6878      	ldr	r0, [r7, #4]
 80071f8:	f000 fa23 	bl	8007642 <HAL_TIM_IC_CaptureCallback>
 80071fc:	e005      	b.n	800720a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80071fe:	6878      	ldr	r0, [r7, #4]
 8007200:	f000 fa15 	bl	800762e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007204:	6878      	ldr	r0, [r7, #4]
 8007206:	f000 fa26 	bl	8007656 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	2200      	movs	r2, #0
 800720e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	691b      	ldr	r3, [r3, #16]
 8007216:	f003 0310 	and.w	r3, r3, #16
 800721a:	2b10      	cmp	r3, #16
 800721c:	d122      	bne.n	8007264 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	68db      	ldr	r3, [r3, #12]
 8007224:	f003 0310 	and.w	r3, r3, #16
 8007228:	2b10      	cmp	r3, #16
 800722a:	d11b      	bne.n	8007264 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	f06f 0210 	mvn.w	r2, #16
 8007234:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	2208      	movs	r2, #8
 800723a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	69db      	ldr	r3, [r3, #28]
 8007242:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007246:	2b00      	cmp	r3, #0
 8007248:	d003      	beq.n	8007252 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800724a:	6878      	ldr	r0, [r7, #4]
 800724c:	f000 f9f9 	bl	8007642 <HAL_TIM_IC_CaptureCallback>
 8007250:	e005      	b.n	800725e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007252:	6878      	ldr	r0, [r7, #4]
 8007254:	f000 f9eb 	bl	800762e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007258:	6878      	ldr	r0, [r7, #4]
 800725a:	f000 f9fc 	bl	8007656 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	2200      	movs	r2, #0
 8007262:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	691b      	ldr	r3, [r3, #16]
 800726a:	f003 0301 	and.w	r3, r3, #1
 800726e:	2b01      	cmp	r3, #1
 8007270:	d10e      	bne.n	8007290 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	68db      	ldr	r3, [r3, #12]
 8007278:	f003 0301 	and.w	r3, r3, #1
 800727c:	2b01      	cmp	r3, #1
 800727e:	d107      	bne.n	8007290 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	f06f 0201 	mvn.w	r2, #1
 8007288:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800728a:	6878      	ldr	r0, [r7, #4]
 800728c:	f7fb ff84 	bl	8003198 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	681b      	ldr	r3, [r3, #0]
 8007294:	691b      	ldr	r3, [r3, #16]
 8007296:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800729a:	2b80      	cmp	r3, #128	@ 0x80
 800729c:	d10e      	bne.n	80072bc <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	68db      	ldr	r3, [r3, #12]
 80072a4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80072a8:	2b80      	cmp	r3, #128	@ 0x80
 80072aa:	d107      	bne.n	80072bc <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80072b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80072b6:	6878      	ldr	r0, [r7, #4]
 80072b8:	f000 fd78 	bl	8007dac <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	691b      	ldr	r3, [r3, #16]
 80072c2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80072c6:	2b40      	cmp	r3, #64	@ 0x40
 80072c8:	d10e      	bne.n	80072e8 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	681b      	ldr	r3, [r3, #0]
 80072ce:	68db      	ldr	r3, [r3, #12]
 80072d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80072d4:	2b40      	cmp	r3, #64	@ 0x40
 80072d6:	d107      	bne.n	80072e8 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80072e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80072e2:	6878      	ldr	r0, [r7, #4]
 80072e4:	f000 f9c1 	bl	800766a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	691b      	ldr	r3, [r3, #16]
 80072ee:	f003 0320 	and.w	r3, r3, #32
 80072f2:	2b20      	cmp	r3, #32
 80072f4:	d10e      	bne.n	8007314 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	681b      	ldr	r3, [r3, #0]
 80072fa:	68db      	ldr	r3, [r3, #12]
 80072fc:	f003 0320 	and.w	r3, r3, #32
 8007300:	2b20      	cmp	r3, #32
 8007302:	d107      	bne.n	8007314 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	681b      	ldr	r3, [r3, #0]
 8007308:	f06f 0220 	mvn.w	r2, #32
 800730c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800730e:	6878      	ldr	r0, [r7, #4]
 8007310:	f000 fd42 	bl	8007d98 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007314:	bf00      	nop
 8007316:	3708      	adds	r7, #8
 8007318:	46bd      	mov	sp, r7
 800731a:	bd80      	pop	{r7, pc}

0800731c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800731c:	b580      	push	{r7, lr}
 800731e:	b086      	sub	sp, #24
 8007320:	af00      	add	r7, sp, #0
 8007322:	60f8      	str	r0, [r7, #12]
 8007324:	60b9      	str	r1, [r7, #8]
 8007326:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007328:	2300      	movs	r3, #0
 800732a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800732c:	68fb      	ldr	r3, [r7, #12]
 800732e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007332:	2b01      	cmp	r3, #1
 8007334:	d101      	bne.n	800733a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8007336:	2302      	movs	r3, #2
 8007338:	e0ae      	b.n	8007498 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800733a:	68fb      	ldr	r3, [r7, #12]
 800733c:	2201      	movs	r2, #1
 800733e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	2b0c      	cmp	r3, #12
 8007346:	f200 809f 	bhi.w	8007488 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800734a:	a201      	add	r2, pc, #4	@ (adr r2, 8007350 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800734c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007350:	08007385 	.word	0x08007385
 8007354:	08007489 	.word	0x08007489
 8007358:	08007489 	.word	0x08007489
 800735c:	08007489 	.word	0x08007489
 8007360:	080073c5 	.word	0x080073c5
 8007364:	08007489 	.word	0x08007489
 8007368:	08007489 	.word	0x08007489
 800736c:	08007489 	.word	0x08007489
 8007370:	08007407 	.word	0x08007407
 8007374:	08007489 	.word	0x08007489
 8007378:	08007489 	.word	0x08007489
 800737c:	08007489 	.word	0x08007489
 8007380:	08007447 	.word	0x08007447
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007384:	68fb      	ldr	r3, [r7, #12]
 8007386:	681b      	ldr	r3, [r3, #0]
 8007388:	68b9      	ldr	r1, [r7, #8]
 800738a:	4618      	mov	r0, r3
 800738c:	f000 fa18 	bl	80077c0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007390:	68fb      	ldr	r3, [r7, #12]
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	699a      	ldr	r2, [r3, #24]
 8007396:	68fb      	ldr	r3, [r7, #12]
 8007398:	681b      	ldr	r3, [r3, #0]
 800739a:	f042 0208 	orr.w	r2, r2, #8
 800739e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80073a0:	68fb      	ldr	r3, [r7, #12]
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	699a      	ldr	r2, [r3, #24]
 80073a6:	68fb      	ldr	r3, [r7, #12]
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	f022 0204 	bic.w	r2, r2, #4
 80073ae:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80073b0:	68fb      	ldr	r3, [r7, #12]
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	6999      	ldr	r1, [r3, #24]
 80073b6:	68bb      	ldr	r3, [r7, #8]
 80073b8:	691a      	ldr	r2, [r3, #16]
 80073ba:	68fb      	ldr	r3, [r7, #12]
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	430a      	orrs	r2, r1
 80073c0:	619a      	str	r2, [r3, #24]
      break;
 80073c2:	e064      	b.n	800748e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80073c4:	68fb      	ldr	r3, [r7, #12]
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	68b9      	ldr	r1, [r7, #8]
 80073ca:	4618      	mov	r0, r3
 80073cc:	f000 fa68 	bl	80078a0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80073d0:	68fb      	ldr	r3, [r7, #12]
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	699a      	ldr	r2, [r3, #24]
 80073d6:	68fb      	ldr	r3, [r7, #12]
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80073de:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80073e0:	68fb      	ldr	r3, [r7, #12]
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	699a      	ldr	r2, [r3, #24]
 80073e6:	68fb      	ldr	r3, [r7, #12]
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80073ee:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80073f0:	68fb      	ldr	r3, [r7, #12]
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	6999      	ldr	r1, [r3, #24]
 80073f6:	68bb      	ldr	r3, [r7, #8]
 80073f8:	691b      	ldr	r3, [r3, #16]
 80073fa:	021a      	lsls	r2, r3, #8
 80073fc:	68fb      	ldr	r3, [r7, #12]
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	430a      	orrs	r2, r1
 8007402:	619a      	str	r2, [r3, #24]
      break;
 8007404:	e043      	b.n	800748e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007406:	68fb      	ldr	r3, [r7, #12]
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	68b9      	ldr	r1, [r7, #8]
 800740c:	4618      	mov	r0, r3
 800740e:	f000 fabd 	bl	800798c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007412:	68fb      	ldr	r3, [r7, #12]
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	69da      	ldr	r2, [r3, #28]
 8007418:	68fb      	ldr	r3, [r7, #12]
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	f042 0208 	orr.w	r2, r2, #8
 8007420:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007422:	68fb      	ldr	r3, [r7, #12]
 8007424:	681b      	ldr	r3, [r3, #0]
 8007426:	69da      	ldr	r2, [r3, #28]
 8007428:	68fb      	ldr	r3, [r7, #12]
 800742a:	681b      	ldr	r3, [r3, #0]
 800742c:	f022 0204 	bic.w	r2, r2, #4
 8007430:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007432:	68fb      	ldr	r3, [r7, #12]
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	69d9      	ldr	r1, [r3, #28]
 8007438:	68bb      	ldr	r3, [r7, #8]
 800743a:	691a      	ldr	r2, [r3, #16]
 800743c:	68fb      	ldr	r3, [r7, #12]
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	430a      	orrs	r2, r1
 8007442:	61da      	str	r2, [r3, #28]
      break;
 8007444:	e023      	b.n	800748e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007446:	68fb      	ldr	r3, [r7, #12]
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	68b9      	ldr	r1, [r7, #8]
 800744c:	4618      	mov	r0, r3
 800744e:	f000 fb11 	bl	8007a74 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007452:	68fb      	ldr	r3, [r7, #12]
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	69da      	ldr	r2, [r3, #28]
 8007458:	68fb      	ldr	r3, [r7, #12]
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007460:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007462:	68fb      	ldr	r3, [r7, #12]
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	69da      	ldr	r2, [r3, #28]
 8007468:	68fb      	ldr	r3, [r7, #12]
 800746a:	681b      	ldr	r3, [r3, #0]
 800746c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007470:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007472:	68fb      	ldr	r3, [r7, #12]
 8007474:	681b      	ldr	r3, [r3, #0]
 8007476:	69d9      	ldr	r1, [r3, #28]
 8007478:	68bb      	ldr	r3, [r7, #8]
 800747a:	691b      	ldr	r3, [r3, #16]
 800747c:	021a      	lsls	r2, r3, #8
 800747e:	68fb      	ldr	r3, [r7, #12]
 8007480:	681b      	ldr	r3, [r3, #0]
 8007482:	430a      	orrs	r2, r1
 8007484:	61da      	str	r2, [r3, #28]
      break;
 8007486:	e002      	b.n	800748e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8007488:	2301      	movs	r3, #1
 800748a:	75fb      	strb	r3, [r7, #23]
      break;
 800748c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800748e:	68fb      	ldr	r3, [r7, #12]
 8007490:	2200      	movs	r2, #0
 8007492:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007496:	7dfb      	ldrb	r3, [r7, #23]
}
 8007498:	4618      	mov	r0, r3
 800749a:	3718      	adds	r7, #24
 800749c:	46bd      	mov	sp, r7
 800749e:	bd80      	pop	{r7, pc}

080074a0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80074a0:	b580      	push	{r7, lr}
 80074a2:	b084      	sub	sp, #16
 80074a4:	af00      	add	r7, sp, #0
 80074a6:	6078      	str	r0, [r7, #4]
 80074a8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80074aa:	2300      	movs	r3, #0
 80074ac:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80074b4:	2b01      	cmp	r3, #1
 80074b6:	d101      	bne.n	80074bc <HAL_TIM_ConfigClockSource+0x1c>
 80074b8:	2302      	movs	r3, #2
 80074ba:	e0b4      	b.n	8007626 <HAL_TIM_ConfigClockSource+0x186>
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	2201      	movs	r2, #1
 80074c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	2202      	movs	r2, #2
 80074c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	689b      	ldr	r3, [r3, #8]
 80074d2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80074d4:	68bb      	ldr	r3, [r7, #8]
 80074d6:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80074da:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80074dc:	68bb      	ldr	r3, [r7, #8]
 80074de:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80074e2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	68ba      	ldr	r2, [r7, #8]
 80074ea:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80074ec:	683b      	ldr	r3, [r7, #0]
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80074f4:	d03e      	beq.n	8007574 <HAL_TIM_ConfigClockSource+0xd4>
 80074f6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80074fa:	f200 8087 	bhi.w	800760c <HAL_TIM_ConfigClockSource+0x16c>
 80074fe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007502:	f000 8086 	beq.w	8007612 <HAL_TIM_ConfigClockSource+0x172>
 8007506:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800750a:	d87f      	bhi.n	800760c <HAL_TIM_ConfigClockSource+0x16c>
 800750c:	2b70      	cmp	r3, #112	@ 0x70
 800750e:	d01a      	beq.n	8007546 <HAL_TIM_ConfigClockSource+0xa6>
 8007510:	2b70      	cmp	r3, #112	@ 0x70
 8007512:	d87b      	bhi.n	800760c <HAL_TIM_ConfigClockSource+0x16c>
 8007514:	2b60      	cmp	r3, #96	@ 0x60
 8007516:	d050      	beq.n	80075ba <HAL_TIM_ConfigClockSource+0x11a>
 8007518:	2b60      	cmp	r3, #96	@ 0x60
 800751a:	d877      	bhi.n	800760c <HAL_TIM_ConfigClockSource+0x16c>
 800751c:	2b50      	cmp	r3, #80	@ 0x50
 800751e:	d03c      	beq.n	800759a <HAL_TIM_ConfigClockSource+0xfa>
 8007520:	2b50      	cmp	r3, #80	@ 0x50
 8007522:	d873      	bhi.n	800760c <HAL_TIM_ConfigClockSource+0x16c>
 8007524:	2b40      	cmp	r3, #64	@ 0x40
 8007526:	d058      	beq.n	80075da <HAL_TIM_ConfigClockSource+0x13a>
 8007528:	2b40      	cmp	r3, #64	@ 0x40
 800752a:	d86f      	bhi.n	800760c <HAL_TIM_ConfigClockSource+0x16c>
 800752c:	2b30      	cmp	r3, #48	@ 0x30
 800752e:	d064      	beq.n	80075fa <HAL_TIM_ConfigClockSource+0x15a>
 8007530:	2b30      	cmp	r3, #48	@ 0x30
 8007532:	d86b      	bhi.n	800760c <HAL_TIM_ConfigClockSource+0x16c>
 8007534:	2b20      	cmp	r3, #32
 8007536:	d060      	beq.n	80075fa <HAL_TIM_ConfigClockSource+0x15a>
 8007538:	2b20      	cmp	r3, #32
 800753a:	d867      	bhi.n	800760c <HAL_TIM_ConfigClockSource+0x16c>
 800753c:	2b00      	cmp	r3, #0
 800753e:	d05c      	beq.n	80075fa <HAL_TIM_ConfigClockSource+0x15a>
 8007540:	2b10      	cmp	r3, #16
 8007542:	d05a      	beq.n	80075fa <HAL_TIM_ConfigClockSource+0x15a>
 8007544:	e062      	b.n	800760c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	6818      	ldr	r0, [r3, #0]
 800754a:	683b      	ldr	r3, [r7, #0]
 800754c:	6899      	ldr	r1, [r3, #8]
 800754e:	683b      	ldr	r3, [r7, #0]
 8007550:	685a      	ldr	r2, [r3, #4]
 8007552:	683b      	ldr	r3, [r7, #0]
 8007554:	68db      	ldr	r3, [r3, #12]
 8007556:	f000 fb5d 	bl	8007c14 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	689b      	ldr	r3, [r3, #8]
 8007560:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007562:	68bb      	ldr	r3, [r7, #8]
 8007564:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8007568:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	681b      	ldr	r3, [r3, #0]
 800756e:	68ba      	ldr	r2, [r7, #8]
 8007570:	609a      	str	r2, [r3, #8]
      break;
 8007572:	e04f      	b.n	8007614 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	6818      	ldr	r0, [r3, #0]
 8007578:	683b      	ldr	r3, [r7, #0]
 800757a:	6899      	ldr	r1, [r3, #8]
 800757c:	683b      	ldr	r3, [r7, #0]
 800757e:	685a      	ldr	r2, [r3, #4]
 8007580:	683b      	ldr	r3, [r7, #0]
 8007582:	68db      	ldr	r3, [r3, #12]
 8007584:	f000 fb46 	bl	8007c14 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	681b      	ldr	r3, [r3, #0]
 800758c:	689a      	ldr	r2, [r3, #8]
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	681b      	ldr	r3, [r3, #0]
 8007592:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007596:	609a      	str	r2, [r3, #8]
      break;
 8007598:	e03c      	b.n	8007614 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	6818      	ldr	r0, [r3, #0]
 800759e:	683b      	ldr	r3, [r7, #0]
 80075a0:	6859      	ldr	r1, [r3, #4]
 80075a2:	683b      	ldr	r3, [r7, #0]
 80075a4:	68db      	ldr	r3, [r3, #12]
 80075a6:	461a      	mov	r2, r3
 80075a8:	f000 faba 	bl	8007b20 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	681b      	ldr	r3, [r3, #0]
 80075b0:	2150      	movs	r1, #80	@ 0x50
 80075b2:	4618      	mov	r0, r3
 80075b4:	f000 fb13 	bl	8007bde <TIM_ITRx_SetConfig>
      break;
 80075b8:	e02c      	b.n	8007614 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	6818      	ldr	r0, [r3, #0]
 80075be:	683b      	ldr	r3, [r7, #0]
 80075c0:	6859      	ldr	r1, [r3, #4]
 80075c2:	683b      	ldr	r3, [r7, #0]
 80075c4:	68db      	ldr	r3, [r3, #12]
 80075c6:	461a      	mov	r2, r3
 80075c8:	f000 fad9 	bl	8007b7e <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	2160      	movs	r1, #96	@ 0x60
 80075d2:	4618      	mov	r0, r3
 80075d4:	f000 fb03 	bl	8007bde <TIM_ITRx_SetConfig>
      break;
 80075d8:	e01c      	b.n	8007614 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	6818      	ldr	r0, [r3, #0]
 80075de:	683b      	ldr	r3, [r7, #0]
 80075e0:	6859      	ldr	r1, [r3, #4]
 80075e2:	683b      	ldr	r3, [r7, #0]
 80075e4:	68db      	ldr	r3, [r3, #12]
 80075e6:	461a      	mov	r2, r3
 80075e8:	f000 fa9a 	bl	8007b20 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	2140      	movs	r1, #64	@ 0x40
 80075f2:	4618      	mov	r0, r3
 80075f4:	f000 faf3 	bl	8007bde <TIM_ITRx_SetConfig>
      break;
 80075f8:	e00c      	b.n	8007614 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	681a      	ldr	r2, [r3, #0]
 80075fe:	683b      	ldr	r3, [r7, #0]
 8007600:	681b      	ldr	r3, [r3, #0]
 8007602:	4619      	mov	r1, r3
 8007604:	4610      	mov	r0, r2
 8007606:	f000 faea 	bl	8007bde <TIM_ITRx_SetConfig>
      break;
 800760a:	e003      	b.n	8007614 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800760c:	2301      	movs	r3, #1
 800760e:	73fb      	strb	r3, [r7, #15]
      break;
 8007610:	e000      	b.n	8007614 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8007612:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	2201      	movs	r2, #1
 8007618:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	2200      	movs	r2, #0
 8007620:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007624:	7bfb      	ldrb	r3, [r7, #15]
}
 8007626:	4618      	mov	r0, r3
 8007628:	3710      	adds	r7, #16
 800762a:	46bd      	mov	sp, r7
 800762c:	bd80      	pop	{r7, pc}

0800762e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800762e:	b480      	push	{r7}
 8007630:	b083      	sub	sp, #12
 8007632:	af00      	add	r7, sp, #0
 8007634:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007636:	bf00      	nop
 8007638:	370c      	adds	r7, #12
 800763a:	46bd      	mov	sp, r7
 800763c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007640:	4770      	bx	lr

08007642 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007642:	b480      	push	{r7}
 8007644:	b083      	sub	sp, #12
 8007646:	af00      	add	r7, sp, #0
 8007648:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800764a:	bf00      	nop
 800764c:	370c      	adds	r7, #12
 800764e:	46bd      	mov	sp, r7
 8007650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007654:	4770      	bx	lr

08007656 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007656:	b480      	push	{r7}
 8007658:	b083      	sub	sp, #12
 800765a:	af00      	add	r7, sp, #0
 800765c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800765e:	bf00      	nop
 8007660:	370c      	adds	r7, #12
 8007662:	46bd      	mov	sp, r7
 8007664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007668:	4770      	bx	lr

0800766a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800766a:	b480      	push	{r7}
 800766c:	b083      	sub	sp, #12
 800766e:	af00      	add	r7, sp, #0
 8007670:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007672:	bf00      	nop
 8007674:	370c      	adds	r7, #12
 8007676:	46bd      	mov	sp, r7
 8007678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800767c:	4770      	bx	lr
	...

08007680 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007680:	b480      	push	{r7}
 8007682:	b085      	sub	sp, #20
 8007684:	af00      	add	r7, sp, #0
 8007686:	6078      	str	r0, [r7, #4]
 8007688:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	681b      	ldr	r3, [r3, #0]
 800768e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	4a40      	ldr	r2, [pc, #256]	@ (8007794 <TIM_Base_SetConfig+0x114>)
 8007694:	4293      	cmp	r3, r2
 8007696:	d013      	beq.n	80076c0 <TIM_Base_SetConfig+0x40>
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800769e:	d00f      	beq.n	80076c0 <TIM_Base_SetConfig+0x40>
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	4a3d      	ldr	r2, [pc, #244]	@ (8007798 <TIM_Base_SetConfig+0x118>)
 80076a4:	4293      	cmp	r3, r2
 80076a6:	d00b      	beq.n	80076c0 <TIM_Base_SetConfig+0x40>
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	4a3c      	ldr	r2, [pc, #240]	@ (800779c <TIM_Base_SetConfig+0x11c>)
 80076ac:	4293      	cmp	r3, r2
 80076ae:	d007      	beq.n	80076c0 <TIM_Base_SetConfig+0x40>
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	4a3b      	ldr	r2, [pc, #236]	@ (80077a0 <TIM_Base_SetConfig+0x120>)
 80076b4:	4293      	cmp	r3, r2
 80076b6:	d003      	beq.n	80076c0 <TIM_Base_SetConfig+0x40>
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	4a3a      	ldr	r2, [pc, #232]	@ (80077a4 <TIM_Base_SetConfig+0x124>)
 80076bc:	4293      	cmp	r3, r2
 80076be:	d108      	bne.n	80076d2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80076c0:	68fb      	ldr	r3, [r7, #12]
 80076c2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80076c6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80076c8:	683b      	ldr	r3, [r7, #0]
 80076ca:	685b      	ldr	r3, [r3, #4]
 80076cc:	68fa      	ldr	r2, [r7, #12]
 80076ce:	4313      	orrs	r3, r2
 80076d0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	4a2f      	ldr	r2, [pc, #188]	@ (8007794 <TIM_Base_SetConfig+0x114>)
 80076d6:	4293      	cmp	r3, r2
 80076d8:	d02b      	beq.n	8007732 <TIM_Base_SetConfig+0xb2>
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80076e0:	d027      	beq.n	8007732 <TIM_Base_SetConfig+0xb2>
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	4a2c      	ldr	r2, [pc, #176]	@ (8007798 <TIM_Base_SetConfig+0x118>)
 80076e6:	4293      	cmp	r3, r2
 80076e8:	d023      	beq.n	8007732 <TIM_Base_SetConfig+0xb2>
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	4a2b      	ldr	r2, [pc, #172]	@ (800779c <TIM_Base_SetConfig+0x11c>)
 80076ee:	4293      	cmp	r3, r2
 80076f0:	d01f      	beq.n	8007732 <TIM_Base_SetConfig+0xb2>
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	4a2a      	ldr	r2, [pc, #168]	@ (80077a0 <TIM_Base_SetConfig+0x120>)
 80076f6:	4293      	cmp	r3, r2
 80076f8:	d01b      	beq.n	8007732 <TIM_Base_SetConfig+0xb2>
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	4a29      	ldr	r2, [pc, #164]	@ (80077a4 <TIM_Base_SetConfig+0x124>)
 80076fe:	4293      	cmp	r3, r2
 8007700:	d017      	beq.n	8007732 <TIM_Base_SetConfig+0xb2>
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	4a28      	ldr	r2, [pc, #160]	@ (80077a8 <TIM_Base_SetConfig+0x128>)
 8007706:	4293      	cmp	r3, r2
 8007708:	d013      	beq.n	8007732 <TIM_Base_SetConfig+0xb2>
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	4a27      	ldr	r2, [pc, #156]	@ (80077ac <TIM_Base_SetConfig+0x12c>)
 800770e:	4293      	cmp	r3, r2
 8007710:	d00f      	beq.n	8007732 <TIM_Base_SetConfig+0xb2>
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	4a26      	ldr	r2, [pc, #152]	@ (80077b0 <TIM_Base_SetConfig+0x130>)
 8007716:	4293      	cmp	r3, r2
 8007718:	d00b      	beq.n	8007732 <TIM_Base_SetConfig+0xb2>
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	4a25      	ldr	r2, [pc, #148]	@ (80077b4 <TIM_Base_SetConfig+0x134>)
 800771e:	4293      	cmp	r3, r2
 8007720:	d007      	beq.n	8007732 <TIM_Base_SetConfig+0xb2>
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	4a24      	ldr	r2, [pc, #144]	@ (80077b8 <TIM_Base_SetConfig+0x138>)
 8007726:	4293      	cmp	r3, r2
 8007728:	d003      	beq.n	8007732 <TIM_Base_SetConfig+0xb2>
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	4a23      	ldr	r2, [pc, #140]	@ (80077bc <TIM_Base_SetConfig+0x13c>)
 800772e:	4293      	cmp	r3, r2
 8007730:	d108      	bne.n	8007744 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007732:	68fb      	ldr	r3, [r7, #12]
 8007734:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007738:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800773a:	683b      	ldr	r3, [r7, #0]
 800773c:	68db      	ldr	r3, [r3, #12]
 800773e:	68fa      	ldr	r2, [r7, #12]
 8007740:	4313      	orrs	r3, r2
 8007742:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007744:	68fb      	ldr	r3, [r7, #12]
 8007746:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800774a:	683b      	ldr	r3, [r7, #0]
 800774c:	695b      	ldr	r3, [r3, #20]
 800774e:	4313      	orrs	r3, r2
 8007750:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	68fa      	ldr	r2, [r7, #12]
 8007756:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007758:	683b      	ldr	r3, [r7, #0]
 800775a:	689a      	ldr	r2, [r3, #8]
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007760:	683b      	ldr	r3, [r7, #0]
 8007762:	681a      	ldr	r2, [r3, #0]
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	4a0a      	ldr	r2, [pc, #40]	@ (8007794 <TIM_Base_SetConfig+0x114>)
 800776c:	4293      	cmp	r3, r2
 800776e:	d003      	beq.n	8007778 <TIM_Base_SetConfig+0xf8>
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	4a0c      	ldr	r2, [pc, #48]	@ (80077a4 <TIM_Base_SetConfig+0x124>)
 8007774:	4293      	cmp	r3, r2
 8007776:	d103      	bne.n	8007780 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007778:	683b      	ldr	r3, [r7, #0]
 800777a:	691a      	ldr	r2, [r3, #16]
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	2201      	movs	r2, #1
 8007784:	615a      	str	r2, [r3, #20]
}
 8007786:	bf00      	nop
 8007788:	3714      	adds	r7, #20
 800778a:	46bd      	mov	sp, r7
 800778c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007790:	4770      	bx	lr
 8007792:	bf00      	nop
 8007794:	40010000 	.word	0x40010000
 8007798:	40000400 	.word	0x40000400
 800779c:	40000800 	.word	0x40000800
 80077a0:	40000c00 	.word	0x40000c00
 80077a4:	40010400 	.word	0x40010400
 80077a8:	40014000 	.word	0x40014000
 80077ac:	40014400 	.word	0x40014400
 80077b0:	40014800 	.word	0x40014800
 80077b4:	40001800 	.word	0x40001800
 80077b8:	40001c00 	.word	0x40001c00
 80077bc:	40002000 	.word	0x40002000

080077c0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80077c0:	b480      	push	{r7}
 80077c2:	b087      	sub	sp, #28
 80077c4:	af00      	add	r7, sp, #0
 80077c6:	6078      	str	r0, [r7, #4]
 80077c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	6a1b      	ldr	r3, [r3, #32]
 80077ce:	f023 0201 	bic.w	r2, r3, #1
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	6a1b      	ldr	r3, [r3, #32]
 80077da:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	685b      	ldr	r3, [r3, #4]
 80077e0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	699b      	ldr	r3, [r3, #24]
 80077e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80077e8:	68fb      	ldr	r3, [r7, #12]
 80077ea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80077ee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80077f0:	68fb      	ldr	r3, [r7, #12]
 80077f2:	f023 0303 	bic.w	r3, r3, #3
 80077f6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80077f8:	683b      	ldr	r3, [r7, #0]
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	68fa      	ldr	r2, [r7, #12]
 80077fe:	4313      	orrs	r3, r2
 8007800:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007802:	697b      	ldr	r3, [r7, #20]
 8007804:	f023 0302 	bic.w	r3, r3, #2
 8007808:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800780a:	683b      	ldr	r3, [r7, #0]
 800780c:	689b      	ldr	r3, [r3, #8]
 800780e:	697a      	ldr	r2, [r7, #20]
 8007810:	4313      	orrs	r3, r2
 8007812:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	4a20      	ldr	r2, [pc, #128]	@ (8007898 <TIM_OC1_SetConfig+0xd8>)
 8007818:	4293      	cmp	r3, r2
 800781a:	d003      	beq.n	8007824 <TIM_OC1_SetConfig+0x64>
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	4a1f      	ldr	r2, [pc, #124]	@ (800789c <TIM_OC1_SetConfig+0xdc>)
 8007820:	4293      	cmp	r3, r2
 8007822:	d10c      	bne.n	800783e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007824:	697b      	ldr	r3, [r7, #20]
 8007826:	f023 0308 	bic.w	r3, r3, #8
 800782a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800782c:	683b      	ldr	r3, [r7, #0]
 800782e:	68db      	ldr	r3, [r3, #12]
 8007830:	697a      	ldr	r2, [r7, #20]
 8007832:	4313      	orrs	r3, r2
 8007834:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007836:	697b      	ldr	r3, [r7, #20]
 8007838:	f023 0304 	bic.w	r3, r3, #4
 800783c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	4a15      	ldr	r2, [pc, #84]	@ (8007898 <TIM_OC1_SetConfig+0xd8>)
 8007842:	4293      	cmp	r3, r2
 8007844:	d003      	beq.n	800784e <TIM_OC1_SetConfig+0x8e>
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	4a14      	ldr	r2, [pc, #80]	@ (800789c <TIM_OC1_SetConfig+0xdc>)
 800784a:	4293      	cmp	r3, r2
 800784c:	d111      	bne.n	8007872 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800784e:	693b      	ldr	r3, [r7, #16]
 8007850:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007854:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007856:	693b      	ldr	r3, [r7, #16]
 8007858:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800785c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800785e:	683b      	ldr	r3, [r7, #0]
 8007860:	695b      	ldr	r3, [r3, #20]
 8007862:	693a      	ldr	r2, [r7, #16]
 8007864:	4313      	orrs	r3, r2
 8007866:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007868:	683b      	ldr	r3, [r7, #0]
 800786a:	699b      	ldr	r3, [r3, #24]
 800786c:	693a      	ldr	r2, [r7, #16]
 800786e:	4313      	orrs	r3, r2
 8007870:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	693a      	ldr	r2, [r7, #16]
 8007876:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	68fa      	ldr	r2, [r7, #12]
 800787c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800787e:	683b      	ldr	r3, [r7, #0]
 8007880:	685a      	ldr	r2, [r3, #4]
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	697a      	ldr	r2, [r7, #20]
 800788a:	621a      	str	r2, [r3, #32]
}
 800788c:	bf00      	nop
 800788e:	371c      	adds	r7, #28
 8007890:	46bd      	mov	sp, r7
 8007892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007896:	4770      	bx	lr
 8007898:	40010000 	.word	0x40010000
 800789c:	40010400 	.word	0x40010400

080078a0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80078a0:	b480      	push	{r7}
 80078a2:	b087      	sub	sp, #28
 80078a4:	af00      	add	r7, sp, #0
 80078a6:	6078      	str	r0, [r7, #4]
 80078a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	6a1b      	ldr	r3, [r3, #32]
 80078ae:	f023 0210 	bic.w	r2, r3, #16
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	6a1b      	ldr	r3, [r3, #32]
 80078ba:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	685b      	ldr	r3, [r3, #4]
 80078c0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	699b      	ldr	r3, [r3, #24]
 80078c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80078c8:	68fb      	ldr	r3, [r7, #12]
 80078ca:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80078ce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80078d0:	68fb      	ldr	r3, [r7, #12]
 80078d2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80078d6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80078d8:	683b      	ldr	r3, [r7, #0]
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	021b      	lsls	r3, r3, #8
 80078de:	68fa      	ldr	r2, [r7, #12]
 80078e0:	4313      	orrs	r3, r2
 80078e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80078e4:	697b      	ldr	r3, [r7, #20]
 80078e6:	f023 0320 	bic.w	r3, r3, #32
 80078ea:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80078ec:	683b      	ldr	r3, [r7, #0]
 80078ee:	689b      	ldr	r3, [r3, #8]
 80078f0:	011b      	lsls	r3, r3, #4
 80078f2:	697a      	ldr	r2, [r7, #20]
 80078f4:	4313      	orrs	r3, r2
 80078f6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	4a22      	ldr	r2, [pc, #136]	@ (8007984 <TIM_OC2_SetConfig+0xe4>)
 80078fc:	4293      	cmp	r3, r2
 80078fe:	d003      	beq.n	8007908 <TIM_OC2_SetConfig+0x68>
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	4a21      	ldr	r2, [pc, #132]	@ (8007988 <TIM_OC2_SetConfig+0xe8>)
 8007904:	4293      	cmp	r3, r2
 8007906:	d10d      	bne.n	8007924 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007908:	697b      	ldr	r3, [r7, #20]
 800790a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800790e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007910:	683b      	ldr	r3, [r7, #0]
 8007912:	68db      	ldr	r3, [r3, #12]
 8007914:	011b      	lsls	r3, r3, #4
 8007916:	697a      	ldr	r2, [r7, #20]
 8007918:	4313      	orrs	r3, r2
 800791a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800791c:	697b      	ldr	r3, [r7, #20]
 800791e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007922:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	4a17      	ldr	r2, [pc, #92]	@ (8007984 <TIM_OC2_SetConfig+0xe4>)
 8007928:	4293      	cmp	r3, r2
 800792a:	d003      	beq.n	8007934 <TIM_OC2_SetConfig+0x94>
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	4a16      	ldr	r2, [pc, #88]	@ (8007988 <TIM_OC2_SetConfig+0xe8>)
 8007930:	4293      	cmp	r3, r2
 8007932:	d113      	bne.n	800795c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007934:	693b      	ldr	r3, [r7, #16]
 8007936:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800793a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800793c:	693b      	ldr	r3, [r7, #16]
 800793e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007942:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007944:	683b      	ldr	r3, [r7, #0]
 8007946:	695b      	ldr	r3, [r3, #20]
 8007948:	009b      	lsls	r3, r3, #2
 800794a:	693a      	ldr	r2, [r7, #16]
 800794c:	4313      	orrs	r3, r2
 800794e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007950:	683b      	ldr	r3, [r7, #0]
 8007952:	699b      	ldr	r3, [r3, #24]
 8007954:	009b      	lsls	r3, r3, #2
 8007956:	693a      	ldr	r2, [r7, #16]
 8007958:	4313      	orrs	r3, r2
 800795a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	693a      	ldr	r2, [r7, #16]
 8007960:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	68fa      	ldr	r2, [r7, #12]
 8007966:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007968:	683b      	ldr	r3, [r7, #0]
 800796a:	685a      	ldr	r2, [r3, #4]
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	697a      	ldr	r2, [r7, #20]
 8007974:	621a      	str	r2, [r3, #32]
}
 8007976:	bf00      	nop
 8007978:	371c      	adds	r7, #28
 800797a:	46bd      	mov	sp, r7
 800797c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007980:	4770      	bx	lr
 8007982:	bf00      	nop
 8007984:	40010000 	.word	0x40010000
 8007988:	40010400 	.word	0x40010400

0800798c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800798c:	b480      	push	{r7}
 800798e:	b087      	sub	sp, #28
 8007990:	af00      	add	r7, sp, #0
 8007992:	6078      	str	r0, [r7, #4]
 8007994:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	6a1b      	ldr	r3, [r3, #32]
 800799a:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	6a1b      	ldr	r3, [r3, #32]
 80079a6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	685b      	ldr	r3, [r3, #4]
 80079ac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	69db      	ldr	r3, [r3, #28]
 80079b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80079b4:	68fb      	ldr	r3, [r7, #12]
 80079b6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80079ba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80079bc:	68fb      	ldr	r3, [r7, #12]
 80079be:	f023 0303 	bic.w	r3, r3, #3
 80079c2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80079c4:	683b      	ldr	r3, [r7, #0]
 80079c6:	681b      	ldr	r3, [r3, #0]
 80079c8:	68fa      	ldr	r2, [r7, #12]
 80079ca:	4313      	orrs	r3, r2
 80079cc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80079ce:	697b      	ldr	r3, [r7, #20]
 80079d0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80079d4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80079d6:	683b      	ldr	r3, [r7, #0]
 80079d8:	689b      	ldr	r3, [r3, #8]
 80079da:	021b      	lsls	r3, r3, #8
 80079dc:	697a      	ldr	r2, [r7, #20]
 80079de:	4313      	orrs	r3, r2
 80079e0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	4a21      	ldr	r2, [pc, #132]	@ (8007a6c <TIM_OC3_SetConfig+0xe0>)
 80079e6:	4293      	cmp	r3, r2
 80079e8:	d003      	beq.n	80079f2 <TIM_OC3_SetConfig+0x66>
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	4a20      	ldr	r2, [pc, #128]	@ (8007a70 <TIM_OC3_SetConfig+0xe4>)
 80079ee:	4293      	cmp	r3, r2
 80079f0:	d10d      	bne.n	8007a0e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80079f2:	697b      	ldr	r3, [r7, #20]
 80079f4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80079f8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80079fa:	683b      	ldr	r3, [r7, #0]
 80079fc:	68db      	ldr	r3, [r3, #12]
 80079fe:	021b      	lsls	r3, r3, #8
 8007a00:	697a      	ldr	r2, [r7, #20]
 8007a02:	4313      	orrs	r3, r2
 8007a04:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007a06:	697b      	ldr	r3, [r7, #20]
 8007a08:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007a0c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	4a16      	ldr	r2, [pc, #88]	@ (8007a6c <TIM_OC3_SetConfig+0xe0>)
 8007a12:	4293      	cmp	r3, r2
 8007a14:	d003      	beq.n	8007a1e <TIM_OC3_SetConfig+0x92>
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	4a15      	ldr	r2, [pc, #84]	@ (8007a70 <TIM_OC3_SetConfig+0xe4>)
 8007a1a:	4293      	cmp	r3, r2
 8007a1c:	d113      	bne.n	8007a46 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007a1e:	693b      	ldr	r3, [r7, #16]
 8007a20:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007a24:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007a26:	693b      	ldr	r3, [r7, #16]
 8007a28:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007a2c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007a2e:	683b      	ldr	r3, [r7, #0]
 8007a30:	695b      	ldr	r3, [r3, #20]
 8007a32:	011b      	lsls	r3, r3, #4
 8007a34:	693a      	ldr	r2, [r7, #16]
 8007a36:	4313      	orrs	r3, r2
 8007a38:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007a3a:	683b      	ldr	r3, [r7, #0]
 8007a3c:	699b      	ldr	r3, [r3, #24]
 8007a3e:	011b      	lsls	r3, r3, #4
 8007a40:	693a      	ldr	r2, [r7, #16]
 8007a42:	4313      	orrs	r3, r2
 8007a44:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	693a      	ldr	r2, [r7, #16]
 8007a4a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	68fa      	ldr	r2, [r7, #12]
 8007a50:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007a52:	683b      	ldr	r3, [r7, #0]
 8007a54:	685a      	ldr	r2, [r3, #4]
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	697a      	ldr	r2, [r7, #20]
 8007a5e:	621a      	str	r2, [r3, #32]
}
 8007a60:	bf00      	nop
 8007a62:	371c      	adds	r7, #28
 8007a64:	46bd      	mov	sp, r7
 8007a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a6a:	4770      	bx	lr
 8007a6c:	40010000 	.word	0x40010000
 8007a70:	40010400 	.word	0x40010400

08007a74 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007a74:	b480      	push	{r7}
 8007a76:	b087      	sub	sp, #28
 8007a78:	af00      	add	r7, sp, #0
 8007a7a:	6078      	str	r0, [r7, #4]
 8007a7c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	6a1b      	ldr	r3, [r3, #32]
 8007a82:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	6a1b      	ldr	r3, [r3, #32]
 8007a8e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	685b      	ldr	r3, [r3, #4]
 8007a94:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	69db      	ldr	r3, [r3, #28]
 8007a9a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007a9c:	68fb      	ldr	r3, [r7, #12]
 8007a9e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007aa2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007aa4:	68fb      	ldr	r3, [r7, #12]
 8007aa6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007aaa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007aac:	683b      	ldr	r3, [r7, #0]
 8007aae:	681b      	ldr	r3, [r3, #0]
 8007ab0:	021b      	lsls	r3, r3, #8
 8007ab2:	68fa      	ldr	r2, [r7, #12]
 8007ab4:	4313      	orrs	r3, r2
 8007ab6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007ab8:	693b      	ldr	r3, [r7, #16]
 8007aba:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007abe:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007ac0:	683b      	ldr	r3, [r7, #0]
 8007ac2:	689b      	ldr	r3, [r3, #8]
 8007ac4:	031b      	lsls	r3, r3, #12
 8007ac6:	693a      	ldr	r2, [r7, #16]
 8007ac8:	4313      	orrs	r3, r2
 8007aca:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	4a12      	ldr	r2, [pc, #72]	@ (8007b18 <TIM_OC4_SetConfig+0xa4>)
 8007ad0:	4293      	cmp	r3, r2
 8007ad2:	d003      	beq.n	8007adc <TIM_OC4_SetConfig+0x68>
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	4a11      	ldr	r2, [pc, #68]	@ (8007b1c <TIM_OC4_SetConfig+0xa8>)
 8007ad8:	4293      	cmp	r3, r2
 8007ada:	d109      	bne.n	8007af0 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007adc:	697b      	ldr	r3, [r7, #20]
 8007ade:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007ae2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007ae4:	683b      	ldr	r3, [r7, #0]
 8007ae6:	695b      	ldr	r3, [r3, #20]
 8007ae8:	019b      	lsls	r3, r3, #6
 8007aea:	697a      	ldr	r2, [r7, #20]
 8007aec:	4313      	orrs	r3, r2
 8007aee:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	697a      	ldr	r2, [r7, #20]
 8007af4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	68fa      	ldr	r2, [r7, #12]
 8007afa:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007afc:	683b      	ldr	r3, [r7, #0]
 8007afe:	685a      	ldr	r2, [r3, #4]
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	693a      	ldr	r2, [r7, #16]
 8007b08:	621a      	str	r2, [r3, #32]
}
 8007b0a:	bf00      	nop
 8007b0c:	371c      	adds	r7, #28
 8007b0e:	46bd      	mov	sp, r7
 8007b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b14:	4770      	bx	lr
 8007b16:	bf00      	nop
 8007b18:	40010000 	.word	0x40010000
 8007b1c:	40010400 	.word	0x40010400

08007b20 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007b20:	b480      	push	{r7}
 8007b22:	b087      	sub	sp, #28
 8007b24:	af00      	add	r7, sp, #0
 8007b26:	60f8      	str	r0, [r7, #12]
 8007b28:	60b9      	str	r1, [r7, #8]
 8007b2a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007b2c:	68fb      	ldr	r3, [r7, #12]
 8007b2e:	6a1b      	ldr	r3, [r3, #32]
 8007b30:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007b32:	68fb      	ldr	r3, [r7, #12]
 8007b34:	6a1b      	ldr	r3, [r3, #32]
 8007b36:	f023 0201 	bic.w	r2, r3, #1
 8007b3a:	68fb      	ldr	r3, [r7, #12]
 8007b3c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007b3e:	68fb      	ldr	r3, [r7, #12]
 8007b40:	699b      	ldr	r3, [r3, #24]
 8007b42:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007b44:	693b      	ldr	r3, [r7, #16]
 8007b46:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007b4a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	011b      	lsls	r3, r3, #4
 8007b50:	693a      	ldr	r2, [r7, #16]
 8007b52:	4313      	orrs	r3, r2
 8007b54:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007b56:	697b      	ldr	r3, [r7, #20]
 8007b58:	f023 030a 	bic.w	r3, r3, #10
 8007b5c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007b5e:	697a      	ldr	r2, [r7, #20]
 8007b60:	68bb      	ldr	r3, [r7, #8]
 8007b62:	4313      	orrs	r3, r2
 8007b64:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007b66:	68fb      	ldr	r3, [r7, #12]
 8007b68:	693a      	ldr	r2, [r7, #16]
 8007b6a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007b6c:	68fb      	ldr	r3, [r7, #12]
 8007b6e:	697a      	ldr	r2, [r7, #20]
 8007b70:	621a      	str	r2, [r3, #32]
}
 8007b72:	bf00      	nop
 8007b74:	371c      	adds	r7, #28
 8007b76:	46bd      	mov	sp, r7
 8007b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b7c:	4770      	bx	lr

08007b7e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007b7e:	b480      	push	{r7}
 8007b80:	b087      	sub	sp, #28
 8007b82:	af00      	add	r7, sp, #0
 8007b84:	60f8      	str	r0, [r7, #12]
 8007b86:	60b9      	str	r1, [r7, #8]
 8007b88:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007b8a:	68fb      	ldr	r3, [r7, #12]
 8007b8c:	6a1b      	ldr	r3, [r3, #32]
 8007b8e:	f023 0210 	bic.w	r2, r3, #16
 8007b92:	68fb      	ldr	r3, [r7, #12]
 8007b94:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007b96:	68fb      	ldr	r3, [r7, #12]
 8007b98:	699b      	ldr	r3, [r3, #24]
 8007b9a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007b9c:	68fb      	ldr	r3, [r7, #12]
 8007b9e:	6a1b      	ldr	r3, [r3, #32]
 8007ba0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007ba2:	697b      	ldr	r3, [r7, #20]
 8007ba4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007ba8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	031b      	lsls	r3, r3, #12
 8007bae:	697a      	ldr	r2, [r7, #20]
 8007bb0:	4313      	orrs	r3, r2
 8007bb2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007bb4:	693b      	ldr	r3, [r7, #16]
 8007bb6:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8007bba:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007bbc:	68bb      	ldr	r3, [r7, #8]
 8007bbe:	011b      	lsls	r3, r3, #4
 8007bc0:	693a      	ldr	r2, [r7, #16]
 8007bc2:	4313      	orrs	r3, r2
 8007bc4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007bc6:	68fb      	ldr	r3, [r7, #12]
 8007bc8:	697a      	ldr	r2, [r7, #20]
 8007bca:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007bcc:	68fb      	ldr	r3, [r7, #12]
 8007bce:	693a      	ldr	r2, [r7, #16]
 8007bd0:	621a      	str	r2, [r3, #32]
}
 8007bd2:	bf00      	nop
 8007bd4:	371c      	adds	r7, #28
 8007bd6:	46bd      	mov	sp, r7
 8007bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bdc:	4770      	bx	lr

08007bde <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007bde:	b480      	push	{r7}
 8007be0:	b085      	sub	sp, #20
 8007be2:	af00      	add	r7, sp, #0
 8007be4:	6078      	str	r0, [r7, #4]
 8007be6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	689b      	ldr	r3, [r3, #8]
 8007bec:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007bee:	68fb      	ldr	r3, [r7, #12]
 8007bf0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007bf4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007bf6:	683a      	ldr	r2, [r7, #0]
 8007bf8:	68fb      	ldr	r3, [r7, #12]
 8007bfa:	4313      	orrs	r3, r2
 8007bfc:	f043 0307 	orr.w	r3, r3, #7
 8007c00:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	68fa      	ldr	r2, [r7, #12]
 8007c06:	609a      	str	r2, [r3, #8]
}
 8007c08:	bf00      	nop
 8007c0a:	3714      	adds	r7, #20
 8007c0c:	46bd      	mov	sp, r7
 8007c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c12:	4770      	bx	lr

08007c14 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007c14:	b480      	push	{r7}
 8007c16:	b087      	sub	sp, #28
 8007c18:	af00      	add	r7, sp, #0
 8007c1a:	60f8      	str	r0, [r7, #12]
 8007c1c:	60b9      	str	r1, [r7, #8]
 8007c1e:	607a      	str	r2, [r7, #4]
 8007c20:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007c22:	68fb      	ldr	r3, [r7, #12]
 8007c24:	689b      	ldr	r3, [r3, #8]
 8007c26:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007c28:	697b      	ldr	r3, [r7, #20]
 8007c2a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007c2e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007c30:	683b      	ldr	r3, [r7, #0]
 8007c32:	021a      	lsls	r2, r3, #8
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	431a      	orrs	r2, r3
 8007c38:	68bb      	ldr	r3, [r7, #8]
 8007c3a:	4313      	orrs	r3, r2
 8007c3c:	697a      	ldr	r2, [r7, #20]
 8007c3e:	4313      	orrs	r3, r2
 8007c40:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007c42:	68fb      	ldr	r3, [r7, #12]
 8007c44:	697a      	ldr	r2, [r7, #20]
 8007c46:	609a      	str	r2, [r3, #8]
}
 8007c48:	bf00      	nop
 8007c4a:	371c      	adds	r7, #28
 8007c4c:	46bd      	mov	sp, r7
 8007c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c52:	4770      	bx	lr

08007c54 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007c54:	b480      	push	{r7}
 8007c56:	b087      	sub	sp, #28
 8007c58:	af00      	add	r7, sp, #0
 8007c5a:	60f8      	str	r0, [r7, #12]
 8007c5c:	60b9      	str	r1, [r7, #8]
 8007c5e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007c60:	68bb      	ldr	r3, [r7, #8]
 8007c62:	f003 031f 	and.w	r3, r3, #31
 8007c66:	2201      	movs	r2, #1
 8007c68:	fa02 f303 	lsl.w	r3, r2, r3
 8007c6c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007c6e:	68fb      	ldr	r3, [r7, #12]
 8007c70:	6a1a      	ldr	r2, [r3, #32]
 8007c72:	697b      	ldr	r3, [r7, #20]
 8007c74:	43db      	mvns	r3, r3
 8007c76:	401a      	ands	r2, r3
 8007c78:	68fb      	ldr	r3, [r7, #12]
 8007c7a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007c7c:	68fb      	ldr	r3, [r7, #12]
 8007c7e:	6a1a      	ldr	r2, [r3, #32]
 8007c80:	68bb      	ldr	r3, [r7, #8]
 8007c82:	f003 031f 	and.w	r3, r3, #31
 8007c86:	6879      	ldr	r1, [r7, #4]
 8007c88:	fa01 f303 	lsl.w	r3, r1, r3
 8007c8c:	431a      	orrs	r2, r3
 8007c8e:	68fb      	ldr	r3, [r7, #12]
 8007c90:	621a      	str	r2, [r3, #32]
}
 8007c92:	bf00      	nop
 8007c94:	371c      	adds	r7, #28
 8007c96:	46bd      	mov	sp, r7
 8007c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c9c:	4770      	bx	lr
	...

08007ca0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007ca0:	b480      	push	{r7}
 8007ca2:	b085      	sub	sp, #20
 8007ca4:	af00      	add	r7, sp, #0
 8007ca6:	6078      	str	r0, [r7, #4]
 8007ca8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007cb0:	2b01      	cmp	r3, #1
 8007cb2:	d101      	bne.n	8007cb8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007cb4:	2302      	movs	r3, #2
 8007cb6:	e05a      	b.n	8007d6e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	2201      	movs	r2, #1
 8007cbc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	2202      	movs	r2, #2
 8007cc4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	681b      	ldr	r3, [r3, #0]
 8007ccc:	685b      	ldr	r3, [r3, #4]
 8007cce:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	681b      	ldr	r3, [r3, #0]
 8007cd4:	689b      	ldr	r3, [r3, #8]
 8007cd6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007cd8:	68fb      	ldr	r3, [r7, #12]
 8007cda:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007cde:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007ce0:	683b      	ldr	r3, [r7, #0]
 8007ce2:	681b      	ldr	r3, [r3, #0]
 8007ce4:	68fa      	ldr	r2, [r7, #12]
 8007ce6:	4313      	orrs	r3, r2
 8007ce8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	681b      	ldr	r3, [r3, #0]
 8007cee:	68fa      	ldr	r2, [r7, #12]
 8007cf0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	681b      	ldr	r3, [r3, #0]
 8007cf6:	4a21      	ldr	r2, [pc, #132]	@ (8007d7c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8007cf8:	4293      	cmp	r3, r2
 8007cfa:	d022      	beq.n	8007d42 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	681b      	ldr	r3, [r3, #0]
 8007d00:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007d04:	d01d      	beq.n	8007d42 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	681b      	ldr	r3, [r3, #0]
 8007d0a:	4a1d      	ldr	r2, [pc, #116]	@ (8007d80 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8007d0c:	4293      	cmp	r3, r2
 8007d0e:	d018      	beq.n	8007d42 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	681b      	ldr	r3, [r3, #0]
 8007d14:	4a1b      	ldr	r2, [pc, #108]	@ (8007d84 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8007d16:	4293      	cmp	r3, r2
 8007d18:	d013      	beq.n	8007d42 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	681b      	ldr	r3, [r3, #0]
 8007d1e:	4a1a      	ldr	r2, [pc, #104]	@ (8007d88 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8007d20:	4293      	cmp	r3, r2
 8007d22:	d00e      	beq.n	8007d42 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	681b      	ldr	r3, [r3, #0]
 8007d28:	4a18      	ldr	r2, [pc, #96]	@ (8007d8c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8007d2a:	4293      	cmp	r3, r2
 8007d2c:	d009      	beq.n	8007d42 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	681b      	ldr	r3, [r3, #0]
 8007d32:	4a17      	ldr	r2, [pc, #92]	@ (8007d90 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007d34:	4293      	cmp	r3, r2
 8007d36:	d004      	beq.n	8007d42 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	681b      	ldr	r3, [r3, #0]
 8007d3c:	4a15      	ldr	r2, [pc, #84]	@ (8007d94 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8007d3e:	4293      	cmp	r3, r2
 8007d40:	d10c      	bne.n	8007d5c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007d42:	68bb      	ldr	r3, [r7, #8]
 8007d44:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007d48:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007d4a:	683b      	ldr	r3, [r7, #0]
 8007d4c:	685b      	ldr	r3, [r3, #4]
 8007d4e:	68ba      	ldr	r2, [r7, #8]
 8007d50:	4313      	orrs	r3, r2
 8007d52:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	681b      	ldr	r3, [r3, #0]
 8007d58:	68ba      	ldr	r2, [r7, #8]
 8007d5a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	2201      	movs	r2, #1
 8007d60:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	2200      	movs	r2, #0
 8007d68:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007d6c:	2300      	movs	r3, #0
}
 8007d6e:	4618      	mov	r0, r3
 8007d70:	3714      	adds	r7, #20
 8007d72:	46bd      	mov	sp, r7
 8007d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d78:	4770      	bx	lr
 8007d7a:	bf00      	nop
 8007d7c:	40010000 	.word	0x40010000
 8007d80:	40000400 	.word	0x40000400
 8007d84:	40000800 	.word	0x40000800
 8007d88:	40000c00 	.word	0x40000c00
 8007d8c:	40010400 	.word	0x40010400
 8007d90:	40014000 	.word	0x40014000
 8007d94:	40001800 	.word	0x40001800

08007d98 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007d98:	b480      	push	{r7}
 8007d9a:	b083      	sub	sp, #12
 8007d9c:	af00      	add	r7, sp, #0
 8007d9e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007da0:	bf00      	nop
 8007da2:	370c      	adds	r7, #12
 8007da4:	46bd      	mov	sp, r7
 8007da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007daa:	4770      	bx	lr

08007dac <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007dac:	b480      	push	{r7}
 8007dae:	b083      	sub	sp, #12
 8007db0:	af00      	add	r7, sp, #0
 8007db2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007db4:	bf00      	nop
 8007db6:	370c      	adds	r7, #12
 8007db8:	46bd      	mov	sp, r7
 8007dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dbe:	4770      	bx	lr

08007dc0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007dc0:	b580      	push	{r7, lr}
 8007dc2:	b082      	sub	sp, #8
 8007dc4:	af00      	add	r7, sp, #0
 8007dc6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	2b00      	cmp	r3, #0
 8007dcc:	d101      	bne.n	8007dd2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007dce:	2301      	movs	r3, #1
 8007dd0:	e03f      	b.n	8007e52 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007dd8:	b2db      	uxtb	r3, r3
 8007dda:	2b00      	cmp	r3, #0
 8007ddc:	d106      	bne.n	8007dec <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	2200      	movs	r2, #0
 8007de2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007de6:	6878      	ldr	r0, [r7, #4]
 8007de8:	f7fb fca2 	bl	8003730 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	2224      	movs	r2, #36	@ 0x24
 8007df0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	681b      	ldr	r3, [r3, #0]
 8007df8:	68da      	ldr	r2, [r3, #12]
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	681b      	ldr	r3, [r3, #0]
 8007dfe:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007e02:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007e04:	6878      	ldr	r0, [r7, #4]
 8007e06:	f000 fddb 	bl	80089c0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	681b      	ldr	r3, [r3, #0]
 8007e0e:	691a      	ldr	r2, [r3, #16]
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	681b      	ldr	r3, [r3, #0]
 8007e14:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007e18:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	681b      	ldr	r3, [r3, #0]
 8007e1e:	695a      	ldr	r2, [r3, #20]
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	681b      	ldr	r3, [r3, #0]
 8007e24:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007e28:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	681b      	ldr	r3, [r3, #0]
 8007e2e:	68da      	ldr	r2, [r3, #12]
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	681b      	ldr	r3, [r3, #0]
 8007e34:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007e38:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	2200      	movs	r2, #0
 8007e3e:	641a      	str	r2, [r3, #64]	@ 0x40
  huart->gState = HAL_UART_STATE_READY;
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	2220      	movs	r2, #32
 8007e44:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	2220      	movs	r2, #32
 8007e4c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8007e50:	2300      	movs	r3, #0
}
 8007e52:	4618      	mov	r0, r3
 8007e54:	3708      	adds	r7, #8
 8007e56:	46bd      	mov	sp, r7
 8007e58:	bd80      	pop	{r7, pc}

08007e5a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007e5a:	b580      	push	{r7, lr}
 8007e5c:	b08a      	sub	sp, #40	@ 0x28
 8007e5e:	af02      	add	r7, sp, #8
 8007e60:	60f8      	str	r0, [r7, #12]
 8007e62:	60b9      	str	r1, [r7, #8]
 8007e64:	603b      	str	r3, [r7, #0]
 8007e66:	4613      	mov	r3, r2
 8007e68:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8007e6a:	2300      	movs	r3, #0
 8007e6c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007e6e:	68fb      	ldr	r3, [r7, #12]
 8007e70:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007e74:	b2db      	uxtb	r3, r3
 8007e76:	2b20      	cmp	r3, #32
 8007e78:	d17c      	bne.n	8007f74 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8007e7a:	68bb      	ldr	r3, [r7, #8]
 8007e7c:	2b00      	cmp	r3, #0
 8007e7e:	d002      	beq.n	8007e86 <HAL_UART_Transmit+0x2c>
 8007e80:	88fb      	ldrh	r3, [r7, #6]
 8007e82:	2b00      	cmp	r3, #0
 8007e84:	d101      	bne.n	8007e8a <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8007e86:	2301      	movs	r3, #1
 8007e88:	e075      	b.n	8007f76 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007e8a:	68fb      	ldr	r3, [r7, #12]
 8007e8c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007e90:	2b01      	cmp	r3, #1
 8007e92:	d101      	bne.n	8007e98 <HAL_UART_Transmit+0x3e>
 8007e94:	2302      	movs	r3, #2
 8007e96:	e06e      	b.n	8007f76 <HAL_UART_Transmit+0x11c>
 8007e98:	68fb      	ldr	r3, [r7, #12]
 8007e9a:	2201      	movs	r2, #1
 8007e9c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007ea0:	68fb      	ldr	r3, [r7, #12]
 8007ea2:	2200      	movs	r2, #0
 8007ea4:	641a      	str	r2, [r3, #64]	@ 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007ea6:	68fb      	ldr	r3, [r7, #12]
 8007ea8:	2221      	movs	r2, #33	@ 0x21
 8007eaa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007eae:	f7fb fd45 	bl	800393c <HAL_GetTick>
 8007eb2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8007eb4:	68fb      	ldr	r3, [r7, #12]
 8007eb6:	88fa      	ldrh	r2, [r7, #6]
 8007eb8:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8007eba:	68fb      	ldr	r3, [r7, #12]
 8007ebc:	88fa      	ldrh	r2, [r7, #6]
 8007ebe:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007ec0:	68fb      	ldr	r3, [r7, #12]
 8007ec2:	689b      	ldr	r3, [r3, #8]
 8007ec4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007ec8:	d108      	bne.n	8007edc <HAL_UART_Transmit+0x82>
 8007eca:	68fb      	ldr	r3, [r7, #12]
 8007ecc:	691b      	ldr	r3, [r3, #16]
 8007ece:	2b00      	cmp	r3, #0
 8007ed0:	d104      	bne.n	8007edc <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8007ed2:	2300      	movs	r3, #0
 8007ed4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8007ed6:	68bb      	ldr	r3, [r7, #8]
 8007ed8:	61bb      	str	r3, [r7, #24]
 8007eda:	e003      	b.n	8007ee4 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8007edc:	68bb      	ldr	r3, [r7, #8]
 8007ede:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007ee0:	2300      	movs	r3, #0
 8007ee2:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8007ee4:	68fb      	ldr	r3, [r7, #12]
 8007ee6:	2200      	movs	r2, #0
 8007ee8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    while (huart->TxXferCount > 0U)
 8007eec:	e02a      	b.n	8007f44 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007eee:	683b      	ldr	r3, [r7, #0]
 8007ef0:	9300      	str	r3, [sp, #0]
 8007ef2:	697b      	ldr	r3, [r7, #20]
 8007ef4:	2200      	movs	r2, #0
 8007ef6:	2180      	movs	r1, #128	@ 0x80
 8007ef8:	68f8      	ldr	r0, [r7, #12]
 8007efa:	f000 fb1f 	bl	800853c <UART_WaitOnFlagUntilTimeout>
 8007efe:	4603      	mov	r3, r0
 8007f00:	2b00      	cmp	r3, #0
 8007f02:	d001      	beq.n	8007f08 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8007f04:	2303      	movs	r3, #3
 8007f06:	e036      	b.n	8007f76 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8007f08:	69fb      	ldr	r3, [r7, #28]
 8007f0a:	2b00      	cmp	r3, #0
 8007f0c:	d10b      	bne.n	8007f26 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007f0e:	69bb      	ldr	r3, [r7, #24]
 8007f10:	881b      	ldrh	r3, [r3, #0]
 8007f12:	461a      	mov	r2, r3
 8007f14:	68fb      	ldr	r3, [r7, #12]
 8007f16:	681b      	ldr	r3, [r3, #0]
 8007f18:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007f1c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8007f1e:	69bb      	ldr	r3, [r7, #24]
 8007f20:	3302      	adds	r3, #2
 8007f22:	61bb      	str	r3, [r7, #24]
 8007f24:	e007      	b.n	8007f36 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8007f26:	69fb      	ldr	r3, [r7, #28]
 8007f28:	781a      	ldrb	r2, [r3, #0]
 8007f2a:	68fb      	ldr	r3, [r7, #12]
 8007f2c:	681b      	ldr	r3, [r3, #0]
 8007f2e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8007f30:	69fb      	ldr	r3, [r7, #28]
 8007f32:	3301      	adds	r3, #1
 8007f34:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007f36:	68fb      	ldr	r3, [r7, #12]
 8007f38:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8007f3a:	b29b      	uxth	r3, r3
 8007f3c:	3b01      	subs	r3, #1
 8007f3e:	b29a      	uxth	r2, r3
 8007f40:	68fb      	ldr	r3, [r7, #12]
 8007f42:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8007f44:	68fb      	ldr	r3, [r7, #12]
 8007f46:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8007f48:	b29b      	uxth	r3, r3
 8007f4a:	2b00      	cmp	r3, #0
 8007f4c:	d1cf      	bne.n	8007eee <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007f4e:	683b      	ldr	r3, [r7, #0]
 8007f50:	9300      	str	r3, [sp, #0]
 8007f52:	697b      	ldr	r3, [r7, #20]
 8007f54:	2200      	movs	r2, #0
 8007f56:	2140      	movs	r1, #64	@ 0x40
 8007f58:	68f8      	ldr	r0, [r7, #12]
 8007f5a:	f000 faef 	bl	800853c <UART_WaitOnFlagUntilTimeout>
 8007f5e:	4603      	mov	r3, r0
 8007f60:	2b00      	cmp	r3, #0
 8007f62:	d001      	beq.n	8007f68 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8007f64:	2303      	movs	r3, #3
 8007f66:	e006      	b.n	8007f76 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007f68:	68fb      	ldr	r3, [r7, #12]
 8007f6a:	2220      	movs	r2, #32
 8007f6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 8007f70:	2300      	movs	r3, #0
 8007f72:	e000      	b.n	8007f76 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8007f74:	2302      	movs	r3, #2
  }
}
 8007f76:	4618      	mov	r0, r3
 8007f78:	3720      	adds	r7, #32
 8007f7a:	46bd      	mov	sp, r7
 8007f7c:	bd80      	pop	{r7, pc}

08007f7e <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007f7e:	b580      	push	{r7, lr}
 8007f80:	b084      	sub	sp, #16
 8007f82:	af00      	add	r7, sp, #0
 8007f84:	60f8      	str	r0, [r7, #12]
 8007f86:	60b9      	str	r1, [r7, #8]
 8007f88:	4613      	mov	r3, r2
 8007f8a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007f8c:	68fb      	ldr	r3, [r7, #12]
 8007f8e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8007f92:	b2db      	uxtb	r3, r3
 8007f94:	2b20      	cmp	r3, #32
 8007f96:	d11d      	bne.n	8007fd4 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8007f98:	68bb      	ldr	r3, [r7, #8]
 8007f9a:	2b00      	cmp	r3, #0
 8007f9c:	d002      	beq.n	8007fa4 <HAL_UART_Receive_IT+0x26>
 8007f9e:	88fb      	ldrh	r3, [r7, #6]
 8007fa0:	2b00      	cmp	r3, #0
 8007fa2:	d101      	bne.n	8007fa8 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8007fa4:	2301      	movs	r3, #1
 8007fa6:	e016      	b.n	8007fd6 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007fa8:	68fb      	ldr	r3, [r7, #12]
 8007faa:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007fae:	2b01      	cmp	r3, #1
 8007fb0:	d101      	bne.n	8007fb6 <HAL_UART_Receive_IT+0x38>
 8007fb2:	2302      	movs	r3, #2
 8007fb4:	e00f      	b.n	8007fd6 <HAL_UART_Receive_IT+0x58>
 8007fb6:	68fb      	ldr	r3, [r7, #12]
 8007fb8:	2201      	movs	r2, #1
 8007fba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007fbe:	68fb      	ldr	r3, [r7, #12]
 8007fc0:	2200      	movs	r2, #0
 8007fc2:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8007fc4:	88fb      	ldrh	r3, [r7, #6]
 8007fc6:	461a      	mov	r2, r3
 8007fc8:	68b9      	ldr	r1, [r7, #8]
 8007fca:	68f8      	ldr	r0, [r7, #12]
 8007fcc:	f000 fb24 	bl	8008618 <UART_Start_Receive_IT>
 8007fd0:	4603      	mov	r3, r0
 8007fd2:	e000      	b.n	8007fd6 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8007fd4:	2302      	movs	r3, #2
  }
}
 8007fd6:	4618      	mov	r0, r3
 8007fd8:	3710      	adds	r7, #16
 8007fda:	46bd      	mov	sp, r7
 8007fdc:	bd80      	pop	{r7, pc}
	...

08007fe0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007fe0:	b580      	push	{r7, lr}
 8007fe2:	b0ba      	sub	sp, #232	@ 0xe8
 8007fe4:	af00      	add	r7, sp, #0
 8007fe6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	681b      	ldr	r3, [r3, #0]
 8007fec:	681b      	ldr	r3, [r3, #0]
 8007fee:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	681b      	ldr	r3, [r3, #0]
 8007ff6:	68db      	ldr	r3, [r3, #12]
 8007ff8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	681b      	ldr	r3, [r3, #0]
 8008000:	695b      	ldr	r3, [r3, #20]
 8008002:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8008006:	2300      	movs	r3, #0
 8008008:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 800800c:	2300      	movs	r3, #0
 800800e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8008012:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008016:	f003 030f 	and.w	r3, r3, #15
 800801a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800801e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008022:	2b00      	cmp	r3, #0
 8008024:	d10f      	bne.n	8008046 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008026:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800802a:	f003 0320 	and.w	r3, r3, #32
 800802e:	2b00      	cmp	r3, #0
 8008030:	d009      	beq.n	8008046 <HAL_UART_IRQHandler+0x66>
 8008032:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008036:	f003 0320 	and.w	r3, r3, #32
 800803a:	2b00      	cmp	r3, #0
 800803c:	d003      	beq.n	8008046 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800803e:	6878      	ldr	r0, [r7, #4]
 8008040:	f000 fc03 	bl	800884a <UART_Receive_IT>
      return;
 8008044:	e256      	b.n	80084f4 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8008046:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800804a:	2b00      	cmp	r3, #0
 800804c:	f000 80de 	beq.w	800820c <HAL_UART_IRQHandler+0x22c>
 8008050:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008054:	f003 0301 	and.w	r3, r3, #1
 8008058:	2b00      	cmp	r3, #0
 800805a:	d106      	bne.n	800806a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800805c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008060:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8008064:	2b00      	cmp	r3, #0
 8008066:	f000 80d1 	beq.w	800820c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800806a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800806e:	f003 0301 	and.w	r3, r3, #1
 8008072:	2b00      	cmp	r3, #0
 8008074:	d00b      	beq.n	800808e <HAL_UART_IRQHandler+0xae>
 8008076:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800807a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800807e:	2b00      	cmp	r3, #0
 8008080:	d005      	beq.n	800808e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008086:	f043 0201 	orr.w	r2, r3, #1
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800808e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008092:	f003 0304 	and.w	r3, r3, #4
 8008096:	2b00      	cmp	r3, #0
 8008098:	d00b      	beq.n	80080b2 <HAL_UART_IRQHandler+0xd2>
 800809a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800809e:	f003 0301 	and.w	r3, r3, #1
 80080a2:	2b00      	cmp	r3, #0
 80080a4:	d005      	beq.n	80080b2 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80080aa:	f043 0202 	orr.w	r2, r3, #2
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80080b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80080b6:	f003 0302 	and.w	r3, r3, #2
 80080ba:	2b00      	cmp	r3, #0
 80080bc:	d00b      	beq.n	80080d6 <HAL_UART_IRQHandler+0xf6>
 80080be:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80080c2:	f003 0301 	and.w	r3, r3, #1
 80080c6:	2b00      	cmp	r3, #0
 80080c8:	d005      	beq.n	80080d6 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80080ce:	f043 0204 	orr.w	r2, r3, #4
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80080d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80080da:	f003 0308 	and.w	r3, r3, #8
 80080de:	2b00      	cmp	r3, #0
 80080e0:	d011      	beq.n	8008106 <HAL_UART_IRQHandler+0x126>
 80080e2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80080e6:	f003 0320 	and.w	r3, r3, #32
 80080ea:	2b00      	cmp	r3, #0
 80080ec:	d105      	bne.n	80080fa <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80080ee:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80080f2:	f003 0301 	and.w	r3, r3, #1
 80080f6:	2b00      	cmp	r3, #0
 80080f8:	d005      	beq.n	8008106 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80080fe:	f043 0208 	orr.w	r2, r3, #8
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800810a:	2b00      	cmp	r3, #0
 800810c:	f000 81ed 	beq.w	80084ea <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008110:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008114:	f003 0320 	and.w	r3, r3, #32
 8008118:	2b00      	cmp	r3, #0
 800811a:	d008      	beq.n	800812e <HAL_UART_IRQHandler+0x14e>
 800811c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008120:	f003 0320 	and.w	r3, r3, #32
 8008124:	2b00      	cmp	r3, #0
 8008126:	d002      	beq.n	800812e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8008128:	6878      	ldr	r0, [r7, #4]
 800812a:	f000 fb8e 	bl	800884a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	681b      	ldr	r3, [r3, #0]
 8008132:	695b      	ldr	r3, [r3, #20]
 8008134:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008138:	2b40      	cmp	r3, #64	@ 0x40
 800813a:	bf0c      	ite	eq
 800813c:	2301      	moveq	r3, #1
 800813e:	2300      	movne	r3, #0
 8008140:	b2db      	uxtb	r3, r3
 8008142:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800814a:	f003 0308 	and.w	r3, r3, #8
 800814e:	2b00      	cmp	r3, #0
 8008150:	d103      	bne.n	800815a <HAL_UART_IRQHandler+0x17a>
 8008152:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008156:	2b00      	cmp	r3, #0
 8008158:	d04f      	beq.n	80081fa <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800815a:	6878      	ldr	r0, [r7, #4]
 800815c:	f000 fa96 	bl	800868c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	681b      	ldr	r3, [r3, #0]
 8008164:	695b      	ldr	r3, [r3, #20]
 8008166:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800816a:	2b40      	cmp	r3, #64	@ 0x40
 800816c:	d141      	bne.n	80081f2 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	681b      	ldr	r3, [r3, #0]
 8008172:	3314      	adds	r3, #20
 8008174:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008178:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800817c:	e853 3f00 	ldrex	r3, [r3]
 8008180:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8008184:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008188:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800818c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	681b      	ldr	r3, [r3, #0]
 8008194:	3314      	adds	r3, #20
 8008196:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800819a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800819e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081a2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80081a6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80081aa:	e841 2300 	strex	r3, r2, [r1]
 80081ae:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80081b2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80081b6:	2b00      	cmp	r3, #0
 80081b8:	d1d9      	bne.n	800816e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80081be:	2b00      	cmp	r3, #0
 80081c0:	d013      	beq.n	80081ea <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80081c6:	4a7d      	ldr	r2, [pc, #500]	@ (80083bc <HAL_UART_IRQHandler+0x3dc>)
 80081c8:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80081ce:	4618      	mov	r0, r3
 80081d0:	f7fc fa7e 	bl	80046d0 <HAL_DMA_Abort_IT>
 80081d4:	4603      	mov	r3, r0
 80081d6:	2b00      	cmp	r3, #0
 80081d8:	d016      	beq.n	8008208 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80081de:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80081e0:	687a      	ldr	r2, [r7, #4]
 80081e2:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80081e4:	4610      	mov	r0, r2
 80081e6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80081e8:	e00e      	b.n	8008208 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80081ea:	6878      	ldr	r0, [r7, #4]
 80081ec:	f000 f990 	bl	8008510 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80081f0:	e00a      	b.n	8008208 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80081f2:	6878      	ldr	r0, [r7, #4]
 80081f4:	f000 f98c 	bl	8008510 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80081f8:	e006      	b.n	8008208 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80081fa:	6878      	ldr	r0, [r7, #4]
 80081fc:	f000 f988 	bl	8008510 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	2200      	movs	r2, #0
 8008204:	641a      	str	r2, [r3, #64]	@ 0x40
      }
    }
    return;
 8008206:	e170      	b.n	80084ea <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008208:	bf00      	nop
    return;
 800820a:	e16e      	b.n	80084ea <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008210:	2b01      	cmp	r3, #1
 8008212:	f040 814a 	bne.w	80084aa <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8008216:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800821a:	f003 0310 	and.w	r3, r3, #16
 800821e:	2b00      	cmp	r3, #0
 8008220:	f000 8143 	beq.w	80084aa <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8008224:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008228:	f003 0310 	and.w	r3, r3, #16
 800822c:	2b00      	cmp	r3, #0
 800822e:	f000 813c 	beq.w	80084aa <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008232:	2300      	movs	r3, #0
 8008234:	60bb      	str	r3, [r7, #8]
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	681b      	ldr	r3, [r3, #0]
 800823a:	681b      	ldr	r3, [r3, #0]
 800823c:	60bb      	str	r3, [r7, #8]
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	681b      	ldr	r3, [r3, #0]
 8008242:	685b      	ldr	r3, [r3, #4]
 8008244:	60bb      	str	r3, [r7, #8]
 8008246:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	681b      	ldr	r3, [r3, #0]
 800824c:	695b      	ldr	r3, [r3, #20]
 800824e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008252:	2b40      	cmp	r3, #64	@ 0x40
 8008254:	f040 80b4 	bne.w	80083c0 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800825c:	681b      	ldr	r3, [r3, #0]
 800825e:	685b      	ldr	r3, [r3, #4]
 8008260:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008264:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8008268:	2b00      	cmp	r3, #0
 800826a:	f000 8140 	beq.w	80084ee <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008272:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008276:	429a      	cmp	r2, r3
 8008278:	f080 8139 	bcs.w	80084ee <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008282:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008288:	69db      	ldr	r3, [r3, #28]
 800828a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800828e:	f000 8088 	beq.w	80083a2 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	681b      	ldr	r3, [r3, #0]
 8008296:	330c      	adds	r3, #12
 8008298:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800829c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80082a0:	e853 3f00 	ldrex	r3, [r3]
 80082a4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80082a8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80082ac:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80082b0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	681b      	ldr	r3, [r3, #0]
 80082b8:	330c      	adds	r3, #12
 80082ba:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80082be:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80082c2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082c6:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80082ca:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80082ce:	e841 2300 	strex	r3, r2, [r1]
 80082d2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80082d6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80082da:	2b00      	cmp	r3, #0
 80082dc:	d1d9      	bne.n	8008292 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	681b      	ldr	r3, [r3, #0]
 80082e2:	3314      	adds	r3, #20
 80082e4:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082e6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80082e8:	e853 3f00 	ldrex	r3, [r3]
 80082ec:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80082ee:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80082f0:	f023 0301 	bic.w	r3, r3, #1
 80082f4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	681b      	ldr	r3, [r3, #0]
 80082fc:	3314      	adds	r3, #20
 80082fe:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8008302:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8008306:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008308:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800830a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800830e:	e841 2300 	strex	r3, r2, [r1]
 8008312:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8008314:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008316:	2b00      	cmp	r3, #0
 8008318:	d1e1      	bne.n	80082de <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	681b      	ldr	r3, [r3, #0]
 800831e:	3314      	adds	r3, #20
 8008320:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008322:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008324:	e853 3f00 	ldrex	r3, [r3]
 8008328:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800832a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800832c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008330:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	681b      	ldr	r3, [r3, #0]
 8008338:	3314      	adds	r3, #20
 800833a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800833e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8008340:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008342:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8008344:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8008346:	e841 2300 	strex	r3, r2, [r1]
 800834a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800834c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800834e:	2b00      	cmp	r3, #0
 8008350:	d1e3      	bne.n	800831a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	2220      	movs	r2, #32
 8008356:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	2200      	movs	r2, #0
 800835e:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	681b      	ldr	r3, [r3, #0]
 8008364:	330c      	adds	r3, #12
 8008366:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008368:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800836a:	e853 3f00 	ldrex	r3, [r3]
 800836e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008370:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008372:	f023 0310 	bic.w	r3, r3, #16
 8008376:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	681b      	ldr	r3, [r3, #0]
 800837e:	330c      	adds	r3, #12
 8008380:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8008384:	65ba      	str	r2, [r7, #88]	@ 0x58
 8008386:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008388:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800838a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800838c:	e841 2300 	strex	r3, r2, [r1]
 8008390:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008392:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008394:	2b00      	cmp	r3, #0
 8008396:	d1e3      	bne.n	8008360 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800839c:	4618      	mov	r0, r3
 800839e:	f7fc f927 	bl	80045f0 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80083aa:	b29b      	uxth	r3, r3
 80083ac:	1ad3      	subs	r3, r2, r3
 80083ae:	b29b      	uxth	r3, r3
 80083b0:	4619      	mov	r1, r3
 80083b2:	6878      	ldr	r0, [r7, #4]
 80083b4:	f000 f8b6 	bl	8008524 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80083b8:	e099      	b.n	80084ee <HAL_UART_IRQHandler+0x50e>
 80083ba:	bf00      	nop
 80083bc:	08008753 	.word	0x08008753
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80083c8:	b29b      	uxth	r3, r3
 80083ca:	1ad3      	subs	r3, r2, r3
 80083cc:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80083d4:	b29b      	uxth	r3, r3
 80083d6:	2b00      	cmp	r3, #0
 80083d8:	f000 808b 	beq.w	80084f2 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 80083dc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80083e0:	2b00      	cmp	r3, #0
 80083e2:	f000 8086 	beq.w	80084f2 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	681b      	ldr	r3, [r3, #0]
 80083ea:	330c      	adds	r3, #12
 80083ec:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80083f0:	e853 3f00 	ldrex	r3, [r3]
 80083f4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80083f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80083f8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80083fc:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	681b      	ldr	r3, [r3, #0]
 8008404:	330c      	adds	r3, #12
 8008406:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800840a:	647a      	str	r2, [r7, #68]	@ 0x44
 800840c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800840e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008410:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008412:	e841 2300 	strex	r3, r2, [r1]
 8008416:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008418:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800841a:	2b00      	cmp	r3, #0
 800841c:	d1e3      	bne.n	80083e6 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	681b      	ldr	r3, [r3, #0]
 8008422:	3314      	adds	r3, #20
 8008424:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008426:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008428:	e853 3f00 	ldrex	r3, [r3]
 800842c:	623b      	str	r3, [r7, #32]
   return(result);
 800842e:	6a3b      	ldr	r3, [r7, #32]
 8008430:	f023 0301 	bic.w	r3, r3, #1
 8008434:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	681b      	ldr	r3, [r3, #0]
 800843c:	3314      	adds	r3, #20
 800843e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8008442:	633a      	str	r2, [r7, #48]	@ 0x30
 8008444:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008446:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008448:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800844a:	e841 2300 	strex	r3, r2, [r1]
 800844e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008450:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008452:	2b00      	cmp	r3, #0
 8008454:	d1e3      	bne.n	800841e <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	2220      	movs	r2, #32
 800845a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	2200      	movs	r2, #0
 8008462:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	681b      	ldr	r3, [r3, #0]
 8008468:	330c      	adds	r3, #12
 800846a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800846c:	693b      	ldr	r3, [r7, #16]
 800846e:	e853 3f00 	ldrex	r3, [r3]
 8008472:	60fb      	str	r3, [r7, #12]
   return(result);
 8008474:	68fb      	ldr	r3, [r7, #12]
 8008476:	f023 0310 	bic.w	r3, r3, #16
 800847a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	681b      	ldr	r3, [r3, #0]
 8008482:	330c      	adds	r3, #12
 8008484:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8008488:	61fa      	str	r2, [r7, #28]
 800848a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800848c:	69b9      	ldr	r1, [r7, #24]
 800848e:	69fa      	ldr	r2, [r7, #28]
 8008490:	e841 2300 	strex	r3, r2, [r1]
 8008494:	617b      	str	r3, [r7, #20]
   return(result);
 8008496:	697b      	ldr	r3, [r7, #20]
 8008498:	2b00      	cmp	r3, #0
 800849a:	d1e3      	bne.n	8008464 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800849c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80084a0:	4619      	mov	r1, r3
 80084a2:	6878      	ldr	r0, [r7, #4]
 80084a4:	f000 f83e 	bl	8008524 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80084a8:	e023      	b.n	80084f2 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80084aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80084ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80084b2:	2b00      	cmp	r3, #0
 80084b4:	d009      	beq.n	80084ca <HAL_UART_IRQHandler+0x4ea>
 80084b6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80084ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80084be:	2b00      	cmp	r3, #0
 80084c0:	d003      	beq.n	80084ca <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 80084c2:	6878      	ldr	r0, [r7, #4]
 80084c4:	f000 f959 	bl	800877a <UART_Transmit_IT>
    return;
 80084c8:	e014      	b.n	80084f4 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80084ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80084ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80084d2:	2b00      	cmp	r3, #0
 80084d4:	d00e      	beq.n	80084f4 <HAL_UART_IRQHandler+0x514>
 80084d6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80084da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80084de:	2b00      	cmp	r3, #0
 80084e0:	d008      	beq.n	80084f4 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 80084e2:	6878      	ldr	r0, [r7, #4]
 80084e4:	f000 f999 	bl	800881a <UART_EndTransmit_IT>
    return;
 80084e8:	e004      	b.n	80084f4 <HAL_UART_IRQHandler+0x514>
    return;
 80084ea:	bf00      	nop
 80084ec:	e002      	b.n	80084f4 <HAL_UART_IRQHandler+0x514>
      return;
 80084ee:	bf00      	nop
 80084f0:	e000      	b.n	80084f4 <HAL_UART_IRQHandler+0x514>
      return;
 80084f2:	bf00      	nop
  }
}
 80084f4:	37e8      	adds	r7, #232	@ 0xe8
 80084f6:	46bd      	mov	sp, r7
 80084f8:	bd80      	pop	{r7, pc}
 80084fa:	bf00      	nop

080084fc <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80084fc:	b480      	push	{r7}
 80084fe:	b083      	sub	sp, #12
 8008500:	af00      	add	r7, sp, #0
 8008502:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8008504:	bf00      	nop
 8008506:	370c      	adds	r7, #12
 8008508:	46bd      	mov	sp, r7
 800850a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800850e:	4770      	bx	lr

08008510 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008510:	b480      	push	{r7}
 8008512:	b083      	sub	sp, #12
 8008514:	af00      	add	r7, sp, #0
 8008516:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8008518:	bf00      	nop
 800851a:	370c      	adds	r7, #12
 800851c:	46bd      	mov	sp, r7
 800851e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008522:	4770      	bx	lr

08008524 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008524:	b480      	push	{r7}
 8008526:	b083      	sub	sp, #12
 8008528:	af00      	add	r7, sp, #0
 800852a:	6078      	str	r0, [r7, #4]
 800852c:	460b      	mov	r3, r1
 800852e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008530:	bf00      	nop
 8008532:	370c      	adds	r7, #12
 8008534:	46bd      	mov	sp, r7
 8008536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800853a:	4770      	bx	lr

0800853c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800853c:	b580      	push	{r7, lr}
 800853e:	b090      	sub	sp, #64	@ 0x40
 8008540:	af00      	add	r7, sp, #0
 8008542:	60f8      	str	r0, [r7, #12]
 8008544:	60b9      	str	r1, [r7, #8]
 8008546:	603b      	str	r3, [r7, #0]
 8008548:	4613      	mov	r3, r2
 800854a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800854c:	e050      	b.n	80085f0 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800854e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008550:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008554:	d04c      	beq.n	80085f0 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8008556:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008558:	2b00      	cmp	r3, #0
 800855a:	d007      	beq.n	800856c <UART_WaitOnFlagUntilTimeout+0x30>
 800855c:	f7fb f9ee 	bl	800393c <HAL_GetTick>
 8008560:	4602      	mov	r2, r0
 8008562:	683b      	ldr	r3, [r7, #0]
 8008564:	1ad3      	subs	r3, r2, r3
 8008566:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008568:	429a      	cmp	r2, r3
 800856a:	d241      	bcs.n	80085f0 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800856c:	68fb      	ldr	r3, [r7, #12]
 800856e:	681b      	ldr	r3, [r3, #0]
 8008570:	330c      	adds	r3, #12
 8008572:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008574:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008576:	e853 3f00 	ldrex	r3, [r3]
 800857a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800857c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800857e:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 8008582:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008584:	68fb      	ldr	r3, [r7, #12]
 8008586:	681b      	ldr	r3, [r3, #0]
 8008588:	330c      	adds	r3, #12
 800858a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800858c:	637a      	str	r2, [r7, #52]	@ 0x34
 800858e:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008590:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8008592:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008594:	e841 2300 	strex	r3, r2, [r1]
 8008598:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800859a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800859c:	2b00      	cmp	r3, #0
 800859e:	d1e5      	bne.n	800856c <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80085a0:	68fb      	ldr	r3, [r7, #12]
 80085a2:	681b      	ldr	r3, [r3, #0]
 80085a4:	3314      	adds	r3, #20
 80085a6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085a8:	697b      	ldr	r3, [r7, #20]
 80085aa:	e853 3f00 	ldrex	r3, [r3]
 80085ae:	613b      	str	r3, [r7, #16]
   return(result);
 80085b0:	693b      	ldr	r3, [r7, #16]
 80085b2:	f023 0301 	bic.w	r3, r3, #1
 80085b6:	63bb      	str	r3, [r7, #56]	@ 0x38
 80085b8:	68fb      	ldr	r3, [r7, #12]
 80085ba:	681b      	ldr	r3, [r3, #0]
 80085bc:	3314      	adds	r3, #20
 80085be:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80085c0:	623a      	str	r2, [r7, #32]
 80085c2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085c4:	69f9      	ldr	r1, [r7, #28]
 80085c6:	6a3a      	ldr	r2, [r7, #32]
 80085c8:	e841 2300 	strex	r3, r2, [r1]
 80085cc:	61bb      	str	r3, [r7, #24]
   return(result);
 80085ce:	69bb      	ldr	r3, [r7, #24]
 80085d0:	2b00      	cmp	r3, #0
 80085d2:	d1e5      	bne.n	80085a0 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80085d4:	68fb      	ldr	r3, [r7, #12]
 80085d6:	2220      	movs	r2, #32
 80085d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80085dc:	68fb      	ldr	r3, [r7, #12]
 80085de:	2220      	movs	r2, #32
 80085e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80085e4:	68fb      	ldr	r3, [r7, #12]
 80085e6:	2200      	movs	r2, #0
 80085e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_TIMEOUT;
 80085ec:	2303      	movs	r3, #3
 80085ee:	e00f      	b.n	8008610 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80085f0:	68fb      	ldr	r3, [r7, #12]
 80085f2:	681b      	ldr	r3, [r3, #0]
 80085f4:	681a      	ldr	r2, [r3, #0]
 80085f6:	68bb      	ldr	r3, [r7, #8]
 80085f8:	4013      	ands	r3, r2
 80085fa:	68ba      	ldr	r2, [r7, #8]
 80085fc:	429a      	cmp	r2, r3
 80085fe:	bf0c      	ite	eq
 8008600:	2301      	moveq	r3, #1
 8008602:	2300      	movne	r3, #0
 8008604:	b2db      	uxtb	r3, r3
 8008606:	461a      	mov	r2, r3
 8008608:	79fb      	ldrb	r3, [r7, #7]
 800860a:	429a      	cmp	r2, r3
 800860c:	d09f      	beq.n	800854e <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800860e:	2300      	movs	r3, #0
}
 8008610:	4618      	mov	r0, r3
 8008612:	3740      	adds	r7, #64	@ 0x40
 8008614:	46bd      	mov	sp, r7
 8008616:	bd80      	pop	{r7, pc}

08008618 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008618:	b480      	push	{r7}
 800861a:	b085      	sub	sp, #20
 800861c:	af00      	add	r7, sp, #0
 800861e:	60f8      	str	r0, [r7, #12]
 8008620:	60b9      	str	r1, [r7, #8]
 8008622:	4613      	mov	r3, r2
 8008624:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8008626:	68fb      	ldr	r3, [r7, #12]
 8008628:	68ba      	ldr	r2, [r7, #8]
 800862a:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 800862c:	68fb      	ldr	r3, [r7, #12]
 800862e:	88fa      	ldrh	r2, [r7, #6]
 8008630:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8008632:	68fb      	ldr	r3, [r7, #12]
 8008634:	88fa      	ldrh	r2, [r7, #6]
 8008636:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008638:	68fb      	ldr	r3, [r7, #12]
 800863a:	2200      	movs	r2, #0
 800863c:	641a      	str	r2, [r3, #64]	@ 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800863e:	68fb      	ldr	r3, [r7, #12]
 8008640:	2222      	movs	r2, #34	@ 0x22
 8008642:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008646:	68fb      	ldr	r3, [r7, #12]
 8008648:	2200      	movs	r2, #0
 800864a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800864e:	68fb      	ldr	r3, [r7, #12]
 8008650:	681b      	ldr	r3, [r3, #0]
 8008652:	68da      	ldr	r2, [r3, #12]
 8008654:	68fb      	ldr	r3, [r7, #12]
 8008656:	681b      	ldr	r3, [r3, #0]
 8008658:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800865c:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800865e:	68fb      	ldr	r3, [r7, #12]
 8008660:	681b      	ldr	r3, [r3, #0]
 8008662:	695a      	ldr	r2, [r3, #20]
 8008664:	68fb      	ldr	r3, [r7, #12]
 8008666:	681b      	ldr	r3, [r3, #0]
 8008668:	f042 0201 	orr.w	r2, r2, #1
 800866c:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800866e:	68fb      	ldr	r3, [r7, #12]
 8008670:	681b      	ldr	r3, [r3, #0]
 8008672:	68da      	ldr	r2, [r3, #12]
 8008674:	68fb      	ldr	r3, [r7, #12]
 8008676:	681b      	ldr	r3, [r3, #0]
 8008678:	f042 0220 	orr.w	r2, r2, #32
 800867c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800867e:	2300      	movs	r3, #0
}
 8008680:	4618      	mov	r0, r3
 8008682:	3714      	adds	r7, #20
 8008684:	46bd      	mov	sp, r7
 8008686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800868a:	4770      	bx	lr

0800868c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800868c:	b480      	push	{r7}
 800868e:	b095      	sub	sp, #84	@ 0x54
 8008690:	af00      	add	r7, sp, #0
 8008692:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	681b      	ldr	r3, [r3, #0]
 8008698:	330c      	adds	r3, #12
 800869a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800869c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800869e:	e853 3f00 	ldrex	r3, [r3]
 80086a2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80086a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086a6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80086aa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	681b      	ldr	r3, [r3, #0]
 80086b0:	330c      	adds	r3, #12
 80086b2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80086b4:	643a      	str	r2, [r7, #64]	@ 0x40
 80086b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086b8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80086ba:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80086bc:	e841 2300 	strex	r3, r2, [r1]
 80086c0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80086c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80086c4:	2b00      	cmp	r3, #0
 80086c6:	d1e5      	bne.n	8008694 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	681b      	ldr	r3, [r3, #0]
 80086cc:	3314      	adds	r3, #20
 80086ce:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086d0:	6a3b      	ldr	r3, [r7, #32]
 80086d2:	e853 3f00 	ldrex	r3, [r3]
 80086d6:	61fb      	str	r3, [r7, #28]
   return(result);
 80086d8:	69fb      	ldr	r3, [r7, #28]
 80086da:	f023 0301 	bic.w	r3, r3, #1
 80086de:	64bb      	str	r3, [r7, #72]	@ 0x48
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	681b      	ldr	r3, [r3, #0]
 80086e4:	3314      	adds	r3, #20
 80086e6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80086e8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80086ea:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086ec:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80086ee:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80086f0:	e841 2300 	strex	r3, r2, [r1]
 80086f4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80086f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80086f8:	2b00      	cmp	r3, #0
 80086fa:	d1e5      	bne.n	80086c8 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008700:	2b01      	cmp	r3, #1
 8008702:	d119      	bne.n	8008738 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	681b      	ldr	r3, [r3, #0]
 8008708:	330c      	adds	r3, #12
 800870a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800870c:	68fb      	ldr	r3, [r7, #12]
 800870e:	e853 3f00 	ldrex	r3, [r3]
 8008712:	60bb      	str	r3, [r7, #8]
   return(result);
 8008714:	68bb      	ldr	r3, [r7, #8]
 8008716:	f023 0310 	bic.w	r3, r3, #16
 800871a:	647b      	str	r3, [r7, #68]	@ 0x44
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	681b      	ldr	r3, [r3, #0]
 8008720:	330c      	adds	r3, #12
 8008722:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008724:	61ba      	str	r2, [r7, #24]
 8008726:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008728:	6979      	ldr	r1, [r7, #20]
 800872a:	69ba      	ldr	r2, [r7, #24]
 800872c:	e841 2300 	strex	r3, r2, [r1]
 8008730:	613b      	str	r3, [r7, #16]
   return(result);
 8008732:	693b      	ldr	r3, [r7, #16]
 8008734:	2b00      	cmp	r3, #0
 8008736:	d1e5      	bne.n	8008704 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	2220      	movs	r2, #32
 800873c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	2200      	movs	r2, #0
 8008744:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8008746:	bf00      	nop
 8008748:	3754      	adds	r7, #84	@ 0x54
 800874a:	46bd      	mov	sp, r7
 800874c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008750:	4770      	bx	lr

08008752 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008752:	b580      	push	{r7, lr}
 8008754:	b084      	sub	sp, #16
 8008756:	af00      	add	r7, sp, #0
 8008758:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800875e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8008760:	68fb      	ldr	r3, [r7, #12]
 8008762:	2200      	movs	r2, #0
 8008764:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8008766:	68fb      	ldr	r3, [r7, #12]
 8008768:	2200      	movs	r2, #0
 800876a:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800876c:	68f8      	ldr	r0, [r7, #12]
 800876e:	f7ff fecf 	bl	8008510 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008772:	bf00      	nop
 8008774:	3710      	adds	r7, #16
 8008776:	46bd      	mov	sp, r7
 8008778:	bd80      	pop	{r7, pc}

0800877a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800877a:	b480      	push	{r7}
 800877c:	b085      	sub	sp, #20
 800877e:	af00      	add	r7, sp, #0
 8008780:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008788:	b2db      	uxtb	r3, r3
 800878a:	2b21      	cmp	r3, #33	@ 0x21
 800878c:	d13e      	bne.n	800880c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	689b      	ldr	r3, [r3, #8]
 8008792:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008796:	d114      	bne.n	80087c2 <UART_Transmit_IT+0x48>
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	691b      	ldr	r3, [r3, #16]
 800879c:	2b00      	cmp	r3, #0
 800879e:	d110      	bne.n	80087c2 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	6a1b      	ldr	r3, [r3, #32]
 80087a4:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80087a6:	68fb      	ldr	r3, [r7, #12]
 80087a8:	881b      	ldrh	r3, [r3, #0]
 80087aa:	461a      	mov	r2, r3
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	681b      	ldr	r3, [r3, #0]
 80087b0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80087b4:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	6a1b      	ldr	r3, [r3, #32]
 80087ba:	1c9a      	adds	r2, r3, #2
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	621a      	str	r2, [r3, #32]
 80087c0:	e008      	b.n	80087d4 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	6a1b      	ldr	r3, [r3, #32]
 80087c6:	1c59      	adds	r1, r3, #1
 80087c8:	687a      	ldr	r2, [r7, #4]
 80087ca:	6211      	str	r1, [r2, #32]
 80087cc:	781a      	ldrb	r2, [r3, #0]
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	681b      	ldr	r3, [r3, #0]
 80087d2:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80087d8:	b29b      	uxth	r3, r3
 80087da:	3b01      	subs	r3, #1
 80087dc:	b29b      	uxth	r3, r3
 80087de:	687a      	ldr	r2, [r7, #4]
 80087e0:	4619      	mov	r1, r3
 80087e2:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80087e4:	2b00      	cmp	r3, #0
 80087e6:	d10f      	bne.n	8008808 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	681b      	ldr	r3, [r3, #0]
 80087ec:	68da      	ldr	r2, [r3, #12]
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	681b      	ldr	r3, [r3, #0]
 80087f2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80087f6:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	681b      	ldr	r3, [r3, #0]
 80087fc:	68da      	ldr	r2, [r3, #12]
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	681b      	ldr	r3, [r3, #0]
 8008802:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008806:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8008808:	2300      	movs	r3, #0
 800880a:	e000      	b.n	800880e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800880c:	2302      	movs	r3, #2
  }
}
 800880e:	4618      	mov	r0, r3
 8008810:	3714      	adds	r7, #20
 8008812:	46bd      	mov	sp, r7
 8008814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008818:	4770      	bx	lr

0800881a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800881a:	b580      	push	{r7, lr}
 800881c:	b082      	sub	sp, #8
 800881e:	af00      	add	r7, sp, #0
 8008820:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	681b      	ldr	r3, [r3, #0]
 8008826:	68da      	ldr	r2, [r3, #12]
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	681b      	ldr	r3, [r3, #0]
 800882c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008830:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	2220      	movs	r2, #32
 8008836:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800883a:	6878      	ldr	r0, [r7, #4]
 800883c:	f7ff fe5e 	bl	80084fc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8008840:	2300      	movs	r3, #0
}
 8008842:	4618      	mov	r0, r3
 8008844:	3708      	adds	r7, #8
 8008846:	46bd      	mov	sp, r7
 8008848:	bd80      	pop	{r7, pc}

0800884a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800884a:	b580      	push	{r7, lr}
 800884c:	b08c      	sub	sp, #48	@ 0x30
 800884e:	af00      	add	r7, sp, #0
 8008850:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8008858:	b2db      	uxtb	r3, r3
 800885a:	2b22      	cmp	r3, #34	@ 0x22
 800885c:	f040 80ab 	bne.w	80089b6 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	689b      	ldr	r3, [r3, #8]
 8008864:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008868:	d117      	bne.n	800889a <UART_Receive_IT+0x50>
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	691b      	ldr	r3, [r3, #16]
 800886e:	2b00      	cmp	r3, #0
 8008870:	d113      	bne.n	800889a <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8008872:	2300      	movs	r3, #0
 8008874:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800887a:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	681b      	ldr	r3, [r3, #0]
 8008880:	685b      	ldr	r3, [r3, #4]
 8008882:	b29b      	uxth	r3, r3
 8008884:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008888:	b29a      	uxth	r2, r3
 800888a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800888c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008892:	1c9a      	adds	r2, r3, #2
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	629a      	str	r2, [r3, #40]	@ 0x28
 8008898:	e026      	b.n	80088e8 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800889e:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 80088a0:	2300      	movs	r3, #0
 80088a2:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	689b      	ldr	r3, [r3, #8]
 80088a8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80088ac:	d007      	beq.n	80088be <UART_Receive_IT+0x74>
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	689b      	ldr	r3, [r3, #8]
 80088b2:	2b00      	cmp	r3, #0
 80088b4:	d10a      	bne.n	80088cc <UART_Receive_IT+0x82>
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	691b      	ldr	r3, [r3, #16]
 80088ba:	2b00      	cmp	r3, #0
 80088bc:	d106      	bne.n	80088cc <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	681b      	ldr	r3, [r3, #0]
 80088c2:	685b      	ldr	r3, [r3, #4]
 80088c4:	b2da      	uxtb	r2, r3
 80088c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80088c8:	701a      	strb	r2, [r3, #0]
 80088ca:	e008      	b.n	80088de <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	681b      	ldr	r3, [r3, #0]
 80088d0:	685b      	ldr	r3, [r3, #4]
 80088d2:	b2db      	uxtb	r3, r3
 80088d4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80088d8:	b2da      	uxtb	r2, r3
 80088da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80088dc:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80088e2:	1c5a      	adds	r2, r3, #1
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80088ec:	b29b      	uxth	r3, r3
 80088ee:	3b01      	subs	r3, #1
 80088f0:	b29b      	uxth	r3, r3
 80088f2:	687a      	ldr	r2, [r7, #4]
 80088f4:	4619      	mov	r1, r3
 80088f6:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80088f8:	2b00      	cmp	r3, #0
 80088fa:	d15a      	bne.n	80089b2 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	681b      	ldr	r3, [r3, #0]
 8008900:	68da      	ldr	r2, [r3, #12]
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	681b      	ldr	r3, [r3, #0]
 8008906:	f022 0220 	bic.w	r2, r2, #32
 800890a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	681b      	ldr	r3, [r3, #0]
 8008910:	68da      	ldr	r2, [r3, #12]
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	681b      	ldr	r3, [r3, #0]
 8008916:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800891a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	681b      	ldr	r3, [r3, #0]
 8008920:	695a      	ldr	r2, [r3, #20]
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	681b      	ldr	r3, [r3, #0]
 8008926:	f022 0201 	bic.w	r2, r2, #1
 800892a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	2220      	movs	r2, #32
 8008930:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008938:	2b01      	cmp	r3, #1
 800893a:	d135      	bne.n	80089a8 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	2200      	movs	r2, #0
 8008940:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	681b      	ldr	r3, [r3, #0]
 8008946:	330c      	adds	r3, #12
 8008948:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800894a:	697b      	ldr	r3, [r7, #20]
 800894c:	e853 3f00 	ldrex	r3, [r3]
 8008950:	613b      	str	r3, [r7, #16]
   return(result);
 8008952:	693b      	ldr	r3, [r7, #16]
 8008954:	f023 0310 	bic.w	r3, r3, #16
 8008958:	627b      	str	r3, [r7, #36]	@ 0x24
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	681b      	ldr	r3, [r3, #0]
 800895e:	330c      	adds	r3, #12
 8008960:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008962:	623a      	str	r2, [r7, #32]
 8008964:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008966:	69f9      	ldr	r1, [r7, #28]
 8008968:	6a3a      	ldr	r2, [r7, #32]
 800896a:	e841 2300 	strex	r3, r2, [r1]
 800896e:	61bb      	str	r3, [r7, #24]
   return(result);
 8008970:	69bb      	ldr	r3, [r7, #24]
 8008972:	2b00      	cmp	r3, #0
 8008974:	d1e5      	bne.n	8008942 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	681b      	ldr	r3, [r3, #0]
 800897a:	681b      	ldr	r3, [r3, #0]
 800897c:	f003 0310 	and.w	r3, r3, #16
 8008980:	2b10      	cmp	r3, #16
 8008982:	d10a      	bne.n	800899a <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008984:	2300      	movs	r3, #0
 8008986:	60fb      	str	r3, [r7, #12]
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	681b      	ldr	r3, [r3, #0]
 800898c:	681b      	ldr	r3, [r3, #0]
 800898e:	60fb      	str	r3, [r7, #12]
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	681b      	ldr	r3, [r3, #0]
 8008994:	685b      	ldr	r3, [r3, #4]
 8008996:	60fb      	str	r3, [r7, #12]
 8008998:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800899e:	4619      	mov	r1, r3
 80089a0:	6878      	ldr	r0, [r7, #4]
 80089a2:	f7ff fdbf 	bl	8008524 <HAL_UARTEx_RxEventCallback>
 80089a6:	e002      	b.n	80089ae <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80089a8:	6878      	ldr	r0, [r7, #4]
 80089aa:	f7fa fe79 	bl	80036a0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80089ae:	2300      	movs	r3, #0
 80089b0:	e002      	b.n	80089b8 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 80089b2:	2300      	movs	r3, #0
 80089b4:	e000      	b.n	80089b8 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 80089b6:	2302      	movs	r3, #2
  }
}
 80089b8:	4618      	mov	r0, r3
 80089ba:	3730      	adds	r7, #48	@ 0x30
 80089bc:	46bd      	mov	sp, r7
 80089be:	bd80      	pop	{r7, pc}

080089c0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80089c0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80089c4:	b0c0      	sub	sp, #256	@ 0x100
 80089c6:	af00      	add	r7, sp, #0
 80089c8:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80089cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80089d0:	681b      	ldr	r3, [r3, #0]
 80089d2:	691b      	ldr	r3, [r3, #16]
 80089d4:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80089d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80089dc:	68d9      	ldr	r1, [r3, #12]
 80089de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80089e2:	681a      	ldr	r2, [r3, #0]
 80089e4:	ea40 0301 	orr.w	r3, r0, r1
 80089e8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80089ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80089ee:	689a      	ldr	r2, [r3, #8]
 80089f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80089f4:	691b      	ldr	r3, [r3, #16]
 80089f6:	431a      	orrs	r2, r3
 80089f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80089fc:	695b      	ldr	r3, [r3, #20]
 80089fe:	431a      	orrs	r2, r3
 8008a00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008a04:	69db      	ldr	r3, [r3, #28]
 8008a06:	4313      	orrs	r3, r2
 8008a08:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8008a0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008a10:	681b      	ldr	r3, [r3, #0]
 8008a12:	68db      	ldr	r3, [r3, #12]
 8008a14:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8008a18:	f021 010c 	bic.w	r1, r1, #12
 8008a1c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008a20:	681a      	ldr	r2, [r3, #0]
 8008a22:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8008a26:	430b      	orrs	r3, r1
 8008a28:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8008a2a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008a2e:	681b      	ldr	r3, [r3, #0]
 8008a30:	695b      	ldr	r3, [r3, #20]
 8008a32:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8008a36:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008a3a:	6999      	ldr	r1, [r3, #24]
 8008a3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008a40:	681a      	ldr	r2, [r3, #0]
 8008a42:	ea40 0301 	orr.w	r3, r0, r1
 8008a46:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8008a48:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008a4c:	681a      	ldr	r2, [r3, #0]
 8008a4e:	4b8f      	ldr	r3, [pc, #572]	@ (8008c8c <UART_SetConfig+0x2cc>)
 8008a50:	429a      	cmp	r2, r3
 8008a52:	d005      	beq.n	8008a60 <UART_SetConfig+0xa0>
 8008a54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008a58:	681a      	ldr	r2, [r3, #0]
 8008a5a:	4b8d      	ldr	r3, [pc, #564]	@ (8008c90 <UART_SetConfig+0x2d0>)
 8008a5c:	429a      	cmp	r2, r3
 8008a5e:	d104      	bne.n	8008a6a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8008a60:	f7fd fb72 	bl	8006148 <HAL_RCC_GetPCLK2Freq>
 8008a64:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8008a68:	e003      	b.n	8008a72 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8008a6a:	f7fd fb59 	bl	8006120 <HAL_RCC_GetPCLK1Freq>
 8008a6e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008a72:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008a76:	69db      	ldr	r3, [r3, #28]
 8008a78:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008a7c:	f040 810c 	bne.w	8008c98 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8008a80:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008a84:	2200      	movs	r2, #0
 8008a86:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8008a8a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8008a8e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8008a92:	4622      	mov	r2, r4
 8008a94:	462b      	mov	r3, r5
 8008a96:	1891      	adds	r1, r2, r2
 8008a98:	65b9      	str	r1, [r7, #88]	@ 0x58
 8008a9a:	415b      	adcs	r3, r3
 8008a9c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008a9e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8008aa2:	4621      	mov	r1, r4
 8008aa4:	eb12 0801 	adds.w	r8, r2, r1
 8008aa8:	4629      	mov	r1, r5
 8008aaa:	eb43 0901 	adc.w	r9, r3, r1
 8008aae:	f04f 0200 	mov.w	r2, #0
 8008ab2:	f04f 0300 	mov.w	r3, #0
 8008ab6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8008aba:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8008abe:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8008ac2:	4690      	mov	r8, r2
 8008ac4:	4699      	mov	r9, r3
 8008ac6:	4623      	mov	r3, r4
 8008ac8:	eb18 0303 	adds.w	r3, r8, r3
 8008acc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8008ad0:	462b      	mov	r3, r5
 8008ad2:	eb49 0303 	adc.w	r3, r9, r3
 8008ad6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8008ada:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008ade:	685b      	ldr	r3, [r3, #4]
 8008ae0:	2200      	movs	r2, #0
 8008ae2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8008ae6:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8008aea:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8008aee:	460b      	mov	r3, r1
 8008af0:	18db      	adds	r3, r3, r3
 8008af2:	653b      	str	r3, [r7, #80]	@ 0x50
 8008af4:	4613      	mov	r3, r2
 8008af6:	eb42 0303 	adc.w	r3, r2, r3
 8008afa:	657b      	str	r3, [r7, #84]	@ 0x54
 8008afc:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8008b00:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8008b04:	f7f7 ffd2 	bl	8000aac <__aeabi_uldivmod>
 8008b08:	4602      	mov	r2, r0
 8008b0a:	460b      	mov	r3, r1
 8008b0c:	4b61      	ldr	r3, [pc, #388]	@ (8008c94 <UART_SetConfig+0x2d4>)
 8008b0e:	fba3 2302 	umull	r2, r3, r3, r2
 8008b12:	095b      	lsrs	r3, r3, #5
 8008b14:	011c      	lsls	r4, r3, #4
 8008b16:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008b1a:	2200      	movs	r2, #0
 8008b1c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008b20:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8008b24:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8008b28:	4642      	mov	r2, r8
 8008b2a:	464b      	mov	r3, r9
 8008b2c:	1891      	adds	r1, r2, r2
 8008b2e:	64b9      	str	r1, [r7, #72]	@ 0x48
 8008b30:	415b      	adcs	r3, r3
 8008b32:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008b34:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8008b38:	4641      	mov	r1, r8
 8008b3a:	eb12 0a01 	adds.w	sl, r2, r1
 8008b3e:	4649      	mov	r1, r9
 8008b40:	eb43 0b01 	adc.w	fp, r3, r1
 8008b44:	f04f 0200 	mov.w	r2, #0
 8008b48:	f04f 0300 	mov.w	r3, #0
 8008b4c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8008b50:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8008b54:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008b58:	4692      	mov	sl, r2
 8008b5a:	469b      	mov	fp, r3
 8008b5c:	4643      	mov	r3, r8
 8008b5e:	eb1a 0303 	adds.w	r3, sl, r3
 8008b62:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008b66:	464b      	mov	r3, r9
 8008b68:	eb4b 0303 	adc.w	r3, fp, r3
 8008b6c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8008b70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008b74:	685b      	ldr	r3, [r3, #4]
 8008b76:	2200      	movs	r2, #0
 8008b78:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008b7c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8008b80:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8008b84:	460b      	mov	r3, r1
 8008b86:	18db      	adds	r3, r3, r3
 8008b88:	643b      	str	r3, [r7, #64]	@ 0x40
 8008b8a:	4613      	mov	r3, r2
 8008b8c:	eb42 0303 	adc.w	r3, r2, r3
 8008b90:	647b      	str	r3, [r7, #68]	@ 0x44
 8008b92:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8008b96:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8008b9a:	f7f7 ff87 	bl	8000aac <__aeabi_uldivmod>
 8008b9e:	4602      	mov	r2, r0
 8008ba0:	460b      	mov	r3, r1
 8008ba2:	4611      	mov	r1, r2
 8008ba4:	4b3b      	ldr	r3, [pc, #236]	@ (8008c94 <UART_SetConfig+0x2d4>)
 8008ba6:	fba3 2301 	umull	r2, r3, r3, r1
 8008baa:	095b      	lsrs	r3, r3, #5
 8008bac:	2264      	movs	r2, #100	@ 0x64
 8008bae:	fb02 f303 	mul.w	r3, r2, r3
 8008bb2:	1acb      	subs	r3, r1, r3
 8008bb4:	00db      	lsls	r3, r3, #3
 8008bb6:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8008bba:	4b36      	ldr	r3, [pc, #216]	@ (8008c94 <UART_SetConfig+0x2d4>)
 8008bbc:	fba3 2302 	umull	r2, r3, r3, r2
 8008bc0:	095b      	lsrs	r3, r3, #5
 8008bc2:	005b      	lsls	r3, r3, #1
 8008bc4:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8008bc8:	441c      	add	r4, r3
 8008bca:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008bce:	2200      	movs	r2, #0
 8008bd0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008bd4:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8008bd8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8008bdc:	4642      	mov	r2, r8
 8008bde:	464b      	mov	r3, r9
 8008be0:	1891      	adds	r1, r2, r2
 8008be2:	63b9      	str	r1, [r7, #56]	@ 0x38
 8008be4:	415b      	adcs	r3, r3
 8008be6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008be8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8008bec:	4641      	mov	r1, r8
 8008bee:	1851      	adds	r1, r2, r1
 8008bf0:	6339      	str	r1, [r7, #48]	@ 0x30
 8008bf2:	4649      	mov	r1, r9
 8008bf4:	414b      	adcs	r3, r1
 8008bf6:	637b      	str	r3, [r7, #52]	@ 0x34
 8008bf8:	f04f 0200 	mov.w	r2, #0
 8008bfc:	f04f 0300 	mov.w	r3, #0
 8008c00:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8008c04:	4659      	mov	r1, fp
 8008c06:	00cb      	lsls	r3, r1, #3
 8008c08:	4651      	mov	r1, sl
 8008c0a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008c0e:	4651      	mov	r1, sl
 8008c10:	00ca      	lsls	r2, r1, #3
 8008c12:	4610      	mov	r0, r2
 8008c14:	4619      	mov	r1, r3
 8008c16:	4603      	mov	r3, r0
 8008c18:	4642      	mov	r2, r8
 8008c1a:	189b      	adds	r3, r3, r2
 8008c1c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008c20:	464b      	mov	r3, r9
 8008c22:	460a      	mov	r2, r1
 8008c24:	eb42 0303 	adc.w	r3, r2, r3
 8008c28:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008c2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008c30:	685b      	ldr	r3, [r3, #4]
 8008c32:	2200      	movs	r2, #0
 8008c34:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8008c38:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8008c3c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8008c40:	460b      	mov	r3, r1
 8008c42:	18db      	adds	r3, r3, r3
 8008c44:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008c46:	4613      	mov	r3, r2
 8008c48:	eb42 0303 	adc.w	r3, r2, r3
 8008c4c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008c4e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8008c52:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8008c56:	f7f7 ff29 	bl	8000aac <__aeabi_uldivmod>
 8008c5a:	4602      	mov	r2, r0
 8008c5c:	460b      	mov	r3, r1
 8008c5e:	4b0d      	ldr	r3, [pc, #52]	@ (8008c94 <UART_SetConfig+0x2d4>)
 8008c60:	fba3 1302 	umull	r1, r3, r3, r2
 8008c64:	095b      	lsrs	r3, r3, #5
 8008c66:	2164      	movs	r1, #100	@ 0x64
 8008c68:	fb01 f303 	mul.w	r3, r1, r3
 8008c6c:	1ad3      	subs	r3, r2, r3
 8008c6e:	00db      	lsls	r3, r3, #3
 8008c70:	3332      	adds	r3, #50	@ 0x32
 8008c72:	4a08      	ldr	r2, [pc, #32]	@ (8008c94 <UART_SetConfig+0x2d4>)
 8008c74:	fba2 2303 	umull	r2, r3, r2, r3
 8008c78:	095b      	lsrs	r3, r3, #5
 8008c7a:	f003 0207 	and.w	r2, r3, #7
 8008c7e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008c82:	681b      	ldr	r3, [r3, #0]
 8008c84:	4422      	add	r2, r4
 8008c86:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8008c88:	e106      	b.n	8008e98 <UART_SetConfig+0x4d8>
 8008c8a:	bf00      	nop
 8008c8c:	40011000 	.word	0x40011000
 8008c90:	40011400 	.word	0x40011400
 8008c94:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008c98:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008c9c:	2200      	movs	r2, #0
 8008c9e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8008ca2:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8008ca6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8008caa:	4642      	mov	r2, r8
 8008cac:	464b      	mov	r3, r9
 8008cae:	1891      	adds	r1, r2, r2
 8008cb0:	6239      	str	r1, [r7, #32]
 8008cb2:	415b      	adcs	r3, r3
 8008cb4:	627b      	str	r3, [r7, #36]	@ 0x24
 8008cb6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8008cba:	4641      	mov	r1, r8
 8008cbc:	1854      	adds	r4, r2, r1
 8008cbe:	4649      	mov	r1, r9
 8008cc0:	eb43 0501 	adc.w	r5, r3, r1
 8008cc4:	f04f 0200 	mov.w	r2, #0
 8008cc8:	f04f 0300 	mov.w	r3, #0
 8008ccc:	00eb      	lsls	r3, r5, #3
 8008cce:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8008cd2:	00e2      	lsls	r2, r4, #3
 8008cd4:	4614      	mov	r4, r2
 8008cd6:	461d      	mov	r5, r3
 8008cd8:	4643      	mov	r3, r8
 8008cda:	18e3      	adds	r3, r4, r3
 8008cdc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8008ce0:	464b      	mov	r3, r9
 8008ce2:	eb45 0303 	adc.w	r3, r5, r3
 8008ce6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8008cea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008cee:	685b      	ldr	r3, [r3, #4]
 8008cf0:	2200      	movs	r2, #0
 8008cf2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8008cf6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8008cfa:	f04f 0200 	mov.w	r2, #0
 8008cfe:	f04f 0300 	mov.w	r3, #0
 8008d02:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8008d06:	4629      	mov	r1, r5
 8008d08:	008b      	lsls	r3, r1, #2
 8008d0a:	4621      	mov	r1, r4
 8008d0c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008d10:	4621      	mov	r1, r4
 8008d12:	008a      	lsls	r2, r1, #2
 8008d14:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8008d18:	f7f7 fec8 	bl	8000aac <__aeabi_uldivmod>
 8008d1c:	4602      	mov	r2, r0
 8008d1e:	460b      	mov	r3, r1
 8008d20:	4b60      	ldr	r3, [pc, #384]	@ (8008ea4 <UART_SetConfig+0x4e4>)
 8008d22:	fba3 2302 	umull	r2, r3, r3, r2
 8008d26:	095b      	lsrs	r3, r3, #5
 8008d28:	011c      	lsls	r4, r3, #4
 8008d2a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008d2e:	2200      	movs	r2, #0
 8008d30:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8008d34:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8008d38:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8008d3c:	4642      	mov	r2, r8
 8008d3e:	464b      	mov	r3, r9
 8008d40:	1891      	adds	r1, r2, r2
 8008d42:	61b9      	str	r1, [r7, #24]
 8008d44:	415b      	adcs	r3, r3
 8008d46:	61fb      	str	r3, [r7, #28]
 8008d48:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008d4c:	4641      	mov	r1, r8
 8008d4e:	1851      	adds	r1, r2, r1
 8008d50:	6139      	str	r1, [r7, #16]
 8008d52:	4649      	mov	r1, r9
 8008d54:	414b      	adcs	r3, r1
 8008d56:	617b      	str	r3, [r7, #20]
 8008d58:	f04f 0200 	mov.w	r2, #0
 8008d5c:	f04f 0300 	mov.w	r3, #0
 8008d60:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8008d64:	4659      	mov	r1, fp
 8008d66:	00cb      	lsls	r3, r1, #3
 8008d68:	4651      	mov	r1, sl
 8008d6a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008d6e:	4651      	mov	r1, sl
 8008d70:	00ca      	lsls	r2, r1, #3
 8008d72:	4610      	mov	r0, r2
 8008d74:	4619      	mov	r1, r3
 8008d76:	4603      	mov	r3, r0
 8008d78:	4642      	mov	r2, r8
 8008d7a:	189b      	adds	r3, r3, r2
 8008d7c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8008d80:	464b      	mov	r3, r9
 8008d82:	460a      	mov	r2, r1
 8008d84:	eb42 0303 	adc.w	r3, r2, r3
 8008d88:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8008d8c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008d90:	685b      	ldr	r3, [r3, #4]
 8008d92:	2200      	movs	r2, #0
 8008d94:	67bb      	str	r3, [r7, #120]	@ 0x78
 8008d96:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8008d98:	f04f 0200 	mov.w	r2, #0
 8008d9c:	f04f 0300 	mov.w	r3, #0
 8008da0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8008da4:	4649      	mov	r1, r9
 8008da6:	008b      	lsls	r3, r1, #2
 8008da8:	4641      	mov	r1, r8
 8008daa:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008dae:	4641      	mov	r1, r8
 8008db0:	008a      	lsls	r2, r1, #2
 8008db2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8008db6:	f7f7 fe79 	bl	8000aac <__aeabi_uldivmod>
 8008dba:	4602      	mov	r2, r0
 8008dbc:	460b      	mov	r3, r1
 8008dbe:	4611      	mov	r1, r2
 8008dc0:	4b38      	ldr	r3, [pc, #224]	@ (8008ea4 <UART_SetConfig+0x4e4>)
 8008dc2:	fba3 2301 	umull	r2, r3, r3, r1
 8008dc6:	095b      	lsrs	r3, r3, #5
 8008dc8:	2264      	movs	r2, #100	@ 0x64
 8008dca:	fb02 f303 	mul.w	r3, r2, r3
 8008dce:	1acb      	subs	r3, r1, r3
 8008dd0:	011b      	lsls	r3, r3, #4
 8008dd2:	3332      	adds	r3, #50	@ 0x32
 8008dd4:	4a33      	ldr	r2, [pc, #204]	@ (8008ea4 <UART_SetConfig+0x4e4>)
 8008dd6:	fba2 2303 	umull	r2, r3, r2, r3
 8008dda:	095b      	lsrs	r3, r3, #5
 8008ddc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8008de0:	441c      	add	r4, r3
 8008de2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008de6:	2200      	movs	r2, #0
 8008de8:	673b      	str	r3, [r7, #112]	@ 0x70
 8008dea:	677a      	str	r2, [r7, #116]	@ 0x74
 8008dec:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8008df0:	4642      	mov	r2, r8
 8008df2:	464b      	mov	r3, r9
 8008df4:	1891      	adds	r1, r2, r2
 8008df6:	60b9      	str	r1, [r7, #8]
 8008df8:	415b      	adcs	r3, r3
 8008dfa:	60fb      	str	r3, [r7, #12]
 8008dfc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8008e00:	4641      	mov	r1, r8
 8008e02:	1851      	adds	r1, r2, r1
 8008e04:	6039      	str	r1, [r7, #0]
 8008e06:	4649      	mov	r1, r9
 8008e08:	414b      	adcs	r3, r1
 8008e0a:	607b      	str	r3, [r7, #4]
 8008e0c:	f04f 0200 	mov.w	r2, #0
 8008e10:	f04f 0300 	mov.w	r3, #0
 8008e14:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8008e18:	4659      	mov	r1, fp
 8008e1a:	00cb      	lsls	r3, r1, #3
 8008e1c:	4651      	mov	r1, sl
 8008e1e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008e22:	4651      	mov	r1, sl
 8008e24:	00ca      	lsls	r2, r1, #3
 8008e26:	4610      	mov	r0, r2
 8008e28:	4619      	mov	r1, r3
 8008e2a:	4603      	mov	r3, r0
 8008e2c:	4642      	mov	r2, r8
 8008e2e:	189b      	adds	r3, r3, r2
 8008e30:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008e32:	464b      	mov	r3, r9
 8008e34:	460a      	mov	r2, r1
 8008e36:	eb42 0303 	adc.w	r3, r2, r3
 8008e3a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8008e3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008e40:	685b      	ldr	r3, [r3, #4]
 8008e42:	2200      	movs	r2, #0
 8008e44:	663b      	str	r3, [r7, #96]	@ 0x60
 8008e46:	667a      	str	r2, [r7, #100]	@ 0x64
 8008e48:	f04f 0200 	mov.w	r2, #0
 8008e4c:	f04f 0300 	mov.w	r3, #0
 8008e50:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8008e54:	4649      	mov	r1, r9
 8008e56:	008b      	lsls	r3, r1, #2
 8008e58:	4641      	mov	r1, r8
 8008e5a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008e5e:	4641      	mov	r1, r8
 8008e60:	008a      	lsls	r2, r1, #2
 8008e62:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8008e66:	f7f7 fe21 	bl	8000aac <__aeabi_uldivmod>
 8008e6a:	4602      	mov	r2, r0
 8008e6c:	460b      	mov	r3, r1
 8008e6e:	4b0d      	ldr	r3, [pc, #52]	@ (8008ea4 <UART_SetConfig+0x4e4>)
 8008e70:	fba3 1302 	umull	r1, r3, r3, r2
 8008e74:	095b      	lsrs	r3, r3, #5
 8008e76:	2164      	movs	r1, #100	@ 0x64
 8008e78:	fb01 f303 	mul.w	r3, r1, r3
 8008e7c:	1ad3      	subs	r3, r2, r3
 8008e7e:	011b      	lsls	r3, r3, #4
 8008e80:	3332      	adds	r3, #50	@ 0x32
 8008e82:	4a08      	ldr	r2, [pc, #32]	@ (8008ea4 <UART_SetConfig+0x4e4>)
 8008e84:	fba2 2303 	umull	r2, r3, r2, r3
 8008e88:	095b      	lsrs	r3, r3, #5
 8008e8a:	f003 020f 	and.w	r2, r3, #15
 8008e8e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008e92:	681b      	ldr	r3, [r3, #0]
 8008e94:	4422      	add	r2, r4
 8008e96:	609a      	str	r2, [r3, #8]
}
 8008e98:	bf00      	nop
 8008e9a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8008e9e:	46bd      	mov	sp, r7
 8008ea0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008ea4:	51eb851f 	.word	0x51eb851f

08008ea8 <FSMC_NORSRAM_Init>:
  * @param  Device Pointer to NORSRAM device instance
  * @param  Init Pointer to NORSRAM Initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_InitTypeDef* Init)
{ 
 8008ea8:	b480      	push	{r7}
 8008eaa:	b085      	sub	sp, #20
 8008eac:	af00      	add	r7, sp, #0
 8008eae:	6078      	str	r0, [r7, #4]
 8008eb0:	6039      	str	r1, [r7, #0]
  uint32_t tmpr = 0U;
 8008eb2:	2300      	movs	r3, #0
 8008eb4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_FSMC_WRITE_FIFO(Init->WriteFifo));
  assert_param(IS_FSMC_CONTINOUS_CLOCK(Init->ContinuousClock));
#endif /* STM32F412Zx || STM32F412Vx || STM32F413xx || STM32F423xx */
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Init->NSBank];
 8008eb6:	683b      	ldr	r3, [r7, #0]
 8008eb8:	681a      	ldr	r2, [r3, #0]
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008ec0:	60fb      	str	r3, [r7, #12]

#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx)
  /* Clear MBKEN, MUXEN, MTYP, MWID, FACCEN, BURSTEN, WAITPOL, WRAPMOD, WAITCFG, WREN,
           WAITEN, EXTMOD, ASYNCWAIT, CPSIZE and CBURSTRW bits */
  tmpr &= ((uint32_t)~(FSMC_BCR1_MBKEN     | FSMC_BCR1_MUXEN    | FSMC_BCR1_MTYP     | \
 8008ec2:	68fa      	ldr	r2, [r7, #12]
 8008ec4:	4b20      	ldr	r3, [pc, #128]	@ (8008f48 <FSMC_NORSRAM_Init+0xa0>)
 8008ec6:	4013      	ands	r3, r2
 8008ec8:	60fb      	str	r3, [r7, #12]
                       FSMC_BCR1_MWID      | FSMC_BCR1_FACCEN   | FSMC_BCR1_BURSTEN  | \
                       FSMC_BCR1_WAITPOL   | FSMC_BCR1_WRAPMOD  | FSMC_BCR1_WAITCFG  | \
                       FSMC_BCR1_WREN      | FSMC_BCR1_WAITEN   | FSMC_BCR1_EXTMOD   | \
                       FSMC_BCR1_ASYNCWAIT | FSMC_BCR1_CPSIZE   | FSMC_BCR1_CBURSTRW));
  /* Set NORSRAM device control parameters */
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 8008eca:	683b      	ldr	r3, [r7, #0]
 8008ecc:	685a      	ldr	r2, [r3, #4]
                     Init->MemoryType           |\
 8008ece:	683b      	ldr	r3, [r7, #0]
 8008ed0:	689b      	ldr	r3, [r3, #8]
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 8008ed2:	431a      	orrs	r2, r3
                     Init->MemoryDataWidth      |\
 8008ed4:	683b      	ldr	r3, [r7, #0]
 8008ed6:	68db      	ldr	r3, [r3, #12]
                     Init->MemoryType           |\
 8008ed8:	431a      	orrs	r2, r3
                     Init->BurstAccessMode      |\
 8008eda:	683b      	ldr	r3, [r7, #0]
 8008edc:	691b      	ldr	r3, [r3, #16]
                     Init->MemoryDataWidth      |\
 8008ede:	431a      	orrs	r2, r3
                     Init->WaitSignalPolarity   |\
 8008ee0:	683b      	ldr	r3, [r7, #0]
 8008ee2:	695b      	ldr	r3, [r3, #20]
                     Init->BurstAccessMode      |\
 8008ee4:	431a      	orrs	r2, r3
                     Init->WrapMode             |\
 8008ee6:	683b      	ldr	r3, [r7, #0]
 8008ee8:	699b      	ldr	r3, [r3, #24]
                     Init->WaitSignalPolarity   |\
 8008eea:	431a      	orrs	r2, r3
                     Init->WaitSignalActive     |\
 8008eec:	683b      	ldr	r3, [r7, #0]
 8008eee:	69db      	ldr	r3, [r3, #28]
                     Init->WrapMode             |\
 8008ef0:	431a      	orrs	r2, r3
                     Init->WriteOperation       |\
 8008ef2:	683b      	ldr	r3, [r7, #0]
 8008ef4:	6a1b      	ldr	r3, [r3, #32]
                     Init->WaitSignalActive     |\
 8008ef6:	431a      	orrs	r2, r3
                     Init->WaitSignal           |\
 8008ef8:	683b      	ldr	r3, [r7, #0]
 8008efa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                     Init->WriteOperation       |\
 8008efc:	431a      	orrs	r2, r3
                     Init->ExtendedMode         |\
 8008efe:	683b      	ldr	r3, [r7, #0]
 8008f00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
                     Init->WaitSignal           |\
 8008f02:	431a      	orrs	r2, r3
                     Init->AsynchronousWait     |\
 8008f04:	683b      	ldr	r3, [r7, #0]
 8008f06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
                     Init->ExtendedMode         |\
 8008f08:	431a      	orrs	r2, r3
                     Init->PageSize             |\
 8008f0a:	683b      	ldr	r3, [r7, #0]
 8008f0c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
                     Init->AsynchronousWait     |\
 8008f0e:	431a      	orrs	r2, r3
                     Init->WriteBurst
 8008f10:	683b      	ldr	r3, [r7, #0]
 8008f12:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
                     Init->PageSize             |\
 8008f14:	4313      	orrs	r3, r2
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 8008f16:	68fa      	ldr	r2, [r7, #12]
 8008f18:	4313      	orrs	r3, r2
 8008f1a:	60fb      	str	r3, [r7, #12]
                     Init->ContinuousClock      |\
                     Init->PageSize             |\
                     Init->WriteFifo);
#endif /* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx */ 
            
  if(Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 8008f1c:	683b      	ldr	r3, [r7, #0]
 8008f1e:	689b      	ldr	r3, [r3, #8]
 8008f20:	2b08      	cmp	r3, #8
 8008f22:	d103      	bne.n	8008f2c <FSMC_NORSRAM_Init+0x84>
  {
    tmpr |= (uint32_t)FSMC_NORSRAM_FLASH_ACCESS_ENABLE;
 8008f24:	68fb      	ldr	r3, [r7, #12]
 8008f26:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008f2a:	60fb      	str	r3, [r7, #12]
  }

  Device->BTCR[Init->NSBank] = tmpr;
 8008f2c:	683b      	ldr	r3, [r7, #0]
 8008f2e:	681a      	ldr	r2, [r3, #0]
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	68f9      	ldr	r1, [r7, #12]
 8008f34:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  {
    Device->BTCR[FSMC_NORSRAM_BANK1] |= (uint32_t)(Init->WriteFifo);
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 8008f38:	2300      	movs	r3, #0
}
 8008f3a:	4618      	mov	r0, r3
 8008f3c:	3714      	adds	r7, #20
 8008f3e:	46bd      	mov	sp, r7
 8008f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f44:	4770      	bx	lr
 8008f46:	bf00      	nop
 8008f48:	fff00080 	.word	0xfff00080

08008f4c <FSMC_NORSRAM_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8008f4c:	b480      	push	{r7}
 8008f4e:	b087      	sub	sp, #28
 8008f50:	af00      	add	r7, sp, #0
 8008f52:	60f8      	str	r0, [r7, #12]
 8008f54:	60b9      	str	r1, [r7, #8]
 8008f56:	607a      	str	r2, [r7, #4]
  uint32_t tmpr = 0U;
 8008f58:	2300      	movs	r3, #0
 8008f5a:	617b      	str	r3, [r7, #20]
  assert_param(IS_FSMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Bank + 1U];
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	1c5a      	adds	r2, r3, #1
 8008f60:	68fb      	ldr	r3, [r7, #12]
 8008f62:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008f66:	617b      	str	r3, [r7, #20]

  /* Clear ADDSET, ADDHLD, DATAST, BUSTURN, CLKDIV, DATLAT and ACCMOD bits */
  tmpr &= ((uint32_t)~(FSMC_BTR1_ADDSET  | FSMC_BTR1_ADDHLD | FSMC_BTR1_DATAST | \
 8008f68:	697b      	ldr	r3, [r7, #20]
 8008f6a:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8008f6e:	617b      	str	r3, [r7, #20]
                       FSMC_BTR1_BUSTURN | FSMC_BTR1_CLKDIV | FSMC_BTR1_DATLAT | \
                       FSMC_BTR1_ACCMOD));
  
  /* Set FSMC_NORSRAM device timing parameters */  
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8008f70:	68bb      	ldr	r3, [r7, #8]
 8008f72:	681a      	ldr	r2, [r3, #0]
                    ((Timing->AddressHoldTime) << 4U)          |\
 8008f74:	68bb      	ldr	r3, [r7, #8]
 8008f76:	685b      	ldr	r3, [r3, #4]
 8008f78:	011b      	lsls	r3, r3, #4
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8008f7a:	431a      	orrs	r2, r3
                    ((Timing->DataSetupTime) << 8U)            |\
 8008f7c:	68bb      	ldr	r3, [r7, #8]
 8008f7e:	689b      	ldr	r3, [r3, #8]
 8008f80:	021b      	lsls	r3, r3, #8
                    ((Timing->AddressHoldTime) << 4U)          |\
 8008f82:	431a      	orrs	r2, r3
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 8008f84:	68bb      	ldr	r3, [r7, #8]
 8008f86:	68db      	ldr	r3, [r3, #12]
 8008f88:	041b      	lsls	r3, r3, #16
                    ((Timing->DataSetupTime) << 8U)            |\
 8008f8a:	431a      	orrs	r2, r3
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 8008f8c:	68bb      	ldr	r3, [r7, #8]
 8008f8e:	691b      	ldr	r3, [r3, #16]
 8008f90:	3b01      	subs	r3, #1
 8008f92:	051b      	lsls	r3, r3, #20
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 8008f94:	431a      	orrs	r2, r3
                    (((Timing->DataLatency)-2U) << 24U)        |\
 8008f96:	68bb      	ldr	r3, [r7, #8]
 8008f98:	695b      	ldr	r3, [r3, #20]
 8008f9a:	3b02      	subs	r3, #2
 8008f9c:	061b      	lsls	r3, r3, #24
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 8008f9e:	431a      	orrs	r2, r3
                    (Timing->AccessMode));
 8008fa0:	68bb      	ldr	r3, [r7, #8]
 8008fa2:	699b      	ldr	r3, [r3, #24]
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8008fa4:	4313      	orrs	r3, r2
 8008fa6:	697a      	ldr	r2, [r7, #20]
 8008fa8:	4313      	orrs	r3, r2
 8008faa:	617b      	str	r3, [r7, #20]
  
  Device->BTCR[Bank + 1] = tmpr; 
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	1c5a      	adds	r2, r3, #1
 8008fb0:	68fb      	ldr	r3, [r7, #12]
 8008fb2:	6979      	ldr	r1, [r7, #20]
 8008fb4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    tmpr |= (uint32_t)(((Timing->CLKDivision)-1U) << 20U);
    Device->BTCR[FSMC_NORSRAM_BANK1 + 1U] = tmpr;
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 8008fb8:	2300      	movs	r3, #0
}
 8008fba:	4618      	mov	r0, r3
 8008fbc:	371c      	adds	r7, #28
 8008fbe:	46bd      	mov	sp, r7
 8008fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fc4:	4770      	bx	lr
	...

08008fc8 <FSMC_NORSRAM_Extended_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank, uint32_t ExtendedMode)
{
 8008fc8:	b480      	push	{r7}
 8008fca:	b087      	sub	sp, #28
 8008fcc:	af00      	add	r7, sp, #0
 8008fce:	60f8      	str	r0, [r7, #12]
 8008fd0:	60b9      	str	r1, [r7, #8]
 8008fd2:	607a      	str	r2, [r7, #4]
 8008fd4:	603b      	str	r3, [r7, #0]
  uint32_t tmpr = 0U;
 8008fd6:	2300      	movs	r3, #0
 8008fd8:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if(ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 8008fda:	683b      	ldr	r3, [r7, #0]
 8008fdc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008fe0:	d122      	bne.n	8009028 <FSMC_NORSRAM_Extended_Timing_Init+0x60>
    assert_param(IS_FSMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
    /* Get the BWTR register value */
    tmpr = Device->BWTR[Bank];
 8008fe2:	68fb      	ldr	r3, [r7, #12]
 8008fe4:	687a      	ldr	r2, [r7, #4]
 8008fe6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008fea:	617b      	str	r3, [r7, #20]
    
    /* Clear ADDSET, ADDHLD, DATAST, BUSTURN and ACCMOD bits */
    tmpr &= ((uint32_t)~(FSMC_BWTR1_ADDSET  | FSMC_BWTR1_ADDHLD | FSMC_BWTR1_DATAST | \
 8008fec:	697a      	ldr	r2, [r7, #20]
 8008fee:	4b15      	ldr	r3, [pc, #84]	@ (8009044 <FSMC_NORSRAM_Extended_Timing_Init+0x7c>)
 8008ff0:	4013      	ands	r3, r2
 8008ff2:	617b      	str	r3, [r7, #20]
                         FSMC_BWTR1_BUSTURN | FSMC_BWTR1_ACCMOD));

    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8008ff4:	68bb      	ldr	r3, [r7, #8]
 8008ff6:	681a      	ldr	r2, [r3, #0]
                      ((Timing->AddressHoldTime) << 4U)          |\
 8008ff8:	68bb      	ldr	r3, [r7, #8]
 8008ffa:	685b      	ldr	r3, [r3, #4]
 8008ffc:	011b      	lsls	r3, r3, #4
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8008ffe:	431a      	orrs	r2, r3
                      ((Timing->DataSetupTime) << 8U)            |\
 8009000:	68bb      	ldr	r3, [r7, #8]
 8009002:	689b      	ldr	r3, [r3, #8]
 8009004:	021b      	lsls	r3, r3, #8
                      ((Timing->AddressHoldTime) << 4U)          |\
 8009006:	431a      	orrs	r2, r3
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 8009008:	68bb      	ldr	r3, [r7, #8]
 800900a:	68db      	ldr	r3, [r3, #12]
 800900c:	041b      	lsls	r3, r3, #16
                      ((Timing->DataSetupTime) << 8U)            |\
 800900e:	431a      	orrs	r2, r3
                      (Timing->AccessMode));
 8009010:	68bb      	ldr	r3, [r7, #8]
 8009012:	699b      	ldr	r3, [r3, #24]
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 8009014:	4313      	orrs	r3, r2
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8009016:	697a      	ldr	r2, [r7, #20]
 8009018:	4313      	orrs	r3, r2
 800901a:	617b      	str	r3, [r7, #20]
    
    Device->BWTR[Bank] = tmpr;
 800901c:	68fb      	ldr	r3, [r7, #12]
 800901e:	687a      	ldr	r2, [r7, #4]
 8009020:	6979      	ldr	r1, [r7, #20]
 8009022:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8009026:	e005      	b.n	8009034 <FSMC_NORSRAM_Extended_Timing_Init+0x6c>
  }
  else                                        
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 8009028:	68fb      	ldr	r3, [r7, #12]
 800902a:	687a      	ldr	r2, [r7, #4]
 800902c:	f06f 4170 	mvn.w	r1, #4026531840	@ 0xf0000000
 8009030:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }   
  
  return HAL_OK;  
 8009034:	2300      	movs	r3, #0
}
 8009036:	4618      	mov	r0, r3
 8009038:	371c      	adds	r7, #28
 800903a:	46bd      	mov	sp, r7
 800903c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009040:	4770      	bx	lr
 8009042:	bf00      	nop
 8009044:	cff00000 	.word	0xcff00000

08009048 <siprintf>:
 8009048:	b40e      	push	{r1, r2, r3}
 800904a:	b510      	push	{r4, lr}
 800904c:	b09d      	sub	sp, #116	@ 0x74
 800904e:	ab1f      	add	r3, sp, #124	@ 0x7c
 8009050:	9002      	str	r0, [sp, #8]
 8009052:	9006      	str	r0, [sp, #24]
 8009054:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8009058:	480a      	ldr	r0, [pc, #40]	@ (8009084 <siprintf+0x3c>)
 800905a:	9107      	str	r1, [sp, #28]
 800905c:	9104      	str	r1, [sp, #16]
 800905e:	490a      	ldr	r1, [pc, #40]	@ (8009088 <siprintf+0x40>)
 8009060:	f853 2b04 	ldr.w	r2, [r3], #4
 8009064:	9105      	str	r1, [sp, #20]
 8009066:	2400      	movs	r4, #0
 8009068:	a902      	add	r1, sp, #8
 800906a:	6800      	ldr	r0, [r0, #0]
 800906c:	9301      	str	r3, [sp, #4]
 800906e:	941b      	str	r4, [sp, #108]	@ 0x6c
 8009070:	f000 f994 	bl	800939c <_svfiprintf_r>
 8009074:	9b02      	ldr	r3, [sp, #8]
 8009076:	701c      	strb	r4, [r3, #0]
 8009078:	b01d      	add	sp, #116	@ 0x74
 800907a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800907e:	b003      	add	sp, #12
 8009080:	4770      	bx	lr
 8009082:	bf00      	nop
 8009084:	20000014 	.word	0x20000014
 8009088:	ffff0208 	.word	0xffff0208

0800908c <memset>:
 800908c:	4402      	add	r2, r0
 800908e:	4603      	mov	r3, r0
 8009090:	4293      	cmp	r3, r2
 8009092:	d100      	bne.n	8009096 <memset+0xa>
 8009094:	4770      	bx	lr
 8009096:	f803 1b01 	strb.w	r1, [r3], #1
 800909a:	e7f9      	b.n	8009090 <memset+0x4>

0800909c <__errno>:
 800909c:	4b01      	ldr	r3, [pc, #4]	@ (80090a4 <__errno+0x8>)
 800909e:	6818      	ldr	r0, [r3, #0]
 80090a0:	4770      	bx	lr
 80090a2:	bf00      	nop
 80090a4:	20000014 	.word	0x20000014

080090a8 <__libc_init_array>:
 80090a8:	b570      	push	{r4, r5, r6, lr}
 80090aa:	4d0d      	ldr	r5, [pc, #52]	@ (80090e0 <__libc_init_array+0x38>)
 80090ac:	4c0d      	ldr	r4, [pc, #52]	@ (80090e4 <__libc_init_array+0x3c>)
 80090ae:	1b64      	subs	r4, r4, r5
 80090b0:	10a4      	asrs	r4, r4, #2
 80090b2:	2600      	movs	r6, #0
 80090b4:	42a6      	cmp	r6, r4
 80090b6:	d109      	bne.n	80090cc <__libc_init_array+0x24>
 80090b8:	4d0b      	ldr	r5, [pc, #44]	@ (80090e8 <__libc_init_array+0x40>)
 80090ba:	4c0c      	ldr	r4, [pc, #48]	@ (80090ec <__libc_init_array+0x44>)
 80090bc:	f000 fc64 	bl	8009988 <_init>
 80090c0:	1b64      	subs	r4, r4, r5
 80090c2:	10a4      	asrs	r4, r4, #2
 80090c4:	2600      	movs	r6, #0
 80090c6:	42a6      	cmp	r6, r4
 80090c8:	d105      	bne.n	80090d6 <__libc_init_array+0x2e>
 80090ca:	bd70      	pop	{r4, r5, r6, pc}
 80090cc:	f855 3b04 	ldr.w	r3, [r5], #4
 80090d0:	4798      	blx	r3
 80090d2:	3601      	adds	r6, #1
 80090d4:	e7ee      	b.n	80090b4 <__libc_init_array+0xc>
 80090d6:	f855 3b04 	ldr.w	r3, [r5], #4
 80090da:	4798      	blx	r3
 80090dc:	3601      	adds	r6, #1
 80090de:	e7f2      	b.n	80090c6 <__libc_init_array+0x1e>
 80090e0:	0800c9b8 	.word	0x0800c9b8
 80090e4:	0800c9b8 	.word	0x0800c9b8
 80090e8:	0800c9b8 	.word	0x0800c9b8
 80090ec:	0800c9bc 	.word	0x0800c9bc

080090f0 <__retarget_lock_acquire_recursive>:
 80090f0:	4770      	bx	lr

080090f2 <__retarget_lock_release_recursive>:
 80090f2:	4770      	bx	lr

080090f4 <_free_r>:
 80090f4:	b538      	push	{r3, r4, r5, lr}
 80090f6:	4605      	mov	r5, r0
 80090f8:	2900      	cmp	r1, #0
 80090fa:	d041      	beq.n	8009180 <_free_r+0x8c>
 80090fc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009100:	1f0c      	subs	r4, r1, #4
 8009102:	2b00      	cmp	r3, #0
 8009104:	bfb8      	it	lt
 8009106:	18e4      	addlt	r4, r4, r3
 8009108:	f000 f8e0 	bl	80092cc <__malloc_lock>
 800910c:	4a1d      	ldr	r2, [pc, #116]	@ (8009184 <_free_r+0x90>)
 800910e:	6813      	ldr	r3, [r2, #0]
 8009110:	b933      	cbnz	r3, 8009120 <_free_r+0x2c>
 8009112:	6063      	str	r3, [r4, #4]
 8009114:	6014      	str	r4, [r2, #0]
 8009116:	4628      	mov	r0, r5
 8009118:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800911c:	f000 b8dc 	b.w	80092d8 <__malloc_unlock>
 8009120:	42a3      	cmp	r3, r4
 8009122:	d908      	bls.n	8009136 <_free_r+0x42>
 8009124:	6820      	ldr	r0, [r4, #0]
 8009126:	1821      	adds	r1, r4, r0
 8009128:	428b      	cmp	r3, r1
 800912a:	bf01      	itttt	eq
 800912c:	6819      	ldreq	r1, [r3, #0]
 800912e:	685b      	ldreq	r3, [r3, #4]
 8009130:	1809      	addeq	r1, r1, r0
 8009132:	6021      	streq	r1, [r4, #0]
 8009134:	e7ed      	b.n	8009112 <_free_r+0x1e>
 8009136:	461a      	mov	r2, r3
 8009138:	685b      	ldr	r3, [r3, #4]
 800913a:	b10b      	cbz	r3, 8009140 <_free_r+0x4c>
 800913c:	42a3      	cmp	r3, r4
 800913e:	d9fa      	bls.n	8009136 <_free_r+0x42>
 8009140:	6811      	ldr	r1, [r2, #0]
 8009142:	1850      	adds	r0, r2, r1
 8009144:	42a0      	cmp	r0, r4
 8009146:	d10b      	bne.n	8009160 <_free_r+0x6c>
 8009148:	6820      	ldr	r0, [r4, #0]
 800914a:	4401      	add	r1, r0
 800914c:	1850      	adds	r0, r2, r1
 800914e:	4283      	cmp	r3, r0
 8009150:	6011      	str	r1, [r2, #0]
 8009152:	d1e0      	bne.n	8009116 <_free_r+0x22>
 8009154:	6818      	ldr	r0, [r3, #0]
 8009156:	685b      	ldr	r3, [r3, #4]
 8009158:	6053      	str	r3, [r2, #4]
 800915a:	4408      	add	r0, r1
 800915c:	6010      	str	r0, [r2, #0]
 800915e:	e7da      	b.n	8009116 <_free_r+0x22>
 8009160:	d902      	bls.n	8009168 <_free_r+0x74>
 8009162:	230c      	movs	r3, #12
 8009164:	602b      	str	r3, [r5, #0]
 8009166:	e7d6      	b.n	8009116 <_free_r+0x22>
 8009168:	6820      	ldr	r0, [r4, #0]
 800916a:	1821      	adds	r1, r4, r0
 800916c:	428b      	cmp	r3, r1
 800916e:	bf04      	itt	eq
 8009170:	6819      	ldreq	r1, [r3, #0]
 8009172:	685b      	ldreq	r3, [r3, #4]
 8009174:	6063      	str	r3, [r4, #4]
 8009176:	bf04      	itt	eq
 8009178:	1809      	addeq	r1, r1, r0
 800917a:	6021      	streq	r1, [r4, #0]
 800917c:	6054      	str	r4, [r2, #4]
 800917e:	e7ca      	b.n	8009116 <_free_r+0x22>
 8009180:	bd38      	pop	{r3, r4, r5, pc}
 8009182:	bf00      	nop
 8009184:	20000690 	.word	0x20000690

08009188 <sbrk_aligned>:
 8009188:	b570      	push	{r4, r5, r6, lr}
 800918a:	4e0f      	ldr	r6, [pc, #60]	@ (80091c8 <sbrk_aligned+0x40>)
 800918c:	460c      	mov	r4, r1
 800918e:	6831      	ldr	r1, [r6, #0]
 8009190:	4605      	mov	r5, r0
 8009192:	b911      	cbnz	r1, 800919a <sbrk_aligned+0x12>
 8009194:	f000 fba4 	bl	80098e0 <_sbrk_r>
 8009198:	6030      	str	r0, [r6, #0]
 800919a:	4621      	mov	r1, r4
 800919c:	4628      	mov	r0, r5
 800919e:	f000 fb9f 	bl	80098e0 <_sbrk_r>
 80091a2:	1c43      	adds	r3, r0, #1
 80091a4:	d103      	bne.n	80091ae <sbrk_aligned+0x26>
 80091a6:	f04f 34ff 	mov.w	r4, #4294967295
 80091aa:	4620      	mov	r0, r4
 80091ac:	bd70      	pop	{r4, r5, r6, pc}
 80091ae:	1cc4      	adds	r4, r0, #3
 80091b0:	f024 0403 	bic.w	r4, r4, #3
 80091b4:	42a0      	cmp	r0, r4
 80091b6:	d0f8      	beq.n	80091aa <sbrk_aligned+0x22>
 80091b8:	1a21      	subs	r1, r4, r0
 80091ba:	4628      	mov	r0, r5
 80091bc:	f000 fb90 	bl	80098e0 <_sbrk_r>
 80091c0:	3001      	adds	r0, #1
 80091c2:	d1f2      	bne.n	80091aa <sbrk_aligned+0x22>
 80091c4:	e7ef      	b.n	80091a6 <sbrk_aligned+0x1e>
 80091c6:	bf00      	nop
 80091c8:	2000068c 	.word	0x2000068c

080091cc <_malloc_r>:
 80091cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80091d0:	1ccd      	adds	r5, r1, #3
 80091d2:	f025 0503 	bic.w	r5, r5, #3
 80091d6:	3508      	adds	r5, #8
 80091d8:	2d0c      	cmp	r5, #12
 80091da:	bf38      	it	cc
 80091dc:	250c      	movcc	r5, #12
 80091de:	2d00      	cmp	r5, #0
 80091e0:	4606      	mov	r6, r0
 80091e2:	db01      	blt.n	80091e8 <_malloc_r+0x1c>
 80091e4:	42a9      	cmp	r1, r5
 80091e6:	d904      	bls.n	80091f2 <_malloc_r+0x26>
 80091e8:	230c      	movs	r3, #12
 80091ea:	6033      	str	r3, [r6, #0]
 80091ec:	2000      	movs	r0, #0
 80091ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80091f2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80092c8 <_malloc_r+0xfc>
 80091f6:	f000 f869 	bl	80092cc <__malloc_lock>
 80091fa:	f8d8 3000 	ldr.w	r3, [r8]
 80091fe:	461c      	mov	r4, r3
 8009200:	bb44      	cbnz	r4, 8009254 <_malloc_r+0x88>
 8009202:	4629      	mov	r1, r5
 8009204:	4630      	mov	r0, r6
 8009206:	f7ff ffbf 	bl	8009188 <sbrk_aligned>
 800920a:	1c43      	adds	r3, r0, #1
 800920c:	4604      	mov	r4, r0
 800920e:	d158      	bne.n	80092c2 <_malloc_r+0xf6>
 8009210:	f8d8 4000 	ldr.w	r4, [r8]
 8009214:	4627      	mov	r7, r4
 8009216:	2f00      	cmp	r7, #0
 8009218:	d143      	bne.n	80092a2 <_malloc_r+0xd6>
 800921a:	2c00      	cmp	r4, #0
 800921c:	d04b      	beq.n	80092b6 <_malloc_r+0xea>
 800921e:	6823      	ldr	r3, [r4, #0]
 8009220:	4639      	mov	r1, r7
 8009222:	4630      	mov	r0, r6
 8009224:	eb04 0903 	add.w	r9, r4, r3
 8009228:	f000 fb5a 	bl	80098e0 <_sbrk_r>
 800922c:	4581      	cmp	r9, r0
 800922e:	d142      	bne.n	80092b6 <_malloc_r+0xea>
 8009230:	6821      	ldr	r1, [r4, #0]
 8009232:	1a6d      	subs	r5, r5, r1
 8009234:	4629      	mov	r1, r5
 8009236:	4630      	mov	r0, r6
 8009238:	f7ff ffa6 	bl	8009188 <sbrk_aligned>
 800923c:	3001      	adds	r0, #1
 800923e:	d03a      	beq.n	80092b6 <_malloc_r+0xea>
 8009240:	6823      	ldr	r3, [r4, #0]
 8009242:	442b      	add	r3, r5
 8009244:	6023      	str	r3, [r4, #0]
 8009246:	f8d8 3000 	ldr.w	r3, [r8]
 800924a:	685a      	ldr	r2, [r3, #4]
 800924c:	bb62      	cbnz	r2, 80092a8 <_malloc_r+0xdc>
 800924e:	f8c8 7000 	str.w	r7, [r8]
 8009252:	e00f      	b.n	8009274 <_malloc_r+0xa8>
 8009254:	6822      	ldr	r2, [r4, #0]
 8009256:	1b52      	subs	r2, r2, r5
 8009258:	d420      	bmi.n	800929c <_malloc_r+0xd0>
 800925a:	2a0b      	cmp	r2, #11
 800925c:	d917      	bls.n	800928e <_malloc_r+0xc2>
 800925e:	1961      	adds	r1, r4, r5
 8009260:	42a3      	cmp	r3, r4
 8009262:	6025      	str	r5, [r4, #0]
 8009264:	bf18      	it	ne
 8009266:	6059      	strne	r1, [r3, #4]
 8009268:	6863      	ldr	r3, [r4, #4]
 800926a:	bf08      	it	eq
 800926c:	f8c8 1000 	streq.w	r1, [r8]
 8009270:	5162      	str	r2, [r4, r5]
 8009272:	604b      	str	r3, [r1, #4]
 8009274:	4630      	mov	r0, r6
 8009276:	f000 f82f 	bl	80092d8 <__malloc_unlock>
 800927a:	f104 000b 	add.w	r0, r4, #11
 800927e:	1d23      	adds	r3, r4, #4
 8009280:	f020 0007 	bic.w	r0, r0, #7
 8009284:	1ac2      	subs	r2, r0, r3
 8009286:	bf1c      	itt	ne
 8009288:	1a1b      	subne	r3, r3, r0
 800928a:	50a3      	strne	r3, [r4, r2]
 800928c:	e7af      	b.n	80091ee <_malloc_r+0x22>
 800928e:	6862      	ldr	r2, [r4, #4]
 8009290:	42a3      	cmp	r3, r4
 8009292:	bf0c      	ite	eq
 8009294:	f8c8 2000 	streq.w	r2, [r8]
 8009298:	605a      	strne	r2, [r3, #4]
 800929a:	e7eb      	b.n	8009274 <_malloc_r+0xa8>
 800929c:	4623      	mov	r3, r4
 800929e:	6864      	ldr	r4, [r4, #4]
 80092a0:	e7ae      	b.n	8009200 <_malloc_r+0x34>
 80092a2:	463c      	mov	r4, r7
 80092a4:	687f      	ldr	r7, [r7, #4]
 80092a6:	e7b6      	b.n	8009216 <_malloc_r+0x4a>
 80092a8:	461a      	mov	r2, r3
 80092aa:	685b      	ldr	r3, [r3, #4]
 80092ac:	42a3      	cmp	r3, r4
 80092ae:	d1fb      	bne.n	80092a8 <_malloc_r+0xdc>
 80092b0:	2300      	movs	r3, #0
 80092b2:	6053      	str	r3, [r2, #4]
 80092b4:	e7de      	b.n	8009274 <_malloc_r+0xa8>
 80092b6:	230c      	movs	r3, #12
 80092b8:	6033      	str	r3, [r6, #0]
 80092ba:	4630      	mov	r0, r6
 80092bc:	f000 f80c 	bl	80092d8 <__malloc_unlock>
 80092c0:	e794      	b.n	80091ec <_malloc_r+0x20>
 80092c2:	6005      	str	r5, [r0, #0]
 80092c4:	e7d6      	b.n	8009274 <_malloc_r+0xa8>
 80092c6:	bf00      	nop
 80092c8:	20000690 	.word	0x20000690

080092cc <__malloc_lock>:
 80092cc:	4801      	ldr	r0, [pc, #4]	@ (80092d4 <__malloc_lock+0x8>)
 80092ce:	f7ff bf0f 	b.w	80090f0 <__retarget_lock_acquire_recursive>
 80092d2:	bf00      	nop
 80092d4:	20000688 	.word	0x20000688

080092d8 <__malloc_unlock>:
 80092d8:	4801      	ldr	r0, [pc, #4]	@ (80092e0 <__malloc_unlock+0x8>)
 80092da:	f7ff bf0a 	b.w	80090f2 <__retarget_lock_release_recursive>
 80092de:	bf00      	nop
 80092e0:	20000688 	.word	0x20000688

080092e4 <__ssputs_r>:
 80092e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80092e8:	688e      	ldr	r6, [r1, #8]
 80092ea:	461f      	mov	r7, r3
 80092ec:	42be      	cmp	r6, r7
 80092ee:	680b      	ldr	r3, [r1, #0]
 80092f0:	4682      	mov	sl, r0
 80092f2:	460c      	mov	r4, r1
 80092f4:	4690      	mov	r8, r2
 80092f6:	d82d      	bhi.n	8009354 <__ssputs_r+0x70>
 80092f8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80092fc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8009300:	d026      	beq.n	8009350 <__ssputs_r+0x6c>
 8009302:	6965      	ldr	r5, [r4, #20]
 8009304:	6909      	ldr	r1, [r1, #16]
 8009306:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800930a:	eba3 0901 	sub.w	r9, r3, r1
 800930e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009312:	1c7b      	adds	r3, r7, #1
 8009314:	444b      	add	r3, r9
 8009316:	106d      	asrs	r5, r5, #1
 8009318:	429d      	cmp	r5, r3
 800931a:	bf38      	it	cc
 800931c:	461d      	movcc	r5, r3
 800931e:	0553      	lsls	r3, r2, #21
 8009320:	d527      	bpl.n	8009372 <__ssputs_r+0x8e>
 8009322:	4629      	mov	r1, r5
 8009324:	f7ff ff52 	bl	80091cc <_malloc_r>
 8009328:	4606      	mov	r6, r0
 800932a:	b360      	cbz	r0, 8009386 <__ssputs_r+0xa2>
 800932c:	6921      	ldr	r1, [r4, #16]
 800932e:	464a      	mov	r2, r9
 8009330:	f000 fae6 	bl	8009900 <memcpy>
 8009334:	89a3      	ldrh	r3, [r4, #12]
 8009336:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800933a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800933e:	81a3      	strh	r3, [r4, #12]
 8009340:	6126      	str	r6, [r4, #16]
 8009342:	6165      	str	r5, [r4, #20]
 8009344:	444e      	add	r6, r9
 8009346:	eba5 0509 	sub.w	r5, r5, r9
 800934a:	6026      	str	r6, [r4, #0]
 800934c:	60a5      	str	r5, [r4, #8]
 800934e:	463e      	mov	r6, r7
 8009350:	42be      	cmp	r6, r7
 8009352:	d900      	bls.n	8009356 <__ssputs_r+0x72>
 8009354:	463e      	mov	r6, r7
 8009356:	6820      	ldr	r0, [r4, #0]
 8009358:	4632      	mov	r2, r6
 800935a:	4641      	mov	r1, r8
 800935c:	f000 faa6 	bl	80098ac <memmove>
 8009360:	68a3      	ldr	r3, [r4, #8]
 8009362:	1b9b      	subs	r3, r3, r6
 8009364:	60a3      	str	r3, [r4, #8]
 8009366:	6823      	ldr	r3, [r4, #0]
 8009368:	4433      	add	r3, r6
 800936a:	6023      	str	r3, [r4, #0]
 800936c:	2000      	movs	r0, #0
 800936e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009372:	462a      	mov	r2, r5
 8009374:	f000 fad2 	bl	800991c <_realloc_r>
 8009378:	4606      	mov	r6, r0
 800937a:	2800      	cmp	r0, #0
 800937c:	d1e0      	bne.n	8009340 <__ssputs_r+0x5c>
 800937e:	6921      	ldr	r1, [r4, #16]
 8009380:	4650      	mov	r0, sl
 8009382:	f7ff feb7 	bl	80090f4 <_free_r>
 8009386:	230c      	movs	r3, #12
 8009388:	f8ca 3000 	str.w	r3, [sl]
 800938c:	89a3      	ldrh	r3, [r4, #12]
 800938e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009392:	81a3      	strh	r3, [r4, #12]
 8009394:	f04f 30ff 	mov.w	r0, #4294967295
 8009398:	e7e9      	b.n	800936e <__ssputs_r+0x8a>
	...

0800939c <_svfiprintf_r>:
 800939c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80093a0:	4698      	mov	r8, r3
 80093a2:	898b      	ldrh	r3, [r1, #12]
 80093a4:	061b      	lsls	r3, r3, #24
 80093a6:	b09d      	sub	sp, #116	@ 0x74
 80093a8:	4607      	mov	r7, r0
 80093aa:	460d      	mov	r5, r1
 80093ac:	4614      	mov	r4, r2
 80093ae:	d510      	bpl.n	80093d2 <_svfiprintf_r+0x36>
 80093b0:	690b      	ldr	r3, [r1, #16]
 80093b2:	b973      	cbnz	r3, 80093d2 <_svfiprintf_r+0x36>
 80093b4:	2140      	movs	r1, #64	@ 0x40
 80093b6:	f7ff ff09 	bl	80091cc <_malloc_r>
 80093ba:	6028      	str	r0, [r5, #0]
 80093bc:	6128      	str	r0, [r5, #16]
 80093be:	b930      	cbnz	r0, 80093ce <_svfiprintf_r+0x32>
 80093c0:	230c      	movs	r3, #12
 80093c2:	603b      	str	r3, [r7, #0]
 80093c4:	f04f 30ff 	mov.w	r0, #4294967295
 80093c8:	b01d      	add	sp, #116	@ 0x74
 80093ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80093ce:	2340      	movs	r3, #64	@ 0x40
 80093d0:	616b      	str	r3, [r5, #20]
 80093d2:	2300      	movs	r3, #0
 80093d4:	9309      	str	r3, [sp, #36]	@ 0x24
 80093d6:	2320      	movs	r3, #32
 80093d8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80093dc:	f8cd 800c 	str.w	r8, [sp, #12]
 80093e0:	2330      	movs	r3, #48	@ 0x30
 80093e2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8009580 <_svfiprintf_r+0x1e4>
 80093e6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80093ea:	f04f 0901 	mov.w	r9, #1
 80093ee:	4623      	mov	r3, r4
 80093f0:	469a      	mov	sl, r3
 80093f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80093f6:	b10a      	cbz	r2, 80093fc <_svfiprintf_r+0x60>
 80093f8:	2a25      	cmp	r2, #37	@ 0x25
 80093fa:	d1f9      	bne.n	80093f0 <_svfiprintf_r+0x54>
 80093fc:	ebba 0b04 	subs.w	fp, sl, r4
 8009400:	d00b      	beq.n	800941a <_svfiprintf_r+0x7e>
 8009402:	465b      	mov	r3, fp
 8009404:	4622      	mov	r2, r4
 8009406:	4629      	mov	r1, r5
 8009408:	4638      	mov	r0, r7
 800940a:	f7ff ff6b 	bl	80092e4 <__ssputs_r>
 800940e:	3001      	adds	r0, #1
 8009410:	f000 80a7 	beq.w	8009562 <_svfiprintf_r+0x1c6>
 8009414:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009416:	445a      	add	r2, fp
 8009418:	9209      	str	r2, [sp, #36]	@ 0x24
 800941a:	f89a 3000 	ldrb.w	r3, [sl]
 800941e:	2b00      	cmp	r3, #0
 8009420:	f000 809f 	beq.w	8009562 <_svfiprintf_r+0x1c6>
 8009424:	2300      	movs	r3, #0
 8009426:	f04f 32ff 	mov.w	r2, #4294967295
 800942a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800942e:	f10a 0a01 	add.w	sl, sl, #1
 8009432:	9304      	str	r3, [sp, #16]
 8009434:	9307      	str	r3, [sp, #28]
 8009436:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800943a:	931a      	str	r3, [sp, #104]	@ 0x68
 800943c:	4654      	mov	r4, sl
 800943e:	2205      	movs	r2, #5
 8009440:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009444:	484e      	ldr	r0, [pc, #312]	@ (8009580 <_svfiprintf_r+0x1e4>)
 8009446:	f7f6 fec3 	bl	80001d0 <memchr>
 800944a:	9a04      	ldr	r2, [sp, #16]
 800944c:	b9d8      	cbnz	r0, 8009486 <_svfiprintf_r+0xea>
 800944e:	06d0      	lsls	r0, r2, #27
 8009450:	bf44      	itt	mi
 8009452:	2320      	movmi	r3, #32
 8009454:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009458:	0711      	lsls	r1, r2, #28
 800945a:	bf44      	itt	mi
 800945c:	232b      	movmi	r3, #43	@ 0x2b
 800945e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009462:	f89a 3000 	ldrb.w	r3, [sl]
 8009466:	2b2a      	cmp	r3, #42	@ 0x2a
 8009468:	d015      	beq.n	8009496 <_svfiprintf_r+0xfa>
 800946a:	9a07      	ldr	r2, [sp, #28]
 800946c:	4654      	mov	r4, sl
 800946e:	2000      	movs	r0, #0
 8009470:	f04f 0c0a 	mov.w	ip, #10
 8009474:	4621      	mov	r1, r4
 8009476:	f811 3b01 	ldrb.w	r3, [r1], #1
 800947a:	3b30      	subs	r3, #48	@ 0x30
 800947c:	2b09      	cmp	r3, #9
 800947e:	d94b      	bls.n	8009518 <_svfiprintf_r+0x17c>
 8009480:	b1b0      	cbz	r0, 80094b0 <_svfiprintf_r+0x114>
 8009482:	9207      	str	r2, [sp, #28]
 8009484:	e014      	b.n	80094b0 <_svfiprintf_r+0x114>
 8009486:	eba0 0308 	sub.w	r3, r0, r8
 800948a:	fa09 f303 	lsl.w	r3, r9, r3
 800948e:	4313      	orrs	r3, r2
 8009490:	9304      	str	r3, [sp, #16]
 8009492:	46a2      	mov	sl, r4
 8009494:	e7d2      	b.n	800943c <_svfiprintf_r+0xa0>
 8009496:	9b03      	ldr	r3, [sp, #12]
 8009498:	1d19      	adds	r1, r3, #4
 800949a:	681b      	ldr	r3, [r3, #0]
 800949c:	9103      	str	r1, [sp, #12]
 800949e:	2b00      	cmp	r3, #0
 80094a0:	bfbb      	ittet	lt
 80094a2:	425b      	neglt	r3, r3
 80094a4:	f042 0202 	orrlt.w	r2, r2, #2
 80094a8:	9307      	strge	r3, [sp, #28]
 80094aa:	9307      	strlt	r3, [sp, #28]
 80094ac:	bfb8      	it	lt
 80094ae:	9204      	strlt	r2, [sp, #16]
 80094b0:	7823      	ldrb	r3, [r4, #0]
 80094b2:	2b2e      	cmp	r3, #46	@ 0x2e
 80094b4:	d10a      	bne.n	80094cc <_svfiprintf_r+0x130>
 80094b6:	7863      	ldrb	r3, [r4, #1]
 80094b8:	2b2a      	cmp	r3, #42	@ 0x2a
 80094ba:	d132      	bne.n	8009522 <_svfiprintf_r+0x186>
 80094bc:	9b03      	ldr	r3, [sp, #12]
 80094be:	1d1a      	adds	r2, r3, #4
 80094c0:	681b      	ldr	r3, [r3, #0]
 80094c2:	9203      	str	r2, [sp, #12]
 80094c4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80094c8:	3402      	adds	r4, #2
 80094ca:	9305      	str	r3, [sp, #20]
 80094cc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8009590 <_svfiprintf_r+0x1f4>
 80094d0:	7821      	ldrb	r1, [r4, #0]
 80094d2:	2203      	movs	r2, #3
 80094d4:	4650      	mov	r0, sl
 80094d6:	f7f6 fe7b 	bl	80001d0 <memchr>
 80094da:	b138      	cbz	r0, 80094ec <_svfiprintf_r+0x150>
 80094dc:	9b04      	ldr	r3, [sp, #16]
 80094de:	eba0 000a 	sub.w	r0, r0, sl
 80094e2:	2240      	movs	r2, #64	@ 0x40
 80094e4:	4082      	lsls	r2, r0
 80094e6:	4313      	orrs	r3, r2
 80094e8:	3401      	adds	r4, #1
 80094ea:	9304      	str	r3, [sp, #16]
 80094ec:	f814 1b01 	ldrb.w	r1, [r4], #1
 80094f0:	4824      	ldr	r0, [pc, #144]	@ (8009584 <_svfiprintf_r+0x1e8>)
 80094f2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80094f6:	2206      	movs	r2, #6
 80094f8:	f7f6 fe6a 	bl	80001d0 <memchr>
 80094fc:	2800      	cmp	r0, #0
 80094fe:	d036      	beq.n	800956e <_svfiprintf_r+0x1d2>
 8009500:	4b21      	ldr	r3, [pc, #132]	@ (8009588 <_svfiprintf_r+0x1ec>)
 8009502:	bb1b      	cbnz	r3, 800954c <_svfiprintf_r+0x1b0>
 8009504:	9b03      	ldr	r3, [sp, #12]
 8009506:	3307      	adds	r3, #7
 8009508:	f023 0307 	bic.w	r3, r3, #7
 800950c:	3308      	adds	r3, #8
 800950e:	9303      	str	r3, [sp, #12]
 8009510:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009512:	4433      	add	r3, r6
 8009514:	9309      	str	r3, [sp, #36]	@ 0x24
 8009516:	e76a      	b.n	80093ee <_svfiprintf_r+0x52>
 8009518:	fb0c 3202 	mla	r2, ip, r2, r3
 800951c:	460c      	mov	r4, r1
 800951e:	2001      	movs	r0, #1
 8009520:	e7a8      	b.n	8009474 <_svfiprintf_r+0xd8>
 8009522:	2300      	movs	r3, #0
 8009524:	3401      	adds	r4, #1
 8009526:	9305      	str	r3, [sp, #20]
 8009528:	4619      	mov	r1, r3
 800952a:	f04f 0c0a 	mov.w	ip, #10
 800952e:	4620      	mov	r0, r4
 8009530:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009534:	3a30      	subs	r2, #48	@ 0x30
 8009536:	2a09      	cmp	r2, #9
 8009538:	d903      	bls.n	8009542 <_svfiprintf_r+0x1a6>
 800953a:	2b00      	cmp	r3, #0
 800953c:	d0c6      	beq.n	80094cc <_svfiprintf_r+0x130>
 800953e:	9105      	str	r1, [sp, #20]
 8009540:	e7c4      	b.n	80094cc <_svfiprintf_r+0x130>
 8009542:	fb0c 2101 	mla	r1, ip, r1, r2
 8009546:	4604      	mov	r4, r0
 8009548:	2301      	movs	r3, #1
 800954a:	e7f0      	b.n	800952e <_svfiprintf_r+0x192>
 800954c:	ab03      	add	r3, sp, #12
 800954e:	9300      	str	r3, [sp, #0]
 8009550:	462a      	mov	r2, r5
 8009552:	4b0e      	ldr	r3, [pc, #56]	@ (800958c <_svfiprintf_r+0x1f0>)
 8009554:	a904      	add	r1, sp, #16
 8009556:	4638      	mov	r0, r7
 8009558:	f3af 8000 	nop.w
 800955c:	1c42      	adds	r2, r0, #1
 800955e:	4606      	mov	r6, r0
 8009560:	d1d6      	bne.n	8009510 <_svfiprintf_r+0x174>
 8009562:	89ab      	ldrh	r3, [r5, #12]
 8009564:	065b      	lsls	r3, r3, #25
 8009566:	f53f af2d 	bmi.w	80093c4 <_svfiprintf_r+0x28>
 800956a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800956c:	e72c      	b.n	80093c8 <_svfiprintf_r+0x2c>
 800956e:	ab03      	add	r3, sp, #12
 8009570:	9300      	str	r3, [sp, #0]
 8009572:	462a      	mov	r2, r5
 8009574:	4b05      	ldr	r3, [pc, #20]	@ (800958c <_svfiprintf_r+0x1f0>)
 8009576:	a904      	add	r1, sp, #16
 8009578:	4638      	mov	r0, r7
 800957a:	f000 f879 	bl	8009670 <_printf_i>
 800957e:	e7ed      	b.n	800955c <_svfiprintf_r+0x1c0>
 8009580:	0800c97c 	.word	0x0800c97c
 8009584:	0800c986 	.word	0x0800c986
 8009588:	00000000 	.word	0x00000000
 800958c:	080092e5 	.word	0x080092e5
 8009590:	0800c982 	.word	0x0800c982

08009594 <_printf_common>:
 8009594:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009598:	4616      	mov	r6, r2
 800959a:	4698      	mov	r8, r3
 800959c:	688a      	ldr	r2, [r1, #8]
 800959e:	690b      	ldr	r3, [r1, #16]
 80095a0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80095a4:	4293      	cmp	r3, r2
 80095a6:	bfb8      	it	lt
 80095a8:	4613      	movlt	r3, r2
 80095aa:	6033      	str	r3, [r6, #0]
 80095ac:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80095b0:	4607      	mov	r7, r0
 80095b2:	460c      	mov	r4, r1
 80095b4:	b10a      	cbz	r2, 80095ba <_printf_common+0x26>
 80095b6:	3301      	adds	r3, #1
 80095b8:	6033      	str	r3, [r6, #0]
 80095ba:	6823      	ldr	r3, [r4, #0]
 80095bc:	0699      	lsls	r1, r3, #26
 80095be:	bf42      	ittt	mi
 80095c0:	6833      	ldrmi	r3, [r6, #0]
 80095c2:	3302      	addmi	r3, #2
 80095c4:	6033      	strmi	r3, [r6, #0]
 80095c6:	6825      	ldr	r5, [r4, #0]
 80095c8:	f015 0506 	ands.w	r5, r5, #6
 80095cc:	d106      	bne.n	80095dc <_printf_common+0x48>
 80095ce:	f104 0a19 	add.w	sl, r4, #25
 80095d2:	68e3      	ldr	r3, [r4, #12]
 80095d4:	6832      	ldr	r2, [r6, #0]
 80095d6:	1a9b      	subs	r3, r3, r2
 80095d8:	42ab      	cmp	r3, r5
 80095da:	dc26      	bgt.n	800962a <_printf_common+0x96>
 80095dc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80095e0:	6822      	ldr	r2, [r4, #0]
 80095e2:	3b00      	subs	r3, #0
 80095e4:	bf18      	it	ne
 80095e6:	2301      	movne	r3, #1
 80095e8:	0692      	lsls	r2, r2, #26
 80095ea:	d42b      	bmi.n	8009644 <_printf_common+0xb0>
 80095ec:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80095f0:	4641      	mov	r1, r8
 80095f2:	4638      	mov	r0, r7
 80095f4:	47c8      	blx	r9
 80095f6:	3001      	adds	r0, #1
 80095f8:	d01e      	beq.n	8009638 <_printf_common+0xa4>
 80095fa:	6823      	ldr	r3, [r4, #0]
 80095fc:	6922      	ldr	r2, [r4, #16]
 80095fe:	f003 0306 	and.w	r3, r3, #6
 8009602:	2b04      	cmp	r3, #4
 8009604:	bf02      	ittt	eq
 8009606:	68e5      	ldreq	r5, [r4, #12]
 8009608:	6833      	ldreq	r3, [r6, #0]
 800960a:	1aed      	subeq	r5, r5, r3
 800960c:	68a3      	ldr	r3, [r4, #8]
 800960e:	bf0c      	ite	eq
 8009610:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009614:	2500      	movne	r5, #0
 8009616:	4293      	cmp	r3, r2
 8009618:	bfc4      	itt	gt
 800961a:	1a9b      	subgt	r3, r3, r2
 800961c:	18ed      	addgt	r5, r5, r3
 800961e:	2600      	movs	r6, #0
 8009620:	341a      	adds	r4, #26
 8009622:	42b5      	cmp	r5, r6
 8009624:	d11a      	bne.n	800965c <_printf_common+0xc8>
 8009626:	2000      	movs	r0, #0
 8009628:	e008      	b.n	800963c <_printf_common+0xa8>
 800962a:	2301      	movs	r3, #1
 800962c:	4652      	mov	r2, sl
 800962e:	4641      	mov	r1, r8
 8009630:	4638      	mov	r0, r7
 8009632:	47c8      	blx	r9
 8009634:	3001      	adds	r0, #1
 8009636:	d103      	bne.n	8009640 <_printf_common+0xac>
 8009638:	f04f 30ff 	mov.w	r0, #4294967295
 800963c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009640:	3501      	adds	r5, #1
 8009642:	e7c6      	b.n	80095d2 <_printf_common+0x3e>
 8009644:	18e1      	adds	r1, r4, r3
 8009646:	1c5a      	adds	r2, r3, #1
 8009648:	2030      	movs	r0, #48	@ 0x30
 800964a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800964e:	4422      	add	r2, r4
 8009650:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8009654:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009658:	3302      	adds	r3, #2
 800965a:	e7c7      	b.n	80095ec <_printf_common+0x58>
 800965c:	2301      	movs	r3, #1
 800965e:	4622      	mov	r2, r4
 8009660:	4641      	mov	r1, r8
 8009662:	4638      	mov	r0, r7
 8009664:	47c8      	blx	r9
 8009666:	3001      	adds	r0, #1
 8009668:	d0e6      	beq.n	8009638 <_printf_common+0xa4>
 800966a:	3601      	adds	r6, #1
 800966c:	e7d9      	b.n	8009622 <_printf_common+0x8e>
	...

08009670 <_printf_i>:
 8009670:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009674:	7e0f      	ldrb	r7, [r1, #24]
 8009676:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8009678:	2f78      	cmp	r7, #120	@ 0x78
 800967a:	4691      	mov	r9, r2
 800967c:	4680      	mov	r8, r0
 800967e:	460c      	mov	r4, r1
 8009680:	469a      	mov	sl, r3
 8009682:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8009686:	d807      	bhi.n	8009698 <_printf_i+0x28>
 8009688:	2f62      	cmp	r7, #98	@ 0x62
 800968a:	d80a      	bhi.n	80096a2 <_printf_i+0x32>
 800968c:	2f00      	cmp	r7, #0
 800968e:	f000 80d1 	beq.w	8009834 <_printf_i+0x1c4>
 8009692:	2f58      	cmp	r7, #88	@ 0x58
 8009694:	f000 80b8 	beq.w	8009808 <_printf_i+0x198>
 8009698:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800969c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80096a0:	e03a      	b.n	8009718 <_printf_i+0xa8>
 80096a2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80096a6:	2b15      	cmp	r3, #21
 80096a8:	d8f6      	bhi.n	8009698 <_printf_i+0x28>
 80096aa:	a101      	add	r1, pc, #4	@ (adr r1, 80096b0 <_printf_i+0x40>)
 80096ac:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80096b0:	08009709 	.word	0x08009709
 80096b4:	0800971d 	.word	0x0800971d
 80096b8:	08009699 	.word	0x08009699
 80096bc:	08009699 	.word	0x08009699
 80096c0:	08009699 	.word	0x08009699
 80096c4:	08009699 	.word	0x08009699
 80096c8:	0800971d 	.word	0x0800971d
 80096cc:	08009699 	.word	0x08009699
 80096d0:	08009699 	.word	0x08009699
 80096d4:	08009699 	.word	0x08009699
 80096d8:	08009699 	.word	0x08009699
 80096dc:	0800981b 	.word	0x0800981b
 80096e0:	08009747 	.word	0x08009747
 80096e4:	080097d5 	.word	0x080097d5
 80096e8:	08009699 	.word	0x08009699
 80096ec:	08009699 	.word	0x08009699
 80096f0:	0800983d 	.word	0x0800983d
 80096f4:	08009699 	.word	0x08009699
 80096f8:	08009747 	.word	0x08009747
 80096fc:	08009699 	.word	0x08009699
 8009700:	08009699 	.word	0x08009699
 8009704:	080097dd 	.word	0x080097dd
 8009708:	6833      	ldr	r3, [r6, #0]
 800970a:	1d1a      	adds	r2, r3, #4
 800970c:	681b      	ldr	r3, [r3, #0]
 800970e:	6032      	str	r2, [r6, #0]
 8009710:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009714:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009718:	2301      	movs	r3, #1
 800971a:	e09c      	b.n	8009856 <_printf_i+0x1e6>
 800971c:	6833      	ldr	r3, [r6, #0]
 800971e:	6820      	ldr	r0, [r4, #0]
 8009720:	1d19      	adds	r1, r3, #4
 8009722:	6031      	str	r1, [r6, #0]
 8009724:	0606      	lsls	r6, r0, #24
 8009726:	d501      	bpl.n	800972c <_printf_i+0xbc>
 8009728:	681d      	ldr	r5, [r3, #0]
 800972a:	e003      	b.n	8009734 <_printf_i+0xc4>
 800972c:	0645      	lsls	r5, r0, #25
 800972e:	d5fb      	bpl.n	8009728 <_printf_i+0xb8>
 8009730:	f9b3 5000 	ldrsh.w	r5, [r3]
 8009734:	2d00      	cmp	r5, #0
 8009736:	da03      	bge.n	8009740 <_printf_i+0xd0>
 8009738:	232d      	movs	r3, #45	@ 0x2d
 800973a:	426d      	negs	r5, r5
 800973c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009740:	4858      	ldr	r0, [pc, #352]	@ (80098a4 <_printf_i+0x234>)
 8009742:	230a      	movs	r3, #10
 8009744:	e011      	b.n	800976a <_printf_i+0xfa>
 8009746:	6821      	ldr	r1, [r4, #0]
 8009748:	6833      	ldr	r3, [r6, #0]
 800974a:	0608      	lsls	r0, r1, #24
 800974c:	f853 5b04 	ldr.w	r5, [r3], #4
 8009750:	d402      	bmi.n	8009758 <_printf_i+0xe8>
 8009752:	0649      	lsls	r1, r1, #25
 8009754:	bf48      	it	mi
 8009756:	b2ad      	uxthmi	r5, r5
 8009758:	2f6f      	cmp	r7, #111	@ 0x6f
 800975a:	4852      	ldr	r0, [pc, #328]	@ (80098a4 <_printf_i+0x234>)
 800975c:	6033      	str	r3, [r6, #0]
 800975e:	bf14      	ite	ne
 8009760:	230a      	movne	r3, #10
 8009762:	2308      	moveq	r3, #8
 8009764:	2100      	movs	r1, #0
 8009766:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800976a:	6866      	ldr	r6, [r4, #4]
 800976c:	60a6      	str	r6, [r4, #8]
 800976e:	2e00      	cmp	r6, #0
 8009770:	db05      	blt.n	800977e <_printf_i+0x10e>
 8009772:	6821      	ldr	r1, [r4, #0]
 8009774:	432e      	orrs	r6, r5
 8009776:	f021 0104 	bic.w	r1, r1, #4
 800977a:	6021      	str	r1, [r4, #0]
 800977c:	d04b      	beq.n	8009816 <_printf_i+0x1a6>
 800977e:	4616      	mov	r6, r2
 8009780:	fbb5 f1f3 	udiv	r1, r5, r3
 8009784:	fb03 5711 	mls	r7, r3, r1, r5
 8009788:	5dc7      	ldrb	r7, [r0, r7]
 800978a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800978e:	462f      	mov	r7, r5
 8009790:	42bb      	cmp	r3, r7
 8009792:	460d      	mov	r5, r1
 8009794:	d9f4      	bls.n	8009780 <_printf_i+0x110>
 8009796:	2b08      	cmp	r3, #8
 8009798:	d10b      	bne.n	80097b2 <_printf_i+0x142>
 800979a:	6823      	ldr	r3, [r4, #0]
 800979c:	07df      	lsls	r7, r3, #31
 800979e:	d508      	bpl.n	80097b2 <_printf_i+0x142>
 80097a0:	6923      	ldr	r3, [r4, #16]
 80097a2:	6861      	ldr	r1, [r4, #4]
 80097a4:	4299      	cmp	r1, r3
 80097a6:	bfde      	ittt	le
 80097a8:	2330      	movle	r3, #48	@ 0x30
 80097aa:	f806 3c01 	strble.w	r3, [r6, #-1]
 80097ae:	f106 36ff 	addle.w	r6, r6, #4294967295
 80097b2:	1b92      	subs	r2, r2, r6
 80097b4:	6122      	str	r2, [r4, #16]
 80097b6:	f8cd a000 	str.w	sl, [sp]
 80097ba:	464b      	mov	r3, r9
 80097bc:	aa03      	add	r2, sp, #12
 80097be:	4621      	mov	r1, r4
 80097c0:	4640      	mov	r0, r8
 80097c2:	f7ff fee7 	bl	8009594 <_printf_common>
 80097c6:	3001      	adds	r0, #1
 80097c8:	d14a      	bne.n	8009860 <_printf_i+0x1f0>
 80097ca:	f04f 30ff 	mov.w	r0, #4294967295
 80097ce:	b004      	add	sp, #16
 80097d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80097d4:	6823      	ldr	r3, [r4, #0]
 80097d6:	f043 0320 	orr.w	r3, r3, #32
 80097da:	6023      	str	r3, [r4, #0]
 80097dc:	4832      	ldr	r0, [pc, #200]	@ (80098a8 <_printf_i+0x238>)
 80097de:	2778      	movs	r7, #120	@ 0x78
 80097e0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80097e4:	6823      	ldr	r3, [r4, #0]
 80097e6:	6831      	ldr	r1, [r6, #0]
 80097e8:	061f      	lsls	r7, r3, #24
 80097ea:	f851 5b04 	ldr.w	r5, [r1], #4
 80097ee:	d402      	bmi.n	80097f6 <_printf_i+0x186>
 80097f0:	065f      	lsls	r7, r3, #25
 80097f2:	bf48      	it	mi
 80097f4:	b2ad      	uxthmi	r5, r5
 80097f6:	6031      	str	r1, [r6, #0]
 80097f8:	07d9      	lsls	r1, r3, #31
 80097fa:	bf44      	itt	mi
 80097fc:	f043 0320 	orrmi.w	r3, r3, #32
 8009800:	6023      	strmi	r3, [r4, #0]
 8009802:	b11d      	cbz	r5, 800980c <_printf_i+0x19c>
 8009804:	2310      	movs	r3, #16
 8009806:	e7ad      	b.n	8009764 <_printf_i+0xf4>
 8009808:	4826      	ldr	r0, [pc, #152]	@ (80098a4 <_printf_i+0x234>)
 800980a:	e7e9      	b.n	80097e0 <_printf_i+0x170>
 800980c:	6823      	ldr	r3, [r4, #0]
 800980e:	f023 0320 	bic.w	r3, r3, #32
 8009812:	6023      	str	r3, [r4, #0]
 8009814:	e7f6      	b.n	8009804 <_printf_i+0x194>
 8009816:	4616      	mov	r6, r2
 8009818:	e7bd      	b.n	8009796 <_printf_i+0x126>
 800981a:	6833      	ldr	r3, [r6, #0]
 800981c:	6825      	ldr	r5, [r4, #0]
 800981e:	6961      	ldr	r1, [r4, #20]
 8009820:	1d18      	adds	r0, r3, #4
 8009822:	6030      	str	r0, [r6, #0]
 8009824:	062e      	lsls	r6, r5, #24
 8009826:	681b      	ldr	r3, [r3, #0]
 8009828:	d501      	bpl.n	800982e <_printf_i+0x1be>
 800982a:	6019      	str	r1, [r3, #0]
 800982c:	e002      	b.n	8009834 <_printf_i+0x1c4>
 800982e:	0668      	lsls	r0, r5, #25
 8009830:	d5fb      	bpl.n	800982a <_printf_i+0x1ba>
 8009832:	8019      	strh	r1, [r3, #0]
 8009834:	2300      	movs	r3, #0
 8009836:	6123      	str	r3, [r4, #16]
 8009838:	4616      	mov	r6, r2
 800983a:	e7bc      	b.n	80097b6 <_printf_i+0x146>
 800983c:	6833      	ldr	r3, [r6, #0]
 800983e:	1d1a      	adds	r2, r3, #4
 8009840:	6032      	str	r2, [r6, #0]
 8009842:	681e      	ldr	r6, [r3, #0]
 8009844:	6862      	ldr	r2, [r4, #4]
 8009846:	2100      	movs	r1, #0
 8009848:	4630      	mov	r0, r6
 800984a:	f7f6 fcc1 	bl	80001d0 <memchr>
 800984e:	b108      	cbz	r0, 8009854 <_printf_i+0x1e4>
 8009850:	1b80      	subs	r0, r0, r6
 8009852:	6060      	str	r0, [r4, #4]
 8009854:	6863      	ldr	r3, [r4, #4]
 8009856:	6123      	str	r3, [r4, #16]
 8009858:	2300      	movs	r3, #0
 800985a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800985e:	e7aa      	b.n	80097b6 <_printf_i+0x146>
 8009860:	6923      	ldr	r3, [r4, #16]
 8009862:	4632      	mov	r2, r6
 8009864:	4649      	mov	r1, r9
 8009866:	4640      	mov	r0, r8
 8009868:	47d0      	blx	sl
 800986a:	3001      	adds	r0, #1
 800986c:	d0ad      	beq.n	80097ca <_printf_i+0x15a>
 800986e:	6823      	ldr	r3, [r4, #0]
 8009870:	079b      	lsls	r3, r3, #30
 8009872:	d413      	bmi.n	800989c <_printf_i+0x22c>
 8009874:	68e0      	ldr	r0, [r4, #12]
 8009876:	9b03      	ldr	r3, [sp, #12]
 8009878:	4298      	cmp	r0, r3
 800987a:	bfb8      	it	lt
 800987c:	4618      	movlt	r0, r3
 800987e:	e7a6      	b.n	80097ce <_printf_i+0x15e>
 8009880:	2301      	movs	r3, #1
 8009882:	4632      	mov	r2, r6
 8009884:	4649      	mov	r1, r9
 8009886:	4640      	mov	r0, r8
 8009888:	47d0      	blx	sl
 800988a:	3001      	adds	r0, #1
 800988c:	d09d      	beq.n	80097ca <_printf_i+0x15a>
 800988e:	3501      	adds	r5, #1
 8009890:	68e3      	ldr	r3, [r4, #12]
 8009892:	9903      	ldr	r1, [sp, #12]
 8009894:	1a5b      	subs	r3, r3, r1
 8009896:	42ab      	cmp	r3, r5
 8009898:	dcf2      	bgt.n	8009880 <_printf_i+0x210>
 800989a:	e7eb      	b.n	8009874 <_printf_i+0x204>
 800989c:	2500      	movs	r5, #0
 800989e:	f104 0619 	add.w	r6, r4, #25
 80098a2:	e7f5      	b.n	8009890 <_printf_i+0x220>
 80098a4:	0800c98d 	.word	0x0800c98d
 80098a8:	0800c99e 	.word	0x0800c99e

080098ac <memmove>:
 80098ac:	4288      	cmp	r0, r1
 80098ae:	b510      	push	{r4, lr}
 80098b0:	eb01 0402 	add.w	r4, r1, r2
 80098b4:	d902      	bls.n	80098bc <memmove+0x10>
 80098b6:	4284      	cmp	r4, r0
 80098b8:	4623      	mov	r3, r4
 80098ba:	d807      	bhi.n	80098cc <memmove+0x20>
 80098bc:	1e43      	subs	r3, r0, #1
 80098be:	42a1      	cmp	r1, r4
 80098c0:	d008      	beq.n	80098d4 <memmove+0x28>
 80098c2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80098c6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80098ca:	e7f8      	b.n	80098be <memmove+0x12>
 80098cc:	4402      	add	r2, r0
 80098ce:	4601      	mov	r1, r0
 80098d0:	428a      	cmp	r2, r1
 80098d2:	d100      	bne.n	80098d6 <memmove+0x2a>
 80098d4:	bd10      	pop	{r4, pc}
 80098d6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80098da:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80098de:	e7f7      	b.n	80098d0 <memmove+0x24>

080098e0 <_sbrk_r>:
 80098e0:	b538      	push	{r3, r4, r5, lr}
 80098e2:	4d06      	ldr	r5, [pc, #24]	@ (80098fc <_sbrk_r+0x1c>)
 80098e4:	2300      	movs	r3, #0
 80098e6:	4604      	mov	r4, r0
 80098e8:	4608      	mov	r0, r1
 80098ea:	602b      	str	r3, [r5, #0]
 80098ec:	f7f9 fd72 	bl	80033d4 <_sbrk>
 80098f0:	1c43      	adds	r3, r0, #1
 80098f2:	d102      	bne.n	80098fa <_sbrk_r+0x1a>
 80098f4:	682b      	ldr	r3, [r5, #0]
 80098f6:	b103      	cbz	r3, 80098fa <_sbrk_r+0x1a>
 80098f8:	6023      	str	r3, [r4, #0]
 80098fa:	bd38      	pop	{r3, r4, r5, pc}
 80098fc:	20000684 	.word	0x20000684

08009900 <memcpy>:
 8009900:	440a      	add	r2, r1
 8009902:	4291      	cmp	r1, r2
 8009904:	f100 33ff 	add.w	r3, r0, #4294967295
 8009908:	d100      	bne.n	800990c <memcpy+0xc>
 800990a:	4770      	bx	lr
 800990c:	b510      	push	{r4, lr}
 800990e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009912:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009916:	4291      	cmp	r1, r2
 8009918:	d1f9      	bne.n	800990e <memcpy+0xe>
 800991a:	bd10      	pop	{r4, pc}

0800991c <_realloc_r>:
 800991c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009920:	4607      	mov	r7, r0
 8009922:	4614      	mov	r4, r2
 8009924:	460d      	mov	r5, r1
 8009926:	b921      	cbnz	r1, 8009932 <_realloc_r+0x16>
 8009928:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800992c:	4611      	mov	r1, r2
 800992e:	f7ff bc4d 	b.w	80091cc <_malloc_r>
 8009932:	b92a      	cbnz	r2, 8009940 <_realloc_r+0x24>
 8009934:	f7ff fbde 	bl	80090f4 <_free_r>
 8009938:	4625      	mov	r5, r4
 800993a:	4628      	mov	r0, r5
 800993c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009940:	f000 f81a 	bl	8009978 <_malloc_usable_size_r>
 8009944:	4284      	cmp	r4, r0
 8009946:	4606      	mov	r6, r0
 8009948:	d802      	bhi.n	8009950 <_realloc_r+0x34>
 800994a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800994e:	d8f4      	bhi.n	800993a <_realloc_r+0x1e>
 8009950:	4621      	mov	r1, r4
 8009952:	4638      	mov	r0, r7
 8009954:	f7ff fc3a 	bl	80091cc <_malloc_r>
 8009958:	4680      	mov	r8, r0
 800995a:	b908      	cbnz	r0, 8009960 <_realloc_r+0x44>
 800995c:	4645      	mov	r5, r8
 800995e:	e7ec      	b.n	800993a <_realloc_r+0x1e>
 8009960:	42b4      	cmp	r4, r6
 8009962:	4622      	mov	r2, r4
 8009964:	4629      	mov	r1, r5
 8009966:	bf28      	it	cs
 8009968:	4632      	movcs	r2, r6
 800996a:	f7ff ffc9 	bl	8009900 <memcpy>
 800996e:	4629      	mov	r1, r5
 8009970:	4638      	mov	r0, r7
 8009972:	f7ff fbbf 	bl	80090f4 <_free_r>
 8009976:	e7f1      	b.n	800995c <_realloc_r+0x40>

08009978 <_malloc_usable_size_r>:
 8009978:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800997c:	1f18      	subs	r0, r3, #4
 800997e:	2b00      	cmp	r3, #0
 8009980:	bfbc      	itt	lt
 8009982:	580b      	ldrlt	r3, [r1, r0]
 8009984:	18c0      	addlt	r0, r0, r3
 8009986:	4770      	bx	lr

08009988 <_init>:
 8009988:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800998a:	bf00      	nop
 800998c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800998e:	bc08      	pop	{r3}
 8009990:	469e      	mov	lr, r3
 8009992:	4770      	bx	lr

08009994 <_fini>:
 8009994:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009996:	bf00      	nop
 8009998:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800999a:	bc08      	pop	{r3}
 800999c:	469e      	mov	lr, r3
 800999e:	4770      	bx	lr
