
*** Running vivado
    with args -log au_top_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source au_top_0.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source au_top_0.tcl -notrace
Command: synth_design -top au_top_0 -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9404
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1017.367 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'au_top_0' [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/compstruct1d/stackergame_latest/work/vivado/stackergame_latest/stackergame_latest.srcs/sources_1/imports/verilog/au_top_0.v:7]
INFO: [Synth 8-6157] synthesizing module 'reset_conditioner_1' [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/compstruct1d/stackergame_latest/work/vivado/stackergame_latest/stackergame_latest.srcs/sources_1/imports/verilog/reset_conditioner_1.v:11]
	Parameter STAGES bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'reset_conditioner_1' (1#1) [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/compstruct1d/stackergame_latest/work/vivado/stackergame_latest/stackergame_latest.srcs/sources_1/imports/verilog/reset_conditioner_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'multi_seven_seg_2' [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/compstruct1d/stackergame_latest/work/vivado/stackergame_latest/stackergame_latest.srcs/sources_1/imports/verilog/multi_seven_seg_2.v:12]
	Parameter DIGITS bound to: 3'b100 
	Parameter DIV bound to: 5'b10000 
	Parameter DIGIT_BITS bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'counter_6' [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/compstruct1d/stackergame_latest/work/vivado/stackergame_latest/stackergame_latest.srcs/sources_1/imports/verilog/counter_6.v:14]
	Parameter SIZE bound to: 2'b10 
	Parameter DIV bound to: 5'b10000 
	Parameter TOP bound to: 4'b0011 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 20'b00111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'counter_6' (2#1) [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/compstruct1d/stackergame_latest/work/vivado/stackergame_latest/stackergame_latest.srcs/sources_1/imports/verilog/counter_6.v:14]
INFO: [Synth 8-6157] synthesizing module 'seven_seg_7' [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/compstruct1d/stackergame_latest/work/vivado/stackergame_latest/stackergame_latest.srcs/sources_1/imports/verilog/seven_seg_7.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/compstruct1d/stackergame_latest/work/vivado/stackergame_latest/stackergame_latest.srcs/sources_1/imports/verilog/seven_seg_7.v:16]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg_7' (3#1) [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/compstruct1d/stackergame_latest/work/vivado/stackergame_latest/stackergame_latest.srcs/sources_1/imports/verilog/seven_seg_7.v:7]
INFO: [Synth 8-6157] synthesizing module 'decoder_8' [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/compstruct1d/stackergame_latest/work/vivado/stackergame_latest/stackergame_latest.srcs/sources_1/imports/verilog/decoder_8.v:11]
	Parameter WIDTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'decoder_8' (4#1) [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/compstruct1d/stackergame_latest/work/vivado/stackergame_latest/stackergame_latest.srcs/sources_1/imports/verilog/decoder_8.v:11]
INFO: [Synth 8-6155] done synthesizing module 'multi_seven_seg_2' (5#1) [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/compstruct1d/stackergame_latest/work/vivado/stackergame_latest/stackergame_latest.srcs/sources_1/imports/verilog/multi_seven_seg_2.v:12]
INFO: [Synth 8-6157] synthesizing module 'cu_test_3' [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/compstruct1d/stackergame_latest/work/vivado/stackergame_latest/stackergame_latest.srcs/sources_1/imports/verilog/cu_test_3.v:7]
INFO: [Synth 8-6157] synthesizing module 'game_beta_9' [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/compstruct1d/stackergame_latest/work/vivado/stackergame_latest/stackergame_latest.srcs/sources_1/imports/verilog/game_beta_9.v:7]
INFO: [Synth 8-6157] synthesizing module 'alu_12' [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/compstruct1d/stackergame_latest/work/vivado/stackergame_latest/stackergame_latest.srcs/sources_1/imports/verilog/alu_12.v:7]
INFO: [Synth 8-6157] synthesizing module 'adder_16' [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/compstruct1d/stackergame_latest/work/vivado/stackergame_latest/stackergame_latest.srcs/sources_1/imports/verilog/adder_16.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/compstruct1d/stackergame_latest/work/vivado/stackergame_latest/stackergame_latest.srcs/sources_1/imports/verilog/adder_16.v:24]
INFO: [Synth 8-6155] done synthesizing module 'adder_16' (6#1) [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/compstruct1d/stackergame_latest/work/vivado/stackergame_latest/stackergame_latest.srcs/sources_1/imports/verilog/adder_16.v:7]
INFO: [Synth 8-6157] synthesizing module 'boolean_17' [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/compstruct1d/stackergame_latest/work/vivado/stackergame_latest/stackergame_latest.srcs/sources_1/imports/verilog/boolean_17.v:7]
INFO: [Synth 8-6155] done synthesizing module 'boolean_17' (7#1) [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/compstruct1d/stackergame_latest/work/vivado/stackergame_latest/stackergame_latest.srcs/sources_1/imports/verilog/boolean_17.v:7]
INFO: [Synth 8-6157] synthesizing module 'shifter_18' [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/compstruct1d/stackergame_latest/work/vivado/stackergame_latest/stackergame_latest.srcs/sources_1/imports/verilog/shifter_18.v:7]
INFO: [Synth 8-6155] done synthesizing module 'shifter_18' (8#1) [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/compstruct1d/stackergame_latest/work/vivado/stackergame_latest/stackergame_latest.srcs/sources_1/imports/verilog/shifter_18.v:7]
INFO: [Synth 8-6157] synthesizing module 'compare_19' [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/compstruct1d/stackergame_latest/work/vivado/stackergame_latest/stackergame_latest.srcs/sources_1/imports/verilog/compare_19.v:7]
INFO: [Synth 8-6155] done synthesizing module 'compare_19' (9#1) [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/compstruct1d/stackergame_latest/work/vivado/stackergame_latest/stackergame_latest.srcs/sources_1/imports/verilog/compare_19.v:7]
INFO: [Synth 8-6157] synthesizing module 'sixteen_bit_multiplier_20' [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/compstruct1d/stackergame_latest/work/vivado/stackergame_latest/stackergame_latest.srcs/sources_1/imports/verilog/sixteen_bit_multiplier_20.v:7]
INFO: [Synth 8-6155] done synthesizing module 'sixteen_bit_multiplier_20' (10#1) [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/compstruct1d/stackergame_latest/work/vivado/stackergame_latest/stackergame_latest.srcs/sources_1/imports/verilog/sixteen_bit_multiplier_20.v:7]
INFO: [Synth 8-6155] done synthesizing module 'alu_12' (11#1) [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/compstruct1d/stackergame_latest/work/vivado/stackergame_latest/stackergame_latest.srcs/sources_1/imports/verilog/alu_12.v:7]
INFO: [Synth 8-6157] synthesizing module 'game_CU_13' [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/compstruct1d/stackergame_latest/work/vivado/stackergame_latest/stackergame_latest.srcs/sources_1/imports/verilog/game_CU_13.v:7]
	Parameter SLOWCLOCK_SIZE bound to: 5'b10110 
	Parameter SLOWCLOCK_SIZE2 bound to: 5'b10111 
	Parameter SLOWCLOCK_SIZE3 bound to: 5'b10111 
	Parameter SLOWCLOCK_SIZE4 bound to: 5'b11000 
	Parameter SLOWCLOCK_SIZE5 bound to: 5'b11000 
	Parameter DEBUG_game_fsm bound to: 6'b000000 
	Parameter IDLE_game_fsm bound to: 6'b000001 
	Parameter SETSTART_game_fsm bound to: 6'b000010 
	Parameter RESET2_game_fsm bound to: 6'b000011 
	Parameter RESET3_game_fsm bound to: 6'b000100 
	Parameter RESET4_game_fsm bound to: 6'b000101 
	Parameter RESET5_game_fsm bound to: 6'b000110 
	Parameter RESET6_game_fsm bound to: 6'b000111 
	Parameter RESET7_game_fsm bound to: 6'b001000 
	Parameter RESET8_game_fsm bound to: 6'b001001 
	Parameter INCREASELINE_game_fsm bound to: 6'b001010 
	Parameter DETERMINENEXT_game_fsm bound to: 6'b001011 
	Parameter LINE1_game_fsm bound to: 6'b001100 
	Parameter LINE2_game_fsm bound to: 6'b001101 
	Parameter LINE3_game_fsm bound to: 6'b001110 
	Parameter LINE4_game_fsm bound to: 6'b001111 
	Parameter LINE5_game_fsm bound to: 6'b010000 
	Parameter LINE6_game_fsm bound to: 6'b010001 
	Parameter LINE7_game_fsm bound to: 6'b010010 
	Parameter LINE8_game_fsm bound to: 6'b010011 
	Parameter CHECK2_game_fsm bound to: 6'b010100 
	Parameter CHECK3_game_fsm bound to: 6'b010101 
	Parameter CHECK4_game_fsm bound to: 6'b010110 
	Parameter CHECK5_game_fsm bound to: 6'b010111 
	Parameter CHECK6_game_fsm bound to: 6'b011000 
	Parameter CHECK7_game_fsm bound to: 6'b011001 
	Parameter CHECK8_game_fsm bound to: 6'b011010 
	Parameter SHIFTL1_game_fsm bound to: 6'b011011 
	Parameter SHIFTL2_game_fsm bound to: 6'b011100 
	Parameter SHIFTL3_game_fsm bound to: 6'b011101 
	Parameter SHIFTL4_game_fsm bound to: 6'b011110 
	Parameter SHIFTL5_game_fsm bound to: 6'b011111 
	Parameter SHIFTL6_game_fsm bound to: 6'b100000 
	Parameter SHIFTL7_game_fsm bound to: 6'b100001 
	Parameter SHIFTL8_game_fsm bound to: 6'b100010 
	Parameter SHIFTR1_game_fsm bound to: 6'b100011 
	Parameter SHIFTR2_game_fsm bound to: 6'b100100 
	Parameter SHIFTR3_game_fsm bound to: 6'b100101 
	Parameter SHIFTR4_game_fsm bound to: 6'b100110 
	Parameter SHIFTR5_game_fsm bound to: 6'b100111 
	Parameter SHIFTR6_game_fsm bound to: 6'b101000 
	Parameter SHIFTR7_game_fsm bound to: 6'b101001 
	Parameter SHIFTR8_game_fsm bound to: 6'b101010 
	Parameter LOSE_game_fsm bound to: 6'b101011 
	Parameter LEVELUP_game_fsm bound to: 6'b101100 
	Parameter RESETLINE_game_fsm bound to: 6'b101101 
	Parameter INCREASESCORE_game_fsm bound to: 6'b101110 
	Parameter CHECKLOSE_game_fsm bound to: 6'b101111 
	Parameter MINUS8_game_fsm bound to: 6'b110000 
	Parameter UPDATELINE_game_fsm bound to: 6'b110001 
INFO: [Synth 8-6157] synthesizing module 'edge_detector_4' [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/compstruct1d/stackergame_latest/work/vivado/stackergame_latest/stackergame_latest.srcs/sources_1/imports/verilog/edge_detector_4.v:12]
	Parameter RISE bound to: 1'b1 
	Parameter FALL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_4' (12#1) [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/compstruct1d/stackergame_latest/work/vivado/stackergame_latest/stackergame_latest.srcs/sources_1/imports/verilog/edge_detector_4.v:12]
INFO: [Synth 8-6157] synthesizing module 'counter_21' [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/compstruct1d/stackergame_latest/work/vivado/stackergame_latest/stackergame_latest.srcs/sources_1/imports/verilog/counter_21.v:14]
	Parameter SIZE bound to: 5'b10110 
	Parameter DIV bound to: 1'b0 
	Parameter TOP bound to: 1'b0 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'counter_21' (13#1) [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/compstruct1d/stackergame_latest/work/vivado/stackergame_latest/stackergame_latest.srcs/sources_1/imports/verilog/counter_21.v:14]
INFO: [Synth 8-6157] synthesizing module 'counter_22' [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/compstruct1d/stackergame_latest/work/vivado/stackergame_latest/stackergame_latest.srcs/sources_1/imports/verilog/counter_22.v:14]
	Parameter SIZE bound to: 5'b10111 
	Parameter DIV bound to: 1'b0 
	Parameter TOP bound to: 1'b0 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'counter_22' (14#1) [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/compstruct1d/stackergame_latest/work/vivado/stackergame_latest/stackergame_latest.srcs/sources_1/imports/verilog/counter_22.v:14]
INFO: [Synth 8-6157] synthesizing module 'counter_23' [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/compstruct1d/stackergame_latest/work/vivado/stackergame_latest/stackergame_latest.srcs/sources_1/imports/verilog/counter_23.v:14]
	Parameter SIZE bound to: 5'b11000 
	Parameter DIV bound to: 1'b0 
	Parameter TOP bound to: 1'b0 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'counter_23' (15#1) [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/compstruct1d/stackergame_latest/work/vivado/stackergame_latest/stackergame_latest.srcs/sources_1/imports/verilog/counter_23.v:14]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/compstruct1d/stackergame_latest/work/vivado/stackergame_latest/stackergame_latest.srcs/sources_1/imports/verilog/game_CU_13.v:184]
INFO: [Synth 8-6155] done synthesizing module 'game_CU_13' (16#1) [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/compstruct1d/stackergame_latest/work/vivado/stackergame_latest/stackergame_latest.srcs/sources_1/imports/verilog/game_CU_13.v:7]
INFO: [Synth 8-6157] synthesizing module 'game_miniRegfiles_14' [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/compstruct1d/stackergame_latest/work/vivado/stackergame_latest/stackergame_latest.srcs/sources_1/imports/verilog/game_miniRegfiles_14.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/compstruct1d/stackergame_latest/work/vivado/stackergame_latest/stackergame_latest.srcs/sources_1/imports/verilog/game_miniRegfiles_14.v:67]
INFO: [Synth 8-6155] done synthesizing module 'game_miniRegfiles_14' (17#1) [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/compstruct1d/stackergame_latest/work/vivado/stackergame_latest/stackergame_latest.srcs/sources_1/imports/verilog/game_miniRegfiles_14.v:7]
INFO: [Synth 8-6155] done synthesizing module 'game_beta_9' (18#1) [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/compstruct1d/stackergame_latest/work/vivado/stackergame_latest/stackergame_latest.srcs/sources_1/imports/verilog/game_beta_9.v:7]
INFO: [Synth 8-6157] synthesizing module 'matrix_writer_10' [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/compstruct1d/stackergame_latest/work/vivado/stackergame_latest/stackergame_latest.srcs/sources_1/imports/verilog/matrix_writer_10.v:7]
	Parameter CLOCKSIZE bound to: 3'b111 
	Parameter ROW0_row_case bound to: 3'b000 
	Parameter ROW1_row_case bound to: 3'b001 
	Parameter ROW2_row_case bound to: 3'b010 
	Parameter ROW3_row_case bound to: 3'b011 
	Parameter ROW4_row_case bound to: 3'b100 
	Parameter ROW5_row_case bound to: 3'b101 
	Parameter ROW6_row_case bound to: 3'b110 
	Parameter ROW7_row_case bound to: 3'b111 
INFO: [Synth 8-6157] synthesizing module 'counter_15' [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/compstruct1d/stackergame_latest/work/vivado/stackergame_latest/stackergame_latest.srcs/sources_1/imports/verilog/counter_15.v:14]
	Parameter SIZE bound to: 3'b111 
	Parameter DIV bound to: 1'b0 
	Parameter TOP bound to: 1'b0 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'counter_15' (19#1) [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/compstruct1d/stackergame_latest/work/vivado/stackergame_latest/stackergame_latest.srcs/sources_1/imports/verilog/counter_15.v:14]
INFO: [Synth 8-6155] done synthesizing module 'matrix_writer_10' (20#1) [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/compstruct1d/stackergame_latest/work/vivado/stackergame_latest/stackergame_latest.srcs/sources_1/imports/verilog/matrix_writer_10.v:7]
INFO: [Synth 8-6155] done synthesizing module 'cu_test_3' (21#1) [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/compstruct1d/stackergame_latest/work/vivado/stackergame_latest/stackergame_latest.srcs/sources_1/imports/verilog/cu_test_3.v:7]
INFO: [Synth 8-6157] synthesizing module 'button_conditioner_5' [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/compstruct1d/stackergame_latest/work/vivado/stackergame_latest/stackergame_latest.srcs/sources_1/imports/verilog/button_conditioner_5.v:13]
	Parameter CLK_FREQ bound to: 26'b10111110101111000010000000 
	Parameter MIN_DELAY bound to: 5'b10100 
	Parameter NUM_SYNC bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'pipeline_11' [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/compstruct1d/stackergame_latest/work/vivado/stackergame_latest/stackergame_latest.srcs/sources_1/imports/verilog/pipeline_11.v:11]
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_11' (22#1) [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/compstruct1d/stackergame_latest/work/vivado/stackergame_latest/stackergame_latest.srcs/sources_1/imports/verilog/pipeline_11.v:11]
INFO: [Synth 8-6155] done synthesizing module 'button_conditioner_5' (23#1) [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/compstruct1d/stackergame_latest/work/vivado/stackergame_latest/stackergame_latest.srcs/sources_1/imports/verilog/button_conditioner_5.v:13]
INFO: [Synth 8-6155] done synthesizing module 'au_top_0' (24#1) [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/compstruct1d/stackergame_latest/work/vivado/stackergame_latest/stackergame_latest.srcs/sources_1/imports/verilog/au_top_0.v:7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1017.367 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1017.367 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1017.367 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 1017.367 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/compstruct1d/stackergame_latest/work/constraint/alchitry.xdc]
Finished Parsing XDC File [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/compstruct1d/stackergame_latest/work/constraint/alchitry.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/compstruct1d/stackergame_latest/work/constraint/alchitry.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/compstruct1d/stackergame_latest/constraint/au.xdc]
Finished Parsing XDC File [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/compstruct1d/stackergame_latest/constraint/au.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/compstruct1d/stackergame_latest/constraint/au.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/compstruct1d/stackergame_latest/work/constraint/custom.xdc]
Finished Parsing XDC File [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/compstruct1d/stackergame_latest/work/constraint/custom.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/compstruct1d/stackergame_latest/work/constraint/custom.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/compstruct1d/stackergame_latest/work/constraint/io.xdc]
Finished Parsing XDC File [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/compstruct1d/stackergame_latest/work/constraint/io.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/compstruct1d/stackergame_latest/work/constraint/io.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1017.367 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1017.367 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1017.367 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1017.367 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1017.367 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'M_game_fsm_q_reg' in module 'game_CU_13'
INFO: [Synth 8-802] inferred FSM for state register 'M_row_case_q_reg' in module 'matrix_writer_10'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          DEBUG_game_fsm | 0000000000000000000000000000000000000000000000001 |                           000000
           IDLE_game_fsm | 0000000000000000000000000000000000000000000000010 |                           000001
       SETSTART_game_fsm | 0000000000000000000000000000000000000000000000100 |                           000010
         RESET2_game_fsm | 0000000000000000000000000000000000000000000001000 |                           000011
         RESET3_game_fsm | 0000000000000000000000000000000000000000000010000 |                           000100
         RESET4_game_fsm | 0000000000000000000000000000000000000000000100000 |                           000101
         RESET5_game_fsm | 0000000000000000000000000000000000000000001000000 |                           000110
         RESET6_game_fsm | 0000000000000000000000000000000000000000010000000 |                           000111
         RESET7_game_fsm | 0000000000000000000000000000000000000000100000000 |                           001000
         RESET8_game_fsm | 0000000000000000000000000000000000000001000000000 |                           001001
   INCREASELINE_game_fsm | 0000000000000000000000000000000000000010000000000 |                           001010
  DETERMINENEXT_game_fsm | 0000000000000000000000000000000000000100000000000 |                           001011
          LINE1_game_fsm | 0000000000000000000000000000000000001000000000000 |                           001100
        SHIFTL1_game_fsm | 0000000000000000000000000000000000010000000000000 |                           011011
        SHIFTR1_game_fsm | 0000000000000000000000000000000000100000000000000 |                           100011
          LINE2_game_fsm | 0000000000000000000000000000000001000000000000000 |                           001101
        SHIFTL2_game_fsm | 0000000000000000000000000000000010000000000000000 |                           011100
        SHIFTR2_game_fsm | 0000000000000000000000000000000100000000000000000 |                           100100
         CHECK2_game_fsm | 0000000000000000000000000000001000000000000000000 |                           010100
          LINE3_game_fsm | 0000000000000000000000000000010000000000000000000 |                           001110
        SHIFTL3_game_fsm | 0000000000000000000000000000100000000000000000000 |                           011101
        SHIFTR3_game_fsm | 0000000000000000000000000001000000000000000000000 |                           100101
         CHECK3_game_fsm | 0000000000000000000000000010000000000000000000000 |                           010101
          LINE4_game_fsm | 0000000000000000000000000100000000000000000000000 |                           001111
        SHIFTL4_game_fsm | 0000000000000000000000001000000000000000000000000 |                           011110
        SHIFTR4_game_fsm | 0000000000000000000000010000000000000000000000000 |                           100110
         CHECK4_game_fsm | 0000000000000000000000100000000000000000000000000 |                           010110
          LINE5_game_fsm | 0000000000000000000001000000000000000000000000000 |                           010000
        SHIFTL5_game_fsm | 0000000000000000000010000000000000000000000000000 |                           011111
        SHIFTR5_game_fsm | 0000000000000000000100000000000000000000000000000 |                           100111
         CHECK5_game_fsm | 0000000000000000001000000000000000000000000000000 |                           010111
          LINE6_game_fsm | 0000000000000000010000000000000000000000000000000 |                           010001
        SHIFTL6_game_fsm | 0000000000000000100000000000000000000000000000000 |                           100000
        SHIFTR6_game_fsm | 0000000000000001000000000000000000000000000000000 |                           101000
         CHECK6_game_fsm | 0000000000000010000000000000000000000000000000000 |                           011000
          LINE7_game_fsm | 0000000000000100000000000000000000000000000000000 |                           010010
        SHIFTL7_game_fsm | 0000000000001000000000000000000000000000000000000 |                           100001
        SHIFTR7_game_fsm | 0000000000010000000000000000000000000000000000000 |                           101001
         CHECK7_game_fsm | 0000000000100000000000000000000000000000000000000 |                           011001
          LINE8_game_fsm | 0000000001000000000000000000000000000000000000000 |                           010011
        SHIFTL8_game_fsm | 0000000010000000000000000000000000000000000000000 |                           100010
        SHIFTR8_game_fsm | 0000000100000000000000000000000000000000000000000 |                           101010
         CHECK8_game_fsm | 0000001000000000000000000000000000000000000000000 |                           011010
      CHECKLOSE_game_fsm | 0000010000000000000000000000000000000000000000000 |                           101111
           LOSE_game_fsm | 0000100000000000000000000000000000000000000000000 |                           101011
        LEVELUP_game_fsm | 0001000000000000000000000000000000000000000000000 |                           101100
  INCREASESCORE_game_fsm | 0010000000000000000000000000000000000000000000000 |                           101110
      RESETLINE_game_fsm | 0100000000000000000000000000000000000000000000000 |                           101101
     UPDATELINE_game_fsm | 1000000000000000000000000000000000000000000000000 |                           110001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_game_fsm_q_reg' using encoding 'one-hot' in module 'game_CU_13'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           ROW0_row_case |                              000 |                              000
           ROW1_row_case |                              001 |                              001
           ROW2_row_case |                              010 |                              010
           ROW3_row_case |                              011 |                              011
           ROW4_row_case |                              100 |                              100
           ROW5_row_case |                              101 |                              101
           ROW6_row_case |                              110 |                              110
           ROW7_row_case |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_row_case_q_reg' using encoding 'sequential' in module 'matrix_writer_10'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1017.367 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'cu_test/beta/game_controlunit/frame_rate2' (counter_22) to 'cu_test/beta/game_controlunit/frame_rate3'
INFO: [Synth 8-223] decloning instance 'cu_test/beta/game_controlunit/frame_rate4' (counter_23) to 'cu_test/beta/game_controlunit/frame_rate5'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   18 Bit       Adders := 1     
	   3 Input   16 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 13    
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	  49 Input   49 Bit        Muxes := 1     
	   2 Input   49 Bit        Muxes := 43    
	   8 Input   49 Bit        Muxes := 1     
	   2 Input   18 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 8     
	   4 Input   16 Bit        Muxes := 3     
	   6 Input   16 Bit        Muxes := 1     
	  49 Input   16 Bit        Muxes := 1     
	  49 Input    8 Bit        Muxes := 1     
	   8 Input    8 Bit        Muxes := 2     
	   3 Input    6 Bit        Muxes := 2     
	  49 Input    6 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 5     
	  49 Input    4 Bit        Muxes := 3     
	  14 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 12    
	  49 Input    3 Bit        Muxes := 1     
	   8 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 5     
	  49 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 8     
	   9 Input    1 Bit        Muxes := 1     
	  49 Input    1 Bit        Muxes := 6     
	  12 Input    1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP multUnit/p0, operation Mode is: A*B.
DSP Report: operator multUnit/p0 is absorbed into DSP multUnit/p0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:24 ; elapsed = 00:01:25 . Memory (MB): peak = 1017.367 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+--------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name               | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|sixteen_bit_multiplier_20 | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+--------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:31 ; elapsed = 00:01:32 . Memory (MB): peak = 1017.367 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:39 ; elapsed = 00:03:42 . Memory (MB): peak = 1551.074 ; gain = 533.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:40 ; elapsed = 00:03:43 . Memory (MB): peak = 1551.074 ; gain = 533.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:44 ; elapsed = 00:03:46 . Memory (MB): peak = 1551.074 ; gain = 533.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:44 ; elapsed = 00:03:46 . Memory (MB): peak = 1551.074 ; gain = 533.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:44 ; elapsed = 00:03:46 . Memory (MB): peak = 1551.074 ; gain = 533.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:44 ; elapsed = 00:03:47 . Memory (MB): peak = 1551.074 ; gain = 533.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:44 ; elapsed = 00:03:47 . Memory (MB): peak = 1551.074 ; gain = 533.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:44 ; elapsed = 00:03:47 . Memory (MB): peak = 1551.074 ; gain = 533.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    37|
|3     |LUT1   |    17|
|4     |LUT2   |   100|
|5     |LUT3   |    45|
|6     |LUT4   |   100|
|7     |LUT5   |   138|
|8     |LUT6   |   436|
|9     |MUXF7  |    24|
|10    |FDRE   |   359|
|11    |FDSE   |    44|
|12    |IBUF   |    16|
|13    |OBUF   |    61|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:44 ; elapsed = 00:03:47 . Memory (MB): peak = 1551.074 ; gain = 533.707
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:34 ; elapsed = 00:03:44 . Memory (MB): peak = 1551.074 ; gain = 533.707
Synthesis Optimization Complete : Time (s): cpu = 00:03:44 ; elapsed = 00:03:47 . Memory (MB): peak = 1551.074 ; gain = 533.707
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1551.074 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 61 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1551.074 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
76 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:51 ; elapsed = 00:03:55 . Memory (MB): peak = 1551.074 ; gain = 550.812
INFO: [Common 17-1381] The checkpoint 'C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/compstruct1d/stackergame_latest/work/vivado/stackergame_latest/stackergame_latest.runs/synth_1/au_top_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_synth.rpt -pb au_top_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Apr 18 19:01:23 2022...
