library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity HILO_Reg is port
(
	P_CLK		: in std_logic;
	A			: in std_logic_vector(31 downto 0);
	B			: in std_logic_vector(31 downto 0);
	MULT		: in std_logic;
	DIV		: in std_logic;
	HI			: in std_logic;
	LO			: in std_logic;
	MF_out	: out std_logic_vector(31 downto 0)
);
end HILO_Reg;

architecture behavior of HILO_Reg is
begin
	process(P_CLK)
	begin
		if rising_edge(P_CLK) then
			if HIWrite = '1' then
					HI <= HI_in;
			end if;

			if LOWrite = '1' then
					LO <= LO_in;
			end if;
		end if;
	end process;
end behavior;
