(PCB home_automation
 (parser
  (host_cad ARES)
  (host_version 8.7 SP3)
 )
 (resolution mm 100000)
 (unit mm)
 (structure
  (boundary (rect pcb -76.30160 -50.90160 27.12720 52.52720))
  (boundary (path signal 0.20320 -76.20000 -50.80000 25.40000 -50.80000 25.40000 50.80000
   -76.20000 50.80000 -76.20000 -50.80000))
  (flip_style mirror_first)
  (layer TOP (type signal) (direction off))
  (layer I1 (type signal) (direction off))
  (layer I2 (type signal) (direction off))
  (layer I3 (type signal) (direction off))
  (layer I4 (type signal) (direction off))
  (layer I5 (type signal) (direction off))
  (layer I6 (type signal) (direction off))
  (layer I7 (type signal) (direction off))
  (layer I8 (type signal) (direction off))
  (layer I9 (type signal) (direction off))
  (layer I10 (type signal) (direction off))
  (layer I11 (type signal) (direction off))
  (layer I12 (type signal) (direction off))
  (layer I13 (type signal) (direction off))
  (layer I14 (type signal) (direction off))
  (layer BOT (type signal) (direction orthogonal))
  (grid via  0.63500)
  (grid wire 0.63500)
  (control
   (via_at_smd off)
   (off_grid on)
  )
  (via
   $VIA#0_SIGNAL
   (spare
    $VIA#0_POWER
   )
  )
  (rule
   (width 3.81000)
   (clearance 0.53340)
   (clearance 0.53340 (type wire_via))
   (clearance 0.53340 (type wire_smd))
   (clearance 0.53340 (type wire_pin))
   (clearance 0.53340 (type wire_wire))
   (clearance 0.53340 (type via_pin))
   (clearance 0.53340 (type via_via))
   (clearance 0.53340 (type via_smd))
  )
 )
 (placement
  (component "RLY-TEXTELL-A_RL1" (place RL1 -8.80000 37.40000 front 0))
  (component "RLY-TEXTELL-A_RL2" (place RL2 -8.60000 12.90000 front 0))
  (component "RLY-TEXTELL-A_RL3" (place RL3 -8.50000 -14.10000 front 0))
  (component "RLY-TEXTELL-A_RL4" (place RL4 -8.40000 -38.40000 front 0))
  (component "TBLOCK-M4_J1" (place J1 19.20000 6.80000 front 270))
 )
 (library
  (image "RLY-TEXTELL-A_RL1" (side front)
   (outline (rect TOP -2.10160 -8.40160 20.60160 8.30160))
   (pin PS0 (rotate 90) 0 4.00000 6.00000)
   (pin PS0 (rotate 90) 1 4.00000 -6.00000)
   (pin PS0 (rotate 90) 2 0.00000 0.00000)
   (pin PS0 (rotate 90) 3 18.00000 -6.00000)
   (pin PS0 (rotate 90) 4 18.00000 6.00000)
  )
  (image "RLY-TEXTELL-A_RL2" (side front)
   (outline (rect TOP -2.10160 -8.40160 20.60160 8.30160))
   (pin PS0 (rotate 90) 0 4.00000 6.00000)
   (pin PS0 (rotate 90) 1 4.00000 -6.00000)
   (pin PS0 (rotate 90) 2 0.00000 0.00000)
   (pin PS0 (rotate 90) 3 18.00000 -6.00000)
   (pin PS0 (rotate 90) 4 18.00000 6.00000)
  )
  (image "RLY-TEXTELL-A_RL3" (side front)
   (outline (rect TOP -2.10160 -8.40160 20.60160 8.30160))
   (pin PS0 (rotate 90) 0 4.00000 6.00000)
   (pin PS0 (rotate 90) 1 4.00000 -6.00000)
   (pin PS0 (rotate 90) 2 0.00000 0.00000)
   (pin PS0 (rotate 90) 3 18.00000 -6.00000)
   (pin PS0 (rotate 90) 4 18.00000 6.00000)
  )
  (image "RLY-TEXTELL-A_RL4" (side front)
   (outline (rect TOP -2.10160 -8.40160 20.60160 8.30160))
   (pin PS0 (rotate 90) 0 4.00000 6.00000)
   (pin PS0 (rotate 90) 1 4.00000 -6.00000)
   (pin PS0 (rotate 90) 2 0.00000 0.00000)
   (pin PS0 (rotate 90) 3 18.00000 -6.00000)
   (pin PS0 (rotate 90) 4 18.00000 6.00000)
  )
  (image "TBLOCK-M4_J1" (side front)
   (outline (rect TOP -2.64160 -3.91160 17.88160 3.91160))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS1 (rotate 0) 1 5.00380 0.00000)
   (pin PS1 (rotate 0) 2 10.00760 0.00000)
   (pin PS1 (rotate 0) 3 15.01140 0.00000)
  )
  (padstack PS0 (absolute on)
   (shape (circle TOP 2.54000 0 0))
   (shape (circle I1 2.54000 0 0))
   (shape (circle I2 2.54000 0 0))
   (shape (circle I3 2.54000 0 0))
   (shape (circle I4 2.54000 0 0))
   (shape (circle I5 2.54000 0 0))
   (shape (circle I6 2.54000 0 0))
   (shape (circle I7 2.54000 0 0))
   (shape (circle I8 2.54000 0 0))
   (shape (circle I9 2.54000 0 0))
   (shape (circle I10 2.54000 0 0))
   (shape (circle I11 2.54000 0 0))
   (shape (circle I12 2.54000 0 0))
   (shape (circle I13 2.54000 0 0))
   (shape (circle I14 2.54000 0 0))
   (shape (circle BOT 2.54000 0 0))
  )
  (padstack PS1 (absolute on)
   (shape (circle TOP 3.04800 0 0))
   (shape (circle I1 3.04800 0 0))
   (shape (circle I2 3.04800 0 0))
   (shape (circle I3 3.04800 0 0))
   (shape (circle I4 3.04800 0 0))
   (shape (circle I5 3.04800 0 0))
   (shape (circle I6 3.04800 0 0))
   (shape (circle I7 3.04800 0 0))
   (shape (circle I8 3.04800 0 0))
   (shape (circle I9 3.04800 0 0))
   (shape (circle I10 3.04800 0 0))
   (shape (circle I11 3.04800 0 0))
   (shape (circle I12 3.04800 0 0))
   (shape (circle I13 3.04800 0 0))
   (shape (circle I14 3.04800 0 0))
   (shape (circle BOT 3.04800 0 0))
  )
  (padstack $VIA#0_SIGNAL (absolute on)
   (shape (circle TOP 0.76200 0 0))
   (shape (circle I1 0.76200 0 0))
   (shape (circle I2 0.76200 0 0))
   (shape (circle I3 0.76200 0 0))
   (shape (circle I4 0.76200 0 0))
   (shape (circle I5 0.76200 0 0))
   (shape (circle I6 0.76200 0 0))
   (shape (circle I7 0.76200 0 0))
   (shape (circle I8 0.76200 0 0))
   (shape (circle I9 0.76200 0 0))
   (shape (circle I10 0.76200 0 0))
   (shape (circle I11 0.76200 0 0))
   (shape (circle I12 0.76200 0 0))
   (shape (circle I13 0.76200 0 0))
   (shape (circle I14 0.76200 0 0))
   (shape (circle BOT 0.76200 0 0))
  )
  (padstack $VIA#0_POWER (absolute on)
   (shape (circle TOP 0.76200 0 0))
   (shape (circle I1 0.76200 0 0))
   (shape (circle I2 0.76200 0 0))
   (shape (circle I3 0.76200 0 0))
   (shape (circle I4 0.76200 0 0))
   (shape (circle I5 0.76200 0 0))
   (shape (circle I6 0.76200 0 0))
   (shape (circle I7 0.76200 0 0))
   (shape (circle I8 0.76200 0 0))
   (shape (circle I9 0.76200 0 0))
   (shape (circle I10 0.76200 0 0))
   (shape (circle I11 0.76200 0 0))
   (shape (circle I12 0.76200 0 0))
   (shape (circle I13 0.76200 0 0))
   (shape (circle I14 0.76200 0 0))
   (shape (circle BOT 0.76200 0 0))
  )
 )
 (network
  (net "#00000"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins RL1-2 J1-0)
  )
  (net "#00001"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins RL1-4 RL2-4 RL3-4 RL4-4)
  )
  (net "#00005"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins RL2-2 J1-1)
  )
  (net "#00009"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins RL3-2 J1-2)
  )
  (net "#00013"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins RL4-2 J1-3)
  )
  (net "#00021"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (class SIGNAL
   "#00000"
   "#00001"
   "#00005"
   "#00009"
   "#00013"
   "#00021"
   "{NC}"
   "{VOID}"
   (rule
    (width 3.81000)
    (clearance 0.53340)
    (clearance 0.53340 (type wire_via))
    (clearance 0.53340 (type wire_smd))
    (clearance 0.53340 (type wire_pin))
    (clearance 0.53340 (type wire_wire))
    (clearance 0.53340 (type via_pin))
    (clearance 0.53340 (type via_via))
    (clearance 0.53340 (type via_smd))
   )
  )
 )
 (wiring
 )
)
