
*** Running vivado
    with args -log unknown_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source unknown_top.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source unknown_top.tcl -notrace
Command: link_design -top unknown_top -part xc7k70tfbv676-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:18 . Memory (MB): peak = 1420.668 ; gain = 232.383 ; free physical = 6062 ; free virtual = 28087
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k70t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1476.684 ; gain = 56.016 ; free physical = 6053 ; free virtual = 28078

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: f806413f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 1924.238 ; gain = 447.555 ; free physical = 5665 ; free virtual = 27692

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: f806413f

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1924.238 ; gain = 0.000 ; free physical = 5665 ; free virtual = 27691
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: f806413f

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1924.238 ; gain = 0.000 ; free physical = 5665 ; free virtual = 27691
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: f806413f

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1924.238 ; gain = 0.000 ; free physical = 5665 ; free virtual = 27691
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: f806413f

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1924.238 ; gain = 0.000 ; free physical = 5665 ; free virtual = 27691
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: f806413f

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1924.238 ; gain = 0.000 ; free physical = 5665 ; free virtual = 27691
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: f806413f

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1924.238 ; gain = 0.000 ; free physical = 5665 ; free virtual = 27691
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1924.238 ; gain = 0.000 ; free physical = 5665 ; free virtual = 27691
Ending Logic Optimization Task | Checksum: f806413f

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1924.238 ; gain = 0.000 ; free physical = 5665 ; free virtual = 27691

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: f806413f

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1924.238 ; gain = 0.000 ; free physical = 5664 ; free virtual = 27691

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: f806413f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1924.238 ; gain = 0.000 ; free physical = 5664 ; free virtual = 27691
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 1924.238 ; gain = 503.570 ; free physical = 5664 ; free virtual = 27691
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/carlos/csun/csun_comp_projects/VHDL/ca1/ca1.runs/impl_1/unknown_top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file unknown_top_drc_opted.rpt -pb unknown_top_drc_opted.pb -rpx unknown_top_drc_opted.rpx
Command: report_drc -file unknown_top_drc_opted.rpt -pb unknown_top_drc_opted.pb -rpx unknown_top_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/carlos/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/carlos/csun/csun_comp_projects/VHDL/ca1/ca1.runs/impl_1/unknown_top_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k70t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1964.258 ; gain = 0.000 ; free physical = 5632 ; free virtual = 27657
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: aefdce75

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1964.258 ; gain = 0.000 ; free physical = 5632 ; free virtual = 27657
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1964.258 ; gain = 0.000 ; free physical = 5632 ; free virtual = 27657

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 16bcb89aa

Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.43 . Memory (MB): peak = 1964.258 ; gain = 0.000 ; free physical = 5628 ; free virtual = 27654

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2526e926f

Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.46 . Memory (MB): peak = 1964.258 ; gain = 0.000 ; free physical = 5628 ; free virtual = 27653

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2526e926f

Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.46 . Memory (MB): peak = 1964.258 ; gain = 0.000 ; free physical = 5628 ; free virtual = 27653
Phase 1 Placer Initialization | Checksum: 2526e926f

Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.46 . Memory (MB): peak = 1964.258 ; gain = 0.000 ; free physical = 5628 ; free virtual = 27653

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 2526e926f

Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.48 . Memory (MB): peak = 1964.258 ; gain = 0.000 ; free physical = 5627 ; free virtual = 27652
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2 Global Placement | Checksum: 186962bd7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2039.293 ; gain = 75.035 ; free physical = 5621 ; free virtual = 27646

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 186962bd7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2039.293 ; gain = 75.035 ; free physical = 5621 ; free virtual = 27646

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 197a1251c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2039.293 ; gain = 75.035 ; free physical = 5620 ; free virtual = 27646

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1a119eb34

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2039.293 ; gain = 75.035 ; free physical = 5620 ; free virtual = 27646

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1a119eb34

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2039.293 ; gain = 75.035 ; free physical = 5620 ; free virtual = 27646

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1ab564385

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2039.293 ; gain = 75.035 ; free physical = 5618 ; free virtual = 27643

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1ab564385

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2039.293 ; gain = 75.035 ; free physical = 5618 ; free virtual = 27643

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1ab564385

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2039.293 ; gain = 75.035 ; free physical = 5618 ; free virtual = 27643
Phase 3 Detail Placement | Checksum: 1ab564385

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2039.293 ; gain = 75.035 ; free physical = 5618 ; free virtual = 27643

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 1ab564385

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2039.293 ; gain = 75.035 ; free physical = 5618 ; free virtual = 27643

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1ab564385

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2039.293 ; gain = 75.035 ; free physical = 5619 ; free virtual = 27645

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1ab564385

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2039.293 ; gain = 75.035 ; free physical = 5619 ; free virtual = 27645

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1ab564385

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2039.293 ; gain = 75.035 ; free physical = 5619 ; free virtual = 27645
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1ab564385

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2039.293 ; gain = 75.035 ; free physical = 5619 ; free virtual = 27645
Ending Placer Task | Checksum: 1847e59c5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2039.293 ; gain = 75.035 ; free physical = 5628 ; free virtual = 27654
INFO: [Common 17-83] Releasing license: Implementation
39 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
WARNING: [Constraints 18-5210] No constraint will be written out.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2039.293 ; gain = 0.000 ; free physical = 5625 ; free virtual = 27653
INFO: [Common 17-1381] The checkpoint '/home/carlos/csun/csun_comp_projects/VHDL/ca1/ca1.runs/impl_1/unknown_top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file unknown_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2039.293 ; gain = 0.000 ; free physical = 5607 ; free virtual = 27636
INFO: [runtcl-4] Executing : report_utilization -file unknown_top_utilization_placed.rpt -pb unknown_top_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2039.293 ; gain = 0.000 ; free physical = 5622 ; free virtual = 27650
INFO: [runtcl-4] Executing : report_control_sets -verbose -file unknown_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2039.293 ; gain = 0.000 ; free physical = 5623 ; free virtual = 27651
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k70t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: d5808b50 ConstDB: 0 ShapeSum: aefdce75 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 411959a5

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2121.543 ; gain = 82.250 ; free physical = 5484 ; free virtual = 27510
Post Restoration Checksum: NetGraph: f6845ff NumContArr: 31b113a6 Constraints: 0 Timing: 0

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 411959a5

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2136.543 ; gain = 97.250 ; free physical = 5469 ; free virtual = 27495

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 411959a5

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2136.543 ; gain = 97.250 ; free physical = 5469 ; free virtual = 27495
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: 152e0165a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2141.918 ; gain = 102.625 ; free physical = 5466 ; free virtual = 27492

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1269048d9

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2141.918 ; gain = 102.625 ; free physical = 5464 ; free virtual = 27490

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 932c92e4

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2141.918 ; gain = 102.625 ; free physical = 5465 ; free virtual = 27491
Phase 4 Rip-up And Reroute | Checksum: 932c92e4

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2141.918 ; gain = 102.625 ; free physical = 5465 ; free virtual = 27491

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 932c92e4

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2141.918 ; gain = 102.625 ; free physical = 5465 ; free virtual = 27491

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 932c92e4

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2141.918 ; gain = 102.625 ; free physical = 5465 ; free virtual = 27491
Phase 6 Post Hold Fix | Checksum: 932c92e4

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2141.918 ; gain = 102.625 ; free physical = 5465 ; free virtual = 27491

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00554859 %
  Global Horizontal Routing Utilization  = 0.00535645 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 17.1171%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 6.30631%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 8.82353%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 11.7647%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 932c92e4

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2141.918 ; gain = 102.625 ; free physical = 5465 ; free virtual = 27491

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 932c92e4

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2143.918 ; gain = 104.625 ; free physical = 5464 ; free virtual = 27490

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 16bf8b8c3

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2143.918 ; gain = 104.625 ; free physical = 5464 ; free virtual = 27490
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2143.918 ; gain = 104.625 ; free physical = 5480 ; free virtual = 27506

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
51 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2143.918 ; gain = 104.625 ; free physical = 5480 ; free virtual = 27506
WARNING: [Constraints 18-5210] No constraint will be written out.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2143.918 ; gain = 0.000 ; free physical = 5481 ; free virtual = 27507
INFO: [Common 17-1381] The checkpoint '/home/carlos/csun/csun_comp_projects/VHDL/ca1/ca1.runs/impl_1/unknown_top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file unknown_top_drc_routed.rpt -pb unknown_top_drc_routed.pb -rpx unknown_top_drc_routed.rpx
Command: report_drc -file unknown_top_drc_routed.rpt -pb unknown_top_drc_routed.pb -rpx unknown_top_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/carlos/csun/csun_comp_projects/VHDL/ca1/ca1.runs/impl_1/unknown_top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file unknown_top_methodology_drc_routed.rpt -pb unknown_top_methodology_drc_routed.pb -rpx unknown_top_methodology_drc_routed.rpx
Command: report_methodology -file unknown_top_methodology_drc_routed.rpt -pb unknown_top_methodology_drc_routed.pb -rpx unknown_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/carlos/csun/csun_comp_projects/VHDL/ca1/ca1.runs/impl_1/unknown_top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file unknown_top_power_routed.rpt -pb unknown_top_power_summary_routed.pb -rpx unknown_top_power_routed.rpx
Command: report_power -file unknown_top_power_routed.rpt -pb unknown_top_power_summary_routed.pb -rpx unknown_top_power_routed.rpx
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
62 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file unknown_top_route_status.rpt -pb unknown_top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file unknown_top_timing_summary_routed.rpt -pb unknown_top_timing_summary_routed.pb -rpx unknown_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file unknown_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file unknown_top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file unknown_top_bus_skew_routed.rpt -pb unknown_top_bus_skew_routed.pb -rpx unknown_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Common 17-206] Exiting Vivado at Sun Feb 17 20:07:31 2019...
