# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../SCS_TT16.srcs/sim_1/new/SCS_TT_TB.vhd" \

# Do not sort compile order
nosort
