[True, {'out': '[\n  {\n    "scenario": "All Input Combinations",\n    "output variable": [\n      {\n        "out_and": "0",\n        "out_or": "0",\n        "out_xor": "0",\n        "out_nand": "1",\n        "out_nor": "1",\n        "out_xnor": "1",\n        "out_anotb": "0"\n      },\n      {\n        "out_and": "0",\n        "out_or": "1",\n        "out_xor": "1",\n        "out_nand": "1",\n        "out_nor": "0",\n        "out_xnor": "0",\n        "out_anotb": "0"\n      },\n      {\n        "out_and": "0",\n        "out_or": "1",\n        "out_xor": "1",\n        "out_nand": "1",\n        "out_nor": "0",\n        "out_xnor": "0",\n        "out_anotb": "1"\n      },\n      {\n        "out_and": "1",\n        "out_or": "1",\n        "out_xor": "0",\n        "out_nand": "0",\n        "out_nor": "0",\n        "out_xnor": "1",\n        "out_anotb": "0"\n      }\n    ]\n  },\n  {\n    "scenario": "Input Transitions",\n    "output variable": [\n      {\n        "out_and": "0",\n        "out_or": "0",\n        "out_xor": "0",\n        "out_nand": "1",\n        "out_nor": "1",\n        "out_xnor": "1",\n        "out_anotb": "0"\n      },\n      {\n        "out_and": "0",\n        "out_or": "1",\n        "out_xor": "1",\n        "out_nand": "1",\n        "out_nor": "0",\n        "out_xnor": "0",\n        "out_anotb": "0"\n      },\n      {\n        "out_and": "1",\n        "out_or": "1",\n        "out_xor": "0",\n        "out_nand": "0",\n        "out_nor": "0",\n        "out_xnor": "1",\n        "out_anotb": "0"\n      },\n      {\n        "out_and": "0",\n        "out_or": "1",\n        "out_xor": "1",\n        "out_nand": "1",\n        "out_nor": "0",\n        "out_xnor": "0",\n        "out_anotb": "1"\n      },\n      {\n        "out_and": "0",\n        "out_or": "0",\n        "out_xor": "0",\n        "out_nand": "1",\n        "out_nor": "1",\n        "out_xnor": "1",\n        "out_anotb": "0"\n      }\n    ]\n  },\n  {\n    "scenario": "Setup and Hold Times",\n    "output variable": [\n      {\n        "out_and": "0",\n        "out_or": "0",\n        "out_xor": "0",\n        "out_nand": "1",\n        "out_nor": "1",\n        "out_xnor": "1",\n        "out_anotb": "0"\n      },\n      {\n        "out_and": "1",\n        "out_or": "1",\n        "out_xor": "0",\n        "out_nand": "0",\n        "out_nor": "0",\n        "out_xnor": "1",\n        "out_anotb": "0"\n      },\n      {\n        "out_and": "0",\n        "out_or": "1",\n        "out_xor": "1",\n        "out_nand": "1",\n        "out_nor": "0",\n        "out_xnor": "0",\n        "out_anotb": "0"\n      },\n      {\n        "out_and": "0",\n        "out_or": "1",\n        "out_xor": "1",\n        "out_nand": "1",\n        "out_nor": "0",\n        "out_xnor": "0",\n        "out_anotb": "1"\n      }\n    ]\n  },\n  {\n    "scenario": "Output Verification AND Gate",\n    "output variable": [\n      {\n        "out_and": "1",\n        "out_or": "1",\n        "out_xor": "0",\n        "out_nand": "0",\n        "out_nor": "0",\n        "out_xnor": "1",\n        "out_anotb": "0"\n      },\n      {\n        "out_and": "0",\n        "out_or": "1",\n        "out_xor": "1",\n        "out_nand": "1",\n        "out_nor": "0",\n        "out_xnor": "0",\n        "out_anotb": "1"\n      },\n      {\n        "out_and": "0",\n        "out_or": "1",\n        "out_xor": "1",\n        "out_nand": "1",\n        "out_nor": "0",\n        "out_xnor": "0",\n        "out_anotb": "0"\n      },\n      {\n        "out_and": "0",\n        "out_or": "0",\n        "out_xor": "0",\n        "out_nand": "1",\n        "out_nor": "1",\n        "out_xnor": "1",\n        "out_anotb": "0"\n      }\n    ]\n  },\n  {\n    "scenario": "Output Verification OR Gate",\n    "output variable": [\n      {\n        "out_and": "0",\n        "out_or": "0",\n        "out_xor": "0",\n        "out_nand": "1",\n        "out_nor": "1",\n        "out_xnor": "1",\n        "out_anotb": "0"\n      },\n      {\n        "out_and": "0",\n        "out_or": "1",\n        "out_xor": "1",\n        "out_nand": "1",\n        "out_nor": "0",\n        "out_xnor": "0",\n        "out_anotb": "0"\n      },\n      {\n        "out_and": "0",\n        "out_or": "1",\n        "out_xor": "1",\n        "out_nand": "1",\n        "out_nor": "0",\n        "out_xnor": "0",\n        "out_anotb": "1"\n      },\n      {\n        "out_and": "1",\n        "out_or": "1",\n        "out_xor": "0",\n        "out_nand": "0",\n        "out_nor": "0",\n        "out_xnor": "1",\n        "out_anotb": "0"\n      }\n    ]\n  },\n  {\n    "scenario": "Output Verification XOR Gate",\n    "output variable": [\n      {\n        "out_and": "0",\n        "out_or": "0",\n        "out_xor": "0",\n        "out_nand": "1",\n        "out_nor": "1",\n        "out_xnor": "1",\n        "out_anotb": "0"\n      },\n      {\n        "out_and": "0",\n        "out_or": "1",\n        "out_xor": "1",\n        "out_nand": "1",\n        "out_nor": "0",\n        "out_xnor": "0",\n        "out_anotb": "0"\n      },\n      {\n        "out_and": "0",\n        "out_or": "1",\n        "out_xor": "1",\n        "out_nand": "1",\n        "out_nor": "0",\n        "out_xnor": "0",\n        "out_anotb": "1"\n      },\n      {\n        "out_and": "1",\n        "out_or": "1",\n        "out_xor": "0",\n        "out_nand": "0",\n        "out_nor": "0",\n        "out_xnor": "1",\n        "out_anotb": "0"\n      }\n    ]\n  },\n  {\n    "scenario": "Output Verification NAND Gate",\n    "output variable": [\n      {\n        "out_and": "1",\n        "out_or": "1",\n        "out_xor": "0",\n        "out_nand": "0",\n        "out_nor": "0",\n        "out_xnor": "1",\n        "out_anotb": "0"\n      },\n      {\n        "out_and": "0",\n        "out_or": "1",\n        "out_xor": "1",\n        "out_nand": "1",\n        "out_nor": "0",\n        "out_xnor": "0",\n        "out_anotb": "1"\n      },\n      {\n        "out_and": "0",\n        "out_or": "1",\n        "out_xor": "1",\n        "out_nand": "1",\n        "out_nor": "0",\n        "out_xnor": "0",\n        "out_anotb": "0"\n      },\n      {\n        "out_and": "0",\n        "out_or": "0",\n        "out_xor": "0",\n        "out_nand": "1",\n        "out_nor": "1",\n        "out_xnor": "1",\n        "out_anotb": "0"\n      }\n    ]\n  },\n  {\n    "scenario": "Output Verification NOR Gate",\n    "output variable": [\n      {\n        "out_and": "0",\n        "out_or": "0",\n        "out_xor": "0",\n        "out_nand": "1",\n        "out_nor": "1",\n        "out_xnor": "1",\n        "out_anotb": "0"\n      },\n      {\n        "out_and": "0",\n        "out_or": "1",\n        "out_xor": "1",\n        "out_nand": "1",\n        "out_nor": "0",\n        "out_xnor": "0",\n        "out_anotb": "0"\n      },\n      {\n        "out_and": "0",\n        "out_or": "1",\n        "out_xor": "1",\n        "out_nand": "1",\n        "out_nor": "0",\n        "out_xnor": "0",\n        "out_anotb": "1"\n      },\n      {\n        "out_and": "1",\n        "out_or": "1",\n        "out_xor": "0",\n        "out_nand": "0",\n        "out_nor": "0",\n        "out_xnor": "1",\n        "out_anotb": "0"\n      }\n    ]\n  },\n  {\n    "scenario": "Output Verification XNOR Gate",\n    "output variable": [\n      {\n        "out_and": "0",\n        "out_or": "0",\n        "out_xor": "0",\n        "out_nand": "1",\n        "out_nor": "1",\n        "out_xnor": "1",\n        "out_anotb": "0"\n      },\n      {\n        "out_and": "0",\n        "out_or": "1",\n        "out_xor": "1",\n        "out_nand": "1",\n        "out_nor": "0",\n        "out_xnor": "0",\n        "out_anotb": "0"\n      },\n      {\n        "out_and": "0",\n        "out_or": "1",\n        "out_xor": "1",\n        "out_nand": "1",\n        "out_nor": "0",\n        "out_xnor": "0",\n        "out_anotb": "1"\n      },\n      {\n        "out_and": "1",\n        "out_or": "1",\n        "out_xor": "0",\n        "out_nand": "0",\n        "out_nor": "0",\n        "out_xnor": "1",\n        "out_anotb": "0"\n      }\n    ]\n  },\n  {\n    "scenario": "Output Verification ANOTB Gate",\n    "output variable": [\n      {\n        "out_and": "0",\n        "out_or": "1",\n        "out_xor": "1",\n        "out_nand": "1",\n        "out_nor": "0",\n        "out_xnor": "0",\n        "out_anotb": "1"\n      },\n      {\n        "out_and": "1",\n        "out_or": "1",\n        "out_xor": "0",\n        "out_nand": "0",\n        "out_nor": "0",\n        "out_xnor": "1",\n        "out_anotb": "0"\n      },\n      {\n        "out_and": "0",\n        "out_or": "0",\n        "out_xor": "0",\n        "out_nand": "1",\n        "out_nor": "1",\n        "out_xnor": "1",\n        "out_anotb": "0"\n      },\n      {\n        "out_and": "0",\n        "out_or": "1",\n        "out_xor": "1",\n        "out_nand": "1",\n        "out_nor": "0",\n        "out_xnor": "0",\n        "out_anotb": "0"\n      }\n    ]\n  }\n]\n', 'err': '', 'haserror': 0}, '']
[True, {'out': '[\n  {\n    "scenario": "All Input Combinations",\n    "output variable": [\n      {\n        "out_and": "0",\n        "out_or": "0",\n        "out_xor": "0",\n        "out_nand": "1",\n        "out_nor": "1",\n        "out_xnor": "1",\n        "out_anotb": "0"\n      },\n      {\n        "out_and": "0",\n        "out_or": "1",\n        "out_xor": "1",\n        "out_nand": "1",\n        "out_nor": "0",\n        "out_xnor": "0",\n        "out_anotb": "0"\n      },\n      {\n        "out_and": "0",\n        "out_or": "1",\n        "out_xor": "1",\n        "out_nand": "1",\n        "out_nor": "0",\n        "out_xnor": "0",\n        "out_anotb": "1"\n      },\n      {\n        "out_and": "1",\n        "out_or": "1",\n        "out_xor": "0",\n        "out_nand": "0",\n        "out_nor": "0",\n        "out_xnor": "1",\n        "out_anotb": "0"\n      }\n    ]\n  },\n  {\n    "scenario": "Input Transitions",\n    "output variable": [\n      {\n        "out_and": "0",\n        "out_or": "0",\n        "out_xor": "0",\n        "out_nand": "1",\n        "out_nor": "1",\n        "out_xnor": "1",\n        "out_anotb": "0"\n      },\n      {\n        "out_and": "0",\n        "out_or": "1",\n        "out_xor": "1",\n        "out_nand": "1",\n        "out_nor": "0",\n        "out_xnor": "0",\n        "out_anotb": "0"\n      },\n      {\n        "out_and": "1",\n        "out_or": "1",\n        "out_xor": "0",\n        "out_nand": "0",\n        "out_nor": "0",\n        "out_xnor": "1",\n        "out_anotb": "0"\n      },\n      {\n        "out_and": "0",\n        "out_or": "1",\n        "out_xor": "1",\n        "out_nand": "1",\n        "out_nor": "0",\n        "out_xnor": "0",\n        "out_anotb": "1"\n      },\n      {\n        "out_and": "0",\n        "out_or": "0",\n        "out_xor": "0",\n        "out_nand": "1",\n        "out_nor": "1",\n        "out_xnor": "1",\n        "out_anotb": "0"\n      }\n    ]\n  },\n  {\n    "scenario": "Setup and Hold Times",\n    "output variable": [\n      {\n        "out_and": "0",\n        "out_or": "0",\n        "out_xor": "0",\n        "out_nand": "1",\n        "out_nor": "1",\n        "out_xnor": "1",\n        "out_anotb": "0"\n      },\n      {\n        "out_and": "1",\n        "out_or": "1",\n        "out_xor": "0",\n        "out_nand": "0",\n        "out_nor": "0",\n        "out_xnor": "1",\n        "out_anotb": "0"\n      },\n      {\n        "out_and": "0",\n        "out_or": "1",\n        "out_xor": "1",\n        "out_nand": "1",\n        "out_nor": "0",\n        "out_xnor": "0",\n        "out_anotb": "0"\n      },\n      {\n        "out_and": "0",\n        "out_or": "1",\n        "out_xor": "1",\n        "out_nand": "1",\n        "out_nor": "0",\n        "out_xnor": "0",\n        "out_anotb": "1"\n      }\n    ]\n  },\n  {\n    "scenario": "Output Verification AND Gate",\n    "output variable": [\n      {\n        "out_and": "1",\n        "out_or": "1",\n        "out_xor": "0",\n        "out_nand": "0",\n        "out_nor": "0",\n        "out_xnor": "1",\n        "out_anotb": "0"\n      },\n      {\n        "out_and": "0",\n        "out_or": "1",\n        "out_xor": "1",\n        "out_nand": "1",\n        "out_nor": "0",\n        "out_xnor": "0",\n        "out_anotb": "1"\n      },\n      {\n        "out_and": "0",\n        "out_or": "1",\n        "out_xor": "1",\n        "out_nand": "1",\n        "out_nor": "0",\n        "out_xnor": "0",\n        "out_anotb": "0"\n      },\n      {\n        "out_and": "0",\n        "out_or": "0",\n        "out_xor": "0",\n        "out_nand": "1",\n        "out_nor": "1",\n        "out_xnor": "1",\n        "out_anotb": "0"\n      }\n    ]\n  },\n  {\n    "scenario": "Output Verification OR Gate",\n    "output variable": [\n      {\n        "out_and": "0",\n        "out_or": "0",\n        "out_xor": "0",\n        "out_nand": "1",\n        "out_nor": "1",\n        "out_xnor": "1",\n        "out_anotb": "0"\n      },\n      {\n        "out_and": "0",\n        "out_or": "1",\n        "out_xor": "1",\n        "out_nand": "1",\n        "out_nor": "0",\n        "out_xnor": "0",\n        "out_anotb": "0"\n      },\n      {\n        "out_and": "0",\n        "out_or": "1",\n        "out_xor": "1",\n        "out_nand": "1",\n        "out_nor": "0",\n        "out_xnor": "0",\n        "out_anotb": "1"\n      },\n      {\n        "out_and": "1",\n        "out_or": "1",\n        "out_xor": "0",\n        "out_nand": "0",\n        "out_nor": "0",\n        "out_xnor": "1",\n        "out_anotb": "0"\n      }\n    ]\n  },\n  {\n    "scenario": "Output Verification XOR Gate",\n    "output variable": [\n      {\n        "out_and": "0",\n        "out_or": "0",\n        "out_xor": "0",\n        "out_nand": "1",\n        "out_nor": "1",\n        "out_xnor": "1",\n        "out_anotb": "0"\n      },\n      {\n        "out_and": "0",\n        "out_or": "1",\n        "out_xor": "1",\n        "out_nand": "1",\n        "out_nor": "0",\n        "out_xnor": "0",\n        "out_anotb": "0"\n      },\n      {\n        "out_and": "0",\n        "out_or": "1",\n        "out_xor": "1",\n        "out_nand": "1",\n        "out_nor": "0",\n        "out_xnor": "0",\n        "out_anotb": "1"\n      },\n      {\n        "out_and": "1",\n        "out_or": "1",\n        "out_xor": "0",\n        "out_nand": "0",\n        "out_nor": "0",\n        "out_xnor": "1",\n        "out_anotb": "0"\n      }\n    ]\n  },\n  {\n    "scenario": "Output Verification NAND Gate",\n    "output variable": [\n      {\n        "out_and": "1",\n        "out_or": "1",\n        "out_xor": "0",\n        "out_nand": "0",\n        "out_nor": "0",\n        "out_xnor": "1",\n        "out_anotb": "0"\n      },\n      {\n        "out_and": "0",\n        "out_or": "1",\n        "out_xor": "1",\n        "out_nand": "1",\n        "out_nor": "0",\n        "out_xnor": "0",\n        "out_anotb": "1"\n      },\n      {\n        "out_and": "0",\n        "out_or": "1",\n        "out_xor": "1",\n        "out_nand": "1",\n        "out_nor": "0",\n        "out_xnor": "0",\n        "out_anotb": "0"\n      },\n      {\n        "out_and": "0",\n        "out_or": "0",\n        "out_xor": "0",\n        "out_nand": "1",\n        "out_nor": "1",\n        "out_xnor": "1",\n        "out_anotb": "0"\n      }\n    ]\n  },\n  {\n    "scenario": "Output Verification NOR Gate",\n    "output variable": [\n      {\n        "out_and": "0",\n        "out_or": "0",\n        "out_xor": "0",\n        "out_nand": "1",\n        "out_nor": "1",\n        "out_xnor": "1",\n        "out_anotb": "0"\n      },\n      {\n        "out_and": "0",\n        "out_or": "1",\n        "out_xor": "1",\n        "out_nand": "1",\n        "out_nor": "0",\n        "out_xnor": "0",\n        "out_anotb": "0"\n      },\n      {\n        "out_and": "0",\n        "out_or": "1",\n        "out_xor": "1",\n        "out_nand": "1",\n        "out_nor": "0",\n        "out_xnor": "0",\n        "out_anotb": "1"\n      },\n      {\n        "out_and": "1",\n        "out_or": "1",\n        "out_xor": "0",\n        "out_nand": "0",\n        "out_nor": "0",\n        "out_xnor": "1",\n        "out_anotb": "0"\n      }\n    ]\n  },\n  {\n    "scenario": "Output Verification XNOR Gate",\n    "output variable": [\n      {\n        "out_and": "0",\n        "out_or": "0",\n        "out_xor": "0",\n        "out_nand": "1",\n        "out_nor": "1",\n        "out_xnor": "1",\n        "out_anotb": "0"\n      },\n      {\n        "out_and": "0",\n        "out_or": "1",\n        "out_xor": "1",\n        "out_nand": "1",\n        "out_nor": "0",\n        "out_xnor": "0",\n        "out_anotb": "0"\n      },\n      {\n        "out_and": "0",\n        "out_or": "1",\n        "out_xor": "1",\n        "out_nand": "1",\n        "out_nor": "0",\n        "out_xnor": "0",\n        "out_anotb": "1"\n      },\n      {\n        "out_and": "1",\n        "out_or": "1",\n        "out_xor": "0",\n        "out_nand": "0",\n        "out_nor": "0",\n        "out_xnor": "1",\n        "out_anotb": "0"\n      }\n    ]\n  },\n  {\n    "scenario": "Output Verification ANOTB Gate",\n    "output variable": [\n      {\n        "out_and": "0",\n        "out_or": "1",\n        "out_xor": "1",\n        "out_nand": "1",\n        "out_nor": "0",\n        "out_xnor": "0",\n        "out_anotb": "1"\n      },\n      {\n        "out_and": "1",\n        "out_or": "1",\n        "out_xor": "0",\n        "out_nand": "0",\n        "out_nor": "0",\n        "out_xnor": "1",\n        "out_anotb": "0"\n      },\n      {\n        "out_and": "0",\n        "out_or": "0",\n        "out_xor": "0",\n        "out_nand": "1",\n        "out_nor": "1",\n        "out_xnor": "1",\n        "out_anotb": "0"\n      },\n      {\n        "out_and": "0",\n        "out_or": "1",\n        "out_xor": "1",\n        "out_nand": "1",\n        "out_nor": "0",\n        "out_xnor": "0",\n        "out_anotb": "0"\n      }\n    ]\n  }\n]\n', 'err': '', 'haserror': 0}, '']
[True, {'out': '[\n  {\n    "scenario": "All Input Combinations",\n    "output variable": [\n      {\n        "out_and": "0",\n        "out_or": "0",\n        "out_xor": "0",\n        "out_nand": "1",\n        "out_nor": "1",\n        "out_xnor": "1",\n        "out_anotb": "0"\n      },\n      {\n        "out_and": "0",\n        "out_or": "1",\n        "out_xor": "1",\n        "out_nand": "1",\n        "out_nor": "0",\n        "out_xnor": "0",\n        "out_anotb": "0"\n      },\n      {\n        "out_and": "0",\n        "out_or": "1",\n        "out_xor": "1",\n        "out_nand": "1",\n        "out_nor": "0",\n        "out_xnor": "0",\n        "out_anotb": "1"\n      },\n      {\n        "out_and": "1",\n        "out_or": "1",\n        "out_xor": "0",\n        "out_nand": "0",\n        "out_nor": "0",\n        "out_xnor": "1",\n        "out_anotb": "0"\n      }\n    ]\n  },\n  {\n    "scenario": "Input Transitions",\n    "output variable": [\n      {\n        "out_and": "0",\n        "out_or": "0",\n        "out_xor": "0",\n        "out_nand": "1",\n        "out_nor": "1",\n        "out_xnor": "1",\n        "out_anotb": "0"\n      },\n      {\n        "out_and": "0",\n        "out_or": "1",\n        "out_xor": "1",\n        "out_nand": "1",\n        "out_nor": "0",\n        "out_xnor": "0",\n        "out_anotb": "0"\n      },\n      {\n        "out_and": "1",\n        "out_or": "1",\n        "out_xor": "0",\n        "out_nand": "0",\n        "out_nor": "0",\n        "out_xnor": "1",\n        "out_anotb": "0"\n      },\n      {\n        "out_and": "0",\n        "out_or": "1",\n        "out_xor": "1",\n        "out_nand": "1",\n        "out_nor": "0",\n        "out_xnor": "0",\n        "out_anotb": "1"\n      },\n      {\n        "out_and": "0",\n        "out_or": "0",\n        "out_xor": "0",\n        "out_nand": "1",\n        "out_nor": "1",\n        "out_xnor": "1",\n        "out_anotb": "0"\n      }\n    ]\n  },\n  {\n    "scenario": "Setup and Hold Times",\n    "output variable": [\n      {\n        "out_and": "0",\n        "out_or": "0",\n        "out_xor": "0",\n        "out_nand": "1",\n        "out_nor": "1",\n        "out_xnor": "1",\n        "out_anotb": "0"\n      },\n      {\n        "out_and": "1",\n        "out_or": "1",\n        "out_xor": "0",\n        "out_nand": "0",\n        "out_nor": "0",\n        "out_xnor": "1",\n        "out_anotb": "0"\n      },\n      {\n        "out_and": "0",\n        "out_or": "1",\n        "out_xor": "1",\n        "out_nand": "1",\n        "out_nor": "0",\n        "out_xnor": "0",\n        "out_anotb": "0"\n      },\n      {\n        "out_and": "0",\n        "out_or": "1",\n        "out_xor": "1",\n        "out_nand": "1",\n        "out_nor": "0",\n        "out_xnor": "0",\n        "out_anotb": "1"\n      }\n    ]\n  },\n  {\n    "scenario": "Output Verification AND Gate",\n    "output variable": [\n      {\n        "out_and": "1",\n        "out_or": "1",\n        "out_xor": "0",\n        "out_nand": "0",\n        "out_nor": "0",\n        "out_xnor": "1",\n        "out_anotb": "0"\n      },\n      {\n        "out_and": "0",\n        "out_or": "1",\n        "out_xor": "1",\n        "out_nand": "1",\n        "out_nor": "0",\n        "out_xnor": "0",\n        "out_anotb": "1"\n      },\n      {\n        "out_and": "0",\n        "out_or": "1",\n        "out_xor": "1",\n        "out_nand": "1",\n        "out_nor": "0",\n        "out_xnor": "0",\n        "out_anotb": "0"\n      },\n      {\n        "out_and": "0",\n        "out_or": "0",\n        "out_xor": "0",\n        "out_nand": "1",\n        "out_nor": "1",\n        "out_xnor": "1",\n        "out_anotb": "0"\n      }\n    ]\n  },\n  {\n    "scenario": "Output Verification OR Gate",\n    "output variable": [\n      {\n        "out_and": "0",\n        "out_or": "0",\n        "out_xor": "0",\n        "out_nand": "1",\n        "out_nor": "1",\n        "out_xnor": "1",\n        "out_anotb": "0"\n      },\n      {\n        "out_and": "0",\n        "out_or": "1",\n        "out_xor": "1",\n        "out_nand": "1",\n        "out_nor": "0",\n        "out_xnor": "0",\n        "out_anotb": "0"\n      },\n      {\n        "out_and": "0",\n        "out_or": "1",\n        "out_xor": "1",\n        "out_nand": "1",\n        "out_nor": "0",\n        "out_xnor": "0",\n        "out_anotb": "1"\n      },\n      {\n        "out_and": "1",\n        "out_or": "1",\n        "out_xor": "0",\n        "out_nand": "0",\n        "out_nor": "0",\n        "out_xnor": "1",\n        "out_anotb": "0"\n      }\n    ]\n  },\n  {\n    "scenario": "Output Verification XOR Gate",\n    "output variable": [\n      {\n        "out_and": "0",\n        "out_or": "0",\n        "out_xor": "0",\n        "out_nand": "1",\n        "out_nor": "1",\n        "out_xnor": "1",\n        "out_anotb": "0"\n      },\n      {\n        "out_and": "0",\n        "out_or": "1",\n        "out_xor": "1",\n        "out_nand": "1",\n        "out_nor": "0",\n        "out_xnor": "0",\n        "out_anotb": "0"\n      },\n      {\n        "out_and": "0",\n        "out_or": "1",\n        "out_xor": "1",\n        "out_nand": "1",\n        "out_nor": "0",\n        "out_xnor": "0",\n        "out_anotb": "1"\n      },\n      {\n        "out_and": "1",\n        "out_or": "1",\n        "out_xor": "0",\n        "out_nand": "0",\n        "out_nor": "0",\n        "out_xnor": "1",\n        "out_anotb": "0"\n      }\n    ]\n  },\n  {\n    "scenario": "Output Verification NAND Gate",\n    "output variable": [\n      {\n        "out_and": "1",\n        "out_or": "1",\n        "out_xor": "0",\n        "out_nand": "0",\n        "out_nor": "0",\n        "out_xnor": "1",\n        "out_anotb": "0"\n      },\n      {\n        "out_and": "0",\n        "out_or": "1",\n        "out_xor": "1",\n        "out_nand": "1",\n        "out_nor": "0",\n        "out_xnor": "0",\n        "out_anotb": "1"\n      },\n      {\n        "out_and": "0",\n        "out_or": "1",\n        "out_xor": "1",\n        "out_nand": "1",\n        "out_nor": "0",\n        "out_xnor": "0",\n        "out_anotb": "0"\n      },\n      {\n        "out_and": "0",\n        "out_or": "0",\n        "out_xor": "0",\n        "out_nand": "1",\n        "out_nor": "1",\n        "out_xnor": "1",\n        "out_anotb": "0"\n      }\n    ]\n  },\n  {\n    "scenario": "Output Verification NOR Gate",\n    "output variable": [\n      {\n        "out_and": "0",\n        "out_or": "0",\n        "out_xor": "0",\n        "out_nand": "1",\n        "out_nor": "1",\n        "out_xnor": "1",\n        "out_anotb": "0"\n      },\n      {\n        "out_and": "0",\n        "out_or": "1",\n        "out_xor": "1",\n        "out_nand": "1",\n        "out_nor": "0",\n        "out_xnor": "0",\n        "out_anotb": "0"\n      },\n      {\n        "out_and": "0",\n        "out_or": "1",\n        "out_xor": "1",\n        "out_nand": "1",\n        "out_nor": "0",\n        "out_xnor": "0",\n        "out_anotb": "1"\n      },\n      {\n        "out_and": "1",\n        "out_or": "1",\n        "out_xor": "0",\n        "out_nand": "0",\n        "out_nor": "0",\n        "out_xnor": "1",\n        "out_anotb": "0"\n      }\n    ]\n  },\n  {\n    "scenario": "Output Verification XNOR Gate",\n    "output variable": [\n      {\n        "out_and": "0",\n        "out_or": "0",\n        "out_xor": "0",\n        "out_nand": "1",\n        "out_nor": "1",\n        "out_xnor": "1",\n        "out_anotb": "0"\n      },\n      {\n        "out_and": "0",\n        "out_or": "1",\n        "out_xor": "1",\n        "out_nand": "1",\n        "out_nor": "0",\n        "out_xnor": "0",\n        "out_anotb": "0"\n      },\n      {\n        "out_and": "0",\n        "out_or": "1",\n        "out_xor": "1",\n        "out_nand": "1",\n        "out_nor": "0",\n        "out_xnor": "0",\n        "out_anotb": "1"\n      },\n      {\n        "out_and": "1",\n        "out_or": "1",\n        "out_xor": "0",\n        "out_nand": "0",\n        "out_nor": "0",\n        "out_xnor": "1",\n        "out_anotb": "0"\n      }\n    ]\n  },\n  {\n    "scenario": "Output Verification ANOTB Gate",\n    "output variable": [\n      {\n        "out_and": "0",\n        "out_or": "1",\n        "out_xor": "1",\n        "out_nand": "1",\n        "out_nor": "0",\n        "out_xnor": "0",\n        "out_anotb": "1"\n      },\n      {\n        "out_and": "1",\n        "out_or": "1",\n        "out_xor": "0",\n        "out_nand": "0",\n        "out_nor": "0",\n        "out_xnor": "1",\n        "out_anotb": "0"\n      },\n      {\n        "out_and": "0",\n        "out_or": "0",\n        "out_xor": "0",\n        "out_nand": "1",\n        "out_nor": "1",\n        "out_xnor": "1",\n        "out_anotb": "0"\n      },\n      {\n        "out_and": "0",\n        "out_or": "1",\n        "out_xor": "1",\n        "out_nand": "1",\n        "out_nor": "0",\n        "out_xnor": "0",\n        "out_anotb": "0"\n      }\n    ]\n  }\n]\n', 'err': '', 'haserror': 0}, '']
[True, {'out': '[\n  {\n    "scenario": "All Input Combinations",\n    "output variable": [\n      {\n        "out_and": "0",\n        "out_or": "0",\n        "out_xor": "0",\n        "out_nand": "1",\n        "out_nor": "1",\n        "out_xnor": "1",\n        "out_anotb": "0"\n      },\n      {\n        "out_and": "0",\n        "out_or": "1",\n        "out_xor": "1",\n        "out_nand": "1",\n        "out_nor": "0",\n        "out_xnor": "0",\n        "out_anotb": "0"\n      },\n      {\n        "out_and": "0",\n        "out_or": "1",\n        "out_xor": "1",\n        "out_nand": "1",\n        "out_nor": "0",\n        "out_xnor": "0",\n        "out_anotb": "1"\n      },\n      {\n        "out_and": "1",\n        "out_or": "1",\n        "out_xor": "0",\n        "out_nand": "0",\n        "out_nor": "0",\n        "out_xnor": "1",\n        "out_anotb": "0"\n      }\n    ]\n  },\n  {\n    "scenario": "Input Transitions",\n    "output variable": [\n      {\n        "out_and": "0",\n        "out_or": "0",\n        "out_xor": "0",\n        "out_nand": "1",\n        "out_nor": "1",\n        "out_xnor": "1",\n        "out_anotb": "0"\n      },\n      {\n        "out_and": "0",\n        "out_or": "1",\n        "out_xor": "1",\n        "out_nand": "1",\n        "out_nor": "0",\n        "out_xnor": "0",\n        "out_anotb": "0"\n      },\n      {\n        "out_and": "1",\n        "out_or": "1",\n        "out_xor": "0",\n        "out_nand": "0",\n        "out_nor": "0",\n        "out_xnor": "1",\n        "out_anotb": "0"\n      },\n      {\n        "out_and": "0",\n        "out_or": "1",\n        "out_xor": "1",\n        "out_nand": "1",\n        "out_nor": "0",\n        "out_xnor": "0",\n        "out_anotb": "1"\n      },\n      {\n        "out_and": "0",\n        "out_or": "0",\n        "out_xor": "0",\n        "out_nand": "1",\n        "out_nor": "1",\n        "out_xnor": "1",\n        "out_anotb": "0"\n      }\n    ]\n  },\n  {\n    "scenario": "Setup and Hold Times",\n    "output variable": [\n      {\n        "out_and": "0",\n        "out_or": "0",\n        "out_xor": "0",\n        "out_nand": "1",\n        "out_nor": "1",\n        "out_xnor": "1",\n        "out_anotb": "0"\n      },\n      {\n        "out_and": "1",\n        "out_or": "1",\n        "out_xor": "0",\n        "out_nand": "0",\n        "out_nor": "0",\n        "out_xnor": "1",\n        "out_anotb": "0"\n      },\n      {\n        "out_and": "0",\n        "out_or": "1",\n        "out_xor": "1",\n        "out_nand": "1",\n        "out_nor": "0",\n        "out_xnor": "0",\n        "out_anotb": "0"\n      },\n      {\n        "out_and": "0",\n        "out_or": "1",\n        "out_xor": "1",\n        "out_nand": "1",\n        "out_nor": "0",\n        "out_xnor": "0",\n        "out_anotb": "1"\n      }\n    ]\n  },\n  {\n    "scenario": "Output Verification AND Gate",\n    "output variable": [\n      {\n        "out_and": "1",\n        "out_or": "1",\n        "out_xor": "0",\n        "out_nand": "0",\n        "out_nor": "0",\n        "out_xnor": "1",\n        "out_anotb": "0"\n      },\n      {\n        "out_and": "0",\n        "out_or": "1",\n        "out_xor": "1",\n        "out_nand": "1",\n        "out_nor": "0",\n        "out_xnor": "0",\n        "out_anotb": "1"\n      },\n      {\n        "out_and": "0",\n        "out_or": "1",\n        "out_xor": "1",\n        "out_nand": "1",\n        "out_nor": "0",\n        "out_xnor": "0",\n        "out_anotb": "0"\n      },\n      {\n        "out_and": "0",\n        "out_or": "0",\n        "out_xor": "0",\n        "out_nand": "1",\n        "out_nor": "1",\n        "out_xnor": "1",\n        "out_anotb": "0"\n      }\n    ]\n  },\n  {\n    "scenario": "Output Verification OR Gate",\n    "output variable": [\n      {\n        "out_and": "0",\n        "out_or": "0",\n        "out_xor": "0",\n        "out_nand": "1",\n        "out_nor": "1",\n        "out_xnor": "1",\n        "out_anotb": "0"\n      },\n      {\n        "out_and": "0",\n        "out_or": "1",\n        "out_xor": "1",\n        "out_nand": "1",\n        "out_nor": "0",\n        "out_xnor": "0",\n        "out_anotb": "0"\n      },\n      {\n        "out_and": "0",\n        "out_or": "1",\n        "out_xor": "1",\n        "out_nand": "1",\n        "out_nor": "0",\n        "out_xnor": "0",\n        "out_anotb": "1"\n      },\n      {\n        "out_and": "1",\n        "out_or": "1",\n        "out_xor": "0",\n        "out_nand": "0",\n        "out_nor": "0",\n        "out_xnor": "1",\n        "out_anotb": "0"\n      }\n    ]\n  },\n  {\n    "scenario": "Output Verification XOR Gate",\n    "output variable": [\n      {\n        "out_and": "0",\n        "out_or": "0",\n        "out_xor": "0",\n        "out_nand": "1",\n        "out_nor": "1",\n        "out_xnor": "1",\n        "out_anotb": "0"\n      },\n      {\n        "out_and": "0",\n        "out_or": "1",\n        "out_xor": "1",\n        "out_nand": "1",\n        "out_nor": "0",\n        "out_xnor": "0",\n        "out_anotb": "0"\n      },\n      {\n        "out_and": "0",\n        "out_or": "1",\n        "out_xor": "1",\n        "out_nand": "1",\n        "out_nor": "0",\n        "out_xnor": "0",\n        "out_anotb": "1"\n      },\n      {\n        "out_and": "1",\n        "out_or": "1",\n        "out_xor": "0",\n        "out_nand": "0",\n        "out_nor": "0",\n        "out_xnor": "1",\n        "out_anotb": "0"\n      }\n    ]\n  },\n  {\n    "scenario": "Output Verification NAND Gate",\n    "output variable": [\n      {\n        "out_and": "1",\n        "out_or": "1",\n        "out_xor": "0",\n        "out_nand": "0",\n        "out_nor": "0",\n        "out_xnor": "1",\n        "out_anotb": "0"\n      },\n      {\n        "out_and": "0",\n        "out_or": "1",\n        "out_xor": "1",\n        "out_nand": "1",\n        "out_nor": "0",\n        "out_xnor": "0",\n        "out_anotb": "1"\n      },\n      {\n        "out_and": "0",\n        "out_or": "1",\n        "out_xor": "1",\n        "out_nand": "1",\n        "out_nor": "0",\n        "out_xnor": "0",\n        "out_anotb": "0"\n      },\n      {\n        "out_and": "0",\n        "out_or": "0",\n        "out_xor": "0",\n        "out_nand": "1",\n        "out_nor": "1",\n        "out_xnor": "1",\n        "out_anotb": "0"\n      }\n    ]\n  },\n  {\n    "scenario": "Output Verification NOR Gate",\n    "output variable": [\n      {\n        "out_and": "0",\n        "out_or": "0",\n        "out_xor": "0",\n        "out_nand": "1",\n        "out_nor": "1",\n        "out_xnor": "1",\n        "out_anotb": "0"\n      },\n      {\n        "out_and": "0",\n        "out_or": "1",\n        "out_xor": "1",\n        "out_nand": "1",\n        "out_nor": "0",\n        "out_xnor": "0",\n        "out_anotb": "0"\n      },\n      {\n        "out_and": "0",\n        "out_or": "1",\n        "out_xor": "1",\n        "out_nand": "1",\n        "out_nor": "0",\n        "out_xnor": "0",\n        "out_anotb": "1"\n      },\n      {\n        "out_and": "1",\n        "out_or": "1",\n        "out_xor": "0",\n        "out_nand": "0",\n        "out_nor": "0",\n        "out_xnor": "1",\n        "out_anotb": "0"\n      }\n    ]\n  },\n  {\n    "scenario": "Output Verification XNOR Gate",\n    "output variable": [\n      {\n        "out_and": "0",\n        "out_or": "0",\n        "out_xor": "0",\n        "out_nand": "1",\n        "out_nor": "1",\n        "out_xnor": "1",\n        "out_anotb": "0"\n      },\n      {\n        "out_and": "0",\n        "out_or": "1",\n        "out_xor": "1",\n        "out_nand": "1",\n        "out_nor": "0",\n        "out_xnor": "0",\n        "out_anotb": "0"\n      },\n      {\n        "out_and": "0",\n        "out_or": "1",\n        "out_xor": "1",\n        "out_nand": "1",\n        "out_nor": "0",\n        "out_xnor": "0",\n        "out_anotb": "1"\n      },\n      {\n        "out_and": "1",\n        "out_or": "1",\n        "out_xor": "0",\n        "out_nand": "0",\n        "out_nor": "0",\n        "out_xnor": "1",\n        "out_anotb": "0"\n      }\n    ]\n  },\n  {\n    "scenario": "Output Verification ANOTB Gate",\n    "output variable": [\n      {\n        "out_and": "0",\n        "out_or": "1",\n        "out_xor": "1",\n        "out_nand": "1",\n        "out_nor": "0",\n        "out_xnor": "0",\n        "out_anotb": "1"\n      },\n      {\n        "out_and": "1",\n        "out_or": "1",\n        "out_xor": "0",\n        "out_nand": "0",\n        "out_nor": "0",\n        "out_xnor": "1",\n        "out_anotb": "0"\n      },\n      {\n        "out_and": "0",\n        "out_or": "0",\n        "out_xor": "0",\n        "out_nand": "1",\n        "out_nor": "1",\n        "out_xnor": "1",\n        "out_anotb": "0"\n      },\n      {\n        "out_and": "0",\n        "out_or": "1",\n        "out_xor": "1",\n        "out_nand": "1",\n        "out_nor": "0",\n        "out_xnor": "0",\n        "out_anotb": "0"\n      }\n    ]\n  }\n]\n', 'err': '', 'haserror': 0}, '']
[True, {'out': '[\n  {\n    "scenario": "All Input Combinations",\n    "output variable": [\n      {\n        "out_and": "0",\n        "out_or": "0",\n        "out_xor": "0",\n        "out_nand": "1",\n        "out_nor": "1",\n        "out_xnor": "1",\n        "out_anotb": "0"\n      },\n      {\n        "out_and": "0",\n        "out_or": "1",\n        "out_xor": "1",\n        "out_nand": "1",\n        "out_nor": "0",\n        "out_xnor": "0",\n        "out_anotb": "0"\n      },\n      {\n        "out_and": "0",\n        "out_or": "1",\n        "out_xor": "1",\n        "out_nand": "1",\n        "out_nor": "0",\n        "out_xnor": "0",\n        "out_anotb": "1"\n      },\n      {\n        "out_and": "1",\n        "out_or": "1",\n        "out_xor": "0",\n        "out_nand": "0",\n        "out_nor": "0",\n        "out_xnor": "1",\n        "out_anotb": "0"\n      }\n    ]\n  },\n  {\n    "scenario": "Input Transitions",\n    "output variable": [\n      {\n        "out_and": "0",\n        "out_or": "0",\n        "out_xor": "0",\n        "out_nand": "1",\n        "out_nor": "1",\n        "out_xnor": "1",\n        "out_anotb": "0"\n      },\n      {\n        "out_and": "0",\n        "out_or": "1",\n        "out_xor": "1",\n        "out_nand": "1",\n        "out_nor": "0",\n        "out_xnor": "0",\n        "out_anotb": "0"\n      },\n      {\n        "out_and": "1",\n        "out_or": "1",\n        "out_xor": "0",\n        "out_nand": "0",\n        "out_nor": "0",\n        "out_xnor": "1",\n        "out_anotb": "0"\n      },\n      {\n        "out_and": "0",\n        "out_or": "1",\n        "out_xor": "1",\n        "out_nand": "1",\n        "out_nor": "0",\n        "out_xnor": "0",\n        "out_anotb": "1"\n      },\n      {\n        "out_and": "0",\n        "out_or": "0",\n        "out_xor": "0",\n        "out_nand": "1",\n        "out_nor": "1",\n        "out_xnor": "1",\n        "out_anotb": "0"\n      }\n    ]\n  },\n  {\n    "scenario": "Setup and Hold Times",\n    "output variable": [\n      {\n        "out_and": "0",\n        "out_or": "0",\n        "out_xor": "0",\n        "out_nand": "1",\n        "out_nor": "1",\n        "out_xnor": "1",\n        "out_anotb": "0"\n      },\n      {\n        "out_and": "1",\n        "out_or": "1",\n        "out_xor": "0",\n        "out_nand": "0",\n        "out_nor": "0",\n        "out_xnor": "1",\n        "out_anotb": "0"\n      },\n      {\n        "out_and": "0",\n        "out_or": "1",\n        "out_xor": "1",\n        "out_nand": "1",\n        "out_nor": "0",\n        "out_xnor": "0",\n        "out_anotb": "0"\n      },\n      {\n        "out_and": "0",\n        "out_or": "1",\n        "out_xor": "1",\n        "out_nand": "1",\n        "out_nor": "0",\n        "out_xnor": "0",\n        "out_anotb": "1"\n      }\n    ]\n  },\n  {\n    "scenario": "Output Verification AND Gate",\n    "output variable": [\n      {\n        "out_and": "1",\n        "out_or": "1",\n        "out_xor": "0",\n        "out_nand": "0",\n        "out_nor": "0",\n        "out_xnor": "1",\n        "out_anotb": "0"\n      },\n      {\n        "out_and": "0",\n        "out_or": "1",\n        "out_xor": "1",\n        "out_nand": "1",\n        "out_nor": "0",\n        "out_xnor": "0",\n        "out_anotb": "1"\n      },\n      {\n        "out_and": "0",\n        "out_or": "1",\n        "out_xor": "1",\n        "out_nand": "1",\n        "out_nor": "0",\n        "out_xnor": "0",\n        "out_anotb": "0"\n      },\n      {\n        "out_and": "0",\n        "out_or": "0",\n        "out_xor": "0",\n        "out_nand": "1",\n        "out_nor": "1",\n        "out_xnor": "1",\n        "out_anotb": "0"\n      }\n    ]\n  },\n  {\n    "scenario": "Output Verification OR Gate",\n    "output variable": [\n      {\n        "out_and": "0",\n        "out_or": "0",\n        "out_xor": "0",\n        "out_nand": "1",\n        "out_nor": "1",\n        "out_xnor": "1",\n        "out_anotb": "0"\n      },\n      {\n        "out_and": "0",\n        "out_or": "1",\n        "out_xor": "1",\n        "out_nand": "1",\n        "out_nor": "0",\n        "out_xnor": "0",\n        "out_anotb": "0"\n      },\n      {\n        "out_and": "0",\n        "out_or": "1",\n        "out_xor": "1",\n        "out_nand": "1",\n        "out_nor": "0",\n        "out_xnor": "0",\n        "out_anotb": "1"\n      },\n      {\n        "out_and": "1",\n        "out_or": "1",\n        "out_xor": "0",\n        "out_nand": "0",\n        "out_nor": "0",\n        "out_xnor": "1",\n        "out_anotb": "0"\n      }\n    ]\n  },\n  {\n    "scenario": "Output Verification XOR Gate",\n    "output variable": [\n      {\n        "out_and": "0",\n        "out_or": "0",\n        "out_xor": "0",\n        "out_nand": "1",\n        "out_nor": "1",\n        "out_xnor": "1",\n        "out_anotb": "0"\n      },\n      {\n        "out_and": "0",\n        "out_or": "1",\n        "out_xor": "1",\n        "out_nand": "1",\n        "out_nor": "0",\n        "out_xnor": "0",\n        "out_anotb": "0"\n      },\n      {\n        "out_and": "0",\n        "out_or": "1",\n        "out_xor": "1",\n        "out_nand": "1",\n        "out_nor": "0",\n        "out_xnor": "0",\n        "out_anotb": "1"\n      },\n      {\n        "out_and": "1",\n        "out_or": "1",\n        "out_xor": "0",\n        "out_nand": "0",\n        "out_nor": "0",\n        "out_xnor": "1",\n        "out_anotb": "0"\n      }\n    ]\n  },\n  {\n    "scenario": "Output Verification NAND Gate",\n    "output variable": [\n      {\n        "out_and": "1",\n        "out_or": "1",\n        "out_xor": "0",\n        "out_nand": "0",\n        "out_nor": "0",\n        "out_xnor": "1",\n        "out_anotb": "0"\n      },\n      {\n        "out_and": "0",\n        "out_or": "1",\n        "out_xor": "1",\n        "out_nand": "1",\n        "out_nor": "0",\n        "out_xnor": "0",\n        "out_anotb": "1"\n      },\n      {\n        "out_and": "0",\n        "out_or": "1",\n        "out_xor": "1",\n        "out_nand": "1",\n        "out_nor": "0",\n        "out_xnor": "0",\n        "out_anotb": "0"\n      },\n      {\n        "out_and": "0",\n        "out_or": "0",\n        "out_xor": "0",\n        "out_nand": "1",\n        "out_nor": "1",\n        "out_xnor": "1",\n        "out_anotb": "0"\n      }\n    ]\n  },\n  {\n    "scenario": "Output Verification NOR Gate",\n    "output variable": [\n      {\n        "out_and": "0",\n        "out_or": "0",\n        "out_xor": "0",\n        "out_nand": "1",\n        "out_nor": "1",\n        "out_xnor": "1",\n        "out_anotb": "0"\n      },\n      {\n        "out_and": "0",\n        "out_or": "1",\n        "out_xor": "1",\n        "out_nand": "1",\n        "out_nor": "0",\n        "out_xnor": "0",\n        "out_anotb": "0"\n      },\n      {\n        "out_and": "0",\n        "out_or": "1",\n        "out_xor": "1",\n        "out_nand": "1",\n        "out_nor": "0",\n        "out_xnor": "0",\n        "out_anotb": "1"\n      },\n      {\n        "out_and": "1",\n        "out_or": "1",\n        "out_xor": "0",\n        "out_nand": "0",\n        "out_nor": "0",\n        "out_xnor": "1",\n        "out_anotb": "0"\n      }\n    ]\n  },\n  {\n    "scenario": "Output Verification XNOR Gate",\n    "output variable": [\n      {\n        "out_and": "0",\n        "out_or": "0",\n        "out_xor": "0",\n        "out_nand": "1",\n        "out_nor": "1",\n        "out_xnor": "1",\n        "out_anotb": "0"\n      },\n      {\n        "out_and": "0",\n        "out_or": "1",\n        "out_xor": "1",\n        "out_nand": "1",\n        "out_nor": "0",\n        "out_xnor": "0",\n        "out_anotb": "0"\n      },\n      {\n        "out_and": "0",\n        "out_or": "1",\n        "out_xor": "1",\n        "out_nand": "1",\n        "out_nor": "0",\n        "out_xnor": "0",\n        "out_anotb": "1"\n      },\n      {\n        "out_and": "1",\n        "out_or": "1",\n        "out_xor": "0",\n        "out_nand": "0",\n        "out_nor": "0",\n        "out_xnor": "1",\n        "out_anotb": "0"\n      }\n    ]\n  },\n  {\n    "scenario": "Output Verification ANOTB Gate",\n    "output variable": [\n      {\n        "out_and": "0",\n        "out_or": "1",\n        "out_xor": "1",\n        "out_nand": "1",\n        "out_nor": "0",\n        "out_xnor": "0",\n        "out_anotb": "1"\n      },\n      {\n        "out_and": "1",\n        "out_or": "1",\n        "out_xor": "0",\n        "out_nand": "0",\n        "out_nor": "0",\n        "out_xnor": "1",\n        "out_anotb": "0"\n      },\n      {\n        "out_and": "0",\n        "out_or": "0",\n        "out_xor": "0",\n        "out_nand": "1",\n        "out_nor": "1",\n        "out_xnor": "1",\n        "out_anotb": "0"\n      },\n      {\n        "out_and": "0",\n        "out_or": "1",\n        "out_xor": "1",\n        "out_nand": "1",\n        "out_nor": "0",\n        "out_xnor": "0",\n        "out_anotb": "0"\n      }\n    ]\n  }\n]\n', 'err': '', 'haserror': 0}, '']
