
---------- Begin Simulation Statistics ----------
final_tick                                27480602500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    409                       # Simulator instruction rate (inst/s)
host_mem_usage                               10355968                       # Number of bytes of host memory used
host_op_rate                                      418                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 39580.48                       # Real time elapsed on the host
host_tick_rate                                 511327                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    16177249                       # Number of instructions simulated
sim_ops                                      16537043                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.020239                       # Number of seconds simulated
sim_ticks                                 20238553125                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.571436                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  802849                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               822832                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1014                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4932                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            815499                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               6012                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            7969                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1957                       # Number of indirect misses.
system.cpu.branchPred.lookups                  857658                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   14899                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1185                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     5070949                       # Number of instructions committed
system.cpu.committedOps                       5133106                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.363339                       # CPI: cycles per instruction
system.cpu.discardedOps                         13974                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2565292                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            151605                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          1584312                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         5092844                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.297324                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      994                       # number of quiesce instructions executed
system.cpu.numCycles                         17055321                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       994                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 3359750     65.45%     65.45% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2126      0.04%     65.49% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     65.49% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     65.49% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     65.49% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     65.49% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     65.49% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     65.49% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     65.49% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     65.49% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     65.49% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     65.49% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     65.49% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     65.49% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     65.49% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     65.49% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     65.49% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     65.49% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     65.49% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     65.49% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     65.49% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     65.49% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     65.49% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     65.49% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     65.49% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     65.49% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     65.49% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     65.49% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     65.49% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     65.49% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     65.49% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     65.49% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     65.49% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     65.49% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     65.49% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     65.49% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     65.49% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     65.49% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     65.49% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     65.49% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     65.49% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     65.49% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     65.49% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     65.49% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     65.49% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     65.49% # Class of committed instruction
system.cpu.op_class_0::MemRead                 160349      3.12%     68.62% # Class of committed instruction
system.cpu.op_class_0::MemWrite               1610881     31.38%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  5133106                       # Class of committed instruction
system.cpu.quiesceCycles                     15326364                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        11962477                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           24                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          961                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1502256                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  27480602500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  27480602500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  27480602500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  27480602500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              478483                       # Transaction distribution
system.membus.trans_dist::ReadResp             479354                       # Transaction distribution
system.membus.trans_dist::WriteReq             281673                       # Transaction distribution
system.membus.trans_dist::WriteResp            281673                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          500                       # Transaction distribution
system.membus.trans_dist::WriteClean               20                       # Transaction distribution
system.membus.trans_dist::CleanEvict              431                       # Transaction distribution
system.membus.trans_dist::ReadExReq               256                       # Transaction distribution
system.membus.trans_dist::ReadExResp              256                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            274                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           597                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       750098                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        750098                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          641                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          641                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           48                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         4100                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1502712                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        16016                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1522876                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      1500196                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      1500196                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3023713                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        17536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        17536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         8200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        86656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        22555                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       118627                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     48006012                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     48006012                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                48142175                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2261909                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000015                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.003877                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2261875    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      34      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2261909                       # Request fanout histogram
system.membus.reqLayer6.occupancy          3804711587                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              18.8                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            20299000                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              598375                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             4040125                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  27480602500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           15955505                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         2916041700                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             14.4                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1388000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  27480602500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      3238176                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       809544                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      4047720                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       809544                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      3238176                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      4047720                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      4047720                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      4047720                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      8095440                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  27480602500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  27480602500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  27480602500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       550912                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       550912                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       968554                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       968554                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          100                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          210                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        10122                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        16016                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        40992                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        45088                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      2957314                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      2957314                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      3038932                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          140                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          330                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         6028                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        15906                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        22555                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       655732                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       721268                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     47316996                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     47316996                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     48389015                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         5127958750                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             25.3                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   4119301938                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         20.4                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   2622058000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         13.0                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  27480602500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  27480602500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  27480602500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       180224                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        53248                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3238176                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2428632                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3238176                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total      8904984                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3238176                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2428632                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      5666808                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3238176                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      5666808                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      5666808                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     14571793                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  27480602500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  27480602500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  27480602500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  27480602500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  27480602500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  27480602500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  27480602500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2428632                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      5666808                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        8095440                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2428632                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma       835040                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       3263672                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2428632                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      8095440                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma       835040                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      11359112                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  27480602500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       477458                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       477458                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       272640                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       272640                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        18448                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      1478658                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      1500196                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       590196                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     47316996                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     48006012                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       932874                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       932874    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       932874                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   2152538365                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         10.6                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   2659919000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         13.1                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  27480602500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     11981728                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       327680                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     12309408                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       327680                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       328052                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       655732                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      2995432                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      3005672                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        81920                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        10256                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        92176                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0    592024930                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     16190881                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total    608215811                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     16190881                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     16209262                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     32400142                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0    608215811                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     32400142                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total    640615953                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  27480602500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  27480602500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  27480602500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  27480602500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     31391748                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     17039360                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     48496644                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17956864                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     30277636                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     48234500                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7847937                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       532480                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8382465                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4489216                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       946177                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5435393                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1551086573                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    841925798                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      3238176                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2396250547                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    887260265                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1496037578                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2383297843                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2438346837                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2337963377                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      3238176                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4779548390                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  27480602500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  27480602500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  27480602500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  27480602500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  27480602500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  27480602500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  27480602500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  27480602500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  27480602500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  27480602500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  27480602500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  27480602500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  27480602500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  27480602500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  27480602500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  27480602500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  27480602500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  27480602500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  27480602500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        17536                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1216                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        18752                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        17536                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        17536                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          274                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           19                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          293                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       866465                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        60083                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         926548                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       866465                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       866465                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       866465                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        60083                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        926548                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  27480602500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  27480602500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  27480602500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  27480602500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  27480602500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  27480602500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  27480602500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  27480602500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  27480602500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  27480602500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  27480602500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  27480602500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  27480602500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  27480602500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       262516                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     30277636                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          53376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           30610428                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        33280                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       327680                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     17039360                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        17482240                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         4104                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       473089                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             834                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              478292                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          520                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         5120                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       266240                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             273160                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     12971085                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1496037578                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma       835040                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           2637343                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1512481046                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1644386                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     16190881                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    841925798                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3238176                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       809544                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            863808786                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1644386                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     29161966                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2337963377                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3238176                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       809544                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma       835040                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          2637343                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2376289832                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       520.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      9224.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    739286.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       832.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000560497000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          335                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          335                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              861962                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             291226                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      478292                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     273160                       # Number of write requests accepted
system.mem_ctrls.readBursts                    478292                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   273160                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     45                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             29854                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             29880                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             29885                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             29890                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             29892                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             29892                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             29924                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             29915                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             29922                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             29912                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            29902                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            29885                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            29887                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            29890                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            29871                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            29846                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             17074                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             17083                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             17054                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             17070                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             17072                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             17073                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             17078                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             17075                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             17063                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             17071                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            17081                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            17074                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            17078                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            17071                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            17073                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            17074                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.53                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.22                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  15477282025                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2391235000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             28031265775                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32362.53                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58612.53                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       428                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   446083                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  254361                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.12                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     2                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                478290                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               273160                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1273                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     690                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1354                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1584                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  422842                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   16815                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   16559                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   16594                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     59                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     40                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    361                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  20376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  46781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  44443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  20762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7099                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   4103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2808                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   2433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   2458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    873                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    880                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        50970                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    943.505905                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   869.529474                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   229.707007                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1180      2.32%      2.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1178      2.31%      4.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          825      1.62%      6.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          717      1.41%      7.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          735      1.44%      9.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          788      1.55%     10.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          774      1.52%     12.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          935      1.83%     13.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        43838     86.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        50970                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          335                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1427.617910                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    952.203114                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            68     20.30%     20.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            2      0.60%     20.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.30%     21.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.30%     21.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           76     22.69%     44.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.30%     44.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          181     54.03%     98.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            2      0.60%     99.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      0.30%     99.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7295            2      0.60%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           335                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          335                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     815.414925                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    511.505142                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    397.697246                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             41     12.24%     12.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             6      1.79%     14.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            11      3.28%     17.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            6      1.79%     19.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            1      0.30%     19.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            1      0.30%     19.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            1      0.30%     20.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            1      0.30%     20.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            4      1.19%     21.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.30%     21.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-799            1      0.30%     22.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::800-831            1      0.30%     22.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            1      0.30%     22.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           34     10.15%     32.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          225     67.16%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           335                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               30607808                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2880                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                17482496                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                30610428                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             17482240                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1512.35                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       863.82                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1512.48                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    863.81                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        18.56                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.82                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.75                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   20238506875                       # Total gap between requests
system.mem_ctrls.avgGap                      26932.53                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       262516                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     30274884                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        53248                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        34560                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       327680                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     17038336                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        16384                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 12971085.352723306045                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1495901599.932183980942                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 835039.930750978529                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2631018.120273852255                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1707631.953062356217                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 16190880.740146784112                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 841875201.985319852829                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3238176.148029356729                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 809544.037007339182                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         4104                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       473089                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          834                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          520                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         5120                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       266240                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    239265900                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  27720290090                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     33989415                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     37720370                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  17537425065                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   4333899625                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 352397158475                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   1145655625                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma   1079204990                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     58300.66                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58594.24                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    128261.94                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     45228.26                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  33725817.43                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    846464.77                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1323607.12                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   1118804.32                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma   4215644.49                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  10317680310                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1094730000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   8828034190                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  27480602500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1988                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           994                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9637175.427565                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2525310.953494                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          994    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      1690125                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11982250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             994                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     17901250125                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   9579352375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  27480602500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2730290                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2730290                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2730290                       # number of overall hits
system.cpu.icache.overall_hits::total         2730290                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          274                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            274                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          274                       # number of overall misses
system.cpu.icache.overall_misses::total           274                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     11926875                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     11926875                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     11926875                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     11926875                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2730564                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2730564                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2730564                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2730564                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000100                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000100                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000100                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000100                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43528.740876                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43528.740876                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43528.740876                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43528.740876                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          274                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          274                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          274                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          274                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     11498500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     11498500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     11498500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     11498500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000100                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000100                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000100                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000100                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41965.328467                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41965.328467                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41965.328467                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41965.328467                       # average overall mshr miss latency
system.cpu.icache.replacements                     93                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2730290                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2730290                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          274                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           274                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     11926875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     11926875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2730564                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2730564                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000100                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000100                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43528.740876                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43528.740876                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          274                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          274                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     11498500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     11498500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000100                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000100                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41965.328467                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41965.328467                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  27480602500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           427.510648                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              691490                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                93                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           7435.376344                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   427.510648                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.834982                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.834982                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          432                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          427                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5461402                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5461402                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  27480602500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  27480602500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  27480602500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       256848                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           256848                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       256848                       # number of overall hits
system.cpu.dcache.overall_hits::total          256848                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1083                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1083                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1083                       # number of overall misses
system.cpu.dcache.overall_misses::total          1083                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     83887500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     83887500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     83887500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     83887500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       257931                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       257931                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       257931                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       257931                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004199                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004199                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004199                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004199                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 77458.448753                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 77458.448753                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 77458.448753                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 77458.448753                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          500                       # number of writebacks
system.cpu.dcache.writebacks::total               500                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          230                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          230                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          230                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          230                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          853                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          853                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          853                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          853                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        10058                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        10058                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     65778750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     65778750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     65778750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     65778750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     22306875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     22306875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003307                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003307                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003307                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003307                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 77114.595545                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 77114.595545                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 77114.595545                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 77114.595545                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2217.824120                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2217.824120                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    838                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       156898                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          156898                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          601                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           601                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     48806000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     48806000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       157499                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       157499                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003816                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003816                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 81207.986689                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 81207.986689                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            4                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          597                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          597                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1025                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1025                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     47673750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     47673750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     22306875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     22306875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003791                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003791                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 79855.527638                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 79855.527638                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21762.804878                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21762.804878                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        99950                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          99950                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          482                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          482                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     35081500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     35081500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       100432                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       100432                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004799                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004799                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72783.195021                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72783.195021                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          226                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          226                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          256                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          256                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         9033                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         9033                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     18105000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     18105000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002549                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002549                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70722.656250                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70722.656250                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       750098                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       750098                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   7839622000                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   7839622000                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10451.463675                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10451.463675                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data       118594                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total       118594                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       631504                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       631504                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   7550462597                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   7550462597                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 11956.317928                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 11956.317928                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  27480602500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           509.346874                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               12527                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               858                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             14.600233                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   509.346874                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.994818                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.994818                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          507                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           57                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          304                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          141                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.990234                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7033361                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7033361                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  27480602500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  27480602500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                27480783750                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    409                       # Simulator instruction rate (inst/s)
host_mem_usage                               10355968                       # Number of bytes of host memory used
host_op_rate                                      418                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 39580.58                       # Real time elapsed on the host
host_tick_rate                                 511330                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    16177258                       # Number of instructions simulated
sim_ops                                      16537058                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.020239                       # Number of seconds simulated
sim_ticks                                 20238734375                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.571205                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  802851                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               822836                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1015                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4934                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            815499                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               6012                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            7969                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1957                       # Number of indirect misses.
system.cpu.branchPred.lookups                  857664                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   14901                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1185                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     5070958                       # Number of instructions committed
system.cpu.committedOps                       5133121                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.363390                       # CPI: cycles per instruction
system.cpu.discardedOps                         13979                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2565309                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            151605                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          1584313                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         5093086                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.297319                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      994                       # number of quiesce instructions executed
system.cpu.numCycles                         17055611                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       994                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 3359758     65.45%     65.45% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2126      0.04%     65.49% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     65.49% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     65.49% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     65.49% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     65.49% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     65.49% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     65.49% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     65.49% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     65.49% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     65.49% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     65.49% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     65.49% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     65.49% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     65.49% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     65.49% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     65.49% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     65.49% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     65.49% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     65.49% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     65.49% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     65.49% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     65.49% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     65.49% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     65.49% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     65.49% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     65.49% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     65.49% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     65.49% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     65.49% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     65.49% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     65.49% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     65.49% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     65.49% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     65.49% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     65.49% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     65.49% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     65.49% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     65.49% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     65.49% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     65.49% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     65.49% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     65.49% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     65.49% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     65.49% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     65.49% # Class of committed instruction
system.cpu.op_class_0::MemRead                 160355      3.12%     68.62% # Class of committed instruction
system.cpu.op_class_0::MemWrite               1610881     31.38%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  5133121                       # Class of committed instruction
system.cpu.quiesceCycles                     15326364                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        11962525                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           24                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          965                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1502264                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  27480783750                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  27480783750                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  27480783750                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  27480783750                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              478483                       # Transaction distribution
system.membus.trans_dist::ReadResp             479358                       # Transaction distribution
system.membus.trans_dist::WriteReq             281673                       # Transaction distribution
system.membus.trans_dist::WriteResp            281673                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          501                       # Transaction distribution
system.membus.trans_dist::WriteClean               20                       # Transaction distribution
system.membus.trans_dist::CleanEvict              434                       # Transaction distribution
system.membus.trans_dist::ReadExReq               256                       # Transaction distribution
system.membus.trans_dist::ReadExResp              256                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            276                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           599                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       750098                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        750098                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          647                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          647                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           48                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         4100                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1502718                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        16016                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1522882                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      1500196                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      1500196                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3023725                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        17664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        17664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         8200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        86848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        22555                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       118819                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     48006012                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     48006012                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                48142495                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2261913                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000015                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.003877                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2261879    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      34      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2261913                       # Request fanout histogram
system.membus.reqLayer6.occupancy          3804720837                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              18.8                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            20299000                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              604375                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             4040125                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  27480783750                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           15966380                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         2916041700                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             14.4                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1398000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  27480783750                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      3238147                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       809537                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      4047684                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       809537                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      3238147                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      4047684                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      4047684                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      4047684                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      8095368                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  27480783750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  27480783750                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  27480783750                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       550912                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       550912                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       968554                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       968554                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          100                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          210                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        10122                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        16016                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        40992                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        45088                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      2957314                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      2957314                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      3038932                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          140                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          330                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         6028                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        15906                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        22555                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       655732                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       721268                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     47316996                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     47316996                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     48389015                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         5127958750                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             25.3                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   4119301938                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         20.4                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   2622058000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         13.0                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  27480783750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  27480783750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  27480783750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       180224                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        53248                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3238147                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2428610                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3238147                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total      8904905                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3238147                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2428610                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      5666758                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3238147                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      5666758                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      5666758                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     14571662                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  27480783750                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  27480783750                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  27480783750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  27480783750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  27480783750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  27480783750                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  27480783750                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2428610                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      5666758                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        8095368                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2428610                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma       835032                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       3263643                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2428610                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      8095368                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma       835032                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      11359011                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  27480783750                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       477458                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       477458                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       272640                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       272640                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        18448                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      1478658                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      1500196                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       590196                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     47316996                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     48006012                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       932874                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       932874    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       932874                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   2152538365                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         10.6                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   2659919000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         13.1                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  27480783750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     11981728                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       327680                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     12309408                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       327680                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       328052                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       655732                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      2995432                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      3005672                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        81920                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        10256                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        92176                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0    592019628                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     16190736                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total    608210364                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     16190736                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     16209116                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     32399852                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0    608210364                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     32399852                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total    640610216                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  27480783750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  27480783750                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  27480783750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  27480783750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     31391748                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     17039360                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     48496644                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17956864                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     30277636                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     48234500                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7847937                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       532480                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8382465                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4489216                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       946177                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5435393                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1551072682                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    841918259                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      3238147                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2396229087                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    887252319                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1496024180                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2383276499                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2438325000                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2337942439                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      3238147                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4779505586                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  27480783750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  27480783750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  27480783750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  27480783750                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  27480783750                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  27480783750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  27480783750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  27480783750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  27480783750                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  27480783750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  27480783750                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  27480783750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  27480783750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  27480783750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  27480783750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  27480783750                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  27480783750                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  27480783750                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  27480783750                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        17664                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1216                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        18880                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        17664                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        17664                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          276                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           19                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          295                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       872782                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        60083                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         932865                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       872782                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       872782                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       872782                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        60083                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        932865                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  27480783750                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  27480783750                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  27480783750                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  27480783750                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  27480783750                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  27480783750                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  27480783750                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  27480783750                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  27480783750                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  27480783750                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  27480783750                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  27480783750                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  27480783750                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  27480783750                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       262516                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     30277636                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          53504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           30610556                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        33344                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       327680                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     17039360                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        17482304                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         4104                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       473089                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             836                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              478294                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          521                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         5120                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       266240                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             273161                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     12970969                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1496024180                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma       835032                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           2643644                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1512473825                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1647534                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     16190736                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    841918259                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3238147                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       809537                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            863804212                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1647534                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     29161705                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2337942439                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3238147                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       809537                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma       835032                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          2643644                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2376278037                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       521.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      9224.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    739286.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       834.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000560497000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          335                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          335                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              861967                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             291226                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      478294                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     273161                       # Number of write requests accepted
system.mem_ctrls.readBursts                    478294                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   273161                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     45                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             29854                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             29880                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             29885                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             29890                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             29892                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             29892                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             29924                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             29915                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             29922                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             29912                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            29904                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            29885                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            29887                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            29890                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            29871                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            29846                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             17074                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             17083                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             17054                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             17070                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             17072                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             17073                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             17078                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             17075                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             17063                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             17071                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            17081                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            17074                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            17078                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            17071                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            17073                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            17074                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.53                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.22                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  15477290650                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2391245000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             28031326900                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32362.41                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58612.41                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       428                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   446085                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  254361                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.12                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     2                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                478292                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               273161                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1274                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     691                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1354                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1584                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  422842                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   16815                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   16559                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   16594                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     59                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     40                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    361                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  20377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  46781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  44443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  20762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7099                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   4103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2808                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   2433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   2458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    873                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    880                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        50974                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    943.454467                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   869.444944                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   229.775047                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1180      2.31%      2.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1180      2.31%      4.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          826      1.62%      6.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          717      1.41%      7.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          736      1.44%      9.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          788      1.55%     10.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          774      1.52%     12.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          935      1.83%     14.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        43838     86.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        50974                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          335                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1427.617910                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    952.203114                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            68     20.30%     20.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            2      0.60%     20.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.30%     21.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.30%     21.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           76     22.69%     44.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.30%     44.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          181     54.03%     98.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            2      0.60%     99.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      0.30%     99.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7295            2      0.60%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           335                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          335                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     815.414925                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    511.505142                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    397.697246                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             41     12.24%     12.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             6      1.79%     14.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            11      3.28%     17.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            6      1.79%     19.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            1      0.30%     19.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            1      0.30%     19.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            1      0.30%     20.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            1      0.30%     20.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            4      1.19%     21.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.30%     21.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-799            1      0.30%     22.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::800-831            1      0.30%     22.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            1      0.30%     22.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           34     10.15%     32.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          225     67.16%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           335                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               30607936                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2880                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                17482496                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                30610556                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             17482304                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1512.34                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       863.81                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1512.47                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    863.80                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        18.56                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.82                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.75                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   20238770000                       # Total gap between requests
system.mem_ctrls.avgGap                      26932.78                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       262516                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     30274884                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        53376                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        34560                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       327680                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     17038336                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        16384                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 12970969.188877454028                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1495888203.236522674561                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 835032.452467769501                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2637319.064078086521                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1707616.660194444470                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 16190735.741102881730                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 841867662.488158822060                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3238147.148220576346                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 809536.787055144086                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         4104                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       473089                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          836                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          521                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         5120                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       266240                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    239265900                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  27720290090                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     33989415                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     37781495                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  17537425065                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   4333899625                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 352397158475                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   1145655625                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma   1079204990                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     58300.66                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58594.24                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    128261.94                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     45193.18                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  33661084.58                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    846464.77                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1323607.12                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   1118804.32                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma   4215644.49                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  10317680310                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1094817750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   8828127690                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  27480783750                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1988                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           994                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9637175.427565                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2525310.953494                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          994    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      1690125                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11982250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             994                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     17901431375                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   9579352375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  27480783750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2730300                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2730300                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2730300                       # number of overall hits
system.cpu.icache.overall_hits::total         2730300                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          276                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            276                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          276                       # number of overall misses
system.cpu.icache.overall_misses::total           276                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     12013125                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     12013125                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     12013125                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     12013125                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2730576                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2730576                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2730576                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2730576                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000101                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000101                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000101                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000101                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43525.815217                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43525.815217                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43525.815217                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43525.815217                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          276                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          276                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          276                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          276                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     11581875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     11581875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     11581875                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     11581875                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000101                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000101                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000101                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000101                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41963.315217                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41963.315217                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41963.315217                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41963.315217                       # average overall mshr miss latency
system.cpu.icache.replacements                     95                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2730300                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2730300                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          276                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           276                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     12013125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     12013125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2730576                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2730576                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000101                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000101                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43525.815217                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43525.815217                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          276                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          276                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     11581875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     11581875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000101                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000101                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41963.315217                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41963.315217                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  27480783750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           427.510688                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             6032788                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               527                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          11447.415560                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   427.510688                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.834982                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.834982                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          432                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          425                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5461428                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5461428                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  27480783750                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  27480783750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  27480783750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       256852                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           256852                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       256852                       # number of overall hits
system.cpu.dcache.overall_hits::total          256852                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1085                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1085                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1085                       # number of overall misses
system.cpu.dcache.overall_misses::total          1085                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     84016250                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     84016250                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     84016250                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     84016250                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       257937                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       257937                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       257937                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       257937                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004206                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004206                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004206                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004206                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 77434.331797                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 77434.331797                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 77434.331797                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 77434.331797                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          501                       # number of writebacks
system.cpu.dcache.writebacks::total               501                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          230                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          230                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          230                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          230                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          855                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          855                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          855                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          855                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        10058                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        10058                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     65904375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     65904375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     65904375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     65904375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     22306875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     22306875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003315                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003315                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003315                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003315                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 77081.140351                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 77081.140351                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 77081.140351                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 77081.140351                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2217.824120                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2217.824120                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    840                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       156902                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          156902                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          603                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           603                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     48934750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     48934750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       157505                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       157505                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003828                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003828                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 81152.155887                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 81152.155887                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            4                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          599                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          599                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1025                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1025                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     47799375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     47799375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     22306875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     22306875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003803                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003803                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 79798.622705                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 79798.622705                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21762.804878                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21762.804878                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        99950                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          99950                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          482                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          482                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     35081500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     35081500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       100432                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       100432                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004799                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004799                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72783.195021                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72783.195021                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          226                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          226                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          256                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          256                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         9033                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         9033                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     18105000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     18105000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002549                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002549                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70722.656250                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70722.656250                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       750098                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       750098                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   7839622000                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   7839622000                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10451.463675                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10451.463675                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data       118594                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total       118594                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       631504                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       631504                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   7550462597                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   7550462597                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 11956.317928                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 11956.317928                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  27480783750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           509.346852                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              259946                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1367                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            190.158010                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   509.346852                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.994818                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.994818                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          507                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           57                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          303                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          140                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.990234                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7033387                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7033387                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  27480783750                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  27480783750                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
