Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Jan  8 23:41:06 2020
| Host         : DESKTOP-BO07EV6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 7 register/latch pins with no clock driven by root clock pin: Pmod0/clock_Div/new_clk_reg/Q (HIGH)

 There are 59 register/latch pins with no clock driven by root clock pin: clk_wiz_0_inst/num_reg[1]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: clk_wiz_0_inst/num_reg[21]/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: ds0/cd0/num_reg[15]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: ds0/state_reg[0]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: ds0/state_reg[1]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: led0/cd0/num_reg[25]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: pg0/cd0/num_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pg0/pos_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pg0/pos_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: seven_seg/clk_divider_reg[15]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: sp0/clock_22/num_reg[21]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: sp0/playerCtrl_00/ibeat_reg[10]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: sp0/playerCtrl_00/ibeat_reg[11]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: sp0/playerCtrl_00/ibeat_reg[5]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: sp0/playerCtrl_00/ibeat_reg[6]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: sp0/playerCtrl_00/ibeat_reg[7]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: sp0/playerCtrl_00/ibeat_reg[8]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: sp0/playerCtrl_00/ibeat_reg[9]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: sp0/sc/clk_cnt_reg[8]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1925 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 51 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.147        0.000                      0                  301        0.178        0.000                      0                  301        4.500        0.000                       0                   279  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.147        0.000                      0                  301        0.178        0.000                      0                  301        4.500        0.000                       0                   279  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.147ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.147ns  (required time - arrival time)
  Source:                 Pmod0/control/count_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pmod0/control/count_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.807ns  (logic 1.262ns (21.733%)  route 4.545ns (78.267%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=278, routed)         1.569     5.090    Pmod0/control/clk_IBUF_BUFG
    SLICE_X52Y39         FDCE                                         r  Pmod0/control/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y39         FDCE (Prop_fdce_C_Q)         0.518     5.608 f  Pmod0/control/count_reg[23]/Q
                         net (fo=4, routed)           1.139     6.748    Pmod0/control/count_reg_n_0_[23]
    SLICE_X50Y36         LUT4 (Prop_lut4_I1_O)        0.124     6.872 r  Pmod0/control/count[0]_i_8/O
                         net (fo=1, routed)           0.302     7.174    Pmod0/control/count[0]_i_8_n_0
    SLICE_X50Y37         LUT5 (Prop_lut5_I4_O)        0.124     7.298 r  Pmod0/control/count[0]_i_7/O
                         net (fo=1, routed)           0.590     7.888    Pmod0/control/count[0]_i_7_n_0
    SLICE_X50Y38         LUT6 (Prop_lut6_I5_O)        0.124     8.012 f  Pmod0/control/count[0]_i_5/O
                         net (fo=2, routed)           0.483     8.495    Pmod0/control/count[0]_i_5_n_0
    SLICE_X49Y38         LUT5 (Prop_lut5_I1_O)        0.124     8.619 r  Pmod0/control/count[0]_i_4/O
                         net (fo=3, routed)           0.623     9.242    Pmod0/control/count[0]_i_4_n_0
    SLICE_X52Y35         LUT3 (Prop_lut3_I2_O)        0.124     9.366 r  Pmod0/control/FSM_sequential_state[3]_i_4/O
                         net (fo=34, routed)          1.408    10.773    Pmod0/control/FSM_sequential_state[3]_i_4_n_0
    SLICE_X49Y39         LUT6 (Prop_lut6_I2_O)        0.124    10.897 r  Pmod0/control/count[28]_i_1/O
                         net (fo=1, routed)           0.000    10.897    Pmod0/control/count[28]_i_1_n_0
    SLICE_X49Y39         FDCE                                         r  Pmod0/control/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=278, routed)         1.449    14.790    Pmod0/control/clk_IBUF_BUFG
    SLICE_X49Y39         FDCE                                         r  Pmod0/control/count_reg[28]/C
                         clock pessimism              0.260    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X49Y39         FDCE (Setup_fdce_C_D)        0.029    15.044    Pmod0/control/count_reg[28]
  -------------------------------------------------------------------
                         required time                         15.044    
                         arrival time                         -10.897    
  -------------------------------------------------------------------
                         slack                                  4.147    

Slack (MET) :             4.149ns  (required time - arrival time)
  Source:                 Pmod0/control/count_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pmod0/control/count_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.807ns  (logic 1.262ns (21.733%)  route 4.545ns (78.267%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=278, routed)         1.569     5.090    Pmod0/control/clk_IBUF_BUFG
    SLICE_X52Y39         FDCE                                         r  Pmod0/control/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y39         FDCE (Prop_fdce_C_Q)         0.518     5.608 f  Pmod0/control/count_reg[23]/Q
                         net (fo=4, routed)           1.139     6.748    Pmod0/control/count_reg_n_0_[23]
    SLICE_X50Y36         LUT4 (Prop_lut4_I1_O)        0.124     6.872 r  Pmod0/control/count[0]_i_8/O
                         net (fo=1, routed)           0.302     7.174    Pmod0/control/count[0]_i_8_n_0
    SLICE_X50Y37         LUT5 (Prop_lut5_I4_O)        0.124     7.298 r  Pmod0/control/count[0]_i_7/O
                         net (fo=1, routed)           0.590     7.888    Pmod0/control/count[0]_i_7_n_0
    SLICE_X50Y38         LUT6 (Prop_lut6_I5_O)        0.124     8.012 f  Pmod0/control/count[0]_i_5/O
                         net (fo=2, routed)           0.483     8.495    Pmod0/control/count[0]_i_5_n_0
    SLICE_X49Y38         LUT5 (Prop_lut5_I1_O)        0.124     8.619 r  Pmod0/control/count[0]_i_4/O
                         net (fo=3, routed)           0.623     9.242    Pmod0/control/count[0]_i_4_n_0
    SLICE_X52Y35         LUT3 (Prop_lut3_I2_O)        0.124     9.366 r  Pmod0/control/FSM_sequential_state[3]_i_4/O
                         net (fo=34, routed)          1.408    10.773    Pmod0/control/FSM_sequential_state[3]_i_4_n_0
    SLICE_X49Y39         LUT6 (Prop_lut6_I2_O)        0.124    10.897 r  Pmod0/control/count[30]_i_1/O
                         net (fo=1, routed)           0.000    10.897    Pmod0/control/count[30]_i_1_n_0
    SLICE_X49Y39         FDCE                                         r  Pmod0/control/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=278, routed)         1.449    14.790    Pmod0/control/clk_IBUF_BUFG
    SLICE_X49Y39         FDCE                                         r  Pmod0/control/count_reg[30]/C
                         clock pessimism              0.260    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X49Y39         FDCE (Setup_fdce_C_D)        0.031    15.046    Pmod0/control/count_reg[30]
  -------------------------------------------------------------------
                         required time                         15.046    
                         arrival time                         -10.897    
  -------------------------------------------------------------------
                         slack                                  4.149    

Slack (MET) :             4.265ns  (required time - arrival time)
  Source:                 Pmod0/control/count_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pmod0/control/FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.453ns  (logic 1.262ns (23.144%)  route 4.191ns (76.856%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=278, routed)         1.569     5.090    Pmod0/control/clk_IBUF_BUFG
    SLICE_X52Y39         FDCE                                         r  Pmod0/control/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y39         FDCE (Prop_fdce_C_Q)         0.518     5.608 r  Pmod0/control/count_reg[23]/Q
                         net (fo=4, routed)           1.139     6.748    Pmod0/control/count_reg_n_0_[23]
    SLICE_X50Y36         LUT4 (Prop_lut4_I1_O)        0.124     6.872 f  Pmod0/control/count[0]_i_8/O
                         net (fo=1, routed)           0.302     7.174    Pmod0/control/count[0]_i_8_n_0
    SLICE_X50Y37         LUT5 (Prop_lut5_I4_O)        0.124     7.298 f  Pmod0/control/count[0]_i_7/O
                         net (fo=1, routed)           0.590     7.888    Pmod0/control/count[0]_i_7_n_0
    SLICE_X50Y38         LUT6 (Prop_lut6_I5_O)        0.124     8.012 r  Pmod0/control/count[0]_i_5/O
                         net (fo=2, routed)           0.483     8.495    Pmod0/control/count[0]_i_5_n_0
    SLICE_X49Y38         LUT5 (Prop_lut5_I1_O)        0.124     8.619 f  Pmod0/control/count[0]_i_4/O
                         net (fo=3, routed)           0.623     9.242    Pmod0/control/count[0]_i_4_n_0
    SLICE_X52Y35         LUT3 (Prop_lut3_I2_O)        0.124     9.366 f  Pmod0/control/FSM_sequential_state[3]_i_4/O
                         net (fo=34, routed)          0.662    10.027    Pmod0/control/FSM_sequential_state[3]_i_4_n_0
    SLICE_X49Y37         LUT5 (Prop_lut5_I2_O)        0.124    10.151 r  Pmod0/control/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.392    10.543    Pmod0/control/FSM_sequential_state[3]_i_1_n_0
    SLICE_X48Y37         FDCE                                         r  Pmod0/control/FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=278, routed)         1.447    14.788    Pmod0/control/clk_IBUF_BUFG
    SLICE_X48Y37         FDCE                                         r  Pmod0/control/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X48Y37         FDCE (Setup_fdce_C_CE)      -0.205    14.808    Pmod0/control/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.808    
                         arrival time                         -10.543    
  -------------------------------------------------------------------
                         slack                                  4.265    

Slack (MET) :             4.265ns  (required time - arrival time)
  Source:                 Pmod0/control/count_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pmod0/control/FSM_sequential_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.453ns  (logic 1.262ns (23.144%)  route 4.191ns (76.856%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=278, routed)         1.569     5.090    Pmod0/control/clk_IBUF_BUFG
    SLICE_X52Y39         FDCE                                         r  Pmod0/control/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y39         FDCE (Prop_fdce_C_Q)         0.518     5.608 r  Pmod0/control/count_reg[23]/Q
                         net (fo=4, routed)           1.139     6.748    Pmod0/control/count_reg_n_0_[23]
    SLICE_X50Y36         LUT4 (Prop_lut4_I1_O)        0.124     6.872 f  Pmod0/control/count[0]_i_8/O
                         net (fo=1, routed)           0.302     7.174    Pmod0/control/count[0]_i_8_n_0
    SLICE_X50Y37         LUT5 (Prop_lut5_I4_O)        0.124     7.298 f  Pmod0/control/count[0]_i_7/O
                         net (fo=1, routed)           0.590     7.888    Pmod0/control/count[0]_i_7_n_0
    SLICE_X50Y38         LUT6 (Prop_lut6_I5_O)        0.124     8.012 r  Pmod0/control/count[0]_i_5/O
                         net (fo=2, routed)           0.483     8.495    Pmod0/control/count[0]_i_5_n_0
    SLICE_X49Y38         LUT5 (Prop_lut5_I1_O)        0.124     8.619 f  Pmod0/control/count[0]_i_4/O
                         net (fo=3, routed)           0.623     9.242    Pmod0/control/count[0]_i_4_n_0
    SLICE_X52Y35         LUT3 (Prop_lut3_I2_O)        0.124     9.366 f  Pmod0/control/FSM_sequential_state[3]_i_4/O
                         net (fo=34, routed)          0.662    10.027    Pmod0/control/FSM_sequential_state[3]_i_4_n_0
    SLICE_X49Y37         LUT5 (Prop_lut5_I2_O)        0.124    10.151 r  Pmod0/control/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.392    10.543    Pmod0/control/FSM_sequential_state[3]_i_1_n_0
    SLICE_X48Y37         FDCE                                         r  Pmod0/control/FSM_sequential_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=278, routed)         1.447    14.788    Pmod0/control/clk_IBUF_BUFG
    SLICE_X48Y37         FDCE                                         r  Pmod0/control/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X48Y37         FDCE (Setup_fdce_C_CE)      -0.205    14.808    Pmod0/control/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.808    
                         arrival time                         -10.543    
  -------------------------------------------------------------------
                         slack                                  4.265    

Slack (MET) :             4.315ns  (required time - arrival time)
  Source:                 Pmod0/control/count_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pmod0/control/FSM_sequential_state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.403ns  (logic 1.262ns (23.356%)  route 4.141ns (76.644%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=278, routed)         1.569     5.090    Pmod0/control/clk_IBUF_BUFG
    SLICE_X52Y39         FDCE                                         r  Pmod0/control/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y39         FDCE (Prop_fdce_C_Q)         0.518     5.608 r  Pmod0/control/count_reg[23]/Q
                         net (fo=4, routed)           1.139     6.748    Pmod0/control/count_reg_n_0_[23]
    SLICE_X50Y36         LUT4 (Prop_lut4_I1_O)        0.124     6.872 f  Pmod0/control/count[0]_i_8/O
                         net (fo=1, routed)           0.302     7.174    Pmod0/control/count[0]_i_8_n_0
    SLICE_X50Y37         LUT5 (Prop_lut5_I4_O)        0.124     7.298 f  Pmod0/control/count[0]_i_7/O
                         net (fo=1, routed)           0.590     7.888    Pmod0/control/count[0]_i_7_n_0
    SLICE_X50Y38         LUT6 (Prop_lut6_I5_O)        0.124     8.012 r  Pmod0/control/count[0]_i_5/O
                         net (fo=2, routed)           0.483     8.495    Pmod0/control/count[0]_i_5_n_0
    SLICE_X49Y38         LUT5 (Prop_lut5_I1_O)        0.124     8.619 f  Pmod0/control/count[0]_i_4/O
                         net (fo=3, routed)           0.623     9.242    Pmod0/control/count[0]_i_4_n_0
    SLICE_X52Y35         LUT3 (Prop_lut3_I2_O)        0.124     9.366 f  Pmod0/control/FSM_sequential_state[3]_i_4/O
                         net (fo=34, routed)          0.662    10.027    Pmod0/control/FSM_sequential_state[3]_i_4_n_0
    SLICE_X49Y37         LUT5 (Prop_lut5_I2_O)        0.124    10.151 r  Pmod0/control/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.342    10.494    Pmod0/control/FSM_sequential_state[3]_i_1_n_0
    SLICE_X48Y38         FDCE                                         r  Pmod0/control/FSM_sequential_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=278, routed)         1.448    14.789    Pmod0/control/clk_IBUF_BUFG
    SLICE_X48Y38         FDCE                                         r  Pmod0/control/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X48Y38         FDCE (Setup_fdce_C_CE)      -0.205    14.809    Pmod0/control/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.809    
                         arrival time                         -10.494    
  -------------------------------------------------------------------
                         slack                                  4.315    

Slack (MET) :             4.315ns  (required time - arrival time)
  Source:                 Pmod0/control/count_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pmod0/control/FSM_sequential_state_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.403ns  (logic 1.262ns (23.356%)  route 4.141ns (76.644%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=278, routed)         1.569     5.090    Pmod0/control/clk_IBUF_BUFG
    SLICE_X52Y39         FDCE                                         r  Pmod0/control/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y39         FDCE (Prop_fdce_C_Q)         0.518     5.608 r  Pmod0/control/count_reg[23]/Q
                         net (fo=4, routed)           1.139     6.748    Pmod0/control/count_reg_n_0_[23]
    SLICE_X50Y36         LUT4 (Prop_lut4_I1_O)        0.124     6.872 f  Pmod0/control/count[0]_i_8/O
                         net (fo=1, routed)           0.302     7.174    Pmod0/control/count[0]_i_8_n_0
    SLICE_X50Y37         LUT5 (Prop_lut5_I4_O)        0.124     7.298 f  Pmod0/control/count[0]_i_7/O
                         net (fo=1, routed)           0.590     7.888    Pmod0/control/count[0]_i_7_n_0
    SLICE_X50Y38         LUT6 (Prop_lut6_I5_O)        0.124     8.012 r  Pmod0/control/count[0]_i_5/O
                         net (fo=2, routed)           0.483     8.495    Pmod0/control/count[0]_i_5_n_0
    SLICE_X49Y38         LUT5 (Prop_lut5_I1_O)        0.124     8.619 f  Pmod0/control/count[0]_i_4/O
                         net (fo=3, routed)           0.623     9.242    Pmod0/control/count[0]_i_4_n_0
    SLICE_X52Y35         LUT3 (Prop_lut3_I2_O)        0.124     9.366 f  Pmod0/control/FSM_sequential_state[3]_i_4/O
                         net (fo=34, routed)          0.662    10.027    Pmod0/control/FSM_sequential_state[3]_i_4_n_0
    SLICE_X49Y37         LUT5 (Prop_lut5_I2_O)        0.124    10.151 r  Pmod0/control/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.342    10.494    Pmod0/control/FSM_sequential_state[3]_i_1_n_0
    SLICE_X48Y38         FDCE                                         r  Pmod0/control/FSM_sequential_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=278, routed)         1.448    14.789    Pmod0/control/clk_IBUF_BUFG
    SLICE_X48Y38         FDCE                                         r  Pmod0/control/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X48Y38         FDCE (Setup_fdce_C_CE)      -0.205    14.809    Pmod0/control/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         14.809    
                         arrival time                         -10.494    
  -------------------------------------------------------------------
                         slack                                  4.315    

Slack (MET) :             4.368ns  (required time - arrival time)
  Source:                 Pmod0/control/count_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pmod0/control/count_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.651ns  (logic 1.262ns (22.333%)  route 4.389ns (77.667%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=278, routed)         1.569     5.090    Pmod0/control/clk_IBUF_BUFG
    SLICE_X52Y39         FDCE                                         r  Pmod0/control/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y39         FDCE (Prop_fdce_C_Q)         0.518     5.608 f  Pmod0/control/count_reg[23]/Q
                         net (fo=4, routed)           1.139     6.748    Pmod0/control/count_reg_n_0_[23]
    SLICE_X50Y36         LUT4 (Prop_lut4_I1_O)        0.124     6.872 r  Pmod0/control/count[0]_i_8/O
                         net (fo=1, routed)           0.302     7.174    Pmod0/control/count[0]_i_8_n_0
    SLICE_X50Y37         LUT5 (Prop_lut5_I4_O)        0.124     7.298 r  Pmod0/control/count[0]_i_7/O
                         net (fo=1, routed)           0.590     7.888    Pmod0/control/count[0]_i_7_n_0
    SLICE_X50Y38         LUT6 (Prop_lut6_I5_O)        0.124     8.012 f  Pmod0/control/count[0]_i_5/O
                         net (fo=2, routed)           0.483     8.495    Pmod0/control/count[0]_i_5_n_0
    SLICE_X49Y38         LUT5 (Prop_lut5_I1_O)        0.124     8.619 r  Pmod0/control/count[0]_i_4/O
                         net (fo=3, routed)           0.623     9.242    Pmod0/control/count[0]_i_4_n_0
    SLICE_X52Y35         LUT3 (Prop_lut3_I2_O)        0.124     9.366 r  Pmod0/control/FSM_sequential_state[3]_i_4/O
                         net (fo=34, routed)          1.252    10.617    Pmod0/control/FSM_sequential_state[3]_i_4_n_0
    SLICE_X50Y39         LUT6 (Prop_lut6_I2_O)        0.124    10.741 r  Pmod0/control/count[26]_i_1/O
                         net (fo=1, routed)           0.000    10.741    Pmod0/control/count[26]_i_1_n_0
    SLICE_X50Y39         FDCE                                         r  Pmod0/control/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=278, routed)         1.450    14.791    Pmod0/control/clk_IBUF_BUFG
    SLICE_X50Y39         FDCE                                         r  Pmod0/control/count_reg[26]/C
                         clock pessimism              0.274    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X50Y39         FDCE (Setup_fdce_C_D)        0.079    15.109    Pmod0/control/count_reg[26]
  -------------------------------------------------------------------
                         required time                         15.109    
                         arrival time                         -10.741    
  -------------------------------------------------------------------
                         slack                                  4.368    

Slack (MET) :             4.374ns  (required time - arrival time)
  Source:                 Pmod0/control/count_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pmod0/control/count_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.582ns  (logic 1.262ns (22.609%)  route 4.320ns (77.391%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=278, routed)         1.569     5.090    Pmod0/control/clk_IBUF_BUFG
    SLICE_X52Y39         FDCE                                         r  Pmod0/control/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y39         FDCE (Prop_fdce_C_Q)         0.518     5.608 f  Pmod0/control/count_reg[23]/Q
                         net (fo=4, routed)           1.139     6.748    Pmod0/control/count_reg_n_0_[23]
    SLICE_X50Y36         LUT4 (Prop_lut4_I1_O)        0.124     6.872 r  Pmod0/control/count[0]_i_8/O
                         net (fo=1, routed)           0.302     7.174    Pmod0/control/count[0]_i_8_n_0
    SLICE_X50Y37         LUT5 (Prop_lut5_I4_O)        0.124     7.298 r  Pmod0/control/count[0]_i_7/O
                         net (fo=1, routed)           0.590     7.888    Pmod0/control/count[0]_i_7_n_0
    SLICE_X50Y38         LUT6 (Prop_lut6_I5_O)        0.124     8.012 f  Pmod0/control/count[0]_i_5/O
                         net (fo=2, routed)           0.483     8.495    Pmod0/control/count[0]_i_5_n_0
    SLICE_X49Y38         LUT5 (Prop_lut5_I1_O)        0.124     8.619 r  Pmod0/control/count[0]_i_4/O
                         net (fo=3, routed)           0.623     9.242    Pmod0/control/count[0]_i_4_n_0
    SLICE_X52Y35         LUT3 (Prop_lut3_I2_O)        0.124     9.366 r  Pmod0/control/FSM_sequential_state[3]_i_4/O
                         net (fo=34, routed)          1.183    10.548    Pmod0/control/FSM_sequential_state[3]_i_4_n_0
    SLICE_X49Y39         LUT6 (Prop_lut6_I2_O)        0.124    10.672 r  Pmod0/control/count[29]_i_1/O
                         net (fo=1, routed)           0.000    10.672    Pmod0/control/count[29]_i_1_n_0
    SLICE_X49Y39         FDCE                                         r  Pmod0/control/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=278, routed)         1.449    14.790    Pmod0/control/clk_IBUF_BUFG
    SLICE_X49Y39         FDCE                                         r  Pmod0/control/count_reg[29]/C
                         clock pessimism              0.260    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X49Y39         FDCE (Setup_fdce_C_D)        0.031    15.046    Pmod0/control/count_reg[29]
  -------------------------------------------------------------------
                         required time                         15.046    
                         arrival time                         -10.672    
  -------------------------------------------------------------------
                         slack                                  4.374    

Slack (MET) :             4.377ns  (required time - arrival time)
  Source:                 Pmod0/control/count_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ds0/clp0/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.617ns  (logic 1.386ns (24.674%)  route 4.231ns (75.326%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=278, routed)         1.569     5.090    Pmod0/control/clk_IBUF_BUFG
    SLICE_X52Y39         FDCE                                         r  Pmod0/control/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y39         FDCE (Prop_fdce_C_Q)         0.518     5.608 r  Pmod0/control/count_reg[23]/Q
                         net (fo=4, routed)           1.139     6.748    Pmod0/control/count_reg_n_0_[23]
    SLICE_X50Y36         LUT4 (Prop_lut4_I1_O)        0.124     6.872 f  Pmod0/control/count[0]_i_8/O
                         net (fo=1, routed)           0.302     7.174    Pmod0/control/count[0]_i_8_n_0
    SLICE_X50Y37         LUT5 (Prop_lut5_I4_O)        0.124     7.298 f  Pmod0/control/count[0]_i_7/O
                         net (fo=1, routed)           0.590     7.888    Pmod0/control/count[0]_i_7_n_0
    SLICE_X50Y38         LUT6 (Prop_lut6_I5_O)        0.124     8.012 r  Pmod0/control/count[0]_i_5/O
                         net (fo=2, routed)           0.174     8.186    Pmod0/control/count[0]_i_5_n_0
    SLICE_X50Y38         LUT6 (Prop_lut6_I1_O)        0.124     8.310 f  Pmod0/control/FSM_sequential_state[3]_i_7/O
                         net (fo=2, routed)           0.608     8.917    Pmod0/control/FSM_sequential_state[3]_i_7_n_0
    SLICE_X52Y38         LUT3 (Prop_lut3_I0_O)        0.124     9.041 r  Pmod0/control/FSM_sequential_state[3]_i_5/O
                         net (fo=35, routed)          0.704     9.745    Pmod0/control/FSM_sequential_state[3]_i_5_n_0
    SLICE_X49Y35         LUT6 (Prop_lut6_I0_O)        0.124     9.869 r  Pmod0/control/count[0]_i_3/O
                         net (fo=2, routed)           0.715    10.583    ds0/clp0/complete
    SLICE_X42Y35         LUT4 (Prop_lut4_I3_O)        0.124    10.707 r  ds0/clp0/count[0]_i_1/O
                         net (fo=1, routed)           0.000    10.707    ds0/clp0/next_count[0]
    SLICE_X42Y35         FDCE                                         r  ds0/clp0/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=278, routed)         1.442    14.783    ds0/clp0/clk_IBUF_BUFG
    SLICE_X42Y35         FDCE                                         r  ds0/clp0/count_reg[0]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X42Y35         FDCE (Setup_fdce_C_D)        0.077    15.085    ds0/clp0/count_reg[0]
  -------------------------------------------------------------------
                         required time                         15.085    
                         arrival time                         -10.707    
  -------------------------------------------------------------------
                         slack                                  4.377    

Slack (MET) :             4.382ns  (required time - arrival time)
  Source:                 Pmod0/control/count_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pmod0/control/count_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.637ns  (logic 1.262ns (22.388%)  route 4.375ns (77.612%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=278, routed)         1.569     5.090    Pmod0/control/clk_IBUF_BUFG
    SLICE_X52Y39         FDCE                                         r  Pmod0/control/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y39         FDCE (Prop_fdce_C_Q)         0.518     5.608 f  Pmod0/control/count_reg[23]/Q
                         net (fo=4, routed)           1.139     6.748    Pmod0/control/count_reg_n_0_[23]
    SLICE_X50Y36         LUT4 (Prop_lut4_I1_O)        0.124     6.872 r  Pmod0/control/count[0]_i_8/O
                         net (fo=1, routed)           0.302     7.174    Pmod0/control/count[0]_i_8_n_0
    SLICE_X50Y37         LUT5 (Prop_lut5_I4_O)        0.124     7.298 r  Pmod0/control/count[0]_i_7/O
                         net (fo=1, routed)           0.590     7.888    Pmod0/control/count[0]_i_7_n_0
    SLICE_X50Y38         LUT6 (Prop_lut6_I5_O)        0.124     8.012 f  Pmod0/control/count[0]_i_5/O
                         net (fo=2, routed)           0.483     8.495    Pmod0/control/count[0]_i_5_n_0
    SLICE_X49Y38         LUT5 (Prop_lut5_I1_O)        0.124     8.619 r  Pmod0/control/count[0]_i_4/O
                         net (fo=3, routed)           0.623     9.242    Pmod0/control/count[0]_i_4_n_0
    SLICE_X52Y35         LUT3 (Prop_lut3_I2_O)        0.124     9.366 r  Pmod0/control/FSM_sequential_state[3]_i_4/O
                         net (fo=34, routed)          1.238    10.603    Pmod0/control/FSM_sequential_state[3]_i_4_n_0
    SLICE_X50Y39         LUT6 (Prop_lut6_I2_O)        0.124    10.727 r  Pmod0/control/count[25]_i_1/O
                         net (fo=1, routed)           0.000    10.727    Pmod0/control/count[25]_i_1_n_0
    SLICE_X50Y39         FDCE                                         r  Pmod0/control/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=278, routed)         1.450    14.791    Pmod0/control/clk_IBUF_BUFG
    SLICE_X50Y39         FDCE                                         r  Pmod0/control/count_reg[25]/C
                         clock pessimism              0.274    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X50Y39         FDCE (Setup_fdce_C_D)        0.079    15.109    Pmod0/control/count_reg[25]
  -------------------------------------------------------------------
                         required time                         15.109    
                         arrival time                         -10.727    
  -------------------------------------------------------------------
                         slack                                  4.382    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 sp0/sc/clk_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sp0/sc/clk_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.189ns (58.778%)  route 0.133ns (41.222%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=278, routed)         0.592     1.475    sp0/sc/clk_IBUF_BUFG
    SLICE_X65Y92         FDCE                                         r  sp0/sc/clk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y92         FDCE (Prop_fdce_C_Q)         0.141     1.616 r  sp0/sc/clk_cnt_reg[1]/Q
                         net (fo=7, routed)           0.133     1.749    sp0/sc/Q[0]
    SLICE_X64Y92         LUT5 (Prop_lut5_I2_O)        0.048     1.797 r  sp0/sc/clk_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.797    sp0/sc/clk_cnt_next[4]
    SLICE_X64Y92         FDCE                                         r  sp0/sc/clk_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=278, routed)         0.862     1.990    sp0/sc/clk_IBUF_BUFG
    SLICE_X64Y92         FDCE                                         r  sp0/sc/clk_cnt_reg[4]/C
                         clock pessimism             -0.502     1.488    
    SLICE_X64Y92         FDCE (Hold_fdce_C_D)         0.131     1.619    sp0/sc/clk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 sp0/sc/clk_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sp0/sc/clk_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.389%)  route 0.133ns (41.611%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=278, routed)         0.592     1.475    sp0/sc/clk_IBUF_BUFG
    SLICE_X65Y92         FDCE                                         r  sp0/sc/clk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y92         FDCE (Prop_fdce_C_Q)         0.141     1.616 r  sp0/sc/clk_cnt_reg[1]/Q
                         net (fo=7, routed)           0.133     1.749    sp0/sc/Q[0]
    SLICE_X64Y92         LUT4 (Prop_lut4_I0_O)        0.045     1.794 r  sp0/sc/clk_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.794    sp0/sc/clk_cnt_next[3]
    SLICE_X64Y92         FDCE                                         r  sp0/sc/clk_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=278, routed)         0.862     1.990    sp0/sc/clk_IBUF_BUFG
    SLICE_X64Y92         FDCE                                         r  sp0/sc/clk_cnt_reg[3]/C
                         clock pessimism             -0.502     1.488    
    SLICE_X64Y92         FDCE (Hold_fdce_C_D)         0.120     1.608    sp0/sc/clk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 sp0/sc/clk_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sp0/sc/clk_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.665%)  route 0.137ns (42.335%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=278, routed)         0.592     1.475    sp0/sc/clk_IBUF_BUFG
    SLICE_X65Y92         FDCE                                         r  sp0/sc/clk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y92         FDCE (Prop_fdce_C_Q)         0.141     1.616 r  sp0/sc/clk_cnt_reg[1]/Q
                         net (fo=7, routed)           0.137     1.753    sp0/sc/Q[0]
    SLICE_X64Y92         LUT6 (Prop_lut6_I1_O)        0.045     1.798 r  sp0/sc/clk_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.798    sp0/sc/clk_cnt_next[5]
    SLICE_X64Y92         FDCE                                         r  sp0/sc/clk_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=278, routed)         0.862     1.990    sp0/sc/clk_IBUF_BUFG
    SLICE_X64Y92         FDCE                                         r  sp0/sc/clk_cnt_reg[5]/C
                         clock pessimism             -0.502     1.488    
    SLICE_X64Y92         FDCE (Hold_fdce_C_D)         0.121     1.609    sp0/sc/clk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 Pmod0/control/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pmod0/control/count_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.128%)  route 0.145ns (43.872%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=278, routed)         0.563     1.446    Pmod0/control/clk_IBUF_BUFG
    SLICE_X48Y37         FDCE                                         r  Pmod0/control/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y37         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  Pmod0/control/FSM_sequential_state_reg[1]/Q
                         net (fo=44, routed)          0.145     1.733    Pmod0/control/state[1]
    SLICE_X49Y37         LUT6 (Prop_lut6_I0_O)        0.045     1.778 r  Pmod0/control/count[17]_i_1/O
                         net (fo=1, routed)           0.000     1.778    Pmod0/control/count[17]_i_1_n_0
    SLICE_X49Y37         FDCE                                         r  Pmod0/control/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=278, routed)         0.832     1.959    Pmod0/control/clk_IBUF_BUFG
    SLICE_X49Y37         FDCE                                         r  Pmod0/control/count_reg[17]/C
                         clock pessimism             -0.500     1.459    
    SLICE_X49Y37         FDCE (Hold_fdce_C_D)         0.091     1.550    Pmod0/control/count_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 Pmod0/clock_Div/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pmod0/clock_Div/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.212ns (52.246%)  route 0.194ns (47.754%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=278, routed)         0.563     1.446    Pmod0/clock_Div/clk_IBUF_BUFG
    SLICE_X56Y33         FDCE                                         r  Pmod0/clock_Div/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y33         FDCE (Prop_fdce_C_Q)         0.164     1.610 r  Pmod0/clock_Div/count_reg[0]/Q
                         net (fo=28, routed)          0.194     1.804    Pmod0/clock_Div/count[0]
    SLICE_X54Y32         LUT3 (Prop_lut3_I1_O)        0.048     1.852 r  Pmod0/clock_Div/count[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.852    Pmod0/clock_Div/count_0[3]
    SLICE_X54Y32         FDCE                                         r  Pmod0/clock_Div/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=278, routed)         0.829     1.956    Pmod0/clock_Div/clk_IBUF_BUFG
    SLICE_X54Y32         FDCE                                         r  Pmod0/clock_Div/count_reg[3]/C
                         clock pessimism             -0.478     1.478    
    SLICE_X54Y32         FDCE (Hold_fdce_C_D)         0.131     1.609    Pmod0/clock_Div/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 Pmod0/clock_Div/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pmod0/clock_Div/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.209ns (51.891%)  route 0.194ns (48.109%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=278, routed)         0.563     1.446    Pmod0/clock_Div/clk_IBUF_BUFG
    SLICE_X56Y33         FDCE                                         r  Pmod0/clock_Div/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y33         FDCE (Prop_fdce_C_Q)         0.164     1.610 r  Pmod0/clock_Div/count_reg[0]/Q
                         net (fo=28, routed)          0.194     1.804    Pmod0/clock_Div/count[0]
    SLICE_X54Y32         LUT3 (Prop_lut3_I1_O)        0.045     1.849 r  Pmod0/clock_Div/count[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.849    Pmod0/clock_Div/count_0[2]
    SLICE_X54Y32         FDCE                                         r  Pmod0/clock_Div/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=278, routed)         0.829     1.956    Pmod0/clock_Div/clk_IBUF_BUFG
    SLICE_X54Y32         FDCE                                         r  Pmod0/clock_Div/count_reg[2]/C
                         clock pessimism             -0.478     1.478    
    SLICE_X54Y32         FDCE (Hold_fdce_C_D)         0.121     1.599    Pmod0/clock_Div/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 Pmod0/op0/signal_delay_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pmod0/op0/signal_single_pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.053%)  route 0.158ns (45.947%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=278, routed)         0.560     1.443    Pmod0/op0/clk_IBUF_BUFG
    SLICE_X47Y35         FDRE                                         r  Pmod0/op0/signal_delay_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y35         FDRE (Prop_fdre_C_Q)         0.141     1.584 f  Pmod0/op0/signal_delay_reg/Q
                         net (fo=1, routed)           0.158     1.742    ds0/op0/signal_delay
    SLICE_X47Y35         LUT6 (Prop_lut6_I5_O)        0.045     1.787 r  ds0/op0/signal_single_pulse_i_1__4/O
                         net (fo=1, routed)           0.000     1.787    Pmod0/op0/signal_single_pulse_reg_0
    SLICE_X47Y35         FDRE                                         r  Pmod0/op0/signal_single_pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=278, routed)         0.829     1.956    Pmod0/op0/clk_IBUF_BUFG
    SLICE_X47Y35         FDRE                                         r  Pmod0/op0/signal_single_pulse_reg/C
                         clock pessimism             -0.513     1.443    
    SLICE_X47Y35         FDRE (Hold_fdre_C_D)         0.092     1.535    Pmod0/op0/signal_single_pulse_reg
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 pg0/cd0/num_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pg0/cd0/num_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=278, routed)         0.557     1.440    pg0/cd0/clk_IBUF_BUFG
    SLICE_X37Y32         FDRE                                         r  pg0/cd0/num_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y32         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  pg0/cd0/num_reg[11]/Q
                         net (fo=1, routed)           0.108     1.689    pg0/cd0/num_reg_n_0_[11]
    SLICE_X37Y32         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.797 r  pg0/cd0/num_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.797    pg0/cd0/num_reg[8]_i_1_n_4
    SLICE_X37Y32         FDRE                                         r  pg0/cd0/num_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=278, routed)         0.824     1.951    pg0/cd0/clk_IBUF_BUFG
    SLICE_X37Y32         FDRE                                         r  pg0/cd0/num_reg[11]/C
                         clock pessimism             -0.511     1.440    
    SLICE_X37Y32         FDRE (Hold_fdre_C_D)         0.105     1.545    pg0/cd0/num_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 pg0/cd0/num_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pg0/cd0/num_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=278, routed)         0.555     1.438    pg0/cd0/clk_IBUF_BUFG
    SLICE_X37Y30         FDRE                                         r  pg0/cd0/num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  pg0/cd0/num_reg[3]/Q
                         net (fo=1, routed)           0.108     1.687    pg0/cd0/num_reg_n_0_[3]
    SLICE_X37Y30         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.795 r  pg0/cd0/num_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.795    pg0/cd0/num_reg[0]_i_1_n_4
    SLICE_X37Y30         FDRE                                         r  pg0/cd0/num_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=278, routed)         0.822     1.949    pg0/cd0/clk_IBUF_BUFG
    SLICE_X37Y30         FDRE                                         r  pg0/cd0/num_reg[3]/C
                         clock pessimism             -0.511     1.438    
    SLICE_X37Y30         FDRE (Hold_fdre_C_D)         0.105     1.543    pg0/cd0/num_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 ds0/cd0/num_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ds0/cd0/num_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=278, routed)         0.563     1.446    ds0/cd0/clk_IBUF_BUFG
    SLICE_X37Y45         FDRE                                         r  ds0/cd0/num_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  ds0/cd0/num_reg[11]/Q
                         net (fo=1, routed)           0.108     1.695    ds0/cd0/num_reg_n_0_[11]
    SLICE_X37Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.803 r  ds0/cd0/num_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.803    ds0/cd0/num_reg[8]_i_1__0_n_4
    SLICE_X37Y45         FDRE                                         r  ds0/cd0/num_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=278, routed)         0.832     1.959    ds0/cd0/clk_IBUF_BUFG
    SLICE_X37Y45         FDRE                                         r  ds0/cd0/num_reg[11]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y45         FDRE (Hold_fdre_C_D)         0.105     1.551    ds0/cd0/num_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y82   sp0/noteGen_00/clk_cnt_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y83   sp0/noteGen_00/clk_cnt_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y83   sp0/noteGen_00/clk_cnt_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y83   sp0/noteGen_00/clk_cnt_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y83   sp0/noteGen_00/clk_cnt_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y84   sp0/noteGen_00/clk_cnt_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y84   sp0/noteGen_00/clk_cnt_reg[17]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y84   sp0/noteGen_00/clk_cnt_reg[18]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y84   sp0/noteGen_00/clk_cnt_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   clk_wiz_0_inst/num_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   clk_wiz_0_inst/num_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   clk_wiz_0_inst/num_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   clk_wiz_0_inst/num_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   clk_wiz_0_inst/num_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   clk_wiz_0_inst/num_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk_wiz_0_inst/num_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y33   Pmod0/clock_Div/count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y34   Pmod0/clock_Div/count_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y34   Pmod0/clock_Div/count_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y80   sp0/noteGen_00/clk_cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y85   sp0/noteGen_00/clk_cnt_reg[20]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y85   sp0/noteGen_00/clk_cnt_reg[21]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y80   sp0/noteGen_00/clk_cnt_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y80   sp0/noteGen_00/clk_cnt_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y32   Pmod0/clock_Div/count_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y32   Pmod0/clock_Div/count_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y32   Pmod0/clock_Div/count_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y32   Pmod0/clock_Div/new_clk_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y35   ds0/clp0/count_reg[0]/C



