// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        srcYUV_dout,
        srcYUV_num_data_valid,
        srcYUV_fifo_cap,
        srcYUV_empty_n,
        srcYUV_read,
        ovrlayYUV_din,
        ovrlayYUV_num_data_valid,
        ovrlayYUV_fifo_cap,
        ovrlayYUV_full_n,
        ovrlayYUV_write,
        rampVal_3_flag_0,
        hdata_flag_0,
        rampVal_2_flag_0,
        outpix_2,
        outpix_1,
        outpix,
        loopWidth,
        conv2_i_i_i313,
        conv2_i_i_i299,
        conv2_i_i_i286,
        conv2_i_i_i271_cast_cast,
        conv2_i_i_i_cast_cast,
        outpix_10,
        conv2_i_i10_i285_cast_cast_cast_cast,
        conv2_i_i10_i270,
        conv2_i_i10_i267,
        rampStart_1,
        cmp8,
        patternId_val_load,
        Zplate_Hor_Control_Start,
        cmp2_i,
        outpix_9_cast,
        y,
        colorFormatLocal,
        empty_44,
        barWidth_cast,
        barWidth,
        shl_i,
        Zplate_Hor_Control_Delta,
        Zplate_Ver_Control_Start,
        cmp12_i,
        Zplate_Ver_Control_Delta,
        sub_i_i_i,
        barWidthMinSamples,
        cmp11_i,
        cmp_i371,
        sub35_i,
        add_i410,
        icmp,
        empty,
        colorSel_cast,
        cmp54_i,
        cmp136_i,
        cmp121_i,
        passthruEndX_val_load,
        passthruStartX_val_load,
        passthruStartY_val_load,
        rev,
        rampVal_3_flag_1_out,
        rampVal_3_flag_1_out_ap_vld,
        rampVal_3_new_1_out,
        rampVal_3_new_1_out_ap_vld,
        rampVal_3_loc_1_out_i,
        rampVal_3_loc_1_out_o,
        rampVal_3_loc_1_out_o_ap_vld,
        rampVal_loc_1_out_i,
        rampVal_loc_1_out_o,
        rampVal_loc_1_out_o_ap_vld,
        hBarSel_4_0_loc_1_out_i,
        hBarSel_4_0_loc_1_out_o,
        hBarSel_4_0_loc_1_out_o_ap_vld,
        zonePlateVAddr_loc_1_out_i,
        zonePlateVAddr_loc_1_out_o,
        zonePlateVAddr_loc_1_out_o_ap_vld,
        vBarSel_loc_1_out_i,
        vBarSel_loc_1_out_o,
        vBarSel_loc_1_out_o_ap_vld,
        hBarSel_0_loc_1_out_i,
        hBarSel_0_loc_1_out_o,
        hBarSel_0_loc_1_out_o_ap_vld,
        hdata_flag_1_out,
        hdata_flag_1_out_ap_vld,
        hdata_new_1_out,
        hdata_new_1_out_ap_vld,
        hdata_loc_1_out_i,
        hdata_loc_1_out_o,
        hdata_loc_1_out_o_ap_vld,
        vBarSel_2_loc_1_out_i,
        vBarSel_2_loc_1_out_o,
        vBarSel_2_loc_1_out_o_ap_vld,
        hBarSel_3_0_loc_1_out_i,
        hBarSel_3_0_loc_1_out_o,
        hBarSel_3_0_loc_1_out_o_ap_vld,
        rampVal_2_flag_1_out,
        rampVal_2_flag_1_out_ap_vld,
        rampVal_2_new_1_out,
        rampVal_2_new_1_out_ap_vld,
        rampVal_2_loc_1_out_i,
        rampVal_2_loc_1_out_o,
        rampVal_2_loc_1_out_o_ap_vld,
        vBarSel_3_loc_1_out_i,
        vBarSel_3_loc_1_out_o,
        vBarSel_3_loc_1_out_o_ap_vld,
        hBarSel_5_0_loc_1_out_i,
        hBarSel_5_0_loc_1_out_o,
        hBarSel_5_0_loc_1_out_o_ap_vld,
        outpix_5_out,
        outpix_5_out_ap_vld,
        outpix_4_out,
        outpix_4_out_ap_vld,
        outpix_3_out,
        outpix_3_out_ap_vld,
        p_0_0_0247_out_i,
        p_0_0_0247_out_o,
        p_0_0_0247_out_o_ap_vld,
        p_0_0_09245_out_i,
        p_0_0_09245_out_o,
        p_0_0_09245_out_o_ap_vld,
        p_0_0_010243_out_i,
        p_0_0_010243_out_o,
        p_0_0_010243_out_o_ap_vld,
        rampVal,
        rampVal_ap_vld,
        hBarSel_4_0,
        hBarSel_4_0_ap_vld,
        zonePlateVAddr,
        zonePlateVAddr_ap_vld,
        hBarSel_0,
        hBarSel_0_ap_vld,
        vBarSel,
        vBarSel_ap_vld,
        hBarSel_3_0,
        hBarSel_3_0_ap_vld,
        vBarSel_2,
        vBarSel_2_ap_vld,
        hBarSel_5_0,
        hBarSel_5_0_ap_vld,
        vBarSel_1,
        vBarSel_1_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [29:0] srcYUV_dout;
input  [4:0] srcYUV_num_data_valid;
input  [4:0] srcYUV_fifo_cap;
input   srcYUV_empty_n;
output   srcYUV_read;
output  [29:0] ovrlayYUV_din;
input  [4:0] ovrlayYUV_num_data_valid;
input  [4:0] ovrlayYUV_fifo_cap;
input   ovrlayYUV_full_n;
output   ovrlayYUV_write;
input  [0:0] rampVal_3_flag_0;
input  [0:0] hdata_flag_0;
input  [0:0] rampVal_2_flag_0;
input  [9:0] outpix_2;
input  [9:0] outpix_1;
input  [9:0] outpix;
input  [15:0] loopWidth;
input  [9:0] conv2_i_i_i313;
input  [9:0] conv2_i_i_i299;
input  [9:0] conv2_i_i_i286;
input  [6:0] conv2_i_i_i271_cast_cast;
input  [2:0] conv2_i_i_i_cast_cast;
input  [9:0] outpix_10;
input  [4:0] conv2_i_i10_i285_cast_cast_cast_cast;
input  [9:0] conv2_i_i10_i270;
input  [9:0] conv2_i_i10_i267;
input  [9:0] rampStart_1;
input  [0:0] cmp8;
input  [7:0] patternId_val_load;
input  [15:0] Zplate_Hor_Control_Start;
input  [0:0] cmp2_i;
input  [9:0] outpix_9_cast;
input  [15:0] y;
input  [7:0] colorFormatLocal;
input  [7:0] empty_44;
input  [10:0] barWidth_cast;
input  [10:0] barWidth;
input  [15:0] shl_i;
input  [15:0] Zplate_Hor_Control_Delta;
input  [15:0] Zplate_Ver_Control_Start;
input  [0:0] cmp12_i;
input  [15:0] Zplate_Ver_Control_Delta;
input  [10:0] sub_i_i_i;
input  [9:0] barWidthMinSamples;
input  [0:0] cmp11_i;
input  [0:0] cmp_i371;
input  [16:0] sub35_i;
input  [9:0] add_i410;
input  [0:0] icmp;
input  [0:0] empty;
input  [1:0] colorSel_cast;
input  [0:0] cmp54_i;
input  [0:0] cmp136_i;
input  [0:0] cmp121_i;
input  [15:0] passthruEndX_val_load;
input  [15:0] passthruStartX_val_load;
input  [15:0] passthruStartY_val_load;
input  [0:0] rev;
output  [0:0] rampVal_3_flag_1_out;
output   rampVal_3_flag_1_out_ap_vld;
output  [15:0] rampVal_3_new_1_out;
output   rampVal_3_new_1_out_ap_vld;
input  [15:0] rampVal_3_loc_1_out_i;
output  [15:0] rampVal_3_loc_1_out_o;
output   rampVal_3_loc_1_out_o_ap_vld;
input  [15:0] rampVal_loc_1_out_i;
output  [15:0] rampVal_loc_1_out_o;
output   rampVal_loc_1_out_o_ap_vld;
input  [7:0] hBarSel_4_0_loc_1_out_i;
output  [7:0] hBarSel_4_0_loc_1_out_o;
output   hBarSel_4_0_loc_1_out_o_ap_vld;
input  [15:0] zonePlateVAddr_loc_1_out_i;
output  [15:0] zonePlateVAddr_loc_1_out_o;
output   zonePlateVAddr_loc_1_out_o_ap_vld;
input  [7:0] vBarSel_loc_1_out_i;
output  [7:0] vBarSel_loc_1_out_o;
output   vBarSel_loc_1_out_o_ap_vld;
input  [7:0] hBarSel_0_loc_1_out_i;
output  [7:0] hBarSel_0_loc_1_out_o;
output   hBarSel_0_loc_1_out_o_ap_vld;
output  [0:0] hdata_flag_1_out;
output   hdata_flag_1_out_ap_vld;
output  [15:0] hdata_new_1_out;
output   hdata_new_1_out_ap_vld;
input  [15:0] hdata_loc_1_out_i;
output  [15:0] hdata_loc_1_out_o;
output   hdata_loc_1_out_o_ap_vld;
input  [7:0] vBarSel_2_loc_1_out_i;
output  [7:0] vBarSel_2_loc_1_out_o;
output   vBarSel_2_loc_1_out_o_ap_vld;
input  [7:0] hBarSel_3_0_loc_1_out_i;
output  [7:0] hBarSel_3_0_loc_1_out_o;
output   hBarSel_3_0_loc_1_out_o_ap_vld;
output  [0:0] rampVal_2_flag_1_out;
output   rampVal_2_flag_1_out_ap_vld;
output  [15:0] rampVal_2_new_1_out;
output   rampVal_2_new_1_out_ap_vld;
input  [15:0] rampVal_2_loc_1_out_i;
output  [15:0] rampVal_2_loc_1_out_o;
output   rampVal_2_loc_1_out_o_ap_vld;
input  [7:0] vBarSel_3_loc_1_out_i;
output  [7:0] vBarSel_3_loc_1_out_o;
output   vBarSel_3_loc_1_out_o_ap_vld;
input  [7:0] hBarSel_5_0_loc_1_out_i;
output  [7:0] hBarSel_5_0_loc_1_out_o;
output   hBarSel_5_0_loc_1_out_o_ap_vld;
output  [9:0] outpix_5_out;
output   outpix_5_out_ap_vld;
output  [9:0] outpix_4_out;
output   outpix_4_out_ap_vld;
output  [9:0] outpix_3_out;
output   outpix_3_out_ap_vld;
input  [9:0] p_0_0_0247_out_i;
output  [9:0] p_0_0_0247_out_o;
output   p_0_0_0247_out_o_ap_vld;
input  [9:0] p_0_0_09245_out_i;
output  [9:0] p_0_0_09245_out_o;
output   p_0_0_09245_out_o_ap_vld;
input  [9:0] p_0_0_010243_out_i;
output  [9:0] p_0_0_010243_out_o;
output   p_0_0_010243_out_o_ap_vld;
output  [9:0] rampVal;
output   rampVal_ap_vld;
output  [7:0] hBarSel_4_0;
output   hBarSel_4_0_ap_vld;
output  [15:0] zonePlateVAddr;
output   zonePlateVAddr_ap_vld;
output  [2:0] hBarSel_0;
output   hBarSel_0_ap_vld;
output  [2:0] vBarSel;
output   vBarSel_ap_vld;
output  [2:0] hBarSel_3_0;
output   hBarSel_3_0_ap_vld;
output  [7:0] vBarSel_2;
output   vBarSel_2_ap_vld;
output  [2:0] hBarSel_5_0;
output   hBarSel_5_0_ap_vld;
output  [0:0] vBarSel_1;
output   vBarSel_1_ap_vld;

reg ap_idle;
reg rampVal_3_flag_1_out_ap_vld;
reg rampVal_3_new_1_out_ap_vld;
reg[15:0] rampVal_3_loc_1_out_o;
reg rampVal_3_loc_1_out_o_ap_vld;
reg[15:0] rampVal_loc_1_out_o;
reg rampVal_loc_1_out_o_ap_vld;
reg[7:0] hBarSel_4_0_loc_1_out_o;
reg hBarSel_4_0_loc_1_out_o_ap_vld;
reg[15:0] zonePlateVAddr_loc_1_out_o;
reg zonePlateVAddr_loc_1_out_o_ap_vld;
reg[7:0] vBarSel_loc_1_out_o;
reg vBarSel_loc_1_out_o_ap_vld;
reg[7:0] hBarSel_0_loc_1_out_o;
reg hBarSel_0_loc_1_out_o_ap_vld;
reg hdata_flag_1_out_ap_vld;
reg hdata_new_1_out_ap_vld;
reg[15:0] hdata_loc_1_out_o;
reg hdata_loc_1_out_o_ap_vld;
reg[7:0] vBarSel_2_loc_1_out_o;
reg vBarSel_2_loc_1_out_o_ap_vld;
reg[7:0] hBarSel_3_0_loc_1_out_o;
reg hBarSel_3_0_loc_1_out_o_ap_vld;
reg rampVal_2_flag_1_out_ap_vld;
reg rampVal_2_new_1_out_ap_vld;
reg[15:0] rampVal_2_loc_1_out_o;
reg rampVal_2_loc_1_out_o_ap_vld;
reg[7:0] vBarSel_3_loc_1_out_o;
reg vBarSel_3_loc_1_out_o_ap_vld;
reg[7:0] hBarSel_5_0_loc_1_out_o;
reg hBarSel_5_0_loc_1_out_o_ap_vld;
reg outpix_5_out_ap_vld;
reg outpix_4_out_ap_vld;
reg outpix_3_out_ap_vld;
reg[9:0] p_0_0_0247_out_o;
reg p_0_0_0247_out_o_ap_vld;
reg[9:0] p_0_0_09245_out_o;
reg p_0_0_09245_out_o_ap_vld;
reg[9:0] p_0_0_010243_out_o;
reg p_0_0_010243_out_o_ap_vld;
reg[9:0] rampVal;
reg rampVal_ap_vld;
reg[7:0] hBarSel_4_0;
reg hBarSel_4_0_ap_vld;
reg[15:0] zonePlateVAddr;
reg zonePlateVAddr_ap_vld;
reg[2:0] hBarSel_0;
reg hBarSel_0_ap_vld;
reg[2:0] vBarSel;
reg vBarSel_ap_vld;
reg[2:0] hBarSel_3_0;
reg hBarSel_3_0_ap_vld;
reg[7:0] vBarSel_2;
reg vBarSel_2_ap_vld;
reg[2:0] hBarSel_5_0;
reg hBarSel_5_0_ap_vld;
reg[0:0] vBarSel_1;
reg vBarSel_1_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter22;
reg    ap_idle_pp0;
reg   [0:0] icmp_ln565_reg_4888;
reg   [0:0] icmp_ln565_reg_4888_pp0_iter18_reg;
wire   [0:0] cmp8_read_reg_4800;
reg    ap_predicate_op580_read_state20;
reg    ap_block_state20_pp0_stage0_iter19;
reg    ap_block_state23_pp0_stage0_iter22;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln565_fu_1958_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [1:0] redYuv_address0;
wire   [9:0] redYuv_q0;
wire   [1:0] grnYuv_address0;
wire   [9:0] grnYuv_q0;
wire   [1:0] bluYuv_address0;
wire   [9:0] bluYuv_q0;
wire   [1:0] blkYuv_address0;
wire   [9:0] blkYuv_q0;
wire   [1:0] whiYuv_address0;
wire   [9:0] whiYuv_q0;
wire   [1:0] tpgBarSelRgb_r_q0;
wire   [9:0] tpgBarSelYuv_y_q0;
wire   [1:0] tpgBarSelRgb_g_q0;
wire   [9:0] tpgBarSelYuv_u_q0;
wire   [9:0] tpgBarSelYuv_v_q0;
reg   [10:0] xBar_0;
wire   [1:0] tpgBarSelRgb_b_q0;
wire   [10:0] tpgSinTableArray_address0;
wire   [19:0] tpgSinTableArray_q0;
reg   [15:0] zonePlateVDelta;
wire   [5:0] tpgTartanBarArray_address0;
wire   [2:0] tpgTartanBarArray_q0;
reg   [9:0] xCount_0;
reg   [9:0] yCount;
reg   [9:0] xCount_4_0;
reg   [0:0] vHatch;
reg   [9:0] yCount_2;
wire   [1:0] whiYuv_1_address0;
wire   [9:0] whiYuv_1_q0;
wire   [1:0] blkYuv_1_address0;
wire   [9:0] blkYuv_1_q0;
wire   [9:0] tpgSinTableArray_9bit_0_address0;
wire   [7:0] tpgSinTableArray_9bit_0_q0;
wire   [9:0] tpgSinTableArray_9bit_0_address1;
wire   [7:0] tpgSinTableArray_9bit_0_q1;
wire   [9:0] tpgSinTableArray_9bit_0_address2;
wire   [7:0] tpgSinTableArray_9bit_0_q2;
wire   [9:0] tpgSinTableArray_9bit_1_address0;
wire   [7:0] tpgSinTableArray_9bit_1_q0;
wire   [9:0] tpgSinTableArray_9bit_1_address1;
wire   [7:0] tpgSinTableArray_9bit_1_q1;
wire   [9:0] tpgSinTableArray_9bit_1_address2;
wire   [7:0] tpgSinTableArray_9bit_1_q2;
wire   [9:0] tpgSinTableArray_9bit_2_address0;
wire   [8:0] tpgSinTableArray_9bit_2_q0;
wire   [9:0] tpgSinTableArray_9bit_2_address1;
wire   [8:0] tpgSinTableArray_9bit_2_q1;
wire   [9:0] tpgSinTableArray_9bit_2_address2;
wire   [8:0] tpgSinTableArray_9bit_2_q2;
wire   [4:0] tpgCheckerBoardArray_address0;
wire   [1:0] tpgCheckerBoardArray_q0;
reg   [9:0] xCount_3_0;
reg   [9:0] yCount_3;
reg   [27:0] rSerie;
reg   [27:0] gSerie;
reg   [27:0] bSerie;
wire   [2:0] DPtpgBarSelRgb_VESA_r_address0;
wire   [1:0] DPtpgBarSelRgb_VESA_r_q0;
wire   [2:0] DPtpgBarSelRgb_VESA_g_address0;
wire   [1:0] DPtpgBarSelRgb_VESA_g_q0;
wire   [2:0] DPtpgBarSelRgb_VESA_b_address0;
wire   [1:0] DPtpgBarSelRgb_VESA_b_q0;
wire   [3:0] DPtpgBarArray_address0;
wire   [2:0] DPtpgBarArray_q0;
reg   [9:0] xCount_5_0;
reg   [5:0] yCount_1;
wire   [2:0] DPtpgBarSelRgb_CEA_r_address0;
wire   [7:0] DPtpgBarSelRgb_CEA_r_q0;
wire   [2:0] DPtpgBarSelRgb_CEA_g_address0;
wire   [7:0] DPtpgBarSelRgb_CEA_g_q0;
wire   [2:0] DPtpgBarSelRgb_CEA_b_address0;
wire   [7:0] DPtpgBarSelRgb_CEA_b_q0;
wire   [2:0] DPtpgBarSelYuv_601_y_address0;
wire   [9:0] DPtpgBarSelYuv_601_y_q0;
wire   [2:0] DPtpgBarSelYuv_601_v_address0;
wire   [9:0] DPtpgBarSelYuv_601_v_q0;
wire   [2:0] DPtpgBarSelYuv_601_u_address0;
wire   [9:0] DPtpgBarSelYuv_601_u_q0;
wire   [2:0] DPtpgBarSelYuv_709_y_address0;
wire   [9:0] DPtpgBarSelYuv_709_y_q0;
wire   [2:0] DPtpgBarSelYuv_709_v_address0;
wire   [9:0] DPtpgBarSelYuv_709_v_q0;
wire   [2:0] DPtpgBarSelYuv_709_u_address0;
wire   [9:0] DPtpgBarSelYuv_709_u_q0;
reg    ovrlayYUV_blk_n;
wire    ap_block_pp0_stage0;
reg    srcYUV_blk_n;
reg   [9:0] outpix_42_reg_1819;
reg   [9:0] outpix_41_reg_1830;
reg   [9:0] outpix_40_reg_1841;
wire   [1:0] grp_fu_1852_p3;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln565_reg_4888_pp0_iter16_reg;
wire   [7:0] patternId_val_load_read_reg_4796;
wire   [7:0] colorFormatLocal_read_reg_4768;
reg   [0:0] or_ln1494_reg_5018;
reg   [0:0] or_ln1494_reg_5018_pp0_iter16_reg;
reg    ap_predicate_pred595_state19;
reg    ap_predicate_pred600_state19;
reg    ap_predicate_pred609_state19;
reg    ap_predicate_pred618_state19;
reg    ap_predicate_pred627_state19;
reg    ap_predicate_pred636_state19;
reg    ap_predicate_pred645_state19;
reg    ap_predicate_pred656_state21;
reg    ap_predicate_pred662_state21;
reg    ap_predicate_pred669_state21;
wire   [0:0] cmp121_i_read_reg_4693;
wire   [0:0] cmp54_i_read_reg_4702;
wire   [0:0] cmp_i371_read_read_fu_630_p2;
wire   [0:0] cmp_i371_read_reg_4728;
wire   [7:0] colorFormatLocal_read_read_fu_702_p2;
wire   [0:0] cmp2_i_read_reg_4774;
wire   [7:0] patternId_val_load_read_read_fu_732_p2;
wire   [0:0] cmp8_read_read_fu_738_p2;
wire   [15:0] colorSel_cast_cast_fu_1887_p1;
reg   [15:0] colorSel_cast_cast_reg_4851;
wire   [15:0] outpix_9_cast_cast_fu_1895_p1;
reg   [15:0] outpix_9_cast_cast_reg_4858;
wire   [9:0] conv2_i_i10_i285_cast_cast_cast_cast_cast_cast_fu_1903_p1;
reg   [9:0] conv2_i_i10_i285_cast_cast_cast_cast_cast_cast_reg_4863;
wire  signed [9:0] conv2_i_i_i_cast_cast_cast_fu_1907_p1;
reg  signed [9:0] conv2_i_i_i_cast_cast_cast_reg_4869;
wire   [9:0] conv2_i_i_i271_cast_cast_cast_fu_1911_p1;
reg   [9:0] conv2_i_i_i271_cast_cast_cast_reg_4875;
reg   [15:0] x_2_reg_4881;
reg   [0:0] icmp_ln565_reg_4888_pp0_iter1_reg;
reg   [0:0] icmp_ln565_reg_4888_pp0_iter2_reg;
reg   [0:0] icmp_ln565_reg_4888_pp0_iter3_reg;
reg   [0:0] icmp_ln565_reg_4888_pp0_iter4_reg;
reg   [0:0] icmp_ln565_reg_4888_pp0_iter5_reg;
reg   [0:0] icmp_ln565_reg_4888_pp0_iter6_reg;
reg   [0:0] icmp_ln565_reg_4888_pp0_iter7_reg;
reg   [0:0] icmp_ln565_reg_4888_pp0_iter8_reg;
reg   [0:0] icmp_ln565_reg_4888_pp0_iter9_reg;
reg   [0:0] icmp_ln565_reg_4888_pp0_iter10_reg;
reg   [0:0] icmp_ln565_reg_4888_pp0_iter11_reg;
reg   [0:0] icmp_ln565_reg_4888_pp0_iter12_reg;
reg   [0:0] icmp_ln565_reg_4888_pp0_iter13_reg;
reg   [0:0] icmp_ln565_reg_4888_pp0_iter14_reg;
reg   [0:0] icmp_ln565_reg_4888_pp0_iter15_reg;
reg   [0:0] icmp_ln565_reg_4888_pp0_iter17_reg;
reg   [0:0] icmp_ln565_reg_4888_pp0_iter19_reg;
reg   [0:0] icmp_ln565_reg_4888_pp0_iter20_reg;
wire   [0:0] icmp_ln1072_fu_1970_p2;
reg   [0:0] icmp_ln1072_reg_4892;
reg   [0:0] icmp_ln1072_reg_4892_pp0_iter1_reg;
reg   [0:0] icmp_ln1072_reg_4892_pp0_iter2_reg;
reg   [0:0] icmp_ln1072_reg_4892_pp0_iter3_reg;
reg   [0:0] icmp_ln1072_reg_4892_pp0_iter4_reg;
reg   [0:0] icmp_ln1072_reg_4892_pp0_iter5_reg;
reg   [0:0] icmp_ln1072_reg_4892_pp0_iter6_reg;
reg   [0:0] icmp_ln1072_reg_4892_pp0_iter7_reg;
reg   [0:0] icmp_ln1072_reg_4892_pp0_iter8_reg;
reg   [0:0] icmp_ln1072_reg_4892_pp0_iter9_reg;
reg   [0:0] icmp_ln1072_reg_4892_pp0_iter10_reg;
reg   [0:0] icmp_ln1072_reg_4892_pp0_iter11_reg;
reg   [0:0] icmp_ln1072_reg_4892_pp0_iter12_reg;
reg   [0:0] icmp_ln1072_reg_4892_pp0_iter13_reg;
reg   [0:0] icmp_ln1072_reg_4892_pp0_iter14_reg;
reg   [0:0] icmp_ln1072_reg_4892_pp0_iter15_reg;
reg   [0:0] icmp_ln1072_reg_4892_pp0_iter16_reg;
reg   [0:0] icmp_ln1072_reg_4892_pp0_iter17_reg;
reg   [0:0] icmp_ln1072_reg_4892_pp0_iter18_reg;
reg   [0:0] icmp_ln1072_reg_4892_pp0_iter19_reg;
wire   [10:0] trunc_ln565_11_fu_1976_p1;
reg   [10:0] trunc_ln565_11_reg_4898;
reg   [10:0] trunc_ln565_11_reg_4898_pp0_iter1_reg;
reg   [10:0] trunc_ln565_11_reg_4898_pp0_iter2_reg;
reg   [10:0] trunc_ln565_11_reg_4898_pp0_iter3_reg;
reg   [10:0] trunc_ln565_11_reg_4898_pp0_iter4_reg;
reg   [10:0] trunc_ln565_11_reg_4898_pp0_iter5_reg;
reg   [10:0] trunc_ln565_11_reg_4898_pp0_iter6_reg;
reg   [10:0] trunc_ln565_11_reg_4898_pp0_iter7_reg;
reg   [10:0] trunc_ln565_11_reg_4898_pp0_iter8_reg;
reg   [10:0] trunc_ln565_11_reg_4898_pp0_iter9_reg;
reg   [10:0] trunc_ln565_11_reg_4898_pp0_iter10_reg;
reg   [10:0] trunc_ln565_11_reg_4898_pp0_iter11_reg;
wire   [10:0] add_ln552_fu_1980_p2;
reg   [10:0] add_ln552_reg_4904;
reg   [10:0] add_ln552_reg_4904_pp0_iter1_reg;
reg   [10:0] add_ln552_reg_4904_pp0_iter2_reg;
reg   [10:0] add_ln552_reg_4904_pp0_iter3_reg;
reg   [10:0] add_ln552_reg_4904_pp0_iter4_reg;
reg   [10:0] add_ln552_reg_4904_pp0_iter5_reg;
reg   [10:0] add_ln552_reg_4904_pp0_iter6_reg;
reg   [10:0] add_ln552_reg_4904_pp0_iter7_reg;
reg   [10:0] add_ln552_reg_4904_pp0_iter8_reg;
reg   [10:0] add_ln552_reg_4904_pp0_iter9_reg;
reg   [10:0] add_ln552_reg_4904_pp0_iter10_reg;
reg   [10:0] add_ln552_reg_4904_pp0_iter11_reg;
wire   [10:0] add_ln552_1_fu_1986_p2;
reg   [10:0] add_ln552_1_reg_4910;
reg   [10:0] add_ln552_1_reg_4910_pp0_iter1_reg;
reg   [10:0] add_ln552_1_reg_4910_pp0_iter2_reg;
reg   [10:0] add_ln552_1_reg_4910_pp0_iter3_reg;
reg   [10:0] add_ln552_1_reg_4910_pp0_iter4_reg;
reg   [10:0] add_ln552_1_reg_4910_pp0_iter5_reg;
reg   [10:0] add_ln552_1_reg_4910_pp0_iter6_reg;
reg   [10:0] add_ln552_1_reg_4910_pp0_iter7_reg;
reg   [10:0] add_ln552_1_reg_4910_pp0_iter8_reg;
reg   [10:0] add_ln552_1_reg_4910_pp0_iter9_reg;
reg   [10:0] add_ln552_1_reg_4910_pp0_iter10_reg;
reg   [10:0] add_ln552_1_reg_4910_pp0_iter11_reg;
wire   [0:0] icmp_ln1746_fu_1998_p2;
reg   [0:0] icmp_ln1746_reg_4916;
reg   [0:0] icmp_ln1746_reg_4916_pp0_iter1_reg;
reg   [0:0] icmp_ln1746_reg_4916_pp0_iter2_reg;
reg   [0:0] icmp_ln1746_reg_4916_pp0_iter3_reg;
reg   [0:0] icmp_ln1746_reg_4916_pp0_iter4_reg;
reg   [0:0] icmp_ln1746_reg_4916_pp0_iter5_reg;
reg   [0:0] icmp_ln1746_reg_4916_pp0_iter6_reg;
reg   [0:0] icmp_ln1746_reg_4916_pp0_iter7_reg;
reg   [0:0] icmp_ln1746_reg_4916_pp0_iter8_reg;
reg   [0:0] icmp_ln1746_reg_4916_pp0_iter9_reg;
reg   [0:0] icmp_ln1746_reg_4916_pp0_iter10_reg;
reg   [0:0] icmp_ln1746_reg_4916_pp0_iter11_reg;
reg   [0:0] icmp_ln1746_reg_4916_pp0_iter12_reg;
reg   [0:0] icmp_ln1746_reg_4916_pp0_iter13_reg;
reg   [0:0] icmp_ln1746_reg_4916_pp0_iter14_reg;
reg   [0:0] icmp_ln1746_reg_4916_pp0_iter15_reg;
wire   [0:0] and_ln1751_fu_2014_p2;
reg   [0:0] and_ln1751_reg_4920;
reg   [0:0] and_ln1751_reg_4920_pp0_iter1_reg;
reg   [0:0] and_ln1751_reg_4920_pp0_iter2_reg;
reg   [0:0] and_ln1751_reg_4920_pp0_iter3_reg;
reg   [0:0] and_ln1751_reg_4920_pp0_iter4_reg;
reg   [0:0] and_ln1751_reg_4920_pp0_iter5_reg;
reg   [0:0] and_ln1751_reg_4920_pp0_iter6_reg;
reg   [0:0] and_ln1751_reg_4920_pp0_iter7_reg;
reg   [0:0] and_ln1751_reg_4920_pp0_iter8_reg;
reg   [0:0] and_ln1751_reg_4920_pp0_iter9_reg;
reg   [0:0] and_ln1751_reg_4920_pp0_iter10_reg;
reg   [0:0] and_ln1751_reg_4920_pp0_iter11_reg;
reg   [0:0] and_ln1751_reg_4920_pp0_iter12_reg;
reg   [0:0] and_ln1751_reg_4920_pp0_iter13_reg;
reg   [0:0] and_ln1751_reg_4920_pp0_iter14_reg;
reg   [0:0] and_ln1751_reg_4920_pp0_iter15_reg;
wire   [0:0] icmp_ln1768_fu_2052_p2;
reg   [0:0] icmp_ln1768_reg_4924;
reg   [0:0] icmp_ln1768_reg_4924_pp0_iter1_reg;
reg   [0:0] icmp_ln1768_reg_4924_pp0_iter2_reg;
reg   [0:0] icmp_ln1768_reg_4924_pp0_iter3_reg;
reg   [0:0] icmp_ln1768_reg_4924_pp0_iter4_reg;
reg   [0:0] icmp_ln1768_reg_4924_pp0_iter5_reg;
reg   [0:0] icmp_ln1768_reg_4924_pp0_iter6_reg;
reg   [0:0] icmp_ln1768_reg_4924_pp0_iter7_reg;
reg   [0:0] icmp_ln1768_reg_4924_pp0_iter8_reg;
reg   [0:0] icmp_ln1768_reg_4924_pp0_iter9_reg;
reg   [0:0] icmp_ln1768_reg_4924_pp0_iter10_reg;
reg   [0:0] icmp_ln1768_reg_4924_pp0_iter11_reg;
reg   [0:0] icmp_ln1768_reg_4924_pp0_iter12_reg;
reg   [0:0] icmp_ln1768_reg_4924_pp0_iter13_reg;
reg   [0:0] icmp_ln1768_reg_4924_pp0_iter14_reg;
reg   [0:0] icmp_ln1768_reg_4924_pp0_iter15_reg;
wire   [0:0] icmp_ln1563_fu_2098_p2;
reg   [0:0] icmp_ln1563_reg_4928;
reg   [0:0] icmp_ln1563_reg_4928_pp0_iter1_reg;
reg   [0:0] icmp_ln1563_reg_4928_pp0_iter2_reg;
reg   [0:0] icmp_ln1563_reg_4928_pp0_iter3_reg;
reg   [0:0] icmp_ln1563_reg_4928_pp0_iter4_reg;
reg   [0:0] icmp_ln1563_reg_4928_pp0_iter5_reg;
reg   [0:0] icmp_ln1563_reg_4928_pp0_iter6_reg;
reg   [0:0] icmp_ln1563_reg_4928_pp0_iter7_reg;
reg   [0:0] icmp_ln1563_reg_4928_pp0_iter8_reg;
reg   [0:0] icmp_ln1563_reg_4928_pp0_iter9_reg;
reg   [0:0] icmp_ln1563_reg_4928_pp0_iter10_reg;
reg   [0:0] icmp_ln1563_reg_4928_pp0_iter11_reg;
reg   [0:0] icmp_ln1563_reg_4928_pp0_iter12_reg;
reg   [0:0] icmp_ln1563_reg_4928_pp0_iter13_reg;
reg   [0:0] icmp_ln1563_reg_4928_pp0_iter14_reg;
reg   [0:0] icmp_ln1563_reg_4928_pp0_iter15_reg;
wire   [0:0] and_ln1568_fu_2118_p2;
reg   [0:0] and_ln1568_reg_4932;
reg   [0:0] and_ln1568_reg_4932_pp0_iter1_reg;
reg   [0:0] and_ln1568_reg_4932_pp0_iter2_reg;
reg   [0:0] and_ln1568_reg_4932_pp0_iter3_reg;
reg   [0:0] and_ln1568_reg_4932_pp0_iter4_reg;
reg   [0:0] and_ln1568_reg_4932_pp0_iter5_reg;
reg   [0:0] and_ln1568_reg_4932_pp0_iter6_reg;
reg   [0:0] and_ln1568_reg_4932_pp0_iter7_reg;
reg   [0:0] and_ln1568_reg_4932_pp0_iter8_reg;
reg   [0:0] and_ln1568_reg_4932_pp0_iter9_reg;
reg   [0:0] and_ln1568_reg_4932_pp0_iter10_reg;
reg   [0:0] and_ln1568_reg_4932_pp0_iter11_reg;
reg   [0:0] and_ln1568_reg_4932_pp0_iter12_reg;
reg   [0:0] and_ln1568_reg_4932_pp0_iter13_reg;
reg   [0:0] and_ln1568_reg_4932_pp0_iter14_reg;
reg   [0:0] and_ln1568_reg_4932_pp0_iter15_reg;
wire   [0:0] and_ln1449_fu_2166_p2;
reg   [0:0] and_ln1449_reg_4936;
wire   [0:0] and_ln1454_fu_2186_p2;
reg   [0:0] and_ln1454_reg_4940;
wire   [0:0] icmp_ln1381_fu_2222_p2;
reg   [0:0] icmp_ln1381_reg_4944;
reg   [0:0] icmp_ln1381_reg_4944_pp0_iter1_reg;
reg   [0:0] icmp_ln1381_reg_4944_pp0_iter2_reg;
reg   [0:0] icmp_ln1381_reg_4944_pp0_iter3_reg;
reg   [0:0] icmp_ln1381_reg_4944_pp0_iter4_reg;
reg   [0:0] icmp_ln1381_reg_4944_pp0_iter5_reg;
reg   [0:0] icmp_ln1381_reg_4944_pp0_iter6_reg;
reg   [0:0] icmp_ln1381_reg_4944_pp0_iter7_reg;
reg   [0:0] icmp_ln1381_reg_4944_pp0_iter8_reg;
reg   [0:0] icmp_ln1381_reg_4944_pp0_iter9_reg;
reg   [0:0] icmp_ln1381_reg_4944_pp0_iter10_reg;
reg   [0:0] icmp_ln1381_reg_4944_pp0_iter11_reg;
reg   [0:0] icmp_ln1381_reg_4944_pp0_iter12_reg;
reg   [0:0] icmp_ln1381_reg_4944_pp0_iter13_reg;
reg   [0:0] icmp_ln1381_reg_4944_pp0_iter14_reg;
reg   [0:0] icmp_ln1381_reg_4944_pp0_iter15_reg;
wire   [0:0] and_ln1386_fu_2242_p2;
reg   [0:0] and_ln1386_reg_4948;
reg   [0:0] and_ln1386_reg_4948_pp0_iter1_reg;
reg   [0:0] and_ln1386_reg_4948_pp0_iter2_reg;
reg   [0:0] and_ln1386_reg_4948_pp0_iter3_reg;
reg   [0:0] and_ln1386_reg_4948_pp0_iter4_reg;
reg   [0:0] and_ln1386_reg_4948_pp0_iter5_reg;
reg   [0:0] and_ln1386_reg_4948_pp0_iter6_reg;
reg   [0:0] and_ln1386_reg_4948_pp0_iter7_reg;
reg   [0:0] and_ln1386_reg_4948_pp0_iter8_reg;
reg   [0:0] and_ln1386_reg_4948_pp0_iter9_reg;
reg   [0:0] and_ln1386_reg_4948_pp0_iter10_reg;
reg   [0:0] and_ln1386_reg_4948_pp0_iter11_reg;
reg   [0:0] and_ln1386_reg_4948_pp0_iter12_reg;
reg   [0:0] and_ln1386_reg_4948_pp0_iter13_reg;
reg   [0:0] and_ln1386_reg_4948_pp0_iter14_reg;
reg   [0:0] and_ln1386_reg_4948_pp0_iter15_reg;
wire   [0:0] icmp_ln1330_fu_2278_p2;
reg   [0:0] icmp_ln1330_reg_4952;
reg   [0:0] icmp_ln1330_reg_4952_pp0_iter1_reg;
reg   [0:0] icmp_ln1330_reg_4952_pp0_iter2_reg;
reg   [0:0] icmp_ln1330_reg_4952_pp0_iter3_reg;
reg   [0:0] icmp_ln1330_reg_4952_pp0_iter4_reg;
wire   [0:0] and_ln1337_fu_2284_p2;
reg   [0:0] and_ln1337_reg_4956;
reg   [0:0] and_ln1337_reg_4956_pp0_iter1_reg;
reg   [0:0] and_ln1337_reg_4956_pp0_iter2_reg;
reg   [0:0] and_ln1337_reg_4956_pp0_iter3_reg;
reg   [0:0] and_ln1337_reg_4956_pp0_iter4_reg;
wire   [0:0] icmp_ln1250_fu_2304_p2;
reg   [0:0] icmp_ln1250_reg_4960;
reg   [0:0] icmp_ln1250_reg_4960_pp0_iter1_reg;
reg   [0:0] icmp_ln1250_reg_4960_pp0_iter2_reg;
reg   [0:0] icmp_ln1250_reg_4960_pp0_iter3_reg;
reg   [0:0] icmp_ln1250_reg_4960_pp0_iter4_reg;
reg   [0:0] icmp_ln1250_reg_4960_pp0_iter5_reg;
reg   [0:0] icmp_ln1250_reg_4960_pp0_iter6_reg;
reg   [0:0] icmp_ln1250_reg_4960_pp0_iter7_reg;
reg   [0:0] icmp_ln1250_reg_4960_pp0_iter8_reg;
reg   [0:0] icmp_ln1250_reg_4960_pp0_iter9_reg;
reg   [0:0] icmp_ln1250_reg_4960_pp0_iter10_reg;
reg   [0:0] icmp_ln1250_reg_4960_pp0_iter11_reg;
reg   [0:0] icmp_ln1250_reg_4960_pp0_iter12_reg;
reg   [0:0] icmp_ln1250_reg_4960_pp0_iter13_reg;
reg   [0:0] icmp_ln1250_reg_4960_pp0_iter14_reg;
reg   [0:0] icmp_ln1250_reg_4960_pp0_iter15_reg;
reg   [0:0] icmp_ln1250_reg_4960_pp0_iter16_reg;
wire   [0:0] icmp_ln1095_fu_2346_p2;
reg   [0:0] icmp_ln1095_reg_4964;
reg   [0:0] icmp_ln1095_reg_4964_pp0_iter1_reg;
reg   [0:0] icmp_ln1095_reg_4964_pp0_iter2_reg;
reg   [0:0] icmp_ln1095_reg_4964_pp0_iter3_reg;
reg   [0:0] icmp_ln1095_reg_4964_pp0_iter4_reg;
reg   [0:0] icmp_ln1095_reg_4964_pp0_iter5_reg;
reg   [0:0] icmp_ln1095_reg_4964_pp0_iter6_reg;
reg   [0:0] icmp_ln1095_reg_4964_pp0_iter7_reg;
reg   [0:0] icmp_ln1095_reg_4964_pp0_iter8_reg;
reg   [0:0] icmp_ln1095_reg_4964_pp0_iter9_reg;
reg   [0:0] icmp_ln1095_reg_4964_pp0_iter10_reg;
reg   [0:0] icmp_ln1095_reg_4964_pp0_iter11_reg;
reg   [0:0] icmp_ln1095_reg_4964_pp0_iter12_reg;
reg   [0:0] icmp_ln1095_reg_4964_pp0_iter13_reg;
reg   [0:0] icmp_ln1095_reg_4964_pp0_iter14_reg;
reg   [0:0] icmp_ln1095_reg_4964_pp0_iter15_reg;
reg   [0:0] icmp_ln1095_reg_4964_pp0_iter16_reg;
reg   [0:0] icmp_ln1095_reg_4964_pp0_iter17_reg;
wire   [0:0] or_ln736_fu_2400_p2;
reg   [0:0] or_ln736_reg_4968;
reg   [0:0] or_ln736_reg_4968_pp0_iter1_reg;
reg   [0:0] or_ln736_reg_4968_pp0_iter2_reg;
reg   [0:0] or_ln736_reg_4968_pp0_iter3_reg;
reg   [0:0] or_ln736_reg_4968_pp0_iter4_reg;
reg   [0:0] or_ln736_reg_4968_pp0_iter5_reg;
reg   [0:0] or_ln736_reg_4968_pp0_iter6_reg;
reg   [0:0] or_ln736_reg_4968_pp0_iter7_reg;
reg   [0:0] or_ln736_reg_4968_pp0_iter8_reg;
reg   [0:0] or_ln736_reg_4968_pp0_iter9_reg;
reg   [0:0] or_ln736_reg_4968_pp0_iter10_reg;
reg   [0:0] or_ln736_reg_4968_pp0_iter11_reg;
reg   [0:0] or_ln736_reg_4968_pp0_iter12_reg;
reg   [0:0] or_ln736_reg_4968_pp0_iter13_reg;
reg   [0:0] or_ln736_reg_4968_pp0_iter14_reg;
reg   [0:0] or_ln736_reg_4968_pp0_iter15_reg;
reg   [0:0] or_ln736_reg_4968_pp0_iter16_reg;
reg   [0:0] or_ln736_reg_4968_pp0_iter17_reg;
reg   [0:0] or_ln736_reg_4968_pp0_iter18_reg;
reg   [0:0] or_ln736_reg_4968_pp0_iter19_reg;
reg   [0:0] or_ln736_reg_4968_pp0_iter20_reg;
wire   [16:0] zext_ln1347_fu_2411_p1;
wire   [0:0] outpix_50_fu_2414_p1;
reg   [0:0] outpix_50_reg_4980;
reg   [0:0] outpix_50_reg_4980_pp0_iter2_reg;
reg   [0:0] outpix_50_reg_4980_pp0_iter3_reg;
reg   [0:0] outpix_50_reg_4980_pp0_iter4_reg;
reg   [0:0] outpix_50_reg_4980_pp0_iter5_reg;
reg   [0:0] outpix_50_reg_4980_pp0_iter6_reg;
reg   [0:0] outpix_50_reg_4980_pp0_iter7_reg;
reg   [0:0] outpix_50_reg_4980_pp0_iter8_reg;
reg   [0:0] outpix_50_reg_4980_pp0_iter9_reg;
reg   [0:0] outpix_50_reg_4980_pp0_iter10_reg;
reg   [0:0] outpix_50_reg_4980_pp0_iter11_reg;
reg   [0:0] outpix_50_reg_4980_pp0_iter12_reg;
reg   [0:0] outpix_50_reg_4980_pp0_iter13_reg;
reg   [0:0] outpix_50_reg_4980_pp0_iter14_reg;
reg   [0:0] outpix_50_reg_4980_pp0_iter15_reg;
reg   [0:0] outpix_50_reg_4980_pp0_iter16_reg;
reg   [0:0] outpix_50_reg_4980_pp0_iter17_reg;
reg   [0:0] outpix_50_reg_4980_pp0_iter18_reg;
reg   [0:0] outpix_50_reg_4980_pp0_iter19_reg;
wire   [0:0] icmp_ln1674_fu_2420_p2;
reg   [0:0] icmp_ln1674_reg_4992;
reg   [0:0] icmp_ln1674_reg_4992_pp0_iter2_reg;
reg   [0:0] icmp_ln1674_reg_4992_pp0_iter3_reg;
reg   [0:0] icmp_ln1674_reg_4992_pp0_iter4_reg;
reg   [0:0] icmp_ln1674_reg_4992_pp0_iter5_reg;
reg   [0:0] icmp_ln1674_reg_4992_pp0_iter6_reg;
reg   [0:0] icmp_ln1674_reg_4992_pp0_iter7_reg;
reg   [0:0] icmp_ln1674_reg_4992_pp0_iter8_reg;
reg   [0:0] icmp_ln1674_reg_4992_pp0_iter9_reg;
reg   [0:0] icmp_ln1674_reg_4992_pp0_iter10_reg;
reg   [0:0] icmp_ln1674_reg_4992_pp0_iter11_reg;
reg   [0:0] icmp_ln1674_reg_4992_pp0_iter12_reg;
reg   [0:0] icmp_ln1674_reg_4992_pp0_iter13_reg;
reg   [0:0] icmp_ln1674_reg_4992_pp0_iter14_reg;
reg   [0:0] icmp_ln1674_reg_4992_pp0_iter15_reg;
reg   [0:0] icmp_ln1674_reg_4992_pp0_iter16_reg;
reg   [0:0] icmp_ln1674_reg_4992_pp0_iter17_reg;
reg   [0:0] icmp_ln1674_reg_4992_pp0_iter18_reg;
reg   [0:0] icmp_ln1674_reg_4992_pp0_iter19_reg;
wire   [0:0] icmp_ln1586_fu_2430_p2;
reg   [0:0] icmp_ln1586_reg_4998;
reg   [0:0] icmp_ln1586_reg_4998_pp0_iter2_reg;
reg   [0:0] icmp_ln1586_reg_4998_pp0_iter3_reg;
reg   [0:0] icmp_ln1586_reg_4998_pp0_iter4_reg;
reg   [0:0] icmp_ln1586_reg_4998_pp0_iter5_reg;
reg   [0:0] icmp_ln1586_reg_4998_pp0_iter6_reg;
reg   [0:0] icmp_ln1586_reg_4998_pp0_iter7_reg;
reg   [0:0] icmp_ln1586_reg_4998_pp0_iter8_reg;
reg   [0:0] icmp_ln1586_reg_4998_pp0_iter9_reg;
reg   [0:0] icmp_ln1586_reg_4998_pp0_iter10_reg;
reg   [0:0] icmp_ln1586_reg_4998_pp0_iter11_reg;
reg   [0:0] icmp_ln1586_reg_4998_pp0_iter12_reg;
reg   [0:0] icmp_ln1586_reg_4998_pp0_iter13_reg;
reg   [0:0] icmp_ln1586_reg_4998_pp0_iter14_reg;
reg   [0:0] icmp_ln1586_reg_4998_pp0_iter15_reg;
wire   [0:0] icmp_ln1473_fu_2469_p2;
reg   [0:0] icmp_ln1473_reg_5002;
wire   [0:0] icmp_ln1405_fu_2478_p2;
reg   [0:0] icmp_ln1405_reg_5006;
reg   [0:0] icmp_ln1405_reg_5006_pp0_iter2_reg;
reg   [0:0] icmp_ln1405_reg_5006_pp0_iter3_reg;
reg   [0:0] icmp_ln1405_reg_5006_pp0_iter4_reg;
reg   [0:0] icmp_ln1405_reg_5006_pp0_iter5_reg;
reg   [0:0] icmp_ln1405_reg_5006_pp0_iter6_reg;
reg   [0:0] icmp_ln1405_reg_5006_pp0_iter7_reg;
reg   [0:0] icmp_ln1405_reg_5006_pp0_iter8_reg;
reg   [0:0] icmp_ln1405_reg_5006_pp0_iter9_reg;
reg   [0:0] icmp_ln1405_reg_5006_pp0_iter10_reg;
reg   [0:0] icmp_ln1405_reg_5006_pp0_iter11_reg;
reg   [0:0] icmp_ln1405_reg_5006_pp0_iter12_reg;
reg   [0:0] icmp_ln1405_reg_5006_pp0_iter13_reg;
reg   [0:0] icmp_ln1405_reg_5006_pp0_iter14_reg;
reg   [0:0] icmp_ln1405_reg_5006_pp0_iter15_reg;
wire   [0:0] icmp_ln1478_fu_2534_p2;
wire   [0:0] icmp_ln1483_fu_2540_p2;
wire   [0:0] or_ln1494_fu_2592_p2;
reg   [0:0] or_ln1494_reg_5018_pp0_iter4_reg;
reg   [0:0] or_ln1494_reg_5018_pp0_iter5_reg;
reg   [0:0] or_ln1494_reg_5018_pp0_iter6_reg;
reg   [0:0] or_ln1494_reg_5018_pp0_iter7_reg;
reg   [0:0] or_ln1494_reg_5018_pp0_iter8_reg;
reg   [0:0] or_ln1494_reg_5018_pp0_iter9_reg;
reg   [0:0] or_ln1494_reg_5018_pp0_iter10_reg;
reg   [0:0] or_ln1494_reg_5018_pp0_iter11_reg;
reg   [0:0] or_ln1494_reg_5018_pp0_iter12_reg;
reg   [0:0] or_ln1494_reg_5018_pp0_iter13_reg;
reg   [0:0] or_ln1494_reg_5018_pp0_iter14_reg;
reg   [0:0] or_ln1494_reg_5018_pp0_iter15_reg;
reg   [0:0] or_ln1494_reg_5018_pp0_iter17_reg;
reg   [0:0] or_ln1494_reg_5018_pp0_iter18_reg;
reg   [15:0] zonePlateVDelta_load_reg_5022;
wire  signed [15:0] grp_reg_int_s_fu_2607_ap_return;
reg   [10:0] lshr_ln3_reg_5037;
reg   [10:0] lshr_ln3_reg_5037_pp0_iter9_reg;
reg   [10:0] lshr_ln3_reg_5037_pp0_iter10_reg;
reg   [10:0] lshr_ln3_reg_5037_pp0_iter11_reg;
reg   [10:0] lshr_ln3_reg_5037_pp0_iter12_reg;
reg   [10:0] lshr_ln3_reg_5037_pp0_iter13_reg;
reg   [10:0] lshr_ln3_reg_5037_pp0_iter14_reg;
reg   [10:0] lshr_ln3_reg_5037_pp0_iter15_reg;
reg   [10:0] lshr_ln3_reg_5037_pp0_iter16_reg;
reg   [9:0] tmp_8_reg_5042;
reg   [9:0] tmp_15_reg_5047;
reg   [9:0] tmp_17_reg_5052;
wire   [8:0] tmp_2_fu_2786_p9;
reg   [8:0] tmp_2_reg_5102;
wire   [8:0] tmp_3_fu_2818_p9;
reg   [8:0] tmp_3_reg_5107;
wire   [8:0] tmp_4_fu_2850_p9;
reg   [8:0] tmp_4_reg_5112;
wire   [9:0] r_fu_2895_p3;
reg   [9:0] r_reg_5117;
reg   [9:0] r_reg_5117_pp0_iter16_reg;
reg   [9:0] r_reg_5117_pp0_iter17_reg;
reg   [9:0] r_reg_5117_pp0_iter18_reg;
reg   [9:0] r_reg_5117_pp0_iter19_reg;
wire   [9:0] g_fu_2928_p3;
reg   [9:0] g_reg_5123;
reg   [9:0] g_reg_5123_pp0_iter16_reg;
reg   [9:0] g_reg_5123_pp0_iter17_reg;
reg   [9:0] g_reg_5123_pp0_iter18_reg;
wire   [9:0] b_fu_2961_p3;
reg   [9:0] b_reg_5128;
reg   [9:0] b_reg_5128_pp0_iter16_reg;
reg   [9:0] b_reg_5128_pp0_iter17_reg;
reg   [9:0] b_reg_5128_pp0_iter18_reg;
wire   [16:0] zext_ln1302_fu_2969_p1;
reg   [16:0] zext_ln1302_reg_5135;
wire   [17:0] zext_ln1302_1_fu_2973_p1;
reg   [17:0] zext_ln1302_1_reg_5141;
wire  signed [17:0] grp_fu_4582_p3;
wire   [9:0] b_3_fu_3366_p3;
reg   [9:0] b_3_reg_5188;
reg   [9:0] b_3_reg_5188_pp0_iter19_reg;
reg  signed [19:0] tpgSinTableArray_load_reg_5201;
wire   [9:0] g_2_fu_3568_p3;
reg   [9:0] g_2_reg_5301;
wire   [27:0] mul_ln1356_fu_3597_p2;
reg   [27:0] mul_ln1356_reg_5347;
wire   [26:0] trunc_ln1356_fu_3603_p1;
reg   [26:0] trunc_ln1356_reg_5353;
reg   [9:0] outpix_17_reg_5413;
reg   [9:0] outpix_14_reg_5419;
reg   [9:0] outpix_13_reg_5425;
wire   [9:0] pix_10_fu_3710_p3;
wire   [9:0] pix_7_fu_3718_p3;
wire  signed [9:0] pix_3_cast_fu_3726_p1;
wire  signed [9:0] pix_4_cast_fu_3730_p1;
wire  signed [9:0] pix_5_cast_fu_3734_p1;
wire  signed [9:0] sext_ln1784_fu_3738_p1;
wire  signed [9:0] sext_ln1785_fu_3742_p1;
wire  signed [9:0] sext_ln1786_fu_3746_p1;
wire   [9:0] select_ln552_fu_3750_p3;
wire   [9:0] tmp_30_fu_3786_p9;
wire   [9:0] tmp_31_fu_3824_p9;
wire   [9:0] outpix_48_fu_3847_p3;
wire   [9:0] outpix_44_fu_4015_p3;
wire   [9:0] outpix_46_fu_4037_p3;
wire   [9:0] outpix_45_fu_4063_p3;
wire   [9:0] outpix_32_fu_4093_p3;
wire   [9:0] outpix_57_fu_4128_p9;
wire  signed [9:0] tpgBarSelRgb_b_load_2_cast_fu_4148_p1;
wire   [9:0] outpix_24_fu_4152_p3;
wire   [9:0] outpix_43_fu_4158_p3;
wire   [9:0] r_3_fu_4216_p3;
wire   [9:0] outpix_30_fu_4226_p3;
wire   [9:0] outpix_56_fu_4261_p9;
wire  signed [9:0] tpgBarSelRgb_b_load_1_cast_fu_4281_p1;
wire   [7:0] outpix_53_fu_4330_p2;
reg   [7:0] outpix_53_reg_5590;
wire   [9:0] outpix_28_fu_4340_p3;
wire   [9:0] outpix_55_fu_4375_p9;
wire  signed [9:0] tpgBarSelRgb_b_load_cast_fu_4395_p1;
wire   [9:0] outpix_51_fu_4403_p1;
wire   [9:0] outpix_52_fu_4407_p3;
wire   [9:0] outpix_19_fu_4414_p3;
wire   [9:0] outpix_20_fu_4420_p3;
reg    ap_condition_exit_pp0_iter21_stage0;
wire    grp_reg_ap_uint_10_s_fu_2464_ap_start;
wire    grp_reg_ap_uint_10_s_fu_2464_ap_done;
wire    grp_reg_ap_uint_10_s_fu_2464_ap_idle;
wire    grp_reg_ap_uint_10_s_fu_2464_ap_ready;
reg    grp_reg_ap_uint_10_s_fu_2464_ap_ce;
wire   [9:0] grp_reg_ap_uint_10_s_fu_2464_ap_return;
reg    ap_predicate_op235_call_state2;
reg    ap_block_state20_pp0_stage0_iter19_ignore_call0;
reg    ap_block_state23_pp0_stage0_iter22_ignore_call0;
reg    ap_block_pp0_stage0_11001_ignoreCallOp235;
wire    grp_reg_int_s_fu_2607_ap_start;
wire    grp_reg_int_s_fu_2607_ap_done;
wire    grp_reg_int_s_fu_2607_ap_idle;
wire    grp_reg_int_s_fu_2607_ap_ready;
reg    grp_reg_int_s_fu_2607_ap_ce;
wire   [15:0] grp_reg_int_s_fu_2607_d;
reg    ap_predicate_op293_call_state5;
reg    ap_block_state20_pp0_stage0_iter19_ignore_call5;
reg    ap_block_state23_pp0_stage0_iter22_ignore_call5;
reg    ap_block_pp0_stage0_11001_ignoreCallOp293;
wire   [0:0] ap_phi_reg_pp0_iter0_hHatch_reg_1464;
reg   [0:0] ap_phi_reg_pp0_iter1_hHatch_reg_1464;
reg   [0:0] ap_phi_reg_pp0_iter2_hHatch_reg_1464;
reg   [0:0] ap_phi_reg_pp0_iter3_hHatch_reg_1464;
reg    ap_predicate_pred2182_state3;
wire   [1:0] ap_phi_reg_pp0_iter0_phi_ln1519_reg_1486;
reg   [1:0] ap_phi_reg_pp0_iter1_phi_ln1519_reg_1486;
reg   [1:0] ap_phi_reg_pp0_iter2_phi_ln1519_reg_1486;
reg   [1:0] ap_phi_reg_pp0_iter3_phi_ln1519_reg_1486;
reg   [1:0] ap_phi_reg_pp0_iter4_phi_ln1519_reg_1486;
reg   [1:0] ap_phi_reg_pp0_iter5_phi_ln1519_reg_1486;
reg   [1:0] ap_phi_reg_pp0_iter6_phi_ln1519_reg_1486;
reg   [1:0] ap_phi_reg_pp0_iter7_phi_ln1519_reg_1486;
reg   [1:0] ap_phi_reg_pp0_iter8_phi_ln1519_reg_1486;
reg   [1:0] ap_phi_reg_pp0_iter9_phi_ln1519_reg_1486;
reg   [1:0] ap_phi_reg_pp0_iter10_phi_ln1519_reg_1486;
reg   [1:0] ap_phi_reg_pp0_iter11_phi_ln1519_reg_1486;
reg   [1:0] ap_phi_reg_pp0_iter12_phi_ln1519_reg_1486;
reg   [1:0] ap_phi_reg_pp0_iter13_phi_ln1519_reg_1486;
reg   [1:0] ap_phi_reg_pp0_iter14_phi_ln1519_reg_1486;
reg   [1:0] ap_phi_reg_pp0_iter15_phi_ln1519_reg_1486;
reg   [1:0] ap_phi_reg_pp0_iter16_phi_ln1519_reg_1486;
reg   [1:0] ap_phi_reg_pp0_iter17_phi_ln1519_reg_1486;
reg   [1:0] ap_phi_reg_pp0_iter18_phi_ln1519_reg_1486;
reg   [1:0] ap_phi_reg_pp0_iter19_phi_ln1519_reg_1486;
wire   [1:0] ap_phi_reg_pp0_iter0_phi_ln1504_reg_1497;
reg   [1:0] ap_phi_reg_pp0_iter1_phi_ln1504_reg_1497;
reg   [1:0] ap_phi_reg_pp0_iter2_phi_ln1504_reg_1497;
reg   [1:0] ap_phi_reg_pp0_iter3_phi_ln1504_reg_1497;
reg   [1:0] ap_phi_reg_pp0_iter4_phi_ln1504_reg_1497;
reg   [1:0] ap_phi_reg_pp0_iter5_phi_ln1504_reg_1497;
reg   [1:0] ap_phi_reg_pp0_iter6_phi_ln1504_reg_1497;
reg   [1:0] ap_phi_reg_pp0_iter7_phi_ln1504_reg_1497;
reg   [1:0] ap_phi_reg_pp0_iter8_phi_ln1504_reg_1497;
reg   [1:0] ap_phi_reg_pp0_iter9_phi_ln1504_reg_1497;
reg   [1:0] ap_phi_reg_pp0_iter10_phi_ln1504_reg_1497;
reg   [1:0] ap_phi_reg_pp0_iter11_phi_ln1504_reg_1497;
reg   [1:0] ap_phi_reg_pp0_iter12_phi_ln1504_reg_1497;
reg   [1:0] ap_phi_reg_pp0_iter13_phi_ln1504_reg_1497;
reg   [1:0] ap_phi_reg_pp0_iter14_phi_ln1504_reg_1497;
reg   [1:0] ap_phi_reg_pp0_iter15_phi_ln1504_reg_1497;
reg   [1:0] ap_phi_reg_pp0_iter16_phi_ln1504_reg_1497;
reg   [1:0] ap_phi_reg_pp0_iter17_phi_ln1504_reg_1497;
reg   [1:0] ap_phi_reg_pp0_iter18_phi_ln1504_reg_1497;
reg   [1:0] ap_phi_reg_pp0_iter19_phi_ln1504_reg_1497;
wire   [1:0] ap_phi_reg_pp0_iter0_phi_ln1228_reg_1508;
reg   [1:0] ap_phi_reg_pp0_iter1_phi_ln1228_reg_1508;
reg   [1:0] ap_phi_reg_pp0_iter2_phi_ln1228_reg_1508;
reg   [1:0] ap_phi_reg_pp0_iter3_phi_ln1228_reg_1508;
reg   [1:0] ap_phi_reg_pp0_iter4_phi_ln1228_reg_1508;
reg   [1:0] ap_phi_reg_pp0_iter5_phi_ln1228_reg_1508;
reg   [1:0] ap_phi_reg_pp0_iter6_phi_ln1228_reg_1508;
reg   [1:0] ap_phi_reg_pp0_iter7_phi_ln1228_reg_1508;
reg   [1:0] ap_phi_reg_pp0_iter8_phi_ln1228_reg_1508;
reg   [1:0] ap_phi_reg_pp0_iter9_phi_ln1228_reg_1508;
reg   [1:0] ap_phi_reg_pp0_iter10_phi_ln1228_reg_1508;
reg   [1:0] ap_phi_reg_pp0_iter11_phi_ln1228_reg_1508;
reg   [1:0] ap_phi_reg_pp0_iter12_phi_ln1228_reg_1508;
reg   [1:0] ap_phi_reg_pp0_iter13_phi_ln1228_reg_1508;
reg   [1:0] ap_phi_reg_pp0_iter14_phi_ln1228_reg_1508;
reg   [1:0] ap_phi_reg_pp0_iter15_phi_ln1228_reg_1508;
reg   [1:0] ap_phi_reg_pp0_iter16_phi_ln1228_reg_1508;
reg   [1:0] ap_phi_reg_pp0_iter17_phi_ln1228_reg_1508;
reg   [1:0] ap_phi_reg_pp0_iter18_phi_ln1228_reg_1508;
reg   [1:0] ap_phi_reg_pp0_iter19_phi_ln1228_reg_1508;
wire   [1:0] ap_phi_reg_pp0_iter0_phi_ln1207_reg_1519;
reg   [1:0] ap_phi_reg_pp0_iter1_phi_ln1207_reg_1519;
reg   [1:0] ap_phi_reg_pp0_iter2_phi_ln1207_reg_1519;
reg   [1:0] ap_phi_reg_pp0_iter3_phi_ln1207_reg_1519;
reg   [1:0] ap_phi_reg_pp0_iter4_phi_ln1207_reg_1519;
reg   [1:0] ap_phi_reg_pp0_iter5_phi_ln1207_reg_1519;
reg   [1:0] ap_phi_reg_pp0_iter6_phi_ln1207_reg_1519;
reg   [1:0] ap_phi_reg_pp0_iter7_phi_ln1207_reg_1519;
reg   [1:0] ap_phi_reg_pp0_iter8_phi_ln1207_reg_1519;
reg   [1:0] ap_phi_reg_pp0_iter9_phi_ln1207_reg_1519;
reg   [1:0] ap_phi_reg_pp0_iter10_phi_ln1207_reg_1519;
reg   [1:0] ap_phi_reg_pp0_iter11_phi_ln1207_reg_1519;
reg   [1:0] ap_phi_reg_pp0_iter12_phi_ln1207_reg_1519;
reg   [1:0] ap_phi_reg_pp0_iter13_phi_ln1207_reg_1519;
reg   [1:0] ap_phi_reg_pp0_iter14_phi_ln1207_reg_1519;
reg   [1:0] ap_phi_reg_pp0_iter15_phi_ln1207_reg_1519;
reg   [1:0] ap_phi_reg_pp0_iter16_phi_ln1207_reg_1519;
reg   [1:0] ap_phi_reg_pp0_iter17_phi_ln1207_reg_1519;
reg   [1:0] ap_phi_reg_pp0_iter18_phi_ln1207_reg_1519;
reg   [1:0] ap_phi_reg_pp0_iter19_phi_ln1207_reg_1519;
wire   [1:0] ap_phi_reg_pp0_iter0_phi_ln1186_reg_1530;
reg   [1:0] ap_phi_reg_pp0_iter1_phi_ln1186_reg_1530;
reg   [1:0] ap_phi_reg_pp0_iter2_phi_ln1186_reg_1530;
reg   [1:0] ap_phi_reg_pp0_iter3_phi_ln1186_reg_1530;
reg   [1:0] ap_phi_reg_pp0_iter4_phi_ln1186_reg_1530;
reg   [1:0] ap_phi_reg_pp0_iter5_phi_ln1186_reg_1530;
reg   [1:0] ap_phi_reg_pp0_iter6_phi_ln1186_reg_1530;
reg   [1:0] ap_phi_reg_pp0_iter7_phi_ln1186_reg_1530;
reg   [1:0] ap_phi_reg_pp0_iter8_phi_ln1186_reg_1530;
reg   [1:0] ap_phi_reg_pp0_iter9_phi_ln1186_reg_1530;
reg   [1:0] ap_phi_reg_pp0_iter10_phi_ln1186_reg_1530;
reg   [1:0] ap_phi_reg_pp0_iter11_phi_ln1186_reg_1530;
reg   [1:0] ap_phi_reg_pp0_iter12_phi_ln1186_reg_1530;
reg   [1:0] ap_phi_reg_pp0_iter13_phi_ln1186_reg_1530;
reg   [1:0] ap_phi_reg_pp0_iter14_phi_ln1186_reg_1530;
reg   [1:0] ap_phi_reg_pp0_iter15_phi_ln1186_reg_1530;
reg   [1:0] ap_phi_reg_pp0_iter16_phi_ln1186_reg_1530;
reg   [1:0] ap_phi_reg_pp0_iter17_phi_ln1186_reg_1530;
reg   [1:0] ap_phi_reg_pp0_iter18_phi_ln1186_reg_1530;
reg   [1:0] ap_phi_reg_pp0_iter19_phi_ln1186_reg_1530;
wire   [1:0] ap_phi_reg_pp0_iter0_phi_ln1165_reg_1541;
reg   [1:0] ap_phi_reg_pp0_iter1_phi_ln1165_reg_1541;
reg   [1:0] ap_phi_reg_pp0_iter2_phi_ln1165_reg_1541;
reg   [1:0] ap_phi_reg_pp0_iter3_phi_ln1165_reg_1541;
reg   [1:0] ap_phi_reg_pp0_iter4_phi_ln1165_reg_1541;
reg   [1:0] ap_phi_reg_pp0_iter5_phi_ln1165_reg_1541;
reg   [1:0] ap_phi_reg_pp0_iter6_phi_ln1165_reg_1541;
reg   [1:0] ap_phi_reg_pp0_iter7_phi_ln1165_reg_1541;
reg   [1:0] ap_phi_reg_pp0_iter8_phi_ln1165_reg_1541;
reg   [1:0] ap_phi_reg_pp0_iter9_phi_ln1165_reg_1541;
reg   [1:0] ap_phi_reg_pp0_iter10_phi_ln1165_reg_1541;
reg   [1:0] ap_phi_reg_pp0_iter11_phi_ln1165_reg_1541;
reg   [1:0] ap_phi_reg_pp0_iter12_phi_ln1165_reg_1541;
reg   [1:0] ap_phi_reg_pp0_iter13_phi_ln1165_reg_1541;
reg   [1:0] ap_phi_reg_pp0_iter14_phi_ln1165_reg_1541;
reg   [1:0] ap_phi_reg_pp0_iter15_phi_ln1165_reg_1541;
reg   [1:0] ap_phi_reg_pp0_iter16_phi_ln1165_reg_1541;
reg   [1:0] ap_phi_reg_pp0_iter17_phi_ln1165_reg_1541;
reg   [1:0] ap_phi_reg_pp0_iter18_phi_ln1165_reg_1541;
reg   [1:0] ap_phi_reg_pp0_iter19_phi_ln1165_reg_1541;
wire   [1:0] ap_phi_reg_pp0_iter0_phi_ln1144_reg_1552;
reg   [1:0] ap_phi_reg_pp0_iter1_phi_ln1144_reg_1552;
reg   [1:0] ap_phi_reg_pp0_iter2_phi_ln1144_reg_1552;
reg   [1:0] ap_phi_reg_pp0_iter3_phi_ln1144_reg_1552;
reg   [1:0] ap_phi_reg_pp0_iter4_phi_ln1144_reg_1552;
reg   [1:0] ap_phi_reg_pp0_iter5_phi_ln1144_reg_1552;
reg   [1:0] ap_phi_reg_pp0_iter6_phi_ln1144_reg_1552;
reg   [1:0] ap_phi_reg_pp0_iter7_phi_ln1144_reg_1552;
reg   [1:0] ap_phi_reg_pp0_iter8_phi_ln1144_reg_1552;
reg   [1:0] ap_phi_reg_pp0_iter9_phi_ln1144_reg_1552;
reg   [1:0] ap_phi_reg_pp0_iter10_phi_ln1144_reg_1552;
reg   [1:0] ap_phi_reg_pp0_iter11_phi_ln1144_reg_1552;
reg   [1:0] ap_phi_reg_pp0_iter12_phi_ln1144_reg_1552;
reg   [1:0] ap_phi_reg_pp0_iter13_phi_ln1144_reg_1552;
reg   [1:0] ap_phi_reg_pp0_iter14_phi_ln1144_reg_1552;
reg   [1:0] ap_phi_reg_pp0_iter15_phi_ln1144_reg_1552;
reg   [1:0] ap_phi_reg_pp0_iter16_phi_ln1144_reg_1552;
reg   [1:0] ap_phi_reg_pp0_iter17_phi_ln1144_reg_1552;
reg   [1:0] ap_phi_reg_pp0_iter18_phi_ln1144_reg_1552;
reg   [1:0] ap_phi_reg_pp0_iter19_phi_ln1144_reg_1552;
reg   [9:0] ap_phi_mux_outpix_36_phi_fu_1566_p74;
reg   [9:0] ap_phi_reg_pp0_iter21_outpix_36_reg_1563;
wire   [9:0] ap_phi_reg_pp0_iter0_outpix_36_reg_1563;
reg   [9:0] ap_phi_reg_pp0_iter1_outpix_36_reg_1563;
reg   [9:0] ap_phi_reg_pp0_iter2_outpix_36_reg_1563;
reg   [9:0] ap_phi_reg_pp0_iter3_outpix_36_reg_1563;
reg   [9:0] ap_phi_reg_pp0_iter4_outpix_36_reg_1563;
reg   [9:0] ap_phi_reg_pp0_iter5_outpix_36_reg_1563;
reg   [9:0] ap_phi_reg_pp0_iter6_outpix_36_reg_1563;
reg   [9:0] ap_phi_reg_pp0_iter7_outpix_36_reg_1563;
reg   [9:0] ap_phi_reg_pp0_iter8_outpix_36_reg_1563;
reg   [9:0] ap_phi_reg_pp0_iter9_outpix_36_reg_1563;
reg   [9:0] ap_phi_reg_pp0_iter10_outpix_36_reg_1563;
reg   [9:0] ap_phi_reg_pp0_iter11_outpix_36_reg_1563;
reg   [9:0] ap_phi_reg_pp0_iter12_outpix_36_reg_1563;
reg   [9:0] ap_phi_reg_pp0_iter13_outpix_36_reg_1563;
reg   [9:0] ap_phi_reg_pp0_iter14_outpix_36_reg_1563;
reg   [9:0] ap_phi_reg_pp0_iter15_outpix_36_reg_1563;
reg   [9:0] ap_phi_reg_pp0_iter16_outpix_36_reg_1563;
reg   [9:0] ap_phi_reg_pp0_iter17_outpix_36_reg_1563;
reg   [9:0] ap_phi_reg_pp0_iter18_outpix_36_reg_1563;
reg   [9:0] ap_phi_reg_pp0_iter19_outpix_36_reg_1563;
reg   [9:0] ap_phi_reg_pp0_iter20_outpix_36_reg_1563;
reg    ap_predicate_pred2530_state21;
reg    ap_predicate_pred2534_state21;
reg    ap_predicate_pred2538_state21;
reg    ap_predicate_pred2542_state21;
reg    ap_predicate_pred2549_state21;
reg    ap_predicate_pred2553_state21;
reg    ap_predicate_pred2567_state21;
reg    ap_predicate_pred2582_state21;
reg    ap_predicate_pred2591_state21;
reg    ap_predicate_pred2596_state21;
reg    ap_predicate_pred2603_state21;
reg    ap_predicate_pred2608_state21;
reg    ap_predicate_pred2615_state21;
reg    ap_predicate_pred2620_state21;
wire   [9:0] outpix_54_fu_4470_p3;
reg    ap_predicate_pred2631_state21;
reg    ap_predicate_pred2637_state21;
reg    ap_predicate_pred2643_state21;
reg    ap_predicate_pred2648_state21;
reg    ap_predicate_pred2653_state21;
reg    ap_predicate_pred2657_state21;
reg    ap_predicate_pred2661_state21;
reg    ap_predicate_pred2665_state21;
reg    ap_predicate_pred2672_state21;
reg    ap_predicate_pred2677_state21;
reg    ap_predicate_pred2681_state21;
reg    ap_predicate_pred2685_state21;
reg    ap_predicate_pred2690_state21;
reg   [9:0] ap_phi_mux_outpix_35_phi_fu_1647_p74;
reg   [9:0] ap_phi_reg_pp0_iter21_outpix_35_reg_1642;
wire   [9:0] ap_phi_reg_pp0_iter0_outpix_35_reg_1642;
reg   [9:0] ap_phi_reg_pp0_iter1_outpix_35_reg_1642;
reg   [9:0] ap_phi_reg_pp0_iter2_outpix_35_reg_1642;
reg   [9:0] ap_phi_reg_pp0_iter3_outpix_35_reg_1642;
reg   [9:0] ap_phi_reg_pp0_iter4_outpix_35_reg_1642;
reg   [9:0] ap_phi_reg_pp0_iter5_outpix_35_reg_1642;
reg   [9:0] ap_phi_reg_pp0_iter6_outpix_35_reg_1642;
reg   [9:0] ap_phi_reg_pp0_iter7_outpix_35_reg_1642;
reg   [9:0] ap_phi_reg_pp0_iter8_outpix_35_reg_1642;
reg   [9:0] ap_phi_reg_pp0_iter9_outpix_35_reg_1642;
reg   [9:0] ap_phi_reg_pp0_iter10_outpix_35_reg_1642;
reg   [9:0] ap_phi_reg_pp0_iter11_outpix_35_reg_1642;
reg   [9:0] ap_phi_reg_pp0_iter12_outpix_35_reg_1642;
reg   [9:0] ap_phi_reg_pp0_iter13_outpix_35_reg_1642;
reg   [9:0] ap_phi_reg_pp0_iter14_outpix_35_reg_1642;
reg   [9:0] ap_phi_reg_pp0_iter15_outpix_35_reg_1642;
reg   [9:0] ap_phi_reg_pp0_iter16_outpix_35_reg_1642;
reg   [9:0] ap_phi_reg_pp0_iter17_outpix_35_reg_1642;
reg   [9:0] ap_phi_reg_pp0_iter18_outpix_35_reg_1642;
reg   [9:0] ap_phi_reg_pp0_iter19_outpix_35_reg_1642;
reg   [9:0] ap_phi_reg_pp0_iter20_outpix_35_reg_1642;
reg   [9:0] ap_phi_mux_outpix_34_phi_fu_1735_p74;
reg   [9:0] ap_phi_reg_pp0_iter21_outpix_34_reg_1730;
wire   [9:0] ap_phi_reg_pp0_iter0_outpix_34_reg_1730;
reg   [9:0] ap_phi_reg_pp0_iter1_outpix_34_reg_1730;
reg   [9:0] ap_phi_reg_pp0_iter2_outpix_34_reg_1730;
reg   [9:0] ap_phi_reg_pp0_iter3_outpix_34_reg_1730;
reg   [9:0] ap_phi_reg_pp0_iter4_outpix_34_reg_1730;
reg   [9:0] ap_phi_reg_pp0_iter5_outpix_34_reg_1730;
reg   [9:0] ap_phi_reg_pp0_iter6_outpix_34_reg_1730;
reg   [9:0] ap_phi_reg_pp0_iter7_outpix_34_reg_1730;
reg   [9:0] ap_phi_reg_pp0_iter8_outpix_34_reg_1730;
reg   [9:0] ap_phi_reg_pp0_iter9_outpix_34_reg_1730;
reg   [9:0] ap_phi_reg_pp0_iter10_outpix_34_reg_1730;
reg   [9:0] ap_phi_reg_pp0_iter11_outpix_34_reg_1730;
reg   [9:0] ap_phi_reg_pp0_iter12_outpix_34_reg_1730;
reg   [9:0] ap_phi_reg_pp0_iter13_outpix_34_reg_1730;
reg   [9:0] ap_phi_reg_pp0_iter14_outpix_34_reg_1730;
reg   [9:0] ap_phi_reg_pp0_iter15_outpix_34_reg_1730;
reg   [9:0] ap_phi_reg_pp0_iter16_outpix_34_reg_1730;
reg   [9:0] ap_phi_reg_pp0_iter17_outpix_34_reg_1730;
reg   [9:0] ap_phi_reg_pp0_iter18_outpix_34_reg_1730;
reg   [9:0] ap_phi_reg_pp0_iter19_outpix_34_reg_1730;
reg   [9:0] ap_phi_reg_pp0_iter20_outpix_34_reg_1730;
wire   [9:0] zext_ln1359_fu_4466_p1;
reg   [9:0] ap_phi_mux_outpix_42_phi_fu_1822_p4;
wire   [9:0] outpix_60_fu_4479_p3;
wire   [9:0] ap_phi_reg_pp0_iter21_outpix_42_reg_1819;
reg   [9:0] ap_phi_mux_outpix_41_phi_fu_1833_p4;
wire   [9:0] outpix_59_fu_4486_p3;
wire   [9:0] ap_phi_reg_pp0_iter21_outpix_41_reg_1830;
reg   [9:0] ap_phi_mux_outpix_40_phi_fu_1844_p4;
wire   [9:0] outpix_58_fu_4493_p3;
wire   [9:0] ap_phi_reg_pp0_iter21_outpix_40_reg_1841;
reg    grp_reg_ap_uint_10_s_fu_2464_ap_start_reg;
reg    ap_predicate_op235_call_state2_state1;
wire    ap_block_pp0_stage0_ignoreCallOp235;
reg    grp_reg_int_s_fu_2607_ap_start_reg;
reg    ap_predicate_op293_call_state5_state4;
wire    ap_block_pp0_stage0_ignoreCallOp293;
wire   [63:0] zext_ln1281_fu_2756_p1;
wire   [63:0] zext_ln1285_fu_2762_p1;
wire   [63:0] zext_ln1289_fu_2768_p1;
wire   [63:0] zext_ln1355_fu_3239_p1;
wire   [63:0] zext_ln1784_fu_3281_p1;
wire   [63:0] zext_ln1600_fu_3316_p1;
wire   [63:0] zext_ln1419_fu_3402_p1;
wire   [63:0] zext_ln1784_1_fu_3489_p1;
wire   [63:0] zext_ln1600_1_fu_3509_p1;
reg    ap_predicate_pred2845_state20;
reg    ap_predicate_pred2849_state20;
reg    ap_predicate_pred2844_state20;
wire   [63:0] zext_ln1519_fu_3574_p1;
wire   [63:0] zext_ln1504_fu_3579_p1;
wire   [63:0] zext_ln1419_1_fu_3584_p1;
reg    ap_predicate_pred2872_state20;
reg    ap_predicate_pred2876_state20;
reg    ap_predicate_pred2871_state20;
wire   [63:0] zext_ln1260_fu_3611_p1;
reg    ap_predicate_pred2885_state20;
reg    ap_predicate_pred2889_state20;
reg    ap_predicate_pred2884_state20;
wire   [63:0] zext_ln1228_fu_3621_p1;
wire   [63:0] zext_ln1207_fu_3626_p1;
wire   [63:0] zext_ln1186_fu_3631_p1;
wire   [63:0] zext_ln1165_fu_3636_p1;
wire   [63:0] zext_ln1144_fu_3641_p1;
wire   [15:0] zext_ln552_fu_4433_p1;
wire   [15:0] zext_ln1101_fu_3652_p1;
reg    ap_predicate_pred2941_state20;
reg    ap_predicate_pred2947_state20;
wire   [7:0] zext_ln1257_fu_3413_p1;
reg    ap_predicate_pred2965_state19;
reg    ap_predicate_pred2971_state19;
wire   [15:0] add_ln1341_fu_2637_p2;
reg    ap_predicate_pred2988_state7;
reg    ap_predicate_pred2994_state7;
wire   [7:0] zext_ln1393_fu_3177_p1;
reg    ap_predicate_pred3018_state18;
reg    ap_predicate_pred3024_state18;
wire   [7:0] zext_ln1412_fu_3211_p1;
reg    ap_predicate_pred3040_state18;
reg    ap_predicate_pred3014_state18;
wire   [15:0] zext_ln552_1_fu_4171_p1;
wire   [7:0] add_ln1575_fu_3093_p2;
reg    ap_predicate_pred3066_state18;
reg    ap_predicate_pred3072_state18;
wire   [7:0] zext_ln1593_fu_3129_p1;
reg    ap_predicate_pred3086_state18;
reg    ap_predicate_pred3062_state18;
wire   [15:0] add_ln1709_fu_3862_p2;
wire   [7:0] zext_ln1758_fu_3027_p1;
reg    ap_predicate_pred3112_state18;
reg    ap_predicate_pred3118_state18;
wire   [7:0] zext_ln1775_fu_3061_p1;
reg    ap_predicate_pred3132_state18;
reg    ap_predicate_pred3137_state18;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg    ap_loop_exit_ready_pp0_iter12_reg;
reg    ap_loop_exit_ready_pp0_iter13_reg;
reg    ap_loop_exit_ready_pp0_iter14_reg;
reg    ap_loop_exit_ready_pp0_iter15_reg;
reg    ap_loop_exit_ready_pp0_iter16_reg;
reg    ap_loop_exit_ready_pp0_iter17_reg;
reg    ap_loop_exit_ready_pp0_iter18_reg;
reg    ap_loop_exit_ready_pp0_iter19_reg;
reg    ap_loop_exit_ready_pp0_iter20_reg;
reg    ap_loop_exit_ready_pp0_iter21_reg;
wire   [9:0] trunc_ln571_fu_3447_p1;
wire   [9:0] add_ln1101_fu_3646_p2;
wire   [10:0] sub_ln1256_fu_2316_p2;
wire   [10:0] add_ln1252_fu_2310_p2;
wire   [15:0] add_ln1343_fu_2617_p2;
reg    ap_predicate_pred3209_state6;
reg    ap_predicate_pred3214_state6;
wire   [2:0] add_ln1412_fu_3205_p2;
wire   [9:0] sub_ln1411_fu_2483_p2;
wire   [9:0] add_ln1407_fu_2494_p2;
wire   [9:0] add_ln1388_fu_2254_p2;
wire   [2:0] add_ln1393_fu_3171_p2;
wire   [9:0] sub_ln1490_fu_2546_p2;
wire   [9:0] add_ln1480_fu_2564_p2;
reg    ap_predicate_pred3275_state3;
reg    ap_predicate_pred3286_state3;
reg    ap_predicate_pred3293_state3;
wire   [9:0] add_ln1461_fu_2192_p2;
wire   [2:0] add_ln1593_fu_3123_p2;
wire   [9:0] sub_ln1592_fu_2435_p2;
wire   [9:0] add_ln1588_fu_2446_p2;
wire   [9:0] add_ln1570_fu_2130_p2;
wire   [27:0] lfsr_r_1_fu_3925_p3;
wire   [27:0] lfsr_g_1_fu_3961_p3;
wire   [27:0] lfsr_b_1_fu_3997_p3;
wire   [2:0] add_ln1775_fu_3055_p2;
wire   [9:0] add_ln1774_fu_2058_p2;
wire   [9:0] zext_ln1770_fu_2076_p1;
wire   [5:0] add_ln1753_fu_2026_p2;
wire   [0:0] xor_ln1758_fu_3021_p2;
reg   [15:0] phi_mul_fu_526;
wire   [15:0] add_ln570_fu_2667_p2;
wire    ap_loop_init;
reg   [15:0] x_fu_530;
wire   [15:0] add_ln565_fu_1964_p2;
reg   [15:0] ap_sig_allocacmp_x_2;
reg   [0:0] rampVal_2_flag_1_fu_534;
reg   [0:0] hdata_flag_1_fu_538;
reg   [0:0] rampVal_3_flag_1_fu_542;
reg   [9:0] outpix_3_fu_546;
reg   [9:0] outpix_4_fu_550;
reg   [9:0] outpix_5_fu_554;
reg    srcYUV_read_local;
wire   [29:0] or_ln747_3_fu_4515_p4;
reg    ap_block_pp0_stage0_01001;
reg    ovrlayYUV_write_local;
reg    tpgSinTableArray_9bit_0_ce2_local;
reg    tpgSinTableArray_9bit_0_ce1_local;
reg    tpgSinTableArray_9bit_0_ce0_local;
reg    tpgSinTableArray_9bit_1_ce2_local;
reg    tpgSinTableArray_9bit_1_ce1_local;
reg    tpgSinTableArray_9bit_1_ce0_local;
reg    tpgSinTableArray_9bit_2_ce2_local;
reg    tpgSinTableArray_9bit_2_ce1_local;
reg    tpgSinTableArray_9bit_2_ce0_local;
reg    tpgSinTableArray_ce0_local;
reg    DPtpgBarArray_ce0_local;
reg    tpgCheckerBoardArray_ce0_local;
reg    tpgTartanBarArray_ce0_local;
reg    DPtpgBarSelYuv_709_y_ce0_local;
reg    DPtpgBarSelYuv_709_v_ce0_local;
reg    DPtpgBarSelYuv_709_u_ce0_local;
reg    DPtpgBarSelYuv_601_y_ce0_local;
reg    DPtpgBarSelYuv_601_v_ce0_local;
reg    DPtpgBarSelYuv_601_u_ce0_local;
reg    DPtpgBarSelRgb_CEA_r_ce0_local;
reg    DPtpgBarSelRgb_CEA_g_ce0_local;
reg    DPtpgBarSelRgb_CEA_b_ce0_local;
reg    DPtpgBarSelRgb_VESA_r_ce0_local;
reg    DPtpgBarSelRgb_VESA_g_ce0_local;
reg    DPtpgBarSelRgb_VESA_b_ce0_local;
reg    tpgBarSelRgb_r_ce0_local;
reg   [2:0] tpgBarSelRgb_r_address0_local;
reg    tpgBarSelYuv_y_ce0_local;
reg   [2:0] tpgBarSelYuv_y_address0_local;
reg    tpgBarSelRgb_g_ce0_local;
reg   [2:0] tpgBarSelRgb_g_address0_local;
reg    tpgBarSelYuv_u_ce0_local;
reg   [2:0] tpgBarSelYuv_u_address0_local;
reg    tpgBarSelYuv_v_ce0_local;
reg   [2:0] tpgBarSelYuv_v_address0_local;
reg    tpgBarSelRgb_b_ce0_local;
reg   [2:0] tpgBarSelRgb_b_address0_local;
reg    blkYuv_1_ce0_local;
reg    whiYuv_1_ce0_local;
reg    whiYuv_ce0_local;
reg    blkYuv_ce0_local;
reg    bluYuv_ce0_local;
reg    grnYuv_ce0_local;
reg    redYuv_ce0_local;
wire  signed [6:0] conv2_i_i10_i285_cast_cast_cast_cast_cast_fu_1899_p1;
wire   [15:0] or_ln1746_fu_1992_p2;
wire   [0:0] icmp_ln1751_fu_2008_p2;
wire   [5:0] trunc_ln1768_fu_2048_p1;
wire   [5:0] add_ln1770_fu_2070_p2;
wire   [15:0] or_ln1563_fu_2092_p2;
wire   [10:0] zext_ln1568_fu_2108_p1;
wire   [0:0] icmp_ln1568_fu_2112_p2;
wire   [2:0] grp_fu_2148_p1;
wire   [10:0] grp_fu_2154_p0;
wire   [2:0] grp_fu_2154_p1;
wire   [10:0] grp_fu_2160_p0;
wire   [2:0] grp_fu_2160_p1;
wire   [10:0] zext_ln1454_fu_2176_p1;
wire   [0:0] icmp_ln1454_fu_2180_p2;
wire   [15:0] or_ln1381_fu_2216_p2;
wire   [10:0] zext_ln1386_fu_2232_p1;
wire   [0:0] icmp_ln1386_fu_2236_p2;
wire   [15:0] or_ln1330_fu_2272_p2;
wire   [11:0] zext_ln1250_fu_2294_p1;
wire   [11:0] add_ln1250_fu_2298_p2;
wire   [11:0] barWidth_cast_cast_fu_1891_p1;
wire   [15:0] or_ln1095_fu_2340_p2;
wire   [0:0] icmp_ln736_1_fu_2358_p2;
wire   [0:0] icmp_ln736_2_fu_2370_p2;
wire   [0:0] xor_ln736_1_fu_2364_p2;
wire   [0:0] icmp_ln736_fu_2352_p2;
wire   [0:0] and_ln736_fu_2382_p2;
wire   [0:0] xor_ln736_2_fu_2376_p2;
wire   [0:0] and_ln736_1_fu_2388_p2;
wire   [0:0] xor_ln736_fu_2394_p2;
wire   [7:0] trunc_ln565_10_fu_2417_p1;
wire  signed [16:0] grp_fu_4556_p3;
wire  signed [15:0] lshr_ln3_fu_2690_p1;
wire   [15:0] grp_fu_4565_p3;
wire   [10:0] mul_ln1281_fu_2702_p0;
wire   [12:0] mul_ln1281_fu_2702_p1;
wire   [22:0] mul_ln1281_fu_2702_p2;
wire   [10:0] mul_ln1285_fu_2721_p0;
wire   [12:0] mul_ln1285_fu_2721_p1;
wire   [22:0] mul_ln1285_fu_2721_p2;
wire   [10:0] mul_ln1289_fu_2740_p0;
wire   [12:0] mul_ln1289_fu_2740_p1;
wire   [22:0] mul_ln1289_fu_2740_p2;
wire   [1:0] grp_fu_2148_p2;
wire  signed [8:0] tmp_2_fu_2786_p2;
wire  signed [8:0] tmp_2_fu_2786_p4;
wire   [8:0] tmp_2_fu_2786_p7;
wire   [1:0] tmp_2_fu_2786_p8;
wire   [1:0] grp_fu_2154_p2;
wire  signed [8:0] tmp_3_fu_2818_p2;
wire  signed [8:0] tmp_3_fu_2818_p4;
wire   [8:0] tmp_3_fu_2818_p7;
wire   [1:0] tmp_3_fu_2818_p8;
wire   [1:0] grp_fu_2160_p2;
wire  signed [8:0] tmp_4_fu_2850_p2;
wire  signed [8:0] tmp_4_fu_2850_p4;
wire   [8:0] tmp_4_fu_2850_p7;
wire   [1:0] tmp_4_fu_2850_p8;
wire   [10:0] shl_ln_fu_2870_p3;
wire   [10:0] add_ln1281_fu_2877_p2;
wire   [0:0] tmp_9_fu_2883_p3;
wire   [9:0] trunc_ln1281_1_fu_2891_p1;
wire   [10:0] shl_ln1_fu_2903_p3;
wire   [10:0] add_ln1285_fu_2910_p2;
wire   [0:0] tmp_16_fu_2916_p3;
wire   [9:0] trunc_ln1285_1_fu_2924_p1;
wire   [10:0] shl_ln2_fu_2936_p3;
wire   [10:0] add_ln1289_fu_2943_p2;
wire   [0:0] tmp_19_fu_2949_p3;
wire   [9:0] trunc_ln1289_1_fu_2957_p1;
wire   [0:0] trunc_ln565_6_fu_3013_p1;
wire   [2:0] trunc_ln565_3_fu_3001_p1;
wire   [2:0] trunc_ln565_4_fu_3005_p1;
wire   [16:0] shl_ln4_fu_3160_p3;
wire   [2:0] trunc_ln565_7_fu_3017_p1;
wire   [2:0] trunc_ln565_5_fu_3009_p1;
wire   [0:0] trunc_ln1778_fu_3255_p1;
wire   [3:0] shl_ln6_fu_3259_p3;
wire   [3:0] trunc_ln1778_1_fu_3271_p1;
wire   [3:0] or_ln1778_fu_3275_p2;
wire   [0:0] empty_100_fu_3290_p1;
wire   [4:0] trunc_ln1596_fu_3306_p1;
wire   [4:0] tmp_18_fu_3294_p3;
wire   [4:0] tBarSel_fu_3310_p2;
wire   [16:0] grp_fu_4573_p3;
wire  signed [17:0] zext_ln1304_1_fu_3324_p0;
wire   [17:0] grp_fu_4590_p3;
wire  signed [17:0] grp_fu_4600_p3;
wire  signed [17:0] add_ln1304_3_fu_3330_p1;
wire  signed [18:0] sext_ln1304_1_fu_3327_p1;
wire   [18:0] zext_ln1304_1_fu_3324_p1;
wire   [18:0] add_ln1304_2_fu_3334_p2;
(* use_dsp48 = "no" *) wire   [17:0] add_ln1304_3_fu_3330_p2;
wire   [0:0] tmp_24_fu_3340_p3;
wire   [9:0] trunc_ln8_fu_3348_p4;
wire   [9:0] b_1_fu_3358_p3;
wire   [2:0] trunc_ln1415_fu_3376_p1;
wire   [5:0] shl_ln5_fu_3380_p3;
wire   [5:0] trunc_ln1415_1_fu_3392_p1;
wire   [5:0] or_ln1415_fu_3396_p2;
wire   [2:0] trunc_ln565_8_fu_3247_p1;
wire   [2:0] add_ln1257_fu_3407_p2;
wire  signed [2:0] sext_ln1600_fu_3505_p1;
wire   [17:0] grp_fu_4610_p3;
wire   [16:0] shl_ln3_fu_3522_p3;
wire  signed [17:0] zext_ln1303_1_fu_3533_p0;
wire   [17:0] grp_fu_4618_p3;
wire   [18:0] zext_ln1303_1_fu_3533_p1;
wire   [18:0] zext_ln1303_fu_3529_p1;
wire   [18:0] add_ln1303_2_fu_3536_p2;
wire   [0:0] tmp_23_fu_3542_p3;
wire   [9:0] trunc_ln7_fu_3550_p4;
wire   [9:0] g_1_fu_3560_p3;
wire   [8:0] mul_ln1356_fu_3597_p1;
wire   [9:0] trunc_ln565_9_fu_3443_p1;
wire   [0:0] and_ln1801_fu_3706_p2;
wire   [15:0] select_ln1678_fu_3768_p3;
wire   [15:0] select_ln1674_fu_3761_p3;
wire   [15:0] rampVal_2_loc_4_fu_3775_p3;
wire   [9:0] tmp_28_fu_3782_p1;
wire   [0:0] and_ln1707_fu_3843_p2;
wire   [9:0] tmp_6_fu_3805_p9;
wire   [15:0] select_ln1709_fu_3855_p3;
wire   [0:0] tmp_25_fu_3901_p3;
wire   [0:0] trunc_ln1838_fu_3897_p1;
wire   [0:0] xor_ln1839_fu_3919_p2;
wire   [26:0] lshr_ln_fu_3909_p4;
wire   [0:0] tmp_26_fu_3937_p3;
wire   [0:0] trunc_ln1845_fu_3933_p1;
wire   [0:0] xor_ln1846_fu_3955_p2;
wire   [26:0] lshr_ln1_fu_3945_p4;
wire   [0:0] tmp_27_fu_3973_p3;
wire   [0:0] trunc_ln1852_fu_3969_p1;
wire   [0:0] xor_ln1853_fu_3991_p2;
wire   [26:0] lshr_ln2_fu_3981_p4;
wire   [8:0] tmp_s_fu_4005_p4;
wire   [8:0] tmp_1_fu_4027_p4;
wire   [8:0] tmp_11_fu_4045_p4;
wire   [0:0] and_ln1862_fu_4023_p2;
wire   [9:0] tmp_12_fu_4055_p3;
wire  signed [9:0] tpgBarSelRgb_r_load_2_cast_fu_4089_p1;
wire   [0:0] grp_fu_1864_p2;
wire   [0:0] xor_ln565_2_fu_4104_p2;
wire   [0:0] grp_fu_1859_p2;
wire   [0:0] and_ln565_2_fu_4109_p2;
wire   [0:0] or_ln565_2_fu_4115_p2;
wire  signed [9:0] outpix_57_fu_4128_p2;
wire   [9:0] outpix_57_fu_4128_p7;
wire   [1:0] outpix_57_fu_4128_p8;
wire   [9:0] trunc_ln565_fu_3686_p1;
wire   [9:0] add_ln1545_fu_4165_p2;
wire   [18:0] grp_fu_4626_p3;
wire   [0:0] tmp_22_fu_4192_p3;
wire   [9:0] trunc_ln6_fu_4199_p4;
wire   [9:0] r_1_fu_4208_p3;
wire  signed [9:0] tpgBarSelRgb_r_load_1_cast_fu_4222_p1;
wire   [0:0] xor_ln565_1_fu_4237_p2;
wire   [0:0] and_ln565_1_fu_4242_p2;
wire   [0:0] or_ln565_1_fu_4248_p2;
wire  signed [9:0] outpix_56_fu_4261_p2;
wire   [9:0] outpix_56_fu_4261_p7;
wire   [1:0] outpix_56_fu_4261_p8;
wire   [26:0] sub_ln1356_fu_4292_p2;
wire   [7:0] trunc_ln1356_1_fu_4297_p4;
wire   [0:0] tmp_29_fu_4285_p3;
wire   [7:0] sub_ln1356_1_fu_4307_p2;
wire   [7:0] trunc_ln1356_2_fu_4313_p4;
wire   [7:0] select_ln1356_fu_4322_p3;
wire  signed [9:0] tpgBarSelRgb_r_load_cast_fu_4336_p1;
wire   [0:0] xor_ln565_fu_4351_p2;
wire   [0:0] and_ln565_fu_4356_p2;
wire   [0:0] or_ln565_fu_4362_p2;
wire  signed [9:0] outpix_55_fu_4375_p2;
wire   [9:0] outpix_55_fu_4375_p7;
wire   [1:0] outpix_55_fu_4375_p8;
wire   [9:0] trunc_ln565_1_fu_3690_p1;
wire   [9:0] add_ln1084_fu_4427_p2;
wire   [15:0] grp_fu_4556_p0;
wire  signed [0:0] grp_fu_4556_p1;
wire   [15:0] grp_fu_4556_p2;
wire   [15:0] grp_fu_4565_p2;
wire   [9:0] grp_fu_4573_p0;
wire   [6:0] grp_fu_4573_p1;
wire   [14:0] grp_fu_4573_p2;
wire   [9:0] grp_fu_4582_p0;
wire  signed [7:0] grp_fu_4582_p1;
wire   [9:0] grp_fu_4590_p0;
wire  signed [7:0] grp_fu_4590_p1;
wire   [9:0] grp_fu_4600_p0;
wire  signed [5:0] grp_fu_4600_p1;
wire   [16:0] grp_fu_4600_p2;
wire   [9:0] grp_fu_4610_p0;
wire   [7:0] grp_fu_4610_p1;
wire   [16:0] grp_fu_4610_p2;
wire   [9:0] grp_fu_4618_p0;
wire  signed [6:0] grp_fu_4618_p1;
wire   [9:0] grp_fu_4626_p0;
wire   [4:0] grp_fu_4626_p1;
wire   [17:0] grp_fu_4626_p2;
reg    grp_fu_2148_ce;
reg    grp_fu_2154_ce;
reg    grp_fu_2160_ce;
reg    grp_fu_4556_ce;
reg    grp_fu_4565_ce;
reg    grp_fu_4573_ce;
reg    grp_fu_4582_ce;
reg    grp_fu_4590_ce;
reg    grp_fu_4600_ce;
reg    grp_fu_4610_ce;
reg    grp_fu_4618_ce;
reg    grp_fu_4626_ce;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire   [16:0] grp_fu_4573_p00;
wire   [15:0] grp_fu_4600_p00;
wire   [17:0] grp_fu_4600_p20;
wire   [17:0] grp_fu_4610_p20;
wire   [14:0] grp_fu_4626_p00;
wire   [18:0] grp_fu_4626_p20;
wire   [22:0] mul_ln1281_fu_2702_p00;
wire   [22:0] mul_ln1285_fu_2721_p00;
wire   [22:0] mul_ln1289_fu_2740_p00;
reg    ap_condition_5241;
reg    ap_condition_2572;
reg    ap_condition_2574;
reg    ap_condition_2576;
reg    ap_condition_2578;
reg    ap_condition_2580;
reg    ap_condition_2173;
reg    ap_condition_2418;
reg    ap_condition_2393;
reg    ap_condition_2368;
reg    ap_condition_2343;
reg    ap_condition_2318;
reg    ap_condition_2559;
reg    ap_condition_2561;
reg    ap_condition_2291;
reg    ap_condition_2267;
reg    ap_condition_5285;
reg    ap_condition_5292;
reg    ap_condition_5299;
reg    ap_condition_2208;
reg    ap_condition_2204;
reg    ap_condition_2199;
reg    ap_condition_2193;
reg    ap_condition_4502;
reg    ap_condition_5331;
reg    ap_condition_4689;
reg    ap_condition_5338;
reg    ap_condition_5343;
reg    ap_condition_4515;
wire   [1:0] tmp_2_fu_2786_p1;
wire   [1:0] tmp_2_fu_2786_p3;
wire  signed [1:0] tmp_2_fu_2786_p5;
wire   [1:0] tmp_3_fu_2818_p1;
wire   [1:0] tmp_3_fu_2818_p3;
wire  signed [1:0] tmp_3_fu_2818_p5;
wire   [1:0] tmp_4_fu_2850_p1;
wire   [1:0] tmp_4_fu_2850_p3;
wire  signed [1:0] tmp_4_fu_2850_p5;
wire   [15:0] tmp_30_fu_3786_p1;
wire   [15:0] tmp_30_fu_3786_p3;
wire   [15:0] tmp_30_fu_3786_p5;
wire   [15:0] tmp_6_fu_3805_p1;
wire   [15:0] tmp_6_fu_3805_p3;
wire   [15:0] tmp_6_fu_3805_p5;
wire   [15:0] tmp_31_fu_3824_p1;
wire   [15:0] tmp_31_fu_3824_p3;
wire   [15:0] tmp_31_fu_3824_p5;
wire  signed [1:0] outpix_57_fu_4128_p1;
wire   [1:0] outpix_57_fu_4128_p3;
wire   [1:0] outpix_57_fu_4128_p5;
wire  signed [1:0] outpix_56_fu_4261_p1;
wire   [1:0] outpix_56_fu_4261_p3;
wire   [1:0] outpix_56_fu_4261_p5;
wire  signed [1:0] outpix_55_fu_4375_p1;
wire   [1:0] outpix_55_fu_4375_p3;
wire   [1:0] outpix_55_fu_4375_p5;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
#0 xBar_0 = 11'd0;
#0 zonePlateVDelta = 16'd0;
#0 xCount_0 = 10'd0;
#0 yCount = 10'd0;
#0 xCount_4_0 = 10'd0;
#0 vHatch = 1'd0;
#0 yCount_2 = 10'd0;
#0 xCount_3_0 = 10'd0;
#0 yCount_3 = 10'd0;
#0 rSerie = 28'd94741925;
#0 gSerie = 28'd178608805;
#0 bSerie = 28'd1044495;
#0 xCount_5_0 = 10'd0;
#0 yCount_1 = 6'd0;
#0 grp_reg_ap_uint_10_s_fu_2464_ap_start_reg = 1'b0;
#0 grp_reg_int_s_fu_2607_ap_start_reg = 1'b0;
#0 phi_mul_fu_526 = 16'd0;
#0 x_fu_530 = 16'd0;
#0 rampVal_2_flag_1_fu_534 = 1'd0;
#0 hdata_flag_1_fu_538 = 1'd0;
#0 rampVal_3_flag_1_fu_542 = 1'd0;
#0 outpix_3_fu_546 = 10'd0;
#0 outpix_4_fu_550 = 10'd0;
#0 outpix_5_fu_554 = 10'd0;
#0 ap_done_reg = 1'b0;
end

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_redYuv_ROM_AUTO_1R #(
    .DataWidth( 10 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
redYuv_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(redYuv_address0),
    .ce0(redYuv_ce0_local),
    .q0(redYuv_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_grnYuv_ROM_AUTO_1R #(
    .DataWidth( 10 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
grnYuv_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grnYuv_address0),
    .ce0(grnYuv_ce0_local),
    .q0(grnYuv_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_bluYuv_ROM_AUTO_1R #(
    .DataWidth( 10 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
bluYuv_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(bluYuv_address0),
    .ce0(bluYuv_ce0_local),
    .q0(bluYuv_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_blkYuv_ROM_AUTO_1R #(
    .DataWidth( 10 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
blkYuv_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(blkYuv_address0),
    .ce0(blkYuv_ce0_local),
    .q0(blkYuv_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_whiYuv_ROM_AUTO_1R #(
    .DataWidth( 10 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
whiYuv_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(whiYuv_address0),
    .ce0(whiYuv_ce0_local),
    .q0(whiYuv_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_r_ROM_AUTO_1R #(
    .DataWidth( 2 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
tpgBarSelRgb_r_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgBarSelRgb_r_address0_local),
    .ce0(tpgBarSelRgb_r_ce0_local),
    .q0(tpgBarSelRgb_r_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_y_ROM_AUTO_1R #(
    .DataWidth( 10 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
tpgBarSelYuv_y_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgBarSelYuv_y_address0_local),
    .ce0(tpgBarSelYuv_y_ce0_local),
    .q0(tpgBarSelYuv_y_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_g_ROM_AUTO_1R #(
    .DataWidth( 2 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
tpgBarSelRgb_g_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgBarSelRgb_g_address0_local),
    .ce0(tpgBarSelRgb_g_ce0_local),
    .q0(tpgBarSelRgb_g_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_u_ROM_AUTO_1R #(
    .DataWidth( 10 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
tpgBarSelYuv_u_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgBarSelYuv_u_address0_local),
    .ce0(tpgBarSelYuv_u_ce0_local),
    .q0(tpgBarSelYuv_u_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_v_ROM_AUTO_1R #(
    .DataWidth( 10 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
tpgBarSelYuv_v_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgBarSelYuv_v_address0_local),
    .ce0(tpgBarSelYuv_v_ce0_local),
    .q0(tpgBarSelYuv_v_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_b_ROM_AUTO_1R #(
    .DataWidth( 2 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
tpgBarSelRgb_b_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgBarSelRgb_b_address0_local),
    .ce0(tpgBarSelRgb_b_ce0_local),
    .q0(tpgBarSelRgb_b_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_ROM_AUTO_1R #(
    .DataWidth( 20 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
tpgSinTableArray_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgSinTableArray_address0),
    .ce0(tpgSinTableArray_ce0_local),
    .q0(tpgSinTableArray_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgTartanBarArray_ROM_AUTO_1R #(
    .DataWidth( 3 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
tpgTartanBarArray_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgTartanBarArray_address0),
    .ce0(tpgTartanBarArray_ce0_local),
    .q0(tpgTartanBarArray_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_whiYuv_ROM_AUTO_1R #(
    .DataWidth( 10 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
whiYuv_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(whiYuv_1_address0),
    .ce0(whiYuv_1_ce0_local),
    .q0(whiYuv_1_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_blkYuv_ROM_AUTO_1R #(
    .DataWidth( 10 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
blkYuv_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(blkYuv_1_address0),
    .ce0(blkYuv_1_ce0_local),
    .q0(blkYuv_1_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_9bit_0_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 683 ),
    .AddressWidth( 10 ))
tpgSinTableArray_9bit_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgSinTableArray_9bit_0_address0),
    .ce0(tpgSinTableArray_9bit_0_ce0_local),
    .q0(tpgSinTableArray_9bit_0_q0),
    .address1(tpgSinTableArray_9bit_0_address1),
    .ce1(tpgSinTableArray_9bit_0_ce1_local),
    .q1(tpgSinTableArray_9bit_0_q1),
    .address2(tpgSinTableArray_9bit_0_address2),
    .ce2(tpgSinTableArray_9bit_0_ce2_local),
    .q2(tpgSinTableArray_9bit_0_q2)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_9bit_1_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 683 ),
    .AddressWidth( 10 ))
tpgSinTableArray_9bit_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgSinTableArray_9bit_1_address0),
    .ce0(tpgSinTableArray_9bit_1_ce0_local),
    .q0(tpgSinTableArray_9bit_1_q0),
    .address1(tpgSinTableArray_9bit_1_address1),
    .ce1(tpgSinTableArray_9bit_1_ce1_local),
    .q1(tpgSinTableArray_9bit_1_q1),
    .address2(tpgSinTableArray_9bit_1_address2),
    .ce2(tpgSinTableArray_9bit_1_ce2_local),
    .q2(tpgSinTableArray_9bit_1_q2)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_9bit_2_ROM_AUTO_1R #(
    .DataWidth( 9 ),
    .AddressRange( 683 ),
    .AddressWidth( 10 ))
tpgSinTableArray_9bit_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgSinTableArray_9bit_2_address0),
    .ce0(tpgSinTableArray_9bit_2_ce0_local),
    .q0(tpgSinTableArray_9bit_2_q0),
    .address1(tpgSinTableArray_9bit_2_address1),
    .ce1(tpgSinTableArray_9bit_2_ce1_local),
    .q1(tpgSinTableArray_9bit_2_q1),
    .address2(tpgSinTableArray_9bit_2_address2),
    .ce2(tpgSinTableArray_9bit_2_ce2_local),
    .q2(tpgSinTableArray_9bit_2_q2)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgCheckerBoardArray_ROM_AUTO_1R #(
    .DataWidth( 2 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
tpgCheckerBoardArray_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgCheckerBoardArray_address0),
    .ce0(tpgCheckerBoardArray_ce0_local),
    .q0(tpgCheckerBoardArray_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_r_ROM_AUTO_1R #(
    .DataWidth( 2 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DPtpgBarSelRgb_VESA_r_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarSelRgb_VESA_r_address0),
    .ce0(DPtpgBarSelRgb_VESA_r_ce0_local),
    .q0(DPtpgBarSelRgb_VESA_r_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_g_ROM_AUTO_1R #(
    .DataWidth( 2 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DPtpgBarSelRgb_VESA_g_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarSelRgb_VESA_g_address0),
    .ce0(DPtpgBarSelRgb_VESA_g_ce0_local),
    .q0(DPtpgBarSelRgb_VESA_g_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_b_ROM_AUTO_1R #(
    .DataWidth( 2 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DPtpgBarSelRgb_VESA_b_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarSelRgb_VESA_b_address0),
    .ce0(DPtpgBarSelRgb_VESA_b_ce0_local),
    .q0(DPtpgBarSelRgb_VESA_b_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarArray_ROM_AUTO_1R #(
    .DataWidth( 3 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
DPtpgBarArray_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarArray_address0),
    .ce0(DPtpgBarArray_ce0_local),
    .q0(DPtpgBarArray_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelRgb_CEA_r_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DPtpgBarSelRgb_CEA_r_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarSelRgb_CEA_r_address0),
    .ce0(DPtpgBarSelRgb_CEA_r_ce0_local),
    .q0(DPtpgBarSelRgb_CEA_r_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelRgb_CEA_g_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DPtpgBarSelRgb_CEA_g_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarSelRgb_CEA_g_address0),
    .ce0(DPtpgBarSelRgb_CEA_g_ce0_local),
    .q0(DPtpgBarSelRgb_CEA_g_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelRgb_CEA_b_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DPtpgBarSelRgb_CEA_b_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarSelRgb_CEA_b_address0),
    .ce0(DPtpgBarSelRgb_CEA_b_ce0_local),
    .q0(DPtpgBarSelRgb_CEA_b_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_601_y_ROM_AUTO_1R #(
    .DataWidth( 10 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DPtpgBarSelYuv_601_y_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarSelYuv_601_y_address0),
    .ce0(DPtpgBarSelYuv_601_y_ce0_local),
    .q0(DPtpgBarSelYuv_601_y_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_601_v_ROM_AUTO_1R #(
    .DataWidth( 10 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DPtpgBarSelYuv_601_v_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarSelYuv_601_v_address0),
    .ce0(DPtpgBarSelYuv_601_v_ce0_local),
    .q0(DPtpgBarSelYuv_601_v_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_601_u_ROM_AUTO_1R #(
    .DataWidth( 10 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DPtpgBarSelYuv_601_u_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarSelYuv_601_u_address0),
    .ce0(DPtpgBarSelYuv_601_u_ce0_local),
    .q0(DPtpgBarSelYuv_601_u_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_709_y_ROM_AUTO_1R #(
    .DataWidth( 10 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DPtpgBarSelYuv_709_y_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarSelYuv_709_y_address0),
    .ce0(DPtpgBarSelYuv_709_y_ce0_local),
    .q0(DPtpgBarSelYuv_709_y_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_709_v_ROM_AUTO_1R #(
    .DataWidth( 10 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DPtpgBarSelYuv_709_v_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarSelYuv_709_v_address0),
    .ce0(DPtpgBarSelYuv_709_v_ce0_local),
    .q0(DPtpgBarSelYuv_709_v_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_709_u_ROM_AUTO_1R #(
    .DataWidth( 10 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DPtpgBarSelYuv_709_u_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarSelYuv_709_u_address0),
    .ce0(DPtpgBarSelYuv_709_u_ce0_local),
    .q0(DPtpgBarSelYuv_709_u_q0)
);

design_1_v_tpg_0_0_reg_ap_uint_10_s grp_reg_ap_uint_10_s_fu_2464(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_reg_ap_uint_10_s_fu_2464_ap_start),
    .ap_done(grp_reg_ap_uint_10_s_fu_2464_ap_done),
    .ap_idle(grp_reg_ap_uint_10_s_fu_2464_ap_idle),
    .ap_ready(grp_reg_ap_uint_10_s_fu_2464_ap_ready),
    .ap_ce(grp_reg_ap_uint_10_s_fu_2464_ap_ce),
    .d(barWidthMinSamples),
    .ap_return(grp_reg_ap_uint_10_s_fu_2464_ap_return)
);

design_1_v_tpg_0_0_reg_int_s grp_reg_int_s_fu_2607(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_reg_int_s_fu_2607_ap_start),
    .ap_done(grp_reg_int_s_fu_2607_ap_done),
    .ap_idle(grp_reg_int_s_fu_2607_ap_idle),
    .ap_ready(grp_reg_int_s_fu_2607_ap_ready),
    .ap_ce(grp_reg_int_s_fu_2607_ap_ce),
    .d(grp_reg_int_s_fu_2607_d),
    .ap_return(grp_reg_int_s_fu_2607_ap_return)
);

design_1_v_tpg_0_0_urem_11ns_3ns_2_15_1 #(
    .ID( 1 ),
    .NUM_STAGE( 15 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 2 ))
urem_11ns_3ns_2_15_1_U84(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(trunc_ln565_11_fu_1976_p1),
    .din1(grp_fu_2148_p1),
    .ce(grp_fu_2148_ce),
    .dout(grp_fu_2148_p2)
);

design_1_v_tpg_0_0_urem_11ns_3ns_2_15_1 #(
    .ID( 1 ),
    .NUM_STAGE( 15 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 2 ))
urem_11ns_3ns_2_15_1_U85(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2154_p0),
    .din1(grp_fu_2154_p1),
    .ce(grp_fu_2154_ce),
    .dout(grp_fu_2154_p2)
);

design_1_v_tpg_0_0_urem_11ns_3ns_2_15_1 #(
    .ID( 1 ),
    .NUM_STAGE( 15 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 2 ))
urem_11ns_3ns_2_15_1_U86(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2160_p0),
    .din1(grp_fu_2160_p1),
    .ce(grp_fu_2160_ce),
    .dout(grp_fu_2160_p2)
);

design_1_v_tpg_0_0_mul_11ns_13ns_23_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 23 ))
mul_11ns_13ns_23_1_1_U87(
    .din0(mul_ln1281_fu_2702_p0),
    .din1(mul_ln1281_fu_2702_p1),
    .dout(mul_ln1281_fu_2702_p2)
);

design_1_v_tpg_0_0_mul_11ns_13ns_23_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 23 ))
mul_11ns_13ns_23_1_1_U88(
    .din0(mul_ln1285_fu_2721_p0),
    .din1(mul_ln1285_fu_2721_p1),
    .dout(mul_ln1285_fu_2721_p2)
);

design_1_v_tpg_0_0_mul_11ns_13ns_23_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 23 ))
mul_11ns_13ns_23_1_1_U89(
    .din0(mul_ln1289_fu_2740_p0),
    .din1(mul_ln1289_fu_2740_p1),
    .dout(mul_ln1289_fu_2740_p2)
);

(* dissolve_hierarchy = "yes" *) design_1_v_tpg_0_0_sparsemux_7_2_9_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 9 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 9 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 9 ),
    .def_WIDTH( 9 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 9 ))
sparsemux_7_2_9_1_1_U90(
    .din0(tmp_2_fu_2786_p2),
    .din1(tmp_2_fu_2786_p4),
    .din2(tpgSinTableArray_9bit_2_q2),
    .def(tmp_2_fu_2786_p7),
    .sel(tmp_2_fu_2786_p8),
    .dout(tmp_2_fu_2786_p9)
);

(* dissolve_hierarchy = "yes" *) design_1_v_tpg_0_0_sparsemux_7_2_9_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 9 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 9 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 9 ),
    .def_WIDTH( 9 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 9 ))
sparsemux_7_2_9_1_1_U91(
    .din0(tmp_3_fu_2818_p2),
    .din1(tmp_3_fu_2818_p4),
    .din2(tpgSinTableArray_9bit_2_q1),
    .def(tmp_3_fu_2818_p7),
    .sel(tmp_3_fu_2818_p8),
    .dout(tmp_3_fu_2818_p9)
);

(* dissolve_hierarchy = "yes" *) design_1_v_tpg_0_0_sparsemux_7_2_9_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 9 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 9 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 9 ),
    .def_WIDTH( 9 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 9 ))
sparsemux_7_2_9_1_1_U92(
    .din0(tmp_4_fu_2850_p2),
    .din1(tmp_4_fu_2850_p4),
    .din2(tpgSinTableArray_9bit_2_q0),
    .def(tmp_4_fu_2850_p7),
    .sel(tmp_4_fu_2850_p8),
    .dout(tmp_4_fu_2850_p9)
);

design_1_v_tpg_0_0_mul_20s_9ns_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 28 ))
mul_20s_9ns_28_1_1_U93(
    .din0(tpgSinTableArray_load_reg_5201),
    .din1(mul_ln1356_fu_3597_p1),
    .dout(mul_ln1356_fu_3597_p2)
);

(* dissolve_hierarchy = "yes" *) design_1_v_tpg_0_0_sparsemux_7_16_10_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 16'h0 ),
    .din0_WIDTH( 10 ),
    .CASE1( 16'h1 ),
    .din1_WIDTH( 10 ),
    .CASE2( 16'h2 ),
    .din2_WIDTH( 10 ),
    .def_WIDTH( 10 ),
    .sel_WIDTH( 16 ),
    .dout_WIDTH( 10 ))
sparsemux_7_16_10_1_1_U94(
    .din0(tmp_28_fu_3782_p1),
    .din1(10'd0),
    .din2(10'd0),
    .def(tmp_28_fu_3782_p1),
    .sel(colorSel_cast_cast_reg_4851),
    .dout(tmp_30_fu_3786_p9)
);

(* dissolve_hierarchy = "yes" *) design_1_v_tpg_0_0_sparsemux_7_16_10_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 16'h0 ),
    .din0_WIDTH( 10 ),
    .CASE1( 16'h1 ),
    .din1_WIDTH( 10 ),
    .CASE2( 16'h2 ),
    .din2_WIDTH( 10 ),
    .def_WIDTH( 10 ),
    .sel_WIDTH( 16 ),
    .dout_WIDTH( 10 ))
sparsemux_7_16_10_1_1_U95(
    .din0(10'd0),
    .din1(tmp_28_fu_3782_p1),
    .din2(10'd0),
    .def(tmp_28_fu_3782_p1),
    .sel(colorSel_cast_cast_reg_4851),
    .dout(tmp_6_fu_3805_p9)
);

(* dissolve_hierarchy = "yes" *) design_1_v_tpg_0_0_sparsemux_7_16_10_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 16'h0 ),
    .din0_WIDTH( 10 ),
    .CASE1( 16'h1 ),
    .din1_WIDTH( 10 ),
    .CASE2( 16'h2 ),
    .din2_WIDTH( 10 ),
    .def_WIDTH( 10 ),
    .sel_WIDTH( 16 ),
    .dout_WIDTH( 10 ))
sparsemux_7_16_10_1_1_U96(
    .din0(10'd0),
    .din1(10'd0),
    .din2(tmp_28_fu_3782_p1),
    .def(tmp_28_fu_3782_p1),
    .sel(colorSel_cast_cast_reg_4851),
    .dout(tmp_31_fu_3824_p9)
);

(* dissolve_hierarchy = "yes" *) design_1_v_tpg_0_0_sparsemux_7_2_10_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 10 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 10 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 10 ),
    .def_WIDTH( 10 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 10 ))
sparsemux_7_2_10_1_1_U97(
    .din0(outpix_57_fu_4128_p2),
    .din1(tpgBarSelYuv_u_q0),
    .din2(tpgBarSelYuv_v_q0),
    .def(outpix_57_fu_4128_p7),
    .sel(outpix_57_fu_4128_p8),
    .dout(outpix_57_fu_4128_p9)
);

(* dissolve_hierarchy = "yes" *) design_1_v_tpg_0_0_sparsemux_7_2_10_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 10 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 10 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 10 ),
    .def_WIDTH( 10 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 10 ))
sparsemux_7_2_10_1_1_U98(
    .din0(outpix_56_fu_4261_p2),
    .din1(tpgBarSelYuv_u_q0),
    .din2(tpgBarSelYuv_v_q0),
    .def(outpix_56_fu_4261_p7),
    .sel(outpix_56_fu_4261_p8),
    .dout(outpix_56_fu_4261_p9)
);

(* dissolve_hierarchy = "yes" *) design_1_v_tpg_0_0_sparsemux_7_2_10_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 10 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 10 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 10 ),
    .def_WIDTH( 10 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 10 ))
sparsemux_7_2_10_1_1_U99(
    .din0(outpix_55_fu_4375_p2),
    .din1(tpgBarSelYuv_u_q0),
    .din2(tpgBarSelYuv_v_q0),
    .def(outpix_55_fu_4375_p7),
    .sel(outpix_55_fu_4375_p8),
    .dout(outpix_55_fu_4375_p9)
);

design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
am_addmul_16ns_1s_16ns_17_4_1_U100(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4556_p0),
    .din1(grp_fu_4556_p1),
    .din2(grp_fu_4556_p2),
    .ce(grp_fu_4556_ce),
    .dout(grp_fu_4556_p3)
);

design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U101(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(Zplate_Hor_Control_Delta),
    .din1(grp_reg_int_s_fu_2607_ap_return),
    .din2(grp_fu_4565_p2),
    .ce(grp_fu_4565_ce),
    .dout(grp_fu_4565_p3)
);

design_1_v_tpg_0_0_mac_muladd_10ns_7ns_15ns_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 17 ))
mac_muladd_10ns_7ns_15ns_17_4_1_U102(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4573_p0),
    .din1(grp_fu_4573_p1),
    .din2(grp_fu_4573_p2),
    .ce(grp_fu_4573_ce),
    .dout(grp_fu_4573_p3)
);

design_1_v_tpg_0_0_mac_muladd_10ns_8s_18s_18_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 18 ),
    .dout_WIDTH( 18 ))
mac_muladd_10ns_8s_18s_18_4_1_U103(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4582_p0),
    .din1(grp_fu_4582_p1),
    .din2(18'd131200),
    .ce(grp_fu_4582_ce),
    .dout(grp_fu_4582_p3)
);

design_1_v_tpg_0_0_mac_muladd_10ns_8s_18s_18_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 18 ),
    .dout_WIDTH( 18 ))
mac_muladd_10ns_8s_18s_18_4_1_U104(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4590_p0),
    .din1(grp_fu_4590_p1),
    .din2(18'd131200),
    .ce(grp_fu_4590_ce),
    .dout(grp_fu_4590_p3)
);

design_1_v_tpg_0_0_mac_muladd_10ns_6s_17ns_18_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 18 ))
mac_muladd_10ns_6s_17ns_18_4_1_U105(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4600_p0),
    .din1(grp_fu_4600_p1),
    .din2(grp_fu_4600_p2),
    .ce(grp_fu_4600_ce),
    .dout(grp_fu_4600_p3)
);

design_1_v_tpg_0_0_mac_muladd_10ns_8ns_17ns_18_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 18 ))
mac_muladd_10ns_8ns_17ns_18_4_1_U106(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4610_p0),
    .din1(grp_fu_4610_p1),
    .din2(grp_fu_4610_p2),
    .ce(grp_fu_4610_ce),
    .dout(grp_fu_4610_p3)
);

design_1_v_tpg_0_0_mac_muladd_10ns_7s_18s_18_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 18 ),
    .dout_WIDTH( 18 ))
mac_muladd_10ns_7s_18s_18_4_1_U107(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4618_p0),
    .din1(grp_fu_4618_p1),
    .din2(grp_fu_4582_p3),
    .ce(grp_fu_4618_ce),
    .dout(grp_fu_4618_p3)
);

design_1_v_tpg_0_0_mac_muladd_10ns_5ns_18ns_19_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 18 ),
    .dout_WIDTH( 19 ))
mac_muladd_10ns_5ns_18ns_19_4_1_U108(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4626_p0),
    .din1(grp_fu_4626_p1),
    .din2(grp_fu_4626_p2),
    .ce(grp_fu_4626_ce),
    .dout(grp_fu_4626_p3)
);

design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter21_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter21_stage0)) begin
            ap_enable_reg_pp0_iter22 <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_reg_ap_uint_10_s_fu_2464_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_predicate_op235_call_state2_state1 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            grp_reg_ap_uint_10_s_fu_2464_ap_start_reg <= 1'b1;
        end else if ((grp_reg_ap_uint_10_s_fu_2464_ap_ready == 1'b1)) begin
            grp_reg_ap_uint_10_s_fu_2464_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_reg_int_s_fu_2607_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_op293_call_state5_state4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            grp_reg_int_s_fu_2607_ap_start_reg <= 1'b1;
        end else if ((grp_reg_int_s_fu_2607_ap_ready == 1'b1)) begin
            grp_reg_int_s_fu_2607_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((ap_predicate_pred645_state19 == 1'b1)) begin
            ap_phi_reg_pp0_iter19_phi_ln1144_reg_1552 <= grp_fu_1852_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter19_phi_ln1144_reg_1552 <= ap_phi_reg_pp0_iter18_phi_ln1144_reg_1552;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((ap_predicate_pred636_state19 == 1'b1)) begin
            ap_phi_reg_pp0_iter19_phi_ln1165_reg_1541 <= grp_fu_1852_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter19_phi_ln1165_reg_1541 <= ap_phi_reg_pp0_iter18_phi_ln1165_reg_1541;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((ap_predicate_pred627_state19 == 1'b1)) begin
            ap_phi_reg_pp0_iter19_phi_ln1186_reg_1530 <= grp_fu_1852_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter19_phi_ln1186_reg_1530 <= ap_phi_reg_pp0_iter18_phi_ln1186_reg_1530;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((ap_predicate_pred618_state19 == 1'b1)) begin
            ap_phi_reg_pp0_iter19_phi_ln1207_reg_1519 <= grp_fu_1852_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter19_phi_ln1207_reg_1519 <= ap_phi_reg_pp0_iter18_phi_ln1207_reg_1519;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((ap_predicate_pred609_state19 == 1'b1)) begin
            ap_phi_reg_pp0_iter19_phi_ln1228_reg_1508 <= grp_fu_1852_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter19_phi_ln1228_reg_1508 <= ap_phi_reg_pp0_iter18_phi_ln1228_reg_1508;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((ap_predicate_pred600_state19 == 1'b1)) begin
            ap_phi_reg_pp0_iter19_phi_ln1504_reg_1497 <= grp_fu_1852_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter19_phi_ln1504_reg_1497 <= ap_phi_reg_pp0_iter18_phi_ln1504_reg_1497;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((ap_predicate_pred595_state19 == 1'b1)) begin
            ap_phi_reg_pp0_iter19_phi_ln1519_reg_1486 <= grp_fu_1852_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter19_phi_ln1519_reg_1486 <= ap_phi_reg_pp0_iter18_phi_ln1519_reg_1486;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_2173)) begin
        if ((1'b1 == ap_condition_2580)) begin
            ap_phi_reg_pp0_iter1_outpix_34_reg_1730 <= 10'd1023;
        end else if ((1'b1 == ap_condition_2578)) begin
            ap_phi_reg_pp0_iter1_outpix_34_reg_1730 <= 10'd0;
        end else if ((1'b1 == ap_condition_2576)) begin
            ap_phi_reg_pp0_iter1_outpix_34_reg_1730 <= conv2_i_i10_i285_cast_cast_cast_cast_cast_cast_fu_1903_p1;
        end else if ((1'b1 == ap_condition_2574)) begin
            ap_phi_reg_pp0_iter1_outpix_34_reg_1730 <= conv2_i_i10_i270;
        end else if ((1'b1 == ap_condition_2572)) begin
            ap_phi_reg_pp0_iter1_outpix_34_reg_1730 <= conv2_i_i10_i267;
        end else if (((icmp_ln565_fu_1958_p2 == 1'd0) & (patternId_val_load_read_read_fu_732_p2 == 8'd3))) begin
            ap_phi_reg_pp0_iter1_outpix_34_reg_1730 <= rampStart_1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_outpix_34_reg_1730 <= ap_phi_reg_pp0_iter0_outpix_34_reg_1730;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln565_fu_1958_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (patternId_val_load_read_read_fu_732_p2 == 8'd5) & (colorFormatLocal_read_read_fu_702_p2 == 8'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln565_fu_1958_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (patternId_val_load_read_read_fu_732_p2 == 8'd8) & (colorFormatLocal_read_read_fu_702_p2 == 8'd0)))) begin
        ap_phi_reg_pp0_iter1_outpix_35_reg_1642 <= 10'd1023;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln565_fu_1958_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (patternId_val_load_read_read_fu_732_p2 == 8'd4) & (colorFormatLocal_read_read_fu_702_p2 == 8'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln565_fu_1958_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (patternId_val_load_read_read_fu_732_p2 == 8'd6) & (colorFormatLocal_read_read_fu_702_p2 == 8'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln565_fu_1958_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (patternId_val_load_read_read_fu_732_p2 == 8'd7) & (colorFormatLocal_read_read_fu_702_p2 == 8'd0)))) begin
        ap_phi_reg_pp0_iter1_outpix_35_reg_1642 <= 10'd0;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln565_fu_1958_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (patternId_val_load_read_read_fu_732_p2 == 8'd3))) begin
        ap_phi_reg_pp0_iter1_outpix_35_reg_1642 <= outpix_10;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_outpix_35_reg_1642 <= ap_phi_reg_pp0_iter0_outpix_35_reg_1642;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_2173)) begin
        if ((1'b1 == ap_condition_2580)) begin
            ap_phi_reg_pp0_iter1_outpix_36_reg_1563 <= conv2_i_i_i313;
        end else if ((1'b1 == ap_condition_2578)) begin
            ap_phi_reg_pp0_iter1_outpix_36_reg_1563 <= conv2_i_i_i299;
        end else if ((1'b1 == ap_condition_2576)) begin
            ap_phi_reg_pp0_iter1_outpix_36_reg_1563 <= conv2_i_i_i286;
        end else if ((1'b1 == ap_condition_2574)) begin
            ap_phi_reg_pp0_iter1_outpix_36_reg_1563 <= conv2_i_i_i271_cast_cast_cast_fu_1911_p1;
        end else if ((1'b1 == ap_condition_2572)) begin
            ap_phi_reg_pp0_iter1_outpix_36_reg_1563 <= conv2_i_i_i_cast_cast_cast_fu_1907_p1;
        end else if (((icmp_ln565_fu_1958_p2 == 1'd0) & (patternId_val_load_read_read_fu_732_p2 == 8'd3))) begin
            ap_phi_reg_pp0_iter1_outpix_36_reg_1563 <= outpix_10;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_outpix_36_reg_1563 <= ap_phi_reg_pp0_iter0_outpix_36_reg_1563;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_2173)) begin
        if ((1'b1 == ap_condition_2418)) begin
            ap_phi_reg_pp0_iter1_phi_ln1144_reg_1552 <= 2'd1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_phi_ln1144_reg_1552 <= ap_phi_reg_pp0_iter0_phi_ln1144_reg_1552;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_2173)) begin
        if ((1'b1 == ap_condition_2393)) begin
            ap_phi_reg_pp0_iter1_phi_ln1165_reg_1541 <= 2'd1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_phi_ln1165_reg_1541 <= ap_phi_reg_pp0_iter0_phi_ln1165_reg_1541;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_2173)) begin
        if ((1'b1 == ap_condition_2368)) begin
            ap_phi_reg_pp0_iter1_phi_ln1186_reg_1530 <= 2'd1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_phi_ln1186_reg_1530 <= ap_phi_reg_pp0_iter0_phi_ln1186_reg_1530;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_2173)) begin
        if ((1'b1 == ap_condition_2343)) begin
            ap_phi_reg_pp0_iter1_phi_ln1207_reg_1519 <= 2'd1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_phi_ln1207_reg_1519 <= ap_phi_reg_pp0_iter0_phi_ln1207_reg_1519;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_2173)) begin
        if ((1'b1 == ap_condition_2318)) begin
            ap_phi_reg_pp0_iter1_phi_ln1228_reg_1508 <= 2'd1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_phi_ln1228_reg_1508 <= ap_phi_reg_pp0_iter0_phi_ln1228_reg_1508;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2690_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2677_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter21_outpix_34_reg_1730 <= outpix_32_fu_4093_p3;
    end else if ((((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2685_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2665_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter21_outpix_34_reg_1730 <= outpix_30_fu_4226_p3;
    end else if ((((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2681_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2661_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter21_outpix_34_reg_1730 <= outpix_28_fu_4340_p3;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2657_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter21_outpix_34_reg_1730 <= outpix_51_fu_4403_p1;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2653_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter21_outpix_34_reg_1730 <= conv2_i_i10_i267;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2648_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter21_outpix_34_reg_1730 <= conv2_i_i10_i270;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2643_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter21_outpix_34_reg_1730 <= conv2_i_i10_i285_cast_cast_cast_cast_cast_cast_reg_4863;
    end else if ((((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2637_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2620_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter21_outpix_34_reg_1730 <= 10'd0;
    end else if ((((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2631_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2615_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter21_outpix_34_reg_1730 <= 10'd1023;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2608_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter21_outpix_34_reg_1730 <= DPtpgBarSelYuv_709_y_q0;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2603_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter21_outpix_34_reg_1730 <= DPtpgBarSelYuv_601_y_q0;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2596_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter21_outpix_34_reg_1730 <= pix_3_cast_fu_3726_p1;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2591_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter21_outpix_34_reg_1730 <= sext_ln1784_fu_3738_p1;
    end else if ((((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2672_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2582_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2567_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter21_outpix_34_reg_1730 <= r_3_fu_4216_p3;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2553_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter21_outpix_34_reg_1730 <= p_0_0_010243_out_i;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2549_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter21_outpix_34_reg_1730 <= outpix_19_fu_4414_p3;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2542_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter21_outpix_34_reg_1730 <= outpix_24_fu_4152_p3;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2538_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter21_outpix_34_reg_1730 <= outpix_44_fu_4015_p3;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2534_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter21_outpix_34_reg_1730 <= tmp_30_fu_3786_p9;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2530_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter21_outpix_34_reg_1730 <= select_ln552_fu_3750_p3;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter21_outpix_34_reg_1730 <= ap_phi_reg_pp0_iter20_outpix_34_reg_1730;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2690_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2677_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter21_outpix_35_reg_1642 <= outpix_57_fu_4128_p9;
    end else if ((((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2685_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2665_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter21_outpix_35_reg_1642 <= outpix_56_fu_4261_p9;
    end else if ((((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2681_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2661_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter21_outpix_35_reg_1642 <= outpix_55_fu_4375_p9;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2657_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter21_outpix_35_reg_1642 <= outpix_52_fu_4407_p3;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2653_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter21_outpix_35_reg_1642 <= redYuv_q0;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2648_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter21_outpix_35_reg_1642 <= grnYuv_q0;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2643_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter21_outpix_35_reg_1642 <= bluYuv_q0;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2637_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter21_outpix_35_reg_1642 <= blkYuv_q0;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2631_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter21_outpix_35_reg_1642 <= whiYuv_q0;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2620_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter21_outpix_35_reg_1642 <= blkYuv_1_q0;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2615_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter21_outpix_35_reg_1642 <= whiYuv_1_q0;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2608_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter21_outpix_35_reg_1642 <= pix_10_fu_3710_p3;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2603_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter21_outpix_35_reg_1642 <= pix_7_fu_3718_p3;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2596_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter21_outpix_35_reg_1642 <= pix_4_cast_fu_3730_p1;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2591_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter21_outpix_35_reg_1642 <= sext_ln1785_fu_3742_p1;
    end else if ((((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2672_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2582_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter21_outpix_35_reg_1642 <= g_2_reg_5301;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2567_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter21_outpix_35_reg_1642 <= b_3_reg_5188_pp0_iter19_reg;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2553_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter21_outpix_35_reg_1642 <= p_0_0_09245_out_i;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2549_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter21_outpix_35_reg_1642 <= outpix_20_fu_4420_p3;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2542_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter21_outpix_35_reg_1642 <= outpix_43_fu_4158_p3;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2538_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter21_outpix_35_reg_1642 <= outpix_45_fu_4063_p3;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2534_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter21_outpix_35_reg_1642 <= outpix_48_fu_3847_p3;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2530_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter21_outpix_35_reg_1642 <= select_ln552_fu_3750_p3;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter21_outpix_35_reg_1642 <= ap_phi_reg_pp0_iter20_outpix_35_reg_1642;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2690_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2685_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2681_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter21_outpix_36_reg_1563 <= tpgBarSelYuv_v_q0;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2677_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter21_outpix_36_reg_1563 <= tpgBarSelRgb_b_load_2_cast_fu_4148_p1;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2665_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter21_outpix_36_reg_1563 <= tpgBarSelRgb_b_load_1_cast_fu_4281_p1;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2661_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter21_outpix_36_reg_1563 <= tpgBarSelRgb_b_load_cast_fu_4395_p1;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2657_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter21_outpix_36_reg_1563 <= outpix_52_fu_4407_p3;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2653_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter21_outpix_36_reg_1563 <= conv2_i_i_i_cast_cast_cast_reg_4869;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2648_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter21_outpix_36_reg_1563 <= conv2_i_i_i271_cast_cast_cast_reg_4875;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2643_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter21_outpix_36_reg_1563 <= conv2_i_i_i286;
    end else if ((((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2637_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2620_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter21_outpix_36_reg_1563 <= conv2_i_i_i299;
    end else if ((((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2631_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2615_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter21_outpix_36_reg_1563 <= conv2_i_i_i313;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2608_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter21_outpix_36_reg_1563 <= DPtpgBarSelYuv_709_v_q0;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2603_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter21_outpix_36_reg_1563 <= DPtpgBarSelYuv_601_v_q0;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2596_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter21_outpix_36_reg_1563 <= pix_5_cast_fu_3734_p1;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2591_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter21_outpix_36_reg_1563 <= sext_ln1786_fu_3746_p1;
    end else if ((((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2672_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2582_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2567_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter21_outpix_36_reg_1563 <= b_3_reg_5188_pp0_iter19_reg;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2553_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter21_outpix_36_reg_1563 <= p_0_0_0247_out_i;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2549_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter21_outpix_36_reg_1563 <= outpix_20_fu_4420_p3;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2542_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter21_outpix_36_reg_1563 <= outpix_43_fu_4158_p3;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2538_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter21_outpix_36_reg_1563 <= outpix_46_fu_4037_p3;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2534_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter21_outpix_36_reg_1563 <= tmp_31_fu_3824_p9;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2530_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter21_outpix_36_reg_1563 <= select_ln552_fu_3750_p3;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter21_outpix_36_reg_1563 <= ap_phi_reg_pp0_iter20_outpix_36_reg_1563;
    end
end

always @ (posedge ap_clk) begin
    if ((((patternId_val_load == 8'd12) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln1483_fu_2540_p2 == 1'd0) & (icmp_ln1478_fu_2534_p2 == 1'd0) & (icmp_ln1473_reg_5002 == 1'd0) & (icmp_ln1072_reg_4892_pp0_iter1_reg == 1'd0) & (icmp_ln565_reg_4888_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((patternId_val_load == 8'd12) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln1478_fu_2534_p2 == 1'd1) & (icmp_ln1473_reg_5002 == 1'd0) & (icmp_ln1072_reg_4892_pp0_iter1_reg == 1'd0) & (icmp_ln565_reg_4888_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter3_hHatch_reg_1464 <= 1'd0;
    end else if ((((patternId_val_load == 8'd12) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln1483_fu_2540_p2 == 1'd1) & (icmp_ln1478_fu_2534_p2 == 1'd0) & (icmp_ln1473_reg_5002 == 1'd0) & (icmp_ln1072_reg_4892_pp0_iter1_reg == 1'd0) & (icmp_ln565_reg_4888_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((patternId_val_load == 8'd12) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln1473_reg_5002 == 1'd1) & (icmp_ln1072_reg_4892_pp0_iter1_reg == 1'd0) & (icmp_ln565_reg_4888_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_pred2182_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter3_hHatch_reg_1464 <= 1'd1;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter3_hHatch_reg_1464 <= ap_phi_reg_pp0_iter2_hHatch_reg_1464;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_2561)) begin
            ap_phi_reg_pp0_iter4_outpix_34_reg_1730 <= 10'd0;
        end else if ((1'b1 == ap_condition_2559)) begin
            ap_phi_reg_pp0_iter4_outpix_34_reg_1730 <= 10'd1023;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_outpix_34_reg_1730 <= ap_phi_reg_pp0_iter3_outpix_34_reg_1730;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_2561)) begin
            ap_phi_reg_pp0_iter4_outpix_35_reg_1642 <= 10'd0;
        end else if ((1'b1 == ap_condition_2559)) begin
            ap_phi_reg_pp0_iter4_outpix_35_reg_1642 <= 10'd1023;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_outpix_35_reg_1642 <= ap_phi_reg_pp0_iter3_outpix_35_reg_1642;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_2561)) begin
            ap_phi_reg_pp0_iter4_outpix_36_reg_1563 <= conv2_i_i_i299;
        end else if ((1'b1 == ap_condition_2559)) begin
            ap_phi_reg_pp0_iter4_outpix_36_reg_1563 <= conv2_i_i_i313;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_outpix_36_reg_1563 <= ap_phi_reg_pp0_iter3_outpix_36_reg_1563;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_2291)) begin
            ap_phi_reg_pp0_iter4_phi_ln1504_reg_1497 <= 2'd1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_phi_ln1504_reg_1497 <= ap_phi_reg_pp0_iter3_phi_ln1504_reg_1497;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_2267)) begin
            ap_phi_reg_pp0_iter4_phi_ln1519_reg_1486 <= 2'd1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_phi_ln1519_reg_1486 <= ap_phi_reg_pp0_iter3_phi_ln1519_reg_1486;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            hdata_flag_1_fu_538 <= hdata_flag_0;
        end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2542_state21 == 1'b1))) begin
            hdata_flag_1_fu_538 <= 1'd1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            outpix_3_fu_546 <= outpix;
        end else if (((ap_enable_reg_pp0_iter21 == 1'b1) & (icmp_ln565_reg_4888_pp0_iter20_reg == 1'd0))) begin
            outpix_3_fu_546 <= ap_phi_mux_outpix_40_phi_fu_1844_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((icmp_ln565_reg_4888_pp0_iter20_reg == 1'd0) & (cmp8_read_reg_4800 == 1'd0))) begin
            outpix_40_reg_1841 <= ap_phi_mux_outpix_34_phi_fu_1735_p74;
        end else if (((icmp_ln565_reg_4888_pp0_iter20_reg == 1'd0) & (cmp8 == 1'd1))) begin
            outpix_40_reg_1841 <= outpix_58_fu_4493_p3;
        end else if (~(icmp_ln565_reg_4888_pp0_iter20_reg == 1'd1)) begin
            outpix_40_reg_1841 <= ap_phi_reg_pp0_iter21_outpix_40_reg_1841;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((icmp_ln565_reg_4888_pp0_iter20_reg == 1'd0) & (cmp8_read_reg_4800 == 1'd0))) begin
            outpix_41_reg_1830 <= ap_phi_mux_outpix_35_phi_fu_1647_p74;
        end else if (((icmp_ln565_reg_4888_pp0_iter20_reg == 1'd0) & (cmp8 == 1'd1))) begin
            outpix_41_reg_1830 <= outpix_59_fu_4486_p3;
        end else if (~(icmp_ln565_reg_4888_pp0_iter20_reg == 1'd1)) begin
            outpix_41_reg_1830 <= ap_phi_reg_pp0_iter21_outpix_41_reg_1830;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((icmp_ln565_reg_4888_pp0_iter20_reg == 1'd0) & (cmp8_read_reg_4800 == 1'd0))) begin
            outpix_42_reg_1819 <= ap_phi_mux_outpix_36_phi_fu_1566_p74;
        end else if (((icmp_ln565_reg_4888_pp0_iter20_reg == 1'd0) & (cmp8 == 1'd1))) begin
            outpix_42_reg_1819 <= outpix_60_fu_4479_p3;
        end else if (~(icmp_ln565_reg_4888_pp0_iter20_reg == 1'd1)) begin
            outpix_42_reg_1819 <= ap_phi_reg_pp0_iter21_outpix_42_reg_1819;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            outpix_4_fu_550 <= outpix_1;
        end else if (((ap_enable_reg_pp0_iter21 == 1'b1) & (icmp_ln565_reg_4888_pp0_iter20_reg == 1'd0))) begin
            outpix_4_fu_550 <= ap_phi_mux_outpix_41_phi_fu_1833_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            outpix_5_fu_554 <= outpix_2;
        end else if (((ap_enable_reg_pp0_iter21 == 1'b1) & (icmp_ln565_reg_4888_pp0_iter20_reg == 1'd0))) begin
            outpix_5_fu_554 <= ap_phi_mux_outpix_42_phi_fu_1822_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            phi_mul_fu_526 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter7 == 1'b1) & (icmp_ln565_reg_4888_pp0_iter6_reg == 1'd0))) begin
            phi_mul_fu_526 <= add_ln570_fu_2667_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            rampVal_2_flag_1_fu_534 <= rampVal_2_flag_0;
        end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2534_state21 == 1'b1))) begin
            rampVal_2_flag_1_fu_534 <= 1'd1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            rampVal_3_flag_1_fu_542 <= rampVal_3_flag_0;
        end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2549_state21 == 1'b1))) begin
            rampVal_3_flag_1_fu_542 <= 1'd1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_predicate_pred3293_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_predicate_pred3286_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        vHatch <= 1'd1;
    end else if (((ap_predicate_pred3275_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        vHatch <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_5285)) begin
        if ((icmp_ln1072_fu_1970_p2 == 1'd1)) begin
            xBar_0 <= 11'd0;
        end else if (((icmp_ln1250_fu_2304_p2 == 1'd1) & (icmp_ln1072_fu_1970_p2 == 1'd0))) begin
            xBar_0 <= add_ln1252_fu_2310_p2;
        end else if (((icmp_ln1250_fu_2304_p2 == 1'd0) & (icmp_ln1072_fu_1970_p2 == 1'd0))) begin
            xBar_0 <= sub_ln1256_fu_2316_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_5292)) begin
        if ((icmp_ln1072_reg_4892 == 1'd1)) begin
            xCount_0 <= 10'd0;
        end else if (((icmp_ln1405_fu_2478_p2 == 1'd1) & (icmp_ln1072_reg_4892 == 1'd0))) begin
            xCount_0 <= add_ln1407_fu_2494_p2;
        end else if (((icmp_ln1405_fu_2478_p2 == 1'd0) & (icmp_ln1072_reg_4892 == 1'd0))) begin
            xCount_0 <= sub_ln1411_fu_2483_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_5299)) begin
        if ((icmp_ln1072_reg_4892 == 1'd1)) begin
            xCount_3_0 <= 10'd0;
        end else if (((icmp_ln1586_fu_2430_p2 == 1'd1) & (icmp_ln1072_reg_4892 == 1'd0))) begin
            xCount_3_0 <= add_ln1588_fu_2446_p2;
        end else if (((icmp_ln1586_fu_2430_p2 == 1'd0) & (icmp_ln1072_reg_4892 == 1'd0))) begin
            xCount_3_0 <= sub_ln1592_fu_2435_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((ap_predicate_pred2182_state3 == 1'b1)) begin
            xCount_4_0 <= 10'd0;
        end else if ((1'b1 == ap_condition_2193)) begin
            xCount_4_0 <= 10'd0;
        end else if ((1'b1 == ap_condition_2199)) begin
            xCount_4_0 <= add_ln1480_fu_2564_p2;
        end else if ((1'b1 == ap_condition_2204)) begin
            xCount_4_0 <= 10'd0;
        end else if ((1'b1 == ap_condition_2208)) begin
            xCount_4_0 <= sub_ln1490_fu_2546_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_4502)) begin
        if ((icmp_ln1072_fu_1970_p2 == 1'd1)) begin
            xCount_5_0 <= 10'd0;
        end else if (((icmp_ln1768_fu_2052_p2 == 1'd1) & (icmp_ln1072_fu_1970_p2 == 1'd0))) begin
            xCount_5_0 <= zext_ln1770_fu_2076_p1;
        end else if (((icmp_ln1768_fu_2052_p2 == 1'd0) & (icmp_ln1072_fu_1970_p2 == 1'd0))) begin
            xCount_5_0 <= add_ln1774_fu_2058_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln565_fu_1958_p2 == 1'd0))) begin
            x_fu_530 <= add_ln565_fu_1964_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            x_fu_530 <= 16'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_4689)) begin
        if ((icmp_ln1381_fu_2222_p2 == 1'd1)) begin
            yCount <= 10'd0;
        end else if (((icmp_ln1381_fu_2222_p2 == 1'd0) & (1'd1 == and_ln1386_fu_2242_p2))) begin
            yCount <= add_ln1388_fu_2254_p2;
        end else if ((1'b1 == ap_condition_5331)) begin
            yCount <= 10'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_4502)) begin
        if ((icmp_ln1746_fu_1998_p2 == 1'd1)) begin
            yCount_1 <= 6'd0;
        end else if (((icmp_ln1746_fu_1998_p2 == 1'd0) & (1'd1 == and_ln1751_fu_2014_p2))) begin
            yCount_1 <= add_ln1753_fu_2026_p2;
        end else if ((1'b1 == ap_condition_5338)) begin
            yCount_1 <= 6'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (((cmp_i371_read_read_fu_630_p2 == 1'd1) & (icmp_ln1072_fu_1970_p2 == 1'd1) & (icmp_ln565_fu_1958_p2 == 1'd0) & (patternId_val_load == 8'd12)) | ((cmp_i371_read_read_fu_630_p2 == 1'd0) & (icmp_ln565_fu_1958_p2 == 1'd0) & (patternId_val_load == 8'd12) & (1'd1 == and_ln1449_fu_2166_p2)))) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (((cmp_i371_read_read_fu_630_p2 == 1'd1) & (icmp_ln1072_fu_1970_p2 == 1'd0) & (icmp_ln565_fu_1958_p2 == 1'd0) & (patternId_val_load == 8'd12) & (1'd1 == and_ln1454_fu_2186_p2)) | ((cmp_i371_read_read_fu_630_p2 == 1'd0) & (icmp_ln565_fu_1958_p2 == 1'd0) & (patternId_val_load == 8'd12) & (1'd1 == and_ln1454_fu_2186_p2) & (1'd0 == and_ln1449_fu_2166_p2)))))) begin
        yCount_2 <= 10'd0;
    end else if (((cmp_i371_read_read_fu_630_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln1072_fu_1970_p2 == 1'd1) & (icmp_ln565_fu_1958_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (patternId_val_load == 8'd12) & (1'd0 == and_ln1454_fu_2186_p2) & (1'd0 == and_ln1449_fu_2166_p2))) begin
        yCount_2 <= add_ln1461_fu_2192_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_4515)) begin
        if ((icmp_ln1563_fu_2098_p2 == 1'd1)) begin
            yCount_3 <= 10'd0;
        end else if (((icmp_ln1563_fu_2098_p2 == 1'd0) & (1'd1 == and_ln1568_fu_2118_p2))) begin
            yCount_3 <= add_ln1570_fu_2130_p2;
        end else if ((1'b1 == ap_condition_5343)) begin
            yCount_3 <= 10'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((ap_predicate_pred3214_state6 == 1'b1)) begin
            zonePlateVDelta <= Zplate_Ver_Control_Start;
        end else if ((ap_predicate_pred3209_state6 == 1'b1)) begin
            zonePlateVDelta <= add_ln1343_fu_2617_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln552_1_reg_4910 <= add_ln552_1_fu_1986_p2;
        add_ln552_1_reg_4910_pp0_iter1_reg <= add_ln552_1_reg_4910;
        add_ln552_reg_4904 <= add_ln552_fu_1980_p2;
        add_ln552_reg_4904_pp0_iter1_reg <= add_ln552_reg_4904;
        and_ln1337_reg_4956 <= and_ln1337_fu_2284_p2;
        and_ln1337_reg_4956_pp0_iter1_reg <= and_ln1337_reg_4956;
        and_ln1386_reg_4948 <= and_ln1386_fu_2242_p2;
        and_ln1386_reg_4948_pp0_iter1_reg <= and_ln1386_reg_4948;
        and_ln1449_reg_4936 <= and_ln1449_fu_2166_p2;
        and_ln1454_reg_4940 <= and_ln1454_fu_2186_p2;
        and_ln1568_reg_4932 <= and_ln1568_fu_2118_p2;
        and_ln1568_reg_4932_pp0_iter1_reg <= and_ln1568_reg_4932;
        and_ln1751_reg_4920 <= and_ln1751_fu_2014_p2;
        and_ln1751_reg_4920_pp0_iter1_reg <= and_ln1751_reg_4920;
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        ap_predicate_pred2182_state3 <= ((icmp_ln565_reg_4888 == 1'd0) & (patternId_val_load == 8'd12) & (icmp_ln1072_reg_4892 == 1'd1));
        ap_predicate_pred3275_state3 <= ((icmp_ln565_reg_4888 == 1'd0) & (cmp_i371_read_reg_4728 == 1'd0) & (patternId_val_load == 8'd12) & (icmp_ln1072_reg_4892 == 1'd1) & (1'd0 == and_ln1454_reg_4940) & (1'd0 == and_ln1449_reg_4936));
        ap_predicate_pred3286_state3 <= (((icmp_ln565_reg_4888 == 1'd0) & (cmp_i371_read_reg_4728 == 1'd1) & (patternId_val_load == 8'd12) & (icmp_ln1072_reg_4892 == 1'd0) & (1'd1 == and_ln1454_reg_4940)) | ((icmp_ln565_reg_4888 == 1'd0) & (cmp_i371_read_reg_4728 == 1'd0) & (patternId_val_load == 8'd12) & (1'd1 == and_ln1454_reg_4940) & (1'd0 == and_ln1449_reg_4936)));
        ap_predicate_pred3293_state3 <= (((icmp_ln565_reg_4888 == 1'd0) & (cmp_i371_read_reg_4728 == 1'd1) & (patternId_val_load == 8'd12) & (icmp_ln1072_reg_4892 == 1'd1)) | ((icmp_ln565_reg_4888 == 1'd0) & (cmp_i371_read_reg_4728 == 1'd0) & (patternId_val_load == 8'd12) & (1'd1 == and_ln1449_reg_4936)));
        colorSel_cast_cast_reg_4851[1 : 0] <= colorSel_cast_cast_fu_1887_p1[1 : 0];
        conv2_i_i10_i285_cast_cast_cast_cast_cast_cast_reg_4863[6 : 0] <= conv2_i_i10_i285_cast_cast_cast_cast_cast_cast_fu_1903_p1[6 : 0];
        conv2_i_i_i271_cast_cast_cast_reg_4875[6 : 0] <= conv2_i_i_i271_cast_cast_cast_fu_1911_p1[6 : 0];
        conv2_i_i_i_cast_cast_cast_reg_4869 <= conv2_i_i_i_cast_cast_cast_fu_1907_p1;
        icmp_ln1072_reg_4892 <= icmp_ln1072_fu_1970_p2;
        icmp_ln1072_reg_4892_pp0_iter1_reg <= icmp_ln1072_reg_4892;
        icmp_ln1095_reg_4964 <= icmp_ln1095_fu_2346_p2;
        icmp_ln1095_reg_4964_pp0_iter1_reg <= icmp_ln1095_reg_4964;
        icmp_ln1250_reg_4960 <= icmp_ln1250_fu_2304_p2;
        icmp_ln1250_reg_4960_pp0_iter1_reg <= icmp_ln1250_reg_4960;
        icmp_ln1330_reg_4952 <= icmp_ln1330_fu_2278_p2;
        icmp_ln1330_reg_4952_pp0_iter1_reg <= icmp_ln1330_reg_4952;
        icmp_ln1381_reg_4944 <= icmp_ln1381_fu_2222_p2;
        icmp_ln1381_reg_4944_pp0_iter1_reg <= icmp_ln1381_reg_4944;
        icmp_ln1405_reg_5006 <= icmp_ln1405_fu_2478_p2;
        icmp_ln1473_reg_5002 <= icmp_ln1473_fu_2469_p2;
        icmp_ln1563_reg_4928 <= icmp_ln1563_fu_2098_p2;
        icmp_ln1563_reg_4928_pp0_iter1_reg <= icmp_ln1563_reg_4928;
        icmp_ln1586_reg_4998 <= icmp_ln1586_fu_2430_p2;
        icmp_ln1674_reg_4992 <= icmp_ln1674_fu_2420_p2;
        icmp_ln1746_reg_4916 <= icmp_ln1746_fu_1998_p2;
        icmp_ln1746_reg_4916_pp0_iter1_reg <= icmp_ln1746_reg_4916;
        icmp_ln1768_reg_4924 <= icmp_ln1768_fu_2052_p2;
        icmp_ln1768_reg_4924_pp0_iter1_reg <= icmp_ln1768_reg_4924;
        icmp_ln565_reg_4888 <= icmp_ln565_fu_1958_p2;
        icmp_ln565_reg_4888_pp0_iter1_reg <= icmp_ln565_reg_4888;
        or_ln736_reg_4968 <= or_ln736_fu_2400_p2;
        or_ln736_reg_4968_pp0_iter1_reg <= or_ln736_reg_4968;
        outpix_50_reg_4980 <= outpix_50_fu_2414_p1;
        outpix_9_cast_cast_reg_4858[9 : 0] <= outpix_9_cast_cast_fu_1895_p1[9 : 0];
        trunc_ln565_11_reg_4898 <= trunc_ln565_11_fu_1976_p1;
        trunc_ln565_11_reg_4898_pp0_iter1_reg <= trunc_ln565_11_reg_4898;
        x_2_reg_4881 <= ap_sig_allocacmp_x_2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln552_1_reg_4910_pp0_iter10_reg <= add_ln552_1_reg_4910_pp0_iter9_reg;
        add_ln552_1_reg_4910_pp0_iter11_reg <= add_ln552_1_reg_4910_pp0_iter10_reg;
        add_ln552_1_reg_4910_pp0_iter2_reg <= add_ln552_1_reg_4910_pp0_iter1_reg;
        add_ln552_1_reg_4910_pp0_iter3_reg <= add_ln552_1_reg_4910_pp0_iter2_reg;
        add_ln552_1_reg_4910_pp0_iter4_reg <= add_ln552_1_reg_4910_pp0_iter3_reg;
        add_ln552_1_reg_4910_pp0_iter5_reg <= add_ln552_1_reg_4910_pp0_iter4_reg;
        add_ln552_1_reg_4910_pp0_iter6_reg <= add_ln552_1_reg_4910_pp0_iter5_reg;
        add_ln552_1_reg_4910_pp0_iter7_reg <= add_ln552_1_reg_4910_pp0_iter6_reg;
        add_ln552_1_reg_4910_pp0_iter8_reg <= add_ln552_1_reg_4910_pp0_iter7_reg;
        add_ln552_1_reg_4910_pp0_iter9_reg <= add_ln552_1_reg_4910_pp0_iter8_reg;
        add_ln552_reg_4904_pp0_iter10_reg <= add_ln552_reg_4904_pp0_iter9_reg;
        add_ln552_reg_4904_pp0_iter11_reg <= add_ln552_reg_4904_pp0_iter10_reg;
        add_ln552_reg_4904_pp0_iter2_reg <= add_ln552_reg_4904_pp0_iter1_reg;
        add_ln552_reg_4904_pp0_iter3_reg <= add_ln552_reg_4904_pp0_iter2_reg;
        add_ln552_reg_4904_pp0_iter4_reg <= add_ln552_reg_4904_pp0_iter3_reg;
        add_ln552_reg_4904_pp0_iter5_reg <= add_ln552_reg_4904_pp0_iter4_reg;
        add_ln552_reg_4904_pp0_iter6_reg <= add_ln552_reg_4904_pp0_iter5_reg;
        add_ln552_reg_4904_pp0_iter7_reg <= add_ln552_reg_4904_pp0_iter6_reg;
        add_ln552_reg_4904_pp0_iter8_reg <= add_ln552_reg_4904_pp0_iter7_reg;
        add_ln552_reg_4904_pp0_iter9_reg <= add_ln552_reg_4904_pp0_iter8_reg;
        and_ln1337_reg_4956_pp0_iter2_reg <= and_ln1337_reg_4956_pp0_iter1_reg;
        and_ln1337_reg_4956_pp0_iter3_reg <= and_ln1337_reg_4956_pp0_iter2_reg;
        and_ln1337_reg_4956_pp0_iter4_reg <= and_ln1337_reg_4956_pp0_iter3_reg;
        and_ln1386_reg_4948_pp0_iter10_reg <= and_ln1386_reg_4948_pp0_iter9_reg;
        and_ln1386_reg_4948_pp0_iter11_reg <= and_ln1386_reg_4948_pp0_iter10_reg;
        and_ln1386_reg_4948_pp0_iter12_reg <= and_ln1386_reg_4948_pp0_iter11_reg;
        and_ln1386_reg_4948_pp0_iter13_reg <= and_ln1386_reg_4948_pp0_iter12_reg;
        and_ln1386_reg_4948_pp0_iter14_reg <= and_ln1386_reg_4948_pp0_iter13_reg;
        and_ln1386_reg_4948_pp0_iter15_reg <= and_ln1386_reg_4948_pp0_iter14_reg;
        and_ln1386_reg_4948_pp0_iter2_reg <= and_ln1386_reg_4948_pp0_iter1_reg;
        and_ln1386_reg_4948_pp0_iter3_reg <= and_ln1386_reg_4948_pp0_iter2_reg;
        and_ln1386_reg_4948_pp0_iter4_reg <= and_ln1386_reg_4948_pp0_iter3_reg;
        and_ln1386_reg_4948_pp0_iter5_reg <= and_ln1386_reg_4948_pp0_iter4_reg;
        and_ln1386_reg_4948_pp0_iter6_reg <= and_ln1386_reg_4948_pp0_iter5_reg;
        and_ln1386_reg_4948_pp0_iter7_reg <= and_ln1386_reg_4948_pp0_iter6_reg;
        and_ln1386_reg_4948_pp0_iter8_reg <= and_ln1386_reg_4948_pp0_iter7_reg;
        and_ln1386_reg_4948_pp0_iter9_reg <= and_ln1386_reg_4948_pp0_iter8_reg;
        and_ln1568_reg_4932_pp0_iter10_reg <= and_ln1568_reg_4932_pp0_iter9_reg;
        and_ln1568_reg_4932_pp0_iter11_reg <= and_ln1568_reg_4932_pp0_iter10_reg;
        and_ln1568_reg_4932_pp0_iter12_reg <= and_ln1568_reg_4932_pp0_iter11_reg;
        and_ln1568_reg_4932_pp0_iter13_reg <= and_ln1568_reg_4932_pp0_iter12_reg;
        and_ln1568_reg_4932_pp0_iter14_reg <= and_ln1568_reg_4932_pp0_iter13_reg;
        and_ln1568_reg_4932_pp0_iter15_reg <= and_ln1568_reg_4932_pp0_iter14_reg;
        and_ln1568_reg_4932_pp0_iter2_reg <= and_ln1568_reg_4932_pp0_iter1_reg;
        and_ln1568_reg_4932_pp0_iter3_reg <= and_ln1568_reg_4932_pp0_iter2_reg;
        and_ln1568_reg_4932_pp0_iter4_reg <= and_ln1568_reg_4932_pp0_iter3_reg;
        and_ln1568_reg_4932_pp0_iter5_reg <= and_ln1568_reg_4932_pp0_iter4_reg;
        and_ln1568_reg_4932_pp0_iter6_reg <= and_ln1568_reg_4932_pp0_iter5_reg;
        and_ln1568_reg_4932_pp0_iter7_reg <= and_ln1568_reg_4932_pp0_iter6_reg;
        and_ln1568_reg_4932_pp0_iter8_reg <= and_ln1568_reg_4932_pp0_iter7_reg;
        and_ln1568_reg_4932_pp0_iter9_reg <= and_ln1568_reg_4932_pp0_iter8_reg;
        and_ln1751_reg_4920_pp0_iter10_reg <= and_ln1751_reg_4920_pp0_iter9_reg;
        and_ln1751_reg_4920_pp0_iter11_reg <= and_ln1751_reg_4920_pp0_iter10_reg;
        and_ln1751_reg_4920_pp0_iter12_reg <= and_ln1751_reg_4920_pp0_iter11_reg;
        and_ln1751_reg_4920_pp0_iter13_reg <= and_ln1751_reg_4920_pp0_iter12_reg;
        and_ln1751_reg_4920_pp0_iter14_reg <= and_ln1751_reg_4920_pp0_iter13_reg;
        and_ln1751_reg_4920_pp0_iter15_reg <= and_ln1751_reg_4920_pp0_iter14_reg;
        and_ln1751_reg_4920_pp0_iter2_reg <= and_ln1751_reg_4920_pp0_iter1_reg;
        and_ln1751_reg_4920_pp0_iter3_reg <= and_ln1751_reg_4920_pp0_iter2_reg;
        and_ln1751_reg_4920_pp0_iter4_reg <= and_ln1751_reg_4920_pp0_iter3_reg;
        and_ln1751_reg_4920_pp0_iter5_reg <= and_ln1751_reg_4920_pp0_iter4_reg;
        and_ln1751_reg_4920_pp0_iter6_reg <= and_ln1751_reg_4920_pp0_iter5_reg;
        and_ln1751_reg_4920_pp0_iter7_reg <= and_ln1751_reg_4920_pp0_iter6_reg;
        and_ln1751_reg_4920_pp0_iter8_reg <= and_ln1751_reg_4920_pp0_iter7_reg;
        and_ln1751_reg_4920_pp0_iter9_reg <= and_ln1751_reg_4920_pp0_iter8_reg;
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
        ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
        ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
        ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
        ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
        ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
        ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
        ap_loop_exit_ready_pp0_iter18_reg <= ap_loop_exit_ready_pp0_iter17_reg;
        ap_loop_exit_ready_pp0_iter19_reg <= ap_loop_exit_ready_pp0_iter18_reg;
        ap_loop_exit_ready_pp0_iter20_reg <= ap_loop_exit_ready_pp0_iter19_reg;
        ap_loop_exit_ready_pp0_iter21_reg <= ap_loop_exit_ready_pp0_iter20_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        ap_predicate_pred2530_state21 <= ((patternId_val_load_read_reg_4796 == 8'd18) & (icmp_ln565_reg_4888_pp0_iter18_reg == 1'd0));
        ap_predicate_pred2534_state21 <= ((patternId_val_load_read_reg_4796 == 8'd17) & (icmp_ln565_reg_4888_pp0_iter18_reg == 1'd0));
        ap_predicate_pred2538_state21 <= ((patternId_val_load_read_reg_4796 == 8'd16) & (icmp_ln565_reg_4888_pp0_iter18_reg == 1'd0));
        ap_predicate_pred2542_state21 <= ((patternId_val_load_read_reg_4796 == 8'd14) & (icmp_ln565_reg_4888_pp0_iter18_reg == 1'd0));
        ap_predicate_pred2549_state21 <= ((patternId_val_load_read_reg_4796 == 8'd1) & (icmp_ln565_reg_4888_pp0_iter18_reg == 1'd0));
        ap_predicate_pred2553_state21 <= ((patternId_val_load_read_reg_4796 == 8'd0) & (icmp_ln565_reg_4888_pp0_iter18_reg == 1'd0));
        ap_predicate_pred2567_state21 <= (~(colorFormatLocal_read_reg_4768 == 8'd1) & ~(colorFormatLocal_read_reg_4768 == 8'd0) & (patternId_val_load == 8'd13) & (outpix_50_reg_4980_pp0_iter18_reg == 1'd1) & (icmp_ln565_reg_4888_pp0_iter18_reg == 1'd0));
        ap_predicate_pred2582_state21 <= ((colorFormatLocal_read_reg_4768 == 8'd0) & (patternId_val_load == 8'd13) & (icmp_ln565_reg_4888_pp0_iter18_reg == 1'd0));
        ap_predicate_pred2591_state21 <= ((cmp54_i_read_reg_4702 == 1'd1) & (patternId_val_load_read_reg_4796 == 8'd19) & (cmp2_i_read_reg_4774 == 1'd1) & (icmp_ln565_reg_4888_pp0_iter18_reg == 1'd0));
        ap_predicate_pred2596_state21 <= ((cmp54_i_read_reg_4702 == 1'd0) & (patternId_val_load_read_reg_4796 == 8'd19) & (cmp2_i_read_reg_4774 == 1'd1) & (icmp_ln565_reg_4888_pp0_iter18_reg == 1'd0));
        ap_predicate_pred2603_state21 <= ((cmp121_i_read_reg_4693 == 1'd1) & (patternId_val_load_read_reg_4796 == 8'd19) & (cmp2_i == 1'd0) & (icmp_ln565_reg_4888_pp0_iter18_reg == 1'd0));
        ap_predicate_pred2608_state21 <= ((cmp121_i_read_reg_4693 == 1'd0) & (patternId_val_load_read_reg_4796 == 8'd19) & (cmp2_i == 1'd0) & (icmp_ln565_reg_4888_pp0_iter18_reg == 1'd0));
        ap_predicate_pred2615_state21 <= (~(colorFormatLocal_read_reg_4768 == 8'd0) & (patternId_val_load == 8'd12) & (or_ln1494_reg_5018_pp0_iter18_reg == 1'd1) & (icmp_ln565_reg_4888_pp0_iter18_reg == 1'd0));
        ap_predicate_pred2620_state21 <= (~(colorFormatLocal_read_reg_4768 == 8'd0) & (patternId_val_load == 8'd12) & (or_ln1494_reg_5018_pp0_iter18_reg == 1'd0) & (icmp_ln565_reg_4888_pp0_iter18_reg == 1'd0));
        ap_predicate_pred2631_state21 <= (~(colorFormatLocal_read_reg_4768 == 8'd0) & (patternId_val_load_read_reg_4796 == 8'd8) & (icmp_ln565_reg_4888_pp0_iter18_reg == 1'd0));
        ap_predicate_pred2637_state21 <= (~(colorFormatLocal_read_reg_4768 == 8'd0) & (patternId_val_load_read_reg_4796 == 8'd7) & (icmp_ln565_reg_4888_pp0_iter18_reg == 1'd0));
        ap_predicate_pred2643_state21 <= (~(colorFormatLocal_read_reg_4768 == 8'd0) & (patternId_val_load_read_reg_4796 == 8'd6) & (icmp_ln565_reg_4888_pp0_iter18_reg == 1'd0));
        ap_predicate_pred2648_state21 <= (~(colorFormatLocal_read_reg_4768 == 8'd0) & (patternId_val_load_read_reg_4796 == 8'd5) & (icmp_ln565_reg_4888_pp0_iter18_reg == 1'd0));
        ap_predicate_pred2653_state21 <= (~(colorFormatLocal_read_reg_4768 == 8'd0) & (patternId_val_load_read_reg_4796 == 8'd4) & (icmp_ln565_reg_4888_pp0_iter18_reg == 1'd0));
        ap_predicate_pred2657_state21 <= ((patternId_val_load_read_reg_4796 == 8'd2) & (icmp_ln565_reg_4888_pp0_iter18_reg == 1'd0));
        ap_predicate_pred2661_state21 <= ((patternId_val_load_read_reg_4796 == 8'd9) & (cmp2_i_read_reg_4774 == 1'd1) & (icmp_ln565_reg_4888_pp0_iter18_reg == 1'd0));
        ap_predicate_pred2665_state21 <= ((patternId_val_load_read_reg_4796 == 8'd11) & (cmp2_i_read_reg_4774 == 1'd1) & (icmp_ln565_reg_4888_pp0_iter18_reg == 1'd0));
        ap_predicate_pred2672_state21 <= (((colorFormatLocal_read_reg_4768 == 8'd1) & (patternId_val_load == 8'd13) & (icmp_ln565_reg_4888_pp0_iter18_reg == 1'd0)) | (~(colorFormatLocal_read_reg_4768 == 8'd0) & (patternId_val_load == 8'd13) & (outpix_50_reg_4980_pp0_iter18_reg == 1'd0) & (icmp_ln565_reg_4888_pp0_iter18_reg == 1'd0)));
        ap_predicate_pred2677_state21 <= ((patternId_val_load_read_reg_4796 == 8'd15) & (cmp2_i_read_reg_4774 == 1'd1) & (icmp_ln565_reg_4888_pp0_iter18_reg == 1'd0));
        ap_predicate_pred2681_state21 <= ((patternId_val_load_read_reg_4796 == 8'd9) & (cmp2_i == 1'd0) & (icmp_ln565_reg_4888_pp0_iter18_reg == 1'd0));
        ap_predicate_pred2685_state21 <= ((patternId_val_load_read_reg_4796 == 8'd11) & (cmp2_i == 1'd0) & (icmp_ln565_reg_4888_pp0_iter18_reg == 1'd0));
        ap_predicate_pred2690_state21 <= ((patternId_val_load_read_reg_4796 == 8'd15) & (cmp2_i == 1'd0) & (icmp_ln565_reg_4888_pp0_iter18_reg == 1'd0));
        ap_predicate_pred2844_state20 <= ((patternId_val_load_read_reg_4796 == 8'd15) & (icmp_ln565_reg_4888_pp0_iter17_reg == 1'd0));
        ap_predicate_pred2845_state20 <= ((patternId_val_load_read_reg_4796 == 8'd15) & (icmp_ln565_reg_4888_pp0_iter17_reg == 1'd0) & (cmp2_i_read_reg_4774 == 1'd1));
        ap_predicate_pred2849_state20 <= ((patternId_val_load_read_reg_4796 == 8'd15) & (icmp_ln565_reg_4888_pp0_iter17_reg == 1'd0) & (cmp2_i == 1'd0));
        ap_predicate_pred2871_state20 <= ((patternId_val_load_read_reg_4796 == 8'd11) & (icmp_ln565_reg_4888_pp0_iter17_reg == 1'd0));
        ap_predicate_pred2872_state20 <= ((patternId_val_load_read_reg_4796 == 8'd11) & (icmp_ln565_reg_4888_pp0_iter17_reg == 1'd0) & (cmp2_i_read_reg_4774 == 1'd1));
        ap_predicate_pred2876_state20 <= ((patternId_val_load_read_reg_4796 == 8'd11) & (icmp_ln565_reg_4888_pp0_iter17_reg == 1'd0) & (cmp2_i == 1'd0));
        ap_predicate_pred2884_state20 <= ((patternId_val_load_read_reg_4796 == 8'd9) & (icmp_ln565_reg_4888_pp0_iter17_reg == 1'd0));
        ap_predicate_pred2885_state20 <= ((patternId_val_load_read_reg_4796 == 8'd9) & (icmp_ln565_reg_4888_pp0_iter17_reg == 1'd0) & (cmp2_i_read_reg_4774 == 1'd1));
        ap_predicate_pred2889_state20 <= ((patternId_val_load_read_reg_4796 == 8'd9) & (icmp_ln565_reg_4888_pp0_iter17_reg == 1'd0) & (cmp2_i == 1'd0));
        ap_predicate_pred2941_state20 <= ((patternId_val_load_read_reg_4796 == 8'd2) & (icmp_ln1095_reg_4964_pp0_iter17_reg == 1'd0) & (icmp_ln1072_reg_4892_pp0_iter17_reg == 1'd1) & (icmp_ln565_reg_4888_pp0_iter17_reg == 1'd0));
        ap_predicate_pred2947_state20 <= ((patternId_val_load_read_reg_4796 == 8'd2) & (icmp_ln1095_reg_4964_pp0_iter17_reg == 1'd1) & (icmp_ln565_reg_4888_pp0_iter17_reg == 1'd0));
        ap_predicate_pred2965_state19 <= ((patternId_val_load_read_reg_4796 == 8'd9) & (icmp_ln565_reg_4888_pp0_iter16_reg == 1'd0) & (icmp_ln1250_reg_4960_pp0_iter16_reg == 1'd0) & (icmp_ln1072_reg_4892_pp0_iter16_reg == 1'd0));
        ap_predicate_pred2971_state19 <= ((patternId_val_load_read_reg_4796 == 8'd9) & (icmp_ln565_reg_4888_pp0_iter16_reg == 1'd0) & (icmp_ln1072_reg_4892_pp0_iter16_reg == 1'd1));
        ap_predicate_pred2988_state7 <= ((patternId_val_load == 8'd10) & (icmp_ln1330_reg_4952_pp0_iter4_reg == 1'd0) & (icmp_ln565_reg_4888_pp0_iter4_reg == 1'd0) & (1'd1 == and_ln1337_reg_4956_pp0_iter4_reg));
        ap_predicate_pred2994_state7 <= ((patternId_val_load == 8'd10) & (icmp_ln1330_reg_4952_pp0_iter4_reg == 1'd1) & (icmp_ln565_reg_4888_pp0_iter4_reg == 1'd0));
        ap_predicate_pred3014_state18 <= ((patternId_val_load_read_reg_4796 == 8'd11) & (icmp_ln1072_reg_4892_pp0_iter15_reg == 1'd1) & (icmp_ln565_reg_4888_pp0_iter15_reg == 1'd0));
        ap_predicate_pred3018_state18 <= ((patternId_val_load_read_reg_4796 == 8'd11) & (icmp_ln1381_reg_4944_pp0_iter15_reg == 1'd0) & (icmp_ln1072_reg_4892_pp0_iter15_reg == 1'd1) & (icmp_ln565_reg_4888_pp0_iter15_reg == 1'd0) & (1'd0 == and_ln1386_reg_4948_pp0_iter15_reg));
        ap_predicate_pred3024_state18 <= ((patternId_val_load_read_reg_4796 == 8'd11) & (icmp_ln1381_reg_4944_pp0_iter15_reg == 1'd1) & (icmp_ln565_reg_4888_pp0_iter15_reg == 1'd0));
        ap_predicate_pred3040_state18 <= ((patternId_val_load_read_reg_4796 == 8'd11) & (icmp_ln1405_reg_5006_pp0_iter15_reg == 1'd0) & (icmp_ln1072_reg_4892_pp0_iter15_reg == 1'd0) & (icmp_ln565_reg_4888_pp0_iter15_reg == 1'd0));
        ap_predicate_pred3062_state18 <= ((patternId_val_load_read_reg_4796 == 8'd15) & (icmp_ln1072_reg_4892_pp0_iter15_reg == 1'd1) & (icmp_ln565_reg_4888_pp0_iter15_reg == 1'd0));
        ap_predicate_pred3066_state18 <= ((patternId_val_load_read_reg_4796 == 8'd15) & (icmp_ln1563_reg_4928_pp0_iter15_reg == 1'd0) & (icmp_ln1072_reg_4892_pp0_iter15_reg == 1'd1) & (icmp_ln565_reg_4888_pp0_iter15_reg == 1'd0) & (1'd0 == and_ln1568_reg_4932_pp0_iter15_reg));
        ap_predicate_pred3072_state18 <= ((patternId_val_load_read_reg_4796 == 8'd15) & (icmp_ln1563_reg_4928_pp0_iter15_reg == 1'd1) & (icmp_ln565_reg_4888_pp0_iter15_reg == 1'd0));
        ap_predicate_pred3086_state18 <= ((patternId_val_load_read_reg_4796 == 8'd15) & (icmp_ln1586_reg_4998_pp0_iter15_reg == 1'd0) & (icmp_ln1072_reg_4892_pp0_iter15_reg == 1'd0) & (icmp_ln565_reg_4888_pp0_iter15_reg == 1'd0));
        ap_predicate_pred3112_state18 <= ((patternId_val_load_read_reg_4796 == 8'd19) & (icmp_ln1746_reg_4916_pp0_iter15_reg == 1'd0) & (icmp_ln1072_reg_4892_pp0_iter15_reg == 1'd1) & (icmp_ln565_reg_4888_pp0_iter15_reg == 1'd0) & (1'd0 == and_ln1751_reg_4920_pp0_iter15_reg));
        ap_predicate_pred3118_state18 <= ((patternId_val_load_read_reg_4796 == 8'd19) & (icmp_ln1746_reg_4916_pp0_iter15_reg == 1'd1) & (icmp_ln565_reg_4888_pp0_iter15_reg == 1'd0));
        ap_predicate_pred3132_state18 <= ((patternId_val_load_read_reg_4796 == 8'd19) & (icmp_ln1768_reg_4924_pp0_iter15_reg == 1'd0) & (icmp_ln1072_reg_4892_pp0_iter15_reg == 1'd0) & (icmp_ln565_reg_4888_pp0_iter15_reg == 1'd0));
        ap_predicate_pred3137_state18 <= ((patternId_val_load_read_reg_4796 == 8'd19) & (icmp_ln1072_reg_4892_pp0_iter15_reg == 1'd1) & (icmp_ln565_reg_4888_pp0_iter15_reg == 1'd0));
        ap_predicate_pred3209_state6 <= ((patternId_val_load == 8'd10) & (icmp_ln1330_reg_4952_pp0_iter3_reg == 1'd0) & (icmp_ln565_reg_4888_pp0_iter3_reg == 1'd0) & (1'd1 == and_ln1337_reg_4956_pp0_iter3_reg));
        ap_predicate_pred3214_state6 <= ((patternId_val_load == 8'd10) & (icmp_ln1330_reg_4952_pp0_iter3_reg == 1'd1) & (icmp_ln565_reg_4888_pp0_iter3_reg == 1'd0));
        ap_predicate_pred595_state19 <= (~(colorFormatLocal_read_reg_4768 == 8'd1) & ~(colorFormatLocal_read_reg_4768 == 8'd0) & (or_ln1494_reg_5018_pp0_iter16_reg == 1'd0) & (patternId_val_load == 8'd12) & (icmp_ln565_reg_4888_pp0_iter16_reg == 1'd0));
        ap_predicate_pred600_state19 <= (~(colorFormatLocal_read_reg_4768 == 8'd1) & ~(colorFormatLocal_read_reg_4768 == 8'd0) & (or_ln1494_reg_5018_pp0_iter16_reg == 1'd1) & (patternId_val_load == 8'd12) & (icmp_ln565_reg_4888_pp0_iter16_reg == 1'd0));
        ap_predicate_pred609_state19 <= (~(colorFormatLocal_read_reg_4768 == 8'd1) & ~(colorFormatLocal_read_reg_4768 == 8'd0) & (patternId_val_load_read_reg_4796 == 8'd8) & (icmp_ln565_reg_4888_pp0_iter16_reg == 1'd0));
        ap_predicate_pred618_state19 <= (~(colorFormatLocal_read_reg_4768 == 8'd1) & ~(colorFormatLocal_read_reg_4768 == 8'd0) & (patternId_val_load_read_reg_4796 == 8'd7) & (icmp_ln565_reg_4888_pp0_iter16_reg == 1'd0));
        ap_predicate_pred627_state19 <= (~(colorFormatLocal_read_reg_4768 == 8'd1) & ~(colorFormatLocal_read_reg_4768 == 8'd0) & (patternId_val_load_read_reg_4796 == 8'd6) & (icmp_ln565_reg_4888_pp0_iter16_reg == 1'd0));
        ap_predicate_pred636_state19 <= (~(colorFormatLocal_read_reg_4768 == 8'd1) & ~(colorFormatLocal_read_reg_4768 == 8'd0) & (patternId_val_load_read_reg_4796 == 8'd5) & (icmp_ln565_reg_4888_pp0_iter16_reg == 1'd0));
        ap_predicate_pred645_state19 <= (~(colorFormatLocal_read_reg_4768 == 8'd1) & ~(colorFormatLocal_read_reg_4768 == 8'd0) & (patternId_val_load_read_reg_4796 == 8'd4) & (icmp_ln565_reg_4888_pp0_iter16_reg == 1'd0));
        ap_predicate_pred656_state21 <= ((patternId_val_load_read_reg_4796 == 8'd15) & (icmp_ln565_reg_4888_pp0_iter18_reg == 1'd0));
        ap_predicate_pred662_state21 <= ((patternId_val_load_read_reg_4796 == 8'd11) & (icmp_ln565_reg_4888_pp0_iter18_reg == 1'd0));
        ap_predicate_pred669_state21 <= ((patternId_val_load_read_reg_4796 == 8'd9) & (icmp_ln565_reg_4888_pp0_iter18_reg == 1'd0));
        b_3_reg_5188 <= b_3_fu_3366_p3;
        b_3_reg_5188_pp0_iter19_reg <= b_3_reg_5188;
        b_reg_5128 <= b_fu_2961_p3;
        b_reg_5128_pp0_iter16_reg <= b_reg_5128;
        b_reg_5128_pp0_iter17_reg <= b_reg_5128_pp0_iter16_reg;
        b_reg_5128_pp0_iter18_reg <= b_reg_5128_pp0_iter17_reg;
        g_2_reg_5301 <= g_2_fu_3568_p3;
        g_reg_5123 <= g_fu_2928_p3;
        g_reg_5123_pp0_iter16_reg <= g_reg_5123;
        g_reg_5123_pp0_iter17_reg <= g_reg_5123_pp0_iter16_reg;
        g_reg_5123_pp0_iter18_reg <= g_reg_5123_pp0_iter17_reg;
        icmp_ln1072_reg_4892_pp0_iter10_reg <= icmp_ln1072_reg_4892_pp0_iter9_reg;
        icmp_ln1072_reg_4892_pp0_iter11_reg <= icmp_ln1072_reg_4892_pp0_iter10_reg;
        icmp_ln1072_reg_4892_pp0_iter12_reg <= icmp_ln1072_reg_4892_pp0_iter11_reg;
        icmp_ln1072_reg_4892_pp0_iter13_reg <= icmp_ln1072_reg_4892_pp0_iter12_reg;
        icmp_ln1072_reg_4892_pp0_iter14_reg <= icmp_ln1072_reg_4892_pp0_iter13_reg;
        icmp_ln1072_reg_4892_pp0_iter15_reg <= icmp_ln1072_reg_4892_pp0_iter14_reg;
        icmp_ln1072_reg_4892_pp0_iter16_reg <= icmp_ln1072_reg_4892_pp0_iter15_reg;
        icmp_ln1072_reg_4892_pp0_iter17_reg <= icmp_ln1072_reg_4892_pp0_iter16_reg;
        icmp_ln1072_reg_4892_pp0_iter18_reg <= icmp_ln1072_reg_4892_pp0_iter17_reg;
        icmp_ln1072_reg_4892_pp0_iter19_reg <= icmp_ln1072_reg_4892_pp0_iter18_reg;
        icmp_ln1072_reg_4892_pp0_iter2_reg <= icmp_ln1072_reg_4892_pp0_iter1_reg;
        icmp_ln1072_reg_4892_pp0_iter3_reg <= icmp_ln1072_reg_4892_pp0_iter2_reg;
        icmp_ln1072_reg_4892_pp0_iter4_reg <= icmp_ln1072_reg_4892_pp0_iter3_reg;
        icmp_ln1072_reg_4892_pp0_iter5_reg <= icmp_ln1072_reg_4892_pp0_iter4_reg;
        icmp_ln1072_reg_4892_pp0_iter6_reg <= icmp_ln1072_reg_4892_pp0_iter5_reg;
        icmp_ln1072_reg_4892_pp0_iter7_reg <= icmp_ln1072_reg_4892_pp0_iter6_reg;
        icmp_ln1072_reg_4892_pp0_iter8_reg <= icmp_ln1072_reg_4892_pp0_iter7_reg;
        icmp_ln1072_reg_4892_pp0_iter9_reg <= icmp_ln1072_reg_4892_pp0_iter8_reg;
        icmp_ln1095_reg_4964_pp0_iter10_reg <= icmp_ln1095_reg_4964_pp0_iter9_reg;
        icmp_ln1095_reg_4964_pp0_iter11_reg <= icmp_ln1095_reg_4964_pp0_iter10_reg;
        icmp_ln1095_reg_4964_pp0_iter12_reg <= icmp_ln1095_reg_4964_pp0_iter11_reg;
        icmp_ln1095_reg_4964_pp0_iter13_reg <= icmp_ln1095_reg_4964_pp0_iter12_reg;
        icmp_ln1095_reg_4964_pp0_iter14_reg <= icmp_ln1095_reg_4964_pp0_iter13_reg;
        icmp_ln1095_reg_4964_pp0_iter15_reg <= icmp_ln1095_reg_4964_pp0_iter14_reg;
        icmp_ln1095_reg_4964_pp0_iter16_reg <= icmp_ln1095_reg_4964_pp0_iter15_reg;
        icmp_ln1095_reg_4964_pp0_iter17_reg <= icmp_ln1095_reg_4964_pp0_iter16_reg;
        icmp_ln1095_reg_4964_pp0_iter2_reg <= icmp_ln1095_reg_4964_pp0_iter1_reg;
        icmp_ln1095_reg_4964_pp0_iter3_reg <= icmp_ln1095_reg_4964_pp0_iter2_reg;
        icmp_ln1095_reg_4964_pp0_iter4_reg <= icmp_ln1095_reg_4964_pp0_iter3_reg;
        icmp_ln1095_reg_4964_pp0_iter5_reg <= icmp_ln1095_reg_4964_pp0_iter4_reg;
        icmp_ln1095_reg_4964_pp0_iter6_reg <= icmp_ln1095_reg_4964_pp0_iter5_reg;
        icmp_ln1095_reg_4964_pp0_iter7_reg <= icmp_ln1095_reg_4964_pp0_iter6_reg;
        icmp_ln1095_reg_4964_pp0_iter8_reg <= icmp_ln1095_reg_4964_pp0_iter7_reg;
        icmp_ln1095_reg_4964_pp0_iter9_reg <= icmp_ln1095_reg_4964_pp0_iter8_reg;
        icmp_ln1250_reg_4960_pp0_iter10_reg <= icmp_ln1250_reg_4960_pp0_iter9_reg;
        icmp_ln1250_reg_4960_pp0_iter11_reg <= icmp_ln1250_reg_4960_pp0_iter10_reg;
        icmp_ln1250_reg_4960_pp0_iter12_reg <= icmp_ln1250_reg_4960_pp0_iter11_reg;
        icmp_ln1250_reg_4960_pp0_iter13_reg <= icmp_ln1250_reg_4960_pp0_iter12_reg;
        icmp_ln1250_reg_4960_pp0_iter14_reg <= icmp_ln1250_reg_4960_pp0_iter13_reg;
        icmp_ln1250_reg_4960_pp0_iter15_reg <= icmp_ln1250_reg_4960_pp0_iter14_reg;
        icmp_ln1250_reg_4960_pp0_iter16_reg <= icmp_ln1250_reg_4960_pp0_iter15_reg;
        icmp_ln1250_reg_4960_pp0_iter2_reg <= icmp_ln1250_reg_4960_pp0_iter1_reg;
        icmp_ln1250_reg_4960_pp0_iter3_reg <= icmp_ln1250_reg_4960_pp0_iter2_reg;
        icmp_ln1250_reg_4960_pp0_iter4_reg <= icmp_ln1250_reg_4960_pp0_iter3_reg;
        icmp_ln1250_reg_4960_pp0_iter5_reg <= icmp_ln1250_reg_4960_pp0_iter4_reg;
        icmp_ln1250_reg_4960_pp0_iter6_reg <= icmp_ln1250_reg_4960_pp0_iter5_reg;
        icmp_ln1250_reg_4960_pp0_iter7_reg <= icmp_ln1250_reg_4960_pp0_iter6_reg;
        icmp_ln1250_reg_4960_pp0_iter8_reg <= icmp_ln1250_reg_4960_pp0_iter7_reg;
        icmp_ln1250_reg_4960_pp0_iter9_reg <= icmp_ln1250_reg_4960_pp0_iter8_reg;
        icmp_ln1330_reg_4952_pp0_iter2_reg <= icmp_ln1330_reg_4952_pp0_iter1_reg;
        icmp_ln1330_reg_4952_pp0_iter3_reg <= icmp_ln1330_reg_4952_pp0_iter2_reg;
        icmp_ln1330_reg_4952_pp0_iter4_reg <= icmp_ln1330_reg_4952_pp0_iter3_reg;
        icmp_ln1381_reg_4944_pp0_iter10_reg <= icmp_ln1381_reg_4944_pp0_iter9_reg;
        icmp_ln1381_reg_4944_pp0_iter11_reg <= icmp_ln1381_reg_4944_pp0_iter10_reg;
        icmp_ln1381_reg_4944_pp0_iter12_reg <= icmp_ln1381_reg_4944_pp0_iter11_reg;
        icmp_ln1381_reg_4944_pp0_iter13_reg <= icmp_ln1381_reg_4944_pp0_iter12_reg;
        icmp_ln1381_reg_4944_pp0_iter14_reg <= icmp_ln1381_reg_4944_pp0_iter13_reg;
        icmp_ln1381_reg_4944_pp0_iter15_reg <= icmp_ln1381_reg_4944_pp0_iter14_reg;
        icmp_ln1381_reg_4944_pp0_iter2_reg <= icmp_ln1381_reg_4944_pp0_iter1_reg;
        icmp_ln1381_reg_4944_pp0_iter3_reg <= icmp_ln1381_reg_4944_pp0_iter2_reg;
        icmp_ln1381_reg_4944_pp0_iter4_reg <= icmp_ln1381_reg_4944_pp0_iter3_reg;
        icmp_ln1381_reg_4944_pp0_iter5_reg <= icmp_ln1381_reg_4944_pp0_iter4_reg;
        icmp_ln1381_reg_4944_pp0_iter6_reg <= icmp_ln1381_reg_4944_pp0_iter5_reg;
        icmp_ln1381_reg_4944_pp0_iter7_reg <= icmp_ln1381_reg_4944_pp0_iter6_reg;
        icmp_ln1381_reg_4944_pp0_iter8_reg <= icmp_ln1381_reg_4944_pp0_iter7_reg;
        icmp_ln1381_reg_4944_pp0_iter9_reg <= icmp_ln1381_reg_4944_pp0_iter8_reg;
        icmp_ln1405_reg_5006_pp0_iter10_reg <= icmp_ln1405_reg_5006_pp0_iter9_reg;
        icmp_ln1405_reg_5006_pp0_iter11_reg <= icmp_ln1405_reg_5006_pp0_iter10_reg;
        icmp_ln1405_reg_5006_pp0_iter12_reg <= icmp_ln1405_reg_5006_pp0_iter11_reg;
        icmp_ln1405_reg_5006_pp0_iter13_reg <= icmp_ln1405_reg_5006_pp0_iter12_reg;
        icmp_ln1405_reg_5006_pp0_iter14_reg <= icmp_ln1405_reg_5006_pp0_iter13_reg;
        icmp_ln1405_reg_5006_pp0_iter15_reg <= icmp_ln1405_reg_5006_pp0_iter14_reg;
        icmp_ln1405_reg_5006_pp0_iter2_reg <= icmp_ln1405_reg_5006;
        icmp_ln1405_reg_5006_pp0_iter3_reg <= icmp_ln1405_reg_5006_pp0_iter2_reg;
        icmp_ln1405_reg_5006_pp0_iter4_reg <= icmp_ln1405_reg_5006_pp0_iter3_reg;
        icmp_ln1405_reg_5006_pp0_iter5_reg <= icmp_ln1405_reg_5006_pp0_iter4_reg;
        icmp_ln1405_reg_5006_pp0_iter6_reg <= icmp_ln1405_reg_5006_pp0_iter5_reg;
        icmp_ln1405_reg_5006_pp0_iter7_reg <= icmp_ln1405_reg_5006_pp0_iter6_reg;
        icmp_ln1405_reg_5006_pp0_iter8_reg <= icmp_ln1405_reg_5006_pp0_iter7_reg;
        icmp_ln1405_reg_5006_pp0_iter9_reg <= icmp_ln1405_reg_5006_pp0_iter8_reg;
        icmp_ln1563_reg_4928_pp0_iter10_reg <= icmp_ln1563_reg_4928_pp0_iter9_reg;
        icmp_ln1563_reg_4928_pp0_iter11_reg <= icmp_ln1563_reg_4928_pp0_iter10_reg;
        icmp_ln1563_reg_4928_pp0_iter12_reg <= icmp_ln1563_reg_4928_pp0_iter11_reg;
        icmp_ln1563_reg_4928_pp0_iter13_reg <= icmp_ln1563_reg_4928_pp0_iter12_reg;
        icmp_ln1563_reg_4928_pp0_iter14_reg <= icmp_ln1563_reg_4928_pp0_iter13_reg;
        icmp_ln1563_reg_4928_pp0_iter15_reg <= icmp_ln1563_reg_4928_pp0_iter14_reg;
        icmp_ln1563_reg_4928_pp0_iter2_reg <= icmp_ln1563_reg_4928_pp0_iter1_reg;
        icmp_ln1563_reg_4928_pp0_iter3_reg <= icmp_ln1563_reg_4928_pp0_iter2_reg;
        icmp_ln1563_reg_4928_pp0_iter4_reg <= icmp_ln1563_reg_4928_pp0_iter3_reg;
        icmp_ln1563_reg_4928_pp0_iter5_reg <= icmp_ln1563_reg_4928_pp0_iter4_reg;
        icmp_ln1563_reg_4928_pp0_iter6_reg <= icmp_ln1563_reg_4928_pp0_iter5_reg;
        icmp_ln1563_reg_4928_pp0_iter7_reg <= icmp_ln1563_reg_4928_pp0_iter6_reg;
        icmp_ln1563_reg_4928_pp0_iter8_reg <= icmp_ln1563_reg_4928_pp0_iter7_reg;
        icmp_ln1563_reg_4928_pp0_iter9_reg <= icmp_ln1563_reg_4928_pp0_iter8_reg;
        icmp_ln1586_reg_4998_pp0_iter10_reg <= icmp_ln1586_reg_4998_pp0_iter9_reg;
        icmp_ln1586_reg_4998_pp0_iter11_reg <= icmp_ln1586_reg_4998_pp0_iter10_reg;
        icmp_ln1586_reg_4998_pp0_iter12_reg <= icmp_ln1586_reg_4998_pp0_iter11_reg;
        icmp_ln1586_reg_4998_pp0_iter13_reg <= icmp_ln1586_reg_4998_pp0_iter12_reg;
        icmp_ln1586_reg_4998_pp0_iter14_reg <= icmp_ln1586_reg_4998_pp0_iter13_reg;
        icmp_ln1586_reg_4998_pp0_iter15_reg <= icmp_ln1586_reg_4998_pp0_iter14_reg;
        icmp_ln1586_reg_4998_pp0_iter2_reg <= icmp_ln1586_reg_4998;
        icmp_ln1586_reg_4998_pp0_iter3_reg <= icmp_ln1586_reg_4998_pp0_iter2_reg;
        icmp_ln1586_reg_4998_pp0_iter4_reg <= icmp_ln1586_reg_4998_pp0_iter3_reg;
        icmp_ln1586_reg_4998_pp0_iter5_reg <= icmp_ln1586_reg_4998_pp0_iter4_reg;
        icmp_ln1586_reg_4998_pp0_iter6_reg <= icmp_ln1586_reg_4998_pp0_iter5_reg;
        icmp_ln1586_reg_4998_pp0_iter7_reg <= icmp_ln1586_reg_4998_pp0_iter6_reg;
        icmp_ln1586_reg_4998_pp0_iter8_reg <= icmp_ln1586_reg_4998_pp0_iter7_reg;
        icmp_ln1586_reg_4998_pp0_iter9_reg <= icmp_ln1586_reg_4998_pp0_iter8_reg;
        icmp_ln1674_reg_4992_pp0_iter10_reg <= icmp_ln1674_reg_4992_pp0_iter9_reg;
        icmp_ln1674_reg_4992_pp0_iter11_reg <= icmp_ln1674_reg_4992_pp0_iter10_reg;
        icmp_ln1674_reg_4992_pp0_iter12_reg <= icmp_ln1674_reg_4992_pp0_iter11_reg;
        icmp_ln1674_reg_4992_pp0_iter13_reg <= icmp_ln1674_reg_4992_pp0_iter12_reg;
        icmp_ln1674_reg_4992_pp0_iter14_reg <= icmp_ln1674_reg_4992_pp0_iter13_reg;
        icmp_ln1674_reg_4992_pp0_iter15_reg <= icmp_ln1674_reg_4992_pp0_iter14_reg;
        icmp_ln1674_reg_4992_pp0_iter16_reg <= icmp_ln1674_reg_4992_pp0_iter15_reg;
        icmp_ln1674_reg_4992_pp0_iter17_reg <= icmp_ln1674_reg_4992_pp0_iter16_reg;
        icmp_ln1674_reg_4992_pp0_iter18_reg <= icmp_ln1674_reg_4992_pp0_iter17_reg;
        icmp_ln1674_reg_4992_pp0_iter19_reg <= icmp_ln1674_reg_4992_pp0_iter18_reg;
        icmp_ln1674_reg_4992_pp0_iter2_reg <= icmp_ln1674_reg_4992;
        icmp_ln1674_reg_4992_pp0_iter3_reg <= icmp_ln1674_reg_4992_pp0_iter2_reg;
        icmp_ln1674_reg_4992_pp0_iter4_reg <= icmp_ln1674_reg_4992_pp0_iter3_reg;
        icmp_ln1674_reg_4992_pp0_iter5_reg <= icmp_ln1674_reg_4992_pp0_iter4_reg;
        icmp_ln1674_reg_4992_pp0_iter6_reg <= icmp_ln1674_reg_4992_pp0_iter5_reg;
        icmp_ln1674_reg_4992_pp0_iter7_reg <= icmp_ln1674_reg_4992_pp0_iter6_reg;
        icmp_ln1674_reg_4992_pp0_iter8_reg <= icmp_ln1674_reg_4992_pp0_iter7_reg;
        icmp_ln1674_reg_4992_pp0_iter9_reg <= icmp_ln1674_reg_4992_pp0_iter8_reg;
        icmp_ln1746_reg_4916_pp0_iter10_reg <= icmp_ln1746_reg_4916_pp0_iter9_reg;
        icmp_ln1746_reg_4916_pp0_iter11_reg <= icmp_ln1746_reg_4916_pp0_iter10_reg;
        icmp_ln1746_reg_4916_pp0_iter12_reg <= icmp_ln1746_reg_4916_pp0_iter11_reg;
        icmp_ln1746_reg_4916_pp0_iter13_reg <= icmp_ln1746_reg_4916_pp0_iter12_reg;
        icmp_ln1746_reg_4916_pp0_iter14_reg <= icmp_ln1746_reg_4916_pp0_iter13_reg;
        icmp_ln1746_reg_4916_pp0_iter15_reg <= icmp_ln1746_reg_4916_pp0_iter14_reg;
        icmp_ln1746_reg_4916_pp0_iter2_reg <= icmp_ln1746_reg_4916_pp0_iter1_reg;
        icmp_ln1746_reg_4916_pp0_iter3_reg <= icmp_ln1746_reg_4916_pp0_iter2_reg;
        icmp_ln1746_reg_4916_pp0_iter4_reg <= icmp_ln1746_reg_4916_pp0_iter3_reg;
        icmp_ln1746_reg_4916_pp0_iter5_reg <= icmp_ln1746_reg_4916_pp0_iter4_reg;
        icmp_ln1746_reg_4916_pp0_iter6_reg <= icmp_ln1746_reg_4916_pp0_iter5_reg;
        icmp_ln1746_reg_4916_pp0_iter7_reg <= icmp_ln1746_reg_4916_pp0_iter6_reg;
        icmp_ln1746_reg_4916_pp0_iter8_reg <= icmp_ln1746_reg_4916_pp0_iter7_reg;
        icmp_ln1746_reg_4916_pp0_iter9_reg <= icmp_ln1746_reg_4916_pp0_iter8_reg;
        icmp_ln1768_reg_4924_pp0_iter10_reg <= icmp_ln1768_reg_4924_pp0_iter9_reg;
        icmp_ln1768_reg_4924_pp0_iter11_reg <= icmp_ln1768_reg_4924_pp0_iter10_reg;
        icmp_ln1768_reg_4924_pp0_iter12_reg <= icmp_ln1768_reg_4924_pp0_iter11_reg;
        icmp_ln1768_reg_4924_pp0_iter13_reg <= icmp_ln1768_reg_4924_pp0_iter12_reg;
        icmp_ln1768_reg_4924_pp0_iter14_reg <= icmp_ln1768_reg_4924_pp0_iter13_reg;
        icmp_ln1768_reg_4924_pp0_iter15_reg <= icmp_ln1768_reg_4924_pp0_iter14_reg;
        icmp_ln1768_reg_4924_pp0_iter2_reg <= icmp_ln1768_reg_4924_pp0_iter1_reg;
        icmp_ln1768_reg_4924_pp0_iter3_reg <= icmp_ln1768_reg_4924_pp0_iter2_reg;
        icmp_ln1768_reg_4924_pp0_iter4_reg <= icmp_ln1768_reg_4924_pp0_iter3_reg;
        icmp_ln1768_reg_4924_pp0_iter5_reg <= icmp_ln1768_reg_4924_pp0_iter4_reg;
        icmp_ln1768_reg_4924_pp0_iter6_reg <= icmp_ln1768_reg_4924_pp0_iter5_reg;
        icmp_ln1768_reg_4924_pp0_iter7_reg <= icmp_ln1768_reg_4924_pp0_iter6_reg;
        icmp_ln1768_reg_4924_pp0_iter8_reg <= icmp_ln1768_reg_4924_pp0_iter7_reg;
        icmp_ln1768_reg_4924_pp0_iter9_reg <= icmp_ln1768_reg_4924_pp0_iter8_reg;
        icmp_ln565_reg_4888_pp0_iter10_reg <= icmp_ln565_reg_4888_pp0_iter9_reg;
        icmp_ln565_reg_4888_pp0_iter11_reg <= icmp_ln565_reg_4888_pp0_iter10_reg;
        icmp_ln565_reg_4888_pp0_iter12_reg <= icmp_ln565_reg_4888_pp0_iter11_reg;
        icmp_ln565_reg_4888_pp0_iter13_reg <= icmp_ln565_reg_4888_pp0_iter12_reg;
        icmp_ln565_reg_4888_pp0_iter14_reg <= icmp_ln565_reg_4888_pp0_iter13_reg;
        icmp_ln565_reg_4888_pp0_iter15_reg <= icmp_ln565_reg_4888_pp0_iter14_reg;
        icmp_ln565_reg_4888_pp0_iter16_reg <= icmp_ln565_reg_4888_pp0_iter15_reg;
        icmp_ln565_reg_4888_pp0_iter17_reg <= icmp_ln565_reg_4888_pp0_iter16_reg;
        icmp_ln565_reg_4888_pp0_iter18_reg <= icmp_ln565_reg_4888_pp0_iter17_reg;
        icmp_ln565_reg_4888_pp0_iter19_reg <= icmp_ln565_reg_4888_pp0_iter18_reg;
        icmp_ln565_reg_4888_pp0_iter20_reg <= icmp_ln565_reg_4888_pp0_iter19_reg;
        icmp_ln565_reg_4888_pp0_iter2_reg <= icmp_ln565_reg_4888_pp0_iter1_reg;
        icmp_ln565_reg_4888_pp0_iter3_reg <= icmp_ln565_reg_4888_pp0_iter2_reg;
        icmp_ln565_reg_4888_pp0_iter4_reg <= icmp_ln565_reg_4888_pp0_iter3_reg;
        icmp_ln565_reg_4888_pp0_iter5_reg <= icmp_ln565_reg_4888_pp0_iter4_reg;
        icmp_ln565_reg_4888_pp0_iter6_reg <= icmp_ln565_reg_4888_pp0_iter5_reg;
        icmp_ln565_reg_4888_pp0_iter7_reg <= icmp_ln565_reg_4888_pp0_iter6_reg;
        icmp_ln565_reg_4888_pp0_iter8_reg <= icmp_ln565_reg_4888_pp0_iter7_reg;
        icmp_ln565_reg_4888_pp0_iter9_reg <= icmp_ln565_reg_4888_pp0_iter8_reg;
        lshr_ln3_reg_5037 <= {{lshr_ln3_fu_2690_p1[15:5]}};
        lshr_ln3_reg_5037_pp0_iter10_reg <= lshr_ln3_reg_5037_pp0_iter9_reg;
        lshr_ln3_reg_5037_pp0_iter11_reg <= lshr_ln3_reg_5037_pp0_iter10_reg;
        lshr_ln3_reg_5037_pp0_iter12_reg <= lshr_ln3_reg_5037_pp0_iter11_reg;
        lshr_ln3_reg_5037_pp0_iter13_reg <= lshr_ln3_reg_5037_pp0_iter12_reg;
        lshr_ln3_reg_5037_pp0_iter14_reg <= lshr_ln3_reg_5037_pp0_iter13_reg;
        lshr_ln3_reg_5037_pp0_iter15_reg <= lshr_ln3_reg_5037_pp0_iter14_reg;
        lshr_ln3_reg_5037_pp0_iter16_reg <= lshr_ln3_reg_5037_pp0_iter15_reg;
        lshr_ln3_reg_5037_pp0_iter9_reg <= lshr_ln3_reg_5037;
        mul_ln1356_reg_5347 <= mul_ln1356_fu_3597_p2;
        or_ln1494_reg_5018 <= or_ln1494_fu_2592_p2;
        or_ln1494_reg_5018_pp0_iter10_reg <= or_ln1494_reg_5018_pp0_iter9_reg;
        or_ln1494_reg_5018_pp0_iter11_reg <= or_ln1494_reg_5018_pp0_iter10_reg;
        or_ln1494_reg_5018_pp0_iter12_reg <= or_ln1494_reg_5018_pp0_iter11_reg;
        or_ln1494_reg_5018_pp0_iter13_reg <= or_ln1494_reg_5018_pp0_iter12_reg;
        or_ln1494_reg_5018_pp0_iter14_reg <= or_ln1494_reg_5018_pp0_iter13_reg;
        or_ln1494_reg_5018_pp0_iter15_reg <= or_ln1494_reg_5018_pp0_iter14_reg;
        or_ln1494_reg_5018_pp0_iter16_reg <= or_ln1494_reg_5018_pp0_iter15_reg;
        or_ln1494_reg_5018_pp0_iter17_reg <= or_ln1494_reg_5018_pp0_iter16_reg;
        or_ln1494_reg_5018_pp0_iter18_reg <= or_ln1494_reg_5018_pp0_iter17_reg;
        or_ln1494_reg_5018_pp0_iter4_reg <= or_ln1494_reg_5018;
        or_ln1494_reg_5018_pp0_iter5_reg <= or_ln1494_reg_5018_pp0_iter4_reg;
        or_ln1494_reg_5018_pp0_iter6_reg <= or_ln1494_reg_5018_pp0_iter5_reg;
        or_ln1494_reg_5018_pp0_iter7_reg <= or_ln1494_reg_5018_pp0_iter6_reg;
        or_ln1494_reg_5018_pp0_iter8_reg <= or_ln1494_reg_5018_pp0_iter7_reg;
        or_ln1494_reg_5018_pp0_iter9_reg <= or_ln1494_reg_5018_pp0_iter8_reg;
        or_ln736_reg_4968_pp0_iter10_reg <= or_ln736_reg_4968_pp0_iter9_reg;
        or_ln736_reg_4968_pp0_iter11_reg <= or_ln736_reg_4968_pp0_iter10_reg;
        or_ln736_reg_4968_pp0_iter12_reg <= or_ln736_reg_4968_pp0_iter11_reg;
        or_ln736_reg_4968_pp0_iter13_reg <= or_ln736_reg_4968_pp0_iter12_reg;
        or_ln736_reg_4968_pp0_iter14_reg <= or_ln736_reg_4968_pp0_iter13_reg;
        or_ln736_reg_4968_pp0_iter15_reg <= or_ln736_reg_4968_pp0_iter14_reg;
        or_ln736_reg_4968_pp0_iter16_reg <= or_ln736_reg_4968_pp0_iter15_reg;
        or_ln736_reg_4968_pp0_iter17_reg <= or_ln736_reg_4968_pp0_iter16_reg;
        or_ln736_reg_4968_pp0_iter18_reg <= or_ln736_reg_4968_pp0_iter17_reg;
        or_ln736_reg_4968_pp0_iter19_reg <= or_ln736_reg_4968_pp0_iter18_reg;
        or_ln736_reg_4968_pp0_iter20_reg <= or_ln736_reg_4968_pp0_iter19_reg;
        or_ln736_reg_4968_pp0_iter2_reg <= or_ln736_reg_4968_pp0_iter1_reg;
        or_ln736_reg_4968_pp0_iter3_reg <= or_ln736_reg_4968_pp0_iter2_reg;
        or_ln736_reg_4968_pp0_iter4_reg <= or_ln736_reg_4968_pp0_iter3_reg;
        or_ln736_reg_4968_pp0_iter5_reg <= or_ln736_reg_4968_pp0_iter4_reg;
        or_ln736_reg_4968_pp0_iter6_reg <= or_ln736_reg_4968_pp0_iter5_reg;
        or_ln736_reg_4968_pp0_iter7_reg <= or_ln736_reg_4968_pp0_iter6_reg;
        or_ln736_reg_4968_pp0_iter8_reg <= or_ln736_reg_4968_pp0_iter7_reg;
        or_ln736_reg_4968_pp0_iter9_reg <= or_ln736_reg_4968_pp0_iter8_reg;
        outpix_13_reg_5425 <= p_0_0_0247_out_i;
        outpix_14_reg_5419 <= p_0_0_09245_out_i;
        outpix_17_reg_5413 <= p_0_0_010243_out_i;
        outpix_50_reg_4980_pp0_iter10_reg <= outpix_50_reg_4980_pp0_iter9_reg;
        outpix_50_reg_4980_pp0_iter11_reg <= outpix_50_reg_4980_pp0_iter10_reg;
        outpix_50_reg_4980_pp0_iter12_reg <= outpix_50_reg_4980_pp0_iter11_reg;
        outpix_50_reg_4980_pp0_iter13_reg <= outpix_50_reg_4980_pp0_iter12_reg;
        outpix_50_reg_4980_pp0_iter14_reg <= outpix_50_reg_4980_pp0_iter13_reg;
        outpix_50_reg_4980_pp0_iter15_reg <= outpix_50_reg_4980_pp0_iter14_reg;
        outpix_50_reg_4980_pp0_iter16_reg <= outpix_50_reg_4980_pp0_iter15_reg;
        outpix_50_reg_4980_pp0_iter17_reg <= outpix_50_reg_4980_pp0_iter16_reg;
        outpix_50_reg_4980_pp0_iter18_reg <= outpix_50_reg_4980_pp0_iter17_reg;
        outpix_50_reg_4980_pp0_iter19_reg <= outpix_50_reg_4980_pp0_iter18_reg;
        outpix_50_reg_4980_pp0_iter2_reg <= outpix_50_reg_4980;
        outpix_50_reg_4980_pp0_iter3_reg <= outpix_50_reg_4980_pp0_iter2_reg;
        outpix_50_reg_4980_pp0_iter4_reg <= outpix_50_reg_4980_pp0_iter3_reg;
        outpix_50_reg_4980_pp0_iter5_reg <= outpix_50_reg_4980_pp0_iter4_reg;
        outpix_50_reg_4980_pp0_iter6_reg <= outpix_50_reg_4980_pp0_iter5_reg;
        outpix_50_reg_4980_pp0_iter7_reg <= outpix_50_reg_4980_pp0_iter6_reg;
        outpix_50_reg_4980_pp0_iter8_reg <= outpix_50_reg_4980_pp0_iter7_reg;
        outpix_50_reg_4980_pp0_iter9_reg <= outpix_50_reg_4980_pp0_iter8_reg;
        outpix_53_reg_5590 <= outpix_53_fu_4330_p2;
        r_reg_5117 <= r_fu_2895_p3;
        r_reg_5117_pp0_iter16_reg <= r_reg_5117;
        r_reg_5117_pp0_iter17_reg <= r_reg_5117_pp0_iter16_reg;
        r_reg_5117_pp0_iter18_reg <= r_reg_5117_pp0_iter17_reg;
        r_reg_5117_pp0_iter19_reg <= r_reg_5117_pp0_iter18_reg;
        tmp_15_reg_5047 <= {{mul_ln1285_fu_2721_p2[22:13]}};
        tmp_17_reg_5052 <= {{mul_ln1289_fu_2740_p2[22:13]}};
        tmp_2_reg_5102 <= tmp_2_fu_2786_p9;
        tmp_3_reg_5107 <= tmp_3_fu_2818_p9;
        tmp_4_reg_5112 <= tmp_4_fu_2850_p9;
        tmp_8_reg_5042 <= {{mul_ln1281_fu_2702_p2[22:13]}};
        tpgSinTableArray_load_reg_5201 <= tpgSinTableArray_q0;
        trunc_ln1356_reg_5353 <= trunc_ln1356_fu_3603_p1;
        trunc_ln565_11_reg_4898_pp0_iter10_reg <= trunc_ln565_11_reg_4898_pp0_iter9_reg;
        trunc_ln565_11_reg_4898_pp0_iter11_reg <= trunc_ln565_11_reg_4898_pp0_iter10_reg;
        trunc_ln565_11_reg_4898_pp0_iter2_reg <= trunc_ln565_11_reg_4898_pp0_iter1_reg;
        trunc_ln565_11_reg_4898_pp0_iter3_reg <= trunc_ln565_11_reg_4898_pp0_iter2_reg;
        trunc_ln565_11_reg_4898_pp0_iter4_reg <= trunc_ln565_11_reg_4898_pp0_iter3_reg;
        trunc_ln565_11_reg_4898_pp0_iter5_reg <= trunc_ln565_11_reg_4898_pp0_iter4_reg;
        trunc_ln565_11_reg_4898_pp0_iter6_reg <= trunc_ln565_11_reg_4898_pp0_iter5_reg;
        trunc_ln565_11_reg_4898_pp0_iter7_reg <= trunc_ln565_11_reg_4898_pp0_iter6_reg;
        trunc_ln565_11_reg_4898_pp0_iter8_reg <= trunc_ln565_11_reg_4898_pp0_iter7_reg;
        trunc_ln565_11_reg_4898_pp0_iter9_reg <= trunc_ln565_11_reg_4898_pp0_iter8_reg;
        zext_ln1302_1_reg_5141[9 : 0] <= zext_ln1302_1_fu_2973_p1[9 : 0];
        zext_ln1302_reg_5135[9 : 0] <= zext_ln1302_fu_2969_p1[9 : 0];
        zonePlateVDelta_load_reg_5022 <= zonePlateVDelta;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter10_outpix_34_reg_1730 <= ap_phi_reg_pp0_iter9_outpix_34_reg_1730;
        ap_phi_reg_pp0_iter10_outpix_35_reg_1642 <= ap_phi_reg_pp0_iter9_outpix_35_reg_1642;
        ap_phi_reg_pp0_iter10_outpix_36_reg_1563 <= ap_phi_reg_pp0_iter9_outpix_36_reg_1563;
        ap_phi_reg_pp0_iter10_phi_ln1144_reg_1552 <= ap_phi_reg_pp0_iter9_phi_ln1144_reg_1552;
        ap_phi_reg_pp0_iter10_phi_ln1165_reg_1541 <= ap_phi_reg_pp0_iter9_phi_ln1165_reg_1541;
        ap_phi_reg_pp0_iter10_phi_ln1186_reg_1530 <= ap_phi_reg_pp0_iter9_phi_ln1186_reg_1530;
        ap_phi_reg_pp0_iter10_phi_ln1207_reg_1519 <= ap_phi_reg_pp0_iter9_phi_ln1207_reg_1519;
        ap_phi_reg_pp0_iter10_phi_ln1228_reg_1508 <= ap_phi_reg_pp0_iter9_phi_ln1228_reg_1508;
        ap_phi_reg_pp0_iter10_phi_ln1504_reg_1497 <= ap_phi_reg_pp0_iter9_phi_ln1504_reg_1497;
        ap_phi_reg_pp0_iter10_phi_ln1519_reg_1486 <= ap_phi_reg_pp0_iter9_phi_ln1519_reg_1486;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter11_outpix_34_reg_1730 <= ap_phi_reg_pp0_iter10_outpix_34_reg_1730;
        ap_phi_reg_pp0_iter11_outpix_35_reg_1642 <= ap_phi_reg_pp0_iter10_outpix_35_reg_1642;
        ap_phi_reg_pp0_iter11_outpix_36_reg_1563 <= ap_phi_reg_pp0_iter10_outpix_36_reg_1563;
        ap_phi_reg_pp0_iter11_phi_ln1144_reg_1552 <= ap_phi_reg_pp0_iter10_phi_ln1144_reg_1552;
        ap_phi_reg_pp0_iter11_phi_ln1165_reg_1541 <= ap_phi_reg_pp0_iter10_phi_ln1165_reg_1541;
        ap_phi_reg_pp0_iter11_phi_ln1186_reg_1530 <= ap_phi_reg_pp0_iter10_phi_ln1186_reg_1530;
        ap_phi_reg_pp0_iter11_phi_ln1207_reg_1519 <= ap_phi_reg_pp0_iter10_phi_ln1207_reg_1519;
        ap_phi_reg_pp0_iter11_phi_ln1228_reg_1508 <= ap_phi_reg_pp0_iter10_phi_ln1228_reg_1508;
        ap_phi_reg_pp0_iter11_phi_ln1504_reg_1497 <= ap_phi_reg_pp0_iter10_phi_ln1504_reg_1497;
        ap_phi_reg_pp0_iter11_phi_ln1519_reg_1486 <= ap_phi_reg_pp0_iter10_phi_ln1519_reg_1486;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter12_outpix_34_reg_1730 <= ap_phi_reg_pp0_iter11_outpix_34_reg_1730;
        ap_phi_reg_pp0_iter12_outpix_35_reg_1642 <= ap_phi_reg_pp0_iter11_outpix_35_reg_1642;
        ap_phi_reg_pp0_iter12_outpix_36_reg_1563 <= ap_phi_reg_pp0_iter11_outpix_36_reg_1563;
        ap_phi_reg_pp0_iter12_phi_ln1144_reg_1552 <= ap_phi_reg_pp0_iter11_phi_ln1144_reg_1552;
        ap_phi_reg_pp0_iter12_phi_ln1165_reg_1541 <= ap_phi_reg_pp0_iter11_phi_ln1165_reg_1541;
        ap_phi_reg_pp0_iter12_phi_ln1186_reg_1530 <= ap_phi_reg_pp0_iter11_phi_ln1186_reg_1530;
        ap_phi_reg_pp0_iter12_phi_ln1207_reg_1519 <= ap_phi_reg_pp0_iter11_phi_ln1207_reg_1519;
        ap_phi_reg_pp0_iter12_phi_ln1228_reg_1508 <= ap_phi_reg_pp0_iter11_phi_ln1228_reg_1508;
        ap_phi_reg_pp0_iter12_phi_ln1504_reg_1497 <= ap_phi_reg_pp0_iter11_phi_ln1504_reg_1497;
        ap_phi_reg_pp0_iter12_phi_ln1519_reg_1486 <= ap_phi_reg_pp0_iter11_phi_ln1519_reg_1486;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter13_outpix_34_reg_1730 <= ap_phi_reg_pp0_iter12_outpix_34_reg_1730;
        ap_phi_reg_pp0_iter13_outpix_35_reg_1642 <= ap_phi_reg_pp0_iter12_outpix_35_reg_1642;
        ap_phi_reg_pp0_iter13_outpix_36_reg_1563 <= ap_phi_reg_pp0_iter12_outpix_36_reg_1563;
        ap_phi_reg_pp0_iter13_phi_ln1144_reg_1552 <= ap_phi_reg_pp0_iter12_phi_ln1144_reg_1552;
        ap_phi_reg_pp0_iter13_phi_ln1165_reg_1541 <= ap_phi_reg_pp0_iter12_phi_ln1165_reg_1541;
        ap_phi_reg_pp0_iter13_phi_ln1186_reg_1530 <= ap_phi_reg_pp0_iter12_phi_ln1186_reg_1530;
        ap_phi_reg_pp0_iter13_phi_ln1207_reg_1519 <= ap_phi_reg_pp0_iter12_phi_ln1207_reg_1519;
        ap_phi_reg_pp0_iter13_phi_ln1228_reg_1508 <= ap_phi_reg_pp0_iter12_phi_ln1228_reg_1508;
        ap_phi_reg_pp0_iter13_phi_ln1504_reg_1497 <= ap_phi_reg_pp0_iter12_phi_ln1504_reg_1497;
        ap_phi_reg_pp0_iter13_phi_ln1519_reg_1486 <= ap_phi_reg_pp0_iter12_phi_ln1519_reg_1486;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter14_outpix_34_reg_1730 <= ap_phi_reg_pp0_iter13_outpix_34_reg_1730;
        ap_phi_reg_pp0_iter14_outpix_35_reg_1642 <= ap_phi_reg_pp0_iter13_outpix_35_reg_1642;
        ap_phi_reg_pp0_iter14_outpix_36_reg_1563 <= ap_phi_reg_pp0_iter13_outpix_36_reg_1563;
        ap_phi_reg_pp0_iter14_phi_ln1144_reg_1552 <= ap_phi_reg_pp0_iter13_phi_ln1144_reg_1552;
        ap_phi_reg_pp0_iter14_phi_ln1165_reg_1541 <= ap_phi_reg_pp0_iter13_phi_ln1165_reg_1541;
        ap_phi_reg_pp0_iter14_phi_ln1186_reg_1530 <= ap_phi_reg_pp0_iter13_phi_ln1186_reg_1530;
        ap_phi_reg_pp0_iter14_phi_ln1207_reg_1519 <= ap_phi_reg_pp0_iter13_phi_ln1207_reg_1519;
        ap_phi_reg_pp0_iter14_phi_ln1228_reg_1508 <= ap_phi_reg_pp0_iter13_phi_ln1228_reg_1508;
        ap_phi_reg_pp0_iter14_phi_ln1504_reg_1497 <= ap_phi_reg_pp0_iter13_phi_ln1504_reg_1497;
        ap_phi_reg_pp0_iter14_phi_ln1519_reg_1486 <= ap_phi_reg_pp0_iter13_phi_ln1519_reg_1486;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter15_outpix_34_reg_1730 <= ap_phi_reg_pp0_iter14_outpix_34_reg_1730;
        ap_phi_reg_pp0_iter15_outpix_35_reg_1642 <= ap_phi_reg_pp0_iter14_outpix_35_reg_1642;
        ap_phi_reg_pp0_iter15_outpix_36_reg_1563 <= ap_phi_reg_pp0_iter14_outpix_36_reg_1563;
        ap_phi_reg_pp0_iter15_phi_ln1144_reg_1552 <= ap_phi_reg_pp0_iter14_phi_ln1144_reg_1552;
        ap_phi_reg_pp0_iter15_phi_ln1165_reg_1541 <= ap_phi_reg_pp0_iter14_phi_ln1165_reg_1541;
        ap_phi_reg_pp0_iter15_phi_ln1186_reg_1530 <= ap_phi_reg_pp0_iter14_phi_ln1186_reg_1530;
        ap_phi_reg_pp0_iter15_phi_ln1207_reg_1519 <= ap_phi_reg_pp0_iter14_phi_ln1207_reg_1519;
        ap_phi_reg_pp0_iter15_phi_ln1228_reg_1508 <= ap_phi_reg_pp0_iter14_phi_ln1228_reg_1508;
        ap_phi_reg_pp0_iter15_phi_ln1504_reg_1497 <= ap_phi_reg_pp0_iter14_phi_ln1504_reg_1497;
        ap_phi_reg_pp0_iter15_phi_ln1519_reg_1486 <= ap_phi_reg_pp0_iter14_phi_ln1519_reg_1486;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter16_outpix_34_reg_1730 <= ap_phi_reg_pp0_iter15_outpix_34_reg_1730;
        ap_phi_reg_pp0_iter16_outpix_35_reg_1642 <= ap_phi_reg_pp0_iter15_outpix_35_reg_1642;
        ap_phi_reg_pp0_iter16_outpix_36_reg_1563 <= ap_phi_reg_pp0_iter15_outpix_36_reg_1563;
        ap_phi_reg_pp0_iter16_phi_ln1144_reg_1552 <= ap_phi_reg_pp0_iter15_phi_ln1144_reg_1552;
        ap_phi_reg_pp0_iter16_phi_ln1165_reg_1541 <= ap_phi_reg_pp0_iter15_phi_ln1165_reg_1541;
        ap_phi_reg_pp0_iter16_phi_ln1186_reg_1530 <= ap_phi_reg_pp0_iter15_phi_ln1186_reg_1530;
        ap_phi_reg_pp0_iter16_phi_ln1207_reg_1519 <= ap_phi_reg_pp0_iter15_phi_ln1207_reg_1519;
        ap_phi_reg_pp0_iter16_phi_ln1228_reg_1508 <= ap_phi_reg_pp0_iter15_phi_ln1228_reg_1508;
        ap_phi_reg_pp0_iter16_phi_ln1504_reg_1497 <= ap_phi_reg_pp0_iter15_phi_ln1504_reg_1497;
        ap_phi_reg_pp0_iter16_phi_ln1519_reg_1486 <= ap_phi_reg_pp0_iter15_phi_ln1519_reg_1486;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter17_outpix_34_reg_1730 <= ap_phi_reg_pp0_iter16_outpix_34_reg_1730;
        ap_phi_reg_pp0_iter17_outpix_35_reg_1642 <= ap_phi_reg_pp0_iter16_outpix_35_reg_1642;
        ap_phi_reg_pp0_iter17_outpix_36_reg_1563 <= ap_phi_reg_pp0_iter16_outpix_36_reg_1563;
        ap_phi_reg_pp0_iter17_phi_ln1144_reg_1552 <= ap_phi_reg_pp0_iter16_phi_ln1144_reg_1552;
        ap_phi_reg_pp0_iter17_phi_ln1165_reg_1541 <= ap_phi_reg_pp0_iter16_phi_ln1165_reg_1541;
        ap_phi_reg_pp0_iter17_phi_ln1186_reg_1530 <= ap_phi_reg_pp0_iter16_phi_ln1186_reg_1530;
        ap_phi_reg_pp0_iter17_phi_ln1207_reg_1519 <= ap_phi_reg_pp0_iter16_phi_ln1207_reg_1519;
        ap_phi_reg_pp0_iter17_phi_ln1228_reg_1508 <= ap_phi_reg_pp0_iter16_phi_ln1228_reg_1508;
        ap_phi_reg_pp0_iter17_phi_ln1504_reg_1497 <= ap_phi_reg_pp0_iter16_phi_ln1504_reg_1497;
        ap_phi_reg_pp0_iter17_phi_ln1519_reg_1486 <= ap_phi_reg_pp0_iter16_phi_ln1519_reg_1486;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter18_outpix_34_reg_1730 <= ap_phi_reg_pp0_iter17_outpix_34_reg_1730;
        ap_phi_reg_pp0_iter18_outpix_35_reg_1642 <= ap_phi_reg_pp0_iter17_outpix_35_reg_1642;
        ap_phi_reg_pp0_iter18_outpix_36_reg_1563 <= ap_phi_reg_pp0_iter17_outpix_36_reg_1563;
        ap_phi_reg_pp0_iter18_phi_ln1144_reg_1552 <= ap_phi_reg_pp0_iter17_phi_ln1144_reg_1552;
        ap_phi_reg_pp0_iter18_phi_ln1165_reg_1541 <= ap_phi_reg_pp0_iter17_phi_ln1165_reg_1541;
        ap_phi_reg_pp0_iter18_phi_ln1186_reg_1530 <= ap_phi_reg_pp0_iter17_phi_ln1186_reg_1530;
        ap_phi_reg_pp0_iter18_phi_ln1207_reg_1519 <= ap_phi_reg_pp0_iter17_phi_ln1207_reg_1519;
        ap_phi_reg_pp0_iter18_phi_ln1228_reg_1508 <= ap_phi_reg_pp0_iter17_phi_ln1228_reg_1508;
        ap_phi_reg_pp0_iter18_phi_ln1504_reg_1497 <= ap_phi_reg_pp0_iter17_phi_ln1504_reg_1497;
        ap_phi_reg_pp0_iter18_phi_ln1519_reg_1486 <= ap_phi_reg_pp0_iter17_phi_ln1519_reg_1486;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter19_outpix_34_reg_1730 <= ap_phi_reg_pp0_iter18_outpix_34_reg_1730;
        ap_phi_reg_pp0_iter19_outpix_35_reg_1642 <= ap_phi_reg_pp0_iter18_outpix_35_reg_1642;
        ap_phi_reg_pp0_iter19_outpix_36_reg_1563 <= ap_phi_reg_pp0_iter18_outpix_36_reg_1563;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_hHatch_reg_1464 <= ap_phi_reg_pp0_iter0_hHatch_reg_1464;
        ap_phi_reg_pp0_iter1_phi_ln1504_reg_1497 <= ap_phi_reg_pp0_iter0_phi_ln1504_reg_1497;
        ap_phi_reg_pp0_iter1_phi_ln1519_reg_1486 <= ap_phi_reg_pp0_iter0_phi_ln1519_reg_1486;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter20_outpix_34_reg_1730 <= ap_phi_reg_pp0_iter19_outpix_34_reg_1730;
        ap_phi_reg_pp0_iter20_outpix_35_reg_1642 <= ap_phi_reg_pp0_iter19_outpix_35_reg_1642;
        ap_phi_reg_pp0_iter20_outpix_36_reg_1563 <= ap_phi_reg_pp0_iter19_outpix_36_reg_1563;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter2_hHatch_reg_1464 <= ap_phi_reg_pp0_iter1_hHatch_reg_1464;
        ap_phi_reg_pp0_iter2_outpix_34_reg_1730 <= ap_phi_reg_pp0_iter1_outpix_34_reg_1730;
        ap_phi_reg_pp0_iter2_outpix_35_reg_1642 <= ap_phi_reg_pp0_iter1_outpix_35_reg_1642;
        ap_phi_reg_pp0_iter2_outpix_36_reg_1563 <= ap_phi_reg_pp0_iter1_outpix_36_reg_1563;
        ap_phi_reg_pp0_iter2_phi_ln1144_reg_1552 <= ap_phi_reg_pp0_iter1_phi_ln1144_reg_1552;
        ap_phi_reg_pp0_iter2_phi_ln1165_reg_1541 <= ap_phi_reg_pp0_iter1_phi_ln1165_reg_1541;
        ap_phi_reg_pp0_iter2_phi_ln1186_reg_1530 <= ap_phi_reg_pp0_iter1_phi_ln1186_reg_1530;
        ap_phi_reg_pp0_iter2_phi_ln1207_reg_1519 <= ap_phi_reg_pp0_iter1_phi_ln1207_reg_1519;
        ap_phi_reg_pp0_iter2_phi_ln1228_reg_1508 <= ap_phi_reg_pp0_iter1_phi_ln1228_reg_1508;
        ap_phi_reg_pp0_iter2_phi_ln1504_reg_1497 <= ap_phi_reg_pp0_iter1_phi_ln1504_reg_1497;
        ap_phi_reg_pp0_iter2_phi_ln1519_reg_1486 <= ap_phi_reg_pp0_iter1_phi_ln1519_reg_1486;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter3_outpix_34_reg_1730 <= ap_phi_reg_pp0_iter2_outpix_34_reg_1730;
        ap_phi_reg_pp0_iter3_outpix_35_reg_1642 <= ap_phi_reg_pp0_iter2_outpix_35_reg_1642;
        ap_phi_reg_pp0_iter3_outpix_36_reg_1563 <= ap_phi_reg_pp0_iter2_outpix_36_reg_1563;
        ap_phi_reg_pp0_iter3_phi_ln1144_reg_1552 <= ap_phi_reg_pp0_iter2_phi_ln1144_reg_1552;
        ap_phi_reg_pp0_iter3_phi_ln1165_reg_1541 <= ap_phi_reg_pp0_iter2_phi_ln1165_reg_1541;
        ap_phi_reg_pp0_iter3_phi_ln1186_reg_1530 <= ap_phi_reg_pp0_iter2_phi_ln1186_reg_1530;
        ap_phi_reg_pp0_iter3_phi_ln1207_reg_1519 <= ap_phi_reg_pp0_iter2_phi_ln1207_reg_1519;
        ap_phi_reg_pp0_iter3_phi_ln1228_reg_1508 <= ap_phi_reg_pp0_iter2_phi_ln1228_reg_1508;
        ap_phi_reg_pp0_iter3_phi_ln1504_reg_1497 <= ap_phi_reg_pp0_iter2_phi_ln1504_reg_1497;
        ap_phi_reg_pp0_iter3_phi_ln1519_reg_1486 <= ap_phi_reg_pp0_iter2_phi_ln1519_reg_1486;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter4_phi_ln1144_reg_1552 <= ap_phi_reg_pp0_iter3_phi_ln1144_reg_1552;
        ap_phi_reg_pp0_iter4_phi_ln1165_reg_1541 <= ap_phi_reg_pp0_iter3_phi_ln1165_reg_1541;
        ap_phi_reg_pp0_iter4_phi_ln1186_reg_1530 <= ap_phi_reg_pp0_iter3_phi_ln1186_reg_1530;
        ap_phi_reg_pp0_iter4_phi_ln1207_reg_1519 <= ap_phi_reg_pp0_iter3_phi_ln1207_reg_1519;
        ap_phi_reg_pp0_iter4_phi_ln1228_reg_1508 <= ap_phi_reg_pp0_iter3_phi_ln1228_reg_1508;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter5_outpix_34_reg_1730 <= ap_phi_reg_pp0_iter4_outpix_34_reg_1730;
        ap_phi_reg_pp0_iter5_outpix_35_reg_1642 <= ap_phi_reg_pp0_iter4_outpix_35_reg_1642;
        ap_phi_reg_pp0_iter5_outpix_36_reg_1563 <= ap_phi_reg_pp0_iter4_outpix_36_reg_1563;
        ap_phi_reg_pp0_iter5_phi_ln1144_reg_1552 <= ap_phi_reg_pp0_iter4_phi_ln1144_reg_1552;
        ap_phi_reg_pp0_iter5_phi_ln1165_reg_1541 <= ap_phi_reg_pp0_iter4_phi_ln1165_reg_1541;
        ap_phi_reg_pp0_iter5_phi_ln1186_reg_1530 <= ap_phi_reg_pp0_iter4_phi_ln1186_reg_1530;
        ap_phi_reg_pp0_iter5_phi_ln1207_reg_1519 <= ap_phi_reg_pp0_iter4_phi_ln1207_reg_1519;
        ap_phi_reg_pp0_iter5_phi_ln1228_reg_1508 <= ap_phi_reg_pp0_iter4_phi_ln1228_reg_1508;
        ap_phi_reg_pp0_iter5_phi_ln1504_reg_1497 <= ap_phi_reg_pp0_iter4_phi_ln1504_reg_1497;
        ap_phi_reg_pp0_iter5_phi_ln1519_reg_1486 <= ap_phi_reg_pp0_iter4_phi_ln1519_reg_1486;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter6_outpix_34_reg_1730 <= ap_phi_reg_pp0_iter5_outpix_34_reg_1730;
        ap_phi_reg_pp0_iter6_outpix_35_reg_1642 <= ap_phi_reg_pp0_iter5_outpix_35_reg_1642;
        ap_phi_reg_pp0_iter6_outpix_36_reg_1563 <= ap_phi_reg_pp0_iter5_outpix_36_reg_1563;
        ap_phi_reg_pp0_iter6_phi_ln1144_reg_1552 <= ap_phi_reg_pp0_iter5_phi_ln1144_reg_1552;
        ap_phi_reg_pp0_iter6_phi_ln1165_reg_1541 <= ap_phi_reg_pp0_iter5_phi_ln1165_reg_1541;
        ap_phi_reg_pp0_iter6_phi_ln1186_reg_1530 <= ap_phi_reg_pp0_iter5_phi_ln1186_reg_1530;
        ap_phi_reg_pp0_iter6_phi_ln1207_reg_1519 <= ap_phi_reg_pp0_iter5_phi_ln1207_reg_1519;
        ap_phi_reg_pp0_iter6_phi_ln1228_reg_1508 <= ap_phi_reg_pp0_iter5_phi_ln1228_reg_1508;
        ap_phi_reg_pp0_iter6_phi_ln1504_reg_1497 <= ap_phi_reg_pp0_iter5_phi_ln1504_reg_1497;
        ap_phi_reg_pp0_iter6_phi_ln1519_reg_1486 <= ap_phi_reg_pp0_iter5_phi_ln1519_reg_1486;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter7_outpix_34_reg_1730 <= ap_phi_reg_pp0_iter6_outpix_34_reg_1730;
        ap_phi_reg_pp0_iter7_outpix_35_reg_1642 <= ap_phi_reg_pp0_iter6_outpix_35_reg_1642;
        ap_phi_reg_pp0_iter7_outpix_36_reg_1563 <= ap_phi_reg_pp0_iter6_outpix_36_reg_1563;
        ap_phi_reg_pp0_iter7_phi_ln1144_reg_1552 <= ap_phi_reg_pp0_iter6_phi_ln1144_reg_1552;
        ap_phi_reg_pp0_iter7_phi_ln1165_reg_1541 <= ap_phi_reg_pp0_iter6_phi_ln1165_reg_1541;
        ap_phi_reg_pp0_iter7_phi_ln1186_reg_1530 <= ap_phi_reg_pp0_iter6_phi_ln1186_reg_1530;
        ap_phi_reg_pp0_iter7_phi_ln1207_reg_1519 <= ap_phi_reg_pp0_iter6_phi_ln1207_reg_1519;
        ap_phi_reg_pp0_iter7_phi_ln1228_reg_1508 <= ap_phi_reg_pp0_iter6_phi_ln1228_reg_1508;
        ap_phi_reg_pp0_iter7_phi_ln1504_reg_1497 <= ap_phi_reg_pp0_iter6_phi_ln1504_reg_1497;
        ap_phi_reg_pp0_iter7_phi_ln1519_reg_1486 <= ap_phi_reg_pp0_iter6_phi_ln1519_reg_1486;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter8_outpix_34_reg_1730 <= ap_phi_reg_pp0_iter7_outpix_34_reg_1730;
        ap_phi_reg_pp0_iter8_outpix_35_reg_1642 <= ap_phi_reg_pp0_iter7_outpix_35_reg_1642;
        ap_phi_reg_pp0_iter8_outpix_36_reg_1563 <= ap_phi_reg_pp0_iter7_outpix_36_reg_1563;
        ap_phi_reg_pp0_iter8_phi_ln1144_reg_1552 <= ap_phi_reg_pp0_iter7_phi_ln1144_reg_1552;
        ap_phi_reg_pp0_iter8_phi_ln1165_reg_1541 <= ap_phi_reg_pp0_iter7_phi_ln1165_reg_1541;
        ap_phi_reg_pp0_iter8_phi_ln1186_reg_1530 <= ap_phi_reg_pp0_iter7_phi_ln1186_reg_1530;
        ap_phi_reg_pp0_iter8_phi_ln1207_reg_1519 <= ap_phi_reg_pp0_iter7_phi_ln1207_reg_1519;
        ap_phi_reg_pp0_iter8_phi_ln1228_reg_1508 <= ap_phi_reg_pp0_iter7_phi_ln1228_reg_1508;
        ap_phi_reg_pp0_iter8_phi_ln1504_reg_1497 <= ap_phi_reg_pp0_iter7_phi_ln1504_reg_1497;
        ap_phi_reg_pp0_iter8_phi_ln1519_reg_1486 <= ap_phi_reg_pp0_iter7_phi_ln1519_reg_1486;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter9_outpix_34_reg_1730 <= ap_phi_reg_pp0_iter8_outpix_34_reg_1730;
        ap_phi_reg_pp0_iter9_outpix_35_reg_1642 <= ap_phi_reg_pp0_iter8_outpix_35_reg_1642;
        ap_phi_reg_pp0_iter9_outpix_36_reg_1563 <= ap_phi_reg_pp0_iter8_outpix_36_reg_1563;
        ap_phi_reg_pp0_iter9_phi_ln1144_reg_1552 <= ap_phi_reg_pp0_iter8_phi_ln1144_reg_1552;
        ap_phi_reg_pp0_iter9_phi_ln1165_reg_1541 <= ap_phi_reg_pp0_iter8_phi_ln1165_reg_1541;
        ap_phi_reg_pp0_iter9_phi_ln1186_reg_1530 <= ap_phi_reg_pp0_iter8_phi_ln1186_reg_1530;
        ap_phi_reg_pp0_iter9_phi_ln1207_reg_1519 <= ap_phi_reg_pp0_iter8_phi_ln1207_reg_1519;
        ap_phi_reg_pp0_iter9_phi_ln1228_reg_1508 <= ap_phi_reg_pp0_iter8_phi_ln1228_reg_1508;
        ap_phi_reg_pp0_iter9_phi_ln1504_reg_1497 <= ap_phi_reg_pp0_iter8_phi_ln1504_reg_1497;
        ap_phi_reg_pp0_iter9_phi_ln1519_reg_1486 <= ap_phi_reg_pp0_iter8_phi_ln1519_reg_1486;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2538_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        bSerie <= lfsr_b_1_fu_3997_p3;
        gSerie <= lfsr_g_1_fu_3961_p3;
        rSerie <= lfsr_r_1_fu_3925_p3;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DPtpgBarArray_ce0_local = 1'b1;
    end else begin
        DPtpgBarArray_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DPtpgBarSelRgb_CEA_b_ce0_local = 1'b1;
    end else begin
        DPtpgBarSelRgb_CEA_b_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DPtpgBarSelRgb_CEA_g_ce0_local = 1'b1;
    end else begin
        DPtpgBarSelRgb_CEA_g_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DPtpgBarSelRgb_CEA_r_ce0_local = 1'b1;
    end else begin
        DPtpgBarSelRgb_CEA_r_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DPtpgBarSelRgb_VESA_b_ce0_local = 1'b1;
    end else begin
        DPtpgBarSelRgb_VESA_b_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DPtpgBarSelRgb_VESA_g_ce0_local = 1'b1;
    end else begin
        DPtpgBarSelRgb_VESA_g_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DPtpgBarSelRgb_VESA_r_ce0_local = 1'b1;
    end else begin
        DPtpgBarSelRgb_VESA_r_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DPtpgBarSelYuv_601_u_ce0_local = 1'b1;
    end else begin
        DPtpgBarSelYuv_601_u_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DPtpgBarSelYuv_601_v_ce0_local = 1'b1;
    end else begin
        DPtpgBarSelYuv_601_v_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DPtpgBarSelYuv_601_y_ce0_local = 1'b1;
    end else begin
        DPtpgBarSelYuv_601_y_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DPtpgBarSelYuv_709_u_ce0_local = 1'b1;
    end else begin
        DPtpgBarSelYuv_709_u_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DPtpgBarSelYuv_709_v_ce0_local = 1'b1;
    end else begin
        DPtpgBarSelYuv_709_v_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DPtpgBarSelYuv_709_y_ce0_local = 1'b1;
    end else begin
        DPtpgBarSelYuv_709_y_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln565_fu_1958_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (icmp_ln565_reg_4888_pp0_iter20_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_condition_exit_pp0_iter21_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter21_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter21_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln565_reg_4888_pp0_iter20_reg == 1'd0)) begin
        if ((patternId_val_load == 8'd10)) begin
            ap_phi_mux_outpix_34_phi_fu_1735_p74 = zext_ln1359_fu_4466_p1;
        end else if ((1'b1 == ap_condition_5241)) begin
            ap_phi_mux_outpix_34_phi_fu_1735_p74 = outpix_3_fu_546;
        end else begin
            ap_phi_mux_outpix_34_phi_fu_1735_p74 = ap_phi_reg_pp0_iter21_outpix_34_reg_1730;
        end
    end else begin
        ap_phi_mux_outpix_34_phi_fu_1735_p74 = ap_phi_reg_pp0_iter21_outpix_34_reg_1730;
    end
end

always @ (*) begin
    if ((icmp_ln565_reg_4888_pp0_iter20_reg == 1'd0)) begin
        if ((patternId_val_load == 8'd10)) begin
            ap_phi_mux_outpix_35_phi_fu_1647_p74 = outpix_54_fu_4470_p3;
        end else if ((1'b1 == ap_condition_5241)) begin
            ap_phi_mux_outpix_35_phi_fu_1647_p74 = outpix_4_fu_550;
        end else begin
            ap_phi_mux_outpix_35_phi_fu_1647_p74 = ap_phi_reg_pp0_iter21_outpix_35_reg_1642;
        end
    end else begin
        ap_phi_mux_outpix_35_phi_fu_1647_p74 = ap_phi_reg_pp0_iter21_outpix_35_reg_1642;
    end
end

always @ (*) begin
    if ((icmp_ln565_reg_4888_pp0_iter20_reg == 1'd0)) begin
        if ((patternId_val_load == 8'd10)) begin
            ap_phi_mux_outpix_36_phi_fu_1566_p74 = outpix_54_fu_4470_p3;
        end else if ((1'b1 == ap_condition_5241)) begin
            ap_phi_mux_outpix_36_phi_fu_1566_p74 = outpix_5_fu_554;
        end else begin
            ap_phi_mux_outpix_36_phi_fu_1566_p74 = ap_phi_reg_pp0_iter21_outpix_36_reg_1563;
        end
    end else begin
        ap_phi_mux_outpix_36_phi_fu_1566_p74 = ap_phi_reg_pp0_iter21_outpix_36_reg_1563;
    end
end

always @ (*) begin
    if ((icmp_ln565_reg_4888_pp0_iter20_reg == 1'd0)) begin
        if ((cmp8_read_reg_4800 == 1'd0)) begin
            ap_phi_mux_outpix_40_phi_fu_1844_p4 = ap_phi_mux_outpix_34_phi_fu_1735_p74;
        end else if ((cmp8 == 1'd1)) begin
            ap_phi_mux_outpix_40_phi_fu_1844_p4 = outpix_58_fu_4493_p3;
        end else begin
            ap_phi_mux_outpix_40_phi_fu_1844_p4 = ap_phi_reg_pp0_iter21_outpix_40_reg_1841;
        end
    end else begin
        ap_phi_mux_outpix_40_phi_fu_1844_p4 = ap_phi_reg_pp0_iter21_outpix_40_reg_1841;
    end
end

always @ (*) begin
    if ((icmp_ln565_reg_4888_pp0_iter20_reg == 1'd0)) begin
        if ((cmp8_read_reg_4800 == 1'd0)) begin
            ap_phi_mux_outpix_41_phi_fu_1833_p4 = ap_phi_mux_outpix_35_phi_fu_1647_p74;
        end else if ((cmp8 == 1'd1)) begin
            ap_phi_mux_outpix_41_phi_fu_1833_p4 = outpix_59_fu_4486_p3;
        end else begin
            ap_phi_mux_outpix_41_phi_fu_1833_p4 = ap_phi_reg_pp0_iter21_outpix_41_reg_1830;
        end
    end else begin
        ap_phi_mux_outpix_41_phi_fu_1833_p4 = ap_phi_reg_pp0_iter21_outpix_41_reg_1830;
    end
end

always @ (*) begin
    if ((icmp_ln565_reg_4888_pp0_iter20_reg == 1'd0)) begin
        if ((cmp8_read_reg_4800 == 1'd0)) begin
            ap_phi_mux_outpix_42_phi_fu_1822_p4 = ap_phi_mux_outpix_36_phi_fu_1566_p74;
        end else if ((cmp8 == 1'd1)) begin
            ap_phi_mux_outpix_42_phi_fu_1822_p4 = outpix_60_fu_4479_p3;
        end else begin
            ap_phi_mux_outpix_42_phi_fu_1822_p4 = ap_phi_reg_pp0_iter21_outpix_42_reg_1819;
        end
    end else begin
        ap_phi_mux_outpix_42_phi_fu_1822_p4 = ap_phi_reg_pp0_iter21_outpix_42_reg_1819;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_x_2 = 16'd0;
    end else begin
        ap_sig_allocacmp_x_2 = x_fu_530;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        blkYuv_1_ce0_local = 1'b1;
    end else begin
        blkYuv_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        blkYuv_ce0_local = 1'b1;
    end else begin
        blkYuv_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        bluYuv_ce0_local = 1'b1;
    end else begin
        bluYuv_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grnYuv_ce0_local = 1'b1;
    end else begin
        grnYuv_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_2148_ce = 1'b1;
    end else begin
        grp_fu_2148_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_2154_ce = 1'b1;
    end else begin
        grp_fu_2154_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_2160_ce = 1'b1;
    end else begin
        grp_fu_2160_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_4556_ce = 1'b1;
    end else begin
        grp_fu_4556_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_4565_ce = 1'b1;
    end else begin
        grp_fu_4565_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_4573_ce = 1'b1;
    end else begin
        grp_fu_4573_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_4582_ce = 1'b1;
    end else begin
        grp_fu_4582_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_4590_ce = 1'b1;
    end else begin
        grp_fu_4590_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_4600_ce = 1'b1;
    end else begin
        grp_fu_4600_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_4610_ce = 1'b1;
    end else begin
        grp_fu_4610_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_4618_ce = 1'b1;
    end else begin
        grp_fu_4618_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_4626_ce = 1'b1;
    end else begin
        grp_fu_4626_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp235))) begin
        grp_reg_ap_uint_10_s_fu_2464_ap_ce = 1'b1;
    end else begin
        grp_reg_ap_uint_10_s_fu_2464_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp293))) begin
        grp_reg_int_s_fu_2607_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_2607_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((ap_predicate_pred3014_state18 == 1'b1)) begin
            hBarSel_0 = 3'd0;
        end else if ((ap_predicate_pred3040_state18 == 1'b1)) begin
            hBarSel_0 = add_ln1412_fu_3205_p2;
        end else begin
            hBarSel_0 = 'bx;
        end
    end else begin
        hBarSel_0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter17 == 1'b1) & (ap_predicate_pred3014_state18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter17 == 1'b1) & (ap_predicate_pred3040_state18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        hBarSel_0_ap_vld = 1'b1;
    end else begin
        hBarSel_0_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((ap_predicate_pred3014_state18 == 1'b1)) begin
            hBarSel_0_loc_1_out_o = 8'd0;
        end else if ((ap_predicate_pred3040_state18 == 1'b1)) begin
            hBarSel_0_loc_1_out_o = zext_ln1412_fu_3211_p1;
        end else begin
            hBarSel_0_loc_1_out_o = hBarSel_0_loc_1_out_i;
        end
    end else begin
        hBarSel_0_loc_1_out_o = hBarSel_0_loc_1_out_i;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter17 == 1'b1) & (ap_predicate_pred3014_state18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter17 == 1'b1) & (ap_predicate_pred3040_state18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        hBarSel_0_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        hBarSel_0_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((ap_predicate_pred3062_state18 == 1'b1)) begin
            hBarSel_3_0 = 3'd0;
        end else if ((ap_predicate_pred3086_state18 == 1'b1)) begin
            hBarSel_3_0 = add_ln1593_fu_3123_p2;
        end else begin
            hBarSel_3_0 = 'bx;
        end
    end else begin
        hBarSel_3_0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter17 == 1'b1) & (ap_predicate_pred3062_state18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter17 == 1'b1) & (ap_predicate_pred3086_state18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        hBarSel_3_0_ap_vld = 1'b1;
    end else begin
        hBarSel_3_0_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((ap_predicate_pred3062_state18 == 1'b1)) begin
            hBarSel_3_0_loc_1_out_o = 8'd0;
        end else if ((ap_predicate_pred3086_state18 == 1'b1)) begin
            hBarSel_3_0_loc_1_out_o = zext_ln1593_fu_3129_p1;
        end else begin
            hBarSel_3_0_loc_1_out_o = hBarSel_3_0_loc_1_out_i;
        end
    end else begin
        hBarSel_3_0_loc_1_out_o = hBarSel_3_0_loc_1_out_i;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter17 == 1'b1) & (ap_predicate_pred3062_state18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter17 == 1'b1) & (ap_predicate_pred3086_state18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        hBarSel_3_0_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        hBarSel_3_0_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((ap_predicate_pred2971_state19 == 1'b1)) begin
            hBarSel_4_0 = empty_44;
        end else if ((ap_predicate_pred2965_state19 == 1'b1)) begin
            hBarSel_4_0 = zext_ln1257_fu_3413_p1;
        end else begin
            hBarSel_4_0 = 'bx;
        end
    end else begin
        hBarSel_4_0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter18 == 1'b1) & (ap_predicate_pred2971_state19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter18 == 1'b1) & (ap_predicate_pred2965_state19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        hBarSel_4_0_ap_vld = 1'b1;
    end else begin
        hBarSel_4_0_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((ap_predicate_pred2971_state19 == 1'b1)) begin
            hBarSel_4_0_loc_1_out_o = empty_44;
        end else if ((ap_predicate_pred2965_state19 == 1'b1)) begin
            hBarSel_4_0_loc_1_out_o = zext_ln1257_fu_3413_p1;
        end else begin
            hBarSel_4_0_loc_1_out_o = hBarSel_4_0_loc_1_out_i;
        end
    end else begin
        hBarSel_4_0_loc_1_out_o = hBarSel_4_0_loc_1_out_i;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter18 == 1'b1) & (ap_predicate_pred2971_state19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter18 == 1'b1) & (ap_predicate_pred2965_state19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        hBarSel_4_0_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        hBarSel_4_0_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((ap_predicate_pred3137_state18 == 1'b1)) begin
            hBarSel_5_0 = 3'd0;
        end else if ((ap_predicate_pred3132_state18 == 1'b1)) begin
            hBarSel_5_0 = add_ln1775_fu_3055_p2;
        end else begin
            hBarSel_5_0 = 'bx;
        end
    end else begin
        hBarSel_5_0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter17 == 1'b1) & (ap_predicate_pred3137_state18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter17 == 1'b1) & (ap_predicate_pred3132_state18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        hBarSel_5_0_ap_vld = 1'b1;
    end else begin
        hBarSel_5_0_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((ap_predicate_pred3137_state18 == 1'b1)) begin
            hBarSel_5_0_loc_1_out_o = 8'd0;
        end else if ((ap_predicate_pred3132_state18 == 1'b1)) begin
            hBarSel_5_0_loc_1_out_o = zext_ln1775_fu_3061_p1;
        end else begin
            hBarSel_5_0_loc_1_out_o = hBarSel_5_0_loc_1_out_i;
        end
    end else begin
        hBarSel_5_0_loc_1_out_o = hBarSel_5_0_loc_1_out_i;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter17 == 1'b1) & (ap_predicate_pred3137_state18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter17 == 1'b1) & (ap_predicate_pred3132_state18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        hBarSel_5_0_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        hBarSel_5_0_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter21_reg == 1'b1) & (icmp_ln565_reg_4888_pp0_iter20_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        hdata_flag_1_out_ap_vld = 1'b1;
    end else begin
        hdata_flag_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2542_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        hdata_loc_1_out_o = zext_ln552_1_fu_4171_p1;
    end else begin
        hdata_loc_1_out_o = hdata_loc_1_out_i;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2542_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        hdata_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        hdata_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2542_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        hdata_new_1_out_ap_vld = 1'b1;
    end else begin
        hdata_new_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter21_reg == 1'b1) & (icmp_ln565_reg_4888_pp0_iter20_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        outpix_3_out_ap_vld = 1'b1;
    end else begin
        outpix_3_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter21_reg == 1'b1) & (icmp_ln565_reg_4888_pp0_iter20_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        outpix_4_out_ap_vld = 1'b1;
    end else begin
        outpix_4_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter21_reg == 1'b1) & (icmp_ln565_reg_4888_pp0_iter20_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        outpix_5_out_ap_vld = 1'b1;
    end else begin
        outpix_5_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ovrlayYUV_blk_n = ovrlayYUV_full_n;
    end else begin
        ovrlayYUV_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ovrlayYUV_write_local = 1'b1;
    end else begin
        ovrlayYUV_write_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (cmp8 == 1'd1) & (icmp_ln565_reg_4888_pp0_iter18_reg == 1'd0))) begin
        p_0_0_010243_out_o = trunc_ln571_fu_3447_p1;
    end else begin
        p_0_0_010243_out_o = p_0_0_010243_out_i;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (cmp8 == 1'd1) & (icmp_ln565_reg_4888_pp0_iter18_reg == 1'd0))) begin
        p_0_0_010243_out_o_ap_vld = 1'b1;
    end else begin
        p_0_0_010243_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (cmp8 == 1'd1) & (icmp_ln565_reg_4888_pp0_iter18_reg == 1'd0))) begin
        p_0_0_0247_out_o = {{srcYUV_dout[29:20]}};
    end else begin
        p_0_0_0247_out_o = p_0_0_0247_out_i;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (cmp8 == 1'd1) & (icmp_ln565_reg_4888_pp0_iter18_reg == 1'd0))) begin
        p_0_0_0247_out_o_ap_vld = 1'b1;
    end else begin
        p_0_0_0247_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (cmp8 == 1'd1) & (icmp_ln565_reg_4888_pp0_iter18_reg == 1'd0))) begin
        p_0_0_09245_out_o = {{srcYUV_dout[19:10]}};
    end else begin
        p_0_0_09245_out_o = p_0_0_09245_out_i;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (cmp8 == 1'd1) & (icmp_ln565_reg_4888_pp0_iter18_reg == 1'd0))) begin
        p_0_0_09245_out_o_ap_vld = 1'b1;
    end else begin
        p_0_0_09245_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((ap_predicate_pred2947_state20 == 1'b1)) begin
            rampVal = rampStart_1;
        end else if ((ap_predicate_pred2941_state20 == 1'b1)) begin
            rampVal = add_ln1101_fu_3646_p2;
        end else begin
            rampVal = 'bx;
        end
    end else begin
        rampVal = 'bx;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter21_reg == 1'b1) & (icmp_ln565_reg_4888_pp0_iter20_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rampVal_2_flag_1_out_ap_vld = 1'b1;
    end else begin
        rampVal_2_flag_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2534_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        rampVal_2_loc_1_out_o = add_ln1709_fu_3862_p2;
    end else begin
        rampVal_2_loc_1_out_o = rampVal_2_loc_1_out_i;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2534_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rampVal_2_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        rampVal_2_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2534_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rampVal_2_new_1_out_ap_vld = 1'b1;
    end else begin
        rampVal_2_new_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter21_reg == 1'b1) & (icmp_ln565_reg_4888_pp0_iter20_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rampVal_3_flag_1_out_ap_vld = 1'b1;
    end else begin
        rampVal_3_flag_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2549_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        rampVal_3_loc_1_out_o = zext_ln552_fu_4433_p1;
    end else begin
        rampVal_3_loc_1_out_o = rampVal_3_loc_1_out_i;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2549_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rampVal_3_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        rampVal_3_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2549_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rampVal_3_new_1_out_ap_vld = 1'b1;
    end else begin
        rampVal_3_new_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2947_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2941_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rampVal_ap_vld = 1'b1;
    end else begin
        rampVal_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((ap_predicate_pred2947_state20 == 1'b1)) begin
            rampVal_loc_1_out_o = outpix_9_cast_cast_reg_4858;
        end else if ((ap_predicate_pred2941_state20 == 1'b1)) begin
            rampVal_loc_1_out_o = zext_ln1101_fu_3652_p1;
        end else begin
            rampVal_loc_1_out_o = rampVal_loc_1_out_i;
        end
    end else begin
        rampVal_loc_1_out_o = rampVal_loc_1_out_i;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2947_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2941_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rampVal_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        rampVal_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        redYuv_ce0_local = 1'b1;
    end else begin
        redYuv_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op580_read_state20 == 1'b1))) begin
        srcYUV_blk_n = srcYUV_empty_n;
    end else begin
        srcYUV_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op580_read_state20 == 1'b1))) begin
        srcYUV_read_local = 1'b1;
    end else begin
        srcYUV_read_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((ap_predicate_pred2885_state20 == 1'b1)) begin
            tpgBarSelRgb_b_address0_local = zext_ln1260_fu_3611_p1;
        end else if ((ap_predicate_pred2872_state20 == 1'b1)) begin
            tpgBarSelRgb_b_address0_local = zext_ln1419_1_fu_3584_p1;
        end else if ((ap_predicate_pred2845_state20 == 1'b1)) begin
            tpgBarSelRgb_b_address0_local = zext_ln1600_1_fu_3509_p1;
        end else begin
            tpgBarSelRgb_b_address0_local = 'bx;
        end
    end else begin
        tpgBarSelRgb_b_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2885_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2872_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2845_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        tpgBarSelRgb_b_ce0_local = 1'b1;
    end else begin
        tpgBarSelRgb_b_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((ap_predicate_pred2884_state20 == 1'b1)) begin
            tpgBarSelRgb_g_address0_local = zext_ln1260_fu_3611_p1;
        end else if ((ap_predicate_pred2871_state20 == 1'b1)) begin
            tpgBarSelRgb_g_address0_local = zext_ln1419_1_fu_3584_p1;
        end else if ((ap_predicate_pred2844_state20 == 1'b1)) begin
            tpgBarSelRgb_g_address0_local = zext_ln1600_1_fu_3509_p1;
        end else begin
            tpgBarSelRgb_g_address0_local = 'bx;
        end
    end else begin
        tpgBarSelRgb_g_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2884_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2871_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2844_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        tpgBarSelRgb_g_ce0_local = 1'b1;
    end else begin
        tpgBarSelRgb_g_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((ap_predicate_pred2885_state20 == 1'b1)) begin
            tpgBarSelRgb_r_address0_local = zext_ln1260_fu_3611_p1;
        end else if ((ap_predicate_pred2872_state20 == 1'b1)) begin
            tpgBarSelRgb_r_address0_local = zext_ln1419_1_fu_3584_p1;
        end else if ((ap_predicate_pred2845_state20 == 1'b1)) begin
            tpgBarSelRgb_r_address0_local = zext_ln1600_1_fu_3509_p1;
        end else begin
            tpgBarSelRgb_r_address0_local = 'bx;
        end
    end else begin
        tpgBarSelRgb_r_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2885_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2872_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2845_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        tpgBarSelRgb_r_ce0_local = 1'b1;
    end else begin
        tpgBarSelRgb_r_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((ap_predicate_pred2884_state20 == 1'b1)) begin
            tpgBarSelYuv_u_address0_local = zext_ln1260_fu_3611_p1;
        end else if ((ap_predicate_pred2871_state20 == 1'b1)) begin
            tpgBarSelYuv_u_address0_local = zext_ln1419_1_fu_3584_p1;
        end else if ((ap_predicate_pred2844_state20 == 1'b1)) begin
            tpgBarSelYuv_u_address0_local = zext_ln1600_1_fu_3509_p1;
        end else begin
            tpgBarSelYuv_u_address0_local = 'bx;
        end
    end else begin
        tpgBarSelYuv_u_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2884_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2871_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2844_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        tpgBarSelYuv_u_ce0_local = 1'b1;
    end else begin
        tpgBarSelYuv_u_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((ap_predicate_pred2884_state20 == 1'b1)) begin
            tpgBarSelYuv_v_address0_local = zext_ln1260_fu_3611_p1;
        end else if ((ap_predicate_pred2871_state20 == 1'b1)) begin
            tpgBarSelYuv_v_address0_local = zext_ln1419_1_fu_3584_p1;
        end else if ((ap_predicate_pred2844_state20 == 1'b1)) begin
            tpgBarSelYuv_v_address0_local = zext_ln1600_1_fu_3509_p1;
        end else begin
            tpgBarSelYuv_v_address0_local = 'bx;
        end
    end else begin
        tpgBarSelYuv_v_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2884_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2871_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2844_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        tpgBarSelYuv_v_ce0_local = 1'b1;
    end else begin
        tpgBarSelYuv_v_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((ap_predicate_pred2889_state20 == 1'b1)) begin
            tpgBarSelYuv_y_address0_local = zext_ln1260_fu_3611_p1;
        end else if ((ap_predicate_pred2876_state20 == 1'b1)) begin
            tpgBarSelYuv_y_address0_local = zext_ln1419_1_fu_3584_p1;
        end else if ((ap_predicate_pred2849_state20 == 1'b1)) begin
            tpgBarSelYuv_y_address0_local = zext_ln1600_1_fu_3509_p1;
        end else begin
            tpgBarSelYuv_y_address0_local = 'bx;
        end
    end else begin
        tpgBarSelYuv_y_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2889_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2876_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2849_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        tpgBarSelYuv_y_ce0_local = 1'b1;
    end else begin
        tpgBarSelYuv_y_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgCheckerBoardArray_ce0_local = 1'b1;
    end else begin
        tpgCheckerBoardArray_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_0_ce0_local = 1'b1;
    end else begin
        tpgSinTableArray_9bit_0_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_0_ce1_local = 1'b1;
    end else begin
        tpgSinTableArray_9bit_0_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_0_ce2_local = 1'b1;
    end else begin
        tpgSinTableArray_9bit_0_ce2_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_1_ce0_local = 1'b1;
    end else begin
        tpgSinTableArray_9bit_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_1_ce1_local = 1'b1;
    end else begin
        tpgSinTableArray_9bit_1_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_1_ce2_local = 1'b1;
    end else begin
        tpgSinTableArray_9bit_1_ce2_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_2_ce0_local = 1'b1;
    end else begin
        tpgSinTableArray_9bit_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_2_ce1_local = 1'b1;
    end else begin
        tpgSinTableArray_9bit_2_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_2_ce2_local = 1'b1;
    end else begin
        tpgSinTableArray_9bit_2_ce2_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_ce0_local = 1'b1;
    end else begin
        tpgSinTableArray_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgTartanBarArray_ce0_local = 1'b1;
    end else begin
        tpgTartanBarArray_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((ap_predicate_pred3024_state18 == 1'b1)) begin
            vBarSel = 3'd0;
        end else if ((ap_predicate_pred3018_state18 == 1'b1)) begin
            vBarSel = add_ln1393_fu_3171_p2;
        end else begin
            vBarSel = 'bx;
        end
    end else begin
        vBarSel = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((ap_predicate_pred3118_state18 == 1'b1)) begin
            vBarSel_1 = 1'd0;
        end else if ((ap_predicate_pred3112_state18 == 1'b1)) begin
            vBarSel_1 = xor_ln1758_fu_3021_p2;
        end else begin
            vBarSel_1 = 'bx;
        end
    end else begin
        vBarSel_1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter17 == 1'b1) & (ap_predicate_pred3118_state18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter17 == 1'b1) & (ap_predicate_pred3112_state18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        vBarSel_1_ap_vld = 1'b1;
    end else begin
        vBarSel_1_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((ap_predicate_pred3072_state18 == 1'b1)) begin
            vBarSel_2 = 8'd0;
        end else if ((ap_predicate_pred3066_state18 == 1'b1)) begin
            vBarSel_2 = add_ln1575_fu_3093_p2;
        end else begin
            vBarSel_2 = 'bx;
        end
    end else begin
        vBarSel_2 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter17 == 1'b1) & (ap_predicate_pred3072_state18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter17 == 1'b1) & (ap_predicate_pred3066_state18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        vBarSel_2_ap_vld = 1'b1;
    end else begin
        vBarSel_2_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((ap_predicate_pred3072_state18 == 1'b1)) begin
            vBarSel_2_loc_1_out_o = 8'd0;
        end else if ((ap_predicate_pred3066_state18 == 1'b1)) begin
            vBarSel_2_loc_1_out_o = add_ln1575_fu_3093_p2;
        end else begin
            vBarSel_2_loc_1_out_o = vBarSel_2_loc_1_out_i;
        end
    end else begin
        vBarSel_2_loc_1_out_o = vBarSel_2_loc_1_out_i;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter17 == 1'b1) & (ap_predicate_pred3072_state18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter17 == 1'b1) & (ap_predicate_pred3066_state18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        vBarSel_2_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        vBarSel_2_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((ap_predicate_pred3118_state18 == 1'b1)) begin
            vBarSel_3_loc_1_out_o = 8'd0;
        end else if ((ap_predicate_pred3112_state18 == 1'b1)) begin
            vBarSel_3_loc_1_out_o = zext_ln1758_fu_3027_p1;
        end else begin
            vBarSel_3_loc_1_out_o = vBarSel_3_loc_1_out_i;
        end
    end else begin
        vBarSel_3_loc_1_out_o = vBarSel_3_loc_1_out_i;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter17 == 1'b1) & (ap_predicate_pred3118_state18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter17 == 1'b1) & (ap_predicate_pred3112_state18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        vBarSel_3_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        vBarSel_3_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter17 == 1'b1) & (ap_predicate_pred3024_state18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter17 == 1'b1) & (ap_predicate_pred3018_state18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        vBarSel_ap_vld = 1'b1;
    end else begin
        vBarSel_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((ap_predicate_pred3024_state18 == 1'b1)) begin
            vBarSel_loc_1_out_o = 8'd0;
        end else if ((ap_predicate_pred3018_state18 == 1'b1)) begin
            vBarSel_loc_1_out_o = zext_ln1393_fu_3177_p1;
        end else begin
            vBarSel_loc_1_out_o = vBarSel_loc_1_out_i;
        end
    end else begin
        vBarSel_loc_1_out_o = vBarSel_loc_1_out_i;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter17 == 1'b1) & (ap_predicate_pred3024_state18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter17 == 1'b1) & (ap_predicate_pred3018_state18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        vBarSel_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        vBarSel_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        whiYuv_1_ce0_local = 1'b1;
    end else begin
        whiYuv_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        whiYuv_ce0_local = 1'b1;
    end else begin
        whiYuv_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((ap_predicate_pred2994_state7 == 1'b1)) begin
            zonePlateVAddr = shl_i;
        end else if ((ap_predicate_pred2988_state7 == 1'b1)) begin
            zonePlateVAddr = add_ln1341_fu_2637_p2;
        end else begin
            zonePlateVAddr = 'bx;
        end
    end else begin
        zonePlateVAddr = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter6 == 1'b1) & (ap_predicate_pred2994_state7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter6 == 1'b1) & (ap_predicate_pred2988_state7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        zonePlateVAddr_ap_vld = 1'b1;
    end else begin
        zonePlateVAddr_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((ap_predicate_pred2994_state7 == 1'b1)) begin
            zonePlateVAddr_loc_1_out_o = shl_i;
        end else if ((ap_predicate_pred2988_state7 == 1'b1)) begin
            zonePlateVAddr_loc_1_out_o = add_ln1341_fu_2637_p2;
        end else begin
            zonePlateVAddr_loc_1_out_o = zonePlateVAddr_loc_1_out_i;
        end
    end else begin
        zonePlateVAddr_loc_1_out_o = zonePlateVAddr_loc_1_out_i;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter6 == 1'b1) & (ap_predicate_pred2994_state7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter6 == 1'b1) & (ap_predicate_pred2988_state7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        zonePlateVAddr_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        zonePlateVAddr_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign DPtpgBarArray_address0 = zext_ln1784_fu_3281_p1;

assign DPtpgBarSelRgb_CEA_b_address0 = zext_ln1784_1_fu_3489_p1;

assign DPtpgBarSelRgb_CEA_g_address0 = zext_ln1784_1_fu_3489_p1;

assign DPtpgBarSelRgb_CEA_r_address0 = zext_ln1784_1_fu_3489_p1;

assign DPtpgBarSelRgb_VESA_b_address0 = zext_ln1784_1_fu_3489_p1;

assign DPtpgBarSelRgb_VESA_g_address0 = zext_ln1784_1_fu_3489_p1;

assign DPtpgBarSelRgb_VESA_r_address0 = zext_ln1784_1_fu_3489_p1;

assign DPtpgBarSelYuv_601_u_address0 = zext_ln1784_1_fu_3489_p1;

assign DPtpgBarSelYuv_601_v_address0 = zext_ln1784_1_fu_3489_p1;

assign DPtpgBarSelYuv_601_y_address0 = zext_ln1784_1_fu_3489_p1;

assign DPtpgBarSelYuv_709_u_address0 = zext_ln1784_1_fu_3489_p1;

assign DPtpgBarSelYuv_709_v_address0 = zext_ln1784_1_fu_3489_p1;

assign DPtpgBarSelYuv_709_y_address0 = zext_ln1784_1_fu_3489_p1;

assign add_ln1084_fu_4427_p2 = (outpix_19_fu_4414_p3 + 10'd1);

assign add_ln1101_fu_3646_p2 = (trunc_ln565_9_fu_3443_p1 + 10'd1);

assign add_ln1250_fu_2298_p2 = (zext_ln1250_fu_2294_p1 + 12'd1);

assign add_ln1252_fu_2310_p2 = (xBar_0 + 11'd1);

assign add_ln1257_fu_3407_p2 = (trunc_ln565_8_fu_3247_p1 + 3'd1);

assign add_ln1281_fu_2877_p2 = (shl_ln_fu_2870_p3 + 11'd512);

assign add_ln1285_fu_2910_p2 = (shl_ln1_fu_2903_p3 + 11'd512);

assign add_ln1289_fu_2943_p2 = (shl_ln2_fu_2936_p3 + 11'd512);

assign add_ln1303_2_fu_3536_p2 = (zext_ln1303_1_fu_3533_p1 + zext_ln1303_fu_3529_p1);

assign add_ln1304_2_fu_3334_p2 = ($signed(sext_ln1304_1_fu_3327_p1) + $signed(zext_ln1304_1_fu_3324_p1));

assign add_ln1304_3_fu_3330_p1 = grp_fu_4590_p3;

assign add_ln1304_3_fu_3330_p2 = ($signed(grp_fu_4600_p3) + $signed(add_ln1304_3_fu_3330_p1));

assign add_ln1341_fu_2637_p2 = (zonePlateVDelta_load_reg_5022 + zonePlateVAddr_loc_1_out_i);

assign add_ln1343_fu_2617_p2 = (zonePlateVDelta + Zplate_Ver_Control_Delta);

assign add_ln1388_fu_2254_p2 = (yCount + 10'd1);

assign add_ln1393_fu_3171_p2 = (trunc_ln565_7_fu_3017_p1 + 3'd1);

assign add_ln1407_fu_2494_p2 = (xCount_0 + 10'd1);

assign add_ln1412_fu_3205_p2 = (trunc_ln565_5_fu_3009_p1 + 3'd1);

assign add_ln1461_fu_2192_p2 = (yCount_2 + 10'd1);

assign add_ln1480_fu_2564_p2 = (xCount_4_0 + 10'd1);

assign add_ln1545_fu_4165_p2 = (outpix_24_fu_4152_p3 + 10'd1);

assign add_ln1570_fu_2130_p2 = (yCount_3 + 10'd1);

assign add_ln1575_fu_3093_p2 = (vBarSel_2_loc_1_out_i + 8'd1);

assign add_ln1588_fu_2446_p2 = (xCount_3_0 + 10'd1);

assign add_ln1593_fu_3123_p2 = (trunc_ln565_4_fu_3005_p1 + 3'd1);

assign add_ln1709_fu_3862_p2 = (rampVal_2_loc_4_fu_3775_p3 + select_ln1709_fu_3855_p3);

assign add_ln1753_fu_2026_p2 = (yCount_1 + 6'd1);

assign add_ln1770_fu_2070_p2 = (trunc_ln1768_fu_2048_p1 + 6'd1);

assign add_ln1774_fu_2058_p2 = ($signed(xCount_5_0) + $signed(10'd961));

assign add_ln1775_fu_3055_p2 = (trunc_ln565_3_fu_3001_p1 + 3'd1);

assign add_ln552_1_fu_1986_p2 = (trunc_ln565_11_fu_1976_p1 + 11'd682);

assign add_ln552_fu_1980_p2 = ($signed(trunc_ln565_11_fu_1976_p1) + $signed(11'd1364));

assign add_ln565_fu_1964_p2 = (ap_sig_allocacmp_x_2 + 16'd1);

assign add_ln570_fu_2667_p2 = (phi_mul_fu_526 + Zplate_Hor_Control_Start);

assign and_ln1337_fu_2284_p2 = (icmp_ln1072_fu_1970_p2 & cmp12_i);

assign and_ln1386_fu_2242_p2 = (icmp_ln1386_fu_2236_p2 & icmp_ln1072_fu_1970_p2);

assign and_ln1449_fu_2166_p2 = (icmp_ln1072_fu_1970_p2 & cmp11_i);

assign and_ln1454_fu_2186_p2 = (icmp_ln1454_fu_2180_p2 & icmp_ln1072_fu_1970_p2);

assign and_ln1568_fu_2118_p2 = (icmp_ln1568_fu_2112_p2 & icmp_ln1072_fu_1970_p2);

assign and_ln1707_fu_3843_p2 = (outpix_50_reg_4980_pp0_iter19_reg & icmp);

assign and_ln1751_fu_2014_p2 = (icmp_ln1751_fu_2008_p2 & icmp_ln1072_fu_1970_p2);

assign and_ln1801_fu_3706_p2 = (outpix_50_reg_4980_pp0_iter19_reg & cmp136_i);

assign and_ln1862_fu_4023_p2 = (outpix_50_reg_4980_pp0_iter19_reg & icmp);

assign and_ln565_1_fu_4242_p2 = (xor_ln565_1_fu_4237_p2 & grp_fu_1864_p2);

assign and_ln565_2_fu_4109_p2 = (xor_ln565_2_fu_4104_p2 & grp_fu_1864_p2);

assign and_ln565_fu_4356_p2 = (xor_ln565_fu_4351_p2 & grp_fu_1864_p2);

assign and_ln736_1_fu_2388_p2 = (xor_ln736_2_fu_2376_p2 & and_ln736_fu_2382_p2);

assign and_ln736_fu_2382_p2 = (xor_ln736_1_fu_2364_p2 & icmp_ln736_fu_2352_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b1 == ap_block_state23_pp0_stage0_iter22)) | ((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b1 == ap_block_state20_pp0_stage0_iter19)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b1 == ap_block_state23_pp0_stage0_iter22)) | ((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b1 == ap_block_state20_pp0_stage0_iter19)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp235 = (((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b1 == ap_block_state23_pp0_stage0_iter22_ignore_call0)) | ((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b1 == ap_block_state20_pp0_stage0_iter19_ignore_call0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp293 = (((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b1 == ap_block_state23_pp0_stage0_iter22_ignore_call5)) | ((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b1 == ap_block_state20_pp0_stage0_iter19_ignore_call5)));
end

assign ap_block_pp0_stage0_ignoreCallOp235 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_ignoreCallOp293 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b1 == ap_block_state23_pp0_stage0_iter22)) | ((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b1 == ap_block_state20_pp0_stage0_iter19)));
end

always @ (*) begin
    ap_block_state20_pp0_stage0_iter19 = ((srcYUV_empty_n == 1'b0) & (ap_predicate_op580_read_state20 == 1'b1));
end

always @ (*) begin
    ap_block_state20_pp0_stage0_iter19_ignore_call0 = ((srcYUV_empty_n == 1'b0) & (ap_predicate_op580_read_state20 == 1'b1));
end

always @ (*) begin
    ap_block_state20_pp0_stage0_iter19_ignore_call5 = ((srcYUV_empty_n == 1'b0) & (ap_predicate_op580_read_state20 == 1'b1));
end

always @ (*) begin
    ap_block_state23_pp0_stage0_iter22 = (ovrlayYUV_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state23_pp0_stage0_iter22_ignore_call0 = (ovrlayYUV_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state23_pp0_stage0_iter22_ignore_call5 = (ovrlayYUV_full_n == 1'b0);
end

always @ (*) begin
    ap_condition_2173 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_2193 = ((patternId_val_load == 8'd12) & (icmp_ln1473_reg_5002 == 1'd1) & (icmp_ln1072_reg_4892_pp0_iter1_reg == 1'd0) & (icmp_ln565_reg_4888_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_condition_2199 = ((patternId_val_load == 8'd12) & (icmp_ln1478_fu_2534_p2 == 1'd1) & (icmp_ln1473_reg_5002 == 1'd0) & (icmp_ln1072_reg_4892_pp0_iter1_reg == 1'd0) & (icmp_ln565_reg_4888_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_condition_2204 = ((patternId_val_load == 8'd12) & (icmp_ln1483_fu_2540_p2 == 1'd1) & (icmp_ln1478_fu_2534_p2 == 1'd0) & (icmp_ln1473_reg_5002 == 1'd0) & (icmp_ln1072_reg_4892_pp0_iter1_reg == 1'd0) & (icmp_ln565_reg_4888_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_condition_2208 = ((patternId_val_load == 8'd12) & (icmp_ln1483_fu_2540_p2 == 1'd0) & (icmp_ln1478_fu_2534_p2 == 1'd0) & (icmp_ln1473_reg_5002 == 1'd0) & (icmp_ln1072_reg_4892_pp0_iter1_reg == 1'd0) & (icmp_ln565_reg_4888_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_condition_2267 = ((colorFormatLocal_read_reg_4768 == 8'd1) & (patternId_val_load == 8'd12) & (or_ln1494_fu_2592_p2 == 1'd0) & (icmp_ln565_reg_4888_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_condition_2291 = ((colorFormatLocal_read_reg_4768 == 8'd1) & (patternId_val_load == 8'd12) & (or_ln1494_fu_2592_p2 == 1'd1) & (icmp_ln565_reg_4888_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_condition_2318 = ((icmp_ln565_fu_1958_p2 == 1'd0) & (patternId_val_load_read_read_fu_732_p2 == 8'd8) & (colorFormatLocal_read_read_fu_702_p2 == 8'd1));
end

always @ (*) begin
    ap_condition_2343 = ((icmp_ln565_fu_1958_p2 == 1'd0) & (patternId_val_load_read_read_fu_732_p2 == 8'd7) & (colorFormatLocal_read_read_fu_702_p2 == 8'd1));
end

always @ (*) begin
    ap_condition_2368 = ((icmp_ln565_fu_1958_p2 == 1'd0) & (patternId_val_load_read_read_fu_732_p2 == 8'd6) & (colorFormatLocal_read_read_fu_702_p2 == 8'd1));
end

always @ (*) begin
    ap_condition_2393 = ((icmp_ln565_fu_1958_p2 == 1'd0) & (patternId_val_load_read_read_fu_732_p2 == 8'd5) & (colorFormatLocal_read_read_fu_702_p2 == 8'd1));
end

always @ (*) begin
    ap_condition_2418 = ((icmp_ln565_fu_1958_p2 == 1'd0) & (patternId_val_load_read_read_fu_732_p2 == 8'd4) & (colorFormatLocal_read_read_fu_702_p2 == 8'd1));
end

always @ (*) begin
    ap_condition_2559 = ((colorFormatLocal_read_reg_4768 == 8'd0) & (patternId_val_load == 8'd12) & (or_ln1494_fu_2592_p2 == 1'd1) & (icmp_ln565_reg_4888_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_condition_2561 = ((colorFormatLocal_read_reg_4768 == 8'd0) & (patternId_val_load == 8'd12) & (or_ln1494_fu_2592_p2 == 1'd0) & (icmp_ln565_reg_4888_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_condition_2572 = ((icmp_ln565_fu_1958_p2 == 1'd0) & (patternId_val_load_read_read_fu_732_p2 == 8'd4) & (colorFormatLocal_read_read_fu_702_p2 == 8'd0));
end

always @ (*) begin
    ap_condition_2574 = ((icmp_ln565_fu_1958_p2 == 1'd0) & (patternId_val_load_read_read_fu_732_p2 == 8'd5) & (colorFormatLocal_read_read_fu_702_p2 == 8'd0));
end

always @ (*) begin
    ap_condition_2576 = ((icmp_ln565_fu_1958_p2 == 1'd0) & (patternId_val_load_read_read_fu_732_p2 == 8'd6) & (colorFormatLocal_read_read_fu_702_p2 == 8'd0));
end

always @ (*) begin
    ap_condition_2578 = ((icmp_ln565_fu_1958_p2 == 1'd0) & (patternId_val_load_read_read_fu_732_p2 == 8'd7) & (colorFormatLocal_read_read_fu_702_p2 == 8'd0));
end

always @ (*) begin
    ap_condition_2580 = ((icmp_ln565_fu_1958_p2 == 1'd0) & (patternId_val_load_read_read_fu_732_p2 == 8'd8) & (colorFormatLocal_read_read_fu_702_p2 == 8'd0));
end

always @ (*) begin
    ap_condition_4502 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln565_fu_1958_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (patternId_val_load_read_read_fu_732_p2 == 8'd19));
end

always @ (*) begin
    ap_condition_4515 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln565_fu_1958_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (patternId_val_load_read_read_fu_732_p2 == 8'd15));
end

always @ (*) begin
    ap_condition_4689 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln565_fu_1958_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (patternId_val_load_read_read_fu_732_p2 == 8'd11));
end

always @ (*) begin
    ap_condition_5241 = (~(patternId_val_load_read_reg_4796 == 8'd9) & ~(patternId_val_load_read_reg_4796 == 8'd11) & ~(patternId_val_load_read_reg_4796 == 8'd15) & ~(patternId_val_load_read_reg_4796 == 8'd4) & ~(patternId_val_load_read_reg_4796 == 8'd5) & ~(patternId_val_load_read_reg_4796 == 8'd6) & ~(patternId_val_load_read_reg_4796 == 8'd7) & ~(patternId_val_load_read_reg_4796 == 8'd8) & ~(patternId_val_load == 8'd12) & ~(patternId_val_load_read_reg_4796 == 8'd19) & ~(patternId_val_load_read_reg_4796 == 8'd18) & ~(patternId_val_load_read_reg_4796 == 8'd17) & ~(patternId_val_load_read_reg_4796 == 8'd16) & ~(patternId_val_load_read_reg_4796 == 8'd14) & ~(patternId_val_load == 8'd13) & ~(patternId_val_load_read_reg_4796 == 8'd3) & ~(patternId_val_load_read_reg_4796 == 8'd2) & ~(patternId_val_load_read_reg_4796 == 8'd1) & ~(patternId_val_load_read_reg_4796 == 8'd0) & ~(patternId_val_load == 8'd10));
end

always @ (*) begin
    ap_condition_5285 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln565_fu_1958_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (patternId_val_load_read_read_fu_732_p2 == 8'd9));
end

always @ (*) begin
    ap_condition_5292 = ((icmp_ln565_reg_4888 == 1'd0) & (patternId_val_load_read_reg_4796 == 8'd11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_5299 = ((icmp_ln565_reg_4888 == 1'd0) & (patternId_val_load_read_reg_4796 == 8'd15) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_5331 = ((icmp_ln1381_fu_2222_p2 == 1'd0) & (icmp_ln1072_fu_1970_p2 == 1'd1) & (1'd0 == and_ln1386_fu_2242_p2));
end

always @ (*) begin
    ap_condition_5338 = ((icmp_ln1746_fu_1998_p2 == 1'd0) & (icmp_ln1072_fu_1970_p2 == 1'd1) & (1'd0 == and_ln1751_fu_2014_p2));
end

always @ (*) begin
    ap_condition_5343 = ((icmp_ln1563_fu_2098_p2 == 1'd0) & (icmp_ln1072_fu_1970_p2 == 1'd1) & (1'd0 == and_ln1568_fu_2118_p2));
end

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_phi_reg_pp0_iter0_hHatch_reg_1464 = 'bx;

assign ap_phi_reg_pp0_iter0_outpix_34_reg_1730 = 'bx;

assign ap_phi_reg_pp0_iter0_outpix_35_reg_1642 = 'bx;

assign ap_phi_reg_pp0_iter0_outpix_36_reg_1563 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln1144_reg_1552 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln1165_reg_1541 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln1186_reg_1530 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln1207_reg_1519 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln1228_reg_1508 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln1504_reg_1497 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln1519_reg_1486 = 'bx;

assign ap_phi_reg_pp0_iter21_outpix_40_reg_1841 = 'bx;

assign ap_phi_reg_pp0_iter21_outpix_41_reg_1830 = 'bx;

assign ap_phi_reg_pp0_iter21_outpix_42_reg_1819 = 'bx;

always @ (*) begin
    ap_predicate_op235_call_state2 = ((icmp_ln565_reg_4888 == 1'd0) & (patternId_val_load == 8'd12));
end

always @ (*) begin
    ap_predicate_op235_call_state2_state1 = ((icmp_ln565_fu_1958_p2 == 1'd0) & (patternId_val_load == 8'd12));
end

always @ (*) begin
    ap_predicate_op293_call_state5 = ((patternId_val_load == 8'd10) & (icmp_ln565_reg_4888_pp0_iter3_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op293_call_state5_state4 = ((patternId_val_load == 8'd10) & (icmp_ln565_reg_4888_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op580_read_state20 = ((cmp8 == 1'd1) & (icmp_ln565_reg_4888_pp0_iter18_reg == 1'd0));
end

assign ap_ready = ap_ready_sig;

assign b_1_fu_3358_p3 = ((tmp_24_fu_3340_p3[0:0] == 1'b1) ? 10'd1023 : trunc_ln8_fu_3348_p4);

assign b_3_fu_3366_p3 = ((cmp2_i[0:0] == 1'b1) ? b_reg_5128_pp0_iter17_reg : b_1_fu_3358_p3);

assign b_fu_2961_p3 = ((tmp_19_fu_2949_p3[0:0] == 1'b1) ? 10'd1023 : trunc_ln1289_1_fu_2957_p1);

assign barWidth_cast_cast_fu_1891_p1 = barWidth_cast;

assign blkYuv_1_address0 = zext_ln1519_fu_3574_p1;

assign blkYuv_address0 = zext_ln1207_fu_3626_p1;

assign bluYuv_address0 = zext_ln1186_fu_3631_p1;

assign cmp121_i_read_reg_4693 = cmp121_i;

assign cmp2_i_read_reg_4774 = cmp2_i;

assign cmp54_i_read_reg_4702 = cmp54_i;

assign cmp8_read_read_fu_738_p2 = cmp8;

assign cmp8_read_reg_4800 = cmp8;

assign cmp_i371_read_read_fu_630_p2 = cmp_i371;

assign cmp_i371_read_reg_4728 = cmp_i371;

assign colorFormatLocal_read_read_fu_702_p2 = colorFormatLocal;

assign colorFormatLocal_read_reg_4768 = colorFormatLocal;

assign colorSel_cast_cast_fu_1887_p1 = colorSel_cast;

assign conv2_i_i10_i285_cast_cast_cast_cast_cast_cast_fu_1903_p1 = $unsigned(conv2_i_i10_i285_cast_cast_cast_cast_cast_fu_1899_p1);

assign conv2_i_i10_i285_cast_cast_cast_cast_cast_fu_1899_p1 = $signed(conv2_i_i10_i285_cast_cast_cast_cast);

assign conv2_i_i_i271_cast_cast_cast_fu_1911_p1 = conv2_i_i_i271_cast_cast;

assign conv2_i_i_i_cast_cast_cast_fu_1907_p1 = $signed(conv2_i_i_i_cast_cast);

assign empty_100_fu_3290_p1 = vBarSel_2_loc_1_out_i[0:0];

assign g_1_fu_3560_p3 = ((tmp_23_fu_3542_p3[0:0] == 1'b1) ? 10'd1023 : trunc_ln7_fu_3550_p4);

assign g_2_fu_3568_p3 = ((cmp2_i[0:0] == 1'b1) ? g_reg_5123_pp0_iter18_reg : g_1_fu_3560_p3);

assign g_fu_2928_p3 = ((tmp_16_fu_2916_p3[0:0] == 1'b1) ? 10'd1023 : trunc_ln1285_1_fu_2924_p1);

assign grnYuv_address0 = zext_ln1165_fu_3636_p1;

assign grp_fu_1852_p3 = ((outpix_50_reg_4980_pp0_iter17_reg[0:0] == 1'b1) ? 2'd2 : 2'd1);

assign grp_fu_1859_p2 = ((colorFormatLocal == 8'd1) ? 1'b1 : 1'b0);

assign grp_fu_1864_p2 = ((colorFormatLocal != 8'd0) ? 1'b1 : 1'b0);

assign grp_fu_2148_p1 = 11'd3;

assign grp_fu_2154_p0 = (trunc_ln565_11_fu_1976_p1 + 11'd682);

assign grp_fu_2154_p1 = 11'd3;

assign grp_fu_2160_p0 = ($signed(trunc_ln565_11_fu_1976_p1) + $signed(11'd1364));

assign grp_fu_2160_p1 = 11'd3;

assign grp_fu_4556_p0 = zext_ln1347_fu_2411_p1;

assign grp_fu_4556_p1 = 17'd131071;

assign grp_fu_4556_p2 = zext_ln1347_fu_2411_p1;

assign grp_fu_4565_p2 = (phi_mul_fu_526 + zonePlateVAddr_loc_1_out_i);

assign grp_fu_4573_p0 = grp_fu_4573_p00;

assign grp_fu_4573_p00 = r_fu_2895_p3;

assign grp_fu_4573_p1 = 17'd77;

assign grp_fu_4573_p2 = 17'd16512;

assign grp_fu_4582_p0 = zext_ln1302_1_fu_2973_p1;

assign grp_fu_4582_p1 = 18'd262059;

assign grp_fu_4590_p0 = zext_ln1302_1_fu_2973_p1;

assign grp_fu_4590_p1 = 18'd262037;

assign grp_fu_4600_p0 = grp_fu_4600_p00;

assign grp_fu_4600_p00 = b_fu_2961_p3;

assign grp_fu_4600_p1 = 16'd65515;

assign grp_fu_4600_p2 = grp_fu_4600_p20;

assign grp_fu_4600_p20 = shl_ln4_fu_3160_p3;

assign grp_fu_4610_p0 = zext_ln1302_1_reg_5141;

assign grp_fu_4610_p1 = 18'd150;

assign grp_fu_4610_p2 = grp_fu_4610_p20;

assign grp_fu_4610_p20 = grp_fu_4573_p3;

assign grp_fu_4618_p0 = zext_ln1302_reg_5135;

assign grp_fu_4618_p1 = 17'd131029;

assign grp_fu_4626_p0 = grp_fu_4626_p00;

assign grp_fu_4626_p00 = b_reg_5128_pp0_iter16_reg;

assign grp_fu_4626_p1 = 15'd29;

assign grp_fu_4626_p2 = grp_fu_4626_p20;

assign grp_fu_4626_p20 = grp_fu_4610_p3;

assign grp_reg_ap_uint_10_s_fu_2464_ap_start = grp_reg_ap_uint_10_s_fu_2464_ap_start_reg;

assign grp_reg_int_s_fu_2607_ap_start = grp_reg_int_s_fu_2607_ap_start_reg;

assign grp_reg_int_s_fu_2607_d = {{grp_fu_4556_p3[16:1]}};

assign hdata_flag_1_out = hdata_flag_1_fu_538;

assign hdata_new_1_out = add_ln1545_fu_4165_p2;

assign icmp_ln1072_fu_1970_p2 = ((ap_sig_allocacmp_x_2 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln1095_fu_2346_p2 = ((or_ln1095_fu_2340_p2 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln1250_fu_2304_p2 = ((add_ln1250_fu_2298_p2 < barWidth_cast_cast_fu_1891_p1) ? 1'b1 : 1'b0);

assign icmp_ln1330_fu_2278_p2 = ((or_ln1330_fu_2272_p2 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln1381_fu_2222_p2 = ((or_ln1381_fu_2216_p2 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln1386_fu_2236_p2 = (($signed(sub_i_i_i) > $signed(zext_ln1386_fu_2232_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1405_fu_2478_p2 = ((xCount_0 < barWidthMinSamples) ? 1'b1 : 1'b0);

assign icmp_ln1454_fu_2180_p2 = ((sub_i_i_i == zext_ln1454_fu_2176_p1) ? 1'b1 : 1'b0);

assign icmp_ln1473_fu_2469_p2 = ((sub35_i == zext_ln1347_fu_2411_p1) ? 1'b1 : 1'b0);

assign icmp_ln1478_fu_2534_p2 = ((xCount_4_0 < grp_reg_ap_uint_10_s_fu_2464_ap_return) ? 1'b1 : 1'b0);

assign icmp_ln1483_fu_2540_p2 = ((xCount_4_0 == grp_reg_ap_uint_10_s_fu_2464_ap_return) ? 1'b1 : 1'b0);

assign icmp_ln1563_fu_2098_p2 = ((or_ln1563_fu_2092_p2 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln1568_fu_2112_p2 = (($signed(sub_i_i_i) > $signed(zext_ln1568_fu_2108_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1586_fu_2430_p2 = ((xCount_3_0 < barWidthMinSamples) ? 1'b1 : 1'b0);

assign icmp_ln1674_fu_2420_p2 = ((trunc_ln565_10_fu_2417_p1 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln1746_fu_1998_p2 = ((or_ln1746_fu_1992_p2 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln1751_fu_2008_p2 = ((yCount_1 != 6'd63) ? 1'b1 : 1'b0);

assign icmp_ln1768_fu_2052_p2 = ((xCount_5_0 < 10'd63) ? 1'b1 : 1'b0);

assign icmp_ln565_fu_1958_p2 = ((ap_sig_allocacmp_x_2 == loopWidth) ? 1'b1 : 1'b0);

assign icmp_ln736_1_fu_2358_p2 = ((ap_sig_allocacmp_x_2 < passthruStartX_val_load) ? 1'b1 : 1'b0);

assign icmp_ln736_2_fu_2370_p2 = ((y < passthruStartY_val_load) ? 1'b1 : 1'b0);

assign icmp_ln736_fu_2352_p2 = ((ap_sig_allocacmp_x_2 < passthruEndX_val_load) ? 1'b1 : 1'b0);

assign lfsr_b_1_fu_3997_p3 = {{xor_ln1853_fu_3991_p2}, {lshr_ln2_fu_3981_p4}};

assign lfsr_g_1_fu_3961_p3 = {{xor_ln1846_fu_3955_p2}, {lshr_ln1_fu_3945_p4}};

assign lfsr_r_1_fu_3925_p3 = {{xor_ln1839_fu_3919_p2}, {lshr_ln_fu_3909_p4}};

assign lshr_ln1_fu_3945_p4 = {{gSerie[27:1]}};

assign lshr_ln2_fu_3981_p4 = {{bSerie[27:1]}};

assign lshr_ln3_fu_2690_p1 = grp_fu_4565_p3;

assign lshr_ln_fu_3909_p4 = {{rSerie[27:1]}};

assign mul_ln1281_fu_2702_p0 = mul_ln1281_fu_2702_p00;

assign mul_ln1281_fu_2702_p00 = trunc_ln565_11_reg_4898_pp0_iter11_reg;

assign mul_ln1281_fu_2702_p1 = 23'd2731;

assign mul_ln1285_fu_2721_p0 = mul_ln1285_fu_2721_p00;

assign mul_ln1285_fu_2721_p00 = add_ln552_1_reg_4910_pp0_iter11_reg;

assign mul_ln1285_fu_2721_p1 = 23'd2731;

assign mul_ln1289_fu_2740_p0 = mul_ln1289_fu_2740_p00;

assign mul_ln1289_fu_2740_p00 = add_ln552_reg_4904_pp0_iter11_reg;

assign mul_ln1289_fu_2740_p1 = 23'd2731;

assign mul_ln1356_fu_3597_p1 = 28'd221;

assign or_ln1095_fu_2340_p2 = (y | ap_sig_allocacmp_x_2);

assign or_ln1330_fu_2272_p2 = (y | ap_sig_allocacmp_x_2);

assign or_ln1381_fu_2216_p2 = (y | ap_sig_allocacmp_x_2);

assign or_ln1415_fu_3396_p2 = (trunc_ln1415_1_fu_3392_p1 | shl_ln5_fu_3380_p3);

assign or_ln1494_fu_2592_p2 = (vHatch | ap_phi_reg_pp0_iter3_hHatch_reg_1464);

assign or_ln1563_fu_2092_p2 = (y | ap_sig_allocacmp_x_2);

assign or_ln1746_fu_1992_p2 = (y | ap_sig_allocacmp_x_2);

assign or_ln1778_fu_3275_p2 = (trunc_ln1778_1_fu_3271_p1 | shl_ln6_fu_3259_p3);

assign or_ln565_1_fu_4248_p2 = (grp_fu_1859_p2 | and_ln565_1_fu_4242_p2);

assign or_ln565_2_fu_4115_p2 = (grp_fu_1859_p2 | and_ln565_2_fu_4109_p2);

assign or_ln565_fu_4362_p2 = (grp_fu_1859_p2 | and_ln565_fu_4356_p2);

assign or_ln736_fu_2400_p2 = (xor_ln736_fu_2394_p2 | rev);

assign or_ln747_3_fu_4515_p4 = {{{outpix_42_reg_1819}, {outpix_41_reg_1830}}, {outpix_40_reg_1841}};

assign outpix_19_fu_4414_p3 = ((icmp_ln1072_reg_4892_pp0_iter19_reg[0:0] == 1'b1) ? rampStart_1 : trunc_ln565_1_fu_3690_p1);

assign outpix_20_fu_4420_p3 = ((cmp2_i[0:0] == 1'b1) ? outpix_19_fu_4414_p3 : 10'd512);

assign outpix_24_fu_4152_p3 = ((icmp_ln1072_reg_4892_pp0_iter19_reg[0:0] == 1'b1) ? add_i410 : trunc_ln565_fu_3686_p1);

assign outpix_28_fu_4340_p3 = ((cmp2_i[0:0] == 1'b1) ? tpgBarSelRgb_r_load_cast_fu_4336_p1 : tpgBarSelYuv_y_q0);

assign outpix_30_fu_4226_p3 = ((cmp2_i[0:0] == 1'b1) ? tpgBarSelRgb_r_load_1_cast_fu_4222_p1 : tpgBarSelYuv_y_q0);

assign outpix_32_fu_4093_p3 = ((cmp2_i[0:0] == 1'b1) ? tpgBarSelRgb_r_load_2_cast_fu_4089_p1 : tpgBarSelYuv_y_q0);

assign outpix_3_out = outpix_3_fu_546;

assign outpix_43_fu_4158_p3 = ((cmp2_i[0:0] == 1'b1) ? outpix_24_fu_4152_p3 : 10'd512);

assign outpix_44_fu_4015_p3 = {{xor_ln1839_fu_3919_p2}, {tmp_s_fu_4005_p4}};

assign outpix_45_fu_4063_p3 = ((and_ln1862_fu_4023_p2[0:0] == 1'b1) ? outpix_46_fu_4037_p3 : tmp_12_fu_4055_p3);

assign outpix_46_fu_4037_p3 = {{xor_ln1853_fu_3991_p2}, {tmp_1_fu_4027_p4}};

assign outpix_48_fu_3847_p3 = ((and_ln1707_fu_3843_p2[0:0] == 1'b1) ? tmp_31_fu_3824_p9 : tmp_6_fu_3805_p9);

assign outpix_4_out = outpix_4_fu_550;

assign outpix_50_fu_2414_p1 = x_2_reg_4881[0:0];

assign outpix_51_fu_4403_p1 = rampVal_loc_1_out_i[9:0];

assign outpix_52_fu_4407_p3 = ((cmp2_i[0:0] == 1'b1) ? outpix_51_fu_4403_p1 : 10'd512);

assign outpix_53_fu_4330_p2 = ($signed(select_ln1356_fu_4322_p3) + $signed(8'd144));

assign outpix_54_fu_4470_p3 = ((cmp2_i[0:0] == 1'b1) ? zext_ln1359_fu_4466_p1 : 10'd512);

assign outpix_55_fu_4375_p2 = $signed(tpgBarSelRgb_g_q0);

assign outpix_55_fu_4375_p7 = 'bx;

assign outpix_55_fu_4375_p8 = {{cmp2_i}, {or_ln565_fu_4362_p2}};

assign outpix_56_fu_4261_p2 = $signed(tpgBarSelRgb_g_q0);

assign outpix_56_fu_4261_p7 = 'bx;

assign outpix_56_fu_4261_p8 = {{cmp2_i}, {or_ln565_1_fu_4248_p2}};

assign outpix_57_fu_4128_p2 = $signed(tpgBarSelRgb_g_q0);

assign outpix_57_fu_4128_p7 = 'bx;

assign outpix_57_fu_4128_p8 = {{cmp2_i}, {or_ln565_2_fu_4115_p2}};

assign outpix_58_fu_4493_p3 = ((or_ln736_reg_4968_pp0_iter20_reg[0:0] == 1'b1) ? ap_phi_mux_outpix_34_phi_fu_1735_p74 : outpix_17_reg_5413);

assign outpix_59_fu_4486_p3 = ((or_ln736_reg_4968_pp0_iter20_reg[0:0] == 1'b1) ? ap_phi_mux_outpix_35_phi_fu_1647_p74 : outpix_14_reg_5419);

assign outpix_5_out = outpix_5_fu_554;

assign outpix_60_fu_4479_p3 = ((or_ln736_reg_4968_pp0_iter20_reg[0:0] == 1'b1) ? ap_phi_mux_outpix_36_phi_fu_1566_p74 : outpix_13_reg_5425);

assign outpix_9_cast_cast_fu_1895_p1 = outpix_9_cast;

assign ovrlayYUV_din = or_ln747_3_fu_4515_p4;

assign ovrlayYUV_write = ovrlayYUV_write_local;

assign patternId_val_load_read_read_fu_732_p2 = patternId_val_load;

assign patternId_val_load_read_reg_4796 = patternId_val_load;

assign pix_10_fu_3710_p3 = ((and_ln1801_fu_3706_p2[0:0] == 1'b1) ? DPtpgBarSelYuv_709_v_q0 : DPtpgBarSelYuv_709_u_q0);

assign pix_3_cast_fu_3726_p1 = $signed(DPtpgBarSelRgb_CEA_r_q0);

assign pix_4_cast_fu_3730_p1 = $signed(DPtpgBarSelRgb_CEA_g_q0);

assign pix_5_cast_fu_3734_p1 = $signed(DPtpgBarSelRgb_CEA_b_q0);

assign pix_7_fu_3718_p3 = ((and_ln1801_fu_3706_p2[0:0] == 1'b1) ? DPtpgBarSelYuv_601_v_q0 : DPtpgBarSelYuv_601_u_q0);

assign r_1_fu_4208_p3 = ((tmp_22_fu_4192_p3[0:0] == 1'b1) ? 10'd1023 : trunc_ln6_fu_4199_p4);

assign r_3_fu_4216_p3 = ((cmp2_i[0:0] == 1'b1) ? r_reg_5117_pp0_iter19_reg : r_1_fu_4208_p3);

assign r_fu_2895_p3 = ((tmp_9_fu_2883_p3[0:0] == 1'b1) ? 10'd1023 : trunc_ln1281_1_fu_2891_p1);

assign rampVal_2_flag_1_out = rampVal_2_flag_1_fu_534;

assign rampVal_2_loc_4_fu_3775_p3 = ((empty[0:0] == 1'b1) ? select_ln1678_fu_3768_p3 : select_ln1674_fu_3761_p3);

assign rampVal_2_new_1_out = (rampVal_2_loc_4_fu_3775_p3 + select_ln1709_fu_3855_p3);

assign rampVal_3_flag_1_out = rampVal_3_flag_1_fu_542;

assign rampVal_3_new_1_out = add_ln1084_fu_4427_p2;

assign redYuv_address0 = zext_ln1144_fu_3641_p1;

assign select_ln1356_fu_4322_p3 = ((tmp_29_fu_4285_p3[0:0] == 1'b1) ? sub_ln1356_1_fu_4307_p2 : trunc_ln1356_2_fu_4313_p4);

assign select_ln1674_fu_3761_p3 = ((icmp_ln1674_reg_4992_pp0_iter19_reg[0:0] == 1'b1) ? 16'd384 : rampVal_2_loc_1_out_i);

assign select_ln1678_fu_3768_p3 = ((icmp_ln1674_reg_4992_pp0_iter19_reg[0:0] == 1'b1) ? 16'd0 : rampVal_2_loc_1_out_i);

assign select_ln1709_fu_3855_p3 = ((empty[0:0] == 1'b1) ? 16'd4 : 16'd1);

assign select_ln552_fu_3750_p3 = ((outpix_50_reg_4980_pp0_iter19_reg[0:0] == 1'b1) ? 10'd1023 : 10'd0);

assign sext_ln1304_1_fu_3327_p1 = grp_fu_4600_p3;

assign sext_ln1600_fu_3505_p1 = $signed(tpgCheckerBoardArray_q0);

assign sext_ln1784_fu_3738_p1 = $signed(DPtpgBarSelRgb_VESA_r_q0);

assign sext_ln1785_fu_3742_p1 = $signed(DPtpgBarSelRgb_VESA_g_q0);

assign sext_ln1786_fu_3746_p1 = $signed(DPtpgBarSelRgb_VESA_b_q0);

assign shl_ln1_fu_2903_p3 = {{tmp_3_reg_5107}, {2'd0}};

assign shl_ln2_fu_2936_p3 = {{tmp_4_reg_5112}, {2'd0}};

assign shl_ln3_fu_3522_p3 = {{b_reg_5128_pp0_iter18_reg}, {7'd0}};

assign shl_ln4_fu_3160_p3 = {{r_reg_5117_pp0_iter16_reg}, {7'd0}};

assign shl_ln5_fu_3380_p3 = {{trunc_ln1415_fu_3376_p1}, {3'd0}};

assign shl_ln6_fu_3259_p3 = {{trunc_ln1778_fu_3255_p1}, {3'd0}};

assign shl_ln_fu_2870_p3 = {{tmp_2_reg_5102}, {2'd0}};

assign srcYUV_read = srcYUV_read_local;

assign sub_ln1256_fu_2316_p2 = (add_ln1252_fu_2310_p2 - barWidth);

assign sub_ln1356_1_fu_4307_p2 = (8'd0 - trunc_ln1356_1_fu_4297_p4);

assign sub_ln1356_fu_4292_p2 = (27'd0 - trunc_ln1356_reg_5353);

assign sub_ln1411_fu_2483_p2 = (xCount_0 - barWidthMinSamples);

assign sub_ln1490_fu_2546_p2 = (xCount_4_0 - grp_reg_ap_uint_10_s_fu_2464_ap_return);

assign sub_ln1592_fu_2435_p2 = (xCount_3_0 - barWidthMinSamples);

assign tBarSel_fu_3310_p2 = (trunc_ln1596_fu_3306_p1 | tmp_18_fu_3294_p3);

assign tmp_11_fu_4045_p4 = {{gSerie[27:19]}};

assign tmp_12_fu_4055_p3 = {{xor_ln1846_fu_3955_p2}, {tmp_11_fu_4045_p4}};

assign tmp_16_fu_2916_p3 = add_ln1285_fu_2910_p2[32'd10];

assign tmp_18_fu_3294_p3 = {{empty_100_fu_3290_p1}, {4'd0}};

assign tmp_19_fu_2949_p3 = add_ln1289_fu_2943_p2[32'd10];

assign tmp_1_fu_4027_p4 = {{bSerie[27:19]}};

assign tmp_22_fu_4192_p3 = grp_fu_4626_p3[32'd18];

assign tmp_23_fu_3542_p3 = add_ln1303_2_fu_3536_p2[32'd18];

assign tmp_24_fu_3340_p3 = add_ln1304_2_fu_3334_p2[32'd18];

assign tmp_25_fu_3901_p3 = rSerie[32'd3];

assign tmp_26_fu_3937_p3 = gSerie[32'd3];

assign tmp_27_fu_3973_p3 = bSerie[32'd3];

assign tmp_28_fu_3782_p1 = rampVal_2_loc_4_fu_3775_p3[9:0];

assign tmp_29_fu_4285_p3 = mul_ln1356_reg_5347[32'd27];

assign tmp_2_fu_2786_p2 = $signed(tpgSinTableArray_9bit_0_q2);

assign tmp_2_fu_2786_p4 = $signed(tpgSinTableArray_9bit_1_q2);

assign tmp_2_fu_2786_p7 = 'bx;

assign tmp_2_fu_2786_p8 = grp_fu_2148_p2[1:0];

assign tmp_3_fu_2818_p2 = $signed(tpgSinTableArray_9bit_0_q1);

assign tmp_3_fu_2818_p4 = $signed(tpgSinTableArray_9bit_1_q1);

assign tmp_3_fu_2818_p7 = 'bx;

assign tmp_3_fu_2818_p8 = grp_fu_2154_p2[1:0];

assign tmp_4_fu_2850_p2 = $signed(tpgSinTableArray_9bit_0_q0);

assign tmp_4_fu_2850_p4 = $signed(tpgSinTableArray_9bit_1_q0);

assign tmp_4_fu_2850_p7 = 'bx;

assign tmp_4_fu_2850_p8 = grp_fu_2160_p2[1:0];

assign tmp_9_fu_2883_p3 = add_ln1281_fu_2877_p2[32'd10];

assign tmp_s_fu_4005_p4 = {{rSerie[27:19]}};

assign tpgBarSelRgb_b_load_1_cast_fu_4281_p1 = $signed(tpgBarSelRgb_b_q0);

assign tpgBarSelRgb_b_load_2_cast_fu_4148_p1 = $signed(tpgBarSelRgb_b_q0);

assign tpgBarSelRgb_b_load_cast_fu_4395_p1 = $signed(tpgBarSelRgb_b_q0);

assign tpgBarSelRgb_r_load_1_cast_fu_4222_p1 = $signed(tpgBarSelRgb_r_q0);

assign tpgBarSelRgb_r_load_2_cast_fu_4089_p1 = $signed(tpgBarSelRgb_r_q0);

assign tpgBarSelRgb_r_load_cast_fu_4336_p1 = $signed(tpgBarSelRgb_r_q0);

assign tpgCheckerBoardArray_address0 = zext_ln1600_fu_3316_p1;

assign tpgSinTableArray_9bit_0_address0 = zext_ln1289_fu_2768_p1;

assign tpgSinTableArray_9bit_0_address1 = zext_ln1285_fu_2762_p1;

assign tpgSinTableArray_9bit_0_address2 = zext_ln1281_fu_2756_p1;

assign tpgSinTableArray_9bit_1_address0 = zext_ln1289_fu_2768_p1;

assign tpgSinTableArray_9bit_1_address1 = zext_ln1285_fu_2762_p1;

assign tpgSinTableArray_9bit_1_address2 = zext_ln1281_fu_2756_p1;

assign tpgSinTableArray_9bit_2_address0 = zext_ln1289_fu_2768_p1;

assign tpgSinTableArray_9bit_2_address1 = zext_ln1285_fu_2762_p1;

assign tpgSinTableArray_9bit_2_address2 = zext_ln1281_fu_2756_p1;

assign tpgSinTableArray_address0 = zext_ln1355_fu_3239_p1;

assign tpgTartanBarArray_address0 = zext_ln1419_fu_3402_p1;

assign trunc_ln1281_1_fu_2891_p1 = add_ln1281_fu_2877_p2[9:0];

assign trunc_ln1285_1_fu_2924_p1 = add_ln1285_fu_2910_p2[9:0];

assign trunc_ln1289_1_fu_2957_p1 = add_ln1289_fu_2943_p2[9:0];

assign trunc_ln1356_1_fu_4297_p4 = {{sub_ln1356_fu_4292_p2[26:19]}};

assign trunc_ln1356_2_fu_4313_p4 = {{mul_ln1356_reg_5347[26:19]}};

assign trunc_ln1356_fu_3603_p1 = mul_ln1356_fu_3597_p2[26:0];

assign trunc_ln1415_1_fu_3392_p1 = hBarSel_0_loc_1_out_i[5:0];

assign trunc_ln1415_fu_3376_p1 = vBarSel_loc_1_out_i[2:0];

assign trunc_ln1596_fu_3306_p1 = hBarSel_3_0_loc_1_out_i[4:0];

assign trunc_ln1768_fu_2048_p1 = xCount_5_0[5:0];

assign trunc_ln1778_1_fu_3271_p1 = hBarSel_5_0_loc_1_out_i[3:0];

assign trunc_ln1778_fu_3255_p1 = vBarSel_3_loc_1_out_i[0:0];

assign trunc_ln1838_fu_3897_p1 = rSerie[0:0];

assign trunc_ln1845_fu_3933_p1 = gSerie[0:0];

assign trunc_ln1852_fu_3969_p1 = bSerie[0:0];

assign trunc_ln565_10_fu_2417_p1 = x_2_reg_4881[7:0];

assign trunc_ln565_11_fu_1976_p1 = ap_sig_allocacmp_x_2[10:0];

assign trunc_ln565_1_fu_3690_p1 = rampVal_3_loc_1_out_i[9:0];

assign trunc_ln565_3_fu_3001_p1 = hBarSel_5_0_loc_1_out_i[2:0];

assign trunc_ln565_4_fu_3005_p1 = hBarSel_3_0_loc_1_out_i[2:0];

assign trunc_ln565_5_fu_3009_p1 = hBarSel_0_loc_1_out_i[2:0];

assign trunc_ln565_6_fu_3013_p1 = vBarSel_3_loc_1_out_i[0:0];

assign trunc_ln565_7_fu_3017_p1 = vBarSel_loc_1_out_i[2:0];

assign trunc_ln565_8_fu_3247_p1 = hBarSel_4_0_loc_1_out_i[2:0];

assign trunc_ln565_9_fu_3443_p1 = rampVal_loc_1_out_i[9:0];

assign trunc_ln565_fu_3686_p1 = hdata_loc_1_out_i[9:0];

assign trunc_ln571_fu_3447_p1 = srcYUV_dout[9:0];

assign trunc_ln6_fu_4199_p4 = {{grp_fu_4626_p3[17:8]}};

assign trunc_ln7_fu_3550_p4 = {{add_ln1303_2_fu_3536_p2[17:8]}};

assign trunc_ln8_fu_3348_p4 = {{add_ln1304_3_fu_3330_p2[17:8]}};

assign whiYuv_1_address0 = zext_ln1504_fu_3579_p1;

assign whiYuv_address0 = zext_ln1228_fu_3621_p1;

assign xor_ln1758_fu_3021_p2 = (trunc_ln565_6_fu_3013_p1 ^ 1'd1);

assign xor_ln1839_fu_3919_p2 = (trunc_ln1838_fu_3897_p1 ^ tmp_25_fu_3901_p3);

assign xor_ln1846_fu_3955_p2 = (trunc_ln1845_fu_3933_p1 ^ tmp_26_fu_3937_p3);

assign xor_ln1853_fu_3991_p2 = (trunc_ln1852_fu_3969_p1 ^ tmp_27_fu_3973_p3);

assign xor_ln565_1_fu_4237_p2 = (outpix_50_reg_4980_pp0_iter19_reg ^ 1'd1);

assign xor_ln565_2_fu_4104_p2 = (outpix_50_reg_4980_pp0_iter19_reg ^ 1'd1);

assign xor_ln565_fu_4351_p2 = (outpix_50_reg_4980_pp0_iter19_reg ^ 1'd1);

assign xor_ln736_1_fu_2364_p2 = (icmp_ln736_1_fu_2358_p2 ^ 1'd1);

assign xor_ln736_2_fu_2376_p2 = (icmp_ln736_2_fu_2370_p2 ^ 1'd1);

assign xor_ln736_fu_2394_p2 = (1'd1 ^ and_ln736_1_fu_2388_p2);

assign zext_ln1101_fu_3652_p1 = add_ln1101_fu_3646_p2;

assign zext_ln1144_fu_3641_p1 = ap_phi_reg_pp0_iter19_phi_ln1144_reg_1552;

assign zext_ln1165_fu_3636_p1 = ap_phi_reg_pp0_iter19_phi_ln1165_reg_1541;

assign zext_ln1186_fu_3631_p1 = ap_phi_reg_pp0_iter19_phi_ln1186_reg_1530;

assign zext_ln1207_fu_3626_p1 = ap_phi_reg_pp0_iter19_phi_ln1207_reg_1519;

assign zext_ln1228_fu_3621_p1 = ap_phi_reg_pp0_iter19_phi_ln1228_reg_1508;

assign zext_ln1250_fu_2294_p1 = xBar_0;

assign zext_ln1257_fu_3413_p1 = add_ln1257_fu_3407_p2;

assign zext_ln1260_fu_3611_p1 = hBarSel_4_0_loc_1_out_i;

assign zext_ln1281_fu_2756_p1 = tmp_8_reg_5042;

assign zext_ln1285_fu_2762_p1 = tmp_15_reg_5047;

assign zext_ln1289_fu_2768_p1 = tmp_17_reg_5052;

assign zext_ln1302_1_fu_2973_p1 = g_fu_2928_p3;

assign zext_ln1302_fu_2969_p1 = r_fu_2895_p3;

assign zext_ln1303_1_fu_3533_p0 = grp_fu_4618_p3;

assign zext_ln1303_1_fu_3533_p1 = $unsigned(zext_ln1303_1_fu_3533_p0);

assign zext_ln1303_fu_3529_p1 = shl_ln3_fu_3522_p3;

assign zext_ln1304_1_fu_3324_p0 = grp_fu_4590_p3;

assign zext_ln1304_1_fu_3324_p1 = $unsigned(zext_ln1304_1_fu_3324_p0);

assign zext_ln1347_fu_2411_p1 = x_2_reg_4881;

assign zext_ln1355_fu_3239_p1 = lshr_ln3_reg_5037_pp0_iter16_reg;

assign zext_ln1359_fu_4466_p1 = outpix_53_reg_5590;

assign zext_ln1386_fu_2232_p1 = yCount;

assign zext_ln1393_fu_3177_p1 = add_ln1393_fu_3171_p2;

assign zext_ln1412_fu_3211_p1 = add_ln1412_fu_3205_p2;

assign zext_ln1419_1_fu_3584_p1 = tpgTartanBarArray_q0;

assign zext_ln1419_fu_3402_p1 = or_ln1415_fu_3396_p2;

assign zext_ln1454_fu_2176_p1 = yCount_2;

assign zext_ln1504_fu_3579_p1 = ap_phi_reg_pp0_iter19_phi_ln1504_reg_1497;

assign zext_ln1519_fu_3574_p1 = ap_phi_reg_pp0_iter19_phi_ln1519_reg_1486;

assign zext_ln1568_fu_2108_p1 = yCount_3;

assign zext_ln1593_fu_3129_p1 = add_ln1593_fu_3123_p2;

assign zext_ln1600_1_fu_3509_p1 = $unsigned(sext_ln1600_fu_3505_p1);

assign zext_ln1600_fu_3316_p1 = tBarSel_fu_3310_p2;

assign zext_ln1758_fu_3027_p1 = xor_ln1758_fu_3021_p2;

assign zext_ln1770_fu_2076_p1 = add_ln1770_fu_2070_p2;

assign zext_ln1775_fu_3061_p1 = add_ln1775_fu_3055_p2;

assign zext_ln1784_1_fu_3489_p1 = DPtpgBarArray_q0;

assign zext_ln1784_fu_3281_p1 = or_ln1778_fu_3275_p2;

assign zext_ln552_1_fu_4171_p1 = add_ln1545_fu_4165_p2;

assign zext_ln552_fu_4433_p1 = add_ln1084_fu_4427_p2;

always @ (posedge ap_clk) begin
    colorSel_cast_cast_reg_4851[15:2] <= 14'b00000000000000;
    outpix_9_cast_cast_reg_4858[15:10] <= 6'b000000;
    conv2_i_i10_i285_cast_cast_cast_cast_cast_cast_reg_4863[9:7] <= 3'b000;
    conv2_i_i_i271_cast_cast_cast_reg_4875[9:7] <= 3'b000;
    zext_ln1302_reg_5135[16:10] <= 7'b0000000;
    zext_ln1302_1_reg_5141[17:10] <= 8'b00000000;
end

endmodule //design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2
