// Seed: 522851930
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  always begin : LABEL_0
    id_2 = id_2;
  end
  tri1 id_4 = id_2 ? id_3 | id_2.id_4 : id_4, id_5;
  wire id_6;
endmodule
module module_1;
  parameter id_1 = 1;
  always $display(id_1);
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1
  );
  assign id_2 = id_2;
endmodule
module module_2 (
    output logic id_0,
    output wire id_1,
    input supply1 id_2,
    input tri id_3,
    input uwire id_4,
    input logic id_5,
    output logic id_6
);
  assign id_6 = id_5;
  wand id_8;
  assign id_0 = id_5;
  localparam id_9 = id_9;
  always id_0 <= -1;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8
  );
  id_10(
      -1'b0, id_8
  );
  wire id_11, id_12, id_13;
endmodule
