Index Terms â€” STT-MRAM Testing, Failure Mechanisms, Manufacturing Defects, Fault Models, Test Algorithms, DfT Designs

I. INTRODUCTION

II. MRAM BASICS
A. MTJ Fundamentals
B. MRAM Classification
C. 1T-1MTJ Bit-cell Design

III. FAILURE MECHANISMS
A. Manufacturing Defects
B. Extreme Process Variations
C. Magnetic Coupling
D. STT-switching Stochasticity
E. Thermal Fluctuation

IV. FAULT MODELS
A. Classifications
B. Static Faults in STT-MRAM Cell Arrays

V. TEST ALGORITHMS
A. March Tests
B. Retention Time Tests

VI. DESIGN FOR TESTABILITY
A. Design for TRDF Detection
B. Design for Retention Test

VII. DISCUSSION
A. Challenges for Failure Mechanisms
B. Challenges for Fault Modeling
C. Challenges for Test/DfT Development

VIII. CONCLUSION