// Seed: 2847575179
module module_0 (
    input  tri0 id_0,
    input  wire id_1,
    output tri0 id_2,
    output wire id_3,
    output wor  id_4
    , id_7,
    input  wire id_5
);
  wire id_8;
endmodule
module module_1 #(
    parameter id_9 = 32'd22
) (
    output logic id_0,
    input tri1 id_1,
    output supply1 id_2,
    output tri1 id_3,
    output supply0 id_4,
    output supply1 id_5,
    output supply0 id_6
    , _id_9,
    input supply0 id_7
);
  uwire [id_9 : 1] id_10;
  assign id_0 = -1;
  wire id_11;
  wire id_12;
  assign id_10 = 1'b0;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_5,
      id_5,
      id_5,
      id_1
  );
  always @(posedge id_9 or posedge id_9) id_0 = id_10 + id_7;
  wire id_13;
endmodule
