`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 21.15-s080_1
// Generated on: Jun  4 2025 00:40:27 CST (Jun  3 2025 16:40:27 UTC)

module dut_Sub_5S_15_1(in1, out1);
  input [3:0] in1;
  output [4:0] out1;
  wire [3:0] in1;
  wire [4:0] out1;
  wire dec_sub_15_31_1_n_1, dec_sub_15_31_1_n_2, dec_sub_15_31_1_n_3,
       dec_sub_15_31_1_n_4, dec_sub_15_31_1_n_5, dec_sub_15_31_1_n_7;
  INVX1 g2(.A (in1[0]), .Y (out1[0]));
  MXI2X1 dec_sub_15_31_1_g48(.A (in1[3]), .B (dec_sub_15_31_1_n_1), .S0
       (dec_sub_15_31_1_n_7), .Y (out1[3]));
  MXI2XL dec_sub_15_31_1_g49(.A (dec_sub_15_31_1_n_3), .B (in1[2]), .S0
       (dec_sub_15_31_1_n_5), .Y (out1[2]));
  NAND2X4 dec_sub_15_31_1_g50(.A (dec_sub_15_31_1_n_3), .B
       (dec_sub_15_31_1_n_5), .Y (dec_sub_15_31_1_n_7));
  MXI2XL dec_sub_15_31_1_g53(.A (in1[1]), .B (dec_sub_15_31_1_n_2), .S0
       (in1[0]), .Y (out1[1]));
  NOR2X8 dec_sub_15_31_1_g54(.A (in1[1]), .B (in1[0]), .Y
       (dec_sub_15_31_1_n_5));
  NAND2X1 dec_sub_15_31_1_g55(.A (dec_sub_15_31_1_n_1), .B
       (dec_sub_15_31_1_n_3), .Y (dec_sub_15_31_1_n_4));
  CLKINVX2 dec_sub_15_31_1_g56(.A (in1[2]), .Y (dec_sub_15_31_1_n_3));
  INVX1 dec_sub_15_31_1_g57(.A (in1[1]), .Y (dec_sub_15_31_1_n_2));
  INVX1 dec_sub_15_31_1_g58(.A (in1[3]), .Y (dec_sub_15_31_1_n_1));
  NOR2BX1 dec_sub_15_31_1_g2(.AN (dec_sub_15_31_1_n_5), .B
       (dec_sub_15_31_1_n_4), .Y (out1[4]));
endmodule


