$date
	Fri Mar 08 16:12:03 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Decoder $end
$var wire 1 ! a1 $end
$var wire 1 " a2 $end
$var wire 1 # b1 $end
$var wire 1 $ b2 $end
$var wire 1 % b3 $end
$upscope $end
$scope module Decoder_dt $end
$var wire 1 & b1 $end
$var wire 1 ' b2 $end
$var wire 1 ( b3 $end
$var reg 1 ) a1 $end
$var reg 1 * a2 $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0*
0)
0(
1'
0&
z%
z$
z#
z"
z!
$end
#1
1&
1(
1*
#3
1&
0(
0'
0*
1)
#6
0&
1*
#100
