/*
* <:copyright-BRCM:2014:proprietary:standard
* 
*    Copyright (c) 2014 Broadcom 
*    All Rights Reserved
* 
*  This program is the proprietary software of Broadcom and/or its
*  licensors, and may only be used, duplicated, modified or distributed pursuant
*  to the terms and conditions of a separate, written license agreement executed
*  between you and Broadcom (an "Authorized License").  Except as set forth in
*  an Authorized License, Broadcom grants no license (express or implied), right
*  to use, or waiver of any kind with respect to the Software, and Broadcom
*  expressly reserves all rights in and to the Software and all intellectual
*  property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU HAVE
*  NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY NOTIFY
*  BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
* 
*  Except as expressly set forth in the Authorized License,
* 
*  1. This program, including its structure, sequence and organization,
*     constitutes the valuable trade secrets of Broadcom, and you shall use
*     all reasonable efforts to protect the confidentiality thereof, and to
*     use this information only in connection with your use of Broadcom
*     integrated circuit products.
* 
*  2. TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
*     AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
*     WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH
*     RESPECT TO THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND
*     ALL IMPLIED WARRANTIES OF TITLE, MERCHANTABILITY, NONINFRINGEMENT,
*     FITNESS FOR A PARTICULAR PURPOSE, LACK OF VIRUSES, ACCURACY OR
*     COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR CORRESPONDENCE
*     TO DESCRIPTION. YOU ASSUME THE ENTIRE RISK ARISING OUT OF USE OR
*     PERFORMANCE OF THE SOFTWARE.
* 
*  3. TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR
*     ITS LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL,
*     INDIRECT, OR EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY
*     WAY RELATING TO YOUR USE OF OR INABILITY TO USE THE SOFTWARE EVEN
*     IF BROADCOM HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES;
*     OR (ii) ANY AMOUNT IN EXCESS OF THE AMOUNT ACTUALLY PAID FOR THE
*     SOFTWARE ITSELF OR U.S. $1, WHICHEVER IS GREATER. THESE LIMITATIONS
*     SHALL APPLY NOTWITHSTANDING ANY FAILURE OF ESSENTIAL PURPOSE OF ANY
*     LIMITED REMEDY.
* :>
*/


#include "rdd_dhd_helper.h"
#include "data_path_init.h"
#include "rdd_init.h"

RDD_DHD_HW_CONFIGURATION_DTS g_dhd_hw_config;

rdd_dhd_rx_post_ring_t g_dhd_rx_post_ring_priv[RDPA_MAX_RADIOS] = {};
extern uintptr_t xrdp_virt2phys(const ru_block_rec *ru_block, uint8_t addr_idx);
extern RDD_FPM_GLOBAL_CFG_DTS g_fpm_hw_cfg;

int flow_ring_format[RDPA_MAX_RADIOS];
uint32_t g_dhd_tx_post_mgmt_arr_entry_count[RDPA_MAX_RADIOS] = {0};
void *g_dhd_tx_post_mgmt_fr_base_ptr[RDPA_MAX_RADIOS] = {NULL};


/* Initialize entry in RxPost ring or template in SRAM with default and given parameters */
void rdd_rx_post_descr_init(uint32_t radio_idx, uint8_t *descr_ptr, uint32_t fpm_buffer_number)
{
    uint32_t req_id;
    uint64_t data_buf_ptr;
    uint64_t fpm_base_ptr;
    uint32_t addr_hi, addr_lo; 
    
    req_id = fpm_buffer_number | (1<<DHD_RX_POST_VALID_REQ_ID_OFFSET);                   
    fpm_base_ptr = g_fpm_hw_cfg.fpm_base_low + ((uint64_t)g_fpm_hw_cfg.fpm_base_high << 32);              
    data_buf_ptr = fpm_base_ptr + (fpm_buffer_number * (g_fpm_hw_cfg.fpm_token_size_asr_8 << 8)) + g_dhd_hw_config.ddr_sop_offset;

    GET_ADDR_HIGH_LOW(addr_hi, addr_lo, data_buf_ptr);
    
    /* 40 bits physical address */
    addr_lo = __swap4bytes(addr_lo);
    addr_hi = __swap4bytes((addr_hi & 0xff));
  
    switch (flow_ring_format[radio_idx])
    {           
        case FR_FORMAT_WI_WI64: /* Legacy Work Item */
        {
            RDD_DHD_RX_POST_DESCRIPTOR_MSG_TYPE_WRITE(DHD_MSG_TYPE_RX_POST, descr_ptr);
            RDD_DHD_RX_POST_DESCRIPTOR_IF_ID_WRITE(radio_idx, descr_ptr);
            RDD_DHD_RX_POST_DESCRIPTOR_COMMON_HDR_FLAGS_WRITE(0, descr_ptr);
            RDD_DHD_RX_POST_DESCRIPTOR_EPOCH_WRITE(0, descr_ptr);
            RDD_DHD_RX_POST_DESCRIPTOR_REQUEST_ID_WRITE(req_id, descr_ptr);
            RDD_DHD_RX_POST_DESCRIPTOR_META_BUF_LEN_WRITE(0, descr_ptr);
            RDD_DHD_RX_POST_DESCRIPTOR_DATA_LEN_WRITE(__swap2bytes(DHD_DATA_LEN), descr_ptr);
            RDD_DHD_RX_POST_DESCRIPTOR_METADATA_BUF_ADDR_HI_WRITE(0, descr_ptr);
            RDD_DHD_RX_POST_DESCRIPTOR_METADATA_BUF_ADDR_LOW_WRITE(0, descr_ptr);
            RDD_DHD_RX_POST_DESCRIPTOR_DATA_BUF_ADDR_HI_WRITE((addr_hi & 0xff), descr_ptr);
            RDD_DHD_RX_POST_DESCRIPTOR_DATA_BUF_ADDR_LOW_WRITE(addr_lo, descr_ptr);
            break;
        }

        case FR_FORMAT_WI_CWI32: /* Compact Work Item with 32b haddr */
        {               
            RDD_DHD_RX_POST_DESCRIPTOR_CWI32_REQUEST_ID_WRITE(req_id, descr_ptr);    
            RDD_DHD_RX_POST_DESCRIPTOR_CWI32_DATA_BUF_ADDR_LOW_WRITE(addr_lo, descr_ptr);
            break;
        }
        
        default:
        {
            bdmf_trace("ERROR: flow ring format: %d not supported\n", flow_ring_format[radio_idx]);
            
            BUG();                
        }
    } /* switch item_type */
}


/* Set timer for packet aggregation and awake dhd timer task */
static int rdd_dhd_helper_aggregation_timer_set(uint8_t th)
{    
    RDD_BTRACE("th = %d\n", th);
    
    RDD_DHD_HW_CONFIGURATION_AGGR_TIMER_PERIOD_WRITE_G(th*1000, RDD_DHD_HW_CFG_ADDRESS_ARR, 0);
    
    WMB();
    /* wakeup timer task  */
    return ag_drv_rnr_regs_cfg_cpu_wakeup_set(get_runner_idx(dhd_tx_post_runner_image), DHD_TIMER_THREAD_NUMBER);
}


/* Initialize DHD helper object */
int rdd_dhd_hlp_cfg(uint32_t radio_idx, rdpa_dhd_init_cfg_t *init_cfg, int enable)
{       
    uint32_t i;
    bdmf_phys_addr_t phys_address;
    uint32_t addr_hi, addr_lo; 
    uint32_t lkp_tbl_size;
    uintptr_t backup_fifo_base_addr, backup_index_fifo_base_addr; 
    
    RDD_BTRACE("radio_idx = %d, init_cfg = %p, enable = %d\n", radio_idx, init_cfg, enable);
    
    if (!enable)
    {
        /* DHD disabled for this radio => Re-calculate FPM  budget */
        return set_fpm_budget(FPM_RES_WLAN, 0, 0);
    }
        
    /* Invalidate lkp entries for specific radio - size of lookup table is 1/RDPA_MAX_RADIOS of total*/
    lkp_tbl_size = RDD_DHD_FLOW_RING_CACHE_LKP_TABLE_SIZE/RDPA_MAX_RADIOS;
    for (i = lkp_tbl_size*radio_idx; i < (lkp_tbl_size*radio_idx) + lkp_tbl_size; i++)
    {   
        RDD_DHD_FLOW_RING_CACHE_LKP_ENTRY_INVALID_WRITE_G(1 , RDD_DHD_FLOW_RING_CACHE_LKP_TABLE_ADDRESS_ARR, i);
    }

    RDD_DHD_POST_COMMON_RADIO_ENTRY_CACHE_CTX_NEXT_WRITE_IDX_WRITE_G(0, RDD_DHD_BACKUP_INFO_CACHE_TABLE_ADDRESS_ARR, radio_idx);
    
    /* backup queue configuration */
    if (RDD_DHD_BACKUP_QUEUE_MEM_SIZE == 0) 
    {
        bdmf_trace("RDD_DHD_BACKUP_QUEUE_MEM_SIZE memsize set to ZERO :\n");
        return BDMF_ERR_INTERNAL;
    }
    /* natc_mem_end_addr - marks end of NATC memory, backup queue starts right after it */
    /* need another 1.5 M */
    if ((natc_mem_available_size - RDD_DHD_BACKUP_QUEUE_MEM_SIZE) < 0)
    {
        bdmf_trace("cant allocate backup queue, not available DDR memory:\n");
        return BDMF_ERR_NOMEM;
    }
    backup_fifo_base_addr = (((uintptr_t)natc_mem_end_addr + 0x1000) & ~0xfff);
    phys_address = (bdmf_phys_addr_t)RDD_RSV_VIRT_TO_PHYS(p_dpi_cfg->rdp_ddr_rnr_tables_base_virt,
        p_dpi_cfg->rdp_ddr_rnr_tables_base_phys, (void *)backup_fifo_base_addr);
    GET_ADDR_HIGH_LOW(addr_hi, addr_lo, phys_address);
    RDD_BYTES_8_BITS_WRITE_G(addr_lo, RDD_DHD_BACKUP_BASE_ADDR_ADDRESS_ARR, 0, 0);
    RDD_BYTES_8_BITS_WRITE_G((addr_hi & 0xff), RDD_DHD_BACKUP_BASE_ADDR_ADDRESS_ARR, 0, 1);
    
    bdmf_trace("\nBackup queue configuration:\n");
    bdmf_trace("========================================\n");
    bdmf_trace("Base virt address = %p, physical address = %p\n", (void *)backup_fifo_base_addr, (void *)phys_address); 
    
    /* backup queue indexes configuration and fifo fill rounding up to nearest 0x1000 for debug*/
    backup_index_fifo_base_addr = ((backup_fifo_base_addr + BACKUP_QUEUE_SIZE_BYTES + BACKUP_INDEX_FIFO_SIZE*sizeof(uint16_t)*radio_idx + 0x1000*(radio_idx+1)) & ~0xfff); 
    phys_address = (bdmf_phys_addr_t)RDD_RSV_VIRT_TO_PHYS(p_dpi_cfg->rdp_ddr_rnr_tables_base_virt,
        p_dpi_cfg->rdp_ddr_rnr_tables_base_phys, (void *)backup_index_fifo_base_addr);
    GET_ADDR_HIGH_LOW(addr_hi, addr_lo, phys_address);
    RDD_DHD_POST_COMMON_RADIO_ENTRY_BACKUP_INDEX_FIFO_BASE_LOW_WRITE_G(addr_lo, RDD_DHD_POST_COMMON_RADIO_DATA_ADDRESS_ARR, radio_idx);
    RDD_DHD_POST_COMMON_RADIO_ENTRY_BACKUP_INDEX_FIFO_BASE_HIGH_WRITE_G((addr_hi & 0xff), RDD_DHD_POST_COMMON_RADIO_DATA_ADDRESS_ARR, radio_idx);
    
    bdmf_trace("Index fifo virt address = %p, physical address = %p\n", (void *)backup_index_fifo_base_addr, (void *)phys_address); 
    
    /* fill index fifo , 0 = invalid index*/
    for (i = 0; i < BACKUP_INDEX_FIFO_SIZE; i++)
    {   
        *((uint16_t *)backup_index_fifo_base_addr + i) = __swap2bytes(i + BACKUP_INDEX_FIFO_SIZE*radio_idx + 1);
    }
    
    // set wr_idx to last entry so cache will be refilled at first read
    RDD_DHD_POST_COMMON_RADIO_ENTRY_BACKUP_CACHE_IDX_WRITE_G(RDD_DHD_BACKUP_IDX_CACHE_TABLE_INDEXES_NUMBER, RDD_DHD_POST_COMMON_RADIO_DATA_ADDRESS_ARR, radio_idx);
    RDD_DHD_POST_COMMON_RADIO_ENTRY_BACKUP_RD_IDX_WRITE_G(0, RDD_DHD_POST_COMMON_RADIO_DATA_ADDRESS_ARR, radio_idx);
    RDD_DHD_POST_COMMON_RADIO_ENTRY_BACKUP_WR_IDX_WRITE_G(0, RDD_DHD_POST_COMMON_RADIO_DATA_ADDRESS_ARR, radio_idx);
    
    /* Default value for aggregation thresholds (1 - means no aggregation )*/
    for (i = 0; i < RDPA_MAX_AC; i++)
    {
        RDD_DHD_POST_COMMON_RADIO_ENTRY_PER_AC_AGGREGATION_THRESHOLDS_WRITE_G(1, RDD_DHD_POST_COMMON_RADIO_DATA_ADDRESS_ARR, radio_idx, i);
        rdd_dhd_helper_aggregation_timeout_set(radio_idx, i, 60+i*20);  /* values get overwritten by DHD driver */
    }
    

    rdd_dhd_helper_aggregation_bypass_cpu_tx_set(radio_idx, 1);
    rdd_dhd_helper_aggregation_bypass_non_udp_tcp_set(radio_idx, 1);
    rdd_dhd_helper_aggregation_bypass_tcp_pktlen_set(radio_idx, 64);
  


    for (i = 0; i < RDD_DHD_POST_COMMON_RADIO_ENTRY_DOORBELL_COUNTERS_NUMBER; i++)
    {
        RDD_DHD_POST_COMMON_RADIO_ENTRY_DOORBELL_COUNTERS_WRITE_G(0, RDD_DHD_POST_COMMON_RADIO_DATA_ADDRESS_ARR, radio_idx, i);
    }

#ifdef RDP_SIM
    RDD_DHD_POST_COMMON_RADIO_ENTRY_COALESCING_MAX_COUNT_WRITE_G(0, RDD_DHD_POST_COMMON_RADIO_DATA_ADDRESS_ARR, radio_idx);
    RDD_DHD_POST_COMMON_RADIO_ENTRY_COALESCING_TIMEOUT_WRITE_G(0, RDD_DHD_POST_COMMON_RADIO_DATA_ADDRESS_ARR, radio_idx);
#else
    /* RDD_DHD_POST_COMMON_RADIO_ENTRY_COALESCING_MAX_COUNT_WRITE_G(32, RDD_DHD_POST_COMMON_RADIO_DATA_ADDRESS_ARR, radio_idx);
    RDD_DHD_POST_COMMON_RADIO_ENTRY_COALESCING_TIMEOUT_WRITE_G(10, RDD_DHD_POST_COMMON_RADIO_DATA_ADDRESS_ARR, radio_idx); */
    /* UDP Performance degradaded - for now disable coalescing as default */
    RDD_DHD_POST_COMMON_RADIO_ENTRY_COALESCING_MAX_COUNT_WRITE_G(0, RDD_DHD_POST_COMMON_RADIO_DATA_ADDRESS_ARR, radio_idx);
    RDD_DHD_POST_COMMON_RADIO_ENTRY_COALESCING_TIMEOUT_WRITE_G(0, RDD_DHD_POST_COMMON_RADIO_DATA_ADDRESS_ARR, radio_idx);
#endif
    
    RDD_DHD_POST_COMMON_RADIO_ENTRY_COALESCING_TIMEOUT_CNTR_WRITE_G(0, RDD_DHD_POST_COMMON_RADIO_DATA_ADDRESS_ARR, radio_idx);
      
    /* FR adresses */     
    phys_address = (bdmf_phys_addr_t) RDD_VIRT_TO_PHYS(init_cfg->rx_post_flow_ring_base_addr); 
    GET_ADDR_HIGH_LOW(addr_hi, addr_lo, phys_address);    
    RDD_DHD_COMPLETE_COMMON_RADIO_ENTRY_RX_POST_FR_BASE_PTR_LOW_WRITE_G(addr_lo, RDD_DHD_COMPLETE_COMMON_RADIO_DATA_ADDRESS_ARR, radio_idx);
    RDD_DHD_COMPLETE_COMMON_RADIO_ENTRY_RX_POST_FR_BASE_PTR_HIGH_WRITE_G((addr_hi & 0xff), RDD_DHD_COMPLETE_COMMON_RADIO_DATA_ADDRESS_ARR, radio_idx);


    phys_address = (bdmf_phys_addr_t) RDD_VIRT_TO_PHYS(init_cfg->rx_complete_flow_ring_base_addr);
    GET_ADDR_HIGH_LOW(addr_hi, addr_lo, phys_address);
    RDD_DHD_COMPLETE_COMMON_RADIO_ENTRY_RX_COMPLETE_FR_BASE_PTR_LOW_WRITE_G(addr_lo, RDD_DHD_COMPLETE_COMMON_RADIO_DATA_ADDRESS_ARR, radio_idx);
    RDD_DHD_COMPLETE_COMMON_RADIO_ENTRY_RX_COMPLETE_FR_BASE_PTR_HIGH_WRITE_G((addr_hi & 0xff), RDD_DHD_COMPLETE_COMMON_RADIO_DATA_ADDRESS_ARR, radio_idx);
    

    phys_address = (bdmf_phys_addr_t) RDD_VIRT_TO_PHYS(init_cfg->tx_complete_flow_ring_base_addr);
    GET_ADDR_HIGH_LOW(addr_hi, addr_lo, phys_address);
    RDD_DHD_COMPLETE_COMMON_RADIO_ENTRY_TX_COMPLETE_FR_BASE_PTR_LOW_WRITE_G(addr_lo, RDD_DHD_COMPLETE_COMMON_RADIO_DATA_ADDRESS_ARR, radio_idx);
    RDD_DHD_COMPLETE_COMMON_RADIO_ENTRY_TX_COMPLETE_FR_BASE_PTR_HIGH_WRITE_G((addr_hi & 0xff), RDD_DHD_COMPLETE_COMMON_RADIO_DATA_ADDRESS_ARR, radio_idx);    
    
    
    phys_address = (bdmf_phys_addr_t) init_cfg->tx_post_mgmt_arr_base_phys_addr;
    GET_ADDR_HIGH_LOW(addr_hi, addr_lo, phys_address);
    RDD_DHD_POST_COMMON_RADIO_ENTRY_TX_POST_MGMT_FR_BASE_PTR_LOW_WRITE_G(addr_lo, RDD_DHD_POST_COMMON_RADIO_DATA_ADDRESS_ARR, radio_idx);
    RDD_DHD_POST_COMMON_RADIO_ENTRY_TX_POST_MGMT_FR_BASE_PTR_HIGH_WRITE_G((addr_hi & 0xff), RDD_DHD_POST_COMMON_RADIO_DATA_ADDRESS_ARR, radio_idx);
    
    
    /* R2D indexies */
    /* rx_post indexes always at index 1 */
    phys_address = (bdmf_phys_addr_t) (((uint64_t)init_cfg->r2d_wr_arr_base_phys_addr + 2));
    GET_ADDR_HIGH_LOW(addr_hi, addr_lo, phys_address);
    RDD_DHD_COMPLETE_COMMON_RADIO_ENTRY_RX_POST_FR_WR_IDX_PTR_LOW_WRITE_G(addr_lo, RDD_DHD_COMPLETE_COMMON_RADIO_DATA_ADDRESS_ARR, radio_idx);
    RDD_DHD_COMPLETE_COMMON_RADIO_ENTRY_RX_POST_FR_WR_IDX_PTR_HIGH_WRITE_G((addr_hi & 0xff), RDD_DHD_COMPLETE_COMMON_RADIO_DATA_ADDRESS_ARR, radio_idx);
    
    phys_address = (bdmf_phys_addr_t) (((uint64_t)init_cfg->r2d_rd_arr_base_phys_addr + 2));
    GET_ADDR_HIGH_LOW(addr_hi, addr_lo, phys_address);
    RDD_DHD_COMPLETE_COMMON_RADIO_ENTRY_RX_POST_FR_RD_IDX_PTR_LOW_WRITE_G(addr_lo, RDD_DHD_COMPLETE_COMMON_RADIO_DATA_ADDRESS_ARR, radio_idx);
    RDD_DHD_COMPLETE_COMMON_RADIO_ENTRY_RX_POST_FR_RD_IDX_PTR_HIGH_WRITE_G((addr_hi & 0xff), RDD_DHD_COMPLETE_COMMON_RADIO_DATA_ADDRESS_ARR, radio_idx);
    
    phys_address = (bdmf_phys_addr_t) init_cfg->r2d_wr_arr_base_phys_addr;
    GET_ADDR_HIGH_LOW(addr_hi, addr_lo, phys_address);  
    RDD_DHD_POST_COMMON_RADIO_ENTRY_TX_POST_FR_WR_IDX_BASE_PTR_LOW_WRITE_G(addr_lo, RDD_DHD_POST_COMMON_RADIO_DATA_ADDRESS_ARR, radio_idx);
    RDD_DHD_POST_COMMON_RADIO_ENTRY_TX_POST_FR_WR_IDX_BASE_PTR_HIGH_WRITE_G((addr_hi & 0xff), RDD_DHD_POST_COMMON_RADIO_DATA_ADDRESS_ARR, radio_idx);
    
    phys_address = (bdmf_phys_addr_t) init_cfg->r2d_rd_arr_base_phys_addr;
    GET_ADDR_HIGH_LOW(addr_hi, addr_lo, phys_address);
    RDD_DHD_POST_COMMON_RADIO_ENTRY_TX_POST_FR_RD_IDX_BASE_PTR_LOW_WRITE_G(addr_lo, RDD_DHD_POST_COMMON_RADIO_DATA_ADDRESS_ARR, radio_idx);
    RDD_DHD_POST_COMMON_RADIO_ENTRY_TX_POST_FR_RD_IDX_BASE_PTR_HIGH_WRITE_G((addr_hi & 0xff), RDD_DHD_POST_COMMON_RADIO_DATA_ADDRESS_ARR, radio_idx);
    
    /* D2R indexies */
    /* rx_complete indexes always at index 1 */
    phys_address = (bdmf_phys_addr_t) ((uint64_t)init_cfg->d2r_wr_arr_base_phys_addr + 2);
    GET_ADDR_HIGH_LOW(addr_hi, addr_lo, phys_address);
    RDD_DHD_COMPLETE_COMMON_RADIO_ENTRY_RX_COMPLETE_FR_WR_IDX_PTR_LOW_WRITE_G(addr_lo, RDD_DHD_COMPLETE_COMMON_RADIO_DATA_ADDRESS_ARR, radio_idx);
    RDD_DHD_COMPLETE_COMMON_RADIO_ENTRY_RX_COMPLETE_FR_WR_IDX_PTR_HIGH_WRITE_G((addr_hi & 0xff), RDD_DHD_COMPLETE_COMMON_RADIO_DATA_ADDRESS_ARR, radio_idx);
    
    phys_address = (bdmf_phys_addr_t) ((uint64_t)init_cfg->d2r_rd_arr_base_phys_addr + 2);
    GET_ADDR_HIGH_LOW(addr_hi, addr_lo, phys_address);
    RDD_DHD_COMPLETE_COMMON_RADIO_ENTRY_RX_COMPLETE_FR_RD_IDX_PTR_LOW_WRITE_G(addr_lo, RDD_DHD_COMPLETE_COMMON_RADIO_DATA_ADDRESS_ARR, radio_idx);
    RDD_DHD_COMPLETE_COMMON_RADIO_ENTRY_RX_COMPLETE_FR_RD_IDX_PTR_HIGH_WRITE_G((addr_hi & 0xff), RDD_DHD_COMPLETE_COMMON_RADIO_DATA_ADDRESS_ARR, radio_idx);
    
    phys_address = (bdmf_phys_addr_t) init_cfg->d2r_wr_arr_base_phys_addr;
    GET_ADDR_HIGH_LOW(addr_hi, addr_lo, phys_address);
    RDD_DHD_COMPLETE_COMMON_RADIO_ENTRY_TX_COMPLETE_FR_WR_IDX_PTR_LOW_WRITE_G(addr_lo, RDD_DHD_COMPLETE_COMMON_RADIO_DATA_ADDRESS_ARR, radio_idx);
    RDD_DHD_COMPLETE_COMMON_RADIO_ENTRY_TX_COMPLETE_FR_WR_IDX_PTR_HIGH_WRITE_G((addr_hi & 0xff), RDD_DHD_COMPLETE_COMMON_RADIO_DATA_ADDRESS_ARR, radio_idx);
    
    phys_address = (bdmf_phys_addr_t) init_cfg->d2r_rd_arr_base_phys_addr;
    GET_ADDR_HIGH_LOW(addr_hi, addr_lo, phys_address);
    RDD_DHD_COMPLETE_COMMON_RADIO_ENTRY_TX_COMPLETE_FR_RD_IDX_PTR_LOW_WRITE_G(addr_lo, RDD_DHD_COMPLETE_COMMON_RADIO_DATA_ADDRESS_ARR, radio_idx);
    RDD_DHD_COMPLETE_COMMON_RADIO_ENTRY_TX_COMPLETE_FR_RD_IDX_PTR_HIGH_WRITE_G((addr_hi & 0xff), RDD_DHD_COMPLETE_COMMON_RADIO_DATA_ADDRESS_ARR, radio_idx);
    
    
    if (init_cfg->flow_ring_format == FR_FORMAT_WI_WI64)  /* Legacy Work Item */
    {
        /* Initialize template in SRAM for TxPost descriptor with default parameters */
        RDD_DHD_TX_POST_DESCRIPTOR_MSG_TYPE_WRITE_G(DHD_MSG_TYPE_TX_POST, RDD_DHD_TX_POST_FLOW_RING_BUFFER_ADDRESS_ARR, radio_idx);
        RDD_DHD_TX_POST_DESCRIPTOR_COMMON_HDR_FLAGS_WRITE_G(0, RDD_DHD_TX_POST_FLOW_RING_BUFFER_ADDRESS_ARR, radio_idx);
        RDD_DHD_TX_POST_DESCRIPTOR_EPOCH_WRITE_G(0, RDD_DHD_TX_POST_FLOW_RING_BUFFER_ADDRESS_ARR, radio_idx);
        RDD_DHD_TX_POST_DESCRIPTOR_SEG_CNT_WRITE_G(1, RDD_DHD_TX_POST_FLOW_RING_BUFFER_ADDRESS_ARR, radio_idx);
        RDD_DHD_TX_POST_DESCRIPTOR_METADATA_BUF_ADDR_HI_WRITE_G(0, RDD_DHD_TX_POST_FLOW_RING_BUFFER_ADDRESS_ARR, radio_idx);
        RDD_DHD_TX_POST_DESCRIPTOR_METADATA_BUF_ADDR_LOW_WRITE_G(0, RDD_DHD_TX_POST_FLOW_RING_BUFFER_ADDRESS_ARR, radio_idx);
        RDD_DHD_TX_POST_DESCRIPTOR_META_BUF_LEN_WRITE_G(0, RDD_DHD_TX_POST_FLOW_RING_BUFFER_ADDRESS_ARR, radio_idx);
        RDD_DHD_TX_POST_DESCRIPTOR_DATA_BUF_ADDR_HI_WRITE_G(0, RDD_DHD_TX_POST_FLOW_RING_BUFFER_ADDRESS_ARR, radio_idx);
                
        
        RDD_DHD_RX_POST_DESCRIPTOR_MSG_TYPE_WRITE_G(DHD_MSG_TYPE_RX_POST, RDD_DHD_RX_POST_FLOW_RING_BUFFER_ADDRESS_ARR, radio_idx);
        RDD_DHD_RX_POST_DESCRIPTOR_IF_ID_WRITE_G(radio_idx, RDD_DHD_RX_POST_FLOW_RING_BUFFER_ADDRESS_ARR, radio_idx);
        RDD_DHD_RX_POST_DESCRIPTOR_COMMON_HDR_FLAGS_WRITE_G(0, RDD_DHD_RX_POST_FLOW_RING_BUFFER_ADDRESS_ARR, radio_idx);
        RDD_DHD_RX_POST_DESCRIPTOR_EPOCH_WRITE_G(0, RDD_DHD_RX_POST_FLOW_RING_BUFFER_ADDRESS_ARR, radio_idx);
        RDD_DHD_RX_POST_DESCRIPTOR_REQUEST_ID_WRITE_G(0, RDD_DHD_RX_POST_FLOW_RING_BUFFER_ADDRESS_ARR, radio_idx);
        RDD_DHD_RX_POST_DESCRIPTOR_META_BUF_LEN_WRITE_G(0, RDD_DHD_RX_POST_FLOW_RING_BUFFER_ADDRESS_ARR, radio_idx);
        RDD_DHD_RX_POST_DESCRIPTOR_DATA_LEN_WRITE_G(__swap2bytes(DHD_DATA_LEN), RDD_DHD_RX_POST_FLOW_RING_BUFFER_ADDRESS_ARR, radio_idx);
        RDD_DHD_RX_POST_DESCRIPTOR_METADATA_BUF_ADDR_HI_WRITE_G(0, RDD_DHD_RX_POST_FLOW_RING_BUFFER_ADDRESS_ARR, radio_idx);
        RDD_DHD_RX_POST_DESCRIPTOR_METADATA_BUF_ADDR_LOW_WRITE_G(0, RDD_DHD_RX_POST_FLOW_RING_BUFFER_ADDRESS_ARR, radio_idx);
        RDD_DHD_RX_POST_DESCRIPTOR_DATA_BUF_ADDR_HI_WRITE_G(0, RDD_DHD_RX_POST_FLOW_RING_BUFFER_ADDRESS_ARR, radio_idx);
        RDD_DHD_RX_POST_DESCRIPTOR_DATA_BUF_ADDR_LOW_WRITE_G(0, RDD_DHD_RX_POST_FLOW_RING_BUFFER_ADDRESS_ARR, radio_idx);        
    }
    
    g_dhd_rx_post_ring_priv[radio_idx].wr_idx_addr = (uint16_t *)init_cfg->r2d_wr_arr_base_addr + 1;
    g_dhd_rx_post_ring_priv[radio_idx].rd_idx_addr = (uint16_t *)init_cfg->r2d_rd_arr_base_addr + 1;
        
    /* Update RX_post WR index both in SRAM and DDR. No need doorbell DHD that there are buffers available in RX Post.*/
    RDD_DHD_COMPLETE_COMMON_RADIO_ENTRY_RX_POST_WR_IDX_WRITE_G(__swap2bytes(DHD_RX_POST_FLOW_RING_SIZE - 1), RDD_DHD_COMPLETE_COMMON_RADIO_DATA_ADDRESS_ARR, radio_idx);
    

    /* direct interrupt to dongle */    
    RDD_DHD_POST_COMMON_RADIO_ENTRY_DHD_DOORBELL_LOW_WRITE_G(init_cfg->dongle_wakeup_register, RDD_DHD_POST_COMMON_RADIO_DATA_ADDRESS_ARR, radio_idx);
    RDD_DHD_POST_COMMON_RADIO_ENTRY_DHD_DOORBELL_HIGH_WRITE_G(0, RDD_DHD_POST_COMMON_RADIO_DATA_ADDRESS_ARR, radio_idx);
    
#ifdef RDPA_DHD_HELPER_FEATURE_HWA_WAKEUP_SUPPORT
    RDD_DHD_POST_COMMON_RADIO_ENTRY_IDMA_ACTIVE_WRITE_G(init_cfg->dongle_wakeup_hwa, RDD_DHD_POST_COMMON_RADIO_DATA_ADDRESS_ARR, radio_idx);
    RDD_DHD_COMPLETE_COMMON_RADIO_ENTRY_IDMA_ACTIVE_WRITE_G(init_cfg->dongle_wakeup_hwa, RDD_DHD_COMPLETE_COMMON_RADIO_DATA_ADDRESS_ARR, radio_idx);
    
    RDD_DHD_COMPLETE_COMMON_RADIO_ENTRY_DHD_DOORBELL_LOW_WRITE_G(init_cfg->dongle_wakeup_register_2, RDD_DHD_COMPLETE_COMMON_RADIO_DATA_ADDRESS_ARR, radio_idx);
    RDD_DHD_COMPLETE_COMMON_RADIO_ENTRY_DHD_DOORBELL_HIGH_WRITE_G(0, RDD_DHD_COMPLETE_COMMON_RADIO_DATA_ADDRESS_ARR, radio_idx);
#else
    RDD_DHD_POST_COMMON_RADIO_ENTRY_IDMA_ACTIVE_WRITE_G(0, RDD_DHD_POST_COMMON_RADIO_DATA_ADDRESS_ARR, radio_idx);
    RDD_DHD_COMPLETE_COMMON_RADIO_ENTRY_IDMA_ACTIVE_WRITE_G(0, RDD_DHD_COMPLETE_COMMON_RADIO_DATA_ADDRESS_ARR, radio_idx);
    
    RDD_DHD_COMPLETE_COMMON_RADIO_ENTRY_DHD_DOORBELL_LOW_WRITE_G(init_cfg->dongle_wakeup_register, RDD_DHD_COMPLETE_COMMON_RADIO_DATA_ADDRESS_ARR, radio_idx);
    RDD_DHD_COMPLETE_COMMON_RADIO_ENTRY_DHD_DOORBELL_HIGH_WRITE_G(0, RDD_DHD_COMPLETE_COMMON_RADIO_DATA_ADDRESS_ARR, radio_idx);
#endif


    /* Reset the rest of the fields */    
    RDD_DHD_COMPLETE_COMMON_RADIO_ENTRY_TX_COMPLETE_RD_IDX_WRITE_G(0, RDD_DHD_COMPLETE_COMMON_RADIO_DATA_ADDRESS_ARR, radio_idx);
    RDD_DHD_COMPLETE_COMMON_RADIO_ENTRY_TX_COMPLETE_WR_IDX_WRITE_G(0, RDD_DHD_COMPLETE_COMMON_RADIO_DATA_ADDRESS_ARR, radio_idx);        
    RDD_DHD_COMPLETE_COMMON_RADIO_ENTRY_RX_COMPLETE_RD_IDX_WRITE_G(0, RDD_DHD_COMPLETE_COMMON_RADIO_DATA_ADDRESS_ARR, radio_idx);
    RDD_DHD_COMPLETE_COMMON_RADIO_ENTRY_RX_COMPLETE_WR_IDX_WRITE_G(0, RDD_DHD_COMPLETE_COMMON_RADIO_DATA_ADDRESS_ARR, radio_idx);
            
    RDD_DHD_POST_COMMON_RADIO_ENTRY_ADD_LLCSNAP_HEADER_WRITE_G(init_cfg->add_llcsnap_header, RDD_DHD_POST_COMMON_RADIO_DATA_ADDRESS_ARR, radio_idx);
    
    RDD_DHD_POST_COMMON_RADIO_ENTRY_FLOW_RING_FORMAT_WRITE_G(init_cfg->flow_ring_format, RDD_DHD_POST_COMMON_RADIO_DATA_ADDRESS_ARR, radio_idx);
    RDD_DHD_COMPLETE_COMMON_RADIO_ENTRY_FLOW_RING_FORMAT_WRITE_G(init_cfg->flow_ring_format, RDD_DHD_COMPLETE_COMMON_RADIO_DATA_ADDRESS_ARR, radio_idx);
    
    g_dhd_tx_post_mgmt_fr_base_ptr[radio_idx] = (void *)init_cfg->tx_post_mgmt_arr_base_addr;
    g_dhd_tx_post_mgmt_arr_entry_count[radio_idx] = init_cfg->tx_post_mgmt_arr_entry_count;
    
#ifdef RDP_SIM    
    RDD_DHD_DOORBELL_VALUE_WRITE_G(1<<(DONGLE_WAKEUP_REGISTER_0 + radio_idx), RDD_DHD_DOORBELL_TX_POST_VALUE_ADDRESS_ARR, radio_idx);
    RDD_DHD_DOORBELL_VALUE_WRITE_G(1<<(DONGLE_WAKEUP_REGISTER_0 + radio_idx), RDD_DHD_DOORBELL_TX_COMPLETE_VALUE_ADDRESS_ARR, radio_idx);
    RDD_DHD_DOORBELL_VALUE_WRITE_G(1<<(DONGLE_WAKEUP_REGISTER_0 + radio_idx), RDD_DHD_DOORBELL_RX_POST_VALUE_ADDRESS_ARR, radio_idx);
    RDD_DHD_DOORBELL_VALUE_WRITE_G(1<<(DONGLE_WAKEUP_REGISTER_0 + radio_idx), RDD_DHD_DOORBELL_RX_COMPLETE_VALUE_ADDRESS_ARR, radio_idx);
#else
    /* write default values for each fr_grp_id for TX post doorbell */
    for (i = 0; i < RDD_DHD_DOORBELL_TX_POST_VALUE_SIZE; i++)
    {
      RDD_DHD_DOORBELL_DMA_TYPE_WRITE_G(DMA_TYPE_IDMA, RDD_DHD_DOORBELL_TX_POST_VALUE_ADDRESS_ARR, i);
      RDD_DHD_DOORBELL_FRG_ID_WRITE_G(i, RDD_DHD_DOORBELL_TX_POST_VALUE_ADDRESS_ARR, i);
    }
    RDD_DHD_DOORBELL_DMA_TYPE_WRITE_G(DMA_TYPE_HWA_TXCPL, RDD_DHD_DOORBELL_TX_COMPLETE_VALUE_ADDRESS_ARR, radio_idx);
    RDD_DHD_DOORBELL_DMA_TYPE_WRITE_G(DMA_TYPE_HWA_RXPOST, RDD_DHD_DOORBELL_RX_POST_VALUE_ADDRESS_ARR, radio_idx);
    RDD_DHD_DOORBELL_DMA_TYPE_WRITE_G(DMA_TYPE_HWA_RXCPL, RDD_DHD_DOORBELL_RX_COMPLETE_VALUE_ADDRESS_ARR, radio_idx);
    RDD_DHD_DOORBELL_REG_INDEX_NUM_WRITE_G(1, RDD_DHD_DOORBELL_RX_COMPLETE_VALUE_ADDRESS_ARR, radio_idx);
#endif
    phys_address = xrdp_virt2phys(&RU_BLK(UBUS_SLV), 0) + RU_REG_OFFSET(UBUS_SLV, RNR_INTR_CTRL_ITR);

    GET_ADDR_HIGH_LOW(addr_hi, addr_lo, phys_address);

    RDD_DDR_ADDRESS_HIGH_WRITE_G((addr_hi & 0xff), RDD_DHD_CPU_RECYCLE_INTERRUPT_ID_DDR_ADDR_ADDRESS_ARR, 0);
    RDD_DDR_ADDRESS_LOW_WRITE_G(addr_lo, RDD_DHD_CPU_RECYCLE_INTERRUPT_ID_DDR_ADDR_ADDRESS_ARR, 0);
    
    RDD_DHD_RING_SIZE_VALUE_WRITE_G(DHD_RX_COMPLETE_FLOW_RING_SIZE, RDD_DHD_RX_COMPLETE_RING_SIZE_ADDRESS_ARR, 0);
    RDD_DHD_RING_SIZE_VALUE_WRITE_G(DHD_TX_COMPLETE_FLOW_RING_SIZE, RDD_DHD_TX_COMPLETE_RING_SIZE_ADDRESS_ARR, 0);    
    RDD_DHD_RING_SIZE_VALUE_WRITE_G(DHD_RX_POST_FLOW_RING_SIZE, RDD_DHD_RX_POST_RING_SIZE_ADDRESS_ARR, 0);    
    

    /* enable timer with 1msec resolution */
    rdd_dhd_helper_aggregation_timer_set(1);
    
    /* Re-calculate FPM  budget */
    return set_fpm_budget(FPM_RES_WLAN, 1, 0);
}


static RDD_DHD_POST_COMMON_RADIO_ENTRY_DTS *get_radio_instance_data_ptr(uint32_t radio_idx)
{
    RDD_DHD_POST_COMMON_RADIO_DATA_DTS *radio_instance_post_data_ptr;

    radio_instance_post_data_ptr = (RDD_DHD_POST_COMMON_RADIO_DATA_DTS *)RDD_DHD_POST_COMMON_RADIO_DATA_PTR(get_runner_idx(dhd_tx_post_runner_image));
    
#if (RDPA_MAX_RADIOS == 1)
    return &radio_instance_post_data_ptr->entry;
#else
    return &radio_instance_post_data_ptr->entry[radio_idx];
#endif    
}


/* sets aggregation timeout for given AC */
int rdd_dhd_helper_aggregation_timeout_set(uint32_t radio_idx, int access_category, uint8_t aggregation_timeout)
{
    RDD_BTRACE("radio_idx = %d, access_category = %d, aggregation_timeout = %d\n", radio_idx, access_category,
        aggregation_timeout);
    
    /* per access category timeout value rather than global timer for all radios/access category */    
    RDD_DHD_POST_COMMON_RADIO_ENTRY_PER_AC_AGGREGATION_TIMEOUTS_WRITE_G(aggregation_timeout, RDD_DHD_POST_COMMON_RADIO_DATA_ADDRESS_ARR, radio_idx, access_category);
    RDD_DHD_POST_COMMON_RADIO_ENTRY_PER_AC_AGGREGATION_TIMEOUT_CNTRS_WRITE_G(0, RDD_DHD_POST_COMMON_RADIO_DATA_ADDRESS_ARR, radio_idx, access_category);
    
    return 0;
}

/* gets aggregation timeout for given AC */
int rdd_dhd_helper_aggregation_timeout_get(uint32_t radio_idx, int access_category, uint8_t *aggregation_timeout)
{
    RDD_BTRACE("radio_idx = %d, access_category = %d\n", radio_idx, access_category);
        
    /* per access category timeout value rather than global timer for all radios/access category   */
    RDD_DHD_POST_COMMON_RADIO_ENTRY_PER_AC_AGGREGATION_TIMEOUTS_READ(*aggregation_timeout, get_radio_instance_data_ptr(radio_idx), access_category);
      
    return 0;
}

/* sets aggregation size for given AC */
int rdd_dhd_helper_aggregation_size_set(uint32_t radio_idx, int access_category, uint8_t aggregation_size)
{    
    RDD_BTRACE("radio_idx = %d, access_category = %d, aggregation_size = %d\n", radio_idx, access_category,
        aggregation_size);

    RDD_DHD_POST_COMMON_RADIO_ENTRY_PER_AC_AGGREGATION_THRESHOLDS_WRITE_G(aggregation_size, RDD_DHD_POST_COMMON_RADIO_DATA_ADDRESS_ARR, radio_idx, access_category);
        
    return 0;
}

/* gets aggregation size for given AC */
int rdd_dhd_helper_aggregation_size_get(uint32_t radio_idx, int access_category, uint8_t *aggregation_size)
{     
    RDD_BTRACE("radio_idx = %d, access_category = %d, aggregation_size = %p\n", radio_idx, access_category,
        aggregation_size);

    RDD_DHD_POST_COMMON_RADIO_ENTRY_PER_AC_AGGREGATION_THRESHOLDS_READ(
        *aggregation_size, get_radio_instance_data_ptr(radio_idx), access_category);
        
    return 0;
}

/* sets aggregation bypass for CPU TX packet */
int rdd_dhd_helper_aggregation_bypass_cpu_tx_set(uint32_t radio_idx, bdmf_boolean enable)
{    
    RDD_BTRACE("radio_idx = %d, enable = %d\n", radio_idx, enable);
        
    RDD_DHD_POST_COMMON_RADIO_ENTRY_AGGREGATION_BYPASS_CPU_TX_WRITE_G(enable, RDD_DHD_POST_COMMON_RADIO_DATA_ADDRESS_ARR, radio_idx);
            
    return 0;
}

/* gets aggregation bypass for CPU TX packet */
int rdd_dhd_helper_aggregation_bypass_cpu_tx_get(uint32_t radio_idx, bdmf_boolean *enable)
{    
    RDD_BTRACE("radio_idx = %d\n", radio_idx);		 
    
    RDD_DHD_POST_COMMON_RADIO_ENTRY_AGGREGATION_BYPASS_CPU_TX_READ(*enable, get_radio_instance_data_ptr(radio_idx));
        
    return 0;
}

/* sets aggregation bypass for non UDP/TCP packet */
int rdd_dhd_helper_aggregation_bypass_non_udp_tcp_set(uint32_t radio_idx, bdmf_boolean enable)
{
    RDD_BTRACE("radio_idx = %d, enable = %d\n", radio_idx, enable);
        
    RDD_DHD_POST_COMMON_RADIO_ENTRY_AGGREGATION_BYPASS_NON_UDP_TCP_WRITE_G(enable, RDD_DHD_POST_COMMON_RADIO_DATA_ADDRESS_ARR, radio_idx);
            
    return 0;
}

/* gets aggregation bypass for non UDP/TCP packet */
int rdd_dhd_helper_aggregation_bypass_non_udp_tcp_get(uint32_t radio_idx, bdmf_boolean *enable)
{    
    RDD_BTRACE("radio_idx = %d\n", radio_idx);

    RDD_DHD_POST_COMMON_RADIO_ENTRY_AGGREGATION_BYPASS_NON_UDP_TCP_READ(*enable, get_radio_instance_data_ptr(radio_idx));
        
    return 0;
}

/* sets aggregation bypass for TCP packet with less or equal to the configued pkt_len */
int rdd_dhd_helper_aggregation_bypass_tcp_pktlen_set(uint32_t radio_idx, uint8_t pkt_len)
{
    RDD_BTRACE("radio_idx = %d, pkt_len = %d\n", radio_idx, pkt_len);
    
    /* dhd TX packet doesn't have eth header, so we are dealing with that 14 byte subtraction here */
    if (pkt_len < (DHD_TX_POST_PKT_AGGR_TCP_LEN_MIN + DHD_ETH_L2_HEADER_SIZE))
        pkt_len = 0;
    else
        pkt_len -= DHD_ETH_L2_HEADER_SIZE;

    
    RDD_DHD_POST_COMMON_RADIO_ENTRY_AGGREGATION_BYPASS_TCP_PKTLEN_WRITE_G(pkt_len, RDD_DHD_POST_COMMON_RADIO_DATA_ADDRESS_ARR, radio_idx);
            
    return 0;
}

/* gets aggregation bypass for TCP packet with less or equal to the configued pkt_len */
int rdd_dhd_helper_aggregation_bypass_tcp_pktlen_get(uint32_t radio_idx, uint8_t *pkt_len)
{
    uint8_t pkt_local;
    
    RDD_BTRACE("radio_idx = %d\n", radio_idx);		
    
    RDD_DHD_POST_COMMON_RADIO_ENTRY_AGGREGATION_BYPASS_TCP_PKTLEN_READ(pkt_local, get_radio_instance_data_ptr(radio_idx));
    
     if (pkt_local == 0)
        *pkt_len = 0;
    else
        *pkt_len = pkt_local + DHD_ETH_L2_HEADER_SIZE;
            
    return 0;
}


/* sets fpm thresholds for low/high/exclusive priority traffic */
int rdd_dhd_helper_fpm_thresholds_set(uint16_t low_th, uint16_t high_th, uint16_t excl_th)
{
    RDD_BTRACE("low_th = %d, high_th = %d, excl_th = %d\n", low_th, high_th, excl_th);
    
    RDD_BYTES_2_BITS_WRITE_G(low_th, RDD_DHD_FPM_THRESHOLDS_ADDRESS_ARR, 0);
    RDD_BYTES_2_BITS_WRITE_G(high_th, RDD_DHD_FPM_THRESHOLDS_ADDRESS_ARR, 1);
    RDD_BYTES_2_BITS_WRITE_G(excl_th, RDD_DHD_FPM_THRESHOLDS_ADDRESS_ARR, 2);
    
    RDD_DHD_HW_CONFIGURATION_FPM_THRESHOLDS_WRITE_G(low_th, RDD_DHD_HW_CFG_ADDRESS_ARR, 0, 0);
    RDD_DHD_HW_CONFIGURATION_FPM_THRESHOLDS_WRITE_G(high_th, RDD_DHD_HW_CFG_ADDRESS_ARR, 0, 1);
    RDD_DHD_HW_CONFIGURATION_FPM_THRESHOLDS_WRITE_G(excl_th, RDD_DHD_HW_CFG_ADDRESS_ARR, 0, 2);
    
    return 0;
}

/* gets fpm thresholds for low/high/exclusive priority traffic */
int rdd_dhd_helper_fpm_thresholds_get(uint16_t *low_th, uint16_t *high_th, uint16_t *excl_th)
{
    RDD_BTRACE("get fpm thresholds\n");		
    
    RDD_BYTES_2_BITS_READ_G(*low_th, RDD_DHD_FPM_THRESHOLDS_ADDRESS_ARR, 0);
    RDD_BYTES_2_BITS_READ_G(*high_th, RDD_DHD_FPM_THRESHOLDS_ADDRESS_ARR, 1);
    RDD_BYTES_2_BITS_READ_G(*excl_th, RDD_DHD_FPM_THRESHOLDS_ADDRESS_ARR, 2);
            
    return 0;
}

/* get DHD TX FPM total in use counter */
int rdd_dhd_helper_tx_total_fpm_used_get(uint32_t *used)
{
    uint32_t cntr_arr[MAX_NUM_OF_COUNTERS_PER_READ] = {};

    RDD_BTRACE("get tx total fpm used\n");

    drv_cntr_counter_read(CNTR_GROUP_DHD_CTR, DHD_CTR_GROUP_DHD_TX_FPM_USED_TOTAL, cntr_arr);
    *used = cntr_arr[0];

    return 0;
}

/* Called from rdd_init and propagates fpm information to runner */
void rdd_dhd_hw_cfg(RDD_DHD_HW_CONFIGURATION_DTS *dhd_hw_config)
{
    uint8_t pool_num;
    
    RDD_BTRACE("dhd_hw_config = %p\n", dhd_hw_config);

    memcpy(&g_dhd_hw_config, dhd_hw_config, sizeof(RDD_DHD_HW_CONFIGURATION_DTS));
        
    RDD_DHD_HW_CONFIGURATION_DDR_SOP_OFFSET_WRITE_G(dhd_hw_config->ddr_sop_offset, RDD_DHD_HW_CFG_ADDRESS_ARR, 0);
    
    /* should map : 256 - pool0 (max); 512 -pool1; 1024 - pool2; 2048 - pool3*/
    if (g_fpm_hw_cfg.fpm_token_size_asr_8 == (2048 >> 8))
        pool_num = FPM_POOL_ID_ONE_BUFFER;
    else
        pool_num = g_fpm_hw_cfg.fpm_token_size_asr_8/2;
        
    RDD_DHD_HW_CONFIGURATION_RX_POST_FPM_POOL_WRITE_G(pool_num, RDD_DHD_HW_CFG_ADDRESS_ARR, 0);
}

/* Initialize CPU TX complete ring in runnner */
void rdd_complete_ring_init(uint32_t radio_idx, RING_DESCTIPTOR  *descriptor, bdmf_phys_addr_t phy_addr)
{
    uint32_t addr_hi, addr_lo; 
    
    GET_ADDR_HIGH_LOW(addr_hi, addr_lo, phy_addr);            
    RDD_CPU_RING_DESCRIPTOR_BASE_ADDR_LOW_WRITE_G(addr_lo, RDD_DHD_CPU_RECYCLE_RING_DESCRIPTOR_TABLE_ADDRESS_ARR, radio_idx);
    RDD_CPU_RING_DESCRIPTOR_BASE_ADDR_HIGH_WRITE_G((addr_hi & 0xff), RDD_DHD_CPU_RECYCLE_RING_DESCRIPTOR_TABLE_ADDRESS_ARR, radio_idx);
    
    RDD_CPU_RING_DESCRIPTOR_READ_IDX_WRITE_G(descriptor->shadow_read_idx, RDD_DHD_CPU_RECYCLE_RING_DESCRIPTOR_TABLE_ADDRESS_ARR, radio_idx);
    RDD_CPU_RING_DESCRIPTOR_WRITE_IDX_WRITE_G(descriptor->shadow_write_idx, RDD_DHD_CPU_RECYCLE_RING_DESCRIPTOR_TABLE_ADDRESS_ARR, radio_idx);
    RDD_CPU_RING_DESCRIPTOR_DROP_COUNTER_WRITE_G(0, RDD_DHD_CPU_RECYCLE_RING_DESCRIPTOR_TABLE_ADDRESS_ARR, radio_idx);    
    RDD_CPU_RING_DESCRIPTOR_SIZE_OF_ENTRY_WRITE_G(descriptor->size_of_entry, RDD_DHD_CPU_RECYCLE_RING_DESCRIPTOR_TABLE_ADDRESS_ARR, radio_idx);
    RDD_CPU_RING_DESCRIPTOR_NUMBER_OF_ENTRIES_WRITE_G(descriptor->num_of_entries, RDD_DHD_CPU_RECYCLE_RING_DESCRIPTOR_TABLE_ADDRESS_ARR, radio_idx);    
}

