<html>
<head>
<meta http-equiv="content-type" content="text/html; charset=utf-8" />
<title>RTW Report - FIRBandPass4.vhd</title>
<link rel="stylesheet" type="text/css" href="rtwreport.css"></link><script language="JavaScript" type="text/javascript" src="rtwreport_utils.js"></script>
<SCRIPT type="text/javascript" language="JavaScript" src="slwebview.js"></SCRIPT>
<SCRIPT type="text/javascript" language="JavaScript" src="id_mapping.js"></SCRIPT>
</head>
<body bgcolor="#eeeeee" onload="try {if (top) { if (top.rtwFileOnLoad) top.rtwFileOnLoad(window.document); else local_onload();}} catch(err) {};">
<p>
<table border="0" cellspacing="0" cellpadding="6" width="100%%" height="100%%"><tr><td width="100%%" valign="top" bgcolor="#ffffff">
<h4>File: <a href="../../FIRBandPass4.vhd" target="rtwreport_document_frame" id="linkToText_plain">FIRBandPass4.vhd</a></h4>
<pre id="RTWcode">
<span><a class="LN" name="1">    1   </a><span class="CT">-- ------------------------------------------------------------</span>
</span><span><a class="LN" name="2">    2   </a><span class="CT">-- </span>
</span><span><a class="LN" name="3">    3   </a><span class="CT">-- File Name: hdl_prj\hdlsrc\HA_sys8\FIRBandPass4</span>
</span><span><a class="LN" name="4">    4   </a><span class="CT">-- Created: 2017-08-10 09:56:12</span>
</span><span><a class="LN" name="5">    5   </a><span class="CT">-- Generated by MATLAB 9.2 and HDL Coder 3.10</span>
</span><span><a class="LN" name="6">    6   </a><span class="CT">-- </span>
</span><span><a class="LN" name="7">    7   </a><span class="CT">-- ------------------------------------------------------------</span>
</span><span><a class="LN" name="8">    8   </a><span class="CT">-- </span>
</span><span><a class="LN" name="9">    9   </a><span class="CT">-- </span>
</span><span><a class="LN" name="10">   10   </a><span class="CT">-- ------------------------------------------------------------</span>
</span><span><a class="LN" name="11">   11   </a><span class="CT">-- </span>
</span><span><a class="LN" name="12">   12   </a><span class="CT">-- Module: FIRBandPass4</span>
</span><span><a class="LN" name="13">   13   </a><span class="CT">-- Source Path: /FIRBandPass4</span>
</span><span><a class="LN" name="14">   14   </a><span class="CT">-- </span>
</span><span><a class="LN" name="15">   15   </a><span class="CT">-- ------------------------------------------------------------</span>
</span><span><a class="LN" name="16">   16   </a><span class="CT">-- </span>
</span><span><a class="LN" name="17">   17   </a><span class="CT">-- HDL Implementation    : Partly Serial</span>
</span><span><a class="LN" name="18">   18   </a><span class="CT">-- Folding Factor        : 4</span>
</span><span><a class="LN" name="19">   19   </a><span class="CT">-- Multipliers           : 2</span>
</span><span><a class="LN" name="20">   20   </a>
</span><span><a class="LN" name="21">   21   </a>
</span><span><a class="LN" name="22">   22   </a><span class="KW">LIBRARY</span> IEEE;
</span><span><a class="LN" name="23">   23   </a><span class="KW">USE</span> IEEE.std_logic_1164.<span class="KW">all</span>;
</span><span><a class="LN" name="24">   24   </a><span class="KW">USE</span> IEEE.numeric_std.<span class="KW">ALL</span>;
</span><span><a class="LN" name="25">   25   </a>
</span><span><a class="LN" name="26">   26   </a><span class="KW">ENTITY</span> FIRBandPass4 <span class="KW">IS</span>
</span><span><a class="LN" name="27">   27   </a>   <span class="KW">PORT</span>( clk                             :   <span class="KW">IN</span>    std_logic; 
</span><span><a class="LN" name="28">   28   </a>         enb_2_16_1                      :   <span class="KW">IN</span>    std_logic; 
</span><span><a class="LN" name="29">   29   </a>         reset                           :   <span class="KW">IN</span>    std_logic; 
</span><span><a class="LN" name="30">   30   </a>         FIRBandPass4_in                 :   <span class="KW">IN</span>    std_logic_vector(31 <span class="KW">DOWNTO</span> 0); <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" name="31">   31   </a>         FIRBandPass4_out                :   <span class="KW">OUT</span>   std_logic_vector(31 <span class="KW">DOWNTO</span> 0)  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" name="32">   32   </a>         );
</span><span><a class="LN" name="33">   33   </a>
</span><span><a class="LN" name="34">   34   </a><span class="KW">END</span> FIRBandPass4;
</span><span><a class="LN" name="35">   35   </a>
</span><span><a class="LN" name="36">   36   </a>
</span><span><a class="LN" name="37">   37   </a><span class="CT">----------------------------------------------------------------</span>
</span><span><a class="LN" name="38">   38   </a><span class="CT">--Module Architecture: FIRBandPass4</span>
</span><span><a class="LN" name="39">   39   </a><span class="CT">----------------------------------------------------------------</span>
</span><span><a class="LN" name="40">   40   </a><span class="KW">ARCHITECTURE</span> rtl <span class="KW">OF</span> FIRBandPass4 <span class="KW">IS</span>
</span><span><a class="LN" name="41">   41   </a>  <span class="CT">-- Local Functions</span>
</span><span><a class="LN" name="42">   42   </a>  <span class="CT">-- Type Definitions</span>
</span><span><a class="LN" name="43">   43   </a>  <span class="KW">TYPE</span> delay_pipeline_type <span class="KW">IS</span> <span class="KW">ARRAY</span> (NATURAL <span class="KW">range</span> &lt;&gt;) <span class="KW">OF</span> signed(31 <span class="KW">DOWNTO</span> 0); <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" name="44">   44   </a>  <span class="CT">-- Constants</span>
</span><span><a class="LN" name="45">   45   </a>  <span class="KW">CONSTANT</span> coeff1                         : signed(31 <span class="KW">DOWNTO</span> 0) := to_signed(-24972643, 32); <span class="CT">-- sfix32_En32</span>
</span><span><a class="LN" name="46">   46   </a>  <span class="KW">CONSTANT</span> coeff2                         : signed(31 <span class="KW">DOWNTO</span> 0) := to_signed(0, 32); <span class="CT">-- sfix32_En32</span>
</span><span><a class="LN" name="47">   47   </a>  <span class="KW">CONSTANT</span> coeff3                         : signed(31 <span class="KW">DOWNTO</span> 0) := to_signed(0, 32); <span class="CT">-- sfix32_En32</span>
</span><span><a class="LN" name="48">   48   </a>  <span class="KW">CONSTANT</span> coeff4                         : signed(31 <span class="KW">DOWNTO</span> 0) := to_signed(0, 32); <span class="CT">-- sfix32_En32</span>
</span><span><a class="LN" name="49">   49   </a>  <span class="KW">CONSTANT</span> coeff5                         : signed(31 <span class="KW">DOWNTO</span> 0) := to_signed(337130686, 32); <span class="CT">-- sfix32_En32</span>
</span><span><a class="LN" name="50">   50   </a>  <span class="KW">CONSTANT</span> coeff6                         : signed(31 <span class="KW">DOWNTO</span> 0) := to_signed(0, 32); <span class="CT">-- sfix32_En32</span>
</span><span><a class="LN" name="51">   51   </a>  <span class="KW">CONSTANT</span> coeff7                         : signed(31 <span class="KW">DOWNTO</span> 0) := to_signed(-1080402859, 32); <span class="CT">-- sfix32_En32</span>
</span><span><a class="LN" name="52">   52   </a>  <span class="KW">CONSTANT</span> coeff8                         : signed(31 <span class="KW">DOWNTO</span> 0) := to_signed(0, 32); <span class="CT">-- sfix32_En32</span>
</span><span><a class="LN" name="53">   53   </a>  <span class="KW">CONSTANT</span> coeff9                         : signed(31 <span class="KW">DOWNTO</span> 0) := to_signed(1509845492, 32); <span class="CT">-- sfix32_En32</span>
</span><span><a class="LN" name="54">   54   </a>  <span class="KW">CONSTANT</span> coeff10                        : signed(31 <span class="KW">DOWNTO</span> 0) := to_signed(0, 32); <span class="CT">-- sfix32_En32</span>
</span><span><a class="LN" name="55">   55   </a>  <span class="KW">CONSTANT</span> coeff11                        : signed(31 <span class="KW">DOWNTO</span> 0) := to_signed(-1080402859, 32); <span class="CT">-- sfix32_En32</span>
</span><span><a class="LN" name="56">   56   </a>  <span class="KW">CONSTANT</span> coeff12                        : signed(31 <span class="KW">DOWNTO</span> 0) := to_signed(0, 32); <span class="CT">-- sfix32_En32</span>
</span><span><a class="LN" name="57">   57   </a>  <span class="KW">CONSTANT</span> coeff13                        : signed(31 <span class="KW">DOWNTO</span> 0) := to_signed(337130686, 32); <span class="CT">-- sfix32_En32</span>
</span><span><a class="LN" name="58">   58   </a>  <span class="KW">CONSTANT</span> coeff14                        : signed(31 <span class="KW">DOWNTO</span> 0) := to_signed(0, 32); <span class="CT">-- sfix32_En32</span>
</span><span><a class="LN" name="59">   59   </a>  <span class="KW">CONSTANT</span> coeff15                        : signed(31 <span class="KW">DOWNTO</span> 0) := to_signed(0, 32); <span class="CT">-- sfix32_En32</span>
</span><span><a class="LN" name="60">   60   </a>  <span class="KW">CONSTANT</span> coeff16                        : signed(31 <span class="KW">DOWNTO</span> 0) := to_signed(0, 32); <span class="CT">-- sfix32_En32</span>
</span><span><a class="LN" name="61">   61   </a>  <span class="KW">CONSTANT</span> coeff17                        : signed(31 <span class="KW">DOWNTO</span> 0) := to_signed(-24972643, 32); <span class="CT">-- sfix32_En32</span>
</span><span><a class="LN" name="62">   62   </a>
</span><span><a class="LN" name="63">   63   </a>  <span class="CT">-- Signals</span>
</span><span><a class="LN" name="64">   64   </a>  <span class="KW">SIGNAL</span> cur_count                        : unsigned(1 <span class="KW">DOWNTO</span> 0); <span class="CT">-- ufix2</span>
</span><span><a class="LN" name="65">   65   </a>  <span class="KW">SIGNAL</span> phase_0                          : std_logic; <span class="CT">-- boolean</span>
</span><span><a class="LN" name="66">   66   </a>  <span class="KW">SIGNAL</span> phase_1                          : std_logic; <span class="CT">-- boolean</span>
</span><span><a class="LN" name="67">   67   </a>  <span class="KW">SIGNAL</span> delay_pipeline                   : delay_pipeline_type(0 <span class="KW">TO</span> 16); <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" name="68">   68   </a>  <span class="KW">SIGNAL</span> FIRBandPass4_in_regtype          : signed(31 <span class="KW">DOWNTO</span> 0); <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" name="69">   69   </a>  <span class="KW">SIGNAL</span> inputmux_1                       : signed(31 <span class="KW">DOWNTO</span> 0); <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" name="70">   70   </a>  <span class="KW">SIGNAL</span> inputmux_2                       : signed(31 <span class="KW">DOWNTO</span> 0); <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" name="71">   71   </a>  <span class="KW">SIGNAL</span> acc_final                        : signed(64 <span class="KW">DOWNTO</span> 0); <span class="CT">-- sfix65_En60</span>
</span><span><a class="LN" name="72">   72   </a>  <span class="KW">SIGNAL</span> acc_out_1                        : signed(64 <span class="KW">DOWNTO</span> 0); <span class="CT">-- sfix65_En60</span>
</span><span><a class="LN" name="73">   73   </a>  <span class="KW">SIGNAL</span> product_1                        : signed(62 <span class="KW">DOWNTO</span> 0); <span class="CT">-- sfix63_En60</span>
</span><span><a class="LN" name="74">   74   </a>  <span class="KW">SIGNAL</span> product_1_mux                    : signed(31 <span class="KW">DOWNTO</span> 0); <span class="CT">-- sfix32_En32</span>
</span><span><a class="LN" name="75">   75   </a>  <span class="KW">SIGNAL</span> mul_temp                         : signed(63 <span class="KW">DOWNTO</span> 0); <span class="CT">-- sfix64_En60</span>
</span><span><a class="LN" name="76">   76   </a>  <span class="KW">SIGNAL</span> prod_typeconvert_1               : signed(64 <span class="KW">DOWNTO</span> 0); <span class="CT">-- sfix65_En60</span>
</span><span><a class="LN" name="77">   77   </a>  <span class="KW">SIGNAL</span> acc_sum_1                        : signed(64 <span class="KW">DOWNTO</span> 0); <span class="CT">-- sfix65_En60</span>
</span><span><a class="LN" name="78">   78   </a>  <span class="KW">SIGNAL</span> acc_in_1                         : signed(64 <span class="KW">DOWNTO</span> 0); <span class="CT">-- sfix65_En60</span>
</span><span><a class="LN" name="79">   79   </a>  <span class="KW">SIGNAL</span> add_cast                         : signed(64 <span class="KW">DOWNTO</span> 0); <span class="CT">-- sfix65_En60</span>
</span><span><a class="LN" name="80">   80   </a>  <span class="KW">SIGNAL</span> add_cast_1                       : signed(64 <span class="KW">DOWNTO</span> 0); <span class="CT">-- sfix65_En60</span>
</span><span><a class="LN" name="81">   81   </a>  <span class="KW">SIGNAL</span> add_temp                         : signed(65 <span class="KW">DOWNTO</span> 0); <span class="CT">-- sfix66_En60</span>
</span><span><a class="LN" name="82">   82   </a>  <span class="KW">SIGNAL</span> acc_out_2                        : signed(64 <span class="KW">DOWNTO</span> 0); <span class="CT">-- sfix65_En60</span>
</span><span><a class="LN" name="83">   83   </a>  <span class="KW">SIGNAL</span> product_2                        : signed(62 <span class="KW">DOWNTO</span> 0); <span class="CT">-- sfix63_En60</span>
</span><span><a class="LN" name="84">   84   </a>  <span class="KW">SIGNAL</span> product_2_mux                    : signed(31 <span class="KW">DOWNTO</span> 0); <span class="CT">-- sfix32_En32</span>
</span><span><a class="LN" name="85">   85   </a>  <span class="KW">SIGNAL</span> mul_temp_1                       : signed(63 <span class="KW">DOWNTO</span> 0); <span class="CT">-- sfix64_En60</span>
</span><span><a class="LN" name="86">   86   </a>  <span class="KW">SIGNAL</span> prod_typeconvert_2               : signed(64 <span class="KW">DOWNTO</span> 0); <span class="CT">-- sfix65_En60</span>
</span><span><a class="LN" name="87">   87   </a>  <span class="KW">SIGNAL</span> acc_sum_2                        : signed(64 <span class="KW">DOWNTO</span> 0); <span class="CT">-- sfix65_En60</span>
</span><span><a class="LN" name="88">   88   </a>  <span class="KW">SIGNAL</span> acc_in_2                         : signed(64 <span class="KW">DOWNTO</span> 0); <span class="CT">-- sfix65_En60</span>
</span><span><a class="LN" name="89">   89   </a>  <span class="KW">SIGNAL</span> add_cast_2                       : signed(64 <span class="KW">DOWNTO</span> 0); <span class="CT">-- sfix65_En60</span>
</span><span><a class="LN" name="90">   90   </a>  <span class="KW">SIGNAL</span> add_cast_3                       : signed(64 <span class="KW">DOWNTO</span> 0); <span class="CT">-- sfix65_En60</span>
</span><span><a class="LN" name="91">   91   </a>  <span class="KW">SIGNAL</span> add_temp_1                       : signed(65 <span class="KW">DOWNTO</span> 0); <span class="CT">-- sfix66_En60</span>
</span><span><a class="LN" name="92">   92   </a>  <span class="KW">SIGNAL</span> sum1                             : signed(64 <span class="KW">DOWNTO</span> 0); <span class="CT">-- sfix65_En60</span>
</span><span><a class="LN" name="93">   93   </a>  <span class="KW">SIGNAL</span> add_cast_4                       : signed(64 <span class="KW">DOWNTO</span> 0); <span class="CT">-- sfix65_En60</span>
</span><span><a class="LN" name="94">   94   </a>  <span class="KW">SIGNAL</span> add_cast_5                       : signed(64 <span class="KW">DOWNTO</span> 0); <span class="CT">-- sfix65_En60</span>
</span><span><a class="LN" name="95">   95   </a>  <span class="KW">SIGNAL</span> add_temp_2                       : signed(65 <span class="KW">DOWNTO</span> 0); <span class="CT">-- sfix66_En60</span>
</span><span><a class="LN" name="96">   96   </a>  <span class="KW">SIGNAL</span> output_typeconvert               : signed(31 <span class="KW">DOWNTO</span> 0); <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" name="97">   97   </a>
</span><span><a class="LN" name="98">   98   </a>
</span><span><a class="LN" name="99">   99   </a><span class="KW">BEGIN</span>
</span><span><a class="LN" name="100">  100   </a>
</span><span><a class="LN" name="101">  101   </a>  <span class="CT">-- Block Statements</span>
</span><span><a class="LN" name="102">  102   </a>  Counter_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="103">  103   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="104">  104   </a>    <span class="KW">IF</span> clk'event <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="105">  105   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="106">  106   </a>        cur_count &lt;= to_unsigned(0, 2);
</span><span><a class="LN" name="107">  107   </a>      <span class="KW">ELSIF</span> enb_2_16_1 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="108">  108   </a>        <span class="KW">IF</span> cur_count = to_unsigned(3, 2) <span class="KW">THEN</span>
</span><span><a class="LN" name="109">  109   </a>          cur_count &lt;= to_unsigned(0, 2);
</span><span><a class="LN" name="110">  110   </a>        <span class="KW">ELSE</span>
</span><span><a class="LN" name="111">  111   </a>          cur_count &lt;= cur_count + to_unsigned(1, 2);
</span><span><a class="LN" name="112">  112   </a>        <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="113">  113   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="114">  114   </a>    <span class="KW">END</span> <span class="KW">IF</span>; 
</span><span><a class="LN" name="115">  115   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Counter_process;
</span><span><a class="LN" name="116">  116   </a>
</span><span><a class="LN" name="117">  117   </a>  phase_0 &lt;= '1' <span class="KW">WHEN</span> cur_count = to_unsigned(0, 2) <span class="KW">AND</span> enb_2_16_1 = '1' <span class="KW">ELSE</span> '0';
</span><span><a class="LN" name="118">  118   </a>
</span><span><a class="LN" name="119">  119   </a>  phase_1 &lt;= '1' <span class="KW">WHEN</span>  (((cur_count = to_unsigned(0, 2))  <span class="KW">OR</span>
</span><span><a class="LN" name="120">  120   </a>                         (cur_count = to_unsigned(1, 2))  <span class="KW">OR</span>
</span><span><a class="LN" name="121">  121   </a>                         (cur_count = to_unsigned(2, 2)))  <span class="KW">AND</span> enb_2_16_1 = '1') <span class="KW">ELSE</span> '0';
</span><span><a class="LN" name="122">  122   </a>
</span><span><a class="LN" name="123">  123   </a>  Delay_Pipeline_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="124">  124   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="125">  125   </a>    <span class="KW">IF</span> clk'event <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="126">  126   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="127">  127   </a>        delay_pipeline(0 <span class="KW">TO</span> 16) &lt;= (<span class="KW">OTHERS</span> =&gt; (<span class="KW">OTHERS</span> =&gt; '0'));
</span><span><a class="LN" name="128">  128   </a>      <span class="KW">ELSIF</span> phase_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="129">  129   </a>        delay_pipeline(0) &lt;= signed(FIRBandPass4_in);
</span><span><a class="LN" name="130">  130   </a>        delay_pipeline(1 <span class="KW">TO</span> 16) &lt;= delay_pipeline(0 <span class="KW">TO</span> 15);
</span><span><a class="LN" name="131">  131   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="132">  132   </a>    <span class="KW">END</span> <span class="KW">IF</span>; 
</span><span><a class="LN" name="133">  133   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay_Pipeline_process;
</span><span><a class="LN" name="134">  134   </a>
</span><span><a class="LN" name="135">  135   </a>  FIRBandPass4_in_regtype &lt;= signed(FIRBandPass4_in);
</span><span><a class="LN" name="136">  136   </a>
</span><span><a class="LN" name="137">  137   </a>  inputmux_1 &lt;= FIRBandPass4_in_regtype <span class="KW">WHEN</span> ( cur_count = to_unsigned(0, 2) ) <span class="KW">ELSE</span>
</span><span><a class="LN" name="138">  138   </a>                     delay_pipeline(4) <span class="KW">WHEN</span> ( cur_count = to_unsigned(1, 2) ) <span class="KW">ELSE</span>
</span><span><a class="LN" name="139">  139   </a>                     delay_pipeline(6) <span class="KW">WHEN</span> ( cur_count = to_unsigned(2, 2) ) <span class="KW">ELSE</span>
</span><span><a class="LN" name="140">  140   </a>                     delay_pipeline(8);
</span><span><a class="LN" name="141">  141   </a>
</span><span><a class="LN" name="142">  142   </a>  inputmux_2 &lt;= delay_pipeline(9) <span class="KW">WHEN</span> ( cur_count = to_unsigned(0, 2) ) <span class="KW">ELSE</span>
</span><span><a class="LN" name="143">  143   </a>                     delay_pipeline(12) <span class="KW">WHEN</span> ( cur_count = to_unsigned(1, 2) ) <span class="KW">ELSE</span>
</span><span><a class="LN" name="144">  144   </a>                     delay_pipeline(16);
</span><span><a class="LN" name="145">  145   </a>
</span><span><a class="LN" name="146">  146   </a>  <span class="CT">--   ------------------ Serial partition # 1 ------------------</span>
</span><span><a class="LN" name="147">  147   </a>
</span><span><a class="LN" name="148">  148   </a>  product_1_mux &lt;= coeff1 <span class="KW">WHEN</span> ( cur_count = to_unsigned(0, 2) ) <span class="KW">ELSE</span>
</span><span><a class="LN" name="149">  149   </a>                        coeff5 <span class="KW">WHEN</span> ( cur_count = to_unsigned(1, 2) ) <span class="KW">ELSE</span>
</span><span><a class="LN" name="150">  150   </a>                        coeff7 <span class="KW">WHEN</span> ( cur_count = to_unsigned(2, 2) ) <span class="KW">ELSE</span>
</span><span><a class="LN" name="151">  151   </a>                        coeff9;
</span><span><a class="LN" name="152">  152   </a>  mul_temp &lt;= inputmux_1 * product_1_mux;
</span><span><a class="LN" name="153">  153   </a>  product_1 &lt;= mul_temp(62 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="154">  154   </a>
</span><span><a class="LN" name="155">  155   </a>  prod_typeconvert_1 &lt;= resize(product_1, 65);
</span><span><a class="LN" name="156">  156   </a>
</span><span><a class="LN" name="157">  157   </a>  add_cast &lt;= prod_typeconvert_1;
</span><span><a class="LN" name="158">  158   </a>  add_cast_1 &lt;= acc_out_1;
</span><span><a class="LN" name="159">  159   </a>  add_temp &lt;= resize(add_cast, 66) + resize(add_cast_1, 66);
</span><span><a class="LN" name="160">  160   </a>  acc_sum_1 &lt;= add_temp(64 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="161">  161   </a>
</span><span><a class="LN" name="162">  162   </a>  acc_in_1 &lt;= prod_typeconvert_1 <span class="KW">WHEN</span> ( phase_0 = '1' ) <span class="KW">ELSE</span>
</span><span><a class="LN" name="163">  163   </a>                   acc_sum_1;
</span><span><a class="LN" name="164">  164   </a>
</span><span><a class="LN" name="165">  165   </a>  Acc_reg_1_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="166">  166   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="167">  167   </a>    <span class="KW">IF</span> clk'event <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="168">  168   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="169">  169   </a>        acc_out_1 &lt;= (<span class="KW">OTHERS</span> =&gt; '0');
</span><span><a class="LN" name="170">  170   </a>      <span class="KW">ELSIF</span> enb_2_16_1 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="171">  171   </a>        acc_out_1 &lt;= acc_in_1;
</span><span><a class="LN" name="172">  172   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="173">  173   </a>    <span class="KW">END</span> <span class="KW">IF</span>; 
</span><span><a class="LN" name="174">  174   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Acc_reg_1_process;
</span><span><a class="LN" name="175">  175   </a>
</span><span><a class="LN" name="176">  176   </a>  <span class="CT">--   ------------------ Serial partition # 2 ------------------</span>
</span><span><a class="LN" name="177">  177   </a>
</span><span><a class="LN" name="178">  178   </a>  product_2_mux &lt;= coeff11 <span class="KW">WHEN</span> ( cur_count = to_unsigned(0, 2) ) <span class="KW">ELSE</span>
</span><span><a class="LN" name="179">  179   </a>                        coeff13 <span class="KW">WHEN</span> ( cur_count = to_unsigned(1, 2) ) <span class="KW">ELSE</span>
</span><span><a class="LN" name="180">  180   </a>                        coeff17;
</span><span><a class="LN" name="181">  181   </a>  mul_temp_1 &lt;= inputmux_2 * product_2_mux;
</span><span><a class="LN" name="182">  182   </a>  product_2 &lt;= mul_temp_1(62 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="183">  183   </a>
</span><span><a class="LN" name="184">  184   </a>  prod_typeconvert_2 &lt;= resize(product_2, 65);
</span><span><a class="LN" name="185">  185   </a>
</span><span><a class="LN" name="186">  186   </a>  add_cast_2 &lt;= prod_typeconvert_2;
</span><span><a class="LN" name="187">  187   </a>  add_cast_3 &lt;= acc_out_2;
</span><span><a class="LN" name="188">  188   </a>  add_temp_1 &lt;= resize(add_cast_2, 66) + resize(add_cast_3, 66);
</span><span><a class="LN" name="189">  189   </a>  acc_sum_2 &lt;= add_temp_1(64 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="190">  190   </a>
</span><span><a class="LN" name="191">  191   </a>  acc_in_2 &lt;= prod_typeconvert_2 <span class="KW">WHEN</span> ( phase_0 = '1' ) <span class="KW">ELSE</span>
</span><span><a class="LN" name="192">  192   </a>                   acc_sum_2;
</span><span><a class="LN" name="193">  193   </a>
</span><span><a class="LN" name="194">  194   </a>  Acc_reg_2_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="195">  195   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="196">  196   </a>    <span class="KW">IF</span> clk'event <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="197">  197   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="198">  198   </a>        acc_out_2 &lt;= (<span class="KW">OTHERS</span> =&gt; '0');
</span><span><a class="LN" name="199">  199   </a>      <span class="KW">ELSIF</span> phase_1 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="200">  200   </a>        acc_out_2 &lt;= acc_in_2;
</span><span><a class="LN" name="201">  201   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="202">  202   </a>    <span class="KW">END</span> <span class="KW">IF</span>; 
</span><span><a class="LN" name="203">  203   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Acc_reg_2_process;
</span><span><a class="LN" name="204">  204   </a>
</span><span><a class="LN" name="205">  205   </a>  add_cast_4 &lt;= acc_out_2;
</span><span><a class="LN" name="206">  206   </a>  add_cast_5 &lt;= acc_out_1;
</span><span><a class="LN" name="207">  207   </a>  add_temp_2 &lt;= resize(add_cast_4, 66) + resize(add_cast_5, 66);
</span><span><a class="LN" name="208">  208   </a>  sum1 &lt;= add_temp_2(64 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="209">  209   </a>
</span><span><a class="LN" name="210">  210   </a>  Finalsum_reg_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="211">  211   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="212">  212   </a>    <span class="KW">IF</span> clk'event <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="213">  213   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="214">  214   </a>        acc_final &lt;= (<span class="KW">OTHERS</span> =&gt; '0');
</span><span><a class="LN" name="215">  215   </a>      <span class="KW">ELSIF</span> phase_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="216">  216   </a>        acc_final &lt;= sum1;
</span><span><a class="LN" name="217">  217   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="218">  218   </a>    <span class="KW">END</span> <span class="KW">IF</span>; 
</span><span><a class="LN" name="219">  219   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Finalsum_reg_process;
</span><span><a class="LN" name="220">  220   </a>
</span><span><a class="LN" name="221">  221   </a>  output_typeconvert &lt;= acc_final(63 <span class="KW">DOWNTO</span> 32);
</span><span><a class="LN" name="222">  222   </a>
</span><span><a class="LN" name="223">  223   </a>  <span class="CT">-- Assignment Statements</span>
</span><span><a class="LN" name="224">  224   </a>  FIRBandPass4_out &lt;= std_logic_vector(output_typeconvert);
</span><span><a class="LN" name="225">  225   </a><span class="KW">END</span> rtl;
</span><span><a class="LN" name="226">  226   </a>
</span></pre>
</td></tr></table>
</p>
</body>
</html>