
module uart_rx(input  baudclk,
               input  rxd);

  reg  [8:0]  sr = 9'b0;
  reg  [3:0]  baud_ctr = 4'b0;
  wire  byteclk = baudclk;

  
  always @(posedge byteclk)  sr <= {rxd,sr[8:1]};
  reg  [3:0]  state = 0;

  
  always @(posedge byteclk)
      case (state)

        0: if (sr[7] & ~sr[8]) state <= 1;
              

        1,2,3,4,5,6,7,8: state <= state+1;

        9: begin
              state <= 0;
              $write("%c",sr[7:0]);
              if (~sr[8]) 
                $display("Error, no stop bit\n");
                
            end

        default: state <= 0;

      endcase

endmodule

