
*** Running vivado
    with args -log shellTop.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source shellTop.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source shellTop.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/tarafdar/thesis/gitStuff/hlsIP_8k5'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2016.4/data/ip'.
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1231.727 ; gain = 222.750 ; free physical = 26170 ; free virtual = 61427
Command: synth_design -top shellTop -part xcku115-flva1517-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku115'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku115'
INFO: [Common 17-1223] The version limit for your license is '2016.12' and will expire in -183 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 96501 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1307.727 ; gain = 377.254 ; free physical = 26089 ; free virtual = 61346
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'shellTop' [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.srcs/sources_1/imports/srcs/shellTop.v:12]
INFO: [Synth 8-638] synthesizing module 'shell_wrapper' [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.srcs/sources_1/imports/srcs/shell_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'shell' [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/hdl/shell.v:1770]
INFO: [Synth 8-638] synthesizing module 'PCIe_imp_107RYSW' [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/hdl/shell.v:12]
INFO: [Synth 8-638] synthesizing module 'shell_util_ds_buf_0' [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/realtime/shell_util_ds_buf_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'shell_util_ds_buf_0' (1#1) [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/realtime/shell_util_ds_buf_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'shell_xdma_0_0' [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/realtime/shell_xdma_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'shell_xdma_0_0' (2#1) [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/realtime/shell_xdma_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'xdma_0' of module 'shell_xdma_0_0' requires 52 connections, but only 45 given [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/hdl/shell.v:198]
INFO: [Synth 8-256] done synthesizing module 'PCIe_imp_107RYSW' (3#1) [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/hdl/shell.v:12]
INFO: [Synth 8-638] synthesizing module 'shell_clk_wiz_0_0' [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/realtime/shell_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'shell_clk_wiz_0_0' (4#1) [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/realtime/shell_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'control_imp_31I7B2' [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/hdl/shell.v:246]
INFO: [Synth 8-638] synthesizing module 'shell_axiStreamGate_0_0' [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/realtime/shell_axiStreamGate_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'shell_axiStreamGate_0_0' (5#1) [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/realtime/shell_axiStreamGate_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'shell_axi_hwicap_0_0' [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/realtime/shell_axi_hwicap_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'shell_axi_hwicap_0_0' (6#1) [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/realtime/shell_axi_hwicap_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_hwicap_0' of module 'shell_axi_hwicap_0_0' requires 22 connections, but only 21 given [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/hdl/shell.v:494]
INFO: [Synth 8-638] synthesizing module 'shell_mdm_1_0' [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/realtime/shell_mdm_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'shell_mdm_1_0' (7#1) [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/realtime/shell_mdm_1_0_stub.v:6]
WARNING: [Synth 8-350] instance 'mdm_1' of module 'shell_mdm_1_0' requires 30 connections, but only 29 given [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/hdl/shell.v:516]
INFO: [Synth 8-638] synthesizing module 'shell_microblaze_0_0' [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/realtime/shell_microblaze_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'shell_microblaze_0_0' (8#1) [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/realtime/shell_microblaze_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'microblaze_0' of module 'shell_microblaze_0_0' requires 52 connections, but only 51 given [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/hdl/shell.v:548]
INFO: [Synth 8-638] synthesizing module 'shell_microblaze_0_axi_periph_0' [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/hdl/shell.v:2232]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_11TMJEW' [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/hdl/shell.v:693]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_11TMJEW' (9#1) [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/hdl/shell.v:693]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_DS4ILC' [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/hdl/shell.v:825]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_DS4ILC' (10#1) [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/hdl/shell.v:825]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_940121' [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/hdl/shell.v:957]
INFO: [Synth 8-638] synthesizing module 'shell_auto_cc_0' [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/realtime/shell_auto_cc_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'shell_auto_cc_0' (11#1) [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/realtime/shell_auto_cc_0_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_cc' of module 'shell_auto_cc_0' requires 42 connections, but only 40 given [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/hdl/shell.v:1120]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_940121' (12#1) [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/hdl/shell.v:957]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1PMYP0J' [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/hdl/shell.v:1623]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1PMYP0J' (13#1) [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/hdl/shell.v:1623]
INFO: [Synth 8-638] synthesizing module 'shell_xbar_0' [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/realtime/shell_xbar_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'shell_xbar_0' (14#1) [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/realtime/shell_xbar_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'shell_microblaze_0_axi_periph_0' (15#1) [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/hdl/shell.v:2232]
INFO: [Synth 8-638] synthesizing module 'shell_rst_clk_wiz_0_100M_0' [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/realtime/shell_rst_clk_wiz_0_100M_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'shell_rst_clk_wiz_0_100M_0' (16#1) [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/realtime/shell_rst_clk_wiz_0_100M_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_clk_wiz_0_100M' of module 'shell_rst_clk_wiz_0_100M_0' requires 10 connections, but only 9 given [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/hdl/shell.v:681]
INFO: [Synth 8-256] done synthesizing module 'control_imp_31I7B2' (17#1) [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/hdl/shell.v:246]
INFO: [Synth 8-638] synthesizing module 'shell_gnd_0' [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/realtime/shell_gnd_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'shell_gnd_0' (18#1) [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/realtime/shell_gnd_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'microblaze_0_local_memory_imp_M2BBUB' [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/hdl/shell.v:1163]
INFO: [Synth 8-638] synthesizing module 'shell_dlmb_bram_if_cntlr_0' [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/realtime/shell_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'shell_dlmb_bram_if_cntlr_0' (19#1) [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/realtime/shell_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'shell_dlmb_v10_0' [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/realtime/shell_dlmb_v10_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'shell_dlmb_v10_0' (20#1) [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/realtime/shell_dlmb_v10_0_stub.v:6]
WARNING: [Synth 8-350] instance 'dlmb_v10' of module 'shell_dlmb_v10_0' requires 25 connections, but only 24 given [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/hdl/shell.v:1309]
INFO: [Synth 8-638] synthesizing module 'shell_ilmb_bram_if_cntlr_0' [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/realtime/shell_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'shell_ilmb_bram_if_cntlr_0' (21#1) [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/realtime/shell_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'shell_ilmb_v10_0' [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/realtime/shell_ilmb_v10_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'shell_ilmb_v10_0' (22#1) [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/realtime/shell_ilmb_v10_0_stub.v:6]
WARNING: [Synth 8-350] instance 'ilmb_v10' of module 'shell_ilmb_v10_0' requires 25 connections, but only 24 given [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/hdl/shell.v:1355]
INFO: [Synth 8-638] synthesizing module 'shell_lmb_bram_0' [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/realtime/shell_lmb_bram_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'shell_lmb_bram_0' (23#1) [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/realtime/shell_lmb_bram_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'microblaze_0_local_memory_imp_M2BBUB' (24#1) [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/hdl/shell.v:1163]
INFO: [Synth 8-638] synthesizing module 'network_imp_10F7WL8' [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/hdl/shell.v:1397]
INFO: [Synth 8-638] synthesizing module 'shell_axi_10g_ethernet_0_0' [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/realtime/shell_axi_10g_ethernet_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'shell_axi_10g_ethernet_0_0' (25#1) [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/realtime/shell_axi_10g_ethernet_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_10g_ethernet_0' of module 'shell_axi_10g_ethernet_0_0' requires 52 connections, but only 35 given [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/hdl/shell.v:1524]
INFO: [Synth 8-638] synthesizing module 'shell_gnd_1' [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/realtime/shell_gnd_1_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'shell_gnd_1' (26#1) [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/realtime/shell_gnd_1_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'shell_ifg_delay_0' [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/realtime/shell_ifg_delay_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'shell_ifg_delay_0' (27#1) [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/realtime/shell_ifg_delay_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'shell_mac_config_vector_0' [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/realtime/shell_mac_config_vector_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'shell_mac_config_vector_0' (28#1) [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/realtime/shell_mac_config_vector_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'shell_pcs_config_vector_0' [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/realtime/shell_pcs_config_vector_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'shell_pcs_config_vector_0' (29#1) [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/realtime/shell_pcs_config_vector_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'shell_rx_data_fifo_1_0' [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/realtime/shell_rx_data_fifo_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'shell_rx_data_fifo_1_0' (30#1) [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/realtime/shell_rx_data_fifo_1_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rx_data_fifo_1' of module 'shell_rx_data_fifo_1_0' requires 15 connections, but only 11 given [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/hdl/shell.v:1568]
INFO: [Synth 8-638] synthesizing module 'shell_rx_register_slice_1_0' [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/realtime/shell_rx_register_slice_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'shell_rx_register_slice_1_0' (31#1) [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/realtime/shell_rx_register_slice_1_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'shell_tx_data_fifo_0_0' [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/realtime/shell_tx_data_fifo_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'shell_tx_data_fifo_0_0' (32#1) [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/realtime/shell_tx_data_fifo_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'tx_data_fifo_0' of module 'shell_tx_data_fifo_0_0' requires 15 connections, but only 12 given [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/hdl/shell.v:1591]
INFO: [Synth 8-638] synthesizing module 'shell_tx_ifg_tuser_0' [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/realtime/shell_tx_ifg_tuser_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'shell_tx_ifg_tuser_0' (33#1) [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/realtime/shell_tx_ifg_tuser_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'shell_tx_register_slice_0_0' [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/realtime/shell_tx_register_slice_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'shell_tx_register_slice_0_0' (34#1) [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/realtime/shell_tx_register_slice_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'shell_vcc_0' [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/realtime/shell_vcc_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'shell_vcc_0' (35#1) [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/realtime/shell_vcc_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'network_imp_10F7WL8' (36#1) [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/hdl/shell.v:1397]
WARNING: [Synth 8-350] instance 'network' of module 'network_imp_10F7WL8' requires 25 connections, but only 21 given [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/hdl/shell.v:2171]
INFO: [Synth 8-638] synthesizing module 'shell_reverseEndian64_0_0' [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/realtime/shell_reverseEndian64_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'shell_reverseEndian64_0_0' (37#1) [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/realtime/shell_reverseEndian64_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'shell_reverseEndian64_1_0' [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/realtime/shell_reverseEndian64_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'shell_reverseEndian64_1_0' (38#1) [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/realtime/shell_reverseEndian64_1_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'shell_util_vector_logic_0_0' [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/realtime/shell_util_vector_logic_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'shell_util_vector_logic_0_0' (39#1) [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/realtime/shell_util_vector_logic_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'shell_util_vector_logic_1_0' [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/realtime/shell_util_vector_logic_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'shell_util_vector_logic_1_0' (40#1) [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/realtime/shell_util_vector_logic_1_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'shell_util_vector_logic_2_0' [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/realtime/shell_util_vector_logic_2_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'shell_util_vector_logic_2_0' (41#1) [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/realtime/shell_util_vector_logic_2_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'shell' (42#1) [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/hdl/shell.v:1770]
INFO: [Synth 8-256] done synthesizing module 'shell_wrapper' (43#1) [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.srcs/sources_1/imports/srcs/shell_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'pr_wrapper' [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.srcs/sources_1/imports/srcs/pr_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'pr' [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/realtime/pr_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'pr' (44#1) [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/realtime/pr_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'pr_wrapper' (45#1) [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.srcs/sources_1/imports/srcs/pr_wrapper.v:12]
WARNING: [Synth 8-689] width (64) of port connection 'S_AXI_araddr' does not match port width (16) of module 'pr_wrapper' [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.srcs/sources_1/imports/srcs/shellTop.v:284]
WARNING: [Synth 8-689] width (64) of port connection 'S_AXI_awaddr' does not match port width (16) of module 'pr_wrapper' [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.srcs/sources_1/imports/srcs/shellTop.v:293]
WARNING: [Synth 8-689] width (256) of port connection 'S_AXI_rdata' does not match port width (64) of module 'pr_wrapper' [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.srcs/sources_1/imports/srcs/shellTop.v:305]
WARNING: [Synth 8-689] width (256) of port connection 'S_AXI_wdata' does not match port width (64) of module 'pr_wrapper' [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.srcs/sources_1/imports/srcs/shellTop.v:310]
WARNING: [Synth 8-689] width (32) of port connection 'S_AXI_wstrb' does not match port width (8) of module 'pr_wrapper' [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.srcs/sources_1/imports/srcs/shellTop.v:313]
WARNING: [Synth 8-3848] Net M_AXI_bid in module/entity shellTop does not have driver. [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.srcs/sources_1/imports/srcs/shellTop.v:169]
WARNING: [Synth 8-3848] Net M_AXI_rid in module/entity shellTop does not have driver. [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.srcs/sources_1/imports/srcs/shellTop.v:174]
INFO: [Synth 8-256] done synthesizing module 'shellTop' (46#1) [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.srcs/sources_1/imports/srcs/shellTop.v:12]
WARNING: [Synth 8-3331] design s00_couplers_imp_1PMYP0J has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1PMYP0J has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_1PMYP0J has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1PMYP0J has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_940121 has unconnected port S_AXI_araddr[31]
WARNING: [Synth 8-3331] design m02_couplers_imp_940121 has unconnected port S_AXI_araddr[30]
WARNING: [Synth 8-3331] design m02_couplers_imp_940121 has unconnected port S_AXI_araddr[29]
WARNING: [Synth 8-3331] design m02_couplers_imp_940121 has unconnected port S_AXI_araddr[28]
WARNING: [Synth 8-3331] design m02_couplers_imp_940121 has unconnected port S_AXI_araddr[27]
WARNING: [Synth 8-3331] design m02_couplers_imp_940121 has unconnected port S_AXI_araddr[26]
WARNING: [Synth 8-3331] design m02_couplers_imp_940121 has unconnected port S_AXI_araddr[25]
WARNING: [Synth 8-3331] design m02_couplers_imp_940121 has unconnected port S_AXI_araddr[24]
WARNING: [Synth 8-3331] design m02_couplers_imp_940121 has unconnected port S_AXI_araddr[23]
WARNING: [Synth 8-3331] design m02_couplers_imp_940121 has unconnected port S_AXI_araddr[22]
WARNING: [Synth 8-3331] design m02_couplers_imp_940121 has unconnected port S_AXI_araddr[21]
WARNING: [Synth 8-3331] design m02_couplers_imp_940121 has unconnected port S_AXI_araddr[20]
WARNING: [Synth 8-3331] design m02_couplers_imp_940121 has unconnected port S_AXI_araddr[19]
WARNING: [Synth 8-3331] design m02_couplers_imp_940121 has unconnected port S_AXI_araddr[18]
WARNING: [Synth 8-3331] design m02_couplers_imp_940121 has unconnected port S_AXI_araddr[17]
WARNING: [Synth 8-3331] design m02_couplers_imp_940121 has unconnected port S_AXI_araddr[16]
WARNING: [Synth 8-3331] design m02_couplers_imp_940121 has unconnected port S_AXI_araddr[15]
WARNING: [Synth 8-3331] design m02_couplers_imp_940121 has unconnected port S_AXI_araddr[14]
WARNING: [Synth 8-3331] design m02_couplers_imp_940121 has unconnected port S_AXI_araddr[13]
WARNING: [Synth 8-3331] design m02_couplers_imp_940121 has unconnected port S_AXI_araddr[12]
WARNING: [Synth 8-3331] design m02_couplers_imp_940121 has unconnected port S_AXI_araddr[11]
WARNING: [Synth 8-3331] design m02_couplers_imp_940121 has unconnected port S_AXI_araddr[10]
WARNING: [Synth 8-3331] design m02_couplers_imp_940121 has unconnected port S_AXI_araddr[9]
WARNING: [Synth 8-3331] design m02_couplers_imp_940121 has unconnected port S_AXI_araddr[8]
WARNING: [Synth 8-3331] design m02_couplers_imp_940121 has unconnected port S_AXI_araddr[7]
WARNING: [Synth 8-3331] design m02_couplers_imp_940121 has unconnected port S_AXI_araddr[6]
WARNING: [Synth 8-3331] design m02_couplers_imp_940121 has unconnected port S_AXI_araddr[5]
WARNING: [Synth 8-3331] design m02_couplers_imp_940121 has unconnected port S_AXI_awaddr[31]
WARNING: [Synth 8-3331] design m02_couplers_imp_940121 has unconnected port S_AXI_awaddr[30]
WARNING: [Synth 8-3331] design m02_couplers_imp_940121 has unconnected port S_AXI_awaddr[29]
WARNING: [Synth 8-3331] design m02_couplers_imp_940121 has unconnected port S_AXI_awaddr[28]
WARNING: [Synth 8-3331] design m02_couplers_imp_940121 has unconnected port S_AXI_awaddr[27]
WARNING: [Synth 8-3331] design m02_couplers_imp_940121 has unconnected port S_AXI_awaddr[26]
WARNING: [Synth 8-3331] design m02_couplers_imp_940121 has unconnected port S_AXI_awaddr[25]
WARNING: [Synth 8-3331] design m02_couplers_imp_940121 has unconnected port S_AXI_awaddr[24]
WARNING: [Synth 8-3331] design m02_couplers_imp_940121 has unconnected port S_AXI_awaddr[23]
WARNING: [Synth 8-3331] design m02_couplers_imp_940121 has unconnected port S_AXI_awaddr[22]
WARNING: [Synth 8-3331] design m02_couplers_imp_940121 has unconnected port S_AXI_awaddr[21]
WARNING: [Synth 8-3331] design m02_couplers_imp_940121 has unconnected port S_AXI_awaddr[20]
WARNING: [Synth 8-3331] design m02_couplers_imp_940121 has unconnected port S_AXI_awaddr[19]
WARNING: [Synth 8-3331] design m02_couplers_imp_940121 has unconnected port S_AXI_awaddr[18]
WARNING: [Synth 8-3331] design m02_couplers_imp_940121 has unconnected port S_AXI_awaddr[17]
WARNING: [Synth 8-3331] design m02_couplers_imp_940121 has unconnected port S_AXI_awaddr[16]
WARNING: [Synth 8-3331] design m02_couplers_imp_940121 has unconnected port S_AXI_awaddr[15]
WARNING: [Synth 8-3331] design m02_couplers_imp_940121 has unconnected port S_AXI_awaddr[14]
WARNING: [Synth 8-3331] design m02_couplers_imp_940121 has unconnected port S_AXI_awaddr[13]
WARNING: [Synth 8-3331] design m02_couplers_imp_940121 has unconnected port S_AXI_awaddr[12]
WARNING: [Synth 8-3331] design m02_couplers_imp_940121 has unconnected port S_AXI_awaddr[11]
WARNING: [Synth 8-3331] design m02_couplers_imp_940121 has unconnected port S_AXI_awaddr[10]
WARNING: [Synth 8-3331] design m02_couplers_imp_940121 has unconnected port S_AXI_awaddr[9]
WARNING: [Synth 8-3331] design m02_couplers_imp_940121 has unconnected port S_AXI_awaddr[8]
WARNING: [Synth 8-3331] design m02_couplers_imp_940121 has unconnected port S_AXI_awaddr[7]
WARNING: [Synth 8-3331] design m02_couplers_imp_940121 has unconnected port S_AXI_awaddr[6]
WARNING: [Synth 8-3331] design m02_couplers_imp_940121 has unconnected port S_AXI_awaddr[5]
WARNING: [Synth 8-3331] design m01_couplers_imp_DS4ILC has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_DS4ILC has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_DS4ILC has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_DS4ILC has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_11TMJEW has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_11TMJEW has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_11TMJEW has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_11TMJEW has unconnected port S_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1349.195 ; gain = 418.723 ; free physical = 26046 ; free virtual = 61303
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin shell_wrapper_i:M_AXI_bid[3] to constant 0 [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.srcs/sources_1/imports/srcs/shellTop.v:205]
WARNING: [Synth 8-3295] tying undriven pin shell_wrapper_i:M_AXI_bid[2] to constant 0 [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.srcs/sources_1/imports/srcs/shellTop.v:205]
WARNING: [Synth 8-3295] tying undriven pin shell_wrapper_i:M_AXI_bid[1] to constant 0 [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.srcs/sources_1/imports/srcs/shellTop.v:205]
WARNING: [Synth 8-3295] tying undriven pin shell_wrapper_i:M_AXI_bid[0] to constant 0 [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.srcs/sources_1/imports/srcs/shellTop.v:205]
WARNING: [Synth 8-3295] tying undriven pin shell_wrapper_i:M_AXI_rid[3] to constant 0 [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.srcs/sources_1/imports/srcs/shellTop.v:205]
WARNING: [Synth 8-3295] tying undriven pin shell_wrapper_i:M_AXI_rid[2] to constant 0 [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.srcs/sources_1/imports/srcs/shellTop.v:205]
WARNING: [Synth 8-3295] tying undriven pin shell_wrapper_i:M_AXI_rid[1] to constant 0 [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.srcs/sources_1/imports/srcs/shellTop.v:205]
WARNING: [Synth 8-3295] tying undriven pin shell_wrapper_i:M_AXI_rid[0] to constant 0 [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.srcs/sources_1/imports/srcs/shellTop.v:205]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1349.195 ; gain = 418.723 ; free physical = 26046 ; free virtual = 61303
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'pr' instantiated as 'pr_wrapper_i/pr_i' [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.srcs/sources_1/imports/srcs/pr_wrapper.v:147]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'shell_auto_cc_0' instantiated as 'shell_wrapper_i/shell_i/control/microblaze_0_axi_periph/m02_couplers/auto_cc' [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/hdl/shell.v:1120]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'shell_axiStreamGate_0_0' instantiated as 'shell_wrapper_i/shell_i/control/axiStreamGate_0' [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/hdl/shell.v:464]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'shell_axi_10g_ethernet_0_0' instantiated as 'shell_wrapper_i/shell_i/network/axi_10g_ethernet_0' [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/hdl/shell.v:1524]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'shell_axi_hwicap_0_0' instantiated as 'shell_wrapper_i/shell_i/control/axi_hwicap_0' [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/hdl/shell.v:494]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'shell_clk_wiz_0_0' instantiated as 'shell_wrapper_i/shell_i/clk_wiz_0' [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/hdl/shell.v:2110]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'shell_dlmb_bram_if_cntlr_0' instantiated as 'shell_wrapper_i/shell_i/microblaze_0_local_memory/dlmb_bram_if_cntlr' [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/hdl/shell.v:1288]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'shell_dlmb_v10_0' instantiated as 'shell_wrapper_i/shell_i/microblaze_0_local_memory/dlmb_v10' [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/hdl/shell.v:1309]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'shell_gnd_0' instantiated as 'shell_wrapper_i/shell_i/gnd' [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/hdl/shell.v:2147]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'shell_gnd_1' instantiated as 'shell_wrapper_i/shell_i/network/gnd' [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/hdl/shell.v:1560]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'shell_ifg_delay_0' instantiated as 'shell_wrapper_i/shell_i/network/ifg_delay' [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/hdl/shell.v:1562]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'shell_ilmb_bram_if_cntlr_0' instantiated as 'shell_wrapper_i/shell_i/microblaze_0_local_memory/ilmb_bram_if_cntlr' [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/hdl/shell.v:1334]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'shell_ilmb_v10_0' instantiated as 'shell_wrapper_i/shell_i/microblaze_0_local_memory/ilmb_v10' [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/hdl/shell.v:1355]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'shell_lmb_bram_0' instantiated as 'shell_wrapper_i/shell_i/microblaze_0_local_memory/lmb_bram' [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/hdl/shell.v:1380]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'shell_mac_config_vector_0' instantiated as 'shell_wrapper_i/shell_i/network/mac_config_vector' [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/hdl/shell.v:1564]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'shell_mdm_1_0' instantiated as 'shell_wrapper_i/shell_i/control/mdm_1' [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/hdl/shell.v:516]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'shell_microblaze_0_0' instantiated as 'shell_wrapper_i/shell_i/control/microblaze_0' [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/hdl/shell.v:548]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'shell_pcs_config_vector_0' instantiated as 'shell_wrapper_i/shell_i/network/pcs_config_vector' [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/hdl/shell.v:1566]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'shell_reverseEndian64_0_0' instantiated as 'shell_wrapper_i/shell_i/reverseEndian64_0' [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/hdl/shell.v:2193]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'shell_reverseEndian64_1_0' instantiated as 'shell_wrapper_i/shell_i/reverseEndian64_1' [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/hdl/shell.v:2206]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'shell_rst_clk_wiz_0_100M_0' instantiated as 'shell_wrapper_i/shell_i/control/rst_clk_wiz_0_100M' [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/hdl/shell.v:681]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'shell_rx_data_fifo_1_0' instantiated as 'shell_wrapper_i/shell_i/network/rx_data_fifo_1' [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/hdl/shell.v:1568]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'shell_rx_register_slice_1_0' instantiated as 'shell_wrapper_i/shell_i/network/rx_register_slice_1' [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/hdl/shell.v:1580]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'shell_tx_data_fifo_0_0' instantiated as 'shell_wrapper_i/shell_i/network/tx_data_fifo_0' [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/hdl/shell.v:1591]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'shell_tx_ifg_tuser_0' instantiated as 'shell_wrapper_i/shell_i/network/tx_ifg_tuser' [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/hdl/shell.v:1604]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'shell_tx_register_slice_0_0' instantiated as 'shell_wrapper_i/shell_i/network/tx_register_slice_0' [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/hdl/shell.v:1606]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'shell_util_ds_buf_0' instantiated as 'shell_wrapper_i/shell_i/PCIe/util_ds_buf' [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/hdl/shell.v:193]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'shell_util_vector_logic_0_0' instantiated as 'shell_wrapper_i/shell_i/util_vector_logic_0' [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/hdl/shell.v:2219]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'shell_util_vector_logic_1_0' instantiated as 'shell_wrapper_i/shell_i/util_vector_logic_1' [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/hdl/shell.v:2223]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'shell_util_vector_logic_2_0' instantiated as 'shell_wrapper_i/shell_i/util_vector_logic_2' [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/hdl/shell.v:2226]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'shell_vcc_0' instantiated as 'shell_wrapper_i/shell_i/network/vcc' [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/hdl/shell.v:1619]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'shell_xbar_0' instantiated as 'shell_wrapper_i/shell_i/control/microblaze_0_axi_periph/xbar' [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/hdl/shell.v:2791]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'shell_xdma_0_0' instantiated as 'shell_wrapper_i/shell_i/PCIe/xdma_0' [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/hdl/shell.v:198]
INFO: [Device 21-403] Loading part xcku115-flva1517-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/dcp/pr_in_context.xdc] for cell 'pr_wrapper_i/pr_i'
Finished Parsing XDC File [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/dcp/pr_in_context.xdc] for cell 'pr_wrapper_i/pr_i'
Parsing XDC File [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/dcp_2/shell_util_vector_logic_0_0_in_context.xdc] for cell 'shell_wrapper_i/shell_i/util_vector_logic_0'
Finished Parsing XDC File [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/dcp_2/shell_util_vector_logic_0_0_in_context.xdc] for cell 'shell_wrapper_i/shell_i/util_vector_logic_0'
Parsing XDC File [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/dcp_3/shell_util_vector_logic_1_0_in_context.xdc] for cell 'shell_wrapper_i/shell_i/util_vector_logic_1'
Finished Parsing XDC File [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/dcp_3/shell_util_vector_logic_1_0_in_context.xdc] for cell 'shell_wrapper_i/shell_i/util_vector_logic_1'
Parsing XDC File [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/dcp_4/shell_clk_wiz_0_0_in_context.xdc] for cell 'shell_wrapper_i/shell_i/clk_wiz_0'
Finished Parsing XDC File [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/dcp_4/shell_clk_wiz_0_0_in_context.xdc] for cell 'shell_wrapper_i/shell_i/clk_wiz_0'
Parsing XDC File [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/dcp_5/shell_gnd_0_in_context.xdc] for cell 'shell_wrapper_i/shell_i/gnd'
Finished Parsing XDC File [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/dcp_5/shell_gnd_0_in_context.xdc] for cell 'shell_wrapper_i/shell_i/gnd'
Parsing XDC File [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/dcp_6/shell_util_vector_logic_0_0_in_context.xdc] for cell 'shell_wrapper_i/shell_i/util_vector_logic_2'
Finished Parsing XDC File [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/dcp_6/shell_util_vector_logic_0_0_in_context.xdc] for cell 'shell_wrapper_i/shell_i/util_vector_logic_2'
Parsing XDC File [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/dcp_7/shell_reverseEndian64_0_0_in_context.xdc] for cell 'shell_wrapper_i/shell_i/reverseEndian64_0'
Finished Parsing XDC File [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/dcp_7/shell_reverseEndian64_0_0_in_context.xdc] for cell 'shell_wrapper_i/shell_i/reverseEndian64_0'
Parsing XDC File [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/dcp_8/shell_reverseEndian64_1_0_in_context.xdc] for cell 'shell_wrapper_i/shell_i/reverseEndian64_1'
Finished Parsing XDC File [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/dcp_8/shell_reverseEndian64_1_0_in_context.xdc] for cell 'shell_wrapper_i/shell_i/reverseEndian64_1'
Parsing XDC File [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/dcp_9/shell_microblaze_0_0_in_context.xdc] for cell 'shell_wrapper_i/shell_i/control/microblaze_0'
Finished Parsing XDC File [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/dcp_9/shell_microblaze_0_0_in_context.xdc] for cell 'shell_wrapper_i/shell_i/control/microblaze_0'
Parsing XDC File [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/dcp_10/shell_axiStreamGate_0_0_in_context.xdc] for cell 'shell_wrapper_i/shell_i/control/axiStreamGate_0'
Finished Parsing XDC File [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/dcp_10/shell_axiStreamGate_0_0_in_context.xdc] for cell 'shell_wrapper_i/shell_i/control/axiStreamGate_0'
Parsing XDC File [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/dcp_11/shell_mdm_1_0_in_context.xdc] for cell 'shell_wrapper_i/shell_i/control/mdm_1'
Finished Parsing XDC File [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/dcp_11/shell_mdm_1_0_in_context.xdc] for cell 'shell_wrapper_i/shell_i/control/mdm_1'
Parsing XDC File [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/dcp_12/shell_rst_clk_wiz_0_100M_0_in_context.xdc] for cell 'shell_wrapper_i/shell_i/control/rst_clk_wiz_0_100M'
Finished Parsing XDC File [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/dcp_12/shell_rst_clk_wiz_0_100M_0_in_context.xdc] for cell 'shell_wrapper_i/shell_i/control/rst_clk_wiz_0_100M'
Parsing XDC File [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/dcp_13/shell_axi_hwicap_0_0_in_context.xdc] for cell 'shell_wrapper_i/shell_i/control/axi_hwicap_0'
Finished Parsing XDC File [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/dcp_13/shell_axi_hwicap_0_0_in_context.xdc] for cell 'shell_wrapper_i/shell_i/control/axi_hwicap_0'
Parsing XDC File [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/dcp_14/shell_xbar_0_in_context.xdc] for cell 'shell_wrapper_i/shell_i/control/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/dcp_14/shell_xbar_0_in_context.xdc] for cell 'shell_wrapper_i/shell_i/control/microblaze_0_axi_periph/xbar'
Parsing XDC File [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/dcp_15/shell_dlmb_v10_0_in_context.xdc] for cell 'shell_wrapper_i/shell_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/dcp_15/shell_dlmb_v10_0_in_context.xdc] for cell 'shell_wrapper_i/shell_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/dcp_16/shell_ilmb_v10_0_in_context.xdc] for cell 'shell_wrapper_i/shell_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/dcp_16/shell_ilmb_v10_0_in_context.xdc] for cell 'shell_wrapper_i/shell_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/dcp_17/shell_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'shell_wrapper_i/shell_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/dcp_17/shell_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'shell_wrapper_i/shell_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/dcp_18/shell_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'shell_wrapper_i/shell_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/dcp_18/shell_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'shell_wrapper_i/shell_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/dcp_19/shell_lmb_bram_0_in_context.xdc] for cell 'shell_wrapper_i/shell_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/dcp_19/shell_lmb_bram_0_in_context.xdc] for cell 'shell_wrapper_i/shell_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/dcp_20/shell_xdma_0_0_in_context.xdc] for cell 'shell_wrapper_i/shell_i/PCIe/xdma_0'
Finished Parsing XDC File [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/dcp_20/shell_xdma_0_0_in_context.xdc] for cell 'shell_wrapper_i/shell_i/PCIe/xdma_0'
Parsing XDC File [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/dcp_21/shell_util_ds_buf_0_in_context.xdc] for cell 'shell_wrapper_i/shell_i/PCIe/util_ds_buf'
Finished Parsing XDC File [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/dcp_21/shell_util_ds_buf_0_in_context.xdc] for cell 'shell_wrapper_i/shell_i/PCIe/util_ds_buf'
Parsing XDC File [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/dcp_22/shell_gnd_1_in_context.xdc] for cell 'shell_wrapper_i/shell_i/network/gnd'
Finished Parsing XDC File [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/dcp_22/shell_gnd_1_in_context.xdc] for cell 'shell_wrapper_i/shell_i/network/gnd'
Parsing XDC File [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/dcp_23/shell_tx_register_slice_0_0_in_context.xdc] for cell 'shell_wrapper_i/shell_i/network/tx_register_slice_0'
Finished Parsing XDC File [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/dcp_23/shell_tx_register_slice_0_0_in_context.xdc] for cell 'shell_wrapper_i/shell_i/network/tx_register_slice_0'
Parsing XDC File [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/dcp_29/shell_axi_10g_ethernet_0_0_in_context.xdc] for cell 'shell_wrapper_i/shell_i/network/axi_10g_ethernet_0'
Finished Parsing XDC File [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/dcp_29/shell_axi_10g_ethernet_0_0_in_context.xdc] for cell 'shell_wrapper_i/shell_i/network/axi_10g_ethernet_0'
Parsing XDC File [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/dcp_30/shell_mac_config_vector_0_in_context.xdc] for cell 'shell_wrapper_i/shell_i/network/mac_config_vector'
Finished Parsing XDC File [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/dcp_30/shell_mac_config_vector_0_in_context.xdc] for cell 'shell_wrapper_i/shell_i/network/mac_config_vector'
Parsing XDC File [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/dcp_31/shell_tx_ifg_tuser_0_in_context.xdc] for cell 'shell_wrapper_i/shell_i/network/tx_ifg_tuser'
Finished Parsing XDC File [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/dcp_31/shell_tx_ifg_tuser_0_in_context.xdc] for cell 'shell_wrapper_i/shell_i/network/tx_ifg_tuser'
Parsing XDC File [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/dcp_32/shell_ifg_delay_0_in_context.xdc] for cell 'shell_wrapper_i/shell_i/network/ifg_delay'
Finished Parsing XDC File [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/dcp_32/shell_ifg_delay_0_in_context.xdc] for cell 'shell_wrapper_i/shell_i/network/ifg_delay'
Parsing XDC File [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/dcp_33/bd_01e2_dcm_locked_driver_0_in_context.xdc] for cell 'shell_wrapper_i/shell_i/network/vcc'
Finished Parsing XDC File [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/dcp_33/bd_01e2_dcm_locked_driver_0_in_context.xdc] for cell 'shell_wrapper_i/shell_i/network/vcc'
Parsing XDC File [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/dcp_34/shell_pcs_config_vector_0_in_context.xdc] for cell 'shell_wrapper_i/shell_i/network/pcs_config_vector'
Finished Parsing XDC File [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/dcp_34/shell_pcs_config_vector_0_in_context.xdc] for cell 'shell_wrapper_i/shell_i/network/pcs_config_vector'
Parsing XDC File [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/dcp_35/shell_rx_register_slice_1_0_in_context.xdc] for cell 'shell_wrapper_i/shell_i/network/rx_register_slice_1'
Finished Parsing XDC File [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/dcp_35/shell_rx_register_slice_1_0_in_context.xdc] for cell 'shell_wrapper_i/shell_i/network/rx_register_slice_1'
Parsing XDC File [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/dcp_36/shell_rx_data_fifo_1_0_in_context.xdc] for cell 'shell_wrapper_i/shell_i/network/rx_data_fifo_1'
Finished Parsing XDC File [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/dcp_36/shell_rx_data_fifo_1_0_in_context.xdc] for cell 'shell_wrapper_i/shell_i/network/rx_data_fifo_1'
Parsing XDC File [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/dcp_37/shell_tx_data_fifo_0_0_in_context.xdc] for cell 'shell_wrapper_i/shell_i/network/tx_data_fifo_0'
Finished Parsing XDC File [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/dcp_37/shell_tx_data_fifo_0_0_in_context.xdc] for cell 'shell_wrapper_i/shell_i/network/tx_data_fifo_0'
Parsing XDC File [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/dcp_38/shell_auto_cc_0_in_context.xdc] for cell 'shell_wrapper_i/shell_i/control/microblaze_0_axi_periph/m02_couplers/auto_cc'
Finished Parsing XDC File [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/dcp_38/shell_auto_cc_0_in_context.xdc] for cell 'shell_wrapper_i/shell_i/control/microblaze_0_axi_periph/m02_couplers/auto_cc'
Parsing XDC File [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.srcs/constrs_1/imports/constraints/ad_8k5.xdc]
WARNING: [Constraints 18-619] A clock with name 'refclk200' already exists, overwriting the previous clock with the same name. [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.srcs/constrs_1/imports/constraints/ad_8k5.xdc:9]
WARNING: [Vivado 12-584] No ports matched 'led_l[0]'. [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.srcs/constrs_1/imports/constraints/ad_8k5.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'led_l[0]'. [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.srcs/constrs_1/imports/constraints/ad_8k5.xdc:19]
WARNING: [Vivado 12-584] No ports matched 'led_l[1]'. [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.srcs/constrs_1/imports/constraints/ad_8k5.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'led_l[1]'. [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.srcs/constrs_1/imports/constraints/ad_8k5.xdc:22]
WARNING: [Vivado 12-584] No ports matched 'led_l[2]'. [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.srcs/constrs_1/imports/constraints/ad_8k5.xdc:24]
WARNING: [Vivado 12-584] No ports matched 'led_l[2]'. [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.srcs/constrs_1/imports/constraints/ad_8k5.xdc:25]
WARNING: [Vivado 12-584] No ports matched 'led_l[*]'. [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.srcs/constrs_1/imports/constraints/ad_8k5.xdc:27]
WARNING: [Vivado 12-584] No ports matched 'user_sw_l'. [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.srcs/constrs_1/imports/constraints/ad_8k5.xdc:31]
WARNING: [Vivado 12-584] No ports matched 'user_sw_l'. [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.srcs/constrs_1/imports/constraints/ad_8k5.xdc:32]
WARNING: [Vivado 12-584] No ports matched 'user_sw_l'. [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.srcs/constrs_1/imports/constraints/ad_8k5.xdc:34]
Finished Parsing XDC File [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.srcs/constrs_1/imports/constraints/ad_8k5.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.srcs/constrs_1/imports/constraints/ad_8k5.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/shellTop_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.srcs/constrs_1/imports/constraints/ad_8k5.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/shellTop_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/shellTop_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.srcs/constrs_1/imports/constraints/bitstream.xdc]
Finished Parsing XDC File [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.srcs/constrs_1/imports/constraints/bitstream.xdc]
Parsing XDC File [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.srcs/constrs_1/imports/constraints/pcie.xdc]
WARNING: [Vivado 12-584] No ports matched 'reset_rtl'. [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.srcs/constrs_1/imports/constraints/pcie.xdc:2]
WARNING: [Vivado 12-584] No ports matched 'reset_rtl'. [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.srcs/constrs_1/imports/constraints/pcie.xdc:3]
WARNING: [Vivado 12-584] No ports matched 'reset_rtl'. [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.srcs/constrs_1/imports/constraints/pcie.xdc:4]
WARNING: [Vivado 12-584] No ports matched 'reset_rtl'. [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.srcs/constrs_1/imports/constraints/pcie.xdc:6]
Finished Parsing XDC File [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.srcs/constrs_1/imports/constraints/pcie.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.srcs/constrs_1/imports/constraints/pcie.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/shellTop_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.srcs/constrs_1/imports/constraints/pcie.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/shellTop_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/shellTop_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.srcs/constrs_1/imports/constraints/refclk200.xdc]
WARNING: [Constraints 18-619] A clock with name 'refclk200' already exists, overwriting the previous clock with the same name. [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.srcs/constrs_1/imports/constraints/refclk200.xdc:7]
Finished Parsing XDC File [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.srcs/constrs_1/imports/constraints/refclk200.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.srcs/constrs_1/imports/constraints/refclk200.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/shellTop_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/shellTop_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1992.492 ; gain = 0.000 ; free physical = 25474 ; free virtual = 60732
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'pr_wrapper_i/pr_i' at clock pin 'CLK_CONTROL' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'shell_wrapper_i/shell_i/control/axi_hwicap_0' at clock pin 's_axi_aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'shell_wrapper_i/shell_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'shell_wrapper_i/shell_i/network/rx_data_fifo_1' at clock pin 's_axis_aclk' is different from the actual clock period '6.400', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'shell_wrapper_i/shell_i/network/tx_data_fifo_0' at clock pin 's_axis_aclk' is different from the actual clock period '6.400', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1992.492 ; gain = 1062.020 ; free physical = 25473 ; free virtual = 60731
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku115-flva1517-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1992.492 ; gain = 1062.020 ; free physical = 25473 ; free virtual = 60731
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for refclk200. (constraint file  /home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/dcp_4/shell_clk_wiz_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for refclk200. (constraint file  /home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/dcp_4/shell_clk_wiz_0_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_7x_mgt_rtl_rxn[0]. (constraint file  /home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/dcp_20/shell_xdma_0_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_7x_mgt_rtl_rxn[0]. (constraint file  /home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/dcp_20/shell_xdma_0_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_7x_mgt_rtl_rxn[1]. (constraint file  /home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/dcp_20/shell_xdma_0_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_7x_mgt_rtl_rxn[1]. (constraint file  /home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/dcp_20/shell_xdma_0_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_7x_mgt_rtl_rxn[2]. (constraint file  /home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/dcp_20/shell_xdma_0_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_7x_mgt_rtl_rxn[2]. (constraint file  /home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/dcp_20/shell_xdma_0_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_7x_mgt_rtl_rxn[3]. (constraint file  /home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/dcp_20/shell_xdma_0_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_7x_mgt_rtl_rxn[3]. (constraint file  /home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/dcp_20/shell_xdma_0_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_7x_mgt_rtl_rxn[4]. (constraint file  /home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/dcp_20/shell_xdma_0_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_7x_mgt_rtl_rxn[4]. (constraint file  /home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/dcp_20/shell_xdma_0_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_7x_mgt_rtl_rxn[5]. (constraint file  /home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/dcp_20/shell_xdma_0_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_7x_mgt_rtl_rxn[5]. (constraint file  /home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/dcp_20/shell_xdma_0_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_7x_mgt_rtl_rxn[6]. (constraint file  /home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/dcp_20/shell_xdma_0_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_7x_mgt_rtl_rxn[6]. (constraint file  /home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/dcp_20/shell_xdma_0_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_7x_mgt_rtl_rxn[7]. (constraint file  /home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/dcp_20/shell_xdma_0_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_7x_mgt_rtl_rxn[7]. (constraint file  /home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/dcp_20/shell_xdma_0_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_7x_mgt_rtl_rxp[0]. (constraint file  /home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/dcp_20/shell_xdma_0_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_7x_mgt_rtl_rxp[0]. (constraint file  /home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/dcp_20/shell_xdma_0_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_7x_mgt_rtl_rxp[1]. (constraint file  /home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/dcp_20/shell_xdma_0_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_7x_mgt_rtl_rxp[1]. (constraint file  /home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/dcp_20/shell_xdma_0_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_7x_mgt_rtl_rxp[2]. (constraint file  /home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/dcp_20/shell_xdma_0_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_7x_mgt_rtl_rxp[2]. (constraint file  /home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/dcp_20/shell_xdma_0_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_7x_mgt_rtl_rxp[3]. (constraint file  /home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/dcp_20/shell_xdma_0_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_7x_mgt_rtl_rxp[3]. (constraint file  /home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/dcp_20/shell_xdma_0_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_7x_mgt_rtl_rxp[4]. (constraint file  /home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/dcp_20/shell_xdma_0_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_7x_mgt_rtl_rxp[4]. (constraint file  /home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/dcp_20/shell_xdma_0_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_7x_mgt_rtl_rxp[5]. (constraint file  /home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/dcp_20/shell_xdma_0_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_7x_mgt_rtl_rxp[5]. (constraint file  /home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/dcp_20/shell_xdma_0_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_7x_mgt_rtl_rxp[6]. (constraint file  /home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/dcp_20/shell_xdma_0_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_7x_mgt_rtl_rxp[6]. (constraint file  /home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/dcp_20/shell_xdma_0_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_7x_mgt_rtl_rxp[7]. (constraint file  /home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/dcp_20/shell_xdma_0_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_7x_mgt_rtl_rxp[7]. (constraint file  /home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/dcp_20/shell_xdma_0_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_7x_mgt_rtl_txn[0]. (constraint file  /home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/dcp_20/shell_xdma_0_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_7x_mgt_rtl_txn[0]. (constraint file  /home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/dcp_20/shell_xdma_0_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_7x_mgt_rtl_txn[1]. (constraint file  /home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/dcp_20/shell_xdma_0_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_7x_mgt_rtl_txn[1]. (constraint file  /home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/dcp_20/shell_xdma_0_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_7x_mgt_rtl_txn[2]. (constraint file  /home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/dcp_20/shell_xdma_0_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_7x_mgt_rtl_txn[2]. (constraint file  /home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/dcp_20/shell_xdma_0_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_7x_mgt_rtl_txn[3]. (constraint file  /home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/dcp_20/shell_xdma_0_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_7x_mgt_rtl_txn[3]. (constraint file  /home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/dcp_20/shell_xdma_0_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_7x_mgt_rtl_txn[4]. (constraint file  /home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/dcp_20/shell_xdma_0_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_7x_mgt_rtl_txn[4]. (constraint file  /home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/dcp_20/shell_xdma_0_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_7x_mgt_rtl_txn[5]. (constraint file  /home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/dcp_20/shell_xdma_0_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_7x_mgt_rtl_txn[5]. (constraint file  /home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/dcp_20/shell_xdma_0_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_7x_mgt_rtl_txn[6]. (constraint file  /home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/dcp_20/shell_xdma_0_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_7x_mgt_rtl_txn[6]. (constraint file  /home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/dcp_20/shell_xdma_0_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_7x_mgt_rtl_txn[7]. (constraint file  /home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/dcp_20/shell_xdma_0_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_7x_mgt_rtl_txn[7]. (constraint file  /home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/dcp_20/shell_xdma_0_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_7x_mgt_rtl_txp[0]. (constraint file  /home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/dcp_20/shell_xdma_0_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_7x_mgt_rtl_txp[0]. (constraint file  /home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/dcp_20/shell_xdma_0_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_7x_mgt_rtl_txp[1]. (constraint file  /home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/dcp_20/shell_xdma_0_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_7x_mgt_rtl_txp[1]. (constraint file  /home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/dcp_20/shell_xdma_0_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_7x_mgt_rtl_txp[2]. (constraint file  /home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/dcp_20/shell_xdma_0_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_7x_mgt_rtl_txp[2]. (constraint file  /home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/dcp_20/shell_xdma_0_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_7x_mgt_rtl_txp[3]. (constraint file  /home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/dcp_20/shell_xdma_0_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_7x_mgt_rtl_txp[3]. (constraint file  /home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/dcp_20/shell_xdma_0_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_7x_mgt_rtl_txp[4]. (constraint file  /home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/dcp_20/shell_xdma_0_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_7x_mgt_rtl_txp[4]. (constraint file  /home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/dcp_20/shell_xdma_0_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_7x_mgt_rtl_txp[5]. (constraint file  /home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/dcp_20/shell_xdma_0_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_7x_mgt_rtl_txp[5]. (constraint file  /home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/dcp_20/shell_xdma_0_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_7x_mgt_rtl_txp[6]. (constraint file  /home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/dcp_20/shell_xdma_0_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_7x_mgt_rtl_txp[6]. (constraint file  /home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/dcp_20/shell_xdma_0_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_7x_mgt_rtl_txp[7]. (constraint file  /home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/dcp_20/shell_xdma_0_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_7x_mgt_rtl_txp[7]. (constraint file  /home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/dcp_20/shell_xdma_0_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for diff_clock_rtl_clk_n[0]. (constraint file  /home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/dcp_21/shell_util_ds_buf_0_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for diff_clock_rtl_clk_n[0]. (constraint file  /home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/dcp_21/shell_util_ds_buf_0_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for diff_clock_rtl_clk_p[0]. (constraint file  /home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/dcp_21/shell_util_ds_buf_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for diff_clock_rtl_clk_p[0]. (constraint file  /home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/dcp_21/shell_util_ds_buf_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for refclk_n. (constraint file  /home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/dcp_29/shell_axi_10g_ethernet_0_0_in_context.xdc, line 25).
Applied set_property CLOCK_BUFFER_TYPE = NONE for refclk_n. (constraint file  /home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/dcp_29/shell_axi_10g_ethernet_0_0_in_context.xdc, line 26).
Applied set_property IO_BUFFER_TYPE = NONE for refclk_p. (constraint file  /home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/dcp_29/shell_axi_10g_ethernet_0_0_in_context.xdc, line 27).
Applied set_property CLOCK_BUFFER_TYPE = NONE for refclk_p. (constraint file  /home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/dcp_29/shell_axi_10g_ethernet_0_0_in_context.xdc, line 28).
Applied set_property IO_BUFFER_TYPE = NONE for rxn. (constraint file  /home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/dcp_29/shell_axi_10g_ethernet_0_0_in_context.xdc, line 29).
Applied set_property CLOCK_BUFFER_TYPE = NONE for rxn. (constraint file  /home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/dcp_29/shell_axi_10g_ethernet_0_0_in_context.xdc, line 30).
Applied set_property IO_BUFFER_TYPE = NONE for rxp. (constraint file  /home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/dcp_29/shell_axi_10g_ethernet_0_0_in_context.xdc, line 31).
Applied set_property CLOCK_BUFFER_TYPE = NONE for rxp. (constraint file  /home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/dcp_29/shell_axi_10g_ethernet_0_0_in_context.xdc, line 32).
Applied set_property IO_BUFFER_TYPE = NONE for txn. (constraint file  /home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/dcp_29/shell_axi_10g_ethernet_0_0_in_context.xdc, line 33).
Applied set_property CLOCK_BUFFER_TYPE = NONE for txn. (constraint file  /home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/dcp_29/shell_axi_10g_ethernet_0_0_in_context.xdc, line 34).
Applied set_property IO_BUFFER_TYPE = NONE for txp. (constraint file  /home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/dcp_29/shell_axi_10g_ethernet_0_0_in_context.xdc, line 35).
Applied set_property CLOCK_BUFFER_TYPE = NONE for txp. (constraint file  /home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/.Xil/Vivado-96442-batcomputer/dcp_29/shell_axi_10g_ethernet_0_0_in_context.xdc, line 36).
Applied set_property DONT_TOUCH = true for shell_wrapper_i/shell_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for shell_wrapper_i/shell_i/PCIe/util_ds_buf. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for shell_wrapper_i/shell_i/PCIe/xdma_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for shell_wrapper_i/shell_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for shell_wrapper_i/shell_i/control/axiStreamGate_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for shell_wrapper_i/shell_i/control/axi_hwicap_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for shell_wrapper_i/shell_i/control/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for shell_wrapper_i/shell_i/control/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for shell_wrapper_i/shell_i/control/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for shell_wrapper_i/shell_i/control/microblaze_0_axi_periph/m02_couplers/auto_cc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for shell_wrapper_i/shell_i/control/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for shell_wrapper_i/shell_i/control/rst_clk_wiz_0_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for shell_wrapper_i/shell_i/gnd. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for shell_wrapper_i/shell_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for shell_wrapper_i/shell_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for shell_wrapper_i/shell_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for shell_wrapper_i/shell_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for shell_wrapper_i/shell_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for shell_wrapper_i/shell_i/network/axi_10g_ethernet_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for shell_wrapper_i/shell_i/network/gnd. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for shell_wrapper_i/shell_i/network/ifg_delay. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for shell_wrapper_i/shell_i/network/mac_config_vector. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for shell_wrapper_i/shell_i/network/pcs_config_vector. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for shell_wrapper_i/shell_i/network/rx_data_fifo_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for shell_wrapper_i/shell_i/network/rx_register_slice_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for shell_wrapper_i/shell_i/network/tx_data_fifo_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for shell_wrapper_i/shell_i/network/tx_ifg_tuser. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for shell_wrapper_i/shell_i/network/tx_register_slice_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for shell_wrapper_i/shell_i/network/vcc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for shell_wrapper_i/shell_i/reverseEndian64_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for shell_wrapper_i/shell_i/reverseEndian64_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for shell_wrapper_i/shell_i/util_vector_logic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for shell_wrapper_i/shell_i/util_vector_logic_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for shell_wrapper_i/shell_i/util_vector_logic_2. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1992.492 ; gain = 1062.020 ; free physical = 25473 ; free virtual = 60731
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1992.492 ; gain = 1062.020 ; free physical = 25473 ; free virtual = 60731
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 5520 (col length:120)
BRAMs: 4320 (col length: RAMB18 240 RAMB36 120)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design shell_microblaze_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design shell_microblaze_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design shell_microblaze_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design shell_microblaze_0_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design shell_microblaze_0_axi_periph_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design shell_microblaze_0_axi_periph_0 has unconnected port S00_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1992.492 ; gain = 1062.020 ; free physical = 25470 ; free virtual = 60728
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'shell_wrapper_i/shell_i/clk_wiz_0/clk_out1' to pin 'shell_wrapper_i/shell_i/clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'shell_wrapper_i/shell_i/control/mdm_1/Dbg_Clk_0' to pin 'shell_wrapper_i/shell_i/control/mdm_1/bbstub_Dbg_Clk_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'shell_wrapper_i/shell_i/control/mdm_1/Dbg_Update_0' to pin 'shell_wrapper_i/shell_i/control/mdm_1/bbstub_Dbg_Update_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'shell_wrapper_i/shell_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/BRAM_Clk_A' to pin 'shell_wrapper_i/shell_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'shell_wrapper_i/shell_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/BRAM_Clk_A' to pin 'shell_wrapper_i/shell_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'shell_wrapper_i/shell_i/PCIe/xdma_0/axi_aclk' to pin 'shell_wrapper_i/shell_i/PCIe/xdma_0/bbstub_axi_aclk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'shell_wrapper_i/shell_i/PCIe/xdma_0/sys_clk' to pin '{shell_wrapper_i/shell_i/PCIe/util_ds_buf/bbstub_IBUF_DS_ODIV2[0]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'shell_wrapper_i/shell_i/PCIe/xdma_0/sys_clk_gt' to pin '{shell_wrapper_i/shell_i/PCIe/util_ds_buf/bbstub_IBUF_OUT[0]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'shell_wrapper_i/shell_i/PCIe/xdma_0/int_qpll1outclk_out[0]' to pin '{shell_wrapper_i/shell_i/PCIe/xdma_0/bbstub_int_qpll1outclk_out[0]/O}'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'shell_wrapper_i/shell_i/PCIe/xdma_0/sys_clk_gt' to 'shell_wrapper_i/shell_i/PCIe/util_ds_buf/bbstub_IBUF_OUT[0]/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'shell_wrapper_i/shell_i/PCIe/xdma_0/int_qpll1outclk_out[1]' to pin '{shell_wrapper_i/shell_i/PCIe/xdma_0/bbstub_int_qpll1outclk_out[1]/O}'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'shell_wrapper_i/shell_i/PCIe/xdma_0/sys_clk_gt' to 'shell_wrapper_i/shell_i/PCIe/util_ds_buf/bbstub_IBUF_OUT[0]/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'shell_wrapper_i/shell_i/PCIe/xdma_0/int_qpll1outrefclk_out[0]' to pin '{shell_wrapper_i/shell_i/PCIe/xdma_0/bbstub_int_qpll1outrefclk_out[0]/O}'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'shell_wrapper_i/shell_i/PCIe/xdma_0/sys_clk_gt' to 'shell_wrapper_i/shell_i/PCIe/util_ds_buf/bbstub_IBUF_OUT[0]/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'shell_wrapper_i/shell_i/PCIe/xdma_0/int_qpll1outrefclk_out[1]' to pin '{shell_wrapper_i/shell_i/PCIe/xdma_0/bbstub_int_qpll1outrefclk_out[1]/O}'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'shell_wrapper_i/shell_i/PCIe/xdma_0/sys_clk_gt' to 'shell_wrapper_i/shell_i/PCIe/util_ds_buf/bbstub_IBUF_OUT[0]/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'shell_wrapper_i/shell_i/network/axi_10g_ethernet_0/areset_coreclk_out' to pin 'shell_wrapper_i/shell_i/network/axi_10g_ethernet_0/bbstub_areset_coreclk_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'shell_wrapper_i/shell_i/network/axi_10g_ethernet_0/areset_datapathclk_out' to pin 'shell_wrapper_i/shell_i/network/axi_10g_ethernet_0/bbstub_areset_datapathclk_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'shell_wrapper_i/shell_i/network/axi_10g_ethernet_0/coreclk_out' to pin 'shell_wrapper_i/shell_i/network/axi_10g_ethernet_0/bbstub_coreclk_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'shell_wrapper_i/shell_i/network/axi_10g_ethernet_0/gtrxreset_out' to pin 'shell_wrapper_i/shell_i/network/axi_10g_ethernet_0/bbstub_gtrxreset_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'shell_wrapper_i/shell_i/network/axi_10g_ethernet_0/gttxreset_out' to pin 'shell_wrapper_i/shell_i/network/axi_10g_ethernet_0/bbstub_gttxreset_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'shell_wrapper_i/shell_i/network/axi_10g_ethernet_0/m_axis_rx_tlast' to pin 'shell_wrapper_i/shell_i/network/axi_10g_ethernet_0/bbstub_m_axis_rx_tlast/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'shell_wrapper_i/shell_i/network/axi_10g_ethernet_0/m_axis_rx_tuser' to pin 'shell_wrapper_i/shell_i/network/axi_10g_ethernet_0/bbstub_m_axis_rx_tuser/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'shell_wrapper_i/shell_i/network/axi_10g_ethernet_0/m_axis_rx_tvalid' to pin 'shell_wrapper_i/shell_i/network/axi_10g_ethernet_0/bbstub_m_axis_rx_tvalid/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'shell_wrapper_i/shell_i/network/axi_10g_ethernet_0/qpll0lock_out' to pin 'shell_wrapper_i/shell_i/network/axi_10g_ethernet_0/bbstub_qpll0lock_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'shell_wrapper_i/shell_i/network/axi_10g_ethernet_0/reset_counter_done_out' to pin 'shell_wrapper_i/shell_i/network/axi_10g_ethernet_0/bbstub_reset_counter_done_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'shell_wrapper_i/shell_i/network/axi_10g_ethernet_0/resetdone_out' to pin 'shell_wrapper_i/shell_i/network/axi_10g_ethernet_0/bbstub_resetdone_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'shell_wrapper_i/shell_i/network/axi_10g_ethernet_0/rx_statistics_valid' to pin 'shell_wrapper_i/shell_i/network/axi_10g_ethernet_0/bbstub_rx_statistics_valid/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'shell_wrapper_i/shell_i/network/axi_10g_ethernet_0/rxrecclk_out' to pin 'shell_wrapper_i/shell_i/network/axi_10g_ethernet_0/bbstub_rxrecclk_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'shell_wrapper_i/shell_i/network/axi_10g_ethernet_0/s_axis_tx_tready' to pin 'shell_wrapper_i/shell_i/network/axi_10g_ethernet_0/bbstub_s_axis_tx_tready/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'shell_wrapper_i/shell_i/network/axi_10g_ethernet_0/tx_disable' to pin 'shell_wrapper_i/shell_i/network/axi_10g_ethernet_0/bbstub_tx_disable/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'shell_wrapper_i/shell_i/network/axi_10g_ethernet_0/tx_statistics_valid' to pin 'shell_wrapper_i/shell_i/network/axi_10g_ethernet_0/bbstub_tx_statistics_valid/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'shell_wrapper_i/shell_i/network/axi_10g_ethernet_0/txn' to pin 'shell_wrapper_i/shell_i/network/axi_10g_ethernet_0/bbstub_txn/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'shell_wrapper_i/shell_i/network/axi_10g_ethernet_0/txp' to pin 'shell_wrapper_i/shell_i/network/axi_10g_ethernet_0/bbstub_txp/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'shell_wrapper_i/shell_i/network/axi_10g_ethernet_0/txuserrdy_out' to pin 'shell_wrapper_i/shell_i/network/axi_10g_ethernet_0/bbstub_txuserrdy_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'shell_wrapper_i/shell_i/network/axi_10g_ethernet_0/txusrclk2_out' to pin 'shell_wrapper_i/shell_i/network/axi_10g_ethernet_0/bbstub_txusrclk2_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'shell_wrapper_i/shell_i/network/axi_10g_ethernet_0/txusrclk_out' to pin 'shell_wrapper_i/shell_i/network/axi_10g_ethernet_0/bbstub_txusrclk_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'shell_wrapper_i/shell_i/network/axi_10g_ethernet_0/qpll0outclk_out' to pin 'shell_wrapper_i/shell_i/network/axi_10g_ethernet_0/bbstub_qpll0outclk_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'shell_wrapper_i/shell_i/network/axi_10g_ethernet_0/qpll0outrefclk_out' to pin 'shell_wrapper_i/shell_i/network/axi_10g_ethernet_0/bbstub_qpll0outrefclk_out/O'
WARNING: [Synth 8-565] redefining clock 'refclk200'
WARNING: [Synth 8-565] redefining clock 'refclk200'
INFO: [Synth 8-5819] Moved 35 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2120.008 ; gain = 1189.535 ; free physical = 25314 ; free virtual = 60572
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2120.008 ; gain = 1189.535 ; free physical = 25313 ; free virtual = 60572
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2134.023 ; gain = 1203.551 ; free physical = 25298 ; free virtual = 60556
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 2134.023 ; gain = 1203.551 ; free physical = 25298 ; free virtual = 60556
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 2134.023 ; gain = 1203.551 ; free physical = 25298 ; free virtual = 60556
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 2134.023 ; gain = 1203.551 ; free physical = 25298 ; free virtual = 60556
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 2134.023 ; gain = 1203.551 ; free physical = 25298 ; free virtual = 60556
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 2134.023 ; gain = 1203.551 ; free physical = 25298 ; free virtual = 60556
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 2134.023 ; gain = 1203.551 ; free physical = 25298 ; free virtual = 60556
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------------+----------+
|      |BlackBox name               |Instances |
+------+----------------------------+----------+
|1     |pr                          |         1|
|2     |shell_clk_wiz_0_0           |         1|
|3     |shell_gnd_0                 |         1|
|4     |shell_reverseEndian64_0_0   |         1|
|5     |shell_reverseEndian64_1_0   |         1|
|6     |shell_util_vector_logic_0_0 |         1|
|7     |shell_util_vector_logic_1_0 |         1|
|8     |shell_util_vector_logic_2_0 |         1|
|9     |shell_util_ds_buf_0         |         1|
|10    |shell_xdma_0_0              |         1|
|11    |shell_axiStreamGate_0_0     |         1|
|12    |shell_axi_hwicap_0_0        |         1|
|13    |shell_mdm_1_0               |         1|
|14    |shell_microblaze_0_0        |         1|
|15    |shell_xbar_0                |         1|
|16    |shell_auto_cc_0             |         1|
|17    |shell_rst_clk_wiz_0_100M_0  |         1|
|18    |shell_dlmb_bram_if_cntlr_0  |         1|
|19    |shell_dlmb_v10_0            |         1|
|20    |shell_ilmb_bram_if_cntlr_0  |         1|
|21    |shell_ilmb_v10_0            |         1|
|22    |shell_lmb_bram_0            |         1|
|23    |shell_axi_10g_ethernet_0_0  |         1|
|24    |shell_gnd_1                 |         1|
|25    |shell_ifg_delay_0           |         1|
|26    |shell_mac_config_vector_0   |         1|
|27    |shell_pcs_config_vector_0   |         1|
|28    |shell_rx_data_fifo_1_0      |         1|
|29    |shell_rx_register_slice_1_0 |         1|
|30    |shell_tx_data_fifo_0_0      |         1|
|31    |shell_tx_ifg_tuser_0        |         1|
|32    |shell_tx_register_slice_0_0 |         1|
|33    |shell_vcc_0                 |         1|
+------+----------------------------+----------+

Report Cell Usage: 
+------+----------------------------+------+
|      |Cell                        |Count |
+------+----------------------------+------+
|1     |pr                          |     1|
|2     |shell_auto_cc_0             |     1|
|3     |shell_axiStreamGate_0_0     |     1|
|4     |shell_axi_10g_ethernet_0_0  |     1|
|5     |shell_axi_hwicap_0_0        |     1|
|6     |shell_clk_wiz_0_0           |     1|
|7     |shell_dlmb_bram_if_cntlr_0  |     1|
|8     |shell_dlmb_v10_0            |     1|
|9     |shell_gnd_0                 |     1|
|10    |shell_gnd_1                 |     1|
|11    |shell_ifg_delay_0           |     1|
|12    |shell_ilmb_bram_if_cntlr_0  |     1|
|13    |shell_ilmb_v10_0            |     1|
|14    |shell_lmb_bram_0            |     1|
|15    |shell_mac_config_vector_0   |     1|
|16    |shell_mdm_1_0               |     1|
|17    |shell_microblaze_0_0        |     1|
|18    |shell_pcs_config_vector_0   |     1|
|19    |shell_reverseEndian64_0_0   |     1|
|20    |shell_reverseEndian64_1_0   |     1|
|21    |shell_rst_clk_wiz_0_100M_0  |     1|
|22    |shell_rx_data_fifo_1_0      |     1|
|23    |shell_rx_register_slice_1_0 |     1|
|24    |shell_tx_data_fifo_0_0      |     1|
|25    |shell_tx_ifg_tuser_0        |     1|
|26    |shell_tx_register_slice_0_0 |     1|
|27    |shell_util_ds_buf_0         |     1|
|28    |shell_util_vector_logic_0_0 |     1|
|29    |shell_util_vector_logic_1_0 |     1|
|30    |shell_util_vector_logic_2_0 |     1|
|31    |shell_vcc_0                 |     1|
|32    |shell_xbar_0                |     1|
|33    |shell_xdma_0_0              |     1|
|34    |IBUF                        |     1|
|35    |OBUF                        |     2|
+------+----------------------------+------+

Report Instance Areas: 
+------+--------------------------------+-------------------------------------+------+
|      |Instance                        |Module                               |Cells |
+------+--------------------------------+-------------------------------------+------+
|1     |top                             |                                     |  3961|
|2     |  pr_wrapper_i                  |pr_wrapper                           |   149|
|3     |  shell_wrapper_i               |shell_wrapper                        |  3809|
|4     |    shell_i                     |shell                                |  3809|
|5     |      PCIe                      |PCIe_imp_107RYSW                     |   504|
|6     |      control                   |control_imp_31I7B2                   |   912|
|7     |        microblaze_0_axi_periph |shell_microblaze_0_axi_periph_0      |   472|
|8     |          m02_couplers          |m02_couplers_imp_940121              |    98|
|9     |      microblaze_0_local_memory |microblaze_0_local_memory_imp_M2BBUB |   494|
|10    |      network                   |network_imp_10F7WL8                  |  1743|
+------+--------------------------------+-------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 2134.023 ; gain = 1203.551 ; free physical = 25298 ; free virtual = 60556
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2134.023 ; gain = 251.000 ; free physical = 25298 ; free virtual = 60556
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 2134.031 ; gain = 1203.559 ; free physical = 25298 ; free virtual = 60556
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
154 Infos, 157 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 2197.914 ; gain = 966.188 ; free physical = 25235 ; free virtual = 60494
INFO: [Common 17-1381] The checkpoint '/home/tarafdar/thesis/gitStuff/projects/8k5Shell/8k5Shell.runs/synth_1/shellTop.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2197.914 ; gain = 0.000 ; free physical = 25235 ; free virtual = 60494
INFO: [Common 17-206] Exiting Vivado at Sun Jul  2 17:34:58 2017...
