# system info intel_rtile_cxl_top_cxltyp3_ed on 2023.06.21.20:56:00
system_info:
name,value
DEVICE,AGIB027R29A1E2VR3
DEVICE_FAMILY,Agilex
GENERATION_ID,0
#
#
# Files generated for intel_rtile_cxl_top_cxltyp3_ed on 2023.06.21.20:56:00
files:
filepath,kind,attributes,module,is_top
sim/intel_rtile_cxl_top_cxltyp3_ed.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,intel_rtile_cxl_top_cxltyp3_ed,true
intel_rtile_cxl_top_150/sim/cxl_type3ddr_define.svh.iv,OTHER,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_image_version.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv,SYSTEM_VERILOG_INCLUDE,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv,SYSTEM_VERILOG_INCLUDE,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv,SYSTEM_VERILOG_INCLUDE,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/ialtc_ctech_lib_async_rst_latch.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/ialtc_ctech_lib_async_rst_latch_p.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/ialtc_ctech_lib_async_set_latch.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/ialtc_ctech_lib_async_set_latch_p.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/ialtc_ctech_lib_bb_buf.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/ialtc_ctech_lib_buf.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/ialtc_ctech_lib_clk_and.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/ialtc_ctech_lib_clk_and_en.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/ialtc_ctech_lib_clk_buf.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/ialtc_ctech_lib_clk_div2.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/ialtc_ctech_lib_clk_div2_reset.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/ialtc_ctech_lib_clk_gate_and.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/ialtc_ctech_lib_clk_gate_or.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/ialtc_ctech_lib_clk_gate_te.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/ialtc_ctech_lib_clk_gate_te_rst_ss.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/ialtc_ctech_lib_clk_inv.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/ialtc_ctech_lib_clk_mux_2to1.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/ialtc_ctech_lib_clk_mux_3to1.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/ialtc_ctech_lib_clk_mux_4to1.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/ialtc_ctech_lib_clk_nand.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/ialtc_ctech_lib_clk_nand_en.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/ialtc_ctech_lib_clk_nor.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/ialtc_ctech_lib_clk_nor_en.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/ialtc_ctech_lib_clk_or.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/ialtc_ctech_lib_clk_or_en.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/ialtc_ctech_lib_doublesync_rst.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/ialtc_ctech_lib_doublesync_rstb.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/ialtc_ctech_lib_doublesync_set.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/ialtc_ctech_lib_doublesync_setb.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/ialtc_ctech_lib_dq.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/ialtc_ctech_lib_en_async_rst_latch.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/ialtc_ctech_lib_en_async_rst_latch_p.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/ialtc_ctech_lib_en_async_rstd_latch.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/ialtc_ctech_lib_en_async_rstd_latch_p.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/ialtc_ctech_lib_en_async_set_latch.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/ialtc_ctech_lib_en_async_set_latch_p.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/ialtc_ctech_lib_en_latch.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/ialtc_ctech_lib_en_latch_p.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/ialtc_ctech_lib_en_rst_latch.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/ialtc_ctech_lib_en_rst_latch_p.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/ialtc_ctech_lib_en_rstd_latch.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/ialtc_ctech_lib_en_rstd_latch_p.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/ialtc_ctech_lib_en_set_latch.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/ialtc_ctech_lib_en_set_latch_p.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/ialtc_ctech_lib_ident.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/ialtc_ctech_lib_inv.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/ialtc_ctech_lib_latch.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/ialtc_ctech_lib_latch_async_rst.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/ialtc_ctech_lib_latch_async_rst_set.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/ialtc_ctech_lib_latch_async_set.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/ialtc_ctech_lib_latch_p.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/ialtc_ctech_lib_mux_2to1.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/ialtc_ctech_lib_or2.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/ialtc_ctech_lib_rst_latch.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/ialtc_ctech_lib_rst_latch_p.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/ialtc_ctech_lib_rstd_latch.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/ialtc_ctech_lib_rstd_latch_p.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/ialtc_ctech_lib_set_latch.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/ialtc_ctech_lib_set_latch_p.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/ialtc_ctech_lib_set_rst_latch.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/ialtc_ctech_lib_set_rst_latch_p.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/ialtc_ctech_lib_triplesync.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/ialtc_ctech_lib_triplesync_rst.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv,SYSTEM_VERILOG_INCLUDE,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv,SYSTEM_VERILOG_INCLUDE,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv,SYSTEM_VERILOG_INCLUDE,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv,SYSTEM_VERILOG_INCLUDE,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv,SYSTEM_VERILOG_INCLUDE,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv,SYSTEM_VERILOG_INCLUDE,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv,SYSTEM_VERILOG_INCLUDE,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv,SYSTEM_VERILOG_INCLUDE,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv,SYSTEM_VERILOG_INCLUDE,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv,SYSTEM_VERILOG_INCLUDE,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv,SYSTEM_VERILOG_INCLUDE,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv,SYSTEM_VERILOG_INCLUDE,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv,SYSTEM_VERILOG_INCLUDE,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv,SYSTEM_VERILOG_INCLUDE,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv,SYSTEM_VERILOG_INCLUDE,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv,SYSTEM_VERILOG_INCLUDE,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv,SYSTEM_VERILOG_INCLUDE,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv,SYSTEM_VERILOG_INCLUDE,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv,SYSTEM_VERILOG_INCLUDE,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv,SYSTEM_VERILOG_INCLUDE,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv,SYSTEM_VERILOG_INCLUDE,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv,SYSTEM_VERILOG_INCLUDE,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv,SYSTEM_VERILOG_INCLUDE,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_rx_avst_parser.sv,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_rx_avst_parser_top.sv,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_avst_merger.sv,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_avst_merger_top.sv,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_credit_steal.sv,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_credit_add.sv,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_credit_add_top.sv,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/csb2wire_cdc_bridge.sv,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/csb2wire_status.sv,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/custom_sb_top.sv,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/csb2wire_adapter.sv,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/custom_PM_controller.sv,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/custom_PM_Errinj.sv,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/custom_PM_handler.sv,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/custom_PM_response_ctrl.sv,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/ccip_if_pkg.sv,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv,SYSTEM_VERILOG_INCLUDE,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv,SYSTEM_VERILOG_INCLUDE,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/rtlgen_pkg_v12.sv,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv,SYSTEM_VERILOG_INCLUDE,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/ial_tc_bbs_cfg_pkg.sv,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/gbl_pkg.sv,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxlip_top_pkg.sv,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/ial_pkg.sv,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/aibwrap_pkg.sv,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/ff.sv,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/ff_en.sv,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/ff_reset.sv,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/ff_en_reset.sv,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/fair_arbiter.sv,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/buffer_alloc.sv,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/buffer_alloc_minmax.sv,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/buffer_alloc_topram.sv,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/asc_module.sv,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/prienc.sv,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/tmp_tc_bbs_cfg_pkg.sv,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/gram_sdp.sv,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/gram_sdp_be.sv,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/gram_sdp_2clks.sv,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/gram_sdp_2clks_re.sv,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/gram_tdp.sv,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/quad_ram.sv,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/ram_1r1w.sv,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/ram_2rw.sv,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/bfifo.sv,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/nb_fifo.sv,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/gfifo.sv,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/sbv_gfifo.sv,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/bbs_pkg.sv,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/fabric_pkg.sv,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/bbs_aib_pkg.sv,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/aibsw_if_credits.sv,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/egress_credit_handling.sv,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/egress_credit_handling_data_fsm.sv,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/egress_credit_handling_pushwrite_data_fsm.sv,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/egress_credit_handling_fsm.sv,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/bbs_divide_lpm_divide_1910_o22elqa.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/ial_ingress_fifo.sv,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/ial_ingress_fifo_ord.sv,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/ial_ingress.sv,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/ial_egress_fifo.sv,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/ial_egress.sv,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/ial_top.sv,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/pt_pkg.sv,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/pt_m2sreq.sv,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/dcc_top.sv,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/ucc_top.sv,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/dfc_pkg.sv,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/devmem_top.sv,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/ddfc_ctrl.sv,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/ddfc_dataflow.sv,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/ddfc_top.sv,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/dfc_top.sv,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/m2sq_top.sv,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/perfmon_slice.sv,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/perfmon_top.sv,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/bbs_slice.sv,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/bbs_fme_top.sv,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/bbs_avmm_slave.sv,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/bbs_mem_inter.sv,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/bbs_divide.sv,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/bbs_fme_memwrap.sv,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/bbs_slice_memwrap.sv,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/bbs_slice_wrap.sv,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/ram_if.sv,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/bbs_mailbox.sv,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/bbs_mailbox_cmd.sv,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/bbs_mailbox_elog.sv,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_memexp_sip_fifo.sv,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/bbs_top.sv,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/bbs_wrapper.sv,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/ial_tc_bbs_cfg.sv,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_ctech_or2_gen.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_bidir.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/dpram_inf.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_dpram_vcd.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_fifo_vcd_dp_ram.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_fifo_vcd_read_ptr.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_fifo_vcd_reset_sync.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_fifo_vcd_status_unit.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_fifo_vcd_sym.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_fifo_vcd_synch.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_fifo_vcd_syncore_ram.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_fifo_vcd_vector_extender.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_fifo_vcd_vector_reducer.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_fifo_vcd_write_ptr.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_a_mfc_trans_gate.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_a_m_rdy_msk.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_a_tfc_trans_gate.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_a_t_rdy_msk.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_a_arbiter.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_aunit.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_devreset.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_cxpgst_sharedtimer.sv,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_strobe_generator.sv,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_ckunit.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_ram2r2w144x128.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_gtprs.sv,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_CRC32_D256.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_CRC32_D224.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_CRC32_D192.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_CRC32_D160.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_CRC32_D128.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_CRC32_D96.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_CRC32_D64.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_CRC32_D32.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_gto_ecrc.sv,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_gtoqc.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_gtmfcmcu.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_gtmfctcu.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_gt_mctp_errtrk.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_gt_mctp_seqtrk.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_gtihdrchk.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_gterrlog.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_gtfc.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_gti.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_gticpctl.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_gtidq.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_gtihq.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_gtiqc.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_gtm.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_gto.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_gtopf.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_gtsideq.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_gtunit.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_gt_hiperrlog.sv,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_data_comp.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_generator1.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_generator2.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_errorlog.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_target_bytecntrs.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_master_bytecntrs.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_errindicator.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_gunit.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_new_dualportram.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_dbgport.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_dmi.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_iointf.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_lunit.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_pm.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_straps.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_triggers.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_ltrcomp.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_l1subunit.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_ltr_tc_cntr.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_ltr_cntr_wr.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_ltr_reg.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_ltr.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_tcmon_reg.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_tcmon.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_ts_comp.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_jtimestamp.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_junit.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_build_version.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_cmb_glb_regs_2_rdl.sv,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0.sv,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_cmb_global.sv,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_regs_2_rdl.sv,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1.sv,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_regs_2_rdl.sv,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_pptm.sv,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_psbmpmmsgctrl.sv,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_ctrl_stat_regs.sv,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_pcfgrdrdy.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_pcfgread_rdl.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_pcfgwrite_rdl.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_pcorr.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_pdecode.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_p_mc_multiply.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_pexpbyten.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_pfatal.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_pnonfatal.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_prdycntrl.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_psbmstrctrl.sv,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_psbrspstrl.sv,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_pmirror.sv,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_pintr.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_punit.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_qmgeneralpurpose.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_qmvectormachine.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_qmunit.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_qtgpslicer.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_qtslicer.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_qtqueues.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_qsunit.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_phub.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_ppgtran.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cmb_avmm_slave.sv,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cmb_avmm_master.sv,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_cmb_core.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_cmb2avst_top.sv,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_rx_side.sv,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_rx_hdr_data_fifos.sv,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_rx_crd_type.sv,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_rx_crd_lmt.sv,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_tx_side.sv,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_tx_hdr_data_fifos.sv,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_tx_crd_lmt.sv,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_tlp_hdr_decode.sv,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cmb2avst_avmm_slave.sv,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_ltssm_logger.sv,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_rx_crd_check.sv,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg.sv,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_rdl.sv,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_top.sv,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_cfg.sv,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_core0_fifo_vcd_dp_ram.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_core0_fifo_vcd_read_ptr.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_core0_fifo_vcd_reset_sync.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_core0_fifo_vcd_status_unit.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_core0_fifo_vcd_sym.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_core0_fifo_vcd_synch.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_core0_fifo_vcd_syncore_ram.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_core0_fifo_vcd_write_ptr.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_rx_core_fifos.sv,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_rx_data_fifos.sv,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_tx_core_crd.sv,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_tx_core_fifos.sv,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_tx_burst_mode.sv,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_tx_data_fifos.sv,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_memexp_sip_io_shim_cdc.sv,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_memexp_sip_io_shim_afifo.sv,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_memexp_sip_io_shim_cfifo.sv,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_memexp_sip_io_shim_dfifo.sv,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_memexp_sip_io_shim_delay_data.sv,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_memexp_sip_io_shim_rx_egress.sv,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_memexp_sip_io_shim_rx_ingress.sv,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_memexp_sip_io_shim_tx.sv,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_memexp_sip_io_shim_top.sv,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_wrapper.sv,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_memexp_sip_aibsw_if_ingress.sv,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/bbs_slice_dcd.sv,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/bbs_slice_fr_dcd.sv,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/aibsw_if_fr_credits.sv,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_memexp_sip_aibsw_if_egress.sv,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_memexp_sip_ready_delay.sv,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_memexp_sip_aibsw_if_top.sv,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_memexp_sip_clk_rst_ctrl.sv,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_memexp_sip_rst_ctrl.sv,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_memexp_sip.sv,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_memexp_sip_top.sv,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_fifo_vcd.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_io_core0_fifo_vcd.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_memexp_sip_io_shim_fifo_vcd.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_memexp_sip_bbs_fifo_vcd.v,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/cxl_ip_top.sv,SYSTEM_VERILOG,,cxl_ip_top,false
intel_rtile_cxl_top_150/sim/rtile_cxl_ip.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,rtile_cxl_ip,false
intel_rtile_cxl_top_150/sim/rnr_ial_sip_clkgen_pll.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,rnr_ial_sip_clkgen_pll,false
intel_rtile_cxl_top_150/sim/avmm_interconnect.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,avmm_interconnect,false
intel_rtile_cxl_ast_100/sim/mentor/common/rtl/altera_std_synchronizer_nocut.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/mentor/common/rtl/rnr_simple_fifo.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/mentor/common/rtl/lutlen0.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/mentor/common/rtl/lutlen1.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/mentor/common/rtl/lutlen2.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/mentor/common/rtl/lutlen3.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/mentor/common/rtl/lutlen4.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/mentor/common/rtl/lutlen5.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/mentor/common/rtl/lutlen6.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/mentor/common/rtl/lutlen7.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/mentor/common/rtl/csb_adaptor/intel_rtile_com_mcsb.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/mentor/common/rtl/csb_adaptor/intel_rtile_com_tcsb.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/mentor/common/rtl/csb_adaptor/rnr_divclk.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/mentor/common/rtl/csb_adaptor/rnr_csb_pkg.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/mentor/common/rtl/csb_adaptor/intel_rtile_apperr2csb.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/mentor/common/rtl/csb_adaptor/intel_rtile_avmm2csb.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/mentor/common/rtl/csb_adaptor/intel_rtile_csb2cii.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/mentor/common/rtl/csb_adaptor/intel_rtile_csb2cplto.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/mentor/common/rtl/csb_adaptor/intel_rtile_csb2pcicfg.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/mentor/common/rtl/csb_adaptor/intel_rtile_pcie_csb2serr.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/mentor/common/rtl/csb_adaptor/intel_rtile_pcie_csb2vferr.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/mentor/common/rtl/csb_adaptor/intel_rtile_csb_adaptor.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/mentor/common/rtl/csb_adaptor/intel_rtile_csbcgcgu.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/mentor/common/rtl/csb_adaptor/intel_rtile_csbcism.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/mentor/common/rtl/csb_adaptor/intel_rtile_csbcport.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/mentor/common/rtl/csb_adaptor/intel_rtile_csbebase.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/mentor/common/rtl/csb_adaptor/intel_rtile_csbendpoint.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/mentor/common/rtl/csb_adaptor/intel_rtile_csbep_wrapper.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/mentor/common/rtl/csb_adaptor/intel_rtile_flr2csb.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/mentor/common/rtl/csb_adaptor/intel_rtile_pcie_int2csb.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/mentor/common/rtl/csb_adaptor/intel_rtile_pcie_pm2csb.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/mentor/common/rtl/csb_adaptor/intel_rtile_pcie_prs2csb.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/mentor/common/rtl/csb_adaptor/intel_rtile_user_avmm_adapter.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/mentor/common/rtl/csb_adaptor/intel_rtile_pulsesync.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/mentor/common/rtl/csb_adaptor/intel_rtile_pcie_vw2csb.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/mentor/common/rtl/csb_adaptor/rnr_csb_common_module.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/mentor/common/rtl/csb_adaptor/rnr_mux2.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/mentor/common/rtl/csb_adaptor/rnr_com_syncfifo.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/mentor/common/rtl/csb_adaptor/rnr_csbcasyncclkreq.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/mentor/common/rtl/csb_adaptor/rnr_csbcasyncfifo_egr.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/mentor/common/rtl/csb_adaptor/rnr_csbcasyncfifo_ing.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/mentor/common/rtl/csb_adaptor/rnr_csbcasyncfifo.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/mentor/common/rtl/csb_adaptor/rnr_csbccomp.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/mentor/common/rtl/csb_adaptor/rnr_csbcegress.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/mentor/common/rtl/csb_adaptor/rnr_csb_cfgif.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/mentor/common/rtl/csb_adaptor/rnr_csbcfifo.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/mentor/common/rtl/csb_adaptor/rnr_csbcingress.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/mentor/common/rtl/csb_adaptor/rnr_csbcinqueue.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/mentor/common/rtl/csb_adaptor/rnr_csbcusync_clk1.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/mentor/common/rtl/csb_adaptor/rnr_csbcusync_clk2.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/mentor/common/rtl/csb_adaptor/rnr_csbebulkrdwr.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/mentor/common/rtl/csb_adaptor/rnr_csbebulkrdwrwrapper.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/mentor/common/rtl/csb_adaptor/rnr_csbebytecount.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/mentor/common/rtl/csb_adaptor/rnr_csbedoserrmstr.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/mentor/common/rtl/csb_adaptor/rnr_csbehierinsert.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/mentor/common/rtl/csb_adaptor/rnr_csbemstrreg.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/mentor/common/rtl/csb_adaptor/rnr_csbemstr.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/mentor/common/rtl/csb_adaptor/rnr_csbetregsplitter.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/mentor/common/rtl/csb_adaptor/rnr_csbetrgtreg.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/mentor/common/rtl/csb_adaptor/rnr_csbetrgt.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/mentor/common/rtl/csb_adaptor/intel_rtile_cxl_csb2aermsg.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/mentor/common/rtl/csb_adaptor/intel_rtile_cxl_csb2cfgupdate.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/mentor/common/rtl/csb_adaptor/intel_rtile_cxl_pm2csb.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/mentor/common/rtl/csb_adaptor/intel_rtile_cxl_csb2hiperr.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/rnr_cxl_pkg.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/z1578a_mdx1.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/maib_and_rnr.dv.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/soft_wrapper/rnr_cxl_fifo.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/soft_wrapper/rnr_cxl_hssi_dcm_rx_mapping.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/soft_wrapper/rnr_cxl_hssi_dcm_tx_mapping.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/soft_wrapper/rnr_cxl_ial_rx_mapping.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/soft_wrapper/rnr_cxl_ial_tx_mapping.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/soft_wrapper/rnr_cxl_csbb_gasket.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/soft_wrapper/rnr_cxl_io_arb_wrapper.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/soft_wrapper/rnr_cxl_io_memche_priority_mux.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/soft_wrapper/rnr_cxl_io_memche_weight_counter.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/soft_wrapper/rnr_cxl_io_tx_wrapper.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/soft_wrapper/rnr_cxl_memcache_credit_allocation.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/soft_wrapper/rnr_cxl_memcache_priority_mux.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/soft_wrapper/rnr_cxl_memcache_tx_wrapper.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/soft_wrapper/rnr_cxl_memcache_tx_wrapper_revb.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/soft_wrapper/rnr_cxl_soft_rx_tx_wrapper.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/soft_wrapper/rnr_cxl_soft_rx_wrapper.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/soft_wrapper/rnr_cxl_soft_tx_wrapper.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/soft_wrapper/rnr_cxl_soft_wrapper.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/soft_wrapper/rnr_cxl_tx_dsk_m_gen_24_chnl.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/soft_wrapper/rnr_cxl_tx_dsk_m_gen.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/soft_wrapper/rnr_cxl_rx_aib_deskew_datapipe.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/soft_wrapper/rnr_cxl_rx_aib_deskew_sm.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/soft_wrapper/rnr_cxl_rx_aib_deskew.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/soft_wrapper/rnr_cxl_std_synchronizer.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/soft_wrapper/rnr_cxl_reset_ctrl.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/soft_wrapper/rnr_cxl_soft_logic_interfaces.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/soft_wrapper/rnr_cxl_user_avmm_adapter.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/soft_wrapper/rnr_cxl_ptm_deser.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/soft_wrapper/rnr_cxl_d2h_data_fifo.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/soft_wrapper/rnr_cxl_credit_counter.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/soft_wrapper/rnr_cxl_flow_err_detect.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_comb_ehp2aib.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_comb_aib2ehp.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_full_ehp2aib.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_full_aib2ehp.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_wrapper.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_data.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_data_shifter.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_dvalid.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_generic.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_output_mux.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_seg_valids.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_sop_eop_dw_gen.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_sop_eop_handling.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_valid_shifter.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_wrapper.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_lut.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_data_segment_mux.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_data_segment.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_data_valids.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_eop_2_handling.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_eop_dwpos.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_frame_aligner.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_header_eop.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_header_segment.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_header_sidebands.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_header_valid.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_segment_decoding.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_wrapper.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/common/rtl/lutlen0.mif,MIF,,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/common/rtl/lutlen1.mif,MIF,,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/common/rtl/lutlen2.mif,MIF,,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/common/rtl/lutlen3.mif,MIF,,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/common/rtl/lutlen4.mif,MIF,,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/common/rtl/lutlen5.mif,MIF,,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/common/rtl/lutlen6.mif,MIF,,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/common/rtl/lutlen7.mif,MIF,,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/intel_rtile_cxl_ast.sv,SYSTEM_VERILOG,,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/synopsys/common/rtl/altera_std_synchronizer_nocut.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/synopsys/common/rtl/rnr_simple_fifo.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/synopsys/common/rtl/lutlen0.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/synopsys/common/rtl/lutlen1.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/synopsys/common/rtl/lutlen2.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/synopsys/common/rtl/lutlen3.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/synopsys/common/rtl/lutlen4.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/synopsys/common/rtl/lutlen5.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/synopsys/common/rtl/lutlen6.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/synopsys/common/rtl/lutlen7.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/synopsys/common/rtl/csb_adaptor/intel_rtile_com_mcsb.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/synopsys/common/rtl/csb_adaptor/intel_rtile_com_tcsb.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/synopsys/common/rtl/csb_adaptor/rnr_divclk.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/synopsys/common/rtl/csb_adaptor/rnr_csb_pkg.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/synopsys/common/rtl/csb_adaptor/intel_rtile_apperr2csb.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/synopsys/common/rtl/csb_adaptor/intel_rtile_avmm2csb.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/synopsys/common/rtl/csb_adaptor/intel_rtile_csb2cii.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/synopsys/common/rtl/csb_adaptor/intel_rtile_csb2cplto.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/synopsys/common/rtl/csb_adaptor/intel_rtile_csb2pcicfg.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/synopsys/common/rtl/csb_adaptor/intel_rtile_pcie_csb2serr.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/synopsys/common/rtl/csb_adaptor/intel_rtile_pcie_csb2vferr.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/synopsys/common/rtl/csb_adaptor/intel_rtile_csb_adaptor.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/synopsys/common/rtl/csb_adaptor/intel_rtile_csbcgcgu.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/synopsys/common/rtl/csb_adaptor/intel_rtile_csbcism.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/synopsys/common/rtl/csb_adaptor/intel_rtile_csbcport.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/synopsys/common/rtl/csb_adaptor/intel_rtile_csbebase.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/synopsys/common/rtl/csb_adaptor/intel_rtile_csbendpoint.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/synopsys/common/rtl/csb_adaptor/intel_rtile_csbep_wrapper.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/synopsys/common/rtl/csb_adaptor/intel_rtile_flr2csb.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/synopsys/common/rtl/csb_adaptor/intel_rtile_pcie_int2csb.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/synopsys/common/rtl/csb_adaptor/intel_rtile_pcie_pm2csb.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/synopsys/common/rtl/csb_adaptor/intel_rtile_pcie_prs2csb.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/synopsys/common/rtl/csb_adaptor/intel_rtile_user_avmm_adapter.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/synopsys/common/rtl/csb_adaptor/intel_rtile_pulsesync.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/synopsys/common/rtl/csb_adaptor/intel_rtile_pcie_vw2csb.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/synopsys/common/rtl/csb_adaptor/rnr_csb_common_module.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/synopsys/common/rtl/csb_adaptor/rnr_mux2.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/synopsys/common/rtl/csb_adaptor/rnr_com_syncfifo.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/synopsys/common/rtl/csb_adaptor/rnr_csbcasyncclkreq.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/synopsys/common/rtl/csb_adaptor/rnr_csbcasyncfifo_egr.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/synopsys/common/rtl/csb_adaptor/rnr_csbcasyncfifo_ing.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/synopsys/common/rtl/csb_adaptor/rnr_csbcasyncfifo.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/synopsys/common/rtl/csb_adaptor/rnr_csbccomp.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/synopsys/common/rtl/csb_adaptor/rnr_csbcegress.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/synopsys/common/rtl/csb_adaptor/rnr_csb_cfgif.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/synopsys/common/rtl/csb_adaptor/rnr_csbcfifo.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/synopsys/common/rtl/csb_adaptor/rnr_csbcingress.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/synopsys/common/rtl/csb_adaptor/rnr_csbcinqueue.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/synopsys/common/rtl/csb_adaptor/rnr_csbcusync_clk1.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/synopsys/common/rtl/csb_adaptor/rnr_csbcusync_clk2.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/synopsys/common/rtl/csb_adaptor/rnr_csbebulkrdwr.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/synopsys/common/rtl/csb_adaptor/rnr_csbebulkrdwrwrapper.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/synopsys/common/rtl/csb_adaptor/rnr_csbebytecount.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/synopsys/common/rtl/csb_adaptor/rnr_csbedoserrmstr.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/synopsys/common/rtl/csb_adaptor/rnr_csbehierinsert.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/synopsys/common/rtl/csb_adaptor/rnr_csbemstrreg.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/synopsys/common/rtl/csb_adaptor/rnr_csbemstr.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/synopsys/common/rtl/csb_adaptor/rnr_csbetregsplitter.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/synopsys/common/rtl/csb_adaptor/rnr_csbetrgtreg.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/synopsys/common/rtl/csb_adaptor/rnr_csbetrgt.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/synopsys/common/rtl/csb_adaptor/intel_rtile_cxl_csb2aermsg.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/synopsys/common/rtl/csb_adaptor/intel_rtile_cxl_csb2cfgupdate.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/synopsys/common/rtl/csb_adaptor/intel_rtile_cxl_pm2csb.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/synopsys/common/rtl/csb_adaptor/intel_rtile_cxl_csb2hiperr.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/cadence/common/rtl/altera_std_synchronizer_nocut.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/cadence/common/rtl/rnr_simple_fifo.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/cadence/common/rtl/lutlen0.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/cadence/common/rtl/lutlen1.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/cadence/common/rtl/lutlen2.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/cadence/common/rtl/lutlen3.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/cadence/common/rtl/lutlen4.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/cadence/common/rtl/lutlen5.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/cadence/common/rtl/lutlen6.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/cadence/common/rtl/lutlen7.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/cadence/common/rtl/csb_adaptor/intel_rtile_com_mcsb.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/cadence/common/rtl/csb_adaptor/intel_rtile_com_tcsb.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/cadence/common/rtl/csb_adaptor/rnr_divclk.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/cadence/common/rtl/csb_adaptor/rnr_csb_pkg.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/cadence/common/rtl/csb_adaptor/intel_rtile_apperr2csb.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/cadence/common/rtl/csb_adaptor/intel_rtile_avmm2csb.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/cadence/common/rtl/csb_adaptor/intel_rtile_csb2cii.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/cadence/common/rtl/csb_adaptor/intel_rtile_csb2cplto.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/cadence/common/rtl/csb_adaptor/intel_rtile_csb2pcicfg.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/cadence/common/rtl/csb_adaptor/intel_rtile_pcie_csb2serr.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/cadence/common/rtl/csb_adaptor/intel_rtile_pcie_csb2vferr.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/cadence/common/rtl/csb_adaptor/intel_rtile_csb_adaptor.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/cadence/common/rtl/csb_adaptor/intel_rtile_csbcgcgu.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/cadence/common/rtl/csb_adaptor/intel_rtile_csbcism.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/cadence/common/rtl/csb_adaptor/intel_rtile_csbcport.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/cadence/common/rtl/csb_adaptor/intel_rtile_csbebase.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/cadence/common/rtl/csb_adaptor/intel_rtile_csbendpoint.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/cadence/common/rtl/csb_adaptor/intel_rtile_csbep_wrapper.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/cadence/common/rtl/csb_adaptor/intel_rtile_flr2csb.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/cadence/common/rtl/csb_adaptor/intel_rtile_pcie_int2csb.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/cadence/common/rtl/csb_adaptor/intel_rtile_pcie_pm2csb.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/cadence/common/rtl/csb_adaptor/intel_rtile_pcie_prs2csb.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/cadence/common/rtl/csb_adaptor/intel_rtile_user_avmm_adapter.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/cadence/common/rtl/csb_adaptor/intel_rtile_pulsesync.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/cadence/common/rtl/csb_adaptor/intel_rtile_pcie_vw2csb.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/cadence/common/rtl/csb_adaptor/rnr_csb_common_module.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/cadence/common/rtl/csb_adaptor/rnr_mux2.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/cadence/common/rtl/csb_adaptor/rnr_com_syncfifo.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/cadence/common/rtl/csb_adaptor/rnr_csbcasyncclkreq.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/cadence/common/rtl/csb_adaptor/rnr_csbcasyncfifo_egr.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/cadence/common/rtl/csb_adaptor/rnr_csbcasyncfifo_ing.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/cadence/common/rtl/csb_adaptor/rnr_csbcasyncfifo.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/cadence/common/rtl/csb_adaptor/rnr_csbccomp.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/cadence/common/rtl/csb_adaptor/rnr_csbcegress.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/cadence/common/rtl/csb_adaptor/rnr_csb_cfgif.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/cadence/common/rtl/csb_adaptor/rnr_csbcfifo.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/cadence/common/rtl/csb_adaptor/rnr_csbcingress.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/cadence/common/rtl/csb_adaptor/rnr_csbcinqueue.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/cadence/common/rtl/csb_adaptor/rnr_csbcusync_clk1.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/cadence/common/rtl/csb_adaptor/rnr_csbcusync_clk2.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/cadence/common/rtl/csb_adaptor/rnr_csbebulkrdwr.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/cadence/common/rtl/csb_adaptor/rnr_csbebulkrdwrwrapper.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/cadence/common/rtl/csb_adaptor/rnr_csbebytecount.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/cadence/common/rtl/csb_adaptor/rnr_csbedoserrmstr.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/cadence/common/rtl/csb_adaptor/rnr_csbehierinsert.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/cadence/common/rtl/csb_adaptor/rnr_csbemstrreg.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/cadence/common/rtl/csb_adaptor/rnr_csbemstr.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/cadence/common/rtl/csb_adaptor/rnr_csbetregsplitter.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/cadence/common/rtl/csb_adaptor/rnr_csbetrgtreg.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/cadence/common/rtl/csb_adaptor/rnr_csbetrgt.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/cadence/common/rtl/csb_adaptor/intel_rtile_cxl_csb2aermsg.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/cadence/common/rtl/csb_adaptor/intel_rtile_cxl_csb2cfgupdate.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/cadence/common/rtl/csb_adaptor/intel_rtile_cxl_pm2csb.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/cadence/common/rtl/csb_adaptor/intel_rtile_cxl_csb2hiperr.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/aldec/common/rtl/altera_std_synchronizer_nocut.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/aldec/common/rtl/rnr_simple_fifo.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/aldec/common/rtl/lutlen0.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/aldec/common/rtl/lutlen1.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/aldec/common/rtl/lutlen2.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/aldec/common/rtl/lutlen3.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/aldec/common/rtl/lutlen4.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/aldec/common/rtl/lutlen5.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/aldec/common/rtl/lutlen6.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/aldec/common/rtl/lutlen7.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/aldec/common/rtl/csb_adaptor/intel_rtile_com_mcsb.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/aldec/common/rtl/csb_adaptor/intel_rtile_com_tcsb.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/aldec/common/rtl/csb_adaptor/rnr_divclk.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/aldec/common/rtl/csb_adaptor/rnr_csb_pkg.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/aldec/common/rtl/csb_adaptor/intel_rtile_apperr2csb.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/aldec/common/rtl/csb_adaptor/intel_rtile_avmm2csb.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/aldec/common/rtl/csb_adaptor/intel_rtile_csb2cii.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/aldec/common/rtl/csb_adaptor/intel_rtile_csb2cplto.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/aldec/common/rtl/csb_adaptor/intel_rtile_csb2pcicfg.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/aldec/common/rtl/csb_adaptor/intel_rtile_pcie_csb2serr.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/aldec/common/rtl/csb_adaptor/intel_rtile_pcie_csb2vferr.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/aldec/common/rtl/csb_adaptor/intel_rtile_csb_adaptor.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/aldec/common/rtl/csb_adaptor/intel_rtile_csbcgcgu.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/aldec/common/rtl/csb_adaptor/intel_rtile_csbcism.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/aldec/common/rtl/csb_adaptor/intel_rtile_csbcport.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/aldec/common/rtl/csb_adaptor/intel_rtile_csbebase.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/aldec/common/rtl/csb_adaptor/intel_rtile_csbendpoint.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/aldec/common/rtl/csb_adaptor/intel_rtile_csbep_wrapper.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/aldec/common/rtl/csb_adaptor/intel_rtile_flr2csb.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/aldec/common/rtl/csb_adaptor/intel_rtile_pcie_int2csb.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/aldec/common/rtl/csb_adaptor/intel_rtile_pcie_pm2csb.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/aldec/common/rtl/csb_adaptor/intel_rtile_pcie_prs2csb.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/aldec/common/rtl/csb_adaptor/intel_rtile_user_avmm_adapter.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/aldec/common/rtl/csb_adaptor/intel_rtile_pulsesync.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/aldec/common/rtl/csb_adaptor/intel_rtile_pcie_vw2csb.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/aldec/common/rtl/csb_adaptor/rnr_csb_common_module.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/aldec/common/rtl/csb_adaptor/rnr_mux2.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/aldec/common/rtl/csb_adaptor/rnr_com_syncfifo.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/aldec/common/rtl/csb_adaptor/rnr_csbcasyncclkreq.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/aldec/common/rtl/csb_adaptor/rnr_csbcasyncfifo_egr.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/aldec/common/rtl/csb_adaptor/rnr_csbcasyncfifo_ing.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/aldec/common/rtl/csb_adaptor/rnr_csbcasyncfifo.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/aldec/common/rtl/csb_adaptor/rnr_csbccomp.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/aldec/common/rtl/csb_adaptor/rnr_csbcegress.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/aldec/common/rtl/csb_adaptor/rnr_csb_cfgif.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/aldec/common/rtl/csb_adaptor/rnr_csbcfifo.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/aldec/common/rtl/csb_adaptor/rnr_csbcingress.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/aldec/common/rtl/csb_adaptor/rnr_csbcinqueue.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/aldec/common/rtl/csb_adaptor/rnr_csbcusync_clk1.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/aldec/common/rtl/csb_adaptor/rnr_csbcusync_clk2.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/aldec/common/rtl/csb_adaptor/rnr_csbebulkrdwr.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/aldec/common/rtl/csb_adaptor/rnr_csbebulkrdwrwrapper.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/aldec/common/rtl/csb_adaptor/rnr_csbebytecount.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/aldec/common/rtl/csb_adaptor/rnr_csbedoserrmstr.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/aldec/common/rtl/csb_adaptor/rnr_csbehierinsert.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/aldec/common/rtl/csb_adaptor/rnr_csbemstrreg.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/aldec/common/rtl/csb_adaptor/rnr_csbemstr.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/aldec/common/rtl/csb_adaptor/rnr_csbetregsplitter.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/aldec/common/rtl/csb_adaptor/rnr_csbetrgtreg.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/aldec/common/rtl/csb_adaptor/rnr_csbetrgt.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/aldec/common/rtl/csb_adaptor/intel_rtile_cxl_csb2aermsg.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/aldec/common/rtl/csb_adaptor/intel_rtile_cxl_csb2cfgupdate.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/aldec/common/rtl/csb_adaptor/intel_rtile_cxl_pm2csb.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/aldec/common/rtl/csb_adaptor/intel_rtile_cxl_csb2hiperr.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,intel_rtile_cxl_ast,false
intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh,SYSTEM_VERILOG_INCLUDE,,intel_rtile_cxl_ast,false
altera_iopll_1931/sim/intel_rtile_cxl_top_cxltyp3_ed_altera_iopll_1931_lsetw4a.vo,VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_altera_iopll_1931_lsetw4a,false
cxltyp3ddr_avmm_interconnect_100/sim/intel_rtile_cxl_top_cxltyp3_ed_cxltyp3ddr_avmm_interconnect_100_kentdoy.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,intel_rtile_cxl_top_cxltyp3_ed_cxltyp3ddr_avmm_interconnect_100_kentdoy,false
altera_avalon_mm_bridge_2001/sim/intel_rtile_cxl_top_cxltyp3_ed_altera_avalon_mm_bridge_2001_k2bg7dq.v,VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_altera_avalon_mm_bridge_2001_k2bg7dq,false
mm_ccb_1921/sim/intel_rtile_cxl_top_cxltyp3_ed_mm_ccb_1921_lcsq4ni.v,VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_mm_ccb_1921_lcsq4ni,false
altera_mm_interconnect_1920/sim/intel_rtile_cxl_top_cxltyp3_ed_altera_mm_interconnect_1920_ujfwi7y.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,intel_rtile_cxl_top_cxltyp3_ed_altera_mm_interconnect_1920_ujfwi7y,false
mm_ccb_1921/sim/intel_rtile_cxl_top_cxltyp3_ed_mm_ccb_st_dc_fifo_1921_4asniea.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,intel_rtile_cxl_top_cxltyp3_ed_mm_ccb_st_dc_fifo_1921_4asniea,false
mm_ccb_1921/sim/intel_rtile_cxl_top_cxltyp3_ed_mm_ccb_st_dc_fifo_1921_wen3bsa.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,intel_rtile_cxl_top_cxltyp3_ed_mm_ccb_st_dc_fifo_1921_wen3bsa,false
altera_merlin_master_translator_191/sim/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_master_translator_191_g7h47bq.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_master_translator_191_g7h47bq,false
altera_merlin_slave_translator_191/sim/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_slave_translator_191_x56fcki.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_slave_translator_191_x56fcki,false
altera_merlin_master_agent_191/sim/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_master_agent_191_mpbm6tq.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_master_agent_191_mpbm6tq,false
altera_merlin_slave_agent_191/sim/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_slave_agent_191_ncfkfri.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_slave_agent_191_ncfkfri,false
altera_merlin_slave_agent_191/sim/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_slave_agent_191_ncfkfri,false
altera_merlin_router_1921/sim/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_ev3gtfa.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_ev3gtfa,false
altera_merlin_router_1921/sim/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_iz4kmqa.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_iz4kmqa,false
altera_merlin_router_1921/sim/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_iuteppq.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_iuteppq,false
altera_merlin_router_1921/sim/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_ahdw3sa.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_ahdw3sa,false
altera_merlin_router_1921/sim/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_ga4uc2i.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_ga4uc2i,false
altera_merlin_router_1921/sim/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_wk3ga3a.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_wk3ga3a,false
altera_merlin_router_1921/sim/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_tyusa4a.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_tyusa4a,false
altera_merlin_router_1921/sim/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_yhoyeoq.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_yhoyeoq,false
altera_merlin_traffic_limiter_191/sim/altera_merlin_reorder_memory.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_traffic_limiter_191_kcba44q,false
altera_merlin_traffic_limiter_191/sim/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_traffic_limiter_191_kcba44q,false
altera_merlin_traffic_limiter_191/sim/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_traffic_limiter_191_kcba44q.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_traffic_limiter_191_kcba44q,false
altera_merlin_burst_adapter_1923/sim/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_burst_adapter_1923_cqtay7y.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_burst_adapter_1923_cqtay7y,false
altera_merlin_burst_adapter_1923/sim/altera_merlin_burst_adapter_uncmpr.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_burst_adapter_1923_cqtay7y,false
altera_merlin_burst_adapter_1923/sim/altera_merlin_burst_adapter_13_1.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_burst_adapter_1923_cqtay7y,false
altera_merlin_burst_adapter_1923/sim/altera_merlin_burst_adapter_new.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_burst_adapter_1923_cqtay7y,false
altera_merlin_burst_adapter_1923/sim/altera_incr_burst_converter.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_burst_adapter_1923_cqtay7y,false
altera_merlin_burst_adapter_1923/sim/altera_wrap_burst_converter.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_burst_adapter_1923_cqtay7y,false
altera_merlin_burst_adapter_1923/sim/altera_default_burst_converter.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_burst_adapter_1923_cqtay7y,false
altera_merlin_burst_adapter_1923/sim/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_burst_adapter_1923_cqtay7y,false
altera_merlin_burst_adapter_1923/sim/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_burst_adapter_1923_wv5ldia.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_burst_adapter_1923_wv5ldia,false
altera_merlin_burst_adapter_1923/sim/altera_merlin_burst_adapter_uncmpr.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_burst_adapter_1923_wv5ldia,false
altera_merlin_burst_adapter_1923/sim/altera_merlin_burst_adapter_13_1.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_burst_adapter_1923_wv5ldia,false
altera_merlin_burst_adapter_1923/sim/altera_merlin_burst_adapter_new.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_burst_adapter_1923_wv5ldia,false
altera_merlin_burst_adapter_1923/sim/altera_incr_burst_converter.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_burst_adapter_1923_wv5ldia,false
altera_merlin_burst_adapter_1923/sim/altera_wrap_burst_converter.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_burst_adapter_1923_wv5ldia,false
altera_merlin_burst_adapter_1923/sim/altera_default_burst_converter.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_burst_adapter_1923_wv5ldia,false
altera_merlin_burst_adapter_1923/sim/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_burst_adapter_1923_wv5ldia,false
altera_merlin_demultiplexer_1921/sim/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_idnjcja.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_idnjcja,false
altera_merlin_demultiplexer_1921/sim/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_fvd2aaq.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_fvd2aaq,false
altera_merlin_multiplexer_1921/sim/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_okzu56a.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_okzu56a,false
altera_merlin_multiplexer_1921/sim/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_okzu56a,false
altera_merlin_multiplexer_1921/sim/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_ows5xlq.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_ows5xlq,false
altera_merlin_multiplexer_1921/sim/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_ows5xlq,false
altera_merlin_multiplexer_1921/sim/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_tk6ryqa.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_tk6ryqa,false
altera_merlin_multiplexer_1921/sim/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_tk6ryqa,false
altera_merlin_multiplexer_1921/sim/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_ifvxyrq.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_ifvxyrq,false
altera_merlin_multiplexer_1921/sim/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_ifvxyrq,false
altera_merlin_multiplexer_1921/sim/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_kwikzwq.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_kwikzwq,false
altera_merlin_multiplexer_1921/sim/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_kwikzwq,false
altera_merlin_demultiplexer_1921/sim/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_yyrcbvy.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_yyrcbvy,false
altera_merlin_demultiplexer_1921/sim/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_iz6m4ii.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_iz6m4ii,false
altera_merlin_demultiplexer_1921/sim/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_medrqry.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_medrqry,false
altera_merlin_demultiplexer_1921/sim/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_f6766by.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_f6766by,false
altera_merlin_demultiplexer_1921/sim/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_6pfw33y.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_6pfw33y,false
altera_merlin_multiplexer_1921/sim/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_wkulxjq.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_wkulxjq,false
altera_merlin_multiplexer_1921/sim/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_wkulxjq,false
altera_merlin_multiplexer_1921/sim/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_thssqhi.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_thssqhi,false
altera_merlin_multiplexer_1921/sim/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_thssqhi,false
altera_merlin_width_adapter_1920/sim/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_7r6vdty.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_7r6vdty,false
altera_merlin_width_adapter_1920/sim/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_7r6vdty,false
altera_merlin_width_adapter_1920/sim/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_7r6vdty,false
altera_merlin_width_adapter_1920/sim/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_3f4yqhi.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_3f4yqhi,false
altera_merlin_width_adapter_1920/sim/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_3f4yqhi,false
altera_merlin_width_adapter_1920/sim/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_3f4yqhi,false
altera_merlin_width_adapter_1920/sim/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_q5moxay.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_q5moxay,false
altera_merlin_width_adapter_1920/sim/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_q5moxay,false
altera_merlin_width_adapter_1920/sim/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_q5moxay,false
altera_merlin_width_adapter_1920/sim/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_7d3cali.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_7d3cali,false
altera_merlin_width_adapter_1920/sim/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_7d3cali,false
altera_merlin_width_adapter_1920/sim/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_7d3cali,false
altera_merlin_width_adapter_1920/sim/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_dxcqefq.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_dxcqefq,false
altera_merlin_width_adapter_1920/sim/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_dxcqefq,false
altera_merlin_width_adapter_1920/sim/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_dxcqefq,false
altera_merlin_width_adapter_1920/sim/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_4t7ioqa.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_4t7ioqa,false
altera_merlin_width_adapter_1920/sim/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_4t7ioqa,false
altera_merlin_width_adapter_1920/sim/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_4t7ioqa,false
st_dc_fifo_1941/sim/intel_rtile_cxl_top_cxltyp3_ed_st_dc_fifo_1941_t2zlahy.v,VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_st_dc_fifo_1941_t2zlahy,false
st_dc_fifo_1941/sim/altera_reset_synchronizer.v,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_st_dc_fifo_1941_t2zlahy,false
st_dc_fifo_1941/sim/altera_dcfifo_synchronizer_bundle.v,VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_st_dc_fifo_1941_t2zlahy,false
st_dc_fifo_1941/sim/altera_std_synchronizer_nocut.v,VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_st_dc_fifo_1941_t2zlahy,false
altera_merlin_traffic_limiter_191/sim/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_phez6qq.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_phez6qq,false
altera_avalon_sc_fifo_1931/sim/intel_rtile_cxl_top_cxltyp3_ed_altera_avalon_sc_fifo_1931_fzgstwy.v,VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_altera_avalon_sc_fifo_1931_fzgstwy,false
altera_merlin_burst_adapter_1923/sim/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_ei5g6li.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_ei5g6li,false
altera_merlin_burst_adapter_1923/sim/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_tild7ga.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_tild7ga,false
altera_avalon_st_pipeline_stage_1920/sim/intel_rtile_cxl_top_cxltyp3_ed_altera_avalon_st_pipeline_stage_1920_zterisq.sv,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_altera_avalon_st_pipeline_stage_1920_zterisq,false
altera_avalon_st_pipeline_stage_1920/sim/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,intel_rtile_cxl_top_cxltyp3_ed_altera_avalon_st_pipeline_stage_1920_zterisq,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
intel_rtile_cxl_top_cxltyp3_ed.intel_rtile_cxl_top_0,cxl_ip_top
intel_rtile_cxl_top_cxltyp3_ed.intel_rtile_cxl_top_0.rtile_cxl_ip,rtile_cxl_ip
intel_rtile_cxl_top_cxltyp3_ed.intel_rtile_cxl_top_0.rtile_cxl_ip.rtile_cxl_ip,intel_rtile_cxl_ast
intel_rtile_cxl_top_cxltyp3_ed.intel_rtile_cxl_top_0.rnr_ial_sip_clkgen_pll,rnr_ial_sip_clkgen_pll
intel_rtile_cxl_top_cxltyp3_ed.intel_rtile_cxl_top_0.rnr_ial_sip_clkgen_pll.rnr_ial_sip_clkgen_pll,intel_rtile_cxl_top_cxltyp3_ed_altera_iopll_1931_lsetw4a
intel_rtile_cxl_top_cxltyp3_ed.intel_rtile_cxl_top_0.avmm_interconnect,avmm_interconnect
intel_rtile_cxl_top_cxltyp3_ed.intel_rtile_cxl_top_0.avmm_interconnect.avmm_interconnect,intel_rtile_cxl_top_cxltyp3_ed_cxltyp3ddr_avmm_interconnect_100_kentdoy
intel_rtile_cxl_top_cxltyp3_ed.intel_rtile_cxl_top_0.avmm_interconnect.avmm_interconnect.afu_slave,intel_rtile_cxl_top_cxltyp3_ed_altera_avalon_mm_bridge_2001_k2bg7dq
intel_rtile_cxl_top_cxltyp3_ed.intel_rtile_cxl_top_0.avmm_interconnect.avmm_interconnect.bbs_slave,intel_rtile_cxl_top_cxltyp3_ed_altera_avalon_mm_bridge_2001_k2bg7dq
intel_rtile_cxl_top_cxltyp3_ed.intel_rtile_cxl_top_0.avmm_interconnect.avmm_interconnect.cmb2avst_slave,intel_rtile_cxl_top_cxltyp3_ed_altera_avalon_mm_bridge_2001_k2bg7dq
intel_rtile_cxl_top_cxltyp3_ed.intel_rtile_cxl_top_0.avmm_interconnect.avmm_interconnect.debug_master,intel_rtile_cxl_top_cxltyp3_ed_altera_avalon_mm_bridge_2001_k2bg7dq
intel_rtile_cxl_top_cxltyp3_ed.intel_rtile_cxl_top_0.avmm_interconnect.avmm_interconnect.usr_avmm_hip_reconfig_slave,intel_rtile_cxl_top_cxltyp3_ed_altera_avalon_mm_bridge_2001_k2bg7dq
intel_rtile_cxl_top_cxltyp3_ed.intel_rtile_cxl_top_0.avmm_interconnect.avmm_interconnect.cxl_compliance_slave,intel_rtile_cxl_top_cxltyp3_ed_altera_avalon_mm_bridge_2001_k2bg7dq
intel_rtile_cxl_top_cxltyp3_ed.intel_rtile_cxl_top_0.avmm_interconnect.avmm_interconnect.cxl_io_master,intel_rtile_cxl_top_cxltyp3_ed_mm_ccb_1921_lcsq4ni
intel_rtile_cxl_top_cxltyp3_ed.intel_rtile_cxl_top_0.avmm_interconnect.avmm_interconnect.cxl_io_master.my_altera_avalon_dc_fifo_cmd_fifo,intel_rtile_cxl_top_cxltyp3_ed_mm_ccb_st_dc_fifo_1921_4asniea
intel_rtile_cxl_top_cxltyp3_ed.intel_rtile_cxl_top_0.avmm_interconnect.avmm_interconnect.cxl_io_master.my_altera_avalon_dc_fifo_cmd_fifo.my_altera_avalon_dc_fifo_cmd_fifo,intel_rtile_cxl_top_cxltyp3_ed_st_dc_fifo_1941_t2zlahy
intel_rtile_cxl_top_cxltyp3_ed.intel_rtile_cxl_top_0.avmm_interconnect.avmm_interconnect.cxl_io_master.my_altera_avalon_dc_fifo_rsp_fifo,intel_rtile_cxl_top_cxltyp3_ed_mm_ccb_st_dc_fifo_1921_wen3bsa
intel_rtile_cxl_top_cxltyp3_ed.intel_rtile_cxl_top_0.avmm_interconnect.avmm_interconnect.cxl_io_master.my_altera_avalon_dc_fifo_rsp_fifo.my_altera_avalon_dc_fifo_rsp_fifo,intel_rtile_cxl_top_cxltyp3_ed_st_dc_fifo_1941_t2zlahy
intel_rtile_cxl_top_cxltyp3_ed.intel_rtile_cxl_top_0.avmm_interconnect.avmm_interconnect.cxl_io_slave,intel_rtile_cxl_top_cxltyp3_ed_mm_ccb_1921_lcsq4ni
intel_rtile_cxl_top_cxltyp3_ed.intel_rtile_cxl_top_0.avmm_interconnect.avmm_interconnect.cxl_io_slave.my_altera_avalon_dc_fifo_cmd_fifo,intel_rtile_cxl_top_cxltyp3_ed_mm_ccb_st_dc_fifo_1921_4asniea
intel_rtile_cxl_top_cxltyp3_ed.intel_rtile_cxl_top_0.avmm_interconnect.avmm_interconnect.cxl_io_slave.my_altera_avalon_dc_fifo_cmd_fifo.my_altera_avalon_dc_fifo_cmd_fifo,intel_rtile_cxl_top_cxltyp3_ed_st_dc_fifo_1941_t2zlahy
intel_rtile_cxl_top_cxltyp3_ed.intel_rtile_cxl_top_0.avmm_interconnect.avmm_interconnect.cxl_io_slave.my_altera_avalon_dc_fifo_rsp_fifo,intel_rtile_cxl_top_cxltyp3_ed_mm_ccb_st_dc_fifo_1921_wen3bsa
intel_rtile_cxl_top_cxltyp3_ed.intel_rtile_cxl_top_0.avmm_interconnect.avmm_interconnect.cxl_io_slave.my_altera_avalon_dc_fifo_rsp_fifo.my_altera_avalon_dc_fifo_rsp_fifo,intel_rtile_cxl_top_cxltyp3_ed_st_dc_fifo_1941_t2zlahy
intel_rtile_cxl_top_cxltyp3_ed.intel_rtile_cxl_top_0.avmm_interconnect.avmm_interconnect.hip_reconfig_slave,intel_rtile_cxl_top_cxltyp3_ed_mm_ccb_1921_lcsq4ni
intel_rtile_cxl_top_cxltyp3_ed.intel_rtile_cxl_top_0.avmm_interconnect.avmm_interconnect.hip_reconfig_slave.my_altera_avalon_dc_fifo_cmd_fifo,intel_rtile_cxl_top_cxltyp3_ed_mm_ccb_st_dc_fifo_1921_4asniea
intel_rtile_cxl_top_cxltyp3_ed.intel_rtile_cxl_top_0.avmm_interconnect.avmm_interconnect.hip_reconfig_slave.my_altera_avalon_dc_fifo_cmd_fifo.my_altera_avalon_dc_fifo_cmd_fifo,intel_rtile_cxl_top_cxltyp3_ed_st_dc_fifo_1941_t2zlahy
intel_rtile_cxl_top_cxltyp3_ed.intel_rtile_cxl_top_0.avmm_interconnect.avmm_interconnect.hip_reconfig_slave.my_altera_avalon_dc_fifo_rsp_fifo,intel_rtile_cxl_top_cxltyp3_ed_mm_ccb_st_dc_fifo_1921_wen3bsa
intel_rtile_cxl_top_cxltyp3_ed.intel_rtile_cxl_top_0.avmm_interconnect.avmm_interconnect.hip_reconfig_slave.my_altera_avalon_dc_fifo_rsp_fifo.my_altera_avalon_dc_fifo_rsp_fifo,intel_rtile_cxl_top_cxltyp3_ed_st_dc_fifo_1941_t2zlahy
intel_rtile_cxl_top_cxltyp3_ed.intel_rtile_cxl_top_0.avmm_interconnect.avmm_interconnect.mm_interconnect_0,intel_rtile_cxl_top_cxltyp3_ed_altera_mm_interconnect_1920_ujfwi7y
intel_rtile_cxl_top_cxltyp3_ed.intel_rtile_cxl_top_0.avmm_interconnect.avmm_interconnect.mm_interconnect_0.cxl_io_master_m0_translator,intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_master_translator_191_g7h47bq
intel_rtile_cxl_top_cxltyp3_ed.intel_rtile_cxl_top_0.avmm_interconnect.avmm_interconnect.mm_interconnect_0.debug_master_m0_translator,intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_master_translator_191_g7h47bq
intel_rtile_cxl_top_cxltyp3_ed.intel_rtile_cxl_top_0.avmm_interconnect.avmm_interconnect.mm_interconnect_0.afu_slave_s0_translator,intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_slave_translator_191_x56fcki
intel_rtile_cxl_top_cxltyp3_ed.intel_rtile_cxl_top_0.avmm_interconnect.avmm_interconnect.mm_interconnect_0.bbs_slave_s0_translator,intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_slave_translator_191_x56fcki
intel_rtile_cxl_top_cxltyp3_ed.intel_rtile_cxl_top_0.avmm_interconnect.avmm_interconnect.mm_interconnect_0.cmb2avst_slave_s0_translator,intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_slave_translator_191_x56fcki
intel_rtile_cxl_top_cxltyp3_ed.intel_rtile_cxl_top_0.avmm_interconnect.avmm_interconnect.mm_interconnect_0.hip_reconfig_slave_s0_translator,intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_slave_translator_191_x56fcki
intel_rtile_cxl_top_cxltyp3_ed.intel_rtile_cxl_top_0.avmm_interconnect.avmm_interconnect.mm_interconnect_0.cxl_compliance_slave_s0_translator,intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_slave_translator_191_x56fcki
intel_rtile_cxl_top_cxltyp3_ed.intel_rtile_cxl_top_0.avmm_interconnect.avmm_interconnect.mm_interconnect_0.cxl_io_slave_s0_translator,intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_slave_translator_191_x56fcki
intel_rtile_cxl_top_cxltyp3_ed.intel_rtile_cxl_top_0.avmm_interconnect.avmm_interconnect.mm_interconnect_0.usr_avmm_hip_reconfig_slave_s0_translator,intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_slave_translator_191_x56fcki
intel_rtile_cxl_top_cxltyp3_ed.intel_rtile_cxl_top_0.avmm_interconnect.avmm_interconnect.mm_interconnect_0.cxl_io_master_m0_agent,intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_master_agent_191_mpbm6tq
intel_rtile_cxl_top_cxltyp3_ed.intel_rtile_cxl_top_0.avmm_interconnect.avmm_interconnect.mm_interconnect_0.debug_master_m0_agent,intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_master_agent_191_mpbm6tq
intel_rtile_cxl_top_cxltyp3_ed.intel_rtile_cxl_top_0.avmm_interconnect.avmm_interconnect.mm_interconnect_0.afu_slave_s0_agent,intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_slave_agent_191_ncfkfri
intel_rtile_cxl_top_cxltyp3_ed.intel_rtile_cxl_top_0.avmm_interconnect.avmm_interconnect.mm_interconnect_0.bbs_slave_s0_agent,intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_slave_agent_191_ncfkfri
intel_rtile_cxl_top_cxltyp3_ed.intel_rtile_cxl_top_0.avmm_interconnect.avmm_interconnect.mm_interconnect_0.cmb2avst_slave_s0_agent,intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_slave_agent_191_ncfkfri
intel_rtile_cxl_top_cxltyp3_ed.intel_rtile_cxl_top_0.avmm_interconnect.avmm_interconnect.mm_interconnect_0.hip_reconfig_slave_s0_agent,intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_slave_agent_191_ncfkfri
intel_rtile_cxl_top_cxltyp3_ed.intel_rtile_cxl_top_0.avmm_interconnect.avmm_interconnect.mm_interconnect_0.cxl_compliance_slave_s0_agent,intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_slave_agent_191_ncfkfri
intel_rtile_cxl_top_cxltyp3_ed.intel_rtile_cxl_top_0.avmm_interconnect.avmm_interconnect.mm_interconnect_0.cxl_io_slave_s0_agent,intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_slave_agent_191_ncfkfri
intel_rtile_cxl_top_cxltyp3_ed.intel_rtile_cxl_top_0.avmm_interconnect.avmm_interconnect.mm_interconnect_0.usr_avmm_hip_reconfig_slave_s0_agent,intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_slave_agent_191_ncfkfri
intel_rtile_cxl_top_cxltyp3_ed.intel_rtile_cxl_top_0.avmm_interconnect.avmm_interconnect.mm_interconnect_0.afu_slave_s0_agent_rsp_fifo,intel_rtile_cxl_top_cxltyp3_ed_altera_avalon_sc_fifo_1931_fzgstwy
intel_rtile_cxl_top_cxltyp3_ed.intel_rtile_cxl_top_0.avmm_interconnect.avmm_interconnect.mm_interconnect_0.afu_slave_s0_agent_rdata_fifo,intel_rtile_cxl_top_cxltyp3_ed_altera_avalon_sc_fifo_1931_fzgstwy
intel_rtile_cxl_top_cxltyp3_ed.intel_rtile_cxl_top_0.avmm_interconnect.avmm_interconnect.mm_interconnect_0.bbs_slave_s0_agent_rsp_fifo,intel_rtile_cxl_top_cxltyp3_ed_altera_avalon_sc_fifo_1931_fzgstwy
intel_rtile_cxl_top_cxltyp3_ed.intel_rtile_cxl_top_0.avmm_interconnect.avmm_interconnect.mm_interconnect_0.cmb2avst_slave_s0_agent_rsp_fifo,intel_rtile_cxl_top_cxltyp3_ed_altera_avalon_sc_fifo_1931_fzgstwy
intel_rtile_cxl_top_cxltyp3_ed.intel_rtile_cxl_top_0.avmm_interconnect.avmm_interconnect.mm_interconnect_0.cmb2avst_slave_s0_agent_rdata_fifo,intel_rtile_cxl_top_cxltyp3_ed_altera_avalon_sc_fifo_1931_fzgstwy
intel_rtile_cxl_top_cxltyp3_ed.intel_rtile_cxl_top_0.avmm_interconnect.avmm_interconnect.mm_interconnect_0.hip_reconfig_slave_s0_agent_rsp_fifo,intel_rtile_cxl_top_cxltyp3_ed_altera_avalon_sc_fifo_1931_fzgstwy
intel_rtile_cxl_top_cxltyp3_ed.intel_rtile_cxl_top_0.avmm_interconnect.avmm_interconnect.mm_interconnect_0.hip_reconfig_slave_s0_agent_rdata_fifo,intel_rtile_cxl_top_cxltyp3_ed_altera_avalon_sc_fifo_1931_fzgstwy
intel_rtile_cxl_top_cxltyp3_ed.intel_rtile_cxl_top_0.avmm_interconnect.avmm_interconnect.mm_interconnect_0.cxl_compliance_slave_s0_agent_rsp_fifo,intel_rtile_cxl_top_cxltyp3_ed_altera_avalon_sc_fifo_1931_fzgstwy
intel_rtile_cxl_top_cxltyp3_ed.intel_rtile_cxl_top_0.avmm_interconnect.avmm_interconnect.mm_interconnect_0.cxl_io_slave_s0_agent_rsp_fifo,intel_rtile_cxl_top_cxltyp3_ed_altera_avalon_sc_fifo_1931_fzgstwy
intel_rtile_cxl_top_cxltyp3_ed.intel_rtile_cxl_top_0.avmm_interconnect.avmm_interconnect.mm_interconnect_0.cxl_io_slave_s0_agent_rdata_fifo,intel_rtile_cxl_top_cxltyp3_ed_altera_avalon_sc_fifo_1931_fzgstwy
intel_rtile_cxl_top_cxltyp3_ed.intel_rtile_cxl_top_0.avmm_interconnect.avmm_interconnect.mm_interconnect_0.usr_avmm_hip_reconfig_slave_s0_agent_rsp_fifo,intel_rtile_cxl_top_cxltyp3_ed_altera_avalon_sc_fifo_1931_fzgstwy
intel_rtile_cxl_top_cxltyp3_ed.intel_rtile_cxl_top_0.avmm_interconnect.avmm_interconnect.mm_interconnect_0.usr_avmm_hip_reconfig_slave_s0_agent_rdata_fifo,intel_rtile_cxl_top_cxltyp3_ed_altera_avalon_sc_fifo_1931_fzgstwy
intel_rtile_cxl_top_cxltyp3_ed.intel_rtile_cxl_top_0.avmm_interconnect.avmm_interconnect.mm_interconnect_0.router,intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_ev3gtfa
intel_rtile_cxl_top_cxltyp3_ed.intel_rtile_cxl_top_0.avmm_interconnect.avmm_interconnect.mm_interconnect_0.router_001,intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_iz4kmqa
intel_rtile_cxl_top_cxltyp3_ed.intel_rtile_cxl_top_0.avmm_interconnect.avmm_interconnect.mm_interconnect_0.router_002,intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_iuteppq
intel_rtile_cxl_top_cxltyp3_ed.intel_rtile_cxl_top_0.avmm_interconnect.avmm_interconnect.mm_interconnect_0.router_004,intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_iuteppq
intel_rtile_cxl_top_cxltyp3_ed.intel_rtile_cxl_top_0.avmm_interconnect.avmm_interconnect.mm_interconnect_0.router_003,intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_ahdw3sa
intel_rtile_cxl_top_cxltyp3_ed.intel_rtile_cxl_top_0.avmm_interconnect.avmm_interconnect.mm_interconnect_0.router_005,intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_ga4uc2i
intel_rtile_cxl_top_cxltyp3_ed.intel_rtile_cxl_top_0.avmm_interconnect.avmm_interconnect.mm_interconnect_0.router_006,intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_wk3ga3a
intel_rtile_cxl_top_cxltyp3_ed.intel_rtile_cxl_top_0.avmm_interconnect.avmm_interconnect.mm_interconnect_0.router_007,intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_tyusa4a
intel_rtile_cxl_top_cxltyp3_ed.intel_rtile_cxl_top_0.avmm_interconnect.avmm_interconnect.mm_interconnect_0.router_008,intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_yhoyeoq
intel_rtile_cxl_top_cxltyp3_ed.intel_rtile_cxl_top_0.avmm_interconnect.avmm_interconnect.mm_interconnect_0.cxl_io_master_m0_limiter,intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_traffic_limiter_191_kcba44q
intel_rtile_cxl_top_cxltyp3_ed.intel_rtile_cxl_top_0.avmm_interconnect.avmm_interconnect.mm_interconnect_0.cxl_io_master_m0_limiter.my_altera_avalon_sc_fifo_dest_id_fifo,intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_phez6qq
intel_rtile_cxl_top_cxltyp3_ed.intel_rtile_cxl_top_0.avmm_interconnect.avmm_interconnect.mm_interconnect_0.cxl_io_master_m0_limiter.my_altera_avalon_sc_fifo_dest_id_fifo.my_altera_avalon_sc_fifo_dest_id_fifo,intel_rtile_cxl_top_cxltyp3_ed_altera_avalon_sc_fifo_1931_fzgstwy
intel_rtile_cxl_top_cxltyp3_ed.intel_rtile_cxl_top_0.avmm_interconnect.avmm_interconnect.mm_interconnect_0.debug_master_m0_limiter,intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_traffic_limiter_191_kcba44q
intel_rtile_cxl_top_cxltyp3_ed.intel_rtile_cxl_top_0.avmm_interconnect.avmm_interconnect.mm_interconnect_0.debug_master_m0_limiter.my_altera_avalon_sc_fifo_dest_id_fifo,intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_phez6qq
intel_rtile_cxl_top_cxltyp3_ed.intel_rtile_cxl_top_0.avmm_interconnect.avmm_interconnect.mm_interconnect_0.debug_master_m0_limiter.my_altera_avalon_sc_fifo_dest_id_fifo.my_altera_avalon_sc_fifo_dest_id_fifo,intel_rtile_cxl_top_cxltyp3_ed_altera_avalon_sc_fifo_1931_fzgstwy
intel_rtile_cxl_top_cxltyp3_ed.intel_rtile_cxl_top_0.avmm_interconnect.avmm_interconnect.mm_interconnect_0.afu_slave_s0_burst_adapter,intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_burst_adapter_1923_cqtay7y
intel_rtile_cxl_top_cxltyp3_ed.intel_rtile_cxl_top_0.avmm_interconnect.avmm_interconnect.mm_interconnect_0.afu_slave_s0_burst_adapter.my_altera_avalon_st_pipeline_stage,intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_ei5g6li
intel_rtile_cxl_top_cxltyp3_ed.intel_rtile_cxl_top_0.avmm_interconnect.avmm_interconnect.mm_interconnect_0.afu_slave_s0_burst_adapter.my_altera_avalon_st_pipeline_stage.my_altera_avalon_st_pipeline_stage,intel_rtile_cxl_top_cxltyp3_ed_altera_avalon_st_pipeline_stage_1920_zterisq
intel_rtile_cxl_top_cxltyp3_ed.intel_rtile_cxl_top_0.avmm_interconnect.avmm_interconnect.mm_interconnect_0.cmb2avst_slave_s0_burst_adapter,intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_burst_adapter_1923_cqtay7y
intel_rtile_cxl_top_cxltyp3_ed.intel_rtile_cxl_top_0.avmm_interconnect.avmm_interconnect.mm_interconnect_0.cmb2avst_slave_s0_burst_adapter.my_altera_avalon_st_pipeline_stage,intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_ei5g6li
intel_rtile_cxl_top_cxltyp3_ed.intel_rtile_cxl_top_0.avmm_interconnect.avmm_interconnect.mm_interconnect_0.cmb2avst_slave_s0_burst_adapter.my_altera_avalon_st_pipeline_stage.my_altera_avalon_st_pipeline_stage,intel_rtile_cxl_top_cxltyp3_ed_altera_avalon_st_pipeline_stage_1920_zterisq
intel_rtile_cxl_top_cxltyp3_ed.intel_rtile_cxl_top_0.avmm_interconnect.avmm_interconnect.mm_interconnect_0.hip_reconfig_slave_s0_burst_adapter,intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_burst_adapter_1923_wv5ldia
intel_rtile_cxl_top_cxltyp3_ed.intel_rtile_cxl_top_0.avmm_interconnect.avmm_interconnect.mm_interconnect_0.hip_reconfig_slave_s0_burst_adapter.my_altera_avalon_st_pipeline_stage,intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_tild7ga
intel_rtile_cxl_top_cxltyp3_ed.intel_rtile_cxl_top_0.avmm_interconnect.avmm_interconnect.mm_interconnect_0.hip_reconfig_slave_s0_burst_adapter.my_altera_avalon_st_pipeline_stage.my_altera_avalon_st_pipeline_stage,intel_rtile_cxl_top_cxltyp3_ed_altera_avalon_st_pipeline_stage_1920_zterisq
intel_rtile_cxl_top_cxltyp3_ed.intel_rtile_cxl_top_0.avmm_interconnect.avmm_interconnect.mm_interconnect_0.usr_avmm_hip_reconfig_slave_s0_burst_adapter,intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_burst_adapter_1923_wv5ldia
intel_rtile_cxl_top_cxltyp3_ed.intel_rtile_cxl_top_0.avmm_interconnect.avmm_interconnect.mm_interconnect_0.usr_avmm_hip_reconfig_slave_s0_burst_adapter.my_altera_avalon_st_pipeline_stage,intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_tild7ga
intel_rtile_cxl_top_cxltyp3_ed.intel_rtile_cxl_top_0.avmm_interconnect.avmm_interconnect.mm_interconnect_0.usr_avmm_hip_reconfig_slave_s0_burst_adapter.my_altera_avalon_st_pipeline_stage.my_altera_avalon_st_pipeline_stage,intel_rtile_cxl_top_cxltyp3_ed_altera_avalon_st_pipeline_stage_1920_zterisq
intel_rtile_cxl_top_cxltyp3_ed.intel_rtile_cxl_top_0.avmm_interconnect.avmm_interconnect.mm_interconnect_0.cmd_demux,intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_idnjcja
intel_rtile_cxl_top_cxltyp3_ed.intel_rtile_cxl_top_0.avmm_interconnect.avmm_interconnect.mm_interconnect_0.cmd_demux_001,intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_fvd2aaq
intel_rtile_cxl_top_cxltyp3_ed.intel_rtile_cxl_top_0.avmm_interconnect.avmm_interconnect.mm_interconnect_0.cmd_mux,intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_okzu56a
intel_rtile_cxl_top_cxltyp3_ed.intel_rtile_cxl_top_0.avmm_interconnect.avmm_interconnect.mm_interconnect_0.cmd_mux_002,intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_okzu56a
intel_rtile_cxl_top_cxltyp3_ed.intel_rtile_cxl_top_0.avmm_interconnect.avmm_interconnect.mm_interconnect_0.cmd_mux_005,intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_okzu56a
intel_rtile_cxl_top_cxltyp3_ed.intel_rtile_cxl_top_0.avmm_interconnect.avmm_interconnect.mm_interconnect_0.cmd_mux_001,intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_ows5xlq
intel_rtile_cxl_top_cxltyp3_ed.intel_rtile_cxl_top_0.avmm_interconnect.avmm_interconnect.mm_interconnect_0.cmd_mux_003,intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_tk6ryqa
intel_rtile_cxl_top_cxltyp3_ed.intel_rtile_cxl_top_0.avmm_interconnect.avmm_interconnect.mm_interconnect_0.cmd_mux_004,intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_ifvxyrq
intel_rtile_cxl_top_cxltyp3_ed.intel_rtile_cxl_top_0.avmm_interconnect.avmm_interconnect.mm_interconnect_0.cmd_mux_006,intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_kwikzwq
intel_rtile_cxl_top_cxltyp3_ed.intel_rtile_cxl_top_0.avmm_interconnect.avmm_interconnect.mm_interconnect_0.rsp_demux,intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_yyrcbvy
intel_rtile_cxl_top_cxltyp3_ed.intel_rtile_cxl_top_0.avmm_interconnect.avmm_interconnect.mm_interconnect_0.rsp_demux_002,intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_yyrcbvy
intel_rtile_cxl_top_cxltyp3_ed.intel_rtile_cxl_top_0.avmm_interconnect.avmm_interconnect.mm_interconnect_0.rsp_demux_005,intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_yyrcbvy
intel_rtile_cxl_top_cxltyp3_ed.intel_rtile_cxl_top_0.avmm_interconnect.avmm_interconnect.mm_interconnect_0.rsp_demux_001,intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_iz6m4ii
intel_rtile_cxl_top_cxltyp3_ed.intel_rtile_cxl_top_0.avmm_interconnect.avmm_interconnect.mm_interconnect_0.rsp_demux_003,intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_medrqry
intel_rtile_cxl_top_cxltyp3_ed.intel_rtile_cxl_top_0.avmm_interconnect.avmm_interconnect.mm_interconnect_0.rsp_demux_004,intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_f6766by
intel_rtile_cxl_top_cxltyp3_ed.intel_rtile_cxl_top_0.avmm_interconnect.avmm_interconnect.mm_interconnect_0.rsp_demux_006,intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_6pfw33y
intel_rtile_cxl_top_cxltyp3_ed.intel_rtile_cxl_top_0.avmm_interconnect.avmm_interconnect.mm_interconnect_0.rsp_mux,intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_wkulxjq
intel_rtile_cxl_top_cxltyp3_ed.intel_rtile_cxl_top_0.avmm_interconnect.avmm_interconnect.mm_interconnect_0.rsp_mux_001,intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_thssqhi
intel_rtile_cxl_top_cxltyp3_ed.intel_rtile_cxl_top_0.avmm_interconnect.avmm_interconnect.mm_interconnect_0.cxl_io_master_m0_to_afu_slave_s0_cmd_width_adapter,intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_7r6vdty
intel_rtile_cxl_top_cxltyp3_ed.intel_rtile_cxl_top_0.avmm_interconnect.avmm_interconnect.mm_interconnect_0.cxl_io_master_m0_to_cmb2avst_slave_s0_cmd_width_adapter,intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_7r6vdty
intel_rtile_cxl_top_cxltyp3_ed.intel_rtile_cxl_top_0.avmm_interconnect.avmm_interconnect.mm_interconnect_0.bbs_slave_s0_to_debug_master_m0_rsp_width_adapter,intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_7r6vdty
intel_rtile_cxl_top_cxltyp3_ed.intel_rtile_cxl_top_0.avmm_interconnect.avmm_interconnect.mm_interconnect_0.cxl_io_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter,intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_3f4yqhi
intel_rtile_cxl_top_cxltyp3_ed.intel_rtile_cxl_top_0.avmm_interconnect.avmm_interconnect.mm_interconnect_0.debug_master_m0_to_bbs_slave_s0_cmd_width_adapter,intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_q5moxay
intel_rtile_cxl_top_cxltyp3_ed.intel_rtile_cxl_top_0.avmm_interconnect.avmm_interconnect.mm_interconnect_0.afu_slave_s0_to_cxl_io_master_m0_rsp_width_adapter,intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_q5moxay
intel_rtile_cxl_top_cxltyp3_ed.intel_rtile_cxl_top_0.avmm_interconnect.avmm_interconnect.mm_interconnect_0.cmb2avst_slave_s0_to_cxl_io_master_m0_rsp_width_adapter,intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_q5moxay
intel_rtile_cxl_top_cxltyp3_ed.intel_rtile_cxl_top_0.avmm_interconnect.avmm_interconnect.mm_interconnect_0.debug_master_m0_to_hip_reconfig_slave_s0_cmd_width_adapter,intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_7d3cali
intel_rtile_cxl_top_cxltyp3_ed.intel_rtile_cxl_top_0.avmm_interconnect.avmm_interconnect.mm_interconnect_0.debug_master_m0_to_usr_avmm_hip_reconfig_slave_s0_cmd_width_adapter,intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_7d3cali
intel_rtile_cxl_top_cxltyp3_ed.intel_rtile_cxl_top_0.avmm_interconnect.avmm_interconnect.mm_interconnect_0.hip_reconfig_slave_s0_to_cxl_io_master_m0_rsp_width_adapter,intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_dxcqefq
intel_rtile_cxl_top_cxltyp3_ed.intel_rtile_cxl_top_0.avmm_interconnect.avmm_interconnect.mm_interconnect_0.hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter,intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_4t7ioqa
intel_rtile_cxl_top_cxltyp3_ed.intel_rtile_cxl_top_0.avmm_interconnect.avmm_interconnect.mm_interconnect_0.usr_avmm_hip_reconfig_slave_s0_to_debug_master_m0_rsp_width_adapter,intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_4t7ioqa
