0.7
2020.2
May  7 2023
15:24:31
E:/EDU/Project_EDU/Xilinx_project/vector_database/vector_database.sim/sim_1/synth/timing/xsim/toplevel_tb_time_synth.v,1692127699,verilog,,,,cpu;glbl;rom;toplevel,,uvm,,,,,,
E:/EDU/Project_EDU/Xilinx_project/vector_database/vector_database.srcs/sim_1/new/toplevel_tb.sv,1691958451,systemVerilog,,,,toplevel_tb,,uvm,,,,,,
E:/EDU/Project_EDU/Xilinx_project/vector_database/vector_database.srcs/sources_1/new/uart.sv,1690391026,systemVerilog,,E:/EDU/Project_EDU/Xilinx_project/vector_database/vector_database.srcs/sources_1/new/uart_rx.sv,,uart,,uvm,,,,,,
E:/EDU/Project_EDU/Xilinx_project/vector_database/vector_database.srcs/sources_1/new/uart_rx.sv,1692115326,systemVerilog,,E:/EDU/Project_EDU/Xilinx_project/vector_database/vector_database.srcs/sources_1/new/uart_tx.sv,,uart_rx,,uvm,,,,,,
E:/EDU/Project_EDU/Xilinx_project/vector_database/vector_database.srcs/sources_1/new/uart_tx.sv,1691544252,systemVerilog,,E:/EDU/Project_EDU/Xilinx_project/vector_database/vector_database.srcs/sim_1/new/toplevel_tb.sv,,uart_tx,,uvm,,,,,,
