# Asynchronous-FIFO
Implemented an asynchronous FIFO module in verilog ensuring the successful data transfer betweeen different clock domains. 
Validated the FIFO thoroughly with a testbench for reliable data transfer and management within digital systems
