

================================================================
== Vivado HLS Report for 'load'
================================================================
* Date:           Wed Mar 17 06:06:20 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        kernel_gemm_DRAM_reorg.prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 2.914 ns |   0.42 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval  | Pipeline|
    |   min   |   max   |    min   |    max   | min |  max |   Type  |
    +---------+---------+----------+----------+-----+------+---------+
    |        1|     2070| 3.330 ns | 6.893 us |    1|  2070|   none  |
    +---------+---------+----------+----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOAD_A_LOOP_L  |     1033|     1033|        11|          1|          1|  1024|    yes   |
        |- LOAD_B_LOOP_L  |     1033|     1033|        11|          1|          1|  1024|    yes   |
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 11
  * Pipeline-1: initiation interval (II) = 1, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 25
* Pipeline : 2
  Pipeline-0 : II = 1, D = 11, States = { 2 3 4 5 6 7 8 9 10 11 12 }
  Pipeline-1 : II = 1, D = 11, States = { 14 15 16 17 18 19 20 21 22 23 24 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 25 2 
2 --> 13 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 2 
13 --> 14 
14 --> 25 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 14 
25 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%B_V_offset_read = call i26 @_ssdm_op_Read.ap_auto.i26(i26 %B_V_offset)"   --->   Operation 26 'read' 'B_V_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%A_V_offset_read = call i26 @_ssdm_op_Read.ap_auto.i26(i26 %A_V_offset)"   --->   Operation 27 'read' 'A_V_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%k_read = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %k)"   --->   Operation 28 'read' 'k_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%j_read = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %j)"   --->   Operation 29 'read' 'j_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%i_read = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %i)"   --->   Operation 30 'read' 'i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%flag_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %flag)"   --->   Operation 31 'read' 'flag_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %A_V, [6 x i8]* @p_str8, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str9, [6 x i8]* @p_str10, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 32 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %A_V, [6 x i8]* @p_str8, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str9, [6 x i8]* @p_str10, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 33 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "br i1 %flag_read, label %.preheader4.preheader, label %.loopexit" [kernel_gemm.cpp:6]   --->   Operation 34 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln = call i8 @_ssdm_op_PartSelect.i8.i12.i32.i32(i12 %k_read, i32 4, i32 11)" [kernel_gemm.cpp:10]   --->   Operation 35 'partselect' 'trunc_ln' <Predicate = (flag_read)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln10 = zext i8 %trunc_ln to i19" [kernel_gemm.cpp:10]   --->   Operation 36 'zext' 'zext_ln10' <Predicate = (flag_read)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln7 = zext i26 %A_V_offset_read to i27" [kernel_gemm.cpp:7]   --->   Operation 37 'zext' 'zext_ln7' <Predicate = (flag_read)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.60ns)   --->   "br label %1" [kernel_gemm.cpp:7]   --->   Operation 38 'br' <Predicate = (flag_read)> <Delay = 0.60>

State 2 <SV = 1> <Delay = 1.71>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i11 [ 0, %.preheader4.preheader ], [ %add_ln7, %hls_label_0_end ]" [kernel_gemm.cpp:7]   --->   Operation 39 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%ii1_0 = phi i8 [ 0, %.preheader4.preheader ], [ %select_ln10_1, %hls_label_0_end ]" [kernel_gemm.cpp:10]   --->   Operation 40 'phi' 'ii1_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%kk2_0 = phi i4 [ 0, %.preheader4.preheader ], [ %kk, %hls_label_0_end ]"   --->   Operation 41 'phi' 'kk2_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.61ns)   --->   "%icmp_ln7 = icmp eq i11 %indvar_flatten, -1024" [kernel_gemm.cpp:7]   --->   Operation 42 'icmp' 'icmp_ln7' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.73ns)   --->   "%add_ln7 = add i11 %indvar_flatten, 1" [kernel_gemm.cpp:7]   --->   Operation 43 'add' 'add_ln7' <Predicate = true> <Delay = 0.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "br i1 %icmp_ln7, label %.preheader.preheader, label %hls_label_0_begin" [kernel_gemm.cpp:7]   --->   Operation 44 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.70ns)   --->   "%ii = add i8 1, %ii1_0" [kernel_gemm.cpp:7]   --->   Operation 45 'add' 'ii' <Predicate = (!icmp_ln7)> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.65ns)   --->   "%icmp_ln8 = icmp eq i4 %kk2_0, -8" [kernel_gemm.cpp:8]   --->   Operation 46 'icmp' 'icmp_ln8' <Predicate = (!icmp_ln7)> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.35ns)   --->   "%select_ln10 = select i1 %icmp_ln8, i4 0, i4 %kk2_0" [kernel_gemm.cpp:10]   --->   Operation 47 'select' 'select_ln10' <Predicate = (!icmp_ln7)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.30ns)   --->   "%select_ln10_1 = select i1 %icmp_ln8, i8 %ii, i8 %ii1_0" [kernel_gemm.cpp:10]   --->   Operation 48 'select' 'select_ln10_1' <Predicate = (!icmp_ln7)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%empty_11 = trunc i11 %indvar_flatten to i3" [kernel_gemm.cpp:7]   --->   Operation 49 'trunc' 'empty_11' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_1 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 0, i3 %empty_11)" [kernel_gemm.cpp:7]   --->   Operation 50 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.61ns)   --->   "%empty_12 = icmp eq i11 %tmp_1, 0" [kernel_gemm.cpp:7]   --->   Operation 51 'icmp' 'empty_12' <Predicate = (!icmp_ln7)> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "br i1 %empty_12, label %ReqBB, label %hls_label_0_end" [kernel_gemm.cpp:7]   --->   Operation 52 'br' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.70ns)   --->   "%kk = add i4 %select_ln10, 1" [kernel_gemm.cpp:8]   --->   Operation 53 'add' 'kk' <Predicate = (!icmp_ln7)> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.39>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%tmp = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %select_ln10_1, i3 0)" [kernel_gemm.cpp:10]   --->   Operation 54 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln10_2 = zext i11 %tmp to i12" [kernel_gemm.cpp:10]   --->   Operation 55 'zext' 'zext_ln10_2' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln10_1 = zext i8 %select_ln10_1 to i12" [kernel_gemm.cpp:10]   --->   Operation 56 'zext' 'zext_ln10_1' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.74ns)   --->   "%add_ln10 = add i12 %i_read, %zext_ln10_1" [kernel_gemm.cpp:10]   --->   Operation 57 'add' 'add_ln10' <Predicate = (!icmp_ln7)> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln10_5_mid2_v_v = call i19 @_ssdm_op_BitConcatenate.i19.i12.i7(i12 %add_ln10, i7 0)" [kernel_gemm.cpp:10]   --->   Operation 58 'bitconcatenate' 'zext_ln10_5_mid2_v_v' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.80ns)   --->   "%add_ln10_1 = add i19 %zext_ln10, %zext_ln10_5_mid2_v_v" [kernel_gemm.cpp:10]   --->   Operation 59 'add' 'add_ln10_1' <Predicate = (!icmp_ln7)> <Delay = 0.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln8 = zext i19 %add_ln10_1 to i27" [kernel_gemm.cpp:8]   --->   Operation 60 'zext' 'zext_ln8' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln180 = zext i4 %select_ln10 to i12" [kernel_gemm.cpp:10]   --->   Operation 61 'zext' 'zext_ln180' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.73ns)   --->   "%add_ln180 = add i12 %zext_ln180, %zext_ln10_2" [kernel_gemm.cpp:10]   --->   Operation 62 'add' 'add_ln180' <Predicate = (!icmp_ln7)> <Delay = 0.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln180_1 = zext i12 %add_ln180 to i64" [kernel_gemm.cpp:10]   --->   Operation 63 'zext' 'zext_ln180_1' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%local_A_V_addr = getelementptr [1024 x i512]* %local_A_V, i64 0, i64 %zext_ln180_1" [kernel_gemm.cpp:10]   --->   Operation 64 'getelementptr' 'local_A_V_addr' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.84ns)   --->   "%add_ln180_1 = add i27 %zext_ln8, %zext_ln7" [kernel_gemm.cpp:10]   --->   Operation 65 'add' 'add_ln180_1' <Predicate = (!icmp_ln7)> <Delay = 0.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.91>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln180_2 = zext i27 %add_ln180_1 to i64" [kernel_gemm.cpp:10]   --->   Operation 66 'zext' 'zext_ln180_2' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%B_V_addr = getelementptr i512* %A_V, i64 %zext_ln180_2" [kernel_gemm.cpp:10]   --->   Operation 67 'getelementptr' 'B_V_addr' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_4 : Operation 68 [7/7] (2.91ns)   --->   "%B_V_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %B_V_addr, i32 8)" [kernel_gemm.cpp:10]   --->   Operation 68 'readreq' 'B_V_addr_1_rd_req' <Predicate = (empty_12)> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 2.91>
ST_5 : Operation 69 [6/7] (2.91ns)   --->   "%B_V_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %B_V_addr, i32 8)" [kernel_gemm.cpp:10]   --->   Operation 69 'readreq' 'B_V_addr_1_rd_req' <Predicate = (empty_12)> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 2.91>
ST_6 : Operation 70 [5/7] (2.91ns)   --->   "%B_V_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %B_V_addr, i32 8)" [kernel_gemm.cpp:10]   --->   Operation 70 'readreq' 'B_V_addr_1_rd_req' <Predicate = (empty_12)> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 2.91>
ST_7 : Operation 71 [4/7] (2.91ns)   --->   "%B_V_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %B_V_addr, i32 8)" [kernel_gemm.cpp:10]   --->   Operation 71 'readreq' 'B_V_addr_1_rd_req' <Predicate = (empty_12)> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 2.91>
ST_8 : Operation 72 [3/7] (2.91ns)   --->   "%B_V_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %B_V_addr, i32 8)" [kernel_gemm.cpp:10]   --->   Operation 72 'readreq' 'B_V_addr_1_rd_req' <Predicate = (empty_12)> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 2.91>
ST_9 : Operation 73 [2/7] (2.91ns)   --->   "%B_V_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %B_V_addr, i32 8)" [kernel_gemm.cpp:10]   --->   Operation 73 'readreq' 'B_V_addr_1_rd_req' <Predicate = (empty_12)> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 2.91>
ST_10 : Operation 74 [1/7] (2.91ns)   --->   "%B_V_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %B_V_addr, i32 8)" [kernel_gemm.cpp:10]   --->   Operation 74 'readreq' 'B_V_addr_1_rd_req' <Predicate = (empty_12)> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 75 [1/1] (0.00ns)   --->   "br label %hls_label_0_end"   --->   Operation 75 'br' <Predicate = (empty_12)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 2.91>
ST_11 : Operation 76 [1/1] (2.91ns)   --->   "%B_V_addr_read = call i512 @_ssdm_op_Read.m_axi.i512P(i512* %B_V_addr)" [kernel_gemm.cpp:10]   --->   Operation 76 'read' 'B_V_addr_read' <Predicate = (!icmp_ln7)> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 1.15>
ST_12 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @LOAD_A_LOOP_L_str)"   --->   Operation 77 'specloopname' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_12 : Operation 78 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024)"   --->   Operation 78 'speclooptripcount' 'empty' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_12 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2)" [kernel_gemm.cpp:8]   --->   Operation 79 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_12 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [kernel_gemm.cpp:9]   --->   Operation 80 'specpipeline' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_12 : Operation 81 [1/1] (1.15ns)   --->   "store i512 %B_V_addr_read, i512* %local_A_V_addr, align 64" [kernel_gemm.cpp:10]   --->   Operation 81 'store' <Predicate = (!icmp_ln7)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 128> <RAM>
ST_12 : Operation 82 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_2)" [kernel_gemm.cpp:11]   --->   Operation 82 'specregionend' 'empty_13' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_12 : Operation 83 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 83 'br' <Predicate = (!icmp_ln7)> <Delay = 0.00>

State 13 <SV = 2> <Delay = 0.60>
ST_13 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln1 = call i8 @_ssdm_op_PartSelect.i8.i12.i32.i32(i12 %j_read, i32 4, i32 11)" [kernel_gemm.cpp:17]   --->   Operation 84 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i8 %trunc_ln1 to i19" [kernel_gemm.cpp:17]   --->   Operation 85 'zext' 'zext_ln17' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i26 %B_V_offset_read to i27" [kernel_gemm.cpp:14]   --->   Operation 86 'zext' 'zext_ln14' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 87 [1/1] (0.60ns)   --->   "br label %2" [kernel_gemm.cpp:14]   --->   Operation 87 'br' <Predicate = true> <Delay = 0.60>

State 14 <SV = 3> <Delay = 1.71>
ST_14 : Operation 88 [1/1] (0.00ns)   --->   "%indvar_flatten21 = phi i11 [ 0, %.preheader.preheader ], [ %add_ln14, %hls_label_1_end ]" [kernel_gemm.cpp:14]   --->   Operation 88 'phi' 'indvar_flatten21' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 89 [1/1] (0.00ns)   --->   "%kk3_0 = phi i8 [ 0, %.preheader.preheader ], [ %select_ln17_1, %hls_label_1_end ]" [kernel_gemm.cpp:17]   --->   Operation 89 'phi' 'kk3_0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 90 [1/1] (0.00ns)   --->   "%jj4_0 = phi i4 [ 0, %.preheader.preheader ], [ %jj, %hls_label_1_end ]"   --->   Operation 90 'phi' 'jj4_0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 91 [1/1] (0.61ns)   --->   "%icmp_ln14 = icmp eq i11 %indvar_flatten21, -1024" [kernel_gemm.cpp:14]   --->   Operation 91 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 92 [1/1] (0.73ns)   --->   "%add_ln14 = add i11 %indvar_flatten21, 1" [kernel_gemm.cpp:14]   --->   Operation 92 'add' 'add_ln14' <Predicate = true> <Delay = 0.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 93 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14, label %.loopexit.loopexit, label %hls_label_1_begin" [kernel_gemm.cpp:14]   --->   Operation 93 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 94 [1/1] (0.70ns)   --->   "%kk_1 = add i8 1, %kk3_0" [kernel_gemm.cpp:14]   --->   Operation 94 'add' 'kk_1' <Predicate = (!icmp_ln14)> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 95 [1/1] (0.65ns)   --->   "%icmp_ln15 = icmp eq i4 %jj4_0, -8" [kernel_gemm.cpp:15]   --->   Operation 95 'icmp' 'icmp_ln15' <Predicate = (!icmp_ln14)> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 96 [1/1] (0.35ns)   --->   "%select_ln17 = select i1 %icmp_ln15, i4 0, i4 %jj4_0" [kernel_gemm.cpp:17]   --->   Operation 96 'select' 'select_ln17' <Predicate = (!icmp_ln14)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 97 [1/1] (0.30ns)   --->   "%select_ln17_1 = select i1 %icmp_ln15, i8 %kk_1, i8 %kk3_0" [kernel_gemm.cpp:17]   --->   Operation 97 'select' 'select_ln17_1' <Predicate = (!icmp_ln14)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 98 [1/1] (0.00ns)   --->   "%empty_16 = trunc i11 %indvar_flatten21 to i3" [kernel_gemm.cpp:14]   --->   Operation 98 'trunc' 'empty_16' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_14 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_4 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 0, i3 %empty_16)" [kernel_gemm.cpp:14]   --->   Operation 99 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_14 : Operation 100 [1/1] (0.61ns)   --->   "%empty_17 = icmp eq i11 %tmp_4, 0" [kernel_gemm.cpp:14]   --->   Operation 100 'icmp' 'empty_17' <Predicate = (!icmp_ln14)> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 101 [1/1] (0.00ns)   --->   "br i1 %empty_17, label %ReqBB3, label %BurstBB1" [kernel_gemm.cpp:14]   --->   Operation 101 'br' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_14 : Operation 102 [1/1] (0.00ns)   --->   "%trunc_ln180 = trunc i4 %select_ln17 to i3" [kernel_gemm.cpp:17]   --->   Operation 102 'trunc' 'trunc_ln180' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_14 : Operation 103 [1/1] (0.63ns)   --->   "switch i3 %trunc_ln180, label %branch7 [
    i3 0, label %branch0
    i3 1, label %branch1
    i3 2, label %branch2
    i3 3, label %branch3
    i3 -4, label %branch4
    i3 -3, label %branch5
    i3 -2, label %branch6
  ]" [kernel_gemm.cpp:17]   --->   Operation 103 'switch' <Predicate = (!icmp_ln14)> <Delay = 0.63>
ST_14 : Operation 104 [1/1] (0.70ns)   --->   "%jj = add i4 %select_ln17, 1" [kernel_gemm.cpp:15]   --->   Operation 104 'add' 'jj' <Predicate = (!icmp_ln14)> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 4> <Delay = 2.39>
ST_15 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln17_2 = zext i8 %select_ln17_1 to i12" [kernel_gemm.cpp:17]   --->   Operation 105 'zext' 'zext_ln17_2' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_15 : Operation 106 [1/1] (0.74ns)   --->   "%add_ln17 = add i12 %k_read, %zext_ln17_2" [kernel_gemm.cpp:17]   --->   Operation 106 'add' 'add_ln17' <Predicate = (!icmp_ln14)> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln17_4_mid2_v_v = call i19 @_ssdm_op_BitConcatenate.i19.i12.i7(i12 %add_ln17, i7 0)" [kernel_gemm.cpp:17]   --->   Operation 107 'bitconcatenate' 'zext_ln17_4_mid2_v_v' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_15 : Operation 108 [1/1] (0.80ns)   --->   "%add_ln17_1 = add i19 %zext_ln17, %zext_ln17_4_mid2_v_v" [kernel_gemm.cpp:17]   --->   Operation 108 'add' 'add_ln17_1' <Predicate = (!icmp_ln14)> <Delay = 0.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i19 %add_ln17_1 to i27" [kernel_gemm.cpp:15]   --->   Operation 109 'zext' 'zext_ln15' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_15 : Operation 110 [1/1] (0.84ns)   --->   "%add_ln180_2 = add i27 %zext_ln15, %zext_ln14" [kernel_gemm.cpp:17]   --->   Operation 110 'add' 'add_ln180_2' <Predicate = (!icmp_ln14)> <Delay = 0.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 5> <Delay = 2.91>
ST_16 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln180_3 = zext i27 %add_ln180_2 to i64" [kernel_gemm.cpp:17]   --->   Operation 111 'zext' 'zext_ln180_3' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_16 : Operation 112 [1/1] (0.00ns)   --->   "%B_V_addr_1 = getelementptr i512* %A_V, i64 %zext_ln180_3" [kernel_gemm.cpp:17]   --->   Operation 112 'getelementptr' 'B_V_addr_1' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_16 : Operation 113 [7/7] (2.91ns)   --->   "%B_V_addr_3_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %B_V_addr_1, i32 8)" [kernel_gemm.cpp:17]   --->   Operation 113 'readreq' 'B_V_addr_3_rd_req' <Predicate = (empty_17)> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 6> <Delay = 2.91>
ST_17 : Operation 114 [6/7] (2.91ns)   --->   "%B_V_addr_3_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %B_V_addr_1, i32 8)" [kernel_gemm.cpp:17]   --->   Operation 114 'readreq' 'B_V_addr_3_rd_req' <Predicate = (empty_17)> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 7> <Delay = 2.91>
ST_18 : Operation 115 [5/7] (2.91ns)   --->   "%B_V_addr_3_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %B_V_addr_1, i32 8)" [kernel_gemm.cpp:17]   --->   Operation 115 'readreq' 'B_V_addr_3_rd_req' <Predicate = (empty_17)> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 8> <Delay = 2.91>
ST_19 : Operation 116 [4/7] (2.91ns)   --->   "%B_V_addr_3_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %B_V_addr_1, i32 8)" [kernel_gemm.cpp:17]   --->   Operation 116 'readreq' 'B_V_addr_3_rd_req' <Predicate = (empty_17)> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 9> <Delay = 2.91>
ST_20 : Operation 117 [3/7] (2.91ns)   --->   "%B_V_addr_3_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %B_V_addr_1, i32 8)" [kernel_gemm.cpp:17]   --->   Operation 117 'readreq' 'B_V_addr_3_rd_req' <Predicate = (empty_17)> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 10> <Delay = 2.91>
ST_21 : Operation 118 [2/7] (2.91ns)   --->   "%B_V_addr_3_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %B_V_addr_1, i32 8)" [kernel_gemm.cpp:17]   --->   Operation 118 'readreq' 'B_V_addr_3_rd_req' <Predicate = (empty_17)> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 11> <Delay = 2.91>
ST_22 : Operation 119 [1/7] (2.91ns)   --->   "%B_V_addr_3_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %B_V_addr_1, i32 8)" [kernel_gemm.cpp:17]   --->   Operation 119 'readreq' 'B_V_addr_3_rd_req' <Predicate = (empty_17)> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 120 [1/1] (0.00ns)   --->   "br label %BurstBB1"   --->   Operation 120 'br' <Predicate = (empty_17)> <Delay = 0.00>

State 23 <SV = 12> <Delay = 2.91>
ST_23 : Operation 121 [1/1] (2.91ns)   --->   "%B_V_addr_1_read = call i512 @_ssdm_op_Read.m_axi.i512P(i512* %B_V_addr_1)" [kernel_gemm.cpp:17]   --->   Operation 121 'read' 'B_V_addr_1_read' <Predicate = true> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 13> <Delay = 1.15>
ST_24 : Operation 122 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @LOAD_B_LOOP_L_str)"   --->   Operation 122 'specloopname' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_24 : Operation 123 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024)"   --->   Operation 123 'speclooptripcount' 'empty_15' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_24 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln17_1 = zext i8 %select_ln17_1 to i64" [kernel_gemm.cpp:17]   --->   Operation 124 'zext' 'zext_ln17_1' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_24 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)" [kernel_gemm.cpp:15]   --->   Operation 125 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_24 : Operation 126 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [kernel_gemm.cpp:16]   --->   Operation 126 'specpipeline' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_24 : Operation 127 [1/1] (0.00ns)   --->   "%local_B_6_V_addr = getelementptr [128 x i512]* %local_B_6_V, i64 0, i64 %zext_ln17_1" [kernel_gemm.cpp:17]   --->   Operation 127 'getelementptr' 'local_B_6_V_addr' <Predicate = (trunc_ln180 == 6)> <Delay = 0.00>
ST_24 : Operation 128 [1/1] (1.15ns)   --->   "store i512 %B_V_addr_1_read, i512* %local_B_6_V_addr, align 64" [kernel_gemm.cpp:17]   --->   Operation 128 'store' <Predicate = (trunc_ln180 == 6)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 128> <RAM>
ST_24 : Operation 129 [1/1] (0.00ns)   --->   "br label %hls_label_1_end" [kernel_gemm.cpp:17]   --->   Operation 129 'br' <Predicate = (trunc_ln180 == 6)> <Delay = 0.00>
ST_24 : Operation 130 [1/1] (0.00ns)   --->   "%local_B_5_V_addr = getelementptr [128 x i512]* %local_B_5_V, i64 0, i64 %zext_ln17_1" [kernel_gemm.cpp:17]   --->   Operation 130 'getelementptr' 'local_B_5_V_addr' <Predicate = (trunc_ln180 == 5)> <Delay = 0.00>
ST_24 : Operation 131 [1/1] (1.15ns)   --->   "store i512 %B_V_addr_1_read, i512* %local_B_5_V_addr, align 64" [kernel_gemm.cpp:17]   --->   Operation 131 'store' <Predicate = (trunc_ln180 == 5)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 128> <RAM>
ST_24 : Operation 132 [1/1] (0.00ns)   --->   "br label %hls_label_1_end" [kernel_gemm.cpp:17]   --->   Operation 132 'br' <Predicate = (trunc_ln180 == 5)> <Delay = 0.00>
ST_24 : Operation 133 [1/1] (0.00ns)   --->   "%local_B_4_V_addr = getelementptr [128 x i512]* %local_B_4_V, i64 0, i64 %zext_ln17_1" [kernel_gemm.cpp:17]   --->   Operation 133 'getelementptr' 'local_B_4_V_addr' <Predicate = (trunc_ln180 == 4)> <Delay = 0.00>
ST_24 : Operation 134 [1/1] (1.15ns)   --->   "store i512 %B_V_addr_1_read, i512* %local_B_4_V_addr, align 64" [kernel_gemm.cpp:17]   --->   Operation 134 'store' <Predicate = (trunc_ln180 == 4)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 128> <RAM>
ST_24 : Operation 135 [1/1] (0.00ns)   --->   "br label %hls_label_1_end" [kernel_gemm.cpp:17]   --->   Operation 135 'br' <Predicate = (trunc_ln180 == 4)> <Delay = 0.00>
ST_24 : Operation 136 [1/1] (0.00ns)   --->   "%local_B_3_V_addr = getelementptr [128 x i512]* %local_B_3_V, i64 0, i64 %zext_ln17_1" [kernel_gemm.cpp:17]   --->   Operation 136 'getelementptr' 'local_B_3_V_addr' <Predicate = (trunc_ln180 == 3)> <Delay = 0.00>
ST_24 : Operation 137 [1/1] (1.15ns)   --->   "store i512 %B_V_addr_1_read, i512* %local_B_3_V_addr, align 64" [kernel_gemm.cpp:17]   --->   Operation 137 'store' <Predicate = (trunc_ln180 == 3)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 128> <RAM>
ST_24 : Operation 138 [1/1] (0.00ns)   --->   "br label %hls_label_1_end" [kernel_gemm.cpp:17]   --->   Operation 138 'br' <Predicate = (trunc_ln180 == 3)> <Delay = 0.00>
ST_24 : Operation 139 [1/1] (0.00ns)   --->   "%local_B_2_V_addr = getelementptr [128 x i512]* %local_B_2_V, i64 0, i64 %zext_ln17_1" [kernel_gemm.cpp:17]   --->   Operation 139 'getelementptr' 'local_B_2_V_addr' <Predicate = (trunc_ln180 == 2)> <Delay = 0.00>
ST_24 : Operation 140 [1/1] (1.15ns)   --->   "store i512 %B_V_addr_1_read, i512* %local_B_2_V_addr, align 64" [kernel_gemm.cpp:17]   --->   Operation 140 'store' <Predicate = (trunc_ln180 == 2)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 128> <RAM>
ST_24 : Operation 141 [1/1] (0.00ns)   --->   "br label %hls_label_1_end" [kernel_gemm.cpp:17]   --->   Operation 141 'br' <Predicate = (trunc_ln180 == 2)> <Delay = 0.00>
ST_24 : Operation 142 [1/1] (0.00ns)   --->   "%local_B_1_V_addr = getelementptr [128 x i512]* %local_B_1_V, i64 0, i64 %zext_ln17_1" [kernel_gemm.cpp:17]   --->   Operation 142 'getelementptr' 'local_B_1_V_addr' <Predicate = (trunc_ln180 == 1)> <Delay = 0.00>
ST_24 : Operation 143 [1/1] (1.15ns)   --->   "store i512 %B_V_addr_1_read, i512* %local_B_1_V_addr, align 64" [kernel_gemm.cpp:17]   --->   Operation 143 'store' <Predicate = (trunc_ln180 == 1)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 128> <RAM>
ST_24 : Operation 144 [1/1] (0.00ns)   --->   "br label %hls_label_1_end" [kernel_gemm.cpp:17]   --->   Operation 144 'br' <Predicate = (trunc_ln180 == 1)> <Delay = 0.00>
ST_24 : Operation 145 [1/1] (0.00ns)   --->   "%local_B_0_V_addr = getelementptr [128 x i512]* %local_B_0_V, i64 0, i64 %zext_ln17_1" [kernel_gemm.cpp:17]   --->   Operation 145 'getelementptr' 'local_B_0_V_addr' <Predicate = (trunc_ln180 == 0)> <Delay = 0.00>
ST_24 : Operation 146 [1/1] (1.15ns)   --->   "store i512 %B_V_addr_1_read, i512* %local_B_0_V_addr, align 64" [kernel_gemm.cpp:17]   --->   Operation 146 'store' <Predicate = (trunc_ln180 == 0)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 128> <RAM>
ST_24 : Operation 147 [1/1] (0.00ns)   --->   "br label %hls_label_1_end" [kernel_gemm.cpp:17]   --->   Operation 147 'br' <Predicate = (trunc_ln180 == 0)> <Delay = 0.00>
ST_24 : Operation 148 [1/1] (0.00ns)   --->   "%local_B_7_V_addr = getelementptr [128 x i512]* %local_B_7_V, i64 0, i64 %zext_ln17_1" [kernel_gemm.cpp:17]   --->   Operation 148 'getelementptr' 'local_B_7_V_addr' <Predicate = (trunc_ln180 == 7)> <Delay = 0.00>
ST_24 : Operation 149 [1/1] (1.15ns)   --->   "store i512 %B_V_addr_1_read, i512* %local_B_7_V_addr, align 64" [kernel_gemm.cpp:17]   --->   Operation 149 'store' <Predicate = (trunc_ln180 == 7)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 128> <RAM>
ST_24 : Operation 150 [1/1] (0.00ns)   --->   "br label %hls_label_1_end" [kernel_gemm.cpp:17]   --->   Operation 150 'br' <Predicate = (trunc_ln180 == 7)> <Delay = 0.00>
ST_24 : Operation 151 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_3)" [kernel_gemm.cpp:18]   --->   Operation 151 'specregionend' 'empty_14' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_24 : Operation 152 [1/1] (0.00ns)   --->   "br label %2"   --->   Operation 152 'br' <Predicate = (!icmp_ln14)> <Delay = 0.00>

State 25 <SV = 4> <Delay = 0.00>
ST_25 : Operation 153 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 153 'br' <Predicate = (flag_read)> <Delay = 0.00>
ST_25 : Operation 154 [1/1] (0.00ns)   --->   "ret void" [kernel_gemm.cpp:21]   --->   Operation 154 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ flag]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ j]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ k]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ local_A_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ local_B_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ local_B_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ local_B_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ local_B_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ local_B_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ local_B_5_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ local_B_6_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ local_B_7_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ A_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ A_V_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ B_V_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
B_V_offset_read      (read             ) [ 00111111111111000000000000]
A_V_offset_read      (read             ) [ 00000000000000000000000000]
k_read               (read             ) [ 00111111111111111111111110]
j_read               (read             ) [ 00111111111111000000000000]
i_read               (read             ) [ 00111111111110000000000000]
flag_read            (read             ) [ 01111111111111111111111111]
specinterface_ln0    (specinterface    ) [ 00000000000000000000000000]
specinterface_ln0    (specinterface    ) [ 00000000000000000000000000]
br_ln6               (br               ) [ 00000000000000000000000000]
trunc_ln             (partselect       ) [ 00000000000000000000000000]
zext_ln10            (zext             ) [ 00111111111110000000000000]
zext_ln7             (zext             ) [ 00111111111110000000000000]
br_ln7               (br               ) [ 01111111111110000000000000]
indvar_flatten       (phi              ) [ 00100000000000000000000000]
ii1_0                (phi              ) [ 00100000000000000000000000]
kk2_0                (phi              ) [ 00100000000000000000000000]
icmp_ln7             (icmp             ) [ 00111111111110000000000000]
add_ln7              (add              ) [ 01111111111110000000000000]
br_ln7               (br               ) [ 00000000000000000000000000]
ii                   (add              ) [ 00000000000000000000000000]
icmp_ln8             (icmp             ) [ 00000000000000000000000000]
select_ln10          (select           ) [ 00110000000000000000000000]
select_ln10_1        (select           ) [ 01111111111110000000000000]
empty_11             (trunc            ) [ 00000000000000000000000000]
tmp_1                (bitconcatenate   ) [ 00000000000000000000000000]
empty_12             (icmp             ) [ 00111111111000000000000000]
br_ln7               (br               ) [ 00000000000000000000000000]
kk                   (add              ) [ 01111111111110000000000000]
tmp                  (bitconcatenate   ) [ 00000000000000000000000000]
zext_ln10_2          (zext             ) [ 00000000000000000000000000]
zext_ln10_1          (zext             ) [ 00000000000000000000000000]
add_ln10             (add              ) [ 00000000000000000000000000]
zext_ln10_5_mid2_v_v (bitconcatenate   ) [ 00000000000000000000000000]
add_ln10_1           (add              ) [ 00000000000000000000000000]
zext_ln8             (zext             ) [ 00000000000000000000000000]
zext_ln180           (zext             ) [ 00000000000000000000000000]
add_ln180            (add              ) [ 00000000000000000000000000]
zext_ln180_1         (zext             ) [ 00000000000000000000000000]
local_A_V_addr       (getelementptr    ) [ 00101111111110000000000000]
add_ln180_1          (add              ) [ 00101000000000000000000000]
zext_ln180_2         (zext             ) [ 00000000000000000000000000]
B_V_addr             (getelementptr    ) [ 00100111111100000000000000]
B_V_addr_1_rd_req    (readreq          ) [ 00000000000000000000000000]
br_ln0               (br               ) [ 00000000000000000000000000]
B_V_addr_read        (read             ) [ 00100000000010000000000000]
specloopname_ln0     (specloopname     ) [ 00000000000000000000000000]
empty                (speclooptripcount) [ 00000000000000000000000000]
tmp_2                (specregionbegin  ) [ 00000000000000000000000000]
specpipeline_ln9     (specpipeline     ) [ 00000000000000000000000000]
store_ln10           (store            ) [ 00000000000000000000000000]
empty_13             (specregionend    ) [ 00000000000000000000000000]
br_ln0               (br               ) [ 01111111111110000000000000]
trunc_ln1            (partselect       ) [ 00000000000000000000000000]
zext_ln17            (zext             ) [ 00000000000000111111111110]
zext_ln14            (zext             ) [ 00000000000000111111111110]
br_ln14              (br               ) [ 00000000000001111111111110]
indvar_flatten21     (phi              ) [ 00000000000000100000000000]
kk3_0                (phi              ) [ 00000000000000100000000000]
jj4_0                (phi              ) [ 00000000000000100000000000]
icmp_ln14            (icmp             ) [ 00000000000000111111111110]
add_ln14             (add              ) [ 00000000000001111111111110]
br_ln14              (br               ) [ 00000000000000000000000000]
kk_1                 (add              ) [ 00000000000000000000000000]
icmp_ln15            (icmp             ) [ 00000000000000000000000000]
select_ln17          (select           ) [ 00000000000000000000000000]
select_ln17_1        (select           ) [ 00000000000001111111111110]
empty_16             (trunc            ) [ 00000000000000000000000000]
tmp_4                (bitconcatenate   ) [ 00000000000000000000000000]
empty_17             (icmp             ) [ 00000000000000111111111000]
br_ln14              (br               ) [ 00000000000000000000000000]
trunc_ln180          (trunc            ) [ 00000000000000111111111110]
switch_ln17          (switch           ) [ 00000000000000000000000000]
jj                   (add              ) [ 00000000000001111111111110]
zext_ln17_2          (zext             ) [ 00000000000000000000000000]
add_ln17             (add              ) [ 00000000000000000000000000]
zext_ln17_4_mid2_v_v (bitconcatenate   ) [ 00000000000000000000000000]
add_ln17_1           (add              ) [ 00000000000000000000000000]
zext_ln15            (zext             ) [ 00000000000000000000000000]
add_ln180_2          (add              ) [ 00000000000000101000000000]
zext_ln180_3         (zext             ) [ 00000000000000000000000000]
B_V_addr_1           (getelementptr    ) [ 00000000000000100111111100]
B_V_addr_3_rd_req    (readreq          ) [ 00000000000000000000000000]
br_ln0               (br               ) [ 00000000000000000000000000]
B_V_addr_1_read      (read             ) [ 00000000000000100000000010]
specloopname_ln0     (specloopname     ) [ 00000000000000000000000000]
empty_15             (speclooptripcount) [ 00000000000000000000000000]
zext_ln17_1          (zext             ) [ 00000000000000000000000000]
tmp_3                (specregionbegin  ) [ 00000000000000000000000000]
specpipeline_ln16    (specpipeline     ) [ 00000000000000000000000000]
local_B_6_V_addr     (getelementptr    ) [ 00000000000000000000000000]
store_ln17           (store            ) [ 00000000000000000000000000]
br_ln17              (br               ) [ 00000000000000000000000000]
local_B_5_V_addr     (getelementptr    ) [ 00000000000000000000000000]
store_ln17           (store            ) [ 00000000000000000000000000]
br_ln17              (br               ) [ 00000000000000000000000000]
local_B_4_V_addr     (getelementptr    ) [ 00000000000000000000000000]
store_ln17           (store            ) [ 00000000000000000000000000]
br_ln17              (br               ) [ 00000000000000000000000000]
local_B_3_V_addr     (getelementptr    ) [ 00000000000000000000000000]
store_ln17           (store            ) [ 00000000000000000000000000]
br_ln17              (br               ) [ 00000000000000000000000000]
local_B_2_V_addr     (getelementptr    ) [ 00000000000000000000000000]
store_ln17           (store            ) [ 00000000000000000000000000]
br_ln17              (br               ) [ 00000000000000000000000000]
local_B_1_V_addr     (getelementptr    ) [ 00000000000000000000000000]
store_ln17           (store            ) [ 00000000000000000000000000]
br_ln17              (br               ) [ 00000000000000000000000000]
local_B_0_V_addr     (getelementptr    ) [ 00000000000000000000000000]
store_ln17           (store            ) [ 00000000000000000000000000]
br_ln17              (br               ) [ 00000000000000000000000000]
local_B_7_V_addr     (getelementptr    ) [ 00000000000000000000000000]
store_ln17           (store            ) [ 00000000000000000000000000]
br_ln17              (br               ) [ 00000000000000000000000000]
empty_14             (specregionend    ) [ 00000000000000000000000000]
br_ln0               (br               ) [ 00000000000001111111111110]
br_ln0               (br               ) [ 00000000000000000000000000]
ret_ln21             (ret              ) [ 00000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="flag">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flag"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="i">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="j">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="j"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="k">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="local_A_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_A_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="local_B_0_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_B_0_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="local_B_1_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_B_1_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="local_B_2_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_B_2_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="local_B_3_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_B_3_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="local_B_4_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_B_4_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="local_B_5_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_B_5_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="local_B_6_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_B_6_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="local_B_7_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_B_7_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="A_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="A_V_offset">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V_offset"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="B_V_offset">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V_offset"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i26"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i12"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i8.i3"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i12.i7"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i512P"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i512P"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="LOAD_A_LOOP_L_str"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="LOAD_B_LOOP_L_str"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="124" class="1004" name="B_V_offset_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="26" slack="0"/>
<pin id="126" dir="0" index="1" bw="26" slack="0"/>
<pin id="127" dir="1" index="2" bw="26" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="B_V_offset_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="A_V_offset_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="26" slack="0"/>
<pin id="132" dir="0" index="1" bw="26" slack="0"/>
<pin id="133" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_V_offset_read/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="k_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="12" slack="0"/>
<pin id="138" dir="0" index="1" bw="12" slack="0"/>
<pin id="139" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="k_read/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="j_read_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="12" slack="0"/>
<pin id="144" dir="0" index="1" bw="12" slack="0"/>
<pin id="145" dir="1" index="2" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="j_read/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="i_read_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="12" slack="0"/>
<pin id="150" dir="0" index="1" bw="12" slack="0"/>
<pin id="151" dir="1" index="2" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_read/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="flag_read_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="flag_read/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_readreq_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="0" index="1" bw="512" slack="0"/>
<pin id="163" dir="0" index="2" bw="5" slack="0"/>
<pin id="164" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="B_V_addr_1_rd_req/4 "/>
</bind>
</comp>

<comp id="167" class="1004" name="B_V_addr_read_read_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="512" slack="0"/>
<pin id="169" dir="0" index="1" bw="512" slack="7"/>
<pin id="170" dir="1" index="2" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="B_V_addr_read/11 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_readreq_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="0" index="1" bw="512" slack="0"/>
<pin id="175" dir="0" index="2" bw="5" slack="0"/>
<pin id="176" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="B_V_addr_3_rd_req/16 "/>
</bind>
</comp>

<comp id="179" class="1004" name="B_V_addr_1_read_read_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="512" slack="0"/>
<pin id="181" dir="0" index="1" bw="512" slack="7"/>
<pin id="182" dir="1" index="2" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="B_V_addr_1_read/23 "/>
</bind>
</comp>

<comp id="184" class="1004" name="local_A_V_addr_gep_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="512" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="0" index="2" bw="12" slack="0"/>
<pin id="188" dir="1" index="3" bw="10" slack="9"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_A_V_addr/3 "/>
</bind>
</comp>

<comp id="191" class="1004" name="store_ln10_access_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="10" slack="9"/>
<pin id="193" dir="0" index="1" bw="512" slack="1"/>
<pin id="194" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="195" dir="1" index="3" bw="512" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln10/12 "/>
</bind>
</comp>

<comp id="196" class="1004" name="local_B_6_V_addr_gep_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="512" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="0" index="2" bw="8" slack="0"/>
<pin id="200" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_B_6_V_addr/24 "/>
</bind>
</comp>

<comp id="203" class="1004" name="store_ln17_access_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="7" slack="0"/>
<pin id="205" dir="0" index="1" bw="512" slack="1"/>
<pin id="206" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="207" dir="1" index="3" bw="512" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln17/24 "/>
</bind>
</comp>

<comp id="209" class="1004" name="local_B_5_V_addr_gep_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="512" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="0" index="2" bw="8" slack="0"/>
<pin id="213" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_B_5_V_addr/24 "/>
</bind>
</comp>

<comp id="216" class="1004" name="store_ln17_access_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="7" slack="0"/>
<pin id="218" dir="0" index="1" bw="512" slack="1"/>
<pin id="219" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="220" dir="1" index="3" bw="512" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln17/24 "/>
</bind>
</comp>

<comp id="222" class="1004" name="local_B_4_V_addr_gep_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="512" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="0" index="2" bw="8" slack="0"/>
<pin id="226" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_B_4_V_addr/24 "/>
</bind>
</comp>

<comp id="229" class="1004" name="store_ln17_access_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="7" slack="0"/>
<pin id="231" dir="0" index="1" bw="512" slack="1"/>
<pin id="232" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="233" dir="1" index="3" bw="512" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln17/24 "/>
</bind>
</comp>

<comp id="235" class="1004" name="local_B_3_V_addr_gep_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="512" slack="0"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="0" index="2" bw="8" slack="0"/>
<pin id="239" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_B_3_V_addr/24 "/>
</bind>
</comp>

<comp id="242" class="1004" name="store_ln17_access_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="7" slack="0"/>
<pin id="244" dir="0" index="1" bw="512" slack="1"/>
<pin id="245" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="246" dir="1" index="3" bw="512" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln17/24 "/>
</bind>
</comp>

<comp id="248" class="1004" name="local_B_2_V_addr_gep_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="512" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="0" index="2" bw="8" slack="0"/>
<pin id="252" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_B_2_V_addr/24 "/>
</bind>
</comp>

<comp id="255" class="1004" name="store_ln17_access_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="7" slack="0"/>
<pin id="257" dir="0" index="1" bw="512" slack="1"/>
<pin id="258" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="259" dir="1" index="3" bw="512" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln17/24 "/>
</bind>
</comp>

<comp id="261" class="1004" name="local_B_1_V_addr_gep_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="512" slack="0"/>
<pin id="263" dir="0" index="1" bw="1" slack="0"/>
<pin id="264" dir="0" index="2" bw="8" slack="0"/>
<pin id="265" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_B_1_V_addr/24 "/>
</bind>
</comp>

<comp id="268" class="1004" name="store_ln17_access_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="7" slack="0"/>
<pin id="270" dir="0" index="1" bw="512" slack="1"/>
<pin id="271" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="272" dir="1" index="3" bw="512" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln17/24 "/>
</bind>
</comp>

<comp id="274" class="1004" name="local_B_0_V_addr_gep_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="512" slack="0"/>
<pin id="276" dir="0" index="1" bw="1" slack="0"/>
<pin id="277" dir="0" index="2" bw="8" slack="0"/>
<pin id="278" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_B_0_V_addr/24 "/>
</bind>
</comp>

<comp id="281" class="1004" name="store_ln17_access_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="7" slack="0"/>
<pin id="283" dir="0" index="1" bw="512" slack="1"/>
<pin id="284" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="285" dir="1" index="3" bw="512" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln17/24 "/>
</bind>
</comp>

<comp id="287" class="1004" name="local_B_7_V_addr_gep_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="512" slack="0"/>
<pin id="289" dir="0" index="1" bw="1" slack="0"/>
<pin id="290" dir="0" index="2" bw="8" slack="0"/>
<pin id="291" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_B_7_V_addr/24 "/>
</bind>
</comp>

<comp id="294" class="1004" name="store_ln17_access_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="7" slack="0"/>
<pin id="296" dir="0" index="1" bw="512" slack="1"/>
<pin id="297" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="298" dir="1" index="3" bw="512" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln17/24 "/>
</bind>
</comp>

<comp id="300" class="1005" name="indvar_flatten_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="11" slack="1"/>
<pin id="302" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="304" class="1004" name="indvar_flatten_phi_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="1"/>
<pin id="306" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="307" dir="0" index="2" bw="11" slack="0"/>
<pin id="308" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="309" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="311" class="1005" name="ii1_0_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="8" slack="1"/>
<pin id="313" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="ii1_0 (phireg) "/>
</bind>
</comp>

<comp id="315" class="1004" name="ii1_0_phi_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="1" slack="1"/>
<pin id="317" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="318" dir="0" index="2" bw="8" slack="0"/>
<pin id="319" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="320" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ii1_0/2 "/>
</bind>
</comp>

<comp id="322" class="1005" name="kk2_0_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="4" slack="1"/>
<pin id="324" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="kk2_0 (phireg) "/>
</bind>
</comp>

<comp id="326" class="1004" name="kk2_0_phi_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="1"/>
<pin id="328" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="329" dir="0" index="2" bw="4" slack="0"/>
<pin id="330" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="331" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="kk2_0/2 "/>
</bind>
</comp>

<comp id="333" class="1005" name="indvar_flatten21_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="11" slack="1"/>
<pin id="335" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten21 (phireg) "/>
</bind>
</comp>

<comp id="337" class="1004" name="indvar_flatten21_phi_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="1" slack="1"/>
<pin id="339" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="340" dir="0" index="2" bw="11" slack="0"/>
<pin id="341" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="342" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten21/14 "/>
</bind>
</comp>

<comp id="344" class="1005" name="kk3_0_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="8" slack="1"/>
<pin id="346" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="kk3_0 (phireg) "/>
</bind>
</comp>

<comp id="348" class="1004" name="kk3_0_phi_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="1"/>
<pin id="350" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="351" dir="0" index="2" bw="8" slack="0"/>
<pin id="352" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="353" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="kk3_0/14 "/>
</bind>
</comp>

<comp id="355" class="1005" name="jj4_0_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="4" slack="1"/>
<pin id="357" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="jj4_0 (phireg) "/>
</bind>
</comp>

<comp id="359" class="1004" name="jj4_0_phi_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="1" slack="1"/>
<pin id="361" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="362" dir="0" index="2" bw="4" slack="0"/>
<pin id="363" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="364" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="jj4_0/14 "/>
</bind>
</comp>

<comp id="366" class="1004" name="trunc_ln_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="8" slack="0"/>
<pin id="368" dir="0" index="1" bw="12" slack="0"/>
<pin id="369" dir="0" index="2" bw="4" slack="0"/>
<pin id="370" dir="0" index="3" bw="5" slack="0"/>
<pin id="371" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="376" class="1004" name="zext_ln10_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="8" slack="0"/>
<pin id="378" dir="1" index="1" bw="19" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln10/1 "/>
</bind>
</comp>

<comp id="380" class="1004" name="zext_ln7_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="26" slack="0"/>
<pin id="382" dir="1" index="1" bw="27" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln7/1 "/>
</bind>
</comp>

<comp id="384" class="1004" name="icmp_ln7_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="11" slack="0"/>
<pin id="386" dir="0" index="1" bw="11" slack="0"/>
<pin id="387" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln7/2 "/>
</bind>
</comp>

<comp id="390" class="1004" name="add_ln7_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="11" slack="0"/>
<pin id="392" dir="0" index="1" bw="1" slack="0"/>
<pin id="393" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln7/2 "/>
</bind>
</comp>

<comp id="396" class="1004" name="ii_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="1" slack="0"/>
<pin id="398" dir="0" index="1" bw="8" slack="0"/>
<pin id="399" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ii/2 "/>
</bind>
</comp>

<comp id="402" class="1004" name="icmp_ln8_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="4" slack="0"/>
<pin id="404" dir="0" index="1" bw="4" slack="0"/>
<pin id="405" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln8/2 "/>
</bind>
</comp>

<comp id="408" class="1004" name="select_ln10_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="1" slack="0"/>
<pin id="410" dir="0" index="1" bw="1" slack="0"/>
<pin id="411" dir="0" index="2" bw="4" slack="0"/>
<pin id="412" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln10/2 "/>
</bind>
</comp>

<comp id="416" class="1004" name="select_ln10_1_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="0"/>
<pin id="418" dir="0" index="1" bw="8" slack="0"/>
<pin id="419" dir="0" index="2" bw="8" slack="0"/>
<pin id="420" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln10_1/2 "/>
</bind>
</comp>

<comp id="424" class="1004" name="empty_11_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="11" slack="0"/>
<pin id="426" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_11/2 "/>
</bind>
</comp>

<comp id="428" class="1004" name="tmp_1_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="11" slack="0"/>
<pin id="430" dir="0" index="1" bw="1" slack="0"/>
<pin id="431" dir="0" index="2" bw="3" slack="0"/>
<pin id="432" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="436" class="1004" name="empty_12_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="11" slack="0"/>
<pin id="438" dir="0" index="1" bw="1" slack="0"/>
<pin id="439" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_12/2 "/>
</bind>
</comp>

<comp id="442" class="1004" name="kk_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="4" slack="0"/>
<pin id="444" dir="0" index="1" bw="1" slack="0"/>
<pin id="445" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="kk/2 "/>
</bind>
</comp>

<comp id="448" class="1004" name="tmp_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="11" slack="0"/>
<pin id="450" dir="0" index="1" bw="8" slack="1"/>
<pin id="451" dir="0" index="2" bw="1" slack="0"/>
<pin id="452" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="455" class="1004" name="zext_ln10_2_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="11" slack="0"/>
<pin id="457" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln10_2/3 "/>
</bind>
</comp>

<comp id="459" class="1004" name="zext_ln10_1_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="8" slack="1"/>
<pin id="461" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln10_1/3 "/>
</bind>
</comp>

<comp id="462" class="1004" name="add_ln10_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="12" slack="2"/>
<pin id="464" dir="0" index="1" bw="8" slack="0"/>
<pin id="465" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln10/3 "/>
</bind>
</comp>

<comp id="467" class="1004" name="zext_ln10_5_mid2_v_v_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="19" slack="0"/>
<pin id="469" dir="0" index="1" bw="12" slack="0"/>
<pin id="470" dir="0" index="2" bw="1" slack="0"/>
<pin id="471" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln10_5_mid2_v_v/3 "/>
</bind>
</comp>

<comp id="475" class="1004" name="add_ln10_1_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="8" slack="2"/>
<pin id="477" dir="0" index="1" bw="19" slack="0"/>
<pin id="478" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln10_1/3 "/>
</bind>
</comp>

<comp id="480" class="1004" name="zext_ln8_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="19" slack="0"/>
<pin id="482" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln8/3 "/>
</bind>
</comp>

<comp id="484" class="1004" name="zext_ln180_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="4" slack="1"/>
<pin id="486" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180/3 "/>
</bind>
</comp>

<comp id="487" class="1004" name="add_ln180_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="4" slack="0"/>
<pin id="489" dir="0" index="1" bw="11" slack="0"/>
<pin id="490" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln180/3 "/>
</bind>
</comp>

<comp id="493" class="1004" name="zext_ln180_1_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="12" slack="0"/>
<pin id="495" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_1/3 "/>
</bind>
</comp>

<comp id="498" class="1004" name="add_ln180_1_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="19" slack="0"/>
<pin id="500" dir="0" index="1" bw="26" slack="2"/>
<pin id="501" dir="1" index="2" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln180_1/3 "/>
</bind>
</comp>

<comp id="503" class="1004" name="zext_ln180_2_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="27" slack="1"/>
<pin id="505" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_2/4 "/>
</bind>
</comp>

<comp id="506" class="1004" name="B_V_addr_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="512" slack="0"/>
<pin id="508" dir="0" index="1" bw="27" slack="0"/>
<pin id="509" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_V_addr/4 "/>
</bind>
</comp>

<comp id="513" class="1004" name="trunc_ln1_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="8" slack="0"/>
<pin id="515" dir="0" index="1" bw="12" slack="2"/>
<pin id="516" dir="0" index="2" bw="4" slack="0"/>
<pin id="517" dir="0" index="3" bw="5" slack="0"/>
<pin id="518" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/13 "/>
</bind>
</comp>

<comp id="522" class="1004" name="zext_ln17_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="8" slack="0"/>
<pin id="524" dir="1" index="1" bw="19" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17/13 "/>
</bind>
</comp>

<comp id="526" class="1004" name="zext_ln14_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="26" slack="2"/>
<pin id="528" dir="1" index="1" bw="27" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14/13 "/>
</bind>
</comp>

<comp id="529" class="1004" name="icmp_ln14_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="11" slack="0"/>
<pin id="531" dir="0" index="1" bw="11" slack="0"/>
<pin id="532" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14/14 "/>
</bind>
</comp>

<comp id="535" class="1004" name="add_ln14_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="11" slack="0"/>
<pin id="537" dir="0" index="1" bw="1" slack="0"/>
<pin id="538" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14/14 "/>
</bind>
</comp>

<comp id="541" class="1004" name="kk_1_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="1" slack="0"/>
<pin id="543" dir="0" index="1" bw="8" slack="0"/>
<pin id="544" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="kk_1/14 "/>
</bind>
</comp>

<comp id="547" class="1004" name="icmp_ln15_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="4" slack="0"/>
<pin id="549" dir="0" index="1" bw="4" slack="0"/>
<pin id="550" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln15/14 "/>
</bind>
</comp>

<comp id="553" class="1004" name="select_ln17_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="1" slack="0"/>
<pin id="555" dir="0" index="1" bw="1" slack="0"/>
<pin id="556" dir="0" index="2" bw="4" slack="0"/>
<pin id="557" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln17/14 "/>
</bind>
</comp>

<comp id="561" class="1004" name="select_ln17_1_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="1" slack="0"/>
<pin id="563" dir="0" index="1" bw="8" slack="0"/>
<pin id="564" dir="0" index="2" bw="8" slack="0"/>
<pin id="565" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln17_1/14 "/>
</bind>
</comp>

<comp id="569" class="1004" name="empty_16_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="11" slack="0"/>
<pin id="571" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_16/14 "/>
</bind>
</comp>

<comp id="573" class="1004" name="tmp_4_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="11" slack="0"/>
<pin id="575" dir="0" index="1" bw="1" slack="0"/>
<pin id="576" dir="0" index="2" bw="3" slack="0"/>
<pin id="577" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/14 "/>
</bind>
</comp>

<comp id="581" class="1004" name="empty_17_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="11" slack="0"/>
<pin id="583" dir="0" index="1" bw="1" slack="0"/>
<pin id="584" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_17/14 "/>
</bind>
</comp>

<comp id="587" class="1004" name="trunc_ln180_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="4" slack="0"/>
<pin id="589" dir="1" index="1" bw="3" slack="10"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln180/14 "/>
</bind>
</comp>

<comp id="591" class="1004" name="jj_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="4" slack="0"/>
<pin id="593" dir="0" index="1" bw="1" slack="0"/>
<pin id="594" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="jj/14 "/>
</bind>
</comp>

<comp id="597" class="1004" name="zext_ln17_2_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="8" slack="1"/>
<pin id="599" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17_2/15 "/>
</bind>
</comp>

<comp id="600" class="1004" name="add_ln17_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="12" slack="4"/>
<pin id="602" dir="0" index="1" bw="8" slack="0"/>
<pin id="603" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln17/15 "/>
</bind>
</comp>

<comp id="605" class="1004" name="zext_ln17_4_mid2_v_v_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="19" slack="0"/>
<pin id="607" dir="0" index="1" bw="12" slack="0"/>
<pin id="608" dir="0" index="2" bw="1" slack="0"/>
<pin id="609" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln17_4_mid2_v_v/15 "/>
</bind>
</comp>

<comp id="613" class="1004" name="add_ln17_1_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="8" slack="2"/>
<pin id="615" dir="0" index="1" bw="19" slack="0"/>
<pin id="616" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln17_1/15 "/>
</bind>
</comp>

<comp id="618" class="1004" name="zext_ln15_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="19" slack="0"/>
<pin id="620" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15/15 "/>
</bind>
</comp>

<comp id="622" class="1004" name="add_ln180_2_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="19" slack="0"/>
<pin id="624" dir="0" index="1" bw="26" slack="2"/>
<pin id="625" dir="1" index="2" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln180_2/15 "/>
</bind>
</comp>

<comp id="627" class="1004" name="zext_ln180_3_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="27" slack="1"/>
<pin id="629" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_3/16 "/>
</bind>
</comp>

<comp id="630" class="1004" name="B_V_addr_1_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="512" slack="0"/>
<pin id="632" dir="0" index="1" bw="27" slack="0"/>
<pin id="633" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_V_addr_1/16 "/>
</bind>
</comp>

<comp id="637" class="1004" name="zext_ln17_1_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="8" slack="10"/>
<pin id="639" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17_1/24 "/>
</bind>
</comp>

<comp id="648" class="1005" name="B_V_offset_read_reg_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="26" slack="2"/>
<pin id="650" dir="1" index="1" bw="26" slack="2"/>
</pin_list>
<bind>
<opset="B_V_offset_read "/>
</bind>
</comp>

<comp id="653" class="1005" name="k_read_reg_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="12" slack="4"/>
<pin id="655" dir="1" index="1" bw="12" slack="4"/>
</pin_list>
<bind>
<opset="k_read "/>
</bind>
</comp>

<comp id="658" class="1005" name="j_read_reg_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="12" slack="2"/>
<pin id="660" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="j_read "/>
</bind>
</comp>

<comp id="663" class="1005" name="i_read_reg_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="12" slack="2"/>
<pin id="665" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="i_read "/>
</bind>
</comp>

<comp id="668" class="1005" name="flag_read_reg_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="1" slack="1"/>
<pin id="670" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="flag_read "/>
</bind>
</comp>

<comp id="672" class="1005" name="zext_ln10_reg_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="19" slack="2"/>
<pin id="674" dir="1" index="1" bw="19" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln10 "/>
</bind>
</comp>

<comp id="677" class="1005" name="zext_ln7_reg_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="27" slack="2"/>
<pin id="679" dir="1" index="1" bw="27" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln7 "/>
</bind>
</comp>

<comp id="682" class="1005" name="icmp_ln7_reg_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="1" slack="1"/>
<pin id="684" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln7 "/>
</bind>
</comp>

<comp id="686" class="1005" name="add_ln7_reg_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="11" slack="0"/>
<pin id="688" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="add_ln7 "/>
</bind>
</comp>

<comp id="691" class="1005" name="select_ln10_reg_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="4" slack="1"/>
<pin id="693" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln10 "/>
</bind>
</comp>

<comp id="696" class="1005" name="select_ln10_1_reg_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="8" slack="0"/>
<pin id="698" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="select_ln10_1 "/>
</bind>
</comp>

<comp id="703" class="1005" name="empty_12_reg_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="1" slack="2"/>
<pin id="705" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_12 "/>
</bind>
</comp>

<comp id="707" class="1005" name="kk_reg_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="4" slack="0"/>
<pin id="709" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="kk "/>
</bind>
</comp>

<comp id="712" class="1005" name="local_A_V_addr_reg_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="10" slack="9"/>
<pin id="714" dir="1" index="1" bw="10" slack="9"/>
</pin_list>
<bind>
<opset="local_A_V_addr "/>
</bind>
</comp>

<comp id="717" class="1005" name="add_ln180_1_reg_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="27" slack="1"/>
<pin id="719" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="add_ln180_1 "/>
</bind>
</comp>

<comp id="722" class="1005" name="B_V_addr_reg_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="512" slack="1"/>
<pin id="724" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="B_V_addr "/>
</bind>
</comp>

<comp id="728" class="1005" name="B_V_addr_read_reg_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="512" slack="1"/>
<pin id="730" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="B_V_addr_read "/>
</bind>
</comp>

<comp id="733" class="1005" name="zext_ln17_reg_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="19" slack="2"/>
<pin id="735" dir="1" index="1" bw="19" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln17 "/>
</bind>
</comp>

<comp id="738" class="1005" name="zext_ln14_reg_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="27" slack="2"/>
<pin id="740" dir="1" index="1" bw="27" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln14 "/>
</bind>
</comp>

<comp id="743" class="1005" name="icmp_ln14_reg_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="1" slack="1"/>
<pin id="745" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln14 "/>
</bind>
</comp>

<comp id="747" class="1005" name="add_ln14_reg_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="11" slack="0"/>
<pin id="749" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="add_ln14 "/>
</bind>
</comp>

<comp id="752" class="1005" name="select_ln17_1_reg_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="8" slack="0"/>
<pin id="754" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="select_ln17_1 "/>
</bind>
</comp>

<comp id="759" class="1005" name="empty_17_reg_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="1" slack="2"/>
<pin id="761" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_17 "/>
</bind>
</comp>

<comp id="763" class="1005" name="trunc_ln180_reg_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="3" slack="10"/>
<pin id="765" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln180 "/>
</bind>
</comp>

<comp id="767" class="1005" name="jj_reg_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="4" slack="0"/>
<pin id="769" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="jj "/>
</bind>
</comp>

<comp id="772" class="1005" name="add_ln180_2_reg_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="27" slack="1"/>
<pin id="774" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="add_ln180_2 "/>
</bind>
</comp>

<comp id="777" class="1005" name="B_V_addr_1_reg_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="512" slack="1"/>
<pin id="779" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="B_V_addr_1 "/>
</bind>
</comp>

<comp id="783" class="1005" name="B_V_addr_1_read_reg_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="512" slack="1"/>
<pin id="785" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="B_V_addr_1_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="128"><net_src comp="32" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="30" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="32" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="28" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="34" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="6" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="34" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="4" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="34" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="2" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="36" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="0" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="165"><net_src comp="84" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="86" pin="0"/><net_sink comp="160" pin=2"/></net>

<net id="171"><net_src comp="88" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="177"><net_src comp="84" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="86" pin="0"/><net_sink comp="172" pin=2"/></net>

<net id="183"><net_src comp="88" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="189"><net_src comp="8" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="82" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="201"><net_src comp="22" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="82" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="208"><net_src comp="196" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="214"><net_src comp="20" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="82" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="221"><net_src comp="209" pin="3"/><net_sink comp="216" pin=0"/></net>

<net id="227"><net_src comp="18" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="82" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="234"><net_src comp="222" pin="3"/><net_sink comp="229" pin=0"/></net>

<net id="240"><net_src comp="16" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="241"><net_src comp="82" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="247"><net_src comp="235" pin="3"/><net_sink comp="242" pin=0"/></net>

<net id="253"><net_src comp="14" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="82" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="260"><net_src comp="248" pin="3"/><net_sink comp="255" pin=0"/></net>

<net id="266"><net_src comp="12" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="267"><net_src comp="82" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="273"><net_src comp="261" pin="3"/><net_sink comp="268" pin=0"/></net>

<net id="279"><net_src comp="10" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="280"><net_src comp="82" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="286"><net_src comp="274" pin="3"/><net_sink comp="281" pin=0"/></net>

<net id="292"><net_src comp="24" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="293"><net_src comp="82" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="299"><net_src comp="287" pin="3"/><net_sink comp="294" pin=0"/></net>

<net id="303"><net_src comp="58" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="310"><net_src comp="300" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="314"><net_src comp="60" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="321"><net_src comp="311" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="325"><net_src comp="62" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="332"><net_src comp="322" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="336"><net_src comp="58" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="343"><net_src comp="333" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="347"><net_src comp="60" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="354"><net_src comp="344" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="358"><net_src comp="62" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="365"><net_src comp="355" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="372"><net_src comp="52" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="373"><net_src comp="136" pin="2"/><net_sink comp="366" pin=1"/></net>

<net id="374"><net_src comp="54" pin="0"/><net_sink comp="366" pin=2"/></net>

<net id="375"><net_src comp="56" pin="0"/><net_sink comp="366" pin=3"/></net>

<net id="379"><net_src comp="366" pin="4"/><net_sink comp="376" pin=0"/></net>

<net id="383"><net_src comp="130" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="388"><net_src comp="304" pin="4"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="64" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="394"><net_src comp="304" pin="4"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="66" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="400"><net_src comp="68" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="315" pin="4"/><net_sink comp="396" pin=1"/></net>

<net id="406"><net_src comp="326" pin="4"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="70" pin="0"/><net_sink comp="402" pin=1"/></net>

<net id="413"><net_src comp="402" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="414"><net_src comp="62" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="415"><net_src comp="326" pin="4"/><net_sink comp="408" pin=2"/></net>

<net id="421"><net_src comp="402" pin="2"/><net_sink comp="416" pin=0"/></net>

<net id="422"><net_src comp="396" pin="2"/><net_sink comp="416" pin=1"/></net>

<net id="423"><net_src comp="315" pin="4"/><net_sink comp="416" pin=2"/></net>

<net id="427"><net_src comp="304" pin="4"/><net_sink comp="424" pin=0"/></net>

<net id="433"><net_src comp="72" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="434"><net_src comp="60" pin="0"/><net_sink comp="428" pin=1"/></net>

<net id="435"><net_src comp="424" pin="1"/><net_sink comp="428" pin=2"/></net>

<net id="440"><net_src comp="428" pin="3"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="58" pin="0"/><net_sink comp="436" pin=1"/></net>

<net id="446"><net_src comp="408" pin="3"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="74" pin="0"/><net_sink comp="442" pin=1"/></net>

<net id="453"><net_src comp="72" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="454"><net_src comp="76" pin="0"/><net_sink comp="448" pin=2"/></net>

<net id="458"><net_src comp="448" pin="3"/><net_sink comp="455" pin=0"/></net>

<net id="466"><net_src comp="459" pin="1"/><net_sink comp="462" pin=1"/></net>

<net id="472"><net_src comp="78" pin="0"/><net_sink comp="467" pin=0"/></net>

<net id="473"><net_src comp="462" pin="2"/><net_sink comp="467" pin=1"/></net>

<net id="474"><net_src comp="80" pin="0"/><net_sink comp="467" pin=2"/></net>

<net id="479"><net_src comp="467" pin="3"/><net_sink comp="475" pin=1"/></net>

<net id="483"><net_src comp="475" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="491"><net_src comp="484" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="492"><net_src comp="455" pin="1"/><net_sink comp="487" pin=1"/></net>

<net id="496"><net_src comp="487" pin="2"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="502"><net_src comp="480" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="510"><net_src comp="26" pin="0"/><net_sink comp="506" pin=0"/></net>

<net id="511"><net_src comp="503" pin="1"/><net_sink comp="506" pin=1"/></net>

<net id="512"><net_src comp="506" pin="2"/><net_sink comp="160" pin=1"/></net>

<net id="519"><net_src comp="52" pin="0"/><net_sink comp="513" pin=0"/></net>

<net id="520"><net_src comp="54" pin="0"/><net_sink comp="513" pin=2"/></net>

<net id="521"><net_src comp="56" pin="0"/><net_sink comp="513" pin=3"/></net>

<net id="525"><net_src comp="513" pin="4"/><net_sink comp="522" pin=0"/></net>

<net id="533"><net_src comp="337" pin="4"/><net_sink comp="529" pin=0"/></net>

<net id="534"><net_src comp="64" pin="0"/><net_sink comp="529" pin=1"/></net>

<net id="539"><net_src comp="337" pin="4"/><net_sink comp="535" pin=0"/></net>

<net id="540"><net_src comp="66" pin="0"/><net_sink comp="535" pin=1"/></net>

<net id="545"><net_src comp="68" pin="0"/><net_sink comp="541" pin=0"/></net>

<net id="546"><net_src comp="348" pin="4"/><net_sink comp="541" pin=1"/></net>

<net id="551"><net_src comp="359" pin="4"/><net_sink comp="547" pin=0"/></net>

<net id="552"><net_src comp="70" pin="0"/><net_sink comp="547" pin=1"/></net>

<net id="558"><net_src comp="547" pin="2"/><net_sink comp="553" pin=0"/></net>

<net id="559"><net_src comp="62" pin="0"/><net_sink comp="553" pin=1"/></net>

<net id="560"><net_src comp="359" pin="4"/><net_sink comp="553" pin=2"/></net>

<net id="566"><net_src comp="547" pin="2"/><net_sink comp="561" pin=0"/></net>

<net id="567"><net_src comp="541" pin="2"/><net_sink comp="561" pin=1"/></net>

<net id="568"><net_src comp="348" pin="4"/><net_sink comp="561" pin=2"/></net>

<net id="572"><net_src comp="337" pin="4"/><net_sink comp="569" pin=0"/></net>

<net id="578"><net_src comp="72" pin="0"/><net_sink comp="573" pin=0"/></net>

<net id="579"><net_src comp="60" pin="0"/><net_sink comp="573" pin=1"/></net>

<net id="580"><net_src comp="569" pin="1"/><net_sink comp="573" pin=2"/></net>

<net id="585"><net_src comp="573" pin="3"/><net_sink comp="581" pin=0"/></net>

<net id="586"><net_src comp="58" pin="0"/><net_sink comp="581" pin=1"/></net>

<net id="590"><net_src comp="553" pin="3"/><net_sink comp="587" pin=0"/></net>

<net id="595"><net_src comp="553" pin="3"/><net_sink comp="591" pin=0"/></net>

<net id="596"><net_src comp="74" pin="0"/><net_sink comp="591" pin=1"/></net>

<net id="604"><net_src comp="597" pin="1"/><net_sink comp="600" pin=1"/></net>

<net id="610"><net_src comp="78" pin="0"/><net_sink comp="605" pin=0"/></net>

<net id="611"><net_src comp="600" pin="2"/><net_sink comp="605" pin=1"/></net>

<net id="612"><net_src comp="80" pin="0"/><net_sink comp="605" pin=2"/></net>

<net id="617"><net_src comp="605" pin="3"/><net_sink comp="613" pin=1"/></net>

<net id="621"><net_src comp="613" pin="2"/><net_sink comp="618" pin=0"/></net>

<net id="626"><net_src comp="618" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="634"><net_src comp="26" pin="0"/><net_sink comp="630" pin=0"/></net>

<net id="635"><net_src comp="627" pin="1"/><net_sink comp="630" pin=1"/></net>

<net id="636"><net_src comp="630" pin="2"/><net_sink comp="172" pin=1"/></net>

<net id="640"><net_src comp="637" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="642"><net_src comp="637" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="643"><net_src comp="637" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="644"><net_src comp="637" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="645"><net_src comp="637" pin="1"/><net_sink comp="261" pin=2"/></net>

<net id="646"><net_src comp="637" pin="1"/><net_sink comp="274" pin=2"/></net>

<net id="647"><net_src comp="637" pin="1"/><net_sink comp="287" pin=2"/></net>

<net id="651"><net_src comp="124" pin="2"/><net_sink comp="648" pin=0"/></net>

<net id="652"><net_src comp="648" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="656"><net_src comp="136" pin="2"/><net_sink comp="653" pin=0"/></net>

<net id="657"><net_src comp="653" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="661"><net_src comp="142" pin="2"/><net_sink comp="658" pin=0"/></net>

<net id="662"><net_src comp="658" pin="1"/><net_sink comp="513" pin=1"/></net>

<net id="666"><net_src comp="148" pin="2"/><net_sink comp="663" pin=0"/></net>

<net id="667"><net_src comp="663" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="671"><net_src comp="154" pin="2"/><net_sink comp="668" pin=0"/></net>

<net id="675"><net_src comp="376" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="676"><net_src comp="672" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="680"><net_src comp="380" pin="1"/><net_sink comp="677" pin=0"/></net>

<net id="681"><net_src comp="677" pin="1"/><net_sink comp="498" pin=1"/></net>

<net id="685"><net_src comp="384" pin="2"/><net_sink comp="682" pin=0"/></net>

<net id="689"><net_src comp="390" pin="2"/><net_sink comp="686" pin=0"/></net>

<net id="690"><net_src comp="686" pin="1"/><net_sink comp="304" pin=2"/></net>

<net id="694"><net_src comp="408" pin="3"/><net_sink comp="691" pin=0"/></net>

<net id="695"><net_src comp="691" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="699"><net_src comp="416" pin="3"/><net_sink comp="696" pin=0"/></net>

<net id="700"><net_src comp="696" pin="1"/><net_sink comp="315" pin=2"/></net>

<net id="701"><net_src comp="696" pin="1"/><net_sink comp="448" pin=1"/></net>

<net id="702"><net_src comp="696" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="706"><net_src comp="436" pin="2"/><net_sink comp="703" pin=0"/></net>

<net id="710"><net_src comp="442" pin="2"/><net_sink comp="707" pin=0"/></net>

<net id="711"><net_src comp="707" pin="1"/><net_sink comp="326" pin=2"/></net>

<net id="715"><net_src comp="184" pin="3"/><net_sink comp="712" pin=0"/></net>

<net id="716"><net_src comp="712" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="720"><net_src comp="498" pin="2"/><net_sink comp="717" pin=0"/></net>

<net id="721"><net_src comp="717" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="725"><net_src comp="506" pin="2"/><net_sink comp="722" pin=0"/></net>

<net id="726"><net_src comp="722" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="727"><net_src comp="722" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="731"><net_src comp="167" pin="2"/><net_sink comp="728" pin=0"/></net>

<net id="732"><net_src comp="728" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="736"><net_src comp="522" pin="1"/><net_sink comp="733" pin=0"/></net>

<net id="737"><net_src comp="733" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="741"><net_src comp="526" pin="1"/><net_sink comp="738" pin=0"/></net>

<net id="742"><net_src comp="738" pin="1"/><net_sink comp="622" pin=1"/></net>

<net id="746"><net_src comp="529" pin="2"/><net_sink comp="743" pin=0"/></net>

<net id="750"><net_src comp="535" pin="2"/><net_sink comp="747" pin=0"/></net>

<net id="751"><net_src comp="747" pin="1"/><net_sink comp="337" pin=2"/></net>

<net id="755"><net_src comp="561" pin="3"/><net_sink comp="752" pin=0"/></net>

<net id="756"><net_src comp="752" pin="1"/><net_sink comp="348" pin=2"/></net>

<net id="757"><net_src comp="752" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="758"><net_src comp="752" pin="1"/><net_sink comp="637" pin=0"/></net>

<net id="762"><net_src comp="581" pin="2"/><net_sink comp="759" pin=0"/></net>

<net id="766"><net_src comp="587" pin="1"/><net_sink comp="763" pin=0"/></net>

<net id="770"><net_src comp="591" pin="2"/><net_sink comp="767" pin=0"/></net>

<net id="771"><net_src comp="767" pin="1"/><net_sink comp="359" pin=2"/></net>

<net id="775"><net_src comp="622" pin="2"/><net_sink comp="772" pin=0"/></net>

<net id="776"><net_src comp="772" pin="1"/><net_sink comp="627" pin=0"/></net>

<net id="780"><net_src comp="630" pin="2"/><net_sink comp="777" pin=0"/></net>

<net id="781"><net_src comp="777" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="782"><net_src comp="777" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="786"><net_src comp="179" pin="2"/><net_sink comp="783" pin=0"/></net>

<net id="787"><net_src comp="783" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="788"><net_src comp="783" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="789"><net_src comp="783" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="790"><net_src comp="783" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="791"><net_src comp="783" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="792"><net_src comp="783" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="793"><net_src comp="783" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="794"><net_src comp="783" pin="1"/><net_sink comp="294" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: local_A_V | {12 }
	Port: local_B_0_V | {24 }
	Port: local_B_1_V | {24 }
	Port: local_B_2_V | {24 }
	Port: local_B_3_V | {24 }
	Port: local_B_4_V | {24 }
	Port: local_B_5_V | {24 }
	Port: local_B_6_V | {24 }
	Port: local_B_7_V | {24 }
 - Input state : 
	Port: load : flag | {1 }
	Port: load : i | {1 }
	Port: load : j | {1 }
	Port: load : k | {1 }
	Port: load : A_V | {4 5 6 7 8 9 10 11 16 17 18 19 20 21 22 23 }
	Port: load : A_V_offset | {1 }
	Port: load : B_V_offset | {1 }
  - Chain level:
	State 1
		zext_ln10 : 1
	State 2
		icmp_ln7 : 1
		add_ln7 : 1
		br_ln7 : 2
		ii : 1
		icmp_ln8 : 1
		select_ln10 : 2
		select_ln10_1 : 2
		empty_11 : 1
		tmp_1 : 2
		empty_12 : 3
		br_ln7 : 4
		kk : 3
	State 3
		zext_ln10_2 : 1
		add_ln10 : 1
		zext_ln10_5_mid2_v_v : 2
		add_ln10_1 : 3
		zext_ln8 : 4
		add_ln180 : 2
		zext_ln180_1 : 3
		local_A_V_addr : 4
		add_ln180_1 : 5
	State 4
		B_V_addr : 1
		B_V_addr_1_rd_req : 2
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		empty_13 : 1
	State 13
		zext_ln17 : 1
	State 14
		icmp_ln14 : 1
		add_ln14 : 1
		br_ln14 : 2
		kk_1 : 1
		icmp_ln15 : 1
		select_ln17 : 2
		select_ln17_1 : 2
		empty_16 : 1
		tmp_4 : 2
		empty_17 : 3
		br_ln14 : 4
		trunc_ln180 : 3
		switch_ln17 : 4
		jj : 3
	State 15
		add_ln17 : 1
		zext_ln17_4_mid2_v_v : 2
		add_ln17_1 : 3
		zext_ln15 : 4
		add_ln180_2 : 5
	State 16
		B_V_addr_1 : 1
		B_V_addr_3_rd_req : 2
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
		local_B_6_V_addr : 1
		store_ln17 : 2
		local_B_5_V_addr : 1
		store_ln17 : 2
		local_B_4_V_addr : 1
		store_ln17 : 2
		local_B_3_V_addr : 1
		store_ln17 : 2
		local_B_2_V_addr : 1
		store_ln17 : 2
		local_B_1_V_addr : 1
		store_ln17 : 2
		local_B_0_V_addr : 1
		store_ln17 : 2
		local_B_7_V_addr : 1
		store_ln17 : 2
		empty_14 : 1
	State 25


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|          |        add_ln7_fu_390       |    0    |    18   |
|          |          ii_fu_396          |    0    |    15   |
|          |          kk_fu_442          |    0    |    12   |
|          |       add_ln10_fu_462       |    0    |    19   |
|          |      add_ln10_1_fu_475      |    0    |    26   |
|          |       add_ln180_fu_487      |    0    |    18   |
|    add   |      add_ln180_1_fu_498     |    0    |    33   |
|          |       add_ln14_fu_535       |    0    |    18   |
|          |         kk_1_fu_541         |    0    |    15   |
|          |          jj_fu_591          |    0    |    12   |
|          |       add_ln17_fu_600       |    0    |    19   |
|          |      add_ln17_1_fu_613      |    0    |    26   |
|          |      add_ln180_2_fu_622     |    0    |    33   |
|----------|-----------------------------|---------|---------|
|          |       icmp_ln7_fu_384       |    0    |    13   |
|          |       icmp_ln8_fu_402       |    0    |    9    |
|   icmp   |       empty_12_fu_436       |    0    |    13   |
|          |       icmp_ln14_fu_529      |    0    |    13   |
|          |       icmp_ln15_fu_547      |    0    |    9    |
|          |       empty_17_fu_581       |    0    |    13   |
|----------|-----------------------------|---------|---------|
|          |      select_ln10_fu_408     |    0    |    4    |
|  select  |     select_ln10_1_fu_416    |    0    |    8    |
|          |      select_ln17_fu_553     |    0    |    4    |
|          |     select_ln17_1_fu_561    |    0    |    8    |
|----------|-----------------------------|---------|---------|
|          | B_V_offset_read_read_fu_124 |    0    |    0    |
|          | A_V_offset_read_read_fu_130 |    0    |    0    |
|          |      k_read_read_fu_136     |    0    |    0    |
|   read   |      j_read_read_fu_142     |    0    |    0    |
|          |      i_read_read_fu_148     |    0    |    0    |
|          |    flag_read_read_fu_154    |    0    |    0    |
|          |  B_V_addr_read_read_fu_167  |    0    |    0    |
|          | B_V_addr_1_read_read_fu_179 |    0    |    0    |
|----------|-----------------------------|---------|---------|
|  readreq |      grp_readreq_fu_160     |    0    |    0    |
|          |      grp_readreq_fu_172     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|partselect|       trunc_ln_fu_366       |    0    |    0    |
|          |       trunc_ln1_fu_513      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |       zext_ln10_fu_376      |    0    |    0    |
|          |       zext_ln7_fu_380       |    0    |    0    |
|          |      zext_ln10_2_fu_455     |    0    |    0    |
|          |      zext_ln10_1_fu_459     |    0    |    0    |
|          |       zext_ln8_fu_480       |    0    |    0    |
|          |      zext_ln180_fu_484      |    0    |    0    |
|   zext   |     zext_ln180_1_fu_493     |    0    |    0    |
|          |     zext_ln180_2_fu_503     |    0    |    0    |
|          |       zext_ln17_fu_522      |    0    |    0    |
|          |       zext_ln14_fu_526      |    0    |    0    |
|          |      zext_ln17_2_fu_597     |    0    |    0    |
|          |       zext_ln15_fu_618      |    0    |    0    |
|          |     zext_ln180_3_fu_627     |    0    |    0    |
|          |      zext_ln17_1_fu_637     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |       empty_11_fu_424       |    0    |    0    |
|   trunc  |       empty_16_fu_569       |    0    |    0    |
|          |      trunc_ln180_fu_587     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |         tmp_1_fu_428        |    0    |    0    |
|          |          tmp_fu_448         |    0    |    0    |
|bitconcatenate| zext_ln10_5_mid2_v_v_fu_467 |    0    |    0    |
|          |         tmp_4_fu_573        |    0    |    0    |
|          | zext_ln17_4_mid2_v_v_fu_605 |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |   358   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
| B_V_addr_1_read_reg_783|   512  |
|   B_V_addr_1_reg_777   |   512  |
|  B_V_addr_read_reg_728 |   512  |
|    B_V_addr_reg_722    |   512  |
| B_V_offset_read_reg_648|   26   |
|    add_ln14_reg_747    |   11   |
|   add_ln180_1_reg_717  |   27   |
|   add_ln180_2_reg_772  |   27   |
|     add_ln7_reg_686    |   11   |
|    empty_12_reg_703    |    1   |
|    empty_17_reg_759    |    1   |
|    flag_read_reg_668   |    1   |
|     i_read_reg_663     |   12   |
|    icmp_ln14_reg_743   |    1   |
|    icmp_ln7_reg_682    |    1   |
|      ii1_0_reg_311     |    8   |
|indvar_flatten21_reg_333|   11   |
| indvar_flatten_reg_300 |   11   |
|     j_read_reg_658     |   12   |
|      jj4_0_reg_355     |    4   |
|       jj_reg_767       |    4   |
|     k_read_reg_653     |   12   |
|      kk2_0_reg_322     |    4   |
|      kk3_0_reg_344     |    8   |
|       kk_reg_707       |    4   |
| local_A_V_addr_reg_712 |   10   |
|  select_ln10_1_reg_696 |    8   |
|   select_ln10_reg_691  |    4   |
|  select_ln17_1_reg_752 |    8   |
|   trunc_ln180_reg_763  |    3   |
|    zext_ln10_reg_672   |   19   |
|    zext_ln14_reg_738   |   27   |
|    zext_ln17_reg_733   |   19   |
|    zext_ln7_reg_677    |   27   |
+------------------------+--------+
|          Total         |  2370  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
| grp_readreq_fu_160 |  p1  |   2  |  512 |  1024  ||    9    |
| grp_readreq_fu_172 |  p1  |   2  |  512 |  1024  ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |  2048  ||  1.206  ||    18   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   358  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   18   |
|  Register |    -   |  2370  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |  2370  |   376  |
+-----------+--------+--------+--------+
