Protel Design System Design Rule Check
PCB File : D:\毕业设计\PCB及BOM表\数据收集器_Project\Main_Board.PcbDoc
Date     : 2019/12/23
Time     : 16:47:52

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Clearance Constraint (Gap=0.381mm) (InNamedPolygon('GND_L01_P002')),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=0.381mm) (InNamedPolygon('GND_L02_P004')),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.178mm) (Max=5mm) (Preferred=0.254mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Direct Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (isvia)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.508mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad Free-1(-46.482mm,53.721mm) on Multi-Layer Actual Hole Size = 3mm
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad Free-2(-46.482mm,3.429mm) on Multi-Layer Actual Hole Size = 3mm
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad Free-3(46.355mm,3.429mm) on Multi-Layer Actual Hole Size = 3mm
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad Free-4(46.355mm,53.594mm) on Multi-Layer Actual Hole Size = 3mm
Rule Violations :4

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.244mm < 0.254mm) Between Pad R20-2(-49.289mm,31.369mm) on Top Layer And Pad R13-2(-49.289mm,32.766mm) on Top Layer [Top Solder] Mask Sliver [0.244mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.244mm < 0.254mm) Between Pad R20-1(-47.739mm,31.369mm) on Top Layer And Pad R13-1(-47.739mm,32.766mm) on Top Layer [Top Solder] Mask Sliver [0.244mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.244mm < 0.254mm) Between Pad C9-1(-49.289mm,29.972mm) on Top Layer And Pad R20-2(-49.289mm,31.369mm) on Top Layer [Top Solder] Mask Sliver [0.244mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.244mm < 0.254mm) Between Pad C9-2(-47.739mm,29.972mm) on Top Layer And Pad R20-1(-47.739mm,31.369mm) on Top Layer [Top Solder] Mask Sliver [0.244mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad USB1-3(-46.122mm,11.557mm) on Top Layer And Pad USB1-4(-46.122mm,10.907mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad USB1-5(-46.122mm,10.257mm) on Top Layer And Pad USB1-4(-46.122mm,10.907mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad USB1-2(-46.122mm,12.207mm) on Top Layer And Pad USB1-1(-46.122mm,12.857mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad USB1-2(-46.122mm,12.207mm) on Top Layer And Pad USB1-3(-46.122mm,11.557mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.217mm < 0.254mm) Between Pad U2-19(8.789mm,2.8mm) on Top Layer And Pad U2-20(10.059mm,2.8mm) on Top Layer [Top Solder] Mask Sliver [0.217mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.217mm < 0.254mm) Between Pad U2-21(11.329mm,2.8mm) on Top Layer And Pad U2-20(10.059mm,2.8mm) on Top Layer [Top Solder] Mask Sliver [0.217mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.217mm < 0.254mm) Between Pad U2-15(3.709mm,2.8mm) on Top Layer And Pad U2-14(2.439mm,2.8mm) on Top Layer [Top Solder] Mask Sliver [0.217mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.217mm < 0.254mm) Between Pad U2-15(3.709mm,2.8mm) on Top Layer And Pad U2-16(4.979mm,2.8mm) on Top Layer [Top Solder] Mask Sliver [0.217mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.217mm < 0.254mm) Between Pad U2-17(6.249mm,2.8mm) on Top Layer And Pad U2-16(4.979mm,2.8mm) on Top Layer [Top Solder] Mask Sliver [0.217mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.217mm < 0.254mm) Between Pad U2-18(7.519mm,2.8mm) on Top Layer And Pad U2-17(6.249mm,2.8mm) on Top Layer [Top Solder] Mask Sliver [0.217mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.217mm < 0.254mm) Between Pad U2-19(8.789mm,2.8mm) on Top Layer And Pad U2-18(7.519mm,2.8mm) on Top Layer [Top Solder] Mask Sliver [0.217mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.217mm < 0.254mm) Between Pad U2-33(14.784mm,19.05mm) on Top Layer And Pad U2-32(14.784mm,17.78mm) on Top Layer [Top Solder] Mask Sliver [0.217mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.217mm < 0.254mm) Between Pad U2-31(14.784mm,16.51mm) on Top Layer And Pad U2-32(14.784mm,17.78mm) on Top Layer [Top Solder] Mask Sliver [0.217mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.217mm < 0.254mm) Between Pad U2-27(14.784mm,11.43mm) on Top Layer And Pad U2-28(14.784mm,12.7mm) on Top Layer [Top Solder] Mask Sliver [0.217mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.217mm < 0.254mm) Between Pad U2-29(14.784mm,13.97mm) on Top Layer And Pad U2-28(14.784mm,12.7mm) on Top Layer [Top Solder] Mask Sliver [0.217mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.217mm < 0.254mm) Between Pad U2-23(14.784mm,6.35mm) on Top Layer And Pad U2-22(14.784mm,5.08mm) on Top Layer [Top Solder] Mask Sliver [0.217mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.217mm < 0.254mm) Between Pad U2-25(14.784mm,8.89mm) on Top Layer And Pad U2-24(14.784mm,7.62mm) on Top Layer [Top Solder] Mask Sliver [0.217mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.217mm < 0.254mm) Between Pad U2-23(14.784mm,6.35mm) on Top Layer And Pad U2-24(14.784mm,7.62mm) on Top Layer [Top Solder] Mask Sliver [0.217mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.217mm < 0.254mm) Between Pad U2-26(14.784mm,10.16mm) on Top Layer And Pad U2-25(14.784mm,8.89mm) on Top Layer [Top Solder] Mask Sliver [0.217mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.217mm < 0.254mm) Between Pad U2-27(14.784mm,11.43mm) on Top Layer And Pad U2-26(14.784mm,10.16mm) on Top Layer [Top Solder] Mask Sliver [0.217mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.217mm < 0.254mm) Between Pad U2-30(14.784mm,15.24mm) on Top Layer And Pad U2-29(14.784mm,13.97mm) on Top Layer [Top Solder] Mask Sliver [0.217mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.217mm < 0.254mm) Between Pad U2-30(14.784mm,15.24mm) on Top Layer And Pad U2-31(14.784mm,16.51mm) on Top Layer [Top Solder] Mask Sliver [0.217mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.217mm < 0.254mm) Between Pad U2-34(14.784mm,20.32mm) on Top Layer And Pad U2-33(14.784mm,19.05mm) on Top Layer [Top Solder] Mask Sliver [0.217mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.217mm < 0.254mm) Between Pad U2-37(8.789mm,22.6mm) on Top Layer And Pad U2-36(10.059mm,22.6mm) on Top Layer [Top Solder] Mask Sliver [0.217mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.217mm < 0.254mm) Between Pad U2-35(11.329mm,22.6mm) on Top Layer And Pad U2-36(10.059mm,22.6mm) on Top Layer [Top Solder] Mask Sliver [0.217mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.217mm < 0.254mm) Between Pad U2-41(3.709mm,22.6mm) on Top Layer And Pad U2-42(2.439mm,22.6mm) on Top Layer [Top Solder] Mask Sliver [0.217mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.217mm < 0.254mm) Between Pad U2-41(3.709mm,22.6mm) on Top Layer And Pad U2-40(4.979mm,22.6mm) on Top Layer [Top Solder] Mask Sliver [0.217mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.217mm < 0.254mm) Between Pad U2-39(6.249mm,22.6mm) on Top Layer And Pad U2-40(4.979mm,22.6mm) on Top Layer [Top Solder] Mask Sliver [0.217mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.217mm < 0.254mm) Between Pad U2-38(7.519mm,22.6mm) on Top Layer And Pad U2-39(6.249mm,22.6mm) on Top Layer [Top Solder] Mask Sliver [0.217mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.217mm < 0.254mm) Between Pad U2-37(8.789mm,22.6mm) on Top Layer And Pad U2-38(7.519mm,22.6mm) on Top Layer [Top Solder] Mask Sliver [0.217mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.217mm < 0.254mm) Between Pad U2-2(-1.016mm,19.05mm) on Top Layer And Pad U2-3(-1.016mm,17.78mm) on Top Layer [Top Solder] Mask Sliver [0.217mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.217mm < 0.254mm) Between Pad U2-4(-1.016mm,16.51mm) on Top Layer And Pad U2-3(-1.016mm,17.78mm) on Top Layer [Top Solder] Mask Sliver [0.217mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.217mm < 0.254mm) Between Pad U2-8(-1.016mm,11.43mm) on Top Layer And Pad U2-7(-1.016mm,12.7mm) on Top Layer [Top Solder] Mask Sliver [0.217mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.217mm < 0.254mm) Between Pad U2-6(-1.016mm,13.97mm) on Top Layer And Pad U2-7(-1.016mm,12.7mm) on Top Layer [Top Solder] Mask Sliver [0.217mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.217mm < 0.254mm) Between Pad U2-12(-1.016mm,6.35mm) on Top Layer And Pad U2-13(-1.016mm,5.08mm) on Top Layer [Top Solder] Mask Sliver [0.217mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.217mm < 0.254mm) Between Pad U2-10(-1.016mm,8.89mm) on Top Layer And Pad U2-11(-1.016mm,7.62mm) on Top Layer [Top Solder] Mask Sliver [0.217mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.217mm < 0.254mm) Between Pad U2-12(-1.016mm,6.35mm) on Top Layer And Pad U2-11(-1.016mm,7.62mm) on Top Layer [Top Solder] Mask Sliver [0.217mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.217mm < 0.254mm) Between Pad U2-9(-1.016mm,10.16mm) on Top Layer And Pad U2-10(-1.016mm,8.89mm) on Top Layer [Top Solder] Mask Sliver [0.217mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.217mm < 0.254mm) Between Pad U2-8(-1.016mm,11.43mm) on Top Layer And Pad U2-9(-1.016mm,10.16mm) on Top Layer [Top Solder] Mask Sliver [0.217mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.217mm < 0.254mm) Between Pad U2-5(-1.016mm,15.24mm) on Top Layer And Pad U2-6(-1.016mm,13.97mm) on Top Layer [Top Solder] Mask Sliver [0.217mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.217mm < 0.254mm) Between Pad U2-5(-1.016mm,15.24mm) on Top Layer And Pad U2-4(-1.016mm,16.51mm) on Top Layer [Top Solder] Mask Sliver [0.217mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.217mm < 0.254mm) Between Pad U2-1(-1.016mm,20.32mm) on Top Layer And Pad U2-2(-1.016mm,19.05mm) on Top Layer [Top Solder] Mask Sliver [0.217mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.254mm < 0.254mm) Between Pad U1-11(-27.33mm,44.196mm) on Top Layer And Pad U1-12(-27.33mm,45.466mm) on Top Layer [Top Solder] Mask Sliver [0.254mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.254mm < 0.254mm) Between Pad U1-4(-42.672mm,44.196mm) on Top Layer And Pad U1-3(-42.672mm,45.466mm) on Top Layer [Top Solder] Mask Sliver [0.254mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.19mm < 0.254mm) Between Pad RP1-2(-23.887mm,51.835mm) on Top Layer And Pad RP1-1(-23.887mm,52.635mm) on Top Layer [Top Solder] Mask Sliver [0.19mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.19mm < 0.254mm) Between Pad RP1-7(-22.087mm,51.835mm) on Top Layer And Pad RP1-8(-22.087mm,52.635mm) on Top Layer [Top Solder] Mask Sliver [0.19mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.19mm < 0.254mm) Between Pad RP1-6(-22.087mm,51.035mm) on Top Layer And Pad RP1-7(-22.087mm,51.835mm) on Top Layer [Top Solder] Mask Sliver [0.19mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.19mm < 0.254mm) Between Pad RP1-3(-23.887mm,51.035mm) on Top Layer And Pad RP1-2(-23.887mm,51.835mm) on Top Layer [Top Solder] Mask Sliver [0.19mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.19mm < 0.254mm) Between Pad RP1-5(-22.087mm,50.235mm) on Top Layer And Pad RP1-6(-22.087mm,51.035mm) on Top Layer [Top Solder] Mask Sliver [0.19mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.19mm < 0.254mm) Between Pad RP1-4(-23.887mm,50.235mm) on Top Layer And Pad RP1-3(-23.887mm,51.035mm) on Top Layer [Top Solder] Mask Sliver [0.19mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.244mm < 0.254mm) Between Pad C3-2(6.21mm,28.829mm) on Top Layer And Pad R34-2(6.21mm,30.226mm) on Top Layer [Top Solder] Mask Sliver [0.244mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.244mm < 0.254mm) Between Pad C3-1(7.76mm,28.829mm) on Top Layer And Pad R34-1(7.76mm,30.226mm) on Top Layer [Top Solder] Mask Sliver [0.244mm]
Rule Violations :56

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Arc (-30.988mm,7.747mm) on Top Overlay And Pad U5-1(-31.877mm,7.959mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.256mm < 0.254mm) Between Arc (-7.62mm,51.435mm) on Top Overlay And Pad S1-1(-5.506mm,51.46mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (-12.192mm,51.435mm) on Top Overlay And Pad S1-4(-14.306mm,51.46mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Arc (-12.192mm,56.007mm) on Top Overlay And Pad S1-3(-14.306mm,55.96mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Arc (-7.62mm,56.007mm) on Top Overlay And Pad S1-2(-5.506mm,55.96mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (-9.652mm,18.568mm) on Top Overlay And Pad Q5-1(-9.144mm,17.918mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (-9.652mm,22.301mm) on Top Overlay And Pad Q4-1(-9.144mm,21.651mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (-50.114mm,35.56mm) on Top Overlay And Pad Q3-1(-49.464mm,36.068mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (-50.241mm,41.275mm) on Top Overlay And Pad Q2-1(-49.591mm,41.783mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (-9.652mm,14.56mm) on Top Overlay And Pad Q1-1(-9.144mm,13.91mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (-14.085mm,3.54mm) on Top Overlay And Pad D8-1(-14.097mm,2.286mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.108mm < 0.254mm) Between Arc (-14.085mm,3.54mm) on Top Overlay And Pad D8-2(-14.097mm,4.826mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.108mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (-18.594mm,3.54mm) on Top Overlay And Pad D7-1(-18.605mm,2.286mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.108mm < 0.254mm) Between Arc (-18.594mm,3.54mm) on Top Overlay And Pad D7-2(-18.605mm,4.826mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.108mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (-23.102mm,3.54mm) on Top Overlay And Pad D6-1(-23.114mm,2.286mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.108mm < 0.254mm) Between Arc (-23.102mm,3.54mm) on Top Overlay And Pad D6-2(-23.114mm,4.826mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.108mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (29.962mm,45.593mm) on Top Overlay And Pad Q6-1(30.612mm,46.101mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Track (-47.854mm,15.748mm)(-45.974mm,15.748mm) on Top Overlay And Pad USB1-5(-49.022mm,15.182mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Track (-47.854mm,7.366mm)(-45.974mm,7.366mm) on Top Overlay And Pad USB1-5(-49.022mm,7.932mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Track (-40.386mm,10.287mm)(-40.248mm,10.149mm) on Bottom Overlay And Pad JP3-1(-39.624mm,11.938mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (-40.386mm,10.287mm)(-40.386mm,17.399mm) on Bottom Overlay And Pad JP3-1(-39.624mm,11.938mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (-40.386mm,10.287mm)(-40.386mm,17.399mm) on Bottom Overlay And Pad JP3-3(-39.624mm,14.478mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.039mm < 0.254mm) Between Track (45.974mm,39.878mm)(49.784mm,39.878mm) on Bottom Overlay And Pad JP2-2(49.53mm,41.402mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.039mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (45.974mm,39.878mm)(49.784mm,39.878mm) on Bottom Overlay And Pad JP2-1(49.53mm,38.862mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (-16.002mm,3.937mm)(-12.192mm,3.937mm) on Top Overlay And Pad D8-2(-14.097mm,4.826mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (-15.367mm,5.08mm)(-12.827mm,5.08mm) on Top Overlay And Pad D8-2(-14.097mm,4.826mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (-15.494mm,4.826mm)(-12.573mm,4.826mm) on Top Overlay And Pad D8-2(-14.097mm,4.826mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (-15.621mm,4.572mm)(-12.446mm,4.572mm) on Top Overlay And Pad D8-2(-14.097mm,4.826mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (-15.748mm,4.445mm)(-12.319mm,4.445mm) on Top Overlay And Pad D8-2(-14.097mm,4.826mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (-15.113mm,5.258mm)(-13.132mm,5.258mm) on Top Overlay And Pad D8-2(-14.097mm,4.826mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (-15.748mm,4.445mm)(-12.319mm,4.445mm) on Top Overlay And Pad D8-2(-14.097mm,4.826mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (-15.875mm,4.191mm)(-12.319mm,4.191mm) on Top Overlay And Pad D8-2(-14.097mm,4.826mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (-20.511mm,3.937mm)(-16.701mm,3.937mm) on Top Overlay And Pad D7-2(-18.605mm,4.826mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (-19.875mm,5.08mm)(-17.336mm,5.08mm) on Top Overlay And Pad D7-2(-18.605mm,4.826mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (-20.003mm,4.826mm)(-17.081mm,4.826mm) on Top Overlay And Pad D7-2(-18.605mm,4.826mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (-20.13mm,4.572mm)(-16.954mm,4.572mm) on Top Overlay And Pad D7-2(-18.605mm,4.826mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (-20.256mm,4.445mm)(-16.828mm,4.445mm) on Top Overlay And Pad D7-2(-18.605mm,4.826mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (-19.622mm,5.258mm)(-17.64mm,5.258mm) on Top Overlay And Pad D7-2(-18.605mm,4.826mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (-20.256mm,4.445mm)(-16.828mm,4.445mm) on Top Overlay And Pad D7-2(-18.605mm,4.826mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (-20.384mm,4.191mm)(-16.828mm,4.191mm) on Top Overlay And Pad D7-2(-18.605mm,4.826mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (-25.019mm,3.937mm)(-21.209mm,3.937mm) on Top Overlay And Pad D6-2(-23.114mm,4.826mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (-24.384mm,5.08mm)(-21.844mm,5.08mm) on Top Overlay And Pad D6-2(-23.114mm,4.826mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (-24.511mm,4.826mm)(-21.59mm,4.826mm) on Top Overlay And Pad D6-2(-23.114mm,4.826mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (-24.638mm,4.572mm)(-21.463mm,4.572mm) on Top Overlay And Pad D6-2(-23.114mm,4.826mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (-24.765mm,4.445mm)(-21.336mm,4.445mm) on Top Overlay And Pad D6-2(-23.114mm,4.826mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (-24.13mm,5.258mm)(-22.149mm,5.258mm) on Top Overlay And Pad D6-2(-23.114mm,4.826mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (-24.765mm,4.445mm)(-21.336mm,4.445mm) on Top Overlay And Pad D6-2(-23.114mm,4.826mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (-24.892mm,4.191mm)(-21.336mm,4.191mm) on Top Overlay And Pad D6-2(-23.114mm,4.826mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Track (37.465mm,52.652mm)(37.465mm,53.34mm) on Top Overlay And Pad LS1-1(37.465mm,54.443mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Track (37.465mm,50.546mm)(37.465mm,51.131mm) on Top Overlay And Pad LS1-2(37.465mm,49.443mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (-40.386mm,50.049mm)(40.64mm,50.049mm) on Bottom Overlay And Pad LS1-2(37.465mm,49.443mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (-23.37mm,40.211mm)(-23.37mm,40.561mm) on Top Overlay And Pad R4-2(-22.72mm,40.386mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Track (-23.495mm,39.961mm)(-23.495mm,40.211mm) on Top Overlay And Pad R4-2(-22.72mm,40.386mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Track (-23.495mm,40.561mm)(-23.495mm,40.811mm) on Top Overlay And Pad R4-2(-22.72mm,40.386mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (-23.62mm,40.561mm)(-23.37mm,40.561mm) on Top Overlay And Pad R4-2(-22.72mm,40.386mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (-23.62mm,40.211mm)(-23.37mm,40.211mm) on Top Overlay And Pad R4-2(-22.72mm,40.386mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Track (-23.495mm,39.961mm)(-23.495mm,40.211mm) on Top Overlay And Pad R4-1(-24.27mm,40.386mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Track (-23.495mm,40.561mm)(-23.495mm,40.811mm) on Top Overlay And Pad R4-1(-24.27mm,40.386mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (-23.62mm,40.561mm)(-23.37mm,40.561mm) on Top Overlay And Pad R4-1(-24.27mm,40.386mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (-23.62mm,40.211mm)(-23.37mm,40.211mm) on Top Overlay And Pad R4-1(-24.27mm,40.386mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (-23.62mm,40.211mm)(-23.62mm,40.561mm) on Top Overlay And Pad R4-1(-24.27mm,40.386mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (-23.37mm,41.735mm)(-23.37mm,42.085mm) on Top Overlay And Pad R3-2(-22.72mm,41.91mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Track (-23.495mm,41.485mm)(-23.495mm,41.735mm) on Top Overlay And Pad R3-2(-22.72mm,41.91mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Track (-23.495mm,42.085mm)(-23.495mm,42.335mm) on Top Overlay And Pad R3-2(-22.72mm,41.91mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (-23.62mm,42.085mm)(-23.37mm,42.085mm) on Top Overlay And Pad R3-2(-22.72mm,41.91mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (-23.62mm,41.735mm)(-23.37mm,41.735mm) on Top Overlay And Pad R3-2(-22.72mm,41.91mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Track (-23.495mm,41.485mm)(-23.495mm,41.735mm) on Top Overlay And Pad R3-1(-24.27mm,41.91mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Track (-23.495mm,42.085mm)(-23.495mm,42.335mm) on Top Overlay And Pad R3-1(-24.27mm,41.91mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (-23.62mm,42.085mm)(-23.37mm,42.085mm) on Top Overlay And Pad R3-1(-24.27mm,41.91mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (-23.62mm,41.735mm)(-23.37mm,41.735mm) on Top Overlay And Pad R3-1(-24.27mm,41.91mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (-23.62mm,41.735mm)(-23.62mm,42.085mm) on Top Overlay And Pad R3-1(-24.27mm,41.91mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (1.704mm,27.111mm)(1.845mm,27.252mm) on Top Overlay And Pad C27-2(2.199mm,27.853mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (1.457mm,27.358mm)(1.598mm,27.499mm) on Top Overlay And Pad C27-2(2.199mm,27.853mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (1.704mm,27.111mm)(1.845mm,27.252mm) on Top Overlay And Pad C27-1(1.103mm,26.757mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (1.457mm,27.358mm)(1.598mm,27.499mm) on Top Overlay And Pad C27-1(1.103mm,26.757mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (27.511mm,51.56mm)(27.511mm,51.31mm) on Top Overlay And Pad R31-2(27.686mm,52.21mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (27.861mm,51.31mm)(27.861mm,51.56mm) on Top Overlay And Pad R31-2(27.686mm,52.21mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (27.511mm,51.56mm)(27.861mm,51.56mm) on Top Overlay And Pad R31-2(27.686mm,52.21mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Track (27.861mm,51.435mm)(28.111mm,51.435mm) on Top Overlay And Pad R31-2(27.686mm,52.21mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Track (27.261mm,51.435mm)(27.511mm,51.435mm) on Top Overlay And Pad R31-2(27.686mm,52.21mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (27.511mm,51.56mm)(27.511mm,51.31mm) on Top Overlay And Pad R31-1(27.686mm,50.66mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (27.861mm,51.31mm)(27.861mm,51.56mm) on Top Overlay And Pad R31-1(27.686mm,50.66mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (27.511mm,51.31mm)(27.861mm,51.31mm) on Top Overlay And Pad R31-1(27.686mm,50.66mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Track (27.861mm,51.435mm)(28.111mm,51.435mm) on Top Overlay And Pad R31-1(27.686mm,50.66mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Track (27.261mm,51.435mm)(27.511mm,51.435mm) on Top Overlay And Pad R31-1(27.686mm,50.66mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (24.971mm,51.31mm)(24.971mm,51.56mm) on Top Overlay And Pad R30-2(25.146mm,52.21mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Track (24.721mm,51.435mm)(24.971mm,51.435mm) on Top Overlay And Pad R30-2(25.146mm,52.21mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (25.321mm,51.31mm)(25.321mm,51.56mm) on Top Overlay And Pad R30-2(25.146mm,52.21mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Track (25.321mm,51.435mm)(25.571mm,51.435mm) on Top Overlay And Pad R30-2(25.146mm,52.21mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (24.971mm,51.56mm)(25.321mm,51.56mm) on Top Overlay And Pad R30-2(25.146mm,52.21mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (24.971mm,51.31mm)(24.971mm,51.56mm) on Top Overlay And Pad R30-1(25.146mm,50.66mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Track (24.721mm,51.435mm)(24.971mm,51.435mm) on Top Overlay And Pad R30-1(25.146mm,50.66mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (25.321mm,51.31mm)(25.321mm,51.56mm) on Top Overlay And Pad R30-1(25.146mm,50.66mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Track (25.321mm,51.435mm)(25.571mm,51.435mm) on Top Overlay And Pad R30-1(25.146mm,50.66mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (24.971mm,51.31mm)(25.321mm,51.31mm) on Top Overlay And Pad R30-1(25.146mm,50.66mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (22.431mm,51.31mm)(22.431mm,51.56mm) on Top Overlay And Pad R28-2(22.606mm,52.21mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (22.781mm,51.31mm)(22.781mm,51.56mm) on Top Overlay And Pad R28-2(22.606mm,52.21mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (22.431mm,51.56mm)(22.781mm,51.56mm) on Top Overlay And Pad R28-2(22.606mm,52.21mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Track (22.781mm,51.435mm)(23.031mm,51.435mm) on Top Overlay And Pad R28-2(22.606mm,52.21mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Track (22.181mm,51.435mm)(22.431mm,51.435mm) on Top Overlay And Pad R28-2(22.606mm,52.21mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (22.431mm,51.31mm)(22.431mm,51.56mm) on Top Overlay And Pad R28-1(22.606mm,50.66mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (22.781mm,51.31mm)(22.781mm,51.56mm) on Top Overlay And Pad R28-1(22.606mm,50.66mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (22.431mm,51.31mm)(22.781mm,51.31mm) on Top Overlay And Pad R28-1(22.606mm,50.66mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Track (22.781mm,51.435mm)(23.031mm,51.435mm) on Top Overlay And Pad R28-1(22.606mm,50.66mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Track (22.181mm,51.435mm)(22.431mm,51.435mm) on Top Overlay And Pad R28-1(22.606mm,50.66mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (19.891mm,51.31mm)(19.891mm,51.56mm) on Top Overlay And Pad R27-2(20.066mm,52.21mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (20.241mm,51.31mm)(20.241mm,51.56mm) on Top Overlay And Pad R27-2(20.066mm,52.21mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (19.891mm,51.56mm)(20.241mm,51.56mm) on Top Overlay And Pad R27-2(20.066mm,52.21mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Track (20.241mm,51.435mm)(20.491mm,51.435mm) on Top Overlay And Pad R27-2(20.066mm,52.21mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Track (19.641mm,51.435mm)(19.891mm,51.435mm) on Top Overlay And Pad R27-2(20.066mm,52.21mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (19.891mm,51.31mm)(19.891mm,51.56mm) on Top Overlay And Pad R27-1(20.066mm,50.66mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (20.241mm,51.31mm)(20.241mm,51.56mm) on Top Overlay And Pad R27-1(20.066mm,50.66mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (19.891mm,51.31mm)(20.241mm,51.31mm) on Top Overlay And Pad R27-1(20.066mm,50.66mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Track (20.241mm,51.435mm)(20.491mm,51.435mm) on Top Overlay And Pad R27-1(20.066mm,50.66mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Track (19.641mm,51.435mm)(19.891mm,51.435mm) on Top Overlay And Pad R27-1(20.066mm,50.66mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (17.351mm,51.31mm)(17.351mm,51.56mm) on Top Overlay And Pad R26-2(17.526mm,52.21mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (17.701mm,51.31mm)(17.701mm,51.56mm) on Top Overlay And Pad R26-2(17.526mm,52.21mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (17.351mm,51.56mm)(17.701mm,51.56mm) on Top Overlay And Pad R26-2(17.526mm,52.21mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Track (17.701mm,51.435mm)(17.951mm,51.435mm) on Top Overlay And Pad R26-2(17.526mm,52.21mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Track (17.101mm,51.435mm)(17.351mm,51.435mm) on Top Overlay And Pad R26-2(17.526mm,52.21mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (17.351mm,51.31mm)(17.351mm,51.56mm) on Top Overlay And Pad R26-1(17.526mm,50.66mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (17.701mm,51.31mm)(17.701mm,51.56mm) on Top Overlay And Pad R26-1(17.526mm,50.66mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (17.351mm,51.31mm)(17.701mm,51.31mm) on Top Overlay And Pad R26-1(17.526mm,50.66mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Track (17.701mm,51.435mm)(17.951mm,51.435mm) on Top Overlay And Pad R26-1(17.526mm,50.66mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Track (17.101mm,51.435mm)(17.351mm,51.435mm) on Top Overlay And Pad R26-1(17.526mm,50.66mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (14.811mm,51.31mm)(14.811mm,51.56mm) on Top Overlay And Pad R25-2(14.986mm,52.21mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Track (14.561mm,51.435mm)(14.811mm,51.435mm) on Top Overlay And Pad R25-2(14.986mm,52.21mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (15.161mm,51.31mm)(15.161mm,51.56mm) on Top Overlay And Pad R25-2(14.986mm,52.21mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Track (15.161mm,51.435mm)(15.411mm,51.435mm) on Top Overlay And Pad R25-2(14.986mm,52.21mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (14.811mm,51.56mm)(15.161mm,51.56mm) on Top Overlay And Pad R25-2(14.986mm,52.21mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (14.811mm,51.31mm)(14.811mm,51.56mm) on Top Overlay And Pad R25-1(14.986mm,50.66mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Track (14.561mm,51.435mm)(14.811mm,51.435mm) on Top Overlay And Pad R25-1(14.986mm,50.66mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (15.161mm,51.31mm)(15.161mm,51.56mm) on Top Overlay And Pad R25-1(14.986mm,50.66mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Track (15.161mm,51.435mm)(15.411mm,51.435mm) on Top Overlay And Pad R25-1(14.986mm,50.66mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (14.811mm,51.31mm)(15.161mm,51.31mm) on Top Overlay And Pad R25-1(14.986mm,50.66mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (11.584mm,52.372mm)(11.784mm,52.372mm) on Top Overlay And Pad C10-2(10.909mm,52.197mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (11.584mm,52.022mm)(11.784mm,52.022mm) on Top Overlay And Pad C10-2(10.909mm,52.197mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (11.584mm,52.372mm)(11.784mm,52.372mm) on Top Overlay And Pad C10-1(12.459mm,52.197mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (11.584mm,52.022mm)(11.784mm,52.022mm) on Top Overlay And Pad C10-1(12.459mm,52.197mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (-47.244mm,22.86mm)(-47.244mm,26.416mm) on Top Overlay And Pad S2-4(-46.664mm,21.838mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (-47.981mm,22.86mm)(-47.244mm,22.86mm) on Top Overlay And Pad S2-4(-46.664mm,21.838mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (-47.244mm,22.86mm)(-47.244mm,26.416mm) on Top Overlay And Pad S2-1(-46.664mm,27.438mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (-47.981mm,26.416mm)(-47.244mm,26.416mm) on Top Overlay And Pad S2-1(-46.664mm,27.438mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (-48.639mm,32.591mm)(-48.389mm,32.591mm) on Top Overlay And Pad R13-2(-49.289mm,32.766mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Track (-48.514mm,32.341mm)(-48.514mm,32.591mm) on Top Overlay And Pad R13-2(-49.289mm,32.766mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (-48.639mm,32.941mm)(-48.389mm,32.941mm) on Top Overlay And Pad R13-2(-49.289mm,32.766mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Track (-48.514mm,32.941mm)(-48.514mm,33.191mm) on Top Overlay And Pad R13-2(-49.289mm,32.766mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (-48.639mm,32.591mm)(-48.639mm,32.941mm) on Top Overlay And Pad R13-2(-49.289mm,32.766mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (-48.639mm,32.591mm)(-48.389mm,32.591mm) on Top Overlay And Pad R13-1(-47.739mm,32.766mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Track (-48.514mm,32.341mm)(-48.514mm,32.591mm) on Top Overlay And Pad R13-1(-47.739mm,32.766mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (-48.639mm,32.941mm)(-48.389mm,32.941mm) on Top Overlay And Pad R13-1(-47.739mm,32.766mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Track (-48.514mm,32.941mm)(-48.514mm,33.191mm) on Top Overlay And Pad R13-1(-47.739mm,32.766mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (-48.389mm,32.591mm)(-48.389mm,32.941mm) on Top Overlay And Pad R13-1(-47.739mm,32.766mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (-48.639mm,31.194mm)(-48.389mm,31.194mm) on Top Overlay And Pad R20-2(-49.289mm,31.369mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (-48.639mm,31.544mm)(-48.389mm,31.544mm) on Top Overlay And Pad R20-2(-49.289mm,31.369mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (-48.639mm,31.194mm)(-48.639mm,31.544mm) on Top Overlay And Pad R20-2(-49.289mm,31.369mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Track (-48.514mm,31.544mm)(-48.514mm,31.794mm) on Top Overlay And Pad R20-2(-49.289mm,31.369mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Track (-48.514mm,30.944mm)(-48.514mm,31.194mm) on Top Overlay And Pad R20-2(-49.289mm,31.369mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (-48.639mm,31.194mm)(-48.389mm,31.194mm) on Top Overlay And Pad R20-1(-47.739mm,31.369mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (-48.639mm,31.544mm)(-48.389mm,31.544mm) on Top Overlay And Pad R20-1(-47.739mm,31.369mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (-48.389mm,31.194mm)(-48.389mm,31.544mm) on Top Overlay And Pad R20-1(-47.739mm,31.369mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Track (-48.514mm,31.544mm)(-48.514mm,31.794mm) on Top Overlay And Pad R20-1(-47.739mm,31.369mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Track (-48.514mm,30.944mm)(-48.514mm,31.194mm) on Top Overlay And Pad R20-1(-47.739mm,31.369mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (-48.614mm,29.797mm)(-48.414mm,29.797mm) on Top Overlay And Pad C9-2(-47.739mm,29.972mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (-48.614mm,30.147mm)(-48.414mm,30.147mm) on Top Overlay And Pad C9-2(-47.739mm,29.972mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (-48.614mm,29.797mm)(-48.414mm,29.797mm) on Top Overlay And Pad C9-1(-49.289mm,29.972mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (-48.614mm,30.147mm)(-48.414mm,30.147mm) on Top Overlay And Pad C9-1(-49.289mm,29.972mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (21.361mm,0.552mm)(21.361mm,1.924mm) on Top Overlay And Pad D5-1(20.447mm,1.263mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Track (21.361mm,1.924mm)(21.361mm,1.975mm) on Top Overlay And Pad D5-1(20.447mm,1.263mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Track (19.99mm,0.552mm)(21.336mm,0.552mm) on Top Overlay And Pad D5-1(20.447mm,1.263mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Track (19.99mm,1.975mm)(21.361mm,1.975mm) on Top Overlay And Pad D5-1(20.447mm,1.263mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (17.754mm,0.603mm)(17.754mm,1.975mm) on Top Overlay And Pad D5-2(18.669mm,1.263mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Track (17.754mm,0.552mm)(19.126mm,0.552mm) on Top Overlay And Pad D5-2(18.669mm,1.263mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Track (17.78mm,1.975mm)(19.126mm,1.975mm) on Top Overlay And Pad D5-2(18.669mm,1.263mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (19.928mm,3.985mm)(20.178mm,3.985mm) on Top Overlay And Pad R16-2(20.828mm,3.81mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (19.928mm,3.635mm)(20.178mm,3.635mm) on Top Overlay And Pad R16-2(20.828mm,3.81mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (20.178mm,3.635mm)(20.178mm,3.985mm) on Top Overlay And Pad R16-2(20.828mm,3.81mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Track (20.053mm,3.385mm)(20.053mm,3.635mm) on Top Overlay And Pad R16-2(20.828mm,3.81mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Track (20.053mm,3.985mm)(20.053mm,4.235mm) on Top Overlay And Pad R16-2(20.828mm,3.81mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (19.928mm,3.985mm)(20.178mm,3.985mm) on Top Overlay And Pad R16-1(19.278mm,3.81mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (19.928mm,3.635mm)(20.178mm,3.635mm) on Top Overlay And Pad R16-1(19.278mm,3.81mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (19.928mm,3.635mm)(19.928mm,3.985mm) on Top Overlay And Pad R16-1(19.278mm,3.81mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Track (20.053mm,3.385mm)(20.053mm,3.635mm) on Top Overlay And Pad R16-1(19.278mm,3.81mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Track (20.053mm,3.985mm)(20.053mm,4.235mm) on Top Overlay And Pad R16-1(19.278mm,3.81mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (19.928mm,5.446mm)(20.178mm,5.446mm) on Top Overlay And Pad R14-2(20.828mm,5.271mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (19.928mm,5.095mm)(20.178mm,5.095mm) on Top Overlay And Pad R14-2(20.828mm,5.271mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (20.178mm,5.095mm)(20.178mm,5.446mm) on Top Overlay And Pad R14-2(20.828mm,5.271mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Track (20.053mm,4.845mm)(20.053mm,5.095mm) on Top Overlay And Pad R14-2(20.828mm,5.271mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Track (20.053mm,5.446mm)(20.053mm,5.696mm) on Top Overlay And Pad R14-2(20.828mm,5.271mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (19.928mm,5.446mm)(20.178mm,5.446mm) on Top Overlay And Pad R14-1(19.278mm,5.271mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (19.928mm,5.095mm)(20.178mm,5.095mm) on Top Overlay And Pad R14-1(19.278mm,5.271mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (19.928mm,5.095mm)(19.928mm,5.446mm) on Top Overlay And Pad R14-1(19.278mm,5.271mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Track (20.053mm,4.845mm)(20.053mm,5.095mm) on Top Overlay And Pad R14-1(19.278mm,5.271mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Track (20.053mm,5.446mm)(20.053mm,5.696mm) on Top Overlay And Pad R14-1(19.278mm,5.271mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (19.928mm,6.906mm)(20.178mm,6.906mm) on Top Overlay And Pad R17-2(20.828mm,6.731mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (19.928mm,6.556mm)(20.178mm,6.556mm) on Top Overlay And Pad R17-2(20.828mm,6.731mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (20.178mm,6.556mm)(20.178mm,6.906mm) on Top Overlay And Pad R17-2(20.828mm,6.731mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Track (20.053mm,6.906mm)(20.053mm,7.156mm) on Top Overlay And Pad R17-2(20.828mm,6.731mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Track (20.053mm,6.306mm)(20.053mm,6.556mm) on Top Overlay And Pad R17-2(20.828mm,6.731mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (19.928mm,6.906mm)(20.178mm,6.906mm) on Top Overlay And Pad R17-1(19.278mm,6.731mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (19.928mm,6.556mm)(20.178mm,6.556mm) on Top Overlay And Pad R17-1(19.278mm,6.731mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (19.928mm,6.556mm)(19.928mm,6.906mm) on Top Overlay And Pad R17-1(19.278mm,6.731mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Track (20.053mm,6.906mm)(20.053mm,7.156mm) on Top Overlay And Pad R17-1(19.278mm,6.731mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Track (20.053mm,6.306mm)(20.053mm,6.556mm) on Top Overlay And Pad R17-1(19.278mm,6.731mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (19.928mm,8.016mm)(20.178mm,8.016mm) on Top Overlay And Pad R12-2(20.828mm,8.191mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Track (20.053mm,7.766mm)(20.053mm,8.016mm) on Top Overlay And Pad R12-2(20.828mm,8.191mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (19.928mm,8.367mm)(20.178mm,8.367mm) on Top Overlay And Pad R12-2(20.828mm,8.191mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (20.178mm,8.016mm)(20.178mm,8.367mm) on Top Overlay And Pad R12-2(20.828mm,8.191mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Track (20.053mm,8.367mm)(20.053mm,8.617mm) on Top Overlay And Pad R12-2(20.828mm,8.191mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (19.928mm,8.016mm)(20.178mm,8.016mm) on Top Overlay And Pad R12-1(19.278mm,8.191mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Track (20.053mm,7.766mm)(20.053mm,8.016mm) on Top Overlay And Pad R12-1(19.278mm,8.191mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (19.928mm,8.367mm)(20.178mm,8.367mm) on Top Overlay And Pad R12-1(19.278mm,8.191mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (19.928mm,8.016mm)(19.928mm,8.367mm) on Top Overlay And Pad R12-1(19.278mm,8.191mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Track (20.053mm,8.367mm)(20.053mm,8.617mm) on Top Overlay And Pad R12-1(19.278mm,8.191mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (19.928mm,11.288mm)(20.178mm,11.288mm) on Top Overlay And Pad R8-2(20.828mm,11.113mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (19.928mm,10.937mm)(20.178mm,10.937mm) on Top Overlay And Pad R8-2(20.828mm,11.113mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (20.178mm,10.937mm)(20.178mm,11.288mm) on Top Overlay And Pad R8-2(20.828mm,11.113mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Track (20.053mm,10.687mm)(20.053mm,10.937mm) on Top Overlay And Pad R8-2(20.828mm,11.113mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Track (20.053mm,11.288mm)(20.053mm,11.538mm) on Top Overlay And Pad R8-2(20.828mm,11.113mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (19.928mm,11.288mm)(20.178mm,11.288mm) on Top Overlay And Pad R8-1(19.278mm,11.113mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (19.928mm,10.937mm)(20.178mm,10.937mm) on Top Overlay And Pad R8-1(19.278mm,11.113mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (19.928mm,10.937mm)(19.928mm,11.288mm) on Top Overlay And Pad R8-1(19.278mm,11.113mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Track (20.053mm,10.687mm)(20.053mm,10.937mm) on Top Overlay And Pad R8-1(19.278mm,11.113mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Track (20.053mm,11.288mm)(20.053mm,11.538mm) on Top Overlay And Pad R8-1(19.278mm,11.113mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (19.953mm,12.748mm)(20.153mm,12.748mm) on Top Overlay And Pad C4-2(20.828mm,12.573mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (19.953mm,12.398mm)(20.153mm,12.398mm) on Top Overlay And Pad C4-2(20.828mm,12.573mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (19.953mm,12.748mm)(20.153mm,12.748mm) on Top Overlay And Pad C4-1(19.278mm,12.573mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (19.953mm,12.398mm)(20.153mm,12.398mm) on Top Overlay And Pad C4-1(19.278mm,12.573mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (19.928mm,14.208mm)(20.178mm,14.208mm) on Top Overlay And Pad R6-2(20.828mm,14.034mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (19.928mm,13.858mm)(20.178mm,13.858mm) on Top Overlay And Pad R6-2(20.828mm,14.034mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (20.178mm,13.858mm)(20.178mm,14.208mm) on Top Overlay And Pad R6-2(20.828mm,14.034mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Track (20.053mm,13.608mm)(20.053mm,13.858mm) on Top Overlay And Pad R6-2(20.828mm,14.034mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Track (20.053mm,14.209mm)(20.053mm,14.459mm) on Top Overlay And Pad R6-2(20.828mm,14.034mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (19.928mm,14.208mm)(20.178mm,14.208mm) on Top Overlay And Pad R6-1(19.278mm,14.034mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (19.928mm,13.858mm)(20.178mm,13.858mm) on Top Overlay And Pad R6-1(19.278mm,14.034mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (19.928mm,13.858mm)(19.928mm,14.208mm) on Top Overlay And Pad R6-1(19.278mm,14.034mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Track (20.053mm,13.608mm)(20.053mm,13.858mm) on Top Overlay And Pad R6-1(19.278mm,14.034mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Track (20.053mm,14.209mm)(20.053mm,14.459mm) on Top Overlay And Pad R6-1(19.278mm,14.034mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (19.953mm,15.669mm)(20.153mm,15.669mm) on Top Overlay And Pad C7-2(19.278mm,15.494mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (19.953mm,15.319mm)(20.153mm,15.319mm) on Top Overlay And Pad C7-2(19.278mm,15.494mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (19.953mm,15.669mm)(20.153mm,15.669mm) on Top Overlay And Pad C7-1(20.828mm,15.494mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (19.953mm,15.319mm)(20.153mm,15.319mm) on Top Overlay And Pad C7-1(20.828mm,15.494mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (19.928mm,17.13mm)(20.178mm,17.13mm) on Top Overlay And Pad R7-2(20.828mm,16.954mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (19.928mm,16.779mm)(20.178mm,16.779mm) on Top Overlay And Pad R7-2(20.828mm,16.954mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (20.178mm,16.779mm)(20.178mm,17.13mm) on Top Overlay And Pad R7-2(20.828mm,16.954mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Track (20.053mm,17.13mm)(20.053mm,17.38mm) on Top Overlay And Pad R7-2(20.828mm,16.954mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Track (20.053mm,16.529mm)(20.053mm,16.779mm) on Top Overlay And Pad R7-2(20.828mm,16.954mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (19.928mm,17.13mm)(20.178mm,17.13mm) on Top Overlay And Pad R7-1(19.278mm,16.954mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (19.928mm,16.779mm)(20.178mm,16.779mm) on Top Overlay And Pad R7-1(19.278mm,16.954mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (19.928mm,16.779mm)(19.928mm,17.13mm) on Top Overlay And Pad R7-1(19.278mm,16.954mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Track (20.053mm,17.13mm)(20.053mm,17.38mm) on Top Overlay And Pad R7-1(19.278mm,16.954mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Track (20.053mm,16.529mm)(20.053mm,16.779mm) on Top Overlay And Pad R7-1(19.278mm,16.954mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (19.953mm,18.24mm)(20.153mm,18.24mm) on Top Overlay And Pad C6-2(19.278mm,18.415mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (19.953mm,18.59mm)(20.153mm,18.59mm) on Top Overlay And Pad C6-2(19.278mm,18.415mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (19.953mm,18.24mm)(20.153mm,18.24mm) on Top Overlay And Pad C6-1(20.828mm,18.415mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (19.953mm,18.59mm)(20.153mm,18.59mm) on Top Overlay And Pad C6-1(20.828mm,18.415mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (19.953mm,20.051mm)(20.153mm,20.051mm) on Top Overlay And Pad C5-2(19.278mm,19.875mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (19.953mm,19.7mm)(20.153mm,19.7mm) on Top Overlay And Pad C5-2(19.278mm,19.875mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (19.953mm,20.051mm)(20.153mm,20.051mm) on Top Overlay And Pad C5-1(20.828mm,19.875mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (19.953mm,19.7mm)(20.153mm,19.7mm) on Top Overlay And Pad C5-1(20.828mm,19.875mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (19.941mm,9.477mm)(20.191mm,9.477mm) on Top Overlay And Pad R9-2(19.291mm,9.652mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (19.941mm,9.827mm)(20.191mm,9.827mm) on Top Overlay And Pad R9-2(19.291mm,9.652mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (19.941mm,9.477mm)(19.941mm,9.827mm) on Top Overlay And Pad R9-2(19.291mm,9.652mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Track (20.066mm,9.827mm)(20.066mm,10.077mm) on Top Overlay And Pad R9-2(19.291mm,9.652mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Track (20.066mm,9.227mm)(20.066mm,9.477mm) on Top Overlay And Pad R9-2(19.291mm,9.652mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (19.941mm,9.477mm)(20.191mm,9.477mm) on Top Overlay And Pad R9-1(20.841mm,9.652mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (19.941mm,9.827mm)(20.191mm,9.827mm) on Top Overlay And Pad R9-1(20.841mm,9.652mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (20.191mm,9.477mm)(20.191mm,9.827mm) on Top Overlay And Pad R9-1(20.841mm,9.652mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Track (20.066mm,9.827mm)(20.066mm,10.077mm) on Top Overlay And Pad R9-1(20.841mm,9.652mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Track (20.066mm,9.227mm)(20.066mm,9.477mm) on Top Overlay And Pad R9-1(20.841mm,9.652mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.085mm < 0.254mm) Between Track (-1.837mm,44.614mm)(-1.837mm,44.868mm) on Top Overlay And Pad X2-2(-1.837mm,43.853mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.085mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Track (-2.726mm,43.09mm)(-2.726mm,47.916mm) on Top Overlay And Pad X2-2(-1.837mm,43.853mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Track (-0.948mm,43.09mm)(-0.948mm,47.916mm) on Top Overlay And Pad X2-2(-1.837mm,43.853mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.113mm < 0.254mm) Between Track (-2.726mm,43.09mm)(-0.948mm,43.09mm) on Top Overlay And Pad X2-2(-1.837mm,43.853mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.113mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.085mm < 0.254mm) Between Track (-1.837mm,46.138mm)(-1.837mm,46.392mm) on Top Overlay And Pad X2-1(-1.837mm,47.153mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.085mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Track (-2.726mm,43.09mm)(-2.726mm,47.916mm) on Top Overlay And Pad X2-1(-1.837mm,47.153mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Track (-0.948mm,43.09mm)(-0.948mm,47.916mm) on Top Overlay And Pad X2-1(-1.837mm,47.153mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.113mm < 0.254mm) Between Track (-2.726mm,47.916mm)(-0.948mm,47.916mm) on Top Overlay And Pad X2-1(-1.837mm,47.153mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.113mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Track (-5.844mm,43.868mm)(-5.844mm,47.678mm) on Top Overlay And Pad X1-4(-6.645mm,46.823mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Track (-9.146mm,47.678mm)(-5.844mm,47.678mm) on Top Overlay And Pad X1-4(-6.645mm,46.823mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Track (-5.844mm,43.868mm)(-5.844mm,47.678mm) on Top Overlay And Pad X1-3(-6.645mm,44.723mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Track (-9.146mm,43.868mm)(-5.844mm,43.868mm) on Top Overlay And Pad X1-3(-6.645mm,44.723mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Track (-9.146mm,47.678mm)(-9.146mm,43.868mm) on Top Overlay And Pad X1-2(-8.345mm,44.723mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Track (-9.146mm,43.868mm)(-5.844mm,43.868mm) on Top Overlay And Pad X1-2(-8.345mm,44.723mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.232mm < 0.254mm) Between Track (-9.222mm,47.805mm)(-8.104mm,47.805mm) on Top Overlay And Pad X1-1(-8.345mm,46.823mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.232mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Track (-9.247mm,46.662mm)(-9.247mm,47.805mm) on Top Overlay And Pad X1-1(-8.345mm,46.823mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Track (-9.146mm,47.678mm)(-9.146mm,43.868mm) on Top Overlay And Pad X1-1(-8.345mm,46.823mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Track (-9.146mm,47.678mm)(-5.844mm,47.678mm) on Top Overlay And Pad X1-1(-8.345mm,46.823mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Track (-47.147mm,10.032mm)(-47.147mm,13.207mm) on Top Overlay And Pad USB1-4(-46.122mm,10.907mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Track (-47.147mm,10.032mm)(-47.147mm,13.207mm) on Top Overlay And Pad USB1-5(-46.122mm,10.257mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Track (-45.106mm,12.857mm)(-44.725mm,13.238mm) on Top Overlay And Pad USB1-1(-46.122mm,12.857mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Track (-47.147mm,10.032mm)(-47.147mm,13.207mm) on Top Overlay And Pad USB1-1(-46.122mm,12.857mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Track (-45.106mm,12.857mm)(-44.725mm,12.476mm) on Top Overlay And Pad USB1-1(-46.122mm,12.857mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Track (-47.147mm,10.032mm)(-47.147mm,13.207mm) on Top Overlay And Pad USB1-3(-46.122mm,11.557mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Track (-47.147mm,10.032mm)(-47.147mm,13.207mm) on Top Overlay And Pad USB1-2(-46.122mm,12.207mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (-40.897mm,29.162mm)(-40.897mm,35.862mm) on Top Overlay And Pad U6-1(-42.397mm,34.812mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (-40.897mm,29.162mm)(-40.897mm,35.862mm) on Top Overlay And Pad U6-2(-42.397mm,32.512mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (-40.897mm,29.162mm)(-40.897mm,35.862mm) on Top Overlay And Pad U6-3(-42.397mm,30.212mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (-38.097mm,29.162mm)(-38.097mm,35.862mm) on Top Overlay And Pad U6-4(-36.597mm,32.512mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.232mm < 0.254mm) Between Track (-1.778mm,30.607mm)(-1.778mm,36.195mm) on Top Overlay And Pad U4-36(-1.822mm,29.199mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.232mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.23mm < 0.254mm) Between Track (-7.366mm,30.607mm)(-1.778mm,30.607mm) on Top Overlay And Pad U4-36(-1.822mm,29.199mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.23mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.23mm < 0.254mm) Between Track (-7.366mm,30.607mm)(-1.778mm,30.607mm) on Top Overlay And Pad U4-35(-2.322mm,29.199mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.23mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.23mm < 0.254mm) Between Track (-7.366mm,30.607mm)(-1.778mm,30.607mm) on Top Overlay And Pad U4-34(-2.822mm,29.199mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.23mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.23mm < 0.254mm) Between Track (-7.366mm,30.607mm)(-1.778mm,30.607mm) on Top Overlay And Pad U4-33(-3.322mm,29.199mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.23mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.23mm < 0.254mm) Between Track (-7.366mm,30.607mm)(-1.778mm,30.607mm) on Top Overlay And Pad U4-32(-3.822mm,29.199mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.23mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.23mm < 0.254mm) Between Track (-7.366mm,30.607mm)(-1.778mm,30.607mm) on Top Overlay And Pad U4-31(-4.322mm,29.199mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.23mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.23mm < 0.254mm) Between Track (-7.366mm,30.607mm)(-1.778mm,30.607mm) on Top Overlay And Pad U4-30(-4.822mm,29.199mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.23mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.23mm < 0.254mm) Between Track (-7.366mm,30.607mm)(-1.778mm,30.607mm) on Top Overlay And Pad U4-29(-5.322mm,29.199mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.23mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.23mm < 0.254mm) Between Track (-7.366mm,30.607mm)(-1.778mm,30.607mm) on Top Overlay And Pad U4-28(-5.822mm,29.199mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.23mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.23mm < 0.254mm) Between Track (-7.366mm,30.607mm)(-1.778mm,30.607mm) on Top Overlay And Pad U4-27(-6.322mm,29.199mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.23mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.23mm < 0.254mm) Between Track (-7.366mm,30.607mm)(-1.778mm,30.607mm) on Top Overlay And Pad U4-26(-6.822mm,29.199mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.23mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.232mm < 0.254mm) Between Track (-7.366mm,30.607mm)(-7.366mm,36.195mm) on Top Overlay And Pad U4-25(-7.322mm,29.199mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.232mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.23mm < 0.254mm) Between Track (-7.366mm,30.607mm)(-1.778mm,30.607mm) on Top Overlay And Pad U4-25(-7.322mm,29.199mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.23mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.055mm < 0.254mm) Between Track (-1.116mm,2.7mm)(1.884mm,2.7mm) on Top Overlay And Pad U2-14(2.439mm,2.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.055mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.055mm < 0.254mm) Between Track (11.884mm,2.7mm)(14.884mm,2.7mm) on Top Overlay And Pad U2-21(11.329mm,2.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.055mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.055mm < 0.254mm) Between Track (-1.116mm,22.7mm)(1.884mm,22.7mm) on Top Overlay And Pad U2-42(2.439mm,22.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.055mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.055mm < 0.254mm) Between Track (11.884mm,22.7mm)(14.884mm,22.7mm) on Top Overlay And Pad U2-35(11.329mm,22.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.055mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad U2-1(-2.636mm,20.34mm) on Top Overlay And Pad U2-1(-1.016mm,20.32mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (-27.356mm,51.257mm)(-27.356mm,56.998mm) on Top Overlay And Pad U1-16(-27.33mm,50.546mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Track (-27.356mm,39.7mm)(-27.356mm,39.116mm) on Top Overlay And Pad U1-8(-27.33mm,40.386mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (-42.672mm,48.717mm)(-42.672mm,56.998mm) on Top Overlay And Pad U1-1(-42.672mm,48.006mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (-42.672mm,39.116mm)(-42.672mm,39.675mm) on Top Overlay And Pad U1-7(-42.672mm,40.386mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Track (-12.7mm,51.435mm)(-12.7mm,56.007mm) on Top Overlay And Pad S1-4(-14.306mm,51.46mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Track (-12.7mm,51.435mm)(-12.7mm,56.007mm) on Top Overlay And Pad S1-3(-14.306mm,55.96mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Track (-7.112mm,51.435mm)(-7.112mm,56.007mm) on Top Overlay And Pad S1-2(-5.506mm,55.96mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Track (-7.112mm,51.435mm)(-7.112mm,56.007mm) on Top Overlay And Pad S1-1(-5.506mm,51.46mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (-28.242mm,6.225mm)(-27.892mm,6.225mm) on Top Overlay And Pad R37-2(-28.067mm,5.575mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (-27.892mm,6.225mm)(-27.892mm,6.475mm) on Top Overlay And Pad R37-2(-28.067mm,5.575mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (-28.242mm,6.225mm)(-28.242mm,6.475mm) on Top Overlay And Pad R37-2(-28.067mm,5.575mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Track (-28.492mm,6.35mm)(-28.242mm,6.35mm) on Top Overlay And Pad R37-2(-28.067mm,5.575mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Track (-27.892mm,6.35mm)(-27.642mm,6.35mm) on Top Overlay And Pad R37-2(-28.067mm,5.575mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (-28.242mm,6.475mm)(-27.892mm,6.475mm) on Top Overlay And Pad R37-1(-28.067mm,7.125mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (-27.892mm,6.225mm)(-27.892mm,6.475mm) on Top Overlay And Pad R37-1(-28.067mm,7.125mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (-28.242mm,6.225mm)(-28.242mm,6.475mm) on Top Overlay And Pad R37-1(-28.067mm,7.125mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Track (-28.492mm,6.35mm)(-28.242mm,6.35mm) on Top Overlay And Pad R37-1(-28.067mm,7.125mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Track (-27.892mm,6.35mm)(-27.642mm,6.35mm) on Top Overlay And Pad R37-1(-28.067mm,7.125mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (-26.718mm,6.225mm)(-26.368mm,6.225mm) on Top Overlay And Pad R36-2(-26.543mm,5.575mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (-26.368mm,6.225mm)(-26.368mm,6.475mm) on Top Overlay And Pad R36-2(-26.543mm,5.575mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (-26.718mm,6.225mm)(-26.718mm,6.475mm) on Top Overlay And Pad R36-2(-26.543mm,5.575mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Track (-26.968mm,6.35mm)(-26.718mm,6.35mm) on Top Overlay And Pad R36-2(-26.543mm,5.575mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Track (-26.368mm,6.35mm)(-26.118mm,6.35mm) on Top Overlay And Pad R36-2(-26.543mm,5.575mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (-26.718mm,6.475mm)(-26.368mm,6.475mm) on Top Overlay And Pad R36-1(-26.543mm,7.125mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (-26.368mm,6.225mm)(-26.368mm,6.475mm) on Top Overlay And Pad R36-1(-26.543mm,7.125mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (-26.718mm,6.225mm)(-26.718mm,6.475mm) on Top Overlay And Pad R36-1(-26.543mm,7.125mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Track (-26.968mm,6.35mm)(-26.718mm,6.35mm) on Top Overlay And Pad R36-1(-26.543mm,7.125mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Track (-26.368mm,6.35mm)(-26.118mm,6.35mm) on Top Overlay And Pad R36-1(-26.543mm,7.125mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (-20.749mm,30.114mm)(-20.749mm,30.364mm) on Top Overlay And Pad R35-2(-20.574mm,31.014mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (-20.399mm,30.114mm)(-20.399mm,30.364mm) on Top Overlay And Pad R35-2(-20.574mm,31.014mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (-20.749mm,30.364mm)(-20.399mm,30.364mm) on Top Overlay And Pad R35-2(-20.574mm,31.014mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Track (-20.399mm,30.239mm)(-20.149mm,30.239mm) on Top Overlay And Pad R35-2(-20.574mm,31.014mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Track (-20.999mm,30.239mm)(-20.749mm,30.239mm) on Top Overlay And Pad R35-2(-20.574mm,31.014mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (-20.749mm,30.114mm)(-20.749mm,30.364mm) on Top Overlay And Pad R35-1(-20.574mm,29.464mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (-20.399mm,30.114mm)(-20.399mm,30.364mm) on Top Overlay And Pad R35-1(-20.574mm,29.464mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (-20.749mm,30.114mm)(-20.399mm,30.114mm) on Top Overlay And Pad R35-1(-20.574mm,29.464mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Track (-20.399mm,30.239mm)(-20.149mm,30.239mm) on Top Overlay And Pad R35-1(-20.574mm,29.464mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Track (-20.999mm,30.239mm)(-20.749mm,30.239mm) on Top Overlay And Pad R35-1(-20.574mm,29.464mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Track (6.985mm,30.401mm)(6.985mm,30.651mm) on Top Overlay And Pad R34-2(6.21mm,30.226mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Track (6.985mm,29.801mm)(6.985mm,30.051mm) on Top Overlay And Pad R34-2(6.21mm,30.226mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (6.86mm,30.051mm)(7.11mm,30.051mm) on Top Overlay And Pad R34-2(6.21mm,30.226mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (6.86mm,30.401mm)(7.11mm,30.401mm) on Top Overlay And Pad R34-2(6.21mm,30.226mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (6.86mm,30.051mm)(6.86mm,30.401mm) on Top Overlay And Pad R34-2(6.21mm,30.226mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (7.11mm,30.051mm)(7.11mm,30.401mm) on Top Overlay And Pad R34-1(7.76mm,30.226mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Track (6.985mm,30.401mm)(6.985mm,30.651mm) on Top Overlay And Pad R34-1(7.76mm,30.226mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Track (6.985mm,29.801mm)(6.985mm,30.051mm) on Top Overlay And Pad R34-1(7.76mm,30.226mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (6.86mm,30.051mm)(7.11mm,30.051mm) on Top Overlay And Pad R34-1(7.76mm,30.226mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (6.86mm,30.401mm)(7.11mm,30.401mm) on Top Overlay And Pad R34-1(7.76mm,30.226mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (-15.767mm,30.114mm)(-15.767mm,30.364mm) on Top Overlay And Pad R29-2(-15.592mm,29.464mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Track (-16.017mm,30.239mm)(-15.767mm,30.239mm) on Top Overlay And Pad R29-2(-15.592mm,29.464mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (-15.417mm,30.114mm)(-15.417mm,30.364mm) on Top Overlay And Pad R29-2(-15.592mm,29.464mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Track (-15.417mm,30.239mm)(-15.167mm,30.239mm) on Top Overlay And Pad R29-2(-15.592mm,29.464mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (-15.767mm,30.114mm)(-15.417mm,30.114mm) on Top Overlay And Pad R29-2(-15.592mm,29.464mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (-15.767mm,30.114mm)(-15.767mm,30.364mm) on Top Overlay And Pad R29-1(-15.592mm,31.014mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Track (-16.017mm,30.239mm)(-15.767mm,30.239mm) on Top Overlay And Pad R29-1(-15.592mm,31.014mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (-15.417mm,30.114mm)(-15.417mm,30.364mm) on Top Overlay And Pad R29-1(-15.592mm,31.014mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Track (-15.417mm,30.239mm)(-15.167mm,30.239mm) on Top Overlay And Pad R29-1(-15.592mm,31.014mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (-15.767mm,30.364mm)(-15.417mm,30.364mm) on Top Overlay And Pad R29-1(-15.592mm,31.014mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (-29.893mm,2.669mm)(-29.893mm,2.919mm) on Top Overlay And Pad R24-2(-29.718mm,2.019mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Track (-30.143mm,2.794mm)(-29.893mm,2.794mm) on Top Overlay And Pad R24-2(-29.718mm,2.019mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (-29.543mm,2.669mm)(-29.543mm,2.919mm) on Top Overlay And Pad R24-2(-29.718mm,2.019mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Track (-29.543mm,2.794mm)(-29.293mm,2.794mm) on Top Overlay And Pad R24-2(-29.718mm,2.019mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (-29.893mm,2.669mm)(-29.543mm,2.669mm) on Top Overlay And Pad R24-2(-29.718mm,2.019mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (-29.893mm,2.669mm)(-29.893mm,2.919mm) on Top Overlay And Pad R24-1(-29.718mm,3.569mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Track (-30.143mm,2.794mm)(-29.893mm,2.794mm) on Top Overlay And Pad R24-1(-29.718mm,3.569mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (-29.543mm,2.669mm)(-29.543mm,2.919mm) on Top Overlay And Pad R24-1(-29.718mm,3.569mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Track (-29.543mm,2.794mm)(-29.293mm,2.794mm) on Top Overlay And Pad R24-1(-29.718mm,3.569mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (-29.893mm,2.919mm)(-29.543mm,2.919mm) on Top Overlay And Pad R24-1(-29.718mm,3.569mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (-10.874mm,16.893mm)(-10.874mm,17.143mm) on Top Overlay And Pad R23-2(-11.049mm,16.243mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (-11.224mm,16.893mm)(-11.224mm,17.143mm) on Top Overlay And Pad R23-2(-11.049mm,16.243mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (-11.224mm,16.893mm)(-10.874mm,16.893mm) on Top Overlay And Pad R23-2(-11.049mm,16.243mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Track (-10.874mm,17.018mm)(-10.624mm,17.018mm) on Top Overlay And Pad R23-2(-11.049mm,16.243mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Track (-11.474mm,17.018mm)(-11.224mm,17.018mm) on Top Overlay And Pad R23-2(-11.049mm,16.243mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (-10.874mm,16.893mm)(-10.874mm,17.143mm) on Top Overlay And Pad R23-1(-11.049mm,17.793mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (-11.224mm,16.893mm)(-11.224mm,17.143mm) on Top Overlay And Pad R23-1(-11.049mm,17.793mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (-11.224mm,17.143mm)(-10.874mm,17.143mm) on Top Overlay And Pad R23-1(-11.049mm,17.793mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Track (-10.874mm,17.018mm)(-10.624mm,17.018mm) on Top Overlay And Pad R23-1(-11.049mm,17.793mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Track (-11.474mm,17.018mm)(-11.224mm,17.018mm) on Top Overlay And Pad R23-1(-11.049mm,17.793mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (-27.892mm,2.669mm)(-27.892mm,2.919mm) on Top Overlay And Pad R22-2(-28.067mm,2.019mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (-28.242mm,2.669mm)(-28.242mm,2.919mm) on Top Overlay And Pad R22-2(-28.067mm,2.019mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (-28.242mm,2.669mm)(-27.892mm,2.669mm) on Top Overlay And Pad R22-2(-28.067mm,2.019mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Track (-28.492mm,2.794mm)(-28.242mm,2.794mm) on Top Overlay And Pad R22-2(-28.067mm,2.019mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Track (-27.892mm,2.794mm)(-27.642mm,2.794mm) on Top Overlay And Pad R22-2(-28.067mm,2.019mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (-27.892mm,2.669mm)(-27.892mm,2.919mm) on Top Overlay And Pad R22-1(-28.067mm,3.569mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (-28.242mm,2.669mm)(-28.242mm,2.919mm) on Top Overlay And Pad R22-1(-28.067mm,3.569mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (-28.242mm,2.919mm)(-27.892mm,2.919mm) on Top Overlay And Pad R22-1(-28.067mm,3.569mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Track (-28.492mm,2.794mm)(-28.242mm,2.794mm) on Top Overlay And Pad R22-1(-28.067mm,3.569mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Track (-27.892mm,2.794mm)(-27.642mm,2.794mm) on Top Overlay And Pad R22-1(-28.067mm,3.569mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (-12.652mm,16.893mm)(-12.652mm,17.143mm) on Top Overlay And Pad R21-2(-12.827mm,16.243mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (-13.002mm,16.893mm)(-13.002mm,17.143mm) on Top Overlay And Pad R21-2(-12.827mm,16.243mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (-13.002mm,16.893mm)(-12.652mm,16.893mm) on Top Overlay And Pad R21-2(-12.827mm,16.243mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Track (-13.252mm,17.018mm)(-13.002mm,17.018mm) on Top Overlay And Pad R21-2(-12.827mm,16.243mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Track (-12.652mm,17.018mm)(-12.402mm,17.018mm) on Top Overlay And Pad R21-2(-12.827mm,16.243mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (-12.652mm,16.893mm)(-12.652mm,17.143mm) on Top Overlay And Pad R21-1(-12.827mm,17.793mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (-13.002mm,16.893mm)(-13.002mm,17.143mm) on Top Overlay And Pad R21-1(-12.827mm,17.793mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (-13.002mm,17.143mm)(-12.652mm,17.143mm) on Top Overlay And Pad R21-1(-12.827mm,17.793mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Track (-13.252mm,17.018mm)(-13.002mm,17.018mm) on Top Overlay And Pad R21-1(-12.827mm,17.793mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Track (-12.652mm,17.018mm)(-12.402mm,17.018mm) on Top Overlay And Pad R21-1(-12.827mm,17.793mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (-26.114mm,2.669mm)(-26.114mm,2.919mm) on Top Overlay And Pad R19-2(-26.289mm,2.019mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (-26.464mm,2.919mm)(-26.464mm,2.669mm) on Top Overlay And Pad R19-2(-26.289mm,2.019mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (-26.464mm,2.669mm)(-26.114mm,2.669mm) on Top Overlay And Pad R19-2(-26.289mm,2.019mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Track (-26.714mm,2.794mm)(-26.464mm,2.794mm) on Top Overlay And Pad R19-2(-26.289mm,2.019mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Track (-26.114mm,2.794mm)(-25.864mm,2.794mm) on Top Overlay And Pad R19-2(-26.289mm,2.019mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (-26.114mm,2.669mm)(-26.114mm,2.919mm) on Top Overlay And Pad R19-1(-26.289mm,3.569mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (-26.464mm,2.919mm)(-26.464mm,2.669mm) on Top Overlay And Pad R19-1(-26.289mm,3.569mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (-26.464mm,2.919mm)(-26.114mm,2.919mm) on Top Overlay And Pad R19-1(-26.289mm,3.569mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Track (-26.714mm,2.794mm)(-26.464mm,2.794mm) on Top Overlay And Pad R19-1(-26.289mm,3.569mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Track (-26.114mm,2.794mm)(-25.864mm,2.794mm) on Top Overlay And Pad R19-1(-26.289mm,3.569mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Track (-10.874mm,20.701mm)(-10.624mm,20.701mm) on Top Overlay And Pad R18-2(-11.049mm,19.926mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (-10.874mm,20.576mm)(-10.874mm,20.826mm) on Top Overlay And Pad R18-2(-11.049mm,19.926mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (-11.224mm,20.576mm)(-11.224mm,20.826mm) on Top Overlay And Pad R18-2(-11.049mm,19.926mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (-11.224mm,20.576mm)(-10.874mm,20.576mm) on Top Overlay And Pad R18-2(-11.049mm,19.926mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Track (-11.474mm,20.701mm)(-11.224mm,20.701mm) on Top Overlay And Pad R18-2(-11.049mm,19.926mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (-11.224mm,20.826mm)(-10.874mm,20.826mm) on Top Overlay And Pad R18-1(-11.049mm,21.476mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Track (-10.874mm,20.701mm)(-10.624mm,20.701mm) on Top Overlay And Pad R18-1(-11.049mm,21.476mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (-10.874mm,20.576mm)(-10.874mm,20.826mm) on Top Overlay And Pad R18-1(-11.049mm,21.476mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (-11.224mm,20.576mm)(-11.224mm,20.826mm) on Top Overlay And Pad R18-1(-11.049mm,21.476mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Track (-11.474mm,20.701mm)(-11.224mm,20.701mm) on Top Overlay And Pad R18-1(-11.049mm,21.476mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (-48.639mm,34.465mm)(-48.389mm,34.465mm) on Top Overlay And Pad R15-2(-47.739mm,34.29mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (-48.639mm,34.115mm)(-48.389mm,34.115mm) on Top Overlay And Pad R15-2(-47.739mm,34.29mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (-48.389mm,34.115mm)(-48.389mm,34.465mm) on Top Overlay And Pad R15-2(-47.739mm,34.29mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Track (-48.514mm,33.865mm)(-48.514mm,34.115mm) on Top Overlay And Pad R15-2(-47.739mm,34.29mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.24mm]
Rule Violations :440

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Room NB-Blue (Bounding Region = (0mm, 0mm, 579.755mm, 334.645mm) (InComponentClass('NB-Blue'))
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 500
Time Elapsed        : 00:00:01