static void T_1 F_1 ( struct V_1 * V_2 ,\r\nstruct V_3 T_2 * V_4 )\r\n{\r\nint V_5 ;\r\nfor ( V_5 = 0 ; V_5 < F_2 ( V_6 ) ; V_5 ++ ) {\r\nif ( V_6 [ V_5 ] . V_2 == V_2 ) {\r\nV_6 [ V_5 ] . V_4 = V_4 ;\r\nreturn;\r\n}\r\n}\r\nfor ( V_5 = 0 ; V_5 < F_2 ( V_6 ) ; V_5 ++ ) {\r\nif ( ! V_6 [ V_5 ] . V_2 ) {\r\nV_6 [ V_5 ] . V_2 = V_2 ;\r\nV_6 [ V_5 ] . V_4 = V_4 ;\r\nreturn;\r\n}\r\n}\r\nF_3 () ;\r\n}\r\nstruct V_3 T_2 * F_4 (\r\nstruct V_1 * V_2 )\r\n{\r\nint V_5 ;\r\nfor ( V_5 = 0 ; V_5 < F_2 ( V_6 ) ; V_5 ++ ) {\r\nif ( V_6 [ V_5 ] . V_2 == V_2 )\r\nreturn V_6 [ V_5 ] . V_4 ;\r\n}\r\nreturn NULL ;\r\n}\r\nstatic int F_5 ( struct V_7 * V_8 , unsigned int V_9 , int V_10 ,\r\nstruct V_3 T_2 * V_4 )\r\n{\r\nif ( V_8 -> V_11 == NULL &&\r\nV_9 >= F_6 ( V_12 , 0 ) )\r\nreturn - 1 ;\r\nF_7 ( ( ( V_8 -> V_13 & 0xff ) << 0x10 )\r\n| ( ( V_9 & 0xff ) << 0x08 ) | ( V_10 & 0xfc )\r\n| ( V_8 -> V_11 ? 1 : 0 ) ,\r\n& V_4 -> V_14 ) ;\r\nF_7 ( ( F_8 ( & V_4 -> V_15 ) & 0x0000ffff )\r\n| ( V_16 << 16 ) ,\r\n& V_4 -> V_15 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_9 ( struct V_3 T_2 * V_4 )\r\n{\r\nint V_17 = V_18 ;\r\nwhile ( F_8 ( & V_4 -> V_19 ) & V_20 )\r\n;\r\nif ( F_8 ( & V_4 -> V_15 )\r\n& ( V_16 << 16 ) ) {\r\nF_7 ( ( F_8 ( & V_4 -> V_15 ) & 0x0000ffff )\r\n| ( V_16 << 16 ) ,\r\n& V_4 -> V_15 ) ;\r\nF_10 () ;\r\nV_17 = V_21 ;\r\n}\r\nreturn V_17 ;\r\n}\r\nstatic T_3 F_11 ( int V_22 , struct V_3 T_2 * V_4 )\r\n{\r\n#ifdef F_12\r\nV_22 ^= 3 ;\r\n#endif\r\nreturn F_13 ( ( void T_2 * ) & V_4 -> V_23 + V_22 ) ;\r\n}\r\nstatic T_4 F_14 ( int V_22 , struct V_3 T_2 * V_4 )\r\n{\r\n#ifdef F_12\r\nV_22 ^= 2 ;\r\n#endif\r\nreturn F_15 ( ( void T_2 * ) & V_4 -> V_23 + V_22 ) ;\r\n}\r\nstatic T_5 F_16 ( struct V_3 T_2 * V_4 )\r\n{\r\nreturn F_8 ( & V_4 -> V_23 ) ;\r\n}\r\nstatic void F_17 ( T_3 V_24 , int V_22 ,\r\nstruct V_3 T_2 * V_4 )\r\n{\r\n#ifdef F_12\r\nV_22 ^= 3 ;\r\n#endif\r\nF_18 ( V_24 , ( void T_2 * ) & V_4 -> V_23 + V_22 ) ;\r\n}\r\nstatic void F_19 ( T_4 V_24 , int V_22 ,\r\nstruct V_3 T_2 * V_4 )\r\n{\r\n#ifdef F_12\r\nV_22 ^= 2 ;\r\n#endif\r\nF_20 ( V_24 , ( void T_2 * ) & V_4 -> V_23 + V_22 ) ;\r\n}\r\nstatic void F_21 ( T_5 V_24 , struct V_3 T_2 * V_4 )\r\n{\r\nF_7 ( V_24 , & V_4 -> V_23 ) ;\r\n}\r\nstatic struct V_3 T_2 * F_22 ( struct V_7 * V_8 )\r\n{\r\nstruct V_1 * V_2 = V_8 -> V_25 ;\r\nreturn F_4 ( V_2 ) ;\r\n}\r\nstatic int F_23 ( struct V_7 * V_8 , unsigned int V_9 ,\r\nint V_10 , int V_26 , T_5 * V_24 )\r\n{\r\nstruct V_3 T_2 * V_4 = F_22 ( V_8 ) ;\r\nif ( F_5 ( V_8 , V_9 , V_10 , V_4 ) ) {\r\n* V_24 = 0xffffffff ;\r\nreturn - 1 ;\r\n}\r\nswitch ( V_26 ) {\r\ncase 1 :\r\n* V_24 = F_11 ( V_10 & 3 , V_4 ) ;\r\nbreak;\r\ncase 2 :\r\n* V_24 = F_14 ( V_10 & 3 , V_4 ) ;\r\nbreak;\r\ndefault:\r\n* V_24 = F_16 ( V_4 ) ;\r\n}\r\nreturn F_9 ( V_4 ) ;\r\n}\r\nstatic int F_24 ( struct V_7 * V_8 , unsigned int V_9 ,\r\nint V_10 , int V_26 , T_5 V_24 )\r\n{\r\nstruct V_3 T_2 * V_4 = F_22 ( V_8 ) ;\r\nif ( F_5 ( V_8 , V_9 , V_10 , V_4 ) )\r\nreturn - 1 ;\r\nswitch ( V_26 ) {\r\ncase 1 :\r\nF_17 ( V_24 , V_10 & 3 , V_4 ) ;\r\nbreak;\r\ncase 2 :\r\nF_19 ( V_24 , V_10 & 3 , V_4 ) ;\r\nbreak;\r\ndefault:\r\nF_21 ( V_24 , V_4 ) ;\r\n}\r\nreturn F_9 ( V_4 ) ;\r\n}\r\nchar * F_25 ( char * V_27 )\r\n{\r\nif ( ! strncmp ( V_27 , L_1 , 7 ) ) {\r\nT_3 V_24 = 0 ;\r\nif ( F_26 ( V_27 + 7 , 0 , & V_24 ) == 0 )\r\nV_28 . V_29 = V_24 ;\r\nreturn NULL ;\r\n}\r\nif ( ! strncmp ( V_27 , L_2 , 8 ) ) {\r\nT_3 V_24 = 0 ;\r\nif ( F_26 ( V_27 + 8 , 0 , & V_24 ) == 0 )\r\nV_28 . V_30 = V_24 ;\r\nreturn NULL ;\r\n}\r\nif ( ! strncmp ( V_27 , L_3 , 5 ) ) {\r\nT_4 V_24 ;\r\nif ( F_27 ( V_27 + 5 , 0 , & V_24 ) == 0 )\r\nV_28 . V_31 = V_24 ;\r\nreturn NULL ;\r\n}\r\nreturn V_27 ;\r\n}\r\nvoid T_1 F_28 ( struct V_3 T_2 * V_4 ,\r\nstruct V_1 * V_2 , int V_32 )\r\n{\r\nint V_5 ;\r\nunsigned long V_33 ;\r\nF_1 ( V_2 , V_4 ) ;\r\nif ( ! V_2 -> V_34 )\r\nF_29 ( V_35\r\nL_4 ,\r\nF_8 ( & V_4 -> V_36 ) >> 16 ,\r\nF_8 ( & V_4 -> V_36 ) & 0xffff ,\r\nF_8 ( & V_4 -> V_37 ) & 0xff ,\r\nV_32 ? L_5 : L_6 ) ;\r\nV_2 -> V_34 = & V_38 ;\r\nF_30 ( V_33 ) ;\r\nF_7 ( F_8 ( & V_4 -> V_39 )\r\n& ~ ( F_31 ( 0 )\r\n| F_31 ( 1 )\r\n| F_31 ( 2 )\r\n| V_40 ) ,\r\n& V_4 -> V_39 ) ;\r\nF_7 ( ( V_2 -> V_41 -> V_42 - V_2 -> V_41 -> V_43 )\r\n>> 4 ,\r\n& V_4 -> V_44 ) ;\r\nF_32 ((channel->io_resource->start +\r\nchannel->io_map_base - IO_BASE) |\r\n#ifdef F_12\r\nTX4927_PCIC_G2PIOGBASE_ECHG\r\n#else\r\nTX4927_PCIC_G2PIOGBASE_BSDIS\r\n#endif\r\n, &pcicptr->g2piogbase) ;\r\nF_32 ( V_2 -> V_41 -> V_43 - V_2 -> V_45 ,\r\n& V_4 -> V_46 ) ;\r\nfor ( V_5 = 0 ; V_5 < 3 ; V_5 ++ ) {\r\nF_7 ( 0 , & V_4 -> V_47 [ V_5 ] ) ;\r\nF_32 ( 0 , & V_4 -> V_48 [ V_5 ] ) ;\r\nF_32 ( 0 , & V_4 -> V_49 [ V_5 ] ) ;\r\n}\r\nif ( V_2 -> V_50 -> V_42 ) {\r\nF_7 ( ( V_2 -> V_50 -> V_42\r\n- V_2 -> V_50 -> V_43 ) >> 4 ,\r\n& V_4 -> V_47 [ 0 ] ) ;\r\nF_32 (channel->mem_resource->start |\r\n#ifdef F_12\r\nTX4927_PCIC_G2PMnGBASE_ECHG\r\n#else\r\nTX4927_PCIC_G2PMnGBASE_BSDIS\r\n#endif\r\n, &pcicptr->g2pmgbase[0]) ;\r\nF_32 ( V_2 -> V_50 -> V_43 -\r\nV_2 -> V_51 ,\r\n& V_4 -> V_49 [ 0 ] ) ;\r\n}\r\nF_7 ( 0 , & V_4 -> V_52 ) ;\r\nF_32 ( 0 , & V_4 -> V_53 ) ;\r\nF_7 ( 0 , & V_4 -> V_54 ) ;\r\nF_7 ( 0 , & V_4 -> V_55 ) ;\r\nF_32 (TX4927_PCIC_P2GMnGBASE_TMEMEN |\r\n#ifdef F_12\r\nTX4927_PCIC_P2GMnGBASE_TECHG\r\n#else\r\nTX4927_PCIC_P2GMnGBASE_TBSDIS\r\n#endif\r\n, &pcicptr->p2gmgbase[0]) ;\r\nF_7 ( 0xffffffff , & V_4 -> V_56 ) ;\r\nF_7 ( 0xffffffff , & V_4 -> V_57 ) ;\r\nF_32 ( 0 , & V_4 -> V_58 [ 1 ] ) ;\r\nF_7 ( 0xffffffff , & V_4 -> V_59 ) ;\r\nF_32 ( 0 , & V_4 -> V_58 [ 2 ] ) ;\r\nF_7 ( ( V_28 . V_31 << 16 )\r\n& V_60 ,\r\n& V_4 -> V_39 ) ;\r\nif ( V_2 -> V_50 -> V_42 )\r\nF_7 ( F_8 ( & V_4 -> V_39 )\r\n| F_31 ( 0 ) ,\r\n& V_4 -> V_39 ) ;\r\nif ( V_2 -> V_41 -> V_42 )\r\nF_7 ( F_8 ( & V_4 -> V_39 )\r\n| V_40 ,\r\n& V_4 -> V_39 ) ;\r\nF_7 ( F_8 ( & V_4 -> V_39 )\r\n| V_61 | V_62 ,\r\n& V_4 -> V_39 ) ;\r\nF_7 ( 0 , & V_4 -> V_63 ) ;\r\nF_7 ( ( F_8 ( & V_4 -> V_64 ) & ~ 0xffff )\r\n| ( V_28 . V_29 & 0xff )\r\n| ( ( V_28 . V_30 & 0xff ) << 8 ) ,\r\n& V_4 -> V_64 ) ;\r\nF_7 ( V_65 , & V_4 -> V_19 ) ;\r\nF_7 ( V_65 , & V_4 -> V_66 ) ;\r\nF_7 ( V_67 , & V_4 -> V_68 ) ;\r\nF_7 ( V_67 , & V_4 -> V_69 ) ;\r\nF_7 ( ( F_8 ( & V_4 -> V_15 ) & 0x0000ffff )\r\n| ( V_70 << 16 ) ,\r\n& V_4 -> V_15 ) ;\r\nF_7 ( V_70 , & V_4 -> V_71 ) ;\r\nif ( ! V_32 ) {\r\nF_7 ( V_72 , & V_4 -> V_73 ) ;\r\nF_7 ( 0 , & V_4 -> V_74 ) ;\r\nF_7 ( V_75 , & V_4 -> V_73 ) ;\r\n}\r\nF_7 ( V_76 | V_77\r\n| V_78 | V_79 ,\r\n& V_4 -> V_15 ) ;\r\nF_33 ( V_33 ) ;\r\nF_29 ( V_80\r\nL_7\r\nL_8 ,\r\nF_8 ( & V_4 -> V_15 ) & 0xffff ,\r\nF_8 ( & V_4 -> V_71 ) & 0xffff ,\r\nF_8 ( & V_4 -> V_64 ) & 0xff ,\r\n( F_8 ( & V_4 -> V_64 ) & 0xff00 ) >> 8 ,\r\n( F_8 ( & V_4 -> V_39 ) >> 16 ) & 0xfff ) ;\r\n}\r\nstatic void F_34 ( struct V_3 T_2 * V_4 )\r\n{\r\nT_6 V_15 = ( T_6 ) ( F_8 ( & V_4 -> V_15 ) >> 16 ) ;\r\nT_7 V_68 = F_8 ( & V_4 -> V_68 ) ;\r\nT_7 V_19 = F_8 ( & V_4 -> V_19 ) ;\r\nstatic struct {\r\nT_7 V_81 ;\r\nconst char * V_27 ;\r\n} V_82 [] = {\r\n{ V_83 , L_9 } ,\r\n{ V_84 , L_10 } ,\r\n{ V_16 , L_11 } ,\r\n{ V_85 , L_12 } ,\r\n{ V_86 , L_13 } ,\r\n{ V_87 , L_14 } ,\r\n} , V_88 [] = {\r\n{ V_89 , L_15 } ,\r\n{ V_90 , L_16 } ,\r\n} , V_91 [] = {\r\n{ V_92 , L_17 } ,\r\n{ V_93 , L_18 } ,\r\n{ V_94 , L_19 } ,\r\n{ V_95 , L_20 } ,\r\n{ V_96 , L_21 } ,\r\n{ V_97 , L_22 } ,\r\n{ V_98 , L_23 } ,\r\n{ V_20 , L_24 } ,\r\n} ;\r\nint V_5 , V_99 ;\r\nF_29 ( V_100 L_25 ) ;\r\nif ( V_15 & V_70 ) {\r\nF_29 ( V_101 L_26 , V_15 ) ;\r\nfor ( V_5 = 0 , V_99 = 0 ; V_5 < F_2 ( V_82 ) ; V_5 ++ )\r\nif ( V_15 & V_82 [ V_5 ] . V_81 )\r\nF_29 ( V_101 L_27 ,\r\nV_99 ++ ? L_28 : L_25 , V_82 [ V_5 ] . V_27 ) ;\r\nF_29 ( V_101 L_29 ) ;\r\n}\r\nif ( V_68 & V_67 ) {\r\nF_29 ( V_101 L_30 , V_68 ) ;\r\nfor ( V_5 = 0 , V_99 = 0 ; V_5 < F_2 ( V_88 ) ; V_5 ++ )\r\nif ( V_68 & V_88 [ V_5 ] . V_81 )\r\nF_29 ( V_101 L_27 ,\r\nV_99 ++ ? L_28 : L_25 , V_88 [ V_5 ] . V_27 ) ;\r\nF_29 ( V_101 L_29 ) ;\r\n}\r\nif ( V_19 & V_65 ) {\r\nF_29 ( V_101 L_31 , V_19 ) ;\r\nfor ( V_5 = 0 , V_99 = 0 ; V_5 < F_2 ( V_91 ) ; V_5 ++ )\r\nif ( V_19 & V_91 [ V_5 ] . V_81 )\r\nF_29 ( V_101 L_27 ,\r\nV_99 ++ ? L_28 : L_25 , V_91 [ V_5 ] . V_27 ) ;\r\nF_29 ( V_101 L_32 ) ;\r\n}\r\nF_29 ( V_101 L_33 ) ;\r\n}\r\nvoid F_35 ( void )\r\n{\r\nint V_5 ;\r\nfor ( V_5 = 0 ; V_5 < F_2 ( V_6 ) ; V_5 ++ ) {\r\nif ( V_6 [ V_5 ] . V_4 )\r\nF_34 ( V_6 [ V_5 ] . V_4 ) ;\r\n}\r\n}\r\nstatic void F_36 ( struct V_3 T_2 * V_4 )\r\n{\r\nint V_5 ;\r\nT_7 T_2 * V_102 = ( T_7 T_2 * ) V_4 ;\r\nF_29 ( V_35 L_34 , V_4 ) ;\r\nfor ( V_5 = 0 ; V_5 < sizeof( struct V_3 ) ; V_5 += 4 , V_102 ++ ) {\r\nif ( V_5 % 32 == 0 ) {\r\nF_29 ( V_101 L_33 ) ;\r\nF_29 ( V_35 L_35 , V_5 ) ;\r\n}\r\nif ( V_5 == F_37 ( struct V_3 , V_103 )\r\n|| V_5 == F_37 ( struct V_3 , V_104 )\r\n|| V_5 == F_37 ( struct V_3 , V_14 )\r\n|| V_5 == F_37 ( struct V_3 , V_23 ) ) {\r\nF_29 ( V_101 L_36 ) ;\r\ncontinue;\r\n}\r\nF_29 ( V_101 L_37 , F_8 ( V_102 ) ) ;\r\n}\r\nF_29 ( V_101 L_33 ) ;\r\n}\r\nvoid F_38 ( void )\r\n{\r\nint V_5 ;\r\nfor ( V_5 = 0 ; V_5 < F_2 ( V_6 ) ; V_5 ++ ) {\r\nif ( V_6 [ V_5 ] . V_4 )\r\nF_36 ( V_6 [ V_5 ] . V_4 ) ;\r\n}\r\n}\r\nT_8 F_39 ( int V_105 , void * V_106 )\r\n{\r\nstruct V_107 * V_108 = F_40 () ;\r\nstruct V_3 T_2 * V_4 =\r\n(struct V_3 T_2 * ) ( unsigned long ) V_106 ;\r\nif ( V_109 != V_110 ) {\r\nF_29 ( V_111 L_38 ,\r\n( int ) ( 2 * sizeof( unsigned long ) ) , V_108 -> V_112 ) ;\r\nF_34 ( V_4 ) ;\r\n}\r\nif ( V_109 != V_113 ) {\r\nF_7 ( ( F_8 ( & V_4 -> V_15 ) & 0x0000ffff )\r\n| ( V_70 << 16 ) ,\r\n& V_4 -> V_15 ) ;\r\nF_7 ( V_67 , & V_4 -> V_68 ) ;\r\nF_7 ( V_114 , & V_4 -> V_115 ) ;\r\nF_7 ( V_65 , & V_4 -> V_19 ) ;\r\nreturn V_116 ;\r\n}\r\nF_41 () ;\r\nF_36 ( V_4 ) ;\r\nF_42 ( L_39 ) ;\r\n}\r\nstatic void F_43 ( struct V_117 * V_118 )\r\n{\r\nstruct V_3 T_2 * V_4 = F_22 ( V_118 -> V_8 ) ;\r\nif ( ! V_4 )\r\nreturn;\r\nif ( F_8 ( & V_4 -> V_73 ) & V_75 ) {\r\nF_7 ( V_72 , & V_4 -> V_73 ) ;\r\nF_7 ( 0x72543610 , & V_4 -> V_119 ) ;\r\nF_7 ( 0 , & V_4 -> V_74 ) ;\r\nF_7 ( V_120 , & V_4 -> V_73 ) ;\r\nF_7 ( V_120 |\r\nV_75 ,\r\n& V_4 -> V_73 ) ;\r\nF_29 ( V_35 L_40 ,\r\nF_8 ( & V_4 -> V_119 ) ) ;\r\n}\r\n}
