```verilog
module top_module( 
    input a, 
    input b, 
    output out );

    // XNOR is the logical negation of XOR
    assign out = ~(a ^ b);

endmodule
```