D:/RTL_FPGA/SD3_files/aula3-8b10b/decode.v
D:/RTL_FPGA/SD3_files/aula3-8b10b/encode.v
D:/RTL_FPGA/SD3_files/aula3-8b10b/encode_tf.v
D:/RTL_FPGA/SD3_files/aula3-8b10b/SIPO_reg.v
D:/RTL_FPGA/SD3_files/aula3-8b10b/serdes_receiver.v
D:/RTL_FPGA/SD3_files/aula3-8b10b/PISO_reg.v
D:/RTL_FPGA/SD3_files/aula3-8b10b/serdes_transmitter.v
D:/RTL_FPGA/SD3_files/aula3-8b10b/serdes_transmiter_tf.v
