$date
	Sun Apr 27 15:50:39 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module top_module_tb $end
$var wire 1 ! or_out $end
$var wire 1 " not_out $end
$var wire 1 # and_out $end
$var reg 1 $ a $end
$var reg 1 % b $end
$scope module uut $end
$var wire 1 $ a $end
$var wire 1 % b $end
$var wire 1 ! or_out $end
$var wire 1 " not_out $end
$var wire 1 # and_out $end
$scope module and1 $end
$var wire 1 $ a $end
$var wire 1 % b $end
$var wire 1 # out $end
$upscope $end
$scope module not1 $end
$var wire 1 $ a $end
$var wire 1 " out $end
$upscope $end
$scope module or1 $end
$var wire 1 $ a $end
$var wire 1 % b $end
$var wire 1 ! out $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0%
0$
0#
1"
0!
$end
#1
1!
1%
#2
0"
0%
1$
#3
1#
1%
#4
