INFO: [XSIM 43-3496] Using init file passed via -initfile option "/home/tools/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /home/tools/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_IZigzagMatrix_f2r_forBody_s2e_forEnd_top glbl -prj IZigzagMatrix_f2r_forBody_s2e_forEnd.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver --initfile /home/tools/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s IZigzagMatrix_f2r_forBody_s2e_forEnd 
Multi-threading is on. Using 6 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/giorgio/workspace/jpeg-rs-clean/syn/Izigzagmatrix/OPT/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/giorgio/workspace/jpeg-rs-clean/syn/Izigzagmatrix/OPT/sim/verilog/IZigzagMatrix_f2r_forBody_s2e_forEnd.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_IZigzagMatrix_f2r_forBody_s2e_forEnd_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/giorgio/workspace/jpeg-rs-clean/syn/Izigzagmatrix/OPT/sim/verilog/AESL_axi_master_BUS_SRC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_BUS_SRC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/giorgio/workspace/jpeg-rs-clean/syn/Izigzagmatrix/OPT/sim/verilog/AESL_axi_master_BUS_DST.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_BUS_DST
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/giorgio/workspace/jpeg-rs-clean/syn/Izigzagmatrix/OPT/sim/verilog/AESL_axi_slave_BUS_CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_BUS_CTRL
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/giorgio/workspace/jpeg-rs-clean/syn/Izigzagmatrix/OPT/sim/verilog/AESL_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/giorgio/workspace/jpeg-rs-clean/syn/Izigzagmatrix/OPT/sim/verilog/AESL_deadlock_report_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_report_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/giorgio/workspace/jpeg-rs-clean/syn/Izigzagmatrix/OPT/sim/verilog/AESL_deadlock_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/giorgio/workspace/jpeg-rs-clean/syn/Izigzagmatrix/OPT/sim/verilog/Loop_0_proc19.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loop_0_proc19
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/giorgio/workspace/jpeg-rs-clean/syn/Izigzagmatrix/OPT/sim/verilog/Loop_1_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loop_1_proc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/giorgio/workspace/jpeg-rs-clean/syn/Izigzagmatrix/OPT/sim/verilog/memcpy_omatrix_out_b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memcpy_omatrix_out_b
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/giorgio/workspace/jpeg-rs-clean/syn/Izigzagmatrix/OPT/sim/verilog/dataflow_in_loop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_in_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/giorgio/workspace/jpeg-rs-clean/syn/Izigzagmatrix/OPT/sim/verilog/IZigzagMatrix_f2r_forBody_s2e_forEnd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IZigzagMatrix_f2r_forBody_s2e_forEnd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/giorgio/workspace/jpeg-rs-clean/syn/Izigzagmatrix/OPT/sim/verilog/Loop_0_proc19_zigbkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loop_0_proc19_zigbkb_rom
INFO: [VRFC 10-311] analyzing module Loop_0_proc19_zigbkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/giorgio/workspace/jpeg-rs-clean/syn/Izigzagmatrix/OPT/sim/verilog/IZigzagMatrix_f2rcud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IZigzagMatrix_f2rcud
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/giorgio/workspace/jpeg-rs-clean/syn/Izigzagmatrix/OPT/sim/verilog/dataflow_in_loop_dEe_memcore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_in_loop_dEe_memcore_ram
INFO: [VRFC 10-311] analyzing module dataflow_in_loop_dEe_memcore
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/giorgio/workspace/jpeg-rs-clean/syn/Izigzagmatrix/OPT/sim/verilog/dataflow_in_loop_dEe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_in_loop_dEe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/giorgio/workspace/jpeg-rs-clean/syn/Izigzagmatrix/OPT/sim/verilog/dataflow_in_loop_tde_memcore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_in_loop_tde_memcore_ram
INFO: [VRFC 10-311] analyzing module dataflow_in_loop_tde_memcore
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/giorgio/workspace/jpeg-rs-clean/syn/Izigzagmatrix/OPT/sim/verilog/dataflow_in_loop_tde.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_in_loop_tde
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/giorgio/workspace/jpeg-rs-clean/syn/Izigzagmatrix/OPT/sim/verilog/fifo_w1_d2_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w1_d2_A_shiftReg
INFO: [VRFC 10-311] analyzing module fifo_w1_d2_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/giorgio/workspace/jpeg-rs-clean/syn/Izigzagmatrix/OPT/sim/verilog/fifo_w30_d1_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w30_d1_A_shiftReg
INFO: [VRFC 10-311] analyzing module fifo_w30_d1_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/giorgio/workspace/jpeg-rs-clean/syn/Izigzagmatrix/OPT/sim/verilog/fifo_w30_d2_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w30_d2_A_shiftReg
INFO: [VRFC 10-311] analyzing module fifo_w30_d2_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/giorgio/workspace/jpeg-rs-clean/syn/Izigzagmatrix/OPT/sim/verilog/IZigzagMatrix_f2r_forBody_s2e_forEnd_BUS_CTRL_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IZigzagMatrix_f2r_forBody_s2e_forEnd_BUS_CTRL_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/giorgio/workspace/jpeg-rs-clean/syn/Izigzagmatrix/OPT/sim/verilog/IZigzagMatrix_f2r_forBody_s2e_forEnd_BUS_SRC_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IZigzagMatrix_f2r_forBody_s2e_forEnd_BUS_SRC_m_axi
INFO: [VRFC 10-311] analyzing module IZigzagMatrix_f2r_forBody_s2e_forEnd_BUS_SRC_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module IZigzagMatrix_f2r_forBody_s2e_forEnd_BUS_SRC_m_axi_fifo
INFO: [VRFC 10-311] analyzing module IZigzagMatrix_f2r_forBody_s2e_forEnd_BUS_SRC_m_axi_buffer
INFO: [VRFC 10-311] analyzing module IZigzagMatrix_f2r_forBody_s2e_forEnd_BUS_SRC_m_axi_decoder
INFO: [VRFC 10-311] analyzing module IZigzagMatrix_f2r_forBody_s2e_forEnd_BUS_SRC_m_axi_throttl
INFO: [VRFC 10-311] analyzing module IZigzagMatrix_f2r_forBody_s2e_forEnd_BUS_SRC_m_axi_read
INFO: [VRFC 10-311] analyzing module IZigzagMatrix_f2r_forBody_s2e_forEnd_BUS_SRC_m_axi_write
INFO: [VRFC 10-2458] undeclared symbol data_valid, assumed default net type wire [/home/giorgio/workspace/jpeg-rs-clean/syn/Izigzagmatrix/OPT/sim/verilog/IZigzagMatrix_f2r_forBody_s2e_forEnd_BUS_SRC_m_axi.v:2075]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/giorgio/workspace/jpeg-rs-clean/syn/Izigzagmatrix/OPT/sim/verilog/IZigzagMatrix_f2r_forBody_s2e_forEnd_BUS_DST_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IZigzagMatrix_f2r_forBody_s2e_forEnd_BUS_DST_m_axi
INFO: [VRFC 10-311] analyzing module IZigzagMatrix_f2r_forBody_s2e_forEnd_BUS_DST_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module IZigzagMatrix_f2r_forBody_s2e_forEnd_BUS_DST_m_axi_fifo
INFO: [VRFC 10-311] analyzing module IZigzagMatrix_f2r_forBody_s2e_forEnd_BUS_DST_m_axi_buffer
INFO: [VRFC 10-311] analyzing module IZigzagMatrix_f2r_forBody_s2e_forEnd_BUS_DST_m_axi_decoder
INFO: [VRFC 10-311] analyzing module IZigzagMatrix_f2r_forBody_s2e_forEnd_BUS_DST_m_axi_throttl
INFO: [VRFC 10-311] analyzing module IZigzagMatrix_f2r_forBody_s2e_forEnd_BUS_DST_m_axi_read
INFO: [VRFC 10-311] analyzing module IZigzagMatrix_f2r_forBody_s2e_forEnd_BUS_DST_m_axi_write
INFO: [VRFC 10-2458] undeclared symbol data_valid, assumed default net type wire [/home/giorgio/workspace/jpeg-rs-clean/syn/Izigzagmatrix/OPT/sim/verilog/IZigzagMatrix_f2r_forBody_s2e_forEnd_BUS_DST_m_axi.v:2075]
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IZigzagMatrix_f2r_forBody_s2e_fo...
Compiling module xil_defaultlib.IZigzagMatrix_f2r_forBody_s2e_fo...
Compiling module xil_defaultlib.IZigzagMatrix_f2r_forBody_s2e_fo...
Compiling module xil_defaultlib.IZigzagMatrix_f2r_forBody_s2e_fo...
Compiling module xil_defaultlib.IZigzagMatrix_f2r_forBody_s2e_fo...
Compiling module xil_defaultlib.IZigzagMatrix_f2r_forBody_s2e_fo...
Compiling module xil_defaultlib.IZigzagMatrix_f2r_forBody_s2e_fo...
Compiling module xil_defaultlib.IZigzagMatrix_f2r_forBody_s2e_fo...
Compiling module xil_defaultlib.IZigzagMatrix_f2r_forBody_s2e_fo...
Compiling module xil_defaultlib.IZigzagMatrix_f2r_forBody_s2e_fo...
Compiling module xil_defaultlib.IZigzagMatrix_f2r_forBody_s2e_fo...
Compiling module xil_defaultlib.IZigzagMatrix_f2r_forBody_s2e_fo...
Compiling module xil_defaultlib.IZigzagMatrix_f2r_forBody_s2e_fo...
Compiling module xil_defaultlib.IZigzagMatrix_f2r_forBody_s2e_fo...
Compiling module xil_defaultlib.IZigzagMatrix_f2r_forBody_s2e_fo...
Compiling module xil_defaultlib.IZigzagMatrix_f2r_forBody_s2e_fo...
Compiling module xil_defaultlib.IZigzagMatrix_f2r_forBody_s2e_fo...
Compiling module xil_defaultlib.IZigzagMatrix_f2r_forBody_s2e_fo...
Compiling module xil_defaultlib.IZigzagMatrix_f2r_forBody_s2e_fo...
Compiling module xil_defaultlib.IZigzagMatrix_f2r_forBody_s2e_fo...
Compiling module xil_defaultlib.IZigzagMatrix_f2r_forBody_s2e_fo...
Compiling module xil_defaultlib.IZigzagMatrix_f2r_forBody_s2e_fo...
Compiling module xil_defaultlib.IZigzagMatrix_f2r_forBody_s2e_fo...
Compiling module xil_defaultlib.IZigzagMatrix_f2r_forBody_s2e_fo...
Compiling module xil_defaultlib.IZigzagMatrix_f2r_forBody_s2e_fo...
Compiling module xil_defaultlib.dataflow_in_loop_dEe_memcore_ram
Compiling module xil_defaultlib.dataflow_in_loop_dEe_memcore
Compiling module xil_defaultlib.dataflow_in_loop_dEe(AddressRang...
Compiling module xil_defaultlib.dataflow_in_loop_tde_memcore_ram
Compiling module xil_defaultlib.dataflow_in_loop_tde_memcore
Compiling module xil_defaultlib.dataflow_in_loop_tde(AddressRang...
Compiling module xil_defaultlib.Loop_0_proc19_zigbkb_rom
Compiling module xil_defaultlib.Loop_0_proc19_zigbkb(DataWidth=6...
Compiling module xil_defaultlib.Loop_0_proc19
Compiling module xil_defaultlib.Loop_1_proc
Compiling module xil_defaultlib.IZigzagMatrix_f2rcud(ID=1,din16_...
Compiling module xil_defaultlib.memcpy_omatrix_out_b
Compiling module xil_defaultlib.fifo_w1_d2_A_shiftReg
Compiling module xil_defaultlib.fifo_w1_d2_A
Compiling module xil_defaultlib.fifo_w30_d1_A_shiftReg
Compiling module xil_defaultlib.fifo_w30_d1_A
Compiling module xil_defaultlib.fifo_w30_d2_A_shiftReg
Compiling module xil_defaultlib.fifo_w30_d2_A
Compiling module xil_defaultlib.dataflow_in_loop
Compiling module xil_defaultlib.IZigzagMatrix_f2r_forBody_s2e_fo...
Compiling module xil_defaultlib.AESL_axi_master_BUS_SRC
Compiling module xil_defaultlib.AESL_axi_master_BUS_DST
Compiling module xil_defaultlib.AESL_axi_slave_BUS_CTRL
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_report_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detector_1
Compiling module xil_defaultlib.apatb_IZigzagMatrix_f2r_forBody_...
Compiling module work.glbl
Built simulation snapshot IZigzagMatrix_f2r_forBody_s2e_forEnd
