
centos-preinstalled/taskset:     file format elf32-littlearm


Disassembly of section .init:

00011058 <.init>:
   11058:	push	{r3, lr}
   1105c:	bl	11838 <strspn@plt+0x49c>
   11060:	pop	{r3, pc}

Disassembly of section .plt:

00011064 <fdopen@plt-0x14>:
   11064:	push	{lr}		; (str lr, [sp, #-4]!)
   11068:	ldr	lr, [pc, #4]	; 11074 <fdopen@plt-0x4>
   1106c:	add	lr, pc, lr
   11070:	ldr	pc, [lr, #8]!
   11074:	andeq	r4, r1, ip, lsl #31

00011078 <fdopen@plt>:
   11078:	add	ip, pc, #0, 12
   1107c:	add	ip, ip, #20, 20	; 0x14000
   11080:	ldr	pc, [ip, #3980]!	; 0xf8c

00011084 <calloc@plt>:
   11084:	add	ip, pc, #0, 12
   11088:	add	ip, ip, #20, 20	; 0x14000
   1108c:	ldr	pc, [ip, #3972]!	; 0xf84

00011090 <raise@plt>:
   11090:	add	ip, pc, #0, 12
   11094:	add	ip, ip, #20, 20	; 0x14000
   11098:	ldr	pc, [ip, #3964]!	; 0xf7c

0001109c <strcmp@plt>:
   1109c:	add	ip, pc, #0, 12
   110a0:	add	ip, ip, #20, 20	; 0x14000
   110a4:	ldr	pc, [ip, #3956]!	; 0xf74

000110a8 <strtol@plt>:
   110a8:	add	ip, pc, #0, 12
   110ac:	add	ip, ip, #20, 20	; 0x14000
   110b0:	ldr	pc, [ip, #3948]!	; 0xf6c

000110b4 <strcspn@plt>:
   110b4:	add	ip, pc, #0, 12
   110b8:	add	ip, ip, #20, 20	; 0x14000
   110bc:	ldr	pc, [ip, #3940]!	; 0xf64

000110c0 <read@plt>:
   110c0:	add	ip, pc, #0, 12
   110c4:	add	ip, ip, #20, 20	; 0x14000
   110c8:	ldr	pc, [ip, #3932]!	; 0xf5c

000110cc <free@plt>:
   110cc:	add	ip, pc, #0, 12
   110d0:	add	ip, ip, #20, 20	; 0x14000
   110d4:	ldr	pc, [ip, #3924]!	; 0xf54

000110d8 <fgets@plt>:
   110d8:	add	ip, pc, #0, 12
   110dc:	add	ip, ip, #20, 20	; 0x14000
   110e0:	ldr	pc, [ip, #3916]!	; 0xf4c

000110e4 <ferror@plt>:
   110e4:	add	ip, pc, #0, 12
   110e8:	add	ip, ip, #20, 20	; 0x14000
   110ec:	ldr	pc, [ip, #3908]!	; 0xf44

000110f0 <__openat64_2@plt>:
   110f0:	add	ip, pc, #0, 12
   110f4:	add	ip, ip, #20, 20	; 0x14000
   110f8:	ldr	pc, [ip, #3900]!	; 0xf3c

000110fc <_exit@plt>:
   110fc:	add	ip, pc, #0, 12
   11100:	add	ip, ip, #20, 20	; 0x14000
   11104:	ldr	pc, [ip, #3892]!	; 0xf34

00011108 <memcpy@plt>:
   11108:	add	ip, pc, #0, 12
   1110c:	add	ip, ip, #20, 20	; 0x14000
   11110:	ldr	pc, [ip, #3884]!	; 0xf2c

00011114 <execvp@plt>:
   11114:	add	ip, pc, #0, 12
   11118:	add	ip, ip, #20, 20	; 0x14000
   1111c:	ldr	pc, [ip, #3876]!	; 0xf24

00011120 <__strtoull_internal@plt>:
   11120:	add	ip, pc, #0, 12
   11124:	add	ip, ip, #20, 20	; 0x14000
   11128:	ldr	pc, [ip, #3868]!	; 0xf1c

0001112c <memcmp@plt>:
   1112c:	add	ip, pc, #0, 12
   11130:	add	ip, ip, #20, 20	; 0x14000
   11134:	ldr	pc, [ip, #3860]!	; 0xf14

00011138 <dcgettext@plt>:
   11138:	add	ip, pc, #0, 12
   1113c:	add	ip, ip, #20, 20	; 0x14000
   11140:	ldr	pc, [ip, #3852]!	; 0xf0c

00011144 <__stack_chk_fail@plt>:
   11144:	add	ip, pc, #0, 12
   11148:	add	ip, ip, #20, 20	; 0x14000
   1114c:	ldr	pc, [ip, #3844]!	; 0xf04

00011150 <textdomain@plt>:
   11150:	add	ip, pc, #0, 12
   11154:	add	ip, ip, #20, 20	; 0x14000
   11158:	ldr	pc, [ip, #3836]!	; 0xefc

0001115c <__strndup@plt>:
   1115c:	add	ip, pc, #0, 12
   11160:	add	ip, ip, #20, 20	; 0x14000
   11164:	ldr	pc, [ip, #3828]!	; 0xef4

00011168 <err@plt>:
   11168:	add	ip, pc, #0, 12
   1116c:	add	ip, ip, #20, 20	; 0x14000
   11170:	ldr	pc, [ip, #3820]!	; 0xeec

00011174 <__fxstatat64@plt>:
   11174:	add	ip, pc, #0, 12
   11178:	add	ip, ip, #20, 20	; 0x14000
   1117c:	ldr	pc, [ip, #3812]!	; 0xee4

00011180 <__fpending@plt>:
   11180:	add	ip, pc, #0, 12
   11184:	add	ip, ip, #20, 20	; 0x14000
   11188:	ldr	pc, [ip, #3804]!	; 0xedc

0001118c <opendir@plt>:
   1118c:	add	ip, pc, #0, 12
   11190:	add	ip, ip, #20, 20	; 0x14000
   11194:	ldr	pc, [ip, #3796]!	; 0xed4

00011198 <open64@plt>:
   11198:	add	ip, pc, #0, 12
   1119c:	add	ip, ip, #20, 20	; 0x14000
   111a0:	ldr	pc, [ip, #3788]!	; 0xecc

000111a4 <malloc@plt>:
   111a4:	add	ip, pc, #0, 12
   111a8:	add	ip, ip, #20, 20	; 0x14000
   111ac:	ldr	pc, [ip, #3780]!	; 0xec4

000111b0 <__libc_start_main@plt>:
   111b0:	add	ip, pc, #0, 12
   111b4:	add	ip, ip, #20, 20	; 0x14000
   111b8:	ldr	pc, [ip, #3772]!	; 0xebc

000111bc <readlinkat@plt>:
   111bc:	add	ip, pc, #0, 12
   111c0:	add	ip, ip, #20, 20	; 0x14000
   111c4:	ldr	pc, [ip, #3764]!	; 0xeb4

000111c8 <__ctype_tolower_loc@plt>:
   111c8:	add	ip, pc, #0, 12
   111cc:	add	ip, ip, #20, 20	; 0x14000
   111d0:	ldr	pc, [ip, #3756]!	; 0xeac

000111d4 <__gmon_start__@plt>:
   111d4:	add	ip, pc, #0, 12
   111d8:	add	ip, ip, #20, 20	; 0x14000
   111dc:	ldr	pc, [ip, #3748]!	; 0xea4

000111e0 <getopt_long@plt>:
   111e0:	add	ip, pc, #0, 12
   111e4:	add	ip, ip, #20, 20	; 0x14000
   111e8:	ldr	pc, [ip, #3740]!	; 0xe9c

000111ec <__ctype_b_loc@plt>:
   111ec:	add	ip, pc, #0, 12
   111f0:	add	ip, ip, #20, 20	; 0x14000
   111f4:	ldr	pc, [ip, #3732]!	; 0xe94

000111f8 <exit@plt>:
   111f8:	add	ip, pc, #0, 12
   111fc:	add	ip, ip, #20, 20	; 0x14000
   11200:	ldr	pc, [ip, #3724]!	; 0xe8c

00011204 <syscall@plt>:
   11204:	add	ip, pc, #0, 12
   11208:	add	ip, ip, #20, 20	; 0x14000
   1120c:	ldr	pc, [ip, #3716]!	; 0xe84

00011210 <strtoul@plt>:
   11210:	add	ip, pc, #0, 12
   11214:	add	ip, ip, #20, 20	; 0x14000
   11218:	ldr	pc, [ip, #3708]!	; 0xe7c

0001121c <strlen@plt>:
   1121c:	add	ip, pc, #0, 12
   11220:	add	ip, ip, #20, 20	; 0x14000
   11224:	ldr	pc, [ip, #3700]!	; 0xe74

00011228 <strchr@plt>:
   11228:	add	ip, pc, #0, 12
   1122c:	add	ip, ip, #20, 20	; 0x14000
   11230:	ldr	pc, [ip, #3692]!	; 0xe6c

00011234 <warnx@plt>:
   11234:	add	ip, pc, #0, 12
   11238:	add	ip, ip, #20, 20	; 0x14000
   1123c:	ldr	pc, [ip, #3684]!	; 0xe64

00011240 <__errno_location@plt>:
   11240:	add	ip, pc, #0, 12
   11244:	add	ip, ip, #20, 20	; 0x14000
   11248:	ldr	pc, [ip, #3676]!	; 0xe5c

0001124c <__sprintf_chk@plt>:
   1124c:	add	ip, pc, #0, 12
   11250:	add	ip, ip, #20, 20	; 0x14000
   11254:	ldr	pc, [ip, #3668]!	; 0xe54

00011258 <__cxa_atexit@plt>:
   11258:	add	ip, pc, #0, 12
   1125c:	add	ip, ip, #20, 20	; 0x14000
   11260:	ldr	pc, [ip, #3660]!	; 0xe4c

00011264 <__vasprintf_chk@plt>:
   11264:	add	ip, pc, #0, 12
   11268:	add	ip, ip, #20, 20	; 0x14000
   1126c:	ldr	pc, [ip, #3652]!	; 0xe44

00011270 <__strdup@plt>:
   11270:	add	ip, pc, #0, 12
   11274:	add	ip, ip, #20, 20	; 0x14000
   11278:	ldr	pc, [ip, #3644]!	; 0xe3c

0001127c <__sched_cpufree@plt>:
   1127c:	add	ip, pc, #0, 12
   11280:	add	ip, ip, #20, 20	; 0x14000
   11284:	ldr	pc, [ip, #3636]!	; 0xe34

00011288 <memset@plt>:
   11288:	add	ip, pc, #0, 12
   1128c:	add	ip, ip, #20, 20	; 0x14000
   11290:	ldr	pc, [ip, #3628]!	; 0xe2c

00011294 <fgetc@plt>:
   11294:	add	ip, pc, #0, 12
   11298:	add	ip, ip, #20, 20	; 0x14000
   1129c:	ldr	pc, [ip, #3620]!	; 0xe24

000112a0 <__printf_chk@plt>:
   112a0:	add	ip, pc, #0, 12
   112a4:	add	ip, ip, #20, 20	; 0x14000
   112a8:	ldr	pc, [ip, #3612]!	; 0xe1c

000112ac <strtod@plt>:
   112ac:	add	ip, pc, #0, 12
   112b0:	add	ip, ip, #20, 20	; 0x14000
   112b4:	ldr	pc, [ip, #3604]!	; 0xe14

000112b8 <__sched_cpualloc@plt>:
   112b8:	add	ip, pc, #0, 12
   112bc:	add	ip, ip, #20, 20	; 0x14000
   112c0:	ldr	pc, [ip, #3596]!	; 0xe0c

000112c4 <__fprintf_chk@plt>:
   112c4:	add	ip, pc, #0, 12
   112c8:	add	ip, ip, #20, 20	; 0x14000
   112cc:	ldr	pc, [ip, #3588]!	; 0xe04

000112d0 <sched_setaffinity@plt>:
   112d0:	add	ip, pc, #0, 12
   112d4:	add	ip, ip, #20, 20	; 0x14000
   112d8:	ldr	pc, [ip, #3580]!	; 0xdfc

000112dc <fclose@plt>:
   112dc:	add	ip, pc, #0, 12
   112e0:	add	ip, ip, #20, 20	; 0x14000
   112e4:	ldr	pc, [ip, #3572]!	; 0xdf4

000112e8 <setlocale@plt>:
   112e8:	add	ip, pc, #0, 12
   112ec:	add	ip, ip, #20, 20	; 0x14000
   112f0:	ldr	pc, [ip, #3564]!	; 0xdec

000112f4 <errx@plt>:
   112f4:	add	ip, pc, #0, 12
   112f8:	add	ip, ip, #20, 20	; 0x14000
   112fc:	ldr	pc, [ip, #3556]!	; 0xde4

00011300 <warn@plt>:
   11300:	add	ip, pc, #0, 12
   11304:	add	ip, ip, #20, 20	; 0x14000
   11308:	ldr	pc, [ip, #3548]!	; 0xddc

0001130c <sscanf@plt>:
   1130c:	add	ip, pc, #0, 12
   11310:	add	ip, ip, #20, 20	; 0x14000
   11314:	ldr	pc, [ip, #3540]!	; 0xdd4

00011318 <localeconv@plt>:
   11318:	add	ip, pc, #0, 12
   1131c:	add	ip, ip, #20, 20	; 0x14000
   11320:	ldr	pc, [ip, #3532]!	; 0xdcc

00011324 <readdir64@plt>:
   11324:	add	ip, pc, #0, 12
   11328:	add	ip, ip, #20, 20	; 0x14000
   1132c:	ldr	pc, [ip, #3524]!	; 0xdc4

00011330 <dirfd@plt>:
   11330:	add	ip, pc, #0, 12
   11334:	add	ip, ip, #20, 20	; 0x14000
   11338:	ldr	pc, [ip, #3516]!	; 0xdbc

0001133c <__strtoll_internal@plt>:
   1133c:	add	ip, pc, #0, 12
   11340:	add	ip, ip, #20, 20	; 0x14000
   11344:	ldr	pc, [ip, #3508]!	; 0xdb4

00011348 <sched_getaffinity@plt>:
   11348:	add	ip, pc, #0, 12
   1134c:	add	ip, ip, #20, 20	; 0x14000
   11350:	ldr	pc, [ip, #3500]!	; 0xdac

00011354 <bindtextdomain@plt>:
   11354:	add	ip, pc, #0, 12
   11358:	add	ip, ip, #20, 20	; 0x14000
   1135c:	ldr	pc, [ip, #3492]!	; 0xda4

00011360 <strncmp@plt>:
   11360:	add	ip, pc, #0, 12
   11364:	add	ip, ip, #20, 20	; 0x14000
   11368:	ldr	pc, [ip, #3484]!	; 0xd9c

0001136c <abort@plt>:
   1136c:	add	ip, pc, #0, 12
   11370:	add	ip, ip, #20, 20	; 0x14000
   11374:	ldr	pc, [ip, #3476]!	; 0xd94

00011378 <close@plt>:
   11378:	add	ip, pc, #0, 12
   1137c:	add	ip, ip, #20, 20	; 0x14000
   11380:	ldr	pc, [ip, #3468]!	; 0xd8c

00011384 <closedir@plt>:
   11384:	add	ip, pc, #0, 12
   11388:	add	ip, ip, #20, 20	; 0x14000
   1138c:	ldr	pc, [ip, #3460]!	; 0xd84

00011390 <__snprintf_chk@plt>:
   11390:	add	ip, pc, #0, 12
   11394:	add	ip, ip, #20, 20	; 0x14000
   11398:	ldr	pc, [ip, #3452]!	; 0xd7c

0001139c <strspn@plt>:
   1139c:	add	ip, pc, #0, 12
   113a0:	add	ip, ip, #20, 20	; 0x14000
   113a4:	ldr	pc, [ip, #3444]!	; 0xd74

Disassembly of section .text:

000113a8 <.text>:
   113a8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   113ac:	movw	r4, #24888	; 0x6138
   113b0:	movt	r4, #2
   113b4:	sub	sp, sp, #60	; 0x3c
   113b8:	mov	r6, r1
   113bc:	mov	r5, r0
   113c0:	ldr	r3, [r4]
   113c4:	movw	r1, #21648	; 0x5490
   113c8:	mov	r0, #6
   113cc:	movt	r1, #1
   113d0:	sub	sl, r5, #-1073741823	; 0xc0000001
   113d4:	str	r3, [sp, #52]	; 0x34
   113d8:	bl	112e8 <setlocale@plt>
   113dc:	movw	r0, #21960	; 0x55c8
   113e0:	movw	r1, #21972	; 0x55d4
   113e4:	movt	r0, #1
   113e8:	movt	r1, #1
   113ec:	bl	11354 <bindtextdomain@plt>
   113f0:	movw	r0, #21960	; 0x55c8
   113f4:	movt	r0, #1
   113f8:	add	sl, r6, sl, lsl #2
   113fc:	bl	11150 <textdomain@plt>
   11400:	movw	r0, #7076	; 0x1ba4
   11404:	movt	r0, #1
   11408:	bl	1512c <strspn@plt+0x3d90>
   1140c:	mov	r3, #0
   11410:	mov	r7, r3
   11414:	mov	r9, r3
   11418:	mov	r8, r3
   1141c:	str	r3, [sp, #28]
   11420:	str	r3, [sp, #32]
   11424:	str	r3, [sp, #36]	; 0x24
   11428:	str	r3, [sp, #40]	; 0x28
   1142c:	str	r3, [sp, #44]	; 0x2c
   11430:	str	r3, [sp, #48]	; 0x30
   11434:	str	r8, [sp]
   11438:	movw	r2, #22048	; 0x5620
   1143c:	movw	r3, #20840	; 0x5168
   11440:	movt	r2, #1
   11444:	movt	r3, #1
   11448:	mov	r0, r5
   1144c:	mov	r1, r6
   11450:	bl	111e0 <getopt_long@plt>
   11454:	cmn	r0, #1
   11458:	beq	11598 <strspn@plt+0x1fc>
   1145c:	sub	r0, r0, #86	; 0x56
   11460:	cmp	r0, #26
   11464:	ldrls	pc, [pc, r0, lsl #2]
   11468:	b	11588 <strspn@plt+0x1ec>
   1146c:	andeq	r1, r1, ip, lsr #10
   11470:	andeq	r1, r1, r8, lsl #11
   11474:	andeq	r1, r1, r8, lsl #11
   11478:	andeq	r1, r1, r8, lsl #11
   1147c:	andeq	r1, r1, r8, lsl #11
   11480:	andeq	r1, r1, r8, lsl #11
   11484:	andeq	r1, r1, r8, lsl #11
   11488:	andeq	r1, r1, r8, lsl #11
   1148c:	andeq	r1, r1, r8, lsl #11
   11490:	andeq	r1, r1, r8, lsl #11
   11494:	andeq	r1, r1, r8, lsl #11
   11498:	andeq	r1, r1, r4, lsr #10
   1149c:	andeq	r1, r1, r8, lsl #11
   114a0:	andeq	r1, r1, r4, lsl r5
   114a4:	andeq	r1, r1, r8, lsl #11
   114a8:	andeq	r1, r1, r8, lsl #11
   114ac:	andeq	r1, r1, r8, lsl #11
   114b0:	andeq	r1, r1, r8, lsl #11
   114b4:	andeq	r1, r1, r4, lsl #10
   114b8:	andeq	r1, r1, r8, lsl #11
   114bc:	andeq	r1, r1, r8, lsl #11
   114c0:	andeq	r1, r1, r8, lsl #11
   114c4:	andeq	r1, r1, r8, lsl #11
   114c8:	andeq	r1, r1, r8, lsl #11
   114cc:	andeq	r1, r1, r8, lsl #11
   114d0:	andeq	r1, r1, r8, lsl #11
   114d4:	ldrdeq	r1, [r1], -r8
   114d8:	mov	r2, #5
   114dc:	movw	r1, #21992	; 0x55e8
   114e0:	mov	r0, #0
   114e4:	movt	r1, #1
   114e8:	ldr	r9, [sl]
   114ec:	bl	11138 <dcgettext@plt>
   114f0:	mov	r1, r0
   114f4:	mov	r0, r9
   114f8:	bl	12a54 <strspn@plt+0x16b8>
   114fc:	mov	r9, r0
   11500:	b	11434 <strspn@plt+0x98>
   11504:	movw	r3, #24904	; 0x6148
   11508:	movt	r3, #2
   1150c:	ldr	r0, [r3]
   11510:	bl	11930 <strspn@plt+0x594>
   11514:	ldrb	r3, [sp, #48]	; 0x30
   11518:	orr	r3, r3, #1
   1151c:	strb	r3, [sp, #48]	; 0x30
   11520:	b	11434 <strspn@plt+0x98>
   11524:	mov	r7, #1
   11528:	b	11434 <strspn@plt+0x98>
   1152c:	mov	r2, #5
   11530:	movw	r1, #22016	; 0x5600
   11534:	mov	r0, #0
   11538:	movt	r1, #1
   1153c:	bl	11138 <dcgettext@plt>
   11540:	movw	r2, #24880	; 0x6130
   11544:	movt	r2, #2
   11548:	movw	r3, #22028	; 0x560c
   1154c:	movt	r3, #1
   11550:	ldr	r2, [r2]
   11554:	mov	r1, r0
   11558:	mov	r0, #1
   1155c:	bl	112a0 <__printf_chk@plt>
   11560:	ldr	r2, [sp, #52]	; 0x34
   11564:	mov	r0, #0
   11568:	ldr	r3, [r4]
   1156c:	cmp	r2, r3
   11570:	bne	11798 <strspn@plt+0x3fc>
   11574:	add	sp, sp, #60	; 0x3c
   11578:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1157c:	sub	r3, r3, #1
   11580:	cmp	r3, #1
   11584:	bls	115b8 <strspn@plt+0x21c>
   11588:	movw	r3, #24900	; 0x6144
   1158c:	movt	r3, #2
   11590:	ldr	r0, [r3]
   11594:	bl	11930 <strspn@plt+0x594>
   11598:	movw	sl, #24896	; 0x6140
   1159c:	movt	sl, #2
   115a0:	cmp	r9, #0
   115a4:	ldr	r3, [sl]
   115a8:	rsb	r3, r3, r5
   115ac:	bne	1157c <strspn@plt+0x1e0>
   115b0:	cmp	r3, #1
   115b4:	ble	11588 <strspn@plt+0x1ec>
   115b8:	bl	13d2c <strspn@plt+0x2990>
   115bc:	subs	r8, r0, #0
   115c0:	ble	117dc <strspn@plt+0x440>
   115c4:	add	r2, sp, #24
   115c8:	add	r1, sp, #36	; 0x24
   115cc:	bl	13ce4 <strspn@plt+0x2948>
   115d0:	cmp	r0, #0
   115d4:	str	r0, [sp, #32]
   115d8:	beq	117c0 <strspn@plt+0x424>
   115dc:	ldr	r3, [sp, #24]
   115e0:	mov	r2, #7
   115e4:	mul	r2, r2, r3
   115e8:	mov	r0, r2
   115ec:	str	r2, [sp, #44]	; 0x2c
   115f0:	str	r2, [sp, #12]
   115f4:	bl	111a4 <malloc@plt>
   115f8:	ldr	r2, [sp, #12]
   115fc:	rsbs	fp, r0, #1
   11600:	mov	r3, r0
   11604:	movcc	fp, #0
   11608:	cmp	r2, #0
   1160c:	moveq	fp, #0
   11610:	cmp	fp, #0
   11614:	bne	117b0 <strspn@plt+0x414>
   11618:	mov	r0, r8
   1161c:	add	r1, sp, #20
   11620:	mov	r2, fp
   11624:	str	r3, [sp, #40]	; 0x28
   11628:	bl	13ce4 <strspn@plt+0x2948>
   1162c:	subs	r8, r0, #0
   11630:	beq	117c0 <strspn@plt+0x424>
   11634:	ldr	r3, [sl]
   11638:	movw	ip, #24896	; 0x6140
   1163c:	movt	ip, #2
   11640:	rsb	r5, r3, r5
   11644:	cmp	r5, #1
   11648:	ldrbeq	r3, [sp, #48]	; 0x30
   1164c:	orreq	r3, r3, #2
   11650:	strbeq	r3, [sp, #48]	; 0x30
   11654:	beq	11684 <strspn@plt+0x2e8>
   11658:	ldrb	r2, [sp, #48]	; 0x30
   1165c:	mov	r1, r8
   11660:	ldr	r0, [r6, r3, lsl #2]
   11664:	ands	r5, r2, #1
   11668:	ldr	r2, [sp, #20]
   1166c:	beq	1175c <strspn@plt+0x3c0>
   11670:	mov	r3, fp
   11674:	str	ip, [sp, #12]
   11678:	bl	1429c <strspn@plt+0x2f00>
   1167c:	cmp	r0, #0
   11680:	bne	1179c <strspn@plt+0x400>
   11684:	cmp	r9, #0
   11688:	moveq	r7, #0
   1168c:	andne	r7, r7, #1
   11690:	cmp	r7, #0
   11694:	beq	116f0 <strspn@plt+0x354>
   11698:	mov	r0, r9
   1169c:	bl	11e64 <strspn@plt+0xac8>
   116a0:	mov	r5, r0
   116a4:	b	116b8 <strspn@plt+0x31c>
   116a8:	add	r0, sp, #28
   116ac:	ldr	r1, [sp, #20]
   116b0:	mov	r2, r8
   116b4:	bl	11ac0 <strspn@plt+0x724>
   116b8:	mov	r0, r5
   116bc:	add	r1, sp, #28
   116c0:	bl	11f3c <strspn@plt+0xba0>
   116c4:	cmp	r0, #0
   116c8:	beq	116a8 <strspn@plt+0x30c>
   116cc:	mov	r0, r5
   116d0:	bl	11f14 <strspn@plt+0xb78>
   116d4:	ldr	r0, [sp, #40]	; 0x28
   116d8:	bl	110cc <free@plt>
   116dc:	ldr	r0, [sp, #32]
   116e0:	bl	13d28 <strspn@plt+0x298c>
   116e4:	mov	r0, r8
   116e8:	bl	13d28 <strspn@plt+0x298c>
   116ec:	b	11560 <strspn@plt+0x1c4>
   116f0:	ldr	r1, [sp, #20]
   116f4:	mov	r2, r8
   116f8:	add	r0, sp, #28
   116fc:	str	r9, [sp, #28]
   11700:	bl	11ac0 <strspn@plt+0x724>
   11704:	ldr	r0, [sp, #40]	; 0x28
   11708:	bl	110cc <free@plt>
   1170c:	ldr	r0, [sp, #32]
   11710:	bl	13d28 <strspn@plt+0x298c>
   11714:	mov	r0, r8
   11718:	bl	13d28 <strspn@plt+0x298c>
   1171c:	cmp	r9, #0
   11720:	bne	11560 <strspn@plt+0x1c4>
   11724:	ldr	r4, [sl]
   11728:	add	r4, r4, #1
   1172c:	add	r1, r6, r4, lsl #2
   11730:	ldr	r0, [r6, r4, lsl #2]
   11734:	bl	11114 <execvp@plt>
   11738:	mov	r2, #5
   1173c:	mov	r0, r9
   11740:	movw	r1, #22204	; 0x56bc
   11744:	movt	r1, #1
   11748:	bl	11138 <dcgettext@plt>
   1174c:	ldr	r2, [r6, r4, lsl #2]
   11750:	mov	r1, r0
   11754:	mov	r0, #1
   11758:	bl	11168 <err@plt>
   1175c:	str	ip, [sp, #12]
   11760:	bl	140fc <strspn@plt+0x2d60>
   11764:	cmp	r0, #0
   11768:	beq	11684 <strspn@plt+0x2e8>
   1176c:	movw	r1, #22172	; 0x569c
   11770:	movt	r1, #1
   11774:	mov	r0, r5
   11778:	mov	r2, #5
   1177c:	bl	11138 <dcgettext@plt>
   11780:	ldr	ip, [sp, #12]
   11784:	ldr	r3, [ip]
   11788:	ldr	r2, [r6, r3, lsl #2]
   1178c:	mov	r1, r0
   11790:	mov	r0, #1
   11794:	bl	112f4 <errx@plt>
   11798:	bl	11144 <__stack_chk_fail@plt>
   1179c:	movw	r1, #22140	; 0x567c
   117a0:	mov	r0, fp
   117a4:	mov	r2, #5
   117a8:	movt	r1, #1
   117ac:	b	1177c <strspn@plt+0x3e0>
   117b0:	movw	r1, #22112	; 0x5660
   117b4:	mov	r0, #1
   117b8:	movt	r1, #1
   117bc:	bl	11168 <err@plt>
   117c0:	movw	r1, #22092	; 0x564c
   117c4:	mov	r2, #5
   117c8:	movt	r1, #1
   117cc:	bl	11138 <dcgettext@plt>
   117d0:	mov	r1, r0
   117d4:	mov	r0, #1
   117d8:	bl	11168 <err@plt>
   117dc:	movw	r1, #22056	; 0x5628
   117e0:	mov	r0, #0
   117e4:	movt	r1, #1
   117e8:	mov	r2, #5
   117ec:	bl	11138 <dcgettext@plt>
   117f0:	mov	r1, r0
   117f4:	mov	r0, #1
   117f8:	bl	112f4 <errx@plt>
   117fc:	mov	fp, #0
   11800:	mov	lr, #0
   11804:	pop	{r1}		; (ldr r1, [sp], #4)
   11808:	mov	r2, sp
   1180c:	push	{r2}		; (str r2, [sp, #-4]!)
   11810:	push	{r0}		; (str r0, [sp, #-4]!)
   11814:	ldr	ip, [pc, #16]	; 1182c <strspn@plt+0x490>
   11818:	push	{ip}		; (str ip, [sp, #-4]!)
   1181c:	ldr	r0, [pc, #12]	; 11830 <strspn@plt+0x494>
   11820:	ldr	r3, [pc, #12]	; 11834 <strspn@plt+0x498>
   11824:	bl	111b0 <__libc_start_main@plt>
   11828:	bl	1136c <abort@plt>
   1182c:	andeq	r5, r1, r8, lsr #2
   11830:	andeq	r1, r1, r8, lsr #7
   11834:	andeq	r5, r1, r4, asr #1
   11838:	ldr	r3, [pc, #20]	; 11854 <strspn@plt+0x4b8>
   1183c:	ldr	r2, [pc, #20]	; 11858 <strspn@plt+0x4bc>
   11840:	add	r3, pc, r3
   11844:	ldr	r2, [r3, r2]
   11848:	cmp	r2, #0
   1184c:	bxeq	lr
   11850:	b	111d4 <__gmon_start__@plt>
   11854:			; <UNDEFINED> instruction: 0x000147b8
   11858:	andeq	r0, r0, r0, lsr #2
   1185c:	push	{r3, lr}
   11860:	movw	r0, #24876	; 0x612c
   11864:	ldr	r3, [pc, #36]	; 11890 <strspn@plt+0x4f4>
   11868:	movt	r0, #2
   1186c:	rsb	r3, r0, r3
   11870:	cmp	r3, #6
   11874:	popls	{r3, pc}
   11878:	movw	r3, #0
   1187c:	movt	r3, #0
   11880:	cmp	r3, #0
   11884:	popeq	{r3, pc}
   11888:	blx	r3
   1188c:	pop	{r3, pc}
   11890:	andeq	r6, r2, pc, lsr #2
   11894:	push	{r3, lr}
   11898:	movw	r0, #24876	; 0x612c
   1189c:	movw	r3, #24876	; 0x612c
   118a0:	movt	r0, #2
   118a4:	movt	r3, #2
   118a8:	rsb	r3, r0, r3
   118ac:	asr	r3, r3, #2
   118b0:	add	r3, r3, r3, lsr #31
   118b4:	asrs	r1, r3, #1
   118b8:	popeq	{r3, pc}
   118bc:	movw	r2, #0
   118c0:	movt	r2, #0
   118c4:	cmp	r2, #0
   118c8:	popeq	{r3, pc}
   118cc:	blx	r2
   118d0:	pop	{r3, pc}
   118d4:	push	{r4, lr}
   118d8:	movw	r4, #24908	; 0x614c
   118dc:	movt	r4, #2
   118e0:	ldrb	r3, [r4]
   118e4:	cmp	r3, #0
   118e8:	popne	{r4, pc}
   118ec:	bl	1185c <strspn@plt+0x4c0>
   118f0:	mov	r3, #1
   118f4:	strb	r3, [r4]
   118f8:	pop	{r4, pc}
   118fc:	movw	r0, #24324	; 0x5f04
   11900:	movt	r0, #2
   11904:	push	{r3, lr}
   11908:	ldr	r3, [r0]
   1190c:	cmp	r3, #0
   11910:	beq	11928 <strspn@plt+0x58c>
   11914:	movw	r3, #0
   11918:	movt	r3, #0
   1191c:	cmp	r3, #0
   11920:	beq	11928 <strspn@plt+0x58c>
   11924:	blx	r3
   11928:	pop	{r3, lr}
   1192c:	b	11894 <strspn@plt+0x4f8>
   11930:	push	{r3, r4, r5, lr}
   11934:	mov	r2, #5
   11938:	mov	r4, r0
   1193c:	movw	r1, #20936	; 0x51c8
   11940:	mov	r0, #0
   11944:	movt	r1, #1
   11948:	bl	11138 <dcgettext@plt>
   1194c:	movw	r5, #24880	; 0x6130
   11950:	movt	r5, #2
   11954:	mov	r1, #1
   11958:	ldr	r3, [r5]
   1195c:	mov	r2, r0
   11960:	mov	r0, r4
   11964:	bl	112c4 <__fprintf_chk@plt>
   11968:	mov	r2, #5
   1196c:	movw	r1, #20996	; 0x5204
   11970:	mov	r0, #0
   11974:	movt	r1, #1
   11978:	bl	11138 <dcgettext@plt>
   1197c:	mov	r1, #1
   11980:	mov	r2, r0
   11984:	mov	r0, r4
   11988:	bl	112c4 <__fprintf_chk@plt>
   1198c:	mov	r2, #5
   11990:	movw	r1, #21300	; 0x5334
   11994:	mov	r0, #0
   11998:	movt	r1, #1
   1199c:	bl	11138 <dcgettext@plt>
   119a0:	ldr	r3, [r5]
   119a4:	mov	r1, #1
   119a8:	mov	r2, r0
   119ac:	mov	r0, r4
   119b0:	bl	112c4 <__fprintf_chk@plt>
   119b4:	mov	r2, #5
   119b8:	movw	r1, #21652	; 0x5494
   119bc:	mov	r0, #0
   119c0:	movt	r1, #1
   119c4:	bl	11138 <dcgettext@plt>
   119c8:	mov	r1, #1
   119cc:	mov	r2, r0
   119d0:	mov	r0, r4
   119d4:	bl	112c4 <__fprintf_chk@plt>
   119d8:	movw	r3, #24900	; 0x6144
   119dc:	movt	r3, #2
   119e0:	ldr	r0, [r3]
   119e4:	subs	r3, r4, r0
   119e8:	rsbs	r0, r3, #0
   119ec:	adcs	r0, r0, r3
   119f0:	bl	111f8 <exit@plt>
   119f4:	ldrb	r3, [r0, #20]
   119f8:	push	{r4, r5, r6, r7, r8, lr}
   119fc:	ands	r7, r3, #1
   11a00:	mov	r4, r0
   11a04:	mov	r6, r1
   11a08:	ldr	r0, [r0, #12]
   11a0c:	ldr	r1, [r4, #16]
   11a10:	ldr	r2, [r4, #4]
   11a14:	ldr	r3, [r4, #8]
   11a18:	beq	11a6c <strspn@plt+0x6d0>
   11a1c:	bl	13e10 <strspn@plt+0x2a74>
   11a20:	cmp	r6, #0
   11a24:	movwne	r1, #21692	; 0x54bc
   11a28:	movweq	r1, #21724	; 0x54dc
   11a2c:	movne	r2, #5
   11a30:	moveq	r2, #5
   11a34:	mov	r5, r0
   11a38:	movtne	r1, #1
   11a3c:	movne	r0, #0
   11a40:	moveq	r0, r6
   11a44:	movteq	r1, #1
   11a48:	bl	11138 <dcgettext@plt>
   11a4c:	cmp	r5, #0
   11a50:	beq	11aa0 <strspn@plt+0x704>
   11a54:	mov	r1, r0
   11a58:	ldr	r2, [r4]
   11a5c:	mov	r3, r5
   11a60:	mov	r0, #1
   11a64:	pop	{r4, r5, r6, r7, r8, lr}
   11a68:	b	112a0 <__printf_chk@plt>
   11a6c:	bl	13fcc <strspn@plt+0x2c30>
   11a70:	cmp	r6, #0
   11a74:	movwne	r1, #21760	; 0x5500
   11a78:	movweq	r1, #21792	; 0x5520
   11a7c:	movne	r2, #5
   11a80:	moveq	r2, #5
   11a84:	mov	r5, r0
   11a88:	movtne	r1, #1
   11a8c:	movne	r0, r7
   11a90:	moveq	r0, r6
   11a94:	movteq	r1, #1
   11a98:	bl	11138 <dcgettext@plt>
   11a9c:	b	11a4c <strspn@plt+0x6b0>
   11aa0:	mov	r0, r5
   11aa4:	movw	r1, #21828	; 0x5544
   11aa8:	mov	r2, #5
   11aac:	movt	r1, #1
   11ab0:	bl	11138 <dcgettext@plt>
   11ab4:	mov	r1, r0
   11ab8:	mov	r0, #1
   11abc:	bl	112f4 <errx@plt>
   11ac0:	push	{r3, r4, r5, r6, r7, lr}
   11ac4:	mov	r4, r0
   11ac8:	ldr	r0, [r0]
   11acc:	mov	r7, r1
   11ad0:	mov	r6, r2
   11ad4:	cmp	r0, #0
   11ad8:	bne	11b34 <strspn@plt+0x798>
   11adc:	ldrb	r5, [r4, #20]
   11ae0:	ubfx	r5, r5, #1, #1
   11ae4:	cmp	r5, #0
   11ae8:	popne	{r3, r4, r5, r6, r7, pc}
   11aec:	mov	r1, r7
   11af0:	mov	r2, r6
   11af4:	ldr	r0, [r4]
   11af8:	bl	112d0 <sched_setaffinity@plt>
   11afc:	cmp	r0, #0
   11b00:	blt	11b58 <strspn@plt+0x7bc>
   11b04:	ldr	r0, [r4]
   11b08:	cmp	r0, #0
   11b0c:	popeq	{r3, r4, r5, r6, r7, pc}
   11b10:	ldr	r1, [r4, #8]
   11b14:	ldr	r2, [r4, #4]
   11b18:	bl	11348 <sched_getaffinity@plt>
   11b1c:	cmp	r0, #0
   11b20:	blt	11b7c <strspn@plt+0x7e0>
   11b24:	mov	r0, r4
   11b28:	mov	r1, #1
   11b2c:	pop	{r3, r4, r5, r6, r7, lr}
   11b30:	b	119f4 <strspn@plt+0x658>
   11b34:	ldr	r1, [r4, #8]
   11b38:	ldr	r2, [r4, #4]
   11b3c:	bl	11348 <sched_getaffinity@plt>
   11b40:	cmp	r0, #0
   11b44:	blt	11b90 <strspn@plt+0x7f4>
   11b48:	mov	r0, r4
   11b4c:	mov	r1, #0
   11b50:	bl	119f4 <strspn@plt+0x658>
   11b54:	b	11adc <strspn@plt+0x740>
   11b58:	movw	r1, #21916	; 0x559c
   11b5c:	movt	r1, #1
   11b60:	mov	r0, r5
   11b64:	mov	r2, #5
   11b68:	bl	11138 <dcgettext@plt>
   11b6c:	ldr	r2, [r4]
   11b70:	mov	r1, r0
   11b74:	mov	r0, #1
   11b78:	bl	11168 <err@plt>
   11b7c:	movw	r1, #21884	; 0x557c
   11b80:	mov	r0, r5
   11b84:	mov	r2, #5
   11b88:	movt	r1, #1
   11b8c:	b	11b68 <strspn@plt+0x7cc>
   11b90:	movw	r1, #21884	; 0x557c
   11b94:	mov	r0, #0
   11b98:	movt	r1, #1
   11b9c:	mov	r2, #5
   11ba0:	b	11b68 <strspn@plt+0x7cc>
   11ba4:	movw	r3, #24904	; 0x6148
   11ba8:	movt	r3, #2
   11bac:	push	{r4, r5, r6, lr}
   11bb0:	ldr	r4, [r3]
   11bb4:	mov	r0, r4
   11bb8:	bl	11180 <__fpending@plt>
   11bbc:	mov	r6, r0
   11bc0:	mov	r0, r4
   11bc4:	bl	110e4 <ferror@plt>
   11bc8:	mov	r5, r0
   11bcc:	mov	r0, r4
   11bd0:	bl	112dc <fclose@plt>
   11bd4:	adds	r4, r0, #0
   11bd8:	movne	r4, #1
   11bdc:	cmp	r5, #0
   11be0:	bne	11c58 <strspn@plt+0x8bc>
   11be4:	cmp	r4, #0
   11be8:	beq	11c04 <strspn@plt+0x868>
   11bec:	cmp	r6, #0
   11bf0:	beq	11ca8 <strspn@plt+0x90c>
   11bf4:	bl	11240 <__errno_location@plt>
   11bf8:	ldr	r3, [r0]
   11bfc:	cmp	r3, #32
   11c00:	bne	11cbc <strspn@plt+0x920>
   11c04:	movw	r3, #24900	; 0x6144
   11c08:	movt	r3, #2
   11c0c:	ldr	r4, [r3]
   11c10:	mov	r0, r4
   11c14:	bl	11180 <__fpending@plt>
   11c18:	mov	r6, r0
   11c1c:	mov	r0, r4
   11c20:	bl	110e4 <ferror@plt>
   11c24:	mov	r5, r0
   11c28:	mov	r0, r4
   11c2c:	bl	112dc <fclose@plt>
   11c30:	adds	r4, r0, #0
   11c34:	movne	r4, #1
   11c38:	cmp	r5, #0
   11c3c:	beq	11c84 <strspn@plt+0x8e8>
   11c40:	cmp	r4, #0
   11c44:	bne	11c50 <strspn@plt+0x8b4>
   11c48:	bl	11240 <__errno_location@plt>
   11c4c:	str	r4, [r0]
   11c50:	mov	r0, #1
   11c54:	bl	110fc <_exit@plt>
   11c58:	cmp	r4, #0
   11c5c:	bne	11bf4 <strspn@plt+0x858>
   11c60:	bl	11240 <__errno_location@plt>
   11c64:	str	r4, [r0]
   11c68:	mov	r2, #5
   11c6c:	movw	r1, #21948	; 0x55bc
   11c70:	mov	r0, #0
   11c74:	movt	r1, #1
   11c78:	bl	11138 <dcgettext@plt>
   11c7c:	bl	11234 <warnx@plt>
   11c80:	b	11c50 <strspn@plt+0x8b4>
   11c84:	cmp	r4, #0
   11c88:	popeq	{r4, r5, r6, pc}
   11c8c:	cmp	r6, #0
   11c90:	bne	11c50 <strspn@plt+0x8b4>
   11c94:	bl	11240 <__errno_location@plt>
   11c98:	ldr	r3, [r0]
   11c9c:	cmp	r3, #9
   11ca0:	bne	11c50 <strspn@plt+0x8b4>
   11ca4:	pop	{r4, r5, r6, pc}
   11ca8:	bl	11240 <__errno_location@plt>
   11cac:	ldr	r3, [r0]
   11cb0:	cmp	r3, #9
   11cb4:	bne	11bfc <strspn@plt+0x860>
   11cb8:	b	11c04 <strspn@plt+0x868>
   11cbc:	cmp	r3, #0
   11cc0:	beq	11c68 <strspn@plt+0x8cc>
   11cc4:	mov	r2, #5
   11cc8:	movw	r1, #21948	; 0x55bc
   11ccc:	mov	r0, #0
   11cd0:	movt	r1, #1
   11cd4:	bl	11138 <dcgettext@plt>
   11cd8:	bl	11300 <warn@plt>
   11cdc:	b	11c50 <strspn@plt+0x8b4>
   11ce0:	ldr	r3, [pc, #368]	; 11e58 <strspn@plt+0xabc>
   11ce4:	mov	r2, #1
   11ce8:	ldr	ip, [pc, #364]	; 11e5c <strspn@plt+0xac0>
   11cec:	add	r3, pc, r3
   11cf0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11cf4:	sub	sp, sp, #8192	; 0x2000
   11cf8:	ldr	r7, [r3, ip]
   11cfc:	sub	sp, sp, #28
   11d00:	ldr	lr, [pc, #344]	; 11e60 <strspn@plt+0xac4>
   11d04:	add	r6, sp, #20
   11d08:	str	r1, [sp, #8]
   11d0c:	mov	r1, #8192	; 0x2000
   11d10:	str	r0, [sp, #4]
   11d14:	add	lr, pc, lr
   11d18:	ldr	ip, [r7]
   11d1c:	mov	r3, r1
   11d20:	str	lr, [sp]
   11d24:	add	lr, sp, r1
   11d28:	mov	r0, r6
   11d2c:	str	ip, [lr, #20]
   11d30:	bl	11390 <__snprintf_chk@plt>
   11d34:	mov	r0, r6
   11d38:	mov	r1, #0
   11d3c:	bl	11198 <open64@plt>
   11d40:	subs	r5, r0, #0
   11d44:	blt	11e4c <strspn@plt+0xab0>
   11d48:	mov	r1, #0
   11d4c:	mov	r0, r6
   11d50:	mov	r4, r1
   11d54:	mov	r2, #8192	; 0x2000
   11d58:	bl	11288 <memset@plt>
   11d5c:	mov	fp, r4
   11d60:	mov	r8, #8192	; 0x2000
   11d64:	mov	sl, r6
   11d68:	b	11d84 <strspn@plt+0x9e8>
   11d6c:	rsb	r8, r9, r8
   11d70:	add	sl, sl, r9
   11d74:	cmp	r8, #0
   11d78:	add	r4, r4, r9
   11d7c:	mov	fp, #0
   11d80:	beq	11dcc <strspn@plt+0xa30>
   11d84:	mov	r0, r5
   11d88:	mov	r1, sl
   11d8c:	mov	r2, r8
   11d90:	bl	110c0 <read@plt>
   11d94:	subs	r9, r0, #0
   11d98:	bgt	11d6c <strspn@plt+0x9d0>
   11d9c:	bl	11240 <__errno_location@plt>
   11da0:	ldr	r3, [r0]
   11da4:	cmp	r3, #4
   11da8:	cmpne	r3, #11
   11dac:	beq	11db8 <strspn@plt+0xa1c>
   11db0:	cmp	r9, #0
   11db4:	bne	11dcc <strspn@plt+0xa30>
   11db8:	cmp	fp, #4
   11dbc:	bgt	11dcc <strspn@plt+0xa30>
   11dc0:	cmp	r8, #0
   11dc4:	add	fp, fp, #1
   11dc8:	bne	11d84 <strspn@plt+0x9e8>
   11dcc:	cmp	r4, #0
   11dd0:	beq	11e20 <strspn@plt+0xa84>
   11dd4:	cmp	r4, #0
   11dd8:	addne	r1, r4, r6
   11ddc:	movne	r3, r6
   11de0:	movne	ip, #32
   11de4:	beq	11dfc <strspn@plt+0xa60>
   11de8:	ldrb	r2, [r3], #1
   11dec:	cmp	r2, #0
   11df0:	strbeq	ip, [r3, #-1]
   11df4:	cmp	r3, r1
   11df8:	bne	11de8 <strspn@plt+0xa4c>
   11dfc:	add	r2, sp, #8192	; 0x2000
   11e00:	mov	r0, r6
   11e04:	add	r2, r2, #24
   11e08:	add	r3, r2, r4
   11e0c:	mov	r2, #0
   11e10:	sub	r3, r3, #8192	; 0x2000
   11e14:	strb	r2, [r3, #-5]
   11e18:	bl	11270 <__strdup@plt>
   11e1c:	mov	r4, r0
   11e20:	mov	r0, r5
   11e24:	bl	11378 <close@plt>
   11e28:	add	r3, sp, #8192	; 0x2000
   11e2c:	mov	r0, r4
   11e30:	ldr	r2, [r3, #20]
   11e34:	ldr	r3, [r7]
   11e38:	cmp	r2, r3
   11e3c:	bne	11e54 <strspn@plt+0xab8>
   11e40:	add	sp, sp, #8192	; 0x2000
   11e44:	add	sp, sp, #28
   11e48:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11e4c:	mov	r4, #0
   11e50:	b	11e28 <strspn@plt+0xa8c>
   11e54:	bl	11144 <__stack_chk_fail@plt>
   11e58:	andeq	r4, r1, ip, lsl #6
   11e5c:	andeq	r0, r0, ip, lsl r1
   11e60:	andeq	r3, r0, r4, ror #19
   11e64:	ldr	ip, [pc, #156]	; 11f08 <strspn@plt+0xb6c>
   11e68:	mov	r1, #1
   11e6c:	push	{r4, r5, r6, lr}
   11e70:	add	ip, pc, ip
   11e74:	ldr	lr, [pc, #144]	; 11f0c <strspn@plt+0xb70>
   11e78:	sub	sp, sp, #4096	; 0x1000
   11e7c:	sub	sp, sp, #16
   11e80:	ldr	r3, [pc, #136]	; 11f10 <strspn@plt+0xb74>
   11e84:	add	r5, sp, #12
   11e88:	mov	r2, #4096	; 0x1000
   11e8c:	ldr	r4, [ip, lr]
   11e90:	add	lr, sp, #8192	; 0x2000
   11e94:	str	r0, [sp]
   11e98:	add	r3, pc, r3
   11e9c:	mov	r0, r5
   11ea0:	ldr	ip, [r4]
   11ea4:	str	ip, [lr, #-4084]	; 0xfffff00c
   11ea8:	bl	1124c <__sprintf_chk@plt>
   11eac:	mov	r0, #4
   11eb0:	bl	111a4 <malloc@plt>
   11eb4:	subs	r6, r0, #0
   11eb8:	beq	11ef4 <strspn@plt+0xb58>
   11ebc:	mov	r0, r5
   11ec0:	bl	1118c <opendir@plt>
   11ec4:	cmp	r0, #0
   11ec8:	str	r0, [r6]
   11ecc:	beq	11ef4 <strspn@plt+0xb58>
   11ed0:	mov	r0, r6
   11ed4:	add	r3, sp, #8192	; 0x2000
   11ed8:	ldr	r2, [r3, #-4084]	; 0xfffff00c
   11edc:	ldr	r3, [r4]
   11ee0:	cmp	r2, r3
   11ee4:	bne	11f04 <strspn@plt+0xb68>
   11ee8:	add	sp, sp, #4096	; 0x1000
   11eec:	add	sp, sp, #16
   11ef0:	pop	{r4, r5, r6, pc}
   11ef4:	mov	r0, r6
   11ef8:	bl	110cc <free@plt>
   11efc:	mov	r0, #0
   11f00:	b	11ed4 <strspn@plt+0xb38>
   11f04:	bl	11144 <__stack_chk_fail@plt>
   11f08:	andeq	r4, r1, r8, lsl #3
   11f0c:	andeq	r0, r0, ip, lsl r1
   11f10:	andeq	r3, r0, ip, ror #16
   11f14:	push	{r4, lr}
   11f18:	subs	r4, r0, #0
   11f1c:	beq	11f30 <strspn@plt+0xb94>
   11f20:	ldr	r0, [r4]
   11f24:	cmp	r0, #0
   11f28:	beq	11f30 <strspn@plt+0xb94>
   11f2c:	bl	11384 <closedir@plt>
   11f30:	mov	r0, r4
   11f34:	pop	{r4, lr}
   11f38:	b	110cc <free@plt>
   11f3c:	ldr	r3, [pc, #264]	; 1204c <strspn@plt+0xcb0>
   11f40:	cmp	r1, #0
   11f44:	cmpne	r0, #0
   11f48:	ldr	r2, [pc, #256]	; 12050 <strspn@plt+0xcb4>
   11f4c:	add	r3, pc, r3
   11f50:	push	{r4, r5, r6, r7, r8, r9, lr}
   11f54:	sub	sp, sp, #12
   11f58:	ldr	r9, [r3, r2]
   11f5c:	mov	r6, r0
   11f60:	mov	r5, r1
   11f64:	movne	r4, #0
   11f68:	moveq	r4, #1
   11f6c:	ldr	r3, [r9]
   11f70:	str	r3, [sp, #4]
   11f74:	beq	12040 <strspn@plt+0xca4>
   11f78:	str	r4, [r1]
   11f7c:	bl	11240 <__errno_location@plt>
   11f80:	mov	r7, r0
   11f84:	str	r4, [r0]
   11f88:	b	11f98 <strspn@plt+0xbfc>
   11f8c:	ldr	r0, [r5]
   11f90:	cmp	r0, #0
   11f94:	bne	12038 <strspn@plt+0xc9c>
   11f98:	ldr	r0, [r6]
   11f9c:	bl	11324 <readdir64@plt>
   11fa0:	subs	r4, r0, #0
   11fa4:	beq	12024 <strspn@plt+0xc88>
   11fa8:	bl	111ec <__ctype_b_loc@plt>
   11fac:	ldrb	r3, [r4, #19]
   11fb0:	lsl	r3, r3, #1
   11fb4:	ldr	r2, [r0]
   11fb8:	ldrh	r3, [r2, r3]
   11fbc:	tst	r3, #2048	; 0x800
   11fc0:	beq	11f8c <strspn@plt+0xbf0>
   11fc4:	add	r4, r4, #19
   11fc8:	mov	r1, sp
   11fcc:	mov	r2, #10
   11fd0:	mov	r0, r4
   11fd4:	bl	110a8 <strtol@plt>
   11fd8:	str	r0, [r5]
   11fdc:	ldr	r3, [r7]
   11fe0:	cmp	r3, #0
   11fe4:	bne	12008 <strspn@plt+0xc6c>
   11fe8:	ldr	r3, [sp]
   11fec:	cmp	r4, r3
   11ff0:	beq	12008 <strspn@plt+0xc6c>
   11ff4:	cmp	r3, #0
   11ff8:	beq	11f90 <strspn@plt+0xbf4>
   11ffc:	ldrsb	r3, [r3]
   12000:	cmp	r3, #0
   12004:	beq	11f90 <strspn@plt+0xbf4>
   12008:	mvn	r0, #0
   1200c:	ldr	r2, [sp, #4]
   12010:	ldr	r3, [r9]
   12014:	cmp	r2, r3
   12018:	bne	12048 <strspn@plt+0xcac>
   1201c:	add	sp, sp, #12
   12020:	pop	{r4, r5, r6, r7, r8, r9, pc}
   12024:	ldr	r3, [r7]
   12028:	cmp	r3, #0
   1202c:	moveq	r0, #1
   12030:	beq	1200c <strspn@plt+0xc70>
   12034:	b	12008 <strspn@plt+0xc6c>
   12038:	mov	r0, #0
   1203c:	b	1200c <strspn@plt+0xc70>
   12040:	mvn	r0, #21
   12044:	b	1200c <strspn@plt+0xc70>
   12048:	bl	11144 <__stack_chk_fail@plt>
   1204c:	andeq	r4, r1, ip, lsr #1
   12050:	andeq	r0, r0, ip, lsl r1
   12054:	push	{r4, lr}
   12058:	mov	r0, #1
   1205c:	mov	r1, #16
   12060:	bl	11084 <calloc@plt>
   12064:	subs	r4, r0, #0
   12068:	beq	1208c <strspn@plt+0xcf0>
   1206c:	ldr	r0, [pc, #40]	; 1209c <strspn@plt+0xd00>
   12070:	add	r0, pc, r0
   12074:	bl	1118c <opendir@plt>
   12078:	cmp	r0, #0
   1207c:	str	r0, [r4]
   12080:	beq	1208c <strspn@plt+0xcf0>
   12084:	mov	r0, r4
   12088:	pop	{r4, pc}
   1208c:	mov	r0, r4
   12090:	bl	110cc <free@plt>
   12094:	mov	r0, #0
   12098:	pop	{r4, pc}
   1209c:	andeq	r3, r0, r4, lsr #13
   120a0:	push	{r4, lr}
   120a4:	subs	r4, r0, #0
   120a8:	beq	120bc <strspn@plt+0xd20>
   120ac:	ldr	r0, [r4]
   120b0:	cmp	r0, #0
   120b4:	beq	120bc <strspn@plt+0xd20>
   120b8:	bl	11384 <closedir@plt>
   120bc:	mov	r0, r4
   120c0:	pop	{r4, lr}
   120c4:	b	110cc <free@plt>
   120c8:	ldrb	r3, [r0, #12]
   120cc:	adds	r2, r1, #0
   120d0:	str	r1, [r0, #4]
   120d4:	movne	r2, #1
   120d8:	bfi	r3, r2, #0, #1
   120dc:	strb	r3, [r0, #12]
   120e0:	bx	lr
   120e4:	ldrb	r3, [r0, #12]
   120e8:	str	r1, [r0, #8]
   120ec:	orr	r3, r3, #2
   120f0:	strb	r3, [r0, #12]
   120f4:	bx	lr
   120f8:	ldr	r3, [pc, #612]	; 12364 <strspn@plt+0xfc8>
   120fc:	cmp	r1, #0
   12100:	cmpne	r0, #0
   12104:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12108:	sub	sp, sp, #8576	; 0x2180
   1210c:	ldr	r2, [pc, #596]	; 12368 <strspn@plt+0xfcc>
   12110:	sub	sp, sp, #20
   12114:	add	r3, pc, r3
   12118:	mov	r4, r0
   1211c:	str	r1, [sp, #12]
   12120:	add	r1, sp, #8192	; 0x2000
   12124:	ldr	r2, [r3, r2]
   12128:	movne	r5, #0
   1212c:	moveq	r5, #1
   12130:	ldr	r3, [r2]
   12134:	str	r2, [sp, #20]
   12138:	str	r3, [r1, #396]	; 0x18c
   1213c:	beq	12358 <strspn@plt+0xfbc>
   12140:	ldr	ip, [pc, #548]	; 1236c <strspn@plt+0xfd0>
   12144:	movw	sl, #56976	; 0xde90
   12148:	ldr	r7, [pc, #544]	; 12370 <strspn@plt+0xfd4>
   1214c:	movt	sl, #65535	; 0xffff
   12150:	add	ip, pc, ip
   12154:	str	ip, [sp, #16]
   12158:	ldr	ip, [pc, #532]	; 12374 <strspn@plt+0xfd8>
   1215c:	add	r7, pc, r7
   12160:	ldr	r9, [pc, #528]	; 12378 <strspn@plt+0xfdc>
   12164:	add	ip, pc, ip
   12168:	str	ip, [sp, #28]
   1216c:	ldr	ip, [sp, #12]
   12170:	add	r9, pc, r9
   12174:	ldr	r8, [pc, #512]	; 1237c <strspn@plt+0xfe0>
   12178:	str	r5, [ip]
   1217c:	add	r8, pc, r8
   12180:	bl	11240 <__errno_location@plt>
   12184:	str	r0, [sp, #24]
   12188:	str	r5, [r0]
   1218c:	ldr	r0, [r4]
   12190:	bl	11324 <readdir64@plt>
   12194:	subs	r5, r0, #0
   12198:	beq	12320 <strspn@plt+0xf84>
   1219c:	bl	111ec <__ctype_b_loc@plt>
   121a0:	ldrb	r3, [r5, #19]
   121a4:	lsl	r3, r3, #1
   121a8:	ldr	r2, [r0]
   121ac:	ldrh	r3, [r2, r3]
   121b0:	tst	r3, #2048	; 0x800
   121b4:	beq	1218c <strspn@plt+0xdf0>
   121b8:	add	fp, sp, #396	; 0x18c
   121bc:	mov	r1, #8192	; 0x2000
   121c0:	mov	r3, r1
   121c4:	add	r5, r5, #19
   121c8:	str	r7, [sp]
   121cc:	mov	r0, fp
   121d0:	str	r5, [sp, #4]
   121d4:	mov	r2, #1
   121d8:	bl	11390 <__snprintf_chk@plt>
   121dc:	ldrb	r3, [r4, #12]
   121e0:	tst	r3, #2
   121e4:	bne	122dc <strspn@plt+0xf40>
   121e8:	tst	r3, #1
   121ec:	beq	12268 <strspn@plt+0xecc>
   121f0:	ldr	r0, [r4]
   121f4:	bl	11330 <dirfd@plt>
   121f8:	str	r8, [sp]
   121fc:	mov	r1, r9
   12200:	mov	r2, fp
   12204:	mov	r3, #524288	; 0x80000
   12208:	bl	14500 <strspn@plt+0x3164>
   1220c:	subs	r6, r0, #0
   12210:	beq	1218c <strspn@plt+0xdf0>
   12214:	mov	r2, r6
   12218:	mov	r1, #8192	; 0x2000
   1221c:	mov	r0, fp
   12220:	bl	110d8 <fgets@plt>
   12224:	add	r1, sp, #8576	; 0x2180
   12228:	add	r1, r1, #16
   1222c:	str	r0, [r1, sl]
   12230:	mov	r0, r6
   12234:	add	r6, sp, #140	; 0x8c
   12238:	bl	112dc <fclose@plt>
   1223c:	mov	r0, fp
   12240:	ldr	r1, [sp, #16]
   12244:	mov	r2, r6
   12248:	bl	1130c <sscanf@plt>
   1224c:	cmp	r0, #1
   12250:	bne	1218c <strspn@plt+0xdf0>
   12254:	mov	r0, r6
   12258:	ldr	r1, [r4, #4]
   1225c:	bl	1109c <strcmp@plt>
   12260:	cmp	r0, #0
   12264:	bne	1218c <strspn@plt+0xdf0>
   12268:	add	ip, sp, #8576	; 0x2180
   1226c:	movw	r4, #56976	; 0xde90
   12270:	add	ip, ip, #16
   12274:	movt	r4, #65535	; 0xffff
   12278:	add	r1, sp, #32
   1227c:	mov	r0, r5
   12280:	mov	r2, #10
   12284:	mov	r3, #0
   12288:	str	r3, [ip, r4]
   1228c:	bl	110a8 <strtol@plt>
   12290:	ldr	ip, [sp, #12]
   12294:	str	r0, [ip]
   12298:	ldr	ip, [sp, #24]
   1229c:	ldr	r0, [ip]
   122a0:	cmp	r0, #0
   122a4:	rsbne	r0, r0, #0
   122a8:	bne	12334 <strspn@plt+0xf98>
   122ac:	add	r1, sp, #8576	; 0x2180
   122b0:	add	r1, r1, #16
   122b4:	ldr	r3, [r1, r4]
   122b8:	cmp	r5, r3
   122bc:	mvneq	r0, #0
   122c0:	beq	12334 <strspn@plt+0xf98>
   122c4:	cmp	r3, #0
   122c8:	beq	12334 <strspn@plt+0xf98>
   122cc:	ldrsb	r0, [r3]
   122d0:	subs	r0, r0, #0
   122d4:	mvnne	r0, #0
   122d8:	b	12334 <strspn@plt+0xf98>
   122dc:	ldr	r0, [r4]
   122e0:	add	r6, sp, #80	; 0x50
   122e4:	bl	11330 <dirfd@plt>
   122e8:	mov	r2, #0
   122ec:	sub	r3, r6, #48	; 0x30
   122f0:	str	r2, [sp]
   122f4:	ldr	r1, [sp, #28]
   122f8:	mov	r2, fp
   122fc:	bl	144d4 <strspn@plt+0x3138>
   12300:	cmp	r0, #0
   12304:	bne	1218c <strspn@plt+0xdf0>
   12308:	ldr	r3, [r6, #-24]	; 0xffffffe8
   1230c:	ldr	r2, [r4, #8]
   12310:	cmp	r2, r3
   12314:	bne	1218c <strspn@plt+0xdf0>
   12318:	ldrb	r3, [r4, #12]
   1231c:	b	121e8 <strspn@plt+0xe4c>
   12320:	ldr	ip, [sp, #24]
   12324:	ldr	r3, [ip]
   12328:	cmp	r3, #0
   1232c:	moveq	r0, #1
   12330:	mvnne	r0, #0
   12334:	ldr	ip, [sp, #20]
   12338:	add	r3, sp, #8192	; 0x2000
   1233c:	ldr	r2, [r3, #396]	; 0x18c
   12340:	ldr	r3, [ip]
   12344:	cmp	r2, r3
   12348:	bne	12360 <strspn@plt+0xfc4>
   1234c:	add	sp, sp, #8576	; 0x2180
   12350:	add	sp, sp, #20
   12354:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12358:	mvn	r0, #21
   1235c:	b	12334 <strspn@plt+0xf98>
   12360:	bl	11144 <__stack_chk_fail@plt>
   12364:	andeq	r3, r1, r4, ror #29
   12368:	andeq	r0, r0, ip, lsl r1
   1236c:	ldrdeq	r3, [r0], -r8
   12370:	andeq	r3, r0, r0, asr #11
   12374:			; <UNDEFINED> instruction: 0x000035b0
   12378:	andeq	r3, r0, r4, lsr #11
   1237c:	andeq	r3, r0, r8, lsr #11
   12380:	ldr	r1, [pc, #4]	; 1238c <strspn@plt+0xff0>
   12384:	add	r1, pc, r1
   12388:	b	11ce0 <strspn@plt+0x944>
   1238c:			; <UNDEFINED> instruction: 0x000033b4
   12390:	ldr	r1, [pc, #4]	; 1239c <strspn@plt+0x1000>
   12394:	add	r1, pc, r1
   12398:	b	11ce0 <strspn@plt+0x944>
   1239c:	andeq	r3, r0, ip, lsr #7
   123a0:	cmp	r0, #0
   123a4:	mov	r3, #0
   123a8:	str	r3, [r1]
   123ac:	bxeq	lr
   123b0:	ldrb	r2, [r0]
   123b4:	cmp	r2, #47	; 0x2f
   123b8:	bne	12400 <strspn@plt+0x1064>
   123bc:	ldrsb	r3, [r0, #1]
   123c0:	cmp	r3, #47	; 0x2f
   123c4:	bne	12408 <strspn@plt+0x106c>
   123c8:	mov	r3, r0
   123cc:	b	123ec <strspn@plt+0x1050>
   123d0:	ldrb	r2, [r3, #1]
   123d4:	mov	r3, r0
   123d8:	cmp	r2, #47	; 0x2f
   123dc:	bne	12400 <strspn@plt+0x1064>
   123e0:	ldrsb	r2, [r0, #1]
   123e4:	cmp	r2, #47	; 0x2f
   123e8:	bne	12408 <strspn@plt+0x106c>
   123ec:	cmn	r3, #1
   123f0:	add	r0, r0, #1
   123f4:	bne	123d0 <strspn@plt+0x1034>
   123f8:	mov	r0, #0
   123fc:	bx	lr
   12400:	cmp	r2, #0
   12404:	beq	123f8 <strspn@plt+0x105c>
   12408:	mov	r3, #1
   1240c:	str	r3, [r1]
   12410:	ldrsb	r3, [r0, #1]
   12414:	cmp	r3, #47	; 0x2f
   12418:	cmpne	r3, #0
   1241c:	bxeq	lr
   12420:	mov	r3, #2
   12424:	str	r3, [r1]
   12428:	ldrb	r2, [r0, r3]
   1242c:	add	r3, r3, #1
   12430:	cmp	r2, #47	; 0x2f
   12434:	cmpne	r2, #0
   12438:	bne	12424 <strspn@plt+0x1088>
   1243c:	bx	lr
   12440:	push	{r3, r4, r5, r6, r7, lr}
   12444:	mov	r7, r1
   12448:	ldrb	r3, [r0]
   1244c:	cmp	r3, #0
   12450:	beq	124c8 <strspn@plt+0x112c>
   12454:	mov	r4, #0
   12458:	mov	r5, r0
   1245c:	mov	r6, r4
   12460:	b	12490 <strspn@plt+0x10f4>
   12464:	cmp	r3, #92	; 0x5c
   12468:	mov	r0, r7
   1246c:	mov	r1, r3
   12470:	beq	124b8 <strspn@plt+0x111c>
   12474:	bl	11228 <strchr@plt>
   12478:	cmp	r0, #0
   1247c:	bne	124c0 <strspn@plt+0x1124>
   12480:	ldrb	r3, [r5, #1]!
   12484:	add	r4, r4, #1
   12488:	cmp	r3, #0
   1248c:	beq	124b0 <strspn@plt+0x1114>
   12490:	cmp	r6, #0
   12494:	sxtb	r3, r3
   12498:	beq	12464 <strspn@plt+0x10c8>
   1249c:	ldrb	r3, [r5, #1]!
   124a0:	mov	r6, #0
   124a4:	add	r4, r4, #1
   124a8:	cmp	r3, #0
   124ac:	bne	12490 <strspn@plt+0x10f4>
   124b0:	rsb	r0, r6, r4
   124b4:	pop	{r3, r4, r5, r6, r7, pc}
   124b8:	mov	r6, #1
   124bc:	b	12480 <strspn@plt+0x10e4>
   124c0:	mov	r0, r4
   124c4:	pop	{r3, r4, r5, r6, r7, pc}
   124c8:	mov	r0, r3
   124cc:	pop	{r3, r4, r5, r6, r7, pc}
   124d0:	ldr	r3, [pc, #224]	; 125b8 <strspn@plt+0x121c>
   124d4:	push	{r4, r5, r6, r7, r8, r9, lr}
   124d8:	mov	r6, r0
   124dc:	ldr	r0, [pc, #216]	; 125bc <strspn@plt+0x1220>
   124e0:	add	r3, pc, r3
   124e4:	sub	sp, sp, #12
   124e8:	mov	r4, #0
   124ec:	mov	r9, r1
   124f0:	mov	r5, r2
   124f4:	ldr	r8, [r3, r0]
   124f8:	str	r4, [sp]
   124fc:	ldr	r3, [r8]
   12500:	str	r3, [sp, #4]
   12504:	bl	11240 <__errno_location@plt>
   12508:	cmp	r6, r4
   1250c:	mov	r7, r0
   12510:	str	r4, [r0]
   12514:	beq	12524 <strspn@plt+0x1188>
   12518:	ldrsb	r3, [r6]
   1251c:	cmp	r3, r4
   12520:	bne	1253c <strspn@plt+0x11a0>
   12524:	ldr	r1, [pc, #148]	; 125c0 <strspn@plt+0x1224>
   12528:	mov	r2, r9
   1252c:	mov	r3, r6
   12530:	mov	r0, #1
   12534:	add	r1, pc, r1
   12538:	bl	112f4 <errx@plt>
   1253c:	mov	r3, r4
   12540:	mov	r2, r5
   12544:	mov	r0, r6
   12548:	mov	r1, sp
   1254c:	bl	11120 <__strtoull_internal@plt>
   12550:	ldr	r3, [r7]
   12554:	cmp	r3, r4
   12558:	bne	12594 <strspn@plt+0x11f8>
   1255c:	ldr	r3, [sp]
   12560:	cmp	r6, r3
   12564:	beq	12524 <strspn@plt+0x1188>
   12568:	cmp	r3, r4
   1256c:	beq	1257c <strspn@plt+0x11e0>
   12570:	ldrsb	r3, [r3]
   12574:	cmp	r3, r4
   12578:	bne	12524 <strspn@plt+0x1188>
   1257c:	ldr	r2, [sp, #4]
   12580:	ldr	r3, [r8]
   12584:	cmp	r2, r3
   12588:	bne	125b4 <strspn@plt+0x1218>
   1258c:	add	sp, sp, #12
   12590:	pop	{r4, r5, r6, r7, r8, r9, pc}
   12594:	cmp	r3, #34	; 0x22
   12598:	bne	12524 <strspn@plt+0x1188>
   1259c:	ldr	r1, [pc, #32]	; 125c4 <strspn@plt+0x1228>
   125a0:	mov	r2, r9
   125a4:	mov	r3, r6
   125a8:	mov	r0, #1
   125ac:	add	r1, pc, r1
   125b0:	bl	11168 <err@plt>
   125b4:	bl	11144 <__stack_chk_fail@plt>
   125b8:	andeq	r3, r1, r8, lsl fp
   125bc:	andeq	r0, r0, ip, lsl r1
   125c0:	andeq	r3, r0, r4, lsl r2
   125c4:	muleq	r0, ip, r1
   125c8:	ldr	r3, [pc, #596]	; 12824 <strspn@plt+0x1488>
   125cc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   125d0:	add	r3, pc, r3
   125d4:	subs	r6, r0, #0
   125d8:	ldr	r0, [pc, #584]	; 12828 <strspn@plt+0x148c>
   125dc:	mov	r8, r1
   125e0:	mov	r1, r3
   125e4:	sub	sp, sp, #20
   125e8:	mov	r9, r2
   125ec:	ldr	sl, [r1, r0]
   125f0:	mov	r2, #0
   125f4:	mov	r3, #0
   125f8:	ldr	r1, [sl]
   125fc:	strd	r2, [r8]
   12600:	str	r1, [sp, #12]
   12604:	beq	126ec <strspn@plt+0x1350>
   12608:	ldrb	r5, [r6]
   1260c:	cmp	r5, #0
   12610:	beq	126ec <strspn@plt+0x1350>
   12614:	str	r6, [sp, #8]
   12618:	bl	111ec <__ctype_b_loc@plt>
   1261c:	mov	r3, r6
   12620:	ldr	r1, [r0]
   12624:	b	12638 <strspn@plt+0x129c>
   12628:	add	r2, r3, #1
   1262c:	str	r2, [sp, #8]
   12630:	ldrb	r5, [r3, #1]
   12634:	mov	r3, r2
   12638:	lsl	r2, r5, #1
   1263c:	ldrh	r4, [r1, r2]
   12640:	and	r4, r4, #8192	; 0x2000
   12644:	uxth	r4, r4
   12648:	cmp	r4, #0
   1264c:	bne	12628 <strspn@plt+0x128c>
   12650:	cmp	r5, #45	; 0x2d
   12654:	beq	126ec <strspn@plt+0x1350>
   12658:	add	r5, sp, #16
   1265c:	str	r4, [r5, #-8]!
   12660:	bl	11240 <__errno_location@plt>
   12664:	mov	r2, r4
   12668:	mov	r1, r5
   1266c:	mov	r3, r4
   12670:	mov	r7, r0
   12674:	mov	r0, r6
   12678:	str	r4, [r7]
   1267c:	bl	11120 <__strtoull_internal@plt>
   12680:	mov	r5, r1
   12684:	ldr	r1, [sp, #8]
   12688:	mov	r4, r0
   1268c:	cmp	r1, r6
   12690:	beq	126ec <strspn@plt+0x1350>
   12694:	ldr	r3, [r7]
   12698:	cmp	r3, #0
   1269c:	bne	126d0 <strspn@plt+0x1334>
   126a0:	cmp	r1, #0
   126a4:	beq	127d4 <strspn@plt+0x1438>
   126a8:	ldrb	r0, [r1]
   126ac:	cmp	r0, #0
   126b0:	bne	126f4 <strspn@plt+0x1358>
   126b4:	strd	r4, [r8]
   126b8:	ldr	r2, [sp, #12]
   126bc:	ldr	r3, [sl]
   126c0:	cmp	r2, r3
   126c4:	bne	12820 <strspn@plt+0x1484>
   126c8:	add	sp, sp, #20
   126cc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   126d0:	subs	r2, r4, #1
   126d4:	mvn	r6, #2
   126d8:	sbc	r3, r5, #0
   126dc:	mvn	r7, #0
   126e0:	cmp	r3, r7
   126e4:	cmpeq	r2, r6
   126e8:	bls	126a0 <strspn@plt+0x1304>
   126ec:	mvn	r0, #0
   126f0:	b	126b8 <strspn@plt+0x131c>
   126f4:	ldrb	r2, [r1, #1]
   126f8:	sxtb	r3, r2
   126fc:	cmp	r3, #105	; 0x69
   12700:	beq	127dc <strspn@plt+0x1440>
   12704:	cmp	r3, #66	; 0x42
   12708:	beq	127b8 <strspn@plt+0x141c>
   1270c:	cmp	r2, #0
   12710:	bne	126ec <strspn@plt+0x1350>
   12714:	mov	r6, #1024	; 0x400
   12718:	ldr	r7, [pc, #268]	; 1282c <strspn@plt+0x1490>
   1271c:	sxtb	r3, r0
   12720:	str	r3, [sp, #4]
   12724:	add	r7, pc, r7
   12728:	mov	r1, r3
   1272c:	mov	r0, r7
   12730:	bl	11228 <strchr@plt>
   12734:	ldr	r3, [sp, #4]
   12738:	cmp	r0, #0
   1273c:	rsbne	fp, r7, r0
   12740:	addne	fp, fp, #1
   12744:	beq	127f8 <strspn@plt+0x145c>
   12748:	cmp	fp, #0
   1274c:	beq	127a8 <strspn@plt+0x140c>
   12750:	asr	r7, r6, #31
   12754:	mvn	r0, #0
   12758:	mvn	r1, #0
   1275c:	mov	r2, r6
   12760:	mov	r3, r7
   12764:	bl	14538 <strspn@plt+0x319c>
   12768:	cmp	r1, r5
   1276c:	cmpeq	r0, r4
   12770:	bcc	127cc <strspn@plt+0x1430>
   12774:	sub	ip, fp, #1
   12778:	mov	r3, #0
   1277c:	b	12790 <strspn@plt+0x13f4>
   12780:	cmp	r1, r5
   12784:	cmpeq	r0, r4
   12788:	add	r3, r3, #1
   1278c:	bcc	127cc <strspn@plt+0x1430>
   12790:	mul	r2, r4, r7
   12794:	cmp	r3, ip
   12798:	mla	r2, r6, r5, r2
   1279c:	umull	r4, r5, r4, r6
   127a0:	add	r5, r2, r5
   127a4:	bne	12780 <strspn@plt+0x13e4>
   127a8:	mov	r0, #0
   127ac:	cmp	r9, #0
   127b0:	strne	fp, [r9]
   127b4:	b	126b4 <strspn@plt+0x1318>
   127b8:	ldrsb	r3, [r1, #2]
   127bc:	cmp	r3, #0
   127c0:	bne	126ec <strspn@plt+0x1350>
   127c4:	mov	r6, #1000	; 0x3e8
   127c8:	b	12718 <strspn@plt+0x137c>
   127cc:	mvn	r0, #1
   127d0:	b	127ac <strspn@plt+0x1410>
   127d4:	mov	r0, r1
   127d8:	b	126b4 <strspn@plt+0x1318>
   127dc:	ldrsb	r3, [r1, #2]
   127e0:	cmp	r3, #66	; 0x42
   127e4:	bne	126ec <strspn@plt+0x1350>
   127e8:	ldrsb	r3, [r1, #3]
   127ec:	cmp	r3, #0
   127f0:	beq	12714 <strspn@plt+0x1378>
   127f4:	b	126ec <strspn@plt+0x1350>
   127f8:	ldr	r7, [pc, #48]	; 12830 <strspn@plt+0x1494>
   127fc:	mov	r1, r3
   12800:	add	r7, pc, r7
   12804:	mov	r0, r7
   12808:	bl	11228 <strchr@plt>
   1280c:	cmp	r0, #0
   12810:	beq	126ec <strspn@plt+0x1350>
   12814:	rsb	r7, r7, r0
   12818:	add	fp, r7, #1
   1281c:	b	12748 <strspn@plt+0x13ac>
   12820:	bl	11144 <__stack_chk_fail@plt>
   12824:	andeq	r3, r1, r8, lsr #20
   12828:	andeq	r0, r0, ip, lsl r1
   1282c:	andeq	r3, r0, r0, lsr r0
   12830:	andeq	r2, r0, r0, ror #30
   12834:	mov	r2, #0
   12838:	b	125c8 <strspn@plt+0x122c>
   1283c:	push	{r4, r5, r6, lr}
   12840:	subs	r6, r0, #0
   12844:	beq	128c8 <strspn@plt+0x152c>
   12848:	ldrb	r4, [r6]
   1284c:	cmp	r4, #0
   12850:	beq	128d0 <strspn@plt+0x1534>
   12854:	bl	111ec <__ctype_b_loc@plt>
   12858:	mov	r3, r6
   1285c:	ldr	r5, [r0]
   12860:	b	1287c <strspn@plt+0x14e0>
   12864:	cmn	r3, #1
   12868:	beq	128b8 <strspn@plt+0x151c>
   1286c:	ldrb	r4, [r3, #1]
   12870:	mov	r3, r1
   12874:	cmp	r4, #0
   12878:	beq	128c0 <strspn@plt+0x1524>
   1287c:	lsl	r4, r4, #1
   12880:	mov	ip, r3
   12884:	add	r1, r3, #1
   12888:	ldrh	r2, [r5, r4]
   1288c:	tst	r2, #2048	; 0x800
   12890:	bne	12864 <strspn@plt+0x14c8>
   12894:	cmp	ip, #0
   12898:	cmpne	ip, r6
   1289c:	movls	r0, #0
   128a0:	movhi	r0, #1
   128a4:	popls	{r4, r5, r6, pc}
   128a8:	ldrsb	r0, [ip]
   128ac:	rsbs	r0, r0, #1
   128b0:	movcc	r0, #0
   128b4:	pop	{r4, r5, r6, pc}
   128b8:	mov	r0, #0
   128bc:	pop	{r4, r5, r6, pc}
   128c0:	mov	ip, r1
   128c4:	b	12894 <strspn@plt+0x14f8>
   128c8:	mov	r0, r6
   128cc:	pop	{r4, r5, r6, pc}
   128d0:	mov	r0, r4
   128d4:	pop	{r4, r5, r6, pc}
   128d8:	cmp	r1, #0
   128dc:	push	{r4, r5}
   128e0:	sub	r4, r1, #1
   128e4:	beq	12950 <strspn@plt+0x15b4>
   128e8:	ldrb	r1, [r0]
   128ec:	cmp	r1, #0
   128f0:	beq	12950 <strspn@plt+0x15b4>
   128f4:	sxtb	r1, r1
   128f8:	sxtb	r2, r2
   128fc:	cmp	r1, r2
   12900:	beq	1293c <strspn@plt+0x15a0>
   12904:	add	r1, r0, #1
   12908:	mov	r3, #0
   1290c:	b	12928 <strspn@plt+0x158c>
   12910:	ldrb	r0, [r1], #1
   12914:	cmp	r0, #0
   12918:	sxtb	ip, r0
   1291c:	beq	1293c <strspn@plt+0x15a0>
   12920:	cmp	ip, r2
   12924:	beq	12944 <strspn@plt+0x15a8>
   12928:	cmp	r3, r4
   1292c:	mov	r5, r1
   12930:	add	r3, r3, #1
   12934:	bne	12910 <strspn@plt+0x1574>
   12938:	mov	r0, #0
   1293c:	pop	{r4, r5}
   12940:	bx	lr
   12944:	mov	r0, r5
   12948:	pop	{r4, r5}
   1294c:	bx	lr
   12950:	mov	r0, r1
   12954:	b	1293c <strspn@plt+0x15a0>
   12958:	ldr	r3, [pc, #228]	; 12a44 <strspn@plt+0x16a8>
   1295c:	ldr	r2, [pc, #228]	; 12a48 <strspn@plt+0x16ac>
   12960:	add	r3, pc, r3
   12964:	push	{r4, r6, r7, r8, r9, lr}
   12968:	subs	r6, r0, #0
   1296c:	ldr	r7, [r3, r2]
   12970:	mov	r0, r3
   12974:	sub	sp, sp, #8
   12978:	mov	r4, #0
   1297c:	mov	r8, r1
   12980:	ldr	r3, [r7]
   12984:	str	r4, [sp]
   12988:	str	r3, [sp, #4]
   1298c:	beq	1299c <strspn@plt+0x1600>
   12990:	ldrsb	r3, [r6]
   12994:	cmp	r3, r4
   12998:	bne	129c4 <strspn@plt+0x1628>
   1299c:	bl	11240 <__errno_location@plt>
   129a0:	ldr	r3, [r0]
   129a4:	cmp	r3, #0
   129a8:	bne	129f0 <strspn@plt+0x1654>
   129ac:	ldr	r1, [pc, #152]	; 12a4c <strspn@plt+0x16b0>
   129b0:	mov	r2, r8
   129b4:	mov	r3, r6
   129b8:	mov	r0, #1
   129bc:	add	r1, pc, r1
   129c0:	bl	112f4 <errx@plt>
   129c4:	bl	11240 <__errno_location@plt>
   129c8:	mov	r3, r4
   129cc:	mov	r1, sp
   129d0:	mov	r2, #10
   129d4:	mov	r9, r0
   129d8:	str	r4, [r0]
   129dc:	mov	r0, r6
   129e0:	bl	1133c <__strtoll_internal@plt>
   129e4:	ldr	r3, [r9]
   129e8:	cmp	r3, r4
   129ec:	beq	12a08 <strspn@plt+0x166c>
   129f0:	ldr	r1, [pc, #88]	; 12a50 <strspn@plt+0x16b4>
   129f4:	mov	r2, r8
   129f8:	mov	r3, r6
   129fc:	mov	r0, #1
   12a00:	add	r1, pc, r1
   12a04:	bl	11168 <err@plt>
   12a08:	ldr	r3, [sp]
   12a0c:	cmp	r6, r3
   12a10:	beq	129ac <strspn@plt+0x1610>
   12a14:	cmp	r3, #0
   12a18:	beq	12a28 <strspn@plt+0x168c>
   12a1c:	ldrsb	r3, [r3]
   12a20:	cmp	r3, #0
   12a24:	bne	129ac <strspn@plt+0x1610>
   12a28:	ldr	r2, [sp, #4]
   12a2c:	ldr	r3, [r7]
   12a30:	cmp	r2, r3
   12a34:	bne	12a40 <strspn@plt+0x16a4>
   12a38:	add	sp, sp, #8
   12a3c:	pop	{r4, r6, r7, r8, r9, pc}
   12a40:	bl	11144 <__stack_chk_fail@plt>
   12a44:	muleq	r1, r8, r6
   12a48:	andeq	r0, r0, ip, lsl r1
   12a4c:	andeq	r2, r0, ip, lsl #27
   12a50:	andeq	r2, r0, r8, asr #26
   12a54:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   12a58:	mov	r8, r0
   12a5c:	mov	r9, r1
   12a60:	bl	12958 <strspn@plt+0x15bc>
   12a64:	mvn	r4, #0
   12a68:	mov	r5, #0
   12a6c:	adds	r6, r0, #-2147483648	; 0x80000000
   12a70:	adc	r7, r1, #0
   12a74:	cmp	r7, r5
   12a78:	cmpeq	r6, r4
   12a7c:	popls	{r3, r4, r5, r6, r7, r8, r9, pc}
   12a80:	ldr	r1, [pc, #16]	; 12a98 <strspn@plt+0x16fc>
   12a84:	mov	r2, r9
   12a88:	mov	r3, r8
   12a8c:	mov	r0, #1
   12a90:	add	r1, pc, r1
   12a94:	bl	112f4 <errx@plt>
   12a98:			; <UNDEFINED> instruction: 0x00002cb8
   12a9c:	push	{r3, r4, r5, lr}
   12aa0:	mov	r4, r0
   12aa4:	mov	r5, r1
   12aa8:	bl	12a54 <strspn@plt+0x16b8>
   12aac:	add	ip, r0, #32768	; 0x8000
   12ab0:	cmp	ip, #65536	; 0x10000
   12ab4:	bcs	12ac0 <strspn@plt+0x1724>
   12ab8:	sxth	r0, r0
   12abc:	pop	{r3, r4, r5, pc}
   12ac0:	ldr	r1, [pc, #16]	; 12ad8 <strspn@plt+0x173c>
   12ac4:	mov	r2, r5
   12ac8:	mov	r3, r4
   12acc:	mov	r0, #1
   12ad0:	add	r1, pc, r1
   12ad4:	bl	112f4 <errx@plt>
   12ad8:	andeq	r2, r0, r8, ror ip
   12adc:	mov	r2, #10
   12ae0:	b	124d0 <strspn@plt+0x1134>
   12ae4:	push	{r3, r4, r5, r6, r7, lr}
   12ae8:	mov	r6, r0
   12aec:	mov	r7, r1
   12af0:	bl	12adc <strspn@plt+0x1740>
   12af4:	mvn	r4, #0
   12af8:	mov	r5, #0
   12afc:	cmp	r1, r5
   12b00:	cmpeq	r0, r4
   12b04:	popls	{r3, r4, r5, r6, r7, pc}
   12b08:	ldr	r1, [pc, #16]	; 12b20 <strspn@plt+0x1784>
   12b0c:	mov	r2, r7
   12b10:	mov	r3, r6
   12b14:	mov	r0, #1
   12b18:	add	r1, pc, r1
   12b1c:	bl	112f4 <errx@plt>
   12b20:	andeq	r2, r0, r0, lsr ip
   12b24:	push	{r3, r4, r5, lr}
   12b28:	mov	r4, r0
   12b2c:	mov	r5, r1
   12b30:	bl	12ae4 <strspn@plt+0x1748>
   12b34:	cmp	r0, #65536	; 0x10000
   12b38:	bcs	12b44 <strspn@plt+0x17a8>
   12b3c:	uxth	r0, r0
   12b40:	pop	{r3, r4, r5, pc}
   12b44:	ldr	r1, [pc, #16]	; 12b5c <strspn@plt+0x17c0>
   12b48:	mov	r2, r5
   12b4c:	mov	r3, r4
   12b50:	mov	r0, #1
   12b54:	add	r1, pc, r1
   12b58:	bl	112f4 <errx@plt>
   12b5c:	strdeq	r2, [r0], -r4
   12b60:	mov	r2, #16
   12b64:	b	124d0 <strspn@plt+0x1134>
   12b68:	ldr	r3, [pc, #216]	; 12c48 <strspn@plt+0x18ac>
   12b6c:	push	{r4, r5, r6, r7, r8, lr}
   12b70:	subs	r4, r0, #0
   12b74:	ldr	r0, [pc, #208]	; 12c4c <strspn@plt+0x18b0>
   12b78:	add	r3, pc, r3
   12b7c:	sub	sp, sp, #8
   12b80:	mov	r5, #0
   12b84:	mov	r7, r1
   12b88:	ldr	r6, [r3, r0]
   12b8c:	str	r5, [sp]
   12b90:	ldr	r3, [r6]
   12b94:	str	r3, [sp, #4]
   12b98:	beq	12ba8 <strspn@plt+0x180c>
   12b9c:	ldrsb	r3, [r4]
   12ba0:	cmp	r3, r5
   12ba4:	bne	12bd0 <strspn@plt+0x1834>
   12ba8:	bl	11240 <__errno_location@plt>
   12bac:	ldr	r3, [r0]
   12bb0:	cmp	r3, #0
   12bb4:	bne	12bf4 <strspn@plt+0x1858>
   12bb8:	ldr	r1, [pc, #144]	; 12c50 <strspn@plt+0x18b4>
   12bbc:	mov	r2, r7
   12bc0:	mov	r3, r4
   12bc4:	mov	r0, #1
   12bc8:	add	r1, pc, r1
   12bcc:	bl	112f4 <errx@plt>
   12bd0:	bl	11240 <__errno_location@plt>
   12bd4:	mov	r1, sp
   12bd8:	mov	r8, r0
   12bdc:	str	r5, [r0]
   12be0:	mov	r0, r4
   12be4:	bl	112ac <strtod@plt>
   12be8:	ldr	r3, [r8]
   12bec:	cmp	r3, r5
   12bf0:	beq	12c0c <strspn@plt+0x1870>
   12bf4:	ldr	r1, [pc, #88]	; 12c54 <strspn@plt+0x18b8>
   12bf8:	mov	r2, r7
   12bfc:	mov	r3, r4
   12c00:	mov	r0, #1
   12c04:	add	r1, pc, r1
   12c08:	bl	11168 <err@plt>
   12c0c:	ldr	r3, [sp]
   12c10:	cmp	r4, r3
   12c14:	beq	12bb8 <strspn@plt+0x181c>
   12c18:	cmp	r3, #0
   12c1c:	beq	12c2c <strspn@plt+0x1890>
   12c20:	ldrsb	r3, [r3]
   12c24:	cmp	r3, #0
   12c28:	bne	12bb8 <strspn@plt+0x181c>
   12c2c:	ldr	r2, [sp, #4]
   12c30:	ldr	r3, [r6]
   12c34:	cmp	r2, r3
   12c38:	bne	12c44 <strspn@plt+0x18a8>
   12c3c:	add	sp, sp, #8
   12c40:	pop	{r4, r5, r6, r7, r8, pc}
   12c44:	bl	11144 <__stack_chk_fail@plt>
   12c48:	andeq	r3, r1, r0, lsl #9
   12c4c:	andeq	r0, r0, ip, lsl r1
   12c50:	andeq	r2, r0, r0, lsl #23
   12c54:	andeq	r2, r0, r4, asr #22
   12c58:	ldr	r3, [pc, #220]	; 12d3c <strspn@plt+0x19a0>
   12c5c:	push	{r4, r5, r6, r7, r8, lr}
   12c60:	subs	r4, r0, #0
   12c64:	ldr	r0, [pc, #212]	; 12d40 <strspn@plt+0x19a4>
   12c68:	add	r3, pc, r3
   12c6c:	sub	sp, sp, #8
   12c70:	mov	r5, #0
   12c74:	mov	r7, r1
   12c78:	ldr	r6, [r3, r0]
   12c7c:	str	r5, [sp]
   12c80:	ldr	r3, [r6]
   12c84:	str	r3, [sp, #4]
   12c88:	beq	12c98 <strspn@plt+0x18fc>
   12c8c:	ldrsb	r3, [r4]
   12c90:	cmp	r3, r5
   12c94:	bne	12cc0 <strspn@plt+0x1924>
   12c98:	bl	11240 <__errno_location@plt>
   12c9c:	ldr	r3, [r0]
   12ca0:	cmp	r3, #0
   12ca4:	bne	12ce8 <strspn@plt+0x194c>
   12ca8:	ldr	r1, [pc, #148]	; 12d44 <strspn@plt+0x19a8>
   12cac:	mov	r2, r7
   12cb0:	mov	r3, r4
   12cb4:	mov	r0, #1
   12cb8:	add	r1, pc, r1
   12cbc:	bl	112f4 <errx@plt>
   12cc0:	bl	11240 <__errno_location@plt>
   12cc4:	mov	r1, sp
   12cc8:	mov	r2, #10
   12ccc:	mov	r8, r0
   12cd0:	str	r5, [r0]
   12cd4:	mov	r0, r4
   12cd8:	bl	110a8 <strtol@plt>
   12cdc:	ldr	r3, [r8]
   12ce0:	cmp	r3, r5
   12ce4:	beq	12d00 <strspn@plt+0x1964>
   12ce8:	ldr	r1, [pc, #88]	; 12d48 <strspn@plt+0x19ac>
   12cec:	mov	r2, r7
   12cf0:	mov	r3, r4
   12cf4:	mov	r0, #1
   12cf8:	add	r1, pc, r1
   12cfc:	bl	11168 <err@plt>
   12d00:	ldr	r3, [sp]
   12d04:	cmp	r4, r3
   12d08:	beq	12ca8 <strspn@plt+0x190c>
   12d0c:	cmp	r3, #0
   12d10:	beq	12d20 <strspn@plt+0x1984>
   12d14:	ldrsb	r3, [r3]
   12d18:	cmp	r3, #0
   12d1c:	bne	12ca8 <strspn@plt+0x190c>
   12d20:	ldr	r2, [sp, #4]
   12d24:	ldr	r3, [r6]
   12d28:	cmp	r2, r3
   12d2c:	bne	12d38 <strspn@plt+0x199c>
   12d30:	add	sp, sp, #8
   12d34:	pop	{r4, r5, r6, r7, r8, pc}
   12d38:	bl	11144 <__stack_chk_fail@plt>
   12d3c:	muleq	r1, r0, r3
   12d40:	andeq	r0, r0, ip, lsl r1
   12d44:	muleq	r0, r0, sl
   12d48:	andeq	r2, r0, r0, asr sl
   12d4c:	ldr	r3, [pc, #220]	; 12e30 <strspn@plt+0x1a94>
   12d50:	push	{r4, r5, r6, r7, r8, lr}
   12d54:	subs	r4, r0, #0
   12d58:	ldr	r0, [pc, #212]	; 12e34 <strspn@plt+0x1a98>
   12d5c:	add	r3, pc, r3
   12d60:	sub	sp, sp, #8
   12d64:	mov	r5, #0
   12d68:	mov	r7, r1
   12d6c:	ldr	r6, [r3, r0]
   12d70:	str	r5, [sp]
   12d74:	ldr	r3, [r6]
   12d78:	str	r3, [sp, #4]
   12d7c:	beq	12d8c <strspn@plt+0x19f0>
   12d80:	ldrsb	r3, [r4]
   12d84:	cmp	r3, r5
   12d88:	bne	12db4 <strspn@plt+0x1a18>
   12d8c:	bl	11240 <__errno_location@plt>
   12d90:	ldr	r3, [r0]
   12d94:	cmp	r3, #0
   12d98:	bne	12ddc <strspn@plt+0x1a40>
   12d9c:	ldr	r1, [pc, #148]	; 12e38 <strspn@plt+0x1a9c>
   12da0:	mov	r2, r7
   12da4:	mov	r3, r4
   12da8:	mov	r0, #1
   12dac:	add	r1, pc, r1
   12db0:	bl	112f4 <errx@plt>
   12db4:	bl	11240 <__errno_location@plt>
   12db8:	mov	r1, sp
   12dbc:	mov	r2, #10
   12dc0:	mov	r8, r0
   12dc4:	str	r5, [r0]
   12dc8:	mov	r0, r4
   12dcc:	bl	11210 <strtoul@plt>
   12dd0:	ldr	r3, [r8]
   12dd4:	cmp	r3, r5
   12dd8:	beq	12df4 <strspn@plt+0x1a58>
   12ddc:	ldr	r1, [pc, #88]	; 12e3c <strspn@plt+0x1aa0>
   12de0:	mov	r2, r7
   12de4:	mov	r3, r4
   12de8:	mov	r0, #1
   12dec:	add	r1, pc, r1
   12df0:	bl	11168 <err@plt>
   12df4:	ldr	r3, [sp]
   12df8:	cmp	r4, r3
   12dfc:	beq	12d9c <strspn@plt+0x1a00>
   12e00:	cmp	r3, #0
   12e04:	beq	12e14 <strspn@plt+0x1a78>
   12e08:	ldrsb	r3, [r3]
   12e0c:	cmp	r3, #0
   12e10:	bne	12d9c <strspn@plt+0x1a00>
   12e14:	ldr	r2, [sp, #4]
   12e18:	ldr	r3, [r6]
   12e1c:	cmp	r2, r3
   12e20:	bne	12e2c <strspn@plt+0x1a90>
   12e24:	add	sp, sp, #8
   12e28:	pop	{r4, r5, r6, r7, r8, pc}
   12e2c:	bl	11144 <__stack_chk_fail@plt>
   12e30:	muleq	r1, ip, r2
   12e34:	andeq	r0, r0, ip, lsl r1
   12e38:	muleq	r0, ip, r9
   12e3c:	andeq	r2, r0, ip, asr r9
   12e40:	ldr	ip, [pc, #132]	; 12ecc <strspn@plt+0x1b30>
   12e44:	push	{r4, r5, r6, lr}
   12e48:	add	ip, pc, ip
   12e4c:	ldr	lr, [pc, #124]	; 12ed0 <strspn@plt+0x1b34>
   12e50:	sub	sp, sp, #16
   12e54:	mov	r6, r1
   12e58:	mov	r5, r0
   12e5c:	mov	r1, sp
   12e60:	ldr	r4, [ip, lr]
   12e64:	ldr	ip, [r4]
   12e68:	str	ip, [sp, #12]
   12e6c:	bl	12834 <strspn@plt+0x1498>
   12e70:	cmp	r0, #0
   12e74:	bne	12e94 <strspn@plt+0x1af8>
   12e78:	ldr	r2, [sp, #12]
   12e7c:	ldr	r3, [r4]
   12e80:	ldrd	r0, [sp]
   12e84:	cmp	r2, r3
   12e88:	bne	12ec8 <strspn@plt+0x1b2c>
   12e8c:	add	sp, sp, #16
   12e90:	pop	{r4, r5, r6, pc}
   12e94:	bl	11240 <__errno_location@plt>
   12e98:	mov	r2, r6
   12e9c:	ldr	r3, [r0]
   12ea0:	mov	r0, #1
   12ea4:	cmp	r3, #0
   12ea8:	mov	r3, r5
   12eac:	beq	12ebc <strspn@plt+0x1b20>
   12eb0:	ldr	r1, [pc, #28]	; 12ed4 <strspn@plt+0x1b38>
   12eb4:	add	r1, pc, r1
   12eb8:	bl	11168 <err@plt>
   12ebc:	ldr	r1, [pc, #20]	; 12ed8 <strspn@plt+0x1b3c>
   12ec0:	add	r1, pc, r1
   12ec4:	bl	112f4 <errx@plt>
   12ec8:	bl	11144 <__stack_chk_fail@plt>
   12ecc:			; <UNDEFINED> instruction: 0x000131b0
   12ed0:	andeq	r0, r0, ip, lsl r1
   12ed4:	muleq	r0, r4, r8
   12ed8:	andeq	r2, r0, r8, lsl #17
   12edc:	push	{r4, lr}
   12ee0:	mov	r4, r1
   12ee4:	mov	r1, r2
   12ee8:	bl	12b68 <strspn@plt+0x17cc>
   12eec:	vldr	d7, [pc, #28]	; 12f10 <strspn@plt+0x1b74>
   12ef0:	vcvt.s32.f64	s11, d0
   12ef4:	vcvt.f64.s32	d6, s11
   12ef8:	vstr	s11, [r4]
   12efc:	vsub.f64	d0, d0, d6
   12f00:	vmul.f64	d0, d0, d7
   12f04:	vcvt.s32.f64	s0, d0
   12f08:	vstr	s0, [r4, #4]
   12f0c:	pop	{r4, pc}
   12f10:	andeq	r0, r0, r0
   12f14:	smlawbmi	lr, r0, r4, r8
   12f18:	and	r3, r0, #61440	; 0xf000
   12f1c:	cmp	r3, #16384	; 0x4000
   12f20:	push	{r4, r5, r6, r7, r8, r9, sl, fp}
   12f24:	moveq	r3, #100	; 0x64
   12f28:	beq	12fa0 <strspn@plt+0x1c04>
   12f2c:	cmp	r3, #40960	; 0xa000
   12f30:	moveq	r3, #108	; 0x6c
   12f34:	beq	12fa0 <strspn@plt+0x1c04>
   12f38:	cmp	r3, #8192	; 0x2000
   12f3c:	moveq	r3, #99	; 0x63
   12f40:	beq	12fa0 <strspn@plt+0x1c04>
   12f44:	cmp	r3, #24576	; 0x6000
   12f48:	moveq	r3, #98	; 0x62
   12f4c:	beq	12fa0 <strspn@plt+0x1c04>
   12f50:	cmp	r3, #49152	; 0xc000
   12f54:	moveq	r3, #115	; 0x73
   12f58:	beq	12fa0 <strspn@plt+0x1c04>
   12f5c:	cmp	r3, #4096	; 0x1000
   12f60:	moveq	r3, #112	; 0x70
   12f64:	beq	12fa0 <strspn@plt+0x1c04>
   12f68:	cmp	r3, #32768	; 0x8000
   12f6c:	beq	12f9c <strspn@plt+0x1c00>
   12f70:	mov	r4, #9
   12f74:	mov	r3, #8
   12f78:	mov	r6, #7
   12f7c:	mov	r7, #6
   12f80:	mov	r2, #5
   12f84:	mov	r8, #4
   12f88:	mov	r9, #3
   12f8c:	mov	ip, #2
   12f90:	mov	sl, #1
   12f94:	mov	fp, #0
   12f98:	b	12fcc <strspn@plt+0x1c30>
   12f9c:	mov	r3, #45	; 0x2d
   12fa0:	strb	r3, [r1]
   12fa4:	mov	r4, #10
   12fa8:	mov	r3, #9
   12fac:	mov	r6, #8
   12fb0:	mov	r7, #7
   12fb4:	mov	r2, #6
   12fb8:	mov	r8, #5
   12fbc:	mov	r9, #4
   12fc0:	mov	ip, #3
   12fc4:	mov	sl, #2
   12fc8:	mov	fp, #1
   12fcc:	tst	r0, #256	; 0x100
   12fd0:	add	ip, r1, ip
   12fd4:	moveq	r5, #45	; 0x2d
   12fd8:	movne	r5, #114	; 0x72
   12fdc:	tst	r0, #128	; 0x80
   12fe0:	strb	r5, [r1, fp]
   12fe4:	moveq	r5, #45	; 0x2d
   12fe8:	movne	r5, #119	; 0x77
   12fec:	tst	r0, #2048	; 0x800
   12ff0:	strb	r5, [r1, sl]
   12ff4:	beq	13090 <strspn@plt+0x1cf4>
   12ff8:	tst	r0, #64	; 0x40
   12ffc:	moveq	r5, #83	; 0x53
   13000:	movne	r5, #115	; 0x73
   13004:	tst	r0, #32
   13008:	strb	r5, [ip]
   1300c:	add	r2, r1, r2
   13010:	moveq	ip, #45	; 0x2d
   13014:	movne	ip, #114	; 0x72
   13018:	tst	r0, #16
   1301c:	strb	ip, [r1, r9]
   13020:	moveq	ip, #45	; 0x2d
   13024:	movne	ip, #119	; 0x77
   13028:	tst	r0, #1024	; 0x400
   1302c:	strb	ip, [r1, r8]
   13030:	beq	130b0 <strspn@plt+0x1d14>
   13034:	tst	r0, #8
   13038:	moveq	ip, #83	; 0x53
   1303c:	movne	ip, #115	; 0x73
   13040:	tst	r0, #4
   13044:	strb	ip, [r2]
   13048:	add	r3, r1, r3
   1304c:	moveq	r2, #45	; 0x2d
   13050:	movne	r2, #114	; 0x72
   13054:	tst	r0, #2
   13058:	strb	r2, [r1, r7]
   1305c:	moveq	r2, #45	; 0x2d
   13060:	movne	r2, #119	; 0x77
   13064:	tst	r0, #512	; 0x200
   13068:	strb	r2, [r1, r6]
   1306c:	beq	130a0 <strspn@plt+0x1d04>
   13070:	tst	r0, #1
   13074:	moveq	r2, #84	; 0x54
   13078:	movne	r2, #116	; 0x74
   1307c:	strb	r2, [r3]
   13080:	mov	r3, #0
   13084:	strb	r3, [r1, r4]
   13088:	pop	{r4, r5, r6, r7, r8, r9, sl, fp}
   1308c:	bx	lr
   13090:	tst	r0, #64	; 0x40
   13094:	moveq	r5, #45	; 0x2d
   13098:	movne	r5, #120	; 0x78
   1309c:	b	13004 <strspn@plt+0x1c68>
   130a0:	tst	r0, #1
   130a4:	moveq	r2, #45	; 0x2d
   130a8:	movne	r2, #120	; 0x78
   130ac:	b	1307c <strspn@plt+0x1ce0>
   130b0:	tst	r0, #8
   130b4:	moveq	ip, #45	; 0x2d
   130b8:	movne	ip, #120	; 0x78
   130bc:	b	13040 <strspn@plt+0x1ca4>
   130c0:	ldr	r1, [pc, #580]	; 1330c <strspn@plt+0x1f70>
   130c4:	tst	r0, #2
   130c8:	ldr	ip, [pc, #576]	; 13310 <strspn@plt+0x1f74>
   130cc:	add	r1, pc, r1
   130d0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   130d4:	sub	sp, sp, #100	; 0x64
   130d8:	ldr	r6, [r1, ip]
   130dc:	addeq	r7, sp, #52	; 0x34
   130e0:	addne	lr, sp, #53	; 0x35
   130e4:	addne	r7, sp, #52	; 0x34
   130e8:	moveq	lr, r7
   130ec:	mov	ip, #10
   130f0:	ldr	r1, [r6]
   130f4:	str	r1, [sp, #92]	; 0x5c
   130f8:	movne	r1, #32
   130fc:	strbne	r1, [sp, #52]	; 0x34
   13100:	mov	r1, #1
   13104:	sub	r9, ip, #32
   13108:	rsb	r8, ip, #32
   1310c:	lsl	r5, r1, r9
   13110:	lsl	r4, r1, ip
   13114:	orr	r5, r5, r1, lsr r8
   13118:	cmp	r3, r5
   1311c:	cmpeq	r2, r4
   13120:	bcc	1328c <strspn@plt+0x1ef0>
   13124:	add	ip, ip, #10
   13128:	cmp	ip, #70	; 0x46
   1312c:	bne	13104 <strspn@plt+0x1d68>
   13130:	mov	r1, #60	; 0x3c
   13134:	movw	r5, #26215	; 0x6667
   13138:	movt	r5, #26214	; 0x6666
   1313c:	ldr	r8, [pc, #464]	; 13314 <strspn@plt+0x1f78>
   13140:	mov	fp, #1
   13144:	smull	sl, r9, r5, r1
   13148:	add	r8, pc, r8
   1314c:	str	r8, [sp, #36]	; 0x24
   13150:	sub	r8, r1, #32
   13154:	asr	r4, r1, #31
   13158:	lsl	r5, fp, r8
   1315c:	str	r4, [sp, #44]	; 0x2c
   13160:	lsl	r4, fp, r1
   13164:	subs	r4, r4, #1
   13168:	str	r9, [sp, #40]	; 0x28
   1316c:	rsb	r9, r1, #32
   13170:	ldr	sl, [sp, #40]	; 0x28
   13174:	orr	r5, r5, fp, lsr r9
   13178:	ldr	fp, [sp, #44]	; 0x2c
   1317c:	sbc	r5, r5, #0
   13180:	tst	r0, #1
   13184:	lsr	r1, r2, r1
   13188:	rsb	fp, fp, sl, asr #2
   1318c:	ldr	sl, [sp, #36]	; 0x24
   13190:	orr	r1, r1, r3, lsl r9
   13194:	and	r5, r5, r3
   13198:	orr	r8, r1, r3, lsr r8
   1319c:	and	r4, r4, r2
   131a0:	ldrb	r0, [sl, fp]
   131a4:	add	r3, lr, #1
   131a8:	strb	r0, [lr]
   131ac:	bne	13270 <strspn@plt+0x1ed4>
   131b0:	orrs	fp, r4, r5
   131b4:	mov	r2, #0
   131b8:	strb	r2, [r3]
   131bc:	beq	132a4 <strspn@plt+0x1f08>
   131c0:	sub	lr, ip, #20
   131c4:	sub	ip, ip, #52	; 0x34
   131c8:	rsb	r3, lr, #32
   131cc:	lsr	r0, r4, lr
   131d0:	orr	r0, r0, r5, lsl r3
   131d4:	lsr	r1, r5, lr
   131d8:	orr	r0, r0, r5, lsr ip
   131dc:	mov	r2, #100	; 0x64
   131e0:	adds	r0, r0, #50	; 0x32
   131e4:	mov	r3, #0
   131e8:	adc	r1, r1, #0
   131ec:	bl	14538 <strspn@plt+0x319c>
   131f0:	mov	r4, r0
   131f4:	mov	r5, r1
   131f8:	cmp	r5, #0
   131fc:	cmpeq	r4, #10
   13200:	addeq	r8, r8, #1
   13204:	beq	132a4 <strspn@plt+0x1f08>
   13208:	orrs	r2, r4, r5
   1320c:	beq	132a4 <strspn@plt+0x1f08>
   13210:	bl	11318 <localeconv@plt>
   13214:	cmp	r0, #0
   13218:	beq	132f0 <strspn@plt+0x1f54>
   1321c:	ldr	r3, [r0]
   13220:	cmp	r3, #0
   13224:	beq	13300 <strspn@plt+0x1f64>
   13228:	ldrsb	r2, [r3]
   1322c:	cmp	r2, #0
   13230:	ldreq	r3, [pc, #224]	; 13318 <strspn@plt+0x1f7c>
   13234:	addeq	r3, pc, r3
   13238:	add	r9, sp, #60	; 0x3c
   1323c:	ldr	ip, [pc, #216]	; 1331c <strspn@plt+0x1f80>
   13240:	mov	r1, #32
   13244:	str	r3, [sp, #8]
   13248:	add	ip, pc, ip
   1324c:	str	r8, [sp, #4]
   13250:	mov	r0, r9
   13254:	strd	r4, [sp, #16]
   13258:	mov	r3, r1
   1325c:	str	r7, [sp, #24]
   13260:	mov	r2, #1
   13264:	str	ip, [sp]
   13268:	bl	11390 <__snprintf_chk@plt>
   1326c:	b	132d0 <strspn@plt+0x1f34>
   13270:	cmp	r0, #66	; 0x42
   13274:	addne	r3, lr, #3
   13278:	movne	r1, #105	; 0x69
   1327c:	movne	r2, #66	; 0x42
   13280:	strbne	r1, [lr, #1]
   13284:	strbne	r2, [lr, #2]
   13288:	b	131b0 <strspn@plt+0x1e14>
   1328c:	subs	r1, ip, #10
   13290:	strbeq	r1, [lr, #1]
   13294:	moveq	r3, #66	; 0x42
   13298:	moveq	r8, r2
   1329c:	strbeq	r3, [lr]
   132a0:	bne	13134 <strspn@plt+0x1d98>
   132a4:	ldr	r3, [pc, #116]	; 13320 <strspn@plt+0x1f84>
   132a8:	add	r9, sp, #60	; 0x3c
   132ac:	mov	r1, #32
   132b0:	str	r8, [sp, #4]
   132b4:	add	r3, pc, r3
   132b8:	str	r7, [sp, #8]
   132bc:	str	r3, [sp]
   132c0:	mov	r0, r9
   132c4:	mov	r3, r1
   132c8:	mov	r2, #1
   132cc:	bl	11390 <__snprintf_chk@plt>
   132d0:	mov	r0, r9
   132d4:	bl	11270 <__strdup@plt>
   132d8:	ldr	r2, [sp, #92]	; 0x5c
   132dc:	ldr	r3, [r6]
   132e0:	cmp	r2, r3
   132e4:	bne	132fc <strspn@plt+0x1f60>
   132e8:	add	sp, sp, #100	; 0x64
   132ec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   132f0:	ldr	r3, [pc, #44]	; 13324 <strspn@plt+0x1f88>
   132f4:	add	r3, pc, r3
   132f8:	b	13238 <strspn@plt+0x1e9c>
   132fc:	bl	11144 <__stack_chk_fail@plt>
   13300:	ldr	r3, [pc, #32]	; 13328 <strspn@plt+0x1f8c>
   13304:	add	r3, pc, r3
   13308:	b	13238 <strspn@plt+0x1e9c>
   1330c:	andeq	r2, r1, ip, lsr #30
   13310:	andeq	r0, r0, ip, lsl r1
   13314:	andeq	r2, r0, r8, lsr #12
   13318:	andeq	r2, r0, r8, lsr r5
   1331c:	andeq	r2, r0, r0, lsr r5
   13320:	ldrdeq	r2, [r0], -r0
   13324:	andeq	r2, r0, r8, ror r4
   13328:	andeq	r2, r0, r8, ror #8
   1332c:	cmp	r0, #0
   13330:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   13334:	mov	r8, r1
   13338:	mov	sl, r2
   1333c:	mov	r9, r3
   13340:	beq	133fc <strspn@plt+0x2060>
   13344:	ldrb	r5, [r0]
   13348:	cmp	r5, #0
   1334c:	beq	133fc <strspn@plt+0x2060>
   13350:	cmp	r2, #0
   13354:	cmpne	r1, #0
   13358:	movne	ip, #0
   1335c:	moveq	ip, #1
   13360:	beq	133fc <strspn@plt+0x2060>
   13364:	cmp	r3, #0
   13368:	movne	r4, r0
   1336c:	movne	r6, ip
   13370:	bne	13384 <strspn@plt+0x1fe8>
   13374:	b	133fc <strspn@plt+0x2060>
   13378:	ldrb	r5, [r4, #1]!
   1337c:	cmp	r5, #0
   13380:	beq	133f4 <strspn@plt+0x2058>
   13384:	cmp	sl, r6
   13388:	bls	13404 <strspn@plt+0x2068>
   1338c:	cmp	ip, #0
   13390:	ldrsb	r7, [r4, #1]
   13394:	moveq	ip, r4
   13398:	cmp	r5, #44	; 0x2c
   1339c:	mov	r0, ip
   133a0:	moveq	r5, r4
   133a4:	movne	r5, #0
   133a8:	cmp	r7, #0
   133ac:	addeq	r5, r4, #1
   133b0:	cmp	r5, #0
   133b4:	rsb	r1, ip, r5
   133b8:	beq	133ec <strspn@plt+0x2050>
   133bc:	cmp	ip, r5
   133c0:	bcs	133fc <strspn@plt+0x2060>
   133c4:	blx	r9
   133c8:	mov	ip, #0
   133cc:	add	r3, r6, #1
   133d0:	cmn	r0, #1
   133d4:	beq	133fc <strspn@plt+0x2060>
   133d8:	str	r0, [r8, r6, lsl #2]
   133dc:	mov	r6, r3
   133e0:	ldrsb	r2, [r5]
   133e4:	cmp	r2, ip
   133e8:	beq	1340c <strspn@plt+0x2070>
   133ec:	cmn	r4, #1
   133f0:	bne	13378 <strspn@plt+0x1fdc>
   133f4:	mov	r0, r6
   133f8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   133fc:	mvn	r0, #0
   13400:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   13404:	mvn	r0, #1
   13408:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1340c:	mov	r6, r3
   13410:	b	133f4 <strspn@plt+0x2058>
   13414:	cmp	r0, #0
   13418:	push	{r4, lr}
   1341c:	mov	r4, r3
   13420:	beq	13498 <strspn@plt+0x20fc>
   13424:	ldrb	ip, [r0]
   13428:	cmp	ip, #0
   1342c:	beq	13498 <strspn@plt+0x20fc>
   13430:	cmp	r3, #0
   13434:	beq	13498 <strspn@plt+0x20fc>
   13438:	ldr	r3, [r3]
   1343c:	cmp	r3, #0
   13440:	blt	13498 <strspn@plt+0x20fc>
   13444:	cmp	r3, r2
   13448:	bhi	13498 <strspn@plt+0x20fc>
   1344c:	cmp	ip, #43	; 0x2b
   13450:	lsleq	ip, r3, #2
   13454:	addeq	r0, r0, #1
   13458:	movne	ip, #0
   1345c:	strne	ip, [r4]
   13460:	movne	r3, ip
   13464:	add	r1, r1, ip
   13468:	rsb	r2, r3, r2
   1346c:	ldr	r3, [sp, #8]
   13470:	bl	1332c <strspn@plt+0x1f90>
   13474:	subs	r3, r0, #0
   13478:	ble	13490 <strspn@plt+0x20f4>
   1347c:	ldr	r2, [r4]
   13480:	mov	r0, r3
   13484:	add	r3, r2, r3
   13488:	str	r3, [r4]
   1348c:	pop	{r4, pc}
   13490:	mov	r0, r3
   13494:	pop	{r4, pc}
   13498:	mvn	r0, #0
   1349c:	pop	{r4, pc}
   134a0:	cmp	r2, #0
   134a4:	cmpne	r0, #0
   134a8:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   134ac:	mov	r4, r0
   134b0:	mov	r7, r2
   134b4:	movne	r3, #0
   134b8:	moveq	r3, #1
   134bc:	mov	r9, r1
   134c0:	beq	1355c <strspn@plt+0x21c0>
   134c4:	cmp	r1, #0
   134c8:	beq	1355c <strspn@plt+0x21c0>
   134cc:	mov	r6, r0
   134d0:	mov	r8, #1
   134d4:	ldrb	r5, [r6], #1
   134d8:	cmp	r5, #0
   134dc:	beq	1354c <strspn@plt+0x21b0>
   134e0:	cmp	r5, #44	; 0x2c
   134e4:	ldrsb	r0, [r4, #1]
   134e8:	moveq	r5, r4
   134ec:	movne	r5, #0
   134f0:	cmp	r3, #0
   134f4:	moveq	r3, r4
   134f8:	cmp	r0, #0
   134fc:	mov	r0, r3
   13500:	moveq	r5, r6
   13504:	cmp	r5, #0
   13508:	rsb	r1, r3, r5
   1350c:	beq	13544 <strspn@plt+0x21a8>
   13510:	cmp	r3, r5
   13514:	bcs	13554 <strspn@plt+0x21b8>
   13518:	blx	r7
   1351c:	mov	r3, #0
   13520:	cmp	r0, #0
   13524:	and	r2, r0, #7
   13528:	poplt	{r3, r4, r5, r6, r7, r8, r9, pc}
   1352c:	ldrb	r1, [r9, r0, asr #3]
   13530:	orr	r2, r1, r8, lsl r2
   13534:	strb	r2, [r9, r0, asr #3]
   13538:	ldrsb	r2, [r5]
   1353c:	cmp	r2, r3
   13540:	beq	1354c <strspn@plt+0x21b0>
   13544:	adds	r4, r4, #1
   13548:	bne	134d4 <strspn@plt+0x2138>
   1354c:	mov	r0, #0
   13550:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   13554:	mvn	r0, #0
   13558:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   1355c:	mvn	r0, #21
   13560:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   13564:	cmp	r2, #0
   13568:	cmpne	r0, #0
   1356c:	push	{r4, r5, r6, r7, r8, lr}
   13570:	movne	r3, #0
   13574:	moveq	r3, #1
   13578:	mov	r4, r0
   1357c:	mov	r8, r2
   13580:	mov	r7, r1
   13584:	beq	13618 <strspn@plt+0x227c>
   13588:	cmp	r1, #0
   1358c:	beq	13618 <strspn@plt+0x227c>
   13590:	mov	r6, r0
   13594:	ldrb	r5, [r6], #1
   13598:	cmp	r5, #0
   1359c:	beq	13608 <strspn@plt+0x226c>
   135a0:	cmp	r5, #44	; 0x2c
   135a4:	ldrsb	r0, [r4, #1]
   135a8:	moveq	r5, r4
   135ac:	movne	r5, #0
   135b0:	cmp	r3, #0
   135b4:	moveq	r3, r4
   135b8:	cmp	r0, #0
   135bc:	mov	r0, r3
   135c0:	moveq	r5, r6
   135c4:	cmp	r5, #0
   135c8:	rsb	r1, r3, r5
   135cc:	beq	13600 <strspn@plt+0x2264>
   135d0:	cmp	r3, r5
   135d4:	bcs	13610 <strspn@plt+0x2274>
   135d8:	blx	r8
   135dc:	mov	r3, #0
   135e0:	cmp	r0, #0
   135e4:	poplt	{r4, r5, r6, r7, r8, pc}
   135e8:	ldr	r2, [r7]
   135ec:	orr	r0, r2, r0
   135f0:	str	r0, [r7]
   135f4:	ldrsb	r2, [r5]
   135f8:	cmp	r2, r3
   135fc:	beq	13608 <strspn@plt+0x226c>
   13600:	adds	r4, r4, #1
   13604:	bne	13594 <strspn@plt+0x21f8>
   13608:	mov	r0, #0
   1360c:	pop	{r4, r5, r6, r7, r8, pc}
   13610:	mvn	r0, #0
   13614:	pop	{r4, r5, r6, r7, r8, pc}
   13618:	mvn	r0, #21
   1361c:	pop	{r4, r5, r6, r7, r8, pc}
   13620:	ldr	ip, [pc, #380]	; 137a4 <strspn@plt+0x2408>
   13624:	push	{r4, r5, r6, r7, r8, r9, lr}
   13628:	subs	r4, r0, #0
   1362c:	ldr	r0, [pc, #372]	; 137a8 <strspn@plt+0x240c>
   13630:	add	ip, pc, ip
   13634:	mov	r6, r2
   13638:	sub	sp, sp, #12
   1363c:	mov	r2, ip
   13640:	mov	r8, #0
   13644:	ldr	r7, [ip, r0]
   13648:	mov	r9, r1
   1364c:	str	r8, [sp]
   13650:	ldr	r2, [r7]
   13654:	str	r2, [sp, #4]
   13658:	beq	136c8 <strspn@plt+0x232c>
   1365c:	str	r3, [r1]
   13660:	str	r3, [r6]
   13664:	bl	11240 <__errno_location@plt>
   13668:	str	r8, [r0]
   1366c:	mov	r5, r0
   13670:	ldrsb	r3, [r4]
   13674:	cmp	r3, #58	; 0x3a
   13678:	beq	136e4 <strspn@plt+0x2348>
   1367c:	mov	r0, r4
   13680:	mov	r2, #10
   13684:	mov	r1, sp
   13688:	bl	110a8 <strtol@plt>
   1368c:	str	r0, [r9]
   13690:	str	r0, [r6]
   13694:	ldr	r0, [r5]
   13698:	cmp	r0, #0
   1369c:	bne	13798 <strspn@plt+0x23fc>
   136a0:	ldr	r3, [sp]
   136a4:	cmp	r3, #0
   136a8:	beq	13798 <strspn@plt+0x23fc>
   136ac:	cmp	r4, r3
   136b0:	beq	13798 <strspn@plt+0x23fc>
   136b4:	ldrsb	r2, [r3]
   136b8:	cmp	r2, #58	; 0x3a
   136bc:	beq	13730 <strspn@plt+0x2394>
   136c0:	cmp	r2, #45	; 0x2d
   136c4:	beq	13740 <strspn@plt+0x23a4>
   136c8:	mov	r0, #0
   136cc:	ldr	r2, [sp, #4]
   136d0:	ldr	r3, [r7]
   136d4:	cmp	r2, r3
   136d8:	bne	137a0 <strspn@plt+0x2404>
   136dc:	add	sp, sp, #12
   136e0:	pop	{r4, r5, r6, r7, r8, r9, pc}
   136e4:	add	r4, r4, #1
   136e8:	mov	r1, sp
   136ec:	mov	r2, #10
   136f0:	mov	r0, r4
   136f4:	bl	110a8 <strtol@plt>
   136f8:	str	r0, [r6]
   136fc:	ldr	r3, [r5]
   13700:	cmp	r3, #0
   13704:	bne	13798 <strspn@plt+0x23fc>
   13708:	ldr	r3, [sp]
   1370c:	cmp	r3, #0
   13710:	beq	13798 <strspn@plt+0x23fc>
   13714:	ldrsb	r2, [r3]
   13718:	cmp	r2, #0
   1371c:	bne	13798 <strspn@plt+0x23fc>
   13720:	cmp	r4, r3
   13724:	movne	r0, #0
   13728:	mvneq	r0, #0
   1372c:	b	136cc <strspn@plt+0x2330>
   13730:	ldrsb	r2, [r3, #1]
   13734:	cmp	r2, #0
   13738:	streq	r0, [r6]
   1373c:	beq	136cc <strspn@plt+0x2330>
   13740:	add	r4, r3, #1
   13744:	mov	ip, #0
   13748:	mov	r1, sp
   1374c:	mov	r2, #10
   13750:	mov	r0, r4
   13754:	str	ip, [r5]
   13758:	str	ip, [sp]
   1375c:	bl	110a8 <strtol@plt>
   13760:	str	r0, [r6]
   13764:	ldr	r3, [r5]
   13768:	cmp	r3, #0
   1376c:	bne	13798 <strspn@plt+0x23fc>
   13770:	ldr	r2, [sp]
   13774:	cmp	r2, #0
   13778:	beq	13798 <strspn@plt+0x23fc>
   1377c:	ldrsb	r3, [r2]
   13780:	cmp	r3, #0
   13784:	bne	13798 <strspn@plt+0x23fc>
   13788:	cmp	r4, r2
   1378c:	movne	r0, #0
   13790:	mvneq	r0, #0
   13794:	b	136cc <strspn@plt+0x2330>
   13798:	mvn	r0, #0
   1379c:	b	136cc <strspn@plt+0x2330>
   137a0:	bl	11144 <__stack_chk_fail@plt>
   137a4:	andeq	r2, r1, r8, asr #19
   137a8:	andeq	r0, r0, ip, lsl r1
   137ac:	rsbs	r2, r0, #1
   137b0:	push	{r4, r5, r6, lr}
   137b4:	movcc	r2, #0
   137b8:	rsbs	r3, r1, #1
   137bc:	mov	r5, r0
   137c0:	mov	r4, r1
   137c4:	movcc	r3, #0
   137c8:	ands	ip, r2, r3
   137cc:	bne	13838 <strspn@plt+0x249c>
   137d0:	orrs	r3, r2, r3
   137d4:	bne	13840 <strspn@plt+0x24a4>
   137d8:	bl	1109c <strcmp@plt>
   137dc:	cmp	r0, #0
   137e0:	beq	13838 <strspn@plt+0x249c>
   137e4:	mov	r0, r5
   137e8:	bl	1121c <strlen@plt>
   137ec:	mov	r6, r0
   137f0:	mov	r0, r4
   137f4:	bl	1121c <strlen@plt>
   137f8:	cmp	r6, #0
   137fc:	beq	13810 <strspn@plt+0x2474>
   13800:	sub	r3, r6, #1
   13804:	ldrsb	r2, [r5, r3]
   13808:	cmp	r2, #47	; 0x2f
   1380c:	moveq	r6, r3
   13810:	cmp	r0, #0
   13814:	beq	13828 <strspn@plt+0x248c>
   13818:	sub	r3, r0, #1
   1381c:	ldrsb	r2, [r4, r3]
   13820:	cmp	r2, #47	; 0x2f
   13824:	moveq	r0, r3
   13828:	cmp	r6, r0
   1382c:	beq	13848 <strspn@plt+0x24ac>
   13830:	mov	r0, #0
   13834:	pop	{r4, r5, r6, pc}
   13838:	mov	r0, #1
   1383c:	pop	{r4, r5, r6, pc}
   13840:	mov	r0, ip
   13844:	pop	{r4, r5, r6, pc}
   13848:	mov	r0, r5
   1384c:	mov	r1, r4
   13850:	mov	r2, r6
   13854:	bl	11360 <strncmp@plt>
   13858:	rsbs	r0, r0, #1
   1385c:	movcc	r0, #0
   13860:	pop	{r4, r5, r6, pc}
   13864:	ldr	r3, [pc, #248]	; 13964 <strspn@plt+0x25c8>
   13868:	cmp	r0, #0
   1386c:	cmpne	r1, #0
   13870:	ldr	r2, [pc, #240]	; 13968 <strspn@plt+0x25cc>
   13874:	add	r3, pc, r3
   13878:	push	{r4, r5, r6, r7, r8, r9, lr}
   1387c:	sub	sp, sp, #20
   13880:	ldr	r9, [r3, r2]
   13884:	mov	r6, r1
   13888:	addne	r8, sp, #4
   1388c:	addne	r7, sp, #8
   13890:	ldr	r3, [r9]
   13894:	str	r3, [sp, #12]
   13898:	bne	138e0 <strspn@plt+0x2544>
   1389c:	b	13958 <strspn@plt+0x25bc>
   138a0:	cmp	r4, r3
   138a4:	bne	13958 <strspn@plt+0x25bc>
   138a8:	mov	r0, r5
   138ac:	mov	r1, r6
   138b0:	mov	r2, r4
   138b4:	bl	11360 <strncmp@plt>
   138b8:	cmp	r0, #0
   138bc:	bne	13958 <strspn@plt+0x25bc>
   138c0:	adds	r6, r6, r4
   138c4:	moveq	r3, #0
   138c8:	movne	r3, #1
   138cc:	adds	r0, r5, r4
   138d0:	moveq	r3, #0
   138d4:	andne	r3, r3, #1
   138d8:	cmp	r3, #0
   138dc:	beq	13958 <strspn@plt+0x25bc>
   138e0:	mov	r1, r8
   138e4:	bl	123a0 <strspn@plt+0x1004>
   138e8:	mov	r1, r7
   138ec:	mov	r5, r0
   138f0:	mov	r0, r6
   138f4:	bl	123a0 <strspn@plt+0x1004>
   138f8:	ldr	r4, [sp, #4]
   138fc:	ldr	r3, [sp, #8]
   13900:	mov	r6, r0
   13904:	adds	r0, r3, r4
   13908:	beq	1393c <strspn@plt+0x25a0>
   1390c:	cmp	r0, #1
   13910:	bne	138a0 <strspn@plt+0x2504>
   13914:	cmp	r5, #0
   13918:	beq	13928 <strspn@plt+0x258c>
   1391c:	ldrsb	r2, [r5]
   13920:	cmp	r2, #47	; 0x2f
   13924:	beq	13940 <strspn@plt+0x25a4>
   13928:	cmp	r6, #0
   1392c:	beq	138a0 <strspn@plt+0x2504>
   13930:	ldrsb	r2, [r6]
   13934:	cmp	r2, #47	; 0x2f
   13938:	bne	138a0 <strspn@plt+0x2504>
   1393c:	mov	r0, #1
   13940:	ldr	r2, [sp, #12]
   13944:	ldr	r3, [r9]
   13948:	cmp	r2, r3
   1394c:	bne	13960 <strspn@plt+0x25c4>
   13950:	add	sp, sp, #20
   13954:	pop	{r4, r5, r6, r7, r8, r9, pc}
   13958:	mov	r0, #0
   1395c:	b	13940 <strspn@plt+0x25a4>
   13960:	bl	11144 <__stack_chk_fail@plt>
   13964:	andeq	r2, r1, r4, lsl #15
   13968:	andeq	r0, r0, ip, lsl r1
   1396c:	rsbs	r3, r0, #1
   13970:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   13974:	movcc	r3, #0
   13978:	rsbs	r4, r1, #1
   1397c:	mov	r7, r1
   13980:	mov	r6, r2
   13984:	mov	sl, r0
   13988:	movcc	r4, #0
   1398c:	tst	r3, r4
   13990:	bne	139f4 <strspn@plt+0x2658>
   13994:	cmp	r3, #0
   13998:	bne	13a0c <strspn@plt+0x2670>
   1399c:	cmp	r4, #0
   139a0:	bne	13a1c <strspn@plt+0x2680>
   139a4:	bl	1121c <strlen@plt>
   139a8:	mvn	r3, r0
   139ac:	cmp	r6, r3
   139b0:	mov	r5, r0
   139b4:	bhi	13a04 <strspn@plt+0x2668>
   139b8:	add	r9, r0, r6
   139bc:	add	r0, r9, #1
   139c0:	bl	111a4 <malloc@plt>
   139c4:	subs	r8, r0, #0
   139c8:	beq	13a24 <strspn@plt+0x2688>
   139cc:	mov	r1, sl
   139d0:	mov	r2, r5
   139d4:	bl	11108 <memcpy@plt>
   139d8:	add	r0, r8, r5
   139dc:	mov	r1, r7
   139e0:	mov	r2, r6
   139e4:	bl	11108 <memcpy@plt>
   139e8:	strb	r4, [r8, r9]
   139ec:	mov	r0, r8
   139f0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   139f4:	mov	r0, #1
   139f8:	mov	r1, r0
   139fc:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   13a00:	b	11084 <calloc@plt>
   13a04:	mov	r0, r4
   13a08:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   13a0c:	mov	r0, r1
   13a10:	mov	r1, r2
   13a14:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   13a18:	b	1115c <__strndup@plt>
   13a1c:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   13a20:	b	11270 <__strdup@plt>
   13a24:	mov	r0, r8
   13a28:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   13a2c:	push	{r3, r4, r5, lr}
   13a30:	subs	r4, r1, #0
   13a34:	mov	r5, r0
   13a38:	beq	13a58 <strspn@plt+0x26bc>
   13a3c:	mov	r0, r4
   13a40:	bl	1121c <strlen@plt>
   13a44:	mov	r1, r4
   13a48:	mov	r2, r0
   13a4c:	mov	r0, r5
   13a50:	pop	{r3, r4, r5, lr}
   13a54:	b	1396c <strspn@plt+0x25d0>
   13a58:	mov	r2, r4
   13a5c:	mov	r0, r5
   13a60:	mov	r1, r4
   13a64:	pop	{r3, r4, r5, lr}
   13a68:	b	1396c <strspn@plt+0x25d0>
   13a6c:	push	{r1, r2, r3}
   13a70:	mov	r1, #1
   13a74:	push	{r4, r5, lr}
   13a78:	sub	sp, sp, #16
   13a7c:	ldr	lr, [pc, #124]	; 13b00 <strspn@plt+0x2764>
   13a80:	add	ip, sp, #32
   13a84:	ldr	r4, [pc, #120]	; 13b04 <strspn@plt+0x2768>
   13a88:	mov	r5, r0
   13a8c:	add	lr, pc, lr
   13a90:	mov	r3, ip
   13a94:	ldr	r2, [sp, #28]
   13a98:	add	r0, sp, #8
   13a9c:	ldr	r4, [lr, r4]
   13aa0:	str	ip, [sp, #4]
   13aa4:	ldr	ip, [r4]
   13aa8:	str	ip, [sp, #12]
   13aac:	bl	11264 <__vasprintf_chk@plt>
   13ab0:	subs	r2, r0, #0
   13ab4:	blt	13af4 <strspn@plt+0x2758>
   13ab8:	mov	r0, r5
   13abc:	ldr	r1, [sp, #8]
   13ac0:	bl	1396c <strspn@plt+0x25d0>
   13ac4:	mov	r5, r0
   13ac8:	ldr	r0, [sp, #8]
   13acc:	bl	110cc <free@plt>
   13ad0:	mov	r0, r5
   13ad4:	ldr	r2, [sp, #12]
   13ad8:	ldr	r3, [r4]
   13adc:	cmp	r2, r3
   13ae0:	bne	13afc <strspn@plt+0x2760>
   13ae4:	add	sp, sp, #16
   13ae8:	pop	{r4, r5, lr}
   13aec:	add	sp, sp, #12
   13af0:	bx	lr
   13af4:	mov	r0, #0
   13af8:	b	13ad4 <strspn@plt+0x2738>
   13afc:	bl	11144 <__stack_chk_fail@plt>
   13b00:	andeq	r2, r1, ip, ror #10
   13b04:	andeq	r0, r0, ip, lsl r1
   13b08:	ldr	ip, [pc, #372]	; 13c84 <strspn@plt+0x28e8>
   13b0c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13b10:	mov	r6, r0
   13b14:	ldr	r0, [pc, #364]	; 13c88 <strspn@plt+0x28ec>
   13b18:	add	ip, pc, ip
   13b1c:	ldr	r4, [r6]
   13b20:	mov	r9, r3
   13b24:	sub	sp, sp, #12
   13b28:	mov	r7, r1
   13b2c:	ldr	r5, [ip, r0]
   13b30:	mov	r8, r2
   13b34:	ldrsb	ip, [r4]
   13b38:	ldr	r3, [r5]
   13b3c:	cmp	ip, #0
   13b40:	moveq	r0, ip
   13b44:	str	r3, [sp, #4]
   13b48:	beq	13bf8 <strspn@plt+0x285c>
   13b4c:	mov	r0, r4
   13b50:	mov	r1, r2
   13b54:	bl	1139c <strspn@plt>
   13b58:	ldrb	sl, [r4, r0]
   13b5c:	add	r4, r4, r0
   13b60:	cmp	sl, #0
   13b64:	beq	13c74 <strspn@plt+0x28d8>
   13b68:	cmp	r9, #0
   13b6c:	beq	13c10 <strspn@plt+0x2874>
   13b70:	sxtb	r9, sl
   13b74:	ldr	r0, [pc, #272]	; 13c8c <strspn@plt+0x28f0>
   13b78:	mov	r1, r9
   13b7c:	add	r0, pc, r0
   13b80:	bl	11228 <strchr@plt>
   13b84:	cmp	r0, #0
   13b88:	beq	13c34 <strspn@plt+0x2898>
   13b8c:	add	fp, r4, #1
   13b90:	mov	r1, sp
   13b94:	mov	r3, #0
   13b98:	strb	sl, [sp]
   13b9c:	mov	r0, fp
   13ba0:	strb	r3, [sp, #1]
   13ba4:	bl	12440 <strspn@plt+0x10a4>
   13ba8:	add	r3, r4, r0
   13bac:	str	r0, [r7]
   13bb0:	ldrb	r3, [r3, #1]
   13bb4:	cmp	r3, #0
   13bb8:	beq	13c74 <strspn@plt+0x28d8>
   13bbc:	sxtb	r3, r3
   13bc0:	cmp	r9, r3
   13bc4:	bne	13c74 <strspn@plt+0x28d8>
   13bc8:	add	r0, r0, #2
   13bcc:	add	r7, r4, r0
   13bd0:	ldrb	r1, [r4, r0]
   13bd4:	cmp	r1, #0
   13bd8:	beq	13bf0 <strspn@plt+0x2854>
   13bdc:	mov	r0, r8
   13be0:	sxtb	r1, r1
   13be4:	bl	11228 <strchr@plt>
   13be8:	cmp	r0, #0
   13bec:	beq	13c74 <strspn@plt+0x28d8>
   13bf0:	mov	r0, fp
   13bf4:	str	r7, [r6]
   13bf8:	ldr	r2, [sp, #4]
   13bfc:	ldr	r3, [r5]
   13c00:	cmp	r2, r3
   13c04:	bne	13c80 <strspn@plt+0x28e4>
   13c08:	add	sp, sp, #12
   13c0c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13c10:	mov	r0, r4
   13c14:	mov	r1, r8
   13c18:	bl	110b4 <strcspn@plt>
   13c1c:	mov	r3, r0
   13c20:	mov	r0, r4
   13c24:	add	r4, r4, r3
   13c28:	str	r3, [r7]
   13c2c:	str	r4, [r6]
   13c30:	b	13bf8 <strspn@plt+0x285c>
   13c34:	mov	r1, r8
   13c38:	mov	r0, r4
   13c3c:	bl	12440 <strspn@plt+0x10a4>
   13c40:	str	r0, [r7]
   13c44:	add	r7, r4, r0
   13c48:	ldrb	r1, [r4, r0]
   13c4c:	cmp	r1, #0
   13c50:	beq	13c68 <strspn@plt+0x28cc>
   13c54:	mov	r0, r8
   13c58:	sxtb	r1, r1
   13c5c:	bl	11228 <strchr@plt>
   13c60:	cmp	r0, #0
   13c64:	beq	13c2c <strspn@plt+0x2890>
   13c68:	str	r7, [r6]
   13c6c:	mov	r0, r4
   13c70:	b	13bf8 <strspn@plt+0x285c>
   13c74:	str	r4, [r6]
   13c78:	mov	r0, #0
   13c7c:	b	13bf8 <strspn@plt+0x285c>
   13c80:	bl	11144 <__stack_chk_fail@plt>
   13c84:	andeq	r2, r1, r0, ror #9
   13c88:	andeq	r0, r0, ip, lsl r1
   13c8c:	andeq	r1, r0, r0, lsl ip
   13c90:	push	{r4, lr}
   13c94:	mov	r4, r0
   13c98:	b	13ca4 <strspn@plt+0x2908>
   13c9c:	cmp	r0, #10
   13ca0:	beq	13cbc <strspn@plt+0x2920>
   13ca4:	mov	r0, r4
   13ca8:	bl	11294 <fgetc@plt>
   13cac:	cmn	r0, #1
   13cb0:	bne	13c9c <strspn@plt+0x2900>
   13cb4:	mov	r0, #1
   13cb8:	pop	{r4, pc}
   13cbc:	mov	r0, #0
   13cc0:	pop	{r4, pc}
   13cc4:	push	{r3, lr}
   13cc8:	subs	r3, r0, #0
   13ccc:	beq	13cdc <strspn@plt+0x2940>
   13cd0:	bl	11228 <strchr@plt>
   13cd4:	subs	r3, r0, #0
   13cd8:	addne	r3, r3, #1
   13cdc:	mov	r0, r3
   13ce0:	pop	{r3, pc}
   13ce4:	push	{r4, r5, r6, lr}
   13ce8:	mov	r4, r1
   13cec:	mov	r5, r2
   13cf0:	mov	r6, r0
   13cf4:	bl	112b8 <__sched_cpualloc@plt>
   13cf8:	cmp	r0, #0
   13cfc:	popeq	{r4, r5, r6, pc}
   13d00:	cmp	r4, #0
   13d04:	addne	r3, r6, #31
   13d08:	lsrne	r3, r3, #5
   13d0c:	lslne	r3, r3, #2
   13d10:	strne	r3, [r4]
   13d14:	cmp	r5, #0
   13d18:	addne	r6, r6, #31
   13d1c:	bicne	r6, r6, #31
   13d20:	strne	r6, [r5]
   13d24:	pop	{r4, r5, r6, pc}
   13d28:	b	1127c <__sched_cpufree@plt>
   13d2c:	ldr	r3, [pc, #212]	; 13e08 <strspn@plt+0x2a6c>
   13d30:	mov	r0, #2048	; 0x800
   13d34:	ldr	ip, [pc, #208]	; 13e0c <strspn@plt+0x2a70>
   13d38:	mov	r2, #0
   13d3c:	add	r3, pc, r3
   13d40:	push	{r4, r5, r6, r7, r8, r9, lr}
   13d44:	sub	sp, sp, #12
   13d48:	ldr	r9, [r3, ip]
   13d4c:	mov	r1, sp
   13d50:	ldr	r3, [r9]
   13d54:	str	r3, [sp, #4]
   13d58:	bl	13ce4 <strspn@plt+0x2948>
   13d5c:	subs	r4, r0, #0
   13d60:	movne	r5, #10
   13d64:	movne	r6, #2048	; 0x800
   13d68:	bne	13dac <strspn@plt+0x2a10>
   13d6c:	b	13dfc <strspn@plt+0x2a60>
   13d70:	bl	11240 <__errno_location@plt>
   13d74:	ldr	r3, [r0]
   13d78:	cmp	r3, #22
   13d7c:	bne	13dd8 <strspn@plt+0x2a3c>
   13d80:	subs	r5, r5, #1
   13d84:	beq	13dd8 <strspn@plt+0x2a3c>
   13d88:	lsl	r6, r6, #1
   13d8c:	mov	r0, r4
   13d90:	bl	13d28 <strspn@plt+0x298c>
   13d94:	mov	r1, sp
   13d98:	mov	r0, r6
   13d9c:	mov	r2, #0
   13da0:	bl	13ce4 <strspn@plt+0x2948>
   13da4:	subs	r4, r0, #0
   13da8:	beq	13dfc <strspn@plt+0x2a60>
   13dac:	mov	r1, #0
   13db0:	ldr	r2, [sp]
   13db4:	mov	r0, r4
   13db8:	bl	11288 <memset@plt>
   13dbc:	mov	r0, #242	; 0xf2
   13dc0:	mov	r1, #0
   13dc4:	ldr	r2, [sp]
   13dc8:	mov	r3, r4
   13dcc:	bl	11204 <syscall@plt>
   13dd0:	subs	r8, r0, #0
   13dd4:	blt	13d70 <strspn@plt+0x29d4>
   13dd8:	mov	r0, r4
   13ddc:	bl	13d28 <strspn@plt+0x298c>
   13de0:	lsl	r0, r8, #3
   13de4:	ldr	r2, [sp, #4]
   13de8:	ldr	r3, [r9]
   13dec:	cmp	r2, r3
   13df0:	bne	13e04 <strspn@plt+0x2a68>
   13df4:	add	sp, sp, #12
   13df8:	pop	{r4, r5, r6, r7, r8, r9, pc}
   13dfc:	mvn	r0, #0
   13e00:	b	13de4 <strspn@plt+0x2a48>
   13e04:	bl	11144 <__stack_chk_fail@plt>
   13e08:			; <UNDEFINED> instruction: 0x000122bc
   13e0c:	andeq	r0, r0, ip, lsl r1
   13e10:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13e14:	lsls	r5, r3, #3
   13e18:	sub	sp, sp, #28
   13e1c:	mov	r7, r1
   13e20:	mov	r6, r2
   13e24:	str	r0, [sp, #20]
   13e28:	beq	13fb4 <strspn@plt+0x2c18>
   13e2c:	ldr	r9, [pc, #396]	; 13fc0 <strspn@plt+0x2c24>
   13e30:	mov	r1, #0
   13e34:	ldr	r8, [pc, #392]	; 13fc4 <strspn@plt+0x2c28>
   13e38:	mov	r4, r1
   13e3c:	ldr	sl, [pc, #388]	; 13fc8 <strspn@plt+0x2c2c>
   13e40:	add	r9, pc, r9
   13e44:	add	r8, pc, r8
   13e48:	mov	fp, r0
   13e4c:	add	sl, pc, sl
   13e50:	b	13eb8 <strspn@plt+0x2b1c>
   13e54:	str	r9, [sp]
   13e58:	mov	r0, fp
   13e5c:	str	r4, [sp, #4]
   13e60:	mov	r1, r7
   13e64:	mov	r2, #1
   13e68:	mvn	r3, #0
   13e6c:	bl	11390 <__snprintf_chk@plt>
   13e70:	cmp	r0, #0
   13e74:	blt	13f58 <strspn@plt+0x2bbc>
   13e78:	add	r3, r0, #1
   13e7c:	cmp	r3, r7
   13e80:	bhi	13f58 <strspn@plt+0x2bbc>
   13e84:	cmp	r7, r0
   13e88:	add	fp, fp, r0
   13e8c:	mov	r1, #1
   13e90:	movls	r3, #0
   13e94:	movhi	r3, #1
   13e98:	cmp	r0, #0
   13e9c:	movle	r3, #0
   13ea0:	cmp	r3, #0
   13ea4:	rsbne	r7, r0, r7
   13ea8:	moveq	r7, r3
   13eac:	add	r4, r4, #1
   13eb0:	cmp	r5, r4
   13eb4:	bls	13f9c <strspn@plt+0x2c00>
   13eb8:	cmp	r5, r4
   13ebc:	bls	13eac <strspn@plt+0x2b10>
   13ec0:	lsr	r2, r4, #5
   13ec4:	and	r3, r4, #31
   13ec8:	ldr	r2, [r6, r2, lsl #2]
   13ecc:	lsr	r3, r2, r3
   13ed0:	tst	r3, #1
   13ed4:	beq	13eac <strspn@plt+0x2b10>
   13ed8:	add	lr, r4, #1
   13edc:	cmp	r5, lr
   13ee0:	bls	13e54 <strspn@plt+0x2ab8>
   13ee4:	lsr	r2, lr, #5
   13ee8:	and	r3, lr, #31
   13eec:	ldr	r2, [r6, r2, lsl #2]
   13ef0:	lsr	r3, r2, r3
   13ef4:	tst	r3, #1
   13ef8:	movne	r3, lr
   13efc:	beq	13e54 <strspn@plt+0x2ab8>
   13f00:	rsb	r2, r4, r3
   13f04:	add	r3, r3, #1
   13f08:	cmp	r5, r3
   13f0c:	and	r0, r3, #31
   13f10:	lsr	r1, r3, #5
   13f14:	bhi	13f64 <strspn@plt+0x2bc8>
   13f18:	cmp	r2, #0
   13f1c:	beq	13e54 <strspn@plt+0x2ab8>
   13f20:	cmp	r2, #1
   13f24:	beq	13f78 <strspn@plt+0x2bdc>
   13f28:	add	lr, r2, r4
   13f2c:	str	r4, [sp, #4]
   13f30:	str	r8, [sp]
   13f34:	mov	r0, fp
   13f38:	str	lr, [sp, #8]
   13f3c:	mov	r1, r7
   13f40:	mov	r2, #1
   13f44:	mvn	r3, #0
   13f48:	mov	r4, lr
   13f4c:	bl	11390 <__snprintf_chk@plt>
   13f50:	cmp	r0, #0
   13f54:	bge	13e78 <strspn@plt+0x2adc>
   13f58:	mov	r0, #0
   13f5c:	add	sp, sp, #28
   13f60:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13f64:	ldr	r1, [r6, r1, lsl #2]
   13f68:	lsr	r1, r1, r0
   13f6c:	tst	r1, #1
   13f70:	bne	13f00 <strspn@plt+0x2b64>
   13f74:	b	13f18 <strspn@plt+0x2b7c>
   13f78:	str	r4, [sp, #4]
   13f7c:	mov	r0, fp
   13f80:	str	sl, [sp]
   13f84:	mov	r1, r7
   13f88:	str	lr, [sp, #8]
   13f8c:	mvn	r3, #0
   13f90:	mov	r4, lr
   13f94:	bl	11390 <__snprintf_chk@plt>
   13f98:	b	13e70 <strspn@plt+0x2ad4>
   13f9c:	rsb	r1, r1, #0
   13fa0:	ldr	r0, [sp, #20]
   13fa4:	mov	r3, #0
   13fa8:	strb	r3, [fp, r1]
   13fac:	add	sp, sp, #28
   13fb0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13fb4:	mov	r1, r5
   13fb8:	ldr	fp, [sp, #20]
   13fbc:	b	13fa0 <strspn@plt+0x2c04>
   13fc0:	andeq	r1, r0, r4, asr r9
   13fc4:	andeq	r1, r0, r8, asr r9
   13fc8:	andeq	r1, r0, r4, asr #18
   13fcc:	lsl	r3, r3, #3
   13fd0:	subs	ip, r3, #4
   13fd4:	push	{r4, r5, r6, r7, r8, r9, sl, fp}
   13fd8:	bmi	140e8 <strspn@plt+0x2d4c>
   13fdc:	cmp	r1, #0
   13fe0:	mov	r9, r0
   13fe4:	beq	140e8 <strspn@plt+0x2d4c>
   13fe8:	sub	r7, r3, #1
   13fec:	sub	r6, r3, #2
   13ff0:	sub	r5, r3, #3
   13ff4:	mov	r8, #0
   13ff8:	b	14014 <strspn@plt+0x2c78>
   13ffc:	rsb	r4, r9, r0
   14000:	sub	r7, r7, #4
   14004:	cmp	r4, r1
   14008:	sub	r6, r6, #4
   1400c:	sub	r5, r5, #4
   14010:	beq	140cc <strspn@plt+0x2d30>
   14014:	cmp	r3, ip
   14018:	lsrhi	sl, ip, #5
   1401c:	andhi	r4, ip, #31
   14020:	movls	r4, #0
   14024:	ldrhi	sl, [r2, sl, lsl #2]
   14028:	lsrhi	r4, sl, r4
   1402c:	andhi	r4, r4, #1
   14030:	cmp	r3, r5
   14034:	bls	14050 <strspn@plt+0x2cb4>
   14038:	lsr	fp, r5, #5
   1403c:	and	sl, r5, #31
   14040:	ldr	fp, [r2, fp, lsl #2]
   14044:	lsr	sl, fp, sl
   14048:	tst	sl, #1
   1404c:	orrne	r4, r4, #2
   14050:	cmp	r6, r3
   14054:	bcs	14070 <strspn@plt+0x2cd4>
   14058:	lsr	fp, r6, #5
   1405c:	and	sl, r6, #31
   14060:	ldr	fp, [r2, fp, lsl #2]
   14064:	lsr	sl, fp, sl
   14068:	tst	sl, #1
   1406c:	orrne	r4, r4, #4
   14070:	cmp	r3, r7
   14074:	bls	14090 <strspn@plt+0x2cf4>
   14078:	lsr	fp, r7, #5
   1407c:	and	sl, r7, #31
   14080:	ldr	fp, [r2, fp, lsl #2]
   14084:	lsr	sl, fp, sl
   14088:	tst	sl, #1
   1408c:	orrne	r4, r4, #8
   14090:	sxtb	r4, r4
   14094:	adds	sl, r4, #0
   14098:	movne	sl, #1
   1409c:	cmp	r8, #0
   140a0:	movne	sl, #0
   140a4:	cmp	sl, #0
   140a8:	movne	r8, r0
   140ac:	cmp	r4, #9
   140b0:	addls	r4, r4, #48	; 0x30
   140b4:	addhi	r4, r4, #87	; 0x57
   140b8:	add	r0, r0, #1
   140bc:	subs	ip, ip, #4
   140c0:	uxtb	r4, r4
   140c4:	strb	r4, [r0, #-1]
   140c8:	bpl	13ffc <strspn@plt+0x2c60>
   140cc:	cmp	r8, #0
   140d0:	mov	r3, #0
   140d4:	strb	r3, [r0]
   140d8:	movne	r0, r8
   140dc:	beq	140f0 <strspn@plt+0x2d54>
   140e0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp}
   140e4:	bx	lr
   140e8:	mov	r3, #0
   140ec:	strb	r3, [r0]
   140f0:	sub	r0, r0, #1
   140f4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp}
   140f8:	bx	lr
   140fc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14100:	sub	sp, sp, #12
   14104:	mov	r9, r0
   14108:	mov	r8, r1
   1410c:	mov	r5, r2
   14110:	bl	1121c <strlen@plt>
   14114:	cmp	r0, #1
   14118:	sub	r4, r0, #1
   1411c:	add	r4, r9, r4
   14120:	ble	14140 <strspn@plt+0x2da4>
   14124:	ldr	r1, [pc, #364]	; 14298 <strspn@plt+0x2efc>
   14128:	mov	r0, r9
   1412c:	mov	r2, #2
   14130:	add	r1, pc, r1
   14134:	bl	1112c <memcmp@plt>
   14138:	cmp	r0, #0
   1413c:	addeq	r9, r9, #2
   14140:	mov	r0, r8
   14144:	mov	r1, #0
   14148:	mov	r2, r5
   1414c:	bl	11288 <memset@plt>
   14150:	cmp	r9, r4
   14154:	bhi	14280 <strspn@plt+0x2ee4>
   14158:	bl	111c8 <__ctype_tolower_loc@plt>
   1415c:	mov	ip, #1
   14160:	lsl	r2, r5, #3
   14164:	mov	r7, #2
   14168:	mov	r1, ip
   1416c:	mov	r6, #3
   14170:	mov	r5, #0
   14174:	ldr	sl, [r0]
   14178:	str	sl, [sp]
   1417c:	ldrb	r0, [r4]
   14180:	ldr	sl, [sp]
   14184:	sxtb	r3, r0
   14188:	cmp	r3, #44	; 0x2c
   1418c:	ldrbeq	r0, [r4, #-1]
   14190:	subeq	r4, r4, #1
   14194:	sxtbeq	r3, r0
   14198:	sxtb	r0, r0
   1419c:	sub	r3, r3, #48	; 0x30
   141a0:	sxth	r0, r0
   141a4:	cmp	r3, #9
   141a8:	ldr	r0, [sl, r0, lsl #2]
   141ac:	bls	141c0 <strspn@plt+0x2e24>
   141b0:	sub	r3, r0, #97	; 0x61
   141b4:	cmp	r3, #5
   141b8:	bhi	1428c <strspn@plt+0x2ef0>
   141bc:	sub	r3, r0, #87	; 0x57
   141c0:	sxtb	r0, r3
   141c4:	cmn	r0, #1
   141c8:	beq	14284 <strspn@plt+0x2ee8>
   141cc:	tst	r3, #1
   141d0:	beq	141f4 <strspn@plt+0x2e58>
   141d4:	cmp	r5, r2
   141d8:	bcs	141f4 <strspn@plt+0x2e58>
   141dc:	lsr	r0, r5, #5
   141e0:	and	fp, r5, #31
   141e4:	str	fp, [sp, #4]
   141e8:	ldr	sl, [r8, r0, lsl #2]
   141ec:	orr	sl, sl, r1, lsl fp
   141f0:	str	sl, [r8, r0, lsl #2]
   141f4:	tst	r3, #2
   141f8:	beq	1421c <strspn@plt+0x2e80>
   141fc:	cmp	r2, ip
   14200:	bls	1421c <strspn@plt+0x2e80>
   14204:	lsr	r0, ip, #5
   14208:	and	sl, ip, #31
   1420c:	str	sl, [sp, #4]
   14210:	ldr	fp, [r8, r0, lsl #2]
   14214:	orr	fp, fp, r1, lsl sl
   14218:	str	fp, [r8, r0, lsl #2]
   1421c:	tst	r3, #4
   14220:	beq	14244 <strspn@plt+0x2ea8>
   14224:	cmp	r2, r7
   14228:	bls	14244 <strspn@plt+0x2ea8>
   1422c:	lsr	r0, r7, #5
   14230:	and	fp, r7, #31
   14234:	str	fp, [sp, #4]
   14238:	ldr	sl, [r8, r0, lsl #2]
   1423c:	orr	sl, sl, r1, lsl fp
   14240:	str	sl, [r8, r0, lsl #2]
   14244:	tst	r3, #8
   14248:	beq	14264 <strspn@plt+0x2ec8>
   1424c:	cmp	r2, r6
   14250:	lsrhi	r3, r6, #5
   14254:	andhi	r0, r6, #31
   14258:	ldrhi	fp, [r8, r3, lsl #2]
   1425c:	orrhi	r0, fp, r1, lsl r0
   14260:	strhi	r0, [r8, r3, lsl #2]
   14264:	sub	r4, r4, #1
   14268:	add	r5, r5, #4
   1426c:	cmp	r9, r4
   14270:	add	r6, r6, #4
   14274:	add	r7, r7, #4
   14278:	add	ip, ip, #4
   1427c:	bls	1417c <strspn@plt+0x2de0>
   14280:	mov	r0, #0
   14284:	add	sp, sp, #12
   14288:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1428c:	mvn	r0, #0
   14290:	add	sp, sp, #12
   14294:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14298:	andeq	r1, r0, r8, ror r6
   1429c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   142a0:	sub	sp, sp, #52	; 0x34
   142a4:	ldr	lr, [pc, #540]	; 144c8 <strspn@plt+0x312c>
   142a8:	mov	r5, r3
   142ac:	ldr	ip, [pc, #536]	; 144cc <strspn@plt+0x3130>
   142b0:	mov	r4, r1
   142b4:	add	lr, pc, lr
   142b8:	mov	r1, #0
   142bc:	mov	r8, r0
   142c0:	mov	r7, #1
   142c4:	ldr	ip, [lr, ip]
   142c8:	mov	r3, lr
   142cc:	mov	r0, r4
   142d0:	lsl	r6, r2, #3
   142d4:	str	r1, [sp, #4]
   142d8:	add	sl, sp, #31
   142dc:	str	ip, [sp, #20]
   142e0:	ldr	ip, [pc, #488]	; 144d0 <strspn@plt+0x3134>
   142e4:	add	ip, pc, ip
   142e8:	str	ip, [sp, #8]
   142ec:	add	ip, sp, #32
   142f0:	str	ip, [sp, #16]
   142f4:	ldr	ip, [sp, #20]
   142f8:	ldr	r3, [ip]
   142fc:	str	r3, [sp, #44]	; 0x2c
   14300:	bl	11288 <memset@plt>
   14304:	str	sl, [sp, #12]
   14308:	mov	r0, r8
   1430c:	mov	r1, #44	; 0x2c
   14310:	bl	13cc4 <strspn@plt+0x2928>
   14314:	cmp	r8, #0
   14318:	mov	fp, r0
   1431c:	beq	144b0 <strspn@plt+0x3114>
   14320:	mov	r0, r8
   14324:	ldr	r1, [sp, #8]
   14328:	add	r2, sp, #32
   1432c:	ldr	r3, [sp, #12]
   14330:	bl	1130c <sscanf@plt>
   14334:	cmp	r0, #0
   14338:	str	r0, [sp, #4]
   1433c:	ble	1446c <strspn@plt+0x30d0>
   14340:	ldr	sl, [sp, #32]
   14344:	mov	r0, r8
   14348:	mov	r1, #45	; 0x2d
   1434c:	str	r7, [sp, #40]	; 0x28
   14350:	str	sl, [sp, #36]	; 0x24
   14354:	bl	13cc4 <strspn@plt+0x2928>
   14358:	mov	r1, #44	; 0x2c
   1435c:	mov	r9, r0
   14360:	mov	r0, r8
   14364:	bl	13cc4 <strspn@plt+0x2928>
   14368:	cmp	r9, #0
   1436c:	mov	r8, r0
   14370:	beq	14390 <strspn@plt+0x2ff4>
   14374:	rsbs	ip, r0, #1
   14378:	movcc	ip, #0
   1437c:	cmp	r9, r0
   14380:	movcs	r2, ip
   14384:	orrcc	r2, ip, #1
   14388:	cmp	r2, #0
   1438c:	bne	1440c <strspn@plt+0x3070>
   14390:	mov	r1, sl
   14394:	mov	r3, sl
   14398:	ldr	r0, [sp, #40]	; 0x28
   1439c:	b	143c8 <strspn@plt+0x302c>
   143a0:	cmp	r6, r3
   143a4:	bls	143ec <strspn@plt+0x3050>
   143a8:	lsr	r2, r3, #5
   143ac:	and	ip, r3, #31
   143b0:	add	r3, r3, r0
   143b4:	ldr	r8, [r4, r2, lsl #2]
   143b8:	cmp	r3, r1
   143bc:	orr	ip, r8, r7, lsl ip
   143c0:	str	ip, [r4, r2, lsl #2]
   143c4:	bhi	143e4 <strspn@plt+0x3048>
   143c8:	cmp	r5, #0
   143cc:	bne	143a0 <strspn@plt+0x3004>
   143d0:	cmp	r6, r3
   143d4:	bhi	143a8 <strspn@plt+0x300c>
   143d8:	add	r3, r3, r0
   143dc:	cmp	r3, r1
   143e0:	bls	143c8 <strspn@plt+0x302c>
   143e4:	mov	r8, fp
   143e8:	b	14308 <strspn@plt+0x2f6c>
   143ec:	mov	r0, #2
   143f0:	ldr	ip, [sp, #20]
   143f4:	ldr	r2, [sp, #44]	; 0x2c
   143f8:	ldr	r3, [ip]
   143fc:	cmp	r2, r3
   14400:	bne	144c4 <strspn@plt+0x3128>
   14404:	add	sp, sp, #52	; 0x34
   14408:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1440c:	mov	r0, r9
   14410:	ldr	r1, [sp, #8]
   14414:	add	r2, sp, #36	; 0x24
   14418:	ldr	r3, [sp, #12]
   1441c:	str	ip, [sp]
   14420:	bl	1130c <sscanf@plt>
   14424:	cmp	r0, #0
   14428:	str	r0, [sp, #4]
   1442c:	ble	1446c <strspn@plt+0x30d0>
   14430:	mov	r0, r9
   14434:	mov	r1, #58	; 0x3a
   14438:	bl	13cc4 <strspn@plt+0x2928>
   1443c:	ldr	ip, [sp]
   14440:	subs	r3, r0, #0
   14444:	beq	1445c <strspn@plt+0x30c0>
   14448:	cmp	r8, r3
   1444c:	movls	r3, ip
   14450:	orrhi	r3, ip, #1
   14454:	cmp	r3, #0
   14458:	bne	14474 <strspn@plt+0x30d8>
   1445c:	ldr	r1, [sp, #36]	; 0x24
   14460:	ldr	r3, [sp, #32]
   14464:	cmp	r3, r1
   14468:	bls	14398 <strspn@plt+0x2ffc>
   1446c:	mov	r0, #1
   14470:	b	143f0 <strspn@plt+0x3054>
   14474:	ldr	r1, [sp, #8]
   14478:	add	r2, sp, #40	; 0x28
   1447c:	ldr	r3, [sp, #12]
   14480:	bl	1130c <sscanf@plt>
   14484:	cmp	r0, #0
   14488:	str	r0, [sp, #4]
   1448c:	ble	1446c <strspn@plt+0x30d0>
   14490:	ldr	r3, [sp, #40]	; 0x28
   14494:	cmp	r3, #0
   14498:	beq	1446c <strspn@plt+0x30d0>
   1449c:	ldr	r1, [sp, #36]	; 0x24
   144a0:	ldr	r3, [sp, #32]
   144a4:	cmp	r3, r1
   144a8:	bls	14398 <strspn@plt+0x2ffc>
   144ac:	b	1446c <strspn@plt+0x30d0>
   144b0:	ldr	r3, [sp, #4]
   144b4:	subs	r3, r3, #2
   144b8:	rsbs	r0, r3, #0
   144bc:	adcs	r0, r0, r3
   144c0:	b	143f0 <strspn@plt+0x3054>
   144c4:	bl	11144 <__stack_chk_fail@plt>
   144c8:	andeq	r1, r1, r4, asr #26
   144cc:	andeq	r0, r0, ip, lsl r1
   144d0:	andeq	r1, r0, r8, asr #9
   144d4:	ldr	ip, [sp]
   144d8:	mov	r1, r0
   144dc:	mov	r0, #3
   144e0:	cmp	ip, #0
   144e4:	movne	ip, #256	; 0x100
   144e8:	moveq	ip, #0
   144ec:	str	ip, [sp]
   144f0:	b	11174 <__fxstatat64@plt>
   144f4:	mov	r1, r2
   144f8:	mov	r2, r3
   144fc:	b	110f0 <__openat64_2@plt>
   14500:	push	{r4, lr}
   14504:	ldr	r4, [sp, #8]
   14508:	bl	144f4 <strspn@plt+0x3158>
   1450c:	cmp	r0, #0
   14510:	blt	14520 <strspn@plt+0x3184>
   14514:	mov	r1, r4
   14518:	pop	{r4, lr}
   1451c:	b	11078 <fdopen@plt>
   14520:	mov	r0, #0
   14524:	pop	{r4, pc}
   14528:	mov	r1, r2
   1452c:	mov	r2, r3
   14530:	ldr	r3, [sp]
   14534:	b	111bc <readlinkat@plt>
   14538:	cmp	r3, #0
   1453c:	cmpeq	r2, #0
   14540:	bne	14558 <strspn@plt+0x31bc>
   14544:	cmp	r1, #0
   14548:	cmpeq	r0, #0
   1454c:	mvnne	r1, #0
   14550:	mvnne	r0, #0
   14554:	b	14574 <strspn@plt+0x31d8>
   14558:	sub	sp, sp, #8
   1455c:	push	{sp, lr}
   14560:	bl	145c0 <strspn@plt+0x3224>
   14564:	ldr	lr, [sp, #4]
   14568:	add	sp, sp, #8
   1456c:	pop	{r2, r3}
   14570:	bx	lr
   14574:	push	{r1, lr}
   14578:	mov	r0, #8
   1457c:	bl	11090 <raise@plt>
   14580:	pop	{r1, pc}
   14584:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   14588:	mov	r8, r2
   1458c:	mov	r6, r0
   14590:	mov	r7, r1
   14594:	mov	sl, r3
   14598:	ldr	r9, [sp, #32]
   1459c:	bl	145fc <strspn@plt+0x3260>
   145a0:	umull	r4, r5, r8, r0
   145a4:	mul	r8, r8, r1
   145a8:	mla	r2, r0, sl, r8
   145ac:	add	r5, r2, r5
   145b0:	subs	r4, r6, r4
   145b4:	sbc	r5, r7, r5
   145b8:	strd	r4, [r9]
   145bc:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   145c0:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   145c4:	mov	r8, r2
   145c8:	mov	r6, r0
   145cc:	mov	r7, r1
   145d0:	mov	r5, r3
   145d4:	ldr	r9, [sp, #32]
   145d8:	bl	14a88 <strspn@plt+0x36ec>
   145dc:	mul	r3, r0, r5
   145e0:	umull	r4, r5, r0, r8
   145e4:	mla	r8, r8, r1, r3
   145e8:	add	r5, r8, r5
   145ec:	subs	r4, r6, r4
   145f0:	sbc	r5, r7, r5
   145f4:	strd	r4, [r9]
   145f8:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   145fc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14600:	rsbs	r4, r0, #0
   14604:	rsc	r5, r1, #0
   14608:	cmp	r1, #0
   1460c:	mvn	r6, #0
   14610:	sub	sp, sp, #12
   14614:	movge	r4, r0
   14618:	movge	r5, r1
   1461c:	movge	r6, #0
   14620:	cmp	r3, #0
   14624:	blt	1485c <strspn@plt+0x34c0>
   14628:	cmp	r3, #0
   1462c:	mov	sl, r4
   14630:	mov	ip, r5
   14634:	mov	r0, r2
   14638:	mov	r1, r3
   1463c:	mov	r8, r2
   14640:	mov	r7, r4
   14644:	mov	r9, r5
   14648:	bne	14740 <strspn@plt+0x33a4>
   1464c:	cmp	r2, r5
   14650:	bls	1477c <strspn@plt+0x33e0>
   14654:	clz	r3, r2
   14658:	cmp	r3, #0
   1465c:	rsbne	r2, r3, #32
   14660:	lslne	r8, r0, r3
   14664:	lsrne	r2, r4, r2
   14668:	lslne	r7, r4, r3
   1466c:	orrne	r9, r2, r5, lsl r3
   14670:	lsr	r4, r8, #16
   14674:	uxth	sl, r8
   14678:	mov	r1, r4
   1467c:	mov	r0, r9
   14680:	bl	14eb8 <strspn@plt+0x3b1c>
   14684:	mov	r1, r4
   14688:	mov	fp, r0
   1468c:	mov	r0, r9
   14690:	bl	150a4 <strspn@plt+0x3d08>
   14694:	mul	r0, sl, fp
   14698:	lsr	r2, r7, #16
   1469c:	orr	r1, r2, r1, lsl #16
   146a0:	cmp	r0, r1
   146a4:	bls	146c8 <strspn@plt+0x332c>
   146a8:	adds	r1, r1, r8
   146ac:	sub	r3, fp, #1
   146b0:	bcs	146c4 <strspn@plt+0x3328>
   146b4:	cmp	r0, r1
   146b8:	subhi	fp, fp, #2
   146bc:	addhi	r1, r1, r8
   146c0:	bhi	146c8 <strspn@plt+0x332c>
   146c4:	mov	fp, r3
   146c8:	rsb	r9, r0, r1
   146cc:	mov	r1, r4
   146d0:	uxth	r7, r7
   146d4:	mov	r0, r9
   146d8:	bl	14eb8 <strspn@plt+0x3b1c>
   146dc:	mov	r1, r4
   146e0:	mov	r5, r0
   146e4:	mov	r0, r9
   146e8:	bl	150a4 <strspn@plt+0x3d08>
   146ec:	mul	sl, sl, r5
   146f0:	orr	r1, r7, r1, lsl #16
   146f4:	cmp	sl, r1
   146f8:	bls	14718 <strspn@plt+0x337c>
   146fc:	adds	r8, r1, r8
   14700:	sub	r3, r5, #1
   14704:	bcs	14714 <strspn@plt+0x3378>
   14708:	cmp	sl, r8
   1470c:	subhi	r5, r5, #2
   14710:	bhi	14718 <strspn@plt+0x337c>
   14714:	mov	r5, r3
   14718:	orr	r3, r5, fp, lsl #16
   1471c:	mov	r4, #0
   14720:	cmp	r6, #0
   14724:	mov	r0, r3
   14728:	mov	r1, r4
   1472c:	beq	14738 <strspn@plt+0x339c>
   14730:	rsbs	r0, r0, #0
   14734:	rsc	r1, r1, #0
   14738:	add	sp, sp, #12
   1473c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14740:	cmp	r3, r5
   14744:	movhi	r4, #0
   14748:	movhi	r3, r4
   1474c:	bhi	14720 <strspn@plt+0x3384>
   14750:	clz	r5, r1
   14754:	cmp	r5, #0
   14758:	bne	14948 <strspn@plt+0x35ac>
   1475c:	cmp	r1, ip
   14760:	cmpcs	r2, sl
   14764:	movhi	r4, #0
   14768:	movls	r4, #1
   1476c:	movls	r3, #1
   14770:	movls	r4, r5
   14774:	movhi	r3, r4
   14778:	b	14720 <strspn@plt+0x3384>
   1477c:	cmp	r2, #0
   14780:	bne	14794 <strspn@plt+0x33f8>
   14784:	mov	r1, r2
   14788:	mov	r0, #1
   1478c:	bl	14eb8 <strspn@plt+0x3b1c>
   14790:	mov	r8, r0
   14794:	clz	r3, r8
   14798:	cmp	r3, #0
   1479c:	bne	1486c <strspn@plt+0x34d0>
   147a0:	rsb	r9, r8, r9
   147a4:	lsr	r5, r8, #16
   147a8:	uxth	sl, r8
   147ac:	mov	r4, #1
   147b0:	mov	r1, r5
   147b4:	mov	r0, r9
   147b8:	bl	14eb8 <strspn@plt+0x3b1c>
   147bc:	mov	r1, r5
   147c0:	mov	fp, r0
   147c4:	mov	r0, r9
   147c8:	bl	150a4 <strspn@plt+0x3d08>
   147cc:	mul	r0, sl, fp
   147d0:	lsr	r2, r7, #16
   147d4:	orr	r1, r2, r1, lsl #16
   147d8:	cmp	r0, r1
   147dc:	bls	147fc <strspn@plt+0x3460>
   147e0:	adds	r1, r1, r8
   147e4:	sub	r3, fp, #1
   147e8:	bcs	14a68 <strspn@plt+0x36cc>
   147ec:	cmp	r0, r1
   147f0:	subhi	fp, fp, #2
   147f4:	addhi	r1, r1, r8
   147f8:	bls	14a68 <strspn@plt+0x36cc>
   147fc:	rsb	r2, r0, r1
   14800:	mov	r1, r5
   14804:	str	r2, [sp]
   14808:	uxth	r7, r7
   1480c:	mov	r0, r2
   14810:	bl	14eb8 <strspn@plt+0x3b1c>
   14814:	ldr	r2, [sp]
   14818:	mov	r1, r5
   1481c:	mov	r9, r0
   14820:	mov	r0, r2
   14824:	bl	150a4 <strspn@plt+0x3d08>
   14828:	mul	sl, sl, r9
   1482c:	orr	r1, r7, r1, lsl #16
   14830:	cmp	sl, r1
   14834:	bls	14854 <strspn@plt+0x34b8>
   14838:	adds	r8, r1, r8
   1483c:	sub	r3, r9, #1
   14840:	bcs	14850 <strspn@plt+0x34b4>
   14844:	cmp	sl, r8
   14848:	subhi	r9, r9, #2
   1484c:	bhi	14854 <strspn@plt+0x34b8>
   14850:	mov	r9, r3
   14854:	orr	r3, r9, fp, lsl #16
   14858:	b	14720 <strspn@plt+0x3384>
   1485c:	mvn	r6, r6
   14860:	rsbs	r2, r2, #0
   14864:	rsc	r3, r3, #0
   14868:	b	14628 <strspn@plt+0x328c>
   1486c:	lsl	r8, r8, r3
   14870:	rsb	fp, r3, #32
   14874:	lsr	r4, r9, fp
   14878:	lsr	fp, r7, fp
   1487c:	lsr	r5, r8, #16
   14880:	orr	fp, fp, r9, lsl r3
   14884:	mov	r0, r4
   14888:	lsl	r7, r7, r3
   1488c:	mov	r1, r5
   14890:	uxth	sl, r8
   14894:	bl	14eb8 <strspn@plt+0x3b1c>
   14898:	mov	r1, r5
   1489c:	mov	r3, r0
   148a0:	mov	r0, r4
   148a4:	str	r3, [sp]
   148a8:	bl	150a4 <strspn@plt+0x3d08>
   148ac:	ldr	r3, [sp]
   148b0:	lsr	r2, fp, #16
   148b4:	mul	r0, sl, r3
   148b8:	orr	r1, r2, r1, lsl #16
   148bc:	cmp	r0, r1
   148c0:	bls	148e0 <strspn@plt+0x3544>
   148c4:	adds	r1, r1, r8
   148c8:	sub	r2, r3, #1
   148cc:	bcs	14a80 <strspn@plt+0x36e4>
   148d0:	cmp	r0, r1
   148d4:	subhi	r3, r3, #2
   148d8:	addhi	r1, r1, r8
   148dc:	bls	14a80 <strspn@plt+0x36e4>
   148e0:	rsb	r9, r0, r1
   148e4:	mov	r1, r5
   148e8:	str	r3, [sp]
   148ec:	uxth	fp, fp
   148f0:	mov	r0, r9
   148f4:	bl	14eb8 <strspn@plt+0x3b1c>
   148f8:	mov	r1, r5
   148fc:	mov	r4, r0
   14900:	mov	r0, r9
   14904:	bl	150a4 <strspn@plt+0x3d08>
   14908:	mul	r9, sl, r4
   1490c:	ldr	r3, [sp]
   14910:	orr	r1, fp, r1, lsl #16
   14914:	cmp	r9, r1
   14918:	bls	1493c <strspn@plt+0x35a0>
   1491c:	adds	r1, r1, r8
   14920:	sub	r2, r4, #1
   14924:	bcs	14938 <strspn@plt+0x359c>
   14928:	cmp	r9, r1
   1492c:	subhi	r4, r4, #2
   14930:	addhi	r1, r1, r8
   14934:	bhi	1493c <strspn@plt+0x35a0>
   14938:	mov	r4, r2
   1493c:	rsb	r9, r9, r1
   14940:	orr	r4, r4, r3, lsl #16
   14944:	b	147b0 <strspn@plt+0x3414>
   14948:	rsb	sl, r5, #32
   1494c:	lsl	r3, r2, r5
   14950:	lsr	r0, r2, sl
   14954:	lsr	r2, ip, sl
   14958:	orr	r4, r0, r1, lsl r5
   1495c:	lsr	sl, r7, sl
   14960:	mov	r0, r2
   14964:	orr	sl, sl, ip, lsl r5
   14968:	lsr	r9, r4, #16
   1496c:	str	r3, [sp, #4]
   14970:	str	r2, [sp]
   14974:	uxth	fp, r4
   14978:	mov	r1, r9
   1497c:	bl	14eb8 <strspn@plt+0x3b1c>
   14980:	ldr	r2, [sp]
   14984:	mov	r1, r9
   14988:	mov	r8, r0
   1498c:	mov	r0, r2
   14990:	bl	150a4 <strspn@plt+0x3d08>
   14994:	mul	r0, fp, r8
   14998:	lsr	r2, sl, #16
   1499c:	orr	r1, r2, r1, lsl #16
   149a0:	cmp	r0, r1
   149a4:	bls	149c4 <strspn@plt+0x3628>
   149a8:	adds	r1, r1, r4
   149ac:	sub	r2, r8, #1
   149b0:	bcs	14a78 <strspn@plt+0x36dc>
   149b4:	cmp	r0, r1
   149b8:	subhi	r8, r8, #2
   149bc:	addhi	r1, r1, r4
   149c0:	bls	14a78 <strspn@plt+0x36dc>
   149c4:	rsb	ip, r0, r1
   149c8:	mov	r1, r9
   149cc:	str	ip, [sp]
   149d0:	mov	r0, ip
   149d4:	bl	14eb8 <strspn@plt+0x3b1c>
   149d8:	ldr	ip, [sp]
   149dc:	mov	r1, r9
   149e0:	mov	r2, r0
   149e4:	mov	r0, ip
   149e8:	str	r2, [sp]
   149ec:	bl	150a4 <strspn@plt+0x3d08>
   149f0:	ldr	r2, [sp]
   149f4:	uxth	ip, sl
   149f8:	mul	fp, fp, r2
   149fc:	orr	ip, ip, r1, lsl #16
   14a00:	cmp	fp, ip
   14a04:	bls	14a24 <strspn@plt+0x3688>
   14a08:	adds	ip, ip, r4
   14a0c:	sub	r1, r2, #1
   14a10:	bcs	14a70 <strspn@plt+0x36d4>
   14a14:	cmp	fp, ip
   14a18:	subhi	r2, r2, #2
   14a1c:	addhi	ip, ip, r4
   14a20:	bls	14a70 <strspn@plt+0x36d4>
   14a24:	ldr	r0, [sp, #4]
   14a28:	orr	r1, r2, r8, lsl #16
   14a2c:	rsb	fp, fp, ip
   14a30:	umull	r2, r3, r1, r0
   14a34:	cmp	fp, r3
   14a38:	bcc	14a5c <strspn@plt+0x36c0>
   14a3c:	movne	r4, #0
   14a40:	moveq	r4, #1
   14a44:	cmp	r2, r7, lsl r5
   14a48:	movls	r4, #0
   14a4c:	andhi	r4, r4, #1
   14a50:	cmp	r4, #0
   14a54:	moveq	r3, r1
   14a58:	beq	14720 <strspn@plt+0x3384>
   14a5c:	sub	r3, r1, #1
   14a60:	mov	r4, #0
   14a64:	b	14720 <strspn@plt+0x3384>
   14a68:	mov	fp, r3
   14a6c:	b	147fc <strspn@plt+0x3460>
   14a70:	mov	r2, r1
   14a74:	b	14a24 <strspn@plt+0x3688>
   14a78:	mov	r8, r2
   14a7c:	b	149c4 <strspn@plt+0x3628>
   14a80:	mov	r3, r2
   14a84:	b	148e0 <strspn@plt+0x3544>
   14a88:	cmp	r3, #0
   14a8c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14a90:	mov	r6, r0
   14a94:	sub	sp, sp, #12
   14a98:	mov	r5, r1
   14a9c:	mov	r7, r0
   14aa0:	mov	r4, r2
   14aa4:	mov	r8, r1
   14aa8:	bne	14b88 <strspn@plt+0x37ec>
   14aac:	cmp	r2, r1
   14ab0:	bls	14bc4 <strspn@plt+0x3828>
   14ab4:	clz	r3, r2
   14ab8:	cmp	r3, #0
   14abc:	rsbne	r8, r3, #32
   14ac0:	lslne	r4, r2, r3
   14ac4:	lsrne	r8, r0, r8
   14ac8:	lslne	r7, r0, r3
   14acc:	orrne	r8, r8, r1, lsl r3
   14ad0:	lsr	r5, r4, #16
   14ad4:	uxth	sl, r4
   14ad8:	mov	r1, r5
   14adc:	mov	r0, r8
   14ae0:	bl	14eb8 <strspn@plt+0x3b1c>
   14ae4:	mov	r1, r5
   14ae8:	mov	r9, r0
   14aec:	mov	r0, r8
   14af0:	bl	150a4 <strspn@plt+0x3d08>
   14af4:	mul	r0, sl, r9
   14af8:	lsr	r3, r7, #16
   14afc:	orr	r1, r3, r1, lsl #16
   14b00:	cmp	r0, r1
   14b04:	bls	14b28 <strspn@plt+0x378c>
   14b08:	adds	r1, r1, r4
   14b0c:	sub	r2, r9, #1
   14b10:	bcs	14b24 <strspn@plt+0x3788>
   14b14:	cmp	r0, r1
   14b18:	subhi	r9, r9, #2
   14b1c:	addhi	r1, r1, r4
   14b20:	bhi	14b28 <strspn@plt+0x378c>
   14b24:	mov	r9, r2
   14b28:	rsb	r8, r0, r1
   14b2c:	mov	r1, r5
   14b30:	uxth	r7, r7
   14b34:	mov	r0, r8
   14b38:	bl	14eb8 <strspn@plt+0x3b1c>
   14b3c:	mov	r1, r5
   14b40:	mov	r6, r0
   14b44:	mov	r0, r8
   14b48:	bl	150a4 <strspn@plt+0x3d08>
   14b4c:	mul	sl, sl, r6
   14b50:	orr	r1, r7, r1, lsl #16
   14b54:	cmp	sl, r1
   14b58:	bls	14b74 <strspn@plt+0x37d8>
   14b5c:	adds	r4, r1, r4
   14b60:	sub	r3, r6, #1
   14b64:	bcs	14e70 <strspn@plt+0x3ad4>
   14b68:	cmp	sl, r4
   14b6c:	subhi	r6, r6, #2
   14b70:	bls	14e70 <strspn@plt+0x3ad4>
   14b74:	orr	r0, r6, r9, lsl #16
   14b78:	mov	r6, #0
   14b7c:	mov	r1, r6
   14b80:	add	sp, sp, #12
   14b84:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14b88:	cmp	r3, r1
   14b8c:	movhi	r6, #0
   14b90:	movhi	r0, r6
   14b94:	bhi	14b7c <strspn@plt+0x37e0>
   14b98:	clz	r7, r3
   14b9c:	cmp	r7, #0
   14ba0:	bne	14ca0 <strspn@plt+0x3904>
   14ba4:	cmp	r3, r1
   14ba8:	cmpcs	r2, r6
   14bac:	movhi	r6, #0
   14bb0:	movls	r6, #1
   14bb4:	movls	r0, #1
   14bb8:	movls	r6, r7
   14bbc:	movhi	r0, r6
   14bc0:	b	14b7c <strspn@plt+0x37e0>
   14bc4:	cmp	r2, #0
   14bc8:	bne	14bdc <strspn@plt+0x3840>
   14bcc:	mov	r1, r2
   14bd0:	mov	r0, #1
   14bd4:	bl	14eb8 <strspn@plt+0x3b1c>
   14bd8:	mov	r4, r0
   14bdc:	clz	r3, r4
   14be0:	cmp	r3, #0
   14be4:	bne	14d9c <strspn@plt+0x3a00>
   14be8:	rsb	r5, r4, r5
   14bec:	lsr	r8, r4, #16
   14bf0:	uxth	sl, r4
   14bf4:	mov	r6, #1
   14bf8:	mov	r1, r8
   14bfc:	mov	r0, r5
   14c00:	bl	14eb8 <strspn@plt+0x3b1c>
   14c04:	mov	r1, r8
   14c08:	mov	r9, r0
   14c0c:	mov	r0, r5
   14c10:	bl	150a4 <strspn@plt+0x3d08>
   14c14:	mul	r0, sl, r9
   14c18:	lsr	r3, r7, #16
   14c1c:	orr	r1, r3, r1, lsl #16
   14c20:	cmp	r0, r1
   14c24:	bls	14c44 <strspn@plt+0x38a8>
   14c28:	adds	r1, r1, r4
   14c2c:	sub	r2, r9, #1
   14c30:	bcs	14e78 <strspn@plt+0x3adc>
   14c34:	cmp	r0, r1
   14c38:	subhi	r9, r9, #2
   14c3c:	addhi	r1, r1, r4
   14c40:	bls	14e78 <strspn@plt+0x3adc>
   14c44:	rsb	fp, r0, r1
   14c48:	mov	r1, r8
   14c4c:	uxth	r7, r7
   14c50:	mov	r0, fp
   14c54:	bl	14eb8 <strspn@plt+0x3b1c>
   14c58:	mov	r1, r8
   14c5c:	mov	r5, r0
   14c60:	mov	r0, fp
   14c64:	bl	150a4 <strspn@plt+0x3d08>
   14c68:	mul	sl, sl, r5
   14c6c:	orr	r1, r7, r1, lsl #16
   14c70:	cmp	sl, r1
   14c74:	bls	14c90 <strspn@plt+0x38f4>
   14c78:	adds	r4, r1, r4
   14c7c:	sub	r3, r5, #1
   14c80:	bcs	14e80 <strspn@plt+0x3ae4>
   14c84:	cmp	sl, r4
   14c88:	subhi	r5, r5, #2
   14c8c:	bls	14e80 <strspn@plt+0x3ae4>
   14c90:	orr	r0, r5, r9, lsl #16
   14c94:	mov	r1, r6
   14c98:	add	sp, sp, #12
   14c9c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14ca0:	rsb	r1, r7, #32
   14ca4:	lsl	r0, r2, r7
   14ca8:	lsr	r2, r2, r1
   14cac:	lsr	fp, r5, r1
   14cb0:	orr	r8, r2, r3, lsl r7
   14cb4:	lsr	r1, r6, r1
   14cb8:	str	r0, [sp, #4]
   14cbc:	orr	r5, r1, r5, lsl r7
   14cc0:	lsr	r9, r8, #16
   14cc4:	mov	r0, fp
   14cc8:	uxth	sl, r8
   14ccc:	mov	r1, r9
   14cd0:	bl	14eb8 <strspn@plt+0x3b1c>
   14cd4:	mov	r1, r9
   14cd8:	mov	r4, r0
   14cdc:	mov	r0, fp
   14ce0:	bl	150a4 <strspn@plt+0x3d08>
   14ce4:	mul	r0, sl, r4
   14ce8:	lsr	ip, r5, #16
   14cec:	orr	r1, ip, r1, lsl #16
   14cf0:	cmp	r0, r1
   14cf4:	bls	14d08 <strspn@plt+0x396c>
   14cf8:	adds	r1, r1, r8
   14cfc:	sub	r2, r4, #1
   14d00:	bcc	14e9c <strspn@plt+0x3b00>
   14d04:	mov	r4, r2
   14d08:	rsb	ip, r0, r1
   14d0c:	mov	r1, r9
   14d10:	str	ip, [sp]
   14d14:	uxth	r5, r5
   14d18:	mov	r0, ip
   14d1c:	bl	14eb8 <strspn@plt+0x3b1c>
   14d20:	ldr	ip, [sp]
   14d24:	mov	r1, r9
   14d28:	mov	fp, r0
   14d2c:	mov	r0, ip
   14d30:	bl	150a4 <strspn@plt+0x3d08>
   14d34:	mul	sl, sl, fp
   14d38:	orr	r1, r5, r1, lsl #16
   14d3c:	cmp	sl, r1
   14d40:	bls	14d54 <strspn@plt+0x39b8>
   14d44:	adds	r1, r1, r8
   14d48:	sub	r2, fp, #1
   14d4c:	bcc	14e88 <strspn@plt+0x3aec>
   14d50:	mov	fp, r2
   14d54:	ldr	r3, [sp, #4]
   14d58:	orr	r0, fp, r4, lsl #16
   14d5c:	rsb	sl, sl, r1
   14d60:	umull	r4, r5, r0, r3
   14d64:	cmp	sl, r5
   14d68:	bcc	14d88 <strspn@plt+0x39ec>
   14d6c:	movne	r3, #0
   14d70:	moveq	r3, #1
   14d74:	cmp	r4, r6, lsl r7
   14d78:	movls	r6, #0
   14d7c:	andhi	r6, r3, #1
   14d80:	cmp	r6, #0
   14d84:	beq	14b7c <strspn@plt+0x37e0>
   14d88:	mov	r6, #0
   14d8c:	sub	r0, r0, #1
   14d90:	mov	r1, r6
   14d94:	add	sp, sp, #12
   14d98:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14d9c:	lsl	r4, r4, r3
   14da0:	rsb	r9, r3, #32
   14da4:	lsr	r2, r5, r9
   14da8:	lsr	r9, r6, r9
   14dac:	lsr	r8, r4, #16
   14db0:	orr	r9, r9, r5, lsl r3
   14db4:	mov	r0, r2
   14db8:	lsl	r7, r6, r3
   14dbc:	mov	r1, r8
   14dc0:	str	r2, [sp]
   14dc4:	bl	14eb8 <strspn@plt+0x3b1c>
   14dc8:	ldr	r2, [sp]
   14dcc:	mov	r1, r8
   14dd0:	uxth	sl, r4
   14dd4:	mov	fp, r0
   14dd8:	mov	r0, r2
   14ddc:	bl	150a4 <strspn@plt+0x3d08>
   14de0:	mul	r0, sl, fp
   14de4:	lsr	r3, r9, #16
   14de8:	orr	r1, r3, r1, lsl #16
   14dec:	cmp	r0, r1
   14df0:	bls	14e10 <strspn@plt+0x3a74>
   14df4:	adds	r1, r1, r4
   14df8:	sub	r3, fp, #1
   14dfc:	bcs	14eb0 <strspn@plt+0x3b14>
   14e00:	cmp	r0, r1
   14e04:	subhi	fp, fp, #2
   14e08:	addhi	r1, r1, r4
   14e0c:	bls	14eb0 <strspn@plt+0x3b14>
   14e10:	rsb	r5, r0, r1
   14e14:	mov	r1, r8
   14e18:	uxth	r9, r9
   14e1c:	mov	r0, r5
   14e20:	bl	14eb8 <strspn@plt+0x3b1c>
   14e24:	mov	r1, r8
   14e28:	mov	r6, r0
   14e2c:	mov	r0, r5
   14e30:	bl	150a4 <strspn@plt+0x3d08>
   14e34:	mul	r5, sl, r6
   14e38:	orr	r1, r9, r1, lsl #16
   14e3c:	cmp	r5, r1
   14e40:	bls	14e64 <strspn@plt+0x3ac8>
   14e44:	adds	r1, r1, r4
   14e48:	sub	r3, r6, #1
   14e4c:	bcs	14e60 <strspn@plt+0x3ac4>
   14e50:	cmp	r5, r1
   14e54:	subhi	r6, r6, #2
   14e58:	addhi	r1, r1, r4
   14e5c:	bhi	14e64 <strspn@plt+0x3ac8>
   14e60:	mov	r6, r3
   14e64:	rsb	r5, r5, r1
   14e68:	orr	r6, r6, fp, lsl #16
   14e6c:	b	14bf8 <strspn@plt+0x385c>
   14e70:	mov	r6, r3
   14e74:	b	14b74 <strspn@plt+0x37d8>
   14e78:	mov	r9, r2
   14e7c:	b	14c44 <strspn@plt+0x38a8>
   14e80:	mov	r5, r3
   14e84:	b	14c90 <strspn@plt+0x38f4>
   14e88:	cmp	sl, r1
   14e8c:	subhi	fp, fp, #2
   14e90:	addhi	r1, r1, r8
   14e94:	bhi	14d54 <strspn@plt+0x39b8>
   14e98:	b	14d50 <strspn@plt+0x39b4>
   14e9c:	cmp	r0, r1
   14ea0:	subhi	r4, r4, #2
   14ea4:	addhi	r1, r1, r8
   14ea8:	bhi	14d08 <strspn@plt+0x396c>
   14eac:	b	14d04 <strspn@plt+0x3968>
   14eb0:	mov	fp, r3
   14eb4:	b	14e10 <strspn@plt+0x3a74>
   14eb8:	subs	r2, r1, #1
   14ebc:	bxeq	lr
   14ec0:	bcc	15098 <strspn@plt+0x3cfc>
   14ec4:	cmp	r0, r1
   14ec8:	bls	1507c <strspn@plt+0x3ce0>
   14ecc:	tst	r1, r2
   14ed0:	beq	15088 <strspn@plt+0x3cec>
   14ed4:	clz	r3, r0
   14ed8:	clz	r2, r1
   14edc:	sub	r3, r2, r3
   14ee0:	rsbs	r3, r3, #31
   14ee4:	addne	r3, r3, r3, lsl #1
   14ee8:	mov	r2, #0
   14eec:	addne	pc, pc, r3, lsl #2
   14ef0:	nop	{0}
   14ef4:	cmp	r0, r1, lsl #31
   14ef8:	adc	r2, r2, r2
   14efc:	subcs	r0, r0, r1, lsl #31
   14f00:	cmp	r0, r1, lsl #30
   14f04:	adc	r2, r2, r2
   14f08:	subcs	r0, r0, r1, lsl #30
   14f0c:	cmp	r0, r1, lsl #29
   14f10:	adc	r2, r2, r2
   14f14:	subcs	r0, r0, r1, lsl #29
   14f18:	cmp	r0, r1, lsl #28
   14f1c:	adc	r2, r2, r2
   14f20:	subcs	r0, r0, r1, lsl #28
   14f24:	cmp	r0, r1, lsl #27
   14f28:	adc	r2, r2, r2
   14f2c:	subcs	r0, r0, r1, lsl #27
   14f30:	cmp	r0, r1, lsl #26
   14f34:	adc	r2, r2, r2
   14f38:	subcs	r0, r0, r1, lsl #26
   14f3c:	cmp	r0, r1, lsl #25
   14f40:	adc	r2, r2, r2
   14f44:	subcs	r0, r0, r1, lsl #25
   14f48:	cmp	r0, r1, lsl #24
   14f4c:	adc	r2, r2, r2
   14f50:	subcs	r0, r0, r1, lsl #24
   14f54:	cmp	r0, r1, lsl #23
   14f58:	adc	r2, r2, r2
   14f5c:	subcs	r0, r0, r1, lsl #23
   14f60:	cmp	r0, r1, lsl #22
   14f64:	adc	r2, r2, r2
   14f68:	subcs	r0, r0, r1, lsl #22
   14f6c:	cmp	r0, r1, lsl #21
   14f70:	adc	r2, r2, r2
   14f74:	subcs	r0, r0, r1, lsl #21
   14f78:	cmp	r0, r1, lsl #20
   14f7c:	adc	r2, r2, r2
   14f80:	subcs	r0, r0, r1, lsl #20
   14f84:	cmp	r0, r1, lsl #19
   14f88:	adc	r2, r2, r2
   14f8c:	subcs	r0, r0, r1, lsl #19
   14f90:	cmp	r0, r1, lsl #18
   14f94:	adc	r2, r2, r2
   14f98:	subcs	r0, r0, r1, lsl #18
   14f9c:	cmp	r0, r1, lsl #17
   14fa0:	adc	r2, r2, r2
   14fa4:	subcs	r0, r0, r1, lsl #17
   14fa8:	cmp	r0, r1, lsl #16
   14fac:	adc	r2, r2, r2
   14fb0:	subcs	r0, r0, r1, lsl #16
   14fb4:	cmp	r0, r1, lsl #15
   14fb8:	adc	r2, r2, r2
   14fbc:	subcs	r0, r0, r1, lsl #15
   14fc0:	cmp	r0, r1, lsl #14
   14fc4:	adc	r2, r2, r2
   14fc8:	subcs	r0, r0, r1, lsl #14
   14fcc:	cmp	r0, r1, lsl #13
   14fd0:	adc	r2, r2, r2
   14fd4:	subcs	r0, r0, r1, lsl #13
   14fd8:	cmp	r0, r1, lsl #12
   14fdc:	adc	r2, r2, r2
   14fe0:	subcs	r0, r0, r1, lsl #12
   14fe4:	cmp	r0, r1, lsl #11
   14fe8:	adc	r2, r2, r2
   14fec:	subcs	r0, r0, r1, lsl #11
   14ff0:	cmp	r0, r1, lsl #10
   14ff4:	adc	r2, r2, r2
   14ff8:	subcs	r0, r0, r1, lsl #10
   14ffc:	cmp	r0, r1, lsl #9
   15000:	adc	r2, r2, r2
   15004:	subcs	r0, r0, r1, lsl #9
   15008:	cmp	r0, r1, lsl #8
   1500c:	adc	r2, r2, r2
   15010:	subcs	r0, r0, r1, lsl #8
   15014:	cmp	r0, r1, lsl #7
   15018:	adc	r2, r2, r2
   1501c:	subcs	r0, r0, r1, lsl #7
   15020:	cmp	r0, r1, lsl #6
   15024:	adc	r2, r2, r2
   15028:	subcs	r0, r0, r1, lsl #6
   1502c:	cmp	r0, r1, lsl #5
   15030:	adc	r2, r2, r2
   15034:	subcs	r0, r0, r1, lsl #5
   15038:	cmp	r0, r1, lsl #4
   1503c:	adc	r2, r2, r2
   15040:	subcs	r0, r0, r1, lsl #4
   15044:	cmp	r0, r1, lsl #3
   15048:	adc	r2, r2, r2
   1504c:	subcs	r0, r0, r1, lsl #3
   15050:	cmp	r0, r1, lsl #2
   15054:	adc	r2, r2, r2
   15058:	subcs	r0, r0, r1, lsl #2
   1505c:	cmp	r0, r1, lsl #1
   15060:	adc	r2, r2, r2
   15064:	subcs	r0, r0, r1, lsl #1
   15068:	cmp	r0, r1
   1506c:	adc	r2, r2, r2
   15070:	subcs	r0, r0, r1
   15074:	mov	r0, r2
   15078:	bx	lr
   1507c:	moveq	r0, #1
   15080:	movne	r0, #0
   15084:	bx	lr
   15088:	clz	r2, r1
   1508c:	rsb	r2, r2, #31
   15090:	lsr	r0, r0, r2
   15094:	bx	lr
   15098:	cmp	r0, #0
   1509c:	mvnne	r0, #0
   150a0:	b	14574 <strspn@plt+0x31d8>
   150a4:	cmp	r1, #0
   150a8:	beq	15098 <strspn@plt+0x3cfc>
   150ac:	push	{r0, r1, lr}
   150b0:	bl	14eb8 <strspn@plt+0x3b1c>
   150b4:	pop	{r1, r2, lr}
   150b8:	mul	r3, r2, r0
   150bc:	sub	r1, r1, r3
   150c0:	bx	lr
   150c4:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   150c8:	mov	r7, r0
   150cc:	ldr	r6, [pc, #76]	; 15120 <strspn@plt+0x3d84>
   150d0:	mov	r8, r1
   150d4:	ldr	r5, [pc, #72]	; 15124 <strspn@plt+0x3d88>
   150d8:	mov	r9, r2
   150dc:	add	r6, pc, r6
   150e0:	bl	11058 <fdopen@plt-0x20>
   150e4:	add	r5, pc, r5
   150e8:	rsb	r6, r5, r6
   150ec:	asrs	r6, r6, #2
   150f0:	popeq	{r3, r4, r5, r6, r7, r8, r9, pc}
   150f4:	sub	r5, r5, #4
   150f8:	mov	r4, #0
   150fc:	add	r4, r4, #1
   15100:	ldr	r3, [r5, #4]!
   15104:	mov	r0, r7
   15108:	mov	r1, r8
   1510c:	mov	r2, r9
   15110:	blx	r3
   15114:	cmp	r4, r6
   15118:	bne	150fc <strspn@plt+0x3d60>
   1511c:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   15120:	andeq	r0, r1, ip, lsl lr
   15124:	andeq	r0, r1, r0, lsl lr
   15128:	bx	lr
   1512c:	ldr	r3, [pc, #28]	; 15150 <strspn@plt+0x3db4>
   15130:	mov	r1, #0
   15134:	ldr	r2, [pc, #24]	; 15154 <strspn@plt+0x3db8>
   15138:	add	r3, pc, r3
   1513c:	ldr	r3, [r3, r2]
   15140:	cmp	r3, #0
   15144:	ldrne	r2, [r3]
   15148:	moveq	r2, r3
   1514c:	b	11258 <__cxa_atexit@plt>
   15150:	andeq	r0, r1, r0, asr #29
   15154:	andeq	r0, r0, r4, lsr #2

Disassembly of section .fini:

00015158 <.fini>:
   15158:	push	{r3, lr}
   1515c:	pop	{r3, pc}
