### **LCD Previous year question papers**
- December 2021 (2019 scheme)
  [view](https://github.com/aruncs31s/btech-ece-solved-quiestion-papers/blob/main/ECT203-LCD/ECT203-QP1.pdf)  or  [download](https://github.com/aruncs31s/btech-ece-solved-quiestion-papers/blob/main/ECT203-LCD/ECT203-QP1.pdf?raw=true)
- December `2020` (2019 Scheme)
[view](https://github.com/aruncs31s/btech-ece-solved-quiestion-papers/blob/main/ECT203-LCD/2020%20Dec.%20ECT203-A.pdf) or [download](https://github.com/aruncs31s/btech-ece-solved-quiestion-papers/blob/main/ECT203-LCD/2020%20Dec.%20ECT203-A.pdf?raw=true)

### **LCD Previous year question papers solutions**
#### December `2021` (2019 scheme)

1.**Convert (231.45)8 to equivalent decimal and binary**





2.**Give a brief description of keywords in Verilog**

<p align="justify">
Keywords are predefined non-escaped identifiers that are used to define the language constructs. A Verilog HDL keyword preceded by an escape character is not interpreted as a keyword. All keywords are defined in lowercase. Therefore, you must be type them in lowercase in source files.
</p>

3


</br>

4.**Write a Verilog code for implementing a NOR gate**

```

module NOR_GATE(output y, input a, b);
   nor(y, a, b); 
endmodule

```
