// Seed: 3527506707
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  assign module_1.id_1 = 0;
  assign id_2 = 1;
  wire id_5;
endmodule
module module_1;
  assign id_1 = 1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1
  );
endmodule
module module_2 (
    output wand id_0,
    input tri0 id_1,
    output logic id_2,
    inout uwire id_3,
    output supply1 id_4,
    input tri id_5,
    input supply1 id_6
);
  tri0 id_8 = 1;
  supply0 id_9 = {id_1, 1};
  always #1 begin : LABEL_0
    id_2 <= 1;
  end
  wire id_10;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_8,
      id_10
  );
endmodule
