<map id="include/sycl/vendor/Xilinx/acap/aie/shim_tile.hpp" name="include/sycl/vendor/Xilinx/acap/aie/shim_tile.hpp">
<area shape="rect" id="node1" title="Model of a shim tile between the AI array and the rest of the circuit." alt="" coords="134,5,277,61"/>
<area shape="rect" id="node2" href="$sycl_2vendor_2Xilinx_2acap_2aie_2device_2detail_2device_8hpp.html" title="SYCL&#45;friendly device view of AIE." alt="" coords="129,109,282,165"/>
<area shape="rect" id="node3" href="$sycl_2vendor_2Xilinx_2acap_2aie_2accessor_8hpp.html" title="SYCL accessor for AIE tile device." alt="" coords="5,213,197,255"/>
<area shape="rect" id="node6" href="$sycl_2vendor_2Xilinx_2acap_2aie_2device_8hpp.html" title="SYCL&#45;friendly device view of AIE." alt="" coords="221,213,400,255"/>
<area shape="rect" id="node4" href="$sycl_2vendor_2Xilinx_2acap_2aie_8hpp.html" title="Experimenting with CGRA &amp; processor arrays such as ACAP/AI Engine." alt="" coords="137,303,273,344"/>
<area shape="rect" id="node5" href="$sycl_2vendor_2Xilinx_2acap_8hpp.html" title="Experimenting with CGRA &amp; processor arrays such as ACAP/AI Engine." alt="" coords="138,392,273,433"/>
</map>
