<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>SDB</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>EdXel</spirit:name>
  <spirit:version>1.5</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>s00_axi</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="s00_axi"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s00_axi_signal_reset</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:format="string" spirit:resolve="immediate" spirit:id="BUSIFPARAM_VALUE.S00_AXI_SIGNAL_RESET.POLARITY" spirit:choiceRef="choices_0">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s00_axi_signal_clock</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:format="string" spirit:resolve="immediate" spirit:id="BUSIFPARAM_VALUE.S00_AXI_SIGNAL_CLOCK.ASSOCIATED_BUSIF">s00_axi</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:format="string" spirit:resolve="immediate" spirit:id="BUSIFPARAM_VALUE.S00_AXI_SIGNAL_CLOCK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>s00_axi</spirit:name>
      <spirit:addressBlock>
        <spirit:name>reg0</spirit:name>
        <spirit:baseAddress spirit:format="bitString" spirit:resolve="user" spirit:bitStringLength="32">0</spirit:baseAddress>
        <spirit:range spirit:format="long" spirit:resolve="dependent" spirit:dependency="pow(2,(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1) + 1)">65536</spirit:range>
        <spirit:width spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1) + 1">32</spirit:width>
        <spirit:usage>register</spirit:usage>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:modelName>EdXel_v1_1</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>742905f8</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:modelName>EdXel_v1_1</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>33e764da</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_implementation</spirit:name>
        <spirit:displayName>Implementation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:implementation</spirit:envIdentifier>
        <spirit:modelName>EdXel_v1_1</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_implementation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>f922e532</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_testbench</spirit:name>
        <spirit:displayName>Test Bench</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation.testbench</spirit:envIdentifier>
        <spirit:modelName>ge_frombytes_negate_vartime_tb</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_testbench_view_fileset</spirit:localName>
        </spirit:fileSetRef>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>f51e5c58</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">15</spirit:left>
            <spirit:right spirit:format="long" spirit:resolve="immediate">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue>0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="immediate">2</spirit:left>
            <spirit:right spirit:format="long" spirit:resolve="immediate">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue>0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue>0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long" spirit:resolve="immediate">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue>0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long" spirit:resolve="immediate">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue>0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="immediate">1</spirit:left>
            <spirit:right spirit:format="long" spirit:resolve="immediate">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue>0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">15</spirit:left>
            <spirit:right spirit:format="long" spirit:resolve="immediate">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue>0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="immediate">2</spirit:left>
            <spirit:right spirit:format="long" spirit:resolve="immediate">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue>0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue>0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long" spirit:resolve="immediate">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="immediate">1</spirit:left>
            <spirit:right spirit:format="long" spirit:resolve="immediate">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue>0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>epu0_valid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>epu0_sok</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>epu0_rdy</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>epu0_sigl</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="immediate">31</spirit:left>
            <spirit:right spirit:format="long" spirit:resolve="immediate">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>epu0_keyl</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="immediate">31</spirit:left>
            <spirit:right spirit:format="long" spirit:resolve="immediate">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>epu0_rhashl</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="immediate">31</spirit:left>
            <spirit:right spirit:format="long" spirit:resolve="immediate">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 Axi Data Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 Axi Addr Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH">16</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>NUM_EPU</spirit:name>
        <spirit:displayName>Num Epu</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.NUM_EPU">2</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choices_0</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/mult32x64/mult32x64.xml</spirit:name>
        <spirit:userFileType>xml</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/mult32x64/xbip_utils_v3_0/hdl/xbip_utils_v3_0_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xbip_utils_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/mult32x64/xbip_utils_v3_0/hdl/xcc_utils_v3_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xbip_utils_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/mult32x64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv_comp.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xbip_pipe_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/mult32x64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_comp.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xbip_pipe_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/mult32x64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xbip_pipe_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/mult32x64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xbip_pipe_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/mult32x64/xbip_bram18k_v3_0/hdl/xbip_bram18k_v3_0_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xbip_bram18k_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/mult32x64/xbip_bram18k_v3_0/hdl/xbip_bram18k_v3_0_viv_comp.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xbip_bram18k_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/mult32x64/xbip_bram18k_v3_0/hdl/xbip_bram18k_hdl_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xbip_bram18k_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/mult32x64/xbip_bram18k_v3_0/hdl/xbip_bram18k_synth.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xbip_bram18k_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/mult32x64/xbip_bram18k_v3_0/hdl/xbip_bram18k_rtl.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xbip_bram18k_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/mult32x64/xbip_bram18k_v3_0/hdl/xbip_bram18k_v3_0_viv.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xbip_bram18k_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/mult32x64/xbip_bram18k_v3_0/hdl/xbip_bram18k_v3_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xbip_bram18k_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/mult32x64/mult32x64_ooc.xdc</spirit:name>
        <spirit:userFileType>xdc</spirit:userFileType>
        <spirit:userFileType>USED_IN_out_of_context</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/mult32x64/mult_gen_v12_0/hdl/mult_gen_v12_0_comp.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>mult_gen_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/mult32x64/mult_gen_v12_0/hdl/mult_gen_v12_0_viv_comp.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>mult_gen_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/mult32x64/mult_gen_v12_0/hdl/mult_gen_v12_0_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>mult_gen_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/mult32x64/mult_gen_v12_0/hdl/op_resize.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>mult_gen_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/mult32x64/mult_gen_v12_0/hdl/delay_line.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>mult_gen_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/mult32x64/mult_gen_v12_0/hdl/cc_compare.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>mult_gen_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/mult32x64/mult_gen_v12_0/hdl/luts.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>mult_gen_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/mult32x64/mult_gen_v12_0/hdl/mult18.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>mult_gen_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/mult32x64/mult_gen_v12_0/hdl/dsp_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>mult_gen_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/mult32x64/mult_gen_v12_0/hdl/dsp.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>mult_gen_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/mult32x64/mult_gen_v12_0/hdl/hybrid.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>mult_gen_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/mult32x64/mult_gen_v12_0/hdl/ccm_dist_mem.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>mult_gen_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/mult32x64/mult_gen_v12_0/hdl/ccm_sp_block_mem.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>mult_gen_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/mult32x64/mult_gen_v12_0/hdl/ccm_dp_block_mem.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>mult_gen_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/mult32x64/mult_gen_v12_0/hdl/ccm_syncmem.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>mult_gen_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/mult32x64/mult_gen_v12_0/hdl/ccm_scaled_adder.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>mult_gen_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/mult32x64/mult_gen_v12_0/hdl/ccm_operation.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>mult_gen_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/mult32x64/mult_gen_v12_0/hdl/ccm.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>mult_gen_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/mult32x64/mult_gen_v12_0/hdl/three_input_adder.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>mult_gen_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/mult32x64/mult_gen_v12_0/hdl/multMxN_lut6.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>mult_gen_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/mult32x64/mult_gen_v12_0/hdl/mult_gen_v12_0_viv.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>mult_gen_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/mult32x64/mult_gen_v12_0/hdl/mult_gen_v12_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>mult_gen_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/mult32x64/synth/mult32x64.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/mult19/mult19.xml</spirit:name>
        <spirit:userFileType>xml</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/mult19/xbip_utils_v3_0/hdl/xbip_utils_v3_0_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xbip_utils_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/mult19/xbip_utils_v3_0/hdl/xcc_utils_v3_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xbip_utils_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/mult19/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv_comp.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xbip_pipe_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/mult19/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_comp.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xbip_pipe_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/mult19/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xbip_pipe_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/mult19/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xbip_pipe_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/mult19/xbip_bram18k_v3_0/hdl/xbip_bram18k_v3_0_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xbip_bram18k_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/mult19/xbip_bram18k_v3_0/hdl/xbip_bram18k_v3_0_viv_comp.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xbip_bram18k_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/mult19/xbip_bram18k_v3_0/hdl/xbip_bram18k_hdl_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xbip_bram18k_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/mult19/xbip_bram18k_v3_0/hdl/xbip_bram18k_synth.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xbip_bram18k_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/mult19/xbip_bram18k_v3_0/hdl/xbip_bram18k_rtl.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xbip_bram18k_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/mult19/xbip_bram18k_v3_0/hdl/xbip_bram18k_v3_0_viv.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xbip_bram18k_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/mult19/xbip_bram18k_v3_0/hdl/xbip_bram18k_v3_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xbip_bram18k_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/mult19/mult19_ooc.xdc</spirit:name>
        <spirit:userFileType>xdc</spirit:userFileType>
        <spirit:userFileType>USED_IN_out_of_context</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/mult19/mult_gen_v12_0/hdl/mult_gen_v12_0_comp.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>mult_gen_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/mult19/mult_gen_v12_0/hdl/mult_gen_v12_0_viv_comp.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>mult_gen_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/mult19/mult_gen_v12_0/hdl/mult_gen_v12_0_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>mult_gen_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/mult19/mult_gen_v12_0/hdl/op_resize.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>mult_gen_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/mult19/mult_gen_v12_0/hdl/delay_line.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>mult_gen_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/mult19/mult_gen_v12_0/hdl/cc_compare.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>mult_gen_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/mult19/mult_gen_v12_0/hdl/luts.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>mult_gen_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/mult19/mult_gen_v12_0/hdl/mult18.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>mult_gen_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/mult19/mult_gen_v12_0/hdl/dsp_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>mult_gen_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/mult19/mult_gen_v12_0/hdl/dsp.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>mult_gen_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/mult19/mult_gen_v12_0/hdl/hybrid.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>mult_gen_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/mult19/mult_gen_v12_0/hdl/ccm_dist_mem.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>mult_gen_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/mult19/mult_gen_v12_0/hdl/ccm_sp_block_mem.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>mult_gen_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/mult19/mult_gen_v12_0/hdl/ccm_dp_block_mem.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>mult_gen_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/mult19/mult_gen_v12_0/hdl/ccm_syncmem.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>mult_gen_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/mult19/mult_gen_v12_0/hdl/ccm_scaled_adder.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>mult_gen_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/mult19/mult_gen_v12_0/hdl/ccm_operation.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>mult_gen_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/mult19/mult_gen_v12_0/hdl/ccm.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>mult_gen_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/mult19/mult_gen_v12_0/hdl/three_input_adder.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>mult_gen_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/mult19/mult_gen_v12_0/hdl/multMxN_lut6.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>mult_gen_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/mult19/mult_gen_v12_0/hdl/mult_gen_v12_0_viv.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>mult_gen_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/mult19/mult_gen_v12_0/hdl/mult_gen_v12_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>mult_gen_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/mult19/synth/mult19.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/blk_mem_gen_0/blk_mem_gen_0.xml</spirit:name>
        <spirit:userFileType>xml</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/blk_mem_gen_0/blk_mem_gen_0_ooc.xdc</spirit:name>
        <spirit:userFileType>xdc</spirit:userFileType>
        <spirit:userFileType>USED_IN_out_of_context</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/blk_mem_gen_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_synth_comp.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>blk_mem_gen_v8_2</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/blk_mem_gen_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_defaults.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>blk_mem_gen_v8_2</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/blk_mem_gen_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>blk_mem_gen_v8_2</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/blk_mem_gen_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_getinit_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>blk_mem_gen_v8_2</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/blk_mem_gen_0/blk_mem_gen_v8_2/hdl/blk_mem_min_area_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>blk_mem_gen_v8_2</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/blk_mem_gen_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_bindec.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>blk_mem_gen_v8_2</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/blk_mem_gen_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_mux.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>blk_mem_gen_v8_2</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/blk_mem_gen_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>blk_mem_gen_v8_2</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/blk_mem_gen_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper_init.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>blk_mem_gen_v8_2</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/blk_mem_gen_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>blk_mem_gen_v8_2</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/blk_mem_gen_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_generic_cstr.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>blk_mem_gen_v8_2</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/blk_mem_gen_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_ecc_encoder.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>blk_mem_gen_v8_2</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/blk_mem_gen_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_ecc_decoder.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>blk_mem_gen_v8_2</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/blk_mem_gen_0/blk_mem_gen_v8_2/hdl/blk_mem_input_block.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>blk_mem_gen_v8_2</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/blk_mem_gen_0/blk_mem_gen_v8_2/hdl/blk_mem_output_block.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>blk_mem_gen_v8_2</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/blk_mem_gen_0/blk_mem_gen_v8_2/hdl/blk_mem_axi_read_fsm.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>blk_mem_gen_v8_2</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/blk_mem_gen_0/blk_mem_gen_v8_2/hdl/blk_mem_axi_read_wrapper.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>blk_mem_gen_v8_2</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/blk_mem_gen_0/blk_mem_gen_v8_2/hdl/blk_mem_axi_write_fsm.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>blk_mem_gen_v8_2</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/blk_mem_gen_0/blk_mem_gen_v8_2/hdl/blk_mem_axi_write_wrapper.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>blk_mem_gen_v8_2</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/blk_mem_gen_0/blk_mem_gen_v8_2/hdl/blk_mem_axi_regs_fwd.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>blk_mem_gen_v8_2</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/blk_mem_gen_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_top.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>blk_mem_gen_v8_2</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/blk_mem_gen_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_synth.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>blk_mem_gen_v8_2</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/blk_mem_gen_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>blk_mem_gen_v8_2</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/blk_mem_gen_0/blk_mem_gen_0.mif</spirit:name>
        <spirit:userFileType>mif</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/blk_mem_gen_0/synth/blk_mem_gen_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/add64/add64.xml</spirit:name>
        <spirit:userFileType>xml</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/add64/xbip_utils_v3_0/hdl/xbip_utils_v3_0_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xbip_utils_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/add64/xbip_utils_v3_0/hdl/xcc_utils_v3_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xbip_utils_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/add64/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_comp.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>c_reg_fd_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/add64/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_viv_comp.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>c_reg_fd_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/add64/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_viv.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>c_reg_fd_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/add64/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>c_reg_fd_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/add64/xbip_dsp48_wrapper_v3_0/hdl/xbip_dsp48_wrapper_v3_0_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xbip_dsp48_wrapper_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/add64/xbip_dsp48_wrapper_v3_0/hdl/xbip_dsp48a_wrapper_v3_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xbip_dsp48_wrapper_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/add64/xbip_dsp48_wrapper_v3_0/hdl/xbip_dsp48a1_wrapper_v3_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xbip_dsp48_wrapper_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/add64/xbip_dsp48_wrapper_v3_0/hdl/xbip_dsp48e_wrapper_v3_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xbip_dsp48_wrapper_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/add64/xbip_dsp48_wrapper_v3_0/hdl/xbip_dsp48e1_wrapper_v3_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xbip_dsp48_wrapper_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/add64/xbip_dsp48_wrapper_v3_0/hdl/xbip_dsp48e2_wrapper_v3_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xbip_dsp48_wrapper_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/add64/xbip_dsp48_wrapper_v3_0/hdl/xbip_dsp48_wrapper_v3_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xbip_dsp48_wrapper_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/add64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv_comp.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xbip_pipe_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/add64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_comp.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xbip_pipe_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/add64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xbip_pipe_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/add64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xbip_pipe_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/add64/xbip_dsp48_addsub_v3_0/hdl/xbip_dsp48_addsub_v3_0_viv_comp.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xbip_dsp48_addsub_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/add64/xbip_dsp48_addsub_v3_0/hdl/xbip_dsp48_addsub_v3_0_comp.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xbip_dsp48_addsub_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/add64/xbip_dsp48_addsub_v3_0/hdl/xbip_dsp48_addsub_v3_0_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xbip_dsp48_addsub_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/add64/xbip_dsp48_addsub_v3_0/hdl/xbip_dsp48_addsub_rtl.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xbip_dsp48_addsub_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/add64/xbip_dsp48_addsub_v3_0/hdl/xbip_dsp48_addsub_synth.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xbip_dsp48_addsub_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/add64/xbip_dsp48_addsub_v3_0/hdl/xbip_dsp48_addsub_v3_0_viv.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xbip_dsp48_addsub_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/add64/xbip_dsp48_addsub_v3_0/hdl/xbip_dsp48_addsub_v3_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xbip_dsp48_addsub_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/add64/xbip_addsub_v3_0/hdl/xbip_addsub_v3_0_comp.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xbip_addsub_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/add64/xbip_addsub_v3_0/hdl/xbip_addsub_v3_0_viv_comp.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xbip_addsub_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/add64/xbip_addsub_v3_0/hdl/xbip_addsub_v3_0_viv.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xbip_addsub_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/add64/xbip_addsub_v3_0/hdl/xbip_addsub_v3_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xbip_addsub_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/add64/add64_ooc.xdc</spirit:name>
        <spirit:userFileType>xdc</spirit:userFileType>
        <spirit:userFileType>USED_IN_out_of_context</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/add64/c_addsub_v12_0/hdl/c_addsub_v12_0_comp.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>c_addsub_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/add64/c_addsub_v12_0/hdl/c_addsub_v12_0_viv_comp.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>c_addsub_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/add64/c_addsub_v12_0/hdl/c_addsub_v12_0_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>c_addsub_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/add64/c_addsub_v12_0/hdl/c_addsub_v12_0_pkg_legacy.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>c_addsub_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/add64/c_addsub_v12_0/hdl/c_addsub_v12_0_lut6_legacy.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>c_addsub_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/add64/c_addsub_v12_0/hdl/c_addsub_v12_0_base_legacy.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>c_addsub_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/add64/c_addsub_v12_0/hdl/c_addsub_v12_0_fabric_legacy.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>c_addsub_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/add64/c_addsub_v12_0/hdl/c_addsub_v12_0_legacy.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>c_addsub_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/add64/c_addsub_v12_0/hdl/c_addsub_v12_0_viv.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>c_addsub_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/add64/c_addsub_v12_0/hdl/c_addsub_v12_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>c_addsub_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/add64/synth/add64.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/ila_0/ila_0.xml</spirit:name>
        <spirit:userFileType>xml</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/ila_0/ltlib_v1_0/hdl/verilog/ltlib_v1_0_ver_inc.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>ltlib_v1_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/ila_0/ltlib_v1_0/hdl/verilog/ltlib_v1_0_lib_function.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>ltlib_v1_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/ila_0/ltlib_v1_0/hdl/verilog/ltlib_v1_0_all_typeA.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>ltlib_v1_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/ila_0/ltlib_v1_0/hdl/verilog/ltlib_v1_0_all_typeA_slice.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>ltlib_v1_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/ila_0/ltlib_v1_0/hdl/verilog/ltlib_v1_0_allx_typeA.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>ltlib_v1_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/ila_0/ltlib_v1_0/hdl/verilog/ltlib_v1_0_allx_typeA_nodelay.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>ltlib_v1_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/ila_0/ltlib_v1_0/hdl/verilog/ltlib_v1_0_async_edge_xfer.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>ltlib_v1_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/ila_0/ltlib_v1_0/hdl/verilog/ltlib_v1_0_bscan.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>ltlib_v1_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/ila_0/ltlib_v1_0/hdl/verilog/ltlib_v1_0_buf.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>ltlib_v1_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/ila_0/ltlib_v1_0/hdl/verilog/ltlib_v1_0_cfglut4.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>ltlib_v1_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/ila_0/ltlib_v1_0/hdl/verilog/ltlib_v1_0_cfglut5.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>ltlib_v1_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/ila_0/ltlib_v1_0/hdl/verilog/ltlib_v1_0_cfglut6.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>ltlib_v1_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/ila_0/ltlib_v1_0/hdl/verilog/ltlib_v1_0_cfglut7.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>ltlib_v1_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/ila_0/ltlib_v1_0/hdl/verilog/ltlib_v1_0_cfglut8.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>ltlib_v1_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/ila_0/ltlib_v1_0/hdl/verilog/ltlib_v1_0_generic_memrd.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>ltlib_v1_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/ila_0/ltlib_v1_0/hdl/verilog/ltlib_v1_0_generic_mux.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>ltlib_v1_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/ila_0/ltlib_v1_0/hdl/verilog/ltlib_v1_0_match.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>ltlib_v1_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/ila_0/ltlib_v1_0/hdl/verilog/ltlib_v1_0_match_nodelay.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>ltlib_v1_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/ila_0/ltlib_v1_0/hdl/verilog/ltlib_v1_0_rising_edge_detection.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>ltlib_v1_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/ila_0/ltlib_v1_0/hdl/verilog/ltlib_v1_0_startup.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>ltlib_v1_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/ila_0/ltlib_v1_0/hdl/verilog/ltlib_v1_0_async_xfer.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>ltlib_v1_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/ila_0/xsdbs_v1_0/hdl/verilog/xsdbs_v1_0_icon2xsdb_inc.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xsdbs_v1_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/ila_0/xsdbs_v1_0/hdl/verilog/xsdbs_v1_0_inc.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xsdbs_v1_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/ila_0/xsdbs_v1_0/hdl/verilog/xsdbs_v1_0_reg_stat.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xsdbs_v1_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/ila_0/xsdbs_v1_0/hdl/verilog/xsdbs_v1_0_reg_p2s.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xsdbs_v1_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/ila_0/xsdbs_v1_0/hdl/verilog/xsdbs_v1_0_reg.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xsdbs_v1_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/ila_0/xsdbs_v1_0/hdl/verilog/xsdbs_v1_0_reg_ctl.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xsdbs_v1_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/ila_0/xsdbs_v1_0/hdl/verilog/xsdbs_v1_0_reg_strm.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xsdbs_v1_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/ila_0/xsdbs_v1_0/hdl/verilog/xsdbs_v1_0_if_buf.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xsdbs_v1_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/ila_0/xsdbs_v1_0/hdl/verilog/xsdbs_v1_0_xsdbs.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xsdbs_v1_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/ila_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_synth_comp.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>blk_mem_gen_v8_2</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/ila_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_defaults.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>blk_mem_gen_v8_2</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/ila_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>blk_mem_gen_v8_2</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/ila_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_getinit_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>blk_mem_gen_v8_2</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/ila_0/blk_mem_gen_v8_2/hdl/blk_mem_min_area_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>blk_mem_gen_v8_2</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/ila_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_bindec.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>blk_mem_gen_v8_2</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/ila_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_mux.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>blk_mem_gen_v8_2</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/ila_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>blk_mem_gen_v8_2</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/ila_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper_init.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>blk_mem_gen_v8_2</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/ila_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>blk_mem_gen_v8_2</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/ila_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_generic_cstr.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>blk_mem_gen_v8_2</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/ila_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_ecc_encoder.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>blk_mem_gen_v8_2</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/ila_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_ecc_decoder.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>blk_mem_gen_v8_2</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/ila_0/blk_mem_gen_v8_2/hdl/blk_mem_input_block.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>blk_mem_gen_v8_2</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/ila_0/blk_mem_gen_v8_2/hdl/blk_mem_output_block.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>blk_mem_gen_v8_2</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/ila_0/blk_mem_gen_v8_2/hdl/blk_mem_axi_read_fsm.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>blk_mem_gen_v8_2</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/ila_0/blk_mem_gen_v8_2/hdl/blk_mem_axi_read_wrapper.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>blk_mem_gen_v8_2</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/ila_0/blk_mem_gen_v8_2/hdl/blk_mem_axi_write_fsm.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>blk_mem_gen_v8_2</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/ila_0/blk_mem_gen_v8_2/hdl/blk_mem_axi_write_wrapper.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>blk_mem_gen_v8_2</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/ila_0/blk_mem_gen_v8_2/hdl/blk_mem_axi_regs_fwd.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>blk_mem_gen_v8_2</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/ila_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_top.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>blk_mem_gen_v8_2</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/ila_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_synth.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>blk_mem_gen_v8_2</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/ila_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>blk_mem_gen_v8_2</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/ila_0/ila_v5_0/hdl/verilog/ila_v5_0_ila_ver_inc.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>ila_v5_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/ila_0/ila_v5_0/hdl/verilog/ila_v5_0_ila_cap_addrgen.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>ila_v5_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/ila_0/ila_v5_0/hdl/verilog/ila_v5_0_ila_cap_ctrl_legacy.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>ila_v5_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/ila_0/ila_v5_0/hdl/verilog/ila_v5_0_ila_cap_sample_counter.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>ila_v5_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/ila_0/ila_v5_0/hdl/verilog/ila_v5_0_ila_cap_window_counter.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>ila_v5_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/ila_0/ila_v5_0/hdl/verilog/ila_v5_0_ila_core.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>ila_v5_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/ila_0/ila_v5_0/hdl/verilog/ila_v5_0_ila_lib_function.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>ila_v5_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/ila_0/ila_v5_0/hdl/verilog/ila_v5_0_ila_register.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>ila_v5_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/ila_0/ila_v5_0/hdl/verilog/ila_v5_0_ila_reset_ctrl.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>ila_v5_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/ila_0/ila_v5_0/hdl/verilog/ila_v5_0_ila_trace_memory.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>ila_v5_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/ila_0/ila_v5_0/hdl/verilog/ila_v5_0_ila_trig_match.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>ila_v5_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/ila_0/ila_v5_0/hdl/verilog/ila_v5_0_ila_adv_trigger_sequencer.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>ila_v5_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/ila_0/ila_v5_0/hdl/verilog/ila_v5_0_ila_counter.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>ila_v5_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/ila_0/ila_v5_0/hdl/verilog/ila_v5_0_ila_counter_match.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>ila_v5_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/ila_0/ila_v5_0/hdl/verilog/ila_v5_0_ila_fsm_memory_read.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>ila_v5_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/ila_0/ila_v5_0/hdl/verilog/ila_v5_0_ila_trigger.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>ila_v5_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/ila_0/ila_v5_0/hdl/verilog/ila_v5_0_ila.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>ila_v5_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/ila_0/ila_v5_0/constraints/ila.xdc</spirit:name>
        <spirit:userFileType>xdc</spirit:userFileType>
        <spirit:logicalName>ila_v5_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/ila_0/ila_0_ooc.xdc</spirit:name>
        <spirit:userFileType>xdc</spirit:userFileType>
        <spirit:userFileType>USED_IN_out_of_context</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/ila_0/synth/ila_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/fifo_generator_0/fifo_generator_0.xml</spirit:name>
        <spirit:userFileType>xml</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/fifo_generator_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_synth_comp.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>blk_mem_gen_v8_2</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/fifo_generator_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_defaults.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>blk_mem_gen_v8_2</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/fifo_generator_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>blk_mem_gen_v8_2</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/fifo_generator_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_getinit_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>blk_mem_gen_v8_2</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/fifo_generator_0/blk_mem_gen_v8_2/hdl/blk_mem_min_area_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>blk_mem_gen_v8_2</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/fifo_generator_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_bindec.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>blk_mem_gen_v8_2</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/fifo_generator_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_mux.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>blk_mem_gen_v8_2</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/fifo_generator_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>blk_mem_gen_v8_2</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/fifo_generator_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper_init.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>blk_mem_gen_v8_2</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/fifo_generator_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>blk_mem_gen_v8_2</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/fifo_generator_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_generic_cstr.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>blk_mem_gen_v8_2</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/fifo_generator_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_ecc_encoder.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>blk_mem_gen_v8_2</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/fifo_generator_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_ecc_decoder.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>blk_mem_gen_v8_2</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/fifo_generator_0/blk_mem_gen_v8_2/hdl/blk_mem_input_block.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>blk_mem_gen_v8_2</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/fifo_generator_0/blk_mem_gen_v8_2/hdl/blk_mem_output_block.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>blk_mem_gen_v8_2</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/fifo_generator_0/blk_mem_gen_v8_2/hdl/blk_mem_axi_read_fsm.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>blk_mem_gen_v8_2</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/fifo_generator_0/blk_mem_gen_v8_2/hdl/blk_mem_axi_read_wrapper.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>blk_mem_gen_v8_2</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/fifo_generator_0/blk_mem_gen_v8_2/hdl/blk_mem_axi_write_fsm.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>blk_mem_gen_v8_2</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/fifo_generator_0/blk_mem_gen_v8_2/hdl/blk_mem_axi_write_wrapper.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>blk_mem_gen_v8_2</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/fifo_generator_0/blk_mem_gen_v8_2/hdl/blk_mem_axi_regs_fwd.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>blk_mem_gen_v8_2</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/fifo_generator_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_top.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>blk_mem_gen_v8_2</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/fifo_generator_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_synth.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>blk_mem_gen_v8_2</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/fifo_generator_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>blk_mem_gen_v8_2</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/fifo_generator_0/fifo_generator_0/fifo_generator_0_clocks.xdc</spirit:name>
        <spirit:userFileType>xdc</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/fifo_generator_0/fifo_generator_0/fifo_generator_0.xdc</spirit:name>
        <spirit:userFileType>xdc</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/fifo_generator_0/fifo_generator_0_ooc.xdc</spirit:name>
        <spirit:userFileType>xdc</spirit:userFileType>
        <spirit:userFileType>USED_IN_out_of_context</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/fifo_generator_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/fifo_generator_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_defaults.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/fifo_generator_0/fifo_generator_v12_0/hdl/ramfifo/bram_sync_reg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/fifo_generator_0/fifo_generator_v12_0/hdl/ramfifo/bram_fifo_rstlogic.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/fifo_generator_0/fifo_generator_v12_0/hdl/common/input_blk.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/fifo_generator_0/fifo_generator_v12_0/hdl/common/output_blk.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/fifo_generator_0/fifo_generator_v12_0/hdl/common/synchronizer_ff.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/fifo_generator_0/fifo_generator_v12_0/hdl/common/shft_wrapper.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/fifo_generator_0/fifo_generator_v12_0/hdl/common/shft_ram.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/fifo_generator_0/fifo_generator_v12_0/hdl/ramfifo/dmem.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/fifo_generator_0/fifo_generator_v12_0/hdl/ramfifo/memory.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/fifo_generator_0/fifo_generator_v12_0/hdl/ramfifo/compare.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/fifo_generator_0/fifo_generator_v12_0/hdl/ramfifo/wr_bin_cntr.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/fifo_generator_0/fifo_generator_v12_0/hdl/ramfifo/rd_bin_cntr.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/fifo_generator_0/fifo_generator_v12_0/hdl/ramfifo/updn_cntr.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/fifo_generator_0/fifo_generator_v12_0/hdl/ramfifo/rd_status_flags_as.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/fifo_generator_0/fifo_generator_v12_0/hdl/ramfifo/rd_status_flags_ss.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/fifo_generator_0/fifo_generator_v12_0/hdl/common/rd_pe_as.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/fifo_generator_0/fifo_generator_v12_0/hdl/common/rd_pe_ss.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/fifo_generator_0/fifo_generator_v12_0/hdl/ramfifo/rd_handshaking_flags.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/fifo_generator_0/fifo_generator_v12_0/hdl/ramfifo/rd_dc_as.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/fifo_generator_0/fifo_generator_v12_0/hdl/ramfifo/rd_dc_fwft_ext_as.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/fifo_generator_0/fifo_generator_v12_0/hdl/ramfifo/dc_ss_fwft.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/fifo_generator_0/fifo_generator_v12_0/hdl/ramfifo/rd_fwft.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/fifo_generator_0/fifo_generator_v12_0/hdl/ramfifo/rd_logic_pkt_fifo.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/fifo_generator_0/fifo_generator_v12_0/hdl/ramfifo/reset_blk_ramfifo.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/fifo_generator_0/fifo_generator_v12_0/hdl/ramfifo/clk_x_pntrs.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/fifo_generator_0/fifo_generator_v12_0/hdl/ramfifo/wr_status_flags_as.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/fifo_generator_0/fifo_generator_v12_0/hdl/ramfifo/wr_status_flags_ss.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/fifo_generator_0/fifo_generator_v12_0/hdl/common/wr_pf_as.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/fifo_generator_0/fifo_generator_v12_0/hdl/common/wr_pf_ss.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/fifo_generator_0/fifo_generator_v12_0/hdl/ramfifo/wr_handshaking_flags.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/fifo_generator_0/fifo_generator_v12_0/hdl/ramfifo/wr_dc_as.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/fifo_generator_0/fifo_generator_v12_0/hdl/ramfifo/wr_dc_fwft_ext_as.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/fifo_generator_0/fifo_generator_v12_0/hdl/ramfifo/dc_ss.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/fifo_generator_0/fifo_generator_v12_0/hdl/ramfifo/wr_logic.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/fifo_generator_0/fifo_generator_v12_0/hdl/ramfifo/wr_logic_pkt_fifo.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/fifo_generator_0/fifo_generator_v12_0/hdl/ramfifo/wr_status_flags_sshft.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/fifo_generator_0/fifo_generator_v12_0/hdl/ramfifo/rd_status_flags_sshft.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/fifo_generator_0/fifo_generator_v12_0/hdl/ramfifo/wr_pf_sshft.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/fifo_generator_0/fifo_generator_v12_0/hdl/ramfifo/rd_pe_sshft.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/fifo_generator_0/fifo_generator_v12_0/hdl/ramfifo/logic_sshft.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/fifo_generator_0/fifo_generator_v12_0/hdl/ramfifo/async_fifo.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/fifo_generator_0/fifo_generator_v12_0/hdl/ramfifo/rd_logic.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/fifo_generator_0/fifo_generator_v12_0/hdl/ramfifo/fifo_generator_ramfifo.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/fifo_generator_0/fifo_generator_v12_0/hdl/builtin/fifo_generator_v12_0_comps_builtin.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/fifo_generator_0/fifo_generator_v12_0/hdl/builtin/delay.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/fifo_generator_0/fifo_generator_v12_0/hdl/builtin/clk_x_pntrs_builtin.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/fifo_generator_0/fifo_generator_v12_0/hdl/builtin/bin_cntr.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/fifo_generator_0/fifo_generator_v12_0/hdl/builtin/logic_builtin.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/fifo_generator_0/fifo_generator_v12_0/hdl/builtin/reset_builtin.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/fifo_generator_0/fifo_generator_v12_0/hdl/builtin/builtin_prim.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/fifo_generator_0/fifo_generator_v12_0/hdl/builtin/builtin_extdepth.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/fifo_generator_0/fifo_generator_v12_0/hdl/builtin/builtin_top.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/fifo_generator_0/fifo_generator_v12_0/hdl/builtin/builtin_prim_v6.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/fifo_generator_0/fifo_generator_v12_0/hdl/builtin/builtin_extdepth_v6.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/fifo_generator_0/fifo_generator_v12_0/hdl/builtin/builtin_extdepth_low_latency.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/fifo_generator_0/fifo_generator_v12_0/hdl/builtin/builtin_top_v6.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/fifo_generator_0/fifo_generator_v12_0/hdl/builtin/fifo_generator_v12_0_builtin.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/fifo_generator_0/fifo_generator_v12_0/hdl/fifo_generator_top.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/fifo_generator_0/fifo_generator_v12_0/hdl/ramfifo/axi_reg_slice.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/fifo_generator_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_synth.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/fifo_generator_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/fifo_generator_0/synth/fifo_generator_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/clk_wiz_0/clk_wiz_0.xml</spirit:name>
        <spirit:userFileType>xml</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/clk_wiz_0/clk_wiz_0.xdc</spirit:name>
        <spirit:userFileType>xdc</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/clk_wiz_0/clk_wiz_0_ooc.xdc</spirit:name>
        <spirit:userFileType>xdc</spirit:userFileType>
        <spirit:userFileType>USED_IN_out_of_context</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/clk_wiz_0/clk_wiz_0_clk_wiz.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/clk_wiz_0/clk_wiz_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>verilog/src/fe/fe_common.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>verilog/src/fe/fe_invert.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>verilog/src/fe/fe_pow22523.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>verilog/src/ge/ge_double_scalarmult_vartime.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>verilog/src/fe/fe_mulx.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>verilog/src/ge/ge_frombytes_negate_vartime.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>verilog/src/EPU.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/hdl/EdXel_v1_1_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/hdl/EdXel_v1_1.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_8f6adb6f</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/mult32x64/mult32x64.xml</spirit:name>
        <spirit:userFileType>xml</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/mult32x64/xbip_utils_v3_0/hdl/xbip_utils_v3_0_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xbip_utils_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/mult32x64/xbip_utils_v3_0/hdl/xcc_utils_v3_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xbip_utils_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/mult32x64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv_comp.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xbip_pipe_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/mult32x64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_comp.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xbip_pipe_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/mult32x64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xbip_pipe_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/mult32x64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xbip_pipe_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/mult32x64/xbip_bram18k_v3_0/hdl/xbip_bram18k_v3_0_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xbip_bram18k_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/mult32x64/xbip_bram18k_v3_0/hdl/xbip_bram18k_v3_0_viv_comp.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xbip_bram18k_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/mult32x64/xbip_bram18k_v3_0/hdl/xbip_bram18k_hdl_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xbip_bram18k_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/mult32x64/xbip_bram18k_v3_0/hdl/xbip_bram18k_synth.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xbip_bram18k_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/mult32x64/xbip_bram18k_v3_0/hdl/xbip_bram18k_rtl.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xbip_bram18k_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/mult32x64/xbip_bram18k_v3_0/hdl/xbip_bram18k_v3_0_viv.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xbip_bram18k_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/mult32x64/xbip_bram18k_v3_0/hdl/xbip_bram18k_v3_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xbip_bram18k_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/mult32x64/mult32x64_ooc.xdc</spirit:name>
        <spirit:userFileType>xdc</spirit:userFileType>
        <spirit:userFileType>USED_IN_out_of_context</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/mult32x64/mult_gen_v12_0/hdl/mult_gen_v12_0_comp.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>mult_gen_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/mult32x64/mult_gen_v12_0/hdl/mult_gen_v12_0_viv_comp.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>mult_gen_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/mult32x64/mult_gen_v12_0/hdl/mult_gen_v12_0_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>mult_gen_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/mult32x64/mult_gen_v12_0/hdl/op_resize.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>mult_gen_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/mult32x64/mult_gen_v12_0/hdl/delay_line.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>mult_gen_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/mult32x64/mult_gen_v12_0/hdl/cc_compare.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>mult_gen_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/mult32x64/mult_gen_v12_0/hdl/luts.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>mult_gen_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/mult32x64/mult_gen_v12_0/hdl/mult18.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>mult_gen_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/mult32x64/mult_gen_v12_0/hdl/dsp_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>mult_gen_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/mult32x64/mult_gen_v12_0/hdl/dsp.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>mult_gen_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/mult32x64/mult_gen_v12_0/hdl/hybrid.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>mult_gen_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/mult32x64/mult_gen_v12_0/hdl/ccm_dist_mem.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>mult_gen_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/mult32x64/mult_gen_v12_0/hdl/ccm_sp_block_mem.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>mult_gen_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/mult32x64/mult_gen_v12_0/hdl/ccm_dp_block_mem.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>mult_gen_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/mult32x64/mult_gen_v12_0/hdl/ccm_syncmem.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>mult_gen_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/mult32x64/mult_gen_v12_0/hdl/ccm_scaled_adder.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>mult_gen_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/mult32x64/mult_gen_v12_0/hdl/ccm_operation.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>mult_gen_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/mult32x64/mult_gen_v12_0/hdl/ccm.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>mult_gen_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/mult32x64/mult_gen_v12_0/hdl/three_input_adder.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>mult_gen_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/mult32x64/mult_gen_v12_0/hdl/multMxN_lut6.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>mult_gen_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/mult32x64/mult_gen_v12_0/hdl/mult_gen_v12_0_viv.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>mult_gen_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/mult32x64/mult_gen_v12_0/hdl/mult_gen_v12_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>mult_gen_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/mult32x64/sim/mult32x64.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/mult19/mult19.xml</spirit:name>
        <spirit:userFileType>xml</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/mult19/xbip_utils_v3_0/hdl/xbip_utils_v3_0_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xbip_utils_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/mult19/xbip_utils_v3_0/hdl/xcc_utils_v3_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xbip_utils_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/mult19/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv_comp.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xbip_pipe_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/mult19/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_comp.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xbip_pipe_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/mult19/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xbip_pipe_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/mult19/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xbip_pipe_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/mult19/xbip_bram18k_v3_0/hdl/xbip_bram18k_v3_0_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xbip_bram18k_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/mult19/xbip_bram18k_v3_0/hdl/xbip_bram18k_v3_0_viv_comp.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xbip_bram18k_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/mult19/xbip_bram18k_v3_0/hdl/xbip_bram18k_hdl_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xbip_bram18k_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/mult19/xbip_bram18k_v3_0/hdl/xbip_bram18k_synth.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xbip_bram18k_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/mult19/xbip_bram18k_v3_0/hdl/xbip_bram18k_rtl.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xbip_bram18k_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/mult19/xbip_bram18k_v3_0/hdl/xbip_bram18k_v3_0_viv.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xbip_bram18k_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/mult19/xbip_bram18k_v3_0/hdl/xbip_bram18k_v3_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xbip_bram18k_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/mult19/mult19_ooc.xdc</spirit:name>
        <spirit:userFileType>xdc</spirit:userFileType>
        <spirit:userFileType>USED_IN_out_of_context</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/mult19/mult_gen_v12_0/hdl/mult_gen_v12_0_comp.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>mult_gen_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/mult19/mult_gen_v12_0/hdl/mult_gen_v12_0_viv_comp.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>mult_gen_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/mult19/mult_gen_v12_0/hdl/mult_gen_v12_0_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>mult_gen_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/mult19/mult_gen_v12_0/hdl/op_resize.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>mult_gen_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/mult19/mult_gen_v12_0/hdl/delay_line.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>mult_gen_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/mult19/mult_gen_v12_0/hdl/cc_compare.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>mult_gen_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/mult19/mult_gen_v12_0/hdl/luts.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>mult_gen_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/mult19/mult_gen_v12_0/hdl/mult18.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>mult_gen_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/mult19/mult_gen_v12_0/hdl/dsp_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>mult_gen_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/mult19/mult_gen_v12_0/hdl/dsp.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>mult_gen_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/mult19/mult_gen_v12_0/hdl/hybrid.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>mult_gen_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/mult19/mult_gen_v12_0/hdl/ccm_dist_mem.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>mult_gen_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/mult19/mult_gen_v12_0/hdl/ccm_sp_block_mem.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>mult_gen_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/mult19/mult_gen_v12_0/hdl/ccm_dp_block_mem.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>mult_gen_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/mult19/mult_gen_v12_0/hdl/ccm_syncmem.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>mult_gen_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/mult19/mult_gen_v12_0/hdl/ccm_scaled_adder.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>mult_gen_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/mult19/mult_gen_v12_0/hdl/ccm_operation.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>mult_gen_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/mult19/mult_gen_v12_0/hdl/ccm.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>mult_gen_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/mult19/mult_gen_v12_0/hdl/three_input_adder.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>mult_gen_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/mult19/mult_gen_v12_0/hdl/multMxN_lut6.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>mult_gen_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/mult19/mult_gen_v12_0/hdl/mult_gen_v12_0_viv.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>mult_gen_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/mult19/mult_gen_v12_0/hdl/mult_gen_v12_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>mult_gen_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/mult19/sim/mult19.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/blk_mem_gen_0/blk_mem_gen_0.xml</spirit:name>
        <spirit:userFileType>xml</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/blk_mem_gen_0/blk_mem_gen_0.mif</spirit:name>
        <spirit:userFileType>mif</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/blk_mem_gen_0/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>blk_mem_gen_v8_2</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/blk_mem_gen_0/sim/blk_mem_gen_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/add64/add64.xml</spirit:name>
        <spirit:userFileType>xml</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/add64/xbip_utils_v3_0/hdl/xbip_utils_v3_0_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xbip_utils_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/add64/xbip_utils_v3_0/hdl/xcc_utils_v3_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xbip_utils_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/add64/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_comp.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>c_reg_fd_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/add64/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_viv_comp.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>c_reg_fd_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/add64/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_viv.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>c_reg_fd_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/add64/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>c_reg_fd_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/add64/xbip_dsp48_wrapper_v3_0/hdl/xbip_dsp48_wrapper_v3_0_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xbip_dsp48_wrapper_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/add64/xbip_dsp48_wrapper_v3_0/hdl/xbip_dsp48a_wrapper_v3_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xbip_dsp48_wrapper_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/add64/xbip_dsp48_wrapper_v3_0/hdl/xbip_dsp48a1_wrapper_v3_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xbip_dsp48_wrapper_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/add64/xbip_dsp48_wrapper_v3_0/hdl/xbip_dsp48e_wrapper_v3_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xbip_dsp48_wrapper_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/add64/xbip_dsp48_wrapper_v3_0/hdl/xbip_dsp48e1_wrapper_v3_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xbip_dsp48_wrapper_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/add64/xbip_dsp48_wrapper_v3_0/hdl/xbip_dsp48e2_wrapper_v3_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xbip_dsp48_wrapper_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/add64/xbip_dsp48_wrapper_v3_0/hdl/xbip_dsp48_wrapper_v3_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xbip_dsp48_wrapper_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/add64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv_comp.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xbip_pipe_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/add64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_comp.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xbip_pipe_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/add64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xbip_pipe_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/add64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xbip_pipe_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/add64/xbip_dsp48_addsub_v3_0/hdl/xbip_dsp48_addsub_v3_0_viv_comp.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xbip_dsp48_addsub_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/add64/xbip_dsp48_addsub_v3_0/hdl/xbip_dsp48_addsub_v3_0_comp.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xbip_dsp48_addsub_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/add64/xbip_dsp48_addsub_v3_0/hdl/xbip_dsp48_addsub_v3_0_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xbip_dsp48_addsub_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/add64/xbip_dsp48_addsub_v3_0/hdl/xbip_dsp48_addsub_rtl.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xbip_dsp48_addsub_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/add64/xbip_dsp48_addsub_v3_0/hdl/xbip_dsp48_addsub_synth.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xbip_dsp48_addsub_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/add64/xbip_dsp48_addsub_v3_0/hdl/xbip_dsp48_addsub_v3_0_viv.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xbip_dsp48_addsub_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/add64/xbip_dsp48_addsub_v3_0/hdl/xbip_dsp48_addsub_v3_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xbip_dsp48_addsub_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/add64/xbip_addsub_v3_0/hdl/xbip_addsub_v3_0_comp.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xbip_addsub_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/add64/xbip_addsub_v3_0/hdl/xbip_addsub_v3_0_viv_comp.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xbip_addsub_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/add64/xbip_addsub_v3_0/hdl/xbip_addsub_v3_0_viv.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xbip_addsub_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/add64/xbip_addsub_v3_0/hdl/xbip_addsub_v3_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xbip_addsub_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/add64/add64_ooc.xdc</spirit:name>
        <spirit:userFileType>xdc</spirit:userFileType>
        <spirit:userFileType>USED_IN_out_of_context</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/add64/c_addsub_v12_0/hdl/c_addsub_v12_0_comp.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>c_addsub_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/add64/c_addsub_v12_0/hdl/c_addsub_v12_0_viv_comp.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>c_addsub_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/add64/c_addsub_v12_0/hdl/c_addsub_v12_0_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>c_addsub_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/add64/c_addsub_v12_0/hdl/c_addsub_v12_0_pkg_legacy.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>c_addsub_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/add64/c_addsub_v12_0/hdl/c_addsub_v12_0_lut6_legacy.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>c_addsub_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/add64/c_addsub_v12_0/hdl/c_addsub_v12_0_base_legacy.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>c_addsub_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/add64/c_addsub_v12_0/hdl/c_addsub_v12_0_fabric_legacy.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>c_addsub_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/add64/c_addsub_v12_0/hdl/c_addsub_v12_0_legacy.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>c_addsub_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/add64/c_addsub_v12_0/hdl/c_addsub_v12_0_viv.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>c_addsub_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/add64/c_addsub_v12_0/hdl/c_addsub_v12_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>c_addsub_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/add64/sim/add64.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/ila_0/sim/ila_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/fifo_generator_0/fifo_generator_0.xml</spirit:name>
        <spirit:userFileType>xml</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/fifo_generator_0/fifo_generator_v12_0/simulation/fifo_generator_vlog_beh.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/fifo_generator_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/fifo_generator_0/fifo_generator_v12_0/hdl/common/input_blk.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/fifo_generator_0/fifo_generator_v12_0/hdl/common/output_blk.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/fifo_generator_0/fifo_generator_v12_0/hdl/common/shft_wrapper.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/fifo_generator_0/fifo_generator_v12_0/hdl/common/shft_ram.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/fifo_generator_0/fifo_generator_v12_0/hdl/common/wr_pf_as.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/fifo_generator_0/fifo_generator_v12_0/hdl/common/wr_pf_ss.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/fifo_generator_0/fifo_generator_v12_0/hdl/common/rd_pe_as.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/fifo_generator_0/fifo_generator_v12_0/hdl/common/rd_pe_ss.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/fifo_generator_0/fifo_generator_v12_0/hdl/common/synchronizer_ff.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/fifo_generator_0/fifo_generator_v12_0/hdl/builtin/delay.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/fifo_generator_0/fifo_generator_v12_0/hdl/builtin/bin_cntr.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/fifo_generator_0/fifo_generator_v12_0/hdl/builtin/clk_x_pntrs_builtin.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/fifo_generator_0/fifo_generator_v12_0/hdl/builtin/logic_builtin.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/fifo_generator_0/fifo_generator_v12_0/hdl/builtin/builtin_prim.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/fifo_generator_0/fifo_generator_v12_0/hdl/builtin/builtin_extdepth.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/fifo_generator_0/fifo_generator_v12_0/hdl/builtin/builtin_top.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/fifo_generator_0/fifo_generator_v12_0/hdl/builtin/reset_builtin.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/fifo_generator_0/fifo_generator_v12_0/hdl/builtin/builtin_prim_v6.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/fifo_generator_0/fifo_generator_v12_0/hdl/builtin/builtin_extdepth_v6.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/fifo_generator_0/fifo_generator_v12_0/hdl/builtin/builtin_extdepth_low_latency.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/fifo_generator_0/fifo_generator_v12_0/hdl/builtin/builtin_top_v6.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/fifo_generator_0/fifo_generator_v12_0/hdl/builtin/fifo_generator_v12_0_builtin.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/fifo_generator_0/fifo_generator_v12_0/hdl/ramfifo/bram_sync_reg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/fifo_generator_0/fifo_generator_v12_0/hdl/ramfifo/bram_fifo_rstlogic.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/fifo_generator_0/fifo_generator_v12_0/hdl/ramfifo/reset_blk_ramfifo.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/fifo_generator_0/fifo_generator_v12_0/hdl/ramfifo/axi_reg_slice.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/fifo_generator_0/fifo_generator_v12_0/hdl/fifo_generator_top_bi_sim.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/fifo_generator_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_synth.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/fifo_generator_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_top.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v12_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/fifo_generator_0/sim/fifo_generator_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/clk_wiz_0/clk_wiz_0.xml</spirit:name>
        <spirit:userFileType>xml</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/clk_wiz_0/clk_wiz_0_clk_wiz.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/clk_wiz_0/clk_wiz_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>verilog/src/fe/fe_common.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>verilog/src/fe/fe_invert.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>verilog/src/fe/fe_pow22523.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>verilog/src/ge/ge_double_scalarmult_vartime.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>verilog/src/fe/fe_mulx.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>verilog/src/ge/ge_frombytes_negate_vartime.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>verilog/src/EPU.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/hdl/EdXel_v1_1_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/hdl/EdXel_v1_1.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_implementation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>EdXel_1.1/src/clk_wiz_0/clk_wiz_0_board.xdc</spirit:name>
        <spirit:userFileType>xdc</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_board</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_testbench_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>EdXel_1.1/XPR/XPR.srcs/sim_1/imports/src/testbed/femulx_tb.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/XPR/XPR.srcs/sim_1/imports/src/testbed/ge_double_scalarmult_vartime_tb.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/XPR/XPR.srcs/sim_1/imports/src/testbed/fe_invert_tb.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/XPR/XPR.srcs/sim_1/imports/src/fe/fe_common.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/XPR/XPR.srcs/sim_1/imports/src/testbed/fe_tobytes_tb.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/XPR/XPR.srcs/sim_1/imports/src/testbed/EPU_tb.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>EdXel_1.1/XPR/XPR.srcs/sim_1/imports/src/testbed/ge_frombytes_negate_vartime_tb.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/EdXel_v1_5.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
        <spirit:userFileType>CHECKSUM_f51e5c58</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>EdXel_1.5.0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>NUM_EPU</spirit:name>
      <spirit:displayName>Num Epu</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.NUM_EPU" spirit:order="1100">2</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 Axi Addr Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="1200">16</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 Axi Data Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="1300">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:displayName>Component Name</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">EdXel_v1_1_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>EdXel_1.5.0</xilinx:displayName>
      <xilinx:coreRevision>2</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2014-11-21T23:34:38Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="user.org:user:EdXel_v1_1:1.0_ARCHIVE_LOCATION">/home/immesys/w/FPGA/edxcel</xilinx:tag>
        <xilinx:tag xilinx:name="SDB:user:EdXel_v1_1:1.0_ARCHIVE_LOCATION">/home/immesys/w/FPGA/edxcel</xilinx:tag>
        <xilinx:tag xilinx:name="SDB:user:EdXel_v1_1:1.5_ARCHIVE_LOCATION">/home/immesys/w/FPGA/edxcel</xilinx:tag>
        <xilinx:tag xilinx:name="SDB:user:EdXel:1.5_ARCHIVE_LOCATION">/home/immesys/w/FPGA/edxcel</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2014.3.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="8ecf72e9"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="e35fa88f"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="0b5bf37f"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="54378fcf"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="16745e43"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="2048e7b4"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
