-makelib xcelium_lib/xil_defaultlib -sv \
  "C:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" \
  "C:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" \
  "C:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" \
-endlib
-makelib xcelium_lib/xpm \
  "C:/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_VCOMP.vhd" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/integrated_design/ipshared/42fb/OV_CAM.srcs/sources_1/new/OV5640_Config.v" \
  "../../../bd/integrated_design/ipshared/42fb/OV_CAM.srcs/sources_1/new/OV7670_Config.v" \
  "../../../bd/integrated_design/ipshared/42fb/OV_CAM.srcs/sources_1/imports/zybo_stereo/OV_CAM_SCCB.v" \
  "../../../bd/integrated_design/ipshared/42fb/OV_CAM.srcs/sources_1/imports/zybo_stereo/OV_CAM_Controller.v" \
  "../../../bd/integrated_design/ipshared/42fb/OV_CAM.srcs/sources_1/imports/zybo_stereo/OV_CAM_Capture.v" \
  "../../../bd/integrated_design/ipshared/42fb/OV_CAM.srcs/sources_1/imports/zybo_stereo/OV_CAM_CLK_Divider.v" \
  "../../../bd/integrated_design/ipshared/42fb/OV_CAM.srcs/sources_1/imports/zybo_stereo/OV_CAM.v" \
  "../../../bd/integrated_design/ip/integrated_design_OV_CAM_0_0/sim/integrated_design_OV_CAM_0_0.v" \
  "../../../bd/integrated_design/ipshared/e147/xlconstant.v" \
  "../../../bd/integrated_design/ip/integrated_design_xlconstant_0_0/sim/integrated_design_xlconstant_0_0.v" \
-endlib
-makelib xcelium_lib/fifo_generator_v13_1_2 \
  "../../../../../../../integration.srcs/sources_1/bd/integrated_design/ipshared/a807/simulation/fifo_generator_vlog_beh.v" \
-endlib
-makelib xcelium_lib/fifo_generator_v13_1_2 \
  "../../../../../../../integration.srcs/sources_1/bd/integrated_design/ipshared/a807/hdl/fifo_generator_v13_1_rfs.vhd" \
-endlib
-makelib xcelium_lib/fifo_generator_v13_1_2 \
  "../../../../../../../integration.srcs/sources_1/bd/integrated_design/ipshared/a807/hdl/fifo_generator_v13_1_rfs.v" \
-endlib
-makelib xcelium_lib/v_vid_in_axi4s_v4_0_4 \
  "../../../../../../../integration.srcs/sources_1/bd/integrated_design/ipshared/251f/hdl/v_vid_in_axi4s_v4_0_vl_rfs.v" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/integrated_design/ip/integrated_design_v_vid_in_axi4s_0_0/sim/integrated_design_v_vid_in_axi4s_0_0.v" \
  "../../../bd/integrated_design/ip/integrated_design_clk_wiz_0_0/integrated_design_clk_wiz_0_0_clk_wiz.v" \
  "../../../bd/integrated_design/ip/integrated_design_clk_wiz_0_0/integrated_design_clk_wiz_0_0.v" \
  "../../../bd/integrated_design/ipshared/2e37/xlconcat.v" \
  "../../../bd/integrated_design/ip/integrated_design_xlconcat_0_0/sim/integrated_design_xlconcat_0_0.v" \
-endlib
-makelib xcelium_lib/processing_system7_bfm_v2_0_5 \
  "../../../../../../../integration.srcs/sources_1/bd/integrated_design/ipshared/2527/hdl/processing_system7_bfm_v2_0_vl_rfs.v" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/integrated_design/ip/integrated_design_processing_system7_0_0/sim/integrated_design_processing_system7_0_0.v" \
-endlib
-makelib xcelium_lib/lib_cdc_v1_0_2 \
  "../../../../../../../integration.srcs/sources_1/bd/integrated_design/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd" \
-endlib
-makelib xcelium_lib/lib_pkg_v1_0_2 \
  "../../../../../../../integration.srcs/sources_1/bd/integrated_design/ipshared/832a/hdl/lib_pkg_v1_0_rfs.vhd" \
-endlib
-makelib xcelium_lib/lib_fifo_v1_0_6 \
  "../../../../../../../integration.srcs/sources_1/bd/integrated_design/ipshared/61a7/hdl/lib_fifo_v1_0_rfs.vhd" \
-endlib
-makelib xcelium_lib/blk_mem_gen_v8_3_4 \
  "../../../../../../../integration.srcs/sources_1/bd/integrated_design/ipshared/59b0/simulation/blk_mem_gen_v8_3.v" \
-endlib
-makelib xcelium_lib/lib_bmg_v1_0_6 \
  "../../../../../../../integration.srcs/sources_1/bd/integrated_design/ipshared/7d44/hdl/lib_bmg_v1_0_rfs.vhd" \
-endlib
-makelib xcelium_lib/lib_srl_fifo_v1_0_2 \
  "../../../../../../../integration.srcs/sources_1/bd/integrated_design/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd" \
-endlib
-makelib xcelium_lib/axi_datamover_v5_1_12 \
  "../../../../../../../integration.srcs/sources_1/bd/integrated_design/ipshared/1cd0/hdl/axi_datamover_v5_1_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/axi_vdma_v6_2_9 \
  "../../../../../../../integration.srcs/sources_1/bd/integrated_design/ipshared/3e37/hdl/axi_vdma_v6_2_rfs.v" \
-endlib
-makelib xcelium_lib/axi_vdma_v6_2_9 \
  "../../../../../../../integration.srcs/sources_1/bd/integrated_design/ipshared/3e37/hdl/axi_vdma_v6_2_rfs.vhd" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/integrated_design/ip/integrated_design_axi_vdma_0_0/sim/integrated_design_axi_vdma_0_0.vhd" \
-endlib
-makelib xcelium_lib/proc_sys_reset_v5_0_10 \
  "../../../../../../../integration.srcs/sources_1/bd/integrated_design/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/integrated_design/ip/integrated_design_rst_ps7_0_100M_0/sim/integrated_design_rst_ps7_0_100M_0.vhd" \
  "../../../bd/integrated_design/ip/integrated_design_rst_ps7_0_150M_0/sim/integrated_design_rst_ps7_0_150M_0.vhd" \
-endlib
-makelib xcelium_lib/axi_lite_ipif_v3_0_4 \
  "../../../../../../../integration.srcs/sources_1/bd/integrated_design/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/v_tc_v6_1_9 \
  "../../../../../../../integration.srcs/sources_1/bd/integrated_design/ipshared/9581/hdl/v_tc_v6_1_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/integrated_design/ip/integrated_design_v_tc_0_0/sim/integrated_design_v_tc_0_0.vhd" \
-endlib
-makelib xcelium_lib/v_axi4s_vid_out_v4_0_4 \
  "../../../../../../../integration.srcs/sources_1/bd/integrated_design/ipshared/a7c9/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/integrated_design/ip/integrated_design_v_axi4s_vid_out_0_0/sim/integrated_design_v_axi4s_vid_out_0_0.v" \
  "../../../bd/integrated_design/ip/integrated_design_xlconstant_1_0/sim/integrated_design_xlconstant_1_0.v" \
  "../../../bd/integrated_design/ip/integrated_design_OV_CAM_L_0/sim/integrated_design_OV_CAM_L_0.v" \
  "../../../bd/integrated_design/ip/integrated_design_v_vid_in_axi4s_0_1/sim/integrated_design_v_vid_in_axi4s_0_1.v" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/integrated_design/ip/integrated_design_axi_vdma_0_1/sim/integrated_design_axi_vdma_0_1.vhd" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/integrated_design/ip/integrated_design_xlconcat_1_0/sim/integrated_design_xlconcat_1_0.v" \
  "../../../../../../../integration.srcs/sources_1/bd/integrated_design/ipshared/33a8/hdl/verilog/preprocess_map2_dpcA.v" \
  "../../../../../../../integration.srcs/sources_1/bd/integrated_design/ipshared/33a8/hdl/verilog/Block_proc.v" \
  "../../../../../../../integration.srcs/sources_1/bd/integrated_design/ipshared/33a8/hdl/verilog/start_for_Mat2AXItde.v" \
  "../../../../../../../integration.srcs/sources_1/bd/integrated_design/ipshared/33a8/hdl/verilog/Remap.v" \
  "../../../../../../../integration.srcs/sources_1/bd/integrated_design/ipshared/33a8/hdl/verilog/Remap_nearest_bufbkb.v" \
  "../../../../../../../integration.srcs/sources_1/bd/integrated_design/ipshared/33a8/hdl/verilog/preprocess.v" \
  "../../../../../../../integration.srcs/sources_1/bd/integrated_design/ipshared/33a8/hdl/verilog/preprocess_img_rafYi.v" \
  "../../../../../../../integration.srcs/sources_1/bd/integrated_design/ipshared/33a8/hdl/verilog/preprocess_urem_1eOg.v" \
  "../../../../../../../integration.srcs/sources_1/bd/integrated_design/ipshared/33a8/hdl/verilog/AXIvideo2Mat_1.v" \
  "../../../../../../../integration.srcs/sources_1/bd/integrated_design/ipshared/33a8/hdl/verilog/preprocess_img_raibs.v" \
  "../../../../../../../integration.srcs/sources_1/bd/integrated_design/ipshared/33a8/hdl/verilog/preprocess_map1_dmb6.v" \
  "../../../../../../../integration.srcs/sources_1/bd/integrated_design/ipshared/33a8/hdl/verilog/preprocess_img_rajbC.v" \
  "../../../../../../../integration.srcs/sources_1/bd/integrated_design/ipshared/33a8/hdl/verilog/preprocess_img_dsqcK.v" \
  "../../../../../../../integration.srcs/sources_1/bd/integrated_design/ipshared/33a8/hdl/verilog/start_for_Remap_U0.v" \
  "../../../../../../../integration.srcs/sources_1/bd/integrated_design/ipshared/33a8/hdl/verilog/preprocess_img_dssc4.v" \
  "../../../../../../../integration.srcs/sources_1/bd/integrated_design/ipshared/33a8/hdl/verilog/preprocess_map1_dncg.v" \
  "../../../../../../../integration.srcs/sources_1/bd/integrated_design/ipshared/33a8/hdl/verilog/AXIvideo2Mat.v" \
  "../../../../../../../integration.srcs/sources_1/bd/integrated_design/ipshared/33a8/hdl/verilog/preprocess_map2_docq.v" \
  "../../../../../../../integration.srcs/sources_1/bd/integrated_design/ipshared/33a8/hdl/verilog/Remap_nearest.v" \
  "../../../../../../../integration.srcs/sources_1/bd/integrated_design/ipshared/33a8/hdl/verilog/preprocess_img_rakbM.v" \
  "../../../../../../../integration.srcs/sources_1/bd/integrated_design/ipshared/33a8/hdl/verilog/preprocess_img_dsrcU.v" \
  "../../../../../../../integration.srcs/sources_1/bd/integrated_design/ipshared/33a8/hdl/verilog/Mat2AXIvideo.v" \
  "../../../../../../../integration.srcs/sources_1/bd/integrated_design/ipshared/33a8/hdl/verilog/Remap_nearest_r.v" \
  "../../../../../../../integration.srcs/sources_1/bd/integrated_design/ipshared/33a8/hdl/verilog/preprocess_img_rahbi.v" \
  "../../../../../../../integration.srcs/sources_1/bd/integrated_design/ipshared/33a8/hdl/verilog/preprocess_img_rag8j.v" \
  "../../../../../../../integration.srcs/sources_1/bd/integrated_design/ipshared/33a8/hdl/verilog/AXIvideo2Mat48.v" \
  "../../../../../../../integration.srcs/sources_1/bd/integrated_design/ipshared/33a8/hdl/verilog/preprocess_img_ralbW.v" \
  "../../../bd/integrated_design/ip/integrated_design_preprocess_0_0/sim/integrated_design_preprocess_0_0.v" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/integrated_design/ip/integrated_design_axi_vdma_2_0/sim/integrated_design_axi_vdma_2_0.vhd" \
  "../../../bd/integrated_design/ip/integrated_design_axi_vdma_2_1/sim/integrated_design_axi_vdma_2_1.vhd" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/integrated_design/ip/integrated_design_preprocess_0_1/sim/integrated_design_preprocess_0_1.v" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/integrated_design/ip/integrated_design_axi_vdma_2_2/sim/integrated_design_axi_vdma_2_2.vhd" \
  "../../../bd/integrated_design/ip/integrated_design_axi_vdma_3_0/sim/integrated_design_axi_vdma_3_0.vhd" \
  "../../../../../../../integration.srcs/sources_1/bd/integrated_design/ipshared/dc1a/src/ClockGen.vhd" \
  "../../../../../../../integration.srcs/sources_1/bd/integrated_design/ipshared/dc1a/src/SyncAsync.vhd" \
  "../../../../../../../integration.srcs/sources_1/bd/integrated_design/ipshared/dc1a/src/SyncAsyncReset.vhd" \
  "../../../../../../../integration.srcs/sources_1/bd/integrated_design/ipshared/dc1a/src/DVI_Constants.vhd" \
  "../../../../../../../integration.srcs/sources_1/bd/integrated_design/ipshared/dc1a/src/OutputSERDES.vhd" \
  "../../../../../../../integration.srcs/sources_1/bd/integrated_design/ipshared/dc1a/src/TMDS_Encoder.vhd" \
  "../../../../../../../integration.srcs/sources_1/bd/integrated_design/ipshared/dc1a/src/rgb2dvi.vhd" \
  "../../../bd/integrated_design/ip/integrated_design_rgb2dvi_0_0/sim/integrated_design_rgb2dvi_0_0.vhd" \
-endlib
-makelib xcelium_lib/generic_baseblocks_v2_1_0 \
  "../../../../../../../integration.srcs/sources_1/bd/integrated_design/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v" \
-endlib
-makelib xcelium_lib/axi_infrastructure_v1_1_0 \
  "../../../../../../../integration.srcs/sources_1/bd/integrated_design/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v" \
-endlib
-makelib xcelium_lib/axi_register_slice_v2_1_10 \
  "../../../../../../../integration.srcs/sources_1/bd/integrated_design/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v" \
-endlib
-makelib xcelium_lib/axi_data_fifo_v2_1_9 \
  "../../../../../../../integration.srcs/sources_1/bd/integrated_design/ipshared/10b8/hdl/axi_data_fifo_v2_1_vl_rfs.v" \
-endlib
-makelib xcelium_lib/axi_crossbar_v2_1_11 \
  "../../../../../../../integration.srcs/sources_1/bd/integrated_design/ipshared/d552/hdl/axi_crossbar_v2_1_vl_rfs.v" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/integrated_design/ip/integrated_design_xbar_0/sim/integrated_design_xbar_0.v" \
  "../../../bd/integrated_design/ip/integrated_design_xbar_2/sim/integrated_design_xbar_2.v" \
  "../../../bd/integrated_design/ip/integrated_design_xbar_3/sim/integrated_design_xbar_3.v" \
  "../../../bd/integrated_design/ip/integrated_design_xbar_1/sim/integrated_design_xbar_1.v" \
  "../../../bd/integrated_design/hdl/integrated_design.v" \
  "../../../../../../../integration.srcs/sources_1/bd/integrated_design/ipshared/1f73/hdl/verilog/stereoBM_minSAD.v" \
  "../../../../../../../integration.srcs/sources_1/bd/integrated_design/ipshared/1f73/hdl/verilog/stereo_img_src_r_bnm.v" \
  "../../../../../../../integration.srcs/sources_1/bd/integrated_design/ipshared/1f73/hdl/verilog/stereo_img_src_l_bjl.v" \
  "../../../../../../../integration.srcs/sources_1/bd/integrated_design/ipshared/1f73/hdl/verilog/stereoBM.v" \
  "../../../../../../../integration.srcs/sources_1/bd/integrated_design/ipshared/1f73/hdl/verilog/Block_proc.v" \
  "../../../../../../../integration.srcs/sources_1/bd/integrated_design/ipshared/1f73/hdl/verilog/stereo_img_src_l_bhl.v" \
  "../../../../../../../integration.srcs/sources_1/bd/integrated_design/ipshared/1f73/hdl/verilog/stereo_img_src_l_bkl.v" \
  "../../../../../../../integration.srcs/sources_1/bd/integrated_design/ipshared/1f73/hdl/verilog/stereo.v" \
  "../../../../../../../integration.srcs/sources_1/bd/integrated_design/ipshared/1f73/hdl/verilog/start_for_stereoBbtn.v" \
  "../../../../../../../integration.srcs/sources_1/bd/integrated_design/ipshared/1f73/hdl/verilog/stereoBM_index.v" \
  "../../../../../../../integration.srcs/sources_1/bd/integrated_design/ipshared/1f73/hdl/verilog/stereo_img_src_r_bom.v" \
  "../../../../../../../integration.srcs/sources_1/bd/integrated_design/ipshared/1f73/hdl/verilog/stereoBM_buf_l_vabkb.v" \
  "../../../../../../../integration.srcs/sources_1/bd/integrated_design/ipshared/1f73/hdl/verilog/stereo_img_src_l_bil.v" \
  "../../../../../../../integration.srcs/sources_1/bd/integrated_design/ipshared/1f73/hdl/verilog/stereo_img_src_r_bml.v" \
  "../../../../../../../integration.srcs/sources_1/bd/integrated_design/ipshared/1f73/hdl/verilog/start_for_CvtColobun.v" \
  "../../../../../../../integration.srcs/sources_1/bd/integrated_design/ipshared/1f73/hdl/verilog/stereo_img_src_l_bfk.v" \
  "../../../../../../../integration.srcs/sources_1/bd/integrated_design/ipshared/1f73/hdl/verilog/stereo_img_dst_dabrm.v" \
  "../../../../../../../integration.srcs/sources_1/bd/integrated_design/ipshared/1f73/hdl/verilog/AXIvideo2Mat.v" \
  "../../../../../../../integration.srcs/sources_1/bd/integrated_design/ipshared/1f73/hdl/verilog/stereo_img_src_l_bgk.v" \
  "../../../../../../../integration.srcs/sources_1/bd/integrated_design/ipshared/1f73/hdl/verilog/stereoBM_buf_l_vaeOg.v" \
  "../../../../../../../integration.srcs/sources_1/bd/integrated_design/ipshared/1f73/hdl/verilog/stereo_img_dst_dabqm.v" \
  "../../../../../../../integration.srcs/sources_1/bd/integrated_design/ipshared/1f73/hdl/verilog/stereo_img_dst_dabsm.v" \
  "../../../../../../../integration.srcs/sources_1/bd/integrated_design/ipshared/1f73/hdl/verilog/start_for_Mat2AXIbvn.v" \
  "../../../../../../../integration.srcs/sources_1/bd/integrated_design/ipshared/1f73/hdl/verilog/AXIvideo2Mat46.v" \
  "../../../../../../../integration.srcs/sources_1/bd/integrated_design/ipshared/1f73/hdl/verilog/stereo_img_src_l_bll.v" \
  "../../../../../../../integration.srcs/sources_1/bd/integrated_design/ipshared/1f73/hdl/verilog/Mat2AXIvideo.v" \
  "../../../../../../../integration.srcs/sources_1/bd/integrated_design/ipshared/1f73/hdl/verilog/SAD.v" \
  "../../../../../../../integration.srcs/sources_1/bd/integrated_design/ipshared/1f73/hdl/verilog/stereo_img_disp_dbpm.v" \
  "../../../../../../../integration.srcs/sources_1/bd/integrated_design/ipshared/1f73/hdl/verilog/CvtColor.v" \
  "../../../bd/integrated_design/ip/integrated_design_stereo_0_0/sim/integrated_design_stereo_0_0.v" \
-endlib
-makelib xcelium_lib/axis_infrastructure_v1_1_0 \
  "../../../../../../../integration.srcs/sources_1/bd/integrated_design/ipshared/fe67/hdl/axis_infrastructure_v1_1_vl_rfs.v" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/integrated_design/ip/integrated_design_axis_broadcaster_0_0/hdl/tdata_integrated_design_axis_broadcaster_0_0.v" \
  "../../../bd/integrated_design/ip/integrated_design_axis_broadcaster_0_0/hdl/tuser_integrated_design_axis_broadcaster_0_0.v" \
-endlib
-makelib xcelium_lib/axis_broadcaster_v1_1_10 \
  "../../../../../../../integration.srcs/sources_1/bd/integrated_design/ipshared/9136/hdl/axis_broadcaster_v1_1_vl_rfs.v" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/integrated_design/ip/integrated_design_axis_broadcaster_0_0/hdl/top_integrated_design_axis_broadcaster_0_0.v" \
  "../../../bd/integrated_design/ip/integrated_design_axis_broadcaster_0_0/sim/integrated_design_axis_broadcaster_0_0.v" \
  "../../../bd/integrated_design/ip/integrated_design_axis_broadcaster_1_0/hdl/tdata_integrated_design_axis_broadcaster_1_0.v" \
  "../../../bd/integrated_design/ip/integrated_design_axis_broadcaster_1_0/hdl/tuser_integrated_design_axis_broadcaster_1_0.v" \
  "../../../bd/integrated_design/ip/integrated_design_axis_broadcaster_1_0/hdl/top_integrated_design_axis_broadcaster_1_0.v" \
  "../../../bd/integrated_design/ip/integrated_design_axis_broadcaster_1_0/sim/integrated_design_axis_broadcaster_1_0.v" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/integrated_design/ip/integrated_design_axi_vdma_1_0/sim/integrated_design_axi_vdma_1_0.vhd" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/integrated_design/ip/integrated_design_xbar_4/sim/integrated_design_xbar_4.v" \
-endlib
-makelib xcelium_lib/axi_protocol_converter_v2_1_10 \
  "../../../../../../../integration.srcs/sources_1/bd/integrated_design/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/integrated_design/ip/integrated_design_auto_pc_0/sim/integrated_design_auto_pc_0.v" \
  "../../../bd/integrated_design/ip/integrated_design_auto_pc_1/sim/integrated_design_auto_pc_1.v" \
  "../../../bd/integrated_design/ip/integrated_design_auto_pc_2/sim/integrated_design_auto_pc_2.v" \
  "../../../bd/integrated_design/ip/integrated_design_auto_pc_3/sim/integrated_design_auto_pc_3.v" \
  "../../../bd/integrated_design/ip/integrated_design_auto_pc_4/sim/integrated_design_auto_pc_4.v" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  glbl.v
-endlib

