// Seed: 2963809732
module module_0 (
    output supply1 id_0,
    input uwire id_1,
    output tri1 id_2,
    output wor id_3
);
endmodule
module module_1 (
    input  tri   id_0,
    input  tri1  id_1,
    output uwire id_2,
    output wire  id_3,
    input  wand  id_4,
    input  wire  id_5
);
  logic id_7, id_8;
  module_0 modCall_1 (
      id_2,
      id_5,
      id_3,
      id_2
  );
  assign modCall_1.id_2 = 0;
  wire [-1 : -1 'b0] id_9;
  assign id_2 = id_4 - 1;
  wire id_10;
  ;
  wire id_11;
endmodule
module module_2 (
    output tri0 id_0,
    input wire id_1
    , id_6,
    input tri id_2,
    input supply1 id_3,
    output logic id_4
);
  wire id_7;
  always @(id_2 or posedge id_1) begin : LABEL_0
    id_4 <= -1 + -1;
  end
  assign id_0 = id_7 << -1;
  wire id_8;
  logic [-1 : 1] id_9;
  ;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_0,
      id_0
  );
  localparam id_10 = 1;
endmodule
