Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Thu Dec 12 21:34:13 2019
| Host         : giulioc-G7-7790 running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.115        0.000                      0                45225        0.021        0.000                      0                45225        3.750        0.000                       0                 15689  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.115        0.000                      0                45225        0.021        0.000                      0                45225        3.750        0.000                       0                 15689  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.115ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.115ns  (required time - arrival time)
  Source:                 design_1_i/mul_matrix_0/inst/p_cast291_reg_9300_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mul_matrix_0/inst/add_ln32_44_reg_12545_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.703ns  (logic 1.850ns (19.067%)  route 7.853ns (80.933%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 12.741 - 10.000 ) 
    Source Clock Delay      (SCD):    2.961ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15690, routed)       1.667     2.961    design_1_i/mul_matrix_0/inst/ap_clk
    SLICE_X32Y40         FDRE                                         r  design_1_i/mul_matrix_0/inst/p_cast291_reg_9300_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDRE (Prop_fdre_C_Q)         0.518     3.479 r  design_1_i/mul_matrix_0/inst/p_cast291_reg_9300_reg[12]/Q
                         net (fo=81, routed)          7.853    11.332    design_1_i/mul_matrix_0/inst/p_cast291_reg_9300[12]
    SLICE_X88Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    11.988 r  design_1_i/mul_matrix_0/inst/add_ln32_44_reg_12545_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.988    design_1_i/mul_matrix_0/inst/add_ln32_44_reg_12545_reg[15]_i_1_n_1
    SLICE_X88Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.102 r  design_1_i/mul_matrix_0/inst/add_ln32_44_reg_12545_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.102    design_1_i/mul_matrix_0/inst/add_ln32_44_reg_12545_reg[19]_i_1_n_1
    SLICE_X88Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.216 r  design_1_i/mul_matrix_0/inst/add_ln32_44_reg_12545_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.216    design_1_i/mul_matrix_0/inst/add_ln32_44_reg_12545_reg[23]_i_1_n_1
    SLICE_X88Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.330 r  design_1_i/mul_matrix_0/inst/add_ln32_44_reg_12545_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.330    design_1_i/mul_matrix_0/inst/add_ln32_44_reg_12545_reg[27]_i_1_n_1
    SLICE_X88Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.664 r  design_1_i/mul_matrix_0/inst/add_ln32_44_reg_12545_reg[29]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.664    design_1_i/mul_matrix_0/inst/add_ln32_44_fu_7592_p2[29]
    SLICE_X88Y41         FDRE                                         r  design_1_i/mul_matrix_0/inst/add_ln32_44_reg_12545_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15690, routed)       1.562    12.741    design_1_i/mul_matrix_0/inst/ap_clk
    SLICE_X88Y41         FDRE                                         r  design_1_i/mul_matrix_0/inst/add_ln32_44_reg_12545_reg[29]/C
                         clock pessimism              0.129    12.870    
                         clock uncertainty           -0.154    12.716    
    SLICE_X88Y41         FDRE (Setup_fdre_C_D)        0.062    12.778    design_1_i/mul_matrix_0/inst/add_ln32_44_reg_12545_reg[29]
  -------------------------------------------------------------------
                         required time                         12.778    
                         arrival time                         -12.664    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.126ns  (required time - arrival time)
  Source:                 design_1_i/mul_matrix_0/inst/p_cast290_reg_9368_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mul_matrix_0/inst/add_ln28_30_reg_11603_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.744ns  (logic 2.016ns (20.689%)  route 7.728ns (79.311%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.795ns = ( 12.795 - 10.000 ) 
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15690, routed)       1.668     2.962    design_1_i/mul_matrix_0/inst/ap_clk
    SLICE_X41Y45         FDRE                                         r  design_1_i/mul_matrix_0/inst/p_cast290_reg_9368_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y45         FDRE (Prop_fdre_C_Q)         0.456     3.418 r  design_1_i/mul_matrix_0/inst/p_cast290_reg_9368_reg[4]/Q
                         net (fo=64, routed)          7.728    11.146    design_1_i/mul_matrix_0/inst/p_cast290_reg_9368_reg_n_1_[4]
    SLICE_X105Y25        LUT2 (Prop_lut2_I1_O)        0.124    11.270 r  design_1_i/mul_matrix_0/inst/add_ln28_30_reg_11603[7]_i_5/O
                         net (fo=1, routed)           0.000    11.270    design_1_i/mul_matrix_0/inst/add_ln28_30_reg_11603[7]_i_5_n_1
    SLICE_X105Y25        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.802 r  design_1_i/mul_matrix_0/inst/add_ln28_30_reg_11603_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.802    design_1_i/mul_matrix_0/inst/add_ln28_30_reg_11603_reg[7]_i_1_n_1
    SLICE_X105Y26        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.916 r  design_1_i/mul_matrix_0/inst/add_ln28_30_reg_11603_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.916    design_1_i/mul_matrix_0/inst/add_ln28_30_reg_11603_reg[11]_i_1_n_1
    SLICE_X105Y27        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.030 r  design_1_i/mul_matrix_0/inst/add_ln28_30_reg_11603_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.030    design_1_i/mul_matrix_0/inst/add_ln28_30_reg_11603_reg[15]_i_1_n_1
    SLICE_X105Y28        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.144 r  design_1_i/mul_matrix_0/inst/add_ln28_30_reg_11603_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.144    design_1_i/mul_matrix_0/inst/add_ln28_30_reg_11603_reg[19]_i_1_n_1
    SLICE_X105Y29        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.258 r  design_1_i/mul_matrix_0/inst/add_ln28_30_reg_11603_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.258    design_1_i/mul_matrix_0/inst/add_ln28_30_reg_11603_reg[23]_i_1_n_1
    SLICE_X105Y30        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.372 r  design_1_i/mul_matrix_0/inst/add_ln28_30_reg_11603_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.372    design_1_i/mul_matrix_0/inst/add_ln28_30_reg_11603_reg[27]_i_1_n_1
    SLICE_X105Y31        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.706 r  design_1_i/mul_matrix_0/inst/add_ln28_30_reg_11603_reg[29]_i_2/O[1]
                         net (fo=1, routed)           0.000    12.706    design_1_i/mul_matrix_0/inst/add_ln28_30_fu_6325_p2[29]
    SLICE_X105Y31        FDRE                                         r  design_1_i/mul_matrix_0/inst/add_ln28_30_reg_11603_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15690, routed)       1.616    12.795    design_1_i/mul_matrix_0/inst/ap_clk
    SLICE_X105Y31        FDRE                                         r  design_1_i/mul_matrix_0/inst/add_ln28_30_reg_11603_reg[29]/C
                         clock pessimism              0.129    12.924    
                         clock uncertainty           -0.154    12.770    
    SLICE_X105Y31        FDRE (Setup_fdre_C_D)        0.062    12.832    design_1_i/mul_matrix_0/inst/add_ln28_30_reg_11603_reg[29]
  -------------------------------------------------------------------
                         required time                         12.832    
                         arrival time                         -12.706    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.151ns  (required time - arrival time)
  Source:                 design_1_i/mul_matrix_0/inst/p_cast290_reg_9368_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mul_matrix_0/inst/add_ln28_31_reg_11664_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.712ns  (logic 1.920ns (19.770%)  route 7.792ns (80.230%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.787ns = ( 12.788 - 10.000 ) 
    Source Clock Delay      (SCD):    2.961ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15690, routed)       1.667     2.961    design_1_i/mul_matrix_0/inst/ap_clk
    SLICE_X33Y40         FDRE                                         r  design_1_i/mul_matrix_0/inst/p_cast290_reg_9368_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDRE (Prop_fdre_C_Q)         0.456     3.417 r  design_1_i/mul_matrix_0/inst/p_cast290_reg_9368_reg[9]/Q
                         net (fo=64, routed)          7.783    11.200    design_1_i/mul_matrix_0/inst/p_cast290_reg_9368_reg_n_1_[9]
    SLICE_X101Y20        LUT2 (Prop_lut2_I1_O)        0.124    11.324 r  design_1_i/mul_matrix_0/inst/add_ln28_31_reg_11664[11]_i_5/O
                         net (fo=1, routed)           0.000    11.324    design_1_i/mul_matrix_0/inst/add_ln28_31_reg_11664[11]_i_5_n_1
    SLICE_X101Y20        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.874 r  design_1_i/mul_matrix_0/inst/add_ln28_31_reg_11664_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.874    design_1_i/mul_matrix_0/inst/add_ln28_31_reg_11664_reg[11]_i_1_n_1
    SLICE_X101Y21        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.988 r  design_1_i/mul_matrix_0/inst/add_ln28_31_reg_11664_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.988    design_1_i/mul_matrix_0/inst/add_ln28_31_reg_11664_reg[15]_i_1_n_1
    SLICE_X101Y22        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.102 r  design_1_i/mul_matrix_0/inst/add_ln28_31_reg_11664_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.102    design_1_i/mul_matrix_0/inst/add_ln28_31_reg_11664_reg[19]_i_1_n_1
    SLICE_X101Y23        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.216 r  design_1_i/mul_matrix_0/inst/add_ln28_31_reg_11664_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.216    design_1_i/mul_matrix_0/inst/add_ln28_31_reg_11664_reg[23]_i_1_n_1
    SLICE_X101Y24        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.330 r  design_1_i/mul_matrix_0/inst/add_ln28_31_reg_11664_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.009    12.339    design_1_i/mul_matrix_0/inst/add_ln28_31_reg_11664_reg[27]_i_1_n_1
    SLICE_X101Y25        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.673 r  design_1_i/mul_matrix_0/inst/add_ln28_31_reg_11664_reg[29]_i_2/O[1]
                         net (fo=1, routed)           0.000    12.673    design_1_i/mul_matrix_0/inst/add_ln28_31_fu_6400_p2[29]
    SLICE_X101Y25        FDRE                                         r  design_1_i/mul_matrix_0/inst/add_ln28_31_reg_11664_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15690, routed)       1.608    12.788    design_1_i/mul_matrix_0/inst/ap_clk
    SLICE_X101Y25        FDRE                                         r  design_1_i/mul_matrix_0/inst/add_ln28_31_reg_11664_reg[29]/C
                         clock pessimism              0.129    12.916    
                         clock uncertainty           -0.154    12.762    
    SLICE_X101Y25        FDRE (Setup_fdre_C_D)        0.062    12.824    design_1_i/mul_matrix_0/inst/add_ln28_31_reg_11664_reg[29]
  -------------------------------------------------------------------
                         required time                         12.824    
                         arrival time                         -12.673    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.176ns  (required time - arrival time)
  Source:                 design_1_i/mul_matrix_0/inst/p_cast290_reg_9368_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mul_matrix_0/inst/add_ln28_35_reg_11930_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.774ns  (logic 2.016ns (20.625%)  route 7.758ns (79.375%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.875ns = ( 12.875 - 10.000 ) 
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15690, routed)       1.668     2.962    design_1_i/mul_matrix_0/inst/ap_clk
    SLICE_X41Y45         FDRE                                         r  design_1_i/mul_matrix_0/inst/p_cast290_reg_9368_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y45         FDRE (Prop_fdre_C_Q)         0.456     3.418 r  design_1_i/mul_matrix_0/inst/p_cast290_reg_9368_reg[4]/Q
                         net (fo=64, routed)          7.758    11.176    design_1_i/mul_matrix_0/inst/p_cast290_reg_9368_reg_n_1_[4]
    SLICE_X111Y28        LUT2 (Prop_lut2_I1_O)        0.124    11.300 r  design_1_i/mul_matrix_0/inst/add_ln28_35_reg_11930[7]_i_5/O
                         net (fo=1, routed)           0.000    11.300    design_1_i/mul_matrix_0/inst/add_ln28_35_reg_11930[7]_i_5_n_1
    SLICE_X111Y28        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.832 r  design_1_i/mul_matrix_0/inst/add_ln28_35_reg_11930_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.832    design_1_i/mul_matrix_0/inst/add_ln28_35_reg_11930_reg[7]_i_1_n_1
    SLICE_X111Y29        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.946 r  design_1_i/mul_matrix_0/inst/add_ln28_35_reg_11930_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.946    design_1_i/mul_matrix_0/inst/add_ln28_35_reg_11930_reg[11]_i_1_n_1
    SLICE_X111Y30        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.060 r  design_1_i/mul_matrix_0/inst/add_ln28_35_reg_11930_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.060    design_1_i/mul_matrix_0/inst/add_ln28_35_reg_11930_reg[15]_i_1_n_1
    SLICE_X111Y31        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.174 r  design_1_i/mul_matrix_0/inst/add_ln28_35_reg_11930_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.174    design_1_i/mul_matrix_0/inst/add_ln28_35_reg_11930_reg[19]_i_1_n_1
    SLICE_X111Y32        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.288 r  design_1_i/mul_matrix_0/inst/add_ln28_35_reg_11930_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.288    design_1_i/mul_matrix_0/inst/add_ln28_35_reg_11930_reg[23]_i_1_n_1
    SLICE_X111Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.402 r  design_1_i/mul_matrix_0/inst/add_ln28_35_reg_11930_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.402    design_1_i/mul_matrix_0/inst/add_ln28_35_reg_11930_reg[27]_i_1_n_1
    SLICE_X111Y34        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.736 r  design_1_i/mul_matrix_0/inst/add_ln28_35_reg_11930_reg[29]_i_2/O[1]
                         net (fo=1, routed)           0.000    12.736    design_1_i/mul_matrix_0/inst/add_ln28_35_fu_6758_p2[29]
    SLICE_X111Y34        FDRE                                         r  design_1_i/mul_matrix_0/inst/add_ln28_35_reg_11930_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15690, routed)       1.696    12.875    design_1_i/mul_matrix_0/inst/ap_clk
    SLICE_X111Y34        FDRE                                         r  design_1_i/mul_matrix_0/inst/add_ln28_35_reg_11930_reg[29]/C
                         clock pessimism              0.129    13.004    
                         clock uncertainty           -0.154    12.850    
    SLICE_X111Y34        FDRE (Setup_fdre_C_D)        0.062    12.912    design_1_i/mul_matrix_0/inst/add_ln28_35_reg_11930_reg[29]
  -------------------------------------------------------------------
                         required time                         12.912    
                         arrival time                         -12.736    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.195ns  (required time - arrival time)
  Source:                 design_1_i/mul_matrix_0/inst/p_cast_reg_9436_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mul_matrix_0/inst/add_ln27_66_reg_12513_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.621ns  (logic 1.450ns (15.072%)  route 8.171ns (84.928%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 12.740 - 10.000 ) 
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15690, routed)       1.668     2.962    design_1_i/mul_matrix_0/inst/ap_clk
    SLICE_X41Y45         FDRE                                         r  design_1_i/mul_matrix_0/inst/p_cast_reg_9436_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y45         FDRE (Prop_fdre_C_Q)         0.419     3.381 r  design_1_i/mul_matrix_0/inst/p_cast_reg_9436_reg[27]/Q
                         net (fo=64, routed)          8.171    11.552    design_1_i/mul_matrix_0/inst/p_cast_reg_9436_reg_n_1_[27]
    SLICE_X84Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.697    12.249 r  design_1_i/mul_matrix_0/inst/add_ln27_66_reg_12513_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.249    design_1_i/mul_matrix_0/inst/add_ln27_66_reg_12513_reg[27]_i_1_n_1
    SLICE_X84Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.583 r  design_1_i/mul_matrix_0/inst/add_ln27_66_reg_12513_reg[29]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.583    design_1_i/mul_matrix_0/inst/add_ln27_66_fu_7541_p2[29]
    SLICE_X84Y41         FDRE                                         r  design_1_i/mul_matrix_0/inst/add_ln27_66_reg_12513_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15690, routed)       1.561    12.740    design_1_i/mul_matrix_0/inst/ap_clk
    SLICE_X84Y41         FDRE                                         r  design_1_i/mul_matrix_0/inst/add_ln27_66_reg_12513_reg[29]/C
                         clock pessimism              0.129    12.869    
                         clock uncertainty           -0.154    12.715    
    SLICE_X84Y41         FDRE (Setup_fdre_C_D)        0.062    12.777    design_1_i/mul_matrix_0/inst/add_ln27_66_reg_12513_reg[29]
  -------------------------------------------------------------------
                         required time                         12.777    
                         arrival time                         -12.583    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.196ns  (required time - arrival time)
  Source:                 design_1_i/mul_matrix_0/inst/p_cast290_reg_9368_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mul_matrix_0/inst/add_ln28_28_reg_11470_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.793ns  (logic 1.634ns (16.685%)  route 8.159ns (83.315%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.866ns = ( 12.866 - 10.000 ) 
    Source Clock Delay      (SCD):    2.961ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15690, routed)       1.667     2.961    design_1_i/mul_matrix_0/inst/ap_clk
    SLICE_X41Y41         FDRE                                         r  design_1_i/mul_matrix_0/inst/p_cast290_reg_9368_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDRE (Prop_fdre_C_Q)         0.456     3.417 f  design_1_i/mul_matrix_0/inst/p_cast290_reg_9368_reg[14]/Q
                         net (fo=76, routed)          8.150    11.567    design_1_i/mul_matrix_0/inst/p_cast290_reg_9368_reg_n_1_[14]
    SLICE_X112Y22        LUT1 (Prop_lut1_I0_O)        0.124    11.691 r  design_1_i/mul_matrix_0/inst/add_ln28_28_reg_11470[15]_i_3/O
                         net (fo=1, routed)           0.000    11.691    design_1_i/mul_matrix_0/inst/add_ln28_28_reg_11470[15]_i_3_n_1
    SLICE_X112Y22        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.071 r  design_1_i/mul_matrix_0/inst/add_ln28_28_reg_11470_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.071    design_1_i/mul_matrix_0/inst/add_ln28_28_reg_11470_reg[15]_i_1_n_1
    SLICE_X112Y23        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.188 r  design_1_i/mul_matrix_0/inst/add_ln28_28_reg_11470_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.188    design_1_i/mul_matrix_0/inst/add_ln28_28_reg_11470_reg[19]_i_1_n_1
    SLICE_X112Y24        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.305 r  design_1_i/mul_matrix_0/inst/add_ln28_28_reg_11470_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.009    12.314    design_1_i/mul_matrix_0/inst/add_ln28_28_reg_11470_reg[23]_i_1_n_1
    SLICE_X112Y25        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.431 r  design_1_i/mul_matrix_0/inst/add_ln28_28_reg_11470_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.431    design_1_i/mul_matrix_0/inst/add_ln28_28_reg_11470_reg[27]_i_1_n_1
    SLICE_X112Y26        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.754 r  design_1_i/mul_matrix_0/inst/add_ln28_28_reg_11470_reg[29]_i_2/O[1]
                         net (fo=1, routed)           0.000    12.754    design_1_i/mul_matrix_0/inst/add_ln28_28_fu_6146_p2[29]
    SLICE_X112Y26        FDRE                                         r  design_1_i/mul_matrix_0/inst/add_ln28_28_reg_11470_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15690, routed)       1.687    12.866    design_1_i/mul_matrix_0/inst/ap_clk
    SLICE_X112Y26        FDRE                                         r  design_1_i/mul_matrix_0/inst/add_ln28_28_reg_11470_reg[29]/C
                         clock pessimism              0.129    12.995    
                         clock uncertainty           -0.154    12.841    
    SLICE_X112Y26        FDRE (Setup_fdre_C_D)        0.109    12.950    design_1_i/mul_matrix_0/inst/add_ln28_28_reg_11470_reg[29]
  -------------------------------------------------------------------
                         required time                         12.950    
                         arrival time                         -12.754    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.200ns  (required time - arrival time)
  Source:                 design_1_i/mul_matrix_0/inst/p_cast291_reg_9300_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mul_matrix_0/inst/add_ln32_38_reg_12146_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.722ns  (logic 2.019ns (20.767%)  route 7.703ns (79.233%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.799ns = ( 12.799 - 10.000 ) 
    Source Clock Delay      (SCD):    2.961ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15690, routed)       1.667     2.961    design_1_i/mul_matrix_0/inst/ap_clk
    SLICE_X33Y40         FDRE                                         r  design_1_i/mul_matrix_0/inst/p_cast291_reg_9300_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDRE (Prop_fdre_C_Q)         0.419     3.380 r  design_1_i/mul_matrix_0/inst/p_cast291_reg_9300_reg[8]/Q
                         net (fo=64, routed)          7.703    11.083    design_1_i/mul_matrix_0/inst/p_cast291_reg_9300[8]
    SLICE_X94Y32         LUT2 (Prop_lut2_I1_O)        0.296    11.379 r  design_1_i/mul_matrix_0/inst/add_ln32_38_reg_12146[11]_i_5/O
                         net (fo=1, routed)           0.000    11.379    design_1_i/mul_matrix_0/inst/add_ln32_38_reg_12146[11]_i_5_n_1
    SLICE_X94Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.892 r  design_1_i/mul_matrix_0/inst/add_ln32_38_reg_12146_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.892    design_1_i/mul_matrix_0/inst/add_ln32_38_reg_12146_reg[11]_i_1_n_1
    SLICE_X94Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.009 r  design_1_i/mul_matrix_0/inst/add_ln32_38_reg_12146_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.009    design_1_i/mul_matrix_0/inst/add_ln32_38_reg_12146_reg[15]_i_1_n_1
    SLICE_X94Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.126 r  design_1_i/mul_matrix_0/inst/add_ln32_38_reg_12146_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.126    design_1_i/mul_matrix_0/inst/add_ln32_38_reg_12146_reg[19]_i_1_n_1
    SLICE_X94Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.243 r  design_1_i/mul_matrix_0/inst/add_ln32_38_reg_12146_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.243    design_1_i/mul_matrix_0/inst/add_ln32_38_reg_12146_reg[23]_i_1_n_1
    SLICE_X94Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.360 r  design_1_i/mul_matrix_0/inst/add_ln32_38_reg_12146_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.360    design_1_i/mul_matrix_0/inst/add_ln32_38_reg_12146_reg[27]_i_1_n_1
    SLICE_X94Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.683 r  design_1_i/mul_matrix_0/inst/add_ln32_38_reg_12146_reg[29]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.683    design_1_i/mul_matrix_0/inst/add_ln32_38_fu_7055_p2[29]
    SLICE_X94Y37         FDRE                                         r  design_1_i/mul_matrix_0/inst/add_ln32_38_reg_12146_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15690, routed)       1.620    12.800    design_1_i/mul_matrix_0/inst/ap_clk
    SLICE_X94Y37         FDRE                                         r  design_1_i/mul_matrix_0/inst/add_ln32_38_reg_12146_reg[29]/C
                         clock pessimism              0.129    12.928    
                         clock uncertainty           -0.154    12.774    
    SLICE_X94Y37         FDRE (Setup_fdre_C_D)        0.109    12.883    design_1_i/mul_matrix_0/inst/add_ln32_38_reg_12146_reg[29]
  -------------------------------------------------------------------
                         required time                         12.883    
                         arrival time                         -12.683    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.216ns  (required time - arrival time)
  Source:                 design_1_i/mul_matrix_0/inst/p_cast_reg_9436_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mul_matrix_0/inst/add_ln27_65_reg_12457_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.601ns  (logic 1.450ns (15.103%)  route 8.151ns (84.897%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 12.741 - 10.000 ) 
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15690, routed)       1.668     2.962    design_1_i/mul_matrix_0/inst/ap_clk
    SLICE_X41Y45         FDRE                                         r  design_1_i/mul_matrix_0/inst/p_cast_reg_9436_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y45         FDRE (Prop_fdre_C_Q)         0.419     3.381 r  design_1_i/mul_matrix_0/inst/p_cast_reg_9436_reg[27]/Q
                         net (fo=64, routed)          8.151    11.532    design_1_i/mul_matrix_0/inst/p_cast_reg_9436_reg_n_1_[27]
    SLICE_X85Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.697    12.229 r  design_1_i/mul_matrix_0/inst/add_ln27_65_reg_12457_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.229    design_1_i/mul_matrix_0/inst/add_ln27_65_reg_12457_reg[27]_i_1_n_1
    SLICE_X85Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.563 r  design_1_i/mul_matrix_0/inst/add_ln27_65_reg_12457_reg[29]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.563    design_1_i/mul_matrix_0/inst/add_ln27_65_fu_7469_p2[29]
    SLICE_X85Y45         FDRE                                         r  design_1_i/mul_matrix_0/inst/add_ln27_65_reg_12457_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15690, routed)       1.562    12.741    design_1_i/mul_matrix_0/inst/ap_clk
    SLICE_X85Y45         FDRE                                         r  design_1_i/mul_matrix_0/inst/add_ln27_65_reg_12457_reg[29]/C
                         clock pessimism              0.129    12.870    
                         clock uncertainty           -0.154    12.716    
    SLICE_X85Y45         FDRE (Setup_fdre_C_D)        0.062    12.778    design_1_i/mul_matrix_0/inst/add_ln27_65_reg_12457_reg[29]
  -------------------------------------------------------------------
                         required time                         12.778    
                         arrival time                         -12.563    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.222ns  (required time - arrival time)
  Source:                 design_1_i/mul_matrix_0/inst/empty_9_reg_9526_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mul_matrix_0/inst/tmp_108_reg_11454_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.606ns  (logic 0.456ns (4.747%)  route 9.150ns (95.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.872ns = ( 12.872 - 10.000 ) 
    Source Clock Delay      (SCD):    2.952ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15690, routed)       1.658     2.952    design_1_i/mul_matrix_0/inst/ap_clk
    SLICE_X33Y18         FDRE                                         r  design_1_i/mul_matrix_0/inst/empty_9_reg_9526_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y18         FDRE (Prop_fdre_C_Q)         0.456     3.408 r  design_1_i/mul_matrix_0/inst/empty_9_reg_9526_reg[5]/Q
                         net (fo=61, routed)          9.150    12.558    design_1_i/mul_matrix_0/inst/empty_9_reg_9526[5]
    SLICE_X106Y32        FDRE                                         r  design_1_i/mul_matrix_0/inst/tmp_108_reg_11454_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15690, routed)       1.692    12.872    design_1_i/mul_matrix_0/inst/ap_clk
    SLICE_X106Y32        FDRE                                         r  design_1_i/mul_matrix_0/inst/tmp_108_reg_11454_reg[16]/C
                         clock pessimism              0.129    13.000    
                         clock uncertainty           -0.154    12.846    
    SLICE_X106Y32        FDRE (Setup_fdre_C_D)       -0.067    12.779    design_1_i/mul_matrix_0/inst/tmp_108_reg_11454_reg[16]
  -------------------------------------------------------------------
                         required time                         12.779    
                         arrival time                         -12.558    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.226ns  (required time - arrival time)
  Source:                 design_1_i/mul_matrix_0/inst/p_cast291_reg_9300_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mul_matrix_0/inst/add_ln32_44_reg_12545_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.592ns  (logic 1.739ns (18.130%)  route 7.853ns (81.870%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 12.741 - 10.000 ) 
    Source Clock Delay      (SCD):    2.961ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15690, routed)       1.667     2.961    design_1_i/mul_matrix_0/inst/ap_clk
    SLICE_X32Y40         FDRE                                         r  design_1_i/mul_matrix_0/inst/p_cast291_reg_9300_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDRE (Prop_fdre_C_Q)         0.518     3.479 r  design_1_i/mul_matrix_0/inst/p_cast291_reg_9300_reg[12]/Q
                         net (fo=81, routed)          7.853    11.332    design_1_i/mul_matrix_0/inst/p_cast291_reg_9300[12]
    SLICE_X88Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    11.988 r  design_1_i/mul_matrix_0/inst/add_ln32_44_reg_12545_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.988    design_1_i/mul_matrix_0/inst/add_ln32_44_reg_12545_reg[15]_i_1_n_1
    SLICE_X88Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.102 r  design_1_i/mul_matrix_0/inst/add_ln32_44_reg_12545_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.102    design_1_i/mul_matrix_0/inst/add_ln32_44_reg_12545_reg[19]_i_1_n_1
    SLICE_X88Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.216 r  design_1_i/mul_matrix_0/inst/add_ln32_44_reg_12545_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.216    design_1_i/mul_matrix_0/inst/add_ln32_44_reg_12545_reg[23]_i_1_n_1
    SLICE_X88Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.330 r  design_1_i/mul_matrix_0/inst/add_ln32_44_reg_12545_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.330    design_1_i/mul_matrix_0/inst/add_ln32_44_reg_12545_reg[27]_i_1_n_1
    SLICE_X88Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.553 r  design_1_i/mul_matrix_0/inst/add_ln32_44_reg_12545_reg[29]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.553    design_1_i/mul_matrix_0/inst/add_ln32_44_fu_7592_p2[28]
    SLICE_X88Y41         FDRE                                         r  design_1_i/mul_matrix_0/inst/add_ln32_44_reg_12545_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15690, routed)       1.562    12.741    design_1_i/mul_matrix_0/inst/ap_clk
    SLICE_X88Y41         FDRE                                         r  design_1_i/mul_matrix_0/inst/add_ln32_44_reg_12545_reg[28]/C
                         clock pessimism              0.129    12.870    
                         clock uncertainty           -0.154    12.716    
    SLICE_X88Y41         FDRE (Setup_fdre_C_D)        0.062    12.778    design_1_i/mul_matrix_0/inst/add_ln32_44_reg_12545_reg[28]
  -------------------------------------------------------------------
                         required time                         12.778    
                         arrival time                         -12.553    
  -------------------------------------------------------------------
                         slack                                  0.226    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer_reg[1134]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i_reg[1134]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.227ns (60.677%)  route 0.147ns (39.323%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15690, routed)       0.563     0.899    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/aclk
    SLICE_X37Y49         FDRE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer_reg[1134]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.128     1.027 r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer_reg[1134]/Q
                         net (fo=1, routed)           0.147     1.174    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer_reg_n_0_[1134]
    SLICE_X37Y50         LUT5 (Prop_lut5_I0_O)        0.099     1.273 r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i[1134]_i_1/O
                         net (fo=1, routed)           0.000     1.273    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i[1134]_i_1_n_0
    SLICE_X37Y50         FDRE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i_reg[1134]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15690, routed)       0.825     1.191    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/aclk
    SLICE_X37Y50         FDRE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i_reg[1134]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.091     1.252    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i_reg[1134]
  -------------------------------------------------------------------
                         required time                         -1.252    
                         arrival time                           1.273    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.358%)  route 0.217ns (60.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15690, routed)       0.552     0.888    design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/buff_wdata/ap_clk
    SLICE_X53Y55         FDRE                                         r  design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y55         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[20]/Q
                         net (fo=1, routed)           0.217     1.246    design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/buff_wdata_n_275
    SLICE_X48Y53         FDRE                                         r  design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15690, routed)       0.824     1.190    design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/ap_clk
    SLICE_X48Y53         FDRE                                         r  design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[20]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X48Y53         FDRE (Hold_fdre_C_D)         0.066     1.221    design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.246    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][1][userdata][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15690, routed)       0.592     0.928    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X27Y48         FDRE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][1][userdata][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y48         FDRE (Prop_fdre_C_Q)         0.141     1.069 r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][1][userdata][4]/Q
                         net (fo=1, routed)           0.056     1.124    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/DIA0
    SLICE_X26Y48         RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15690, routed)       0.860     1.226    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/WCLK
    SLICE_X26Y48         RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA/CLK
                         clock pessimism             -0.285     0.941    
    SLICE_X26Y48         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.088    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA
  -------------------------------------------------------------------
                         required time                         -1.087    
                         arrival time                           1.124    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][4][userdata][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15690, routed)       0.592     0.928    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X27Y49         FDRE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][4][userdata][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y49         FDRE (Prop_fdre_C_Q)         0.141     1.069 r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][4][userdata][1]/Q
                         net (fo=1, routed)           0.056     1.124    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/DIA0
    SLICE_X26Y49         RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15690, routed)       0.860     1.226    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/WCLK
    SLICE_X26Y49         RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA/CLK
                         clock pessimism             -0.285     0.941    
    SLICE_X26Y49         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.088    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA
  -------------------------------------------------------------------
                         required time                         -1.087    
                         arrival time                           1.124    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][4][userdata][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15690, routed)       0.592     0.928    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X27Y47         FDRE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][4][userdata][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y47         FDRE (Prop_fdre_C_Q)         0.141     1.069 r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][4][userdata][7]/Q
                         net (fo=1, routed)           0.056     1.124    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/DIA0
    SLICE_X26Y47         RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15690, routed)       0.860     1.226    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/WCLK
    SLICE_X26Y47         RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMA/CLK
                         clock pessimism             -0.285     0.941    
    SLICE_X26Y47         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.088    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMA
  -------------------------------------------------------------------
                         required time                         -1.087    
                         arrival time                           1.124    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/bus_equal_gen.strb_buf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer_reg[2052]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.164ns (42.216%)  route 0.224ns (57.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15690, routed)       0.557     0.893    design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/ap_clk
    SLICE_X46Y51         FDRE                                         r  design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/bus_equal_gen.strb_buf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y51         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/bus_equal_gen.strb_buf_reg[3]/Q
                         net (fo=2, routed)           0.224     1.281    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/D[36]
    SLICE_X45Y48         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer_reg[2052]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15690, routed)       0.830     1.196    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/aclk
    SLICE_X45Y48         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer_reg[2052]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X45Y48         FDRE (Hold_fdre_C_D)         0.076     1.242    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer_reg[2052]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.281    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.561%)  route 0.245ns (63.439%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15690, routed)       0.552     0.888    design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/buff_wdata/ap_clk
    SLICE_X53Y55         FDRE                                         r  design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y55         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[28]/Q
                         net (fo=1, routed)           0.245     1.273    design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/buff_wdata_n_267
    SLICE_X47Y52         FDRE                                         r  design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15690, routed)       0.825     1.191    design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/ap_clk
    SLICE_X47Y52         FDRE                                         r  design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[28]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X47Y52         FDRE (Hold_fdre_C_D)         0.075     1.231    design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.231    
                         arrival time                           1.273    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.128ns (38.897%)  route 0.201ns (61.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15690, routed)       0.552     0.888    design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/buff_wdata/ap_clk
    SLICE_X53Y55         FDRE                                         r  design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y55         FDRE (Prop_fdre_C_Q)         0.128     1.016 r  design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[29]/Q
                         net (fo=1, routed)           0.201     1.217    design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/buff_wdata_n_266
    SLICE_X49Y53         FDRE                                         r  design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15690, routed)       0.824     1.190    design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/ap_clk
    SLICE_X49Y53         FDRE                                         r  design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[29]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X49Y53         FDRE (Hold_fdre_C_D)         0.019     1.174    design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.174    
                         arrival time                           1.217    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1069]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_read/buff_rdata/mem_reg/DIADI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.242%)  route 0.119ns (45.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.233ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15690, routed)       0.558     0.894    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/aclk
    SLICE_X33Y55         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1069]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y55         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1069]/Q
                         net (fo=2, routed)           0.119     1.154    design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_read/buff_rdata/D[10]
    RAMB18_X2Y22         RAMB18E1                                     r  design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_read/buff_rdata/mem_reg/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15690, routed)       0.867     1.233    design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_read/buff_rdata/ap_clk
    RAMB18_X2Y22         RAMB18E1                                     r  design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_read/buff_rdata/mem_reg/CLKBWRCLK
                         clock pessimism             -0.281     0.952    
    RAMB18_X2Y22         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[10])
                                                      0.155     1.107    design_1_i/mul_matrix_0/inst/mul_matrix_gmem_m_axi_U/bus_read/buff_rdata/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.107    
                         arrival time                           1.154    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/next_pending_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.231ns (44.868%)  route 0.284ns (55.132%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15690, routed)       0.559     0.895    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X33Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/next_pending_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/next_pending_r_reg/Q
                         net (fo=1, routed)           0.112     1.148    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/next_pending_r_reg_n_0
    SLICE_X33Y99         LUT5 (Prop_lut5_I1_O)        0.045     1.193 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/next_pending_r_i_1/O
                         net (fo=3, routed)           0.171     1.364    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/wrap_next_pending
    SLICE_X32Y100        LUT4 (Prop_lut4_I3_O)        0.045     1.409 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/s_axburst_eq0_i_1/O
                         net (fo=1, routed)           0.000     1.409    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0_n_3
    SLICE_X32Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15690, routed)       0.912     1.278    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/aclk
    SLICE_X32Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq0_reg/C
                         clock pessimism             -0.035     1.243    
    SLICE_X32Y100        FDRE (Hold_fdre_C_D)         0.120     1.363    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq0_reg
  -------------------------------------------------------------------
                         required time                         -1.363    
                         arrival time                           1.409    
  -------------------------------------------------------------------
                         slack                                  0.047    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y21   design_1_i/mul_matrix_0/inst/mul_ln30_13_fu_4814_p2/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X1Y19   design_1_i/mul_matrix_0/inst/mul_ln30_17_fu_5172_p2/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y13   design_1_i/mul_matrix_0/inst/mul_ln30_20_fu_5458_p2/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y5    design_1_i/mul_matrix_0/inst/mul_ln30_24_fu_5816_p2/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X4Y18   design_1_i/mul_matrix_0/inst/mul_ln30_28_fu_6174_p2/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y30   design_1_i/mul_matrix_0/inst/mul_ln30_31_fu_6425_p2/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X4Y35   design_1_i/mul_matrix_0/inst/mul_ln30_35_fu_6783_p2/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y43   design_1_i/mul_matrix_0/inst/mul_ln30_39_fu_7141_p2/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y31   design_1_i/mul_matrix_0/inst/mul_ln30_42_fu_7427_p2/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y40   design_1_i/mul_matrix_0/inst/mul_ln30_46_fu_7785_p2/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X14Y36  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X14Y36  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X14Y36  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X14Y36  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X14Y36  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X14Y36  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X14Y36  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X14Y36  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X14Y36  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X14Y36  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X12Y38  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X12Y38  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X12Y38  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X12Y38  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X12Y38  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X12Y38  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X12Y38  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X12Y38  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X14Y38  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X14Y38  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMA_D1/CLK



