// Seed: 586827551
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output id_4;
  input id_3;
  input id_2;
  inout id_1;
  assign id_4 = id_3;
  type_5(
      id_3, id_1, id_1
  );
  reg id_4;
  initial begin
    id_4 <= id_2;
    if (1'b0) id_4 <= 1;
    else begin
      #1 id_1 = 1;
    end
  end
endmodule
