#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar_trm.inc

/* K1 */
K1__0__DM__MASK EQU 0x7000
K1__0__DM__SHIFT EQU 12
K1__0__DR EQU CYREG_PRT2_DR
K1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
K1__0__HSIOM_MASK EQU 0x000F0000
K1__0__HSIOM_SHIFT EQU 16
K1__0__INTCFG EQU CYREG_PRT2_INTCFG
K1__0__INTSTAT EQU CYREG_PRT2_INTSTAT
K1__0__MASK EQU 0x10
K1__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
K1__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
K1__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
K1__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
K1__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
K1__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
K1__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
K1__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
K1__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
K1__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
K1__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
K1__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
K1__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
K1__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
K1__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
K1__0__PC EQU CYREG_PRT2_PC
K1__0__PC2 EQU CYREG_PRT2_PC2
K1__0__PORT EQU 2
K1__0__PS EQU CYREG_PRT2_PS
K1__0__SHIFT EQU 4
K1__DR EQU CYREG_PRT2_DR
K1__INTCFG EQU CYREG_PRT2_INTCFG
K1__INTSTAT EQU CYREG_PRT2_INTSTAT
K1__MASK EQU 0x10
K1__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
K1__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
K1__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
K1__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
K1__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
K1__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
K1__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
K1__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
K1__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
K1__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
K1__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
K1__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
K1__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
K1__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
K1__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
K1__PC EQU CYREG_PRT2_PC
K1__PC2 EQU CYREG_PRT2_PC2
K1__PORT EQU 2
K1__PS EQU CYREG_PRT2_PS
K1__SHIFT EQU 4

/* K2 */
K2__0__DM__MASK EQU 0x38000
K2__0__DM__SHIFT EQU 15
K2__0__DR EQU CYREG_PRT2_DR
K2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
K2__0__HSIOM_MASK EQU 0x00F00000
K2__0__HSIOM_SHIFT EQU 20
K2__0__INTCFG EQU CYREG_PRT2_INTCFG
K2__0__INTSTAT EQU CYREG_PRT2_INTSTAT
K2__0__MASK EQU 0x20
K2__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
K2__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
K2__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
K2__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
K2__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
K2__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
K2__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
K2__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
K2__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
K2__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
K2__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
K2__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
K2__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
K2__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
K2__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
K2__0__PC EQU CYREG_PRT2_PC
K2__0__PC2 EQU CYREG_PRT2_PC2
K2__0__PORT EQU 2
K2__0__PS EQU CYREG_PRT2_PS
K2__0__SHIFT EQU 5
K2__DR EQU CYREG_PRT2_DR
K2__INTCFG EQU CYREG_PRT2_INTCFG
K2__INTSTAT EQU CYREG_PRT2_INTSTAT
K2__MASK EQU 0x20
K2__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
K2__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
K2__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
K2__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
K2__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
K2__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
K2__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
K2__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
K2__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
K2__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
K2__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
K2__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
K2__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
K2__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
K2__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
K2__PC EQU CYREG_PRT2_PC
K2__PC2 EQU CYREG_PRT2_PC2
K2__PORT EQU 2
K2__PS EQU CYREG_PRT2_PS
K2__SHIFT EQU 5

/* FMQ */
FMQ__0__DM__MASK EQU 0x7000
FMQ__0__DM__SHIFT EQU 12
FMQ__0__DR EQU CYREG_PRT3_DR
FMQ__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
FMQ__0__HSIOM_MASK EQU 0x000F0000
FMQ__0__HSIOM_SHIFT EQU 16
FMQ__0__INTCFG EQU CYREG_PRT3_INTCFG
FMQ__0__INTSTAT EQU CYREG_PRT3_INTSTAT
FMQ__0__MASK EQU 0x10
FMQ__0__OUT_SEL EQU CYREG_UDB_PA3_CFG10
FMQ__0__OUT_SEL_SHIFT EQU 8
FMQ__0__OUT_SEL_VAL EQU 0
FMQ__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
FMQ__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
FMQ__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
FMQ__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
FMQ__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
FMQ__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
FMQ__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
FMQ__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
FMQ__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
FMQ__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
FMQ__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
FMQ__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
FMQ__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
FMQ__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
FMQ__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
FMQ__0__PC EQU CYREG_PRT3_PC
FMQ__0__PC2 EQU CYREG_PRT3_PC2
FMQ__0__PORT EQU 3
FMQ__0__PS EQU CYREG_PRT3_PS
FMQ__0__SHIFT EQU 4
FMQ__DR EQU CYREG_PRT3_DR
FMQ__INTCFG EQU CYREG_PRT3_INTCFG
FMQ__INTSTAT EQU CYREG_PRT3_INTSTAT
FMQ__MASK EQU 0x10
FMQ__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
FMQ__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
FMQ__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
FMQ__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
FMQ__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
FMQ__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
FMQ__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
FMQ__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
FMQ__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
FMQ__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
FMQ__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
FMQ__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
FMQ__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
FMQ__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
FMQ__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
FMQ__PC EQU CYREG_PRT3_PC
FMQ__PC2 EQU CYREG_PRT3_PC2
FMQ__PORT EQU 3
FMQ__PS EQU CYREG_PRT3_PS
FMQ__SHIFT EQU 4

/* PWM_CLK */
PWM_CLK__DIVIDER_MASK EQU 0x0000FFFF
PWM_CLK__ENABLE EQU CYREG_CLK_DIVIDER_C00
PWM_CLK__ENABLE_MASK EQU 0x80000000
PWM_CLK__MASK EQU 0x80000000
PWM_CLK__REGISTER EQU CYREG_CLK_DIVIDER_C00

/* PWM_cy_m0s8_tcpwm_1 */
PWM_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT1_CC
PWM_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT1_CC_BUFF
PWM_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT1_COUNTER
PWM_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT1_CTRL
PWM_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT1_INTR
PWM_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT1_INTR_MASK
PWM_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT1_INTR_MASKED
PWM_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT1_INTR_SET
PWM_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT1_PERIOD
PWM_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT1_PERIOD_BUFF
PWM_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT1_STATUS
PWM_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x02
PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 1
PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x200
PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 9
PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x2000000
PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 25
PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x20000
PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 17
PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x02
PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 1
PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x02
PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 1
PWM_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 1
PWM_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT1_TR_CTRL0
PWM_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT1_TR_CTRL1
PWM_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT1_TR_CTRL2

/* DYWD */
DYWD__0__DM__MASK EQU 0x1C0000
DYWD__0__DM__SHIFT EQU 18
DYWD__0__DR EQU CYREG_PRT2_DR
DYWD__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
DYWD__0__HSIOM_MASK EQU 0x0F000000
DYWD__0__HSIOM_SHIFT EQU 24
DYWD__0__INTCFG EQU CYREG_PRT2_INTCFG
DYWD__0__INTSTAT EQU CYREG_PRT2_INTSTAT
DYWD__0__MASK EQU 0x40
DYWD__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
DYWD__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
DYWD__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
DYWD__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
DYWD__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
DYWD__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
DYWD__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
DYWD__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
DYWD__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
DYWD__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
DYWD__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
DYWD__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
DYWD__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
DYWD__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
DYWD__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
DYWD__0__PC EQU CYREG_PRT2_PC
DYWD__0__PC2 EQU CYREG_PRT2_PC2
DYWD__0__PORT EQU 2
DYWD__0__PS EQU CYREG_PRT2_PS
DYWD__0__SHIFT EQU 6
DYWD__DR EQU CYREG_PRT2_DR
DYWD__INTCFG EQU CYREG_PRT2_INTCFG
DYWD__INTSTAT EQU CYREG_PRT2_INTSTAT
DYWD__MASK EQU 0x40
DYWD__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
DYWD__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
DYWD__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
DYWD__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
DYWD__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
DYWD__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
DYWD__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
DYWD__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
DYWD__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
DYWD__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
DYWD__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
DYWD__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
DYWD__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
DYWD__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
DYWD__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
DYWD__PC EQU CYREG_PRT2_PC
DYWD__PC2 EQU CYREG_PRT2_PC2
DYWD__PORT EQU 2
DYWD__PS EQU CYREG_PRT2_PS
DYWD__SHIFT EQU 6

/* GYWD */
GYWD__0__DM__MASK EQU 0xE00000
GYWD__0__DM__SHIFT EQU 21
GYWD__0__DR EQU CYREG_PRT2_DR
GYWD__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
GYWD__0__HSIOM_MASK EQU 0xF0000000
GYWD__0__HSIOM_SHIFT EQU 28
GYWD__0__INTCFG EQU CYREG_PRT2_INTCFG
GYWD__0__INTSTAT EQU CYREG_PRT2_INTSTAT
GYWD__0__MASK EQU 0x80
GYWD__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
GYWD__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
GYWD__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
GYWD__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
GYWD__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
GYWD__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
GYWD__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
GYWD__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
GYWD__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
GYWD__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
GYWD__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
GYWD__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
GYWD__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
GYWD__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
GYWD__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
GYWD__0__PC EQU CYREG_PRT2_PC
GYWD__0__PC2 EQU CYREG_PRT2_PC2
GYWD__0__PORT EQU 2
GYWD__0__PS EQU CYREG_PRT2_PS
GYWD__0__SHIFT EQU 7
GYWD__DR EQU CYREG_PRT2_DR
GYWD__INTCFG EQU CYREG_PRT2_INTCFG
GYWD__INTSTAT EQU CYREG_PRT2_INTSTAT
GYWD__MASK EQU 0x80
GYWD__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
GYWD__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
GYWD__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
GYWD__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
GYWD__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
GYWD__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
GYWD__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
GYWD__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
GYWD__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
GYWD__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
GYWD__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
GYWD__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
GYWD__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
GYWD__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
GYWD__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
GYWD__PC EQU CYREG_PRT2_PC
GYWD__PC2 EQU CYREG_PRT2_PC2
GYWD__PORT EQU 2
GYWD__PS EQU CYREG_PRT2_PS
GYWD__SHIFT EQU 7

/* TEST */
TEST__0__DM__MASK EQU 0x1C0
TEST__0__DM__SHIFT EQU 6
TEST__0__DR EQU CYREG_PRT3_DR
TEST__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
TEST__0__HSIOM_MASK EQU 0x00000F00
TEST__0__HSIOM_SHIFT EQU 8
TEST__0__INTCFG EQU CYREG_PRT3_INTCFG
TEST__0__INTSTAT EQU CYREG_PRT3_INTSTAT
TEST__0__MASK EQU 0x04
TEST__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
TEST__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
TEST__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
TEST__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
TEST__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
TEST__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
TEST__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
TEST__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
TEST__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
TEST__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
TEST__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
TEST__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
TEST__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
TEST__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
TEST__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
TEST__0__PC EQU CYREG_PRT3_PC
TEST__0__PC2 EQU CYREG_PRT3_PC2
TEST__0__PORT EQU 3
TEST__0__PS EQU CYREG_PRT3_PS
TEST__0__SHIFT EQU 2
TEST__DR EQU CYREG_PRT3_DR
TEST__INTCFG EQU CYREG_PRT3_INTCFG
TEST__INTSTAT EQU CYREG_PRT3_INTSTAT
TEST__MASK EQU 0x04
TEST__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
TEST__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
TEST__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
TEST__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
TEST__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
TEST__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
TEST__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
TEST__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
TEST__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
TEST__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
TEST__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
TEST__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
TEST__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
TEST__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
TEST__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
TEST__PC EQU CYREG_PRT3_PC
TEST__PC2 EQU CYREG_PRT3_PC2
TEST__PORT EQU 3
TEST__PS EQU CYREG_PRT3_PS
TEST__SHIFT EQU 2

/* V24V */
V24V__0__DM__MASK EQU 0xE00
V24V__0__DM__SHIFT EQU 9
V24V__0__DR EQU CYREG_PRT2_DR
V24V__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
V24V__0__HSIOM_MASK EQU 0x0000F000
V24V__0__HSIOM_SHIFT EQU 12
V24V__0__INTCFG EQU CYREG_PRT2_INTCFG
V24V__0__INTSTAT EQU CYREG_PRT2_INTSTAT
V24V__0__MASK EQU 0x08
V24V__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
V24V__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
V24V__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
V24V__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
V24V__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
V24V__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
V24V__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
V24V__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
V24V__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
V24V__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
V24V__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
V24V__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
V24V__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
V24V__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
V24V__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
V24V__0__PC EQU CYREG_PRT2_PC
V24V__0__PC2 EQU CYREG_PRT2_PC2
V24V__0__PORT EQU 2
V24V__0__PS EQU CYREG_PRT2_PS
V24V__0__SHIFT EQU 3
V24V__DR EQU CYREG_PRT2_DR
V24V__INTCFG EQU CYREG_PRT2_INTCFG
V24V__INTSTAT EQU CYREG_PRT2_INTSTAT
V24V__MASK EQU 0x08
V24V__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
V24V__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
V24V__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
V24V__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
V24V__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
V24V__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
V24V__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
V24V__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
V24V__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
V24V__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
V24V__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
V24V__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
V24V__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
V24V__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
V24V__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
V24V__PC EQU CYREG_PRT2_PC
V24V__PC2 EQU CYREG_PRT2_PC2
V24V__PORT EQU 2
V24V__PS EQU CYREG_PRT2_PS
V24V__SHIFT EQU 3

/* CC_ISR */
CC_ISR__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
CC_ISR__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
CC_ISR__INTC_MASK EQU 0x10000
CC_ISR__INTC_NUMBER EQU 16
CC_ISR__INTC_PRIOR_MASK EQU 0xC0
CC_ISR__INTC_PRIOR_NUM EQU 3
CC_ISR__INTC_PRIOR_REG EQU CYREG_CM0_IPR4
CC_ISR__INTC_SET_EN_REG EQU CYREG_CM0_ISER
CC_ISR__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* LED_BC */
LED_BC__0__DM__MASK EQU 0x7000
LED_BC__0__DM__SHIFT EQU 12
LED_BC__0__DR EQU CYREG_PRT1_DR
LED_BC__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
LED_BC__0__HSIOM_MASK EQU 0x000F0000
LED_BC__0__HSIOM_SHIFT EQU 16
LED_BC__0__INTCFG EQU CYREG_PRT1_INTCFG
LED_BC__0__INTSTAT EQU CYREG_PRT1_INTSTAT
LED_BC__0__MASK EQU 0x10
LED_BC__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
LED_BC__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
LED_BC__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
LED_BC__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
LED_BC__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
LED_BC__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
LED_BC__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
LED_BC__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
LED_BC__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
LED_BC__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
LED_BC__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
LED_BC__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
LED_BC__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
LED_BC__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
LED_BC__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
LED_BC__0__PC EQU CYREG_PRT1_PC
LED_BC__0__PC2 EQU CYREG_PRT1_PC2
LED_BC__0__PORT EQU 1
LED_BC__0__PS EQU CYREG_PRT1_PS
LED_BC__0__SHIFT EQU 4
LED_BC__DR EQU CYREG_PRT1_DR
LED_BC__INTCFG EQU CYREG_PRT1_INTCFG
LED_BC__INTSTAT EQU CYREG_PRT1_INTSTAT
LED_BC__MASK EQU 0x10
LED_BC__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
LED_BC__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
LED_BC__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
LED_BC__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
LED_BC__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
LED_BC__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
LED_BC__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
LED_BC__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
LED_BC__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
LED_BC__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
LED_BC__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
LED_BC__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
LED_BC__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
LED_BC__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
LED_BC__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
LED_BC__PC EQU CYREG_PRT1_PC
LED_BC__PC2 EQU CYREG_PRT1_PC2
LED_BC__PORT EQU 1
LED_BC__PS EQU CYREG_PRT1_PS
LED_BC__SHIFT EQU 4

/* LED_FC */
LED_FC__0__DM__MASK EQU 0xE00
LED_FC__0__DM__SHIFT EQU 9
LED_FC__0__DR EQU CYREG_PRT1_DR
LED_FC__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
LED_FC__0__HSIOM_MASK EQU 0x0000F000
LED_FC__0__HSIOM_SHIFT EQU 12
LED_FC__0__INTCFG EQU CYREG_PRT1_INTCFG
LED_FC__0__INTSTAT EQU CYREG_PRT1_INTSTAT
LED_FC__0__MASK EQU 0x08
LED_FC__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
LED_FC__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
LED_FC__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
LED_FC__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
LED_FC__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
LED_FC__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
LED_FC__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
LED_FC__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
LED_FC__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
LED_FC__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
LED_FC__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
LED_FC__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
LED_FC__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
LED_FC__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
LED_FC__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
LED_FC__0__PC EQU CYREG_PRT1_PC
LED_FC__0__PC2 EQU CYREG_PRT1_PC2
LED_FC__0__PORT EQU 1
LED_FC__0__PS EQU CYREG_PRT1_PS
LED_FC__0__SHIFT EQU 3
LED_FC__DR EQU CYREG_PRT1_DR
LED_FC__INTCFG EQU CYREG_PRT1_INTCFG
LED_FC__INTSTAT EQU CYREG_PRT1_INTSTAT
LED_FC__MASK EQU 0x08
LED_FC__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
LED_FC__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
LED_FC__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
LED_FC__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
LED_FC__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
LED_FC__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
LED_FC__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
LED_FC__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
LED_FC__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
LED_FC__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
LED_FC__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
LED_FC__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
LED_FC__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
LED_FC__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
LED_FC__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
LED_FC__PC EQU CYREG_PRT1_PC
LED_FC__PC2 EQU CYREG_PRT1_PC2
LED_FC__PORT EQU 1
LED_FC__PS EQU CYREG_PRT1_PS
LED_FC__SHIFT EQU 3

/* LED_PP */
LED_PP__0__DM__MASK EQU 0x7000
LED_PP__0__DM__SHIFT EQU 12
LED_PP__0__DR EQU CYREG_PRT0_DR
LED_PP__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
LED_PP__0__HSIOM_MASK EQU 0x000F0000
LED_PP__0__HSIOM_SHIFT EQU 16
LED_PP__0__INTCFG EQU CYREG_PRT0_INTCFG
LED_PP__0__INTSTAT EQU CYREG_PRT0_INTSTAT
LED_PP__0__MASK EQU 0x10
LED_PP__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LED_PP__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LED_PP__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LED_PP__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LED_PP__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LED_PP__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LED_PP__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LED_PP__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LED_PP__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LED_PP__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LED_PP__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LED_PP__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LED_PP__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LED_PP__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LED_PP__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LED_PP__0__PC EQU CYREG_PRT0_PC
LED_PP__0__PC2 EQU CYREG_PRT0_PC2
LED_PP__0__PORT EQU 0
LED_PP__0__PS EQU CYREG_PRT0_PS
LED_PP__0__SHIFT EQU 4
LED_PP__DR EQU CYREG_PRT0_DR
LED_PP__INTCFG EQU CYREG_PRT0_INTCFG
LED_PP__INTSTAT EQU CYREG_PRT0_INTSTAT
LED_PP__MASK EQU 0x10
LED_PP__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LED_PP__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LED_PP__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LED_PP__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LED_PP__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LED_PP__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LED_PP__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LED_PP__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LED_PP__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LED_PP__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LED_PP__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LED_PP__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LED_PP__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LED_PP__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LED_PP__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LED_PP__PC EQU CYREG_PRT0_PC
LED_PP__PC2 EQU CYREG_PRT0_PC2
LED_PP__PORT EQU 0
LED_PP__PS EQU CYREG_PRT0_PS
LED_PP__SHIFT EQU 4

/* UART_0_rx */
UART_0_rx__0__DM__MASK EQU 0x07
UART_0_rx__0__DM__SHIFT EQU 0
UART_0_rx__0__DR EQU CYREG_PRT4_DR
UART_0_rx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
UART_0_rx__0__HSIOM_MASK EQU 0x0000000F
UART_0_rx__0__HSIOM_SHIFT EQU 0
UART_0_rx__0__INTCFG EQU CYREG_PRT4_INTCFG
UART_0_rx__0__INTSTAT EQU CYREG_PRT4_INTSTAT
UART_0_rx__0__MASK EQU 0x01
UART_0_rx__0__PC EQU CYREG_PRT4_PC
UART_0_rx__0__PC2 EQU CYREG_PRT4_PC2
UART_0_rx__0__PORT EQU 4
UART_0_rx__0__PS EQU CYREG_PRT4_PS
UART_0_rx__0__SHIFT EQU 0
UART_0_rx__DR EQU CYREG_PRT4_DR
UART_0_rx__INTCFG EQU CYREG_PRT4_INTCFG
UART_0_rx__INTSTAT EQU CYREG_PRT4_INTSTAT
UART_0_rx__MASK EQU 0x01
UART_0_rx__PC EQU CYREG_PRT4_PC
UART_0_rx__PC2 EQU CYREG_PRT4_PC2
UART_0_rx__PORT EQU 4
UART_0_rx__PS EQU CYREG_PRT4_PS
UART_0_rx__SHIFT EQU 0

/* UART_0_SCB */
UART_0_SCB__BIST_CONTROL EQU CYREG_SCB0_BIST_CONTROL
UART_0_SCB__BIST_DATA EQU CYREG_SCB0_BIST_DATA
UART_0_SCB__CTRL EQU CYREG_SCB0_CTRL
UART_0_SCB__EZ_DATA00 EQU CYREG_SCB0_EZ_DATA00
UART_0_SCB__EZ_DATA01 EQU CYREG_SCB0_EZ_DATA01
UART_0_SCB__EZ_DATA02 EQU CYREG_SCB0_EZ_DATA02
UART_0_SCB__EZ_DATA03 EQU CYREG_SCB0_EZ_DATA03
UART_0_SCB__EZ_DATA04 EQU CYREG_SCB0_EZ_DATA04
UART_0_SCB__EZ_DATA05 EQU CYREG_SCB0_EZ_DATA05
UART_0_SCB__EZ_DATA06 EQU CYREG_SCB0_EZ_DATA06
UART_0_SCB__EZ_DATA07 EQU CYREG_SCB0_EZ_DATA07
UART_0_SCB__EZ_DATA08 EQU CYREG_SCB0_EZ_DATA08
UART_0_SCB__EZ_DATA09 EQU CYREG_SCB0_EZ_DATA09
UART_0_SCB__EZ_DATA10 EQU CYREG_SCB0_EZ_DATA10
UART_0_SCB__EZ_DATA11 EQU CYREG_SCB0_EZ_DATA11
UART_0_SCB__EZ_DATA12 EQU CYREG_SCB0_EZ_DATA12
UART_0_SCB__EZ_DATA13 EQU CYREG_SCB0_EZ_DATA13
UART_0_SCB__EZ_DATA14 EQU CYREG_SCB0_EZ_DATA14
UART_0_SCB__EZ_DATA15 EQU CYREG_SCB0_EZ_DATA15
UART_0_SCB__EZ_DATA16 EQU CYREG_SCB0_EZ_DATA16
UART_0_SCB__EZ_DATA17 EQU CYREG_SCB0_EZ_DATA17
UART_0_SCB__EZ_DATA18 EQU CYREG_SCB0_EZ_DATA18
UART_0_SCB__EZ_DATA19 EQU CYREG_SCB0_EZ_DATA19
UART_0_SCB__EZ_DATA20 EQU CYREG_SCB0_EZ_DATA20
UART_0_SCB__EZ_DATA21 EQU CYREG_SCB0_EZ_DATA21
UART_0_SCB__EZ_DATA22 EQU CYREG_SCB0_EZ_DATA22
UART_0_SCB__EZ_DATA23 EQU CYREG_SCB0_EZ_DATA23
UART_0_SCB__EZ_DATA24 EQU CYREG_SCB0_EZ_DATA24
UART_0_SCB__EZ_DATA25 EQU CYREG_SCB0_EZ_DATA25
UART_0_SCB__EZ_DATA26 EQU CYREG_SCB0_EZ_DATA26
UART_0_SCB__EZ_DATA27 EQU CYREG_SCB0_EZ_DATA27
UART_0_SCB__EZ_DATA28 EQU CYREG_SCB0_EZ_DATA28
UART_0_SCB__EZ_DATA29 EQU CYREG_SCB0_EZ_DATA29
UART_0_SCB__EZ_DATA30 EQU CYREG_SCB0_EZ_DATA30
UART_0_SCB__EZ_DATA31 EQU CYREG_SCB0_EZ_DATA31
UART_0_SCB__I2C_CFG EQU CYREG_SCB0_I2C_CFG
UART_0_SCB__I2C_CTRL EQU CYREG_SCB0_I2C_CTRL
UART_0_SCB__I2C_M_CMD EQU CYREG_SCB0_I2C_M_CMD
UART_0_SCB__I2C_S_CMD EQU CYREG_SCB0_I2C_S_CMD
UART_0_SCB__I2C_STATUS EQU CYREG_SCB0_I2C_STATUS
UART_0_SCB__INTR_CAUSE EQU CYREG_SCB0_INTR_CAUSE
UART_0_SCB__INTR_I2C_EC EQU CYREG_SCB0_INTR_I2C_EC
UART_0_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB0_INTR_I2C_EC_MASK
UART_0_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB0_INTR_I2C_EC_MASKED
UART_0_SCB__INTR_M EQU CYREG_SCB0_INTR_M
UART_0_SCB__INTR_M_MASK EQU CYREG_SCB0_INTR_M_MASK
UART_0_SCB__INTR_M_MASKED EQU CYREG_SCB0_INTR_M_MASKED
UART_0_SCB__INTR_M_SET EQU CYREG_SCB0_INTR_M_SET
UART_0_SCB__INTR_RX EQU CYREG_SCB0_INTR_RX
UART_0_SCB__INTR_RX_MASK EQU CYREG_SCB0_INTR_RX_MASK
UART_0_SCB__INTR_RX_MASKED EQU CYREG_SCB0_INTR_RX_MASKED
UART_0_SCB__INTR_RX_SET EQU CYREG_SCB0_INTR_RX_SET
UART_0_SCB__INTR_S EQU CYREG_SCB0_INTR_S
UART_0_SCB__INTR_S_MASK EQU CYREG_SCB0_INTR_S_MASK
UART_0_SCB__INTR_S_MASKED EQU CYREG_SCB0_INTR_S_MASKED
UART_0_SCB__INTR_S_SET EQU CYREG_SCB0_INTR_S_SET
UART_0_SCB__INTR_SPI_EC EQU CYREG_SCB0_INTR_SPI_EC
UART_0_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB0_INTR_SPI_EC_MASK
UART_0_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB0_INTR_SPI_EC_MASKED
UART_0_SCB__INTR_TX EQU CYREG_SCB0_INTR_TX
UART_0_SCB__INTR_TX_MASK EQU CYREG_SCB0_INTR_TX_MASK
UART_0_SCB__INTR_TX_MASKED EQU CYREG_SCB0_INTR_TX_MASKED
UART_0_SCB__INTR_TX_SET EQU CYREG_SCB0_INTR_TX_SET
UART_0_SCB__RX_CTRL EQU CYREG_SCB0_RX_CTRL
UART_0_SCB__RX_FIFO_CTRL EQU CYREG_SCB0_RX_FIFO_CTRL
UART_0_SCB__RX_FIFO_RD EQU CYREG_SCB0_RX_FIFO_RD
UART_0_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB0_RX_FIFO_RD_SILENT
UART_0_SCB__RX_FIFO_STATUS EQU CYREG_SCB0_RX_FIFO_STATUS
UART_0_SCB__RX_MATCH EQU CYREG_SCB0_RX_MATCH
UART_0_SCB__SPI_CTRL EQU CYREG_SCB0_SPI_CTRL
UART_0_SCB__SPI_STATUS EQU CYREG_SCB0_SPI_STATUS
UART_0_SCB__SS0_POSISTION EQU 0
UART_0_SCB__SS1_POSISTION EQU 1
UART_0_SCB__SS2_POSISTION EQU 2
UART_0_SCB__SS3_POSISTION EQU 3
UART_0_SCB__STATUS EQU CYREG_SCB0_STATUS
UART_0_SCB__TX_CTRL EQU CYREG_SCB0_TX_CTRL
UART_0_SCB__TX_FIFO_CTRL EQU CYREG_SCB0_TX_FIFO_CTRL
UART_0_SCB__TX_FIFO_STATUS EQU CYREG_SCB0_TX_FIFO_STATUS
UART_0_SCB__TX_FIFO_WR EQU CYREG_SCB0_TX_FIFO_WR
UART_0_SCB__UART_CTRL EQU CYREG_SCB0_UART_CTRL
UART_0_SCB__UART_RX_CTRL EQU CYREG_SCB0_UART_RX_CTRL
UART_0_SCB__UART_RX_STATUS EQU CYREG_SCB0_UART_RX_STATUS
UART_0_SCB__UART_TX_CTRL EQU CYREG_SCB0_UART_TX_CTRL

/* UART_0_SCB_IRQ */
UART_0_SCB_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
UART_0_SCB_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
UART_0_SCB_IRQ__INTC_MASK EQU 0x400
UART_0_SCB_IRQ__INTC_NUMBER EQU 10
UART_0_SCB_IRQ__INTC_PRIOR_MASK EQU 0xC00000
UART_0_SCB_IRQ__INTC_PRIOR_NUM EQU 3
UART_0_SCB_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
UART_0_SCB_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
UART_0_SCB_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* UART_0_SCBCLK */
UART_0_SCBCLK__DIVIDER_MASK EQU 0x0000FFFF
UART_0_SCBCLK__ENABLE EQU CYREG_CLK_DIVIDER_A01
UART_0_SCBCLK__ENABLE_MASK EQU 0x80000000
UART_0_SCBCLK__MASK EQU 0x80000000
UART_0_SCBCLK__REGISTER EQU CYREG_CLK_DIVIDER_A01

/* UART_0_tx */
UART_0_tx__0__DM__MASK EQU 0x38
UART_0_tx__0__DM__SHIFT EQU 3
UART_0_tx__0__DR EQU CYREG_PRT4_DR
UART_0_tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
UART_0_tx__0__HSIOM_MASK EQU 0x000000F0
UART_0_tx__0__HSIOM_SHIFT EQU 4
UART_0_tx__0__INTCFG EQU CYREG_PRT4_INTCFG
UART_0_tx__0__INTSTAT EQU CYREG_PRT4_INTSTAT
UART_0_tx__0__MASK EQU 0x02
UART_0_tx__0__PC EQU CYREG_PRT4_PC
UART_0_tx__0__PC2 EQU CYREG_PRT4_PC2
UART_0_tx__0__PORT EQU 4
UART_0_tx__0__PS EQU CYREG_PRT4_PS
UART_0_tx__0__SHIFT EQU 1
UART_0_tx__DR EQU CYREG_PRT4_DR
UART_0_tx__INTCFG EQU CYREG_PRT4_INTCFG
UART_0_tx__INTSTAT EQU CYREG_PRT4_INTSTAT
UART_0_tx__MASK EQU 0x02
UART_0_tx__PC EQU CYREG_PRT4_PC
UART_0_tx__PC2 EQU CYREG_PRT4_PC2
UART_0_tx__PORT EQU 4
UART_0_tx__PS EQU CYREG_PRT4_PS
UART_0_tx__SHIFT EQU 1

/* UART_1_rx */
UART_1_rx__0__DM__MASK EQU 0x07
UART_1_rx__0__DM__SHIFT EQU 0
UART_1_rx__0__DR EQU CYREG_PRT3_DR
UART_1_rx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
UART_1_rx__0__HSIOM_MASK EQU 0x0000000F
UART_1_rx__0__HSIOM_SHIFT EQU 0
UART_1_rx__0__INTCFG EQU CYREG_PRT3_INTCFG
UART_1_rx__0__INTSTAT EQU CYREG_PRT3_INTSTAT
UART_1_rx__0__MASK EQU 0x01
UART_1_rx__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
UART_1_rx__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
UART_1_rx__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
UART_1_rx__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
UART_1_rx__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
UART_1_rx__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
UART_1_rx__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
UART_1_rx__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
UART_1_rx__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
UART_1_rx__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
UART_1_rx__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
UART_1_rx__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
UART_1_rx__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
UART_1_rx__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
UART_1_rx__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
UART_1_rx__0__PC EQU CYREG_PRT3_PC
UART_1_rx__0__PC2 EQU CYREG_PRT3_PC2
UART_1_rx__0__PORT EQU 3
UART_1_rx__0__PS EQU CYREG_PRT3_PS
UART_1_rx__0__SHIFT EQU 0
UART_1_rx__DR EQU CYREG_PRT3_DR
UART_1_rx__INTCFG EQU CYREG_PRT3_INTCFG
UART_1_rx__INTSTAT EQU CYREG_PRT3_INTSTAT
UART_1_rx__MASK EQU 0x01
UART_1_rx__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
UART_1_rx__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
UART_1_rx__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
UART_1_rx__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
UART_1_rx__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
UART_1_rx__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
UART_1_rx__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
UART_1_rx__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
UART_1_rx__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
UART_1_rx__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
UART_1_rx__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
UART_1_rx__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
UART_1_rx__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
UART_1_rx__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
UART_1_rx__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
UART_1_rx__PC EQU CYREG_PRT3_PC
UART_1_rx__PC2 EQU CYREG_PRT3_PC2
UART_1_rx__PORT EQU 3
UART_1_rx__PS EQU CYREG_PRT3_PS
UART_1_rx__SHIFT EQU 0

/* UART_1_SCB */
UART_1_SCB__BIST_CONTROL EQU CYREG_SCB1_BIST_CONTROL
UART_1_SCB__BIST_DATA EQU CYREG_SCB1_BIST_DATA
UART_1_SCB__CTRL EQU CYREG_SCB1_CTRL
UART_1_SCB__EZ_DATA00 EQU CYREG_SCB1_EZ_DATA00
UART_1_SCB__EZ_DATA01 EQU CYREG_SCB1_EZ_DATA01
UART_1_SCB__EZ_DATA02 EQU CYREG_SCB1_EZ_DATA02
UART_1_SCB__EZ_DATA03 EQU CYREG_SCB1_EZ_DATA03
UART_1_SCB__EZ_DATA04 EQU CYREG_SCB1_EZ_DATA04
UART_1_SCB__EZ_DATA05 EQU CYREG_SCB1_EZ_DATA05
UART_1_SCB__EZ_DATA06 EQU CYREG_SCB1_EZ_DATA06
UART_1_SCB__EZ_DATA07 EQU CYREG_SCB1_EZ_DATA07
UART_1_SCB__EZ_DATA08 EQU CYREG_SCB1_EZ_DATA08
UART_1_SCB__EZ_DATA09 EQU CYREG_SCB1_EZ_DATA09
UART_1_SCB__EZ_DATA10 EQU CYREG_SCB1_EZ_DATA10
UART_1_SCB__EZ_DATA11 EQU CYREG_SCB1_EZ_DATA11
UART_1_SCB__EZ_DATA12 EQU CYREG_SCB1_EZ_DATA12
UART_1_SCB__EZ_DATA13 EQU CYREG_SCB1_EZ_DATA13
UART_1_SCB__EZ_DATA14 EQU CYREG_SCB1_EZ_DATA14
UART_1_SCB__EZ_DATA15 EQU CYREG_SCB1_EZ_DATA15
UART_1_SCB__EZ_DATA16 EQU CYREG_SCB1_EZ_DATA16
UART_1_SCB__EZ_DATA17 EQU CYREG_SCB1_EZ_DATA17
UART_1_SCB__EZ_DATA18 EQU CYREG_SCB1_EZ_DATA18
UART_1_SCB__EZ_DATA19 EQU CYREG_SCB1_EZ_DATA19
UART_1_SCB__EZ_DATA20 EQU CYREG_SCB1_EZ_DATA20
UART_1_SCB__EZ_DATA21 EQU CYREG_SCB1_EZ_DATA21
UART_1_SCB__EZ_DATA22 EQU CYREG_SCB1_EZ_DATA22
UART_1_SCB__EZ_DATA23 EQU CYREG_SCB1_EZ_DATA23
UART_1_SCB__EZ_DATA24 EQU CYREG_SCB1_EZ_DATA24
UART_1_SCB__EZ_DATA25 EQU CYREG_SCB1_EZ_DATA25
UART_1_SCB__EZ_DATA26 EQU CYREG_SCB1_EZ_DATA26
UART_1_SCB__EZ_DATA27 EQU CYREG_SCB1_EZ_DATA27
UART_1_SCB__EZ_DATA28 EQU CYREG_SCB1_EZ_DATA28
UART_1_SCB__EZ_DATA29 EQU CYREG_SCB1_EZ_DATA29
UART_1_SCB__EZ_DATA30 EQU CYREG_SCB1_EZ_DATA30
UART_1_SCB__EZ_DATA31 EQU CYREG_SCB1_EZ_DATA31
UART_1_SCB__I2C_CFG EQU CYREG_SCB1_I2C_CFG
UART_1_SCB__I2C_CTRL EQU CYREG_SCB1_I2C_CTRL
UART_1_SCB__I2C_M_CMD EQU CYREG_SCB1_I2C_M_CMD
UART_1_SCB__I2C_S_CMD EQU CYREG_SCB1_I2C_S_CMD
UART_1_SCB__I2C_STATUS EQU CYREG_SCB1_I2C_STATUS
UART_1_SCB__INTR_CAUSE EQU CYREG_SCB1_INTR_CAUSE
UART_1_SCB__INTR_I2C_EC EQU CYREG_SCB1_INTR_I2C_EC
UART_1_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB1_INTR_I2C_EC_MASK
UART_1_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB1_INTR_I2C_EC_MASKED
UART_1_SCB__INTR_M EQU CYREG_SCB1_INTR_M
UART_1_SCB__INTR_M_MASK EQU CYREG_SCB1_INTR_M_MASK
UART_1_SCB__INTR_M_MASKED EQU CYREG_SCB1_INTR_M_MASKED
UART_1_SCB__INTR_M_SET EQU CYREG_SCB1_INTR_M_SET
UART_1_SCB__INTR_RX EQU CYREG_SCB1_INTR_RX
UART_1_SCB__INTR_RX_MASK EQU CYREG_SCB1_INTR_RX_MASK
UART_1_SCB__INTR_RX_MASKED EQU CYREG_SCB1_INTR_RX_MASKED
UART_1_SCB__INTR_RX_SET EQU CYREG_SCB1_INTR_RX_SET
UART_1_SCB__INTR_S EQU CYREG_SCB1_INTR_S
UART_1_SCB__INTR_S_MASK EQU CYREG_SCB1_INTR_S_MASK
UART_1_SCB__INTR_S_MASKED EQU CYREG_SCB1_INTR_S_MASKED
UART_1_SCB__INTR_S_SET EQU CYREG_SCB1_INTR_S_SET
UART_1_SCB__INTR_SPI_EC EQU CYREG_SCB1_INTR_SPI_EC
UART_1_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB1_INTR_SPI_EC_MASK
UART_1_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB1_INTR_SPI_EC_MASKED
UART_1_SCB__INTR_TX EQU CYREG_SCB1_INTR_TX
UART_1_SCB__INTR_TX_MASK EQU CYREG_SCB1_INTR_TX_MASK
UART_1_SCB__INTR_TX_MASKED EQU CYREG_SCB1_INTR_TX_MASKED
UART_1_SCB__INTR_TX_SET EQU CYREG_SCB1_INTR_TX_SET
UART_1_SCB__RX_CTRL EQU CYREG_SCB1_RX_CTRL
UART_1_SCB__RX_FIFO_CTRL EQU CYREG_SCB1_RX_FIFO_CTRL
UART_1_SCB__RX_FIFO_RD EQU CYREG_SCB1_RX_FIFO_RD
UART_1_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB1_RX_FIFO_RD_SILENT
UART_1_SCB__RX_FIFO_STATUS EQU CYREG_SCB1_RX_FIFO_STATUS
UART_1_SCB__RX_MATCH EQU CYREG_SCB1_RX_MATCH
UART_1_SCB__SPI_CTRL EQU CYREG_SCB1_SPI_CTRL
UART_1_SCB__SPI_STATUS EQU CYREG_SCB1_SPI_STATUS
UART_1_SCB__SS0_POSISTION EQU 0
UART_1_SCB__SS1_POSISTION EQU 1
UART_1_SCB__SS2_POSISTION EQU 2
UART_1_SCB__SS3_POSISTION EQU 3
UART_1_SCB__STATUS EQU CYREG_SCB1_STATUS
UART_1_SCB__TX_CTRL EQU CYREG_SCB1_TX_CTRL
UART_1_SCB__TX_FIFO_CTRL EQU CYREG_SCB1_TX_FIFO_CTRL
UART_1_SCB__TX_FIFO_STATUS EQU CYREG_SCB1_TX_FIFO_STATUS
UART_1_SCB__TX_FIFO_WR EQU CYREG_SCB1_TX_FIFO_WR
UART_1_SCB__UART_CTRL EQU CYREG_SCB1_UART_CTRL
UART_1_SCB__UART_RX_CTRL EQU CYREG_SCB1_UART_RX_CTRL
UART_1_SCB__UART_RX_STATUS EQU CYREG_SCB1_UART_RX_STATUS
UART_1_SCB__UART_TX_CTRL EQU CYREG_SCB1_UART_TX_CTRL

/* UART_1_SCB_IRQ */
UART_1_SCB_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
UART_1_SCB_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
UART_1_SCB_IRQ__INTC_MASK EQU 0x800
UART_1_SCB_IRQ__INTC_NUMBER EQU 11
UART_1_SCB_IRQ__INTC_PRIOR_MASK EQU 0xC0000000
UART_1_SCB_IRQ__INTC_PRIOR_NUM EQU 3
UART_1_SCB_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
UART_1_SCB_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
UART_1_SCB_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* UART_1_SCBCLK */
UART_1_SCBCLK__DIVIDER_MASK EQU 0x0000FFFF
UART_1_SCBCLK__ENABLE EQU CYREG_CLK_DIVIDER_B01
UART_1_SCBCLK__ENABLE_MASK EQU 0x80000000
UART_1_SCBCLK__MASK EQU 0x80000000
UART_1_SCBCLK__REGISTER EQU CYREG_CLK_DIVIDER_B01

/* UART_1_tx */
UART_1_tx__0__DM__MASK EQU 0x38
UART_1_tx__0__DM__SHIFT EQU 3
UART_1_tx__0__DR EQU CYREG_PRT3_DR
UART_1_tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
UART_1_tx__0__HSIOM_MASK EQU 0x000000F0
UART_1_tx__0__HSIOM_SHIFT EQU 4
UART_1_tx__0__INTCFG EQU CYREG_PRT3_INTCFG
UART_1_tx__0__INTSTAT EQU CYREG_PRT3_INTSTAT
UART_1_tx__0__MASK EQU 0x02
UART_1_tx__0__OUT_SEL EQU CYREG_UDB_PA3_CFG10
UART_1_tx__0__OUT_SEL_SHIFT EQU 2
UART_1_tx__0__OUT_SEL_VAL EQU -1
UART_1_tx__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
UART_1_tx__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
UART_1_tx__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
UART_1_tx__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
UART_1_tx__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
UART_1_tx__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
UART_1_tx__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
UART_1_tx__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
UART_1_tx__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
UART_1_tx__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
UART_1_tx__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
UART_1_tx__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
UART_1_tx__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
UART_1_tx__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
UART_1_tx__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
UART_1_tx__0__PC EQU CYREG_PRT3_PC
UART_1_tx__0__PC2 EQU CYREG_PRT3_PC2
UART_1_tx__0__PORT EQU 3
UART_1_tx__0__PS EQU CYREG_PRT3_PS
UART_1_tx__0__SHIFT EQU 1
UART_1_tx__DR EQU CYREG_PRT3_DR
UART_1_tx__INTCFG EQU CYREG_PRT3_INTCFG
UART_1_tx__INTSTAT EQU CYREG_PRT3_INTSTAT
UART_1_tx__MASK EQU 0x02
UART_1_tx__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
UART_1_tx__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
UART_1_tx__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
UART_1_tx__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
UART_1_tx__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
UART_1_tx__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
UART_1_tx__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
UART_1_tx__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
UART_1_tx__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
UART_1_tx__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
UART_1_tx__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
UART_1_tx__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
UART_1_tx__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
UART_1_tx__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
UART_1_tx__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
UART_1_tx__PC EQU CYREG_PRT3_PC
UART_1_tx__PC2 EQU CYREG_PRT3_PC2
UART_1_tx__PORT EQU 3
UART_1_tx__PS EQU CYREG_PRT3_PS
UART_1_tx__SHIFT EQU 1

/* LED_RO1 */
LED_RO1__0__DM__MASK EQU 0x38000
LED_RO1__0__DM__SHIFT EQU 15
LED_RO1__0__DR EQU CYREG_PRT1_DR
LED_RO1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
LED_RO1__0__HSIOM_MASK EQU 0x00F00000
LED_RO1__0__HSIOM_SHIFT EQU 20
LED_RO1__0__INTCFG EQU CYREG_PRT1_INTCFG
LED_RO1__0__INTSTAT EQU CYREG_PRT1_INTSTAT
LED_RO1__0__MASK EQU 0x20
LED_RO1__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
LED_RO1__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
LED_RO1__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
LED_RO1__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
LED_RO1__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
LED_RO1__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
LED_RO1__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
LED_RO1__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
LED_RO1__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
LED_RO1__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
LED_RO1__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
LED_RO1__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
LED_RO1__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
LED_RO1__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
LED_RO1__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
LED_RO1__0__PC EQU CYREG_PRT1_PC
LED_RO1__0__PC2 EQU CYREG_PRT1_PC2
LED_RO1__0__PORT EQU 1
LED_RO1__0__PS EQU CYREG_PRT1_PS
LED_RO1__0__SHIFT EQU 5
LED_RO1__DR EQU CYREG_PRT1_DR
LED_RO1__INTCFG EQU CYREG_PRT1_INTCFG
LED_RO1__INTSTAT EQU CYREG_PRT1_INTSTAT
LED_RO1__MASK EQU 0x20
LED_RO1__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
LED_RO1__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
LED_RO1__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
LED_RO1__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
LED_RO1__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
LED_RO1__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
LED_RO1__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
LED_RO1__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
LED_RO1__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
LED_RO1__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
LED_RO1__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
LED_RO1__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
LED_RO1__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
LED_RO1__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
LED_RO1__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
LED_RO1__PC EQU CYREG_PRT1_PC
LED_RO1__PC2 EQU CYREG_PRT1_PC2
LED_RO1__PORT EQU 1
LED_RO1__PS EQU CYREG_PRT1_PS
LED_RO1__SHIFT EQU 5

/* LED_RO2 */
LED_RO2__0__DM__MASK EQU 0xE00
LED_RO2__0__DM__SHIFT EQU 9
LED_RO2__0__DR EQU CYREG_PRT0_DR
LED_RO2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
LED_RO2__0__HSIOM_MASK EQU 0x0000F000
LED_RO2__0__HSIOM_SHIFT EQU 12
LED_RO2__0__INTCFG EQU CYREG_PRT0_INTCFG
LED_RO2__0__INTSTAT EQU CYREG_PRT0_INTSTAT
LED_RO2__0__MASK EQU 0x08
LED_RO2__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LED_RO2__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LED_RO2__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LED_RO2__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LED_RO2__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LED_RO2__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LED_RO2__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LED_RO2__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LED_RO2__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LED_RO2__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LED_RO2__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LED_RO2__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LED_RO2__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LED_RO2__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LED_RO2__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LED_RO2__0__PC EQU CYREG_PRT0_PC
LED_RO2__0__PC2 EQU CYREG_PRT0_PC2
LED_RO2__0__PORT EQU 0
LED_RO2__0__PS EQU CYREG_PRT0_PS
LED_RO2__0__SHIFT EQU 3
LED_RO2__DR EQU CYREG_PRT0_DR
LED_RO2__INTCFG EQU CYREG_PRT0_INTCFG
LED_RO2__INTSTAT EQU CYREG_PRT0_INTSTAT
LED_RO2__MASK EQU 0x08
LED_RO2__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LED_RO2__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LED_RO2__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LED_RO2__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LED_RO2__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LED_RO2__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LED_RO2__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LED_RO2__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LED_RO2__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LED_RO2__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LED_RO2__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LED_RO2__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LED_RO2__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LED_RO2__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LED_RO2__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LED_RO2__PC EQU CYREG_PRT0_PC
LED_RO2__PC2 EQU CYREG_PRT0_PC2
LED_RO2__PORT EQU 0
LED_RO2__PS EQU CYREG_PRT0_PS
LED_RO2__SHIFT EQU 3

/* LED_RO3 */
LED_RO3__0__DM__MASK EQU 0x38000
LED_RO3__0__DM__SHIFT EQU 15
LED_RO3__0__DR EQU CYREG_PRT0_DR
LED_RO3__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
LED_RO3__0__HSIOM_MASK EQU 0x00F00000
LED_RO3__0__HSIOM_SHIFT EQU 20
LED_RO3__0__INTCFG EQU CYREG_PRT0_INTCFG
LED_RO3__0__INTSTAT EQU CYREG_PRT0_INTSTAT
LED_RO3__0__MASK EQU 0x20
LED_RO3__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LED_RO3__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LED_RO3__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LED_RO3__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LED_RO3__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LED_RO3__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LED_RO3__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LED_RO3__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LED_RO3__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LED_RO3__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LED_RO3__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LED_RO3__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LED_RO3__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LED_RO3__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LED_RO3__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LED_RO3__0__PC EQU CYREG_PRT0_PC
LED_RO3__0__PC2 EQU CYREG_PRT0_PC2
LED_RO3__0__PORT EQU 0
LED_RO3__0__PS EQU CYREG_PRT0_PS
LED_RO3__0__SHIFT EQU 5
LED_RO3__DR EQU CYREG_PRT0_DR
LED_RO3__INTCFG EQU CYREG_PRT0_INTCFG
LED_RO3__INTSTAT EQU CYREG_PRT0_INTSTAT
LED_RO3__MASK EQU 0x20
LED_RO3__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LED_RO3__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LED_RO3__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LED_RO3__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LED_RO3__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LED_RO3__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LED_RO3__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LED_RO3__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LED_RO3__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LED_RO3__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LED_RO3__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LED_RO3__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LED_RO3__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LED_RO3__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LED_RO3__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LED_RO3__PC EQU CYREG_PRT0_PC
LED_RO3__PC2 EQU CYREG_PRT0_PC2
LED_RO3__PORT EQU 0
LED_RO3__PS EQU CYREG_PRT0_PS
LED_RO3__SHIFT EQU 5

/* CapSense_Cmod */
CapSense_Cmod__0__DM__MASK EQU 0x1C0
CapSense_Cmod__0__DM__SHIFT EQU 6
CapSense_Cmod__0__DR EQU CYREG_PRT4_DR
CapSense_Cmod__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
CapSense_Cmod__0__HSIOM_MASK EQU 0x00000F00
CapSense_Cmod__0__HSIOM_SHIFT EQU 8
CapSense_Cmod__0__INTCFG EQU CYREG_PRT4_INTCFG
CapSense_Cmod__0__INTSTAT EQU CYREG_PRT4_INTSTAT
CapSense_Cmod__0__MASK EQU 0x04
CapSense_Cmod__0__PC EQU CYREG_PRT4_PC
CapSense_Cmod__0__PC2 EQU CYREG_PRT4_PC2
CapSense_Cmod__0__PORT EQU 4
CapSense_Cmod__0__PS EQU CYREG_PRT4_PS
CapSense_Cmod__0__SHIFT EQU 2
CapSense_Cmod__Cmod__DM__MASK EQU 0x1C0
CapSense_Cmod__Cmod__DM__SHIFT EQU 6
CapSense_Cmod__Cmod__DR EQU CYREG_PRT4_DR
CapSense_Cmod__Cmod__INTCFG EQU CYREG_PRT4_INTCFG
CapSense_Cmod__Cmod__INTSTAT EQU CYREG_PRT4_INTSTAT
CapSense_Cmod__Cmod__MASK EQU 0x04
CapSense_Cmod__Cmod__PC EQU CYREG_PRT4_PC
CapSense_Cmod__Cmod__PC2 EQU CYREG_PRT4_PC2
CapSense_Cmod__Cmod__PORT EQU 4
CapSense_Cmod__Cmod__PS EQU CYREG_PRT4_PS
CapSense_Cmod__Cmod__SHIFT EQU 2
CapSense_Cmod__DR EQU CYREG_PRT4_DR
CapSense_Cmod__INTCFG EQU CYREG_PRT4_INTCFG
CapSense_Cmod__INTSTAT EQU CYREG_PRT4_INTSTAT
CapSense_Cmod__MASK EQU 0x04
CapSense_Cmod__PC EQU CYREG_PRT4_PC
CapSense_Cmod__PC2 EQU CYREG_PRT4_PC2
CapSense_Cmod__PORT EQU 4
CapSense_Cmod__PS EQU CYREG_PRT4_PS
CapSense_Cmod__SHIFT EQU 2

/* CapSense_CSD_FFB */
CapSense_CSD_FFB__CSD_CONFIG EQU CYREG_CSD_CONFIG
CapSense_CSD_FFB__CSD_COUNTER EQU CYREG_CSD_COUNTER
CapSense_CSD_FFB__CSD_ID EQU CYREG_CSD_ID
CapSense_CSD_FFB__CSD_INTR EQU CYREG_CSD_INTR
CapSense_CSD_FFB__CSD_INTR_SET EQU CYREG_CSD_INTR_SET
CapSense_CSD_FFB__CSD_NUMBER EQU 0
CapSense_CSD_FFB__CSD_STATUS EQU CYREG_CSD_STATUS

/* CapSense_IDAC1_cy_psoc4_idac */
CapSense_IDAC1_cy_psoc4_idac__CSD_IDAC EQU CYREG_CSD_IDAC
CapSense_IDAC1_cy_psoc4_idac__CSD_IDAC_SHIFT EQU 0
CapSense_IDAC1_cy_psoc4_idac__CSD_TRIM1 EQU CYREG_CSD_TRIM1
CapSense_IDAC1_cy_psoc4_idac__CSD_TRIM1_SHIFT EQU 0
CapSense_IDAC1_cy_psoc4_idac__CSD_TRIM2 EQU CYREG_CSD_TRIM2
CapSense_IDAC1_cy_psoc4_idac__CSD_TRIM2_SHIFT EQU 0
CapSense_IDAC1_cy_psoc4_idac__IDAC_NUMBER EQU 1
CapSense_IDAC1_cy_psoc4_idac__POLARITY EQU CYREG_CSD_CONFIG
CapSense_IDAC1_cy_psoc4_idac__POLARITY_SHIFT EQU 16

/* CapSense_IDAC2_cy_psoc4_idac */
CapSense_IDAC2_cy_psoc4_idac__CSD_IDAC EQU CYREG_CSD_IDAC
CapSense_IDAC2_cy_psoc4_idac__CSD_IDAC_SHIFT EQU 16
CapSense_IDAC2_cy_psoc4_idac__CSD_TRIM1 EQU CYREG_CSD_TRIM1
CapSense_IDAC2_cy_psoc4_idac__CSD_TRIM1_SHIFT EQU 4
CapSense_IDAC2_cy_psoc4_idac__CSD_TRIM2 EQU CYREG_CSD_TRIM2
CapSense_IDAC2_cy_psoc4_idac__CSD_TRIM2_SHIFT EQU 4
CapSense_IDAC2_cy_psoc4_idac__IDAC_NUMBER EQU 2
CapSense_IDAC2_cy_psoc4_idac__POLARITY EQU CYREG_CSD_CONFIG
CapSense_IDAC2_cy_psoc4_idac__POLARITY_SHIFT EQU 17

/* CapSense_ISR */
CapSense_ISR__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
CapSense_ISR__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
CapSense_ISR__INTC_MASK EQU 0x8000
CapSense_ISR__INTC_NUMBER EQU 15
CapSense_ISR__INTC_PRIOR_MASK EQU 0xC0000000
CapSense_ISR__INTC_PRIOR_NUM EQU 3
CapSense_ISR__INTC_PRIOR_REG EQU CYREG_CM0_IPR3
CapSense_ISR__INTC_SET_EN_REG EQU CYREG_CM0_ISER
CapSense_ISR__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* CapSense_SampleClk */
CapSense_SampleClk__DIVIDER_MASK EQU 0x0000FFFF
CapSense_SampleClk__ENABLE EQU CYREG_CLK_DIVIDER_A00
CapSense_SampleClk__ENABLE_MASK EQU 0x80000000
CapSense_SampleClk__MASK EQU 0x80000000
CapSense_SampleClk__REGISTER EQU CYREG_CLK_DIVIDER_A00

/* CapSense_SenseClk */
CapSense_SenseClk__DIVIDER_MASK EQU 0x0000FFFF
CapSense_SenseClk__ENABLE EQU CYREG_CLK_DIVIDER_B00
CapSense_SenseClk__ENABLE_MASK EQU 0x80000000
CapSense_SenseClk__MASK EQU 0x80000000
CapSense_SenseClk__REGISTER EQU CYREG_CLK_DIVIDER_B00

/* CapSense_Sns */
CapSense_Sns__0__DM__MASK EQU 0x07
CapSense_Sns__0__DM__SHIFT EQU 0
CapSense_Sns__0__DR EQU CYREG_PRT1_DR
CapSense_Sns__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
CapSense_Sns__0__HSIOM_MASK EQU 0x0000000F
CapSense_Sns__0__HSIOM_SHIFT EQU 0
CapSense_Sns__0__INTCFG EQU CYREG_PRT1_INTCFG
CapSense_Sns__0__INTSTAT EQU CYREG_PRT1_INTSTAT
CapSense_Sns__0__MASK EQU 0x01
CapSense_Sns__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
CapSense_Sns__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
CapSense_Sns__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
CapSense_Sns__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
CapSense_Sns__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
CapSense_Sns__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
CapSense_Sns__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
CapSense_Sns__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
CapSense_Sns__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
CapSense_Sns__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
CapSense_Sns__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
CapSense_Sns__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
CapSense_Sns__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
CapSense_Sns__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
CapSense_Sns__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
CapSense_Sns__0__PC EQU CYREG_PRT1_PC
CapSense_Sns__0__PC2 EQU CYREG_PRT1_PC2
CapSense_Sns__0__PORT EQU 1
CapSense_Sns__0__PS EQU CYREG_PRT1_PS
CapSense_Sns__0__SHIFT EQU 0
CapSense_Sns__1__DM__MASK EQU 0xE00000
CapSense_Sns__1__DM__SHIFT EQU 21
CapSense_Sns__1__DR EQU CYREG_PRT1_DR
CapSense_Sns__1__HSIOM EQU CYREG_HSIOM_PORT_SEL1
CapSense_Sns__1__HSIOM_MASK EQU 0xF0000000
CapSense_Sns__1__HSIOM_SHIFT EQU 28
CapSense_Sns__1__INTCFG EQU CYREG_PRT1_INTCFG
CapSense_Sns__1__INTSTAT EQU CYREG_PRT1_INTSTAT
CapSense_Sns__1__MASK EQU 0x80
CapSense_Sns__1__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
CapSense_Sns__1__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
CapSense_Sns__1__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
CapSense_Sns__1__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
CapSense_Sns__1__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
CapSense_Sns__1__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
CapSense_Sns__1__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
CapSense_Sns__1__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
CapSense_Sns__1__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
CapSense_Sns__1__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
CapSense_Sns__1__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
CapSense_Sns__1__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
CapSense_Sns__1__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
CapSense_Sns__1__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
CapSense_Sns__1__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
CapSense_Sns__1__PC EQU CYREG_PRT1_PC
CapSense_Sns__1__PC2 EQU CYREG_PRT1_PC2
CapSense_Sns__1__PORT EQU 1
CapSense_Sns__1__PS EQU CYREG_PRT1_PS
CapSense_Sns__1__SHIFT EQU 7
CapSense_Sns__2__DM__MASK EQU 0x07
CapSense_Sns__2__DM__SHIFT EQU 0
CapSense_Sns__2__DR EQU CYREG_PRT0_DR
CapSense_Sns__2__HSIOM EQU CYREG_HSIOM_PORT_SEL0
CapSense_Sns__2__HSIOM_MASK EQU 0x0000000F
CapSense_Sns__2__HSIOM_SHIFT EQU 0
CapSense_Sns__2__INTCFG EQU CYREG_PRT0_INTCFG
CapSense_Sns__2__INTSTAT EQU CYREG_PRT0_INTSTAT
CapSense_Sns__2__MASK EQU 0x01
CapSense_Sns__2__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
CapSense_Sns__2__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
CapSense_Sns__2__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
CapSense_Sns__2__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
CapSense_Sns__2__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
CapSense_Sns__2__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
CapSense_Sns__2__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
CapSense_Sns__2__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
CapSense_Sns__2__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
CapSense_Sns__2__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
CapSense_Sns__2__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
CapSense_Sns__2__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
CapSense_Sns__2__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
CapSense_Sns__2__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
CapSense_Sns__2__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
CapSense_Sns__2__PC EQU CYREG_PRT0_PC
CapSense_Sns__2__PC2 EQU CYREG_PRT0_PC2
CapSense_Sns__2__PORT EQU 0
CapSense_Sns__2__PS EQU CYREG_PRT0_PS
CapSense_Sns__2__SHIFT EQU 0
CapSense_Sns__Button0__BTN__DM__MASK EQU 0x07
CapSense_Sns__Button0__BTN__DM__SHIFT EQU 0
CapSense_Sns__Button0__BTN__DR EQU CYREG_PRT1_DR
CapSense_Sns__Button0__BTN__INTCFG EQU CYREG_PRT1_INTCFG
CapSense_Sns__Button0__BTN__INTSTAT EQU CYREG_PRT1_INTSTAT
CapSense_Sns__Button0__BTN__MASK EQU 0x01
CapSense_Sns__Button0__BTN__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
CapSense_Sns__Button0__BTN__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
CapSense_Sns__Button0__BTN__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
CapSense_Sns__Button0__BTN__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
CapSense_Sns__Button0__BTN__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
CapSense_Sns__Button0__BTN__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
CapSense_Sns__Button0__BTN__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
CapSense_Sns__Button0__BTN__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
CapSense_Sns__Button0__BTN__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
CapSense_Sns__Button0__BTN__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
CapSense_Sns__Button0__BTN__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
CapSense_Sns__Button0__BTN__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
CapSense_Sns__Button0__BTN__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
CapSense_Sns__Button0__BTN__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
CapSense_Sns__Button0__BTN__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
CapSense_Sns__Button0__BTN__PC EQU CYREG_PRT1_PC
CapSense_Sns__Button0__BTN__PC2 EQU CYREG_PRT1_PC2
CapSense_Sns__Button0__BTN__PORT EQU 1
CapSense_Sns__Button0__BTN__PS EQU CYREG_PRT1_PS
CapSense_Sns__Button0__BTN__SHIFT EQU 0
CapSense_Sns__Button1__BTN__DM__MASK EQU 0xE00000
CapSense_Sns__Button1__BTN__DM__SHIFT EQU 21
CapSense_Sns__Button1__BTN__DR EQU CYREG_PRT1_DR
CapSense_Sns__Button1__BTN__INTCFG EQU CYREG_PRT1_INTCFG
CapSense_Sns__Button1__BTN__INTSTAT EQU CYREG_PRT1_INTSTAT
CapSense_Sns__Button1__BTN__MASK EQU 0x80
CapSense_Sns__Button1__BTN__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
CapSense_Sns__Button1__BTN__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
CapSense_Sns__Button1__BTN__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
CapSense_Sns__Button1__BTN__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
CapSense_Sns__Button1__BTN__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
CapSense_Sns__Button1__BTN__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
CapSense_Sns__Button1__BTN__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
CapSense_Sns__Button1__BTN__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
CapSense_Sns__Button1__BTN__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
CapSense_Sns__Button1__BTN__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
CapSense_Sns__Button1__BTN__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
CapSense_Sns__Button1__BTN__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
CapSense_Sns__Button1__BTN__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
CapSense_Sns__Button1__BTN__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
CapSense_Sns__Button1__BTN__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
CapSense_Sns__Button1__BTN__PC EQU CYREG_PRT1_PC
CapSense_Sns__Button1__BTN__PC2 EQU CYREG_PRT1_PC2
CapSense_Sns__Button1__BTN__PORT EQU 1
CapSense_Sns__Button1__BTN__PS EQU CYREG_PRT1_PS
CapSense_Sns__Button1__BTN__SHIFT EQU 7
CapSense_Sns__Button2__BTN__DM__MASK EQU 0x07
CapSense_Sns__Button2__BTN__DM__SHIFT EQU 0
CapSense_Sns__Button2__BTN__DR EQU CYREG_PRT0_DR
CapSense_Sns__Button2__BTN__INTCFG EQU CYREG_PRT0_INTCFG
CapSense_Sns__Button2__BTN__INTSTAT EQU CYREG_PRT0_INTSTAT
CapSense_Sns__Button2__BTN__MASK EQU 0x01
CapSense_Sns__Button2__BTN__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
CapSense_Sns__Button2__BTN__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
CapSense_Sns__Button2__BTN__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
CapSense_Sns__Button2__BTN__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
CapSense_Sns__Button2__BTN__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
CapSense_Sns__Button2__BTN__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
CapSense_Sns__Button2__BTN__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
CapSense_Sns__Button2__BTN__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
CapSense_Sns__Button2__BTN__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
CapSense_Sns__Button2__BTN__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
CapSense_Sns__Button2__BTN__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
CapSense_Sns__Button2__BTN__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
CapSense_Sns__Button2__BTN__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
CapSense_Sns__Button2__BTN__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
CapSense_Sns__Button2__BTN__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
CapSense_Sns__Button2__BTN__PC EQU CYREG_PRT0_PC
CapSense_Sns__Button2__BTN__PC2 EQU CYREG_PRT0_PC2
CapSense_Sns__Button2__BTN__PORT EQU 0
CapSense_Sns__Button2__BTN__PS EQU CYREG_PRT0_PS
CapSense_Sns__Button2__BTN__SHIFT EQU 0

/* LED_WIFI */
LED_WIFI__0__DM__MASK EQU 0x1C0
LED_WIFI__0__DM__SHIFT EQU 6
LED_WIFI__0__DR EQU CYREG_PRT0_DR
LED_WIFI__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
LED_WIFI__0__HSIOM_MASK EQU 0x00000F00
LED_WIFI__0__HSIOM_SHIFT EQU 8
LED_WIFI__0__INTCFG EQU CYREG_PRT0_INTCFG
LED_WIFI__0__INTSTAT EQU CYREG_PRT0_INTSTAT
LED_WIFI__0__MASK EQU 0x04
LED_WIFI__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LED_WIFI__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LED_WIFI__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LED_WIFI__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LED_WIFI__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LED_WIFI__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LED_WIFI__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LED_WIFI__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LED_WIFI__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LED_WIFI__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LED_WIFI__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LED_WIFI__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LED_WIFI__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LED_WIFI__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LED_WIFI__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LED_WIFI__0__PC EQU CYREG_PRT0_PC
LED_WIFI__0__PC2 EQU CYREG_PRT0_PC2
LED_WIFI__0__PORT EQU 0
LED_WIFI__0__PS EQU CYREG_PRT0_PS
LED_WIFI__0__SHIFT EQU 2
LED_WIFI__DR EQU CYREG_PRT0_DR
LED_WIFI__INTCFG EQU CYREG_PRT0_INTCFG
LED_WIFI__INTSTAT EQU CYREG_PRT0_INTSTAT
LED_WIFI__MASK EQU 0x04
LED_WIFI__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LED_WIFI__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LED_WIFI__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LED_WIFI__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LED_WIFI__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LED_WIFI__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LED_WIFI__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LED_WIFI__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LED_WIFI__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LED_WIFI__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LED_WIFI__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LED_WIFI__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LED_WIFI__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LED_WIFI__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LED_WIFI__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LED_WIFI__PC EQU CYREG_PRT0_PC
LED_WIFI__PC2 EQU CYREG_PRT0_PC2
LED_WIFI__PORT EQU 0
LED_WIFI__PS EQU CYREG_PRT0_PS
LED_WIFI__SHIFT EQU 2

/* TestPort */
TestPort__0__DM__MASK EQU 0x1C0000
TestPort__0__DM__SHIFT EQU 18
TestPort__0__DR EQU CYREG_PRT0_DR
TestPort__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
TestPort__0__HSIOM_MASK EQU 0x0F000000
TestPort__0__HSIOM_SHIFT EQU 24
TestPort__0__INTCFG EQU CYREG_PRT0_INTCFG
TestPort__0__INTSTAT EQU CYREG_PRT0_INTSTAT
TestPort__0__MASK EQU 0x40
TestPort__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
TestPort__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
TestPort__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
TestPort__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
TestPort__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
TestPort__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
TestPort__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
TestPort__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
TestPort__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
TestPort__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
TestPort__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
TestPort__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
TestPort__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
TestPort__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
TestPort__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
TestPort__0__PC EQU CYREG_PRT0_PC
TestPort__0__PC2 EQU CYREG_PRT0_PC2
TestPort__0__PORT EQU 0
TestPort__0__PS EQU CYREG_PRT0_PS
TestPort__0__SHIFT EQU 6
TestPort__DR EQU CYREG_PRT0_DR
TestPort__INTCFG EQU CYREG_PRT0_INTCFG
TestPort__INTSTAT EQU CYREG_PRT0_INTSTAT
TestPort__MASK EQU 0x40
TestPort__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
TestPort__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
TestPort__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
TestPort__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
TestPort__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
TestPort__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
TestPort__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
TestPort__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
TestPort__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
TestPort__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
TestPort__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
TestPort__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
TestPort__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
TestPort__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
TestPort__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
TestPort__PC EQU CYREG_PRT0_PC
TestPort__PC2 EQU CYREG_PRT0_PC2
TestPort__PORT EQU 0
TestPort__PS EQU CYREG_PRT0_PS
TestPort__SHIFT EQU 6

/* timer_clk */
timer_clk__DIVIDER_MASK EQU 0x0000FFFF
timer_clk__ENABLE EQU CYREG_CLK_DIVIDER_C01
timer_clk__ENABLE_MASK EQU 0x80000000
timer_clk__MASK EQU 0x80000000
timer_clk__REGISTER EQU CYREG_CLK_DIVIDER_C01

/* V24_IN_ISR */
V24_IN_ISR__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
V24_IN_ISR__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
V24_IN_ISR__INTC_MASK EQU 0x01
V24_IN_ISR__INTC_NUMBER EQU 0
V24_IN_ISR__INTC_PRIOR_MASK EQU 0xC0
V24_IN_ISR__INTC_PRIOR_NUM EQU 3
V24_IN_ISR__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
V24_IN_ISR__INTC_SET_EN_REG EQU CYREG_CM0_ISER
V24_IN_ISR__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* LED_KEY_WIFI */
LED_KEY_WIFI__0__DM__MASK EQU 0x38
LED_KEY_WIFI__0__DM__SHIFT EQU 3
LED_KEY_WIFI__0__DR EQU CYREG_PRT0_DR
LED_KEY_WIFI__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
LED_KEY_WIFI__0__HSIOM_MASK EQU 0x000000F0
LED_KEY_WIFI__0__HSIOM_SHIFT EQU 4
LED_KEY_WIFI__0__INTCFG EQU CYREG_PRT0_INTCFG
LED_KEY_WIFI__0__INTSTAT EQU CYREG_PRT0_INTSTAT
LED_KEY_WIFI__0__MASK EQU 0x02
LED_KEY_WIFI__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LED_KEY_WIFI__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LED_KEY_WIFI__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LED_KEY_WIFI__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LED_KEY_WIFI__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LED_KEY_WIFI__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LED_KEY_WIFI__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LED_KEY_WIFI__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LED_KEY_WIFI__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LED_KEY_WIFI__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LED_KEY_WIFI__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LED_KEY_WIFI__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LED_KEY_WIFI__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LED_KEY_WIFI__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LED_KEY_WIFI__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LED_KEY_WIFI__0__PC EQU CYREG_PRT0_PC
LED_KEY_WIFI__0__PC2 EQU CYREG_PRT0_PC2
LED_KEY_WIFI__0__PORT EQU 0
LED_KEY_WIFI__0__PS EQU CYREG_PRT0_PS
LED_KEY_WIFI__0__SHIFT EQU 1
LED_KEY_WIFI__DR EQU CYREG_PRT0_DR
LED_KEY_WIFI__INTCFG EQU CYREG_PRT0_INTCFG
LED_KEY_WIFI__INTSTAT EQU CYREG_PRT0_INTSTAT
LED_KEY_WIFI__MASK EQU 0x02
LED_KEY_WIFI__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LED_KEY_WIFI__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LED_KEY_WIFI__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LED_KEY_WIFI__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LED_KEY_WIFI__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LED_KEY_WIFI__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LED_KEY_WIFI__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LED_KEY_WIFI__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LED_KEY_WIFI__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LED_KEY_WIFI__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LED_KEY_WIFI__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LED_KEY_WIFI__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LED_KEY_WIFI__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LED_KEY_WIFI__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LED_KEY_WIFI__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LED_KEY_WIFI__PC EQU CYREG_PRT0_PC
LED_KEY_WIFI__PC2 EQU CYREG_PRT0_PC2
LED_KEY_WIFI__PORT EQU 0
LED_KEY_WIFI__PS EQU CYREG_PRT0_PS
LED_KEY_WIFI__SHIFT EQU 1

/* isr_lowpower_1 */
isr_lowpower_1__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
isr_lowpower_1__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
isr_lowpower_1__INTC_MASK EQU 0x2000
isr_lowpower_1__INTC_NUMBER EQU 13
isr_lowpower_1__INTC_PRIOR_MASK EQU 0xC000
isr_lowpower_1__INTC_PRIOR_NUM EQU 3
isr_lowpower_1__INTC_PRIOR_REG EQU CYREG_CM0_IPR3
isr_lowpower_1__INTC_SET_EN_REG EQU CYREG_CM0_ISER
isr_lowpower_1__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* LED_KEY_SETTING */
LED_KEY_SETTING__0__DM__MASK EQU 0x1C0000
LED_KEY_SETTING__0__DM__SHIFT EQU 18
LED_KEY_SETTING__0__DR EQU CYREG_PRT1_DR
LED_KEY_SETTING__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
LED_KEY_SETTING__0__HSIOM_MASK EQU 0x0F000000
LED_KEY_SETTING__0__HSIOM_SHIFT EQU 24
LED_KEY_SETTING__0__INTCFG EQU CYREG_PRT1_INTCFG
LED_KEY_SETTING__0__INTSTAT EQU CYREG_PRT1_INTSTAT
LED_KEY_SETTING__0__MASK EQU 0x40
LED_KEY_SETTING__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
LED_KEY_SETTING__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
LED_KEY_SETTING__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
LED_KEY_SETTING__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
LED_KEY_SETTING__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
LED_KEY_SETTING__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
LED_KEY_SETTING__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
LED_KEY_SETTING__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
LED_KEY_SETTING__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
LED_KEY_SETTING__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
LED_KEY_SETTING__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
LED_KEY_SETTING__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
LED_KEY_SETTING__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
LED_KEY_SETTING__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
LED_KEY_SETTING__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
LED_KEY_SETTING__0__PC EQU CYREG_PRT1_PC
LED_KEY_SETTING__0__PC2 EQU CYREG_PRT1_PC2
LED_KEY_SETTING__0__PORT EQU 1
LED_KEY_SETTING__0__PS EQU CYREG_PRT1_PS
LED_KEY_SETTING__0__SHIFT EQU 6
LED_KEY_SETTING__DR EQU CYREG_PRT1_DR
LED_KEY_SETTING__INTCFG EQU CYREG_PRT1_INTCFG
LED_KEY_SETTING__INTSTAT EQU CYREG_PRT1_INTSTAT
LED_KEY_SETTING__MASK EQU 0x40
LED_KEY_SETTING__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
LED_KEY_SETTING__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
LED_KEY_SETTING__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
LED_KEY_SETTING__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
LED_KEY_SETTING__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
LED_KEY_SETTING__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
LED_KEY_SETTING__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
LED_KEY_SETTING__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
LED_KEY_SETTING__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
LED_KEY_SETTING__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
LED_KEY_SETTING__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
LED_KEY_SETTING__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
LED_KEY_SETTING__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
LED_KEY_SETTING__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
LED_KEY_SETTING__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
LED_KEY_SETTING__PC EQU CYREG_PRT1_PC
LED_KEY_SETTING__PC2 EQU CYREG_PRT1_PC2
LED_KEY_SETTING__PORT EQU 1
LED_KEY_SETTING__PS EQU CYREG_PRT1_PS
LED_KEY_SETTING__SHIFT EQU 6

/* Timer_cy_m0s8_tcpwm_1 */
Timer_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT0_CC
Timer_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT0_CC_BUFF
Timer_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT0_COUNTER
Timer_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT0_CTRL
Timer_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT0_INTR
Timer_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT0_INTR_MASK
Timer_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT0_INTR_MASKED
Timer_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT0_INTR_SET
Timer_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT0_PERIOD
Timer_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT0_PERIOD_BUFF
Timer_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT0_STATUS
Timer_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
Timer_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x01
Timer_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 0
Timer_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x100
Timer_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 8
Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x1000000
Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 24
Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x10000
Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 16
Timer_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
Timer_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x01
Timer_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 0
Timer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
Timer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x01
Timer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 0
Timer_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 0
Timer_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT0_TR_CTRL0
Timer_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT0_TR_CTRL1
Timer_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT0_TR_CTRL2

/* Miscellaneous */
CYDEV_BCLK__HFCLK__HZ EQU 24000000
CYDEV_BCLK__HFCLK__KHZ EQU 24000
CYDEV_BCLK__HFCLK__MHZ EQU 24
CYDEV_BCLK__SYSCLK__HZ EQU 24000000
CYDEV_BCLK__SYSCLK__KHZ EQU 24000
CYDEV_BCLK__SYSCLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 6
CYDEV_CHIP_DIE_PSOC4A EQU 3
CYDEV_CHIP_DIE_PSOC5LP EQU 5
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x04161193
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 3
CYDEV_CHIP_MEMBER_4D EQU 2
CYDEV_CHIP_MEMBER_4F EQU 4
CYDEV_CHIP_MEMBER_5A EQU 6
CYDEV_CHIP_MEMBER_5B EQU 5
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4A
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_PROTECTED
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_Disable
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x0100
CYDEV_PROJ_TYPE EQU 2
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0400
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYIPBLOCK_M0S8_CTBM_VERSION EQU 0
CYIPBLOCK_m0s8cpuss_VERSION EQU 0
CYIPBLOCK_m0s8csd_VERSION EQU 0
CYIPBLOCK_m0s8gpio2_VERSION EQU 0
CYIPBLOCK_m0s8hsiom4a_VERSION EQU 0
CYIPBLOCK_m0s8lcd_VERSION EQU 0
CYIPBLOCK_m0s8lpcomp_VERSION EQU 0
CYIPBLOCK_m0s8pclk_VERSION EQU 0
CYIPBLOCK_m0s8sar_VERSION EQU 0
CYIPBLOCK_m0s8scb_VERSION EQU 0
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 0
CYIPBLOCK_m0s8udbif_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 2
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
