<stg><name>mul1</name>


<trans_list>

<trans id="1911" from="1" to="2">
<condition id="514">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1912" from="2" to="3">
<condition id="515">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1917" from="2" to="6">
<condition id="522">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1914" from="3" to="4">
<condition id="517">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1915" from="4" to="5">
<condition id="518">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1916" from="5" to="2">
<condition id="520">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1918" from="6" to="7">
<condition id="523">
<or_exp><and_exp><literal name="exitcond_0_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1923" from="6" to="10">
<condition id="530">
<or_exp><and_exp><literal name="exitcond_0_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1920" from="7" to="8">
<condition id="525">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1921" from="8" to="9">
<condition id="526">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1922" from="9" to="6">
<condition id="528">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1924" from="10" to="11">
<condition id="531">
<or_exp><and_exp><literal name="exitcond_0_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1929" from="10" to="14">
<condition id="538">
<or_exp><and_exp><literal name="exitcond_0_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1926" from="11" to="12">
<condition id="533">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1927" from="12" to="13">
<condition id="534">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1928" from="13" to="10">
<condition id="536">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1930" from="14" to="15">
<condition id="539">
<or_exp><and_exp><literal name="exitcond_0_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1935" from="14" to="18">
<condition id="546">
<or_exp><and_exp><literal name="exitcond_0_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1932" from="15" to="16">
<condition id="541">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1933" from="16" to="17">
<condition id="542">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1934" from="17" to="14">
<condition id="544">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1936" from="18" to="19">
<condition id="547">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1941" from="18" to="22">
<condition id="554">
<or_exp><and_exp><literal name="exitcond_0_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1938" from="19" to="20">
<condition id="549">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1939" from="20" to="21">
<condition id="550">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1940" from="21" to="18">
<condition id="552">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1942" from="22" to="23">
<condition id="555">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1947" from="22" to="26">
<condition id="562">
<or_exp><and_exp><literal name="exitcond_0_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1944" from="23" to="24">
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1945" from="24" to="25">
<condition id="558">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1946" from="25" to="22">
<condition id="560">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1948" from="26" to="27">
<condition id="563">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1953" from="26" to="30">
<condition id="570">
<or_exp><and_exp><literal name="exitcond_0_6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1950" from="27" to="28">
<condition id="565">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1951" from="28" to="29">
<condition id="566">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1952" from="29" to="26">
<condition id="568">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1954" from="30" to="31">
<condition id="571">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1959" from="30" to="34">
<condition id="578">
<or_exp><and_exp><literal name="exitcond_0_7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1956" from="31" to="32">
<condition id="573">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1957" from="32" to="33">
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1958" from="33" to="30">
<condition id="576">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1960" from="34" to="35">
<condition id="579">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1965" from="34" to="38">
<condition id="586">
<or_exp><and_exp><literal name="exitcond_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1962" from="35" to="36">
<condition id="581">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1963" from="36" to="37">
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1964" from="37" to="34">
<condition id="584">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1966" from="38" to="39">
<condition id="587">
<or_exp><and_exp><literal name="exitcond_1_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1971" from="38" to="42">
<condition id="594">
<or_exp><and_exp><literal name="exitcond_1_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1968" from="39" to="40">
<condition id="589">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1969" from="40" to="41">
<condition id="590">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1970" from="41" to="38">
<condition id="592">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1972" from="42" to="43">
<condition id="595">
<or_exp><and_exp><literal name="exitcond_1_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1977" from="42" to="46">
<condition id="602">
<or_exp><and_exp><literal name="exitcond_1_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1974" from="43" to="44">
<condition id="597">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1975" from="44" to="45">
<condition id="598">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1976" from="45" to="42">
<condition id="600">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1978" from="46" to="47">
<condition id="603">
<or_exp><and_exp><literal name="exitcond_1_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1983" from="46" to="50">
<condition id="610">
<or_exp><and_exp><literal name="exitcond_1_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1980" from="47" to="48">
<condition id="605">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1981" from="48" to="49">
<condition id="606">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1982" from="49" to="46">
<condition id="608">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1984" from="50" to="51">
<condition id="611">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1989" from="50" to="54">
<condition id="618">
<or_exp><and_exp><literal name="exitcond_1_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1986" from="51" to="52">
<condition id="613">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1987" from="52" to="53">
<condition id="614">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1988" from="53" to="50">
<condition id="616">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1990" from="54" to="55">
<condition id="619">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1995" from="54" to="58">
<condition id="626">
<or_exp><and_exp><literal name="exitcond_1_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1992" from="55" to="56">
<condition id="621">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1993" from="56" to="57">
<condition id="622">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1994" from="57" to="54">
<condition id="624">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1996" from="58" to="59">
<condition id="627">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2001" from="58" to="62">
<condition id="634">
<or_exp><and_exp><literal name="exitcond_1_6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1998" from="59" to="60">
<condition id="629">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1999" from="60" to="61">
<condition id="630">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2000" from="61" to="58">
<condition id="632">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2002" from="62" to="63">
<condition id="635">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2007" from="62" to="66">
<condition id="642">
<or_exp><and_exp><literal name="exitcond_1_7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2004" from="63" to="64">
<condition id="637">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2005" from="64" to="65">
<condition id="638">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2006" from="65" to="62">
<condition id="640">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2008" from="66" to="67">
<condition id="643">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2013" from="66" to="70">
<condition id="650">
<or_exp><and_exp><literal name="exitcond_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2010" from="67" to="68">
<condition id="645">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2011" from="68" to="69">
<condition id="646">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2012" from="69" to="66">
<condition id="648">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2014" from="70" to="71">
<condition id="651">
<or_exp><and_exp><literal name="exitcond_2_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2019" from="70" to="74">
<condition id="658">
<or_exp><and_exp><literal name="exitcond_2_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2016" from="71" to="72">
<condition id="653">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2017" from="72" to="73">
<condition id="654">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2018" from="73" to="70">
<condition id="656">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2020" from="74" to="75">
<condition id="659">
<or_exp><and_exp><literal name="exitcond_2_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2025" from="74" to="78">
<condition id="666">
<or_exp><and_exp><literal name="exitcond_2_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2022" from="75" to="76">
<condition id="661">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2023" from="76" to="77">
<condition id="662">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2024" from="77" to="74">
<condition id="664">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2026" from="78" to="79">
<condition id="667">
<or_exp><and_exp><literal name="exitcond_2_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2031" from="78" to="82">
<condition id="674">
<or_exp><and_exp><literal name="exitcond_2_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2028" from="79" to="80">
<condition id="669">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2029" from="80" to="81">
<condition id="670">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2030" from="81" to="78">
<condition id="672">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2032" from="82" to="83">
<condition id="675">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2037" from="82" to="86">
<condition id="682">
<or_exp><and_exp><literal name="exitcond_2_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2034" from="83" to="84">
<condition id="677">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2035" from="84" to="85">
<condition id="678">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2036" from="85" to="82">
<condition id="680">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2038" from="86" to="87">
<condition id="683">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2043" from="86" to="90">
<condition id="690">
<or_exp><and_exp><literal name="exitcond_2_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2040" from="87" to="88">
<condition id="685">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2041" from="88" to="89">
<condition id="686">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2042" from="89" to="86">
<condition id="688">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2044" from="90" to="91">
<condition id="691">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2049" from="90" to="94">
<condition id="698">
<or_exp><and_exp><literal name="exitcond_2_6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2046" from="91" to="92">
<condition id="693">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2047" from="92" to="93">
<condition id="694">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2048" from="93" to="90">
<condition id="696">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2050" from="94" to="95">
<condition id="699">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2055" from="94" to="98">
<condition id="706">
<or_exp><and_exp><literal name="exitcond_2_7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2052" from="95" to="96">
<condition id="701">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2053" from="96" to="97">
<condition id="702">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2054" from="97" to="94">
<condition id="704">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2056" from="98" to="99">
<condition id="707">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2061" from="98" to="102">
<condition id="714">
<or_exp><and_exp><literal name="exitcond_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2058" from="99" to="100">
<condition id="709">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2059" from="100" to="101">
<condition id="710">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2060" from="101" to="98">
<condition id="712">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2062" from="102" to="103">
<condition id="715">
<or_exp><and_exp><literal name="exitcond_3_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2067" from="102" to="106">
<condition id="722">
<or_exp><and_exp><literal name="exitcond_3_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2064" from="103" to="104">
<condition id="717">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2065" from="104" to="105">
<condition id="718">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2066" from="105" to="102">
<condition id="720">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2068" from="106" to="107">
<condition id="723">
<or_exp><and_exp><literal name="exitcond_3_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2073" from="106" to="110">
<condition id="730">
<or_exp><and_exp><literal name="exitcond_3_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2070" from="107" to="108">
<condition id="725">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2071" from="108" to="109">
<condition id="726">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2072" from="109" to="106">
<condition id="728">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2074" from="110" to="111">
<condition id="731">
<or_exp><and_exp><literal name="exitcond_3_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2079" from="110" to="114">
<condition id="738">
<or_exp><and_exp><literal name="exitcond_3_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2076" from="111" to="112">
<condition id="733">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2077" from="112" to="113">
<condition id="734">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2078" from="113" to="110">
<condition id="736">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2080" from="114" to="115">
<condition id="739">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2085" from="114" to="118">
<condition id="746">
<or_exp><and_exp><literal name="exitcond_3_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2082" from="115" to="116">
<condition id="741">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2083" from="116" to="117">
<condition id="742">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2084" from="117" to="114">
<condition id="744">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2086" from="118" to="119">
<condition id="747">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2091" from="118" to="122">
<condition id="754">
<or_exp><and_exp><literal name="exitcond_3_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2088" from="119" to="120">
<condition id="749">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2089" from="120" to="121">
<condition id="750">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2090" from="121" to="118">
<condition id="752">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2092" from="122" to="123">
<condition id="755">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2097" from="122" to="126">
<condition id="762">
<or_exp><and_exp><literal name="exitcond_3_6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2094" from="123" to="124">
<condition id="757">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2095" from="124" to="125">
<condition id="758">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2096" from="125" to="122">
<condition id="760">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2098" from="126" to="127">
<condition id="763">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2103" from="126" to="130">
<condition id="770">
<or_exp><and_exp><literal name="exitcond_3_7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2100" from="127" to="128">
<condition id="765">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2101" from="128" to="129">
<condition id="766">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2102" from="129" to="126">
<condition id="768">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2104" from="130" to="131">
<condition id="771">
<or_exp><and_exp><literal name="exitcond_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2109" from="130" to="134">
<condition id="778">
<or_exp><and_exp><literal name="exitcond_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2106" from="131" to="132">
<condition id="773">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2107" from="132" to="133">
<condition id="774">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2108" from="133" to="130">
<condition id="776">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2110" from="134" to="135">
<condition id="779">
<or_exp><and_exp><literal name="exitcond_4_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2115" from="134" to="138">
<condition id="786">
<or_exp><and_exp><literal name="exitcond_4_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2112" from="135" to="136">
<condition id="781">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2113" from="136" to="137">
<condition id="782">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2114" from="137" to="134">
<condition id="784">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2116" from="138" to="139">
<condition id="787">
<or_exp><and_exp><literal name="exitcond_4_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2121" from="138" to="142">
<condition id="794">
<or_exp><and_exp><literal name="exitcond_4_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2118" from="139" to="140">
<condition id="789">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2119" from="140" to="141">
<condition id="790">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2120" from="141" to="138">
<condition id="792">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2122" from="142" to="143">
<condition id="795">
<or_exp><and_exp><literal name="exitcond_4_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2127" from="142" to="146">
<condition id="802">
<or_exp><and_exp><literal name="exitcond_4_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2124" from="143" to="144">
<condition id="797">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2125" from="144" to="145">
<condition id="798">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2126" from="145" to="142">
<condition id="800">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2128" from="146" to="147">
<condition id="803">
<or_exp><and_exp><literal name="exitcond_4_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2133" from="146" to="150">
<condition id="810">
<or_exp><and_exp><literal name="exitcond_4_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2130" from="147" to="148">
<condition id="805">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2131" from="148" to="149">
<condition id="806">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2132" from="149" to="146">
<condition id="808">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2134" from="150" to="151">
<condition id="811">
<or_exp><and_exp><literal name="exitcond_4_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2139" from="150" to="154">
<condition id="818">
<or_exp><and_exp><literal name="exitcond_4_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2136" from="151" to="152">
<condition id="813">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2137" from="152" to="153">
<condition id="814">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2138" from="153" to="150">
<condition id="816">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2140" from="154" to="155">
<condition id="819">
<or_exp><and_exp><literal name="exitcond_4_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2145" from="154" to="158">
<condition id="826">
<or_exp><and_exp><literal name="exitcond_4_6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2142" from="155" to="156">
<condition id="821">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2143" from="156" to="157">
<condition id="822">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2144" from="157" to="154">
<condition id="824">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2146" from="158" to="159">
<condition id="827">
<or_exp><and_exp><literal name="exitcond_4_7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2151" from="158" to="162">
<condition id="834">
<or_exp><and_exp><literal name="exitcond_4_7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2148" from="159" to="160">
<condition id="829">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2149" from="160" to="161">
<condition id="830">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2150" from="161" to="158">
<condition id="832">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2152" from="162" to="163">
<condition id="835">
<or_exp><and_exp><literal name="exitcond_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2157" from="162" to="166">
<condition id="842">
<or_exp><and_exp><literal name="exitcond_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2154" from="163" to="164">
<condition id="837">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2155" from="164" to="165">
<condition id="838">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2156" from="165" to="162">
<condition id="840">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2158" from="166" to="167">
<condition id="843">
<or_exp><and_exp><literal name="exitcond_5_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2163" from="166" to="170">
<condition id="850">
<or_exp><and_exp><literal name="exitcond_5_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2160" from="167" to="168">
<condition id="845">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2161" from="168" to="169">
<condition id="846">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2162" from="169" to="166">
<condition id="848">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2164" from="170" to="171">
<condition id="851">
<or_exp><and_exp><literal name="exitcond_5_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2169" from="170" to="174">
<condition id="858">
<or_exp><and_exp><literal name="exitcond_5_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2166" from="171" to="172">
<condition id="853">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2167" from="172" to="173">
<condition id="854">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2168" from="173" to="170">
<condition id="856">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2170" from="174" to="175">
<condition id="859">
<or_exp><and_exp><literal name="exitcond_5_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2175" from="174" to="178">
<condition id="866">
<or_exp><and_exp><literal name="exitcond_5_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2172" from="175" to="176">
<condition id="861">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2173" from="176" to="177">
<condition id="862">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2174" from="177" to="174">
<condition id="864">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2176" from="178" to="179">
<condition id="867">
<or_exp><and_exp><literal name="exitcond_5_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2181" from="178" to="182">
<condition id="874">
<or_exp><and_exp><literal name="exitcond_5_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2178" from="179" to="180">
<condition id="869">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2179" from="180" to="181">
<condition id="870">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2180" from="181" to="178">
<condition id="872">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2182" from="182" to="183">
<condition id="875">
<or_exp><and_exp><literal name="exitcond_5_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2187" from="182" to="186">
<condition id="882">
<or_exp><and_exp><literal name="exitcond_5_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2184" from="183" to="184">
<condition id="877">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2185" from="184" to="185">
<condition id="878">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2186" from="185" to="182">
<condition id="880">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2188" from="186" to="187">
<condition id="883">
<or_exp><and_exp><literal name="exitcond_5_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2193" from="186" to="190">
<condition id="890">
<or_exp><and_exp><literal name="exitcond_5_6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2190" from="187" to="188">
<condition id="885">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2191" from="188" to="189">
<condition id="886">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2192" from="189" to="186">
<condition id="888">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2194" from="190" to="191">
<condition id="891">
<or_exp><and_exp><literal name="exitcond_5_7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2199" from="190" to="194">
<condition id="898">
<or_exp><and_exp><literal name="exitcond_5_7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2196" from="191" to="192">
<condition id="893">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2197" from="192" to="193">
<condition id="894">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2198" from="193" to="190">
<condition id="896">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2200" from="194" to="195">
<condition id="899">
<or_exp><and_exp><literal name="exitcond_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2205" from="194" to="198">
<condition id="906">
<or_exp><and_exp><literal name="exitcond_6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2202" from="195" to="196">
<condition id="901">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2203" from="196" to="197">
<condition id="902">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2204" from="197" to="194">
<condition id="904">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2206" from="198" to="199">
<condition id="907">
<or_exp><and_exp><literal name="exitcond_6_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2211" from="198" to="202">
<condition id="914">
<or_exp><and_exp><literal name="exitcond_6_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2208" from="199" to="200">
<condition id="909">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2209" from="200" to="201">
<condition id="910">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2210" from="201" to="198">
<condition id="912">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2212" from="202" to="203">
<condition id="915">
<or_exp><and_exp><literal name="exitcond_6_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2217" from="202" to="206">
<condition id="922">
<or_exp><and_exp><literal name="exitcond_6_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2214" from="203" to="204">
<condition id="917">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2215" from="204" to="205">
<condition id="918">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2216" from="205" to="202">
<condition id="920">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2218" from="206" to="207">
<condition id="923">
<or_exp><and_exp><literal name="exitcond_6_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2223" from="206" to="210">
<condition id="930">
<or_exp><and_exp><literal name="exitcond_6_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2220" from="207" to="208">
<condition id="925">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2221" from="208" to="209">
<condition id="926">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2222" from="209" to="206">
<condition id="928">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2224" from="210" to="211">
<condition id="931">
<or_exp><and_exp><literal name="exitcond_6_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2229" from="210" to="214">
<condition id="938">
<or_exp><and_exp><literal name="exitcond_6_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2226" from="211" to="212">
<condition id="933">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2227" from="212" to="213">
<condition id="934">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2228" from="213" to="210">
<condition id="936">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2230" from="214" to="215">
<condition id="939">
<or_exp><and_exp><literal name="exitcond_6_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2235" from="214" to="218">
<condition id="946">
<or_exp><and_exp><literal name="exitcond_6_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2232" from="215" to="216">
<condition id="941">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2233" from="216" to="217">
<condition id="942">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2234" from="217" to="214">
<condition id="944">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2236" from="218" to="219">
<condition id="947">
<or_exp><and_exp><literal name="exitcond_6_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2241" from="218" to="222">
<condition id="954">
<or_exp><and_exp><literal name="exitcond_6_6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2238" from="219" to="220">
<condition id="949">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2239" from="220" to="221">
<condition id="950">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2240" from="221" to="218">
<condition id="952">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2242" from="222" to="223">
<condition id="955">
<or_exp><and_exp><literal name="exitcond_6_7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2247" from="222" to="226">
<condition id="962">
<or_exp><and_exp><literal name="exitcond_6_7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2244" from="223" to="224">
<condition id="957">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2245" from="224" to="225">
<condition id="958">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2246" from="225" to="222">
<condition id="960">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2248" from="226" to="227">
<condition id="963">
<or_exp><and_exp><literal name="exitcond_7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2253" from="226" to="230">
<condition id="970">
<or_exp><and_exp><literal name="exitcond_7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2250" from="227" to="228">
<condition id="965">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2251" from="228" to="229">
<condition id="966">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2252" from="229" to="226">
<condition id="968">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2254" from="230" to="231">
<condition id="971">
<or_exp><and_exp><literal name="exitcond_7_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2259" from="230" to="234">
<condition id="978">
<or_exp><and_exp><literal name="exitcond_7_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2256" from="231" to="232">
<condition id="973">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2257" from="232" to="233">
<condition id="974">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2258" from="233" to="230">
<condition id="976">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2260" from="234" to="235">
<condition id="979">
<or_exp><and_exp><literal name="exitcond_7_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2265" from="234" to="238">
<condition id="986">
<or_exp><and_exp><literal name="exitcond_7_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2262" from="235" to="236">
<condition id="981">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2263" from="236" to="237">
<condition id="982">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2264" from="237" to="234">
<condition id="984">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2266" from="238" to="239">
<condition id="987">
<or_exp><and_exp><literal name="exitcond_7_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2271" from="238" to="242">
<condition id="994">
<or_exp><and_exp><literal name="exitcond_7_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2268" from="239" to="240">
<condition id="989">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2269" from="240" to="241">
<condition id="990">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2270" from="241" to="238">
<condition id="992">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2272" from="242" to="243">
<condition id="995">
<or_exp><and_exp><literal name="exitcond_7_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2277" from="242" to="246">
<condition id="1002">
<or_exp><and_exp><literal name="exitcond_7_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2274" from="243" to="244">
<condition id="997">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2275" from="244" to="245">
<condition id="998">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2276" from="245" to="242">
<condition id="1000">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2278" from="246" to="247">
<condition id="1003">
<or_exp><and_exp><literal name="exitcond_7_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2283" from="246" to="250">
<condition id="1010">
<or_exp><and_exp><literal name="exitcond_7_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2280" from="247" to="248">
<condition id="1005">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2281" from="248" to="249">
<condition id="1006">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2282" from="249" to="246">
<condition id="1008">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2284" from="250" to="251">
<condition id="1011">
<or_exp><and_exp><literal name="exitcond_7_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2289" from="250" to="254">
<condition id="1018">
<or_exp><and_exp><literal name="exitcond_7_6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2286" from="251" to="252">
<condition id="1013">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2287" from="252" to="253">
<condition id="1014">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2288" from="253" to="250">
<condition id="1016">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2290" from="254" to="255">
<condition id="1019">
<or_exp><and_exp><literal name="exitcond_7_7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2292" from="255" to="256">
<condition id="1021">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2293" from="256" to="257">
<condition id="1022">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2294" from="257" to="254">
<condition id="1024">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="258" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %C_addr = getelementptr [64 x i32]* %C, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="C_addr"/></StgValue>
</operation>

<operation id="259" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %C_addr_1 = getelementptr [64 x i32]* %C, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="C_addr_1"/></StgValue>
</operation>

<operation id="260" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %C_addr_2 = getelementptr [64 x i32]* %C, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="C_addr_2"/></StgValue>
</operation>

<operation id="261" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %C_addr_3 = getelementptr [64 x i32]* %C, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="C_addr_3"/></StgValue>
</operation>

<operation id="262" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %C_addr_4 = getelementptr [64 x i32]* %C, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="C_addr_4"/></StgValue>
</operation>

<operation id="263" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %C_addr_5 = getelementptr [64 x i32]* %C, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="C_addr_5"/></StgValue>
</operation>

<operation id="264" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %C_addr_6 = getelementptr [64 x i32]* %C, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="C_addr_6"/></StgValue>
</operation>

<operation id="265" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %C_addr_7 = getelementptr [64 x i32]* %C, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="C_addr_7"/></StgValue>
</operation>

<operation id="266" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %C_addr_8 = getelementptr [64 x i32]* %C, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="C_addr_8"/></StgValue>
</operation>

<operation id="267" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %C_addr_9 = getelementptr [64 x i32]* %C, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="C_addr_9"/></StgValue>
</operation>

<operation id="268" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %C_addr_10 = getelementptr [64 x i32]* %C, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="C_addr_10"/></StgValue>
</operation>

<operation id="269" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %C_addr_11 = getelementptr [64 x i32]* %C, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="C_addr_11"/></StgValue>
</operation>

<operation id="270" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %C_addr_12 = getelementptr [64 x i32]* %C, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="C_addr_12"/></StgValue>
</operation>

<operation id="271" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %C_addr_13 = getelementptr [64 x i32]* %C, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="C_addr_13"/></StgValue>
</operation>

<operation id="272" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %C_addr_14 = getelementptr [64 x i32]* %C, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="C_addr_14"/></StgValue>
</operation>

<operation id="273" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %C_addr_15 = getelementptr [64 x i32]* %C, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="C_addr_15"/></StgValue>
</operation>

<operation id="274" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %C_addr_16 = getelementptr [64 x i32]* %C, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="C_addr_16"/></StgValue>
</operation>

<operation id="275" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %C_addr_17 = getelementptr [64 x i32]* %C, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="C_addr_17"/></StgValue>
</operation>

<operation id="276" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %C_addr_18 = getelementptr [64 x i32]* %C, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="C_addr_18"/></StgValue>
</operation>

<operation id="277" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %C_addr_19 = getelementptr [64 x i32]* %C, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="C_addr_19"/></StgValue>
</operation>

<operation id="278" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %C_addr_20 = getelementptr [64 x i32]* %C, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="C_addr_20"/></StgValue>
</operation>

<operation id="279" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %C_addr_21 = getelementptr [64 x i32]* %C, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="C_addr_21"/></StgValue>
</operation>

<operation id="280" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %C_addr_22 = getelementptr [64 x i32]* %C, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="C_addr_22"/></StgValue>
</operation>

<operation id="281" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %C_addr_23 = getelementptr [64 x i32]* %C, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="C_addr_23"/></StgValue>
</operation>

<operation id="282" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24  %C_addr_24 = getelementptr [64 x i32]* %C, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="C_addr_24"/></StgValue>
</operation>

<operation id="283" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25  %C_addr_25 = getelementptr [64 x i32]* %C, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="C_addr_25"/></StgValue>
</operation>

<operation id="284" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:26  %C_addr_26 = getelementptr [64 x i32]* %C, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="C_addr_26"/></StgValue>
</operation>

<operation id="285" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:27  %C_addr_27 = getelementptr [64 x i32]* %C, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="C_addr_27"/></StgValue>
</operation>

<operation id="286" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28  %C_addr_28 = getelementptr [64 x i32]* %C, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="C_addr_28"/></StgValue>
</operation>

<operation id="287" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:29  %C_addr_29 = getelementptr [64 x i32]* %C, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="C_addr_29"/></StgValue>
</operation>

<operation id="288" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:30  %C_addr_30 = getelementptr [64 x i32]* %C, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="C_addr_30"/></StgValue>
</operation>

<operation id="289" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:31  %C_addr_31 = getelementptr [64 x i32]* %C, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="C_addr_31"/></StgValue>
</operation>

<operation id="290" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:32  %C_addr_32 = getelementptr [64 x i32]* %C, i64 0, i64 32

]]></Node>
<StgValue><ssdm name="C_addr_32"/></StgValue>
</operation>

<operation id="291" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:33  %C_addr_33 = getelementptr [64 x i32]* %C, i64 0, i64 33

]]></Node>
<StgValue><ssdm name="C_addr_33"/></StgValue>
</operation>

<operation id="292" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:34  %C_addr_34 = getelementptr [64 x i32]* %C, i64 0, i64 34

]]></Node>
<StgValue><ssdm name="C_addr_34"/></StgValue>
</operation>

<operation id="293" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:35  %C_addr_35 = getelementptr [64 x i32]* %C, i64 0, i64 35

]]></Node>
<StgValue><ssdm name="C_addr_35"/></StgValue>
</operation>

<operation id="294" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:36  %C_addr_36 = getelementptr [64 x i32]* %C, i64 0, i64 36

]]></Node>
<StgValue><ssdm name="C_addr_36"/></StgValue>
</operation>

<operation id="295" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:37  %C_addr_37 = getelementptr [64 x i32]* %C, i64 0, i64 37

]]></Node>
<StgValue><ssdm name="C_addr_37"/></StgValue>
</operation>

<operation id="296" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:38  %C_addr_38 = getelementptr [64 x i32]* %C, i64 0, i64 38

]]></Node>
<StgValue><ssdm name="C_addr_38"/></StgValue>
</operation>

<operation id="297" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:39  %C_addr_39 = getelementptr [64 x i32]* %C, i64 0, i64 39

]]></Node>
<StgValue><ssdm name="C_addr_39"/></StgValue>
</operation>

<operation id="298" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:40  %C_addr_40 = getelementptr [64 x i32]* %C, i64 0, i64 40

]]></Node>
<StgValue><ssdm name="C_addr_40"/></StgValue>
</operation>

<operation id="299" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:41  %C_addr_41 = getelementptr [64 x i32]* %C, i64 0, i64 41

]]></Node>
<StgValue><ssdm name="C_addr_41"/></StgValue>
</operation>

<operation id="300" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:42  %C_addr_42 = getelementptr [64 x i32]* %C, i64 0, i64 42

]]></Node>
<StgValue><ssdm name="C_addr_42"/></StgValue>
</operation>

<operation id="301" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:43  %C_addr_43 = getelementptr [64 x i32]* %C, i64 0, i64 43

]]></Node>
<StgValue><ssdm name="C_addr_43"/></StgValue>
</operation>

<operation id="302" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:44  %C_addr_44 = getelementptr [64 x i32]* %C, i64 0, i64 44

]]></Node>
<StgValue><ssdm name="C_addr_44"/></StgValue>
</operation>

<operation id="303" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:45  %C_addr_45 = getelementptr [64 x i32]* %C, i64 0, i64 45

]]></Node>
<StgValue><ssdm name="C_addr_45"/></StgValue>
</operation>

<operation id="304" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:46  %C_addr_46 = getelementptr [64 x i32]* %C, i64 0, i64 46

]]></Node>
<StgValue><ssdm name="C_addr_46"/></StgValue>
</operation>

<operation id="305" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:47  %C_addr_47 = getelementptr [64 x i32]* %C, i64 0, i64 47

]]></Node>
<StgValue><ssdm name="C_addr_47"/></StgValue>
</operation>

<operation id="306" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:48  %C_addr_48 = getelementptr [64 x i32]* %C, i64 0, i64 48

]]></Node>
<StgValue><ssdm name="C_addr_48"/></StgValue>
</operation>

<operation id="307" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:49  %C_addr_49 = getelementptr [64 x i32]* %C, i64 0, i64 49

]]></Node>
<StgValue><ssdm name="C_addr_49"/></StgValue>
</operation>

<operation id="308" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:50  %C_addr_50 = getelementptr [64 x i32]* %C, i64 0, i64 50

]]></Node>
<StgValue><ssdm name="C_addr_50"/></StgValue>
</operation>

<operation id="309" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:51  %C_addr_51 = getelementptr [64 x i32]* %C, i64 0, i64 51

]]></Node>
<StgValue><ssdm name="C_addr_51"/></StgValue>
</operation>

<operation id="310" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:52  %C_addr_52 = getelementptr [64 x i32]* %C, i64 0, i64 52

]]></Node>
<StgValue><ssdm name="C_addr_52"/></StgValue>
</operation>

<operation id="311" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:53  %C_addr_53 = getelementptr [64 x i32]* %C, i64 0, i64 53

]]></Node>
<StgValue><ssdm name="C_addr_53"/></StgValue>
</operation>

<operation id="312" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:54  %C_addr_54 = getelementptr [64 x i32]* %C, i64 0, i64 54

]]></Node>
<StgValue><ssdm name="C_addr_54"/></StgValue>
</operation>

<operation id="313" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:55  %C_addr_55 = getelementptr [64 x i32]* %C, i64 0, i64 55

]]></Node>
<StgValue><ssdm name="C_addr_55"/></StgValue>
</operation>

<operation id="314" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:56  %C_addr_56 = getelementptr [64 x i32]* %C, i64 0, i64 56

]]></Node>
<StgValue><ssdm name="C_addr_56"/></StgValue>
</operation>

<operation id="315" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:57  %C_addr_57 = getelementptr [64 x i32]* %C, i64 0, i64 57

]]></Node>
<StgValue><ssdm name="C_addr_57"/></StgValue>
</operation>

<operation id="316" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:58  %C_addr_58 = getelementptr [64 x i32]* %C, i64 0, i64 58

]]></Node>
<StgValue><ssdm name="C_addr_58"/></StgValue>
</operation>

<operation id="317" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:59  %C_addr_59 = getelementptr [64 x i32]* %C, i64 0, i64 59

]]></Node>
<StgValue><ssdm name="C_addr_59"/></StgValue>
</operation>

<operation id="318" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:60  %C_addr_60 = getelementptr [64 x i32]* %C, i64 0, i64 60

]]></Node>
<StgValue><ssdm name="C_addr_60"/></StgValue>
</operation>

<operation id="319" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:61  %C_addr_61 = getelementptr [64 x i32]* %C, i64 0, i64 61

]]></Node>
<StgValue><ssdm name="C_addr_61"/></StgValue>
</operation>

<operation id="320" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:62  %C_addr_62 = getelementptr [64 x i32]* %C, i64 0, i64 62

]]></Node>
<StgValue><ssdm name="C_addr_62"/></StgValue>
</operation>

<operation id="321" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:63  %C_addr_63 = getelementptr [64 x i32]* %C, i64 0, i64 63

]]></Node>
<StgValue><ssdm name="C_addr_63"/></StgValue>
</operation>

<operation id="322" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:64  call void (...)* @_ssdm_op_SpecBitsMap([64 x i32]* %A) nounwind, !map !7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="323" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:65  call void (...)* @_ssdm_op_SpecBitsMap([64 x i32]* %B) nounwind, !map !13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="324" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:66  call void (...)* @_ssdm_op_SpecBitsMap([64 x i32]* %C) nounwind, !map !17

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="325" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:67  call void (...)* @_ssdm_op_SpecTopModule([5 x i8]* @mul1_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="326" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:68  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="327" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0">
<![CDATA[
:69  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="328" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %k = phi i4 [ 0, %0 ], [ %k_1, %3 ]

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="329" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %exitcond = icmp eq i4 %k, -8

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="330" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_2"/></StgValue>
</operation>

<operation id="331" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %k_1 = add i4 %k, 1

]]></Node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="332" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond, label %1, label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="333" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="4">
<![CDATA[
:0  %tmp_63 = zext i4 %k to i64

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="334" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %A_addr = getelementptr [64 x i32]* %A, i64 0, i64 %tmp_63

]]></Node>
<StgValue><ssdm name="A_addr"/></StgValue>
</operation>

<operation id="335" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
:2  %tmp_66 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %k, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="336" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="7">
<![CDATA[
:3  %tmp_67 = zext i7 %tmp_66 to i64

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="337" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %B_addr = getelementptr [64 x i32]* %B, i64 0, i64 %tmp_67

]]></Node>
<StgValue><ssdm name="B_addr"/></StgValue>
</operation>

<operation id="338" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="6">
<![CDATA[
:5  %A_load = load i32* %A_addr, align 4

]]></Node>
<StgValue><ssdm name="A_load"/></StgValue>
</operation>

<operation id="339" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="6">
<![CDATA[
:6  %B_load = load i32* %B_addr, align 4

]]></Node>
<StgValue><ssdm name="B_load"/></StgValue>
</operation>

<operation id="340" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="341" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="342" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="343" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="6">
<![CDATA[
:5  %A_load = load i32* %A_addr, align 4

]]></Node>
<StgValue><ssdm name="A_load"/></StgValue>
</operation>

<operation id="344" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="6">
<![CDATA[
:6  %B_load = load i32* %B_addr, align 4

]]></Node>
<StgValue><ssdm name="B_load"/></StgValue>
</operation>

<operation id="345" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="6">
<![CDATA[
:8  %C_load = load i32* %C_addr, align 4

]]></Node>
<StgValue><ssdm name="C_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="346" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_65 = mul nsw i32 %B_load, %A_load

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="347" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="6">
<![CDATA[
:8  %C_load = load i32* %C_addr, align 4

]]></Node>
<StgValue><ssdm name="C_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="348" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_64 = add nsw i32 %tmp_65, %C_load

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="349" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:10  store i32 %tmp_64, i32* %C_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="350" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="351" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %k_0_1 = phi i4 [ 0, %1 ], [ %k_1_0_1, %6 ]

]]></Node>
<StgValue><ssdm name="k_0_1"/></StgValue>
</operation>

<operation id="352" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %exitcond_0_1 = icmp eq i4 %k_0_1, -8

]]></Node>
<StgValue><ssdm name="exitcond_0_1"/></StgValue>
</operation>

<operation id="353" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_4"/></StgValue>
</operation>

<operation id="354" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %k_1_0_1 = add i4 %k_0_1, 1

]]></Node>
<StgValue><ssdm name="k_1_0_1"/></StgValue>
</operation>

<operation id="355" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond_0_1, label %4, label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="356" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="4">
<![CDATA[
:0  %tmp_4_0_1 = zext i4 %k_0_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_4_0_1"/></StgValue>
</operation>

<operation id="357" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %A_addr_1 = getelementptr [64 x i32]* %A, i64 0, i64 %tmp_4_0_1

]]></Node>
<StgValue><ssdm name="A_addr_1"/></StgValue>
</operation>

<operation id="358" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
:2  %tmp_68 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %k_0_1, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="359" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %tmp_69 = or i7 %tmp_68, 1

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="360" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
:4  %tmp_70 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_69)

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="361" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %B_addr_1 = getelementptr [64 x i32]* %B, i64 0, i64 %tmp_70

]]></Node>
<StgValue><ssdm name="B_addr_1"/></StgValue>
</operation>

<operation id="362" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="6">
<![CDATA[
:6  %A_load_1 = load i32* %A_addr_1, align 4

]]></Node>
<StgValue><ssdm name="A_load_1"/></StgValue>
</operation>

<operation id="363" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="6">
<![CDATA[
:7  %B_load_1 = load i32* %B_addr_1, align 4

]]></Node>
<StgValue><ssdm name="B_load_1"/></StgValue>
</operation>

<operation id="364" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond_0_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_3 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_1) nounwind

]]></Node>
<StgValue><ssdm name="empty_3"/></StgValue>
</operation>

<operation id="365" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond_0_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="366" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond_0_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="367" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="6">
<![CDATA[
:6  %A_load_1 = load i32* %A_addr_1, align 4

]]></Node>
<StgValue><ssdm name="A_load_1"/></StgValue>
</operation>

<operation id="368" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="6">
<![CDATA[
:7  %B_load_1 = load i32* %B_addr_1, align 4

]]></Node>
<StgValue><ssdm name="B_load_1"/></StgValue>
</operation>

<operation id="369" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="6">
<![CDATA[
:9  %C_load_1 = load i32* %C_addr_1, align 4

]]></Node>
<StgValue><ssdm name="C_load_1"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="370" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_5_0_1 = mul nsw i32 %B_load_1, %A_load_1

]]></Node>
<StgValue><ssdm name="tmp_5_0_1"/></StgValue>
</operation>

<operation id="371" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="6">
<![CDATA[
:9  %C_load_1 = load i32* %C_addr_1, align 4

]]></Node>
<StgValue><ssdm name="C_load_1"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="372" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_6_0_1 = add nsw i32 %tmp_5_0_1, %C_load_1

]]></Node>
<StgValue><ssdm name="tmp_6_0_1"/></StgValue>
</operation>

<operation id="373" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:11  store i32 %tmp_6_0_1, i32* %C_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="374" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="375" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %k_0_2 = phi i4 [ 0, %4 ], [ %k_1_0_2, %9 ]

]]></Node>
<StgValue><ssdm name="k_0_2"/></StgValue>
</operation>

<operation id="376" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %exitcond_0_2 = icmp eq i4 %k_0_2, -8

]]></Node>
<StgValue><ssdm name="exitcond_0_2"/></StgValue>
</operation>

<operation id="377" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_6"/></StgValue>
</operation>

<operation id="378" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %k_1_0_2 = add i4 %k_0_2, 1

]]></Node>
<StgValue><ssdm name="k_1_0_2"/></StgValue>
</operation>

<operation id="379" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond_0_2, label %7, label %9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="380" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond_0_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="4">
<![CDATA[
:0  %tmp_4_0_2 = zext i4 %k_0_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_4_0_2"/></StgValue>
</operation>

<operation id="381" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond_0_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %A_addr_2 = getelementptr [64 x i32]* %A, i64 0, i64 %tmp_4_0_2

]]></Node>
<StgValue><ssdm name="A_addr_2"/></StgValue>
</operation>

<operation id="382" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond_0_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
:2  %tmp_71 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %k_0_2, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="383" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond_0_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %tmp_72 = or i7 %tmp_71, 2

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="384" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond_0_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
:4  %tmp_73 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_72)

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="385" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond_0_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %B_addr_2 = getelementptr [64 x i32]* %B, i64 0, i64 %tmp_73

]]></Node>
<StgValue><ssdm name="B_addr_2"/></StgValue>
</operation>

<operation id="386" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond_0_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="6">
<![CDATA[
:6  %A_load_2 = load i32* %A_addr_2, align 4

]]></Node>
<StgValue><ssdm name="A_load_2"/></StgValue>
</operation>

<operation id="387" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond_0_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="6">
<![CDATA[
:7  %B_load_2 = load i32* %B_addr_2, align 4

]]></Node>
<StgValue><ssdm name="B_load_2"/></StgValue>
</operation>

<operation id="388" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_0_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_2) nounwind

]]></Node>
<StgValue><ssdm name="empty_5"/></StgValue>
</operation>

<operation id="389" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_0_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="390" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_0_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="391" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="6">
<![CDATA[
:6  %A_load_2 = load i32* %A_addr_2, align 4

]]></Node>
<StgValue><ssdm name="A_load_2"/></StgValue>
</operation>

<operation id="392" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="6">
<![CDATA[
:7  %B_load_2 = load i32* %B_addr_2, align 4

]]></Node>
<StgValue><ssdm name="B_load_2"/></StgValue>
</operation>

<operation id="393" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="6">
<![CDATA[
:9  %C_load_2 = load i32* %C_addr_2, align 4

]]></Node>
<StgValue><ssdm name="C_load_2"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="394" st_id="12" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_5_0_2 = mul nsw i32 %B_load_2, %A_load_2

]]></Node>
<StgValue><ssdm name="tmp_5_0_2"/></StgValue>
</operation>

<operation id="395" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="6">
<![CDATA[
:9  %C_load_2 = load i32* %C_addr_2, align 4

]]></Node>
<StgValue><ssdm name="C_load_2"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="396" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_6_0_2 = add nsw i32 %tmp_5_0_2, %C_load_2

]]></Node>
<StgValue><ssdm name="tmp_6_0_2"/></StgValue>
</operation>

<operation id="397" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:11  store i32 %tmp_6_0_2, i32* %C_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="398" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="399" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %k_0_3 = phi i4 [ 0, %7 ], [ %k_1_0_3, %12 ]

]]></Node>
<StgValue><ssdm name="k_0_3"/></StgValue>
</operation>

<operation id="400" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %exitcond_0_3 = icmp eq i4 %k_0_3, -8

]]></Node>
<StgValue><ssdm name="exitcond_0_3"/></StgValue>
</operation>

<operation id="401" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="402" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %k_1_0_3 = add i4 %k_0_3, 1

]]></Node>
<StgValue><ssdm name="k_1_0_3"/></StgValue>
</operation>

<operation id="403" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond_0_3, label %10, label %12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="404" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_0_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="4">
<![CDATA[
:0  %tmp_4_0_3 = zext i4 %k_0_3 to i64

]]></Node>
<StgValue><ssdm name="tmp_4_0_3"/></StgValue>
</operation>

<operation id="405" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_0_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %A_addr_3 = getelementptr [64 x i32]* %A, i64 0, i64 %tmp_4_0_3

]]></Node>
<StgValue><ssdm name="A_addr_3"/></StgValue>
</operation>

<operation id="406" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_0_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
:2  %tmp_74 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %k_0_3, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="407" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_0_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %tmp_75 = or i7 %tmp_74, 3

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="408" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_0_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
:4  %tmp_76 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_75)

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="409" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_0_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %B_addr_3 = getelementptr [64 x i32]* %B, i64 0, i64 %tmp_76

]]></Node>
<StgValue><ssdm name="B_addr_3"/></StgValue>
</operation>

<operation id="410" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_0_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="6">
<![CDATA[
:6  %A_load_3 = load i32* %A_addr_3, align 4

]]></Node>
<StgValue><ssdm name="A_load_3"/></StgValue>
</operation>

<operation id="411" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_0_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="6">
<![CDATA[
:7  %B_load_3 = load i32* %B_addr_3, align 4

]]></Node>
<StgValue><ssdm name="B_load_3"/></StgValue>
</operation>

<operation id="412" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond_0_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_3) nounwind

]]></Node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="413" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond_0_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="414" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond_0_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="415" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="6">
<![CDATA[
:6  %A_load_3 = load i32* %A_addr_3, align 4

]]></Node>
<StgValue><ssdm name="A_load_3"/></StgValue>
</operation>

<operation id="416" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="6">
<![CDATA[
:7  %B_load_3 = load i32* %B_addr_3, align 4

]]></Node>
<StgValue><ssdm name="B_load_3"/></StgValue>
</operation>

<operation id="417" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="6">
<![CDATA[
:9  %C_load_3 = load i32* %C_addr_3, align 4

]]></Node>
<StgValue><ssdm name="C_load_3"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="418" st_id="16" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_5_0_3 = mul nsw i32 %B_load_3, %A_load_3

]]></Node>
<StgValue><ssdm name="tmp_5_0_3"/></StgValue>
</operation>

<operation id="419" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="6">
<![CDATA[
:9  %C_load_3 = load i32* %C_addr_3, align 4

]]></Node>
<StgValue><ssdm name="C_load_3"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="420" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_6_0_3 = add nsw i32 %tmp_5_0_3, %C_load_3

]]></Node>
<StgValue><ssdm name="tmp_6_0_3"/></StgValue>
</operation>

<operation id="421" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:11  store i32 %tmp_6_0_3, i32* %C_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="422" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="423" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %k_0_4 = phi i4 [ 0, %10 ], [ %k_1_0_4, %15 ]

]]></Node>
<StgValue><ssdm name="k_0_4"/></StgValue>
</operation>

<operation id="424" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %exitcond_0_4 = icmp eq i4 %k_0_4, -8

]]></Node>
<StgValue><ssdm name="exitcond_0_4"/></StgValue>
</operation>

<operation id="425" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="426" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %k_1_0_4 = add i4 %k_0_4, 1

]]></Node>
<StgValue><ssdm name="k_1_0_4"/></StgValue>
</operation>

<operation id="427" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond_0_4, label %13, label %15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="428" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="4">
<![CDATA[
:0  %tmp_4_0_4 = zext i4 %k_0_4 to i64

]]></Node>
<StgValue><ssdm name="tmp_4_0_4"/></StgValue>
</operation>

<operation id="429" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %A_addr_4 = getelementptr [64 x i32]* %A, i64 0, i64 %tmp_4_0_4

]]></Node>
<StgValue><ssdm name="A_addr_4"/></StgValue>
</operation>

<operation id="430" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
:2  %tmp_77 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %k_0_4, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="431" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %tmp_78 = or i7 %tmp_77, 4

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="432" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
:4  %tmp_79 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_78)

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="433" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %B_addr_4 = getelementptr [64 x i32]* %B, i64 0, i64 %tmp_79

]]></Node>
<StgValue><ssdm name="B_addr_4"/></StgValue>
</operation>

<operation id="434" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="6">
<![CDATA[
:6  %A_load_4 = load i32* %A_addr_4, align 4

]]></Node>
<StgValue><ssdm name="A_load_4"/></StgValue>
</operation>

<operation id="435" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="6">
<![CDATA[
:7  %B_load_4 = load i32* %B_addr_4, align 4

]]></Node>
<StgValue><ssdm name="B_load_4"/></StgValue>
</operation>

<operation id="436" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="exitcond_0_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_4) nounwind

]]></Node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="437" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="exitcond_0_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="438" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="exitcond_0_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %17

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="439" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="6">
<![CDATA[
:6  %A_load_4 = load i32* %A_addr_4, align 4

]]></Node>
<StgValue><ssdm name="A_load_4"/></StgValue>
</operation>

<operation id="440" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="6">
<![CDATA[
:7  %B_load_4 = load i32* %B_addr_4, align 4

]]></Node>
<StgValue><ssdm name="B_load_4"/></StgValue>
</operation>

<operation id="441" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="6">
<![CDATA[
:9  %C_load_4 = load i32* %C_addr_4, align 4

]]></Node>
<StgValue><ssdm name="C_load_4"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="442" st_id="20" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_5_0_4 = mul nsw i32 %B_load_4, %A_load_4

]]></Node>
<StgValue><ssdm name="tmp_5_0_4"/></StgValue>
</operation>

<operation id="443" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="6">
<![CDATA[
:9  %C_load_4 = load i32* %C_addr_4, align 4

]]></Node>
<StgValue><ssdm name="C_load_4"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="444" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_6_0_4 = add nsw i32 %tmp_5_0_4, %C_load_4

]]></Node>
<StgValue><ssdm name="tmp_6_0_4"/></StgValue>
</operation>

<operation id="445" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:11  store i32 %tmp_6_0_4, i32* %C_addr_4, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="446" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="447" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %k_0_5 = phi i4 [ 0, %13 ], [ %k_1_0_5, %18 ]

]]></Node>
<StgValue><ssdm name="k_0_5"/></StgValue>
</operation>

<operation id="448" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %exitcond_0_5 = icmp eq i4 %k_0_5, -8

]]></Node>
<StgValue><ssdm name="exitcond_0_5"/></StgValue>
</operation>

<operation id="449" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="450" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %k_1_0_5 = add i4 %k_0_5, 1

]]></Node>
<StgValue><ssdm name="k_1_0_5"/></StgValue>
</operation>

<operation id="451" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond_0_5, label %16, label %18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="452" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="64" op_0_bw="4">
<![CDATA[
:0  %tmp_4_0_5 = zext i4 %k_0_5 to i64

]]></Node>
<StgValue><ssdm name="tmp_4_0_5"/></StgValue>
</operation>

<operation id="453" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %A_addr_5 = getelementptr [64 x i32]* %A, i64 0, i64 %tmp_4_0_5

]]></Node>
<StgValue><ssdm name="A_addr_5"/></StgValue>
</operation>

<operation id="454" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
:2  %tmp_80 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %k_0_5, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="455" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %tmp_81 = or i7 %tmp_80, 5

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="456" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
:4  %tmp_82 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_81)

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="457" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %B_addr_5 = getelementptr [64 x i32]* %B, i64 0, i64 %tmp_82

]]></Node>
<StgValue><ssdm name="B_addr_5"/></StgValue>
</operation>

<operation id="458" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="6">
<![CDATA[
:6  %A_load_5 = load i32* %A_addr_5, align 4

]]></Node>
<StgValue><ssdm name="A_load_5"/></StgValue>
</operation>

<operation id="459" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="6">
<![CDATA[
:7  %B_load_5 = load i32* %B_addr_5, align 4

]]></Node>
<StgValue><ssdm name="B_load_5"/></StgValue>
</operation>

<operation id="460" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond_0_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_5) nounwind

]]></Node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="461" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond_0_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="462" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond_0_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="463" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="6">
<![CDATA[
:6  %A_load_5 = load i32* %A_addr_5, align 4

]]></Node>
<StgValue><ssdm name="A_load_5"/></StgValue>
</operation>

<operation id="464" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="6">
<![CDATA[
:7  %B_load_5 = load i32* %B_addr_5, align 4

]]></Node>
<StgValue><ssdm name="B_load_5"/></StgValue>
</operation>

<operation id="465" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="6">
<![CDATA[
:9  %C_load_5 = load i32* %C_addr_5, align 4

]]></Node>
<StgValue><ssdm name="C_load_5"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="466" st_id="24" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_5_0_5 = mul nsw i32 %B_load_5, %A_load_5

]]></Node>
<StgValue><ssdm name="tmp_5_0_5"/></StgValue>
</operation>

<operation id="467" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="6">
<![CDATA[
:9  %C_load_5 = load i32* %C_addr_5, align 4

]]></Node>
<StgValue><ssdm name="C_load_5"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="468" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_6_0_5 = add nsw i32 %tmp_5_0_5, %C_load_5

]]></Node>
<StgValue><ssdm name="tmp_6_0_5"/></StgValue>
</operation>

<operation id="469" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:11  store i32 %tmp_6_0_5, i32* %C_addr_5, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="470" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %17

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="471" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %k_0_6 = phi i4 [ 0, %16 ], [ %k_1_0_6, %21 ]

]]></Node>
<StgValue><ssdm name="k_0_6"/></StgValue>
</operation>

<operation id="472" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %exitcond_0_6 = icmp eq i4 %k_0_6, -8

]]></Node>
<StgValue><ssdm name="exitcond_0_6"/></StgValue>
</operation>

<operation id="473" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="474" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %k_1_0_6 = add i4 %k_0_6, 1

]]></Node>
<StgValue><ssdm name="k_1_0_6"/></StgValue>
</operation>

<operation id="475" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond_0_6, label %19, label %21

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="476" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="64" op_0_bw="4">
<![CDATA[
:0  %tmp_4_0_6 = zext i4 %k_0_6 to i64

]]></Node>
<StgValue><ssdm name="tmp_4_0_6"/></StgValue>
</operation>

<operation id="477" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %A_addr_6 = getelementptr [64 x i32]* %A, i64 0, i64 %tmp_4_0_6

]]></Node>
<StgValue><ssdm name="A_addr_6"/></StgValue>
</operation>

<operation id="478" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
:2  %tmp_83 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %k_0_6, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="479" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %tmp_84 = or i7 %tmp_83, 6

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="480" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
:4  %tmp_85 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_84)

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="481" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %B_addr_6 = getelementptr [64 x i32]* %B, i64 0, i64 %tmp_85

]]></Node>
<StgValue><ssdm name="B_addr_6"/></StgValue>
</operation>

<operation id="482" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="6">
<![CDATA[
:6  %A_load_6 = load i32* %A_addr_6, align 4

]]></Node>
<StgValue><ssdm name="A_load_6"/></StgValue>
</operation>

<operation id="483" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="6">
<![CDATA[
:7  %B_load_6 = load i32* %B_addr_6, align 4

]]></Node>
<StgValue><ssdm name="B_load_6"/></StgValue>
</operation>

<operation id="484" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="exitcond_0_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_6) nounwind

]]></Node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="485" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="exitcond_0_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="486" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="exitcond_0_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %23

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="487" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="6">
<![CDATA[
:6  %A_load_6 = load i32* %A_addr_6, align 4

]]></Node>
<StgValue><ssdm name="A_load_6"/></StgValue>
</operation>

<operation id="488" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="6">
<![CDATA[
:7  %B_load_6 = load i32* %B_addr_6, align 4

]]></Node>
<StgValue><ssdm name="B_load_6"/></StgValue>
</operation>

<operation id="489" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="6">
<![CDATA[
:9  %C_load_6 = load i32* %C_addr_6, align 4

]]></Node>
<StgValue><ssdm name="C_load_6"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="490" st_id="28" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_5_0_6 = mul nsw i32 %B_load_6, %A_load_6

]]></Node>
<StgValue><ssdm name="tmp_5_0_6"/></StgValue>
</operation>

<operation id="491" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="6">
<![CDATA[
:9  %C_load_6 = load i32* %C_addr_6, align 4

]]></Node>
<StgValue><ssdm name="C_load_6"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="492" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_6_0_6 = add nsw i32 %tmp_5_0_6, %C_load_6

]]></Node>
<StgValue><ssdm name="tmp_6_0_6"/></StgValue>
</operation>

<operation id="493" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:11  store i32 %tmp_6_0_6, i32* %C_addr_6, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="494" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="495" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %k_0_7 = phi i4 [ 0, %19 ], [ %k_1_0_7, %24 ]

]]></Node>
<StgValue><ssdm name="k_0_7"/></StgValue>
</operation>

<operation id="496" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %exitcond_0_7 = icmp eq i4 %k_0_7, -8

]]></Node>
<StgValue><ssdm name="exitcond_0_7"/></StgValue>
</operation>

<operation id="497" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="498" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %k_1_0_7 = add i4 %k_0_7, 1

]]></Node>
<StgValue><ssdm name="k_1_0_7"/></StgValue>
</operation>

<operation id="499" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond_0_7, label %22, label %24

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="500" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="64" op_0_bw="4">
<![CDATA[
:0  %tmp_4_0_7 = zext i4 %k_0_7 to i64

]]></Node>
<StgValue><ssdm name="tmp_4_0_7"/></StgValue>
</operation>

<operation id="501" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %A_addr_7 = getelementptr [64 x i32]* %A, i64 0, i64 %tmp_4_0_7

]]></Node>
<StgValue><ssdm name="A_addr_7"/></StgValue>
</operation>

<operation id="502" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
:2  %tmp_86 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %k_0_7, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="503" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %tmp_87 = or i7 %tmp_86, 7

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="504" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
:4  %tmp_88 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_87)

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="505" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %B_addr_7 = getelementptr [64 x i32]* %B, i64 0, i64 %tmp_88

]]></Node>
<StgValue><ssdm name="B_addr_7"/></StgValue>
</operation>

<operation id="506" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="6">
<![CDATA[
:6  %A_load_7 = load i32* %A_addr_7, align 4

]]></Node>
<StgValue><ssdm name="A_load_7"/></StgValue>
</operation>

<operation id="507" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="6">
<![CDATA[
:7  %B_load_7 = load i32* %B_addr_7, align 4

]]></Node>
<StgValue><ssdm name="B_load_7"/></StgValue>
</operation>

<operation id="508" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="exitcond_0_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_15 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_7) nounwind

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="509" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="exitcond_0_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="510" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="exitcond_0_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %26

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="511" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="6">
<![CDATA[
:6  %A_load_7 = load i32* %A_addr_7, align 4

]]></Node>
<StgValue><ssdm name="A_load_7"/></StgValue>
</operation>

<operation id="512" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="6">
<![CDATA[
:7  %B_load_7 = load i32* %B_addr_7, align 4

]]></Node>
<StgValue><ssdm name="B_load_7"/></StgValue>
</operation>

<operation id="513" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="6">
<![CDATA[
:9  %C_load_7 = load i32* %C_addr_7, align 4

]]></Node>
<StgValue><ssdm name="C_load_7"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="514" st_id="32" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_5_0_7 = mul nsw i32 %B_load_7, %A_load_7

]]></Node>
<StgValue><ssdm name="tmp_5_0_7"/></StgValue>
</operation>

<operation id="515" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="6">
<![CDATA[
:9  %C_load_7 = load i32* %C_addr_7, align 4

]]></Node>
<StgValue><ssdm name="C_load_7"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="516" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_6_0_7 = add nsw i32 %tmp_5_0_7, %C_load_7

]]></Node>
<StgValue><ssdm name="tmp_6_0_7"/></StgValue>
</operation>

<operation id="517" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:11  store i32 %tmp_6_0_7, i32* %C_addr_7, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="518" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %23

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="519" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %k_s = phi i4 [ 0, %22 ], [ %k_1_1, %27 ]

]]></Node>
<StgValue><ssdm name="k_s"/></StgValue>
</operation>

<operation id="520" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %exitcond_1 = icmp eq i4 %k_s, -8

]]></Node>
<StgValue><ssdm name="exitcond_1"/></StgValue>
</operation>

<operation id="521" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="522" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %k_1_1 = add i4 %k_s, 1

]]></Node>
<StgValue><ssdm name="k_1_1"/></StgValue>
</operation>

<operation id="523" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond_1, label %25, label %27

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="524" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %tmp_89 = xor i4 %k_s, -8

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="525" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="64" op_0_bw="4">
<![CDATA[
:1  %tmp_89_cast = zext i4 %tmp_89 to i64

]]></Node>
<StgValue><ssdm name="tmp_89_cast"/></StgValue>
</operation>

<operation id="526" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %A_addr_8 = getelementptr [64 x i32]* %A, i64 0, i64 %tmp_89_cast

]]></Node>
<StgValue><ssdm name="A_addr_8"/></StgValue>
</operation>

<operation id="527" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
:3  %tmp_90 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %k_s, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="528" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="64" op_0_bw="7">
<![CDATA[
:4  %tmp_91 = zext i7 %tmp_90 to i64

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="529" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %B_addr_8 = getelementptr [64 x i32]* %B, i64 0, i64 %tmp_91

]]></Node>
<StgValue><ssdm name="B_addr_8"/></StgValue>
</operation>

<operation id="530" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="6">
<![CDATA[
:6  %A_load_8 = load i32* %A_addr_8, align 4

]]></Node>
<StgValue><ssdm name="A_load_8"/></StgValue>
</operation>

<operation id="531" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="6">
<![CDATA[
:7  %B_load_8 = load i32* %B_addr_8, align 4

]]></Node>
<StgValue><ssdm name="B_load_8"/></StgValue>
</operation>

<operation id="532" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_17 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_8) nounwind

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="533" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="534" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %29

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="535" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="6">
<![CDATA[
:6  %A_load_8 = load i32* %A_addr_8, align 4

]]></Node>
<StgValue><ssdm name="A_load_8"/></StgValue>
</operation>

<operation id="536" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="6">
<![CDATA[
:7  %B_load_8 = load i32* %B_addr_8, align 4

]]></Node>
<StgValue><ssdm name="B_load_8"/></StgValue>
</operation>

<operation id="537" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="6">
<![CDATA[
:9  %C_load_8 = load i32* %C_addr_8, align 4

]]></Node>
<StgValue><ssdm name="C_load_8"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="538" st_id="36" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_5_1 = mul nsw i32 %A_load_8, %B_load_8

]]></Node>
<StgValue><ssdm name="tmp_5_1"/></StgValue>
</operation>

<operation id="539" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="6">
<![CDATA[
:9  %C_load_8 = load i32* %C_addr_8, align 4

]]></Node>
<StgValue><ssdm name="C_load_8"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="540" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_6_1 = add nsw i32 %C_load_8, %tmp_5_1

]]></Node>
<StgValue><ssdm name="tmp_6_1"/></StgValue>
</operation>

<operation id="541" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:11  store i32 %tmp_6_1, i32* %C_addr_8, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="542" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %26

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="543" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %k_110_1 = phi i4 [ 0, %25 ], [ %k_1_1_1, %30 ]

]]></Node>
<StgValue><ssdm name="k_110_1"/></StgValue>
</operation>

<operation id="544" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %exitcond_1_1 = icmp eq i4 %k_110_1, -8

]]></Node>
<StgValue><ssdm name="exitcond_1_1"/></StgValue>
</operation>

<operation id="545" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="546" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %k_1_1_1 = add i4 %k_110_1, 1

]]></Node>
<StgValue><ssdm name="k_1_1_1"/></StgValue>
</operation>

<operation id="547" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond_1_1, label %28, label %30

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="548" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="exitcond_1_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %tmp_92 = xor i4 %k_110_1, -8

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="549" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="exitcond_1_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="64" op_0_bw="4">
<![CDATA[
:1  %tmp_92_cast = zext i4 %tmp_92 to i64

]]></Node>
<StgValue><ssdm name="tmp_92_cast"/></StgValue>
</operation>

<operation id="550" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="exitcond_1_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %A_addr_9 = getelementptr [64 x i32]* %A, i64 0, i64 %tmp_92_cast

]]></Node>
<StgValue><ssdm name="A_addr_9"/></StgValue>
</operation>

<operation id="551" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="exitcond_1_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
:3  %tmp_93 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %k_110_1, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="552" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="exitcond_1_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:4  %tmp_94 = or i7 %tmp_93, 1

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="553" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="exitcond_1_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
:5  %tmp_95 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_94)

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="554" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="exitcond_1_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %B_addr_9 = getelementptr [64 x i32]* %B, i64 0, i64 %tmp_95

]]></Node>
<StgValue><ssdm name="B_addr_9"/></StgValue>
</operation>

<operation id="555" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="exitcond_1_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="6">
<![CDATA[
:7  %A_load_9 = load i32* %A_addr_9, align 4

]]></Node>
<StgValue><ssdm name="A_load_9"/></StgValue>
</operation>

<operation id="556" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="exitcond_1_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="6">
<![CDATA[
:8  %B_load_9 = load i32* %B_addr_9, align 4

]]></Node>
<StgValue><ssdm name="B_load_9"/></StgValue>
</operation>

<operation id="557" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="exitcond_1_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_19 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_9) nounwind

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="558" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="exitcond_1_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="559" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="exitcond_1_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %32

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="560" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="6">
<![CDATA[
:7  %A_load_9 = load i32* %A_addr_9, align 4

]]></Node>
<StgValue><ssdm name="A_load_9"/></StgValue>
</operation>

<operation id="561" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="6">
<![CDATA[
:8  %B_load_9 = load i32* %B_addr_9, align 4

]]></Node>
<StgValue><ssdm name="B_load_9"/></StgValue>
</operation>

<operation id="562" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="6">
<![CDATA[
:10  %C_load_9 = load i32* %C_addr_9, align 4

]]></Node>
<StgValue><ssdm name="C_load_9"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="563" st_id="40" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_5_1_1 = mul nsw i32 %A_load_9, %B_load_9

]]></Node>
<StgValue><ssdm name="tmp_5_1_1"/></StgValue>
</operation>

<operation id="564" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="6">
<![CDATA[
:10  %C_load_9 = load i32* %C_addr_9, align 4

]]></Node>
<StgValue><ssdm name="C_load_9"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="565" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_6_1_1 = add nsw i32 %C_load_9, %tmp_5_1_1

]]></Node>
<StgValue><ssdm name="tmp_6_1_1"/></StgValue>
</operation>

<operation id="566" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:12  store i32 %tmp_6_1_1, i32* %C_addr_9, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="567" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %29

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="568" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %k_110_2 = phi i4 [ 0, %28 ], [ %k_1_1_2, %33 ]

]]></Node>
<StgValue><ssdm name="k_110_2"/></StgValue>
</operation>

<operation id="569" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %exitcond_1_2 = icmp eq i4 %k_110_2, -8

]]></Node>
<StgValue><ssdm name="exitcond_1_2"/></StgValue>
</operation>

<operation id="570" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_22 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="571" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %k_1_1_2 = add i4 %k_110_2, 1

]]></Node>
<StgValue><ssdm name="k_1_1_2"/></StgValue>
</operation>

<operation id="572" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond_1_2, label %31, label %33

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="573" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_1_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %tmp_96 = xor i4 %k_110_2, -8

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="574" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_1_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="64" op_0_bw="4">
<![CDATA[
:1  %tmp_96_cast = zext i4 %tmp_96 to i64

]]></Node>
<StgValue><ssdm name="tmp_96_cast"/></StgValue>
</operation>

<operation id="575" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_1_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %A_addr_10 = getelementptr [64 x i32]* %A, i64 0, i64 %tmp_96_cast

]]></Node>
<StgValue><ssdm name="A_addr_10"/></StgValue>
</operation>

<operation id="576" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_1_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
:3  %tmp_97 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %k_110_2, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="577" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_1_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:4  %tmp_98 = or i7 %tmp_97, 2

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="578" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_1_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
:5  %tmp_99 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_98)

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="579" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_1_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %B_addr_10 = getelementptr [64 x i32]* %B, i64 0, i64 %tmp_99

]]></Node>
<StgValue><ssdm name="B_addr_10"/></StgValue>
</operation>

<operation id="580" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_1_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="6">
<![CDATA[
:7  %A_load_10 = load i32* %A_addr_10, align 4

]]></Node>
<StgValue><ssdm name="A_load_10"/></StgValue>
</operation>

<operation id="581" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_1_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="6">
<![CDATA[
:8  %B_load_10 = load i32* %B_addr_10, align 4

]]></Node>
<StgValue><ssdm name="B_load_10"/></StgValue>
</operation>

<operation id="582" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="exitcond_1_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_21 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_s) nounwind

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="583" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="exitcond_1_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_10 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="584" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="exitcond_1_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %35

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="585" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="6">
<![CDATA[
:7  %A_load_10 = load i32* %A_addr_10, align 4

]]></Node>
<StgValue><ssdm name="A_load_10"/></StgValue>
</operation>

<operation id="586" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="6">
<![CDATA[
:8  %B_load_10 = load i32* %B_addr_10, align 4

]]></Node>
<StgValue><ssdm name="B_load_10"/></StgValue>
</operation>

<operation id="587" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="6">
<![CDATA[
:10  %C_load_10 = load i32* %C_addr_10, align 4

]]></Node>
<StgValue><ssdm name="C_load_10"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="588" st_id="44" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_5_1_2 = mul nsw i32 %A_load_10, %B_load_10

]]></Node>
<StgValue><ssdm name="tmp_5_1_2"/></StgValue>
</operation>

<operation id="589" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="6">
<![CDATA[
:10  %C_load_10 = load i32* %C_addr_10, align 4

]]></Node>
<StgValue><ssdm name="C_load_10"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="590" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_6_1_2 = add nsw i32 %C_load_10, %tmp_5_1_2

]]></Node>
<StgValue><ssdm name="tmp_6_1_2"/></StgValue>
</operation>

<operation id="591" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:12  store i32 %tmp_6_1_2, i32* %C_addr_10, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="592" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %32

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="593" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %k_110_3 = phi i4 [ 0, %31 ], [ %k_1_1_3, %36 ]

]]></Node>
<StgValue><ssdm name="k_110_3"/></StgValue>
</operation>

<operation id="594" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %exitcond_1_3 = icmp eq i4 %k_110_3, -8

]]></Node>
<StgValue><ssdm name="exitcond_1_3"/></StgValue>
</operation>

<operation id="595" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_24 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="596" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %k_1_1_3 = add i4 %k_110_3, 1

]]></Node>
<StgValue><ssdm name="k_1_1_3"/></StgValue>
</operation>

<operation id="597" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond_1_3, label %34, label %36

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="598" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="exitcond_1_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %tmp_100 = xor i4 %k_110_3, -8

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="599" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="exitcond_1_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="64" op_0_bw="4">
<![CDATA[
:1  %tmp_100_cast = zext i4 %tmp_100 to i64

]]></Node>
<StgValue><ssdm name="tmp_100_cast"/></StgValue>
</operation>

<operation id="600" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="exitcond_1_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %A_addr_11 = getelementptr [64 x i32]* %A, i64 0, i64 %tmp_100_cast

]]></Node>
<StgValue><ssdm name="A_addr_11"/></StgValue>
</operation>

<operation id="601" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="exitcond_1_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
:3  %tmp_101 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %k_110_3, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="602" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="exitcond_1_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:4  %tmp_102 = or i7 %tmp_101, 3

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="603" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="exitcond_1_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
:5  %tmp_103 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_102)

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="604" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="exitcond_1_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %B_addr_11 = getelementptr [64 x i32]* %B, i64 0, i64 %tmp_103

]]></Node>
<StgValue><ssdm name="B_addr_11"/></StgValue>
</operation>

<operation id="605" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="exitcond_1_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="6">
<![CDATA[
:7  %A_load_11 = load i32* %A_addr_11, align 4

]]></Node>
<StgValue><ssdm name="A_load_11"/></StgValue>
</operation>

<operation id="606" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="exitcond_1_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="6">
<![CDATA[
:8  %B_load_11 = load i32* %B_addr_11, align 4

]]></Node>
<StgValue><ssdm name="B_load_11"/></StgValue>
</operation>

<operation id="607" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond_1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_23 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_10) nounwind

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="608" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond_1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_11 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="609" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond_1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %38

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="610" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="6">
<![CDATA[
:7  %A_load_11 = load i32* %A_addr_11, align 4

]]></Node>
<StgValue><ssdm name="A_load_11"/></StgValue>
</operation>

<operation id="611" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="6">
<![CDATA[
:8  %B_load_11 = load i32* %B_addr_11, align 4

]]></Node>
<StgValue><ssdm name="B_load_11"/></StgValue>
</operation>

<operation id="612" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="6">
<![CDATA[
:10  %C_load_11 = load i32* %C_addr_11, align 4

]]></Node>
<StgValue><ssdm name="C_load_11"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="613" st_id="48" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_5_1_3 = mul nsw i32 %A_load_11, %B_load_11

]]></Node>
<StgValue><ssdm name="tmp_5_1_3"/></StgValue>
</operation>

<operation id="614" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="6">
<![CDATA[
:10  %C_load_11 = load i32* %C_addr_11, align 4

]]></Node>
<StgValue><ssdm name="C_load_11"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="615" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_6_1_3 = add nsw i32 %C_load_11, %tmp_5_1_3

]]></Node>
<StgValue><ssdm name="tmp_6_1_3"/></StgValue>
</operation>

<operation id="616" st_id="49" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:12  store i32 %tmp_6_1_3, i32* %C_addr_11, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="617" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %35

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="618" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %k_110_4 = phi i4 [ 0, %34 ], [ %k_1_1_4, %39 ]

]]></Node>
<StgValue><ssdm name="k_110_4"/></StgValue>
</operation>

<operation id="619" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %exitcond_1_4 = icmp eq i4 %k_110_4, -8

]]></Node>
<StgValue><ssdm name="exitcond_1_4"/></StgValue>
</operation>

<operation id="620" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="621" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %k_1_1_4 = add i4 %k_110_4, 1

]]></Node>
<StgValue><ssdm name="k_1_1_4"/></StgValue>
</operation>

<operation id="622" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond_1_4, label %37, label %39

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="623" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %tmp_104 = xor i4 %k_110_4, -8

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="624" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="64" op_0_bw="4">
<![CDATA[
:1  %tmp_104_cast = zext i4 %tmp_104 to i64

]]></Node>
<StgValue><ssdm name="tmp_104_cast"/></StgValue>
</operation>

<operation id="625" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %A_addr_12 = getelementptr [64 x i32]* %A, i64 0, i64 %tmp_104_cast

]]></Node>
<StgValue><ssdm name="A_addr_12"/></StgValue>
</operation>

<operation id="626" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
:3  %tmp_105 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %k_110_4, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="627" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:4  %tmp_106 = or i7 %tmp_105, 4

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="628" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
:5  %tmp_107 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_106)

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="629" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %B_addr_12 = getelementptr [64 x i32]* %B, i64 0, i64 %tmp_107

]]></Node>
<StgValue><ssdm name="B_addr_12"/></StgValue>
</operation>

<operation id="630" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="6">
<![CDATA[
:7  %A_load_12 = load i32* %A_addr_12, align 4

]]></Node>
<StgValue><ssdm name="A_load_12"/></StgValue>
</operation>

<operation id="631" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="6">
<![CDATA[
:8  %B_load_12 = load i32* %B_addr_12, align 4

]]></Node>
<StgValue><ssdm name="B_load_12"/></StgValue>
</operation>

<operation id="632" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="exitcond_1_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_25 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_11) nounwind

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="633" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="exitcond_1_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_12 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="634" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="exitcond_1_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %41

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="635" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="6">
<![CDATA[
:7  %A_load_12 = load i32* %A_addr_12, align 4

]]></Node>
<StgValue><ssdm name="A_load_12"/></StgValue>
</operation>

<operation id="636" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="6">
<![CDATA[
:8  %B_load_12 = load i32* %B_addr_12, align 4

]]></Node>
<StgValue><ssdm name="B_load_12"/></StgValue>
</operation>

<operation id="637" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="6">
<![CDATA[
:10  %C_load_12 = load i32* %C_addr_12, align 4

]]></Node>
<StgValue><ssdm name="C_load_12"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="638" st_id="52" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_5_1_4 = mul nsw i32 %A_load_12, %B_load_12

]]></Node>
<StgValue><ssdm name="tmp_5_1_4"/></StgValue>
</operation>

<operation id="639" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="6">
<![CDATA[
:10  %C_load_12 = load i32* %C_addr_12, align 4

]]></Node>
<StgValue><ssdm name="C_load_12"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="640" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_6_1_4 = add nsw i32 %C_load_12, %tmp_5_1_4

]]></Node>
<StgValue><ssdm name="tmp_6_1_4"/></StgValue>
</operation>

<operation id="641" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:12  store i32 %tmp_6_1_4, i32* %C_addr_12, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="642" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %38

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="643" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %k_110_5 = phi i4 [ 0, %37 ], [ %k_1_1_5, %42 ]

]]></Node>
<StgValue><ssdm name="k_110_5"/></StgValue>
</operation>

<operation id="644" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %exitcond_1_5 = icmp eq i4 %k_110_5, -8

]]></Node>
<StgValue><ssdm name="exitcond_1_5"/></StgValue>
</operation>

<operation id="645" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="646" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %k_1_1_5 = add i4 %k_110_5, 1

]]></Node>
<StgValue><ssdm name="k_1_1_5"/></StgValue>
</operation>

<operation id="647" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond_1_5, label %40, label %42

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="648" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %tmp_108 = xor i4 %k_110_5, -8

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="649" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="64" op_0_bw="4">
<![CDATA[
:1  %tmp_108_cast = zext i4 %tmp_108 to i64

]]></Node>
<StgValue><ssdm name="tmp_108_cast"/></StgValue>
</operation>

<operation id="650" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %A_addr_13 = getelementptr [64 x i32]* %A, i64 0, i64 %tmp_108_cast

]]></Node>
<StgValue><ssdm name="A_addr_13"/></StgValue>
</operation>

<operation id="651" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
:3  %tmp_109 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %k_110_5, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="652" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:4  %tmp_110 = or i7 %tmp_109, 5

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="653" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
:5  %tmp_111 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_110)

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="654" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %B_addr_13 = getelementptr [64 x i32]* %B, i64 0, i64 %tmp_111

]]></Node>
<StgValue><ssdm name="B_addr_13"/></StgValue>
</operation>

<operation id="655" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="6">
<![CDATA[
:7  %A_load_13 = load i32* %A_addr_13, align 4

]]></Node>
<StgValue><ssdm name="A_load_13"/></StgValue>
</operation>

<operation id="656" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="6">
<![CDATA[
:8  %B_load_13 = load i32* %B_addr_13, align 4

]]></Node>
<StgValue><ssdm name="B_load_13"/></StgValue>
</operation>

<operation id="657" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="exitcond_1_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_27 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_12) nounwind

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="658" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="exitcond_1_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_13 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="659" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="exitcond_1_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %44

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="660" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="6">
<![CDATA[
:7  %A_load_13 = load i32* %A_addr_13, align 4

]]></Node>
<StgValue><ssdm name="A_load_13"/></StgValue>
</operation>

<operation id="661" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="6">
<![CDATA[
:8  %B_load_13 = load i32* %B_addr_13, align 4

]]></Node>
<StgValue><ssdm name="B_load_13"/></StgValue>
</operation>

<operation id="662" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="6">
<![CDATA[
:10  %C_load_13 = load i32* %C_addr_13, align 4

]]></Node>
<StgValue><ssdm name="C_load_13"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="663" st_id="56" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_5_1_5 = mul nsw i32 %A_load_13, %B_load_13

]]></Node>
<StgValue><ssdm name="tmp_5_1_5"/></StgValue>
</operation>

<operation id="664" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="6">
<![CDATA[
:10  %C_load_13 = load i32* %C_addr_13, align 4

]]></Node>
<StgValue><ssdm name="C_load_13"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="665" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_6_1_5 = add nsw i32 %C_load_13, %tmp_5_1_5

]]></Node>
<StgValue><ssdm name="tmp_6_1_5"/></StgValue>
</operation>

<operation id="666" st_id="57" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:12  store i32 %tmp_6_1_5, i32* %C_addr_13, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="667" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %41

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="668" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %k_110_6 = phi i4 [ 0, %40 ], [ %k_1_1_6, %45 ]

]]></Node>
<StgValue><ssdm name="k_110_6"/></StgValue>
</operation>

<operation id="669" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %exitcond_1_6 = icmp eq i4 %k_110_6, -8

]]></Node>
<StgValue><ssdm name="exitcond_1_6"/></StgValue>
</operation>

<operation id="670" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_30 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="671" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %k_1_1_6 = add i4 %k_110_6, 1

]]></Node>
<StgValue><ssdm name="k_1_1_6"/></StgValue>
</operation>

<operation id="672" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond_1_6, label %43, label %45

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="673" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %tmp_112 = xor i4 %k_110_6, -8

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="674" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="64" op_0_bw="4">
<![CDATA[
:1  %tmp_112_cast = zext i4 %tmp_112 to i64

]]></Node>
<StgValue><ssdm name="tmp_112_cast"/></StgValue>
</operation>

<operation id="675" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %A_addr_14 = getelementptr [64 x i32]* %A, i64 0, i64 %tmp_112_cast

]]></Node>
<StgValue><ssdm name="A_addr_14"/></StgValue>
</operation>

<operation id="676" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
:3  %tmp_113 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %k_110_6, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="677" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:4  %tmp_114 = or i7 %tmp_113, 6

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="678" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
:5  %tmp_115 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_114)

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="679" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %B_addr_14 = getelementptr [64 x i32]* %B, i64 0, i64 %tmp_115

]]></Node>
<StgValue><ssdm name="B_addr_14"/></StgValue>
</operation>

<operation id="680" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="6">
<![CDATA[
:7  %A_load_14 = load i32* %A_addr_14, align 4

]]></Node>
<StgValue><ssdm name="A_load_14"/></StgValue>
</operation>

<operation id="681" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="6">
<![CDATA[
:8  %B_load_14 = load i32* %B_addr_14, align 4

]]></Node>
<StgValue><ssdm name="B_load_14"/></StgValue>
</operation>

<operation id="682" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_1_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_29 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_13) nounwind

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="683" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_1_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_14 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="684" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond_1_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %47

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="685" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="6">
<![CDATA[
:7  %A_load_14 = load i32* %A_addr_14, align 4

]]></Node>
<StgValue><ssdm name="A_load_14"/></StgValue>
</operation>

<operation id="686" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="6">
<![CDATA[
:8  %B_load_14 = load i32* %B_addr_14, align 4

]]></Node>
<StgValue><ssdm name="B_load_14"/></StgValue>
</operation>

<operation id="687" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="6">
<![CDATA[
:10  %C_load_14 = load i32* %C_addr_14, align 4

]]></Node>
<StgValue><ssdm name="C_load_14"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="688" st_id="60" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_5_1_6 = mul nsw i32 %A_load_14, %B_load_14

]]></Node>
<StgValue><ssdm name="tmp_5_1_6"/></StgValue>
</operation>

<operation id="689" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="6">
<![CDATA[
:10  %C_load_14 = load i32* %C_addr_14, align 4

]]></Node>
<StgValue><ssdm name="C_load_14"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="690" st_id="61" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_6_1_6 = add nsw i32 %C_load_14, %tmp_5_1_6

]]></Node>
<StgValue><ssdm name="tmp_6_1_6"/></StgValue>
</operation>

<operation id="691" st_id="61" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:12  store i32 %tmp_6_1_6, i32* %C_addr_14, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="692" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %44

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="693" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %k_110_7 = phi i4 [ 0, %43 ], [ %k_1_1_7, %48 ]

]]></Node>
<StgValue><ssdm name="k_110_7"/></StgValue>
</operation>

<operation id="694" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %exitcond_1_7 = icmp eq i4 %k_110_7, -8

]]></Node>
<StgValue><ssdm name="exitcond_1_7"/></StgValue>
</operation>

<operation id="695" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_32 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="696" st_id="62" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %k_1_1_7 = add i4 %k_110_7, 1

]]></Node>
<StgValue><ssdm name="k_1_1_7"/></StgValue>
</operation>

<operation id="697" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond_1_7, label %46, label %48

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="698" st_id="62" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %tmp_116 = xor i4 %k_110_7, -8

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="699" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="64" op_0_bw="4">
<![CDATA[
:1  %tmp_116_cast = zext i4 %tmp_116 to i64

]]></Node>
<StgValue><ssdm name="tmp_116_cast"/></StgValue>
</operation>

<operation id="700" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %A_addr_15 = getelementptr [64 x i32]* %A, i64 0, i64 %tmp_116_cast

]]></Node>
<StgValue><ssdm name="A_addr_15"/></StgValue>
</operation>

<operation id="701" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
:3  %tmp_117 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %k_110_7, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="702" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:4  %tmp_118 = or i7 %tmp_117, 7

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="703" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
:5  %tmp_119 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_118)

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="704" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %B_addr_15 = getelementptr [64 x i32]* %B, i64 0, i64 %tmp_119

]]></Node>
<StgValue><ssdm name="B_addr_15"/></StgValue>
</operation>

<operation id="705" st_id="62" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="6">
<![CDATA[
:7  %A_load_15 = load i32* %A_addr_15, align 4

]]></Node>
<StgValue><ssdm name="A_load_15"/></StgValue>
</operation>

<operation id="706" st_id="62" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="6">
<![CDATA[
:8  %B_load_15 = load i32* %B_addr_15, align 4

]]></Node>
<StgValue><ssdm name="B_load_15"/></StgValue>
</operation>

<operation id="707" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_1_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_31 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_14) nounwind

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="708" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_1_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_15 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="709" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond_1_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %50

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="710" st_id="63" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="6">
<![CDATA[
:7  %A_load_15 = load i32* %A_addr_15, align 4

]]></Node>
<StgValue><ssdm name="A_load_15"/></StgValue>
</operation>

<operation id="711" st_id="63" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="6">
<![CDATA[
:8  %B_load_15 = load i32* %B_addr_15, align 4

]]></Node>
<StgValue><ssdm name="B_load_15"/></StgValue>
</operation>

<operation id="712" st_id="63" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="6">
<![CDATA[
:10  %C_load_15 = load i32* %C_addr_15, align 4

]]></Node>
<StgValue><ssdm name="C_load_15"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="713" st_id="64" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_5_1_7 = mul nsw i32 %A_load_15, %B_load_15

]]></Node>
<StgValue><ssdm name="tmp_5_1_7"/></StgValue>
</operation>

<operation id="714" st_id="64" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="6">
<![CDATA[
:10  %C_load_15 = load i32* %C_addr_15, align 4

]]></Node>
<StgValue><ssdm name="C_load_15"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="715" st_id="65" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_6_1_7 = add nsw i32 %C_load_15, %tmp_5_1_7

]]></Node>
<StgValue><ssdm name="tmp_6_1_7"/></StgValue>
</operation>

<operation id="716" st_id="65" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:12  store i32 %tmp_6_1_7, i32* %C_addr_15, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="717" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %47

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="718" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %k_2 = phi i4 [ 0, %46 ], [ %k_1_2, %51 ]

]]></Node>
<StgValue><ssdm name="k_2"/></StgValue>
</operation>

<operation id="719" st_id="66" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %exitcond_2 = icmp eq i4 %k_2, -8

]]></Node>
<StgValue><ssdm name="exitcond_2"/></StgValue>
</operation>

<operation id="720" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_34 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>

<operation id="721" st_id="66" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %k_1_2 = add i4 %k_2, 1

]]></Node>
<StgValue><ssdm name="k_1_2"/></StgValue>
</operation>

<operation id="722" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond_2, label %49, label %51

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="723" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="64" op_0_bw="64" op_1_bw="60" op_2_bw="4">
<![CDATA[
:0  %tmp_120 = call i64 @_ssdm_op_BitConcatenate.i64.i60.i4(i60 1, i4 %k_2)

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="724" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %A_addr_16 = getelementptr [64 x i32]* %A, i64 0, i64 %tmp_120

]]></Node>
<StgValue><ssdm name="A_addr_16"/></StgValue>
</operation>

<operation id="725" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
:2  %tmp_121 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %k_2, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="726" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="64" op_0_bw="7">
<![CDATA[
:3  %tmp_122 = zext i7 %tmp_121 to i64

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="727" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %B_addr_16 = getelementptr [64 x i32]* %B, i64 0, i64 %tmp_122

]]></Node>
<StgValue><ssdm name="B_addr_16"/></StgValue>
</operation>

<operation id="728" st_id="66" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="32" op_0_bw="6">
<![CDATA[
:5  %A_load_16 = load i32* %A_addr_16, align 4

]]></Node>
<StgValue><ssdm name="A_load_16"/></StgValue>
</operation>

<operation id="729" st_id="66" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="32" op_0_bw="6">
<![CDATA[
:6  %B_load_16 = load i32* %B_addr_16, align 4

]]></Node>
<StgValue><ssdm name="B_load_16"/></StgValue>
</operation>

<operation id="730" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp><literal name="exitcond_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_33 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_15) nounwind

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="731" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp><literal name="exitcond_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_16 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="732" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp><literal name="exitcond_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %53

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="733" st_id="67" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="32" op_0_bw="6">
<![CDATA[
:5  %A_load_16 = load i32* %A_addr_16, align 4

]]></Node>
<StgValue><ssdm name="A_load_16"/></StgValue>
</operation>

<operation id="734" st_id="67" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="32" op_0_bw="6">
<![CDATA[
:6  %B_load_16 = load i32* %B_addr_16, align 4

]]></Node>
<StgValue><ssdm name="B_load_16"/></StgValue>
</operation>

<operation id="735" st_id="67" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="6">
<![CDATA[
:8  %C_load_16 = load i32* %C_addr_16, align 4

]]></Node>
<StgValue><ssdm name="C_load_16"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="736" st_id="68" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_5_2 = mul nsw i32 %B_load_16, %A_load_16

]]></Node>
<StgValue><ssdm name="tmp_5_2"/></StgValue>
</operation>

<operation id="737" st_id="68" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="6">
<![CDATA[
:8  %C_load_16 = load i32* %C_addr_16, align 4

]]></Node>
<StgValue><ssdm name="C_load_16"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="738" st_id="69" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_6_2 = add nsw i32 %tmp_5_2, %C_load_16

]]></Node>
<StgValue><ssdm name="tmp_6_2"/></StgValue>
</operation>

<operation id="739" st_id="69" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:10  store i32 %tmp_6_2, i32* %C_addr_16, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="740" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %50

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="741" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %k_2_1 = phi i4 [ 0, %49 ], [ %k_1_2_1, %54 ]

]]></Node>
<StgValue><ssdm name="k_2_1"/></StgValue>
</operation>

<operation id="742" st_id="70" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %exitcond_2_1 = icmp eq i4 %k_2_1, -8

]]></Node>
<StgValue><ssdm name="exitcond_2_1"/></StgValue>
</operation>

<operation id="743" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_36 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="744" st_id="70" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %k_1_2_1 = add i4 %k_2_1, 1

]]></Node>
<StgValue><ssdm name="k_1_2_1"/></StgValue>
</operation>

<operation id="745" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond_2_1, label %52, label %54

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="746" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp><literal name="exitcond_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="64" op_0_bw="64" op_1_bw="60" op_2_bw="4">
<![CDATA[
:0  %tmp_123 = call i64 @_ssdm_op_BitConcatenate.i64.i60.i4(i60 1, i4 %k_2_1)

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="747" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp><literal name="exitcond_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %A_addr_17 = getelementptr [64 x i32]* %A, i64 0, i64 %tmp_123

]]></Node>
<StgValue><ssdm name="A_addr_17"/></StgValue>
</operation>

<operation id="748" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp><literal name="exitcond_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
:2  %tmp_124 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %k_2_1, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="749" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp><literal name="exitcond_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %tmp_125 = or i7 %tmp_124, 1

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="750" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp><literal name="exitcond_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
:4  %tmp_126 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_125)

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="751" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp><literal name="exitcond_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %B_addr_17 = getelementptr [64 x i32]* %B, i64 0, i64 %tmp_126

]]></Node>
<StgValue><ssdm name="B_addr_17"/></StgValue>
</operation>

<operation id="752" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp><literal name="exitcond_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="32" op_0_bw="6">
<![CDATA[
:6  %A_load_17 = load i32* %A_addr_17, align 4

]]></Node>
<StgValue><ssdm name="A_load_17"/></StgValue>
</operation>

<operation id="753" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp><literal name="exitcond_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="32" op_0_bw="6">
<![CDATA[
:7  %B_load_17 = load i32* %B_addr_17, align 4

]]></Node>
<StgValue><ssdm name="B_load_17"/></StgValue>
</operation>

<operation id="754" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp><literal name="exitcond_2_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_35 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_16) nounwind

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>

<operation id="755" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp><literal name="exitcond_2_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_17 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="756" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp><literal name="exitcond_2_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %56

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="757" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="32" op_0_bw="6">
<![CDATA[
:6  %A_load_17 = load i32* %A_addr_17, align 4

]]></Node>
<StgValue><ssdm name="A_load_17"/></StgValue>
</operation>

<operation id="758" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="32" op_0_bw="6">
<![CDATA[
:7  %B_load_17 = load i32* %B_addr_17, align 4

]]></Node>
<StgValue><ssdm name="B_load_17"/></StgValue>
</operation>

<operation id="759" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="6">
<![CDATA[
:9  %C_load_17 = load i32* %C_addr_17, align 4

]]></Node>
<StgValue><ssdm name="C_load_17"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="760" st_id="72" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_5_2_1 = mul nsw i32 %B_load_17, %A_load_17

]]></Node>
<StgValue><ssdm name="tmp_5_2_1"/></StgValue>
</operation>

<operation id="761" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="6">
<![CDATA[
:9  %C_load_17 = load i32* %C_addr_17, align 4

]]></Node>
<StgValue><ssdm name="C_load_17"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="762" st_id="73" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_6_2_1 = add nsw i32 %tmp_5_2_1, %C_load_17

]]></Node>
<StgValue><ssdm name="tmp_6_2_1"/></StgValue>
</operation>

<operation id="763" st_id="73" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:11  store i32 %tmp_6_2_1, i32* %C_addr_17, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="764" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %53

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="765" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %k_2_2 = phi i4 [ 0, %52 ], [ %k_1_2_2, %57 ]

]]></Node>
<StgValue><ssdm name="k_2_2"/></StgValue>
</operation>

<operation id="766" st_id="74" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %exitcond_2_2 = icmp eq i4 %k_2_2, -8

]]></Node>
<StgValue><ssdm name="exitcond_2_2"/></StgValue>
</operation>

<operation id="767" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_38 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_38"/></StgValue>
</operation>

<operation id="768" st_id="74" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %k_1_2_2 = add i4 %k_2_2, 1

]]></Node>
<StgValue><ssdm name="k_1_2_2"/></StgValue>
</operation>

<operation id="769" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond_2_2, label %55, label %57

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="770" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="64" op_0_bw="64" op_1_bw="60" op_2_bw="4">
<![CDATA[
:0  %tmp_127 = call i64 @_ssdm_op_BitConcatenate.i64.i60.i4(i60 1, i4 %k_2_2)

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="771" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %A_addr_18 = getelementptr [64 x i32]* %A, i64 0, i64 %tmp_127

]]></Node>
<StgValue><ssdm name="A_addr_18"/></StgValue>
</operation>

<operation id="772" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
:2  %tmp_128 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %k_2_2, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="773" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %tmp_129 = or i7 %tmp_128, 2

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="774" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
:4  %tmp_130 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_129)

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="775" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %B_addr_18 = getelementptr [64 x i32]* %B, i64 0, i64 %tmp_130

]]></Node>
<StgValue><ssdm name="B_addr_18"/></StgValue>
</operation>

<operation id="776" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="6">
<![CDATA[
:6  %A_load_18 = load i32* %A_addr_18, align 4

]]></Node>
<StgValue><ssdm name="A_load_18"/></StgValue>
</operation>

<operation id="777" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="32" op_0_bw="6">
<![CDATA[
:7  %B_load_18 = load i32* %B_addr_18, align 4

]]></Node>
<StgValue><ssdm name="B_load_18"/></StgValue>
</operation>

<operation id="778" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp><literal name="exitcond_2_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_37 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_17) nounwind

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="779" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp><literal name="exitcond_2_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_18 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="780" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp><literal name="exitcond_2_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %59

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="781" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="6">
<![CDATA[
:6  %A_load_18 = load i32* %A_addr_18, align 4

]]></Node>
<StgValue><ssdm name="A_load_18"/></StgValue>
</operation>

<operation id="782" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="32" op_0_bw="6">
<![CDATA[
:7  %B_load_18 = load i32* %B_addr_18, align 4

]]></Node>
<StgValue><ssdm name="B_load_18"/></StgValue>
</operation>

<operation id="783" st_id="75" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="6">
<![CDATA[
:9  %C_load_18 = load i32* %C_addr_18, align 4

]]></Node>
<StgValue><ssdm name="C_load_18"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="784" st_id="76" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_5_2_2 = mul nsw i32 %B_load_18, %A_load_18

]]></Node>
<StgValue><ssdm name="tmp_5_2_2"/></StgValue>
</operation>

<operation id="785" st_id="76" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="6">
<![CDATA[
:9  %C_load_18 = load i32* %C_addr_18, align 4

]]></Node>
<StgValue><ssdm name="C_load_18"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="786" st_id="77" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_6_2_2 = add nsw i32 %tmp_5_2_2, %C_load_18

]]></Node>
<StgValue><ssdm name="tmp_6_2_2"/></StgValue>
</operation>

<operation id="787" st_id="77" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:11  store i32 %tmp_6_2_2, i32* %C_addr_18, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="788" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %56

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="789" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %k_2_3 = phi i4 [ 0, %55 ], [ %k_1_2_3, %60 ]

]]></Node>
<StgValue><ssdm name="k_2_3"/></StgValue>
</operation>

<operation id="790" st_id="78" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %exitcond_2_3 = icmp eq i4 %k_2_3, -8

]]></Node>
<StgValue><ssdm name="exitcond_2_3"/></StgValue>
</operation>

<operation id="791" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_40 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>

<operation id="792" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %k_1_2_3 = add i4 %k_2_3, 1

]]></Node>
<StgValue><ssdm name="k_1_2_3"/></StgValue>
</operation>

<operation id="793" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond_2_3, label %58, label %60

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="794" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp><literal name="exitcond_2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="64" op_0_bw="64" op_1_bw="60" op_2_bw="4">
<![CDATA[
:0  %tmp_131 = call i64 @_ssdm_op_BitConcatenate.i64.i60.i4(i60 1, i4 %k_2_3)

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="795" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp><literal name="exitcond_2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %A_addr_19 = getelementptr [64 x i32]* %A, i64 0, i64 %tmp_131

]]></Node>
<StgValue><ssdm name="A_addr_19"/></StgValue>
</operation>

<operation id="796" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp><literal name="exitcond_2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
:2  %tmp_132 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %k_2_3, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="797" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp><literal name="exitcond_2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %tmp_133 = or i7 %tmp_132, 3

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="798" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp><literal name="exitcond_2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
:4  %tmp_134 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_133)

]]></Node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="799" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp><literal name="exitcond_2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %B_addr_19 = getelementptr [64 x i32]* %B, i64 0, i64 %tmp_134

]]></Node>
<StgValue><ssdm name="B_addr_19"/></StgValue>
</operation>

<operation id="800" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp><literal name="exitcond_2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="6">
<![CDATA[
:6  %A_load_19 = load i32* %A_addr_19, align 4

]]></Node>
<StgValue><ssdm name="A_load_19"/></StgValue>
</operation>

<operation id="801" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp><literal name="exitcond_2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="32" op_0_bw="6">
<![CDATA[
:7  %B_load_19 = load i32* %B_addr_19, align 4

]]></Node>
<StgValue><ssdm name="B_load_19"/></StgValue>
</operation>

<operation id="802" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp><literal name="exitcond_2_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_39 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_18) nounwind

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>

<operation id="803" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp><literal name="exitcond_2_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_19 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="804" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp><literal name="exitcond_2_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %62

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="805" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="6">
<![CDATA[
:6  %A_load_19 = load i32* %A_addr_19, align 4

]]></Node>
<StgValue><ssdm name="A_load_19"/></StgValue>
</operation>

<operation id="806" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="32" op_0_bw="6">
<![CDATA[
:7  %B_load_19 = load i32* %B_addr_19, align 4

]]></Node>
<StgValue><ssdm name="B_load_19"/></StgValue>
</operation>

<operation id="807" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="6">
<![CDATA[
:9  %C_load_19 = load i32* %C_addr_19, align 4

]]></Node>
<StgValue><ssdm name="C_load_19"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="808" st_id="80" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_5_2_3 = mul nsw i32 %B_load_19, %A_load_19

]]></Node>
<StgValue><ssdm name="tmp_5_2_3"/></StgValue>
</operation>

<operation id="809" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="6">
<![CDATA[
:9  %C_load_19 = load i32* %C_addr_19, align 4

]]></Node>
<StgValue><ssdm name="C_load_19"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="810" st_id="81" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_6_2_3 = add nsw i32 %tmp_5_2_3, %C_load_19

]]></Node>
<StgValue><ssdm name="tmp_6_2_3"/></StgValue>
</operation>

<operation id="811" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:11  store i32 %tmp_6_2_3, i32* %C_addr_19, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="812" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %59

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="813" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %k_2_4 = phi i4 [ 0, %58 ], [ %k_1_2_4, %63 ]

]]></Node>
<StgValue><ssdm name="k_2_4"/></StgValue>
</operation>

<operation id="814" st_id="82" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %exitcond_2_4 = icmp eq i4 %k_2_4, -8

]]></Node>
<StgValue><ssdm name="exitcond_2_4"/></StgValue>
</operation>

<operation id="815" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_42 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="816" st_id="82" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %k_1_2_4 = add i4 %k_2_4, 1

]]></Node>
<StgValue><ssdm name="k_1_2_4"/></StgValue>
</operation>

<operation id="817" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond_2_4, label %61, label %63

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="818" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="64" op_0_bw="64" op_1_bw="60" op_2_bw="4">
<![CDATA[
:0  %tmp_135 = call i64 @_ssdm_op_BitConcatenate.i64.i60.i4(i60 1, i4 %k_2_4)

]]></Node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="819" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %A_addr_20 = getelementptr [64 x i32]* %A, i64 0, i64 %tmp_135

]]></Node>
<StgValue><ssdm name="A_addr_20"/></StgValue>
</operation>

<operation id="820" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
:2  %tmp_136 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %k_2_4, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="821" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %tmp_137 = or i7 %tmp_136, 4

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="822" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
:4  %tmp_138 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_137)

]]></Node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="823" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %B_addr_20 = getelementptr [64 x i32]* %B, i64 0, i64 %tmp_138

]]></Node>
<StgValue><ssdm name="B_addr_20"/></StgValue>
</operation>

<operation id="824" st_id="82" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="32" op_0_bw="6">
<![CDATA[
:6  %A_load_20 = load i32* %A_addr_20, align 4

]]></Node>
<StgValue><ssdm name="A_load_20"/></StgValue>
</operation>

<operation id="825" st_id="82" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="32" op_0_bw="6">
<![CDATA[
:7  %B_load_20 = load i32* %B_addr_20, align 4

]]></Node>
<StgValue><ssdm name="B_load_20"/></StgValue>
</operation>

<operation id="826" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond_2_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_41 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_19) nounwind

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>

<operation id="827" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond_2_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_20 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="828" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond_2_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %65

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="829" st_id="83" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="32" op_0_bw="6">
<![CDATA[
:6  %A_load_20 = load i32* %A_addr_20, align 4

]]></Node>
<StgValue><ssdm name="A_load_20"/></StgValue>
</operation>

<operation id="830" st_id="83" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="32" op_0_bw="6">
<![CDATA[
:7  %B_load_20 = load i32* %B_addr_20, align 4

]]></Node>
<StgValue><ssdm name="B_load_20"/></StgValue>
</operation>

<operation id="831" st_id="83" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="32" op_0_bw="6">
<![CDATA[
:9  %C_load_20 = load i32* %C_addr_20, align 4

]]></Node>
<StgValue><ssdm name="C_load_20"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="832" st_id="84" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_5_2_4 = mul nsw i32 %B_load_20, %A_load_20

]]></Node>
<StgValue><ssdm name="tmp_5_2_4"/></StgValue>
</operation>

<operation id="833" st_id="84" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="32" op_0_bw="6">
<![CDATA[
:9  %C_load_20 = load i32* %C_addr_20, align 4

]]></Node>
<StgValue><ssdm name="C_load_20"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="834" st_id="85" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_6_2_4 = add nsw i32 %tmp_5_2_4, %C_load_20

]]></Node>
<StgValue><ssdm name="tmp_6_2_4"/></StgValue>
</operation>

<operation id="835" st_id="85" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:11  store i32 %tmp_6_2_4, i32* %C_addr_20, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="836" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %62

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="837" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %k_2_5 = phi i4 [ 0, %61 ], [ %k_1_2_5, %66 ]

]]></Node>
<StgValue><ssdm name="k_2_5"/></StgValue>
</operation>

<operation id="838" st_id="86" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %exitcond_2_5 = icmp eq i4 %k_2_5, -8

]]></Node>
<StgValue><ssdm name="exitcond_2_5"/></StgValue>
</operation>

<operation id="839" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_44 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="840" st_id="86" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %k_1_2_5 = add i4 %k_2_5, 1

]]></Node>
<StgValue><ssdm name="k_1_2_5"/></StgValue>
</operation>

<operation id="841" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond_2_5, label %64, label %66

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="842" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="64" op_0_bw="64" op_1_bw="60" op_2_bw="4">
<![CDATA[
:0  %tmp_139 = call i64 @_ssdm_op_BitConcatenate.i64.i60.i4(i60 1, i4 %k_2_5)

]]></Node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="843" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %A_addr_21 = getelementptr [64 x i32]* %A, i64 0, i64 %tmp_139

]]></Node>
<StgValue><ssdm name="A_addr_21"/></StgValue>
</operation>

<operation id="844" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
:2  %tmp_140 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %k_2_5, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="845" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %tmp_141 = or i7 %tmp_140, 5

]]></Node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="846" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
:4  %tmp_142 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_141)

]]></Node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="847" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %B_addr_21 = getelementptr [64 x i32]* %B, i64 0, i64 %tmp_142

]]></Node>
<StgValue><ssdm name="B_addr_21"/></StgValue>
</operation>

<operation id="848" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="6">
<![CDATA[
:6  %A_load_21 = load i32* %A_addr_21, align 4

]]></Node>
<StgValue><ssdm name="A_load_21"/></StgValue>
</operation>

<operation id="849" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="32" op_0_bw="6">
<![CDATA[
:7  %B_load_21 = load i32* %B_addr_21, align 4

]]></Node>
<StgValue><ssdm name="B_load_21"/></StgValue>
</operation>

<operation id="850" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp><literal name="exitcond_2_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_43 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_20) nounwind

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>

<operation id="851" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp><literal name="exitcond_2_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_21 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="852" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp><literal name="exitcond_2_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %68

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="853" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="6">
<![CDATA[
:6  %A_load_21 = load i32* %A_addr_21, align 4

]]></Node>
<StgValue><ssdm name="A_load_21"/></StgValue>
</operation>

<operation id="854" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="32" op_0_bw="6">
<![CDATA[
:7  %B_load_21 = load i32* %B_addr_21, align 4

]]></Node>
<StgValue><ssdm name="B_load_21"/></StgValue>
</operation>

<operation id="855" st_id="87" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="32" op_0_bw="6">
<![CDATA[
:9  %C_load_21 = load i32* %C_addr_21, align 4

]]></Node>
<StgValue><ssdm name="C_load_21"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="856" st_id="88" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_5_2_5 = mul nsw i32 %B_load_21, %A_load_21

]]></Node>
<StgValue><ssdm name="tmp_5_2_5"/></StgValue>
</operation>

<operation id="857" st_id="88" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="32" op_0_bw="6">
<![CDATA[
:9  %C_load_21 = load i32* %C_addr_21, align 4

]]></Node>
<StgValue><ssdm name="C_load_21"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="858" st_id="89" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_6_2_5 = add nsw i32 %tmp_5_2_5, %C_load_21

]]></Node>
<StgValue><ssdm name="tmp_6_2_5"/></StgValue>
</operation>

<operation id="859" st_id="89" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:11  store i32 %tmp_6_2_5, i32* %C_addr_21, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="860" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %65

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="861" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %k_2_6 = phi i4 [ 0, %64 ], [ %k_1_2_6, %69 ]

]]></Node>
<StgValue><ssdm name="k_2_6"/></StgValue>
</operation>

<operation id="862" st_id="90" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %exitcond_2_6 = icmp eq i4 %k_2_6, -8

]]></Node>
<StgValue><ssdm name="exitcond_2_6"/></StgValue>
</operation>

<operation id="863" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_46 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="864" st_id="90" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %k_1_2_6 = add i4 %k_2_6, 1

]]></Node>
<StgValue><ssdm name="k_1_2_6"/></StgValue>
</operation>

<operation id="865" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond_2_6, label %67, label %69

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="866" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="64" op_0_bw="64" op_1_bw="60" op_2_bw="4">
<![CDATA[
:0  %tmp_143 = call i64 @_ssdm_op_BitConcatenate.i64.i60.i4(i60 1, i4 %k_2_6)

]]></Node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="867" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %A_addr_22 = getelementptr [64 x i32]* %A, i64 0, i64 %tmp_143

]]></Node>
<StgValue><ssdm name="A_addr_22"/></StgValue>
</operation>

<operation id="868" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
:2  %tmp_144 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %k_2_6, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>

<operation id="869" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %tmp_145 = or i7 %tmp_144, 6

]]></Node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="870" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
:4  %tmp_146 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_145)

]]></Node>
<StgValue><ssdm name="tmp_146"/></StgValue>
</operation>

<operation id="871" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %B_addr_22 = getelementptr [64 x i32]* %B, i64 0, i64 %tmp_146

]]></Node>
<StgValue><ssdm name="B_addr_22"/></StgValue>
</operation>

<operation id="872" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="32" op_0_bw="6">
<![CDATA[
:6  %A_load_22 = load i32* %A_addr_22, align 4

]]></Node>
<StgValue><ssdm name="A_load_22"/></StgValue>
</operation>

<operation id="873" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="32" op_0_bw="6">
<![CDATA[
:7  %B_load_22 = load i32* %B_addr_22, align 4

]]></Node>
<StgValue><ssdm name="B_load_22"/></StgValue>
</operation>

<operation id="874" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp><literal name="exitcond_2_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_45 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_21) nounwind

]]></Node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>

<operation id="875" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp><literal name="exitcond_2_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_22 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="876" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp><literal name="exitcond_2_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %71

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="877" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="32" op_0_bw="6">
<![CDATA[
:6  %A_load_22 = load i32* %A_addr_22, align 4

]]></Node>
<StgValue><ssdm name="A_load_22"/></StgValue>
</operation>

<operation id="878" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="32" op_0_bw="6">
<![CDATA[
:7  %B_load_22 = load i32* %B_addr_22, align 4

]]></Node>
<StgValue><ssdm name="B_load_22"/></StgValue>
</operation>

<operation id="879" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="32" op_0_bw="6">
<![CDATA[
:9  %C_load_22 = load i32* %C_addr_22, align 4

]]></Node>
<StgValue><ssdm name="C_load_22"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="880" st_id="92" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_5_2_6 = mul nsw i32 %B_load_22, %A_load_22

]]></Node>
<StgValue><ssdm name="tmp_5_2_6"/></StgValue>
</operation>

<operation id="881" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="32" op_0_bw="6">
<![CDATA[
:9  %C_load_22 = load i32* %C_addr_22, align 4

]]></Node>
<StgValue><ssdm name="C_load_22"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="882" st_id="93" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_6_2_6 = add nsw i32 %tmp_5_2_6, %C_load_22

]]></Node>
<StgValue><ssdm name="tmp_6_2_6"/></StgValue>
</operation>

<operation id="883" st_id="93" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:11  store i32 %tmp_6_2_6, i32* %C_addr_22, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="884" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %68

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="885" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %k_2_7 = phi i4 [ 0, %67 ], [ %k_1_2_7, %72 ]

]]></Node>
<StgValue><ssdm name="k_2_7"/></StgValue>
</operation>

<operation id="886" st_id="94" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %exitcond_2_7 = icmp eq i4 %k_2_7, -8

]]></Node>
<StgValue><ssdm name="exitcond_2_7"/></StgValue>
</operation>

<operation id="887" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_48 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="888" st_id="94" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %k_1_2_7 = add i4 %k_2_7, 1

]]></Node>
<StgValue><ssdm name="k_1_2_7"/></StgValue>
</operation>

<operation id="889" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond_2_7, label %70, label %72

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="890" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="64" op_0_bw="64" op_1_bw="60" op_2_bw="4">
<![CDATA[
:0  %tmp_147 = call i64 @_ssdm_op_BitConcatenate.i64.i60.i4(i60 1, i4 %k_2_7)

]]></Node>
<StgValue><ssdm name="tmp_147"/></StgValue>
</operation>

<operation id="891" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %A_addr_23 = getelementptr [64 x i32]* %A, i64 0, i64 %tmp_147

]]></Node>
<StgValue><ssdm name="A_addr_23"/></StgValue>
</operation>

<operation id="892" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
:2  %tmp_148 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %k_2_7, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="893" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %tmp_149 = or i7 %tmp_148, 7

]]></Node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="894" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
:4  %tmp_150 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_149)

]]></Node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="895" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %B_addr_23 = getelementptr [64 x i32]* %B, i64 0, i64 %tmp_150

]]></Node>
<StgValue><ssdm name="B_addr_23"/></StgValue>
</operation>

<operation id="896" st_id="94" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="32" op_0_bw="6">
<![CDATA[
:6  %A_load_23 = load i32* %A_addr_23, align 4

]]></Node>
<StgValue><ssdm name="A_load_23"/></StgValue>
</operation>

<operation id="897" st_id="94" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="32" op_0_bw="6">
<![CDATA[
:7  %B_load_23 = load i32* %B_addr_23, align 4

]]></Node>
<StgValue><ssdm name="B_load_23"/></StgValue>
</operation>

<operation id="898" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond_2_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_47 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_22) nounwind

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="899" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond_2_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_23 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="900" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond_2_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %74

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="901" st_id="95" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="32" op_0_bw="6">
<![CDATA[
:6  %A_load_23 = load i32* %A_addr_23, align 4

]]></Node>
<StgValue><ssdm name="A_load_23"/></StgValue>
</operation>

<operation id="902" st_id="95" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="32" op_0_bw="6">
<![CDATA[
:7  %B_load_23 = load i32* %B_addr_23, align 4

]]></Node>
<StgValue><ssdm name="B_load_23"/></StgValue>
</operation>

<operation id="903" st_id="95" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="32" op_0_bw="6">
<![CDATA[
:9  %C_load_23 = load i32* %C_addr_23, align 4

]]></Node>
<StgValue><ssdm name="C_load_23"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="904" st_id="96" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_5_2_7 = mul nsw i32 %B_load_23, %A_load_23

]]></Node>
<StgValue><ssdm name="tmp_5_2_7"/></StgValue>
</operation>

<operation id="905" st_id="96" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="32" op_0_bw="6">
<![CDATA[
:9  %C_load_23 = load i32* %C_addr_23, align 4

]]></Node>
<StgValue><ssdm name="C_load_23"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="906" st_id="97" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_6_2_7 = add nsw i32 %tmp_5_2_7, %C_load_23

]]></Node>
<StgValue><ssdm name="tmp_6_2_7"/></StgValue>
</operation>

<operation id="907" st_id="97" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:11  store i32 %tmp_6_2_7, i32* %C_addr_23, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="908" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %71

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="909" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %k_3 = phi i4 [ 0, %70 ], [ %k_1_3, %75 ]

]]></Node>
<StgValue><ssdm name="k_3"/></StgValue>
</operation>

<operation id="910" st_id="98" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %exitcond_3 = icmp eq i4 %k_3, -8

]]></Node>
<StgValue><ssdm name="exitcond_3"/></StgValue>
</operation>

<operation id="911" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_50 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>

<operation id="912" st_id="98" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %k_1_3 = add i4 %k_3, 1

]]></Node>
<StgValue><ssdm name="k_1_3"/></StgValue>
</operation>

<operation id="913" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond_3, label %73, label %75

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="914" st_id="98" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %tmp_151 = xor i4 %k_3, -8

]]></Node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>

<operation id="915" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="5" op_0_bw="4">
<![CDATA[
:1  %tmp_151_cast1 = sext i4 %tmp_151 to i5

]]></Node>
<StgValue><ssdm name="tmp_151_cast1"/></StgValue>
</operation>

<operation id="916" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="64" op_0_bw="5">
<![CDATA[
:2  %tmp_151_cast = zext i5 %tmp_151_cast1 to i64

]]></Node>
<StgValue><ssdm name="tmp_151_cast"/></StgValue>
</operation>

<operation id="917" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %A_addr_24 = getelementptr [64 x i32]* %A, i64 0, i64 %tmp_151_cast

]]></Node>
<StgValue><ssdm name="A_addr_24"/></StgValue>
</operation>

<operation id="918" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
:4  %tmp_152 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %k_3, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_152"/></StgValue>
</operation>

<operation id="919" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="64" op_0_bw="7">
<![CDATA[
:5  %tmp_153 = zext i7 %tmp_152 to i64

]]></Node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>

<operation id="920" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %B_addr_24 = getelementptr [64 x i32]* %B, i64 0, i64 %tmp_153

]]></Node>
<StgValue><ssdm name="B_addr_24"/></StgValue>
</operation>

<operation id="921" st_id="98" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="32" op_0_bw="6">
<![CDATA[
:7  %A_load_24 = load i32* %A_addr_24, align 4

]]></Node>
<StgValue><ssdm name="A_load_24"/></StgValue>
</operation>

<operation id="922" st_id="98" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="32" op_0_bw="6">
<![CDATA[
:8  %B_load_24 = load i32* %B_addr_24, align 4

]]></Node>
<StgValue><ssdm name="B_load_24"/></StgValue>
</operation>

<operation id="923" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="exitcond_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_49 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_23) nounwind

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>

<operation id="924" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="exitcond_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_24 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="925" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="exitcond_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %77

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="926" st_id="99" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="32" op_0_bw="6">
<![CDATA[
:7  %A_load_24 = load i32* %A_addr_24, align 4

]]></Node>
<StgValue><ssdm name="A_load_24"/></StgValue>
</operation>

<operation id="927" st_id="99" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="32" op_0_bw="6">
<![CDATA[
:8  %B_load_24 = load i32* %B_addr_24, align 4

]]></Node>
<StgValue><ssdm name="B_load_24"/></StgValue>
</operation>

<operation id="928" st_id="99" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="32" op_0_bw="6">
<![CDATA[
:10  %C_load_24 = load i32* %C_addr_24, align 4

]]></Node>
<StgValue><ssdm name="C_load_24"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="929" st_id="100" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_5_3 = mul nsw i32 %B_load_24, %A_load_24

]]></Node>
<StgValue><ssdm name="tmp_5_3"/></StgValue>
</operation>

<operation id="930" st_id="100" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="32" op_0_bw="6">
<![CDATA[
:10  %C_load_24 = load i32* %C_addr_24, align 4

]]></Node>
<StgValue><ssdm name="C_load_24"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="931" st_id="101" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_6_3 = add nsw i32 %tmp_5_3, %C_load_24

]]></Node>
<StgValue><ssdm name="tmp_6_3"/></StgValue>
</operation>

<operation id="932" st_id="101" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:12  store i32 %tmp_6_3, i32* %C_addr_24, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="933" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %74

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="934" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %k_3_1 = phi i4 [ 0, %73 ], [ %k_1_3_1, %78 ]

]]></Node>
<StgValue><ssdm name="k_3_1"/></StgValue>
</operation>

<operation id="935" st_id="102" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %exitcond_3_1 = icmp eq i4 %k_3_1, -8

]]></Node>
<StgValue><ssdm name="exitcond_3_1"/></StgValue>
</operation>

<operation id="936" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_52 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>

<operation id="937" st_id="102" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %k_1_3_1 = add i4 %k_3_1, 1

]]></Node>
<StgValue><ssdm name="k_1_3_1"/></StgValue>
</operation>

<operation id="938" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond_3_1, label %76, label %78

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="939" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp><literal name="exitcond_3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %tmp_154 = xor i4 %k_3_1, -8

]]></Node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>

<operation id="940" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp><literal name="exitcond_3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="5" op_0_bw="4">
<![CDATA[
:1  %tmp_154_cast1 = sext i4 %tmp_154 to i5

]]></Node>
<StgValue><ssdm name="tmp_154_cast1"/></StgValue>
</operation>

<operation id="941" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp><literal name="exitcond_3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="64" op_0_bw="5">
<![CDATA[
:2  %tmp_154_cast = zext i5 %tmp_154_cast1 to i64

]]></Node>
<StgValue><ssdm name="tmp_154_cast"/></StgValue>
</operation>

<operation id="942" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp><literal name="exitcond_3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %A_addr_25 = getelementptr [64 x i32]* %A, i64 0, i64 %tmp_154_cast

]]></Node>
<StgValue><ssdm name="A_addr_25"/></StgValue>
</operation>

<operation id="943" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp><literal name="exitcond_3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
:4  %tmp_155 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %k_3_1, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_155"/></StgValue>
</operation>

<operation id="944" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp><literal name="exitcond_3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %tmp_156 = or i7 %tmp_155, 1

]]></Node>
<StgValue><ssdm name="tmp_156"/></StgValue>
</operation>

<operation id="945" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp><literal name="exitcond_3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
:6  %tmp_157 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_156)

]]></Node>
<StgValue><ssdm name="tmp_157"/></StgValue>
</operation>

<operation id="946" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp><literal name="exitcond_3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %B_addr_25 = getelementptr [64 x i32]* %B, i64 0, i64 %tmp_157

]]></Node>
<StgValue><ssdm name="B_addr_25"/></StgValue>
</operation>

<operation id="947" st_id="102" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp><literal name="exitcond_3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="32" op_0_bw="6">
<![CDATA[
:8  %A_load_25 = load i32* %A_addr_25, align 4

]]></Node>
<StgValue><ssdm name="A_load_25"/></StgValue>
</operation>

<operation id="948" st_id="102" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp><literal name="exitcond_3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="32" op_0_bw="6">
<![CDATA[
:9  %B_load_25 = load i32* %B_addr_25, align 4

]]></Node>
<StgValue><ssdm name="B_load_25"/></StgValue>
</operation>

<operation id="949" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp><literal name="exitcond_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_51 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_24) nounwind

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="950" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp><literal name="exitcond_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_25 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="951" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp><literal name="exitcond_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %80

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="952" st_id="103" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="32" op_0_bw="6">
<![CDATA[
:8  %A_load_25 = load i32* %A_addr_25, align 4

]]></Node>
<StgValue><ssdm name="A_load_25"/></StgValue>
</operation>

<operation id="953" st_id="103" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="32" op_0_bw="6">
<![CDATA[
:9  %B_load_25 = load i32* %B_addr_25, align 4

]]></Node>
<StgValue><ssdm name="B_load_25"/></StgValue>
</operation>

<operation id="954" st_id="103" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="32" op_0_bw="6">
<![CDATA[
:11  %C_load_25 = load i32* %C_addr_25, align 4

]]></Node>
<StgValue><ssdm name="C_load_25"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="955" st_id="104" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_5_3_1 = mul nsw i32 %B_load_25, %A_load_25

]]></Node>
<StgValue><ssdm name="tmp_5_3_1"/></StgValue>
</operation>

<operation id="956" st_id="104" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="32" op_0_bw="6">
<![CDATA[
:11  %C_load_25 = load i32* %C_addr_25, align 4

]]></Node>
<StgValue><ssdm name="C_load_25"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="957" st_id="105" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_6_3_1 = add nsw i32 %tmp_5_3_1, %C_load_25

]]></Node>
<StgValue><ssdm name="tmp_6_3_1"/></StgValue>
</operation>

<operation id="958" st_id="105" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:13  store i32 %tmp_6_3_1, i32* %C_addr_25, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="959" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="0" op_0_bw="0">
<![CDATA[
:14  br label %77

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="960" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %k_3_2 = phi i4 [ 0, %76 ], [ %k_1_3_2, %81 ]

]]></Node>
<StgValue><ssdm name="k_3_2"/></StgValue>
</operation>

<operation id="961" st_id="106" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %exitcond_3_2 = icmp eq i4 %k_3_2, -8

]]></Node>
<StgValue><ssdm name="exitcond_3_2"/></StgValue>
</operation>

<operation id="962" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_54 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_54"/></StgValue>
</operation>

<operation id="963" st_id="106" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %k_1_3_2 = add i4 %k_3_2, 1

]]></Node>
<StgValue><ssdm name="k_1_3_2"/></StgValue>
</operation>

<operation id="964" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond_3_2, label %79, label %81

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="965" st_id="106" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp><literal name="exitcond_3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %tmp_158 = xor i4 %k_3_2, -8

]]></Node>
<StgValue><ssdm name="tmp_158"/></StgValue>
</operation>

<operation id="966" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp><literal name="exitcond_3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="5" op_0_bw="4">
<![CDATA[
:1  %tmp_158_cast1 = sext i4 %tmp_158 to i5

]]></Node>
<StgValue><ssdm name="tmp_158_cast1"/></StgValue>
</operation>

<operation id="967" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp><literal name="exitcond_3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="64" op_0_bw="5">
<![CDATA[
:2  %tmp_158_cast = zext i5 %tmp_158_cast1 to i64

]]></Node>
<StgValue><ssdm name="tmp_158_cast"/></StgValue>
</operation>

<operation id="968" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp><literal name="exitcond_3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %A_addr_26 = getelementptr [64 x i32]* %A, i64 0, i64 %tmp_158_cast

]]></Node>
<StgValue><ssdm name="A_addr_26"/></StgValue>
</operation>

<operation id="969" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp><literal name="exitcond_3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
:4  %tmp_159 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %k_3_2, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_159"/></StgValue>
</operation>

<operation id="970" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp><literal name="exitcond_3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %tmp_160 = or i7 %tmp_159, 2

]]></Node>
<StgValue><ssdm name="tmp_160"/></StgValue>
</operation>

<operation id="971" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp><literal name="exitcond_3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
:6  %tmp_161 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_160)

]]></Node>
<StgValue><ssdm name="tmp_161"/></StgValue>
</operation>

<operation id="972" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp><literal name="exitcond_3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %B_addr_26 = getelementptr [64 x i32]* %B, i64 0, i64 %tmp_161

]]></Node>
<StgValue><ssdm name="B_addr_26"/></StgValue>
</operation>

<operation id="973" st_id="106" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp><literal name="exitcond_3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="32" op_0_bw="6">
<![CDATA[
:8  %A_load_26 = load i32* %A_addr_26, align 4

]]></Node>
<StgValue><ssdm name="A_load_26"/></StgValue>
</operation>

<operation id="974" st_id="106" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp><literal name="exitcond_3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="32" op_0_bw="6">
<![CDATA[
:9  %B_load_26 = load i32* %B_addr_26, align 4

]]></Node>
<StgValue><ssdm name="B_load_26"/></StgValue>
</operation>

<operation id="975" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp><literal name="exitcond_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_53 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_25) nounwind

]]></Node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>

<operation id="976" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp><literal name="exitcond_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_26 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="977" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp><literal name="exitcond_3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %83

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="978" st_id="107" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="32" op_0_bw="6">
<![CDATA[
:8  %A_load_26 = load i32* %A_addr_26, align 4

]]></Node>
<StgValue><ssdm name="A_load_26"/></StgValue>
</operation>

<operation id="979" st_id="107" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="32" op_0_bw="6">
<![CDATA[
:9  %B_load_26 = load i32* %B_addr_26, align 4

]]></Node>
<StgValue><ssdm name="B_load_26"/></StgValue>
</operation>

<operation id="980" st_id="107" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="32" op_0_bw="6">
<![CDATA[
:11  %C_load_26 = load i32* %C_addr_26, align 4

]]></Node>
<StgValue><ssdm name="C_load_26"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="981" st_id="108" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_5_3_2 = mul nsw i32 %B_load_26, %A_load_26

]]></Node>
<StgValue><ssdm name="tmp_5_3_2"/></StgValue>
</operation>

<operation id="982" st_id="108" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="32" op_0_bw="6">
<![CDATA[
:11  %C_load_26 = load i32* %C_addr_26, align 4

]]></Node>
<StgValue><ssdm name="C_load_26"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="983" st_id="109" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_6_3_2 = add nsw i32 %tmp_5_3_2, %C_load_26

]]></Node>
<StgValue><ssdm name="tmp_6_3_2"/></StgValue>
</operation>

<operation id="984" st_id="109" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:13  store i32 %tmp_6_3_2, i32* %C_addr_26, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="985" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="0" op_0_bw="0">
<![CDATA[
:14  br label %80

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="986" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %k_3_3 = phi i4 [ 0, %79 ], [ %k_1_3_3, %84 ]

]]></Node>
<StgValue><ssdm name="k_3_3"/></StgValue>
</operation>

<operation id="987" st_id="110" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %exitcond_3_3 = icmp eq i4 %k_3_3, -8

]]></Node>
<StgValue><ssdm name="exitcond_3_3"/></StgValue>
</operation>

<operation id="988" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_56 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>

<operation id="989" st_id="110" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %k_1_3_3 = add i4 %k_3_3, 1

]]></Node>
<StgValue><ssdm name="k_1_3_3"/></StgValue>
</operation>

<operation id="990" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond_3_3, label %82, label %84

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="991" st_id="110" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp><literal name="exitcond_3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %tmp_162 = xor i4 %k_3_3, -8

]]></Node>
<StgValue><ssdm name="tmp_162"/></StgValue>
</operation>

<operation id="992" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp><literal name="exitcond_3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="5" op_0_bw="4">
<![CDATA[
:1  %tmp_162_cast1 = sext i4 %tmp_162 to i5

]]></Node>
<StgValue><ssdm name="tmp_162_cast1"/></StgValue>
</operation>

<operation id="993" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp><literal name="exitcond_3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="64" op_0_bw="5">
<![CDATA[
:2  %tmp_162_cast = zext i5 %tmp_162_cast1 to i64

]]></Node>
<StgValue><ssdm name="tmp_162_cast"/></StgValue>
</operation>

<operation id="994" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp><literal name="exitcond_3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %A_addr_27 = getelementptr [64 x i32]* %A, i64 0, i64 %tmp_162_cast

]]></Node>
<StgValue><ssdm name="A_addr_27"/></StgValue>
</operation>

<operation id="995" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp><literal name="exitcond_3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
:4  %tmp_163 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %k_3_3, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_163"/></StgValue>
</operation>

<operation id="996" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp><literal name="exitcond_3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %tmp_164 = or i7 %tmp_163, 3

]]></Node>
<StgValue><ssdm name="tmp_164"/></StgValue>
</operation>

<operation id="997" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp><literal name="exitcond_3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
:6  %tmp_165 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_164)

]]></Node>
<StgValue><ssdm name="tmp_165"/></StgValue>
</operation>

<operation id="998" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp><literal name="exitcond_3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %B_addr_27 = getelementptr [64 x i32]* %B, i64 0, i64 %tmp_165

]]></Node>
<StgValue><ssdm name="B_addr_27"/></StgValue>
</operation>

<operation id="999" st_id="110" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp><literal name="exitcond_3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="32" op_0_bw="6">
<![CDATA[
:8  %A_load_27 = load i32* %A_addr_27, align 4

]]></Node>
<StgValue><ssdm name="A_load_27"/></StgValue>
</operation>

<operation id="1000" st_id="110" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp><literal name="exitcond_3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="32" op_0_bw="6">
<![CDATA[
:9  %B_load_27 = load i32* %B_addr_27, align 4

]]></Node>
<StgValue><ssdm name="B_load_27"/></StgValue>
</operation>

<operation id="1001" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="exitcond_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_55 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_26) nounwind

]]></Node>
<StgValue><ssdm name="empty_55"/></StgValue>
</operation>

<operation id="1002" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="exitcond_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_27 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="1003" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="exitcond_3_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %86

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="1004" st_id="111" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="32" op_0_bw="6">
<![CDATA[
:8  %A_load_27 = load i32* %A_addr_27, align 4

]]></Node>
<StgValue><ssdm name="A_load_27"/></StgValue>
</operation>

<operation id="1005" st_id="111" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="32" op_0_bw="6">
<![CDATA[
:9  %B_load_27 = load i32* %B_addr_27, align 4

]]></Node>
<StgValue><ssdm name="B_load_27"/></StgValue>
</operation>

<operation id="1006" st_id="111" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="32" op_0_bw="6">
<![CDATA[
:11  %C_load_27 = load i32* %C_addr_27, align 4

]]></Node>
<StgValue><ssdm name="C_load_27"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="1007" st_id="112" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_5_3_3 = mul nsw i32 %B_load_27, %A_load_27

]]></Node>
<StgValue><ssdm name="tmp_5_3_3"/></StgValue>
</operation>

<operation id="1008" st_id="112" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="32" op_0_bw="6">
<![CDATA[
:11  %C_load_27 = load i32* %C_addr_27, align 4

]]></Node>
<StgValue><ssdm name="C_load_27"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="1009" st_id="113" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_6_3_3 = add nsw i32 %tmp_5_3_3, %C_load_27

]]></Node>
<StgValue><ssdm name="tmp_6_3_3"/></StgValue>
</operation>

<operation id="1010" st_id="113" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:13  store i32 %tmp_6_3_3, i32* %C_addr_27, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1011" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="0" op_0_bw="0">
<![CDATA[
:14  br label %83

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="1012" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %k_3_4 = phi i4 [ 0, %82 ], [ %k_1_3_4, %87 ]

]]></Node>
<StgValue><ssdm name="k_3_4"/></StgValue>
</operation>

<operation id="1013" st_id="114" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %exitcond_3_4 = icmp eq i4 %k_3_4, -8

]]></Node>
<StgValue><ssdm name="exitcond_3_4"/></StgValue>
</operation>

<operation id="1014" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_58 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_58"/></StgValue>
</operation>

<operation id="1015" st_id="114" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %k_1_3_4 = add i4 %k_3_4, 1

]]></Node>
<StgValue><ssdm name="k_1_3_4"/></StgValue>
</operation>

<operation id="1016" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond_3_4, label %85, label %87

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1017" st_id="114" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %tmp_166 = xor i4 %k_3_4, -8

]]></Node>
<StgValue><ssdm name="tmp_166"/></StgValue>
</operation>

<operation id="1018" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="5" op_0_bw="4">
<![CDATA[
:1  %tmp_166_cast1 = sext i4 %tmp_166 to i5

]]></Node>
<StgValue><ssdm name="tmp_166_cast1"/></StgValue>
</operation>

<operation id="1019" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="64" op_0_bw="5">
<![CDATA[
:2  %tmp_166_cast = zext i5 %tmp_166_cast1 to i64

]]></Node>
<StgValue><ssdm name="tmp_166_cast"/></StgValue>
</operation>

<operation id="1020" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %A_addr_28 = getelementptr [64 x i32]* %A, i64 0, i64 %tmp_166_cast

]]></Node>
<StgValue><ssdm name="A_addr_28"/></StgValue>
</operation>

<operation id="1021" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
:4  %tmp_167 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %k_3_4, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_167"/></StgValue>
</operation>

<operation id="1022" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %tmp_168 = or i7 %tmp_167, 4

]]></Node>
<StgValue><ssdm name="tmp_168"/></StgValue>
</operation>

<operation id="1023" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
:6  %tmp_169 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_168)

]]></Node>
<StgValue><ssdm name="tmp_169"/></StgValue>
</operation>

<operation id="1024" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %B_addr_28 = getelementptr [64 x i32]* %B, i64 0, i64 %tmp_169

]]></Node>
<StgValue><ssdm name="B_addr_28"/></StgValue>
</operation>

<operation id="1025" st_id="114" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="32" op_0_bw="6">
<![CDATA[
:8  %A_load_28 = load i32* %A_addr_28, align 4

]]></Node>
<StgValue><ssdm name="A_load_28"/></StgValue>
</operation>

<operation id="1026" st_id="114" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="32" op_0_bw="6">
<![CDATA[
:9  %B_load_28 = load i32* %B_addr_28, align 4

]]></Node>
<StgValue><ssdm name="B_load_28"/></StgValue>
</operation>

<operation id="1027" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp><literal name="exitcond_3_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_57 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_27) nounwind

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>

<operation id="1028" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp><literal name="exitcond_3_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_28 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="1029" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp><literal name="exitcond_3_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %89

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="1030" st_id="115" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="32" op_0_bw="6">
<![CDATA[
:8  %A_load_28 = load i32* %A_addr_28, align 4

]]></Node>
<StgValue><ssdm name="A_load_28"/></StgValue>
</operation>

<operation id="1031" st_id="115" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="32" op_0_bw="6">
<![CDATA[
:9  %B_load_28 = load i32* %B_addr_28, align 4

]]></Node>
<StgValue><ssdm name="B_load_28"/></StgValue>
</operation>

<operation id="1032" st_id="115" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="32" op_0_bw="6">
<![CDATA[
:11  %C_load_28 = load i32* %C_addr_28, align 4

]]></Node>
<StgValue><ssdm name="C_load_28"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="1033" st_id="116" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_5_3_4 = mul nsw i32 %B_load_28, %A_load_28

]]></Node>
<StgValue><ssdm name="tmp_5_3_4"/></StgValue>
</operation>

<operation id="1034" st_id="116" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="32" op_0_bw="6">
<![CDATA[
:11  %C_load_28 = load i32* %C_addr_28, align 4

]]></Node>
<StgValue><ssdm name="C_load_28"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="1035" st_id="117" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_6_3_4 = add nsw i32 %tmp_5_3_4, %C_load_28

]]></Node>
<StgValue><ssdm name="tmp_6_3_4"/></StgValue>
</operation>

<operation id="1036" st_id="117" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:13  store i32 %tmp_6_3_4, i32* %C_addr_28, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1037" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="0" op_0_bw="0">
<![CDATA[
:14  br label %86

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="1038" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="233">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %k_3_5 = phi i4 [ 0, %85 ], [ %k_1_3_5, %90 ]

]]></Node>
<StgValue><ssdm name="k_3_5"/></StgValue>
</operation>

<operation id="1039" st_id="118" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="233">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %exitcond_3_5 = icmp eq i4 %k_3_5, -8

]]></Node>
<StgValue><ssdm name="exitcond_3_5"/></StgValue>
</operation>

<operation id="1040" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="233">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_60 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_60"/></StgValue>
</operation>

<operation id="1041" st_id="118" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="233">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %k_1_3_5 = add i4 %k_3_5, 1

]]></Node>
<StgValue><ssdm name="k_1_3_5"/></StgValue>
</operation>

<operation id="1042" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="233">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond_3_5, label %88, label %90

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1043" st_id="118" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %tmp_170 = xor i4 %k_3_5, -8

]]></Node>
<StgValue><ssdm name="tmp_170"/></StgValue>
</operation>

<operation id="1044" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="5" op_0_bw="4">
<![CDATA[
:1  %tmp_170_cast1 = sext i4 %tmp_170 to i5

]]></Node>
<StgValue><ssdm name="tmp_170_cast1"/></StgValue>
</operation>

<operation id="1045" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="64" op_0_bw="5">
<![CDATA[
:2  %tmp_170_cast = zext i5 %tmp_170_cast1 to i64

]]></Node>
<StgValue><ssdm name="tmp_170_cast"/></StgValue>
</operation>

<operation id="1046" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %A_addr_29 = getelementptr [64 x i32]* %A, i64 0, i64 %tmp_170_cast

]]></Node>
<StgValue><ssdm name="A_addr_29"/></StgValue>
</operation>

<operation id="1047" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
:4  %tmp_171 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %k_3_5, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_171"/></StgValue>
</operation>

<operation id="1048" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %tmp_172 = or i7 %tmp_171, 5

]]></Node>
<StgValue><ssdm name="tmp_172"/></StgValue>
</operation>

<operation id="1049" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
:6  %tmp_173 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_172)

]]></Node>
<StgValue><ssdm name="tmp_173"/></StgValue>
</operation>

<operation id="1050" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %B_addr_29 = getelementptr [64 x i32]* %B, i64 0, i64 %tmp_173

]]></Node>
<StgValue><ssdm name="B_addr_29"/></StgValue>
</operation>

<operation id="1051" st_id="118" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="32" op_0_bw="6">
<![CDATA[
:8  %A_load_29 = load i32* %A_addr_29, align 4

]]></Node>
<StgValue><ssdm name="A_load_29"/></StgValue>
</operation>

<operation id="1052" st_id="118" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="32" op_0_bw="6">
<![CDATA[
:9  %B_load_29 = load i32* %B_addr_29, align 4

]]></Node>
<StgValue><ssdm name="B_load_29"/></StgValue>
</operation>

<operation id="1053" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="237">
<or_exp><and_exp><literal name="exitcond_3_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_59 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_28) nounwind

]]></Node>
<StgValue><ssdm name="empty_59"/></StgValue>
</operation>

<operation id="1054" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="237">
<or_exp><and_exp><literal name="exitcond_3_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_29 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="1055" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="237">
<or_exp><and_exp><literal name="exitcond_3_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %92

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="1056" st_id="119" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="238">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="32" op_0_bw="6">
<![CDATA[
:8  %A_load_29 = load i32* %A_addr_29, align 4

]]></Node>
<StgValue><ssdm name="A_load_29"/></StgValue>
</operation>

<operation id="1057" st_id="119" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="238">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="32" op_0_bw="6">
<![CDATA[
:9  %B_load_29 = load i32* %B_addr_29, align 4

]]></Node>
<StgValue><ssdm name="B_load_29"/></StgValue>
</operation>

<operation id="1058" st_id="119" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="238">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="32" op_0_bw="6">
<![CDATA[
:11  %C_load_29 = load i32* %C_addr_29, align 4

]]></Node>
<StgValue><ssdm name="C_load_29"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="1059" st_id="120" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_5_3_5 = mul nsw i32 %B_load_29, %A_load_29

]]></Node>
<StgValue><ssdm name="tmp_5_3_5"/></StgValue>
</operation>

<operation id="1060" st_id="120" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="32" op_0_bw="6">
<![CDATA[
:11  %C_load_29 = load i32* %C_addr_29, align 4

]]></Node>
<StgValue><ssdm name="C_load_29"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="1061" st_id="121" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_6_3_5 = add nsw i32 %tmp_5_3_5, %C_load_29

]]></Node>
<StgValue><ssdm name="tmp_6_3_5"/></StgValue>
</operation>

<operation id="1062" st_id="121" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:13  store i32 %tmp_6_3_5, i32* %C_addr_29, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1063" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="0" op_0_bw="0">
<![CDATA[
:14  br label %89

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="1064" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %k_3_6 = phi i4 [ 0, %88 ], [ %k_1_3_6, %93 ]

]]></Node>
<StgValue><ssdm name="k_3_6"/></StgValue>
</operation>

<operation id="1065" st_id="122" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %exitcond_3_6 = icmp eq i4 %k_3_6, -8

]]></Node>
<StgValue><ssdm name="exitcond_3_6"/></StgValue>
</operation>

<operation id="1066" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_62 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_62"/></StgValue>
</operation>

<operation id="1067" st_id="122" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %k_1_3_6 = add i4 %k_3_6, 1

]]></Node>
<StgValue><ssdm name="k_1_3_6"/></StgValue>
</operation>

<operation id="1068" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond_3_6, label %91, label %93

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1069" st_id="122" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %tmp_174 = xor i4 %k_3_6, -8

]]></Node>
<StgValue><ssdm name="tmp_174"/></StgValue>
</operation>

<operation id="1070" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="5" op_0_bw="4">
<![CDATA[
:1  %tmp_174_cast1 = sext i4 %tmp_174 to i5

]]></Node>
<StgValue><ssdm name="tmp_174_cast1"/></StgValue>
</operation>

<operation id="1071" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="64" op_0_bw="5">
<![CDATA[
:2  %tmp_174_cast = zext i5 %tmp_174_cast1 to i64

]]></Node>
<StgValue><ssdm name="tmp_174_cast"/></StgValue>
</operation>

<operation id="1072" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %A_addr_30 = getelementptr [64 x i32]* %A, i64 0, i64 %tmp_174_cast

]]></Node>
<StgValue><ssdm name="A_addr_30"/></StgValue>
</operation>

<operation id="1073" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
:4  %tmp_175 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %k_3_6, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_175"/></StgValue>
</operation>

<operation id="1074" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %tmp_176 = or i7 %tmp_175, 6

]]></Node>
<StgValue><ssdm name="tmp_176"/></StgValue>
</operation>

<operation id="1075" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
:6  %tmp_177 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_176)

]]></Node>
<StgValue><ssdm name="tmp_177"/></StgValue>
</operation>

<operation id="1076" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %B_addr_30 = getelementptr [64 x i32]* %B, i64 0, i64 %tmp_177

]]></Node>
<StgValue><ssdm name="B_addr_30"/></StgValue>
</operation>

<operation id="1077" st_id="122" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="32" op_0_bw="6">
<![CDATA[
:8  %A_load_30 = load i32* %A_addr_30, align 4

]]></Node>
<StgValue><ssdm name="A_load_30"/></StgValue>
</operation>

<operation id="1078" st_id="122" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="32" op_0_bw="6">
<![CDATA[
:9  %B_load_30 = load i32* %B_addr_30, align 4

]]></Node>
<StgValue><ssdm name="B_load_30"/></StgValue>
</operation>

<operation id="1079" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="245">
<or_exp><and_exp><literal name="exitcond_3_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_61 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_29) nounwind

]]></Node>
<StgValue><ssdm name="empty_61"/></StgValue>
</operation>

<operation id="1080" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="245">
<or_exp><and_exp><literal name="exitcond_3_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_30 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="1081" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="245">
<or_exp><and_exp><literal name="exitcond_3_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %95

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="1082" st_id="123" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="246">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="32" op_0_bw="6">
<![CDATA[
:8  %A_load_30 = load i32* %A_addr_30, align 4

]]></Node>
<StgValue><ssdm name="A_load_30"/></StgValue>
</operation>

<operation id="1083" st_id="123" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="246">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="32" op_0_bw="6">
<![CDATA[
:9  %B_load_30 = load i32* %B_addr_30, align 4

]]></Node>
<StgValue><ssdm name="B_load_30"/></StgValue>
</operation>

<operation id="1084" st_id="123" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="246">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="32" op_0_bw="6">
<![CDATA[
:11  %C_load_30 = load i32* %C_addr_30, align 4

]]></Node>
<StgValue><ssdm name="C_load_30"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="1085" st_id="124" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="247">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_5_3_6 = mul nsw i32 %B_load_30, %A_load_30

]]></Node>
<StgValue><ssdm name="tmp_5_3_6"/></StgValue>
</operation>

<operation id="1086" st_id="124" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="247">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="32" op_0_bw="6">
<![CDATA[
:11  %C_load_30 = load i32* %C_addr_30, align 4

]]></Node>
<StgValue><ssdm name="C_load_30"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="1087" st_id="125" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_6_3_6 = add nsw i32 %tmp_5_3_6, %C_load_30

]]></Node>
<StgValue><ssdm name="tmp_6_3_6"/></StgValue>
</operation>

<operation id="1088" st_id="125" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:13  store i32 %tmp_6_3_6, i32* %C_addr_30, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1089" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="0" op_0_bw="0">
<![CDATA[
:14  br label %92

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="1090" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="249">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %k_3_7 = phi i4 [ 0, %91 ], [ %k_1_3_7, %96 ]

]]></Node>
<StgValue><ssdm name="k_3_7"/></StgValue>
</operation>

<operation id="1091" st_id="126" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="249">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %exitcond_3_7 = icmp eq i4 %k_3_7, -8

]]></Node>
<StgValue><ssdm name="exitcond_3_7"/></StgValue>
</operation>

<operation id="1092" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="249">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_64 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_64"/></StgValue>
</operation>

<operation id="1093" st_id="126" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="249">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %k_1_3_7 = add i4 %k_3_7, 1

]]></Node>
<StgValue><ssdm name="k_1_3_7"/></StgValue>
</operation>

<operation id="1094" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="249">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond_3_7, label %94, label %96

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1095" st_id="126" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %tmp_178 = xor i4 %k_3_7, -8

]]></Node>
<StgValue><ssdm name="tmp_178"/></StgValue>
</operation>

<operation id="1096" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="5" op_0_bw="4">
<![CDATA[
:1  %tmp_178_cast9 = sext i4 %tmp_178 to i5

]]></Node>
<StgValue><ssdm name="tmp_178_cast9"/></StgValue>
</operation>

<operation id="1097" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="64" op_0_bw="5">
<![CDATA[
:2  %tmp_178_cast = zext i5 %tmp_178_cast9 to i64

]]></Node>
<StgValue><ssdm name="tmp_178_cast"/></StgValue>
</operation>

<operation id="1098" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %A_addr_31 = getelementptr [64 x i32]* %A, i64 0, i64 %tmp_178_cast

]]></Node>
<StgValue><ssdm name="A_addr_31"/></StgValue>
</operation>

<operation id="1099" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
:4  %tmp_179 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %k_3_7, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_179"/></StgValue>
</operation>

<operation id="1100" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %tmp_180 = or i7 %tmp_179, 7

]]></Node>
<StgValue><ssdm name="tmp_180"/></StgValue>
</operation>

<operation id="1101" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
:6  %tmp_181 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_180)

]]></Node>
<StgValue><ssdm name="tmp_181"/></StgValue>
</operation>

<operation id="1102" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %B_addr_31 = getelementptr [64 x i32]* %B, i64 0, i64 %tmp_181

]]></Node>
<StgValue><ssdm name="B_addr_31"/></StgValue>
</operation>

<operation id="1103" st_id="126" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="32" op_0_bw="6">
<![CDATA[
:8  %A_load_31 = load i32* %A_addr_31, align 4

]]></Node>
<StgValue><ssdm name="A_load_31"/></StgValue>
</operation>

<operation id="1104" st_id="126" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="32" op_0_bw="6">
<![CDATA[
:9  %B_load_31 = load i32* %B_addr_31, align 4

]]></Node>
<StgValue><ssdm name="B_load_31"/></StgValue>
</operation>

<operation id="1105" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp><literal name="exitcond_3_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_63 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_30) nounwind

]]></Node>
<StgValue><ssdm name="empty_63"/></StgValue>
</operation>

<operation id="1106" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp><literal name="exitcond_3_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_31 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="1107" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp><literal name="exitcond_3_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %98

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="1108" st_id="127" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="254">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="32" op_0_bw="6">
<![CDATA[
:8  %A_load_31 = load i32* %A_addr_31, align 4

]]></Node>
<StgValue><ssdm name="A_load_31"/></StgValue>
</operation>

<operation id="1109" st_id="127" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="254">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="32" op_0_bw="6">
<![CDATA[
:9  %B_load_31 = load i32* %B_addr_31, align 4

]]></Node>
<StgValue><ssdm name="B_load_31"/></StgValue>
</operation>

<operation id="1110" st_id="127" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="254">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="32" op_0_bw="6">
<![CDATA[
:11  %C_load_31 = load i32* %C_addr_31, align 4

]]></Node>
<StgValue><ssdm name="C_load_31"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="1111" st_id="128" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_5_3_7 = mul nsw i32 %B_load_31, %A_load_31

]]></Node>
<StgValue><ssdm name="tmp_5_3_7"/></StgValue>
</operation>

<operation id="1112" st_id="128" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="32" op_0_bw="6">
<![CDATA[
:11  %C_load_31 = load i32* %C_addr_31, align 4

]]></Node>
<StgValue><ssdm name="C_load_31"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="1113" st_id="129" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="256">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_6_3_7 = add nsw i32 %tmp_5_3_7, %C_load_31

]]></Node>
<StgValue><ssdm name="tmp_6_3_7"/></StgValue>
</operation>

<operation id="1114" st_id="129" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="256">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:13  store i32 %tmp_6_3_7, i32* %C_addr_31, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1115" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="256">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="0" op_0_bw="0">
<![CDATA[
:14  br label %95

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="1116" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %k_4 = phi i4 [ 0, %94 ], [ %k_1_4, %99 ]

]]></Node>
<StgValue><ssdm name="k_4"/></StgValue>
</operation>

<operation id="1117" st_id="130" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %exitcond_4 = icmp eq i4 %k_4, -8

]]></Node>
<StgValue><ssdm name="exitcond_4"/></StgValue>
</operation>

<operation id="1118" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_66 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>

<operation id="1119" st_id="130" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %k_1_4 = add i4 %k_4, 1

]]></Node>
<StgValue><ssdm name="k_1_4"/></StgValue>
</operation>

<operation id="1120" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond_4, label %97, label %99

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1121" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="exitcond_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="64" op_0_bw="64" op_1_bw="60" op_2_bw="4">
<![CDATA[
:0  %tmp_182 = call i64 @_ssdm_op_BitConcatenate.i64.i60.i4(i60 2, i4 %k_4)

]]></Node>
<StgValue><ssdm name="tmp_182"/></StgValue>
</operation>

<operation id="1122" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="exitcond_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %A_addr_32 = getelementptr [64 x i32]* %A, i64 0, i64 %tmp_182

]]></Node>
<StgValue><ssdm name="A_addr_32"/></StgValue>
</operation>

<operation id="1123" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="exitcond_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
:2  %tmp_183 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %k_4, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_183"/></StgValue>
</operation>

<operation id="1124" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="exitcond_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="64" op_0_bw="7">
<![CDATA[
:3  %tmp_184 = zext i7 %tmp_183 to i64

]]></Node>
<StgValue><ssdm name="tmp_184"/></StgValue>
</operation>

<operation id="1125" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="exitcond_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %B_addr_32 = getelementptr [64 x i32]* %B, i64 0, i64 %tmp_184

]]></Node>
<StgValue><ssdm name="B_addr_32"/></StgValue>
</operation>

<operation id="1126" st_id="130" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="exitcond_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="32" op_0_bw="6">
<![CDATA[
:5  %A_load_32 = load i32* %A_addr_32, align 4

]]></Node>
<StgValue><ssdm name="A_load_32"/></StgValue>
</operation>

<operation id="1127" st_id="130" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="exitcond_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="32" op_0_bw="6">
<![CDATA[
:6  %B_load_32 = load i32* %B_addr_32, align 4

]]></Node>
<StgValue><ssdm name="B_load_32"/></StgValue>
</operation>

<operation id="1128" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp><literal name="exitcond_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_65 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_31) nounwind

]]></Node>
<StgValue><ssdm name="empty_65"/></StgValue>
</operation>

<operation id="1129" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp><literal name="exitcond_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_32 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="1130" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp><literal name="exitcond_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %101

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="1131" st_id="131" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="32" op_0_bw="6">
<![CDATA[
:5  %A_load_32 = load i32* %A_addr_32, align 4

]]></Node>
<StgValue><ssdm name="A_load_32"/></StgValue>
</operation>

<operation id="1132" st_id="131" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="32" op_0_bw="6">
<![CDATA[
:6  %B_load_32 = load i32* %B_addr_32, align 4

]]></Node>
<StgValue><ssdm name="B_load_32"/></StgValue>
</operation>

<operation id="1133" st_id="131" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="32" op_0_bw="6">
<![CDATA[
:8  %C_load_32 = load i32* %C_addr_32, align 4

]]></Node>
<StgValue><ssdm name="C_load_32"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="1134" st_id="132" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_5_4 = mul nsw i32 %B_load_32, %A_load_32

]]></Node>
<StgValue><ssdm name="tmp_5_4"/></StgValue>
</operation>

<operation id="1135" st_id="132" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="32" op_0_bw="6">
<![CDATA[
:8  %C_load_32 = load i32* %C_addr_32, align 4

]]></Node>
<StgValue><ssdm name="C_load_32"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="1136" st_id="133" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_6_4 = add nsw i32 %tmp_5_4, %C_load_32

]]></Node>
<StgValue><ssdm name="tmp_6_4"/></StgValue>
</operation>

<operation id="1137" st_id="133" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:10  store i32 %tmp_6_4, i32* %C_addr_32, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1138" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %98

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="1139" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %k_4_1 = phi i4 [ 0, %97 ], [ %k_1_4_1, %102 ]

]]></Node>
<StgValue><ssdm name="k_4_1"/></StgValue>
</operation>

<operation id="1140" st_id="134" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %exitcond_4_1 = icmp eq i4 %k_4_1, -8

]]></Node>
<StgValue><ssdm name="exitcond_4_1"/></StgValue>
</operation>

<operation id="1141" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_68 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_68"/></StgValue>
</operation>

<operation id="1142" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %k_1_4_1 = add i4 %k_4_1, 1

]]></Node>
<StgValue><ssdm name="k_1_4_1"/></StgValue>
</operation>

<operation id="1143" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond_4_1, label %100, label %102

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1144" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp><literal name="exitcond_4_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="64" op_0_bw="64" op_1_bw="60" op_2_bw="4">
<![CDATA[
:0  %tmp_185 = call i64 @_ssdm_op_BitConcatenate.i64.i60.i4(i60 2, i4 %k_4_1)

]]></Node>
<StgValue><ssdm name="tmp_185"/></StgValue>
</operation>

<operation id="1145" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp><literal name="exitcond_4_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %A_addr_33 = getelementptr [64 x i32]* %A, i64 0, i64 %tmp_185

]]></Node>
<StgValue><ssdm name="A_addr_33"/></StgValue>
</operation>

<operation id="1146" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp><literal name="exitcond_4_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
:2  %tmp_186 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %k_4_1, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_186"/></StgValue>
</operation>

<operation id="1147" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp><literal name="exitcond_4_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %tmp_187 = or i7 %tmp_186, 1

]]></Node>
<StgValue><ssdm name="tmp_187"/></StgValue>
</operation>

<operation id="1148" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp><literal name="exitcond_4_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
:4  %tmp_188 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_187)

]]></Node>
<StgValue><ssdm name="tmp_188"/></StgValue>
</operation>

<operation id="1149" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp><literal name="exitcond_4_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %B_addr_33 = getelementptr [64 x i32]* %B, i64 0, i64 %tmp_188

]]></Node>
<StgValue><ssdm name="B_addr_33"/></StgValue>
</operation>

<operation id="1150" st_id="134" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp><literal name="exitcond_4_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="32" op_0_bw="6">
<![CDATA[
:6  %A_load_33 = load i32* %A_addr_33, align 4

]]></Node>
<StgValue><ssdm name="A_load_33"/></StgValue>
</operation>

<operation id="1151" st_id="134" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp><literal name="exitcond_4_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="32" op_0_bw="6">
<![CDATA[
:7  %B_load_33 = load i32* %B_addr_33, align 4

]]></Node>
<StgValue><ssdm name="B_load_33"/></StgValue>
</operation>

<operation id="1152" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp><literal name="exitcond_4_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_67 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_32) nounwind

]]></Node>
<StgValue><ssdm name="empty_67"/></StgValue>
</operation>

<operation id="1153" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp><literal name="exitcond_4_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_33 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="1154" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp><literal name="exitcond_4_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %104

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="1155" st_id="135" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="32" op_0_bw="6">
<![CDATA[
:6  %A_load_33 = load i32* %A_addr_33, align 4

]]></Node>
<StgValue><ssdm name="A_load_33"/></StgValue>
</operation>

<operation id="1156" st_id="135" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="32" op_0_bw="6">
<![CDATA[
:7  %B_load_33 = load i32* %B_addr_33, align 4

]]></Node>
<StgValue><ssdm name="B_load_33"/></StgValue>
</operation>

<operation id="1157" st_id="135" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="32" op_0_bw="6">
<![CDATA[
:9  %C_load_33 = load i32* %C_addr_33, align 4

]]></Node>
<StgValue><ssdm name="C_load_33"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="1158" st_id="136" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_5_4_1 = mul nsw i32 %B_load_33, %A_load_33

]]></Node>
<StgValue><ssdm name="tmp_5_4_1"/></StgValue>
</operation>

<operation id="1159" st_id="136" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="32" op_0_bw="6">
<![CDATA[
:9  %C_load_33 = load i32* %C_addr_33, align 4

]]></Node>
<StgValue><ssdm name="C_load_33"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="1160" st_id="137" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="272">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_6_4_1 = add nsw i32 %tmp_5_4_1, %C_load_33

]]></Node>
<StgValue><ssdm name="tmp_6_4_1"/></StgValue>
</operation>

<operation id="1161" st_id="137" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="272">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:11  store i32 %tmp_6_4_1, i32* %C_addr_33, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1162" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="272">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %101

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="1163" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %k_4_2 = phi i4 [ 0, %100 ], [ %k_1_4_2, %105 ]

]]></Node>
<StgValue><ssdm name="k_4_2"/></StgValue>
</operation>

<operation id="1164" st_id="138" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %exitcond_4_2 = icmp eq i4 %k_4_2, -8

]]></Node>
<StgValue><ssdm name="exitcond_4_2"/></StgValue>
</operation>

<operation id="1165" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_70 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_70"/></StgValue>
</operation>

<operation id="1166" st_id="138" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %k_1_4_2 = add i4 %k_4_2, 1

]]></Node>
<StgValue><ssdm name="k_1_4_2"/></StgValue>
</operation>

<operation id="1167" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond_4_2, label %103, label %105

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1168" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp><literal name="exitcond_4_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="64" op_0_bw="64" op_1_bw="60" op_2_bw="4">
<![CDATA[
:0  %tmp_189 = call i64 @_ssdm_op_BitConcatenate.i64.i60.i4(i60 2, i4 %k_4_2)

]]></Node>
<StgValue><ssdm name="tmp_189"/></StgValue>
</operation>

<operation id="1169" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp><literal name="exitcond_4_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %A_addr_34 = getelementptr [64 x i32]* %A, i64 0, i64 %tmp_189

]]></Node>
<StgValue><ssdm name="A_addr_34"/></StgValue>
</operation>

<operation id="1170" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp><literal name="exitcond_4_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
:2  %tmp_190 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %k_4_2, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_190"/></StgValue>
</operation>

<operation id="1171" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp><literal name="exitcond_4_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %tmp_191 = or i7 %tmp_190, 2

]]></Node>
<StgValue><ssdm name="tmp_191"/></StgValue>
</operation>

<operation id="1172" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp><literal name="exitcond_4_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
:4  %tmp_192 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_191)

]]></Node>
<StgValue><ssdm name="tmp_192"/></StgValue>
</operation>

<operation id="1173" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp><literal name="exitcond_4_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %B_addr_34 = getelementptr [64 x i32]* %B, i64 0, i64 %tmp_192

]]></Node>
<StgValue><ssdm name="B_addr_34"/></StgValue>
</operation>

<operation id="1174" st_id="138" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp><literal name="exitcond_4_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="32" op_0_bw="6">
<![CDATA[
:6  %A_load_34 = load i32* %A_addr_34, align 4

]]></Node>
<StgValue><ssdm name="A_load_34"/></StgValue>
</operation>

<operation id="1175" st_id="138" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp><literal name="exitcond_4_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="32" op_0_bw="6">
<![CDATA[
:7  %B_load_34 = load i32* %B_addr_34, align 4

]]></Node>
<StgValue><ssdm name="B_load_34"/></StgValue>
</operation>

<operation id="1176" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp><literal name="exitcond_4_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_69 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_33) nounwind

]]></Node>
<StgValue><ssdm name="empty_69"/></StgValue>
</operation>

<operation id="1177" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp><literal name="exitcond_4_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_34 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="1178" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp><literal name="exitcond_4_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %107

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="1179" st_id="139" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="32" op_0_bw="6">
<![CDATA[
:6  %A_load_34 = load i32* %A_addr_34, align 4

]]></Node>
<StgValue><ssdm name="A_load_34"/></StgValue>
</operation>

<operation id="1180" st_id="139" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="32" op_0_bw="6">
<![CDATA[
:7  %B_load_34 = load i32* %B_addr_34, align 4

]]></Node>
<StgValue><ssdm name="B_load_34"/></StgValue>
</operation>

<operation id="1181" st_id="139" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="32" op_0_bw="6">
<![CDATA[
:9  %C_load_34 = load i32* %C_addr_34, align 4

]]></Node>
<StgValue><ssdm name="C_load_34"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="1182" st_id="140" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_5_4_2 = mul nsw i32 %B_load_34, %A_load_34

]]></Node>
<StgValue><ssdm name="tmp_5_4_2"/></StgValue>
</operation>

<operation id="1183" st_id="140" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="32" op_0_bw="6">
<![CDATA[
:9  %C_load_34 = load i32* %C_addr_34, align 4

]]></Node>
<StgValue><ssdm name="C_load_34"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="1184" st_id="141" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_6_4_2 = add nsw i32 %tmp_5_4_2, %C_load_34

]]></Node>
<StgValue><ssdm name="tmp_6_4_2"/></StgValue>
</operation>

<operation id="1185" st_id="141" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:11  store i32 %tmp_6_4_2, i32* %C_addr_34, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1186" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %104

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="1187" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %k_4_3 = phi i4 [ 0, %103 ], [ %k_1_4_3, %108 ]

]]></Node>
<StgValue><ssdm name="k_4_3"/></StgValue>
</operation>

<operation id="1188" st_id="142" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %exitcond_4_3 = icmp eq i4 %k_4_3, -8

]]></Node>
<StgValue><ssdm name="exitcond_4_3"/></StgValue>
</operation>

<operation id="1189" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_72 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_72"/></StgValue>
</operation>

<operation id="1190" st_id="142" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %k_1_4_3 = add i4 %k_4_3, 1

]]></Node>
<StgValue><ssdm name="k_1_4_3"/></StgValue>
</operation>

<operation id="1191" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond_4_3, label %106, label %108

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1192" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp><literal name="exitcond_4_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="64" op_0_bw="64" op_1_bw="60" op_2_bw="4">
<![CDATA[
:0  %tmp_193 = call i64 @_ssdm_op_BitConcatenate.i64.i60.i4(i60 2, i4 %k_4_3)

]]></Node>
<StgValue><ssdm name="tmp_193"/></StgValue>
</operation>

<operation id="1193" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp><literal name="exitcond_4_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %A_addr_35 = getelementptr [64 x i32]* %A, i64 0, i64 %tmp_193

]]></Node>
<StgValue><ssdm name="A_addr_35"/></StgValue>
</operation>

<operation id="1194" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp><literal name="exitcond_4_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
:2  %tmp_194 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %k_4_3, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_194"/></StgValue>
</operation>

<operation id="1195" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp><literal name="exitcond_4_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %tmp_195 = or i7 %tmp_194, 3

]]></Node>
<StgValue><ssdm name="tmp_195"/></StgValue>
</operation>

<operation id="1196" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp><literal name="exitcond_4_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
:4  %tmp_196 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_195)

]]></Node>
<StgValue><ssdm name="tmp_196"/></StgValue>
</operation>

<operation id="1197" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp><literal name="exitcond_4_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %B_addr_35 = getelementptr [64 x i32]* %B, i64 0, i64 %tmp_196

]]></Node>
<StgValue><ssdm name="B_addr_35"/></StgValue>
</operation>

<operation id="1198" st_id="142" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp><literal name="exitcond_4_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="32" op_0_bw="6">
<![CDATA[
:6  %A_load_35 = load i32* %A_addr_35, align 4

]]></Node>
<StgValue><ssdm name="A_load_35"/></StgValue>
</operation>

<operation id="1199" st_id="142" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp><literal name="exitcond_4_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="32" op_0_bw="6">
<![CDATA[
:7  %B_load_35 = load i32* %B_addr_35, align 4

]]></Node>
<StgValue><ssdm name="B_load_35"/></StgValue>
</operation>

<operation id="1200" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="285">
<or_exp><and_exp><literal name="exitcond_4_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_71 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_34) nounwind

]]></Node>
<StgValue><ssdm name="empty_71"/></StgValue>
</operation>

<operation id="1201" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="285">
<or_exp><and_exp><literal name="exitcond_4_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_35 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="1202" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="285">
<or_exp><and_exp><literal name="exitcond_4_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %110

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="1203" st_id="143" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="286">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="32" op_0_bw="6">
<![CDATA[
:6  %A_load_35 = load i32* %A_addr_35, align 4

]]></Node>
<StgValue><ssdm name="A_load_35"/></StgValue>
</operation>

<operation id="1204" st_id="143" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="286">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="32" op_0_bw="6">
<![CDATA[
:7  %B_load_35 = load i32* %B_addr_35, align 4

]]></Node>
<StgValue><ssdm name="B_load_35"/></StgValue>
</operation>

<operation id="1205" st_id="143" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="286">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="32" op_0_bw="6">
<![CDATA[
:9  %C_load_35 = load i32* %C_addr_35, align 4

]]></Node>
<StgValue><ssdm name="C_load_35"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="1206" st_id="144" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="287">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_5_4_3 = mul nsw i32 %B_load_35, %A_load_35

]]></Node>
<StgValue><ssdm name="tmp_5_4_3"/></StgValue>
</operation>

<operation id="1207" st_id="144" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="287">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="32" op_0_bw="6">
<![CDATA[
:9  %C_load_35 = load i32* %C_addr_35, align 4

]]></Node>
<StgValue><ssdm name="C_load_35"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="1208" st_id="145" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_6_4_3 = add nsw i32 %tmp_5_4_3, %C_load_35

]]></Node>
<StgValue><ssdm name="tmp_6_4_3"/></StgValue>
</operation>

<operation id="1209" st_id="145" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:11  store i32 %tmp_6_4_3, i32* %C_addr_35, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1210" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %107

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="1211" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %k_4_4 = phi i4 [ 0, %106 ], [ %k_1_4_4, %111 ]

]]></Node>
<StgValue><ssdm name="k_4_4"/></StgValue>
</operation>

<operation id="1212" st_id="146" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %exitcond_4_4 = icmp eq i4 %k_4_4, -8

]]></Node>
<StgValue><ssdm name="exitcond_4_4"/></StgValue>
</operation>

<operation id="1213" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_74 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_74"/></StgValue>
</operation>

<operation id="1214" st_id="146" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %k_1_4_4 = add i4 %k_4_4, 1

]]></Node>
<StgValue><ssdm name="k_1_4_4"/></StgValue>
</operation>

<operation id="1215" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond_4_4, label %109, label %111

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1216" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_4_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="64" op_0_bw="64" op_1_bw="60" op_2_bw="4">
<![CDATA[
:0  %tmp_197 = call i64 @_ssdm_op_BitConcatenate.i64.i60.i4(i60 2, i4 %k_4_4)

]]></Node>
<StgValue><ssdm name="tmp_197"/></StgValue>
</operation>

<operation id="1217" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_4_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %A_addr_36 = getelementptr [64 x i32]* %A, i64 0, i64 %tmp_197

]]></Node>
<StgValue><ssdm name="A_addr_36"/></StgValue>
</operation>

<operation id="1218" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_4_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
:2  %tmp_198 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %k_4_4, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_198"/></StgValue>
</operation>

<operation id="1219" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_4_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %tmp_199 = or i7 %tmp_198, 4

]]></Node>
<StgValue><ssdm name="tmp_199"/></StgValue>
</operation>

<operation id="1220" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_4_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
:4  %tmp_200 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_199)

]]></Node>
<StgValue><ssdm name="tmp_200"/></StgValue>
</operation>

<operation id="1221" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_4_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %B_addr_36 = getelementptr [64 x i32]* %B, i64 0, i64 %tmp_200

]]></Node>
<StgValue><ssdm name="B_addr_36"/></StgValue>
</operation>

<operation id="1222" st_id="146" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_4_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="32" op_0_bw="6">
<![CDATA[
:6  %A_load_36 = load i32* %A_addr_36, align 4

]]></Node>
<StgValue><ssdm name="A_load_36"/></StgValue>
</operation>

<operation id="1223" st_id="146" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond_4_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="32" op_0_bw="6">
<![CDATA[
:7  %B_load_36 = load i32* %B_addr_36, align 4

]]></Node>
<StgValue><ssdm name="B_load_36"/></StgValue>
</operation>

<operation id="1224" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="293">
<or_exp><and_exp><literal name="exitcond_4_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_73 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_35) nounwind

]]></Node>
<StgValue><ssdm name="empty_73"/></StgValue>
</operation>

<operation id="1225" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="293">
<or_exp><and_exp><literal name="exitcond_4_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_36 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="1226" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="293">
<or_exp><and_exp><literal name="exitcond_4_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %113

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="1227" st_id="147" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="294">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="32" op_0_bw="6">
<![CDATA[
:6  %A_load_36 = load i32* %A_addr_36, align 4

]]></Node>
<StgValue><ssdm name="A_load_36"/></StgValue>
</operation>

<operation id="1228" st_id="147" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="294">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="32" op_0_bw="6">
<![CDATA[
:7  %B_load_36 = load i32* %B_addr_36, align 4

]]></Node>
<StgValue><ssdm name="B_load_36"/></StgValue>
</operation>

<operation id="1229" st_id="147" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="294">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="32" op_0_bw="6">
<![CDATA[
:9  %C_load_36 = load i32* %C_addr_36, align 4

]]></Node>
<StgValue><ssdm name="C_load_36"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="1230" st_id="148" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_5_4_4 = mul nsw i32 %B_load_36, %A_load_36

]]></Node>
<StgValue><ssdm name="tmp_5_4_4"/></StgValue>
</operation>

<operation id="1231" st_id="148" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="32" op_0_bw="6">
<![CDATA[
:9  %C_load_36 = load i32* %C_addr_36, align 4

]]></Node>
<StgValue><ssdm name="C_load_36"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="1232" st_id="149" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_6_4_4 = add nsw i32 %tmp_5_4_4, %C_load_36

]]></Node>
<StgValue><ssdm name="tmp_6_4_4"/></StgValue>
</operation>

<operation id="1233" st_id="149" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:11  store i32 %tmp_6_4_4, i32* %C_addr_36, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1234" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %110

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="1235" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="297">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %k_4_5 = phi i4 [ 0, %109 ], [ %k_1_4_5, %114 ]

]]></Node>
<StgValue><ssdm name="k_4_5"/></StgValue>
</operation>

<operation id="1236" st_id="150" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="297">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %exitcond_4_5 = icmp eq i4 %k_4_5, -8

]]></Node>
<StgValue><ssdm name="exitcond_4_5"/></StgValue>
</operation>

<operation id="1237" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="297">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_76 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_76"/></StgValue>
</operation>

<operation id="1238" st_id="150" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="297">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %k_1_4_5 = add i4 %k_4_5, 1

]]></Node>
<StgValue><ssdm name="k_1_4_5"/></StgValue>
</operation>

<operation id="1239" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="297">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond_4_5, label %112, label %114

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1240" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="exitcond_4_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="64" op_0_bw="64" op_1_bw="60" op_2_bw="4">
<![CDATA[
:0  %tmp_201 = call i64 @_ssdm_op_BitConcatenate.i64.i60.i4(i60 2, i4 %k_4_5)

]]></Node>
<StgValue><ssdm name="tmp_201"/></StgValue>
</operation>

<operation id="1241" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="exitcond_4_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %A_addr_37 = getelementptr [64 x i32]* %A, i64 0, i64 %tmp_201

]]></Node>
<StgValue><ssdm name="A_addr_37"/></StgValue>
</operation>

<operation id="1242" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="exitcond_4_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
:2  %tmp_202 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %k_4_5, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_202"/></StgValue>
</operation>

<operation id="1243" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="exitcond_4_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %tmp_203 = or i7 %tmp_202, 5

]]></Node>
<StgValue><ssdm name="tmp_203"/></StgValue>
</operation>

<operation id="1244" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="exitcond_4_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
:4  %tmp_204 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_203)

]]></Node>
<StgValue><ssdm name="tmp_204"/></StgValue>
</operation>

<operation id="1245" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="exitcond_4_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %B_addr_37 = getelementptr [64 x i32]* %B, i64 0, i64 %tmp_204

]]></Node>
<StgValue><ssdm name="B_addr_37"/></StgValue>
</operation>

<operation id="1246" st_id="150" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="exitcond_4_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="994" bw="32" op_0_bw="6">
<![CDATA[
:6  %A_load_37 = load i32* %A_addr_37, align 4

]]></Node>
<StgValue><ssdm name="A_load_37"/></StgValue>
</operation>

<operation id="1247" st_id="150" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="exitcond_4_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="995" bw="32" op_0_bw="6">
<![CDATA[
:7  %B_load_37 = load i32* %B_addr_37, align 4

]]></Node>
<StgValue><ssdm name="B_load_37"/></StgValue>
</operation>

<operation id="1248" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="301">
<or_exp><and_exp><literal name="exitcond_4_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_75 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_36) nounwind

]]></Node>
<StgValue><ssdm name="empty_75"/></StgValue>
</operation>

<operation id="1249" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="301">
<or_exp><and_exp><literal name="exitcond_4_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_37 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="1250" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="301">
<or_exp><and_exp><literal name="exitcond_4_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %116

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="1251" st_id="151" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="302">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="32" op_0_bw="6">
<![CDATA[
:6  %A_load_37 = load i32* %A_addr_37, align 4

]]></Node>
<StgValue><ssdm name="A_load_37"/></StgValue>
</operation>

<operation id="1252" st_id="151" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="302">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="32" op_0_bw="6">
<![CDATA[
:7  %B_load_37 = load i32* %B_addr_37, align 4

]]></Node>
<StgValue><ssdm name="B_load_37"/></StgValue>
</operation>

<operation id="1253" st_id="151" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="302">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="32" op_0_bw="6">
<![CDATA[
:9  %C_load_37 = load i32* %C_addr_37, align 4

]]></Node>
<StgValue><ssdm name="C_load_37"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="1254" st_id="152" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="303">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_5_4_5 = mul nsw i32 %B_load_37, %A_load_37

]]></Node>
<StgValue><ssdm name="tmp_5_4_5"/></StgValue>
</operation>

<operation id="1255" st_id="152" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="303">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="32" op_0_bw="6">
<![CDATA[
:9  %C_load_37 = load i32* %C_addr_37, align 4

]]></Node>
<StgValue><ssdm name="C_load_37"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="1256" st_id="153" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_6_4_5 = add nsw i32 %tmp_5_4_5, %C_load_37

]]></Node>
<StgValue><ssdm name="tmp_6_4_5"/></StgValue>
</operation>

<operation id="1257" st_id="153" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:11  store i32 %tmp_6_4_5, i32* %C_addr_37, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1258" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %113

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="1259" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="305">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %k_4_6 = phi i4 [ 0, %112 ], [ %k_1_4_6, %117 ]

]]></Node>
<StgValue><ssdm name="k_4_6"/></StgValue>
</operation>

<operation id="1260" st_id="154" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="305">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %exitcond_4_6 = icmp eq i4 %k_4_6, -8

]]></Node>
<StgValue><ssdm name="exitcond_4_6"/></StgValue>
</operation>

<operation id="1261" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="305">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_78 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_78"/></StgValue>
</operation>

<operation id="1262" st_id="154" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="305">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %k_1_4_6 = add i4 %k_4_6, 1

]]></Node>
<StgValue><ssdm name="k_1_4_6"/></StgValue>
</operation>

<operation id="1263" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="305">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond_4_6, label %115, label %117

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1264" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="307">
<or_exp><and_exp><literal name="exitcond_4_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1012" bw="64" op_0_bw="64" op_1_bw="60" op_2_bw="4">
<![CDATA[
:0  %tmp_205 = call i64 @_ssdm_op_BitConcatenate.i64.i60.i4(i60 2, i4 %k_4_6)

]]></Node>
<StgValue><ssdm name="tmp_205"/></StgValue>
</operation>

<operation id="1265" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="307">
<or_exp><and_exp><literal name="exitcond_4_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %A_addr_38 = getelementptr [64 x i32]* %A, i64 0, i64 %tmp_205

]]></Node>
<StgValue><ssdm name="A_addr_38"/></StgValue>
</operation>

<operation id="1266" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="307">
<or_exp><and_exp><literal name="exitcond_4_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
:2  %tmp_206 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %k_4_6, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_206"/></StgValue>
</operation>

<operation id="1267" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="307">
<or_exp><and_exp><literal name="exitcond_4_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %tmp_207 = or i7 %tmp_206, 6

]]></Node>
<StgValue><ssdm name="tmp_207"/></StgValue>
</operation>

<operation id="1268" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="307">
<or_exp><and_exp><literal name="exitcond_4_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
:4  %tmp_208 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_207)

]]></Node>
<StgValue><ssdm name="tmp_208"/></StgValue>
</operation>

<operation id="1269" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="307">
<or_exp><and_exp><literal name="exitcond_4_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %B_addr_38 = getelementptr [64 x i32]* %B, i64 0, i64 %tmp_208

]]></Node>
<StgValue><ssdm name="B_addr_38"/></StgValue>
</operation>

<operation id="1270" st_id="154" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="307">
<or_exp><and_exp><literal name="exitcond_4_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="32" op_0_bw="6">
<![CDATA[
:6  %A_load_38 = load i32* %A_addr_38, align 4

]]></Node>
<StgValue><ssdm name="A_load_38"/></StgValue>
</operation>

<operation id="1271" st_id="154" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="307">
<or_exp><and_exp><literal name="exitcond_4_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="32" op_0_bw="6">
<![CDATA[
:7  %B_load_38 = load i32* %B_addr_38, align 4

]]></Node>
<StgValue><ssdm name="B_load_38"/></StgValue>
</operation>

<operation id="1272" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="309">
<or_exp><and_exp><literal name="exitcond_4_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_77 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_37) nounwind

]]></Node>
<StgValue><ssdm name="empty_77"/></StgValue>
</operation>

<operation id="1273" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="309">
<or_exp><and_exp><literal name="exitcond_4_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_38 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="1274" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="309">
<or_exp><and_exp><literal name="exitcond_4_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %119

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="1275" st_id="155" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="310">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="32" op_0_bw="6">
<![CDATA[
:6  %A_load_38 = load i32* %A_addr_38, align 4

]]></Node>
<StgValue><ssdm name="A_load_38"/></StgValue>
</operation>

<operation id="1276" st_id="155" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="310">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="32" op_0_bw="6">
<![CDATA[
:7  %B_load_38 = load i32* %B_addr_38, align 4

]]></Node>
<StgValue><ssdm name="B_load_38"/></StgValue>
</operation>

<operation id="1277" st_id="155" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="310">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="32" op_0_bw="6">
<![CDATA[
:9  %C_load_38 = load i32* %C_addr_38, align 4

]]></Node>
<StgValue><ssdm name="C_load_38"/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="1278" st_id="156" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_5_4_6 = mul nsw i32 %B_load_38, %A_load_38

]]></Node>
<StgValue><ssdm name="tmp_5_4_6"/></StgValue>
</operation>

<operation id="1279" st_id="156" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="32" op_0_bw="6">
<![CDATA[
:9  %C_load_38 = load i32* %C_addr_38, align 4

]]></Node>
<StgValue><ssdm name="C_load_38"/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="1280" st_id="157" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="312">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_6_4_6 = add nsw i32 %tmp_5_4_6, %C_load_38

]]></Node>
<StgValue><ssdm name="tmp_6_4_6"/></StgValue>
</operation>

<operation id="1281" st_id="157" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="312">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:11  store i32 %tmp_6_4_6, i32* %C_addr_38, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1282" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="312">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %116

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="1283" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="313">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %k_4_7 = phi i4 [ 0, %115 ], [ %k_1_4_7, %120 ]

]]></Node>
<StgValue><ssdm name="k_4_7"/></StgValue>
</operation>

<operation id="1284" st_id="158" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="313">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %exitcond_4_7 = icmp eq i4 %k_4_7, -8

]]></Node>
<StgValue><ssdm name="exitcond_4_7"/></StgValue>
</operation>

<operation id="1285" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="313">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_80 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_80"/></StgValue>
</operation>

<operation id="1286" st_id="158" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="313">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %k_1_4_7 = add i4 %k_4_7, 1

]]></Node>
<StgValue><ssdm name="k_1_4_7"/></StgValue>
</operation>

<operation id="1287" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="313">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond_4_7, label %118, label %120

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1288" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="315">
<or_exp><and_exp><literal name="exitcond_4_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1036" bw="64" op_0_bw="64" op_1_bw="60" op_2_bw="4">
<![CDATA[
:0  %tmp_209 = call i64 @_ssdm_op_BitConcatenate.i64.i60.i4(i60 2, i4 %k_4_7)

]]></Node>
<StgValue><ssdm name="tmp_209"/></StgValue>
</operation>

<operation id="1289" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="315">
<or_exp><and_exp><literal name="exitcond_4_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %A_addr_39 = getelementptr [64 x i32]* %A, i64 0, i64 %tmp_209

]]></Node>
<StgValue><ssdm name="A_addr_39"/></StgValue>
</operation>

<operation id="1290" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="315">
<or_exp><and_exp><literal name="exitcond_4_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
:2  %tmp_210 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %k_4_7, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_210"/></StgValue>
</operation>

<operation id="1291" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="315">
<or_exp><and_exp><literal name="exitcond_4_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %tmp_211 = or i7 %tmp_210, 7

]]></Node>
<StgValue><ssdm name="tmp_211"/></StgValue>
</operation>

<operation id="1292" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="315">
<or_exp><and_exp><literal name="exitcond_4_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
:4  %tmp_212 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_211)

]]></Node>
<StgValue><ssdm name="tmp_212"/></StgValue>
</operation>

<operation id="1293" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="315">
<or_exp><and_exp><literal name="exitcond_4_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %B_addr_39 = getelementptr [64 x i32]* %B, i64 0, i64 %tmp_212

]]></Node>
<StgValue><ssdm name="B_addr_39"/></StgValue>
</operation>

<operation id="1294" st_id="158" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="315">
<or_exp><and_exp><literal name="exitcond_4_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1042" bw="32" op_0_bw="6">
<![CDATA[
:6  %A_load_39 = load i32* %A_addr_39, align 4

]]></Node>
<StgValue><ssdm name="A_load_39"/></StgValue>
</operation>

<operation id="1295" st_id="158" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="315">
<or_exp><and_exp><literal name="exitcond_4_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="32" op_0_bw="6">
<![CDATA[
:7  %B_load_39 = load i32* %B_addr_39, align 4

]]></Node>
<StgValue><ssdm name="B_load_39"/></StgValue>
</operation>

<operation id="1296" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="317">
<or_exp><and_exp><literal name="exitcond_4_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_79 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_38) nounwind

]]></Node>
<StgValue><ssdm name="empty_79"/></StgValue>
</operation>

<operation id="1297" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="317">
<or_exp><and_exp><literal name="exitcond_4_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_39 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="1298" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="317">
<or_exp><and_exp><literal name="exitcond_4_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %122

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="159" st_id="159">

<operation id="1299" st_id="159" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="318">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="32" op_0_bw="6">
<![CDATA[
:6  %A_load_39 = load i32* %A_addr_39, align 4

]]></Node>
<StgValue><ssdm name="A_load_39"/></StgValue>
</operation>

<operation id="1300" st_id="159" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="318">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="32" op_0_bw="6">
<![CDATA[
:7  %B_load_39 = load i32* %B_addr_39, align 4

]]></Node>
<StgValue><ssdm name="B_load_39"/></StgValue>
</operation>

<operation id="1301" st_id="159" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="318">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="32" op_0_bw="6">
<![CDATA[
:9  %C_load_39 = load i32* %C_addr_39, align 4

]]></Node>
<StgValue><ssdm name="C_load_39"/></StgValue>
</operation>
</state>

<state id="160" st_id="160">

<operation id="1302" st_id="160" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_5_4_7 = mul nsw i32 %B_load_39, %A_load_39

]]></Node>
<StgValue><ssdm name="tmp_5_4_7"/></StgValue>
</operation>

<operation id="1303" st_id="160" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="32" op_0_bw="6">
<![CDATA[
:9  %C_load_39 = load i32* %C_addr_39, align 4

]]></Node>
<StgValue><ssdm name="C_load_39"/></StgValue>
</operation>
</state>

<state id="161" st_id="161">

<operation id="1304" st_id="161" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="320">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_6_4_7 = add nsw i32 %tmp_5_4_7, %C_load_39

]]></Node>
<StgValue><ssdm name="tmp_6_4_7"/></StgValue>
</operation>

<operation id="1305" st_id="161" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="320">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:11  store i32 %tmp_6_4_7, i32* %C_addr_39, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1306" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="320">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %119

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="162" st_id="162">

<operation id="1307" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="321">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %k_5 = phi i4 [ 0, %118 ], [ %k_1_5, %123 ]

]]></Node>
<StgValue><ssdm name="k_5"/></StgValue>
</operation>

<operation id="1308" st_id="162" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="321">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %exitcond_5 = icmp eq i4 %k_5, -8

]]></Node>
<StgValue><ssdm name="exitcond_5"/></StgValue>
</operation>

<operation id="1309" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="321">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_82 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_82"/></StgValue>
</operation>

<operation id="1310" st_id="162" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="321">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %k_1_5 = add i4 %k_5, 1

]]></Node>
<StgValue><ssdm name="k_1_5"/></StgValue>
</operation>

<operation id="1311" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="321">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond_5, label %121, label %123

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1312" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp><literal name="exitcond_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1060" bw="6" op_0_bw="4">
<![CDATA[
:0  %tmp_4_5_cast = zext i4 %k_5 to i6

]]></Node>
<StgValue><ssdm name="tmp_4_5_cast"/></StgValue>
</operation>

<operation id="1313" st_id="162" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp><literal name="exitcond_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %tmp_213 = add i6 %tmp_4_5_cast, -24

]]></Node>
<StgValue><ssdm name="tmp_213"/></StgValue>
</operation>

<operation id="1314" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp><literal name="exitcond_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="64" op_0_bw="6">
<![CDATA[
:2  %tmp_213_cast = zext i6 %tmp_213 to i64

]]></Node>
<StgValue><ssdm name="tmp_213_cast"/></StgValue>
</operation>

<operation id="1315" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp><literal name="exitcond_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1063" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %A_addr_40 = getelementptr [64 x i32]* %A, i64 0, i64 %tmp_213_cast

]]></Node>
<StgValue><ssdm name="A_addr_40"/></StgValue>
</operation>

<operation id="1316" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp><literal name="exitcond_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
:4  %tmp_214 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %k_5, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_214"/></StgValue>
</operation>

<operation id="1317" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp><literal name="exitcond_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1065" bw="64" op_0_bw="7">
<![CDATA[
:5  %tmp_215 = zext i7 %tmp_214 to i64

]]></Node>
<StgValue><ssdm name="tmp_215"/></StgValue>
</operation>

<operation id="1318" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp><literal name="exitcond_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1066" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %B_addr_40 = getelementptr [64 x i32]* %B, i64 0, i64 %tmp_215

]]></Node>
<StgValue><ssdm name="B_addr_40"/></StgValue>
</operation>

<operation id="1319" st_id="162" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp><literal name="exitcond_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1067" bw="32" op_0_bw="6">
<![CDATA[
:7  %A_load_40 = load i32* %A_addr_40, align 4

]]></Node>
<StgValue><ssdm name="A_load_40"/></StgValue>
</operation>

<operation id="1320" st_id="162" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp><literal name="exitcond_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1068" bw="32" op_0_bw="6">
<![CDATA[
:8  %B_load_40 = load i32* %B_addr_40, align 4

]]></Node>
<StgValue><ssdm name="B_load_40"/></StgValue>
</operation>

<operation id="1321" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="325">
<or_exp><and_exp><literal name="exitcond_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1075" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_81 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_39) nounwind

]]></Node>
<StgValue><ssdm name="empty_81"/></StgValue>
</operation>

<operation id="1322" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="325">
<or_exp><and_exp><literal name="exitcond_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1076" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_40 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="1323" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="325">
<or_exp><and_exp><literal name="exitcond_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %125

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="163" st_id="163">

<operation id="1324" st_id="163" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="326">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="32" op_0_bw="6">
<![CDATA[
:7  %A_load_40 = load i32* %A_addr_40, align 4

]]></Node>
<StgValue><ssdm name="A_load_40"/></StgValue>
</operation>

<operation id="1325" st_id="163" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="326">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="32" op_0_bw="6">
<![CDATA[
:8  %B_load_40 = load i32* %B_addr_40, align 4

]]></Node>
<StgValue><ssdm name="B_load_40"/></StgValue>
</operation>

<operation id="1326" st_id="163" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="326">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="32" op_0_bw="6">
<![CDATA[
:10  %C_load_40 = load i32* %C_addr_40, align 4

]]></Node>
<StgValue><ssdm name="C_load_40"/></StgValue>
</operation>
</state>

<state id="164" st_id="164">

<operation id="1327" st_id="164" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_5_5 = mul nsw i32 %A_load_40, %B_load_40

]]></Node>
<StgValue><ssdm name="tmp_5_5"/></StgValue>
</operation>

<operation id="1328" st_id="164" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="32" op_0_bw="6">
<![CDATA[
:10  %C_load_40 = load i32* %C_addr_40, align 4

]]></Node>
<StgValue><ssdm name="C_load_40"/></StgValue>
</operation>
</state>

<state id="165" st_id="165">

<operation id="1329" st_id="165" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="328">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_6_5 = add nsw i32 %C_load_40, %tmp_5_5

]]></Node>
<StgValue><ssdm name="tmp_6_5"/></StgValue>
</operation>

<operation id="1330" st_id="165" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="328">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:12  store i32 %tmp_6_5, i32* %C_addr_40, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1331" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="328">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %122

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="166" st_id="166">

<operation id="1332" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %k_5_1 = phi i4 [ 0, %121 ], [ %k_1_5_1, %126 ]

]]></Node>
<StgValue><ssdm name="k_5_1"/></StgValue>
</operation>

<operation id="1333" st_id="166" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %exitcond_5_1 = icmp eq i4 %k_5_1, -8

]]></Node>
<StgValue><ssdm name="exitcond_5_1"/></StgValue>
</operation>

<operation id="1334" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_84 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_84"/></StgValue>
</operation>

<operation id="1335" st_id="166" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %k_1_5_1 = add i4 %k_5_1, 1

]]></Node>
<StgValue><ssdm name="k_1_5_1"/></StgValue>
</operation>

<operation id="1336" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond_5_1, label %124, label %126

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1337" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="331">
<or_exp><and_exp><literal name="exitcond_5_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="6" op_0_bw="4">
<![CDATA[
:0  %tmp_4_5_1_cast = zext i4 %k_5_1 to i6

]]></Node>
<StgValue><ssdm name="tmp_4_5_1_cast"/></StgValue>
</operation>

<operation id="1338" st_id="166" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="331">
<or_exp><and_exp><literal name="exitcond_5_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %tmp_216 = add i6 %tmp_4_5_1_cast, -24

]]></Node>
<StgValue><ssdm name="tmp_216"/></StgValue>
</operation>

<operation id="1339" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="331">
<or_exp><and_exp><literal name="exitcond_5_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1087" bw="64" op_0_bw="6">
<![CDATA[
:2  %tmp_216_cast = zext i6 %tmp_216 to i64

]]></Node>
<StgValue><ssdm name="tmp_216_cast"/></StgValue>
</operation>

<operation id="1340" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="331">
<or_exp><and_exp><literal name="exitcond_5_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %A_addr_41 = getelementptr [64 x i32]* %A, i64 0, i64 %tmp_216_cast

]]></Node>
<StgValue><ssdm name="A_addr_41"/></StgValue>
</operation>

<operation id="1341" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="331">
<or_exp><and_exp><literal name="exitcond_5_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
:4  %tmp_217 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %k_5_1, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_217"/></StgValue>
</operation>

<operation id="1342" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="331">
<or_exp><and_exp><literal name="exitcond_5_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %tmp_218 = or i7 %tmp_217, 1

]]></Node>
<StgValue><ssdm name="tmp_218"/></StgValue>
</operation>

<operation id="1343" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="331">
<or_exp><and_exp><literal name="exitcond_5_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1091" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
:6  %tmp_219 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_218)

]]></Node>
<StgValue><ssdm name="tmp_219"/></StgValue>
</operation>

<operation id="1344" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="331">
<or_exp><and_exp><literal name="exitcond_5_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1092" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %B_addr_41 = getelementptr [64 x i32]* %B, i64 0, i64 %tmp_219

]]></Node>
<StgValue><ssdm name="B_addr_41"/></StgValue>
</operation>

<operation id="1345" st_id="166" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="331">
<or_exp><and_exp><literal name="exitcond_5_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1093" bw="32" op_0_bw="6">
<![CDATA[
:8  %A_load_41 = load i32* %A_addr_41, align 4

]]></Node>
<StgValue><ssdm name="A_load_41"/></StgValue>
</operation>

<operation id="1346" st_id="166" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="331">
<or_exp><and_exp><literal name="exitcond_5_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1094" bw="32" op_0_bw="6">
<![CDATA[
:9  %B_load_41 = load i32* %B_addr_41, align 4

]]></Node>
<StgValue><ssdm name="B_load_41"/></StgValue>
</operation>

<operation id="1347" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="333">
<or_exp><and_exp><literal name="exitcond_5_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1101" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_83 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_40) nounwind

]]></Node>
<StgValue><ssdm name="empty_83"/></StgValue>
</operation>

<operation id="1348" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="333">
<or_exp><and_exp><literal name="exitcond_5_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_41 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="1349" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="333">
<or_exp><and_exp><literal name="exitcond_5_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1103" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %128

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="167" st_id="167">

<operation id="1350" st_id="167" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="32" op_0_bw="6">
<![CDATA[
:8  %A_load_41 = load i32* %A_addr_41, align 4

]]></Node>
<StgValue><ssdm name="A_load_41"/></StgValue>
</operation>

<operation id="1351" st_id="167" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="32" op_0_bw="6">
<![CDATA[
:9  %B_load_41 = load i32* %B_addr_41, align 4

]]></Node>
<StgValue><ssdm name="B_load_41"/></StgValue>
</operation>

<operation id="1352" st_id="167" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="32" op_0_bw="6">
<![CDATA[
:11  %C_load_41 = load i32* %C_addr_41, align 4

]]></Node>
<StgValue><ssdm name="C_load_41"/></StgValue>
</operation>
</state>

<state id="168" st_id="168">

<operation id="1353" st_id="168" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="335">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_5_5_1 = mul nsw i32 %A_load_41, %B_load_41

]]></Node>
<StgValue><ssdm name="tmp_5_5_1"/></StgValue>
</operation>

<operation id="1354" st_id="168" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="335">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="32" op_0_bw="6">
<![CDATA[
:11  %C_load_41 = load i32* %C_addr_41, align 4

]]></Node>
<StgValue><ssdm name="C_load_41"/></StgValue>
</operation>
</state>

<state id="169" st_id="169">

<operation id="1355" st_id="169" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_6_5_1 = add nsw i32 %C_load_41, %tmp_5_5_1

]]></Node>
<StgValue><ssdm name="tmp_6_5_1"/></StgValue>
</operation>

<operation id="1356" st_id="169" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:13  store i32 %tmp_6_5_1, i32* %C_addr_41, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1357" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="0" op_0_bw="0">
<![CDATA[
:14  br label %125

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="170" st_id="170">

<operation id="1358" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="337">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %k_5_2 = phi i4 [ 0, %124 ], [ %k_1_5_2, %129 ]

]]></Node>
<StgValue><ssdm name="k_5_2"/></StgValue>
</operation>

<operation id="1359" st_id="170" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="337">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %exitcond_5_2 = icmp eq i4 %k_5_2, -8

]]></Node>
<StgValue><ssdm name="exitcond_5_2"/></StgValue>
</operation>

<operation id="1360" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="337">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_86 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_86"/></StgValue>
</operation>

<operation id="1361" st_id="170" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="337">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %k_1_5_2 = add i4 %k_5_2, 1

]]></Node>
<StgValue><ssdm name="k_1_5_2"/></StgValue>
</operation>

<operation id="1362" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="337">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond_5_2, label %127, label %129

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1363" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp><literal name="exitcond_5_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1111" bw="6" op_0_bw="4">
<![CDATA[
:0  %tmp_4_5_2_cast = zext i4 %k_5_2 to i6

]]></Node>
<StgValue><ssdm name="tmp_4_5_2_cast"/></StgValue>
</operation>

<operation id="1364" st_id="170" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp><literal name="exitcond_5_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1112" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %tmp_220 = add i6 %tmp_4_5_2_cast, -24

]]></Node>
<StgValue><ssdm name="tmp_220"/></StgValue>
</operation>

<operation id="1365" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp><literal name="exitcond_5_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1113" bw="64" op_0_bw="6">
<![CDATA[
:2  %tmp_220_cast = zext i6 %tmp_220 to i64

]]></Node>
<StgValue><ssdm name="tmp_220_cast"/></StgValue>
</operation>

<operation id="1366" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp><literal name="exitcond_5_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1114" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %A_addr_42 = getelementptr [64 x i32]* %A, i64 0, i64 %tmp_220_cast

]]></Node>
<StgValue><ssdm name="A_addr_42"/></StgValue>
</operation>

<operation id="1367" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp><literal name="exitcond_5_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1115" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
:4  %tmp_221 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %k_5_2, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_221"/></StgValue>
</operation>

<operation id="1368" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp><literal name="exitcond_5_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1116" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %tmp_222 = or i7 %tmp_221, 2

]]></Node>
<StgValue><ssdm name="tmp_222"/></StgValue>
</operation>

<operation id="1369" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp><literal name="exitcond_5_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1117" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
:6  %tmp_223 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_222)

]]></Node>
<StgValue><ssdm name="tmp_223"/></StgValue>
</operation>

<operation id="1370" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp><literal name="exitcond_5_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1118" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %B_addr_42 = getelementptr [64 x i32]* %B, i64 0, i64 %tmp_223

]]></Node>
<StgValue><ssdm name="B_addr_42"/></StgValue>
</operation>

<operation id="1371" st_id="170" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp><literal name="exitcond_5_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1119" bw="32" op_0_bw="6">
<![CDATA[
:8  %A_load_42 = load i32* %A_addr_42, align 4

]]></Node>
<StgValue><ssdm name="A_load_42"/></StgValue>
</operation>

<operation id="1372" st_id="170" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp><literal name="exitcond_5_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1120" bw="32" op_0_bw="6">
<![CDATA[
:9  %B_load_42 = load i32* %B_addr_42, align 4

]]></Node>
<StgValue><ssdm name="B_load_42"/></StgValue>
</operation>

<operation id="1373" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp><literal name="exitcond_5_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1127" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_85 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_41) nounwind

]]></Node>
<StgValue><ssdm name="empty_85"/></StgValue>
</operation>

<operation id="1374" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp><literal name="exitcond_5_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1128" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_42 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="1375" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp><literal name="exitcond_5_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1129" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %131

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="171" st_id="171">

<operation id="1376" st_id="171" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="32" op_0_bw="6">
<![CDATA[
:8  %A_load_42 = load i32* %A_addr_42, align 4

]]></Node>
<StgValue><ssdm name="A_load_42"/></StgValue>
</operation>

<operation id="1377" st_id="171" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="32" op_0_bw="6">
<![CDATA[
:9  %B_load_42 = load i32* %B_addr_42, align 4

]]></Node>
<StgValue><ssdm name="B_load_42"/></StgValue>
</operation>

<operation id="1378" st_id="171" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1122" bw="32" op_0_bw="6">
<![CDATA[
:11  %C_load_42 = load i32* %C_addr_42, align 4

]]></Node>
<StgValue><ssdm name="C_load_42"/></StgValue>
</operation>
</state>

<state id="172" st_id="172">

<operation id="1379" st_id="172" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_5_5_2 = mul nsw i32 %A_load_42, %B_load_42

]]></Node>
<StgValue><ssdm name="tmp_5_5_2"/></StgValue>
</operation>

<operation id="1380" st_id="172" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1122" bw="32" op_0_bw="6">
<![CDATA[
:11  %C_load_42 = load i32* %C_addr_42, align 4

]]></Node>
<StgValue><ssdm name="C_load_42"/></StgValue>
</operation>
</state>

<state id="173" st_id="173">

<operation id="1381" st_id="173" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_6_5_2 = add nsw i32 %C_load_42, %tmp_5_5_2

]]></Node>
<StgValue><ssdm name="tmp_6_5_2"/></StgValue>
</operation>

<operation id="1382" st_id="173" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:13  store i32 %tmp_6_5_2, i32* %C_addr_42, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1383" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="0" op_0_bw="0">
<![CDATA[
:14  br label %128

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="174" st_id="174">

<operation id="1384" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %k_5_3 = phi i4 [ 0, %127 ], [ %k_1_5_3, %132 ]

]]></Node>
<StgValue><ssdm name="k_5_3"/></StgValue>
</operation>

<operation id="1385" st_id="174" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %exitcond_5_3 = icmp eq i4 %k_5_3, -8

]]></Node>
<StgValue><ssdm name="exitcond_5_3"/></StgValue>
</operation>

<operation id="1386" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_88 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_88"/></StgValue>
</operation>

<operation id="1387" st_id="174" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %k_1_5_3 = add i4 %k_5_3, 1

]]></Node>
<StgValue><ssdm name="k_1_5_3"/></StgValue>
</operation>

<operation id="1388" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond_5_3, label %130, label %132

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1389" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp><literal name="exitcond_5_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1137" bw="6" op_0_bw="4">
<![CDATA[
:0  %tmp_4_5_3_cast = zext i4 %k_5_3 to i6

]]></Node>
<StgValue><ssdm name="tmp_4_5_3_cast"/></StgValue>
</operation>

<operation id="1390" st_id="174" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp><literal name="exitcond_5_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %tmp_224 = add i6 %tmp_4_5_3_cast, -24

]]></Node>
<StgValue><ssdm name="tmp_224"/></StgValue>
</operation>

<operation id="1391" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp><literal name="exitcond_5_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1139" bw="64" op_0_bw="6">
<![CDATA[
:2  %tmp_224_cast = zext i6 %tmp_224 to i64

]]></Node>
<StgValue><ssdm name="tmp_224_cast"/></StgValue>
</operation>

<operation id="1392" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp><literal name="exitcond_5_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1140" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %A_addr_43 = getelementptr [64 x i32]* %A, i64 0, i64 %tmp_224_cast

]]></Node>
<StgValue><ssdm name="A_addr_43"/></StgValue>
</operation>

<operation id="1393" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp><literal name="exitcond_5_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1141" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
:4  %tmp_225 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %k_5_3, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_225"/></StgValue>
</operation>

<operation id="1394" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp><literal name="exitcond_5_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1142" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %tmp_226 = or i7 %tmp_225, 3

]]></Node>
<StgValue><ssdm name="tmp_226"/></StgValue>
</operation>

<operation id="1395" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp><literal name="exitcond_5_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1143" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
:6  %tmp_227 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_226)

]]></Node>
<StgValue><ssdm name="tmp_227"/></StgValue>
</operation>

<operation id="1396" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp><literal name="exitcond_5_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1144" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %B_addr_43 = getelementptr [64 x i32]* %B, i64 0, i64 %tmp_227

]]></Node>
<StgValue><ssdm name="B_addr_43"/></StgValue>
</operation>

<operation id="1397" st_id="174" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp><literal name="exitcond_5_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1145" bw="32" op_0_bw="6">
<![CDATA[
:8  %A_load_43 = load i32* %A_addr_43, align 4

]]></Node>
<StgValue><ssdm name="A_load_43"/></StgValue>
</operation>

<operation id="1398" st_id="174" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp><literal name="exitcond_5_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1146" bw="32" op_0_bw="6">
<![CDATA[
:9  %B_load_43 = load i32* %B_addr_43, align 4

]]></Node>
<StgValue><ssdm name="B_load_43"/></StgValue>
</operation>

<operation id="1399" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp><literal name="exitcond_5_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1153" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_87 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_42) nounwind

]]></Node>
<StgValue><ssdm name="empty_87"/></StgValue>
</operation>

<operation id="1400" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp><literal name="exitcond_5_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1154" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_43 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="1401" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp><literal name="exitcond_5_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1155" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %134

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="175" st_id="175">

<operation id="1402" st_id="175" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="32" op_0_bw="6">
<![CDATA[
:8  %A_load_43 = load i32* %A_addr_43, align 4

]]></Node>
<StgValue><ssdm name="A_load_43"/></StgValue>
</operation>

<operation id="1403" st_id="175" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="32" op_0_bw="6">
<![CDATA[
:9  %B_load_43 = load i32* %B_addr_43, align 4

]]></Node>
<StgValue><ssdm name="B_load_43"/></StgValue>
</operation>

<operation id="1404" st_id="175" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="32" op_0_bw="6">
<![CDATA[
:11  %C_load_43 = load i32* %C_addr_43, align 4

]]></Node>
<StgValue><ssdm name="C_load_43"/></StgValue>
</operation>
</state>

<state id="176" st_id="176">

<operation id="1405" st_id="176" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_5_5_3 = mul nsw i32 %A_load_43, %B_load_43

]]></Node>
<StgValue><ssdm name="tmp_5_5_3"/></StgValue>
</operation>

<operation id="1406" st_id="176" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="32" op_0_bw="6">
<![CDATA[
:11  %C_load_43 = load i32* %C_addr_43, align 4

]]></Node>
<StgValue><ssdm name="C_load_43"/></StgValue>
</operation>
</state>

<state id="177" st_id="177">

<operation id="1407" st_id="177" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_6_5_3 = add nsw i32 %C_load_43, %tmp_5_5_3

]]></Node>
<StgValue><ssdm name="tmp_6_5_3"/></StgValue>
</operation>

<operation id="1408" st_id="177" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:13  store i32 %tmp_6_5_3, i32* %C_addr_43, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1409" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="0" op_0_bw="0">
<![CDATA[
:14  br label %131

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="178" st_id="178">

<operation id="1410" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %k_5_4 = phi i4 [ 0, %130 ], [ %k_1_5_4, %135 ]

]]></Node>
<StgValue><ssdm name="k_5_4"/></StgValue>
</operation>

<operation id="1411" st_id="178" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1158" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %exitcond_5_4 = icmp eq i4 %k_5_4, -8

]]></Node>
<StgValue><ssdm name="exitcond_5_4"/></StgValue>
</operation>

<operation id="1412" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_90 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_90"/></StgValue>
</operation>

<operation id="1413" st_id="178" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %k_1_5_4 = add i4 %k_5_4, 1

]]></Node>
<StgValue><ssdm name="k_1_5_4"/></StgValue>
</operation>

<operation id="1414" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond_5_4, label %133, label %135

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1415" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="355">
<or_exp><and_exp><literal name="exitcond_5_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1163" bw="6" op_0_bw="4">
<![CDATA[
:0  %tmp_4_5_4_cast = zext i4 %k_5_4 to i6

]]></Node>
<StgValue><ssdm name="tmp_4_5_4_cast"/></StgValue>
</operation>

<operation id="1416" st_id="178" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="355">
<or_exp><and_exp><literal name="exitcond_5_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1164" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %tmp_228 = add i6 %tmp_4_5_4_cast, -24

]]></Node>
<StgValue><ssdm name="tmp_228"/></StgValue>
</operation>

<operation id="1417" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="355">
<or_exp><and_exp><literal name="exitcond_5_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1165" bw="64" op_0_bw="6">
<![CDATA[
:2  %tmp_228_cast = zext i6 %tmp_228 to i64

]]></Node>
<StgValue><ssdm name="tmp_228_cast"/></StgValue>
</operation>

<operation id="1418" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="355">
<or_exp><and_exp><literal name="exitcond_5_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1166" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %A_addr_44 = getelementptr [64 x i32]* %A, i64 0, i64 %tmp_228_cast

]]></Node>
<StgValue><ssdm name="A_addr_44"/></StgValue>
</operation>

<operation id="1419" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="355">
<or_exp><and_exp><literal name="exitcond_5_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1167" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
:4  %tmp_229 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %k_5_4, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_229"/></StgValue>
</operation>

<operation id="1420" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="355">
<or_exp><and_exp><literal name="exitcond_5_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1168" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %tmp_230 = or i7 %tmp_229, 4

]]></Node>
<StgValue><ssdm name="tmp_230"/></StgValue>
</operation>

<operation id="1421" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="355">
<or_exp><and_exp><literal name="exitcond_5_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1169" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
:6  %tmp_231 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_230)

]]></Node>
<StgValue><ssdm name="tmp_231"/></StgValue>
</operation>

<operation id="1422" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="355">
<or_exp><and_exp><literal name="exitcond_5_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1170" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %B_addr_44 = getelementptr [64 x i32]* %B, i64 0, i64 %tmp_231

]]></Node>
<StgValue><ssdm name="B_addr_44"/></StgValue>
</operation>

<operation id="1423" st_id="178" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="355">
<or_exp><and_exp><literal name="exitcond_5_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1171" bw="32" op_0_bw="6">
<![CDATA[
:8  %A_load_44 = load i32* %A_addr_44, align 4

]]></Node>
<StgValue><ssdm name="A_load_44"/></StgValue>
</operation>

<operation id="1424" st_id="178" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="355">
<or_exp><and_exp><literal name="exitcond_5_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1172" bw="32" op_0_bw="6">
<![CDATA[
:9  %B_load_44 = load i32* %B_addr_44, align 4

]]></Node>
<StgValue><ssdm name="B_load_44"/></StgValue>
</operation>

<operation id="1425" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="357">
<or_exp><and_exp><literal name="exitcond_5_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1179" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_89 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_43) nounwind

]]></Node>
<StgValue><ssdm name="empty_89"/></StgValue>
</operation>

<operation id="1426" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="357">
<or_exp><and_exp><literal name="exitcond_5_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1180" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_44 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="1427" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="357">
<or_exp><and_exp><literal name="exitcond_5_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1181" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %137

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="179" st_id="179">

<operation id="1428" st_id="179" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="32" op_0_bw="6">
<![CDATA[
:8  %A_load_44 = load i32* %A_addr_44, align 4

]]></Node>
<StgValue><ssdm name="A_load_44"/></StgValue>
</operation>

<operation id="1429" st_id="179" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="32" op_0_bw="6">
<![CDATA[
:9  %B_load_44 = load i32* %B_addr_44, align 4

]]></Node>
<StgValue><ssdm name="B_load_44"/></StgValue>
</operation>

<operation id="1430" st_id="179" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="32" op_0_bw="6">
<![CDATA[
:11  %C_load_44 = load i32* %C_addr_44, align 4

]]></Node>
<StgValue><ssdm name="C_load_44"/></StgValue>
</operation>
</state>

<state id="180" st_id="180">

<operation id="1431" st_id="180" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="359">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_5_5_4 = mul nsw i32 %A_load_44, %B_load_44

]]></Node>
<StgValue><ssdm name="tmp_5_5_4"/></StgValue>
</operation>

<operation id="1432" st_id="180" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="359">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="32" op_0_bw="6">
<![CDATA[
:11  %C_load_44 = load i32* %C_addr_44, align 4

]]></Node>
<StgValue><ssdm name="C_load_44"/></StgValue>
</operation>
</state>

<state id="181" st_id="181">

<operation id="1433" st_id="181" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_6_5_4 = add nsw i32 %C_load_44, %tmp_5_5_4

]]></Node>
<StgValue><ssdm name="tmp_6_5_4"/></StgValue>
</operation>

<operation id="1434" st_id="181" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:13  store i32 %tmp_6_5_4, i32* %C_addr_44, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1435" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="0" op_0_bw="0">
<![CDATA[
:14  br label %134

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="182" st_id="182">

<operation id="1436" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="361">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %k_5_5 = phi i4 [ 0, %133 ], [ %k_1_5_5, %138 ]

]]></Node>
<StgValue><ssdm name="k_5_5"/></StgValue>
</operation>

<operation id="1437" st_id="182" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="361">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %exitcond_5_5 = icmp eq i4 %k_5_5, -8

]]></Node>
<StgValue><ssdm name="exitcond_5_5"/></StgValue>
</operation>

<operation id="1438" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="361">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_92 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_92"/></StgValue>
</operation>

<operation id="1439" st_id="182" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="361">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %k_1_5_5 = add i4 %k_5_5, 1

]]></Node>
<StgValue><ssdm name="k_1_5_5"/></StgValue>
</operation>

<operation id="1440" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="361">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond_5_5, label %136, label %138

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1441" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp><literal name="exitcond_5_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1189" bw="6" op_0_bw="4">
<![CDATA[
:0  %tmp_4_5_5_cast = zext i4 %k_5_5 to i6

]]></Node>
<StgValue><ssdm name="tmp_4_5_5_cast"/></StgValue>
</operation>

<operation id="1442" st_id="182" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp><literal name="exitcond_5_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1190" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %tmp_232 = add i6 %tmp_4_5_5_cast, -24

]]></Node>
<StgValue><ssdm name="tmp_232"/></StgValue>
</operation>

<operation id="1443" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp><literal name="exitcond_5_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1191" bw="64" op_0_bw="6">
<![CDATA[
:2  %tmp_232_cast = zext i6 %tmp_232 to i64

]]></Node>
<StgValue><ssdm name="tmp_232_cast"/></StgValue>
</operation>

<operation id="1444" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp><literal name="exitcond_5_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1192" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %A_addr_45 = getelementptr [64 x i32]* %A, i64 0, i64 %tmp_232_cast

]]></Node>
<StgValue><ssdm name="A_addr_45"/></StgValue>
</operation>

<operation id="1445" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp><literal name="exitcond_5_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1193" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
:4  %tmp_233 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %k_5_5, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_233"/></StgValue>
</operation>

<operation id="1446" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp><literal name="exitcond_5_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1194" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %tmp_234 = or i7 %tmp_233, 5

]]></Node>
<StgValue><ssdm name="tmp_234"/></StgValue>
</operation>

<operation id="1447" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp><literal name="exitcond_5_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1195" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
:6  %tmp_235 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_234)

]]></Node>
<StgValue><ssdm name="tmp_235"/></StgValue>
</operation>

<operation id="1448" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp><literal name="exitcond_5_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1196" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %B_addr_45 = getelementptr [64 x i32]* %B, i64 0, i64 %tmp_235

]]></Node>
<StgValue><ssdm name="B_addr_45"/></StgValue>
</operation>

<operation id="1449" st_id="182" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp><literal name="exitcond_5_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1197" bw="32" op_0_bw="6">
<![CDATA[
:8  %A_load_45 = load i32* %A_addr_45, align 4

]]></Node>
<StgValue><ssdm name="A_load_45"/></StgValue>
</operation>

<operation id="1450" st_id="182" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp><literal name="exitcond_5_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1198" bw="32" op_0_bw="6">
<![CDATA[
:9  %B_load_45 = load i32* %B_addr_45, align 4

]]></Node>
<StgValue><ssdm name="B_load_45"/></StgValue>
</operation>

<operation id="1451" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp><literal name="exitcond_5_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1205" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_91 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_44) nounwind

]]></Node>
<StgValue><ssdm name="empty_91"/></StgValue>
</operation>

<operation id="1452" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp><literal name="exitcond_5_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1206" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_45 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="1453" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp><literal name="exitcond_5_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1207" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %140

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="183" st_id="183">

<operation id="1454" st_id="183" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="32" op_0_bw="6">
<![CDATA[
:8  %A_load_45 = load i32* %A_addr_45, align 4

]]></Node>
<StgValue><ssdm name="A_load_45"/></StgValue>
</operation>

<operation id="1455" st_id="183" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="32" op_0_bw="6">
<![CDATA[
:9  %B_load_45 = load i32* %B_addr_45, align 4

]]></Node>
<StgValue><ssdm name="B_load_45"/></StgValue>
</operation>

<operation id="1456" st_id="183" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="32" op_0_bw="6">
<![CDATA[
:11  %C_load_45 = load i32* %C_addr_45, align 4

]]></Node>
<StgValue><ssdm name="C_load_45"/></StgValue>
</operation>
</state>

<state id="184" st_id="184">

<operation id="1457" st_id="184" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_5_5_5 = mul nsw i32 %A_load_45, %B_load_45

]]></Node>
<StgValue><ssdm name="tmp_5_5_5"/></StgValue>
</operation>

<operation id="1458" st_id="184" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="32" op_0_bw="6">
<![CDATA[
:11  %C_load_45 = load i32* %C_addr_45, align 4

]]></Node>
<StgValue><ssdm name="C_load_45"/></StgValue>
</operation>
</state>

<state id="185" st_id="185">

<operation id="1459" st_id="185" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_6_5_5 = add nsw i32 %C_load_45, %tmp_5_5_5

]]></Node>
<StgValue><ssdm name="tmp_6_5_5"/></StgValue>
</operation>

<operation id="1460" st_id="185" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:13  store i32 %tmp_6_5_5, i32* %C_addr_45, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1461" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1203" bw="0" op_0_bw="0">
<![CDATA[
:14  br label %137

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="186" st_id="186">

<operation id="1462" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %k_5_6 = phi i4 [ 0, %136 ], [ %k_1_5_6, %141 ]

]]></Node>
<StgValue><ssdm name="k_5_6"/></StgValue>
</operation>

<operation id="1463" st_id="186" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1210" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %exitcond_5_6 = icmp eq i4 %k_5_6, -8

]]></Node>
<StgValue><ssdm name="exitcond_5_6"/></StgValue>
</operation>

<operation id="1464" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_94 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_94"/></StgValue>
</operation>

<operation id="1465" st_id="186" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %k_1_5_6 = add i4 %k_5_6, 1

]]></Node>
<StgValue><ssdm name="k_1_5_6"/></StgValue>
</operation>

<operation id="1466" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond_5_6, label %139, label %141

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1467" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp><literal name="exitcond_5_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1215" bw="6" op_0_bw="4">
<![CDATA[
:0  %tmp_4_5_6_cast = zext i4 %k_5_6 to i6

]]></Node>
<StgValue><ssdm name="tmp_4_5_6_cast"/></StgValue>
</operation>

<operation id="1468" st_id="186" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp><literal name="exitcond_5_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1216" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %tmp_236 = add i6 %tmp_4_5_6_cast, -24

]]></Node>
<StgValue><ssdm name="tmp_236"/></StgValue>
</operation>

<operation id="1469" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp><literal name="exitcond_5_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1217" bw="64" op_0_bw="6">
<![CDATA[
:2  %tmp_236_cast = zext i6 %tmp_236 to i64

]]></Node>
<StgValue><ssdm name="tmp_236_cast"/></StgValue>
</operation>

<operation id="1470" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp><literal name="exitcond_5_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1218" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %A_addr_46 = getelementptr [64 x i32]* %A, i64 0, i64 %tmp_236_cast

]]></Node>
<StgValue><ssdm name="A_addr_46"/></StgValue>
</operation>

<operation id="1471" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp><literal name="exitcond_5_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1219" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
:4  %tmp_237 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %k_5_6, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_237"/></StgValue>
</operation>

<operation id="1472" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp><literal name="exitcond_5_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1220" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %tmp_238 = or i7 %tmp_237, 6

]]></Node>
<StgValue><ssdm name="tmp_238"/></StgValue>
</operation>

<operation id="1473" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp><literal name="exitcond_5_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1221" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
:6  %tmp_239 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_238)

]]></Node>
<StgValue><ssdm name="tmp_239"/></StgValue>
</operation>

<operation id="1474" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp><literal name="exitcond_5_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1222" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %B_addr_46 = getelementptr [64 x i32]* %B, i64 0, i64 %tmp_239

]]></Node>
<StgValue><ssdm name="B_addr_46"/></StgValue>
</operation>

<operation id="1475" st_id="186" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp><literal name="exitcond_5_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1223" bw="32" op_0_bw="6">
<![CDATA[
:8  %A_load_46 = load i32* %A_addr_46, align 4

]]></Node>
<StgValue><ssdm name="A_load_46"/></StgValue>
</operation>

<operation id="1476" st_id="186" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp><literal name="exitcond_5_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1224" bw="32" op_0_bw="6">
<![CDATA[
:9  %B_load_46 = load i32* %B_addr_46, align 4

]]></Node>
<StgValue><ssdm name="B_load_46"/></StgValue>
</operation>

<operation id="1477" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp><literal name="exitcond_5_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1231" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_93 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_45) nounwind

]]></Node>
<StgValue><ssdm name="empty_93"/></StgValue>
</operation>

<operation id="1478" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp><literal name="exitcond_5_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1232" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_46 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="1479" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp><literal name="exitcond_5_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1233" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %143

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="187" st_id="187">

<operation id="1480" st_id="187" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1223" bw="32" op_0_bw="6">
<![CDATA[
:8  %A_load_46 = load i32* %A_addr_46, align 4

]]></Node>
<StgValue><ssdm name="A_load_46"/></StgValue>
</operation>

<operation id="1481" st_id="187" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1224" bw="32" op_0_bw="6">
<![CDATA[
:9  %B_load_46 = load i32* %B_addr_46, align 4

]]></Node>
<StgValue><ssdm name="B_load_46"/></StgValue>
</operation>

<operation id="1482" st_id="187" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1226" bw="32" op_0_bw="6">
<![CDATA[
:11  %C_load_46 = load i32* %C_addr_46, align 4

]]></Node>
<StgValue><ssdm name="C_load_46"/></StgValue>
</operation>
</state>

<state id="188" st_id="188">

<operation id="1483" st_id="188" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_5_5_6 = mul nsw i32 %A_load_46, %B_load_46

]]></Node>
<StgValue><ssdm name="tmp_5_5_6"/></StgValue>
</operation>

<operation id="1484" st_id="188" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1226" bw="32" op_0_bw="6">
<![CDATA[
:11  %C_load_46 = load i32* %C_addr_46, align 4

]]></Node>
<StgValue><ssdm name="C_load_46"/></StgValue>
</operation>
</state>

<state id="189" st_id="189">

<operation id="1485" st_id="189" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_6_5_6 = add nsw i32 %C_load_46, %tmp_5_5_6

]]></Node>
<StgValue><ssdm name="tmp_6_5_6"/></StgValue>
</operation>

<operation id="1486" st_id="189" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1228" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:13  store i32 %tmp_6_5_6, i32* %C_addr_46, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1487" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="0" op_0_bw="0">
<![CDATA[
:14  br label %140

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="190" st_id="190">

<operation id="1488" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1235" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %k_5_7 = phi i4 [ 0, %139 ], [ %k_1_5_7, %144 ]

]]></Node>
<StgValue><ssdm name="k_5_7"/></StgValue>
</operation>

<operation id="1489" st_id="190" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1236" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %exitcond_5_7 = icmp eq i4 %k_5_7, -8

]]></Node>
<StgValue><ssdm name="exitcond_5_7"/></StgValue>
</operation>

<operation id="1490" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1237" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_96 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_96"/></StgValue>
</operation>

<operation id="1491" st_id="190" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1238" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %k_1_5_7 = add i4 %k_5_7, 1

]]></Node>
<StgValue><ssdm name="k_1_5_7"/></StgValue>
</operation>

<operation id="1492" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1239" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond_5_7, label %142, label %144

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1493" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp><literal name="exitcond_5_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1241" bw="6" op_0_bw="4">
<![CDATA[
:0  %tmp_4_5_7_cast = zext i4 %k_5_7 to i6

]]></Node>
<StgValue><ssdm name="tmp_4_5_7_cast"/></StgValue>
</operation>

<operation id="1494" st_id="190" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp><literal name="exitcond_5_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1242" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %tmp_240 = add i6 %tmp_4_5_7_cast, -24

]]></Node>
<StgValue><ssdm name="tmp_240"/></StgValue>
</operation>

<operation id="1495" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp><literal name="exitcond_5_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1243" bw="64" op_0_bw="6">
<![CDATA[
:2  %tmp_240_cast = zext i6 %tmp_240 to i64

]]></Node>
<StgValue><ssdm name="tmp_240_cast"/></StgValue>
</operation>

<operation id="1496" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp><literal name="exitcond_5_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1244" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %A_addr_47 = getelementptr [64 x i32]* %A, i64 0, i64 %tmp_240_cast

]]></Node>
<StgValue><ssdm name="A_addr_47"/></StgValue>
</operation>

<operation id="1497" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp><literal name="exitcond_5_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
:4  %tmp_241 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %k_5_7, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_241"/></StgValue>
</operation>

<operation id="1498" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp><literal name="exitcond_5_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1246" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %tmp_242 = or i7 %tmp_241, 7

]]></Node>
<StgValue><ssdm name="tmp_242"/></StgValue>
</operation>

<operation id="1499" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp><literal name="exitcond_5_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
:6  %tmp_243 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_242)

]]></Node>
<StgValue><ssdm name="tmp_243"/></StgValue>
</operation>

<operation id="1500" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp><literal name="exitcond_5_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1248" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %B_addr_47 = getelementptr [64 x i32]* %B, i64 0, i64 %tmp_243

]]></Node>
<StgValue><ssdm name="B_addr_47"/></StgValue>
</operation>

<operation id="1501" st_id="190" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp><literal name="exitcond_5_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1249" bw="32" op_0_bw="6">
<![CDATA[
:8  %A_load_47 = load i32* %A_addr_47, align 4

]]></Node>
<StgValue><ssdm name="A_load_47"/></StgValue>
</operation>

<operation id="1502" st_id="190" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp><literal name="exitcond_5_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1250" bw="32" op_0_bw="6">
<![CDATA[
:9  %B_load_47 = load i32* %B_addr_47, align 4

]]></Node>
<StgValue><ssdm name="B_load_47"/></StgValue>
</operation>

<operation id="1503" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp><literal name="exitcond_5_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1257" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_95 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_46) nounwind

]]></Node>
<StgValue><ssdm name="empty_95"/></StgValue>
</operation>

<operation id="1504" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp><literal name="exitcond_5_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1258" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_47 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="1505" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp><literal name="exitcond_5_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1259" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %146

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="191" st_id="191">

<operation id="1506" st_id="191" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1249" bw="32" op_0_bw="6">
<![CDATA[
:8  %A_load_47 = load i32* %A_addr_47, align 4

]]></Node>
<StgValue><ssdm name="A_load_47"/></StgValue>
</operation>

<operation id="1507" st_id="191" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1250" bw="32" op_0_bw="6">
<![CDATA[
:9  %B_load_47 = load i32* %B_addr_47, align 4

]]></Node>
<StgValue><ssdm name="B_load_47"/></StgValue>
</operation>

<operation id="1508" st_id="191" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1252" bw="32" op_0_bw="6">
<![CDATA[
:11  %C_load_47 = load i32* %C_addr_47, align 4

]]></Node>
<StgValue><ssdm name="C_load_47"/></StgValue>
</operation>
</state>

<state id="192" st_id="192">

<operation id="1509" st_id="192" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_5_5_7 = mul nsw i32 %A_load_47, %B_load_47

]]></Node>
<StgValue><ssdm name="tmp_5_5_7"/></StgValue>
</operation>

<operation id="1510" st_id="192" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1252" bw="32" op_0_bw="6">
<![CDATA[
:11  %C_load_47 = load i32* %C_addr_47, align 4

]]></Node>
<StgValue><ssdm name="C_load_47"/></StgValue>
</operation>
</state>

<state id="193" st_id="193">

<operation id="1511" st_id="193" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="384">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_6_5_7 = add nsw i32 %C_load_47, %tmp_5_5_7

]]></Node>
<StgValue><ssdm name="tmp_6_5_7"/></StgValue>
</operation>

<operation id="1512" st_id="193" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="384">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1254" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:13  store i32 %tmp_6_5_7, i32* %C_addr_47, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1513" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="384">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1255" bw="0" op_0_bw="0">
<![CDATA[
:14  br label %143

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="194" st_id="194">

<operation id="1514" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="385">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1261" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %k_6 = phi i4 [ 0, %142 ], [ %k_1_6, %147 ]

]]></Node>
<StgValue><ssdm name="k_6"/></StgValue>
</operation>

<operation id="1515" st_id="194" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="385">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %exitcond_6 = icmp eq i4 %k_6, -8

]]></Node>
<StgValue><ssdm name="exitcond_6"/></StgValue>
</operation>

<operation id="1516" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="385">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1263" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_98 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_98"/></StgValue>
</operation>

<operation id="1517" st_id="194" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="385">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %k_1_6 = add i4 %k_6, 1

]]></Node>
<StgValue><ssdm name="k_1_6"/></StgValue>
</operation>

<operation id="1518" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="385">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1265" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond_6, label %145, label %147

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1519" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="387">
<or_exp><and_exp><literal name="exitcond_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1267" bw="64" op_0_bw="64" op_1_bw="60" op_2_bw="4">
<![CDATA[
:0  %tmp_244 = call i64 @_ssdm_op_BitConcatenate.i64.i60.i4(i60 3, i4 %k_6)

]]></Node>
<StgValue><ssdm name="tmp_244"/></StgValue>
</operation>

<operation id="1520" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="387">
<or_exp><and_exp><literal name="exitcond_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1268" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %A_addr_48 = getelementptr [64 x i32]* %A, i64 0, i64 %tmp_244

]]></Node>
<StgValue><ssdm name="A_addr_48"/></StgValue>
</operation>

<operation id="1521" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="387">
<or_exp><and_exp><literal name="exitcond_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1269" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
:2  %tmp_245 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %k_6, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_245"/></StgValue>
</operation>

<operation id="1522" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="387">
<or_exp><and_exp><literal name="exitcond_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1270" bw="64" op_0_bw="7">
<![CDATA[
:3  %tmp_246 = zext i7 %tmp_245 to i64

]]></Node>
<StgValue><ssdm name="tmp_246"/></StgValue>
</operation>

<operation id="1523" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="387">
<or_exp><and_exp><literal name="exitcond_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1271" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %B_addr_48 = getelementptr [64 x i32]* %B, i64 0, i64 %tmp_246

]]></Node>
<StgValue><ssdm name="B_addr_48"/></StgValue>
</operation>

<operation id="1524" st_id="194" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="387">
<or_exp><and_exp><literal name="exitcond_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1272" bw="32" op_0_bw="6">
<![CDATA[
:5  %A_load_48 = load i32* %A_addr_48, align 4

]]></Node>
<StgValue><ssdm name="A_load_48"/></StgValue>
</operation>

<operation id="1525" st_id="194" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="387">
<or_exp><and_exp><literal name="exitcond_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1273" bw="32" op_0_bw="6">
<![CDATA[
:6  %B_load_48 = load i32* %B_addr_48, align 4

]]></Node>
<StgValue><ssdm name="B_load_48"/></StgValue>
</operation>

<operation id="1526" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="389">
<or_exp><and_exp><literal name="exitcond_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1280" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_97 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_47) nounwind

]]></Node>
<StgValue><ssdm name="empty_97"/></StgValue>
</operation>

<operation id="1527" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="389">
<or_exp><and_exp><literal name="exitcond_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1281" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_48 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="1528" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="389">
<or_exp><and_exp><literal name="exitcond_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1282" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %149

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="195" st_id="195">

<operation id="1529" st_id="195" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="390">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1272" bw="32" op_0_bw="6">
<![CDATA[
:5  %A_load_48 = load i32* %A_addr_48, align 4

]]></Node>
<StgValue><ssdm name="A_load_48"/></StgValue>
</operation>

<operation id="1530" st_id="195" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="390">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1273" bw="32" op_0_bw="6">
<![CDATA[
:6  %B_load_48 = load i32* %B_addr_48, align 4

]]></Node>
<StgValue><ssdm name="B_load_48"/></StgValue>
</operation>

<operation id="1531" st_id="195" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="390">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1275" bw="32" op_0_bw="6">
<![CDATA[
:8  %C_load_48 = load i32* %C_addr_48, align 4

]]></Node>
<StgValue><ssdm name="C_load_48"/></StgValue>
</operation>
</state>

<state id="196" st_id="196">

<operation id="1532" st_id="196" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="391">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_5_6 = mul nsw i32 %B_load_48, %A_load_48

]]></Node>
<StgValue><ssdm name="tmp_5_6"/></StgValue>
</operation>

<operation id="1533" st_id="196" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="391">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1275" bw="32" op_0_bw="6">
<![CDATA[
:8  %C_load_48 = load i32* %C_addr_48, align 4

]]></Node>
<StgValue><ssdm name="C_load_48"/></StgValue>
</operation>
</state>

<state id="197" st_id="197">

<operation id="1534" st_id="197" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_6_6 = add nsw i32 %tmp_5_6, %C_load_48

]]></Node>
<StgValue><ssdm name="tmp_6_6"/></StgValue>
</operation>

<operation id="1535" st_id="197" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1277" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:10  store i32 %tmp_6_6, i32* %C_addr_48, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1536" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1278" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %146

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="198" st_id="198">

<operation id="1537" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="393">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1284" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %k_6_1 = phi i4 [ 0, %145 ], [ %k_1_6_1, %150 ]

]]></Node>
<StgValue><ssdm name="k_6_1"/></StgValue>
</operation>

<operation id="1538" st_id="198" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="393">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %exitcond_6_1 = icmp eq i4 %k_6_1, -8

]]></Node>
<StgValue><ssdm name="exitcond_6_1"/></StgValue>
</operation>

<operation id="1539" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="393">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1286" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_100 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_100"/></StgValue>
</operation>

<operation id="1540" st_id="198" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="393">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1287" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %k_1_6_1 = add i4 %k_6_1, 1

]]></Node>
<StgValue><ssdm name="k_1_6_1"/></StgValue>
</operation>

<operation id="1541" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="393">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1288" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond_6_1, label %148, label %150

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1542" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp><literal name="exitcond_6_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="64" op_0_bw="64" op_1_bw="60" op_2_bw="4">
<![CDATA[
:0  %tmp_247 = call i64 @_ssdm_op_BitConcatenate.i64.i60.i4(i60 3, i4 %k_6_1)

]]></Node>
<StgValue><ssdm name="tmp_247"/></StgValue>
</operation>

<operation id="1543" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp><literal name="exitcond_6_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1291" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %A_addr_49 = getelementptr [64 x i32]* %A, i64 0, i64 %tmp_247

]]></Node>
<StgValue><ssdm name="A_addr_49"/></StgValue>
</operation>

<operation id="1544" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp><literal name="exitcond_6_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1292" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
:2  %tmp_248 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %k_6_1, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_248"/></StgValue>
</operation>

<operation id="1545" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp><literal name="exitcond_6_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1293" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %tmp_249 = or i7 %tmp_248, 1

]]></Node>
<StgValue><ssdm name="tmp_249"/></StgValue>
</operation>

<operation id="1546" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp><literal name="exitcond_6_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1294" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
:4  %tmp_250 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_249)

]]></Node>
<StgValue><ssdm name="tmp_250"/></StgValue>
</operation>

<operation id="1547" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp><literal name="exitcond_6_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1295" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %B_addr_49 = getelementptr [64 x i32]* %B, i64 0, i64 %tmp_250

]]></Node>
<StgValue><ssdm name="B_addr_49"/></StgValue>
</operation>

<operation id="1548" st_id="198" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp><literal name="exitcond_6_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1296" bw="32" op_0_bw="6">
<![CDATA[
:6  %A_load_49 = load i32* %A_addr_49, align 4

]]></Node>
<StgValue><ssdm name="A_load_49"/></StgValue>
</operation>

<operation id="1549" st_id="198" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp><literal name="exitcond_6_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1297" bw="32" op_0_bw="6">
<![CDATA[
:7  %B_load_49 = load i32* %B_addr_49, align 4

]]></Node>
<StgValue><ssdm name="B_load_49"/></StgValue>
</operation>

<operation id="1550" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp><literal name="exitcond_6_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1304" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_99 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_48) nounwind

]]></Node>
<StgValue><ssdm name="empty_99"/></StgValue>
</operation>

<operation id="1551" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp><literal name="exitcond_6_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1305" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_49 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="1552" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp><literal name="exitcond_6_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1306" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %152

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="199" st_id="199">

<operation id="1553" st_id="199" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1296" bw="32" op_0_bw="6">
<![CDATA[
:6  %A_load_49 = load i32* %A_addr_49, align 4

]]></Node>
<StgValue><ssdm name="A_load_49"/></StgValue>
</operation>

<operation id="1554" st_id="199" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1297" bw="32" op_0_bw="6">
<![CDATA[
:7  %B_load_49 = load i32* %B_addr_49, align 4

]]></Node>
<StgValue><ssdm name="B_load_49"/></StgValue>
</operation>

<operation id="1555" st_id="199" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1299" bw="32" op_0_bw="6">
<![CDATA[
:9  %C_load_49 = load i32* %C_addr_49, align 4

]]></Node>
<StgValue><ssdm name="C_load_49"/></StgValue>
</operation>
</state>

<state id="200" st_id="200">

<operation id="1556" st_id="200" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="399">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_5_6_1 = mul nsw i32 %B_load_49, %A_load_49

]]></Node>
<StgValue><ssdm name="tmp_5_6_1"/></StgValue>
</operation>

<operation id="1557" st_id="200" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="399">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1299" bw="32" op_0_bw="6">
<![CDATA[
:9  %C_load_49 = load i32* %C_addr_49, align 4

]]></Node>
<StgValue><ssdm name="C_load_49"/></StgValue>
</operation>
</state>

<state id="201" st_id="201">

<operation id="1558" st_id="201" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="400">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_6_6_1 = add nsw i32 %tmp_5_6_1, %C_load_49

]]></Node>
<StgValue><ssdm name="tmp_6_6_1"/></StgValue>
</operation>

<operation id="1559" st_id="201" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="400">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1301" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:11  store i32 %tmp_6_6_1, i32* %C_addr_49, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1560" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="400">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1302" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %149

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="202" st_id="202">

<operation id="1561" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="401">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1308" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %k_6_2 = phi i4 [ 0, %148 ], [ %k_1_6_2, %153 ]

]]></Node>
<StgValue><ssdm name="k_6_2"/></StgValue>
</operation>

<operation id="1562" st_id="202" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="401">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1309" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %exitcond_6_2 = icmp eq i4 %k_6_2, -8

]]></Node>
<StgValue><ssdm name="exitcond_6_2"/></StgValue>
</operation>

<operation id="1563" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="401">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1310" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_102 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_102"/></StgValue>
</operation>

<operation id="1564" st_id="202" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="401">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1311" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %k_1_6_2 = add i4 %k_6_2, 1

]]></Node>
<StgValue><ssdm name="k_1_6_2"/></StgValue>
</operation>

<operation id="1565" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="401">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1312" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond_6_2, label %151, label %153

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1566" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp><literal name="exitcond_6_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1314" bw="64" op_0_bw="64" op_1_bw="60" op_2_bw="4">
<![CDATA[
:0  %tmp_251 = call i64 @_ssdm_op_BitConcatenate.i64.i60.i4(i60 3, i4 %k_6_2)

]]></Node>
<StgValue><ssdm name="tmp_251"/></StgValue>
</operation>

<operation id="1567" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp><literal name="exitcond_6_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1315" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %A_addr_50 = getelementptr [64 x i32]* %A, i64 0, i64 %tmp_251

]]></Node>
<StgValue><ssdm name="A_addr_50"/></StgValue>
</operation>

<operation id="1568" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp><literal name="exitcond_6_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1316" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
:2  %tmp_252 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %k_6_2, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_252"/></StgValue>
</operation>

<operation id="1569" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp><literal name="exitcond_6_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1317" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %tmp_253 = or i7 %tmp_252, 2

]]></Node>
<StgValue><ssdm name="tmp_253"/></StgValue>
</operation>

<operation id="1570" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp><literal name="exitcond_6_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1318" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
:4  %tmp_254 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_253)

]]></Node>
<StgValue><ssdm name="tmp_254"/></StgValue>
</operation>

<operation id="1571" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp><literal name="exitcond_6_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1319" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %B_addr_50 = getelementptr [64 x i32]* %B, i64 0, i64 %tmp_254

]]></Node>
<StgValue><ssdm name="B_addr_50"/></StgValue>
</operation>

<operation id="1572" st_id="202" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp><literal name="exitcond_6_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1320" bw="32" op_0_bw="6">
<![CDATA[
:6  %A_load_50 = load i32* %A_addr_50, align 4

]]></Node>
<StgValue><ssdm name="A_load_50"/></StgValue>
</operation>

<operation id="1573" st_id="202" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp><literal name="exitcond_6_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1321" bw="32" op_0_bw="6">
<![CDATA[
:7  %B_load_50 = load i32* %B_addr_50, align 4

]]></Node>
<StgValue><ssdm name="B_load_50"/></StgValue>
</operation>

<operation id="1574" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="405">
<or_exp><and_exp><literal name="exitcond_6_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1328" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_101 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_49) nounwind

]]></Node>
<StgValue><ssdm name="empty_101"/></StgValue>
</operation>

<operation id="1575" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="405">
<or_exp><and_exp><literal name="exitcond_6_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1329" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_50 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="1576" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="405">
<or_exp><and_exp><literal name="exitcond_6_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1330" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %155

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="203" st_id="203">

<operation id="1577" st_id="203" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1320" bw="32" op_0_bw="6">
<![CDATA[
:6  %A_load_50 = load i32* %A_addr_50, align 4

]]></Node>
<StgValue><ssdm name="A_load_50"/></StgValue>
</operation>

<operation id="1578" st_id="203" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1321" bw="32" op_0_bw="6">
<![CDATA[
:7  %B_load_50 = load i32* %B_addr_50, align 4

]]></Node>
<StgValue><ssdm name="B_load_50"/></StgValue>
</operation>

<operation id="1579" st_id="203" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="32" op_0_bw="6">
<![CDATA[
:9  %C_load_50 = load i32* %C_addr_50, align 4

]]></Node>
<StgValue><ssdm name="C_load_50"/></StgValue>
</operation>
</state>

<state id="204" st_id="204">

<operation id="1580" st_id="204" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="407">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_5_6_2 = mul nsw i32 %B_load_50, %A_load_50

]]></Node>
<StgValue><ssdm name="tmp_5_6_2"/></StgValue>
</operation>

<operation id="1581" st_id="204" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="407">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="32" op_0_bw="6">
<![CDATA[
:9  %C_load_50 = load i32* %C_addr_50, align 4

]]></Node>
<StgValue><ssdm name="C_load_50"/></StgValue>
</operation>
</state>

<state id="205" st_id="205">

<operation id="1582" st_id="205" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1324" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_6_6_2 = add nsw i32 %tmp_5_6_2, %C_load_50

]]></Node>
<StgValue><ssdm name="tmp_6_6_2"/></StgValue>
</operation>

<operation id="1583" st_id="205" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1325" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:11  store i32 %tmp_6_6_2, i32* %C_addr_50, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1584" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1326" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %152

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="206" st_id="206">

<operation id="1585" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %k_6_3 = phi i4 [ 0, %151 ], [ %k_1_6_3, %156 ]

]]></Node>
<StgValue><ssdm name="k_6_3"/></StgValue>
</operation>

<operation id="1586" st_id="206" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1333" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %exitcond_6_3 = icmp eq i4 %k_6_3, -8

]]></Node>
<StgValue><ssdm name="exitcond_6_3"/></StgValue>
</operation>

<operation id="1587" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1334" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_104 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_104"/></StgValue>
</operation>

<operation id="1588" st_id="206" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1335" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %k_1_6_3 = add i4 %k_6_3, 1

]]></Node>
<StgValue><ssdm name="k_1_6_3"/></StgValue>
</operation>

<operation id="1589" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1336" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond_6_3, label %154, label %156

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1590" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="411">
<or_exp><and_exp><literal name="exitcond_6_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="64" op_0_bw="64" op_1_bw="60" op_2_bw="4">
<![CDATA[
:0  %tmp_255 = call i64 @_ssdm_op_BitConcatenate.i64.i60.i4(i60 3, i4 %k_6_3)

]]></Node>
<StgValue><ssdm name="tmp_255"/></StgValue>
</operation>

<operation id="1591" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="411">
<or_exp><and_exp><literal name="exitcond_6_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1339" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %A_addr_51 = getelementptr [64 x i32]* %A, i64 0, i64 %tmp_255

]]></Node>
<StgValue><ssdm name="A_addr_51"/></StgValue>
</operation>

<operation id="1592" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="411">
<or_exp><and_exp><literal name="exitcond_6_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1340" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
:2  %tmp_256 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %k_6_3, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_256"/></StgValue>
</operation>

<operation id="1593" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="411">
<or_exp><and_exp><literal name="exitcond_6_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1341" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %tmp_257 = or i7 %tmp_256, 3

]]></Node>
<StgValue><ssdm name="tmp_257"/></StgValue>
</operation>

<operation id="1594" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="411">
<or_exp><and_exp><literal name="exitcond_6_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1342" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
:4  %tmp_258 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_257)

]]></Node>
<StgValue><ssdm name="tmp_258"/></StgValue>
</operation>

<operation id="1595" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="411">
<or_exp><and_exp><literal name="exitcond_6_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1343" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %B_addr_51 = getelementptr [64 x i32]* %B, i64 0, i64 %tmp_258

]]></Node>
<StgValue><ssdm name="B_addr_51"/></StgValue>
</operation>

<operation id="1596" st_id="206" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="411">
<or_exp><and_exp><literal name="exitcond_6_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1344" bw="32" op_0_bw="6">
<![CDATA[
:6  %A_load_51 = load i32* %A_addr_51, align 4

]]></Node>
<StgValue><ssdm name="A_load_51"/></StgValue>
</operation>

<operation id="1597" st_id="206" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="411">
<or_exp><and_exp><literal name="exitcond_6_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1345" bw="32" op_0_bw="6">
<![CDATA[
:7  %B_load_51 = load i32* %B_addr_51, align 4

]]></Node>
<StgValue><ssdm name="B_load_51"/></StgValue>
</operation>

<operation id="1598" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="413">
<or_exp><and_exp><literal name="exitcond_6_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1352" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_103 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_50) nounwind

]]></Node>
<StgValue><ssdm name="empty_103"/></StgValue>
</operation>

<operation id="1599" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="413">
<or_exp><and_exp><literal name="exitcond_6_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1353" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_51 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="1600" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="413">
<or_exp><and_exp><literal name="exitcond_6_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1354" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %158

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="207" st_id="207">

<operation id="1601" st_id="207" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="414">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1344" bw="32" op_0_bw="6">
<![CDATA[
:6  %A_load_51 = load i32* %A_addr_51, align 4

]]></Node>
<StgValue><ssdm name="A_load_51"/></StgValue>
</operation>

<operation id="1602" st_id="207" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="414">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1345" bw="32" op_0_bw="6">
<![CDATA[
:7  %B_load_51 = load i32* %B_addr_51, align 4

]]></Node>
<StgValue><ssdm name="B_load_51"/></StgValue>
</operation>

<operation id="1603" st_id="207" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="414">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1347" bw="32" op_0_bw="6">
<![CDATA[
:9  %C_load_51 = load i32* %C_addr_51, align 4

]]></Node>
<StgValue><ssdm name="C_load_51"/></StgValue>
</operation>
</state>

<state id="208" st_id="208">

<operation id="1604" st_id="208" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="415">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1346" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_5_6_3 = mul nsw i32 %B_load_51, %A_load_51

]]></Node>
<StgValue><ssdm name="tmp_5_6_3"/></StgValue>
</operation>

<operation id="1605" st_id="208" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="415">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1347" bw="32" op_0_bw="6">
<![CDATA[
:9  %C_load_51 = load i32* %C_addr_51, align 4

]]></Node>
<StgValue><ssdm name="C_load_51"/></StgValue>
</operation>
</state>

<state id="209" st_id="209">

<operation id="1606" st_id="209" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_6_6_3 = add nsw i32 %tmp_5_6_3, %C_load_51

]]></Node>
<StgValue><ssdm name="tmp_6_6_3"/></StgValue>
</operation>

<operation id="1607" st_id="209" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1349" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:11  store i32 %tmp_6_6_3, i32* %C_addr_51, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1608" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1350" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %155

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="210" st_id="210">

<operation id="1609" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="417">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1356" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %k_6_4 = phi i4 [ 0, %154 ], [ %k_1_6_4, %159 ]

]]></Node>
<StgValue><ssdm name="k_6_4"/></StgValue>
</operation>

<operation id="1610" st_id="210" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="417">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1357" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %exitcond_6_4 = icmp eq i4 %k_6_4, -8

]]></Node>
<StgValue><ssdm name="exitcond_6_4"/></StgValue>
</operation>

<operation id="1611" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="417">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1358" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_106 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_106"/></StgValue>
</operation>

<operation id="1612" st_id="210" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="417">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1359" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %k_1_6_4 = add i4 %k_6_4, 1

]]></Node>
<StgValue><ssdm name="k_1_6_4"/></StgValue>
</operation>

<operation id="1613" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="417">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1360" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond_6_4, label %157, label %159

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1614" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp><literal name="exitcond_6_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1362" bw="64" op_0_bw="64" op_1_bw="60" op_2_bw="4">
<![CDATA[
:0  %tmp_259 = call i64 @_ssdm_op_BitConcatenate.i64.i60.i4(i60 3, i4 %k_6_4)

]]></Node>
<StgValue><ssdm name="tmp_259"/></StgValue>
</operation>

<operation id="1615" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp><literal name="exitcond_6_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1363" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %A_addr_52 = getelementptr [64 x i32]* %A, i64 0, i64 %tmp_259

]]></Node>
<StgValue><ssdm name="A_addr_52"/></StgValue>
</operation>

<operation id="1616" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp><literal name="exitcond_6_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1364" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
:2  %tmp_260 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %k_6_4, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_260"/></StgValue>
</operation>

<operation id="1617" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp><literal name="exitcond_6_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1365" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %tmp_261 = or i7 %tmp_260, 4

]]></Node>
<StgValue><ssdm name="tmp_261"/></StgValue>
</operation>

<operation id="1618" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp><literal name="exitcond_6_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1366" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
:4  %tmp_262 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_261)

]]></Node>
<StgValue><ssdm name="tmp_262"/></StgValue>
</operation>

<operation id="1619" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp><literal name="exitcond_6_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1367" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %B_addr_52 = getelementptr [64 x i32]* %B, i64 0, i64 %tmp_262

]]></Node>
<StgValue><ssdm name="B_addr_52"/></StgValue>
</operation>

<operation id="1620" st_id="210" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp><literal name="exitcond_6_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1368" bw="32" op_0_bw="6">
<![CDATA[
:6  %A_load_52 = load i32* %A_addr_52, align 4

]]></Node>
<StgValue><ssdm name="A_load_52"/></StgValue>
</operation>

<operation id="1621" st_id="210" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp><literal name="exitcond_6_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1369" bw="32" op_0_bw="6">
<![CDATA[
:7  %B_load_52 = load i32* %B_addr_52, align 4

]]></Node>
<StgValue><ssdm name="B_load_52"/></StgValue>
</operation>

<operation id="1622" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="421">
<or_exp><and_exp><literal name="exitcond_6_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1376" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_105 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_51) nounwind

]]></Node>
<StgValue><ssdm name="empty_105"/></StgValue>
</operation>

<operation id="1623" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="421">
<or_exp><and_exp><literal name="exitcond_6_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1377" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_52 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="1624" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="421">
<or_exp><and_exp><literal name="exitcond_6_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1378" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %161

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="211" st_id="211">

<operation id="1625" st_id="211" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="422">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1368" bw="32" op_0_bw="6">
<![CDATA[
:6  %A_load_52 = load i32* %A_addr_52, align 4

]]></Node>
<StgValue><ssdm name="A_load_52"/></StgValue>
</operation>

<operation id="1626" st_id="211" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="422">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1369" bw="32" op_0_bw="6">
<![CDATA[
:7  %B_load_52 = load i32* %B_addr_52, align 4

]]></Node>
<StgValue><ssdm name="B_load_52"/></StgValue>
</operation>

<operation id="1627" st_id="211" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="422">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1371" bw="32" op_0_bw="6">
<![CDATA[
:9  %C_load_52 = load i32* %C_addr_52, align 4

]]></Node>
<StgValue><ssdm name="C_load_52"/></StgValue>
</operation>
</state>

<state id="212" st_id="212">

<operation id="1628" st_id="212" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="423">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_5_6_4 = mul nsw i32 %B_load_52, %A_load_52

]]></Node>
<StgValue><ssdm name="tmp_5_6_4"/></StgValue>
</operation>

<operation id="1629" st_id="212" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="423">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1371" bw="32" op_0_bw="6">
<![CDATA[
:9  %C_load_52 = load i32* %C_addr_52, align 4

]]></Node>
<StgValue><ssdm name="C_load_52"/></StgValue>
</operation>
</state>

<state id="213" st_id="213">

<operation id="1630" st_id="213" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_6_6_4 = add nsw i32 %tmp_5_6_4, %C_load_52

]]></Node>
<StgValue><ssdm name="tmp_6_6_4"/></StgValue>
</operation>

<operation id="1631" st_id="213" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1373" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:11  store i32 %tmp_6_6_4, i32* %C_addr_52, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1632" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1374" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %158

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="214" st_id="214">

<operation id="1633" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1380" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %k_6_5 = phi i4 [ 0, %157 ], [ %k_1_6_5, %162 ]

]]></Node>
<StgValue><ssdm name="k_6_5"/></StgValue>
</operation>

<operation id="1634" st_id="214" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1381" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %exitcond_6_5 = icmp eq i4 %k_6_5, -8

]]></Node>
<StgValue><ssdm name="exitcond_6_5"/></StgValue>
</operation>

<operation id="1635" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1382" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_108 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_108"/></StgValue>
</operation>

<operation id="1636" st_id="214" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1383" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %k_1_6_5 = add i4 %k_6_5, 1

]]></Node>
<StgValue><ssdm name="k_1_6_5"/></StgValue>
</operation>

<operation id="1637" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1384" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond_6_5, label %160, label %162

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1638" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="exitcond_6_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1386" bw="64" op_0_bw="64" op_1_bw="60" op_2_bw="4">
<![CDATA[
:0  %tmp_263 = call i64 @_ssdm_op_BitConcatenate.i64.i60.i4(i60 3, i4 %k_6_5)

]]></Node>
<StgValue><ssdm name="tmp_263"/></StgValue>
</operation>

<operation id="1639" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="exitcond_6_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1387" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %A_addr_53 = getelementptr [64 x i32]* %A, i64 0, i64 %tmp_263

]]></Node>
<StgValue><ssdm name="A_addr_53"/></StgValue>
</operation>

<operation id="1640" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="exitcond_6_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1388" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
:2  %tmp_264 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %k_6_5, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_264"/></StgValue>
</operation>

<operation id="1641" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="exitcond_6_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1389" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %tmp_265 = or i7 %tmp_264, 5

]]></Node>
<StgValue><ssdm name="tmp_265"/></StgValue>
</operation>

<operation id="1642" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="exitcond_6_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1390" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
:4  %tmp_266 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_265)

]]></Node>
<StgValue><ssdm name="tmp_266"/></StgValue>
</operation>

<operation id="1643" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="exitcond_6_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1391" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %B_addr_53 = getelementptr [64 x i32]* %B, i64 0, i64 %tmp_266

]]></Node>
<StgValue><ssdm name="B_addr_53"/></StgValue>
</operation>

<operation id="1644" st_id="214" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="exitcond_6_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1392" bw="32" op_0_bw="6">
<![CDATA[
:6  %A_load_53 = load i32* %A_addr_53, align 4

]]></Node>
<StgValue><ssdm name="A_load_53"/></StgValue>
</operation>

<operation id="1645" st_id="214" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="exitcond_6_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1393" bw="32" op_0_bw="6">
<![CDATA[
:7  %B_load_53 = load i32* %B_addr_53, align 4

]]></Node>
<StgValue><ssdm name="B_load_53"/></StgValue>
</operation>

<operation id="1646" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp><literal name="exitcond_6_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1400" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_107 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_52) nounwind

]]></Node>
<StgValue><ssdm name="empty_107"/></StgValue>
</operation>

<operation id="1647" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp><literal name="exitcond_6_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1401" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_53 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="1648" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp><literal name="exitcond_6_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1402" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %164

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="215" st_id="215">

<operation id="1649" st_id="215" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1392" bw="32" op_0_bw="6">
<![CDATA[
:6  %A_load_53 = load i32* %A_addr_53, align 4

]]></Node>
<StgValue><ssdm name="A_load_53"/></StgValue>
</operation>

<operation id="1650" st_id="215" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1393" bw="32" op_0_bw="6">
<![CDATA[
:7  %B_load_53 = load i32* %B_addr_53, align 4

]]></Node>
<StgValue><ssdm name="B_load_53"/></StgValue>
</operation>

<operation id="1651" st_id="215" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1395" bw="32" op_0_bw="6">
<![CDATA[
:9  %C_load_53 = load i32* %C_addr_53, align 4

]]></Node>
<StgValue><ssdm name="C_load_53"/></StgValue>
</operation>
</state>

<state id="216" st_id="216">

<operation id="1652" st_id="216" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_5_6_5 = mul nsw i32 %B_load_53, %A_load_53

]]></Node>
<StgValue><ssdm name="tmp_5_6_5"/></StgValue>
</operation>

<operation id="1653" st_id="216" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1395" bw="32" op_0_bw="6">
<![CDATA[
:9  %C_load_53 = load i32* %C_addr_53, align 4

]]></Node>
<StgValue><ssdm name="C_load_53"/></StgValue>
</operation>
</state>

<state id="217" st_id="217">

<operation id="1654" st_id="217" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_6_6_5 = add nsw i32 %tmp_5_6_5, %C_load_53

]]></Node>
<StgValue><ssdm name="tmp_6_6_5"/></StgValue>
</operation>

<operation id="1655" st_id="217" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1397" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:11  store i32 %tmp_6_6_5, i32* %C_addr_53, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1656" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1398" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %161

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="218" st_id="218">

<operation id="1657" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1404" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %k_6_6 = phi i4 [ 0, %160 ], [ %k_1_6_6, %165 ]

]]></Node>
<StgValue><ssdm name="k_6_6"/></StgValue>
</operation>

<operation id="1658" st_id="218" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1405" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %exitcond_6_6 = icmp eq i4 %k_6_6, -8

]]></Node>
<StgValue><ssdm name="exitcond_6_6"/></StgValue>
</operation>

<operation id="1659" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1406" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_110 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_110"/></StgValue>
</operation>

<operation id="1660" st_id="218" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1407" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %k_1_6_6 = add i4 %k_6_6, 1

]]></Node>
<StgValue><ssdm name="k_1_6_6"/></StgValue>
</operation>

<operation id="1661" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1408" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond_6_6, label %163, label %165

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1662" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="435">
<or_exp><and_exp><literal name="exitcond_6_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="64" op_0_bw="64" op_1_bw="60" op_2_bw="4">
<![CDATA[
:0  %tmp_267 = call i64 @_ssdm_op_BitConcatenate.i64.i60.i4(i60 3, i4 %k_6_6)

]]></Node>
<StgValue><ssdm name="tmp_267"/></StgValue>
</operation>

<operation id="1663" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="435">
<or_exp><and_exp><literal name="exitcond_6_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1411" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %A_addr_54 = getelementptr [64 x i32]* %A, i64 0, i64 %tmp_267

]]></Node>
<StgValue><ssdm name="A_addr_54"/></StgValue>
</operation>

<operation id="1664" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="435">
<or_exp><and_exp><literal name="exitcond_6_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1412" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
:2  %tmp_268 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %k_6_6, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_268"/></StgValue>
</operation>

<operation id="1665" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="435">
<or_exp><and_exp><literal name="exitcond_6_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1413" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %tmp_269 = or i7 %tmp_268, 6

]]></Node>
<StgValue><ssdm name="tmp_269"/></StgValue>
</operation>

<operation id="1666" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="435">
<or_exp><and_exp><literal name="exitcond_6_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1414" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
:4  %tmp_270 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_269)

]]></Node>
<StgValue><ssdm name="tmp_270"/></StgValue>
</operation>

<operation id="1667" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="435">
<or_exp><and_exp><literal name="exitcond_6_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1415" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %B_addr_54 = getelementptr [64 x i32]* %B, i64 0, i64 %tmp_270

]]></Node>
<StgValue><ssdm name="B_addr_54"/></StgValue>
</operation>

<operation id="1668" st_id="218" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="435">
<or_exp><and_exp><literal name="exitcond_6_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1416" bw="32" op_0_bw="6">
<![CDATA[
:6  %A_load_54 = load i32* %A_addr_54, align 4

]]></Node>
<StgValue><ssdm name="A_load_54"/></StgValue>
</operation>

<operation id="1669" st_id="218" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="435">
<or_exp><and_exp><literal name="exitcond_6_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1417" bw="32" op_0_bw="6">
<![CDATA[
:7  %B_load_54 = load i32* %B_addr_54, align 4

]]></Node>
<StgValue><ssdm name="B_load_54"/></StgValue>
</operation>

<operation id="1670" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp><literal name="exitcond_6_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1424" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_109 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_53) nounwind

]]></Node>
<StgValue><ssdm name="empty_109"/></StgValue>
</operation>

<operation id="1671" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp><literal name="exitcond_6_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1425" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_54 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="1672" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp><literal name="exitcond_6_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1426" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %167

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="219" st_id="219">

<operation id="1673" st_id="219" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1416" bw="32" op_0_bw="6">
<![CDATA[
:6  %A_load_54 = load i32* %A_addr_54, align 4

]]></Node>
<StgValue><ssdm name="A_load_54"/></StgValue>
</operation>

<operation id="1674" st_id="219" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1417" bw="32" op_0_bw="6">
<![CDATA[
:7  %B_load_54 = load i32* %B_addr_54, align 4

]]></Node>
<StgValue><ssdm name="B_load_54"/></StgValue>
</operation>

<operation id="1675" st_id="219" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1419" bw="32" op_0_bw="6">
<![CDATA[
:9  %C_load_54 = load i32* %C_addr_54, align 4

]]></Node>
<StgValue><ssdm name="C_load_54"/></StgValue>
</operation>
</state>

<state id="220" st_id="220">

<operation id="1676" st_id="220" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_5_6_6 = mul nsw i32 %B_load_54, %A_load_54

]]></Node>
<StgValue><ssdm name="tmp_5_6_6"/></StgValue>
</operation>

<operation id="1677" st_id="220" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1419" bw="32" op_0_bw="6">
<![CDATA[
:9  %C_load_54 = load i32* %C_addr_54, align 4

]]></Node>
<StgValue><ssdm name="C_load_54"/></StgValue>
</operation>
</state>

<state id="221" st_id="221">

<operation id="1678" st_id="221" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1420" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_6_6_6 = add nsw i32 %tmp_5_6_6, %C_load_54

]]></Node>
<StgValue><ssdm name="tmp_6_6_6"/></StgValue>
</operation>

<operation id="1679" st_id="221" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1421" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:11  store i32 %tmp_6_6_6, i32* %C_addr_54, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1680" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1422" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %164

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="222" st_id="222">

<operation id="1681" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1428" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %k_6_7 = phi i4 [ 0, %163 ], [ %k_1_6_7, %168 ]

]]></Node>
<StgValue><ssdm name="k_6_7"/></StgValue>
</operation>

<operation id="1682" st_id="222" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1429" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %exitcond_6_7 = icmp eq i4 %k_6_7, -8

]]></Node>
<StgValue><ssdm name="exitcond_6_7"/></StgValue>
</operation>

<operation id="1683" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1430" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_112 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_112"/></StgValue>
</operation>

<operation id="1684" st_id="222" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1431" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %k_1_6_7 = add i4 %k_6_7, 1

]]></Node>
<StgValue><ssdm name="k_1_6_7"/></StgValue>
</operation>

<operation id="1685" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1432" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond_6_7, label %166, label %168

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1686" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp><literal name="exitcond_6_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1434" bw="64" op_0_bw="64" op_1_bw="60" op_2_bw="4">
<![CDATA[
:0  %tmp_271 = call i64 @_ssdm_op_BitConcatenate.i64.i60.i4(i60 3, i4 %k_6_7)

]]></Node>
<StgValue><ssdm name="tmp_271"/></StgValue>
</operation>

<operation id="1687" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp><literal name="exitcond_6_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1435" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %A_addr_55 = getelementptr [64 x i32]* %A, i64 0, i64 %tmp_271

]]></Node>
<StgValue><ssdm name="A_addr_55"/></StgValue>
</operation>

<operation id="1688" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp><literal name="exitcond_6_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1436" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
:2  %tmp_272 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %k_6_7, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_272"/></StgValue>
</operation>

<operation id="1689" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp><literal name="exitcond_6_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1437" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %tmp_273 = or i7 %tmp_272, 7

]]></Node>
<StgValue><ssdm name="tmp_273"/></StgValue>
</operation>

<operation id="1690" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp><literal name="exitcond_6_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1438" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
:4  %tmp_274 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_273)

]]></Node>
<StgValue><ssdm name="tmp_274"/></StgValue>
</operation>

<operation id="1691" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp><literal name="exitcond_6_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1439" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %B_addr_55 = getelementptr [64 x i32]* %B, i64 0, i64 %tmp_274

]]></Node>
<StgValue><ssdm name="B_addr_55"/></StgValue>
</operation>

<operation id="1692" st_id="222" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp><literal name="exitcond_6_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1440" bw="32" op_0_bw="6">
<![CDATA[
:6  %A_load_55 = load i32* %A_addr_55, align 4

]]></Node>
<StgValue><ssdm name="A_load_55"/></StgValue>
</operation>

<operation id="1693" st_id="222" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp><literal name="exitcond_6_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="32" op_0_bw="6">
<![CDATA[
:7  %B_load_55 = load i32* %B_addr_55, align 4

]]></Node>
<StgValue><ssdm name="B_load_55"/></StgValue>
</operation>

<operation id="1694" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp><literal name="exitcond_6_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1448" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_111 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_54) nounwind

]]></Node>
<StgValue><ssdm name="empty_111"/></StgValue>
</operation>

<operation id="1695" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp><literal name="exitcond_6_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1449" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_55 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="1696" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp><literal name="exitcond_6_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1450" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %170

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="223" st_id="223">

<operation id="1697" st_id="223" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1440" bw="32" op_0_bw="6">
<![CDATA[
:6  %A_load_55 = load i32* %A_addr_55, align 4

]]></Node>
<StgValue><ssdm name="A_load_55"/></StgValue>
</operation>

<operation id="1698" st_id="223" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1441" bw="32" op_0_bw="6">
<![CDATA[
:7  %B_load_55 = load i32* %B_addr_55, align 4

]]></Node>
<StgValue><ssdm name="B_load_55"/></StgValue>
</operation>

<operation id="1699" st_id="223" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1443" bw="32" op_0_bw="6">
<![CDATA[
:9  %C_load_55 = load i32* %C_addr_55, align 4

]]></Node>
<StgValue><ssdm name="C_load_55"/></StgValue>
</operation>
</state>

<state id="224" st_id="224">

<operation id="1700" st_id="224" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1442" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_5_6_7 = mul nsw i32 %B_load_55, %A_load_55

]]></Node>
<StgValue><ssdm name="tmp_5_6_7"/></StgValue>
</operation>

<operation id="1701" st_id="224" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1443" bw="32" op_0_bw="6">
<![CDATA[
:9  %C_load_55 = load i32* %C_addr_55, align 4

]]></Node>
<StgValue><ssdm name="C_load_55"/></StgValue>
</operation>
</state>

<state id="225" st_id="225">

<operation id="1702" st_id="225" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1444" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_6_6_7 = add nsw i32 %tmp_5_6_7, %C_load_55

]]></Node>
<StgValue><ssdm name="tmp_6_6_7"/></StgValue>
</operation>

<operation id="1703" st_id="225" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1445" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:11  store i32 %tmp_6_6_7, i32* %C_addr_55, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1704" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1446" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %167

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="226" st_id="226">

<operation id="1705" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1452" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %k_7 = phi i4 [ 0, %166 ], [ %k_1_7, %171 ]

]]></Node>
<StgValue><ssdm name="k_7"/></StgValue>
</operation>

<operation id="1706" st_id="226" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1453" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %exitcond_7 = icmp eq i4 %k_7, -8

]]></Node>
<StgValue><ssdm name="exitcond_7"/></StgValue>
</operation>

<operation id="1707" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1454" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_114 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_114"/></StgValue>
</operation>

<operation id="1708" st_id="226" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1455" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %k_1_7 = add i4 %k_7, 1

]]></Node>
<StgValue><ssdm name="k_1_7"/></StgValue>
</operation>

<operation id="1709" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1456" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond_7, label %169, label %171

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1710" st_id="226" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp><literal name="exitcond_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1458" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %tmp_275 = xor i4 %k_7, -8

]]></Node>
<StgValue><ssdm name="tmp_275"/></StgValue>
</operation>

<operation id="1711" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp><literal name="exitcond_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1459" bw="6" op_0_bw="4">
<![CDATA[
:1  %tmp_275_cast8 = sext i4 %tmp_275 to i6

]]></Node>
<StgValue><ssdm name="tmp_275_cast8"/></StgValue>
</operation>

<operation id="1712" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp><literal name="exitcond_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1460" bw="64" op_0_bw="6">
<![CDATA[
:2  %tmp_275_cast = zext i6 %tmp_275_cast8 to i64

]]></Node>
<StgValue><ssdm name="tmp_275_cast"/></StgValue>
</operation>

<operation id="1713" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp><literal name="exitcond_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1461" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %A_addr_56 = getelementptr [64 x i32]* %A, i64 0, i64 %tmp_275_cast

]]></Node>
<StgValue><ssdm name="A_addr_56"/></StgValue>
</operation>

<operation id="1714" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp><literal name="exitcond_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1462" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
:4  %tmp_276 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %k_7, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_276"/></StgValue>
</operation>

<operation id="1715" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp><literal name="exitcond_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1463" bw="64" op_0_bw="7">
<![CDATA[
:5  %tmp_277 = zext i7 %tmp_276 to i64

]]></Node>
<StgValue><ssdm name="tmp_277"/></StgValue>
</operation>

<operation id="1716" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp><literal name="exitcond_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1464" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %B_addr_56 = getelementptr [64 x i32]* %B, i64 0, i64 %tmp_277

]]></Node>
<StgValue><ssdm name="B_addr_56"/></StgValue>
</operation>

<operation id="1717" st_id="226" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp><literal name="exitcond_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1465" bw="32" op_0_bw="6">
<![CDATA[
:7  %A_load_56 = load i32* %A_addr_56, align 4

]]></Node>
<StgValue><ssdm name="A_load_56"/></StgValue>
</operation>

<operation id="1718" st_id="226" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp><literal name="exitcond_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1466" bw="32" op_0_bw="6">
<![CDATA[
:8  %B_load_56 = load i32* %B_addr_56, align 4

]]></Node>
<StgValue><ssdm name="B_load_56"/></StgValue>
</operation>

<operation id="1719" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp><literal name="exitcond_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1473" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_113 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_55) nounwind

]]></Node>
<StgValue><ssdm name="empty_113"/></StgValue>
</operation>

<operation id="1720" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp><literal name="exitcond_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1474" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_56 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="1721" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp><literal name="exitcond_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1475" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %173

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="227" st_id="227">

<operation id="1722" st_id="227" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1465" bw="32" op_0_bw="6">
<![CDATA[
:7  %A_load_56 = load i32* %A_addr_56, align 4

]]></Node>
<StgValue><ssdm name="A_load_56"/></StgValue>
</operation>

<operation id="1723" st_id="227" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1466" bw="32" op_0_bw="6">
<![CDATA[
:8  %B_load_56 = load i32* %B_addr_56, align 4

]]></Node>
<StgValue><ssdm name="B_load_56"/></StgValue>
</operation>

<operation id="1724" st_id="227" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1468" bw="32" op_0_bw="6">
<![CDATA[
:10  %C_load_56 = load i32* %C_addr_56, align 4

]]></Node>
<StgValue><ssdm name="C_load_56"/></StgValue>
</operation>
</state>

<state id="228" st_id="228">

<operation id="1725" st_id="228" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1467" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_5_7 = mul nsw i32 %B_load_56, %A_load_56

]]></Node>
<StgValue><ssdm name="tmp_5_7"/></StgValue>
</operation>

<operation id="1726" st_id="228" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1468" bw="32" op_0_bw="6">
<![CDATA[
:10  %C_load_56 = load i32* %C_addr_56, align 4

]]></Node>
<StgValue><ssdm name="C_load_56"/></StgValue>
</operation>
</state>

<state id="229" st_id="229">

<operation id="1727" st_id="229" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1469" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_6_7 = add nsw i32 %tmp_5_7, %C_load_56

]]></Node>
<StgValue><ssdm name="tmp_6_7"/></StgValue>
</operation>

<operation id="1728" st_id="229" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1470" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:12  store i32 %tmp_6_7, i32* %C_addr_56, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1729" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1471" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %170

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="230" st_id="230">

<operation id="1730" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1477" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %k_7_1 = phi i4 [ 0, %169 ], [ %k_1_7_1, %174 ]

]]></Node>
<StgValue><ssdm name="k_7_1"/></StgValue>
</operation>

<operation id="1731" st_id="230" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1478" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %exitcond_7_1 = icmp eq i4 %k_7_1, -8

]]></Node>
<StgValue><ssdm name="exitcond_7_1"/></StgValue>
</operation>

<operation id="1732" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1479" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_116 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_116"/></StgValue>
</operation>

<operation id="1733" st_id="230" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1480" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %k_1_7_1 = add i4 %k_7_1, 1

]]></Node>
<StgValue><ssdm name="k_1_7_1"/></StgValue>
</operation>

<operation id="1734" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1481" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond_7_1, label %172, label %174

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1735" st_id="230" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp><literal name="exitcond_7_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1483" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %tmp_278 = xor i4 %k_7_1, -8

]]></Node>
<StgValue><ssdm name="tmp_278"/></StgValue>
</operation>

<operation id="1736" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp><literal name="exitcond_7_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1484" bw="6" op_0_bw="4">
<![CDATA[
:1  %tmp_278_cast7 = sext i4 %tmp_278 to i6

]]></Node>
<StgValue><ssdm name="tmp_278_cast7"/></StgValue>
</operation>

<operation id="1737" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp><literal name="exitcond_7_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1485" bw="64" op_0_bw="6">
<![CDATA[
:2  %tmp_278_cast = zext i6 %tmp_278_cast7 to i64

]]></Node>
<StgValue><ssdm name="tmp_278_cast"/></StgValue>
</operation>

<operation id="1738" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp><literal name="exitcond_7_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1486" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %A_addr_57 = getelementptr [64 x i32]* %A, i64 0, i64 %tmp_278_cast

]]></Node>
<StgValue><ssdm name="A_addr_57"/></StgValue>
</operation>

<operation id="1739" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp><literal name="exitcond_7_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1487" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
:4  %tmp_279 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %k_7_1, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_279"/></StgValue>
</operation>

<operation id="1740" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp><literal name="exitcond_7_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1488" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %tmp_280 = or i7 %tmp_279, 1

]]></Node>
<StgValue><ssdm name="tmp_280"/></StgValue>
</operation>

<operation id="1741" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp><literal name="exitcond_7_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1489" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
:6  %tmp_281 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_280)

]]></Node>
<StgValue><ssdm name="tmp_281"/></StgValue>
</operation>

<operation id="1742" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp><literal name="exitcond_7_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1490" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %B_addr_57 = getelementptr [64 x i32]* %B, i64 0, i64 %tmp_281

]]></Node>
<StgValue><ssdm name="B_addr_57"/></StgValue>
</operation>

<operation id="1743" st_id="230" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp><literal name="exitcond_7_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1491" bw="32" op_0_bw="6">
<![CDATA[
:8  %A_load_57 = load i32* %A_addr_57, align 4

]]></Node>
<StgValue><ssdm name="A_load_57"/></StgValue>
</operation>

<operation id="1744" st_id="230" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp><literal name="exitcond_7_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1492" bw="32" op_0_bw="6">
<![CDATA[
:9  %B_load_57 = load i32* %B_addr_57, align 4

]]></Node>
<StgValue><ssdm name="B_load_57"/></StgValue>
</operation>

<operation id="1745" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="461">
<or_exp><and_exp><literal name="exitcond_7_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1499" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_115 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_56) nounwind

]]></Node>
<StgValue><ssdm name="empty_115"/></StgValue>
</operation>

<operation id="1746" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="461">
<or_exp><and_exp><literal name="exitcond_7_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1500" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_57 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="1747" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="461">
<or_exp><and_exp><literal name="exitcond_7_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1501" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %176

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="231" st_id="231">

<operation id="1748" st_id="231" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="462">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1491" bw="32" op_0_bw="6">
<![CDATA[
:8  %A_load_57 = load i32* %A_addr_57, align 4

]]></Node>
<StgValue><ssdm name="A_load_57"/></StgValue>
</operation>

<operation id="1749" st_id="231" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="462">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1492" bw="32" op_0_bw="6">
<![CDATA[
:9  %B_load_57 = load i32* %B_addr_57, align 4

]]></Node>
<StgValue><ssdm name="B_load_57"/></StgValue>
</operation>

<operation id="1750" st_id="231" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="462">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1494" bw="32" op_0_bw="6">
<![CDATA[
:11  %C_load_57 = load i32* %C_addr_57, align 4

]]></Node>
<StgValue><ssdm name="C_load_57"/></StgValue>
</operation>
</state>

<state id="232" st_id="232">

<operation id="1751" st_id="232" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="463">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1493" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_5_7_1 = mul nsw i32 %B_load_57, %A_load_57

]]></Node>
<StgValue><ssdm name="tmp_5_7_1"/></StgValue>
</operation>

<operation id="1752" st_id="232" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="463">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1494" bw="32" op_0_bw="6">
<![CDATA[
:11  %C_load_57 = load i32* %C_addr_57, align 4

]]></Node>
<StgValue><ssdm name="C_load_57"/></StgValue>
</operation>
</state>

<state id="233" st_id="233">

<operation id="1753" st_id="233" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="464">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1495" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_6_7_1 = add nsw i32 %tmp_5_7_1, %C_load_57

]]></Node>
<StgValue><ssdm name="tmp_6_7_1"/></StgValue>
</operation>

<operation id="1754" st_id="233" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="464">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1496" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:13  store i32 %tmp_6_7_1, i32* %C_addr_57, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1755" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="464">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1497" bw="0" op_0_bw="0">
<![CDATA[
:14  br label %173

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="234" st_id="234">

<operation id="1756" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="465">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1503" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %k_7_2 = phi i4 [ 0, %172 ], [ %k_1_7_2, %177 ]

]]></Node>
<StgValue><ssdm name="k_7_2"/></StgValue>
</operation>

<operation id="1757" st_id="234" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="465">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1504" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %exitcond_7_2 = icmp eq i4 %k_7_2, -8

]]></Node>
<StgValue><ssdm name="exitcond_7_2"/></StgValue>
</operation>

<operation id="1758" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="465">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1505" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_118 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_118"/></StgValue>
</operation>

<operation id="1759" st_id="234" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="465">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1506" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %k_1_7_2 = add i4 %k_7_2, 1

]]></Node>
<StgValue><ssdm name="k_1_7_2"/></StgValue>
</operation>

<operation id="1760" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="465">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1507" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond_7_2, label %175, label %177

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1761" st_id="234" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="467">
<or_exp><and_exp><literal name="exitcond_7_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1509" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %tmp_282 = xor i4 %k_7_2, -8

]]></Node>
<StgValue><ssdm name="tmp_282"/></StgValue>
</operation>

<operation id="1762" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="467">
<or_exp><and_exp><literal name="exitcond_7_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1510" bw="6" op_0_bw="4">
<![CDATA[
:1  %tmp_282_cast6 = sext i4 %tmp_282 to i6

]]></Node>
<StgValue><ssdm name="tmp_282_cast6"/></StgValue>
</operation>

<operation id="1763" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="467">
<or_exp><and_exp><literal name="exitcond_7_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1511" bw="64" op_0_bw="6">
<![CDATA[
:2  %tmp_282_cast = zext i6 %tmp_282_cast6 to i64

]]></Node>
<StgValue><ssdm name="tmp_282_cast"/></StgValue>
</operation>

<operation id="1764" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="467">
<or_exp><and_exp><literal name="exitcond_7_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1512" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %A_addr_58 = getelementptr [64 x i32]* %A, i64 0, i64 %tmp_282_cast

]]></Node>
<StgValue><ssdm name="A_addr_58"/></StgValue>
</operation>

<operation id="1765" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="467">
<or_exp><and_exp><literal name="exitcond_7_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1513" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
:4  %tmp_283 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %k_7_2, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_283"/></StgValue>
</operation>

<operation id="1766" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="467">
<or_exp><and_exp><literal name="exitcond_7_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1514" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %tmp_284 = or i7 %tmp_283, 2

]]></Node>
<StgValue><ssdm name="tmp_284"/></StgValue>
</operation>

<operation id="1767" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="467">
<or_exp><and_exp><literal name="exitcond_7_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1515" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
:6  %tmp_285 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_284)

]]></Node>
<StgValue><ssdm name="tmp_285"/></StgValue>
</operation>

<operation id="1768" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="467">
<or_exp><and_exp><literal name="exitcond_7_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1516" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %B_addr_58 = getelementptr [64 x i32]* %B, i64 0, i64 %tmp_285

]]></Node>
<StgValue><ssdm name="B_addr_58"/></StgValue>
</operation>

<operation id="1769" st_id="234" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="467">
<or_exp><and_exp><literal name="exitcond_7_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1517" bw="32" op_0_bw="6">
<![CDATA[
:8  %A_load_58 = load i32* %A_addr_58, align 4

]]></Node>
<StgValue><ssdm name="A_load_58"/></StgValue>
</operation>

<operation id="1770" st_id="234" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="467">
<or_exp><and_exp><literal name="exitcond_7_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1518" bw="32" op_0_bw="6">
<![CDATA[
:9  %B_load_58 = load i32* %B_addr_58, align 4

]]></Node>
<StgValue><ssdm name="B_load_58"/></StgValue>
</operation>

<operation id="1771" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="469">
<or_exp><and_exp><literal name="exitcond_7_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1525" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_117 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_57) nounwind

]]></Node>
<StgValue><ssdm name="empty_117"/></StgValue>
</operation>

<operation id="1772" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="469">
<or_exp><and_exp><literal name="exitcond_7_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1526" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_58 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="1773" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="469">
<or_exp><and_exp><literal name="exitcond_7_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1527" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %179

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="235" st_id="235">

<operation id="1774" st_id="235" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="470">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1517" bw="32" op_0_bw="6">
<![CDATA[
:8  %A_load_58 = load i32* %A_addr_58, align 4

]]></Node>
<StgValue><ssdm name="A_load_58"/></StgValue>
</operation>

<operation id="1775" st_id="235" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="470">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1518" bw="32" op_0_bw="6">
<![CDATA[
:9  %B_load_58 = load i32* %B_addr_58, align 4

]]></Node>
<StgValue><ssdm name="B_load_58"/></StgValue>
</operation>

<operation id="1776" st_id="235" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="470">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1520" bw="32" op_0_bw="6">
<![CDATA[
:11  %C_load_58 = load i32* %C_addr_58, align 4

]]></Node>
<StgValue><ssdm name="C_load_58"/></StgValue>
</operation>
</state>

<state id="236" st_id="236">

<operation id="1777" st_id="236" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1519" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_5_7_2 = mul nsw i32 %B_load_58, %A_load_58

]]></Node>
<StgValue><ssdm name="tmp_5_7_2"/></StgValue>
</operation>

<operation id="1778" st_id="236" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1520" bw="32" op_0_bw="6">
<![CDATA[
:11  %C_load_58 = load i32* %C_addr_58, align 4

]]></Node>
<StgValue><ssdm name="C_load_58"/></StgValue>
</operation>
</state>

<state id="237" st_id="237">

<operation id="1779" st_id="237" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="472">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1521" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_6_7_2 = add nsw i32 %tmp_5_7_2, %C_load_58

]]></Node>
<StgValue><ssdm name="tmp_6_7_2"/></StgValue>
</operation>

<operation id="1780" st_id="237" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="472">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1522" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:13  store i32 %tmp_6_7_2, i32* %C_addr_58, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1781" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="472">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1523" bw="0" op_0_bw="0">
<![CDATA[
:14  br label %176

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="238" st_id="238">

<operation id="1782" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="473">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1529" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %k_7_3 = phi i4 [ 0, %175 ], [ %k_1_7_3, %180 ]

]]></Node>
<StgValue><ssdm name="k_7_3"/></StgValue>
</operation>

<operation id="1783" st_id="238" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="473">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1530" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %exitcond_7_3 = icmp eq i4 %k_7_3, -8

]]></Node>
<StgValue><ssdm name="exitcond_7_3"/></StgValue>
</operation>

<operation id="1784" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="473">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1531" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_120 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_120"/></StgValue>
</operation>

<operation id="1785" st_id="238" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="473">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1532" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %k_1_7_3 = add i4 %k_7_3, 1

]]></Node>
<StgValue><ssdm name="k_1_7_3"/></StgValue>
</operation>

<operation id="1786" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="473">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1533" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond_7_3, label %178, label %180

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1787" st_id="238" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="475">
<or_exp><and_exp><literal name="exitcond_7_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1535" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %tmp_286 = xor i4 %k_7_3, -8

]]></Node>
<StgValue><ssdm name="tmp_286"/></StgValue>
</operation>

<operation id="1788" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="475">
<or_exp><and_exp><literal name="exitcond_7_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1536" bw="6" op_0_bw="4">
<![CDATA[
:1  %tmp_286_cast5 = sext i4 %tmp_286 to i6

]]></Node>
<StgValue><ssdm name="tmp_286_cast5"/></StgValue>
</operation>

<operation id="1789" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="475">
<or_exp><and_exp><literal name="exitcond_7_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1537" bw="64" op_0_bw="6">
<![CDATA[
:2  %tmp_286_cast = zext i6 %tmp_286_cast5 to i64

]]></Node>
<StgValue><ssdm name="tmp_286_cast"/></StgValue>
</operation>

<operation id="1790" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="475">
<or_exp><and_exp><literal name="exitcond_7_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1538" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %A_addr_59 = getelementptr [64 x i32]* %A, i64 0, i64 %tmp_286_cast

]]></Node>
<StgValue><ssdm name="A_addr_59"/></StgValue>
</operation>

<operation id="1791" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="475">
<or_exp><and_exp><literal name="exitcond_7_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1539" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
:4  %tmp_287 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %k_7_3, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_287"/></StgValue>
</operation>

<operation id="1792" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="475">
<or_exp><and_exp><literal name="exitcond_7_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1540" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %tmp_288 = or i7 %tmp_287, 3

]]></Node>
<StgValue><ssdm name="tmp_288"/></StgValue>
</operation>

<operation id="1793" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="475">
<or_exp><and_exp><literal name="exitcond_7_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1541" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
:6  %tmp_289 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_288)

]]></Node>
<StgValue><ssdm name="tmp_289"/></StgValue>
</operation>

<operation id="1794" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="475">
<or_exp><and_exp><literal name="exitcond_7_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1542" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %B_addr_59 = getelementptr [64 x i32]* %B, i64 0, i64 %tmp_289

]]></Node>
<StgValue><ssdm name="B_addr_59"/></StgValue>
</operation>

<operation id="1795" st_id="238" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="475">
<or_exp><and_exp><literal name="exitcond_7_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1543" bw="32" op_0_bw="6">
<![CDATA[
:8  %A_load_59 = load i32* %A_addr_59, align 4

]]></Node>
<StgValue><ssdm name="A_load_59"/></StgValue>
</operation>

<operation id="1796" st_id="238" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="475">
<or_exp><and_exp><literal name="exitcond_7_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1544" bw="32" op_0_bw="6">
<![CDATA[
:9  %B_load_59 = load i32* %B_addr_59, align 4

]]></Node>
<StgValue><ssdm name="B_load_59"/></StgValue>
</operation>

<operation id="1797" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="477">
<or_exp><and_exp><literal name="exitcond_7_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1551" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_119 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_58) nounwind

]]></Node>
<StgValue><ssdm name="empty_119"/></StgValue>
</operation>

<operation id="1798" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="477">
<or_exp><and_exp><literal name="exitcond_7_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1552" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_59 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="1799" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="477">
<or_exp><and_exp><literal name="exitcond_7_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1553" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %182

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="239" st_id="239">

<operation id="1800" st_id="239" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1543" bw="32" op_0_bw="6">
<![CDATA[
:8  %A_load_59 = load i32* %A_addr_59, align 4

]]></Node>
<StgValue><ssdm name="A_load_59"/></StgValue>
</operation>

<operation id="1801" st_id="239" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1544" bw="32" op_0_bw="6">
<![CDATA[
:9  %B_load_59 = load i32* %B_addr_59, align 4

]]></Node>
<StgValue><ssdm name="B_load_59"/></StgValue>
</operation>

<operation id="1802" st_id="239" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1546" bw="32" op_0_bw="6">
<![CDATA[
:11  %C_load_59 = load i32* %C_addr_59, align 4

]]></Node>
<StgValue><ssdm name="C_load_59"/></StgValue>
</operation>
</state>

<state id="240" st_id="240">

<operation id="1803" st_id="240" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1545" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_5_7_3 = mul nsw i32 %B_load_59, %A_load_59

]]></Node>
<StgValue><ssdm name="tmp_5_7_3"/></StgValue>
</operation>

<operation id="1804" st_id="240" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1546" bw="32" op_0_bw="6">
<![CDATA[
:11  %C_load_59 = load i32* %C_addr_59, align 4

]]></Node>
<StgValue><ssdm name="C_load_59"/></StgValue>
</operation>
</state>

<state id="241" st_id="241">

<operation id="1805" st_id="241" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="480">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_6_7_3 = add nsw i32 %tmp_5_7_3, %C_load_59

]]></Node>
<StgValue><ssdm name="tmp_6_7_3"/></StgValue>
</operation>

<operation id="1806" st_id="241" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="480">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1548" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:13  store i32 %tmp_6_7_3, i32* %C_addr_59, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1807" st_id="241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="480">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1549" bw="0" op_0_bw="0">
<![CDATA[
:14  br label %179

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="242" st_id="242">

<operation id="1808" st_id="242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1555" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %k_7_4 = phi i4 [ 0, %178 ], [ %k_1_7_4, %183 ]

]]></Node>
<StgValue><ssdm name="k_7_4"/></StgValue>
</operation>

<operation id="1809" st_id="242" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1556" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %exitcond_7_4 = icmp eq i4 %k_7_4, -8

]]></Node>
<StgValue><ssdm name="exitcond_7_4"/></StgValue>
</operation>

<operation id="1810" st_id="242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1557" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_122 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_122"/></StgValue>
</operation>

<operation id="1811" st_id="242" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1558" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %k_1_7_4 = add i4 %k_7_4, 1

]]></Node>
<StgValue><ssdm name="k_1_7_4"/></StgValue>
</operation>

<operation id="1812" st_id="242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1559" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond_7_4, label %181, label %183

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1813" st_id="242" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="483">
<or_exp><and_exp><literal name="exitcond_7_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1561" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %tmp_290 = xor i4 %k_7_4, -8

]]></Node>
<StgValue><ssdm name="tmp_290"/></StgValue>
</operation>

<operation id="1814" st_id="242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="483">
<or_exp><and_exp><literal name="exitcond_7_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1562" bw="6" op_0_bw="4">
<![CDATA[
:1  %tmp_290_cast4 = sext i4 %tmp_290 to i6

]]></Node>
<StgValue><ssdm name="tmp_290_cast4"/></StgValue>
</operation>

<operation id="1815" st_id="242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="483">
<or_exp><and_exp><literal name="exitcond_7_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1563" bw="64" op_0_bw="6">
<![CDATA[
:2  %tmp_290_cast = zext i6 %tmp_290_cast4 to i64

]]></Node>
<StgValue><ssdm name="tmp_290_cast"/></StgValue>
</operation>

<operation id="1816" st_id="242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="483">
<or_exp><and_exp><literal name="exitcond_7_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1564" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %A_addr_60 = getelementptr [64 x i32]* %A, i64 0, i64 %tmp_290_cast

]]></Node>
<StgValue><ssdm name="A_addr_60"/></StgValue>
</operation>

<operation id="1817" st_id="242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="483">
<or_exp><and_exp><literal name="exitcond_7_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1565" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
:4  %tmp_291 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %k_7_4, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_291"/></StgValue>
</operation>

<operation id="1818" st_id="242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="483">
<or_exp><and_exp><literal name="exitcond_7_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1566" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %tmp_292 = or i7 %tmp_291, 4

]]></Node>
<StgValue><ssdm name="tmp_292"/></StgValue>
</operation>

<operation id="1819" st_id="242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="483">
<or_exp><and_exp><literal name="exitcond_7_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1567" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
:6  %tmp_293 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_292)

]]></Node>
<StgValue><ssdm name="tmp_293"/></StgValue>
</operation>

<operation id="1820" st_id="242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="483">
<or_exp><and_exp><literal name="exitcond_7_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1568" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %B_addr_60 = getelementptr [64 x i32]* %B, i64 0, i64 %tmp_293

]]></Node>
<StgValue><ssdm name="B_addr_60"/></StgValue>
</operation>

<operation id="1821" st_id="242" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="483">
<or_exp><and_exp><literal name="exitcond_7_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1569" bw="32" op_0_bw="6">
<![CDATA[
:8  %A_load_60 = load i32* %A_addr_60, align 4

]]></Node>
<StgValue><ssdm name="A_load_60"/></StgValue>
</operation>

<operation id="1822" st_id="242" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="483">
<or_exp><and_exp><literal name="exitcond_7_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1570" bw="32" op_0_bw="6">
<![CDATA[
:9  %B_load_60 = load i32* %B_addr_60, align 4

]]></Node>
<StgValue><ssdm name="B_load_60"/></StgValue>
</operation>

<operation id="1823" st_id="242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="485">
<or_exp><and_exp><literal name="exitcond_7_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1577" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_121 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_59) nounwind

]]></Node>
<StgValue><ssdm name="empty_121"/></StgValue>
</operation>

<operation id="1824" st_id="242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="485">
<or_exp><and_exp><literal name="exitcond_7_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1578" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_60 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="1825" st_id="242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="485">
<or_exp><and_exp><literal name="exitcond_7_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1579" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %185

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="243" st_id="243">

<operation id="1826" st_id="243" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="486">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1569" bw="32" op_0_bw="6">
<![CDATA[
:8  %A_load_60 = load i32* %A_addr_60, align 4

]]></Node>
<StgValue><ssdm name="A_load_60"/></StgValue>
</operation>

<operation id="1827" st_id="243" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="486">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1570" bw="32" op_0_bw="6">
<![CDATA[
:9  %B_load_60 = load i32* %B_addr_60, align 4

]]></Node>
<StgValue><ssdm name="B_load_60"/></StgValue>
</operation>

<operation id="1828" st_id="243" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="486">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1572" bw="32" op_0_bw="6">
<![CDATA[
:11  %C_load_60 = load i32* %C_addr_60, align 4

]]></Node>
<StgValue><ssdm name="C_load_60"/></StgValue>
</operation>
</state>

<state id="244" st_id="244">

<operation id="1829" st_id="244" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="487">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1571" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_5_7_4 = mul nsw i32 %B_load_60, %A_load_60

]]></Node>
<StgValue><ssdm name="tmp_5_7_4"/></StgValue>
</operation>

<operation id="1830" st_id="244" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="487">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1572" bw="32" op_0_bw="6">
<![CDATA[
:11  %C_load_60 = load i32* %C_addr_60, align 4

]]></Node>
<StgValue><ssdm name="C_load_60"/></StgValue>
</operation>
</state>

<state id="245" st_id="245">

<operation id="1831" st_id="245" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="488">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1573" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_6_7_4 = add nsw i32 %tmp_5_7_4, %C_load_60

]]></Node>
<StgValue><ssdm name="tmp_6_7_4"/></StgValue>
</operation>

<operation id="1832" st_id="245" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="488">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1574" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:13  store i32 %tmp_6_7_4, i32* %C_addr_60, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1833" st_id="245" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="488">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1575" bw="0" op_0_bw="0">
<![CDATA[
:14  br label %182

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="246" st_id="246">

<operation id="1834" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="489">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1581" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %k_7_5 = phi i4 [ 0, %181 ], [ %k_1_7_5, %186 ]

]]></Node>
<StgValue><ssdm name="k_7_5"/></StgValue>
</operation>

<operation id="1835" st_id="246" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="489">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1582" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %exitcond_7_5 = icmp eq i4 %k_7_5, -8

]]></Node>
<StgValue><ssdm name="exitcond_7_5"/></StgValue>
</operation>

<operation id="1836" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="489">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1583" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_124 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_124"/></StgValue>
</operation>

<operation id="1837" st_id="246" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="489">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1584" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %k_1_7_5 = add i4 %k_7_5, 1

]]></Node>
<StgValue><ssdm name="k_1_7_5"/></StgValue>
</operation>

<operation id="1838" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="489">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1585" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond_7_5, label %184, label %186

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1839" st_id="246" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="491">
<or_exp><and_exp><literal name="exitcond_7_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1587" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %tmp_294 = xor i4 %k_7_5, -8

]]></Node>
<StgValue><ssdm name="tmp_294"/></StgValue>
</operation>

<operation id="1840" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="491">
<or_exp><and_exp><literal name="exitcond_7_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1588" bw="6" op_0_bw="4">
<![CDATA[
:1  %tmp_294_cast3 = sext i4 %tmp_294 to i6

]]></Node>
<StgValue><ssdm name="tmp_294_cast3"/></StgValue>
</operation>

<operation id="1841" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="491">
<or_exp><and_exp><literal name="exitcond_7_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1589" bw="64" op_0_bw="6">
<![CDATA[
:2  %tmp_294_cast = zext i6 %tmp_294_cast3 to i64

]]></Node>
<StgValue><ssdm name="tmp_294_cast"/></StgValue>
</operation>

<operation id="1842" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="491">
<or_exp><and_exp><literal name="exitcond_7_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1590" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %A_addr_61 = getelementptr [64 x i32]* %A, i64 0, i64 %tmp_294_cast

]]></Node>
<StgValue><ssdm name="A_addr_61"/></StgValue>
</operation>

<operation id="1843" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="491">
<or_exp><and_exp><literal name="exitcond_7_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1591" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
:4  %tmp_295 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %k_7_5, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_295"/></StgValue>
</operation>

<operation id="1844" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="491">
<or_exp><and_exp><literal name="exitcond_7_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1592" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %tmp_296 = or i7 %tmp_295, 5

]]></Node>
<StgValue><ssdm name="tmp_296"/></StgValue>
</operation>

<operation id="1845" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="491">
<or_exp><and_exp><literal name="exitcond_7_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1593" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
:6  %tmp_297 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_296)

]]></Node>
<StgValue><ssdm name="tmp_297"/></StgValue>
</operation>

<operation id="1846" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="491">
<or_exp><and_exp><literal name="exitcond_7_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1594" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %B_addr_61 = getelementptr [64 x i32]* %B, i64 0, i64 %tmp_297

]]></Node>
<StgValue><ssdm name="B_addr_61"/></StgValue>
</operation>

<operation id="1847" st_id="246" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="491">
<or_exp><and_exp><literal name="exitcond_7_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1595" bw="32" op_0_bw="6">
<![CDATA[
:8  %A_load_61 = load i32* %A_addr_61, align 4

]]></Node>
<StgValue><ssdm name="A_load_61"/></StgValue>
</operation>

<operation id="1848" st_id="246" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="491">
<or_exp><and_exp><literal name="exitcond_7_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1596" bw="32" op_0_bw="6">
<![CDATA[
:9  %B_load_61 = load i32* %B_addr_61, align 4

]]></Node>
<StgValue><ssdm name="B_load_61"/></StgValue>
</operation>

<operation id="1849" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="493">
<or_exp><and_exp><literal name="exitcond_7_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1603" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_123 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_60) nounwind

]]></Node>
<StgValue><ssdm name="empty_123"/></StgValue>
</operation>

<operation id="1850" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="493">
<or_exp><and_exp><literal name="exitcond_7_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1604" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_61 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="1851" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="493">
<or_exp><and_exp><literal name="exitcond_7_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1605" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %188

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="247" st_id="247">

<operation id="1852" st_id="247" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1595" bw="32" op_0_bw="6">
<![CDATA[
:8  %A_load_61 = load i32* %A_addr_61, align 4

]]></Node>
<StgValue><ssdm name="A_load_61"/></StgValue>
</operation>

<operation id="1853" st_id="247" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1596" bw="32" op_0_bw="6">
<![CDATA[
:9  %B_load_61 = load i32* %B_addr_61, align 4

]]></Node>
<StgValue><ssdm name="B_load_61"/></StgValue>
</operation>

<operation id="1854" st_id="247" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1598" bw="32" op_0_bw="6">
<![CDATA[
:11  %C_load_61 = load i32* %C_addr_61, align 4

]]></Node>
<StgValue><ssdm name="C_load_61"/></StgValue>
</operation>
</state>

<state id="248" st_id="248">

<operation id="1855" st_id="248" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="495">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1597" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_5_7_5 = mul nsw i32 %B_load_61, %A_load_61

]]></Node>
<StgValue><ssdm name="tmp_5_7_5"/></StgValue>
</operation>

<operation id="1856" st_id="248" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="495">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1598" bw="32" op_0_bw="6">
<![CDATA[
:11  %C_load_61 = load i32* %C_addr_61, align 4

]]></Node>
<StgValue><ssdm name="C_load_61"/></StgValue>
</operation>
</state>

<state id="249" st_id="249">

<operation id="1857" st_id="249" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="496">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1599" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_6_7_5 = add nsw i32 %tmp_5_7_5, %C_load_61

]]></Node>
<StgValue><ssdm name="tmp_6_7_5"/></StgValue>
</operation>

<operation id="1858" st_id="249" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="496">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1600" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:13  store i32 %tmp_6_7_5, i32* %C_addr_61, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1859" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="496">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1601" bw="0" op_0_bw="0">
<![CDATA[
:14  br label %185

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="250" st_id="250">

<operation id="1860" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="497">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1607" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %k_7_6 = phi i4 [ 0, %184 ], [ %k_1_7_6, %189 ]

]]></Node>
<StgValue><ssdm name="k_7_6"/></StgValue>
</operation>

<operation id="1861" st_id="250" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="497">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1608" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %exitcond_7_6 = icmp eq i4 %k_7_6, -8

]]></Node>
<StgValue><ssdm name="exitcond_7_6"/></StgValue>
</operation>

<operation id="1862" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="497">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1609" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_126 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_126"/></StgValue>
</operation>

<operation id="1863" st_id="250" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="497">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1610" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %k_1_7_6 = add i4 %k_7_6, 1

]]></Node>
<StgValue><ssdm name="k_1_7_6"/></StgValue>
</operation>

<operation id="1864" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="497">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1611" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond_7_6, label %187, label %189

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1865" st_id="250" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp><literal name="exitcond_7_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1613" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %tmp_298 = xor i4 %k_7_6, -8

]]></Node>
<StgValue><ssdm name="tmp_298"/></StgValue>
</operation>

<operation id="1866" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp><literal name="exitcond_7_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1614" bw="6" op_0_bw="4">
<![CDATA[
:1  %tmp_298_cast2 = sext i4 %tmp_298 to i6

]]></Node>
<StgValue><ssdm name="tmp_298_cast2"/></StgValue>
</operation>

<operation id="1867" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp><literal name="exitcond_7_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1615" bw="64" op_0_bw="6">
<![CDATA[
:2  %tmp_298_cast = zext i6 %tmp_298_cast2 to i64

]]></Node>
<StgValue><ssdm name="tmp_298_cast"/></StgValue>
</operation>

<operation id="1868" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp><literal name="exitcond_7_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1616" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %A_addr_62 = getelementptr [64 x i32]* %A, i64 0, i64 %tmp_298_cast

]]></Node>
<StgValue><ssdm name="A_addr_62"/></StgValue>
</operation>

<operation id="1869" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp><literal name="exitcond_7_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1617" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
:4  %tmp_299 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %k_7_6, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_299"/></StgValue>
</operation>

<operation id="1870" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp><literal name="exitcond_7_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1618" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %tmp_300 = or i7 %tmp_299, 6

]]></Node>
<StgValue><ssdm name="tmp_300"/></StgValue>
</operation>

<operation id="1871" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp><literal name="exitcond_7_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1619" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
:6  %tmp_301 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_300)

]]></Node>
<StgValue><ssdm name="tmp_301"/></StgValue>
</operation>

<operation id="1872" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp><literal name="exitcond_7_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1620" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %B_addr_62 = getelementptr [64 x i32]* %B, i64 0, i64 %tmp_301

]]></Node>
<StgValue><ssdm name="B_addr_62"/></StgValue>
</operation>

<operation id="1873" st_id="250" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp><literal name="exitcond_7_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1621" bw="32" op_0_bw="6">
<![CDATA[
:8  %A_load_62 = load i32* %A_addr_62, align 4

]]></Node>
<StgValue><ssdm name="A_load_62"/></StgValue>
</operation>

<operation id="1874" st_id="250" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp><literal name="exitcond_7_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1622" bw="32" op_0_bw="6">
<![CDATA[
:9  %B_load_62 = load i32* %B_addr_62, align 4

]]></Node>
<StgValue><ssdm name="B_load_62"/></StgValue>
</operation>

<operation id="1875" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="501">
<or_exp><and_exp><literal name="exitcond_7_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1629" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_125 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_61) nounwind

]]></Node>
<StgValue><ssdm name="empty_125"/></StgValue>
</operation>

<operation id="1876" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="501">
<or_exp><and_exp><literal name="exitcond_7_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1630" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_62 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="1877" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="501">
<or_exp><and_exp><literal name="exitcond_7_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1631" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %191

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="251" st_id="251">

<operation id="1878" st_id="251" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="502">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1621" bw="32" op_0_bw="6">
<![CDATA[
:8  %A_load_62 = load i32* %A_addr_62, align 4

]]></Node>
<StgValue><ssdm name="A_load_62"/></StgValue>
</operation>

<operation id="1879" st_id="251" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="502">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1622" bw="32" op_0_bw="6">
<![CDATA[
:9  %B_load_62 = load i32* %B_addr_62, align 4

]]></Node>
<StgValue><ssdm name="B_load_62"/></StgValue>
</operation>

<operation id="1880" st_id="251" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="502">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1624" bw="32" op_0_bw="6">
<![CDATA[
:11  %C_load_62 = load i32* %C_addr_62, align 4

]]></Node>
<StgValue><ssdm name="C_load_62"/></StgValue>
</operation>
</state>

<state id="252" st_id="252">

<operation id="1881" st_id="252" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="503">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1623" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_5_7_6 = mul nsw i32 %B_load_62, %A_load_62

]]></Node>
<StgValue><ssdm name="tmp_5_7_6"/></StgValue>
</operation>

<operation id="1882" st_id="252" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="503">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1624" bw="32" op_0_bw="6">
<![CDATA[
:11  %C_load_62 = load i32* %C_addr_62, align 4

]]></Node>
<StgValue><ssdm name="C_load_62"/></StgValue>
</operation>
</state>

<state id="253" st_id="253">

<operation id="1883" st_id="253" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="504">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1625" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_6_7_6 = add nsw i32 %tmp_5_7_6, %C_load_62

]]></Node>
<StgValue><ssdm name="tmp_6_7_6"/></StgValue>
</operation>

<operation id="1884" st_id="253" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="504">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1626" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:13  store i32 %tmp_6_7_6, i32* %C_addr_62, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1885" st_id="253" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="504">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1627" bw="0" op_0_bw="0">
<![CDATA[
:14  br label %188

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="254" st_id="254">

<operation id="1886" st_id="254" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="505">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1633" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %k_7_7 = phi i4 [ 0, %187 ], [ %k_1_7_7, %192 ]

]]></Node>
<StgValue><ssdm name="k_7_7"/></StgValue>
</operation>

<operation id="1887" st_id="254" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="505">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1634" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %exitcond_7_7 = icmp eq i4 %k_7_7, -8

]]></Node>
<StgValue><ssdm name="exitcond_7_7"/></StgValue>
</operation>

<operation id="1888" st_id="254" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="505">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1635" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_128 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_128"/></StgValue>
</operation>

<operation id="1889" st_id="254" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="505">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1636" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %k_1_7_7 = add i4 %k_7_7, 1

]]></Node>
<StgValue><ssdm name="k_1_7_7"/></StgValue>
</operation>

<operation id="1890" st_id="254" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="505">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1637" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond_7_7, label %190, label %192

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1891" st_id="254" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="507">
<or_exp><and_exp><literal name="exitcond_7_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1639" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %tmp_302 = xor i4 %k_7_7, -8

]]></Node>
<StgValue><ssdm name="tmp_302"/></StgValue>
</operation>

<operation id="1892" st_id="254" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="507">
<or_exp><and_exp><literal name="exitcond_7_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1640" bw="6" op_0_bw="4">
<![CDATA[
:1  %tmp_302_cast1 = sext i4 %tmp_302 to i6

]]></Node>
<StgValue><ssdm name="tmp_302_cast1"/></StgValue>
</operation>

<operation id="1893" st_id="254" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="507">
<or_exp><and_exp><literal name="exitcond_7_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1641" bw="64" op_0_bw="6">
<![CDATA[
:2  %tmp_302_cast = zext i6 %tmp_302_cast1 to i64

]]></Node>
<StgValue><ssdm name="tmp_302_cast"/></StgValue>
</operation>

<operation id="1894" st_id="254" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="507">
<or_exp><and_exp><literal name="exitcond_7_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1642" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %A_addr_63 = getelementptr [64 x i32]* %A, i64 0, i64 %tmp_302_cast

]]></Node>
<StgValue><ssdm name="A_addr_63"/></StgValue>
</operation>

<operation id="1895" st_id="254" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="507">
<or_exp><and_exp><literal name="exitcond_7_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1643" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
:4  %tmp_303 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %k_7_7, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_303"/></StgValue>
</operation>

<operation id="1896" st_id="254" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="507">
<or_exp><and_exp><literal name="exitcond_7_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1644" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %tmp_304 = or i7 %tmp_303, 7

]]></Node>
<StgValue><ssdm name="tmp_304"/></StgValue>
</operation>

<operation id="1897" st_id="254" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="507">
<or_exp><and_exp><literal name="exitcond_7_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1645" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
:6  %tmp_305 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_304)

]]></Node>
<StgValue><ssdm name="tmp_305"/></StgValue>
</operation>

<operation id="1898" st_id="254" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="507">
<or_exp><and_exp><literal name="exitcond_7_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1646" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %B_addr_63 = getelementptr [64 x i32]* %B, i64 0, i64 %tmp_305

]]></Node>
<StgValue><ssdm name="B_addr_63"/></StgValue>
</operation>

<operation id="1899" st_id="254" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="507">
<or_exp><and_exp><literal name="exitcond_7_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1647" bw="32" op_0_bw="6">
<![CDATA[
:8  %A_load_63 = load i32* %A_addr_63, align 4

]]></Node>
<StgValue><ssdm name="A_load_63"/></StgValue>
</operation>

<operation id="1900" st_id="254" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="507">
<or_exp><and_exp><literal name="exitcond_7_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1648" bw="32" op_0_bw="6">
<![CDATA[
:9  %B_load_63 = load i32* %B_addr_63, align 4

]]></Node>
<StgValue><ssdm name="B_load_63"/></StgValue>
</operation>

<operation id="1901" st_id="254" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp><literal name="exitcond_7_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1655" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_127 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_62) nounwind

]]></Node>
<StgValue><ssdm name="empty_127"/></StgValue>
</operation>

<operation id="1902" st_id="254" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp><literal name="exitcond_7_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1656" bw="0">
<![CDATA[
:1  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="255" st_id="255">

<operation id="1903" st_id="255" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1647" bw="32" op_0_bw="6">
<![CDATA[
:8  %A_load_63 = load i32* %A_addr_63, align 4

]]></Node>
<StgValue><ssdm name="A_load_63"/></StgValue>
</operation>

<operation id="1904" st_id="255" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1648" bw="32" op_0_bw="6">
<![CDATA[
:9  %B_load_63 = load i32* %B_addr_63, align 4

]]></Node>
<StgValue><ssdm name="B_load_63"/></StgValue>
</operation>

<operation id="1905" st_id="255" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1650" bw="32" op_0_bw="6">
<![CDATA[
:11  %C_load_63 = load i32* %C_addr_63, align 4

]]></Node>
<StgValue><ssdm name="C_load_63"/></StgValue>
</operation>
</state>

<state id="256" st_id="256">

<operation id="1906" st_id="256" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="511">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1649" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_5_7_7 = mul nsw i32 %B_load_63, %A_load_63

]]></Node>
<StgValue><ssdm name="tmp_5_7_7"/></StgValue>
</operation>

<operation id="1907" st_id="256" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="511">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1650" bw="32" op_0_bw="6">
<![CDATA[
:11  %C_load_63 = load i32* %C_addr_63, align 4

]]></Node>
<StgValue><ssdm name="C_load_63"/></StgValue>
</operation>
</state>

<state id="257" st_id="257">

<operation id="1908" st_id="257" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1651" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_6_7_7 = add nsw i32 %tmp_5_7_7, %C_load_63

]]></Node>
<StgValue><ssdm name="tmp_6_7_7"/></StgValue>
</operation>

<operation id="1909" st_id="257" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1652" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:13  store i32 %tmp_6_7_7, i32* %C_addr_63, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1910" st_id="257" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1653" bw="0" op_0_bw="0">
<![CDATA[
:14  br label %191

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
