/* Generated by Yosys 0.18+29 (git sha1 b2408df31, gcc 10.3.0-1ubuntu1~20.04 -fPIC -Os) */

module mac(\a[0] , \a[1] , \a[2] , \a[3] , \b[0] , \b[1] , \b[2] , \b[3] , \c[0] , \c[1] , \c[2] , \c[3] , \r[0] , \r[1] , \r[2] , \r[3] , \r[4] , \r[5] , \r[6] , \r[7] );
  wire _000_;
  wire _001_;
  wire _002_;
  wire _003_;
  wire _004_;
  wire _005_;
  wire _006_;
  wire _007_;
  wire _008_;
  wire _009_;
  wire _010_;
  wire _011_;
  wire _012_;
  wire _013_;
  wire _014_;
  wire _015_;
  wire _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire _027_;
  wire _028_;
  wire _029_;
  wire _030_;
  wire _031_;
  wire _032_;
  wire _033_;
  wire _034_;
  wire _035_;
  wire _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  wire _040_;
  wire _041_;
  wire _042_;
  wire _043_;
  wire _044_;
  wire _045_;
  wire _046_;
  wire _047_;
  wire _048_;
  wire _049_;
  wire _050_;
  wire _051_;
  wire _052_;
  wire _053_;
  wire _054_;
  wire _055_;
  wire _056_;
  wire _057_;
  wire _058_;
  wire _059_;
  wire _060_;
  wire _061_;
  wire _062_;
  wire _063_;
  wire _064_;
  wire _065_;
  wire _066_;
  wire _067_;
  wire _068_;
  wire _069_;
  wire _070_;
  wire _071_;
  wire _072_;
  wire _073_;
  wire _074_;
  wire _075_;
  wire _076_;
  wire _077_;
  wire _078_;
  wire _079_;
  wire _080_;
  wire _081_;
  wire _082_;
  wire _083_;
  wire _084_;
  wire _085_;
  wire _086_;
  wire _087_;
  wire _088_;
  wire _089_;
  wire _090_;
  wire _091_;
  wire _092_;
  wire _093_;
  wire _094_;
  wire _095_;
  wire _096_;
  wire _097_;
  wire _098_;
  wire _099_;
  wire _100_;
  wire _101_;
  wire _102_;
  wire _103_;
  wire _104_;
  wire _105_;
  wire _106_;
  wire _107_;
  wire _108_;
  wire _109_;
  wire _110_;
  wire _111_;
  wire _112_;
  wire _113_;
  wire _114_;
  wire _115_;
  wire _116_;
  wire _117_;
  input \a[0] ;
  wire \a[0] ;
  input \a[1] ;
  wire \a[1] ;
  input \a[2] ;
  wire \a[2] ;
  input \a[3] ;
  wire \a[3] ;
  input \b[0] ;
  wire \b[0] ;
  input \b[1] ;
  wire \b[1] ;
  input \b[2] ;
  wire \b[2] ;
  input \b[3] ;
  wire \b[3] ;
  input \c[0] ;
  wire \c[0] ;
  input \c[1] ;
  wire \c[1] ;
  input \c[2] ;
  wire \c[2] ;
  input \c[3] ;
  wire \c[3] ;
  output \r[0] ;
  wire \r[0] ;
  output \r[1] ;
  wire \r[1] ;
  output \r[2] ;
  wire \r[2] ;
  output \r[3] ;
  wire \r[3] ;
  output \r[4] ;
  wire \r[4] ;
  output \r[5] ;
  wire \r[5] ;
  output \r[6] ;
  wire \r[6] ;
  output \r[7] ;
  wire \r[7] ;
  INV_X1 _118_ (
    .A(_078_),
    .ZN(_079_)
  );
  NAND3_X1 _119_ (
    .A1(_071_),
    .A2(_077_),
    .A3(_074_),
    .ZN(_080_)
  );
  INV_X1 _120_ (
    .A(_075_),
    .ZN(_081_)
  );
  NAND2_X1 _121_ (
    .A1(_081_),
    .A2(_072_),
    .ZN(_082_)
  );
  INV_X1 _122_ (
    .A(_072_),
    .ZN(_083_)
  );
  NAND2_X1 _123_ (
    .A1(_083_),
    .A2(_075_),
    .ZN(_084_)
  );
  NAND2_X1 _124_ (
    .A1(_082_),
    .A2(_084_),
    .ZN(_085_)
  );
  NAND2_X1 _125_ (
    .A1(_071_),
    .A2(_075_),
    .ZN(_086_)
  );
  NAND2_X1 _126_ (
    .A1(_071_),
    .A2(_077_),
    .ZN(_087_)
  );
  NAND4_X1 _127_ (
    .A1(_086_),
    .A2(_087_),
    .A3(_072_),
    .A4(_074_),
    .ZN(_088_)
  );
  INV_X1 _128_ (
    .A(_077_),
    .ZN(_089_)
  );
  INV_X1 _129_ (
    .A(_074_),
    .ZN(_090_)
  );
  AOI21_X1 _130_ (
    .A(_090_),
    .B1(_083_),
    .B2(_089_),
    .ZN(_091_)
  );
  OAI221_X1 _131_ (
    .A(_088_),
    .B1(_091_),
    .B2(_086_),
    .C1(_085_),
    .C2(_080_),
    .ZN(_092_)
  );
  XNOR2_X1 _132_ (
    .A(_092_),
    .B(_079_),
    .ZN(_114_)
  );
  INV_X1 _133_ (
    .A(_071_),
    .ZN(_093_)
  );
  NOR2_X1 _134_ (
    .A1(_083_),
    .A2(_081_),
    .ZN(_094_)
  );
  INV_X1 _135_ (
    .A(_094_),
    .ZN(_095_)
  );
  OAI21_X1 _136_ (
    .A(_095_),
    .B1(_093_),
    .B2(_077_),
    .ZN(_096_)
  );
  NAND3_X1 _137_ (
    .A1(_096_),
    .A2(_079_),
    .A3(_076_),
    .ZN(_097_)
  );
  NAND2_X1 _138_ (
    .A1(_071_),
    .A2(_076_),
    .ZN(_098_)
  );
  OAI21_X1 _139_ (
    .A(_087_),
    .B1(_082_),
    .B2(_079_),
    .ZN(_099_)
  );
  OAI211_X1 _140_ (
    .A(_099_),
    .B(_098_),
    .C1(_078_),
    .C2(_085_),
    .ZN(_100_)
  );
  AND2_X1 _141_ (
    .A1(_097_),
    .A2(_100_),
    .ZN(_101_)
  );
  NOR2_X1 _142_ (
    .A1(_075_),
    .A2(_078_),
    .ZN(_102_)
  );
  AOI21_X1 _143_ (
    .A(_102_),
    .B1(_089_),
    .B2(_078_),
    .ZN(_103_)
  );
  OAI211_X1 _144_ (
    .A(_095_),
    .B(_090_),
    .C1(_081_),
    .C2(_079_),
    .ZN(_104_)
  );
  OAI21_X1 _145_ (
    .A(_104_),
    .B1(_103_),
    .B2(_085_),
    .ZN(_105_)
  );
  NAND3_X1 _146_ (
    .A1(_105_),
    .A2(_071_),
    .A3(_076_),
    .ZN(_106_)
  );
  NAND2_X1 _147_ (
    .A1(_071_),
    .A2(_074_),
    .ZN(_107_)
  );
  NAND3_X1 _148_ (
    .A1(_107_),
    .A2(_098_),
    .A3(_079_),
    .ZN(_108_)
  );
  OAI211_X1 _149_ (
    .A(_090_),
    .B(_078_),
    .C1(_093_),
    .C2(_076_),
    .ZN(_109_)
  );
  NAND2_X1 _150_ (
    .A1(_108_),
    .A2(_109_),
    .ZN(_110_)
  );
  NOR4_X1 _151_ (
    .A1(_084_),
    .A2(_093_),
    .A3(_079_),
    .A4(_076_),
    .ZN(_111_)
  );
  AOI21_X1 _152_ (
    .A(_111_),
    .B1(_094_),
    .B2(_110_),
    .ZN(_112_)
  );
  OAI211_X1 _153_ (
    .A(_106_),
    .B(_112_),
    .C1(_101_),
    .C2(_090_),
    .ZN(_115_)
  );
  INV_X1 _154_ (
    .A(_073_),
    .ZN(_117_)
  );
  XNOR2_X1 _155_ (
    .A(_107_),
    .B(_077_),
    .ZN(_113_)
  );
  XNOR2_X1 _156_ (
    .A(_115_),
    .B(_093_),
    .ZN(_116_)
  );
  assign \r[3]  = 1'h0;
  assign \r[5]  = 1'h0;
  assign \r[6]  = 1'h0;
  assign _071_ = \a[0] ;
  assign _072_ = \a[1] ;
  assign _075_ = \b[1] ;
  assign _077_ = \c[0] ;
  assign _074_ = \b[0] ;
  assign _078_ = \c[1] ;
  assign \r[1]  = _114_;
  assign _076_ = \b[2] ;
  assign \r[2]  = _115_;
  assign _073_ = \a[2] ;
  assign \r[7]  = _117_;
  assign \r[0]  = _113_;
  assign \r[4]  = _116_;
endmodule
