/*
 * DO NOT EDIT THIS FILE!
 * This file is auto-generated from the registers file.
 * Edits to this file will be lost when it is regenerated.
 *
 * $Id: intenum.h,v 1.1 2011/04/18 17:10:58 mruas Exp $
 * $Copyright: Copyright 2009 Broadcom Corporation.
 * This program is the proprietary software of Broadcom Corporation
 * and/or its licensors, and may only be used, duplicated, modified
 * or distributed pursuant to the terms and conditions of a separate,
 * written license agreement executed between you and Broadcom
 * (an "Authorized License").  Except as set forth in an Authorized
 * License, Broadcom grants no license (express or implied), right
 * to use, or waiver of any kind with respect to the Software, and
 * Broadcom expressly reserves all rights in and to the Software
 * and all intellectual property rights therein.  IF YOU HAVE
 * NO AUTHORIZED LICENSE, THEN YOU HAVE NO RIGHT TO USE THIS SOFTWARE
 * IN ANY WAY, AND SHOULD IMMEDIATELY NOTIFY BROADCOM AND DISCONTINUE
 * ALL USE OF THE SOFTWARE.  
 *  
 * Except as expressly set forth in the Authorized License,
 *  
 * 1.     This program, including its structure, sequence and organization,
 * constitutes the valuable trade secrets of Broadcom, and you shall use
 * all reasonable efforts to protect the confidentiality thereof,
 * and to use this information only in connection with your use of
 * Broadcom integrated circuit products.
 *  
 * 2.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS
 * PROVIDED "AS IS" AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES,
 * REPRESENTATIONS OR WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY,
 * OR OTHERWISE, WITH RESPECT TO THE SOFTWARE.  BROADCOM SPECIFICALLY
 * DISCLAIMS ANY AND ALL IMPLIED WARRANTIES OF TITLE, MERCHANTABILITY,
 * NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF VIRUSES,
 * ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR
 * CORRESPONDENCE TO DESCRIPTION. YOU ASSUME THE ENTIRE RISK ARISING
 * OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 * 
 * 3.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL
 * BROADCOM OR ITS LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL,
 * INCIDENTAL, SPECIAL, INDIRECT, OR EXEMPLARY DAMAGES WHATSOEVER
 * ARISING OUT OF OR IN ANY WAY RELATING TO YOUR USE OF OR INABILITY
 * TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN ADVISED OF THE
 * POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS OF
 * THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR USD 1.00,
 * WHICHEVER IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING
 * ANY FAILURE OF ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.$
 *
 * File:	intenum.h
 * Purpose:	Enumerated types for fields, memories, registers
 * Supports:	bcm5324_a0
 *		bcm5324_a1
 *		bcm5396_a0
 *		bcm5389_a0
 *		bcm5398_a0
 *		bcm5397_a0
 *		bcm5348_a0
 *		bcm5347_a0
 *		bcm5395_a0
 *		bcm53242_a0
 *		bcm53262_a0
 *		bcm53115_a0
 *		bcm53118_a0
 */

#ifndef _SOC_ROBO_INTENUM_H
#define _SOC_ROBO_INTENUM_H


#ifndef EXTERN
# ifdef __cplusplus
#  define EXTERN extern "C"
# else
#  define EXTERN extern
# endif
#endif
typedef enum soc_robo_reg_int_e {
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_ACTLSTSr,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0)
    SOC_REG_INT_ACTLSTS_BCM5347_A0r,
#endif
#if defined(BCM_5348_A0)
    SOC_REG_INT_ACTLSTS_BCM5348_A0r,
#endif
#if defined(BCM_5389_A0) || defined(BCM_5396_A0)
    SOC_REG_INT_ACTLSTS_BCM5396_A0r,
#endif
#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_ACTLSTS_BCM5398_A0r,
#endif
#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_ACT_POL_DATAr,
#endif
#if defined(BCM_5395_A0)
    SOC_REG_INT_ACT_POL_DATA0r,
#endif
#if defined(BCM_5395_A0)
    SOC_REG_INT_ACT_POL_DATA1r,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_ACT_POL_DATA0_BCM53115_A0r,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_ACT_POL_DATA1_BCM53115_A0r,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_ACT_POL_DATA_BCM53242_A0r,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_AEGSTSr,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0)
    SOC_REG_INT_AEGSTS_BCM5347_A0r,
#endif
#if defined(BCM_5348_A0)
    SOC_REG_INT_AEGSTS_BCM5348_A0r,
#endif
#if defined(BCM_5389_A0) || defined(BCM_5396_A0)
    SOC_REG_INT_AEGSTS_BCM5396_A0r,
#endif
#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_AEGSTS_BCM5398_A0r,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_AGEOUT_CTLr,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_AGEOUT_EN_VIDr,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_AMODE2r,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0)
    SOC_REG_INT_AMODE2_BCM5347_A0r,
#endif
#if defined(BCM_5348_A0)
    SOC_REG_INT_AMODE2_BCM5348_A0r,
#endif
#if defined(BCM_5389_A0) || defined(BCM_5396_A0)
    SOC_REG_INT_AMODE2_BCM5396_A0r,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_AMPHYr,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0)
    SOC_REG_INT_AMPHY_BCM5347_A0r,
#endif
#if defined(BCM_5348_A0)
    SOC_REG_INT_AMPHY_BCM5348_A0r,
#endif
#if defined(BCM_5389_A0) || defined(BCM_5396_A0)
    SOC_REG_INT_AMPHY_BCM5396_A0r,
#endif
#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_AMPHY_BCM5398_A0r,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_ANADVr,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0)
    SOC_REG_INT_ANADV_BCM5347_A0r,
#endif
#if defined(BCM_5348_A0)
    SOC_REG_INT_ANADV_BCM5348_A0r,
#endif
#if defined(BCM_5389_A0) || defined(BCM_5396_A0)
    SOC_REG_INT_ANADV_BCM5396_A0r,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_ANEXPr,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0)
    SOC_REG_INT_ANEXP_BCM5347_A0r,
#endif
#if defined(BCM_5348_A0)
    SOC_REG_INT_ANEXP_BCM5348_A0r,
#endif
#if defined(BCM_5389_A0) || defined(BCM_5396_A0)
    SOC_REG_INT_ANEXP_BCM5396_A0r,
#endif
#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_ANEXP_BCM5398_A0r,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_ANLPARr,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0)
    SOC_REG_INT_ANLPAR_BCM5347_A0r,
#endif
#if defined(BCM_5348_A0)
    SOC_REG_INT_ANLPAR_BCM5348_A0r,
#endif
#if defined(BCM_5389_A0) || defined(BCM_5396_A0)
    SOC_REG_INT_ANLPAR_BCM5396_A0r,
#endif
#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_ANLPAR_BCM5398_A0r,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_ANNXPr,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0)
    SOC_REG_INT_ANNXP_BCM5347_A0r,
#endif
#if defined(BCM_5348_A0)
    SOC_REG_INT_ANNXP_BCM5348_A0r,
#endif
#if defined(BCM_5389_A0) || defined(BCM_5396_A0)
    SOC_REG_INT_ANNXP_BCM5396_A0r,
#endif
#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_ANNXP_BCM5398_A0r,
#endif
#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_ARLA_ENTRYr,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_ARLA_ENTRY0r,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_ARLA_ENTRY1r,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_ARLA_ENTRY_0r,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_ARLA_ENTRY_1r,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_ARLA_FWD_ENTRY0r,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_ARLA_FWD_ENTRY1r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    SOC_REG_INT_ARLA_FWD_ENTRY2r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    SOC_REG_INT_ARLA_FWD_ENTRY3r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_ARLA_FWD_ENTRY0_BCM53115_A0r,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_ARLA_FWD_ENTRY0_BCM5389_A0r,
#endif
#if defined(BCM_5395_A0)
    SOC_REG_INT_ARLA_FWD_ENTRY0_BCM5395_A0r,
#endif
#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_ARLA_FWD_ENTRY0_BCM5398_A0r,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_ARLA_FWD_ENTRY1_BCM5389_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    SOC_REG_INT_ARLA_FWD_ENTRY1_BCM5395_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_53242_A0) || defined(BCM_5324_A0) || \
    defined(BCM_5324_A1) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0) || \
    defined(BCM_5389_A0) || defined(BCM_5395_A0) || \
    defined(BCM_5396_A0) || defined(BCM_5397_A0) || \
    defined(BCM_5398_A0)
    SOC_REG_INT_ARLA_MACr,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_ARLA_MACVID_ENTRY0r,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_ARLA_MACVID_ENTRY1r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    SOC_REG_INT_ARLA_MACVID_ENTRY2r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    SOC_REG_INT_ARLA_MACVID_ENTRY3r,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_ARLA_MACVID_ENTRY0_BCM5389_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0) || defined(BCM_5397_A0) || \
    defined(BCM_5398_A0)
    SOC_REG_INT_ARLA_MACVID_ENTRY0_BCM5398_A0r,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_ARLA_MACVID_ENTRY1_BCM5389_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    SOC_REG_INT_ARLA_MACVID_ENTRY1_BCM5395_A0r,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_ARLA_RWCTLr,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_ARLA_RWCTL_BCM53242_A0r,
#endif
#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_ARLA_RWCTL_BCM5348_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0) || defined(BCM_5395_A0) || \
    defined(BCM_5396_A0) || defined(BCM_5397_A0) || \
    defined(BCM_5398_A0)
    SOC_REG_INT_ARLA_RWCTL_BCM5396_A0r,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_ARLA_SRCH_ADRr,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_ARLA_SRCH_ADR_BCM53242_A0r,
#endif
#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_ARLA_SRCH_ADR_BCM5348_A0r,
#endif
#if defined(BCM_5389_A0) || defined(BCM_5397_A0) || \
    defined(BCM_5398_A0)
    SOC_REG_INT_ARLA_SRCH_ADR_BCM5389_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    SOC_REG_INT_ARLA_SRCH_ADR_BCM5395_A0r,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_ARLA_SRCH_ADR_BCM5396_A0r,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_ARLA_SRCH_CTLr,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_ARLA_SRCH_CTL_BCM53242_A0r,
#endif
#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_ARLA_SRCH_CTL_BCM5348_A0r,
#endif
#if defined(BCM_5389_A0) || defined(BCM_5397_A0) || \
    defined(BCM_5398_A0)
    SOC_REG_INT_ARLA_SRCH_CTL_BCM5389_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    SOC_REG_INT_ARLA_SRCH_CTL_BCM5395_A0r,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_ARLA_SRCH_CTL_BCM5396_A0r,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_ARLA_SRCH_RSLTr,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_ARLA_SRCH_RSLT_0r,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_ARLA_SRCH_RSLT_1r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    SOC_REG_INT_ARLA_SRCH_RSLT_0_BCM5395_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    SOC_REG_INT_ARLA_SRCH_RSLT_1_BCM5395_A0r,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_ARLA_SRCH_RSLT_BCM53242_A0r,
#endif
#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_ARLA_SRCH_RSLT_BCM5348_A0r,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_ARLA_SRCH_RSLT_BCM5389_A0r,
#endif
#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_ARLA_SRCH_RSLT_BCM5398_A0r,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_ARLA_SRCH_RSLT_MACVIDr,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_ARLA_SRCH_RSLT_MACVID_0r,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_ARLA_SRCH_RSLT_MACVID_1r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    SOC_REG_INT_ARLA_SRCH_RSLT_MACVID_0_BCM5395_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    SOC_REG_INT_ARLA_SRCH_RSLT_MACVID_1_BCM5395_A0r,
#endif
#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_ARLA_SRCH_RSLT_MACVID_BCM5398_A0r,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_ARLA_SRCH_RSLT_VIDr,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_ARLA_SRCH_RSLT_VID_BCM53242_A0r,
#endif
#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_ARLA_SRCH_RSLT_VID_BCM5348_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5324_A0) || defined(BCM_5324_A1) || \
    defined(BCM_5389_A0) || defined(BCM_5395_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_ARLA_VIDr,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_ARLA_VID_BCM5348_A0r,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_ARLA_VID_BCM5396_A0r,
#endif
#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_ARLA_VID_ENTRYr,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_ARLA_VID_ENTRY0r,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_ARLA_VID_ENTRY1r,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_ARLA_VID_ENTRY_0r,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_ARLA_VID_ENTRY_1r,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_ARLA_VTBL_ADDRr,
#endif
#if defined(BCM_5389_A0) || defined(BCM_5397_A0) || \
    defined(BCM_5398_A0)
    SOC_REG_INT_ARLA_VTBL_ADDR_BCM5389_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    SOC_REG_INT_ARLA_VTBL_ADDR_BCM5395_A0r,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_ARLA_VTBL_ENTRYr,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_ARLA_VTBL_ENTRY_BCM5389_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    SOC_REG_INT_ARLA_VTBL_ENTRY_BCM5395_A0r,
#endif
#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_ARLA_VTBL_ENTRY_BCM5398_A0r,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_ARLA_VTBL_RWCTRLr,
#endif
#if defined(BCM_5389_A0) || defined(BCM_5397_A0) || \
    defined(BCM_5398_A0)
    SOC_REG_INT_ARLA_VTBL_RWCTRL_BCM5389_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    SOC_REG_INT_ARLA_VTBL_RWCTRL_BCM5395_A0r,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_ARL_SPAREREG0r,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_ARL_SPAREREG1r,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_ARL_SPAREREG2r,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_ARL_SPAREREG3r,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_ASTSSUMr,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0)
    SOC_REG_INT_ASTSSUM_BCM5347_A0r,
#endif
#if defined(BCM_5348_A0)
    SOC_REG_INT_ASTSSUM_BCM5348_A0r,
#endif
#if defined(BCM_5389_A0) || defined(BCM_5396_A0)
    SOC_REG_INT_ASTSSUM_BCM5396_A0r,
#endif
#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_ASTSSUM_BCM5398_A0r,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_AUTH_8021X_CTL1r,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_AUTH_8021X_CTL2r,
#endif
#if defined(BCM_53242_A0)
    SOC_REG_INT_BCAST_FWD_MAPr,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_BCAST_FWD_MAP_BCM53262_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_BC_SUP_PKTDROP_CNT_IMPr,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_BC_SUP_PKTDROP_CNT_Pr,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_BC_SUP_PKTDROP_CNT_P_BCM53115_A0r,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_BC_SUP_PKTDROP_CNT_P_BCM53118_A0r,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_BC_SUP_PKTDROP_CNT_P_BCM5389_A0r,
#endif
#if defined(BCM_5395_A0)
    SOC_REG_INT_BC_SUP_PKTDROP_CNT_P_BCM5395_A0r,
#endif
#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_BC_SUP_PKTDROP_CNT_P_BCM5398_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_BC_SUP_RATECTRL_IMPr,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_BC_SUP_RATECTRL_Pr,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_BC_SUP_RATECTRL_P_BCM53118_A0r,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_BG_SELr,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_BG_SEL_BCM53242_A0r,
#endif
#if defined(BCM_5324_A0)
    SOC_REG_INT_BIST_STSr,
#endif
#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_BIST_STS0r,
#endif
#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_BIST_STS1r,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_BIST_STS0_BCM53115_A0r,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_BIST_STS0_BCM53118_A0r,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_BIST_STS0_BCM53242_A0r,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_BIST_STS1_BCM53242_A0r,
#endif
#if defined(BCM_5324_A1)
    SOC_REG_INT_BIST_STS_BCM5324_A1r,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_BIST_STS_BCM5389_A0r,
#endif
#if defined(BCM_5395_A0)
    SOC_REG_INT_BIST_STS_BCM5395_A0r,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_BIST_STS_BCM5396_A0r,
#endif
#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_BIST_STS_BCM5398_A0r,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_BONDING_PADr,
#endif
#if defined(BCM_5395_A0)
    SOC_REG_INT_BONDING_PAD_STATUSr,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_BONDING_PAD_STATUS_BCM53115_A0r,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_BONDING_PAD_STATUS_BCM53118_A0r,
#endif
#if defined(BCM_5398_A0)
    SOC_REG_INT_BOND_DIRECT_PINr,
#endif
#if defined(BCM_5397_A0)
    SOC_REG_INT_BOND_DIRECT_PIN_BCM5397_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_53242_A0) || defined(BCM_5324_A0) || \
    defined(BCM_5324_A1) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0) || \
    defined(BCM_5389_A0) || defined(BCM_5395_A0) || \
    defined(BCM_5396_A0) || defined(BCM_5397_A0) || \
    defined(BCM_5398_A0)
    SOC_REG_INT_BPDU_MCADDRr,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_BRCMTSTr,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0)
    SOC_REG_INT_BRCMTST_BCM5347_A0r,
#endif
#if defined(BCM_5348_A0)
    SOC_REG_INT_BRCMTST_BCM5348_A0r,
#endif
#if defined(BCM_5389_A0) || defined(BCM_5396_A0)
    SOC_REG_INT_BRCMTST_BCM5396_A0r,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_BRCM_HDR_CTRLr,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_BRCM_HDR_CTRL_BCM53118_A0r,
#endif
#if defined(BCM_5395_A0)
    SOC_REG_INT_BRCM_TAG_CTRLr,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_BUFCON_MEMADRr,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_BUFCON_MEMADR_BCM5348_A0r,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_BUFCON_MEMDAT0r,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_BUFCON_MEMDAT1r,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_BUFCON_MEMDAT0_BCM5348_A0r,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_BUFCON_MEMDAT1_BCM5348_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    SOC_REG_INT_C4_WEIGHTr,
#endif
#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_CFP_ACCr,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_CFP_ACC_BCM53115_A0r,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_CFP_ACC_BCM53242_A0r,
#endif
#if defined(BCM_5395_A0)
    SOC_REG_INT_CFP_ACC_BCM5395_A0r,
#endif
#if defined(BCM_5395_A0)
    SOC_REG_INT_CFP_CTL_REGr,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_CFP_CTL_REG_BCM53115_A0r,
#endif
#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_CFP_DATAr,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_CFP_DATA_BCM53115_A0r,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_CFP_DATA_BCM53242_A0r,
#endif
#if defined(BCM_5395_A0)
    SOC_REG_INT_CFP_DATA_BCM5395_A0r,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_CFP_EN_CTRLr,
#endif
#if defined(BCM_5348_A0)
    SOC_REG_INT_CFP_GLOBAL_CTLr,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_CFP_GLOBAL_CTL_BCM53242_A0r,
#endif
#if defined(BCM_5347_A0)
    SOC_REG_INT_CFP_GLOBAL_CTL_BCM5347_A0r,
#endif
#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_CFP_MASKr,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_CFP_MASK_BCM53115_A0r,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_CFP_MASK_BCM53242_A0r,
#endif
#if defined(BCM_5395_A0)
    SOC_REG_INT_CFP_MASK_BCM5395_A0r,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_CFP_RCr,
#endif
#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_CFP_TESTr,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_CFP_UDF_Ar,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_CFP_UDF_Br,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_CFP_UDF_Cr,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_CFP_UDF_Dr,
#endif
#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_CFP_UNLCKr,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_CHIP0_PORT_AGEr,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_CHIP_REVIDr,
#endif
#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_CHIP_REVID_BCM5348_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0) || defined(BCM_5395_A0) || \
    defined(BCM_5396_A0) || defined(BCM_5397_A0) || \
    defined(BCM_5398_A0)
    SOC_REG_INT_CHIP_REVID_BCM5396_A0r,
#endif
#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_CHIP_RST_CTLr,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_CHIP_RST_CTL_BCM53242_A0r,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_CLASS_PCPr,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_CLKSETr,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_COMM_IRC_CONr,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_COMM_IRC_CON_BCM5389_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    SOC_REG_INT_COMM_IRC_CON_BCM5395_A0r,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_COMM_IRC_CON_BCM5396_A0r,
#endif
#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_COMM_IRC_CON_BCM5398_A0r,
#endif
#if defined(BCM_5395_A0)
    SOC_REG_INT_CPU2COS_MAPr,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_CPU2COS_MAP_BCM53115_A0r,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_CPU_ADDRESSr,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_CPU_MEM_RD_ENr,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_CPU_RAM_ROM_SELr,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_CPU_READ_DATAr,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_CRC16_GPr,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_CRC16_GP_BCM53242_A0r,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_DEBUG_REGr,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_DEBUG_REG_BCM53115_A0r,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_DEBUG_REG_BCM5348_A0r,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_DEBUG_REG_BCM5389_A0r,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_DEBUG_REG_BCM5396_A0r,
#endif
#if defined(BCM_5395_A0) || defined(BCM_5397_A0) || \
    defined(BCM_5398_A0)
    SOC_REG_INT_DEBUG_REG_BCM5398_A0r,
#endif
#if defined(BCM_53242_A0) || defined(BCM_5324_A0) || \
    defined(BCM_5324_A1) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_DEBUG_STSr,
#endif
#if defined(BCM_5324_A0)
    SOC_REG_INT_DEFAULT_1Q_TAGr,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_DEFAULT_1Q_TAG_BCM53115_A0r,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_DEFAULT_1Q_TAG_BCM53118_A0r,
#endif
#if defined(BCM_53242_A0)
    SOC_REG_INT_DEFAULT_1Q_TAG_BCM53242_A0r,
#endif
#if defined(BCM_5324_A1)
    SOC_REG_INT_DEFAULT_1Q_TAG_BCM5324_A1r,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_DEFAULT_1Q_TAG_BCM53262_A0r,
#endif
#if defined(BCM_5347_A0)
    SOC_REG_INT_DEFAULT_1Q_TAG_BCM5347_A0r,
#endif
#if defined(BCM_5348_A0)
    SOC_REG_INT_DEFAULT_1Q_TAG_BCM5348_A0r,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_DEFAULT_1Q_TAG_BCM5389_A0r,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_DEFAULT_1Q_TAG_BCM5396_A0r,
#endif
#if defined(BCM_5395_A0) || defined(BCM_5397_A0) || \
    defined(BCM_5398_A0)
    SOC_REG_INT_DEFAULT_1Q_TAG_BCM5398_A0r,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_DEFAULT_1Q_TAG_IMPr,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_DEFAULT_1Q_TAG_IMP_BCM53118_A0r,
#endif
#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_DF_TIMERr,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    SOC_REG_INT_DF_TIMER_BCM5395_A0r,
#endif
#if defined(BCM_53242_A0) || defined(BCM_5324_A0) || \
    defined(BCM_5324_A1) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0) || \
    defined(BCM_5396_A0)
    SOC_REG_INT_DIAGNOSISr,
#endif
#if defined(BCM_5395_A0)
    SOC_REG_INT_DIRECT_CTRL_PINr,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_DIRECT_CTRL_PIN_BCM53115_A0r,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_DIRECT_CTRL_PIN_BCM53118_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0) || defined(BCM_5397_A0) || \
    defined(BCM_5398_A0)
    SOC_REG_INT_DIS_LEARNr,
#endif
#if defined(BCM_5347_A0)
    SOC_REG_INT_DIS_LEARN_BCM5347_A0r,
#endif
#if defined(BCM_5348_A0)
    SOC_REG_INT_DIS_LEARN_BCM5348_A0r,
#endif
#if defined(BCM_5395_A0)
    SOC_REG_INT_DOS_CTRLr,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_DOS_CTRL_BCM53115_A0r,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_DOS_CTRL_BCM53118_A0r,
#endif
#if defined(BCM_5395_A0)
    SOC_REG_INT_DOS_DIS_LRN_REGr,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_DOS_DIS_LRN_REG_BCM53115_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0) || defined(BCM_5397_A0) || \
    defined(BCM_5398_A0)
    SOC_REG_INT_DOU_TAG_TPIDr,
#endif
#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_DTAG_GLO_CTLr,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_DTAG_GLO_CTL_BCM53242_A0r,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_DUPSTSr,
#endif
#if defined(BCM_53242_A0)
    SOC_REG_INT_DUPSTS_BCM53242_A0r,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_DUPSTS_BCM53262_A0r,
#endif
#if defined(BCM_5347_A0)
    SOC_REG_INT_DUPSTS_BCM5347_A0r,
#endif
#if defined(BCM_5348_A0)
    SOC_REG_INT_DUPSTS_BCM5348_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0) || defined(BCM_5395_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_DUPSTS_BCM5389_A0r,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_DUPSTS_BCM5396_A0r,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_EAP_DIPr,
#endif
#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_EAP_DIP_BCM5348_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0) || defined(BCM_5397_A0) || \
    defined(BCM_5398_A0)
    SOC_REG_INT_EAP_DIP_BCM5398_A0r,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_EAP_GLO_CONr,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_EAP_GLO_CON_BCM53115_A0r,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_EAP_GLO_CON_BCM53242_A0r,
#endif
#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_EAP_GLO_CON_BCM5348_A0r,
#endif
#if defined(BCM_5395_A0)
    SOC_REG_INT_EAP_GLO_CON_BCM5395_A0r,
#endif
#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_EAP_GLO_CON_BCM5398_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    SOC_REG_INT_EAP_MULTI_ADDR_CTRLr,
#endif
#if defined(BCM_53115_A0) || defined(BCM_5395_A0)
    SOC_REG_INT_EAV_LNK_STATUSr,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_EAV_LNK_STATUS_BCM53118_A0r,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_EGMIRCTLr,
#endif
#if defined(BCM_53242_A0)
    SOC_REG_INT_EGMIRCTL_BCM53242_A0r,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_EGMIRCTL_BCM53262_A0r,
#endif
#if defined(BCM_5347_A0)
    SOC_REG_INT_EGMIRCTL_BCM5347_A0r,
#endif
#if defined(BCM_5348_A0)
    SOC_REG_INT_EGMIRCTL_BCM5348_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0) || defined(BCM_5395_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_EGMIRCTL_BCM5389_A0r,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_EGMIRCTL_BCM5396_A0r,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_EGMIRDIVr,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_EGMIRDIV_BCM5348_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0) || defined(BCM_5395_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_EGMIRDIV_BCM5389_A0r,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_EGMIRDIV_BCM5396_A0r,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_EGMIRMACr,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_EGMIRMAC_BCM5348_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0) || defined(BCM_5395_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_EGMIRMAC_BCM5389_A0r,
#endif
#if defined(BCM_5395_A0)
    SOC_REG_INT_EGRESS_NRESE_PKT_TC2PCP_MAPr,
#endif
#if defined(BCM_5395_A0)
    SOC_REG_INT_EGRESS_NRESE_PKT_TC2PCP_MAP_8r,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_EGRESS_NRESE_PKT_TC2PCP_MAP_BCM53115_A0r,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_EGRESS_NRESE_PKT_TC2PCP_MAP_BCM53118_A0r,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_EGRESS_NRESE_PKT_TC2PCP_MAP_IMPr,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_EGRESS_RMONr,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_EGRESS_VID_RMK_TBL_ACSr,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_EGRESS_VID_RMK_TBL_DATAr,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_EN_IMP_CONG_REMAPr,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_EN_IMP_HIGH_RATEr,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_EN_TOTAL_MC_DROP_IMPr,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_EXTPHY_SCAN_CTLr,
#endif
#if defined(BCM_5348_A0)
    SOC_REG_INT_EXT_ACTLSTSr,
#endif
#if defined(BCM_5348_A0)
    SOC_REG_INT_EXT_AEGSTSr,
#endif
#if defined(BCM_5348_A0)
    SOC_REG_INT_EXT_AMODE2r,
#endif
#if defined(BCM_5348_A0)
    SOC_REG_INT_EXT_AMPHYr,
#endif
#if defined(BCM_5348_A0)
    SOC_REG_INT_EXT_ANADVr,
#endif
#if defined(BCM_5348_A0)
    SOC_REG_INT_EXT_ANEXPr,
#endif
#if defined(BCM_5348_A0)
    SOC_REG_INT_EXT_ANLPAr,
#endif
#if defined(BCM_5348_A0)
    SOC_REG_INT_EXT_ANNXPr,
#endif
#if defined(BCM_5348_A0)
    SOC_REG_INT_EXT_ASTSSUMr,
#endif
#if defined(BCM_5348_A0)
    SOC_REG_INT_EXT_BRCMTSTr,
#endif
#if defined(BCM_5348_A0)
    SOC_REG_INT_EXT_HNDRD_ACTLr,
#endif
#if defined(BCM_5348_A0)
    SOC_REG_INT_EXT_HNDRD_ASTSr,
#endif
#if defined(BCM_5348_A0)
    SOC_REG_INT_EXT_HNDRD_FCSCNTr,
#endif
#if defined(BCM_5348_A0)
    SOC_REG_INT_EXT_HNDRD_RECNTr,
#endif
#if defined(BCM_5348_A0)
    SOC_REG_INT_EXT_LPNXPr,
#endif
#if defined(BCM_5348_A0)
    SOC_REG_INT_EXT_MIICTLr,
#endif
#if defined(BCM_5348_A0)
    SOC_REG_INT_EXT_MIISTSr,
#endif
#if defined(BCM_5348_A0)
    SOC_REG_INT_EXT_PHYIDHr,
#endif
#if defined(BCM_5348_A0)
    SOC_REG_INT_EXT_PHYIDLr,
#endif
#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_E_ACTLSTSr,
#endif
#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_E_AEGSTSr,
#endif
#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_E_AMODE2r,
#endif
#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_E_AMPHYr,
#endif
#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_E_ANADVr,
#endif
#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_E_ANEXPr,
#endif
#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_E_ANLPAr,
#endif
#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_E_ANNXPr,
#endif
#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_E_ASTSSUMr,
#endif
#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_E_BRCMTSTr,
#endif
#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_E_HNDRD_ACTLr,
#endif
#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_E_HNDRD_ASTSr,
#endif
#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_E_HNDRD_FCSCNTr,
#endif
#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_E_HNDRD_RECNTr,
#endif
#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_E_LPNXPr,
#endif
#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_E_MIICTLr,
#endif
#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_E_MIISTSr,
#endif
#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_E_PHYIDHr,
#endif
#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_E_PHYIDLr,
#endif
#if defined(BCM_5389_A0) || defined(BCM_5396_A0)
    SOC_REG_INT_FAST_AGE_CTLr,
#endif
#if defined(BCM_5395_A0)
    SOC_REG_INT_FAST_AGE_CTL_BCM5395_A0r,
#endif
#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_FAST_AGE_CTL_BCM5398_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_FAST_AGE_CTRLr,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_FAST_AGE_PORTr,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_FAST_AGING_PORTr,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_FAST_AGING_PORT_BCM5389_A0r,
#endif
#if defined(BCM_5395_A0) || defined(BCM_5397_A0) || \
    defined(BCM_5398_A0)
    SOC_REG_INT_FAST_AGING_PORT_BCM5398_A0r,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_FAST_AGING_VIDr,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_FAST_AGING_VID_BCM5389_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0) || defined(BCM_5397_A0) || \
    defined(BCM_5398_A0)
    SOC_REG_INT_FAST_AGING_VID_BCM5398_A0r,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_FCON_BCST_TH_CTRLr,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_FCON_BCST_TH_CTRL_BCM53242_A0r,
#endif
#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_FCON_BCST_TH_CTRL_BCM5348_A0r,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_FCON_DIAG_CTRLr,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_FCON_DIAG_CTRL_BCM53242_A0r,
#endif
#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_FCON_DIAG_CTRL_BCM5348_A0r,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_FCON_DLF_TH_CTRLr,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_FCON_DLF_TH_CTRL_BCM53242_A0r,
#endif
#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_FCON_DLF_TH_CTRL_BCM5348_A0r,
#endif
#if defined(BCM_53242_A0) || defined(BCM_5324_A0) || \
    defined(BCM_5324_A1) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_FCON_FLOWCON_STATUS0r,
#endif
#if defined(BCM_53242_A0) || defined(BCM_5324_A0) || \
    defined(BCM_5324_A1) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_FCON_FLOWCON_STATUS1r,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_FCON_FLOWCON_STATUS2r,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_FCON_FLOWCON_STATUS3r,
#endif
#if defined(BCM_53242_A0) || defined(BCM_5324_A0) || \
    defined(BCM_5324_A1) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_FCON_FLOWCON_STATUS4r,
#endif
#if defined(BCM_53242_A0) || defined(BCM_5324_A0) || \
    defined(BCM_5324_A1) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_FCON_FLOWCON_STATUS5r,
#endif
#if defined(BCM_53242_A0) || defined(BCM_5324_A0) || \
    defined(BCM_5324_A1) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_FCON_FLOWCON_STATUS6r,
#endif
#if defined(BCM_53242_A0) || defined(BCM_5324_A0) || \
    defined(BCM_5324_A1) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_FCON_FLOWCON_STATUS7r,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_FCON_FLOWCON_STATUS8r,
#endif
#if defined(BCM_53242_A0) || defined(BCM_5324_A0) || \
    defined(BCM_5324_A1) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_FCON_FLOWCON_STATUS9r,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_FCON_FLOWCON_STATUS10r,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_FCON_FLOWCON_STATUS11r,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_FCON_FLOWCON_STATUS12r,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_FCON_FLOWCON_STATUS13r,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_FCON_FLOWCON_STATUS10_BCM53242_A0r,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_FCON_FLOWCON_STATUS11_BCM53242_A0r,
#endif
#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_FCON_FLOWCON_STATUS11_BCM5348_A0r,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_FCON_FLOWCON_STATUS12_BCM5348_A0r,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_FCON_FLOWCON_STATUS2_BCM53242_A0r,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_FCON_FLOWCON_STATUS3_BCM5348_A0r,
#endif
#if defined(BCM_5324_A0)
    SOC_REG_INT_FCON_FLOWMIXr,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_FCON_FLOWMIX_BCM53242_A0r,
#endif
#if defined(BCM_5324_A1)
    SOC_REG_INT_FCON_FLOWMIX_BCM5324_A1r,
#endif
#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_FCON_FLOWMIX_BCM5348_A0r,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_FCON_GLOB_TH_CTRL_1r,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_FCON_GLOB_TH_CTRL_2r,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_FCON_GLOB_TH_CTRL_1_BCM53242_A0r,
#endif
#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_FCON_GLOB_TH_CTRL_1_BCM5348_A0r,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_FCON_GLOB_TH_CTRL_2_BCM53242_A0r,
#endif
#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_FCON_GLOB_TH_CTRL_2_BCM5348_A0r,
#endif
#if defined(BCM_53242_A0) || defined(BCM_5324_A0) || \
    defined(BCM_5324_A1) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_FCON_MISC_CTRLr,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_FCON_MISC_TXFLOW_CTRLr,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_FCON_MISC_TXFLOW_CTRL_BCM53242_A0r,
#endif
#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_FCON_MISC_TXFLOW_CTRL_BCM5348_A0r,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_FCON_PERQ_TXDROP_CTRLr,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_FCON_PERQ_TXDROP_CTRL_BCM5348_A0r,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_FCON_Q0_100_TH_CTRL_1r,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_FCON_Q0_100_TH_CTRL_2r,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_FCON_Q0_100_TH_CTRL_1_BCM53242_A0r,
#endif
#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_FCON_Q0_100_TH_CTRL_1_BCM5348_A0r,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_FCON_Q0_100_TH_CTRL_2_BCM53242_A0r,
#endif
#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_FCON_Q0_100_TH_CTRL_2_BCM5348_A0r,
#endif
#if defined(BCM_53242_A0) || defined(BCM_5324_A0) || \
    defined(BCM_5324_A1) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_FCON_Q0_TXDSC_CTRL_3r,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_FCON_Q1_100_TH_CTRL_1r,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_FCON_Q1_100_TH_CTRL_2r,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_FCON_Q1_100_TH_CTRL_1_BCM53242_A0r,
#endif
#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_FCON_Q1_100_TH_CTRL_1_BCM5348_A0r,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_FCON_Q1_100_TH_CTRL_2_BCM53242_A0r,
#endif
#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_FCON_Q1_100_TH_CTRL_2_BCM5348_A0r,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_FCON_Q1_TXDSC_CTRL_3r,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_FCON_Q1_TXDSC_CTRL_3_BCM5348_A0r,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_FCON_Q2_100_TH_CTRL_1r,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_FCON_Q2_100_TH_CTRL_2r,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_FCON_Q2_100_TH_CTRL_1_BCM53242_A0r,
#endif
#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_FCON_Q2_100_TH_CTRL_1_BCM5348_A0r,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_FCON_Q2_100_TH_CTRL_2_BCM53242_A0r,
#endif
#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_FCON_Q2_100_TH_CTRL_2_BCM5348_A0r,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_FCON_Q2_TXDSC_CTRL_3r,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_FCON_Q2_TXDSC_CTRL_3_BCM5348_A0r,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_FCON_Q3_100_TH_CTRL_1r,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_FCON_Q3_100_TH_CTRL_2r,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_FCON_Q3_100_TH_CTRL_1_BCM53242_A0r,
#endif
#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_FCON_Q3_100_TH_CTRL_1_BCM5348_A0r,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_FCON_Q3_100_TH_CTRL_2_BCM53242_A0r,
#endif
#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_FCON_Q3_100_TH_CTRL_2_BCM5348_A0r,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_FCON_Q3_TXDSC_CTRL_3r,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_FCON_Q3_TXDSC_CTRL_3_BCM5348_A0r,
#endif
#if defined(BCM_5324_A0)
    SOC_REG_INT_FCON_RSRV_BUFNUMr,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_FCON_RSRV_BUFNUM_BCM53242_A0r,
#endif
#if defined(BCM_5324_A1)
    SOC_REG_INT_FCON_RSRV_BUFNUM_BCM5324_A1r,
#endif
#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_FCON_RSRV_BUFNUM_BCM5348_A0r,
#endif
#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_FCON_RXBASE_BUFNUMr,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_FCON_RXBASE_BUFNUM_BCM53242_A0r,
#endif
#if defined(BCM_5324_A0)
    SOC_REG_INT_FCON_RX_FCON_CTRLr,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_FCON_RX_FCON_CTRL_BCM53242_A0r,
#endif
#if defined(BCM_5324_A1)
    SOC_REG_INT_FCON_RX_FCON_CTRL_BCM5324_A1r,
#endif
#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_FCON_RX_FCON_CTRL_BCM5348_A0r,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_FCON_SPARE0r,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_FCON_SPARE1r,
#endif
#if defined(BCM_53242_A0) || defined(BCM_5324_A0) || \
    defined(BCM_5324_A1) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_FCON_SPARE2r,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_FCON_SPARE1_BCM53242_A0r,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_FCON_STRICT_HIQ_PRE_CTRL0r,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_FCON_STRICT_HIQ_PRE_CTRL1r,
#endif
#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_FCON_STRICT_HIQ_PRE_CTRL2r,
#endif
#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_FCON_STRICT_HIQ_PRE_CTRL3r,
#endif
#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_FCON_STRICT_HIQ_PRE_CTRL1_BCM5348_A0r,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_FCON_TXQ_FULL_THr,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_FCON_TXQ_FULL_TH_BCM5348_A0r,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_FC_CHIP_INFOr,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_FC_CHIP_INFO_1r,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_FC_CHIP_INFO_2r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0) || defined(BCM_5397_A0) || \
    defined(BCM_5398_A0)
    SOC_REG_INT_FC_CHIP_INFO_BCM5398_A0r,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_FC_CONG_BUF_ERR_HISr,
#endif
#if defined(BCM_53115_A0) || defined(BCM_5389_A0) || \
    defined(BCM_5395_A0) || defined(BCM_5397_A0) || \
    defined(BCM_5398_A0)
    SOC_REG_INT_FC_CONG_BUF_ERR_HIS_BCM5389_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0) || defined(BCM_5395_A0) || \
    defined(BCM_5396_A0) || defined(BCM_5397_A0) || \
    defined(BCM_5398_A0)
    SOC_REG_INT_FC_CONG_PORTMAP01r,
#endif
#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_FC_CONG_PORTMAP8r,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_FC_CONG_PORTMAP16r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0) || defined(BCM_5396_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_FC_CONG_PORTMAP23r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0) || defined(BCM_5395_A0) || \
    defined(BCM_5396_A0) || defined(BCM_5397_A0) || \
    defined(BCM_5398_A0)
    SOC_REG_INT_FC_CONG_PORTMAP45r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0) || defined(BCM_5395_A0) || \
    defined(BCM_5396_A0) || defined(BCM_5397_A0) || \
    defined(BCM_5398_A0)
    SOC_REG_INT_FC_CONG_PORTMAP67r,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_FC_CONG_PORTMAP89r,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_FC_CONG_PORTMAP1011r,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_FC_CONG_PORTMAP1213r,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_FC_CONG_PORTMAP1415r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    SOC_REG_INT_FC_CONG_PORTMAP8_BCM5395_A0r,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_FC_DIAG_CTRLr,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0) || defined(BCM_5395_A0)
    SOC_REG_INT_FC_DIAG_CTRL_BCM5389_A0r,
#endif
#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_FC_DIAG_CTRL_BCM5398_A0r,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_FC_GIGA_INFOr,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_FC_GIGA_INFO_1r,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_FC_GIGA_INFO_2r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0) || defined(BCM_5397_A0) || \
    defined(BCM_5398_A0)
    SOC_REG_INT_FC_GIGA_INFO_BCM5398_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0) || defined(BCM_5395_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_FC_MCAST_DROP_CTRLr,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_FC_MCAST_DROP_CTRL_1r,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_FC_MCAST_DROP_CTRL_2r,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_FC_MON_TXQr,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_FC_MON_TXQ_BCM53115_A0r,
#endif
#if defined(BCM_5389_A0) || defined(BCM_5397_A0) || \
    defined(BCM_5398_A0)
    SOC_REG_INT_FC_MON_TXQ_BCM5389_A0r,
#endif
#if defined(BCM_5395_A0)
    SOC_REG_INT_FC_MON_TXQ_BCM5395_A0r,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_FC_PAUSE_DROP_CTRLr,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_FC_PAUSE_DROP_CTRL_BCM53115_A0r,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_FC_PAUSE_DROP_CTRL_BCM53118_A0r,
#endif
#if defined(BCM_5389_A0) || defined(BCM_5397_A0) || \
    defined(BCM_5398_A0)
    SOC_REG_INT_FC_PAUSE_DROP_CTRL_BCM5389_A0r,
#endif
#if defined(BCM_5395_A0)
    SOC_REG_INT_FC_PAUSE_DROP_CTRL_BCM5395_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0) || defined(BCM_5395_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_FC_PAUSE_HISr,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_FC_PAUSE_HIS_1r,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_FC_PAUSE_HIS_2r,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_FC_PEAK_RXBYTEr,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_FC_PEAK_RXBYTE_BCM5389_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    SOC_REG_INT_FC_PEAK_RXBYTE_BCM5395_A0r,
#endif
#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_FC_PEAK_RXBYTE_BCM5398_A0r,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_FC_PEAK_TOTAL_USEDr,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_FC_PEAK_TOTAL_USED_BCM53115_A0r,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_FC_PEAK_TOTAL_USED_BCM53118_A0r,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_FC_PEAK_TOTAL_USED_BCM5389_A0r,
#endif
#if defined(BCM_5395_A0)
    SOC_REG_INT_FC_PEAK_TOTAL_USED_BCM5395_A0r,
#endif
#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_FC_PEAK_TOTAL_USED_BCM5398_A0r,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_FC_PEAK_TXQr,
#endif
#if defined(BCM_5395_A0)
    SOC_REG_INT_FC_PEAK_TXQ_45r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_FC_PEAK_TXQ_45_BCM53115_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_FC_PEAK_TXQ_BCM53115_A0r,
#endif
#if defined(BCM_5389_A0) || defined(BCM_5395_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_FC_PEAK_TXQ_BCM5389_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    SOC_REG_INT_FC_Q45_CONG_PORTMAP_8r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    SOC_REG_INT_FC_Q45_CONG_PORTMAP_0123r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    SOC_REG_INT_FC_Q45_CONG_PORTMAP_4567r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0) || defined(BCM_5395_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_FC_RXBUF_ERR_HISr,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_FC_RXBUF_ERR_HIS_1r,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_FC_RXBUF_ERR_HIS_2r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0) || defined(BCM_5395_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_FC_RXPAUSE_HISr,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_FC_RXPAUSE_HIS_1r,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_FC_RXPAUSE_HIS_2r,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_FC_RX_HYSTr,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0) || defined(BCM_5395_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_FC_RX_HYST_BCM5389_A0r,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_FC_RX_MAX_PTRr,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0) || defined(BCM_5395_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_FC_RX_MAX_PTR_BCM5389_A0r,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_FC_RX_RSRVr,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0) || defined(BCM_5395_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_FC_RX_RSRV_BCM5389_A0r,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_FC_RX_RUNOFFr,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0) || defined(BCM_5395_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_FC_RX_RUNOFF_BCM5389_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_5389_A0) || \
    defined(BCM_5395_A0) || defined(BCM_5397_A0) || \
    defined(BCM_5398_A0)
    SOC_REG_INT_FC_SPARE_REGr,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_FC_SPARE_REG_BCM53118_A0r,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_FC_TOTAL_TH_DROP_Qr,
#endif
#if defined(BCM_5395_A0)
    SOC_REG_INT_FC_TOTAL_TH_DROP_Q45r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_FC_TOTAL_TH_DROP_Q45_BCM53115_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_FC_TOTAL_TH_DROP_Q_BCM53115_A0r,
#endif
#if defined(BCM_5389_A0) || defined(BCM_5395_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_FC_TOTAL_TH_DROP_Q_BCM5389_A0r,
#endif
#if defined(BCM_5395_A0)
    SOC_REG_INT_FC_TOTAL_TH_DROP_Q_IMPr,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_FC_TOTAL_TH_DROP_Q_IMP_BCM53115_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_FC_TOTAL_TH_DROP_Q_WANr,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_FC_TOTAL_TH_HYST_Qr,
#endif
#if defined(BCM_5395_A0)
    SOC_REG_INT_FC_TOTAL_TH_HYST_Q45r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_FC_TOTAL_TH_HYST_Q45_BCM53115_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_FC_TOTAL_TH_HYST_Q_BCM53115_A0r,
#endif
#if defined(BCM_5389_A0) || defined(BCM_5395_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_FC_TOTAL_TH_HYST_Q_BCM5389_A0r,
#endif
#if defined(BCM_5395_A0)
    SOC_REG_INT_FC_TOTAL_TH_HYST_Q_IMPr,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_FC_TOTAL_TH_HYST_Q_IMP_BCM53115_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_FC_TOTAL_TH_HYST_Q_WANr,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_FC_TOTAL_TH_PAUSE_Qr,
#endif
#if defined(BCM_5395_A0)
    SOC_REG_INT_FC_TOTAL_TH_PAUSE_Q45r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_FC_TOTAL_TH_PAUSE_Q45_BCM53115_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_FC_TOTAL_TH_PAUSE_Q_BCM53115_A0r,
#endif
#if defined(BCM_5389_A0) || defined(BCM_5395_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_FC_TOTAL_TH_PAUSE_Q_BCM5389_A0r,
#endif
#if defined(BCM_5395_A0)
    SOC_REG_INT_FC_TOTAL_TH_PAUSE_Q_IMPr,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_FC_TOTAL_TH_PAUSE_Q_IMP_BCM53115_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_FC_TOTAL_TH_PAUSE_Q_WANr,
#endif
#if defined(BCM_5395_A0)
    SOC_REG_INT_FC_TOTAL_TH_RSRV_Qr,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_FC_TOTAL_TH_RSRV_Q_BCM53115_A0r,
#endif
#if defined(BCM_5395_A0)
    SOC_REG_INT_FC_TOTAL_USEDr,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_FC_TOTAL_USED_BCM53115_A0r,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_FC_TOTAL_USED_BCM53118_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0) || defined(BCM_5395_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_FC_TXPAUSE_HISr,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_FC_TXPAUSE_HIS_1r,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_FC_TXPAUSE_HIS_2r,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_FC_TXQ_TH_DROP_Qr,
#endif
#if defined(BCM_5395_A0)
    SOC_REG_INT_FC_TXQ_TH_DROP_Q45r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_FC_TXQ_TH_DROP_Q45_BCM53115_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_FC_TXQ_TH_DROP_Q_BCM53115_A0r,
#endif
#if defined(BCM_5389_A0) || defined(BCM_5397_A0) || \
    defined(BCM_5398_A0)
    SOC_REG_INT_FC_TXQ_TH_DROP_Q_BCM5389_A0r,
#endif
#if defined(BCM_5395_A0)
    SOC_REG_INT_FC_TXQ_TH_DROP_Q_BCM5395_A0r,
#endif
#if defined(BCM_5395_A0)
    SOC_REG_INT_FC_TXQ_TH_DROP_Q_IMPr,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_FC_TXQ_TH_DROP_Q_IMP_BCM53115_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_FC_TXQ_TH_DROP_Q_WANr,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_FC_TXQ_TH_PAUSE_Qr,
#endif
#if defined(BCM_5395_A0)
    SOC_REG_INT_FC_TXQ_TH_PAUSE_Q45r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_FC_TXQ_TH_PAUSE_Q45_BCM53115_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_FC_TXQ_TH_PAUSE_Q_BCM53115_A0r,
#endif
#if defined(BCM_5389_A0) || defined(BCM_5397_A0) || \
    defined(BCM_5398_A0)
    SOC_REG_INT_FC_TXQ_TH_PAUSE_Q_BCM5389_A0r,
#endif
#if defined(BCM_5395_A0)
    SOC_REG_INT_FC_TXQ_TH_PAUSE_Q_BCM5395_A0r,
#endif
#if defined(BCM_5395_A0)
    SOC_REG_INT_FC_TXQ_TH_PAUSE_Q_IMPr,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_FC_TXQ_TH_PAUSE_Q_IMP_BCM53115_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_FC_TXQ_TH_PAUSE_Q_WANr,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_FC_TXQ_TH_RSRV_Qr,
#endif
#if defined(BCM_5395_A0)
    SOC_REG_INT_FC_TXQ_TH_RSRV_Q45r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_FC_TXQ_TH_RSRV_Q45_BCM53115_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_FC_TXQ_TH_RSRV_Q_BCM53115_A0r,
#endif
#if defined(BCM_5389_A0) || defined(BCM_5397_A0) || \
    defined(BCM_5398_A0)
    SOC_REG_INT_FC_TXQ_TH_RSRV_Q_BCM5389_A0r,
#endif
#if defined(BCM_5395_A0)
    SOC_REG_INT_FC_TXQ_TH_RSRV_Q_BCM5395_A0r,
#endif
#if defined(BCM_5395_A0)
    SOC_REG_INT_FC_TXQ_TH_RSRV_Q_IMPr,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_FC_TXQ_TH_RSRV_Q_IMP_BCM53115_A0r,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_FC_TXQ_TH_RSRV_Q_IMP_BCM53118_A0r,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_FC_TXQ_TH_RSRV_Q_WANr,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_FC_TXQ_TH_RSRV_Q_WAN_BCM53118_A0r,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_FLOW_MON_BUSr,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_FLOW_MON_BUS_BCM53242_A0r,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_FM_MEMADRr,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_FM_MEMADR_BCM5348_A0r,
#endif
#if defined(BCM_53242_A0) || defined(BCM_5324_A0) || \
    defined(BCM_5324_A1) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0) || \
    defined(BCM_5395_A0)
    SOC_REG_INT_FM_MEMDAT0r,
#endif
#if defined(BCM_53242_A0) || defined(BCM_5324_A0) || \
    defined(BCM_5324_A1) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0) || \
    defined(BCM_5395_A0)
    SOC_REG_INT_FM_MEMDAT1r,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_FM_MEMDAT2r,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_FM_MEMDAT3r,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_FORCE_FRAME_DROPr,
#endif
#if defined(BCM_53242_A0) || defined(BCM_5324_A0) || \
    defined(BCM_5324_A1) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_GARLCFGr,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_GARLCFG_BCM53115_A0r,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_GARLCFG_BCM53118_A0r,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_GARLCFG_BCM5389_A0r,
#endif
#if defined(BCM_5395_A0)
    SOC_REG_INT_GARLCFG_BCM5395_A0r,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_GARLCFG_BCM5396_A0r,
#endif
#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_GARLCFG_BCM5398_A0r,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_GENMEM_ADDRr,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_GENMEM_ADDR_BCM5348_A0r,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_GENMEM_CTLr,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_GENMEM_CTL_BCM53242_A0r,
#endif
#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_GENMEM_CTL_BCM5348_A0r,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_GENMEM_DATAr,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_GENMEM_DATA0r,
#endif
#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_GENMEM_DATA1r,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_GENMEM_DATA1_BCM53242_A0r,
#endif
#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_GLB_ACTLSTSr,
#endif
#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_GLB_AEGSTSr,
#endif
#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_GLB_AMODE2r,
#endif
#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_GLB_AMPHYr,
#endif
#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_GLB_ANADVr,
#endif
#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_GLB_ANEXPr,
#endif
#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_GLB_ANLPAr,
#endif
#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_GLB_ANNXPr,
#endif
#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_GLB_ASTSSUMr,
#endif
#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_GLB_BRCMTSTr,
#endif
#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_GLB_HNDRD_ACTLr,
#endif
#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_GLB_HNDRD_ASTSr,
#endif
#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_GLB_HNDRD_FCSCNTr,
#endif
#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_GLB_HNDRD_RECNTr,
#endif
#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_GLB_LPNXPr,
#endif
#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_GLB_MIICTLr,
#endif
#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_GLB_MIISTSr,
#endif
#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_GLB_PHYIDHr,
#endif
#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_GLB_PHYIDLr,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_GLOBAL_TRUNK_CTLr,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_GLOBAL_TRUNK_CTL_BCM53242_A0r,
#endif
#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_GLOBAL_TRUNK_CTL_BCM5348_A0r,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_GLOBAL_TRUNK_CTL_BCM5389_A0r,
#endif
#if defined(BCM_5395_A0)
    SOC_REG_INT_GLOBAL_TRUNK_CTL_BCM5395_A0r,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_GLOBAL_TRUNK_CTL_BCM5396_A0r,
#endif
#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_GLOBAL_TRUNK_CTL_BCM5398_A0r,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_GMNGCFGr,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_GMNGCFG_BCM53115_A0r,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_GMNGCFG_BCM53242_A0r,
#endif
#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_GMNGCFG_BCM5348_A0r,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_GMNGCFG_BCM5389_A0r,
#endif
#if defined(BCM_5395_A0)
    SOC_REG_INT_GMNGCFG_BCM5395_A0r,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_GMNGCFG_BCM5396_A0r,
#endif
#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_GMNGCFG_BCM5398_A0r,
#endif
#if defined(BCM_53242_A0) || defined(BCM_5324_A0) || \
    defined(BCM_5324_A1) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0) || \
    defined(BCM_5389_A0) || defined(BCM_5396_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_GRPADDR1r,
#endif
#if defined(BCM_53242_A0) || defined(BCM_5324_A0) || \
    defined(BCM_5324_A1) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0) || \
    defined(BCM_5389_A0) || defined(BCM_5396_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_GRPADDR2r,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_G_ANADVr,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    SOC_REG_INT_G_ANADV_BCM5395_A0r,
#endif
#if defined(BCM_5395_A0)
    SOC_REG_INT_G_ANADV_EXTr,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_G_ANADV_EXT_BCM53115_A0r,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_G_ANADV_EXT_P5r,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_G_ANEXPr,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    SOC_REG_INT_G_ANEXP_BCM5395_A0r,
#endif
#if defined(BCM_5395_A0)
    SOC_REG_INT_G_ANEXP_EXTr,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_G_ANEXP_EXT_BCM53115_A0r,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_G_ANEXP_EXT_P5r,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_G_ANLPAr,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    SOC_REG_INT_G_ANLPA_BCM5395_A0r,
#endif
#if defined(BCM_5395_A0)
    SOC_REG_INT_G_ANLPA_EXTr,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_G_ANLPA_EXT_BCM53115_A0r,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_G_ANLPA_EXT_P5r,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_G_ANNXPr,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    SOC_REG_INT_G_ANNXP_BCM5395_A0r,
#endif
#if defined(BCM_5395_A0)
    SOC_REG_INT_G_ANNXP_EXTr,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_G_ANNXP_EXT_BCM53115_A0r,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_G_ANNXP_EXT_P5r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    SOC_REG_INT_G_AUX_CTLr,
#endif
#if defined(BCM_5395_A0)
    SOC_REG_INT_G_AUX_CTL_EXTr,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_G_AUX_CTL_EXT_BCM53115_A0r,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_G_AUX_CTL_EXT_P5r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    SOC_REG_INT_G_AUX_STSr,
#endif
#if defined(BCM_5395_A0)
    SOC_REG_INT_G_AUX_STS_EXTr,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_G_AUX_STS_EXT_BCM53115_A0r,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_G_AUX_STS_EXT_P5r,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5348_A0)
    SOC_REG_INT_G_B1000T_CTLr,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_G_B1000T_CTL_BCM53115_A0r,
#endif
#if defined(BCM_5347_A0)
    SOC_REG_INT_G_B1000T_CTL_BCM5347_A0r,
#endif
#if defined(BCM_5395_A0)
    SOC_REG_INT_G_B1000T_CTL_BCM5395_A0r,
#endif
#if defined(BCM_5395_A0)
    SOC_REG_INT_G_B1000T_CTL_EXTr,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_G_B1000T_CTL_EXT_BCM53115_A0r,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_G_B1000T_CTL_EXT_P5r,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_G_B1000T_STSr,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    SOC_REG_INT_G_B1000T_STS_BCM5395_A0r,
#endif
#if defined(BCM_5395_A0)
    SOC_REG_INT_G_B1000T_STS_EXTr,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_G_B1000T_STS_EXT_BCM53115_A0r,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_G_B1000T_STS_EXT_P5r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    SOC_REG_INT_G_DSP_COEFFICIENTr,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    SOC_REG_INT_G_DSP_COEFFICIENT_ADDRr,
#endif
#if defined(BCM_5395_A0)
    SOC_REG_INT_G_DSP_COEFFICIENT_ADDR_EXTr,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_G_DSP_COEFFICIENT_ADDR_EXT_BCM53115_A0r,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_G_DSP_COEFFICIENT_ADDR_EXT_P5r,
#endif
#if defined(BCM_5395_A0)
    SOC_REG_INT_G_DSP_COEFFICIENT_EXTr,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_G_DSP_COEFFICIENT_EXT_BCM53115_A0r,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_G_DSP_COEFFICIENT_EXT_P5r,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_G_EXT_STSr,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    SOC_REG_INT_G_EXT_STS_BCM5395_A0r,
#endif
#if defined(BCM_5395_A0)
    SOC_REG_INT_G_EXT_STS_EXTr,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_G_EXT_STS_EXT_BCM53115_A0r,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_G_EXT_STS_EXT_P5r,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_G_FALSE_CARR_CNTr,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    SOC_REG_INT_G_FALSE_CARR_CNT_BCM5395_A0r,
#endif
#if defined(BCM_5395_A0)
    SOC_REG_INT_G_FALSE_CARR_CNT_EXTr,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_G_FALSE_CARR_CNT_EXT_BCM53115_A0r,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_G_FALSE_CARR_CNT_EXT_P5r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    SOC_REG_INT_G_INTERRUPT_MSKr,
#endif
#if defined(BCM_5395_A0)
    SOC_REG_INT_G_INTERRUPT_MSK_EXTr,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_G_INTERRUPT_MSK_EXT_BCM53115_A0r,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_G_INTERRUPT_MSK_EXT_P5r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    SOC_REG_INT_G_INTERRUPT_STSr,
#endif
#if defined(BCM_5395_A0)
    SOC_REG_INT_G_INTERRUPT_STS_EXTr,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_G_INTERRUPT_STS_EXT_BCM53115_A0r,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_G_INTERRUPT_STS_EXT_P5r,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_G_LPNXPr,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    SOC_REG_INT_G_LPNXP_BCM5395_A0r,
#endif
#if defined(BCM_5395_A0)
    SOC_REG_INT_G_LPNXP_EXTr,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_G_LPNXP_EXT_BCM53115_A0r,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_G_LPNXP_EXT_P5r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    SOC_REG_INT_G_MASTER_SLAVE_SEEDr,
#endif
#if defined(BCM_5395_A0)
    SOC_REG_INT_G_MASTER_SLAVE_SEED_EXTr,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_G_MASTER_SLAVE_SEED_EXT_BCM53115_A0r,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_G_MASTER_SLAVE_SEED_EXT_P5r,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_G_MIICTLr,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    SOC_REG_INT_G_MIICTL_BCM5395_A0r,
#endif
#if defined(BCM_5395_A0)
    SOC_REG_INT_G_MIICTL_EXTr,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_G_MIICTL_EXT_BCM53115_A0r,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_G_MIICTL_EXT_P5r,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_G_MIISTSr,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    SOC_REG_INT_G_MIISTS_BCM5395_A0r,
#endif
#if defined(BCM_5395_A0)
    SOC_REG_INT_G_MIISTS_EXTr,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_G_MIISTS_EXT_BCM53115_A0r,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_G_MIISTS_EXT_P5r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    SOC_REG_INT_G_MISC_SHADOWr,
#endif
#if defined(BCM_5395_A0)
    SOC_REG_INT_G_MISC_SHADOW_EXTr,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_G_MISC_SHADOW_EXT_BCM53115_A0r,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_G_MISC_SHADOW_EXT_P5r,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_G_PCTLr,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_G_PCTL_BCM53115_A0r,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_G_PCTL_BCM53118_A0r,
#endif
#if defined(BCM_53242_A0)
    SOC_REG_INT_G_PCTL_BCM53242_A0r,
#endif
#if defined(BCM_53262_A0) || defined(BCM_5347_A0) || \
    defined(BCM_5348_A0)
    SOC_REG_INT_G_PCTL_BCM5348_A0r,
#endif
#if defined(BCM_5389_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_G_PCTL_BCM5389_A0r,
#endif
#if defined(BCM_5395_A0)
    SOC_REG_INT_G_PCTL_BCM5395_A0r,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_G_PCTL_BCM5396_A0r,
#endif
#if defined(BCM_5397_A0)
    SOC_REG_INT_G_PCTL_BCM5397_A0r,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_G_PHYIDHr,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    SOC_REG_INT_G_PHYIDH_BCM5395_A0r,
#endif
#if defined(BCM_5395_A0)
    SOC_REG_INT_G_PHYIDH_EXTr,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_G_PHYIDH_EXT_BCM53115_A0r,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_G_PHYIDH_EXT_P5r,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_G_PHYIDLr,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    SOC_REG_INT_G_PHYIDL_BCM5395_A0r,
#endif
#if defined(BCM_5395_A0)
    SOC_REG_INT_G_PHYIDL_EXTr,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_G_PHYIDL_EXT_BCM53115_A0r,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_G_PHYIDL_EXT_P5r,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_G_PHY_EXT_CTLr,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    SOC_REG_INT_G_PHY_EXT_CTL_BCM5395_A0r,
#endif
#if defined(BCM_5395_A0)
    SOC_REG_INT_G_PHY_EXT_CTL_EXTr,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_G_PHY_EXT_CTL_EXT_BCM53115_A0r,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_G_PHY_EXT_CTL_EXT_P5r,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_G_PHY_EXT_STSr,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_G_PHY_EXT_STS_BCM53115_A0r,
#endif
#if defined(BCM_5395_A0)
    SOC_REG_INT_G_PHY_EXT_STS_BCM5395_A0r,
#endif
#if defined(BCM_5395_A0)
    SOC_REG_INT_G_PHY_EXT_STS_EXTr,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_G_PHY_EXT_STS_EXT_BCM53115_A0r,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_G_PHY_EXT_STS_EXT_P5r,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_G_REC_ERR_CNTr,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    SOC_REG_INT_G_REC_ERR_CNT_BCM5395_A0r,
#endif
#if defined(BCM_5395_A0)
    SOC_REG_INT_G_REC_ERR_CNT_EXTr,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_G_REC_ERR_CNT_EXT_BCM53115_A0r,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_G_REC_ERR_CNT_EXT_P5r,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_G_REC_NOTOK_CNTr,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    SOC_REG_INT_G_REC_NOTOK_CNT_BCM5395_A0r,
#endif
#if defined(BCM_5395_A0)
    SOC_REG_INT_G_REC_NOTOK_CNT_EXTr,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_G_REC_NOTOK_CNT_EXT_BCM53115_A0r,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_G_REC_NOTOK_CNT_EXT_P5r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    SOC_REG_INT_G_TEST1r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    SOC_REG_INT_G_TEST2r,
#endif
#if defined(BCM_5395_A0)
    SOC_REG_INT_G_TEST1_EXTr,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_G_TEST1_EXT_BCM53115_A0r,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_G_TEST1_EXT_P5r,
#endif
#if defined(BCM_5395_A0)
    SOC_REG_INT_G_TEST2_EXTr,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_G_TEST2_EXT_BCM53115_A0r,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_G_TEST2_EXT_P5r,
#endif
#if defined(BCM_5395_A0)
    SOC_REG_INT_HL_PRTC_CTRLr,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_HL_PRTC_CTRL_BCM53115_A0r,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_HL_PRTC_CTRL_BCM53118_A0r,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_HNDRD_ACTLr,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0)
    SOC_REG_INT_HNDRD_ACTL_BCM5347_A0r,
#endif
#if defined(BCM_5348_A0)
    SOC_REG_INT_HNDRD_ACTL_BCM5348_A0r,
#endif
#if defined(BCM_5389_A0) || defined(BCM_5396_A0)
    SOC_REG_INT_HNDRD_ACTL_BCM5396_A0r,
#endif
#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_HNDRD_ACTL_BCM5398_A0r,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_HNDRD_ASTSr,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0)
    SOC_REG_INT_HNDRD_ASTS_BCM5347_A0r,
#endif
#if defined(BCM_5348_A0)
    SOC_REG_INT_HNDRD_ASTS_BCM5348_A0r,
#endif
#if defined(BCM_5389_A0) || defined(BCM_5396_A0)
    SOC_REG_INT_HNDRD_ASTS_BCM5396_A0r,
#endif
#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_HNDRD_ASTS_BCM5398_A0r,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_HNDRD_FCSCNTr,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0)
    SOC_REG_INT_HNDRD_FCSCNT_BCM5347_A0r,
#endif
#if defined(BCM_5348_A0)
    SOC_REG_INT_HNDRD_FCSCNT_BCM5348_A0r,
#endif
#if defined(BCM_5389_A0) || defined(BCM_5396_A0)
    SOC_REG_INT_HNDRD_FCSCNT_BCM5396_A0r,
#endif
#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_HNDRD_FCSCNT_BCM5398_A0r,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_HNDRD_RECNTr,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0)
    SOC_REG_INT_HNDRD_RECNT_BCM5347_A0r,
#endif
#if defined(BCM_5348_A0)
    SOC_REG_INT_HNDRD_RECNT_BCM5348_A0r,
#endif
#if defined(BCM_5389_A0) || defined(BCM_5396_A0)
    SOC_REG_INT_HNDRD_RECNT_BCM5396_A0r,
#endif
#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_HNDRD_RECNT_BCM5398_A0r,
#endif
#if defined(BCM_5395_A0)
    SOC_REG_INT_IEEE802P2_LLCr,
#endif
#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_IEEE_802_2_LLCr,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_IGMIRCTLr,
#endif
#if defined(BCM_53242_A0)
    SOC_REG_INT_IGMIRCTL_BCM53242_A0r,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_IGMIRCTL_BCM53262_A0r,
#endif
#if defined(BCM_5347_A0)
    SOC_REG_INT_IGMIRCTL_BCM5347_A0r,
#endif
#if defined(BCM_5348_A0)
    SOC_REG_INT_IGMIRCTL_BCM5348_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0) || defined(BCM_5395_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_IGMIRCTL_BCM5389_A0r,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_IGMIRCTL_BCM5396_A0r,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_IGMIRDIVr,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_IGMIRDIV_BCM5348_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0) || defined(BCM_5395_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_IGMIRDIV_BCM5389_A0r,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_IGMIRDIV_BCM5396_A0r,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_IGMIRMACr,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_IGMIRMAC_BCM5348_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0) || defined(BCM_5395_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_IGMIRMAC_BCM5389_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_IMP0_PRT_IDr,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_IMP1_EGRESS_RATE_CTRL_CFG_REGr,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_IMP1_PRT_IDr,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_IMP_CTLr,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_IMP_EGRESS_RATE_CTRL_CFG_REGr,
#endif
#if defined(BCM_5395_A0)
    SOC_REG_INT_IMP_RGMII_CTL_GPr,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_IMP_RGMII_CTL_GP_BCM53115_A0r,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_IMP_RGMII_CTL_GP_BCM53118_A0r,
#endif
#if defined(BCM_5395_A0)
    SOC_REG_INT_IMP_RGMII_TIME_DLY_GPr,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_IMP_RGMII_TIME_DLY_GP_BCM53115_A0r,
#endif
#if defined(BCM_5348_A0)
    SOC_REG_INT_INGRESS_RMONr,
#endif
#if defined(BCM_53242_A0)
    SOC_REG_INT_INGRESS_RMON_BCM53242_A0r,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_INGRESS_RMON_BCM53262_A0r,
#endif
#if defined(BCM_5347_A0)
    SOC_REG_INT_INGRESS_RMON_BCM5347_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_IPG_SHRNK_CTRLr,
#endif
#if defined(BCM_5395_A0) || defined(BCM_5397_A0) || \
    defined(BCM_5398_A0)
    SOC_REG_INT_ISP_PORT_SEL_PBMr,
#endif
#if defined(BCM_5347_A0)
    SOC_REG_INT_ISP_PORT_SEL_PBM_BCM5347_A0r,
#endif
#if defined(BCM_5348_A0)
    SOC_REG_INT_ISP_PORT_SEL_PBM_BCM5348_A0r,
#endif
#if defined(BCM_53242_A0)
    SOC_REG_INT_ISP_SEL_PORTMAPr,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_ISP_SEL_PORTMAP_BCM53115_A0r,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_ISP_SEL_PORTMAP_BCM53262_A0r,
#endif
#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_ISP_VIDr,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_ISP_VID_BCM53242_A0r,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_JUMBO_PORT_MASKr,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_JUMBO_PORT_MASK_BCM5389_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    SOC_REG_INT_JUMBO_PORT_MASK_BCM5395_A0r,
#endif
#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_JUMBO_PORT_MASK_BCM5398_A0r,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_L4PORT_RANGE_CHECKERr,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_LDMETER_UPDATE_RATECTLr,
#endif
#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_LD_FRM_SAr,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_LED0_STr,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_LED1_STr,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_LED2_STr,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_LED3_STr,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_LEDA_CTLr,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_LEDA_STr,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_LEDB_STr,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_LEDC_STr,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_LEDD_STr,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_LED_CONTROLr,
#endif
#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_LED_EN_MAPr,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_LED_EN_MAP_BCM53118_A0r,
#endif
#if defined(BCM_53242_A0)
    SOC_REG_INT_LED_EN_MAP_BCM53242_A0r,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_LED_EN_MAP_BCM53262_A0r,
#endif
#if defined(BCM_5347_A0)
    SOC_REG_INT_LED_EN_MAP_BCM5347_A0r,
#endif
#if defined(BCM_5348_A0)
    SOC_REG_INT_LED_EN_MAP_BCM5348_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_5395_A0)
    SOC_REG_INT_LED_EN_MAP_BCM5395_A0r,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_LED_FLSH_CTLr,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_LED_FLSH_CTL_BCM5389_A0r,
#endif
#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_LED_FUNC0_CTLr,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_LED_FUNC0_CTL_BCM53242_A0r,
#endif
#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_LED_FUNC0_CTL_BCM5348_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    SOC_REG_INT_LED_FUNC0_CTL_BCM5395_A0r,
#endif
#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_LED_FUNC1_CTLr,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_LED_FUNC1_CTL_BCM53242_A0r,
#endif
#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_LED_FUNC1_CTL_BCM5348_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    SOC_REG_INT_LED_FUNC1_CTL_BCM5395_A0r,
#endif
#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_LED_FUNC_MAPr,
#endif
#if defined(BCM_53242_A0)
    SOC_REG_INT_LED_FUNC_MAP_BCM53242_A0r,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_LED_FUNC_MAP_BCM53262_A0r,
#endif
#if defined(BCM_5347_A0)
    SOC_REG_INT_LED_FUNC_MAP_BCM5347_A0r,
#endif
#if defined(BCM_5348_A0)
    SOC_REG_INT_LED_FUNC_MAP_BCM5348_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    SOC_REG_INT_LED_FUNC_MAP_BCM5395_A0r,
#endif
#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_LED_MODE_MAP_0r,
#endif
#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_LED_MODE_MAP_1r,
#endif
#if defined(BCM_53242_A0)
    SOC_REG_INT_LED_MODE_MAP_0_BCM53242_A0r,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_LED_MODE_MAP_0_BCM53262_A0r,
#endif
#if defined(BCM_5347_A0)
    SOC_REG_INT_LED_MODE_MAP_0_BCM5347_A0r,
#endif
#if defined(BCM_5348_A0)
    SOC_REG_INT_LED_MODE_MAP_0_BCM5348_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    SOC_REG_INT_LED_MODE_MAP_0_BCM5395_A0r,
#endif
#if defined(BCM_53242_A0)
    SOC_REG_INT_LED_MODE_MAP_1_BCM53242_A0r,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_LED_MODE_MAP_1_BCM53262_A0r,
#endif
#if defined(BCM_5347_A0)
    SOC_REG_INT_LED_MODE_MAP_1_BCM5347_A0r,
#endif
#if defined(BCM_5348_A0)
    SOC_REG_INT_LED_MODE_MAP_1_BCM5348_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    SOC_REG_INT_LED_MODE_MAP_1_BCM5395_A0r,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_LED_OUTPUT_ENABLEr,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_LED_OUTPUT_ENABLE_BCM53118_A0r,
#endif
#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_LED_PORTMAPr,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    SOC_REG_INT_LED_PORTMAP_BCM5395_A0r,
#endif
#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_LED_REFLSH_CTLr,
#endif
#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_LED_REFLSH_CTL_BCM5348_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    SOC_REG_INT_LED_REFLSH_CTL_BCM5395_A0r,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_LNKSTSr,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_LNKSTSCHGr,
#endif
#if defined(BCM_53242_A0)
    SOC_REG_INT_LNKSTSCHG_BCM53242_A0r,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_LNKSTSCHG_BCM53262_A0r,
#endif
#if defined(BCM_5347_A0)
    SOC_REG_INT_LNKSTSCHG_BCM5347_A0r,
#endif
#if defined(BCM_5348_A0)
    SOC_REG_INT_LNKSTSCHG_BCM5348_A0r,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_LNKSTSCHG_BCM5389_A0r,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_LNKSTSCHG_BCM5396_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0) || defined(BCM_5397_A0) || \
    defined(BCM_5398_A0)
    SOC_REG_INT_LNKSTSCHG_BCM5398_A0r,
#endif
#if defined(BCM_53242_A0)
    SOC_REG_INT_LNKSTS_BCM53242_A0r,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_LNKSTS_BCM53262_A0r,
#endif
#if defined(BCM_5347_A0)
    SOC_REG_INT_LNKSTS_BCM5347_A0r,
#endif
#if defined(BCM_5348_A0)
    SOC_REG_INT_LNKSTS_BCM5348_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0) || defined(BCM_5395_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_LNKSTS_BCM5389_A0r,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_LNKSTS_BCM5396_A0r,
#endif
#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_LPDET_CFGr,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    SOC_REG_INT_LPDET_CFG_BCM5395_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    SOC_REG_INT_LPDET_SAr,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_LPNXPr,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0)
    SOC_REG_INT_LPNXP_BCM5347_A0r,
#endif
#if defined(BCM_5348_A0)
    SOC_REG_INT_LPNXP_BCM5348_A0r,
#endif
#if defined(BCM_5389_A0) || defined(BCM_5396_A0)
    SOC_REG_INT_LPNXP_BCM5396_A0r,
#endif
#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_LPNXP_BCM5398_A0r,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_LP_STA_GPr,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_LP_STA_GP_BCM53242_A0r,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_LRN_CNT_CTLr,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_LSA_MII_PORTr,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_LSA_PORTr,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_LSA_PORT_BCM53115_A0r,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_LSA_PORT_BCM53118_A0r,
#endif
#if defined(BCM_5395_A0) || defined(BCM_5397_A0) || \
    defined(BCM_5398_A0)
    SOC_REG_INT_LSA_PORT_BCM5398_A0r,
#endif
#if defined(BCM_53242_A0)
    SOC_REG_INT_MAC2VLAN_CTLr,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_MAC2VLAN_CTL_BCM53262_A0r,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_MAC_SEC_CON0r,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_MAC_SEC_CON1r,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_MAC_SEC_CON2r,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_MAC_SEC_CON3r,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_MAC_SEC_CON4r,
#endif
#if defined(BCM_5347_A0)
    SOC_REG_INT_MAC_SEC_CON0_BCM5347_A0r,
#endif
#if defined(BCM_5348_A0)
    SOC_REG_INT_MAC_SEC_CON0_BCM5348_A0r,
#endif
#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_MAC_SEC_CON1_BCM5348_A0r,
#endif
#if defined(BCM_5347_A0)
    SOC_REG_INT_MAC_SEC_CON2_BCM5347_A0r,
#endif
#if defined(BCM_5348_A0)
    SOC_REG_INT_MAC_SEC_CON2_BCM5348_A0r,
#endif
#if defined(BCM_5347_A0)
    SOC_REG_INT_MAC_SEC_CON3_BCM5347_A0r,
#endif
#if defined(BCM_5348_A0)
    SOC_REG_INT_MAC_SEC_CON3_BCM5348_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_MAC_TRUNK_CTLr,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_MARLA_FWD_ENTRY0r,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_MARLA_FWD_ENTRY1r,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_MARLA_FWD_ENTRY0_BCM5389_A0r,
#endif
#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_MARLA_FWD_ENTRY0_BCM5398_A0r,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_MARLA_FWD_ENTRY1_BCM5389_A0r,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_MARLA_SRCH_RSLTr,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_MARLA_SRCH_RSLT_0r,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_MARLA_SRCH_RSLT_1r,
#endif
#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_MARLA_SRCH_RSLT_BCM5398_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_MAX_ICMPV4_SIZE_REGr,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_MAX_ICMPV6_SIZE_REGr,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_MCAST_SUP0r,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_MCAST_SUP1r,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_MDIO_ADDR_Pr,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0) || defined(BCM_5397_A0) || \
    defined(BCM_5398_A0)
    SOC_REG_INT_MDIO_ADDR_P8r,
#endif
#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_MDIO_ADDR_WANr,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_MDIO_ADDR_WAN_BCM53115_A0r,
#endif
#if defined(BCM_5395_A0)
    SOC_REG_INT_MDIO_ADDR_WAN_BCM5395_A0r,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_MDIO_BASE_ADDRr,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0) || defined(BCM_5395_A0) || \
    defined(BCM_5396_A0) || defined(BCM_5397_A0) || \
    defined(BCM_5398_A0)
    SOC_REG_INT_MEM_ADDRr,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_MEM_ARL_B0_HIr,
#endif
#if defined(BCM_5396_A0) || defined(BCM_5396_A0)
    SOC_REG_INT_MEM_ARL_B0_LOr,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_MEM_ARL_B1_HIr,
#endif
#if defined(BCM_5396_A0) || defined(BCM_5396_A0)
    SOC_REG_INT_MEM_ARL_B1_LOr,
#endif
#if defined(BCM_5389_A0) || defined(BCM_5389_A0)
    SOC_REG_INT_MEM_ARL_HIGHr,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_MEM_ARL_LOWr,
#endif
#if defined(BCM_5389_A0) || defined(BCM_5397_A0) || \
    defined(BCM_5398_A0)
    SOC_REG_INT_MEM_BFC_ADDRr,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    SOC_REG_INT_MEM_BFC_ADDR_BCM5395_A0r,
#endif
#if defined(BCM_5389_A0) || defined(BCM_5397_A0) || \
    defined(BCM_5398_A0)
    SOC_REG_INT_MEM_BFC_DATAr,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    SOC_REG_INT_MEM_BFC_DATA_BCM5395_A0r,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_MEM_BTM_DATAr,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_MEM_BTM_DATA0r,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_MEM_BTM_DATA1r,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_MEM_BTM_DATA1_BCM53118_A0r,
#endif
#if defined(BCM_5389_A0) || defined(BCM_5397_A0) || \
    defined(BCM_5398_A0)
    SOC_REG_INT_MEM_BTM_DATA_BCM5389_A0r,
#endif
#if defined(BCM_5395_A0)
    SOC_REG_INT_MEM_BTM_DATA_BCM5395_A0r,
#endif
#if defined(BCM_5389_A0) || defined(BCM_5396_A0)
    SOC_REG_INT_MEM_CTRLr,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    SOC_REG_INT_MEM_CTRL_BCM5395_A0r,
#endif
#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_MEM_CTRL_BCM5398_A0r,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_MEM_DATA_HIGHr,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_MEM_DATA_HIGH_BCM5389_A0r,
#endif
#if defined(BCM_5389_A0) || defined(BCM_5396_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_MEM_DATA_LOWr,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_MEM_DEBUG_DATA_0_0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_MEM_DEBUG_DATA_0_1r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_MEM_DEBUG_DATA_1_0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_MEM_DEBUG_DATA_1_1r,
#endif
#if defined(BCM_5389_A0) || defined(BCM_5396_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_MEM_FRM_ADDRr,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_MEM_FRM_ADDR_BCM53115_A0r,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_MEM_FRM_ADDR_BCM53118_A0r,
#endif
#if defined(BCM_5395_A0)
    SOC_REG_INT_MEM_FRM_ADDR_BCM5395_A0r,
#endif
#if defined(BCM_5389_A0) || defined(BCM_5396_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_MEM_FRM_DATA0r,
#endif
#if defined(BCM_5389_A0) || defined(BCM_5396_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_MEM_FRM_DATA1r,
#endif
#if defined(BCM_5389_A0) || defined(BCM_5396_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_MEM_FRM_DATA2r,
#endif
#if defined(BCM_5389_A0) || defined(BCM_5396_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_MEM_FRM_DATA3r,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_MEM_FRM_DATA4r,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_MEM_FRM_DATA5r,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_MEM_FRM_DATA6r,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_MEM_FRM_DATA7r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    SOC_REG_INT_MEM_FRM_DATA0_BCM5395_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    SOC_REG_INT_MEM_FRM_DATA1_BCM5395_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    SOC_REG_INT_MEM_FRM_DATA2_BCM5395_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    SOC_REG_INT_MEM_FRM_DATA3_BCM5395_A0r,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_MEM_MARL_B0_HIr,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_MEM_MARL_B1_HIr,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_MEM_MARL_LOWr,
#endif
#if defined(BCM_5389_A0) || defined(BCM_5396_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_MEM_TEST_CTLr,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_MEM_TEST_CTL_BCM53115_A0r,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_MEM_TEST_CTL_BCM53118_A0r,
#endif
#if defined(BCM_5395_A0)
    SOC_REG_INT_MEM_TEST_CTL_BCM5395_A0r,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_MEM_VLAN_DATAr,
#endif
#if defined(BCM_53242_A0) || defined(BCM_5324_A0) || \
    defined(BCM_5324_A1) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_MIBDIAG_PAGEr,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_MIBKILLOVRr,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_MIBKILLOVR_BCM5348_A0r,
#endif
#if defined(BCM_5389_A0) || defined(BCM_5395_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_MIB_GD_FM_MAX_SIZEr,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_MIB_GD_FM_MAX_SIZE_BCM53115_A0r,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_MIB_SELECTr,
#endif
#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_MIB_SNAPSHOT_CTLr,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_MIB_SNAPSHOT_CTL_BCM53242_A0r,
#endif
#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_MIB_SNAPSHOT_CTL_BCM5348_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    SOC_REG_INT_MIB_SNAPSHOT_CTL_BCM5395_A0r,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_MIICTLr,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0)
    SOC_REG_INT_MIICTL_BCM5347_A0r,
#endif
#if defined(BCM_5348_A0)
    SOC_REG_INT_MIICTL_BCM5348_A0r,
#endif
#if defined(BCM_5389_A0) || defined(BCM_5396_A0)
    SOC_REG_INT_MIICTL_BCM5396_A0r,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_MIISTSr,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0)
    SOC_REG_INT_MIISTS_BCM5347_A0r,
#endif
#if defined(BCM_5348_A0)
    SOC_REG_INT_MIISTS_BCM5348_A0r,
#endif
#if defined(BCM_5389_A0) || defined(BCM_5396_A0)
    SOC_REG_INT_MIISTS_BCM5396_A0r,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_MII_PCTLr,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_MII_PCTL_BCM5348_A0r,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_MII_PCTL_BCM5389_A0r,
#endif
#if defined(BCM_5395_A0)
    SOC_REG_INT_MII_PCTL_BCM5395_A0r,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_MII_PCTL_BCM5396_A0r,
#endif
#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_MII_PCTL_BCM5398_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    SOC_REG_INT_MINIMUM_TCP_HDR_SZr,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_MIRCAPCTLr,
#endif
#if defined(BCM_53242_A0)
    SOC_REG_INT_MIRCAPCTL_BCM53242_A0r,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_MIRCAPCTL_BCM53262_A0r,
#endif
#if defined(BCM_5347_A0)
    SOC_REG_INT_MIRCAPCTL_BCM5347_A0r,
#endif
#if defined(BCM_5348_A0)
    SOC_REG_INT_MIRCAPCTL_BCM5348_A0r,
#endif
#if defined(BCM_5389_A0) || defined(BCM_5397_A0) || \
    defined(BCM_5398_A0)
    SOC_REG_INT_MIRCAPCTL_BCM5389_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    SOC_REG_INT_MIRCAPCTL_BCM5395_A0r,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_MIRCAPCTL_BCM5396_A0r,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_MISC_CTLr,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_MLF_DROP_MAPr,
#endif
#if defined(BCM_53242_A0)
    SOC_REG_INT_MLF_DROP_MAP_BCM53242_A0r,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_MLF_DROP_MAP_BCM53262_A0r,
#endif
#if defined(BCM_5347_A0)
    SOC_REG_INT_MLF_DROP_MAP_BCM5347_A0r,
#endif
#if defined(BCM_5348_A0)
    SOC_REG_INT_MLF_DROP_MAP_BCM5348_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0) || defined(BCM_5395_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_MLF_DROP_MAP_BCM5389_A0r,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_MLF_DROP_MAP_BCM5396_A0r,
#endif
#if defined(BCM_5395_A0) || defined(BCM_5397_A0) || \
    defined(BCM_5398_A0)
    SOC_REG_INT_MLF_IMPC_FWD_MAPr,
#endif
#if defined(BCM_5348_A0)
    SOC_REG_INT_MLF_IPMC_FWD_MAPr,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_MLF_IPMC_FWD_MAP_BCM53115_A0r,
#endif
#if defined(BCM_53242_A0)
    SOC_REG_INT_MLF_IPMC_FWD_MAP_BCM53242_A0r,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_MLF_IPMC_FWD_MAP_BCM53262_A0r,
#endif
#if defined(BCM_5347_A0)
    SOC_REG_INT_MLF_IPMC_FWD_MAP_BCM5347_A0r,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_MNGPIDr,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_MNGPID_BCM5348_A0r,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_MODEL_IDr,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_MODEL_ID_BCM53115_A0r,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_MODEL_ID_BCM53118_A0r,
#endif
#if defined(BCM_5389_A0) || defined(BCM_5397_A0) || \
    defined(BCM_5398_A0)
    SOC_REG_INT_MODEL_ID_BCM5389_A0r,
#endif
#if defined(BCM_5395_A0)
    SOC_REG_INT_MODEL_ID_BCM5395_A0r,
#endif
#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_MODULE_ID0r,
#endif
#if defined(BCM_5395_A0) || defined(BCM_5397_A0) || \
    defined(BCM_5398_A0)
    SOC_REG_INT_MODULE_ID1r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    SOC_REG_INT_MODULE_ID0_BCM5395_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_MODULE_ID1_BCM53115_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    SOC_REG_INT_MPORTVEC0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    SOC_REG_INT_MPORTVEC1r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    SOC_REG_INT_MPORTVEC2r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    SOC_REG_INT_MPORTVEC3r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    SOC_REG_INT_MPORTVEC4r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    SOC_REG_INT_MPORTVEC5r,
#endif
#if defined(BCM_53242_A0) || defined(BCM_5324_A0) || \
    defined(BCM_5324_A1) || defined(BCM_53262_A0)
    SOC_REG_INT_MR_STAr,
#endif
#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_MST_AGEr,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    SOC_REG_INT_MST_AGE_BCM5395_A0r,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_MST_CONr,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_MST_CON_BCM53118_A0r,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_MST_CON_BCM53242_A0r,
#endif
#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_MST_CON_BCM5348_A0r,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_MST_CON_BCM5396_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_5395_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_MST_CON_BCM5398_A0r,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_MST_TABr,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_MST_TBLr,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_MST_TBL_BCM53115_A0r,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_MST_TBL_BCM53118_A0r,
#endif
#if defined(BCM_5395_A0)
    SOC_REG_INT_MST_TBL_BCM5395_A0r,
#endif
#if defined(BCM_5397_A0)
    SOC_REG_INT_MST_TBL_BCM5397_A0r,
#endif
#if defined(BCM_5398_A0)
    SOC_REG_INT_MST_TBL_BCM5398_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    SOC_REG_INT_MULTIPORT_ADDR0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    SOC_REG_INT_MULTIPORT_ADDR1r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    SOC_REG_INT_MULTIPORT_ADDR2r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    SOC_REG_INT_MULTIPORT_ADDR3r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    SOC_REG_INT_MULTIPORT_ADDR4r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    SOC_REG_INT_MULTIPORT_ADDR5r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    SOC_REG_INT_MULTI_PORT_CTLr,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_NEW_CONTROLr,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_NEW_CONTROL_BCM53242_A0r,
#endif
#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_NEW_CONTROL_BCM5348_A0r,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_NEW_CONTROL_BCM5389_A0r,
#endif
#if defined(BCM_5395_A0)
    SOC_REG_INT_NEW_CONTROL_BCM5395_A0r,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_NEW_CONTROL_BCM5396_A0r,
#endif
#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_NEW_CONTROL_BCM5398_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_NEW_CTRLr,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_NEW_PRI_MAPr,
#endif
#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_NEW_PRI_MAP_BCM5398_A0r,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_OTHER_CHECKERr,
#endif
#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_OTHER_TABLE_DATA0r,
#endif
#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_OTHER_TABLE_DATA1r,
#endif
#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_OTHER_TABLE_DATA2r,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_OTHER_TABLE_DATA0_BCM53242_A0r,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_OTHER_TABLE_DATA1_BCM53242_A0r,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_OTHER_TABLE_DATA2_BCM53242_A0r,
#endif
#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_OTHER_TABLE_INDEXr,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_OTHER_TABLE_INDEX_BCM53242_A0r,
#endif
#if defined(BCM_5395_A0)
    SOC_REG_INT_OTPROM_STATUSr,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_OTP_ADDR_REGr,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_OTP_CTL_REGr,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_OTP_CTL_REG_BCM53118_A0r,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_OTP_RD_DATAr,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_OTP_STS_REGr,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_OTP_WR_DATAr,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_P5_RGMII_TIME_DLY_GPr,
#endif
#if defined(BCM_53115_A0) || defined(BCM_5395_A0)
    SOC_REG_INT_P8_PCP2TCr,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_P8_PCP2TC_BCM53118_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_PAGEREGr,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_PAUSESTSr,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_PAUSESTS_BCM53115_A0r,
#endif
#if defined(BCM_53242_A0)
    SOC_REG_INT_PAUSESTS_BCM53242_A0r,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_PAUSESTS_BCM53262_A0r,
#endif
#if defined(BCM_5347_A0)
    SOC_REG_INT_PAUSESTS_BCM5347_A0r,
#endif
#if defined(BCM_5348_A0)
    SOC_REG_INT_PAUSESTS_BCM5348_A0r,
#endif
#if defined(BCM_5389_A0) || defined(BCM_5395_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_PAUSESTS_BCM5389_A0r,
#endif
#if defined(BCM_5389_A0) || defined(BCM_5397_A0) || \
    defined(BCM_5398_A0)
    SOC_REG_INT_PAUSE_CAPr,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    SOC_REG_INT_PAUSE_CAP_BCM5395_A0r,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_PAUSE_FRM_CTRLr,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0) || defined(BCM_5395_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_PAUSE_FRM_CTRL_BCM5389_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0) || defined(BCM_5395_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_PAUSE_QUANTAr,
#endif
#if defined(BCM_5395_A0)
    SOC_REG_INT_PBPTRFIFOr,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_PBPTRFIFO_0r,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_PBPTRFIFO_1r,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_PBPTRFIFO_1_BCM53118_A0r,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_PHYIDHr,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_PHYIDH_BCM53242_A0r,
#endif
#if defined(BCM_5347_A0)
    SOC_REG_INT_PHYIDH_BCM5347_A0r,
#endif
#if defined(BCM_5348_A0)
    SOC_REG_INT_PHYIDH_BCM5348_A0r,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_PHYIDH_BCM5389_A0r,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_PHYIDH_BCM5396_A0r,
#endif
#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_PHYIDH_BCM5398_A0r,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_PHYIDLr,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_PHYIDL_BCM53242_A0r,
#endif
#if defined(BCM_5347_A0)
    SOC_REG_INT_PHYIDL_BCM5347_A0r,
#endif
#if defined(BCM_5348_A0)
    SOC_REG_INT_PHYIDL_BCM5348_A0r,
#endif
#if defined(BCM_5389_A0) || defined(BCM_5396_A0)
    SOC_REG_INT_PHYIDL_BCM5396_A0r,
#endif
#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_PHYIDL_BCM5398_A0r,
#endif
#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_PHYINFO_PHYIDHr,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_PHYINFO_PHYIDH_BCM53242_A0r,
#endif
#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_PHYINFO_PHYIDLr,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_PHYINFO_PHYIDL_BCM53242_A0r,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_PHYSCAN_CTLr,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_PHYSCAN_CTL_BCM5348_A0r,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_PHY_LED_FUNCr,
#endif
#if defined(BCM_53115_A0) || defined(BCM_5395_A0)
    SOC_REG_INT_PHY_PWR_DOWNr,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_PHY_PWR_DOWN_BCM53118_A0r,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_PHY_STATr,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_PKTS1024TO1522OCTETSr,
#endif
#if defined(BCM_5347_A0)
    SOC_REG_INT_PKTS1024TO1522OCTETS_BCM5347_A0r,
#endif
#if defined(BCM_5348_A0)
    SOC_REG_INT_PKTS1024TO1522OCTETS_BCM5348_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0) || defined(BCM_5395_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_PKTS1024TO1522OCTETS_BCM5389_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    SOC_REG_INT_PKTS1024TO1522OCTETS_BCM5395_A0r,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_PKTS128TO255OCTETSr,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_PKTS128TO255OCTETS_BCM53242_A0r,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0)
    SOC_REG_INT_PKTS128TO255OCTETS_BCM5347_A0r,
#endif
#if defined(BCM_5348_A0)
    SOC_REG_INT_PKTS128TO255OCTETS_BCM5348_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0) || defined(BCM_5395_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_PKTS128TO255OCTETS_BCM5389_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0) || defined(BCM_5395_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_PKTS1523TO2047r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0) || defined(BCM_5395_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_PKTS2048TO4095r,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_PKTS256TO511OCTETSr,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_PKTS256TO511OCTETS_BCM53242_A0r,
#endif
#if defined(BCM_5347_A0)
    SOC_REG_INT_PKTS256TO511OCTETS_BCM5347_A0r,
#endif
#if defined(BCM_5348_A0)
    SOC_REG_INT_PKTS256TO511OCTETS_BCM5348_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0) || defined(BCM_5395_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_PKTS256TO511OCTETS_BCM5389_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    SOC_REG_INT_PKTS256TO511OCTETS_BCM5395_A0r,
#endif
#if defined(BCM_5389_A0) || defined(BCM_5395_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_PKTS4096TO8191r,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_PKTS512TO1023OCTETSr,
#endif
#if defined(BCM_5347_A0)
    SOC_REG_INT_PKTS512TO1023OCTETS_BCM5347_A0r,
#endif
#if defined(BCM_5348_A0)
    SOC_REG_INT_PKTS512TO1023OCTETS_BCM5348_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0) || defined(BCM_5395_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_PKTS512TO1023OCTETS_BCM5389_A0r,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_PKTS64OCTETSr,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_PKTS64OCTETS_BCM53242_A0r,
#endif
#if defined(BCM_5347_A0)
    SOC_REG_INT_PKTS64OCTETS_BCM5347_A0r,
#endif
#if defined(BCM_5348_A0)
    SOC_REG_INT_PKTS64OCTETS_BCM5348_A0r,
#endif
#if defined(BCM_5389_A0) || defined(BCM_5397_A0) || \
    defined(BCM_5398_A0)
    SOC_REG_INT_PKTS64OCTETS_BCM5389_A0r,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_PKTS65TO127OCTETSr,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_PKTS65TO127OCTETS_BCM53242_A0r,
#endif
#if defined(BCM_5347_A0)
    SOC_REG_INT_PKTS65TO127OCTETS_BCM5347_A0r,
#endif
#if defined(BCM_5348_A0)
    SOC_REG_INT_PKTS65TO127OCTETS_BCM5348_A0r,
#endif
#if defined(BCM_5389_A0) || defined(BCM_5397_A0) || \
    defined(BCM_5398_A0)
    SOC_REG_INT_PKTS65TO127OCTETS_BCM5389_A0r,
#endif
#if defined(BCM_5389_A0) || defined(BCM_5395_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_PKTS8192TO9728r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_PLL_FREQ_SELr,
#endif
#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_PLL_TESTr,
#endif
#if defined(BCM_5395_A0)
    SOC_REG_INT_PLL_TEST_BCM5395_A0r,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_PLL_TEST_CTRL_Ir,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_PLL_TEST_CTRL_IIr,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_PLL_TEST_CTRL_II_BCM53118_A0r,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_PLL_TEST_CTRL_I_BCM53118_A0r,
#endif
#if defined(BCM_5395_A0)
    SOC_REG_INT_PN_PCP2TCr,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_PN_PCP2TC_BCM53115_A0r,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_PN_PCP2TC_BCM53118_A0r,
#endif
#if defined(BCM_5395_A0)
    SOC_REG_INT_PORT4_RGMII_CTL_GPr,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_PORT5_RGMII_CTL_GPr,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_PORTVEC1r,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_PORTVEC2r,
#endif
#if defined(BCM_53242_A0)
    SOC_REG_INT_PORTVEC1_BCM53242_A0r,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_PORTVEC1_BCM53262_A0r,
#endif
#if defined(BCM_5347_A0)
    SOC_REG_INT_PORTVEC1_BCM5347_A0r,
#endif
#if defined(BCM_5348_A0)
    SOC_REG_INT_PORTVEC1_BCM5348_A0r,
#endif
#if defined(BCM_5389_A0) || defined(BCM_5397_A0) || \
    defined(BCM_5398_A0)
    SOC_REG_INT_PORTVEC1_BCM5389_A0r,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_PORTVEC1_BCM5396_A0r,
#endif
#if defined(BCM_53242_A0)
    SOC_REG_INT_PORTVEC2_BCM53242_A0r,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_PORTVEC2_BCM53262_A0r,
#endif
#if defined(BCM_5347_A0)
    SOC_REG_INT_PORTVEC2_BCM5347_A0r,
#endif
#if defined(BCM_5348_A0)
    SOC_REG_INT_PORTVEC2_BCM5348_A0r,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_PORTVEC2_BCM5389_A0r,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_PORTVEC2_BCM5396_A0r,
#endif
#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_PORTVEC2_BCM5398_A0r,
#endif
#if defined(BCM_5348_A0)
    SOC_REG_INT_PORT_EAP1_CONr,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_PORT_EAP_CONr,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_PORT_EAP_CON_BCM53115_A0r,
#endif
#if defined(BCM_5347_A0)
    SOC_REG_INT_PORT_EAP_CON_BCM5347_A0r,
#endif
#if defined(BCM_5348_A0)
    SOC_REG_INT_PORT_EAP_CON_BCM5348_A0r,
#endif
#if defined(BCM_53118_A0) || defined(BCM_5395_A0)
    SOC_REG_INT_PORT_EAP_CON_BCM5395_A0r,
#endif
#if defined(BCM_5397_A0)
    SOC_REG_INT_PORT_EAP_CON_BCM5397_A0r,
#endif
#if defined(BCM_5398_A0)
    SOC_REG_INT_PORT_EAP_CON_BCM5398_A0r,
#endif
#if defined(BCM_53242_A0)
    SOC_REG_INT_PORT_EAP_DAr,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_PORT_EAP_DA_BCM53262_A0r,
#endif
#if defined(BCM_53242_A0)
    SOC_REG_INT_PORT_EGCTLr,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_PORT_EGCTL_BCM53262_A0r,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_PORT_ERC_CONr,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_PORT_ERC_CON_BCM53115_A0r,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_PORT_ERC_CON_BCM53118_A0r,
#endif
#if defined(BCM_5347_A0)
    SOC_REG_INT_PORT_ERC_CON_BCM5347_A0r,
#endif
#if defined(BCM_5348_A0)
    SOC_REG_INT_PORT_ERC_CON_BCM5348_A0r,
#endif
#if defined(BCM_5395_A0)
    SOC_REG_INT_PORT_ERC_CON_BCM5395_A0r,
#endif
#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_PORT_ERC_CON_BCM5398_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_PORT_ERC_CON_IMPr,
#endif
#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_PORT_IRC1_CONr,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_PORT_IRC_CONr,
#endif
#if defined(BCM_5347_A0)
    SOC_REG_INT_PORT_IRC_CON_BCM5347_A0r,
#endif
#if defined(BCM_5348_A0)
    SOC_REG_INT_PORT_IRC_CON_BCM5348_A0r,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_PORT_IRC_CON_BCM5389_A0r,
#endif
#if defined(BCM_5395_A0)
    SOC_REG_INT_PORT_IRC_CON_BCM5395_A0r,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_PORT_IRC_CON_BCM5396_A0r,
#endif
#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_PORT_IRC_CON_BCM5398_A0r,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_PORT_MAX_LEARNr,
#endif
#if defined(BCM_53242_A0)
    SOC_REG_INT_PORT_MAX_LEARN_BCM53242_A0r,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_PORT_MAX_LEARN_BCM53262_A0r,
#endif
#if defined(BCM_5347_A0)
    SOC_REG_INT_PORT_MAX_LEARN_BCM5347_A0r,
#endif
#if defined(BCM_5348_A0)
    SOC_REG_INT_PORT_MAX_LEARN_BCM5348_A0r,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_PORT_SA_CNTr,
#endif
#if defined(BCM_53242_A0)
    SOC_REG_INT_PORT_SA_CNT_BCM53242_A0r,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_PORT_SA_CNT_BCM53262_A0r,
#endif
#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_PORT_SA_CNT_BCM5348_A0r,
#endif
#if defined(BCM_53242_A0)
    SOC_REG_INT_PORT_SEC_CONr,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_PORT_SEC_CON_BCM53262_A0r,
#endif
#if defined(BCM_5348_A0)
    SOC_REG_INT_PORT_VLAN1_CTLr,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_PORT_VLAN_CTLr,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_PORT_VLAN_CTL_BCM53115_A0r,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_PORT_VLAN_CTL_BCM53118_A0r,
#endif
#if defined(BCM_5347_A0)
    SOC_REG_INT_PORT_VLAN_CTL_BCM5347_A0r,
#endif
#if defined(BCM_5348_A0)
    SOC_REG_INT_PORT_VLAN_CTL_BCM5348_A0r,
#endif
#if defined(BCM_5389_A0) || defined(BCM_5397_A0) || \
    defined(BCM_5398_A0)
    SOC_REG_INT_PORT_VLAN_CTL_BCM5389_A0r,
#endif
#if defined(BCM_5395_A0)
    SOC_REG_INT_PORT_VLAN_CTL_BCM5395_A0r,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_PORT_VLAN_CTL_BCM5396_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_PORT_VLAN_CTL_IMPr,
#endif
#if defined(BCM_53242_A0) || defined(BCM_5324_A0) || \
    defined(BCM_5324_A1) || defined(BCM_53262_A0)
    SOC_REG_INT_PRBS_CTLr,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_PRBS_STAr,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_PRBS_STA_BCM53242_A0r,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_PROTECTED_SELr,
#endif
#if defined(BCM_53242_A0)
    SOC_REG_INT_PROTECTED_SEL_BCM53242_A0r,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_PROTECTED_SEL_BCM53262_A0r,
#endif
#if defined(BCM_5347_A0)
    SOC_REG_INT_PROTECTED_SEL_BCM5347_A0r,
#endif
#if defined(BCM_5348_A0)
    SOC_REG_INT_PROTECTED_SEL_BCM5348_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0) || defined(BCM_5395_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_PROTECTED_SEL_BCM5389_A0r,
#endif
#if defined(BCM_53242_A0)
    SOC_REG_INT_PROTOCOL2VLAN_CTLr,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_PROTOCOL2VLAN_CTL_BCM53262_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_PRS_FIFO_DEBUG_CTRLr,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_PRS_FIFO_DEBUG_DATAr,
#endif
#if defined(BCM_5324_A0)
    SOC_REG_INT_PWR_DOWN_MODEr,
#endif
#if defined(BCM_5324_A1)
    SOC_REG_INT_PWR_DOWN_MODE_BCM5324_A1r,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_PWR_DOWN_MODE_BCM5348_A0r,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_QOS_1P1Q_PRI_MAPr,
#endif
#if defined(BCM_5389_A0) || defined(BCM_5397_A0) || \
    defined(BCM_5398_A0)
    SOC_REG_INT_QOS_1P1Q_PRI_MAP_BCM5389_A0r,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_QOS_1P_ENr,
#endif
#if defined(BCM_53242_A0)
    SOC_REG_INT_QOS_1P_EN_BCM53242_A0r,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_QOS_1P_EN_BCM53262_A0r,
#endif
#if defined(BCM_5347_A0)
    SOC_REG_INT_QOS_1P_EN_BCM5347_A0r,
#endif
#if defined(BCM_5348_A0)
    SOC_REG_INT_QOS_1P_EN_BCM5348_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0) || defined(BCM_5395_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_QOS_1P_EN_BCM5389_A0r,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_QOS_1P_EN_BCM5396_A0r,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_QOS_CTLr,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_QOS_CTL_BCM53242_A0r,
#endif
#if defined(BCM_5347_A0)
    SOC_REG_INT_QOS_CTL_BCM5347_A0r,
#endif
#if defined(BCM_5348_A0)
    SOC_REG_INT_QOS_CTL_BCM5348_A0r,
#endif
#if defined(BCM_5389_A0) || defined(BCM_5396_A0)
    SOC_REG_INT_QOS_CTL_BCM5396_A0r,
#endif
#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_QOS_CTL_BCM5398_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_5389_A0) || \
    defined(BCM_5395_A0) || defined(BCM_5396_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_QOS_DIFF_DSCP0r,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_QOS_DIFF_DSCP1r,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_QOS_DIFF_DSCP2r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_5389_A0) || \
    defined(BCM_5395_A0) || defined(BCM_5396_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_QOS_DIFF_DSCP3r,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_QOS_DIFF_DSCP0_BCM53118_A0r,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_QOS_DIFF_DSCP1_BCM53118_A0r,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_QOS_DIFF_DSCP1_BCM5348_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_5389_A0) || \
    defined(BCM_5395_A0) || defined(BCM_5396_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_QOS_DIFF_DSCP1_BCM5396_A0r,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_QOS_DIFF_DSCP2_BCM53118_A0r,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_QOS_DIFF_DSCP2_BCM5348_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_5389_A0) || \
    defined(BCM_5395_A0) || defined(BCM_5396_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_QOS_DIFF_DSCP2_BCM5396_A0r,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_QOS_DIFF_DSCP3_BCM53118_A0r,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_QOS_D_TOS_THr,
#endif
#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_QOS_D_TOS_TH_BCM5348_A0r,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_QOS_EN_DIFFSERVr,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0) || defined(BCM_5395_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_QOS_EN_DIFFSERV_BCM5389_A0r,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_QOS_EN_TRAFFIC_PRI_REMAPr,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_QOS_EN_TRAFFIC_PRI_REMAP_BCM5389_A0r,
#endif
#if defined(BCM_5395_A0)
    SOC_REG_INT_QOS_EN_TRAFFIC_PRI_REMAP_BCM5395_A0r,
#endif
#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_QOS_EN_TRAFFIC_PRI_REMAP_BCM5398_A0r,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_QOS_ETHERPRI_CTRLr,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_QOS_GLOBAL_CTRLr,
#endif
#if defined(BCM_5389_A0) || defined(BCM_5397_A0) || \
    defined(BCM_5398_A0)
    SOC_REG_INT_QOS_GLOBAL_CTRL_BCM5389_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    SOC_REG_INT_QOS_GLOBAL_CTRL_BCM5395_A0r,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_QOS_MIB_QUE_SELr,
#endif
#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_QOS_MIB_QUE_SEL_BCM5348_A0r,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_QOS_M_TOS_THr,
#endif
#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_QOS_M_TOS_TH_BCM5348_A0r,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_QOS_PAUSE_ENr,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_QOS_PAUSE_EN_BCM53242_A0r,
#endif
#if defined(BCM_5347_A0)
    SOC_REG_INT_QOS_PAUSE_EN_BCM5347_A0r,
#endif
#if defined(BCM_5348_A0)
    SOC_REG_INT_QOS_PAUSE_EN_BCM5348_A0r,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_QOS_REASON_CODEr,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_QOS_RX_CTRL_Pr,
#endif
#if defined(BCM_5389_A0) || defined(BCM_5397_A0) || \
    defined(BCM_5398_A0)
    SOC_REG_INT_QOS_RX_CTRL_P_BCM5389_A0r,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_QOS_R_TOS_THr,
#endif
#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_QOS_R_TOS_TH_BCM5348_A0r,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_QOS_TCI_THr,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_QOS_TCI_TH_BCM5348_A0r,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_QOS_TOS_DIF_CTLr,
#endif
#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_QOS_TOS_DIF_CTL_BCM5348_A0r,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_QOS_TOS_DIF_ENr,
#endif
#if defined(BCM_53242_A0)
    SOC_REG_INT_QOS_TOS_DIF_EN_BCM53242_A0r,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_QOS_TOS_DIF_EN_BCM53262_A0r,
#endif
#if defined(BCM_5347_A0)
    SOC_REG_INT_QOS_TOS_DIF_EN_BCM5347_A0r,
#endif
#if defined(BCM_5348_A0)
    SOC_REG_INT_QOS_TOS_DIF_EN_BCM5348_A0r,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_QOS_TRAFFIC_PRI_REMAPr,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_QOS_TRAFFIC_PRI_REMAP_BCM5389_A0r,
#endif
#if defined(BCM_5395_A0)
    SOC_REG_INT_QOS_TRAFFIC_PRI_REMAP_BCM5395_A0r,
#endif
#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_QOS_TRAFFIC_PRI_REMAP_BCM5398_A0r,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_QOS_TX_CTRLr,
#endif
#if defined(BCM_5389_A0) || defined(BCM_5397_A0) || \
    defined(BCM_5398_A0)
    SOC_REG_INT_QOS_TX_CTRL_BCM5389_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    SOC_REG_INT_QOS_TX_CTRL_BCM5395_A0r,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_QOS_T_TOS_THr,
#endif
#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_QOS_T_TOS_TH_BCM5348_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5396_A0)
    SOC_REG_INT_QOS_WEIGHTr,
#endif
#if defined(BCM_5389_A0) || defined(BCM_5395_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_QOS_WEIGHT_BCM5389_A0r,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_QUEUE_CONGESTION_STATUS3r,
#endif
#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_QUEUE_CONGESTION_STATUS4r,
#endif
#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_QUEUE_CONGESTION_STATUS5r,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_QUEUE_CONGESTION_STATUS4_BCM53242_A0r,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_QUEUE_CONGESTION_STATUS5_BCM53242_A0r,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_RANGE_CHECKER_CTLr,
#endif
#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_RATE_INBANDr,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_RATE_INBAND_BCM53242_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_5395_A0)
    SOC_REG_INT_RATE_INBAND_BCM5395_A0r,
#endif
#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_RATE_METER0r,
#endif
#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_RATE_METER1r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_5395_A0)
    SOC_REG_INT_RATE_METER0_BCM5395_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_5395_A0)
    SOC_REG_INT_RATE_METER1_BCM5395_A0r,
#endif
#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_RATE_OUTBANDr,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_RATE_OUTBAND_BCM53242_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_5395_A0)
    SOC_REG_INT_RATE_OUTBAND_BCM5395_A0r,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_RCM_CTLr,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_RCM_DATA0r,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_RCM_DATA1r,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_RCM_DATA2r,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_RCM_DATA3r,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_RCM_DATA4r,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_RCM_PORTr,
#endif
#if defined(BCM_5395_A0)
    SOC_REG_INT_RESE_AV_EN_CTRLr,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_RESE_AV_EN_CTRL_BCM53115_A0r,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_RESE_AV_EN_CTRL_BCM53118_A0r,
#endif
#if defined(BCM_5395_A0)
    SOC_REG_INT_RESE_C4_BW_CNTLr,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_RESE_C4_BW_CNTL_BCM53115_A0r,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_RESE_C4_BW_CNTL_BCM53118_A0r,
#endif
#if defined(BCM_5395_A0)
    SOC_REG_INT_RESE_C5_BW_CNTLr,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_RESE_C5_BW_CNTL_BCM53115_A0r,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_RESE_C5_BW_CNTL_BCM53118_A0r,
#endif
#if defined(BCM_5395_A0)
    SOC_REG_INT_RESE_EGRESS_TM_STAMPr,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_RESE_EGRESS_TM_STAMP_BCM53115_A0r,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_RESE_EGRESS_TM_STAMP_BCM53118_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    SOC_REG_INT_RESE_MAX_AV_PKT_SZr,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    SOC_REG_INT_RESE_SLOT_ADJr,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    SOC_REG_INT_RESE_SLOT_TICK_CNTRr,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    SOC_REG_INT_RESE_TM_ADJr,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    SOC_REG_INT_RESE_TM_BASEr,
#endif
#if defined(BCM_5389_A0) || defined(BCM_5397_A0) || \
    defined(BCM_5398_A0)
    SOC_REG_INT_RGMII_CTL_GPr,
#endif
#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_RGMII_CTL_GP48r,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_RGMII_CTL_GP49r,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_RGMII_CTL_GP50r,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_RGMII_CTRLr,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_RGMII_TIME_DELAY_CTRLr,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_RGMII_TIME_DLY_GPr,
#endif
#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_RGMII_TIME_DLY_GP48r,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_RGMII_TIME_DLY_GP49r,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_RGMII_TIME_DLY_GP50r,
#endif
#if defined(BCM_5389_A0) || defined(BCM_5397_A0) || \
    defined(BCM_5398_A0)
    SOC_REG_INT_RGMII_TIME_DLY_GP_BCM5389_A0r,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_RMONSTEERr,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_RMONSTEER_BCM53115_A0r,
#endif
#if defined(BCM_53242_A0)
    SOC_REG_INT_RMONSTEER_BCM53242_A0r,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_RMONSTEER_BCM53262_A0r,
#endif
#if defined(BCM_5347_A0)
    SOC_REG_INT_RMONSTEER_BCM5347_A0r,
#endif
#if defined(BCM_5348_A0)
    SOC_REG_INT_RMONSTEER_BCM5348_A0r,
#endif
#if defined(BCM_5389_A0) || defined(BCM_5397_A0) || \
    defined(BCM_5398_A0)
    SOC_REG_INT_RMONSTEER_BCM5389_A0r,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_RST_TABLE_MEMr,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_RST_TABLE_MEM1r,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_RSV_MCAST_CTRLr,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0) || defined(BCM_5395_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_RSV_MCAST_CTRL_BCM5389_A0r,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_RXALIGNMENTERRORSr,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_RXALIGNMENTERRORS_BCM53242_A0r,
#endif
#if defined(BCM_5347_A0)
    SOC_REG_INT_RXALIGNMENTERRORS_BCM5347_A0r,
#endif
#if defined(BCM_5348_A0)
    SOC_REG_INT_RXALIGNMENTERRORS_BCM5348_A0r,
#endif
#if defined(BCM_5389_A0) || defined(BCM_5397_A0) || \
    defined(BCM_5398_A0)
    SOC_REG_INT_RXALIGNMENTERRORS_BCM5389_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    SOC_REG_INT_RXALIGNMENTERRORS_BCM5395_A0r,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_RXBROADCASTPKTr,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_RXBROADCASTPKT_BCM53242_A0r,
#endif
#if defined(BCM_5347_A0)
    SOC_REG_INT_RXBROADCASTPKT_BCM5347_A0r,
#endif
#if defined(BCM_5348_A0)
    SOC_REG_INT_RXBROADCASTPKT_BCM5348_A0r,
#endif
#if defined(BCM_5389_A0) || defined(BCM_5397_A0) || \
    defined(BCM_5398_A0)
    SOC_REG_INT_RXBROADCASTPKT_BCM5389_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    SOC_REG_INT_RXBROADCASTPKT_BCM5395_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    SOC_REG_INT_RXDISCARDr,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_RXDROPPKTSr,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_RXDROPPKTS_BCM53242_A0r,
#endif
#if defined(BCM_5347_A0)
    SOC_REG_INT_RXDROPPKTS_BCM5347_A0r,
#endif
#if defined(BCM_5348_A0)
    SOC_REG_INT_RXDROPPKTS_BCM5348_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0) || defined(BCM_5395_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_RXDROPPKTS_BCM5389_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    SOC_REG_INT_RXDROPPKTS_BCM5395_A0r,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_RXDROPPKTS_BCM5396_A0r,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_RXEXCESSSIZEDISCr,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_RXEXCESSSIZEDISC_BCM53242_A0r,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0)
    SOC_REG_INT_RXEXCESSSIZEDISC_BCM5347_A0r,
#endif
#if defined(BCM_5348_A0)
    SOC_REG_INT_RXEXCESSSIZEDISC_BCM5348_A0r,
#endif
#if defined(BCM_5389_A0) || defined(BCM_5397_A0) || \
    defined(BCM_5398_A0)
    SOC_REG_INT_RXEXCESSSIZEDISC_BCM5389_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    SOC_REG_INT_RXEXCESSSIZEDISC_BCM5395_A0r,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_RXFCSERRORSr,
#endif
#if defined(BCM_5347_A0)
    SOC_REG_INT_RXFCSERRORS_BCM5347_A0r,
#endif
#if defined(BCM_5348_A0)
    SOC_REG_INT_RXFCSERRORS_BCM5348_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0) || defined(BCM_5395_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_RXFCSERRORS_BCM5389_A0r,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_RXFCSERRORS_BCM5396_A0r,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_RXFRAGMENTSr,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_RXFRAGMENTS_BCM53242_A0r,
#endif
#if defined(BCM_5347_A0)
    SOC_REG_INT_RXFRAGMENTS_BCM5347_A0r,
#endif
#if defined(BCM_5348_A0)
    SOC_REG_INT_RXFRAGMENTS_BCM5348_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0) || defined(BCM_5395_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_RXFRAGMENTS_BCM5389_A0r,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_RXFWDDISCPKTSr,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_RXGOODOCTETSr,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_RXGOODOCTETS_BCM53242_A0r,
#endif
#if defined(BCM_5347_A0)
    SOC_REG_INT_RXGOODOCTETS_BCM5347_A0r,
#endif
#if defined(BCM_5348_A0)
    SOC_REG_INT_RXGOODOCTETS_BCM5348_A0r,
#endif
#if defined(BCM_5389_A0) || defined(BCM_5397_A0) || \
    defined(BCM_5398_A0)
    SOC_REG_INT_RXGOODOCTETS_BCM5389_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    SOC_REG_INT_RXGOODOCTETS_BCM5395_A0r,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_RXGOODOCTETS_BCM5396_A0r,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_RXGOODPKTSr,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_RXJABBERSr,
#endif
#if defined(BCM_5347_A0)
    SOC_REG_INT_RXJABBERS_BCM5347_A0r,
#endif
#if defined(BCM_5348_A0)
    SOC_REG_INT_RXJABBERS_BCM5348_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0) || defined(BCM_5395_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_RXJABBERS_BCM5389_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    SOC_REG_INT_RXJABBERS_BCM5395_A0r,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_RXMULTICASTPKTSr,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_RXMULTICASTPKTS_BCM53242_A0r,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0)
    SOC_REG_INT_RXMULTICASTPKTS_BCM5347_A0r,
#endif
#if defined(BCM_5348_A0)
    SOC_REG_INT_RXMULTICASTPKTS_BCM5348_A0r,
#endif
#if defined(BCM_5389_A0) || defined(BCM_5397_A0) || \
    defined(BCM_5398_A0)
    SOC_REG_INT_RXMULTICASTPKTS_BCM5389_A0r,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_RXOCTETSr,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_RXOCTETS_BCM53242_A0r,
#endif
#if defined(BCM_5347_A0)
    SOC_REG_INT_RXOCTETS_BCM5347_A0r,
#endif
#if defined(BCM_5348_A0)
    SOC_REG_INT_RXOCTETS_BCM5348_A0r,
#endif
#if defined(BCM_5389_A0) || defined(BCM_5397_A0) || \
    defined(BCM_5398_A0)
    SOC_REG_INT_RXOCTETS_BCM5389_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    SOC_REG_INT_RXOCTETS_BCM5395_A0r,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_RXOVERSIZEPKTSr,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_RXOVERSIZEPKTS_BCM53242_A0r,
#endif
#if defined(BCM_5347_A0)
    SOC_REG_INT_RXOVERSIZEPKTS_BCM5347_A0r,
#endif
#if defined(BCM_5348_A0)
    SOC_REG_INT_RXOVERSIZEPKTS_BCM5348_A0r,
#endif
#if defined(BCM_5389_A0) || defined(BCM_5397_A0) || \
    defined(BCM_5398_A0)
    SOC_REG_INT_RXOVERSIZEPKTS_BCM5389_A0r,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_RXOVERSIZEPKTS_BCM5396_A0r,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_RXPAUSEPKTSr,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_RXPAUSEPKTS_BCM53242_A0r,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0)
    SOC_REG_INT_RXPAUSEPKTS_BCM5347_A0r,
#endif
#if defined(BCM_5348_A0)
    SOC_REG_INT_RXPAUSEPKTS_BCM5348_A0r,
#endif
#if defined(BCM_5389_A0) || defined(BCM_5397_A0) || \
    defined(BCM_5398_A0)
    SOC_REG_INT_RXPAUSEPKTS_BCM5389_A0r,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_RXPAUSESTSr,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_RXQOSOCTETSr,
#endif
#if defined(BCM_5347_A0)
    SOC_REG_INT_RXQOSOCTETS_BCM5347_A0r,
#endif
#if defined(BCM_5348_A0)
    SOC_REG_INT_RXQOSOCTETS_BCM5348_A0r,
#endif
#if defined(BCM_5389_A0) || defined(BCM_5397_A0) || \
    defined(BCM_5398_A0)
    SOC_REG_INT_RXQOSOCTETS_BCM5389_A0r,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_RXQOSPKTSr,
#endif
#if defined(BCM_5347_A0)
    SOC_REG_INT_RXQOSPKTS_BCM5347_A0r,
#endif
#if defined(BCM_5348_A0)
    SOC_REG_INT_RXQOSPKTS_BCM5348_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0) || defined(BCM_5395_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_RXQOSPKTS_BCM5389_A0r,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_RXSACHANGESr,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_RXSACHANGES_BCM53242_A0r,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0)
    SOC_REG_INT_RXSACHANGES_BCM5347_A0r,
#endif
#if defined(BCM_5348_A0)
    SOC_REG_INT_RXSACHANGES_BCM5348_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0) || defined(BCM_5395_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_RXSACHANGES_BCM5389_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    SOC_REG_INT_RXSACHANGES_BCM5395_A0r,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_RXSYMBLERRr,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_RXSYMBLERR_BCM53242_A0r,
#endif
#if defined(BCM_5347_A0)
    SOC_REG_INT_RXSYMBLERR_BCM5347_A0r,
#endif
#if defined(BCM_5348_A0)
    SOC_REG_INT_RXSYMBLERR_BCM5348_A0r,
#endif
#if defined(BCM_5389_A0) || defined(BCM_5397_A0) || \
    defined(BCM_5398_A0)
    SOC_REG_INT_RXSYMBLERR_BCM5389_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    SOC_REG_INT_RXSYMBLERR_BCM5395_A0r,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_RXUNDERSIZEPKTSr,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_RXUNDERSIZEPKTS_BCM53242_A0r,
#endif
#if defined(BCM_5347_A0)
    SOC_REG_INT_RXUNDERSIZEPKTS_BCM5347_A0r,
#endif
#if defined(BCM_5348_A0)
    SOC_REG_INT_RXUNDERSIZEPKTS_BCM5348_A0r,
#endif
#if defined(BCM_5389_A0) || defined(BCM_5397_A0) || \
    defined(BCM_5398_A0)
    SOC_REG_INT_RXUNDERSIZEPKTS_BCM5389_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    SOC_REG_INT_RXUNDERSIZEPKTS_BCM5395_A0r,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_RXUNICASTPKTSr,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_RXUNICASTPKTS_BCM53242_A0r,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0)
    SOC_REG_INT_RXUNICASTPKTS_BCM5347_A0r,
#endif
#if defined(BCM_5348_A0)
    SOC_REG_INT_RXUNICASTPKTS_BCM5348_A0r,
#endif
#if defined(BCM_5389_A0) || defined(BCM_5397_A0) || \
    defined(BCM_5398_A0)
    SOC_REG_INT_RXUNICASTPKTS_BCM5389_A0r,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_RXUNICASTPKTS_BCM5396_A0r,
#endif
#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_RX_GLOBAL_CTLr,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    SOC_REG_INT_RX_GLOBAL_CTL_BCM5395_A0r,
#endif
#if defined(BCM_5395_A0) || defined(BCM_5397_A0) || \
    defined(BCM_5398_A0)
    SOC_REG_INT_RX_PAUSE_PASSr,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_RX_PAUSE_PASS_BCM53115_A0r,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_RX_PAUSE_PASS_BCM53118_A0r,
#endif
#if defined(BCM_53242_A0)
    SOC_REG_INT_RX_PAUSE_PASS_BCM53242_A0r,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_RX_PAUSE_PASS_BCM53262_A0r,
#endif
#if defined(BCM_5347_A0)
    SOC_REG_INT_RX_PAUSE_PASS_BCM5347_A0r,
#endif
#if defined(BCM_5348_A0)
    SOC_REG_INT_RX_PAUSE_PASS_BCM5348_A0r,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_SCAN_RSLT_GPr,
#endif
#if defined(BCM_53242_A0)
    SOC_REG_INT_SCAN_RSLT_GP_BCM53242_A0r,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_SCAN_RSLT_GP_BCM53262_A0r,
#endif
#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_SCAN_RSLT_GP_BCM5348_A0r,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_SCAN_RSLT_GP_BCM5389_A0r,
#endif
#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_SCAN_RSLT_Pr,
#endif
#if defined(BCM_53242_A0) || defined(BCM_5324_A0) || \
    defined(BCM_5324_A1) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0) || \
    defined(BCM_5389_A0)
    SOC_REG_INT_SCAN_TIMEOUTr,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_SDACTLSTSr,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_SDAEGSTSr,
#endif
#if defined(BCM_5396_A0) || defined(BCM_5397_A0) || \
    defined(BCM_5398_A0)
    SOC_REG_INT_SDAMODE2r,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_SDAMPHYr,
#endif
#if defined(BCM_5396_A0) || defined(BCM_5397_A0) || \
    defined(BCM_5398_A0)
    SOC_REG_INT_SDANADVr,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_SDANEXPr,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_SDANLPAr,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_SDANNXPr,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_SDASTSSUMr,
#endif
#if defined(BCM_5396_A0) || defined(BCM_5397_A0) || \
    defined(BCM_5398_A0)
    SOC_REG_INT_SDBRCMTSTr,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_SDHNDRD_ACTLr,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_SDHNDRD_ASTSr,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_SDHNDRD_FCSCNTr,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_SDHNDRD_RECNTr,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_SDLPNXPr,
#endif
#if defined(BCM_5396_A0) || defined(BCM_5397_A0) || \
    defined(BCM_5398_A0)
    SOC_REG_INT_SDMIICTLr,
#endif
#if defined(BCM_5396_A0) || defined(BCM_5397_A0) || \
    defined(BCM_5398_A0)
    SOC_REG_INT_SDMIISTSr,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_SDPHYIDHr,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_SDPHYIDLr,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_SD_DEFAULTr,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_SD_SEL_EARLYr,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_SD_SIGNAL_DETCr,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_SEC_DPMSKr,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_SEC_SPMSKr,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_SEC_TDIP0r,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_SEC_TDIP1r,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_SERDES_CTRLr,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    SOC_REG_INT_SFT_LRN_CTLr,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_SGMII_CLR_CTLr,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_SGMII_CLR_CTL_BCM53242_A0r,
#endif
#if defined(BCM_5324_A0)
    SOC_REG_INT_SGMII_CTL_GPr,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_SGMII_CTL_GP_BCM53242_A0r,
#endif
#if defined(BCM_5324_A1)
    SOC_REG_INT_SGMII_CTL_GP_BCM5324_A1r,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_SGMII_STA_GPr,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_SGMII_STA_GP_BCM53242_A0r,
#endif
#if defined(BCM_5348_A0)
    SOC_REG_INT_SLICE_MAP_Pr,
#endif
#if defined(BCM_5395_A0)
    SOC_REG_INT_SLICE_MAP_P8r,
#endif
#if defined(BCM_5347_A0)
    SOC_REG_INT_SLICE_MAP_P_BCM5347_A0r,
#endif
#if defined(BCM_5395_A0)
    SOC_REG_INT_SLICE_MAP_P_BCM5395_A0r,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_SPARE_REG0r,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_SPARE_REG1r,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_SPARE_REG2r,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_SPDSTSr,
#endif
#if defined(BCM_53242_A0)
    SOC_REG_INT_SPDSTS_BCM53242_A0r,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_SPDSTS_BCM53262_A0r,
#endif
#if defined(BCM_5347_A0)
    SOC_REG_INT_SPDSTS_BCM5347_A0r,
#endif
#if defined(BCM_5348_A0)
    SOC_REG_INT_SPDSTS_BCM5348_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0) || defined(BCM_5395_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_SPDSTS_BCM5389_A0r,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_SPDSTS_BCM5396_A0r,
#endif
#if defined(BCM_5324_A0)
    SOC_REG_INT_SPECIAL_MNGTr,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_SPECIAL_MNGT_BCM53242_A0r,
#endif
#if defined(BCM_5324_A1)
    SOC_REG_INT_SPECIAL_MNGT_BCM5324_A1r,
#endif
#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_SPECIAL_MNGT_BCM5348_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_SPIDIO0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_SPIDIO1r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_SPIDIO2r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_SPIDIO3r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_SPIDIO4r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_SPIDIO5r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_SPIDIO6r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_SPIDIO7r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_SPISTSr,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_SPTAGTr,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_SPTAGT_BCM5348_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0) || defined(BCM_5395_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_SPTAGT_BCM5389_A0r,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_SPTAGT_BCM5396_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    SOC_REG_INT_SPT_MULTI_ADDR_BPS_CTRLr,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0) || defined(BCM_5395_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_SRCADRCHGr,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_STRAP_STSr,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_STRAP_STS_BCM53242_A0r,
#endif
#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_STRAP_STS_BCM5348_A0r,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_STRAP_VALUEr,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_STRAP_VALUE_BCM53115_A0r,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_STRAP_VALUE_BCM53118_A0r,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_STRAP_VALUE_BCM5389_A0r,
#endif
#if defined(BCM_5395_A0)
    SOC_REG_INT_STRAP_VALUE_BCM5395_A0r,
#endif
#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_STRAP_VALUE_BCM5398_A0r,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_STS_CTLr,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_STS_OVERRIDE_GMIIPr,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_STS_OVERRIDE_GMIIP_BCM53118_A0r,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_STS_OVERRIDE_GPr,
#endif
#if defined(BCM_53242_A0)
    SOC_REG_INT_STS_OVERRIDE_GP_BCM53242_A0r,
#endif
#if defined(BCM_53262_A0) || defined(BCM_5347_A0) || \
    defined(BCM_5348_A0)
    SOC_REG_INT_STS_OVERRIDE_GP_BCM5348_A0r,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_STS_OVERRIDE_GP_BCM5389_A0r,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_STS_OVERRIDE_GP_BCM5396_A0r,
#endif
#if defined(BCM_5397_A0)
    SOC_REG_INT_STS_OVERRIDE_GP_BCM5397_A0r,
#endif
#if defined(BCM_5395_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_STS_OVERRIDE_GP_BCM5398_A0r,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_STS_OVERRIDE_IMPr,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_STS_OVERRIDE_IMP_BCM53242_A0r,
#endif
#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_STS_OVERRIDE_IMP_BCM5348_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0) || defined(BCM_5395_A0)
    SOC_REG_INT_STS_OVERRIDE_IMP_BCM5389_A0r,
#endif
#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_STS_OVERRIDE_IMP_BCM5398_A0r,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_STS_OVERRIDE_Pr,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_STS_OVERRIDE_P24r,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_STS_OVERRIDE_P_BCM53242_A0r,
#endif
#if defined(BCM_5347_A0)
    SOC_REG_INT_STS_OVERRIDE_P_BCM5347_A0r,
#endif
#if defined(BCM_5348_A0)
    SOC_REG_INT_STS_OVERRIDE_P_BCM5348_A0r,
#endif
#if defined(BCM_5397_A0)
    SOC_REG_INT_STS_OVERRIDE_WAN_Pr,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_SWMODEr,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_SWMODE_BCM53242_A0r,
#endif
#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_SWMODE_BCM5348_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0) || defined(BCM_5395_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_SWMODE_BCM5389_A0r,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_SWMODE_BCM5396_A0r,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_SW_FLOW_CONr,
#endif
#if defined(BCM_53242_A0)
    SOC_REG_INT_SW_FLOW_CON_BCM53242_A0r,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_SW_FLOW_CON_BCM53262_A0r,
#endif
#if defined(BCM_5347_A0)
    SOC_REG_INT_SW_FLOW_CON_BCM5347_A0r,
#endif
#if defined(BCM_5348_A0)
    SOC_REG_INT_SW_FLOW_CON_BCM5348_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_S_JUMBOPKTr,
#endif
#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_S_PKTS1024TO1522OCTETSr,
#endif
#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_S_PKTS1024TO1522OCTETS_BCM5348_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    SOC_REG_INT_S_PKTS1024TO1522OCTETS_BCM5395_A0r,
#endif
#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_S_PKTS128TO255OCTETSr,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_S_PKTS128TO255OCTETS_BCM53242_A0r,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_S_PKTS128TO255OCTETS_BCM5348_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    SOC_REG_INT_S_PKTS128TO255OCTETS_BCM5395_A0r,
#endif
#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_S_PKTS1523TO2047r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    SOC_REG_INT_S_PKTS1523TO2047_BCM5395_A0r,
#endif
#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_S_PKTS2048TO4095r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    SOC_REG_INT_S_PKTS2048TO4095_BCM5395_A0r,
#endif
#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_S_PKTS256TO511OCTETSr,
#endif
#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_S_PKTS256TO511OCTETS_BCM5348_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    SOC_REG_INT_S_PKTS256TO511OCTETS_BCM5395_A0r,
#endif
#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_S_PKTS4096TO8191r,
#endif
#if defined(BCM_5395_A0)
    SOC_REG_INT_S_PKTS4096TO8191_BCM5395_A0r,
#endif
#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_S_PKTS512TO1023OCTETSr,
#endif
#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_S_PKTS512TO1023OCTETS_BCM5348_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    SOC_REG_INT_S_PKTS512TO1023OCTETS_BCM5395_A0r,
#endif
#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_S_PKTS64OCTETSr,
#endif
#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_S_PKTS64OCTETS_BCM5348_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    SOC_REG_INT_S_PKTS64OCTETS_BCM5395_A0r,
#endif
#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_S_PKTS65TO127OCTETSr,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_S_PKTS65TO127OCTETS_BCM53242_A0r,
#endif
#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_S_PKTS65TO127OCTETS_BCM5348_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    SOC_REG_INT_S_PKTS65TO127OCTETS_BCM5395_A0r,
#endif
#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_S_PKTS8192TO9728r,
#endif
#if defined(BCM_5395_A0)
    SOC_REG_INT_S_PKTS8192TO9728_BCM5395_A0r,
#endif
#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_S_RXALIGNMENTERRORSr,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_S_RXALIGNMENTERRORS_BCM53115_A0r,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_S_RXALIGNMENTERRORS_BCM5348_A0r,
#endif
#if defined(BCM_5395_A0)
    SOC_REG_INT_S_RXALIGNMENTERRORS_BCM5395_A0r,
#endif
#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_S_RXBROADCASTPKTr,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_S_RXBROADCASTPKT_BCM53242_A0r,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_S_RXBROADCASTPKT_BCM5348_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    SOC_REG_INT_S_RXBROADCASTPKT_BCM5395_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    SOC_REG_INT_S_RXDISCARDr,
#endif
#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_S_RXDROPPKTSr,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_S_RXDROPPKTS_BCM53115_A0r,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_S_RXDROPPKTS_BCM53242_A0r,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_S_RXDROPPKTS_BCM5348_A0r,
#endif
#if defined(BCM_5395_A0)
    SOC_REG_INT_S_RXDROPPKTS_BCM5395_A0r,
#endif
#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_S_RXEXCESSSIZEDISCr,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_S_RXEXCESSSIZEDISC_BCM53242_A0r,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_S_RXEXCESSSIZEDISC_BCM5348_A0r,
#endif
#if defined(BCM_5395_A0)
    SOC_REG_INT_S_RXEXCESSSIZEDISC_BCM5395_A0r,
#endif
#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_S_RXFCSERRORSr,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_S_RXFCSERRORS_BCM53115_A0r,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_S_RXFCSERRORS_BCM5348_A0r,
#endif
#if defined(BCM_5395_A0)
    SOC_REG_INT_S_RXFCSERRORS_BCM5395_A0r,
#endif
#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_S_RXFRAGMENTSr,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_S_RXFRAGMENTS_BCM53242_A0r,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_S_RXFRAGMENTS_BCM5348_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    SOC_REG_INT_S_RXFRAGMENTS_BCM5395_A0r,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_S_RXFWDDISCPKTSr,
#endif
#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_S_RXGOODOCTETSr,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_S_RXGOODOCTETS_BCM53242_A0r,
#endif
#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_S_RXGOODOCTETS_BCM5348_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    SOC_REG_INT_S_RXGOODOCTETS_BCM5395_A0r,
#endif
#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_S_RXJABBERSr,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_S_RXJABBERS_BCM5348_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    SOC_REG_INT_S_RXJABBERS_BCM5395_A0r,
#endif
#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_S_RXMULTICASTPKTSr,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_S_RXMULTICASTPKTS_BCM53242_A0r,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_S_RXMULTICASTPKTS_BCM5348_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    SOC_REG_INT_S_RXMULTICASTPKTS_BCM5395_A0r,
#endif
#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_S_RXOCTETSr,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_S_RXOCTETS_BCM53242_A0r,
#endif
#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_S_RXOCTETS_BCM5348_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    SOC_REG_INT_S_RXOCTETS_BCM5395_A0r,
#endif
#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_S_RXOVERSIZEPKTSr,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_S_RXOVERSIZEPKTS_BCM53115_A0r,
#endif
#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_S_RXOVERSIZEPKTS_BCM5348_A0r,
#endif
#if defined(BCM_5395_A0)
    SOC_REG_INT_S_RXOVERSIZEPKTS_BCM5395_A0r,
#endif
#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_S_RXPAUSEPKTSr,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_S_RXPAUSEPKTS_BCM5348_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    SOC_REG_INT_S_RXPAUSEPKTS_BCM5395_A0r,
#endif
#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_S_RXQOSOCTETSr,
#endif
#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_S_RXQOSOCTETS_BCM5348_A0r,
#endif
#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_S_RXQOSPKTSr,
#endif
#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_S_RXQOSPKTS_BCM5348_A0r,
#endif
#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_S_RXSACHANGESr,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_S_RXSACHANGES_BCM53242_A0r,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_S_RXSACHANGES_BCM5348_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    SOC_REG_INT_S_RXSACHANGES_BCM5395_A0r,
#endif
#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_S_RXSYMBLERRr,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_S_RXSYMBLERR_BCM53115_A0r,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_S_RXSYMBLERR_BCM53242_A0r,
#endif
#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_S_RXSYMBLERR_BCM5348_A0r,
#endif
#if defined(BCM_5395_A0)
    SOC_REG_INT_S_RXSYMBLERR_BCM5395_A0r,
#endif
#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_S_RXUNDERSIZEPKTSr,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_S_RXUNDERSIZEPKTS_BCM53115_A0r,
#endif
#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_S_RXUNDERSIZEPKTS_BCM5348_A0r,
#endif
#if defined(BCM_5395_A0)
    SOC_REG_INT_S_RXUNDERSIZEPKTS_BCM5395_A0r,
#endif
#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_S_RXUNICASTPKTSr,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_S_RXUNICASTPKTS_BCM53242_A0r,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_S_RXUNICASTPKTS_BCM5348_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    SOC_REG_INT_S_RXUNICASTPKTS_BCM5395_A0r,
#endif
#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_S_TXBROADCASTPKTSr,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_S_TXBROADCASTPKTS_BCM5348_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    SOC_REG_INT_S_TXBROADCASTPKTS_BCM5395_A0r,
#endif
#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_S_TXCOLLISIONSr,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_S_TXCOLLISIONS_BCM53115_A0r,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_S_TXCOLLISIONS_BCM5348_A0r,
#endif
#if defined(BCM_5395_A0)
    SOC_REG_INT_S_TXCOLLISIONS_BCM5395_A0r,
#endif
#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_S_TXDEFERREDTRANSMITr,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_S_TXDEFERREDTRANSMIT_BCM53115_A0r,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_S_TXDEFERREDTRANSMIT_BCM5348_A0r,
#endif
#if defined(BCM_5395_A0)
    SOC_REG_INT_S_TXDEFERREDTRANSMIT_BCM5395_A0r,
#endif
#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_S_TXDROPPKTSr,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_S_TXDROPPKTS_BCM53115_A0r,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_S_TXDROPPKTS_BCM5348_A0r,
#endif
#if defined(BCM_5395_A0)
    SOC_REG_INT_S_TXDROPPKTS_BCM5395_A0r,
#endif
#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_S_TXEXCESSIVECOLLISIONr,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_S_TXEXCESSIVECOLLISION_BCM53115_A0r,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_S_TXEXCESSIVECOLLISION_BCM5348_A0r,
#endif
#if defined(BCM_5395_A0)
    SOC_REG_INT_S_TXEXCESSIVECOLLISION_BCM5395_A0r,
#endif
#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_S_TXFRAMEINDISCr,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_S_TXFRAMEINDISC_BCM53115_A0r,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_S_TXFRAMEINDISC_BCM5348_A0r,
#endif
#if defined(BCM_5395_A0)
    SOC_REG_INT_S_TXFRAMEINDISC_BCM5395_A0r,
#endif
#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_S_TXLATECOLLISIONr,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_S_TXLATECOLLISION_BCM53115_A0r,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_S_TXLATECOLLISION_BCM5348_A0r,
#endif
#if defined(BCM_5395_A0)
    SOC_REG_INT_S_TXLATECOLLISION_BCM5395_A0r,
#endif
#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_S_TXMULTICASTPKTSr,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_S_TXMULTICASTPKTS_BCM5348_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    SOC_REG_INT_S_TXMULTICASTPKTS_BCM5395_A0r,
#endif
#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_S_TXMULTIPLECOLLISIONr,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_S_TXMULTIPLECOLLISION_BCM53115_A0r,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_S_TXMULTIPLECOLLISION_BCM5348_A0r,
#endif
#if defined(BCM_5395_A0)
    SOC_REG_INT_S_TXMULTIPLECOLLISION_BCM5395_A0r,
#endif
#if defined(BCM_5398_A0)
    SOC_REG_INT_S_TXOCTETSr,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_S_TXOCTETS_BCM5348_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    SOC_REG_INT_S_TXOCTETS_BCM5395_A0r,
#endif
#if defined(BCM_5397_A0)
    SOC_REG_INT_S_TXOCTETS_BCM5397_A0r,
#endif
#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_S_TXPAUSEPKTSr,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_S_TXPAUSEPKTS_BCM5348_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    SOC_REG_INT_S_TXPAUSEPKTS_BCM5395_A0r,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_S_TXQOS1OCTETSr,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_S_TXQOS1PKTSr,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_S_TXQOS2OCTETSr,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_S_TXQOS3OCTETSr,
#endif
#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_S_TXQOSOCTETSr,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_S_TXQOSOCTETS_BCM5348_A0r,
#endif
#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_S_TXQOSPKTSr,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_S_TXQOSPKTS_BCM5348_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    SOC_REG_INT_S_TXQPKTQ0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    SOC_REG_INT_S_TXQPKTQ1r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    SOC_REG_INT_S_TXQPKTQ2r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    SOC_REG_INT_S_TXQPKTQ3r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    SOC_REG_INT_S_TXQPKTQ4r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    SOC_REG_INT_S_TXQPKTQ5r,
#endif
#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_S_TXSINGLECOLLISIONr,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_S_TXSINGLECOLLISION_BCM53115_A0r,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_S_TXSINGLECOLLISION_BCM5348_A0r,
#endif
#if defined(BCM_5395_A0)
    SOC_REG_INT_S_TXSINGLECOLLISION_BCM5395_A0r,
#endif
#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_S_TXUNICASTPKTSr,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_S_TXUNICASTPKTS_BCM5348_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    SOC_REG_INT_S_TXUNICASTPKTS_BCM5395_A0r,
#endif
#if defined(BCM_5324_A0)
    SOC_REG_INT_TBI_CTLr,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_TBI_CTL_BCM53242_A0r,
#endif
#if defined(BCM_5324_A1)
    SOC_REG_INT_TBI_CTL_BCM5324_A1r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    SOC_REG_INT_TC2COS_MAPr,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_TCAM_BIST_CONTROLr,
#endif
#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_TCAM_BIST_CTLr,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_TCAM_BIST_STATUSr,
#endif
#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_TCAM_BIST_STS0r,
#endif
#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_TCAM_BIST_STS1r,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_TCAM_TEST_COMPARE_STATUSr,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_TH_PCTLr,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0)
    SOC_REG_INT_TH_PCTL_BCM5347_A0r,
#endif
#if defined(BCM_5348_A0)
    SOC_REG_INT_TH_PCTL_BCM5348_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    SOC_REG_INT_TM_STAMP_RPT_CTRLr,
#endif
#if defined(BCM_5395_A0)
    SOC_REG_INT_TM_STAMP_STATUSr,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_TM_STAMP_STATUS_BCM53115_A0r,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_TM_STAMP_STATUS_BCM53118_A0r,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_TOTAL_DLF_DROP_THRESH_Q1r,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_TOTAL_DLF_DROP_THRESH_Q2r,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_TOTAL_DLF_DROP_THRESH_Q3r,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_TOTAL_DROP_THRESH_Q1r,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_TOTAL_DROP_THRESH_Q2r,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_TOTAL_DROP_THRESH_Q3r,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_TOTAL_HYST_THRESH_Q1r,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_TOTAL_HYST_THRESH_Q2r,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_TOTAL_HYST_THRESH_Q3r,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_TOTAL_MC_DROP_IMP_THRESHr,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_TOTAL_PAUSE_IMP_THRESHr,
#endif
#if defined(BCM_5395_A0)
    SOC_REG_INT_TRREG_CTRLr,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_TRREG_CTRL_BCM53115_A0r,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_TRREG_CTRL_BCM53118_A0r,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_TRUNK_GRP0_CTLr,
#endif
#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_TRUNK_GRP0_CTL_BCM5398_A0r,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_TRUNK_GRP1_CTLr,
#endif
#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_TRUNK_GRP1_CTL_BCM5398_A0r,
#endif
#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_TRUNK_GRP2_CTLr,
#endif
#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_TRUNK_GRP3_CTLr,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_TRUNK_GRP_CTLr,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_TRUNK_GRP_CTL_BCM53115_A0r,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_TRUNK_GRP_CTL_BCM53242_A0r,
#endif
#if defined(BCM_5347_A0)
    SOC_REG_INT_TRUNK_GRP_CTL_BCM5347_A0r,
#endif
#if defined(BCM_5348_A0)
    SOC_REG_INT_TRUNK_GRP_CTL_BCM5348_A0r,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_TRUNK_GRP_CTL_BCM5389_A0r,
#endif
#if defined(BCM_5395_A0)
    SOC_REG_INT_TRUNK_GRP_CTL_BCM5395_A0r,
#endif
#if defined(BCM_53242_A0)
    SOC_REG_INT_TRUST_CVLANr,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_TRUST_CVLAN_BCM53262_A0r,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_TXBROADCASTPKTSr,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0)
    SOC_REG_INT_TXBROADCASTPKTS_BCM5347_A0r,
#endif
#if defined(BCM_5348_A0)
    SOC_REG_INT_TXBROADCASTPKTS_BCM5348_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0) || defined(BCM_5395_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_TXBROADCASTPKTS_BCM5389_A0r,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_TXCOLLISIONSr,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0)
    SOC_REG_INT_TXCOLLISIONS_BCM5347_A0r,
#endif
#if defined(BCM_5348_A0)
    SOC_REG_INT_TXCOLLISIONS_BCM5348_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0) || defined(BCM_5395_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_TXCOLLISIONS_BCM5389_A0r,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_TXCOLLISIONS_BCM5396_A0r,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_TXDEFERREDTRANSMITr,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0)
    SOC_REG_INT_TXDEFERREDTRANSMIT_BCM5347_A0r,
#endif
#if defined(BCM_5348_A0)
    SOC_REG_INT_TXDEFERREDTRANSMIT_BCM5348_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0) || defined(BCM_5395_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_TXDEFERREDTRANSMIT_BCM5389_A0r,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_TXDROPPKTSr,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0)
    SOC_REG_INT_TXDROPPKTS_BCM5347_A0r,
#endif
#if defined(BCM_5348_A0)
    SOC_REG_INT_TXDROPPKTS_BCM5348_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0) || defined(BCM_5395_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_TXDROPPKTS_BCM5389_A0r,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_TXDROPPKTS_BCM5396_A0r,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_TXEXCESSIVECOLLISIONr,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0)
    SOC_REG_INT_TXEXCESSIVECOLLISION_BCM5347_A0r,
#endif
#if defined(BCM_5348_A0)
    SOC_REG_INT_TXEXCESSIVECOLLISION_BCM5348_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0) || defined(BCM_5395_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_TXEXCESSIVECOLLISION_BCM5389_A0r,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_TXFRAMEINDISCr,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0)
    SOC_REG_INT_TXFRAMEINDISC_BCM5347_A0r,
#endif
#if defined(BCM_5348_A0)
    SOC_REG_INT_TXFRAMEINDISC_BCM5348_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0) || defined(BCM_5395_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_TXFRAMEINDISC_BCM5389_A0r,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_TXGOODPKTSr,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_TXLATECOLLISIONr,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0)
    SOC_REG_INT_TXLATECOLLISION_BCM5347_A0r,
#endif
#if defined(BCM_5348_A0)
    SOC_REG_INT_TXLATECOLLISION_BCM5348_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0) || defined(BCM_5395_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_TXLATECOLLISION_BCM5389_A0r,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_TXMULTICASTPKTSr,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0)
    SOC_REG_INT_TXMULTICASTPKTS_BCM5347_A0r,
#endif
#if defined(BCM_5348_A0)
    SOC_REG_INT_TXMULTICASTPKTS_BCM5348_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0) || defined(BCM_5395_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_TXMULTICASTPKTS_BCM5389_A0r,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_TXMULTIPLECOLLISIONr,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0)
    SOC_REG_INT_TXMULTIPLECOLLISION_BCM5347_A0r,
#endif
#if defined(BCM_5348_A0)
    SOC_REG_INT_TXMULTIPLECOLLISION_BCM5348_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0) || defined(BCM_5395_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_TXMULTIPLECOLLISION_BCM5389_A0r,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_TXOCTETSr,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0)
    SOC_REG_INT_TXOCTETS_BCM5347_A0r,
#endif
#if defined(BCM_5348_A0)
    SOC_REG_INT_TXOCTETS_BCM5348_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0) || defined(BCM_5395_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_TXOCTETS_BCM5389_A0r,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_TXOCTETS_BCM5396_A0r,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_TXPAUSEPKTSr,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0)
    SOC_REG_INT_TXPAUSEPKTS_BCM5347_A0r,
#endif
#if defined(BCM_5348_A0)
    SOC_REG_INT_TXPAUSEPKTS_BCM5348_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0) || defined(BCM_5395_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_TXPAUSEPKTS_BCM5389_A0r,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_TXPAUSEPKTS_BCM5396_A0r,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_TXPAUSESTSr,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_TXQOS1OCTETSr,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_TXQOS1PKTSr,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_TXQOS2OCTETSr,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_TXQOS3OCTETSr,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_TXQOSOCTETSr,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0)
    SOC_REG_INT_TXQOSOCTETS_BCM5347_A0r,
#endif
#if defined(BCM_5348_A0)
    SOC_REG_INT_TXQOSOCTETS_BCM5348_A0r,
#endif
#if defined(BCM_5389_A0) || defined(BCM_5397_A0) || \
    defined(BCM_5398_A0)
    SOC_REG_INT_TXQOSOCTETS_BCM5389_A0r,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_TXQOSPKTSr,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0)
    SOC_REG_INT_TXQOSPKTS_BCM5347_A0r,
#endif
#if defined(BCM_5348_A0)
    SOC_REG_INT_TXQOSPKTS_BCM5348_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0) || defined(BCM_5395_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_TXQOSPKTS_BCM5389_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    SOC_REG_INT_TXQPKTQ1r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    SOC_REG_INT_TXQPKTQ2r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    SOC_REG_INT_TXQPKTQ3r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    SOC_REG_INT_TXQPKTQ4r,
#endif
#if defined(BCM_5395_A0)
    SOC_REG_INT_TXQPKTQ5r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_TXQPKTQ5_BCM53115_A0r,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_TXQ_FLUSH_MODEr,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_TXQ_FLUSH_MODE_BCM5389_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0) || defined(BCM_5397_A0) || \
    defined(BCM_5398_A0)
    SOC_REG_INT_TXQ_FLUSH_MODE_BCM5398_A0r,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_TXSINGLECOLLISIONr,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0)
    SOC_REG_INT_TXSINGLECOLLISION_BCM5347_A0r,
#endif
#if defined(BCM_5348_A0)
    SOC_REG_INT_TXSINGLECOLLISION_BCM5348_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0) || defined(BCM_5395_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_TXSINGLECOLLISION_BCM5389_A0r,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_TXUNICASTPKTSr,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0)
    SOC_REG_INT_TXUNICASTPKTS_BCM5347_A0r,
#endif
#if defined(BCM_5348_A0)
    SOC_REG_INT_TXUNICASTPKTS_BCM5348_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0) || defined(BCM_5395_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_TXUNICASTPKTS_BCM5389_A0r,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_TXUNICASTPKTS_BCM5396_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0) || defined(BCM_5397_A0) || \
    defined(BCM_5398_A0)
    SOC_REG_INT_TX_PAUSE_PASSr,
#endif
#if defined(BCM_53242_A0)
    SOC_REG_INT_TX_PAUSE_PASS_BCM53242_A0r,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_TX_PAUSE_PASS_BCM53262_A0r,
#endif
#if defined(BCM_5347_A0)
    SOC_REG_INT_TX_PAUSE_PASS_BCM5347_A0r,
#endif
#if defined(BCM_5348_A0)
    SOC_REG_INT_TX_PAUSE_PASS_BCM5348_A0r,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_UDF_0_A_0_8r,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_UDF_0_B_0_8r,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_UDF_0_C_0_8r,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_UDF_0_D_0_11r,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_UDF_1_A_0_8r,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_UDF_1_B_0_8r,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_UDF_1_C_0_8r,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_UDF_2_A_0_8r,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_UDF_2_B_0_8r,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_UDF_2_C_0_8r,
#endif
#if defined(BCM_5348_A0)
    SOC_REG_INT_UDF_OFFSET0_Pr,
#endif
#if defined(BCM_5395_A0)
    SOC_REG_INT_UDF_OFFSET0_P8r,
#endif
#if defined(BCM_5347_A0)
    SOC_REG_INT_UDF_OFFSET0_P_BCM5347_A0r,
#endif
#if defined(BCM_5395_A0)
    SOC_REG_INT_UDF_OFFSET0_P_BCM5395_A0r,
#endif
#if defined(BCM_5348_A0)
    SOC_REG_INT_UDF_OFFSET2_Pr,
#endif
#if defined(BCM_5347_A0)
    SOC_REG_INT_UDF_OFFSET2_P_BCM5347_A0r,
#endif
#if defined(BCM_5348_A0)
    SOC_REG_INT_UDF_OFFSET3_Pr,
#endif
#if defined(BCM_5347_A0)
    SOC_REG_INT_UDF_OFFSET3_P_BCM5347_A0r,
#endif
#if defined(BCM_5348_A0)
    SOC_REG_INT_UDF_OFFSET4_EXPr,
#endif
#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_UDF_OFFSET4_GPr,
#endif
#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_UDF_OFFSET4_IMPr,
#endif
#if defined(BCM_5348_A0)
    SOC_REG_INT_UDF_OFFSET4_Pr,
#endif
#if defined(BCM_5395_A0)
    SOC_REG_INT_UDF_OFFSET4_P8r,
#endif
#if defined(BCM_5347_A0)
    SOC_REG_INT_UDF_OFFSET4_P_BCM5347_A0r,
#endif
#if defined(BCM_5395_A0)
    SOC_REG_INT_UDF_OFFSET4_P_BCM5395_A0r,
#endif
#if defined(BCM_5395_A0)
    SOC_REG_INT_UDF_OFFSET5_Pr,
#endif
#if defined(BCM_5395_A0)
    SOC_REG_INT_UDF_OFFSET5_P8r,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_ULF_DROP_MAPr,
#endif
#if defined(BCM_53242_A0)
    SOC_REG_INT_ULF_DROP_MAP_BCM53242_A0r,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_ULF_DROP_MAP_BCM53262_A0r,
#endif
#if defined(BCM_5347_A0)
    SOC_REG_INT_ULF_DROP_MAP_BCM5347_A0r,
#endif
#if defined(BCM_5348_A0)
    SOC_REG_INT_ULF_DROP_MAP_BCM5348_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0) || defined(BCM_5395_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_ULF_DROP_MAP_BCM5389_A0r,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_ULF_FORWARD_MAPr,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_VID_RANGE_CHECKERr,
#endif
#if defined(BCM_53242_A0)
    SOC_REG_INT_VLAN2VLAN_CTLr,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_VLAN2VLAN_CTL_BCM53262_A0r,
#endif
#if defined(BCM_53242_A0) || defined(BCM_5324_A0) || \
    defined(BCM_5324_A1) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_VLAN_CTRL0r,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_VLAN_CTRL1r,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_VLAN_CTRL2r,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_VLAN_CTRL3r,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_VLAN_CTRL4r,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_VLAN_CTRL5r,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_VLAN_CTRL6r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_VLAN_CTRL0_BCM53115_A0r,
#endif
#if defined(BCM_5395_A0)
    SOC_REG_INT_VLAN_CTRL0_BCM5395_A0r,
#endif
#if defined(BCM_5389_A0) || defined(BCM_5396_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_VLAN_CTRL0_BCM5396_A0r,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_VLAN_CTRL1_BCM5348_A0r,
#endif
#if defined(BCM_5389_A0) || defined(BCM_5397_A0) || \
    defined(BCM_5398_A0)
    SOC_REG_INT_VLAN_CTRL1_BCM5389_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    SOC_REG_INT_VLAN_CTRL1_BCM5395_A0r,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_VLAN_CTRL1_BCM5396_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_VLAN_CTRL2_BCM53115_A0r,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_VLAN_CTRL2_BCM53242_A0r,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_VLAN_CTRL2_BCM5389_A0r,
#endif
#if defined(BCM_5395_A0)
    SOC_REG_INT_VLAN_CTRL2_BCM5395_A0r,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_VLAN_CTRL2_BCM5396_A0r,
#endif
#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_VLAN_CTRL2_BCM5398_A0r,
#endif
#if defined(BCM_53242_A0)
    SOC_REG_INT_VLAN_CTRL3_BCM53242_A0r,
#endif
#if defined(BCM_53262_A0)
    SOC_REG_INT_VLAN_CTRL3_BCM53262_A0r,
#endif
#if defined(BCM_5347_A0)
    SOC_REG_INT_VLAN_CTRL3_BCM5347_A0r,
#endif
#if defined(BCM_5348_A0)
    SOC_REG_INT_VLAN_CTRL3_BCM5348_A0r,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_VLAN_CTRL3_BCM5389_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    SOC_REG_INT_VLAN_CTRL3_BCM5395_A0r,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_VLAN_CTRL3_BCM5396_A0r,
#endif
#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_VLAN_CTRL3_BCM5398_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0)
    SOC_REG_INT_VLAN_CTRL4_BCM53115_A0r,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_VLAN_CTRL4_BCM53242_A0r,
#endif
#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_VLAN_CTRL4_BCM5348_A0r,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_VLAN_CTRL4_BCM5389_A0r,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_VLAN_CTRL4_BCM5396_A0r,
#endif
#if defined(BCM_5395_A0) || defined(BCM_5397_A0) || \
    defined(BCM_5398_A0)
    SOC_REG_INT_VLAN_CTRL4_BCM5398_A0r,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_VLAN_CTRL5_BCM53115_A0r,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_VLAN_CTRL5_BCM53118_A0r,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_VLAN_CTRL5_BCM53242_A0r,
#endif
#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_VLAN_CTRL5_BCM5348_A0r,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_VLAN_CTRL5_BCM5389_A0r,
#endif
#if defined(BCM_5395_A0)
    SOC_REG_INT_VLAN_CTRL5_BCM5395_A0r,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_VLAN_CTRL5_BCM5396_A0r,
#endif
#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_VLAN_CTRL5_BCM5398_A0r,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_VLAN_CTRL6_BCM53115_A0r,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_VLAN_CTRL6_BCM53118_A0r,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_VLAN_CTRL6_BCM5389_A0r,
#endif
#if defined(BCM_5395_A0) || defined(BCM_5397_A0) || \
    defined(BCM_5398_A0)
    SOC_REG_INT_VLAN_CTRL6_BCM5398_A0r,
#endif
#if defined(BCM_5395_A0)
    SOC_REG_INT_VLAN_MAC_ADDR_INDXr,
#endif
#if defined(BCM_5395_A0)
    SOC_REG_INT_VLAN_MAC_CTRLr,
#endif
#if defined(BCM_5395_A0)
    SOC_REG_INT_VLAN_MAC_HASHSELr,
#endif
#if defined(BCM_5395_A0)
    SOC_REG_INT_VLAN_MAC_TBL_ACSr,
#endif
#if defined(BCM_5395_A0)
    SOC_REG_INT_VLAN_MAC_TBL_DATAr,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    SOC_REG_INT_VLAN_MULTI_PORT_ADDR_CTLr,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_VLAN_REMAPr,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_REG_INT_VLAN_REMAP_BCM53242_A0r,
#endif
#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_REG_INT_VLAN_REMAP_BCM5348_A0r,
#endif
#if defined(BCM_5396_A0)
    SOC_REG_INT_VLAN_REMAP_BCM5396_A0r,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_REG_INT_WAN_PORT_SELr,
#endif
#if defined(BCM_53115_A0)
    SOC_REG_INT_WAN_PORT_SEL_BCM53115_A0r,
#endif
#if defined(BCM_53118_A0)
    SOC_REG_INT_WAN_PORT_SEL_BCM53118_A0r,
#endif
#if defined(BCM_5395_A0)
    SOC_REG_INT_WAN_PORT_SEL_BCM5395_A0r,
#endif
#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_WAN_PORT_SEL_BCM5398_A0r,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_WATCH_DOG_CTRLr,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    SOC_REG_INT_WATCH_DOG_CTRL_BCM5395_A0r,
#endif
#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_WATCH_DOG_CTRL_BCM5398_A0r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0) || defined(BCM_5395_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_WATCH_DOG_RPT1r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0) || defined(BCM_5395_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_WATCH_DOG_RPT2r,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5389_A0) || defined(BCM_5395_A0) || \
    defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_REG_INT_WATCH_DOG_RPT3r,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_X1K_ANADVr,
#endif
#if defined(BCM_53262_A0) || defined(BCM_5347_A0) || \
    defined(BCM_5348_A0)
    SOC_REG_INT_X1K_ANADV_BCM5348_A0r,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_X1K_ANEXPr,
#endif
#if defined(BCM_53262_A0) || defined(BCM_5347_A0) || \
    defined(BCM_5348_A0)
    SOC_REG_INT_X1K_ANEXP_BCM5348_A0r,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_X1K_ANLPAr,
#endif
#if defined(BCM_53262_A0) || defined(BCM_5347_A0) || \
    defined(BCM_5348_A0)
    SOC_REG_INT_X1K_ANLPA_BCM5348_A0r,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_X1K_ANNXPr,
#endif
#if defined(BCM_53262_A0) || defined(BCM_5347_A0) || \
    defined(BCM_5348_A0)
    SOC_REG_INT_X1K_ANNXP_BCM5348_A0r,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_X1K_BER_CRC_RXCNTr,
#endif
#if defined(BCM_53262_A0) || defined(BCM_5347_A0) || \
    defined(BCM_5348_A0)
    SOC_REG_INT_X1K_BER_CRC_RXCNT_BCM5348_A0r,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_X1K_BRCMTSTr,
#endif
#if defined(BCM_53262_A0) || defined(BCM_5347_A0) || \
    defined(BCM_5348_A0)
    SOC_REG_INT_X1K_BRCMTST_BCM5348_A0r,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_X1K_CTL1r,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_X1K_CTL2r,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_X1K_CTL3r,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_X1K_CTL4r,
#endif
#if defined(BCM_53262_A0) || defined(BCM_5347_A0) || \
    defined(BCM_5348_A0)
    SOC_REG_INT_X1K_CTL1_BCM5348_A0r,
#endif
#if defined(BCM_53262_A0) || defined(BCM_5347_A0) || \
    defined(BCM_5348_A0)
    SOC_REG_INT_X1K_CTL2_BCM5348_A0r,
#endif
#if defined(BCM_53262_A0) || defined(BCM_5347_A0) || \
    defined(BCM_5348_A0)
    SOC_REG_INT_X1K_CTL3_BCM5348_A0r,
#endif
#if defined(BCM_53262_A0) || defined(BCM_5347_A0) || \
    defined(BCM_5348_A0)
    SOC_REG_INT_X1K_CTL4_BCM5348_A0r,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_X1K_EXT_MIISTSr,
#endif
#if defined(BCM_53262_A0) || defined(BCM_5347_A0) || \
    defined(BCM_5348_A0)
    SOC_REG_INT_X1K_EXT_MIISTS_BCM5348_A0r,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_X1K_FORCE_TXD1r,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_X1K_FORCE_TXD2r,
#endif
#if defined(BCM_53262_A0) || defined(BCM_5347_A0) || \
    defined(BCM_5348_A0)
    SOC_REG_INT_X1K_FORCE_TXD1_BCM5348_A0r,
#endif
#if defined(BCM_53262_A0) || defined(BCM_5347_A0) || \
    defined(BCM_5348_A0)
    SOC_REG_INT_X1K_FORCE_TXD2_BCM5348_A0r,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_X1K_LPNXPr,
#endif
#if defined(BCM_53262_A0) || defined(BCM_5347_A0) || \
    defined(BCM_5348_A0)
    SOC_REG_INT_X1K_LPNXP_BCM5348_A0r,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_X1K_MIICTLr,
#endif
#if defined(BCM_53262_A0) || defined(BCM_5347_A0) || \
    defined(BCM_5348_A0)
    SOC_REG_INT_X1K_MIICTL_BCM5348_A0r,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_X1K_MIISTSr,
#endif
#if defined(BCM_53262_A0) || defined(BCM_5347_A0) || \
    defined(BCM_5348_A0)
    SOC_REG_INT_X1K_MIISTS_BCM5348_A0r,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_X1K_PATT_GEN_CTLr,
#endif
#if defined(BCM_53262_A0) || defined(BCM_5347_A0) || \
    defined(BCM_5348_A0)
    SOC_REG_INT_X1K_PATT_GEN_CTL_BCM5348_A0r,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_X1K_PATT_GEN_STSr,
#endif
#if defined(BCM_53262_A0) || defined(BCM_5347_A0) || \
    defined(BCM_5348_A0)
    SOC_REG_INT_X1K_PATT_GEN_STS_BCM5348_A0r,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_X1K_PHYIDHr,
#endif
#if defined(BCM_53262_A0) || defined(BCM_5347_A0) || \
    defined(BCM_5348_A0)
    SOC_REG_INT_X1K_PHYIDH_BCM5348_A0r,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_X1K_PHYIDLr,
#endif
#if defined(BCM_53262_A0) || defined(BCM_5347_A0) || \
    defined(BCM_5348_A0)
    SOC_REG_INT_X1K_PHYIDL_BCM5348_A0r,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_X1K_PRBS_CTLr,
#endif
#if defined(BCM_53262_A0) || defined(BCM_5347_A0) || \
    defined(BCM_5348_A0)
    SOC_REG_INT_X1K_PRBS_CTL_BCM5348_A0r,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_X1K_PRBS_STSr,
#endif
#if defined(BCM_53262_A0) || defined(BCM_5347_A0) || \
    defined(BCM_5348_A0)
    SOC_REG_INT_X1K_PRBS_STS_BCM5348_A0r,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_X1K_STS1r,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_X1K_STS2r,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_X1K_STS3r,
#endif
#if defined(BCM_53262_A0) || defined(BCM_5347_A0) || \
    defined(BCM_5348_A0)
    SOC_REG_INT_X1K_STS1_BCM5348_A0r,
#endif
#if defined(BCM_53262_A0) || defined(BCM_5347_A0) || \
    defined(BCM_5348_A0)
    SOC_REG_INT_X1K_STS2_BCM5348_A0r,
#endif
#if defined(BCM_53262_A0) || defined(BCM_5347_A0) || \
    defined(BCM_5348_A0)
    SOC_REG_INT_X1K_STS3_BCM5348_A0r,
#endif
#if defined(BCM_5389_A0)
    SOC_REG_INT_X1K_TST_MODr,
#endif
#if defined(BCM_53262_A0) || defined(BCM_5347_A0) || \
    defined(BCM_5348_A0)
    SOC_REG_INT_X1K_TST_MOD_BCM5348_A0r,
#endif
    NUM_SOC_ROBO_REG_INT
} soc_robo_reg_int_t;

typedef enum soc_robo_mem_int_e {
#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_MEM_INT_CFP_ACT_POLm,
#endif
#if defined(BCM_53115_A0)
    SOC_MEM_INT_CFP_ACT_POL_BCM53115_A0m,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_MEM_INT_CFP_ACT_POL_BCM53242_A0m,
#endif
#if defined(BCM_5395_A0)
    SOC_MEM_INT_CFP_ACT_POL_BCM5395_A0m,
#endif
#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_MEM_INT_CFP_METERm,
#endif
#if defined(BCM_53115_A0)
    SOC_MEM_INT_CFP_METER_BCM53115_A0m,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_MEM_INT_CFP_METER_BCM53242_A0m,
#endif
#if defined(BCM_5395_A0)
    SOC_MEM_INT_CFP_METER_BCM5395_A0m,
#endif
#if defined(BCM_5347_A0) || defined(BCM_5348_A0) || \
    defined(BCM_5395_A0)
    SOC_MEM_INT_CFP_STAT_IBm,
#endif
#if defined(BCM_53115_A0)
    SOC_MEM_INT_CFP_STAT_IB_BCM53115_A0m,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_MEM_INT_CFP_STAT_IB_BCM53242_A0m,
#endif
#if defined(BCM_5347_A0) || defined(BCM_5348_A0) || \
    defined(BCM_5395_A0)
    SOC_MEM_INT_CFP_STAT_OBm,
#endif
#if defined(BCM_53115_A0)
    SOC_MEM_INT_CFP_STAT_OB_BCM53115_A0m,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_MEM_INT_CFP_STAT_OB_BCM53242_A0m,
#endif
#if defined(BCM_53115_A0)
    SOC_MEM_INT_CFP_TCAM_CHAIN_MASKm,
#endif
#if defined(BCM_53115_A0)
    SOC_MEM_INT_CFP_TCAM_CHAIN_SCm,
#endif
#if defined(BCM_53115_A0)
    SOC_MEM_INT_CFP_TCAM_IPV4_MASKm,
#endif
#if defined(BCM_53115_A0)
    SOC_MEM_INT_CFP_TCAM_IPV4_SCm,
#endif
#if defined(BCM_53115_A0)
    SOC_MEM_INT_CFP_TCAM_IPV6_MASKm,
#endif
#if defined(BCM_53115_A0)
    SOC_MEM_INT_CFP_TCAM_IPV6_SCm,
#endif
#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_MEM_INT_CFP_TCAM_MASKm,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_MEM_INT_CFP_TCAM_MASK_BCM53242_A0m,
#endif
#if defined(BCM_5395_A0)
    SOC_MEM_INT_CFP_TCAM_MASK_BCM5395_A0m,
#endif
#if defined(BCM_53115_A0)
    SOC_MEM_INT_CFP_TCAM_NONIP_MASKm,
#endif
#if defined(BCM_53115_A0)
    SOC_MEM_INT_CFP_TCAM_NONIP_SCm,
#endif
#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_MEM_INT_CFP_TCAM_S0m,
#endif
#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_MEM_INT_CFP_TCAM_S1m,
#endif
#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_MEM_INT_CFP_TCAM_S2m,
#endif
#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_MEM_INT_CFP_TCAM_S3m,
#endif
#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_MEM_INT_CFP_TCAM_S4m,
#endif
#if defined(BCM_5395_A0)
    SOC_MEM_INT_CFP_TCAM_S5m,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_MEM_INT_CFP_TCAM_S0_BCM53242_A0m,
#endif
#if defined(BCM_5395_A0)
    SOC_MEM_INT_CFP_TCAM_S0_BCM5395_A0m,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_MEM_INT_CFP_TCAM_S1_BCM53242_A0m,
#endif
#if defined(BCM_5395_A0)
    SOC_MEM_INT_CFP_TCAM_S1_BCM5395_A0m,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_MEM_INT_CFP_TCAM_S2_BCM53242_A0m,
#endif
#if defined(BCM_5395_A0)
    SOC_MEM_INT_CFP_TCAM_S2_BCM5395_A0m,
#endif
#if defined(BCM_5395_A0)
    SOC_MEM_INT_CFP_TCAM_S3_BCM5395_A0m,
#endif
#if defined(BCM_5395_A0)
    SOC_MEM_INT_CFP_TCAM_S4_BCM5395_A0m,
#endif
#if defined(BCM_53115_A0)
    SOC_MEM_INT_EGRESS_VID_REMARKm,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_MEM_INT_FLOW2VLANm,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_53242_A0) || defined(BCM_5324_A0) || \
    defined(BCM_5324_A1) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0) || \
    defined(BCM_5395_A0) || defined(BCM_5397_A0) || \
    defined(BCM_5398_A0)
    SOC_MEM_INT_GEN_MEMORYm,
#endif
#if defined(BCM_5389_A0)
    SOC_MEM_INT_GEN_MEMORY_BCM5389_A0m,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_MEM_INT_L2_ARLm,
#endif
#if defined(BCM_53115_A0)
    SOC_MEM_INT_L2_ARL_BCM53115_A0m,
#endif
#if defined(BCM_53118_A0)
    SOC_MEM_INT_L2_ARL_BCM53118_A0m,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_MEM_INT_L2_ARL_BCM53242_A0m,
#endif
#if defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_MEM_INT_L2_ARL_BCM5348_A0m,
#endif
#if defined(BCM_5389_A0) || defined(BCM_5389_A0)
    SOC_MEM_INT_L2_ARL_BCM5389_A0m,
#endif
#if defined(BCM_5395_A0)
    SOC_MEM_INT_L2_ARL_BCM5395_A0m,
#endif
#if defined(BCM_5396_A0) || defined(BCM_5396_A0)
    SOC_MEM_INT_L2_ARL_BCM5396_A0m,
#endif
#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_MEM_INT_L2_ARL_BCM5398_A0m,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_MEM_INT_L2_ARL_SWm,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_MEM_INT_L2_ARL_SW_BCM5348_A0m,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    SOC_MEM_INT_L2_ARL_SW_BCM5395_A0m,
#endif
#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_MEM_INT_L2_ARL_SW_BCM5398_A0m,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_MEM_INT_L2_MARL_SWm,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0) || defined(BCM_5348_A0)
    SOC_MEM_INT_L2_MARL_SW_BCM5348_A0m,
#endif
#if defined(BCM_5389_A0)
    SOC_MEM_INT_L2_MARL_SW_BCM5389_A0m,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    SOC_MEM_INT_L2_MARL_SW_BCM5395_A0m,
#endif
#if defined(BCM_5396_A0)
    SOC_MEM_INT_L2_MARL_SW_BCM5396_A0m,
#endif
#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_MEM_INT_L2_MARL_SW_BCM5398_A0m,
#endif
#if defined(BCM_5395_A0)
    SOC_MEM_INT_MAC2VLANm,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_MEM_INT_MAC2VLAN_BCM53242_A0m,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_MEM_INT_MARL_PBMPm,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0) || \
    defined(BCM_5347_A0)
    SOC_MEM_INT_MARL_PBMP_BCM5347_A0m,
#endif
#if defined(BCM_5348_A0)
    SOC_MEM_INT_MARL_PBMP_BCM5348_A0m,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_MEM_INT_MSPT_TABm,
#endif
#if defined(BCM_53115_A0)
    SOC_MEM_INT_MSPT_TAB_BCM53115_A0m,
#endif
#if defined(BCM_53118_A0)
    SOC_MEM_INT_MSPT_TAB_BCM53118_A0m,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_MEM_INT_MSPT_TAB_BCM53242_A0m,
#endif
#if defined(BCM_5347_A0)
    SOC_MEM_INT_MSPT_TAB_BCM5347_A0m,
#endif
#if defined(BCM_5348_A0)
    SOC_MEM_INT_MSPT_TAB_BCM5348_A0m,
#endif
#if defined(BCM_5395_A0)
    SOC_MEM_INT_MSPT_TAB_BCM5395_A0m,
#endif
#if defined(BCM_5396_A0)
    SOC_MEM_INT_MSPT_TAB_BCM5396_A0m,
#endif
#if defined(BCM_5397_A0)
    SOC_MEM_INT_MSPT_TAB_BCM5397_A0m,
#endif
#if defined(BCM_5398_A0)
    SOC_MEM_INT_MSPT_TAB_BCM5398_A0m,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_MEM_INT_PROTOCOL2VLANm,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_MEM_INT_STSEC_COUNTER0m,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_MEM_INT_STSEC_COUNTER1m,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_MEM_INT_STSEC_COUNTER2m,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_MEM_INT_STSEC_MAC0m,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_MEM_INT_STSEC_MAC1m,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_MEM_INT_STSEC_MAC2m,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_MEM_INT_VLAN2VLANm,
#endif
#if defined(BCM_5324_A0) || defined(BCM_5324_A1)
    SOC_MEM_INT_VLAN_1Qm,
#endif
#if defined(BCM_53242_A0) || defined(BCM_53262_A0)
    SOC_MEM_INT_VLAN_1Q_BCM53242_A0m,
#endif
#if defined(BCM_5347_A0)
    SOC_MEM_INT_VLAN_1Q_BCM5347_A0m,
#endif
#if defined(BCM_5348_A0)
    SOC_MEM_INT_VLAN_1Q_BCM5348_A0m,
#endif
#if defined(BCM_5389_A0)
    SOC_MEM_INT_VLAN_1Q_BCM5389_A0m,
#endif
#if defined(BCM_53115_A0) || defined(BCM_53118_A0) || \
    defined(BCM_5395_A0)
    SOC_MEM_INT_VLAN_1Q_BCM5395_A0m,
#endif
#if defined(BCM_5396_A0)
    SOC_MEM_INT_VLAN_1Q_BCM5396_A0m,
#endif
#if defined(BCM_5397_A0) || defined(BCM_5398_A0)
    SOC_MEM_INT_VLAN_1Q_BCM5398_A0m,
#endif
    NUM_SOC_ROBO_MEM_INT
} soc_robo_mem_int_t;


#endif	/* !_SOC_INTENUM_H */
