 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : LBP
Version: Q-2019.12
Date   : Mon Jun 26 17:07:55 2023
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: pt_reg[0] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: gray_addr_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  LBP                tsmc18_wl10           slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  pt_reg[0]/CK (DFFRHQX1)                  0.00       0.50 r
  pt_reg[0]/Q (DFFRHQX1)                   0.46       0.96 r
  U549/Y (INVX1)                           0.41       1.36 f
  U612/Y (INVX1)                           2.06       3.43 r
  U784/Y (AND2X1)                          0.49       3.92 r
  U782/Y (AND2X1)                          0.40       4.32 r
  U780/Y (AND2X1)                          0.40       4.72 r
  U778/Y (AND2X1)                          0.40       5.12 r
  U776/Y (AND2X1)                          0.40       5.51 r
  U774/Y (AND2X1)                          0.40       5.91 r
  U772/Y (OR2X1)                           0.37       6.28 r
  U770/Y (AND2X1)                          0.40       6.67 r
  U768/Y (AND2X1)                          0.40       7.07 r
  U766/Y (AND2X1)                          0.40       7.47 r
  U764/Y (AND2X1)                          0.41       7.88 r
  U550/Y (AND2X2)                          0.23       8.11 r
  U762/Y (XOR2X1)                          0.40       8.51 f
  U1183/Y (AOI222X1)                       0.42       8.93 r
  U1182/Y (NAND4X1)                        0.23       9.15 f
  U552/Y (AOI222X1)                        0.52       9.67 r
  U1181/Y (NAND2X1)                        0.15       9.83 f
  gray_addr_reg[13]/D (DFFRHQX1)           0.00       9.83 f
  data arrival time                                   9.83

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.50      10.50
  clock uncertainty                       -0.10      10.40
  gray_addr_reg[13]/CK (DFFRHQX1)          0.00      10.40 r
  library setup time                      -0.38      10.02
  data required time                                 10.02
  -----------------------------------------------------------
  data required time                                 10.02
  data arrival time                                  -9.83
  -----------------------------------------------------------
  slack (MET)                                         0.19


1
