Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Sep  2 16:48:22 2025
| Host         : KASHJJ-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    79          
TIMING-18  Warning           Missing input or output delay  13          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (79)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (141)
5. checking no_input_delay (1)
6. checking no_output_delay (26)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (79)
-------------------------
 There are 79 register/latch pins with no clock driven by root clock pin: Clock_100MHz_to_25MHz_Instance/r_clk_25MHz_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (141)
--------------------------------------------------
 There are 141 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (26)
--------------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.290        0.000                      0                  135        0.128        0.000                      0                  135        4.500        0.000                       0                    89  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.290        0.000                      0                  135        0.128        0.000                      0                  135        4.500        0.000                       0                    89  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.290ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.128ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.290ns  (required time - arrival time)
  Source:                 UART_RX_Instance/r_Clock_Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_Instance/r_Clock_Count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.668ns  (logic 1.250ns (26.778%)  route 3.418ns (73.222%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.565     5.086    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X10Y37         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37         FDRE (Prop_fdre_C_Q)         0.518     5.604 r  UART_RX_Instance/r_Clock_Count_reg[1]/Q
                         net (fo=8, routed)           0.986     6.590    UART_RX_Instance/r_Clock_Count_reg_n_0_[1]
    SLICE_X8Y38          LUT6 (Prop_lut6_I2_O)        0.124     6.714 r  UART_RX_Instance/r_SM_Main[1]_i_3/O
                         net (fo=1, routed)           0.502     7.216    UART_RX_Instance/r_SM_Main[1]_i_3_n_0
    SLICE_X8Y38          LUT5 (Prop_lut5_I0_O)        0.124     7.340 r  UART_RX_Instance/r_SM_Main[1]_i_2/O
                         net (fo=5, routed)           0.832     8.172    UART_RX_Instance/r_SM_Main[1]_i_2_n_0
    SLICE_X10Y36         LUT2 (Prop_lut2_I1_O)        0.153     8.325 r  UART_RX_Instance/r_Clock_Count[9]_i_5/O
                         net (fo=8, routed)           1.098     9.423    UART_RX_Instance/r_Clock_Count[9]_i_5_n_0
    SLICE_X9Y38          LUT6 (Prop_lut6_I1_O)        0.331     9.754 r  UART_RX_Instance/r_Clock_Count[9]_i_2/O
                         net (fo=1, routed)           0.000     9.754    UART_RX_Instance/p_1_in[9]
    SLICE_X9Y38          FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.447    14.788    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X9Y38          FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[9]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X9Y38          FDRE (Setup_fdre_C_D)        0.031    15.044    UART_RX_Instance/r_Clock_Count_reg[9]
  -------------------------------------------------------------------
                         required time                         15.044    
                         arrival time                          -9.754    
  -------------------------------------------------------------------
                         slack                                  5.290    

Slack (MET) :             5.337ns  (required time - arrival time)
  Source:                 UART_RX_Instance/r_Clock_Count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_Instance/r_Clock_Count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.679ns  (logic 0.890ns (19.021%)  route 3.789ns (80.979%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.566     5.087    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X10Y38         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y38         FDRE (Prop_fdre_C_Q)         0.518     5.605 f  UART_RX_Instance/r_Clock_Count_reg[8]/Q
                         net (fo=4, routed)           1.231     6.836    UART_RX_Instance/r_Clock_Count_reg_n_0_[8]
    SLICE_X8Y38          LUT6 (Prop_lut6_I1_O)        0.124     6.960 r  UART_RX_Instance/r_SM_Main[2]_i_3/O
                         net (fo=3, routed)           1.169     8.129    UART_RX_Instance/r_SM_Main[2]_i_3_n_0
    SLICE_X10Y36         LUT3 (Prop_lut3_I2_O)        0.124     8.253 f  UART_RX_Instance/r_Clock_Count[9]_i_6/O
                         net (fo=10, routed)          1.389     9.642    UART_RX_Instance/r_Clock_Count[9]_i_6_n_0
    SLICE_X10Y37         LUT5 (Prop_lut5_I1_O)        0.124     9.766 r  UART_RX_Instance/r_Clock_Count[1]_i_1/O
                         net (fo=1, routed)           0.000     9.766    UART_RX_Instance/p_1_in[1]
    SLICE_X10Y37         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.447    14.788    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X10Y37         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[1]/C
                         clock pessimism              0.273    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X10Y37         FDRE (Setup_fdre_C_D)        0.077    15.103    UART_RX_Instance/r_Clock_Count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.103    
                         arrival time                          -9.766    
  -------------------------------------------------------------------
                         slack                                  5.337    

Slack (MET) :             5.411ns  (required time - arrival time)
  Source:                 UART_RX_Instance/r_Clock_Count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_Instance/r_Bit_Index_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.304ns  (logic 0.919ns (21.352%)  route 3.385ns (78.648%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.566     5.087    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X10Y38         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y38         FDRE (Prop_fdre_C_Q)         0.518     5.605 f  UART_RX_Instance/r_Clock_Count_reg[8]/Q
                         net (fo=4, routed)           1.231     6.836    UART_RX_Instance/r_Clock_Count_reg_n_0_[8]
    SLICE_X8Y38          LUT6 (Prop_lut6_I1_O)        0.124     6.960 r  UART_RX_Instance/r_SM_Main[2]_i_3/O
                         net (fo=3, routed)           0.771     7.731    UART_RX_Instance/r_SM_Main[2]_i_3_n_0
    SLICE_X10Y36         LUT2 (Prop_lut2_I0_O)        0.124     7.855 r  UART_RX_Instance/r_SM_Main[2]_i_2/O
                         net (fo=15, routed)          1.001     8.856    UART_RX_Instance/r_SM_Main[2]_i_2_n_0
    SLICE_X10Y35         LUT5 (Prop_lut5_I1_O)        0.153     9.009 r  UART_RX_Instance/r_Bit_Index[0]_i_1/O
                         net (fo=1, routed)           0.382     9.391    UART_RX_Instance/r_Bit_Index[0]_i_1_n_0
    SLICE_X10Y35         FDRE                                         r  UART_RX_Instance/r_Bit_Index_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.446    14.787    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X10Y35         FDRE                                         r  UART_RX_Instance/r_Bit_Index_reg[0]/C
                         clock pessimism              0.273    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X10Y35         FDRE (Setup_fdre_C_D)       -0.223    14.802    UART_RX_Instance/r_Bit_Index_reg[0]
  -------------------------------------------------------------------
                         required time                         14.802    
                         arrival time                          -9.391    
  -------------------------------------------------------------------
                         slack                                  5.411    

Slack (MET) :             5.564ns  (required time - arrival time)
  Source:                 UART_RX_Instance/r_Clock_Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_Instance/r_Clock_Count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.392ns  (logic 1.250ns (28.461%)  route 3.142ns (71.539%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.565     5.086    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X10Y37         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37         FDRE (Prop_fdre_C_Q)         0.518     5.604 r  UART_RX_Instance/r_Clock_Count_reg[1]/Q
                         net (fo=8, routed)           0.986     6.590    UART_RX_Instance/r_Clock_Count_reg_n_0_[1]
    SLICE_X8Y38          LUT6 (Prop_lut6_I2_O)        0.124     6.714 r  UART_RX_Instance/r_SM_Main[1]_i_3/O
                         net (fo=1, routed)           0.502     7.216    UART_RX_Instance/r_SM_Main[1]_i_3_n_0
    SLICE_X8Y38          LUT5 (Prop_lut5_I0_O)        0.124     7.340 r  UART_RX_Instance/r_SM_Main[1]_i_2/O
                         net (fo=5, routed)           0.832     8.172    UART_RX_Instance/r_SM_Main[1]_i_2_n_0
    SLICE_X10Y36         LUT2 (Prop_lut2_I1_O)        0.153     8.325 r  UART_RX_Instance/r_Clock_Count[9]_i_5/O
                         net (fo=8, routed)           0.822     9.147    UART_RX_Instance/r_Clock_Count[9]_i_5_n_0
    SLICE_X9Y38          LUT5 (Prop_lut5_I2_O)        0.331     9.478 r  UART_RX_Instance/r_Clock_Count[6]_i_1/O
                         net (fo=1, routed)           0.000     9.478    UART_RX_Instance/p_1_in[6]
    SLICE_X9Y38          FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.447    14.788    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X9Y38          FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[6]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X9Y38          FDRE (Setup_fdre_C_D)        0.029    15.042    UART_RX_Instance/r_Clock_Count_reg[6]
  -------------------------------------------------------------------
                         required time                         15.042    
                         arrival time                          -9.478    
  -------------------------------------------------------------------
                         slack                                  5.564    

Slack (MET) :             5.569ns  (required time - arrival time)
  Source:                 UART_RX_Instance/r_Clock_Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_Instance/r_Clock_Count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.389ns  (logic 1.250ns (28.480%)  route 3.139ns (71.520%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.565     5.086    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X10Y37         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37         FDRE (Prop_fdre_C_Q)         0.518     5.604 r  UART_RX_Instance/r_Clock_Count_reg[1]/Q
                         net (fo=8, routed)           0.986     6.590    UART_RX_Instance/r_Clock_Count_reg_n_0_[1]
    SLICE_X8Y38          LUT6 (Prop_lut6_I2_O)        0.124     6.714 r  UART_RX_Instance/r_SM_Main[1]_i_3/O
                         net (fo=1, routed)           0.502     7.216    UART_RX_Instance/r_SM_Main[1]_i_3_n_0
    SLICE_X8Y38          LUT5 (Prop_lut5_I0_O)        0.124     7.340 r  UART_RX_Instance/r_SM_Main[1]_i_2/O
                         net (fo=5, routed)           0.832     8.172    UART_RX_Instance/r_SM_Main[1]_i_2_n_0
    SLICE_X10Y36         LUT2 (Prop_lut2_I1_O)        0.153     8.325 r  UART_RX_Instance/r_Clock_Count[9]_i_5/O
                         net (fo=8, routed)           0.819     9.144    UART_RX_Instance/r_Clock_Count[9]_i_5_n_0
    SLICE_X9Y38          LUT6 (Prop_lut6_I2_O)        0.331     9.475 r  UART_RX_Instance/r_Clock_Count[7]_i_1/O
                         net (fo=1, routed)           0.000     9.475    UART_RX_Instance/p_1_in[7]
    SLICE_X9Y38          FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.447    14.788    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X9Y38          FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[7]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X9Y38          FDRE (Setup_fdre_C_D)        0.031    15.044    UART_RX_Instance/r_Clock_Count_reg[7]
  -------------------------------------------------------------------
                         required time                         15.044    
                         arrival time                          -9.475    
  -------------------------------------------------------------------
                         slack                                  5.569    

Slack (MET) :             5.632ns  (required time - arrival time)
  Source:                 UART_RX_Instance/r_Clock_Count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_Instance/r_Clock_Count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.323ns  (logic 0.890ns (20.587%)  route 3.433ns (79.413%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.566     5.087    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X10Y38         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y38         FDRE (Prop_fdre_C_Q)         0.518     5.605 f  UART_RX_Instance/r_Clock_Count_reg[8]/Q
                         net (fo=4, routed)           1.231     6.836    UART_RX_Instance/r_Clock_Count_reg_n_0_[8]
    SLICE_X8Y38          LUT6 (Prop_lut6_I1_O)        0.124     6.960 r  UART_RX_Instance/r_SM_Main[2]_i_3/O
                         net (fo=3, routed)           1.169     8.129    UART_RX_Instance/r_SM_Main[2]_i_3_n_0
    SLICE_X10Y36         LUT3 (Prop_lut3_I2_O)        0.124     8.253 f  UART_RX_Instance/r_Clock_Count[9]_i_6/O
                         net (fo=10, routed)          1.033     9.286    UART_RX_Instance/r_Clock_Count[9]_i_6_n_0
    SLICE_X9Y37          LUT5 (Prop_lut5_I1_O)        0.124     9.410 r  UART_RX_Instance/r_Clock_Count[5]_i_1/O
                         net (fo=1, routed)           0.000     9.410    UART_RX_Instance/p_1_in[5]
    SLICE_X9Y37          FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.446    14.787    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X9Y37          FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[5]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X9Y37          FDRE (Setup_fdre_C_D)        0.031    15.043    UART_RX_Instance/r_Clock_Count_reg[5]
  -------------------------------------------------------------------
                         required time                         15.043    
                         arrival time                          -9.410    
  -------------------------------------------------------------------
                         slack                                  5.632    

Slack (MET) :             5.712ns  (required time - arrival time)
  Source:                 UART_RX_Instance/r_Clock_Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_Instance/r_Clock_Count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.010ns  (logic 1.210ns (30.177%)  route 2.800ns (69.823%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.565     5.086    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X10Y37         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37         FDRE (Prop_fdre_C_Q)         0.518     5.604 r  UART_RX_Instance/r_Clock_Count_reg[1]/Q
                         net (fo=8, routed)           0.986     6.590    UART_RX_Instance/r_Clock_Count_reg_n_0_[1]
    SLICE_X8Y38          LUT6 (Prop_lut6_I2_O)        0.124     6.714 r  UART_RX_Instance/r_SM_Main[1]_i_3/O
                         net (fo=1, routed)           0.502     7.216    UART_RX_Instance/r_SM_Main[1]_i_3_n_0
    SLICE_X8Y38          LUT5 (Prop_lut5_I0_O)        0.124     7.340 r  UART_RX_Instance/r_SM_Main[1]_i_2/O
                         net (fo=5, routed)           0.566     7.906    UART_RX_Instance/r_SM_Main[1]_i_2_n_0
    SLICE_X9Y36          LUT3 (Prop_lut3_I0_O)        0.118     8.024 r  UART_RX_Instance/r_Clock_Count[9]_i_3/O
                         net (fo=3, routed)           0.355     8.379    UART_RX_Instance/r_Clock_Count[9]_i_3_n_0
    SLICE_X10Y37         LUT3 (Prop_lut3_I0_O)        0.326     8.705 r  UART_RX_Instance/r_Clock_Count[9]_i_1/O
                         net (fo=10, routed)          0.390     9.096    UART_RX_Instance/r_Clock_Count[9]_i_1_n_0
    SLICE_X9Y38          FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.447    14.788    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X9Y38          FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[6]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X9Y38          FDRE (Setup_fdre_C_CE)      -0.205    14.808    UART_RX_Instance/r_Clock_Count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.808    
                         arrival time                          -9.096    
  -------------------------------------------------------------------
                         slack                                  5.712    

Slack (MET) :             5.712ns  (required time - arrival time)
  Source:                 UART_RX_Instance/r_Clock_Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_Instance/r_Clock_Count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.010ns  (logic 1.210ns (30.177%)  route 2.800ns (69.823%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.565     5.086    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X10Y37         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37         FDRE (Prop_fdre_C_Q)         0.518     5.604 r  UART_RX_Instance/r_Clock_Count_reg[1]/Q
                         net (fo=8, routed)           0.986     6.590    UART_RX_Instance/r_Clock_Count_reg_n_0_[1]
    SLICE_X8Y38          LUT6 (Prop_lut6_I2_O)        0.124     6.714 r  UART_RX_Instance/r_SM_Main[1]_i_3/O
                         net (fo=1, routed)           0.502     7.216    UART_RX_Instance/r_SM_Main[1]_i_3_n_0
    SLICE_X8Y38          LUT5 (Prop_lut5_I0_O)        0.124     7.340 r  UART_RX_Instance/r_SM_Main[1]_i_2/O
                         net (fo=5, routed)           0.566     7.906    UART_RX_Instance/r_SM_Main[1]_i_2_n_0
    SLICE_X9Y36          LUT3 (Prop_lut3_I0_O)        0.118     8.024 r  UART_RX_Instance/r_Clock_Count[9]_i_3/O
                         net (fo=3, routed)           0.355     8.379    UART_RX_Instance/r_Clock_Count[9]_i_3_n_0
    SLICE_X10Y37         LUT3 (Prop_lut3_I0_O)        0.326     8.705 r  UART_RX_Instance/r_Clock_Count[9]_i_1/O
                         net (fo=10, routed)          0.390     9.096    UART_RX_Instance/r_Clock_Count[9]_i_1_n_0
    SLICE_X9Y38          FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.447    14.788    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X9Y38          FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[7]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X9Y38          FDRE (Setup_fdre_C_CE)      -0.205    14.808    UART_RX_Instance/r_Clock_Count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.808    
                         arrival time                          -9.096    
  -------------------------------------------------------------------
                         slack                                  5.712    

Slack (MET) :             5.712ns  (required time - arrival time)
  Source:                 UART_RX_Instance/r_Clock_Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_Instance/r_Clock_Count_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.010ns  (logic 1.210ns (30.177%)  route 2.800ns (69.823%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.565     5.086    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X10Y37         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37         FDRE (Prop_fdre_C_Q)         0.518     5.604 r  UART_RX_Instance/r_Clock_Count_reg[1]/Q
                         net (fo=8, routed)           0.986     6.590    UART_RX_Instance/r_Clock_Count_reg_n_0_[1]
    SLICE_X8Y38          LUT6 (Prop_lut6_I2_O)        0.124     6.714 r  UART_RX_Instance/r_SM_Main[1]_i_3/O
                         net (fo=1, routed)           0.502     7.216    UART_RX_Instance/r_SM_Main[1]_i_3_n_0
    SLICE_X8Y38          LUT5 (Prop_lut5_I0_O)        0.124     7.340 r  UART_RX_Instance/r_SM_Main[1]_i_2/O
                         net (fo=5, routed)           0.566     7.906    UART_RX_Instance/r_SM_Main[1]_i_2_n_0
    SLICE_X9Y36          LUT3 (Prop_lut3_I0_O)        0.118     8.024 r  UART_RX_Instance/r_Clock_Count[9]_i_3/O
                         net (fo=3, routed)           0.355     8.379    UART_RX_Instance/r_Clock_Count[9]_i_3_n_0
    SLICE_X10Y37         LUT3 (Prop_lut3_I0_O)        0.326     8.705 r  UART_RX_Instance/r_Clock_Count[9]_i_1/O
                         net (fo=10, routed)          0.390     9.096    UART_RX_Instance/r_Clock_Count[9]_i_1_n_0
    SLICE_X9Y38          FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.447    14.788    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X9Y38          FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[9]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X9Y38          FDRE (Setup_fdre_C_CE)      -0.205    14.808    UART_RX_Instance/r_Clock_Count_reg[9]
  -------------------------------------------------------------------
                         required time                         14.808    
                         arrival time                          -9.096    
  -------------------------------------------------------------------
                         slack                                  5.712    

Slack (MET) :             5.729ns  (required time - arrival time)
  Source:                 UART_RX_Instance/r_Clock_Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_Instance/r_Clock_Count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.992ns  (logic 1.210ns (30.310%)  route 2.782ns (69.690%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.565     5.086    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X10Y37         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37         FDRE (Prop_fdre_C_Q)         0.518     5.604 r  UART_RX_Instance/r_Clock_Count_reg[1]/Q
                         net (fo=8, routed)           0.986     6.590    UART_RX_Instance/r_Clock_Count_reg_n_0_[1]
    SLICE_X8Y38          LUT6 (Prop_lut6_I2_O)        0.124     6.714 r  UART_RX_Instance/r_SM_Main[1]_i_3/O
                         net (fo=1, routed)           0.502     7.216    UART_RX_Instance/r_SM_Main[1]_i_3_n_0
    SLICE_X8Y38          LUT5 (Prop_lut5_I0_O)        0.124     7.340 r  UART_RX_Instance/r_SM_Main[1]_i_2/O
                         net (fo=5, routed)           0.566     7.906    UART_RX_Instance/r_SM_Main[1]_i_2_n_0
    SLICE_X9Y36          LUT3 (Prop_lut3_I0_O)        0.118     8.024 r  UART_RX_Instance/r_Clock_Count[9]_i_3/O
                         net (fo=3, routed)           0.355     8.379    UART_RX_Instance/r_Clock_Count[9]_i_3_n_0
    SLICE_X10Y37         LUT3 (Prop_lut3_I0_O)        0.326     8.705 r  UART_RX_Instance/r_Clock_Count[9]_i_1/O
                         net (fo=10, routed)          0.373     9.078    UART_RX_Instance/r_Clock_Count[9]_i_1_n_0
    SLICE_X9Y37          FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.446    14.787    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X9Y37          FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[2]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X9Y37          FDRE (Setup_fdre_C_CE)      -0.205    14.807    UART_RX_Instance/r_Clock_Count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.807    
                         arrival time                          -9.078    
  -------------------------------------------------------------------
                         slack                                  5.729    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 UART_TX_Instance/r_Bit_Index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX_Instance/o_TX_Serial_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.908%)  route 0.076ns (29.092%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.560     1.443    UART_TX_Instance/i_clk_IBUF_BUFG
    SLICE_X9Y32          FDRE                                         r  UART_TX_Instance/r_Bit_Index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y32          FDRE (Prop_fdre_C_Q)         0.141     1.584 r  UART_TX_Instance/r_Bit_Index_reg[2]/Q
                         net (fo=3, routed)           0.076     1.660    UART_TX_Instance/r_Bit_Index_reg_n_0_[2]
    SLICE_X8Y32          LUT5 (Prop_lut5_I1_O)        0.045     1.705 r  UART_TX_Instance/o_TX_Serial_i_1/O
                         net (fo=1, routed)           0.000     1.705    UART_TX_Instance/o_TX_Serial_i_1_n_0
    SLICE_X8Y32          FDRE                                         r  UART_TX_Instance/o_TX_Serial_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.828     1.955    UART_TX_Instance/i_clk_IBUF_BUFG
    SLICE_X8Y32          FDRE                                         r  UART_TX_Instance/o_TX_Serial_reg/C
                         clock pessimism             -0.499     1.456    
    SLICE_X8Y32          FDRE (Hold_fdre_C_D)         0.121     1.577    UART_TX_Instance/o_TX_Serial_reg
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 UART_TX_Instance/FSM_sequential_r_SM_Main_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX_Instance/o_TX_Active_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.189ns (56.851%)  route 0.143ns (43.149%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.560     1.443    UART_TX_Instance/i_clk_IBUF_BUFG
    SLICE_X9Y32          FDRE                                         r  UART_TX_Instance/FSM_sequential_r_SM_Main_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y32          FDRE (Prop_fdre_C_Q)         0.141     1.584 f  UART_TX_Instance/FSM_sequential_r_SM_Main_reg[0]/Q
                         net (fo=9, routed)           0.143     1.728    UART_TX_Instance/r_SM_Main[0]
    SLICE_X8Y32          LUT5 (Prop_lut5_I1_O)        0.048     1.776 r  UART_TX_Instance/o_TX_Active_i_1/O
                         net (fo=1, routed)           0.000     1.776    UART_TX_Instance/o_TX_Active_i_1_n_0
    SLICE_X8Y32          FDRE                                         r  UART_TX_Instance/o_TX_Active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.828     1.955    UART_TX_Instance/i_clk_IBUF_BUFG
    SLICE_X8Y32          FDRE                                         r  UART_TX_Instance/o_TX_Active_reg/C
                         clock pessimism             -0.499     1.456    
    SLICE_X8Y32          FDRE (Hold_fdre_C_D)         0.131     1.587    UART_TX_Instance/o_TX_Active_reg
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 UART_TX_Instance/FSM_sequential_r_SM_Main_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX_Instance/FSM_sequential_r_SM_Main_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.458%)  route 0.143ns (43.542%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.560     1.443    UART_TX_Instance/i_clk_IBUF_BUFG
    SLICE_X9Y32          FDRE                                         r  UART_TX_Instance/FSM_sequential_r_SM_Main_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y32          FDRE (Prop_fdre_C_Q)         0.141     1.584 r  UART_TX_Instance/FSM_sequential_r_SM_Main_reg[0]/Q
                         net (fo=9, routed)           0.143     1.728    UART_TX_Instance/r_SM_Main[0]
    SLICE_X8Y32          LUT3 (Prop_lut3_I2_O)        0.045     1.773 r  UART_TX_Instance/FSM_sequential_r_SM_Main[1]_i_1/O
                         net (fo=1, routed)           0.000     1.773    UART_TX_Instance/FSM_sequential_r_SM_Main[1]_i_1_n_0
    SLICE_X8Y32          FDRE                                         r  UART_TX_Instance/FSM_sequential_r_SM_Main_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.828     1.955    UART_TX_Instance/i_clk_IBUF_BUFG
    SLICE_X8Y32          FDRE                                         r  UART_TX_Instance/FSM_sequential_r_SM_Main_reg[1]/C
                         clock pessimism             -0.499     1.456    
    SLICE_X8Y32          FDRE (Hold_fdre_C_D)         0.120     1.576    UART_TX_Instance/FSM_sequential_r_SM_Main_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 UART_TX_Instance/FSM_sequential_r_SM_Main_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX_Instance/r_Bit_Index_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.213ns (66.959%)  route 0.105ns (33.041%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.560     1.443    UART_TX_Instance/i_clk_IBUF_BUFG
    SLICE_X8Y32          FDRE                                         r  UART_TX_Instance/FSM_sequential_r_SM_Main_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y32          FDRE (Prop_fdre_C_Q)         0.164     1.607 r  UART_TX_Instance/FSM_sequential_r_SM_Main_reg[1]/Q
                         net (fo=9, routed)           0.105     1.712    UART_TX_Instance/r_SM_Main[1]
    SLICE_X9Y32          LUT5 (Prop_lut5_I3_O)        0.049     1.761 r  UART_TX_Instance/r_Bit_Index[1]_i_1/O
                         net (fo=1, routed)           0.000     1.761    UART_TX_Instance/r_Bit_Index[1]_i_1_n_0
    SLICE_X9Y32          FDRE                                         r  UART_TX_Instance/r_Bit_Index_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.828     1.955    UART_TX_Instance/i_clk_IBUF_BUFG
    SLICE_X9Y32          FDRE                                         r  UART_TX_Instance/r_Bit_Index_reg[1]/C
                         clock pessimism             -0.499     1.456    
    SLICE_X9Y32          FDRE (Hold_fdre_C_D)         0.107     1.563    UART_TX_Instance/r_Bit_Index_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 UART_TX_Instance/r_Clock_Count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX_Instance/r_Clock_Count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.173%)  route 0.123ns (39.827%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.587     1.470    UART_TX_Instance/i_clk_IBUF_BUFG
    SLICE_X7Y32          FDRE                                         r  UART_TX_Instance/r_Clock_Count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y32          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  UART_TX_Instance/r_Clock_Count_reg[7]/Q
                         net (fo=4, routed)           0.123     1.734    UART_TX_Instance/r_Clock_Count_reg_n_0_[7]
    SLICE_X7Y31          LUT6 (Prop_lut6_I5_O)        0.045     1.779 r  UART_TX_Instance/r_Clock_Count[9]_i_2__0/O
                         net (fo=1, routed)           0.000     1.779    UART_TX_Instance/r_Clock_Count[9]_i_2__0_n_0
    SLICE_X7Y31          FDRE                                         r  UART_TX_Instance/r_Clock_Count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.855     1.982    UART_TX_Instance/i_clk_IBUF_BUFG
    SLICE_X7Y31          FDRE                                         r  UART_TX_Instance/r_Clock_Count_reg[9]/C
                         clock pessimism             -0.499     1.483    
    SLICE_X7Y31          FDRE (Hold_fdre_C_D)         0.092     1.575    UART_TX_Instance/r_Clock_Count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 UART_TX_Instance/FSM_sequential_r_SM_Main_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX_Instance/r_Bit_Index_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.538%)  route 0.105ns (33.462%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.560     1.443    UART_TX_Instance/i_clk_IBUF_BUFG
    SLICE_X8Y32          FDRE                                         r  UART_TX_Instance/FSM_sequential_r_SM_Main_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y32          FDRE (Prop_fdre_C_Q)         0.164     1.607 r  UART_TX_Instance/FSM_sequential_r_SM_Main_reg[1]/Q
                         net (fo=9, routed)           0.105     1.712    UART_TX_Instance/r_SM_Main[1]
    SLICE_X9Y32          LUT4 (Prop_lut4_I2_O)        0.045     1.757 r  UART_TX_Instance/r_Bit_Index[0]_i_1/O
                         net (fo=1, routed)           0.000     1.757    UART_TX_Instance/r_Bit_Index[0]_i_1_n_0
    SLICE_X9Y32          FDRE                                         r  UART_TX_Instance/r_Bit_Index_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.828     1.955    UART_TX_Instance/i_clk_IBUF_BUFG
    SLICE_X9Y32          FDRE                                         r  UART_TX_Instance/r_Bit_Index_reg[0]/C
                         clock pessimism             -0.499     1.456    
    SLICE_X9Y32          FDRE (Hold_fdre_C_D)         0.092     1.548    UART_TX_Instance/r_Bit_Index_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 Binary_To_7_Segment_Display_Instance/r_Digit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Binary_To_7_Segment_Display_Instance/r_Hex_Encoding_reg[6]_inv/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.209ns (57.176%)  route 0.157ns (42.824%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.559     1.442    Binary_To_7_Segment_Display_Instance/i_clk_IBUF_BUFG
    SLICE_X10Y31         FDRE                                         r  Binary_To_7_Segment_Display_Instance/r_Digit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y31         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  Binary_To_7_Segment_Display_Instance/r_Digit_reg[1]/Q
                         net (fo=7, routed)           0.157     1.763    Binary_To_7_Segment_Display_Instance/r_Digit[1]
    SLICE_X12Y31         LUT4 (Prop_lut4_I2_O)        0.045     1.808 r  Binary_To_7_Segment_Display_Instance/r_Hex_Encoding[6]_inv_i_1/O
                         net (fo=1, routed)           0.000     1.808    Binary_To_7_Segment_Display_Instance/r_Hex_Encoding[6]
    SLICE_X12Y31         FDRE                                         r  Binary_To_7_Segment_Display_Instance/r_Hex_Encoding_reg[6]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.827     1.954    Binary_To_7_Segment_Display_Instance/i_clk_IBUF_BUFG
    SLICE_X12Y31         FDRE                                         r  Binary_To_7_Segment_Display_Instance/r_Hex_Encoding_reg[6]_inv/C
                         clock pessimism             -0.478     1.476    
    SLICE_X12Y31         FDRE (Hold_fdre_C_D)         0.121     1.597    Binary_To_7_Segment_Display_Instance/r_Hex_Encoding_reg[6]_inv
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 UART_RX_Instance/r_Clock_Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_Instance/r_Clock_Count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.209ns (59.557%)  route 0.142ns (40.443%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.563     1.446    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X10Y37         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  UART_RX_Instance/r_Clock_Count_reg[1]/Q
                         net (fo=8, routed)           0.142     1.752    UART_RX_Instance/r_Clock_Count_reg_n_0_[1]
    SLICE_X9Y37          LUT5 (Prop_lut5_I3_O)        0.045     1.797 r  UART_RX_Instance/r_Clock_Count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.797    UART_RX_Instance/p_1_in[2]
    SLICE_X9Y37          FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.832     1.959    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X9Y37          FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[2]/C
                         clock pessimism             -0.478     1.481    
    SLICE_X9Y37          FDRE (Hold_fdre_C_D)         0.092     1.573    UART_RX_Instance/r_Clock_Count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 UART_RX_Instance/r_RX_Byte_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_TP_Index_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.488%)  route 0.183ns (56.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.562     1.445    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X11Y34         FDRE                                         r  UART_RX_Instance/r_RX_Byte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y34         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  UART_RX_Instance/r_RX_Byte_reg[3]/Q
                         net (fo=3, routed)           0.183     1.769    r_RX_Byte[3]
    SLICE_X8Y35          FDRE                                         r  r_TP_Index_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.831     1.958    i_clk_IBUF_BUFG
    SLICE_X8Y35          FDRE                                         r  r_TP_Index_reg[3]/C
                         clock pessimism             -0.478     1.480    
    SLICE_X8Y35          FDRE (Hold_fdre_C_D)         0.063     1.543    r_TP_Index_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 UART_RX_Instance/r_RX_Byte_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX_Instance/r_TX_Data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.609%)  route 0.198ns (58.391%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.562     1.445    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X11Y34         FDRE                                         r  UART_RX_Instance/r_RX_Byte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y34         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  UART_RX_Instance/r_RX_Byte_reg[3]/Q
                         net (fo=3, routed)           0.198     1.784    UART_TX_Instance/D[3]
    SLICE_X9Y31          FDRE                                         r  UART_TX_Instance/r_TX_Data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.827     1.954    UART_TX_Instance/i_clk_IBUF_BUFG
    SLICE_X9Y31          FDRE                                         r  UART_TX_Instance/r_TX_Data_reg[3]/C
                         clock pessimism             -0.478     1.476    
    SLICE_X9Y31          FDRE (Hold_fdre_C_D)         0.072     1.548    UART_TX_Instance/r_TX_Data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.236    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  i_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y35    r_TP_Index_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y35    r_TP_Index_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y35    r_TP_Index_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y35    r_TP_Index_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y30   Binary_To_7_Segment_Display_Instance/r_Anodes_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y30   Binary_To_7_Segment_Display_Instance/r_Anodes_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y30   Binary_To_7_Segment_Display_Instance/r_Anodes_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y30   Binary_To_7_Segment_Display_Instance/r_Anodes_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y28   Binary_To_7_Segment_Display_Instance/r_Clock_Count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y35    r_TP_Index_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y35    r_TP_Index_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y35    r_TP_Index_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y35    r_TP_Index_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y35    r_TP_Index_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y35    r_TP_Index_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y35    r_TP_Index_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y35    r_TP_Index_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y30   Binary_To_7_Segment_Display_Instance/r_Anodes_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y30   Binary_To_7_Segment_Display_Instance/r_Anodes_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y35    r_TP_Index_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y35    r_TP_Index_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y35    r_TP_Index_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y35    r_TP_Index_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y35    r_TP_Index_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y35    r_TP_Index_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y35    r_TP_Index_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y35    r_TP_Index_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y30   Binary_To_7_Segment_Display_Instance/r_Anodes_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y30   Binary_To_7_Segment_Display_Instance/r_Anodes_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           155 Endpoints
Min Delay           155 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VGA_Sync_Porch_Inst/o_Grn_Video_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            o_VGA_Grn[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.094ns  (logic 3.986ns (65.419%)  route 2.107ns (34.581%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE                         0.000     0.000 r  VGA_Sync_Porch_Inst/o_Grn_Video_reg[3]/C
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  VGA_Sync_Porch_Inst/o_Grn_Video_reg[3]/Q
                         net (fo=1, routed)           2.107     2.563    o_VGA_Grn_OBUF[0]
    D17                  OBUF (Prop_obuf_I_O)         3.530     6.094 r  o_VGA_Grn_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.094    o_VGA_Grn[3]
    D17                                                               r  o_VGA_Grn[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Sync_Porch_Inst/o_VSync_reg/C
                            (rising edge-triggered cell FDSE)
  Destination:            o_VGA_VSync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.958ns  (logic 4.152ns (69.694%)  route 1.806ns (30.306%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDSE                         0.000     0.000 r  VGA_Sync_Porch_Inst/o_VSync_reg/C
    SLICE_X2Y28          FDSE (Prop_fdse_C_Q)         0.478     0.478 r  VGA_Sync_Porch_Inst/o_VSync_reg/Q
                         net (fo=1, routed)           1.806     2.284    o_VGA_VSync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.674     5.958 r  o_VGA_VSync_OBUF_inst/O
                         net (fo=0)                   0.000     5.958    o_VGA_VSync
    R19                                                               r  o_VGA_VSync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Sync_Porch_Inst/o_HSync_reg/C
                            (rising edge-triggered cell FDSE)
  Destination:            o_VGA_HSync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.951ns  (logic 4.146ns (69.659%)  route 1.806ns (30.341%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDSE                         0.000     0.000 r  VGA_Sync_Porch_Inst/o_HSync_reg/C
    SLICE_X2Y29          FDSE (Prop_fdse_C_Q)         0.478     0.478 r  VGA_Sync_Porch_Inst/o_HSync_reg/Q
                         net (fo=1, routed)           1.806     2.284    o_VGA_HSync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.668     5.951 r  o_VGA_HSync_OBUF_inst/O
                         net (fo=0)                   0.000     5.951    o_VGA_HSync
    P19                                                               r  o_VGA_HSync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Sync_Porch_Inst/o_Grn_Video_reg[3]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE)
  Destination:            o_VGA_Grn[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.870ns  (logic 3.985ns (67.890%)  route 1.885ns (32.110%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE                         0.000     0.000 r  VGA_Sync_Porch_Inst/o_Grn_Video_reg[3]_lopt_replica_3/C
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  VGA_Sync_Porch_Inst/o_Grn_Video_reg[3]_lopt_replica_3/Q
                         net (fo=1, routed)           1.885     2.341    lopt_6
    G17                  OBUF (Prop_obuf_I_O)         3.529     5.870 r  o_VGA_Grn_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.870    o_VGA_Grn[2]
    G17                                                               r  o_VGA_Grn[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Sync_Porch_Inst/o_Red_Video_reg[3]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE)
  Destination:            o_VGA_Red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.841ns  (logic 3.975ns (68.063%)  route 1.865ns (31.937%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDRE                         0.000     0.000 r  VGA_Sync_Porch_Inst/o_Red_Video_reg[3]_lopt_replica_2/C
    SLICE_X0Y38          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  VGA_Sync_Porch_Inst/o_Red_Video_reg[3]_lopt_replica_2/Q
                         net (fo=1, routed)           1.865     2.321    lopt_9
    H19                  OBUF (Prop_obuf_I_O)         3.519     5.841 r  o_VGA_Red_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.841    o_VGA_Red[1]
    H19                                                               r  o_VGA_Red[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Sync_Porch_Inst/o_Grn_Video_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            o_VGA_Grn[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.819ns  (logic 3.977ns (68.338%)  route 1.843ns (31.662%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y35          FDRE                         0.000     0.000 r  VGA_Sync_Porch_Inst/o_Grn_Video_reg[3]_lopt_replica/C
    SLICE_X4Y35          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  VGA_Sync_Porch_Inst/o_Grn_Video_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.843     2.299    lopt_4
    J17                  OBUF (Prop_obuf_I_O)         3.521     5.819 r  o_VGA_Grn_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.819    o_VGA_Grn[0]
    J17                                                               r  o_VGA_Grn[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Sync_Porch_Inst/o_Blu_Video_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            o_VGA_Blu[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.782ns  (logic 3.951ns (68.342%)  route 1.830ns (31.658%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y34          FDRE                         0.000     0.000 r  VGA_Sync_Porch_Inst/o_Blu_Video_reg[3]_lopt_replica/C
    SLICE_X5Y34          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  VGA_Sync_Porch_Inst/o_Blu_Video_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.830     2.286    lopt
    N18                  OBUF (Prop_obuf_I_O)         3.495     5.782 r  o_VGA_Blu_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.782    o_VGA_Blu[0]
    N18                                                               r  o_VGA_Blu[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Sync_Porch_Inst/o_Red_Video_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            o_VGA_Red[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.696ns  (logic 3.980ns (69.870%)  route 1.716ns (30.130%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDRE                         0.000     0.000 r  VGA_Sync_Porch_Inst/o_Red_Video_reg[3]_lopt_replica/C
    SLICE_X0Y38          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  VGA_Sync_Porch_Inst/o_Red_Video_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.716     2.172    lopt_8
    G19                  OBUF (Prop_obuf_I_O)         3.524     5.696 r  o_VGA_Red_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.696    o_VGA_Red[0]
    G19                                                               r  o_VGA_Red[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Sync_Porch_Inst/o_Blu_Video_reg[3]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE)
  Destination:            o_VGA_Blu[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.688ns  (logic 3.959ns (69.607%)  route 1.729ns (30.393%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y34          FDRE                         0.000     0.000 r  VGA_Sync_Porch_Inst/o_Blu_Video_reg[3]_lopt_replica_2/C
    SLICE_X5Y34          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  VGA_Sync_Porch_Inst/o_Blu_Video_reg[3]_lopt_replica_2/Q
                         net (fo=1, routed)           1.729     2.185    lopt_1
    L18                  OBUF (Prop_obuf_I_O)         3.503     5.688 r  o_VGA_Blu_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.688    o_VGA_Blu[1]
    L18                                                               r  o_VGA_Blu[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Sync_Porch_Inst/o_Grn_Video_reg[3]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE)
  Destination:            o_VGA_Grn[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.684ns  (logic 3.961ns (69.701%)  route 1.722ns (30.299%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE                         0.000     0.000 r  VGA_Sync_Porch_Inst/o_Grn_Video_reg[3]_lopt_replica_2/C
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  VGA_Sync_Porch_Inst/o_Grn_Video_reg[3]_lopt_replica_2/Q
                         net (fo=1, routed)           1.722     2.178    lopt_5
    H17                  OBUF (Prop_obuf_I_O)         3.505     5.684 r  o_VGA_Grn_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.684    o_VGA_Grn[1]
    H17                                                               r  o_VGA_Grn[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Test_Pattern_Gen_Inst/Sync_To_Count_Instance/r_Col_Count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Test_Pattern_Gen_Inst/Sync_To_Count_Instance/r_Col_Count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.287ns  (logic 0.186ns (64.889%)  route 0.101ns (35.111%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDRE                         0.000     0.000 r  Test_Pattern_Gen_Inst/Sync_To_Count_Instance/r_Col_Count_reg[3]/C
    SLICE_X7Y33          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Test_Pattern_Gen_Inst/Sync_To_Count_Instance/r_Col_Count_reg[3]/Q
                         net (fo=8, routed)           0.101     0.242    Test_Pattern_Gen_Inst/Sync_To_Count_Instance/w_Col_Count[3]
    SLICE_X6Y33          LUT6 (Prop_lut6_I5_O)        0.045     0.287 r  Test_Pattern_Gen_Inst/Sync_To_Count_Instance/r_Col_Count[5]_i_1__1/O
                         net (fo=1, routed)           0.000     0.287    Test_Pattern_Gen_Inst/Sync_To_Count_Instance/r_Col_Count[5]_i_1__1_n_0
    SLICE_X6Y33          FDRE                                         r  Test_Pattern_Gen_Inst/Sync_To_Count_Instance/r_Col_Count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Sync_Porch_Inst/Sync_To_Count_Instance/r_Col_Count_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_Sync_Porch_Inst/Sync_To_Count_Instance/r_Col_Count_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.301ns  (logic 0.186ns (61.746%)  route 0.115ns (38.254%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE                         0.000     0.000 r  VGA_Sync_Porch_Inst/Sync_To_Count_Instance/r_Col_Count_reg[5]/C
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VGA_Sync_Porch_Inst/Sync_To_Count_Instance/r_Col_Count_reg[5]/Q
                         net (fo=7, routed)           0.115     0.256    VGA_Sync_Porch_Inst/Sync_To_Count_Instance/r_Col_Count_reg_n_0_[5]
    SLICE_X0Y30          LUT6 (Prop_lut6_I3_O)        0.045     0.301 r  VGA_Sync_Porch_Inst/Sync_To_Count_Instance/r_Col_Count[9]_i_2__0/O
                         net (fo=1, routed)           0.000     0.301    VGA_Sync_Porch_Inst/Sync_To_Count_Instance/r_Col_Count[9]_i_2__0_n_0
    SLICE_X0Y30          FDRE                                         r  VGA_Sync_Porch_Inst/Sync_To_Count_Instance/r_Col_Count_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Test_Pattern_Gen_Inst/Sync_To_Count_Instance/r_Row_Count_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Test_Pattern_Gen_Inst/Sync_To_Count_Instance/r_Row_Count_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.186ns (58.452%)  route 0.132ns (41.548%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDRE                         0.000     0.000 r  Test_Pattern_Gen_Inst/Sync_To_Count_Instance/r_Row_Count_reg[6]/C
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Test_Pattern_Gen_Inst/Sync_To_Count_Instance/r_Row_Count_reg[6]/Q
                         net (fo=9, routed)           0.132     0.273    Test_Pattern_Gen_Inst/Sync_To_Count_Instance/w_Row_Count[6]
    SLICE_X4Y33          LUT3 (Prop_lut3_I2_O)        0.045     0.318 r  Test_Pattern_Gen_Inst/Sync_To_Count_Instance/r_Row_Count[7]_i_1/O
                         net (fo=1, routed)           0.000     0.318    Test_Pattern_Gen_Inst/Sync_To_Count_Instance/r_Row_Count[7]_i_1_n_0
    SLICE_X4Y33          FDRE                                         r  Test_Pattern_Gen_Inst/Sync_To_Count_Instance/r_Row_Count_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Test_Pattern_Gen_Inst/Sync_To_Count_Instance/r_Row_Count_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Test_Pattern_Gen_Inst/Sync_To_Count_Instance/r_Row_Count_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.190ns (58.968%)  route 0.132ns (41.032%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDRE                         0.000     0.000 r  Test_Pattern_Gen_Inst/Sync_To_Count_Instance/r_Row_Count_reg[6]/C
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Test_Pattern_Gen_Inst/Sync_To_Count_Instance/r_Row_Count_reg[6]/Q
                         net (fo=9, routed)           0.132     0.273    Test_Pattern_Gen_Inst/Sync_To_Count_Instance/w_Row_Count[6]
    SLICE_X4Y33          LUT4 (Prop_lut4_I3_O)        0.049     0.322 r  Test_Pattern_Gen_Inst/Sync_To_Count_Instance/r_Row_Count[8]_i_1/O
                         net (fo=1, routed)           0.000     0.322    Test_Pattern_Gen_Inst/Sync_To_Count_Instance/r_Row_Count[8]_i_1_n_0
    SLICE_X4Y33          FDRE                                         r  Test_Pattern_Gen_Inst/Sync_To_Count_Instance/r_Row_Count_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Sync_Pulses_Inst/r_Row_Count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_Sync_Pulses_Inst/r_Row_Count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.209ns (64.219%)  route 0.116ns (35.781%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE                         0.000     0.000 r  VGA_Sync_Pulses_Inst/r_Row_Count_reg[0]/C
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  VGA_Sync_Pulses_Inst/r_Row_Count_reg[0]/Q
                         net (fo=8, routed)           0.116     0.280    VGA_Sync_Pulses_Inst/r_Row_Count[0]
    SLICE_X3Y26          LUT2 (Prop_lut2_I0_O)        0.045     0.325 r  VGA_Sync_Pulses_Inst/r_Row_Count[1]_i_1__1/O
                         net (fo=1, routed)           0.000     0.325    VGA_Sync_Pulses_Inst/r_Row_Count[1]_i_1__1_n_0
    SLICE_X3Y26          FDRE                                         r  VGA_Sync_Pulses_Inst/r_Row_Count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Test_Pattern_Gen_Inst/Sync_To_Count_Instance/r_Col_Count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Test_Pattern_Gen_Inst/Sync_To_Count_Instance/r_Col_Count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.326ns  (logic 0.189ns (58.056%)  route 0.137ns (41.944%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDRE                         0.000     0.000 r  Test_Pattern_Gen_Inst/Sync_To_Count_Instance/r_Col_Count_reg[2]/C
    SLICE_X7Y33          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Test_Pattern_Gen_Inst/Sync_To_Count_Instance/r_Col_Count_reg[2]/Q
                         net (fo=9, routed)           0.137     0.278    Test_Pattern_Gen_Inst/Sync_To_Count_Instance/w_Col_Count[2]
    SLICE_X6Y33          LUT5 (Prop_lut5_I3_O)        0.048     0.326 r  Test_Pattern_Gen_Inst/Sync_To_Count_Instance/r_Col_Count[4]_i_1__1/O
                         net (fo=1, routed)           0.000     0.326    Test_Pattern_Gen_Inst/Sync_To_Count_Instance/r_Col_Count[4]_i_1__1_n_0
    SLICE_X6Y33          FDRE                                         r  Test_Pattern_Gen_Inst/Sync_To_Count_Instance/r_Col_Count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Sync_Porch_Inst/Sync_To_Count_Instance/r_Row_Count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_Sync_Porch_Inst/Sync_To_Count_Instance/r_Row_Count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.327ns  (logic 0.186ns (56.810%)  route 0.141ns (43.190%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE                         0.000     0.000 r  VGA_Sync_Porch_Inst/Sync_To_Count_Instance/r_Row_Count_reg[1]/C
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VGA_Sync_Porch_Inst/Sync_To_Count_Instance/r_Row_Count_reg[1]/Q
                         net (fo=9, routed)           0.141     0.282    VGA_Sync_Porch_Inst/Sync_To_Count_Instance/r_Row_Count_reg_n_0_[1]
    SLICE_X3Y29          LUT6 (Prop_lut6_I1_O)        0.045     0.327 r  VGA_Sync_Porch_Inst/Sync_To_Count_Instance/r_Row_Count[5]_i_1__0/O
                         net (fo=1, routed)           0.000     0.327    VGA_Sync_Porch_Inst/Sync_To_Count_Instance/r_Row_Count[5]_i_1__0_n_0
    SLICE_X3Y29          FDRE                                         r  VGA_Sync_Porch_Inst/Sync_To_Count_Instance/r_Row_Count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Sync_Pulses_Inst/r_Row_Count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_Sync_Pulses_Inst/r_Row_Count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.330ns  (logic 0.186ns (56.423%)  route 0.144ns (43.577%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDRE                         0.000     0.000 r  VGA_Sync_Pulses_Inst/r_Row_Count_reg[1]/C
    SLICE_X3Y26          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VGA_Sync_Pulses_Inst/r_Row_Count_reg[1]/Q
                         net (fo=8, routed)           0.144     0.285    VGA_Sync_Pulses_Inst/r_Row_Count[1]
    SLICE_X2Y26          LUT5 (Prop_lut5_I4_O)        0.045     0.330 r  VGA_Sync_Pulses_Inst/r_Row_Count[0]_i_1__1/O
                         net (fo=1, routed)           0.000     0.330    VGA_Sync_Pulses_Inst/r_Row_Count[0]_i_1__1_n_0
    SLICE_X2Y26          FDRE                                         r  VGA_Sync_Pulses_Inst/r_Row_Count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Sync_Pulses_Inst/r_Col_Count_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_Sync_Pulses_Inst/r_Col_Count_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.227ns (68.355%)  route 0.105ns (31.645%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE                         0.000     0.000 r  VGA_Sync_Pulses_Inst/r_Col_Count_reg[8]/C
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  VGA_Sync_Pulses_Inst/r_Col_Count_reg[8]/Q
                         net (fo=4, routed)           0.105     0.233    VGA_Sync_Pulses_Inst/r_Col_Count[8]
    SLICE_X0Y28          LUT6 (Prop_lut6_I0_O)        0.099     0.332 r  VGA_Sync_Pulses_Inst/r_Col_Count[9]_i_2__1/O
                         net (fo=1, routed)           0.000     0.332    VGA_Sync_Pulses_Inst/r_Col_Count[9]_i_2__1_n_0
    SLICE_X0Y28          FDRE                                         r  VGA_Sync_Pulses_Inst/r_Col_Count_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Sync_Pulses_Inst/r_Row_Count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_Sync_Pulses_Inst/r_Row_Count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.333ns  (logic 0.189ns (56.816%)  route 0.144ns (43.184%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDRE                         0.000     0.000 r  VGA_Sync_Pulses_Inst/r_Row_Count_reg[1]/C
    SLICE_X3Y26          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VGA_Sync_Pulses_Inst/r_Row_Count_reg[1]/Q
                         net (fo=8, routed)           0.144     0.285    VGA_Sync_Pulses_Inst/r_Row_Count[1]
    SLICE_X2Y26          LUT5 (Prop_lut5_I3_O)        0.048     0.333 r  VGA_Sync_Pulses_Inst/r_Row_Count[2]_i_1__1/O
                         net (fo=1, routed)           0.000     0.333    VGA_Sync_Pulses_Inst/r_Row_Count[2]_i_1__1_n_0
    SLICE_X2Y26          FDRE                                         r  VGA_Sync_Pulses_Inst/r_Row_Count_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UART_TX_Instance/o_TX_Serial_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_UART_TX
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.345ns  (logic 4.160ns (44.512%)  route 5.186ns (55.488%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.560     5.081    UART_TX_Instance/i_clk_IBUF_BUFG
    SLICE_X8Y32          FDRE                                         r  UART_TX_Instance/o_TX_Serial_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y32          FDRE (Prop_fdre_C_Q)         0.518     5.599 r  UART_TX_Instance/o_TX_Serial_reg/Q
                         net (fo=1, routed)           0.715     6.315    UART_TX_Instance/w_TX_Serial
    SLICE_X8Y32          LUT2 (Prop_lut2_I0_O)        0.124     6.439 r  UART_TX_Instance/o_UART_TX_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.470    10.909    o_UART_TX_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518    14.427 r  o_UART_TX_OBUF_inst/O
                         net (fo=0)                   0.000    14.427    o_UART_TX
    A18                                                               r  o_UART_TX (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Binary_To_7_Segment_Display_Instance/r_Hex_Encoding_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_Segments[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.847ns  (logic 4.049ns (51.607%)  route 3.797ns (48.393%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.558     5.079    Binary_To_7_Segment_Display_Instance/i_clk_IBUF_BUFG
    SLICE_X12Y31         FDRE                                         r  Binary_To_7_Segment_Display_Instance/r_Hex_Encoding_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y31         FDRE (Prop_fdre_C_Q)         0.518     5.597 r  Binary_To_7_Segment_Display_Instance/r_Hex_Encoding_reg[0]_inv/Q
                         net (fo=1, routed)           3.797     9.395    o_Segments_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.531    12.926 r  o_Segments_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.926    o_Segments[0]
    U7                                                                r  o_Segments[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Binary_To_7_Segment_Display_Instance/r_Hex_Encoding_reg[1]_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_Segments[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.654ns  (logic 4.153ns (54.262%)  route 3.501ns (45.738%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.558     5.079    Binary_To_7_Segment_Display_Instance/i_clk_IBUF_BUFG
    SLICE_X12Y31         FDRE                                         r  Binary_To_7_Segment_Display_Instance/r_Hex_Encoding_reg[1]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y31         FDRE (Prop_fdre_C_Q)         0.478     5.557 r  Binary_To_7_Segment_Display_Instance/r_Hex_Encoding_reg[1]_inv/Q
                         net (fo=1, routed)           3.501     9.058    o_Segments_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.675    12.734 r  o_Segments_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.734    o_Segments[1]
    V5                                                                r  o_Segments[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Binary_To_7_Segment_Display_Instance/r_Anodes_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_Anodes[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.526ns  (logic 4.172ns (55.431%)  route 3.354ns (44.569%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.557     5.078    Binary_To_7_Segment_Display_Instance/i_clk_IBUF_BUFG
    SLICE_X12Y30         FDRE                                         r  Binary_To_7_Segment_Display_Instance/r_Anodes_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y30         FDRE (Prop_fdre_C_Q)         0.478     5.556 r  Binary_To_7_Segment_Display_Instance/r_Anodes_reg[2]/Q
                         net (fo=1, routed)           3.354     8.911    o_Anodes_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.694    12.605 r  o_Anodes_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.605    o_Anodes[2]
    V4                                                                r  o_Anodes[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Binary_To_7_Segment_Display_Instance/r_Hex_Encoding_reg[4]_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_Segments[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.466ns  (logic 4.053ns (54.290%)  route 3.413ns (45.710%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.558     5.079    Binary_To_7_Segment_Display_Instance/i_clk_IBUF_BUFG
    SLICE_X12Y31         FDRE                                         r  Binary_To_7_Segment_Display_Instance/r_Hex_Encoding_reg[4]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y31         FDRE (Prop_fdre_C_Q)         0.518     5.597 r  Binary_To_7_Segment_Display_Instance/r_Hex_Encoding_reg[4]_inv/Q
                         net (fo=1, routed)           3.413     9.010    o_Segments_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.535    12.545 r  o_Segments_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.545    o_Segments[4]
    U8                                                                r  o_Segments[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Binary_To_7_Segment_Display_Instance/r_Hex_Encoding_reg[5]_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_Segments[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.433ns  (logic 4.179ns (56.225%)  route 3.254ns (43.775%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.558     5.079    Binary_To_7_Segment_Display_Instance/i_clk_IBUF_BUFG
    SLICE_X12Y31         FDRE                                         r  Binary_To_7_Segment_Display_Instance/r_Hex_Encoding_reg[5]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y31         FDRE (Prop_fdre_C_Q)         0.478     5.557 r  Binary_To_7_Segment_Display_Instance/r_Hex_Encoding_reg[5]_inv/Q
                         net (fo=1, routed)           3.254     8.811    o_Segments_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.701    12.512 r  o_Segments_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.512    o_Segments[5]
    W6                                                                r  o_Segments[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Binary_To_7_Segment_Display_Instance/r_Hex_Encoding_reg[3]_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_Segments[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.373ns  (logic 4.191ns (56.838%)  route 3.182ns (43.162%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.558     5.079    Binary_To_7_Segment_Display_Instance/i_clk_IBUF_BUFG
    SLICE_X12Y31         FDRE                                         r  Binary_To_7_Segment_Display_Instance/r_Hex_Encoding_reg[3]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y31         FDRE (Prop_fdre_C_Q)         0.478     5.557 r  Binary_To_7_Segment_Display_Instance/r_Hex_Encoding_reg[3]_inv/Q
                         net (fo=1, routed)           3.182     8.740    o_Segments_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.713    12.452 r  o_Segments_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.452    o_Segments[3]
    V8                                                                r  o_Segments[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Binary_To_7_Segment_Display_Instance/r_Hex_Encoding_reg[2]_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_Segments[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.366ns  (logic 4.038ns (54.817%)  route 3.328ns (45.183%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.558     5.079    Binary_To_7_Segment_Display_Instance/i_clk_IBUF_BUFG
    SLICE_X12Y31         FDRE                                         r  Binary_To_7_Segment_Display_Instance/r_Hex_Encoding_reg[2]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y31         FDRE (Prop_fdre_C_Q)         0.518     5.597 r  Binary_To_7_Segment_Display_Instance/r_Hex_Encoding_reg[2]_inv/Q
                         net (fo=1, routed)           3.328     8.926    o_Segments_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.520    12.445 r  o_Segments_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.445    o_Segments[2]
    U5                                                                r  o_Segments[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Binary_To_7_Segment_Display_Instance/r_Anodes_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_Anodes[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.298ns  (logic 4.165ns (57.078%)  route 3.132ns (42.922%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.557     5.078    Binary_To_7_Segment_Display_Instance/i_clk_IBUF_BUFG
    SLICE_X12Y30         FDRE                                         r  Binary_To_7_Segment_Display_Instance/r_Anodes_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y30         FDRE (Prop_fdre_C_Q)         0.478     5.556 r  Binary_To_7_Segment_Display_Instance/r_Anodes_reg[3]/Q
                         net (fo=1, routed)           3.132     8.689    o_Anodes_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.687    12.376 r  o_Anodes_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.376    o_Anodes[3]
    W4                                                                r  o_Anodes[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Binary_To_7_Segment_Display_Instance/r_Anodes_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_Anodes[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.295ns  (logic 4.017ns (55.068%)  route 3.278ns (44.932%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.557     5.078    Binary_To_7_Segment_Display_Instance/i_clk_IBUF_BUFG
    SLICE_X12Y30         FDRE                                         r  Binary_To_7_Segment_Display_Instance/r_Anodes_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y30         FDRE (Prop_fdre_C_Q)         0.518     5.596 r  Binary_To_7_Segment_Display_Instance/r_Anodes_reg[1]/Q
                         net (fo=1, routed)           3.278     8.874    o_Anodes_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499    12.373 r  o_Anodes_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.373    o_Anodes[1]
    U4                                                                r  o_Anodes[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 r_TP_Index_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_Sync_Porch_Inst/r_Grn_Video_reg[3]_srl2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.558ns  (logic 0.209ns (37.463%)  route 0.349ns (62.537%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.562     1.445    i_clk_IBUF_BUFG
    SLICE_X8Y35          FDRE                                         r  r_TP_Index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y35          FDRE (Prop_fdre_C_Q)         0.164     1.609 f  r_TP_Index_reg[3]/Q
                         net (fo=3, routed)           0.237     1.846    Test_Pattern_Gen_Inst/Sync_To_Count_Instance/Q[3]
    SLICE_X6Y35          LUT4 (Prop_lut4_I0_O)        0.045     1.891 r  Test_Pattern_Gen_Inst/Sync_To_Count_Instance/r_Grn_Video_reg[3]_srl2_i_1/O
                         net (fo=1, routed)           0.112     2.003    VGA_Sync_Porch_Inst/o_Grn_Video_reg[3]_0
    SLICE_X6Y35          SRL16E                                       r  VGA_Sync_Porch_Inst/r_Grn_Video_reg[3]_srl2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_TP_Index_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_Sync_Porch_Inst/r_Blu_Video_reg[3]_srl2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.629ns  (logic 0.209ns (33.230%)  route 0.420ns (66.770%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.562     1.445    i_clk_IBUF_BUFG
    SLICE_X8Y35          FDRE                                         r  r_TP_Index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y35          FDRE (Prop_fdre_C_Q)         0.164     1.609 f  r_TP_Index_reg[3]/Q
                         net (fo=3, routed)           0.259     1.868    Test_Pattern_Gen_Inst/Sync_To_Count_Instance/Q[3]
    SLICE_X5Y35          LUT6 (Prop_lut6_I5_O)        0.045     1.913 r  Test_Pattern_Gen_Inst/Sync_To_Count_Instance/r_Blu_Video_reg[3]_srl2_i_1/O
                         net (fo=1, routed)           0.161     2.074    VGA_Sync_Porch_Inst/o_Blu_Video_reg[3]_0
    SLICE_X6Y35          SRL16E                                       r  VGA_Sync_Porch_Inst/r_Blu_Video_reg[3]_srl2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_TP_Index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_Sync_Porch_Inst/r_Red_Video_reg[3]_srl2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.675ns  (logic 0.209ns (30.973%)  route 0.466ns (69.027%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.562     1.445    i_clk_IBUF_BUFG
    SLICE_X8Y35          FDRE                                         r  r_TP_Index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y35          FDRE (Prop_fdre_C_Q)         0.164     1.609 r  r_TP_Index_reg[2]/Q
                         net (fo=5, routed)           0.364     1.973    Test_Pattern_Gen_Inst/Sync_To_Count_Instance/Q[2]
    SLICE_X4Y35          LUT6 (Prop_lut6_I1_O)        0.045     2.018 r  Test_Pattern_Gen_Inst/Sync_To_Count_Instance/r_Red_Video_reg[3]_srl2_i_1/O
                         net (fo=1, routed)           0.102     2.120    VGA_Sync_Porch_Inst/o_Red_Video_reg[3]_0
    SLICE_X6Y35          SRL16E                                       r  VGA_Sync_Porch_Inst/r_Red_Video_reg[3]_srl2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Binary_To_7_Segment_Display_Instance/r_Hex_Encoding_reg[6]_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_Segments[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.319ns  (logic 1.376ns (59.321%)  route 0.943ns (40.679%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.559     1.442    Binary_To_7_Segment_Display_Instance/i_clk_IBUF_BUFG
    SLICE_X12Y31         FDRE                                         r  Binary_To_7_Segment_Display_Instance/r_Hex_Encoding_reg[6]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y31         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  Binary_To_7_Segment_Display_Instance/r_Hex_Encoding_reg[6]_inv/Q
                         net (fo=1, routed)           0.943     2.550    o_Segments_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         1.212     3.761 r  o_Segments_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.761    o_Segments[6]
    W7                                                                r  o_Segments[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Binary_To_7_Segment_Display_Instance/r_Anodes_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_Anodes[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.437ns  (logic 1.368ns (56.138%)  route 1.069ns (43.862%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.558     1.441    Binary_To_7_Segment_Display_Instance/i_clk_IBUF_BUFG
    SLICE_X12Y30         FDRE                                         r  Binary_To_7_Segment_Display_Instance/r_Anodes_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y30         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  Binary_To_7_Segment_Display_Instance/r_Anodes_reg[0]/Q
                         net (fo=1, routed)           1.069     2.674    o_Anodes_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.204     3.878 r  o_Anodes_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.878    o_Anodes[0]
    U2                                                                r  o_Anodes[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Binary_To_7_Segment_Display_Instance/r_Anodes_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_Anodes[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.465ns  (logic 1.413ns (57.345%)  route 1.051ns (42.655%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.558     1.441    Binary_To_7_Segment_Display_Instance/i_clk_IBUF_BUFG
    SLICE_X12Y30         FDRE                                         r  Binary_To_7_Segment_Display_Instance/r_Anodes_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y30         FDRE (Prop_fdre_C_Q)         0.148     1.589 r  Binary_To_7_Segment_Display_Instance/r_Anodes_reg[3]/Q
                         net (fo=1, routed)           1.051     2.640    o_Anodes_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.265     3.906 r  o_Anodes_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.906    o_Anodes[3]
    W4                                                                r  o_Anodes[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Binary_To_7_Segment_Display_Instance/r_Anodes_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_Anodes[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.488ns  (logic 1.364ns (54.835%)  route 1.124ns (45.165%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.558     1.441    Binary_To_7_Segment_Display_Instance/i_clk_IBUF_BUFG
    SLICE_X12Y30         FDRE                                         r  Binary_To_7_Segment_Display_Instance/r_Anodes_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y30         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  Binary_To_7_Segment_Display_Instance/r_Anodes_reg[1]/Q
                         net (fo=1, routed)           1.124     2.729    o_Anodes_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     3.929 r  o_Anodes_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.929    o_Anodes[1]
    U4                                                                r  o_Anodes[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Binary_To_7_Segment_Display_Instance/r_Hex_Encoding_reg[3]_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_Segments[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.538ns  (logic 1.438ns (56.681%)  route 1.099ns (43.319%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.559     1.442    Binary_To_7_Segment_Display_Instance/i_clk_IBUF_BUFG
    SLICE_X12Y31         FDRE                                         r  Binary_To_7_Segment_Display_Instance/r_Hex_Encoding_reg[3]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y31         FDRE (Prop_fdre_C_Q)         0.148     1.590 r  Binary_To_7_Segment_Display_Instance/r_Hex_Encoding_reg[3]_inv/Q
                         net (fo=1, routed)           1.099     2.689    o_Segments_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.290     3.980 r  o_Segments_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.980    o_Segments[3]
    V8                                                                r  o_Segments[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Binary_To_7_Segment_Display_Instance/r_Hex_Encoding_reg[2]_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_Segments[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.570ns  (logic 1.385ns (53.883%)  route 1.185ns (46.117%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.559     1.442    Binary_To_7_Segment_Display_Instance/i_clk_IBUF_BUFG
    SLICE_X12Y31         FDRE                                         r  Binary_To_7_Segment_Display_Instance/r_Hex_Encoding_reg[2]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y31         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  Binary_To_7_Segment_Display_Instance/r_Hex_Encoding_reg[2]_inv/Q
                         net (fo=1, routed)           1.185     2.791    o_Segments_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         1.221     4.012 r  o_Segments_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.012    o_Segments[2]
    U5                                                                r  o_Segments[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Binary_To_7_Segment_Display_Instance/r_Hex_Encoding_reg[5]_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_Segments[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.584ns  (logic 1.431ns (55.385%)  route 1.153ns (44.615%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.559     1.442    Binary_To_7_Segment_Display_Instance/i_clk_IBUF_BUFG
    SLICE_X12Y31         FDRE                                         r  Binary_To_7_Segment_Display_Instance/r_Hex_Encoding_reg[5]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y31         FDRE (Prop_fdre_C_Q)         0.148     1.590 r  Binary_To_7_Segment_Display_Instance/r_Hex_Encoding_reg[5]_inv/Q
                         net (fo=1, routed)           1.153     2.743    o_Segments_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         1.283     4.026 r  o_Segments_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.026    o_Segments[5]
    W6                                                                r  o_Segments[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            30 Endpoints
Min Delay            30 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_UART_RX
                            (input port)
  Destination:            UART_RX_Instance/r_Clock_Count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.154ns  (logic 1.934ns (27.038%)  route 5.219ns (72.962%))
  Logic Levels:           3  (IBUF=1 LUT3=2)
  Clock Path Skew:        4.788ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  i_UART_RX (IN)
                         net (fo=0)                   0.000     0.000    i_UART_RX
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  i_UART_RX_IBUF_inst/O
                         net (fo=19, routed)          4.474     5.930    UART_RX_Instance/i_UART_RX_IBUF
    SLICE_X9Y36          LUT3 (Prop_lut3_I2_O)        0.152     6.082 r  UART_RX_Instance/r_Clock_Count[9]_i_3/O
                         net (fo=3, routed)           0.355     6.437    UART_RX_Instance/r_Clock_Count[9]_i_3_n_0
    SLICE_X10Y37         LUT3 (Prop_lut3_I0_O)        0.326     6.763 r  UART_RX_Instance/r_Clock_Count[9]_i_1/O
                         net (fo=10, routed)          0.390     7.154    UART_RX_Instance/r_Clock_Count[9]_i_1_n_0
    SLICE_X9Y38          FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.447     4.788    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X9Y38          FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[6]/C

Slack:                    inf
  Source:                 i_UART_RX
                            (input port)
  Destination:            UART_RX_Instance/r_Clock_Count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.154ns  (logic 1.934ns (27.038%)  route 5.219ns (72.962%))
  Logic Levels:           3  (IBUF=1 LUT3=2)
  Clock Path Skew:        4.788ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  i_UART_RX (IN)
                         net (fo=0)                   0.000     0.000    i_UART_RX
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  i_UART_RX_IBUF_inst/O
                         net (fo=19, routed)          4.474     5.930    UART_RX_Instance/i_UART_RX_IBUF
    SLICE_X9Y36          LUT3 (Prop_lut3_I2_O)        0.152     6.082 r  UART_RX_Instance/r_Clock_Count[9]_i_3/O
                         net (fo=3, routed)           0.355     6.437    UART_RX_Instance/r_Clock_Count[9]_i_3_n_0
    SLICE_X10Y37         LUT3 (Prop_lut3_I0_O)        0.326     6.763 r  UART_RX_Instance/r_Clock_Count[9]_i_1/O
                         net (fo=10, routed)          0.390     7.154    UART_RX_Instance/r_Clock_Count[9]_i_1_n_0
    SLICE_X9Y38          FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.447     4.788    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X9Y38          FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[7]/C

Slack:                    inf
  Source:                 i_UART_RX
                            (input port)
  Destination:            UART_RX_Instance/r_Clock_Count_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.154ns  (logic 1.934ns (27.038%)  route 5.219ns (72.962%))
  Logic Levels:           3  (IBUF=1 LUT3=2)
  Clock Path Skew:        4.788ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  i_UART_RX (IN)
                         net (fo=0)                   0.000     0.000    i_UART_RX
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  i_UART_RX_IBUF_inst/O
                         net (fo=19, routed)          4.474     5.930    UART_RX_Instance/i_UART_RX_IBUF
    SLICE_X9Y36          LUT3 (Prop_lut3_I2_O)        0.152     6.082 r  UART_RX_Instance/r_Clock_Count[9]_i_3/O
                         net (fo=3, routed)           0.355     6.437    UART_RX_Instance/r_Clock_Count[9]_i_3_n_0
    SLICE_X10Y37         LUT3 (Prop_lut3_I0_O)        0.326     6.763 r  UART_RX_Instance/r_Clock_Count[9]_i_1/O
                         net (fo=10, routed)          0.390     7.154    UART_RX_Instance/r_Clock_Count[9]_i_1_n_0
    SLICE_X9Y38          FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.447     4.788    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X9Y38          FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[9]/C

Slack:                    inf
  Source:                 i_UART_RX
                            (input port)
  Destination:            UART_RX_Instance/r_Clock_Count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.136ns  (logic 1.934ns (27.105%)  route 5.202ns (72.895%))
  Logic Levels:           3  (IBUF=1 LUT3=2)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  i_UART_RX (IN)
                         net (fo=0)                   0.000     0.000    i_UART_RX
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  i_UART_RX_IBUF_inst/O
                         net (fo=19, routed)          4.474     5.930    UART_RX_Instance/i_UART_RX_IBUF
    SLICE_X9Y36          LUT3 (Prop_lut3_I2_O)        0.152     6.082 r  UART_RX_Instance/r_Clock_Count[9]_i_3/O
                         net (fo=3, routed)           0.355     6.437    UART_RX_Instance/r_Clock_Count[9]_i_3_n_0
    SLICE_X10Y37         LUT3 (Prop_lut3_I0_O)        0.326     6.763 r  UART_RX_Instance/r_Clock_Count[9]_i_1/O
                         net (fo=10, routed)          0.373     7.136    UART_RX_Instance/r_Clock_Count[9]_i_1_n_0
    SLICE_X9Y37          FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.446     4.787    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X9Y37          FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[2]/C

Slack:                    inf
  Source:                 i_UART_RX
                            (input port)
  Destination:            UART_RX_Instance/r_Clock_Count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.136ns  (logic 1.934ns (27.105%)  route 5.202ns (72.895%))
  Logic Levels:           3  (IBUF=1 LUT3=2)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  i_UART_RX (IN)
                         net (fo=0)                   0.000     0.000    i_UART_RX
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  i_UART_RX_IBUF_inst/O
                         net (fo=19, routed)          4.474     5.930    UART_RX_Instance/i_UART_RX_IBUF
    SLICE_X9Y36          LUT3 (Prop_lut3_I2_O)        0.152     6.082 r  UART_RX_Instance/r_Clock_Count[9]_i_3/O
                         net (fo=3, routed)           0.355     6.437    UART_RX_Instance/r_Clock_Count[9]_i_3_n_0
    SLICE_X10Y37         LUT3 (Prop_lut3_I0_O)        0.326     6.763 r  UART_RX_Instance/r_Clock_Count[9]_i_1/O
                         net (fo=10, routed)          0.373     7.136    UART_RX_Instance/r_Clock_Count[9]_i_1_n_0
    SLICE_X9Y37          FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.446     4.787    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X9Y37          FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[3]/C

Slack:                    inf
  Source:                 i_UART_RX
                            (input port)
  Destination:            UART_RX_Instance/r_Clock_Count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.136ns  (logic 1.934ns (27.105%)  route 5.202ns (72.895%))
  Logic Levels:           3  (IBUF=1 LUT3=2)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  i_UART_RX (IN)
                         net (fo=0)                   0.000     0.000    i_UART_RX
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  i_UART_RX_IBUF_inst/O
                         net (fo=19, routed)          4.474     5.930    UART_RX_Instance/i_UART_RX_IBUF
    SLICE_X9Y36          LUT3 (Prop_lut3_I2_O)        0.152     6.082 r  UART_RX_Instance/r_Clock_Count[9]_i_3/O
                         net (fo=3, routed)           0.355     6.437    UART_RX_Instance/r_Clock_Count[9]_i_3_n_0
    SLICE_X10Y37         LUT3 (Prop_lut3_I0_O)        0.326     6.763 r  UART_RX_Instance/r_Clock_Count[9]_i_1/O
                         net (fo=10, routed)          0.373     7.136    UART_RX_Instance/r_Clock_Count[9]_i_1_n_0
    SLICE_X9Y37          FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.446     4.787    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X9Y37          FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[4]/C

Slack:                    inf
  Source:                 i_UART_RX
                            (input port)
  Destination:            UART_RX_Instance/r_Clock_Count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.136ns  (logic 1.934ns (27.105%)  route 5.202ns (72.895%))
  Logic Levels:           3  (IBUF=1 LUT3=2)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  i_UART_RX (IN)
                         net (fo=0)                   0.000     0.000    i_UART_RX
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  i_UART_RX_IBUF_inst/O
                         net (fo=19, routed)          4.474     5.930    UART_RX_Instance/i_UART_RX_IBUF
    SLICE_X9Y36          LUT3 (Prop_lut3_I2_O)        0.152     6.082 r  UART_RX_Instance/r_Clock_Count[9]_i_3/O
                         net (fo=3, routed)           0.355     6.437    UART_RX_Instance/r_Clock_Count[9]_i_3_n_0
    SLICE_X10Y37         LUT3 (Prop_lut3_I0_O)        0.326     6.763 r  UART_RX_Instance/r_Clock_Count[9]_i_1/O
                         net (fo=10, routed)          0.373     7.136    UART_RX_Instance/r_Clock_Count[9]_i_1_n_0
    SLICE_X9Y37          FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.446     4.787    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X9Y37          FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[5]/C

Slack:                    inf
  Source:                 i_UART_RX
                            (input port)
  Destination:            UART_RX_Instance/r_Clock_Count_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.129ns  (logic 1.934ns (27.133%)  route 5.194ns (72.867%))
  Logic Levels:           3  (IBUF=1 LUT3=2)
  Clock Path Skew:        4.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  i_UART_RX (IN)
                         net (fo=0)                   0.000     0.000    i_UART_RX
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  i_UART_RX_IBUF_inst/O
                         net (fo=19, routed)          4.474     5.930    UART_RX_Instance/i_UART_RX_IBUF
    SLICE_X9Y36          LUT3 (Prop_lut3_I2_O)        0.152     6.082 r  UART_RX_Instance/r_Clock_Count[9]_i_3/O
                         net (fo=3, routed)           0.355     6.437    UART_RX_Instance/r_Clock_Count[9]_i_3_n_0
    SLICE_X10Y37         LUT3 (Prop_lut3_I0_O)        0.326     6.763 r  UART_RX_Instance/r_Clock_Count[9]_i_1/O
                         net (fo=10, routed)          0.365     7.129    UART_RX_Instance/r_Clock_Count[9]_i_1_n_0
    SLICE_X10Y38         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.448     4.789    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X10Y38         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[8]/C

Slack:                    inf
  Source:                 i_UART_RX
                            (input port)
  Destination:            UART_RX_Instance/r_Clock_Count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.051ns  (logic 1.934ns (27.431%)  route 5.117ns (72.569%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT4=1)
  Clock Path Skew:        4.788ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  i_UART_RX (IN)
                         net (fo=0)                   0.000     0.000    i_UART_RX
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  i_UART_RX_IBUF_inst/O
                         net (fo=19, routed)          4.474     5.930    UART_RX_Instance/i_UART_RX_IBUF
    SLICE_X9Y36          LUT3 (Prop_lut3_I2_O)        0.152     6.082 f  UART_RX_Instance/r_Clock_Count[9]_i_3/O
                         net (fo=3, routed)           0.643     6.725    UART_RX_Instance/r_Clock_Count[9]_i_3_n_0
    SLICE_X10Y37         LUT4 (Prop_lut4_I0_O)        0.326     7.051 r  UART_RX_Instance/r_Clock_Count[0]_i_1/O
                         net (fo=1, routed)           0.000     7.051    UART_RX_Instance/p_1_in[0]
    SLICE_X10Y37         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.447     4.788    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X10Y37         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[0]/C

Slack:                    inf
  Source:                 i_UART_RX
                            (input port)
  Destination:            UART_RX_Instance/r_Clock_Count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.999ns  (logic 1.934ns (27.637%)  route 5.064ns (72.363%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  i_UART_RX (IN)
                         net (fo=0)                   0.000     0.000    i_UART_RX
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  i_UART_RX_IBUF_inst/O
                         net (fo=19, routed)          4.474     5.930    UART_RX_Instance/i_UART_RX_IBUF
    SLICE_X9Y36          LUT3 (Prop_lut3_I2_O)        0.152     6.082 f  UART_RX_Instance/r_Clock_Count[9]_i_3/O
                         net (fo=3, routed)           0.591     6.673    UART_RX_Instance/r_Clock_Count[9]_i_3_n_0
    SLICE_X9Y37          LUT5 (Prop_lut5_I0_O)        0.326     6.999 r  UART_RX_Instance/r_Clock_Count[2]_i_1/O
                         net (fo=1, routed)           0.000     6.999    UART_RX_Instance/p_1_in[2]
    SLICE_X9Y37          FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.446     4.787    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X9Y37          FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_UART_RX
                            (input port)
  Destination:            UART_RX_Instance/r_Clock_Count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.004ns  (logic 0.269ns (13.438%)  route 1.735ns (86.562%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.961ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  i_UART_RX (IN)
                         net (fo=0)                   0.000     0.000    i_UART_RX
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  i_UART_RX_IBUF_inst/O
                         net (fo=19, routed)          1.735     1.959    UART_RX_Instance/i_UART_RX_IBUF
    SLICE_X10Y38         LUT5 (Prop_lut5_I0_O)        0.045     2.004 r  UART_RX_Instance/r_Clock_Count[8]_i_1/O
                         net (fo=1, routed)           0.000     2.004    UART_RX_Instance/p_1_in[8]
    SLICE_X10Y38         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.834     1.961    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X10Y38         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[8]/C

Slack:                    inf
  Source:                 i_UART_RX
                            (input port)
  Destination:            UART_RX_Instance/r_Clock_Count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.017ns  (logic 0.269ns (13.350%)  route 1.748ns (86.650%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  i_UART_RX (IN)
                         net (fo=0)                   0.000     0.000    i_UART_RX
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  i_UART_RX_IBUF_inst/O
                         net (fo=19, routed)          1.748     1.972    UART_RX_Instance/i_UART_RX_IBUF
    SLICE_X9Y37          LUT5 (Prop_lut5_I0_O)        0.045     2.017 r  UART_RX_Instance/r_Clock_Count[5]_i_1/O
                         net (fo=1, routed)           0.000     2.017    UART_RX_Instance/p_1_in[5]
    SLICE_X9Y37          FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.832     1.959    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X9Y37          FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[5]/C

Slack:                    inf
  Source:                 i_UART_RX
                            (input port)
  Destination:            UART_RX_Instance/r_RX_Byte_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.029ns  (logic 0.224ns (11.054%)  route 1.805ns (88.946%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.957ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  i_UART_RX (IN)
                         net (fo=0)                   0.000     0.000    i_UART_RX
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  i_UART_RX_IBUF_inst/O
                         net (fo=19, routed)          1.805     2.029    UART_RX_Instance/i_UART_RX_IBUF
    SLICE_X11Y34         FDRE                                         r  UART_RX_Instance/r_RX_Byte_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.830     1.957    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X11Y34         FDRE                                         r  UART_RX_Instance/r_RX_Byte_reg[3]/C

Slack:                    inf
  Source:                 i_UART_RX
                            (input port)
  Destination:            UART_RX_Instance/r_Clock_Count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.029ns  (logic 0.269ns (13.271%)  route 1.760ns (86.729%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.961ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  i_UART_RX (IN)
                         net (fo=0)                   0.000     0.000    i_UART_RX
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  i_UART_RX_IBUF_inst/O
                         net (fo=19, routed)          1.760     1.984    UART_RX_Instance/i_UART_RX_IBUF
    SLICE_X9Y38          LUT5 (Prop_lut5_I0_O)        0.045     2.029 r  UART_RX_Instance/r_Clock_Count[6]_i_1/O
                         net (fo=1, routed)           0.000     2.029    UART_RX_Instance/p_1_in[6]
    SLICE_X9Y38          FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.834     1.961    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X9Y38          FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[6]/C

Slack:                    inf
  Source:                 i_UART_RX
                            (input port)
  Destination:            UART_RX_Instance/r_SM_Main_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.040ns  (logic 0.269ns (13.201%)  route 1.771ns (86.799%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  i_UART_RX (IN)
                         net (fo=0)                   0.000     0.000    i_UART_RX
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 f  i_UART_RX_IBUF_inst/O
                         net (fo=19, routed)          1.771     1.995    UART_RX_Instance/i_UART_RX_IBUF
    SLICE_X10Y36         LUT6 (Prop_lut6_I3_O)        0.045     2.040 r  UART_RX_Instance/r_SM_Main[1]_i_1/O
                         net (fo=1, routed)           0.000     2.040    UART_RX_Instance/r_SM_Main[1]_i_1_n_0
    SLICE_X10Y36         FDRE                                         r  UART_RX_Instance/r_SM_Main_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.831     1.958    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X10Y36         FDRE                                         r  UART_RX_Instance/r_SM_Main_reg[1]/C

Slack:                    inf
  Source:                 i_UART_RX
                            (input port)
  Destination:            UART_RX_Instance/r_Clock_Count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.067ns  (logic 0.269ns (13.030%)  route 1.797ns (86.970%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  i_UART_RX (IN)
                         net (fo=0)                   0.000     0.000    i_UART_RX
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  i_UART_RX_IBUF_inst/O
                         net (fo=19, routed)          1.797     2.022    UART_RX_Instance/i_UART_RX_IBUF
    SLICE_X10Y37         LUT5 (Prop_lut5_I0_O)        0.045     2.067 r  UART_RX_Instance/r_Clock_Count[1]_i_1/O
                         net (fo=1, routed)           0.000     2.067    UART_RX_Instance/p_1_in[1]
    SLICE_X10Y37         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.832     1.959    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X10Y37         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[1]/C

Slack:                    inf
  Source:                 i_UART_RX
                            (input port)
  Destination:            UART_RX_Instance/r_RX_Byte_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.082ns  (logic 0.224ns (10.774%)  route 1.857ns (89.226%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.957ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  i_UART_RX (IN)
                         net (fo=0)                   0.000     0.000    i_UART_RX
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  i_UART_RX_IBUF_inst/O
                         net (fo=19, routed)          1.857     2.082    UART_RX_Instance/i_UART_RX_IBUF
    SLICE_X8Y34          FDRE                                         r  UART_RX_Instance/r_RX_Byte_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.830     1.957    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X8Y34          FDRE                                         r  UART_RX_Instance/r_RX_Byte_reg[4]/C

Slack:                    inf
  Source:                 i_UART_RX
                            (input port)
  Destination:            UART_RX_Instance/r_Clock_Count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.091ns  (logic 0.269ns (12.881%)  route 1.821ns (87.119%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.961ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  i_UART_RX (IN)
                         net (fo=0)                   0.000     0.000    i_UART_RX
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  i_UART_RX_IBUF_inst/O
                         net (fo=19, routed)          1.821     2.046    UART_RX_Instance/i_UART_RX_IBUF
    SLICE_X9Y38          LUT6 (Prop_lut6_I0_O)        0.045     2.091 r  UART_RX_Instance/r_Clock_Count[7]_i_1/O
                         net (fo=1, routed)           0.000     2.091    UART_RX_Instance/p_1_in[7]
    SLICE_X9Y38          FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.834     1.961    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X9Y38          FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[7]/C

Slack:                    inf
  Source:                 i_UART_RX
                            (input port)
  Destination:            UART_RX_Instance/r_RX_Byte_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.094ns  (logic 0.224ns (10.712%)  route 1.869ns (89.288%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  i_UART_RX (IN)
                         net (fo=0)                   0.000     0.000    i_UART_RX
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  i_UART_RX_IBUF_inst/O
                         net (fo=19, routed)          1.869     2.094    UART_RX_Instance/i_UART_RX_IBUF
    SLICE_X9Y35          FDRE                                         r  UART_RX_Instance/r_RX_Byte_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.831     1.958    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X9Y35          FDRE                                         r  UART_RX_Instance/r_RX_Byte_reg[0]/C

Slack:                    inf
  Source:                 i_UART_RX
                            (input port)
  Destination:            UART_RX_Instance/r_RX_Byte_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.097ns  (logic 0.224ns (10.696%)  route 1.873ns (89.304%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  i_UART_RX (IN)
                         net (fo=0)                   0.000     0.000    i_UART_RX
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  i_UART_RX_IBUF_inst/O
                         net (fo=19, routed)          1.873     2.097    UART_RX_Instance/i_UART_RX_IBUF
    SLICE_X8Y33          FDRE                                         r  UART_RX_Instance/r_RX_Byte_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.829     1.956    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X8Y33          FDRE                                         r  UART_RX_Instance/r_RX_Byte_reg[6]/C





