{"Source Block": ["hdl/library/axi_pwm_gen/axi_pwm_gen_regmap.v@97:173@HdlStmProcess", "  reg     [31:0]  up_pwm_offset_2 = PULSE_2_OFFSET;\n  reg     [31:0]  up_pwm_offset_3 = PULSE_3_OFFSET;\n  reg             up_load_config = 1'b0;\n  reg             up_reset;\n\n  always @(posedge up_clk) begin\n    if (up_rstn == 0) begin\n      up_wack <= 'd0;\n      up_scratch <= 'd0;\n      up_pwm_width_0 <= PULSE_0_WIDTH;\n      up_pwm_width_1 <= PULSE_1_WIDTH;\n      up_pwm_width_2 <= PULSE_2_WIDTH;\n      up_pwm_width_3 <= PULSE_3_WIDTH;\n      up_pwm_period_0 <= PULSE_0_PERIOD;\n      up_pwm_period_1 <= PULSE_1_PERIOD;\n      up_pwm_period_2 <= PULSE_2_PERIOD;\n      up_pwm_period_3 <= PULSE_3_PERIOD;\n      up_pwm_offset_0 <= 32'd0;\n      up_pwm_offset_1 <= PULSE_1_OFFSET;\n      up_pwm_offset_2 <= PULSE_2_OFFSET;\n      up_pwm_offset_3 <= PULSE_3_OFFSET;\n      up_load_config <= 1'b0;\n      up_reset <= 1'b1;\n    end else begin\n      up_wack <= up_wreq;\n      if ((up_wreq == 1'b1) && (up_waddr == 14'h2)) begin\n        up_scratch <= up_wdata;\n      end\n      if ((up_wreq == 1'b1) && (up_waddr == 14'h4)) begin\n        up_reset <= up_wdata[0];\n        up_load_config <= up_wdata[1];\n      end else begin\n        up_load_config <= 1'b0;\n      end\n      if ((up_wreq == 1'b1) && (up_waddr == 14'h10)) begin\n        up_pwm_period_0 <= up_wdata;\n      end\n      if ((up_wreq == 1'b1) && (up_waddr == 14'h11)) begin\n        up_pwm_width_0 <= up_wdata;\n      end\n      if ((up_wreq == 1'b1) && (up_waddr == 14'h12)) begin\n        up_pwm_offset_0 <= up_wdata;\n      end\n      if ((up_wreq == 1'b1) && (up_waddr == 14'h13)) begin\n        up_pwm_period_1 <= up_wdata;\n      end\n      if ((up_wreq == 1'b1) && (up_waddr == 14'h14)) begin\n        up_pwm_width_1 <= up_wdata;\n      end\n      if ((up_wreq == 1'b1) && (up_waddr == 14'h15)) begin\n        up_pwm_offset_1 <= up_wdata;\n      end\n      if ((up_wreq == 1'b1) && (up_waddr == 14'h16)) begin\n        up_pwm_period_2 <= up_wdata;\n      end\n      if ((up_wreq == 1'b1) && (up_waddr == 14'h17)) begin\n        up_pwm_width_2 <= up_wdata;\n      end\n      if ((up_wreq == 1'b1) && (up_waddr == 14'h18)) begin\n        up_pwm_offset_2 <= up_wdata;\n      end\n      if ((up_wreq == 1'b1) && (up_waddr == 14'h19)) begin\n        up_pwm_period_3 <= up_wdata;\n      end\n      if ((up_wreq == 1'b1) && (up_waddr == 14'h1a)) begin\n        up_pwm_width_3 <= up_wdata;\n      end\n      if ((up_wreq == 1'b1) && (up_waddr == 14'h1b)) begin\n        up_pwm_offset_3 <= up_wdata;\n      end\n    end\n  end\n\n  always @(posedge up_clk) begin\n    if (up_rstn == 0) begin\n      up_rack <= 'd0;\n      up_rdata <= 'd0;\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[114, "      up_pwm_offset_0 <= 32'd0;\n"]], "Add": [[114, "      up_pwm_offset_0 <= PULSE_0_OFFSET;\n"]]}}