#ifndef _CMNANA_BIASTRIM_MSG_H_
#define _CMNANA_BIASTRIM_MSG_H_

// ******************************************************************************
// ------------------------------------------------------------------------------
//                               INTEL CONFIDENTIAL
// ------------------------------------------------------------------------------
//    Copyright (c) 2018 - 2024 Intel Corporation
//
//    This software and the related documents are Intel copyrighted materials,
//    and your use of them is governed by the express license under which they
//    were provided to you ("License").
//    Unless the License provides otherwise, you may not use, modify, copy, publish,
//    distribute, disclose or transmit this software or the related documents
//    without Intel's prior written permission.
//
//    This software and the related documents are provided as is, with no express or
//    implied warranties, other than those that are expressly stated in the License.
// ------------------------------------------------------------------------------
//
//    DO NOT EDIT THIS FILE !!!
//
//    This file has been automatically generated by OneSource
//
// ******************************************************************************

#ifndef __KERNEL__
#include <stdint.h>
#endif // __KERNEL__
// ******************************************* Base address macros

#define DLNK_JESD0_PHY_PMA0_CMNANA_BIASTRIM_BASE  ( 0x06020840 )
#define DLNK_JESD1_PHY_PMA0_CMNANA_BIASTRIM_BASE  ( 0x06820840 )
#define DLNK_JESD2_PHY_PMA0_CMNANA_BIASTRIM_BASE  ( 0x07020840 )
#define DLNK_JESD3_PHY_PMA0_CMNANA_BIASTRIM_BASE  ( 0x07820840 )

// ******************************************* /Base address macros


// ******************************************* Register offset macros

#define CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIASCTRL1_OFFSET ( 0x00000000U )
#define CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIAS_TRIM_NMOS0_OFFSET ( 0x00000004U )
#define CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIAS_TRIM_PMOS0_OFFSET ( 0x00000008U )
#define CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIAS_TRIM_PMOS1_OFFSET ( 0x0000000cU )
#define CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIAS_TRIM_PMOS2_OFFSET ( 0x00000010U )
#define CMNANA_BIASTRIM_MSG_CMNBIASTRIM_SPARE0_OFFSET ( 0x00000014U )

// ******************************************* /Register offset macros


// ******************************************* AddressSpace macros
#define CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIASCTRL1_ADR(_BASE) (( ( _BASE ) + ( CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIASCTRL1_OFFSET ) ))
#define CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIAS_TRIM_NMOS0_ADR(_BASE) (( ( _BASE ) + ( CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIAS_TRIM_NMOS0_OFFSET ) ))
#define CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIAS_TRIM_PMOS0_ADR(_BASE) (( ( _BASE ) + ( CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIAS_TRIM_PMOS0_OFFSET ) ))
#define CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIAS_TRIM_PMOS1_ADR(_BASE) (( ( _BASE ) + ( CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIAS_TRIM_PMOS1_OFFSET ) ))
#define CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIAS_TRIM_PMOS2_ADR(_BASE) (( ( _BASE ) + ( CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIAS_TRIM_PMOS2_OFFSET ) ))
#define CMNANA_BIASTRIM_MSG_CMNBIASTRIM_SPARE0_ADR(_BASE) (( ( _BASE ) + ( CMNANA_BIASTRIM_MSG_CMNBIASTRIM_SPARE0_OFFSET ) ))

// ******************************************* /Address Space

//************************************************ RegisterStructs


/** @brief CMNANA_BIASTRIM_REGS_MSG_CMNANA_BIASTRIM_REGS_CMNGLOBAL_BIASCTRL1 register description at address offset 0x0
  *
  * Register default value:        0x00000000
  * Register full path in IP: CMNANA_BIASTRIM_regs_MSG/CMNANA_BIASTRIM_regs/cmnglobal_biasctrl1
  * cmnglobal_biasctrl1
  */

typedef union {
  struct {
    uint32_t CMNBIAS_PD_B : 1;
    ///< ---
    ///< AccessType="RW" BitOffset="0" ResetValue="0x0"
    uint32_t VCC_DET_PWRGOOD_FORCE : 1;
    ///< Overwrites supply detection and asserts all pwrgood signals
    ///< AccessType="RW" BitOffset="1" ResetValue="0x0"
    uint32_t KEEPALIVE_HSMON_EN : 1;
    ///< ---
    ///< AccessType="RW" BitOffset="2" ResetValue="0x0"
    uint32_t CMNHSMON_SEL : 5;
    ///< ---
    ///< AccessType="RW" BitOffset="3" ResetValue="0x0"
    uint32_t  : 24;
    ///< Reserved
    ///< AccessType="RO" BitOffset="8" ResetValue="None"
  } ;
  uint32_t value;
} cmnana_biastrim_msg_cmnglobal_biasctrl1_reg_t;

#define CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIASCTRL1_DEFAULT (0x00000000U)
#define CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIASCTRL1_RD_MASK (0x000000ffU)
#define CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIASCTRL1_WR_MASK (0x000000ffU)


#define CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIASCTRL1_CMNBIAS_PD_B_BF_OFF ( 0)
#define CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIASCTRL1_CMNBIAS_PD_B_BF_WID ( 1)
#define CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIASCTRL1_CMNBIAS_PD_B_BF_MSK (0x00000001)
#define CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIASCTRL1_CMNBIAS_PD_B_BF_DEF (0x00000000)

///< Overwrites supply detection and asserts all pwrgood signals
#define CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIASCTRL1_VCC_DET_PWRGOOD_FORCE_BF_OFF ( 1)
#define CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIASCTRL1_VCC_DET_PWRGOOD_FORCE_BF_WID ( 1)
#define CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIASCTRL1_VCC_DET_PWRGOOD_FORCE_BF_MSK (0x00000002)
#define CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIASCTRL1_VCC_DET_PWRGOOD_FORCE_BF_DEF (0x00000000)

#define CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIASCTRL1_KEEPALIVE_HSMON_EN_BF_OFF ( 2)
#define CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIASCTRL1_KEEPALIVE_HSMON_EN_BF_WID ( 1)
#define CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIASCTRL1_KEEPALIVE_HSMON_EN_BF_MSK (0x00000004)
#define CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIASCTRL1_KEEPALIVE_HSMON_EN_BF_DEF (0x00000000)

#define CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIASCTRL1_CMNHSMON_SEL_BF_OFF ( 3)
#define CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIASCTRL1_CMNHSMON_SEL_BF_WID ( 5)
#define CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIASCTRL1_CMNHSMON_SEL_BF_MSK (0x000000F8)
#define CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIASCTRL1_CMNHSMON_SEL_BF_DEF (0x00000000)


/** @brief CMNANA_BIASTRIM_REGS_MSG_CMNANA_BIASTRIM_REGS_CMNGLOBAL_BIAS_TRIM_NMOS0 register description at address offset 0x4
  *
  * Register default value:        0x88888888
  * Register full path in IP: CMNANA_BIASTRIM_regs_MSG/CMNANA_BIASTRIM_regs/cmnglobal_bias_trim_nmos0
  * cmnglobal_bias_trim_nmos0
  */

typedef union {
  struct {
    uint32_t CMNBIAS_50U_FROM_NMOS0_TRIM : 4;
    ///< trim control of the biasing current
    ///< AccessType="RW" BitOffset="0" ResetValue="0x8"
    uint32_t CMNBIAS_50U_FROM_NMOS1_TRIM : 4;
    ///< trim control of the biasing current
    ///< AccessType="RW" BitOffset="4" ResetValue="0x8"
    uint32_t CMNBIAS_50U_FROM_NMOS2_TRIM : 4;
    ///< trim control of the biasing current
    ///< AccessType="RW" BitOffset="8" ResetValue="0x8"
    uint32_t CMNBIAS_50U_FROM_NMOS3_TRIM : 4;
    ///< trim control of the biasing current
    ///< AccessType="RW" BitOffset="12" ResetValue="0x8"
    uint32_t CMNBIAS_100U_FROM_NMOS0_TRIM : 4;
    ///< trim control of the biasing current
    ///< AccessType="RW" BitOffset="16" ResetValue="0x8"
    uint32_t CMNBIAS_NMOS_RECEIVE_TRIM : 4;
    ///< trim control of the biasing current
    ///< AccessType="RW" BitOffset="20" ResetValue="0x8"
    uint32_t CMNBIAS_NMOS_TO_PMOS_TRIM : 4;
    ///< trim control of the biasing current
    ///< AccessType="RW" BitOffset="24" ResetValue="0x8"
    uint32_t CMNBIAS_DCMON_FROM_NMOS_TRIM : 4;
    ///< trim control of the biasing current
    ///< AccessType="RW" BitOffset="28" ResetValue="0x8"
  } ;
  uint32_t value;
} cmnana_biastrim_msg_cmnglobal_bias_trim_nmos0_reg_t;

#define CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIAS_TRIM_NMOS0_DEFAULT (0x88888888U)
#define CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIAS_TRIM_NMOS0_RD_MASK (0xffffffffU)
#define CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIAS_TRIM_NMOS0_WR_MASK (0xffffffffU)


///< trim control of the biasing current
#define CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIAS_TRIM_NMOS0_CMNBIAS_50U_FROM_NMOS0_TRIM_BF_OFF ( 0)
#define CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIAS_TRIM_NMOS0_CMNBIAS_50U_FROM_NMOS0_TRIM_BF_WID ( 4)
#define CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIAS_TRIM_NMOS0_CMNBIAS_50U_FROM_NMOS0_TRIM_BF_MSK (0x0000000F)
#define CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIAS_TRIM_NMOS0_CMNBIAS_50U_FROM_NMOS0_TRIM_BF_DEF (0x00000008)

///< trim control of the biasing current
#define CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIAS_TRIM_NMOS0_CMNBIAS_50U_FROM_NMOS1_TRIM_BF_OFF ( 4)
#define CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIAS_TRIM_NMOS0_CMNBIAS_50U_FROM_NMOS1_TRIM_BF_WID ( 4)
#define CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIAS_TRIM_NMOS0_CMNBIAS_50U_FROM_NMOS1_TRIM_BF_MSK (0x000000F0)
#define CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIAS_TRIM_NMOS0_CMNBIAS_50U_FROM_NMOS1_TRIM_BF_DEF (0x00000080)

///< trim control of the biasing current
#define CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIAS_TRIM_NMOS0_CMNBIAS_50U_FROM_NMOS2_TRIM_BF_OFF ( 8)
#define CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIAS_TRIM_NMOS0_CMNBIAS_50U_FROM_NMOS2_TRIM_BF_WID ( 4)
#define CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIAS_TRIM_NMOS0_CMNBIAS_50U_FROM_NMOS2_TRIM_BF_MSK (0x00000F00)
#define CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIAS_TRIM_NMOS0_CMNBIAS_50U_FROM_NMOS2_TRIM_BF_DEF (0x00000800)

///< trim control of the biasing current
#define CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIAS_TRIM_NMOS0_CMNBIAS_50U_FROM_NMOS3_TRIM_BF_OFF (12)
#define CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIAS_TRIM_NMOS0_CMNBIAS_50U_FROM_NMOS3_TRIM_BF_WID ( 4)
#define CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIAS_TRIM_NMOS0_CMNBIAS_50U_FROM_NMOS3_TRIM_BF_MSK (0x0000F000)
#define CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIAS_TRIM_NMOS0_CMNBIAS_50U_FROM_NMOS3_TRIM_BF_DEF (0x00008000)

///< trim control of the biasing current
#define CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIAS_TRIM_NMOS0_CMNBIAS_100U_FROM_NMOS0_TRIM_BF_OFF (16)
#define CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIAS_TRIM_NMOS0_CMNBIAS_100U_FROM_NMOS0_TRIM_BF_WID ( 4)
#define CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIAS_TRIM_NMOS0_CMNBIAS_100U_FROM_NMOS0_TRIM_BF_MSK (0x000F0000)
#define CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIAS_TRIM_NMOS0_CMNBIAS_100U_FROM_NMOS0_TRIM_BF_DEF (0x00080000)

///< trim control of the biasing current
#define CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIAS_TRIM_NMOS0_CMNBIAS_NMOS_RECEIVE_TRIM_BF_OFF (20)
#define CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIAS_TRIM_NMOS0_CMNBIAS_NMOS_RECEIVE_TRIM_BF_WID ( 4)
#define CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIAS_TRIM_NMOS0_CMNBIAS_NMOS_RECEIVE_TRIM_BF_MSK (0x00F00000)
#define CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIAS_TRIM_NMOS0_CMNBIAS_NMOS_RECEIVE_TRIM_BF_DEF (0x00800000)

///< trim control of the biasing current
#define CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIAS_TRIM_NMOS0_CMNBIAS_NMOS_TO_PMOS_TRIM_BF_OFF (24)
#define CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIAS_TRIM_NMOS0_CMNBIAS_NMOS_TO_PMOS_TRIM_BF_WID ( 4)
#define CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIAS_TRIM_NMOS0_CMNBIAS_NMOS_TO_PMOS_TRIM_BF_MSK (0x0F000000)
#define CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIAS_TRIM_NMOS0_CMNBIAS_NMOS_TO_PMOS_TRIM_BF_DEF (0x08000000)

///< trim control of the biasing current
#define CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIAS_TRIM_NMOS0_CMNBIAS_DCMON_FROM_NMOS_TRIM_BF_OFF (28)
#define CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIAS_TRIM_NMOS0_CMNBIAS_DCMON_FROM_NMOS_TRIM_BF_WID ( 4)
#define CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIAS_TRIM_NMOS0_CMNBIAS_DCMON_FROM_NMOS_TRIM_BF_MSK (0xF0000000)
#define CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIAS_TRIM_NMOS0_CMNBIAS_DCMON_FROM_NMOS_TRIM_BF_DEF (0x80000000)


/** @brief CMNANA_BIASTRIM_REGS_MSG_CMNANA_BIASTRIM_REGS_CMNGLOBAL_BIAS_TRIM_PMOS0 register description at address offset 0x8
  *
  * Register default value:        0x88888888
  * Register full path in IP: CMNANA_BIASTRIM_regs_MSG/CMNANA_BIASTRIM_regs/cmnglobal_bias_trim_pmos0
  * cmnglobal_bias_trim_pmos0
  */

typedef union {
  struct {
    uint32_t CMNBIAS_50U_FROM_PMOS0_TRIM : 4;
    ///< trim control of the biasing current
    ///< AccessType="RW" BitOffset="0" ResetValue="0x8"
    uint32_t CMNBIAS_50U_FROM_PMOS1_TRIM : 4;
    ///< trim control of the biasing current
    ///< AccessType="RW" BitOffset="4" ResetValue="0x8"
    uint32_t CMNBIAS_50U_FROM_PMOS2_TRIM : 4;
    ///< trim control of the biasing current
    ///< AccessType="RW" BitOffset="8" ResetValue="0x8"
    uint32_t CMNBIAS_50U_FROM_PMOS3_TRIM : 4;
    ///< trim control of the biasing current
    ///< AccessType="RW" BitOffset="12" ResetValue="0x8"
    uint32_t CMNBIAS_50U_FROM_PMOS4_TRIM : 4;
    ///< trim control of the biasing current
    ///< AccessType="RW" BitOffset="16" ResetValue="0x8"
    uint32_t CMNBIAS_50U_FROM_PMOS5_TRIM : 4;
    ///< trim control of the biasing current
    ///< AccessType="RW" BitOffset="20" ResetValue="0x8"
    uint32_t CMNBIAS_50U_FROM_PMOS6_TRIM : 4;
    ///< trim control of the biasing current
    ///< AccessType="RW" BitOffset="24" ResetValue="0x8"
    uint32_t CMNBIAS_50U_FROM_PMOS7_TRIM : 4;
    ///< trim control of the biasing current
    ///< AccessType="RW" BitOffset="28" ResetValue="0x8"
  } ;
  uint32_t value;
} cmnana_biastrim_msg_cmnglobal_bias_trim_pmos0_reg_t;

#define CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIAS_TRIM_PMOS0_DEFAULT (0x88888888U)
#define CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIAS_TRIM_PMOS0_RD_MASK (0xffffffffU)
#define CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIAS_TRIM_PMOS0_WR_MASK (0xffffffffU)


///< trim control of the biasing current
#define CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIAS_TRIM_PMOS0_CMNBIAS_50U_FROM_PMOS0_TRIM_BF_OFF ( 0)
#define CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIAS_TRIM_PMOS0_CMNBIAS_50U_FROM_PMOS0_TRIM_BF_WID ( 4)
#define CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIAS_TRIM_PMOS0_CMNBIAS_50U_FROM_PMOS0_TRIM_BF_MSK (0x0000000F)
#define CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIAS_TRIM_PMOS0_CMNBIAS_50U_FROM_PMOS0_TRIM_BF_DEF (0x00000008)

///< trim control of the biasing current
#define CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIAS_TRIM_PMOS0_CMNBIAS_50U_FROM_PMOS1_TRIM_BF_OFF ( 4)
#define CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIAS_TRIM_PMOS0_CMNBIAS_50U_FROM_PMOS1_TRIM_BF_WID ( 4)
#define CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIAS_TRIM_PMOS0_CMNBIAS_50U_FROM_PMOS1_TRIM_BF_MSK (0x000000F0)
#define CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIAS_TRIM_PMOS0_CMNBIAS_50U_FROM_PMOS1_TRIM_BF_DEF (0x00000080)

///< trim control of the biasing current
#define CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIAS_TRIM_PMOS0_CMNBIAS_50U_FROM_PMOS2_TRIM_BF_OFF ( 8)
#define CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIAS_TRIM_PMOS0_CMNBIAS_50U_FROM_PMOS2_TRIM_BF_WID ( 4)
#define CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIAS_TRIM_PMOS0_CMNBIAS_50U_FROM_PMOS2_TRIM_BF_MSK (0x00000F00)
#define CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIAS_TRIM_PMOS0_CMNBIAS_50U_FROM_PMOS2_TRIM_BF_DEF (0x00000800)

///< trim control of the biasing current
#define CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIAS_TRIM_PMOS0_CMNBIAS_50U_FROM_PMOS3_TRIM_BF_OFF (12)
#define CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIAS_TRIM_PMOS0_CMNBIAS_50U_FROM_PMOS3_TRIM_BF_WID ( 4)
#define CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIAS_TRIM_PMOS0_CMNBIAS_50U_FROM_PMOS3_TRIM_BF_MSK (0x0000F000)
#define CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIAS_TRIM_PMOS0_CMNBIAS_50U_FROM_PMOS3_TRIM_BF_DEF (0x00008000)

///< trim control of the biasing current
#define CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIAS_TRIM_PMOS0_CMNBIAS_50U_FROM_PMOS4_TRIM_BF_OFF (16)
#define CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIAS_TRIM_PMOS0_CMNBIAS_50U_FROM_PMOS4_TRIM_BF_WID ( 4)
#define CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIAS_TRIM_PMOS0_CMNBIAS_50U_FROM_PMOS4_TRIM_BF_MSK (0x000F0000)
#define CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIAS_TRIM_PMOS0_CMNBIAS_50U_FROM_PMOS4_TRIM_BF_DEF (0x00080000)

///< trim control of the biasing current
#define CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIAS_TRIM_PMOS0_CMNBIAS_50U_FROM_PMOS5_TRIM_BF_OFF (20)
#define CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIAS_TRIM_PMOS0_CMNBIAS_50U_FROM_PMOS5_TRIM_BF_WID ( 4)
#define CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIAS_TRIM_PMOS0_CMNBIAS_50U_FROM_PMOS5_TRIM_BF_MSK (0x00F00000)
#define CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIAS_TRIM_PMOS0_CMNBIAS_50U_FROM_PMOS5_TRIM_BF_DEF (0x00800000)

///< trim control of the biasing current
#define CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIAS_TRIM_PMOS0_CMNBIAS_50U_FROM_PMOS6_TRIM_BF_OFF (24)
#define CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIAS_TRIM_PMOS0_CMNBIAS_50U_FROM_PMOS6_TRIM_BF_WID ( 4)
#define CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIAS_TRIM_PMOS0_CMNBIAS_50U_FROM_PMOS6_TRIM_BF_MSK (0x0F000000)
#define CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIAS_TRIM_PMOS0_CMNBIAS_50U_FROM_PMOS6_TRIM_BF_DEF (0x08000000)

///< trim control of the biasing current
#define CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIAS_TRIM_PMOS0_CMNBIAS_50U_FROM_PMOS7_TRIM_BF_OFF (28)
#define CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIAS_TRIM_PMOS0_CMNBIAS_50U_FROM_PMOS7_TRIM_BF_WID ( 4)
#define CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIAS_TRIM_PMOS0_CMNBIAS_50U_FROM_PMOS7_TRIM_BF_MSK (0xF0000000)
#define CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIAS_TRIM_PMOS0_CMNBIAS_50U_FROM_PMOS7_TRIM_BF_DEF (0x80000000)


/** @brief CMNANA_BIASTRIM_REGS_MSG_CMNANA_BIASTRIM_REGS_CMNGLOBAL_BIAS_TRIM_PMOS1 register description at address offset 0xc
  *
  * Register default value:        0x88888888
  * Register full path in IP: CMNANA_BIASTRIM_regs_MSG/CMNANA_BIASTRIM_regs/cmnglobal_bias_trim_pmos1
  * cmnglobal_bias_trim_pmos1
  */

typedef union {
  struct {
    uint32_t CMNBIAS_50U_FROM_PMOS8_TRIM : 4;
    ///< trim control of the biasing current
    ///< AccessType="RW" BitOffset="0" ResetValue="0x8"
    uint32_t CMNBIAS_50U_FROM_PMOS9_TRIM : 4;
    ///< trim control of the biasing current
    ///< AccessType="RW" BitOffset="4" ResetValue="0x8"
    uint32_t CMNBIAS_50U_FROM_PMOS10_TRIM : 4;
    ///< trim control of the biasing current
    ///< AccessType="RW" BitOffset="8" ResetValue="0x8"
    uint32_t CMNBIAS_50U_FROM_PMOS11_TRIM : 4;
    ///< trim control of the biasing current
    ///< AccessType="RW" BitOffset="12" ResetValue="0x8"
    uint32_t CMNBIAS_50U_FROM_PMOS12_TRIM : 4;
    ///< trim control of the biasing current
    ///< AccessType="RW" BitOffset="16" ResetValue="0x8"
    uint32_t CMNBIAS_50U_FROM_PMOS13_TRIM : 4;
    ///< trim control of the biasing current
    ///< AccessType="RW" BitOffset="20" ResetValue="0x8"
    uint32_t CMNBIAS_50U_FROM_PMOS14_TRIM : 4;
    ///< trim control of the biasing current
    ///< AccessType="RW" BitOffset="24" ResetValue="0x8"
    uint32_t CMNBIAS_50U_FROM_PMOS15_TRIM : 4;
    ///< trim control of the biasing current
    ///< AccessType="RW" BitOffset="28" ResetValue="0x8"
  } ;
  uint32_t value;
} cmnana_biastrim_msg_cmnglobal_bias_trim_pmos1_reg_t;

#define CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIAS_TRIM_PMOS1_DEFAULT (0x88888888U)
#define CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIAS_TRIM_PMOS1_RD_MASK (0xffffffffU)
#define CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIAS_TRIM_PMOS1_WR_MASK (0xffffffffU)


///< trim control of the biasing current
#define CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIAS_TRIM_PMOS1_CMNBIAS_50U_FROM_PMOS8_TRIM_BF_OFF ( 0)
#define CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIAS_TRIM_PMOS1_CMNBIAS_50U_FROM_PMOS8_TRIM_BF_WID ( 4)
#define CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIAS_TRIM_PMOS1_CMNBIAS_50U_FROM_PMOS8_TRIM_BF_MSK (0x0000000F)
#define CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIAS_TRIM_PMOS1_CMNBIAS_50U_FROM_PMOS8_TRIM_BF_DEF (0x00000008)

///< trim control of the biasing current
#define CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIAS_TRIM_PMOS1_CMNBIAS_50U_FROM_PMOS9_TRIM_BF_OFF ( 4)
#define CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIAS_TRIM_PMOS1_CMNBIAS_50U_FROM_PMOS9_TRIM_BF_WID ( 4)
#define CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIAS_TRIM_PMOS1_CMNBIAS_50U_FROM_PMOS9_TRIM_BF_MSK (0x000000F0)
#define CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIAS_TRIM_PMOS1_CMNBIAS_50U_FROM_PMOS9_TRIM_BF_DEF (0x00000080)

///< trim control of the biasing current
#define CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIAS_TRIM_PMOS1_CMNBIAS_50U_FROM_PMOS10_TRIM_BF_OFF ( 8)
#define CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIAS_TRIM_PMOS1_CMNBIAS_50U_FROM_PMOS10_TRIM_BF_WID ( 4)
#define CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIAS_TRIM_PMOS1_CMNBIAS_50U_FROM_PMOS10_TRIM_BF_MSK (0x00000F00)
#define CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIAS_TRIM_PMOS1_CMNBIAS_50U_FROM_PMOS10_TRIM_BF_DEF (0x00000800)

///< trim control of the biasing current
#define CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIAS_TRIM_PMOS1_CMNBIAS_50U_FROM_PMOS11_TRIM_BF_OFF (12)
#define CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIAS_TRIM_PMOS1_CMNBIAS_50U_FROM_PMOS11_TRIM_BF_WID ( 4)
#define CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIAS_TRIM_PMOS1_CMNBIAS_50U_FROM_PMOS11_TRIM_BF_MSK (0x0000F000)
#define CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIAS_TRIM_PMOS1_CMNBIAS_50U_FROM_PMOS11_TRIM_BF_DEF (0x00008000)

///< trim control of the biasing current
#define CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIAS_TRIM_PMOS1_CMNBIAS_50U_FROM_PMOS12_TRIM_BF_OFF (16)
#define CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIAS_TRIM_PMOS1_CMNBIAS_50U_FROM_PMOS12_TRIM_BF_WID ( 4)
#define CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIAS_TRIM_PMOS1_CMNBIAS_50U_FROM_PMOS12_TRIM_BF_MSK (0x000F0000)
#define CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIAS_TRIM_PMOS1_CMNBIAS_50U_FROM_PMOS12_TRIM_BF_DEF (0x00080000)

///< trim control of the biasing current
#define CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIAS_TRIM_PMOS1_CMNBIAS_50U_FROM_PMOS13_TRIM_BF_OFF (20)
#define CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIAS_TRIM_PMOS1_CMNBIAS_50U_FROM_PMOS13_TRIM_BF_WID ( 4)
#define CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIAS_TRIM_PMOS1_CMNBIAS_50U_FROM_PMOS13_TRIM_BF_MSK (0x00F00000)
#define CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIAS_TRIM_PMOS1_CMNBIAS_50U_FROM_PMOS13_TRIM_BF_DEF (0x00800000)

///< trim control of the biasing current
#define CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIAS_TRIM_PMOS1_CMNBIAS_50U_FROM_PMOS14_TRIM_BF_OFF (24)
#define CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIAS_TRIM_PMOS1_CMNBIAS_50U_FROM_PMOS14_TRIM_BF_WID ( 4)
#define CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIAS_TRIM_PMOS1_CMNBIAS_50U_FROM_PMOS14_TRIM_BF_MSK (0x0F000000)
#define CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIAS_TRIM_PMOS1_CMNBIAS_50U_FROM_PMOS14_TRIM_BF_DEF (0x08000000)

///< trim control of the biasing current
#define CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIAS_TRIM_PMOS1_CMNBIAS_50U_FROM_PMOS15_TRIM_BF_OFF (28)
#define CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIAS_TRIM_PMOS1_CMNBIAS_50U_FROM_PMOS15_TRIM_BF_WID ( 4)
#define CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIAS_TRIM_PMOS1_CMNBIAS_50U_FROM_PMOS15_TRIM_BF_MSK (0xF0000000)
#define CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIAS_TRIM_PMOS1_CMNBIAS_50U_FROM_PMOS15_TRIM_BF_DEF (0x80000000)


/** @brief CMNANA_BIASTRIM_REGS_MSG_CMNANA_BIASTRIM_REGS_CMNGLOBAL_BIAS_TRIM_PMOS2 register description at address offset 0x10
  *
  * Register default value:        0x00000088
  * Register full path in IP: CMNANA_BIASTRIM_regs_MSG/CMNANA_BIASTRIM_regs/cmnglobal_bias_trim_pmos2
  * cmnglobal_bias_trim_pmos2
  */

typedef union {
  struct {
    uint32_t CMNBIAS_PMOS_RECEIVE_TRIM : 4;
    ///< trim control of the biasing current
    ///< AccessType="RW" BitOffset="0" ResetValue="0x8"
    uint32_t CMNBIAS_DCMON_FROM_PMOS_TRIM : 4;
    ///< trim control of the biasing current
    ///< AccessType="RW" BitOffset="4" ResetValue="0x8"
    uint32_t  : 24;
    ///< Reserved
    ///< AccessType="RO" BitOffset="8" ResetValue="None"
  } ;
  uint32_t value;
} cmnana_biastrim_msg_cmnglobal_bias_trim_pmos2_reg_t;

#define CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIAS_TRIM_PMOS2_DEFAULT (0x00000088U)
#define CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIAS_TRIM_PMOS2_RD_MASK (0x000000ffU)
#define CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIAS_TRIM_PMOS2_WR_MASK (0x000000ffU)


///< trim control of the biasing current
#define CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIAS_TRIM_PMOS2_CMNBIAS_PMOS_RECEIVE_TRIM_BF_OFF ( 0)
#define CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIAS_TRIM_PMOS2_CMNBIAS_PMOS_RECEIVE_TRIM_BF_WID ( 4)
#define CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIAS_TRIM_PMOS2_CMNBIAS_PMOS_RECEIVE_TRIM_BF_MSK (0x0000000F)
#define CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIAS_TRIM_PMOS2_CMNBIAS_PMOS_RECEIVE_TRIM_BF_DEF (0x00000008)

///< trim control of the biasing current
#define CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIAS_TRIM_PMOS2_CMNBIAS_DCMON_FROM_PMOS_TRIM_BF_OFF ( 4)
#define CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIAS_TRIM_PMOS2_CMNBIAS_DCMON_FROM_PMOS_TRIM_BF_WID ( 4)
#define CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIAS_TRIM_PMOS2_CMNBIAS_DCMON_FROM_PMOS_TRIM_BF_MSK (0x000000F0)
#define CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIAS_TRIM_PMOS2_CMNBIAS_DCMON_FROM_PMOS_TRIM_BF_DEF (0x00000080)


/** @brief CMNANA_BIASTRIM_REGS_MSG_CMNANA_BIASTRIM_REGS_CMNBIASTRIM_SPARE0 register description at address offset 0x14
  *
  * Register default value:        0x0000E000
  * Register full path in IP: CMNANA_BIASTRIM_regs_MSG/CMNANA_BIASTRIM_regs/cmnbiastrim_spare0
  * cmnbiastrim_spare0
  */

typedef union {
  struct {
    uint32_t CMN_BIASTRIM_SPARE : 16;
    ///< ---
    ///< AccessType="RW" BitOffset="0" ResetValue="0xE000"
    uint32_t  : 16;
    ///< Reserved
    ///< AccessType="RO" BitOffset="16" ResetValue="None"
  } ;
  uint32_t value;
} cmnana_biastrim_msg_cmnbiastrim_spare0_reg_t;

#define CMNANA_BIASTRIM_MSG_CMNBIASTRIM_SPARE0_DEFAULT (0x0000e000U)
#define CMNANA_BIASTRIM_MSG_CMNBIASTRIM_SPARE0_RD_MASK (0x0000ffffU)
#define CMNANA_BIASTRIM_MSG_CMNBIASTRIM_SPARE0_WR_MASK (0x0000ffffU)


#define CMNANA_BIASTRIM_MSG_CMNBIASTRIM_SPARE0_CMN_BIASTRIM_SPARE_BF_OFF ( 0)
#define CMNANA_BIASTRIM_MSG_CMNBIASTRIM_SPARE0_CMN_BIASTRIM_SPARE_BF_WID (16)
#define CMNANA_BIASTRIM_MSG_CMNBIASTRIM_SPARE0_CMN_BIASTRIM_SPARE_BF_MSK (0x0000FFFF)
#define CMNANA_BIASTRIM_MSG_CMNBIASTRIM_SPARE0_CMN_BIASTRIM_SPARE_BF_DEF (0x0000E000)

//************************************************ /RegisterStructs


// ******************************************* Register pointer macros

#define CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIASCTRL1_REG(_BASE) ((cmnana_biastrim_msg_cmnglobal_biasctrl1_reg_t*) CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIASCTRL1_ADR(_BASE))
#define CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIAS_TRIM_NMOS0_REG(_BASE) ((cmnana_biastrim_msg_cmnglobal_bias_trim_nmos0_reg_t*) CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIAS_TRIM_NMOS0_ADR(_BASE))
#define CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIAS_TRIM_PMOS0_REG(_BASE) ((cmnana_biastrim_msg_cmnglobal_bias_trim_pmos0_reg_t*) CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIAS_TRIM_PMOS0_ADR(_BASE))
#define CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIAS_TRIM_PMOS1_REG(_BASE) ((cmnana_biastrim_msg_cmnglobal_bias_trim_pmos1_reg_t*) CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIAS_TRIM_PMOS1_ADR(_BASE))
#define CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIAS_TRIM_PMOS2_REG(_BASE) ((cmnana_biastrim_msg_cmnglobal_bias_trim_pmos2_reg_t*) CMNANA_BIASTRIM_MSG_CMNGLOBAL_BIAS_TRIM_PMOS2_ADR(_BASE))
#define CMNANA_BIASTRIM_MSG_CMNBIASTRIM_SPARE0_REG(_BASE) ((cmnana_biastrim_msg_cmnbiastrim_spare0_reg_t*) CMNANA_BIASTRIM_MSG_CMNBIASTRIM_SPARE0_ADR(_BASE))

// ******************************************* /Register pointer macros


// ******************************************* AddressSpace struct
typedef struct
{
    cmnana_biastrim_msg_cmnglobal_biasctrl1_reg_t CMNGLOBAL_BIASCTRL1; /*< Address offset = 0x0 */
    cmnana_biastrim_msg_cmnglobal_bias_trim_nmos0_reg_t CMNGLOBAL_BIAS_TRIM_NMOS0; /*< Address offset = 0x4 */
    cmnana_biastrim_msg_cmnglobal_bias_trim_pmos0_reg_t CMNGLOBAL_BIAS_TRIM_PMOS0; /*< Address offset = 0x8 */
    cmnana_biastrim_msg_cmnglobal_bias_trim_pmos1_reg_t CMNGLOBAL_BIAS_TRIM_PMOS1; /*< Address offset = 0xc */
    cmnana_biastrim_msg_cmnglobal_bias_trim_pmos2_reg_t CMNGLOBAL_BIAS_TRIM_PMOS2; /*< Address offset = 0x10 */
    cmnana_biastrim_msg_cmnbiastrim_spare0_reg_t CMNBIASTRIM_SPARE0; /*< Address offset = 0x14 */
} cmnana_biastrim_msg_t;     // size: 0x0018

// AddressSpace struct pointer
//
#define DLNK_JESD0_PHY_PMA0_CMNANA_BIASTRIM  ((cmnana_biastrim_msg_t*) DLNK_JESD0_PHY_PMA0_CMNANA_BIASTRIM_BASE)
#define DLNK_JESD1_PHY_PMA0_CMNANA_BIASTRIM  ((cmnana_biastrim_msg_t*) DLNK_JESD1_PHY_PMA0_CMNANA_BIASTRIM_BASE)
#define DLNK_JESD2_PHY_PMA0_CMNANA_BIASTRIM  ((cmnana_biastrim_msg_t*) DLNK_JESD2_PHY_PMA0_CMNANA_BIASTRIM_BASE)
#define DLNK_JESD3_PHY_PMA0_CMNANA_BIASTRIM  ((cmnana_biastrim_msg_t*) DLNK_JESD3_PHY_PMA0_CMNANA_BIASTRIM_BASE)

// ******************************************* /Address Space

#endif      // _CMNANA_BIASTRIM_MSG_H_

