/* Generated by Yosys 0.9+2406 (git sha1 9ac3484, x86_64-conda_cos6-linux-gnu-gcc 1.24.0.133_b0863d8_dirty -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/root/anaconda3/conda-bld/yosys_1607410735049/work=/usr/local/src/conda/yosys-0.8.0_0003_e80fb742f_20201208_122808 -fdebug-prefix-map=/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda=/usr/local/src/conda-prefix -fPIC -Os) */

(* top =  1  *)
(* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:4.1-181.10" *)
module top(\GPIO_io(0) , \GPIO_io(1) , \GPIO_io(2) , \GPIO_io(3) , \GPIO_io(4) , \GPIO_io(5) , \GPIO_io(6) , \GPIO_io(7) , \GPIO_io(8) , \GPIO_io(9) , \GPIO_io(10) , \GPIO_io(11) , \GPIO_io(12) , \GPIO_io(13) , \GPIO_io(14) , \GPIO_io(15) , \GPIO_io(16) , \GPIO_io(17) , \GPIO_io(18) , \GPIO_io(19) , \GPIO_io(20) , \GPIO_io(21) , \GPIO_io(22) , \GPIO_io(23) , \GPIO_io(24) , \GPIO_io(25) , \GPIO_io(26) , \GPIO_io(27) , \GPIO_io(28) , \GPIO_io(29) , \GPIO_io(30) , \GPIO_io(31) );
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:90.21-176.63|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:979.17-979.32" *)
  (* unused_bits = "0" *)
  wire _00_;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:90.21-176.63|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:962.17-962.25" *)
  (* unused_bits = "0" *)
  wire _01_;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:90.21-176.63|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:959.17-959.28" *)
  (* unused_bits = "0 1 2 3" *)
  wire [3:0] _02_;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:90.21-176.63|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:958.17-958.26" *)
  (* unused_bits = "0 1 2 3" *)
  wire [3:0] _03_;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:90.21-176.63|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:986.17-986.28" *)
  (* unused_bits = "0" *)
  wire _04_;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:90.21-176.63|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:987.17-987.29" *)
  (* unused_bits = "0" *)
  wire _05_;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:90.21-176.63|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:988.17-988.28" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _06_;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:90.21-176.63|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:978.17-978.27" *)
  (* unused_bits = "0 1 2 3 4 5 6 7" *)
  wire [7:0] _07_;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:90.21-176.63|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:965.17-965.29" *)
  (* unused_bits = "0" *)
  wire _08_;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:90.21-176.63|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:970.17-970.25" *)
  (* unused_bits = "0" *)
  wire _09_;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:90.21-176.63|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:971.17-971.29" *)
  (* unused_bits = "0" *)
  wire _10_;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:90.21-176.63|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:980.17-980.26" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23" *)
  wire [23:0] _11_;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:45.17-45.26" *)
  wire \Device_ID(0) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:45.17-45.26" *)
  wire \Device_ID(1) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:47.17-47.21" *)
  wire \GPIO(0) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:47.17-47.21" *)
  wire \GPIO(1) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:47.17-47.21" *)
  wire \GPIO(10) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:47.17-47.21" *)
  wire \GPIO(11) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:47.17-47.21" *)
  wire \GPIO(12) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:47.17-47.21" *)
  wire \GPIO(13) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:47.17-47.21" *)
  wire \GPIO(14) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:47.17-47.21" *)
  wire \GPIO(15) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:47.17-47.21" *)
  wire \GPIO(16) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:47.17-47.21" *)
  wire \GPIO(17) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:47.17-47.21" *)
  wire \GPIO(18) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:47.17-47.21" *)
  wire \GPIO(19) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:47.17-47.21" *)
  wire \GPIO(2) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:47.17-47.21" *)
  wire \GPIO(20) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:47.17-47.21" *)
  wire \GPIO(21) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:47.17-47.21" *)
  wire \GPIO(22) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:47.17-47.21" *)
  wire \GPIO(23) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:47.17-47.21" *)
  wire \GPIO(24) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:47.17-47.21" *)
  wire \GPIO(25) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:47.17-47.21" *)
  wire \GPIO(26) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:47.17-47.21" *)
  wire \GPIO(27) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:47.17-47.21" *)
  wire \GPIO(28) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:47.17-47.21" *)
  wire \GPIO(29) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:47.17-47.21" *)
  wire \GPIO(3) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:47.17-47.21" *)
  wire \GPIO(30) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:47.17-47.21" *)
  wire \GPIO(31) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:47.17-47.21" *)
  wire \GPIO(4) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:47.17-47.21" *)
  wire \GPIO(5) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:47.17-47.21" *)
  wire \GPIO(6) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:47.17-47.21" *)
  wire \GPIO(7) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:47.17-47.21" *)
  wire \GPIO(8) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:47.17-47.21" *)
  wire \GPIO(9) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:12.26-12.33" *)
  inout \GPIO_io(0) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:12.26-12.33" *)
  inout \GPIO_io(1) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:12.26-12.33" *)
  inout \GPIO_io(10) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:12.26-12.33" *)
  inout \GPIO_io(11) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:12.26-12.33" *)
  inout \GPIO_io(12) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:12.26-12.33" *)
  inout \GPIO_io(13) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:12.26-12.33" *)
  inout \GPIO_io(14) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:12.26-12.33" *)
  inout \GPIO_io(15) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:12.26-12.33" *)
  inout \GPIO_io(16) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:12.26-12.33" *)
  inout \GPIO_io(17) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:12.26-12.33" *)
  inout \GPIO_io(18) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:12.26-12.33" *)
  inout \GPIO_io(19) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:12.26-12.33" *)
  inout \GPIO_io(2) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:12.26-12.33" *)
  inout \GPIO_io(20) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:12.26-12.33" *)
  inout \GPIO_io(21) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:12.26-12.33" *)
  inout \GPIO_io(22) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:12.26-12.33" *)
  inout \GPIO_io(23) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:12.26-12.33" *)
  inout \GPIO_io(24) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:12.26-12.33" *)
  inout \GPIO_io(25) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:12.26-12.33" *)
  inout \GPIO_io(26) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:12.26-12.33" *)
  inout \GPIO_io(27) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:12.26-12.33" *)
  inout \GPIO_io(28) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:12.26-12.33" *)
  inout \GPIO_io(29) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:12.26-12.33" *)
  inout \GPIO_io(3) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:12.26-12.33" *)
  inout \GPIO_io(30) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:12.26-12.33" *)
  inout \GPIO_io(31) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:12.26-12.33" *)
  inout \GPIO_io(4) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:12.26-12.33" *)
  inout \GPIO_io(5) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:12.26-12.33" *)
  inout \GPIO_io(6) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:12.26-12.33" *)
  inout \GPIO_io(7) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:12.26-12.33" *)
  inout \GPIO_io(8) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:12.26-12.33" *)
  inout \GPIO_io(9) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:25.17-25.25" *)
  wire Sys_Clk0;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:26.17-26.29" *)
  wire Sys_Clk0_Rst;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:41.17-41.23" *)
  wire WB_RST;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \WB_RST_LUT2_I0.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \WB_RST_LUT2_I0.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \WB_RST_LUT2_I0.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \WB_RST_LUT2_I0.XA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \WB_RST_LUT2_I0.XA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \WB_RST_LUT2_I0.XAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \WB_RST_LUT2_I0.XB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \WB_RST_LUT2_I0.XB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \WB_RST_LUT2_I0.XSL ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:32.17-32.24" *)
  (* unused_bits = "0" *)
  wire \WBs_ADR(0) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:32.17-32.24" *)
  (* unused_bits = "0" *)
  wire \WBs_ADR(1) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:32.17-32.24" *)
  wire \WBs_ADR(10) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:32.17-32.24" *)
  wire \WBs_ADR(11) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:32.17-32.24" *)
  wire \WBs_ADR(12) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:32.17-32.24" *)
  wire \WBs_ADR(13) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:32.17-32.24" *)
  wire \WBs_ADR(14) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:32.17-32.24" *)
  wire \WBs_ADR(15) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:32.17-32.24" *)
  wire \WBs_ADR(16) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:32.17-32.24" *)
  wire \WBs_ADR(2) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:32.17-32.24" *)
  wire \WBs_ADR(3) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:32.17-32.24" *)
  wire \WBs_ADR(4) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:32.17-32.24" *)
  wire \WBs_ADR(5) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:32.17-32.24" *)
  wire \WBs_ADR(6) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:32.17-32.24" *)
  wire \WBs_ADR(7) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:32.17-32.24" *)
  wire \WBs_ADR(8) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:32.17-32.24" *)
  wire \WBs_ADR(9) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:34.17-34.29" *)
  wire \WBs_BYTE_STB(0) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:34.17-34.29" *)
  wire \WBs_BYTE_STB(1) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:34.17-34.29" *)
  wire \WBs_BYTE_STB(2) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:34.17-34.29" *)
  wire \WBs_BYTE_STB(3) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:38.17-38.27" *)
  wire \WBs_RD_DAT(0) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:38.17-38.27" *)
  wire \WBs_RD_DAT(1) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:38.17-38.27" *)
  wire \WBs_RD_DAT(10) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:38.17-38.27" *)
  wire \WBs_RD_DAT(11) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:38.17-38.27" *)
  wire \WBs_RD_DAT(12) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:38.17-38.27" *)
  wire \WBs_RD_DAT(13) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:38.17-38.27" *)
  wire \WBs_RD_DAT(14) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:38.17-38.27" *)
  wire \WBs_RD_DAT(15) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:38.17-38.27" *)
  wire \WBs_RD_DAT(16) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:38.17-38.27" *)
  wire \WBs_RD_DAT(17) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:38.17-38.27" *)
  wire \WBs_RD_DAT(18) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:38.17-38.27" *)
  wire \WBs_RD_DAT(19) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:38.17-38.27" *)
  wire \WBs_RD_DAT(2) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:38.17-38.27" *)
  wire \WBs_RD_DAT(20) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:38.17-38.27" *)
  wire \WBs_RD_DAT(21) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:38.17-38.27" *)
  wire \WBs_RD_DAT(22) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:38.17-38.27" *)
  wire \WBs_RD_DAT(23) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:38.17-38.27" *)
  wire \WBs_RD_DAT(24) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:38.17-38.27" *)
  wire \WBs_RD_DAT(25) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:38.17-38.27" *)
  wire \WBs_RD_DAT(26) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:38.17-38.27" *)
  wire \WBs_RD_DAT(27) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:38.17-38.27" *)
  wire \WBs_RD_DAT(28) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:38.17-38.27" *)
  wire \WBs_RD_DAT(29) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:38.17-38.27" *)
  wire \WBs_RD_DAT(3) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:38.17-38.27" *)
  wire \WBs_RD_DAT(30) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:38.17-38.27" *)
  wire \WBs_RD_DAT(31) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:38.17-38.27" *)
  wire \WBs_RD_DAT(4) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:38.17-38.27" *)
  wire \WBs_RD_DAT(5) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:38.17-38.27" *)
  wire \WBs_RD_DAT(6) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:38.17-38.27" *)
  wire \WBs_RD_DAT(7) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:38.17-38.27" *)
  wire \WBs_RD_DAT(8) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:38.17-38.27" *)
  wire \WBs_RD_DAT(9) ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \WBs_RD_DAT_LUT2_O.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \WBs_RD_DAT_LUT2_O.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \WBs_RD_DAT_LUT2_O.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \WBs_RD_DAT_LUT2_O.XA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \WBs_RD_DAT_LUT2_O.XA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \WBs_RD_DAT_LUT2_O.XAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \WBs_RD_DAT_LUT2_O.XB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \WBs_RD_DAT_LUT2_O.XB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \WBs_RD_DAT_LUT2_O.XSL ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \WBs_RD_DAT_LUT2_O_1.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \WBs_RD_DAT_LUT2_O_1.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \WBs_RD_DAT_LUT2_O_1.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \WBs_RD_DAT_LUT2_O_1.XA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \WBs_RD_DAT_LUT2_O_1.XA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \WBs_RD_DAT_LUT2_O_1.XAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \WBs_RD_DAT_LUT2_O_1.XB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \WBs_RD_DAT_LUT2_O_1.XB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \WBs_RD_DAT_LUT2_O_1.XSL ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \WBs_RD_DAT_LUT2_O_2.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \WBs_RD_DAT_LUT2_O_2.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \WBs_RD_DAT_LUT2_O_2.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \WBs_RD_DAT_LUT2_O_2.XA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \WBs_RD_DAT_LUT2_O_2.XA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \WBs_RD_DAT_LUT2_O_2.XAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \WBs_RD_DAT_LUT2_O_2.XB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \WBs_RD_DAT_LUT2_O_2.XB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \WBs_RD_DAT_LUT2_O_2.XSL ;
  wire WBs_RD_DAT_LUT2_O_I1;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \WBs_RD_DAT_LUT2_O_I1_LUT2_O.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \WBs_RD_DAT_LUT2_O_I1_LUT2_O.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \WBs_RD_DAT_LUT2_O_I1_LUT2_O.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \WBs_RD_DAT_LUT2_O_I1_LUT2_O.XA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \WBs_RD_DAT_LUT2_O_I1_LUT2_O.XA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \WBs_RD_DAT_LUT2_O_I1_LUT2_O.XAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \WBs_RD_DAT_LUT2_O_I1_LUT2_O.XB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \WBs_RD_DAT_LUT2_O_I1_LUT2_O.XB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \WBs_RD_DAT_LUT2_O_I1_LUT2_O.XSL ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \WBs_RD_DAT_LUT3_O.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \WBs_RD_DAT_LUT3_O.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \WBs_RD_DAT_LUT3_O.I2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \WBs_RD_DAT_LUT3_O.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \WBs_RD_DAT_LUT3_O.XA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \WBs_RD_DAT_LUT3_O.XA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \WBs_RD_DAT_LUT3_O.XAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \WBs_RD_DAT_LUT3_O.XB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \WBs_RD_DAT_LUT3_O.XB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \WBs_RD_DAT_LUT3_O.XSL ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \WBs_RD_DAT_LUT3_O_1.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \WBs_RD_DAT_LUT3_O_1.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \WBs_RD_DAT_LUT3_O_1.I2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \WBs_RD_DAT_LUT3_O_1.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \WBs_RD_DAT_LUT3_O_1.XA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \WBs_RD_DAT_LUT3_O_1.XA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \WBs_RD_DAT_LUT3_O_1.XAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \WBs_RD_DAT_LUT3_O_1.XB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \WBs_RD_DAT_LUT3_O_1.XB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \WBs_RD_DAT_LUT3_O_1.XSL ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \WBs_RD_DAT_LUT3_O_10.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \WBs_RD_DAT_LUT3_O_10.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \WBs_RD_DAT_LUT3_O_10.I2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \WBs_RD_DAT_LUT3_O_10.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \WBs_RD_DAT_LUT3_O_10.XA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \WBs_RD_DAT_LUT3_O_10.XA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \WBs_RD_DAT_LUT3_O_10.XAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \WBs_RD_DAT_LUT3_O_10.XB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \WBs_RD_DAT_LUT3_O_10.XB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \WBs_RD_DAT_LUT3_O_10.XSL ;
  wire WBs_RD_DAT_LUT3_O_10_I0;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \WBs_RD_DAT_LUT3_O_10_I0_LUT2_O.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \WBs_RD_DAT_LUT3_O_10_I0_LUT2_O.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \WBs_RD_DAT_LUT3_O_10_I0_LUT2_O.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \WBs_RD_DAT_LUT3_O_10_I0_LUT2_O.XA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \WBs_RD_DAT_LUT3_O_10_I0_LUT2_O.XA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \WBs_RD_DAT_LUT3_O_10_I0_LUT2_O.XAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \WBs_RD_DAT_LUT3_O_10_I0_LUT2_O.XB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \WBs_RD_DAT_LUT3_O_10_I0_LUT2_O.XB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \WBs_RD_DAT_LUT3_O_10_I0_LUT2_O.XSL ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \WBs_RD_DAT_LUT3_O_11.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \WBs_RD_DAT_LUT3_O_11.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \WBs_RD_DAT_LUT3_O_11.I2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \WBs_RD_DAT_LUT3_O_11.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \WBs_RD_DAT_LUT3_O_11.XA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \WBs_RD_DAT_LUT3_O_11.XA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \WBs_RD_DAT_LUT3_O_11.XAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \WBs_RD_DAT_LUT3_O_11.XB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \WBs_RD_DAT_LUT3_O_11.XB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \WBs_RD_DAT_LUT3_O_11.XSL ;
  wire WBs_RD_DAT_LUT3_O_11_I0;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \WBs_RD_DAT_LUT3_O_11_I0_LUT2_O.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \WBs_RD_DAT_LUT3_O_11_I0_LUT2_O.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \WBs_RD_DAT_LUT3_O_11_I0_LUT2_O.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \WBs_RD_DAT_LUT3_O_11_I0_LUT2_O.XA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \WBs_RD_DAT_LUT3_O_11_I0_LUT2_O.XA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \WBs_RD_DAT_LUT3_O_11_I0_LUT2_O.XAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \WBs_RD_DAT_LUT3_O_11_I0_LUT2_O.XB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \WBs_RD_DAT_LUT3_O_11_I0_LUT2_O.XB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \WBs_RD_DAT_LUT3_O_11_I0_LUT2_O.XSL ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \WBs_RD_DAT_LUT3_O_12.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \WBs_RD_DAT_LUT3_O_12.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \WBs_RD_DAT_LUT3_O_12.I2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \WBs_RD_DAT_LUT3_O_12.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \WBs_RD_DAT_LUT3_O_12.XA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \WBs_RD_DAT_LUT3_O_12.XA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \WBs_RD_DAT_LUT3_O_12.XAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \WBs_RD_DAT_LUT3_O_12.XB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \WBs_RD_DAT_LUT3_O_12.XB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \WBs_RD_DAT_LUT3_O_12.XSL ;
  wire WBs_RD_DAT_LUT3_O_12_I0;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \WBs_RD_DAT_LUT3_O_12_I0_LUT2_O.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \WBs_RD_DAT_LUT3_O_12_I0_LUT2_O.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \WBs_RD_DAT_LUT3_O_12_I0_LUT2_O.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \WBs_RD_DAT_LUT3_O_12_I0_LUT2_O.XA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \WBs_RD_DAT_LUT3_O_12_I0_LUT2_O.XA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \WBs_RD_DAT_LUT3_O_12_I0_LUT2_O.XAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \WBs_RD_DAT_LUT3_O_12_I0_LUT2_O.XB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \WBs_RD_DAT_LUT3_O_12_I0_LUT2_O.XB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \WBs_RD_DAT_LUT3_O_12_I0_LUT2_O.XSL ;
  wire WBs_RD_DAT_LUT3_O_12_I2;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \WBs_RD_DAT_LUT3_O_12_I2_LUT2_O.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \WBs_RD_DAT_LUT3_O_12_I2_LUT2_O.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \WBs_RD_DAT_LUT3_O_12_I2_LUT2_O.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \WBs_RD_DAT_LUT3_O_12_I2_LUT2_O.XA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \WBs_RD_DAT_LUT3_O_12_I2_LUT2_O.XA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \WBs_RD_DAT_LUT3_O_12_I2_LUT2_O.XAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \WBs_RD_DAT_LUT3_O_12_I2_LUT2_O.XB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \WBs_RD_DAT_LUT3_O_12_I2_LUT2_O.XB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \WBs_RD_DAT_LUT3_O_12_I2_LUT2_O.XSL ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \WBs_RD_DAT_LUT3_O_13.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \WBs_RD_DAT_LUT3_O_13.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \WBs_RD_DAT_LUT3_O_13.I2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \WBs_RD_DAT_LUT3_O_13.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \WBs_RD_DAT_LUT3_O_13.XA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \WBs_RD_DAT_LUT3_O_13.XA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \WBs_RD_DAT_LUT3_O_13.XAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \WBs_RD_DAT_LUT3_O_13.XB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \WBs_RD_DAT_LUT3_O_13.XB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \WBs_RD_DAT_LUT3_O_13.XSL ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \WBs_RD_DAT_LUT3_O_14.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \WBs_RD_DAT_LUT3_O_14.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \WBs_RD_DAT_LUT3_O_14.I2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \WBs_RD_DAT_LUT3_O_14.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \WBs_RD_DAT_LUT3_O_14.XA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \WBs_RD_DAT_LUT3_O_14.XA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \WBs_RD_DAT_LUT3_O_14.XAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \WBs_RD_DAT_LUT3_O_14.XB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \WBs_RD_DAT_LUT3_O_14.XB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \WBs_RD_DAT_LUT3_O_14.XSL ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \WBs_RD_DAT_LUT3_O_15.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \WBs_RD_DAT_LUT3_O_15.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \WBs_RD_DAT_LUT3_O_15.I2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \WBs_RD_DAT_LUT3_O_15.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \WBs_RD_DAT_LUT3_O_15.XA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \WBs_RD_DAT_LUT3_O_15.XA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \WBs_RD_DAT_LUT3_O_15.XAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \WBs_RD_DAT_LUT3_O_15.XB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \WBs_RD_DAT_LUT3_O_15.XB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \WBs_RD_DAT_LUT3_O_15.XSL ;
  wire WBs_RD_DAT_LUT3_O_15_I0;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \WBs_RD_DAT_LUT3_O_15_I0_LUT2_O.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \WBs_RD_DAT_LUT3_O_15_I0_LUT2_O.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \WBs_RD_DAT_LUT3_O_15_I0_LUT2_O.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \WBs_RD_DAT_LUT3_O_15_I0_LUT2_O.XA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \WBs_RD_DAT_LUT3_O_15_I0_LUT2_O.XA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \WBs_RD_DAT_LUT3_O_15_I0_LUT2_O.XAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \WBs_RD_DAT_LUT3_O_15_I0_LUT2_O.XB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \WBs_RD_DAT_LUT3_O_15_I0_LUT2_O.XB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \WBs_RD_DAT_LUT3_O_15_I0_LUT2_O.XSL ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \WBs_RD_DAT_LUT3_O_16.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \WBs_RD_DAT_LUT3_O_16.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \WBs_RD_DAT_LUT3_O_16.I2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \WBs_RD_DAT_LUT3_O_16.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \WBs_RD_DAT_LUT3_O_16.XA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \WBs_RD_DAT_LUT3_O_16.XA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \WBs_RD_DAT_LUT3_O_16.XAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \WBs_RD_DAT_LUT3_O_16.XB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \WBs_RD_DAT_LUT3_O_16.XB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \WBs_RD_DAT_LUT3_O_16.XSL ;
  wire WBs_RD_DAT_LUT3_O_16_I0;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \WBs_RD_DAT_LUT3_O_16_I0_LUT2_O.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \WBs_RD_DAT_LUT3_O_16_I0_LUT2_O.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \WBs_RD_DAT_LUT3_O_16_I0_LUT2_O.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \WBs_RD_DAT_LUT3_O_16_I0_LUT2_O.XA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \WBs_RD_DAT_LUT3_O_16_I0_LUT2_O.XA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \WBs_RD_DAT_LUT3_O_16_I0_LUT2_O.XAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \WBs_RD_DAT_LUT3_O_16_I0_LUT2_O.XB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \WBs_RD_DAT_LUT3_O_16_I0_LUT2_O.XB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \WBs_RD_DAT_LUT3_O_16_I0_LUT2_O.XSL ;
  wire WBs_RD_DAT_LUT3_O_1_I0;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \WBs_RD_DAT_LUT3_O_1_I0_LUT2_O.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \WBs_RD_DAT_LUT3_O_1_I0_LUT2_O.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \WBs_RD_DAT_LUT3_O_1_I0_LUT2_O.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \WBs_RD_DAT_LUT3_O_1_I0_LUT2_O.XA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \WBs_RD_DAT_LUT3_O_1_I0_LUT2_O.XA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \WBs_RD_DAT_LUT3_O_1_I0_LUT2_O.XAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \WBs_RD_DAT_LUT3_O_1_I0_LUT2_O.XB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \WBs_RD_DAT_LUT3_O_1_I0_LUT2_O.XB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \WBs_RD_DAT_LUT3_O_1_I0_LUT2_O.XSL ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \WBs_RD_DAT_LUT3_O_2.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \WBs_RD_DAT_LUT3_O_2.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \WBs_RD_DAT_LUT3_O_2.I2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \WBs_RD_DAT_LUT3_O_2.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \WBs_RD_DAT_LUT3_O_2.XA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \WBs_RD_DAT_LUT3_O_2.XA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \WBs_RD_DAT_LUT3_O_2.XAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \WBs_RD_DAT_LUT3_O_2.XB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \WBs_RD_DAT_LUT3_O_2.XB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \WBs_RD_DAT_LUT3_O_2.XSL ;
  wire WBs_RD_DAT_LUT3_O_2_I0;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \WBs_RD_DAT_LUT3_O_2_I0_LUT2_O.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \WBs_RD_DAT_LUT3_O_2_I0_LUT2_O.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \WBs_RD_DAT_LUT3_O_2_I0_LUT2_O.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \WBs_RD_DAT_LUT3_O_2_I0_LUT2_O.XA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \WBs_RD_DAT_LUT3_O_2_I0_LUT2_O.XA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \WBs_RD_DAT_LUT3_O_2_I0_LUT2_O.XAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \WBs_RD_DAT_LUT3_O_2_I0_LUT2_O.XB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \WBs_RD_DAT_LUT3_O_2_I0_LUT2_O.XB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \WBs_RD_DAT_LUT3_O_2_I0_LUT2_O.XSL ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \WBs_RD_DAT_LUT3_O_3.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \WBs_RD_DAT_LUT3_O_3.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \WBs_RD_DAT_LUT3_O_3.I2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \WBs_RD_DAT_LUT3_O_3.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \WBs_RD_DAT_LUT3_O_3.XA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \WBs_RD_DAT_LUT3_O_3.XA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \WBs_RD_DAT_LUT3_O_3.XAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \WBs_RD_DAT_LUT3_O_3.XB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \WBs_RD_DAT_LUT3_O_3.XB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \WBs_RD_DAT_LUT3_O_3.XSL ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \WBs_RD_DAT_LUT3_O_4.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \WBs_RD_DAT_LUT3_O_4.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \WBs_RD_DAT_LUT3_O_4.I2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \WBs_RD_DAT_LUT3_O_4.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \WBs_RD_DAT_LUT3_O_4.XA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \WBs_RD_DAT_LUT3_O_4.XA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \WBs_RD_DAT_LUT3_O_4.XAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \WBs_RD_DAT_LUT3_O_4.XB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \WBs_RD_DAT_LUT3_O_4.XB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \WBs_RD_DAT_LUT3_O_4.XSL ;
  wire WBs_RD_DAT_LUT3_O_4_I0;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \WBs_RD_DAT_LUT3_O_4_I0_LUT2_O.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \WBs_RD_DAT_LUT3_O_4_I0_LUT2_O.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \WBs_RD_DAT_LUT3_O_4_I0_LUT2_O.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \WBs_RD_DAT_LUT3_O_4_I0_LUT2_O.XA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \WBs_RD_DAT_LUT3_O_4_I0_LUT2_O.XA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \WBs_RD_DAT_LUT3_O_4_I0_LUT2_O.XAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \WBs_RD_DAT_LUT3_O_4_I0_LUT2_O.XB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \WBs_RD_DAT_LUT3_O_4_I0_LUT2_O.XB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \WBs_RD_DAT_LUT3_O_4_I0_LUT2_O.XSL ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \WBs_RD_DAT_LUT3_O_5.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \WBs_RD_DAT_LUT3_O_5.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \WBs_RD_DAT_LUT3_O_5.I2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \WBs_RD_DAT_LUT3_O_5.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \WBs_RD_DAT_LUT3_O_5.XA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \WBs_RD_DAT_LUT3_O_5.XA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \WBs_RD_DAT_LUT3_O_5.XAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \WBs_RD_DAT_LUT3_O_5.XB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \WBs_RD_DAT_LUT3_O_5.XB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \WBs_RD_DAT_LUT3_O_5.XSL ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \WBs_RD_DAT_LUT3_O_6.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \WBs_RD_DAT_LUT3_O_6.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \WBs_RD_DAT_LUT3_O_6.I2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \WBs_RD_DAT_LUT3_O_6.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \WBs_RD_DAT_LUT3_O_6.XA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \WBs_RD_DAT_LUT3_O_6.XA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \WBs_RD_DAT_LUT3_O_6.XAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \WBs_RD_DAT_LUT3_O_6.XB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \WBs_RD_DAT_LUT3_O_6.XB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \WBs_RD_DAT_LUT3_O_6.XSL ;
  wire WBs_RD_DAT_LUT3_O_6_I0;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \WBs_RD_DAT_LUT3_O_6_I0_LUT2_O.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \WBs_RD_DAT_LUT3_O_6_I0_LUT2_O.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \WBs_RD_DAT_LUT3_O_6_I0_LUT2_O.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \WBs_RD_DAT_LUT3_O_6_I0_LUT2_O.XA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \WBs_RD_DAT_LUT3_O_6_I0_LUT2_O.XA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \WBs_RD_DAT_LUT3_O_6_I0_LUT2_O.XAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \WBs_RD_DAT_LUT3_O_6_I0_LUT2_O.XB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \WBs_RD_DAT_LUT3_O_6_I0_LUT2_O.XB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \WBs_RD_DAT_LUT3_O_6_I0_LUT2_O.XSL ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \WBs_RD_DAT_LUT3_O_7.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \WBs_RD_DAT_LUT3_O_7.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \WBs_RD_DAT_LUT3_O_7.I2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \WBs_RD_DAT_LUT3_O_7.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \WBs_RD_DAT_LUT3_O_7.XA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \WBs_RD_DAT_LUT3_O_7.XA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \WBs_RD_DAT_LUT3_O_7.XAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \WBs_RD_DAT_LUT3_O_7.XB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \WBs_RD_DAT_LUT3_O_7.XB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \WBs_RD_DAT_LUT3_O_7.XSL ;
  wire WBs_RD_DAT_LUT3_O_7_I0;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \WBs_RD_DAT_LUT3_O_7_I0_LUT2_O.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \WBs_RD_DAT_LUT3_O_7_I0_LUT2_O.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \WBs_RD_DAT_LUT3_O_7_I0_LUT2_O.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \WBs_RD_DAT_LUT3_O_7_I0_LUT2_O.XA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \WBs_RD_DAT_LUT3_O_7_I0_LUT2_O.XA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \WBs_RD_DAT_LUT3_O_7_I0_LUT2_O.XAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \WBs_RD_DAT_LUT3_O_7_I0_LUT2_O.XB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \WBs_RD_DAT_LUT3_O_7_I0_LUT2_O.XB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \WBs_RD_DAT_LUT3_O_7_I0_LUT2_O.XSL ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \WBs_RD_DAT_LUT3_O_8.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \WBs_RD_DAT_LUT3_O_8.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \WBs_RD_DAT_LUT3_O_8.I2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \WBs_RD_DAT_LUT3_O_8.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \WBs_RD_DAT_LUT3_O_8.XA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \WBs_RD_DAT_LUT3_O_8.XA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \WBs_RD_DAT_LUT3_O_8.XAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \WBs_RD_DAT_LUT3_O_8.XB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \WBs_RD_DAT_LUT3_O_8.XB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \WBs_RD_DAT_LUT3_O_8.XSL ;
  wire WBs_RD_DAT_LUT3_O_8_I0;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \WBs_RD_DAT_LUT3_O_8_I0_LUT2_O.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \WBs_RD_DAT_LUT3_O_8_I0_LUT2_O.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \WBs_RD_DAT_LUT3_O_8_I0_LUT2_O.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \WBs_RD_DAT_LUT3_O_8_I0_LUT2_O.XA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \WBs_RD_DAT_LUT3_O_8_I0_LUT2_O.XA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \WBs_RD_DAT_LUT3_O_8_I0_LUT2_O.XAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \WBs_RD_DAT_LUT3_O_8_I0_LUT2_O.XB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \WBs_RD_DAT_LUT3_O_8_I0_LUT2_O.XB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \WBs_RD_DAT_LUT3_O_8_I0_LUT2_O.XSL ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \WBs_RD_DAT_LUT3_O_9.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \WBs_RD_DAT_LUT3_O_9.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \WBs_RD_DAT_LUT3_O_9.I2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \WBs_RD_DAT_LUT3_O_9.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \WBs_RD_DAT_LUT3_O_9.XA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \WBs_RD_DAT_LUT3_O_9.XA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \WBs_RD_DAT_LUT3_O_9.XAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \WBs_RD_DAT_LUT3_O_9.XB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \WBs_RD_DAT_LUT3_O_9.XB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \WBs_RD_DAT_LUT3_O_9.XSL ;
  wire WBs_RD_DAT_LUT3_O_9_I0;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \WBs_RD_DAT_LUT3_O_9_I0_LUT2_O.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \WBs_RD_DAT_LUT3_O_9_I0_LUT2_O.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \WBs_RD_DAT_LUT3_O_9_I0_LUT2_O.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \WBs_RD_DAT_LUT3_O_9_I0_LUT2_O.XA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \WBs_RD_DAT_LUT3_O_9_I0_LUT2_O.XA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \WBs_RD_DAT_LUT3_O_9_I0_LUT2_O.XAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \WBs_RD_DAT_LUT3_O_9_I0_LUT2_O.XB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \WBs_RD_DAT_LUT3_O_9_I0_LUT2_O.XB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \WBs_RD_DAT_LUT3_O_9_I0_LUT2_O.XSL ;
  wire WBs_RD_DAT_LUT3_O_9_I1;
  wire WBs_RD_DAT_LUT3_O_I1;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \WBs_RD_DAT_LUT3_O_I1_LUT4_O.BA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \WBs_RD_DAT_LUT3_O_I1_LUT4_O.BA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \WBs_RD_DAT_LUT3_O_I1_LUT4_O.BAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \WBs_RD_DAT_LUT3_O_I1_LUT4_O.BB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \WBs_RD_DAT_LUT3_O_I1_LUT4_O.BB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \WBs_RD_DAT_LUT3_O_I1_LUT4_O.BSL ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \WBs_RD_DAT_LUT3_O_I1_LUT4_O.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \WBs_RD_DAT_LUT3_O_I1_LUT4_O.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \WBs_RD_DAT_LUT3_O_I1_LUT4_O.I2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \WBs_RD_DAT_LUT3_O_I1_LUT4_O.I3 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \WBs_RD_DAT_LUT3_O_I1_LUT4_O.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \WBs_RD_DAT_LUT3_O_I1_LUT4_O.TA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \WBs_RD_DAT_LUT3_O_I1_LUT4_O.TA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \WBs_RD_DAT_LUT3_O_I1_LUT4_O.TAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \WBs_RD_DAT_LUT3_O_I1_LUT4_O.TB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \WBs_RD_DAT_LUT3_O_I1_LUT4_O.TB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \WBs_RD_DAT_LUT3_O_I1_LUT4_O.TBS ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \WBs_RD_DAT_LUT3_O_I1_LUT4_O.TSL ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \WBs_RD_DAT_LUT4_O.BA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \WBs_RD_DAT_LUT4_O.BA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \WBs_RD_DAT_LUT4_O.BAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \WBs_RD_DAT_LUT4_O.BB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \WBs_RD_DAT_LUT4_O.BB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \WBs_RD_DAT_LUT4_O.BSL ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \WBs_RD_DAT_LUT4_O.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \WBs_RD_DAT_LUT4_O.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \WBs_RD_DAT_LUT4_O.I2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \WBs_RD_DAT_LUT4_O.I3 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \WBs_RD_DAT_LUT4_O.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \WBs_RD_DAT_LUT4_O.TA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \WBs_RD_DAT_LUT4_O.TA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \WBs_RD_DAT_LUT4_O.TAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \WBs_RD_DAT_LUT4_O.TB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \WBs_RD_DAT_LUT4_O.TB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \WBs_RD_DAT_LUT4_O.TBS ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \WBs_RD_DAT_LUT4_O.TSL ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \WBs_RD_DAT_LUT4_O_1.BA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \WBs_RD_DAT_LUT4_O_1.BA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \WBs_RD_DAT_LUT4_O_1.BAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \WBs_RD_DAT_LUT4_O_1.BB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \WBs_RD_DAT_LUT4_O_1.BB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \WBs_RD_DAT_LUT4_O_1.BSL ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \WBs_RD_DAT_LUT4_O_1.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \WBs_RD_DAT_LUT4_O_1.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \WBs_RD_DAT_LUT4_O_1.I2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \WBs_RD_DAT_LUT4_O_1.I3 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \WBs_RD_DAT_LUT4_O_1.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \WBs_RD_DAT_LUT4_O_1.TA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \WBs_RD_DAT_LUT4_O_1.TA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \WBs_RD_DAT_LUT4_O_1.TAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \WBs_RD_DAT_LUT4_O_1.TB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \WBs_RD_DAT_LUT4_O_1.TB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \WBs_RD_DAT_LUT4_O_1.TBS ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \WBs_RD_DAT_LUT4_O_1.TSL ;
  wire WBs_RD_DAT_LUT4_O_1_I1;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \WBs_RD_DAT_LUT4_O_1_I1_LUT2_O.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \WBs_RD_DAT_LUT4_O_1_I1_LUT2_O.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \WBs_RD_DAT_LUT4_O_1_I1_LUT2_O.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \WBs_RD_DAT_LUT4_O_1_I1_LUT2_O.XA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \WBs_RD_DAT_LUT4_O_1_I1_LUT2_O.XA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \WBs_RD_DAT_LUT4_O_1_I1_LUT2_O.XAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \WBs_RD_DAT_LUT4_O_1_I1_LUT2_O.XB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \WBs_RD_DAT_LUT4_O_1_I1_LUT2_O.XB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \WBs_RD_DAT_LUT4_O_1_I1_LUT2_O.XSL ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \WBs_RD_DAT_LUT4_O_2.BA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \WBs_RD_DAT_LUT4_O_2.BA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \WBs_RD_DAT_LUT4_O_2.BAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \WBs_RD_DAT_LUT4_O_2.BB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \WBs_RD_DAT_LUT4_O_2.BB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \WBs_RD_DAT_LUT4_O_2.BSL ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \WBs_RD_DAT_LUT4_O_2.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \WBs_RD_DAT_LUT4_O_2.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \WBs_RD_DAT_LUT4_O_2.I2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \WBs_RD_DAT_LUT4_O_2.I3 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \WBs_RD_DAT_LUT4_O_2.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \WBs_RD_DAT_LUT4_O_2.TA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \WBs_RD_DAT_LUT4_O_2.TA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \WBs_RD_DAT_LUT4_O_2.TAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \WBs_RD_DAT_LUT4_O_2.TB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \WBs_RD_DAT_LUT4_O_2.TB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \WBs_RD_DAT_LUT4_O_2.TBS ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \WBs_RD_DAT_LUT4_O_2.TSL ;
  wire WBs_RD_DAT_LUT4_O_2_I1;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \WBs_RD_DAT_LUT4_O_2_I1_LUT2_O.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \WBs_RD_DAT_LUT4_O_2_I1_LUT2_O.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \WBs_RD_DAT_LUT4_O_2_I1_LUT2_O.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \WBs_RD_DAT_LUT4_O_2_I1_LUT2_O.XA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \WBs_RD_DAT_LUT4_O_2_I1_LUT2_O.XA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \WBs_RD_DAT_LUT4_O_2_I1_LUT2_O.XAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \WBs_RD_DAT_LUT4_O_2_I1_LUT2_O.XB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \WBs_RD_DAT_LUT4_O_2_I1_LUT2_O.XB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \WBs_RD_DAT_LUT4_O_2_I1_LUT2_O.XSL ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \WBs_RD_DAT_LUT4_O_3.BA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \WBs_RD_DAT_LUT4_O_3.BA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \WBs_RD_DAT_LUT4_O_3.BAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \WBs_RD_DAT_LUT4_O_3.BB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \WBs_RD_DAT_LUT4_O_3.BB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \WBs_RD_DAT_LUT4_O_3.BSL ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \WBs_RD_DAT_LUT4_O_3.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \WBs_RD_DAT_LUT4_O_3.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \WBs_RD_DAT_LUT4_O_3.I2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \WBs_RD_DAT_LUT4_O_3.I3 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \WBs_RD_DAT_LUT4_O_3.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \WBs_RD_DAT_LUT4_O_3.TA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \WBs_RD_DAT_LUT4_O_3.TA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \WBs_RD_DAT_LUT4_O_3.TAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \WBs_RD_DAT_LUT4_O_3.TB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \WBs_RD_DAT_LUT4_O_3.TB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \WBs_RD_DAT_LUT4_O_3.TBS ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \WBs_RD_DAT_LUT4_O_3.TSL ;
  wire WBs_RD_DAT_LUT4_O_3_I1;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \WBs_RD_DAT_LUT4_O_3_I1_LUT2_O.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \WBs_RD_DAT_LUT4_O_3_I1_LUT2_O.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \WBs_RD_DAT_LUT4_O_3_I1_LUT2_O.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \WBs_RD_DAT_LUT4_O_3_I1_LUT2_O.XA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \WBs_RD_DAT_LUT4_O_3_I1_LUT2_O.XA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \WBs_RD_DAT_LUT4_O_3_I1_LUT2_O.XAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \WBs_RD_DAT_LUT4_O_3_I1_LUT2_O.XB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \WBs_RD_DAT_LUT4_O_3_I1_LUT2_O.XB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \WBs_RD_DAT_LUT4_O_3_I1_LUT2_O.XSL ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \WBs_RD_DAT_LUT4_O_4.BA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \WBs_RD_DAT_LUT4_O_4.BA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \WBs_RD_DAT_LUT4_O_4.BAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \WBs_RD_DAT_LUT4_O_4.BB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \WBs_RD_DAT_LUT4_O_4.BB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \WBs_RD_DAT_LUT4_O_4.BSL ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \WBs_RD_DAT_LUT4_O_4.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \WBs_RD_DAT_LUT4_O_4.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \WBs_RD_DAT_LUT4_O_4.I2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \WBs_RD_DAT_LUT4_O_4.I3 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \WBs_RD_DAT_LUT4_O_4.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \WBs_RD_DAT_LUT4_O_4.TA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \WBs_RD_DAT_LUT4_O_4.TA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \WBs_RD_DAT_LUT4_O_4.TAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \WBs_RD_DAT_LUT4_O_4.TB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \WBs_RD_DAT_LUT4_O_4.TB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \WBs_RD_DAT_LUT4_O_4.TBS ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \WBs_RD_DAT_LUT4_O_4.TSL ;
  wire WBs_RD_DAT_LUT4_O_4_I1;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \WBs_RD_DAT_LUT4_O_4_I1_LUT2_O.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \WBs_RD_DAT_LUT4_O_4_I1_LUT2_O.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \WBs_RD_DAT_LUT4_O_4_I1_LUT2_O.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \WBs_RD_DAT_LUT4_O_4_I1_LUT2_O.XA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \WBs_RD_DAT_LUT4_O_4_I1_LUT2_O.XA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \WBs_RD_DAT_LUT4_O_4_I1_LUT2_O.XAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \WBs_RD_DAT_LUT4_O_4_I1_LUT2_O.XB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \WBs_RD_DAT_LUT4_O_4_I1_LUT2_O.XB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \WBs_RD_DAT_LUT4_O_4_I1_LUT2_O.XSL ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \WBs_RD_DAT_LUT4_O_5.BA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \WBs_RD_DAT_LUT4_O_5.BA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \WBs_RD_DAT_LUT4_O_5.BAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \WBs_RD_DAT_LUT4_O_5.BB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \WBs_RD_DAT_LUT4_O_5.BB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \WBs_RD_DAT_LUT4_O_5.BSL ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \WBs_RD_DAT_LUT4_O_5.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \WBs_RD_DAT_LUT4_O_5.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \WBs_RD_DAT_LUT4_O_5.I2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \WBs_RD_DAT_LUT4_O_5.I3 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \WBs_RD_DAT_LUT4_O_5.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \WBs_RD_DAT_LUT4_O_5.TA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \WBs_RD_DAT_LUT4_O_5.TA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \WBs_RD_DAT_LUT4_O_5.TAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \WBs_RD_DAT_LUT4_O_5.TB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \WBs_RD_DAT_LUT4_O_5.TB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \WBs_RD_DAT_LUT4_O_5.TBS ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \WBs_RD_DAT_LUT4_O_5.TSL ;
  wire WBs_RD_DAT_LUT4_O_5_I1;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \WBs_RD_DAT_LUT4_O_5_I1_LUT2_O.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \WBs_RD_DAT_LUT4_O_5_I1_LUT2_O.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \WBs_RD_DAT_LUT4_O_5_I1_LUT2_O.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \WBs_RD_DAT_LUT4_O_5_I1_LUT2_O.XA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \WBs_RD_DAT_LUT4_O_5_I1_LUT2_O.XA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \WBs_RD_DAT_LUT4_O_5_I1_LUT2_O.XAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \WBs_RD_DAT_LUT4_O_5_I1_LUT2_O.XB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \WBs_RD_DAT_LUT4_O_5_I1_LUT2_O.XB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \WBs_RD_DAT_LUT4_O_5_I1_LUT2_O.XSL ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \WBs_RD_DAT_LUT4_O_6.BA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \WBs_RD_DAT_LUT4_O_6.BA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \WBs_RD_DAT_LUT4_O_6.BAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \WBs_RD_DAT_LUT4_O_6.BB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \WBs_RD_DAT_LUT4_O_6.BB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \WBs_RD_DAT_LUT4_O_6.BSL ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \WBs_RD_DAT_LUT4_O_6.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \WBs_RD_DAT_LUT4_O_6.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \WBs_RD_DAT_LUT4_O_6.I2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \WBs_RD_DAT_LUT4_O_6.I3 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \WBs_RD_DAT_LUT4_O_6.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \WBs_RD_DAT_LUT4_O_6.TA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \WBs_RD_DAT_LUT4_O_6.TA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \WBs_RD_DAT_LUT4_O_6.TAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \WBs_RD_DAT_LUT4_O_6.TB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \WBs_RD_DAT_LUT4_O_6.TB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \WBs_RD_DAT_LUT4_O_6.TBS ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \WBs_RD_DAT_LUT4_O_6.TSL ;
  wire WBs_RD_DAT_LUT4_O_6_I1;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \WBs_RD_DAT_LUT4_O_6_I1_LUT2_O.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \WBs_RD_DAT_LUT4_O_6_I1_LUT2_O.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \WBs_RD_DAT_LUT4_O_6_I1_LUT2_O.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \WBs_RD_DAT_LUT4_O_6_I1_LUT2_O.XA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \WBs_RD_DAT_LUT4_O_6_I1_LUT2_O.XA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \WBs_RD_DAT_LUT4_O_6_I1_LUT2_O.XAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \WBs_RD_DAT_LUT4_O_6_I1_LUT2_O.XB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \WBs_RD_DAT_LUT4_O_6_I1_LUT2_O.XB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \WBs_RD_DAT_LUT4_O_6_I1_LUT2_O.XSL ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \WBs_RD_DAT_LUT4_O_7.BA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \WBs_RD_DAT_LUT4_O_7.BA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \WBs_RD_DAT_LUT4_O_7.BAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \WBs_RD_DAT_LUT4_O_7.BB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \WBs_RD_DAT_LUT4_O_7.BB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \WBs_RD_DAT_LUT4_O_7.BSL ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \WBs_RD_DAT_LUT4_O_7.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \WBs_RD_DAT_LUT4_O_7.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \WBs_RD_DAT_LUT4_O_7.I2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \WBs_RD_DAT_LUT4_O_7.I3 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \WBs_RD_DAT_LUT4_O_7.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \WBs_RD_DAT_LUT4_O_7.TA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \WBs_RD_DAT_LUT4_O_7.TA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \WBs_RD_DAT_LUT4_O_7.TAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \WBs_RD_DAT_LUT4_O_7.TB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \WBs_RD_DAT_LUT4_O_7.TB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \WBs_RD_DAT_LUT4_O_7.TBS ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \WBs_RD_DAT_LUT4_O_7.TSL ;
  wire WBs_RD_DAT_LUT4_O_7_I1;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \WBs_RD_DAT_LUT4_O_7_I1_LUT2_O.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \WBs_RD_DAT_LUT4_O_7_I1_LUT2_O.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \WBs_RD_DAT_LUT4_O_7_I1_LUT2_O.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \WBs_RD_DAT_LUT4_O_7_I1_LUT2_O.XA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \WBs_RD_DAT_LUT4_O_7_I1_LUT2_O.XA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \WBs_RD_DAT_LUT4_O_7_I1_LUT2_O.XAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \WBs_RD_DAT_LUT4_O_7_I1_LUT2_O.XB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \WBs_RD_DAT_LUT4_O_7_I1_LUT2_O.XB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \WBs_RD_DAT_LUT4_O_7_I1_LUT2_O.XSL ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \WBs_RD_DAT_LUT4_O_8.BA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \WBs_RD_DAT_LUT4_O_8.BA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \WBs_RD_DAT_LUT4_O_8.BAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \WBs_RD_DAT_LUT4_O_8.BB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \WBs_RD_DAT_LUT4_O_8.BB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \WBs_RD_DAT_LUT4_O_8.BSL ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \WBs_RD_DAT_LUT4_O_8.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \WBs_RD_DAT_LUT4_O_8.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \WBs_RD_DAT_LUT4_O_8.I2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \WBs_RD_DAT_LUT4_O_8.I3 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \WBs_RD_DAT_LUT4_O_8.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \WBs_RD_DAT_LUT4_O_8.TA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \WBs_RD_DAT_LUT4_O_8.TA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \WBs_RD_DAT_LUT4_O_8.TAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \WBs_RD_DAT_LUT4_O_8.TB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \WBs_RD_DAT_LUT4_O_8.TB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \WBs_RD_DAT_LUT4_O_8.TBS ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \WBs_RD_DAT_LUT4_O_8.TSL ;
  wire WBs_RD_DAT_LUT4_O_8_I1;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \WBs_RD_DAT_LUT4_O_8_I1_LUT2_O.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \WBs_RD_DAT_LUT4_O_8_I1_LUT2_O.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \WBs_RD_DAT_LUT4_O_8_I1_LUT2_O.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \WBs_RD_DAT_LUT4_O_8_I1_LUT2_O.XA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \WBs_RD_DAT_LUT4_O_8_I1_LUT2_O.XA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \WBs_RD_DAT_LUT4_O_8_I1_LUT2_O.XAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \WBs_RD_DAT_LUT4_O_8_I1_LUT2_O.XB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \WBs_RD_DAT_LUT4_O_8_I1_LUT2_O.XB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \WBs_RD_DAT_LUT4_O_8_I1_LUT2_O.XSL ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \WBs_RD_DAT_LUT4_O_9.BA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \WBs_RD_DAT_LUT4_O_9.BA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \WBs_RD_DAT_LUT4_O_9.BAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \WBs_RD_DAT_LUT4_O_9.BB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \WBs_RD_DAT_LUT4_O_9.BB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \WBs_RD_DAT_LUT4_O_9.BSL ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \WBs_RD_DAT_LUT4_O_9.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \WBs_RD_DAT_LUT4_O_9.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \WBs_RD_DAT_LUT4_O_9.I2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \WBs_RD_DAT_LUT4_O_9.I3 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \WBs_RD_DAT_LUT4_O_9.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \WBs_RD_DAT_LUT4_O_9.TA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \WBs_RD_DAT_LUT4_O_9.TA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \WBs_RD_DAT_LUT4_O_9.TAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \WBs_RD_DAT_LUT4_O_9.TB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \WBs_RD_DAT_LUT4_O_9.TB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \WBs_RD_DAT_LUT4_O_9.TBS ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \WBs_RD_DAT_LUT4_O_9.TSL ;
  wire WBs_RD_DAT_LUT4_O_9_I1;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \WBs_RD_DAT_LUT4_O_9_I1_LUT2_O.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \WBs_RD_DAT_LUT4_O_9_I1_LUT2_O.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \WBs_RD_DAT_LUT4_O_9_I1_LUT2_O.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \WBs_RD_DAT_LUT4_O_9_I1_LUT2_O.XA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \WBs_RD_DAT_LUT4_O_9_I1_LUT2_O.XA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \WBs_RD_DAT_LUT4_O_9_I1_LUT2_O.XAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \WBs_RD_DAT_LUT4_O_9_I1_LUT2_O.XB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \WBs_RD_DAT_LUT4_O_9_I1_LUT2_O.XB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \WBs_RD_DAT_LUT4_O_9_I1_LUT2_O.XSL ;
  wire WBs_RD_DAT_LUT4_O_I1;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \WBs_RD_DAT_LUT4_O_I1_LUT2_O.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \WBs_RD_DAT_LUT4_O_I1_LUT2_O.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \WBs_RD_DAT_LUT4_O_I1_LUT2_O.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \WBs_RD_DAT_LUT4_O_I1_LUT2_O.XA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \WBs_RD_DAT_LUT4_O_I1_LUT2_O.XA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \WBs_RD_DAT_LUT4_O_I1_LUT2_O.XAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \WBs_RD_DAT_LUT4_O_I1_LUT2_O.XB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \WBs_RD_DAT_LUT4_O_I1_LUT2_O.XB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \WBs_RD_DAT_LUT4_O_I1_LUT2_O.XSL ;
  wire WBs_RD_DAT_LUT4_O_I2;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \WBs_RD_DAT_LUT4_O_I2_LUT4_O.BA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \WBs_RD_DAT_LUT4_O_I2_LUT4_O.BA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \WBs_RD_DAT_LUT4_O_I2_LUT4_O.BAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \WBs_RD_DAT_LUT4_O_I2_LUT4_O.BB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \WBs_RD_DAT_LUT4_O_I2_LUT4_O.BB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \WBs_RD_DAT_LUT4_O_I2_LUT4_O.BSL ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \WBs_RD_DAT_LUT4_O_I2_LUT4_O.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \WBs_RD_DAT_LUT4_O_I2_LUT4_O.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \WBs_RD_DAT_LUT4_O_I2_LUT4_O.I2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \WBs_RD_DAT_LUT4_O_I2_LUT4_O.I3 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \WBs_RD_DAT_LUT4_O_I2_LUT4_O.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \WBs_RD_DAT_LUT4_O_I2_LUT4_O.TA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \WBs_RD_DAT_LUT4_O_I2_LUT4_O.TA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \WBs_RD_DAT_LUT4_O_I2_LUT4_O.TAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \WBs_RD_DAT_LUT4_O_I2_LUT4_O.TB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \WBs_RD_DAT_LUT4_O_I2_LUT4_O.TB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \WBs_RD_DAT_LUT4_O_I2_LUT4_O.TBS ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \WBs_RD_DAT_LUT4_O_I2_LUT4_O.TSL ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:404.12-404.13" *)
  wire \WBs_RD_DAT_mux4x0_Q.A ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:405.12-405.13" *)
  wire \WBs_RD_DAT_mux4x0_Q.B ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:406.12-406.13" *)
  wire \WBs_RD_DAT_mux4x0_Q.C ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:407.12-407.13" *)
  wire \WBs_RD_DAT_mux4x0_Q.D ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:401.12-401.13" *)
  wire \WBs_RD_DAT_mux4x0_Q.Q ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:402.12-402.14" *)
  wire \WBs_RD_DAT_mux4x0_Q.S0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:403.12-403.14" *)
  wire \WBs_RD_DAT_mux4x0_Q.S1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:404.12-404.13" *)
  wire \WBs_RD_DAT_mux4x0_Q_1.A ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:405.12-405.13" *)
  wire \WBs_RD_DAT_mux4x0_Q_1.B ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:406.12-406.13" *)
  wire \WBs_RD_DAT_mux4x0_Q_1.C ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:407.12-407.13" *)
  wire \WBs_RD_DAT_mux4x0_Q_1.D ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:401.12-401.13" *)
  wire \WBs_RD_DAT_mux4x0_Q_1.Q ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:402.12-402.14" *)
  wire \WBs_RD_DAT_mux4x0_Q_1.S0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:403.12-403.14" *)
  wire \WBs_RD_DAT_mux4x0_Q_1.S1 ;
  wire WBs_RD_DAT_mux4x0_Q_S0;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \WBs_RD_DAT_mux4x0_Q_S0_LUT2_O.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \WBs_RD_DAT_mux4x0_Q_S0_LUT2_O.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \WBs_RD_DAT_mux4x0_Q_S0_LUT2_O.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \WBs_RD_DAT_mux4x0_Q_S0_LUT2_O.XA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \WBs_RD_DAT_mux4x0_Q_S0_LUT2_O.XA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \WBs_RD_DAT_mux4x0_Q_S0_LUT2_O.XAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \WBs_RD_DAT_mux4x0_Q_S0_LUT2_O.XB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \WBs_RD_DAT_mux4x0_Q_S0_LUT2_O.XB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \WBs_RD_DAT_mux4x0_Q_S0_LUT2_O.XSL ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:39.17-39.27" *)
  wire \WBs_WR_DAT(0) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:39.17-39.27" *)
  wire \WBs_WR_DAT(1) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:39.17-39.27" *)
  wire \WBs_WR_DAT(10) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:39.17-39.27" *)
  wire \WBs_WR_DAT(11) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:39.17-39.27" *)
  wire \WBs_WR_DAT(12) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:39.17-39.27" *)
  wire \WBs_WR_DAT(13) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:39.17-39.27" *)
  wire \WBs_WR_DAT(14) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:39.17-39.27" *)
  wire \WBs_WR_DAT(15) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:39.17-39.27" *)
  wire \WBs_WR_DAT(16) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:39.17-39.27" *)
  wire \WBs_WR_DAT(17) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:39.17-39.27" *)
  wire \WBs_WR_DAT(18) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:39.17-39.27" *)
  wire \WBs_WR_DAT(19) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:39.17-39.27" *)
  wire \WBs_WR_DAT(2) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:39.17-39.27" *)
  wire \WBs_WR_DAT(20) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:39.17-39.27" *)
  wire \WBs_WR_DAT(21) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:39.17-39.27" *)
  wire \WBs_WR_DAT(22) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:39.17-39.27" *)
  wire \WBs_WR_DAT(23) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:39.17-39.27" *)
  wire \WBs_WR_DAT(24) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:39.17-39.27" *)
  wire \WBs_WR_DAT(25) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:39.17-39.27" *)
  wire \WBs_WR_DAT(26) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:39.17-39.27" *)
  wire \WBs_WR_DAT(27) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:39.17-39.27" *)
  wire \WBs_WR_DAT(28) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:39.17-39.27" *)
  wire \WBs_WR_DAT(29) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:39.17-39.27" *)
  wire \WBs_WR_DAT(3) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:39.17-39.27" *)
  wire \WBs_WR_DAT(30) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:39.17-39.27" *)
  wire \WBs_WR_DAT(31) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:39.17-39.27" *)
  wire \WBs_WR_DAT(4) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:39.17-39.27" *)
  wire \WBs_WR_DAT(5) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:39.17-39.27" *)
  wire \WBs_WR_DAT(6) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:39.17-39.27" *)
  wire \WBs_WR_DAT(7) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:39.17-39.27" *)
  wire \WBs_WR_DAT(8) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:39.17-39.27" *)
  wire \WBs_WR_DAT(9) ;
  (* hdlname = "u_AL4S3B_FPGA_IP CLK_IP_i" *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:88.25-88.33" *)
  (* unused_bits = "0" *)
  wire \u_AL4S3B_FPGA_IP.CLK_IP_i ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:90.17-90.24|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(0) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:90.17-90.24|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(1) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:90.17-90.24|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(10) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:90.17-90.24|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(11) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:90.17-90.24|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(12) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:90.17-90.24|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(13) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:90.17-90.24|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(14) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:90.17-90.24|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(15) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:90.17-90.24|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(16) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:90.17-90.24|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(17) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:90.17-90.24|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(18) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:90.17-90.24|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(19) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:90.17-90.24|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(2) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:90.17-90.24|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(20) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:90.17-90.24|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(21) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:90.17-90.24|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(22) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:90.17-90.24|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(23) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:90.17-90.24|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(24) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:90.17-90.24|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(25) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:90.17-90.24|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(26) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:90.17-90.24|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(27) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:90.17-90.24|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(28) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:90.17-90.24|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(29) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:90.17-90.24|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(3) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:90.17-90.24|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(30) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:90.17-90.24|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(31) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:90.17-90.24|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(4) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:90.17-90.24|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(5) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:90.17-90.24|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(6) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:90.17-90.24|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(7) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:90.17-90.24|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(8) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:90.17-90.24|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(9) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_10_D ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_10_D_LUT3_O.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_10_D_LUT3_O.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_10_D_LUT3_O.I2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_10_D_LUT3_O.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_10_D_LUT3_O.XA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_10_D_LUT3_O.XA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_10_D_LUT3_O.XAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_10_D_LUT3_O.XB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_10_D_LUT3_O.XB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_10_D_LUT3_O.XSL ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_11_D ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_11_D_LUT3_O.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_11_D_LUT3_O.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_11_D_LUT3_O.I2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_11_D_LUT3_O.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_11_D_LUT3_O.XA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_11_D_LUT3_O.XA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_11_D_LUT3_O.XAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_11_D_LUT3_O.XB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_11_D_LUT3_O.XB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_11_D_LUT3_O.XSL ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_12_D ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_12_D_LUT3_O.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_12_D_LUT3_O.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_12_D_LUT3_O.I2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_12_D_LUT3_O.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_12_D_LUT3_O.XA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_12_D_LUT3_O.XA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_12_D_LUT3_O.XAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_12_D_LUT3_O.XB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_12_D_LUT3_O.XB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_12_D_LUT3_O.XSL ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_13_D ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_13_D_LUT3_O.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_13_D_LUT3_O.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_13_D_LUT3_O.I2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_13_D_LUT3_O.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_13_D_LUT3_O.XA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_13_D_LUT3_O.XA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_13_D_LUT3_O.XAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_13_D_LUT3_O.XB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_13_D_LUT3_O.XB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_13_D_LUT3_O.XSL ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_14_D ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_14_D_LUT3_O.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_14_D_LUT3_O.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_14_D_LUT3_O.I2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_14_D_LUT3_O.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_14_D_LUT3_O.XA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_14_D_LUT3_O.XA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_14_D_LUT3_O.XAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_14_D_LUT3_O.XB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_14_D_LUT3_O.XB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_14_D_LUT3_O.XSL ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_15_D ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_15_D_LUT3_O.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_15_D_LUT3_O.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_15_D_LUT3_O.I2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_15_D_LUT3_O.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_15_D_LUT3_O.XA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_15_D_LUT3_O.XA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_15_D_LUT3_O.XAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_15_D_LUT3_O.XB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_15_D_LUT3_O.XB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_15_D_LUT3_O.XSL ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_16_D ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_16_D_LUT3_O.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_16_D_LUT3_O.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_16_D_LUT3_O.I2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_16_D_LUT3_O.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_16_D_LUT3_O.XA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_16_D_LUT3_O.XA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_16_D_LUT3_O.XAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_16_D_LUT3_O.XB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_16_D_LUT3_O.XB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_16_D_LUT3_O.XSL ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_17_D ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_17_D_LUT3_O.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_17_D_LUT3_O.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_17_D_LUT3_O.I2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_17_D_LUT3_O.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_17_D_LUT3_O.XA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_17_D_LUT3_O.XA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_17_D_LUT3_O.XAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_17_D_LUT3_O.XB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_17_D_LUT3_O.XB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_17_D_LUT3_O.XSL ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_18_D ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_18_D_LUT3_O.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_18_D_LUT3_O.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_18_D_LUT3_O.I2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_18_D_LUT3_O.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_18_D_LUT3_O.XA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_18_D_LUT3_O.XA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_18_D_LUT3_O.XAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_18_D_LUT3_O.XB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_18_D_LUT3_O.XB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_18_D_LUT3_O.XSL ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_19_D ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_19_D_LUT3_O.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_19_D_LUT3_O.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_19_D_LUT3_O.I2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_19_D_LUT3_O.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_19_D_LUT3_O.XA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_19_D_LUT3_O.XA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_19_D_LUT3_O.XAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_19_D_LUT3_O.XB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_19_D_LUT3_O.XB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_19_D_LUT3_O.XSL ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_1_D ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_1_D_LUT3_O.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_1_D_LUT3_O.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_1_D_LUT3_O.I2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_1_D_LUT3_O.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_1_D_LUT3_O.XA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_1_D_LUT3_O.XA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_1_D_LUT3_O.XAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_1_D_LUT3_O.XB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_1_D_LUT3_O.XB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_1_D_LUT3_O.XSL ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_20_D ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_20_D_LUT3_O.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_20_D_LUT3_O.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_20_D_LUT3_O.I2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_20_D_LUT3_O.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_20_D_LUT3_O.XA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_20_D_LUT3_O.XA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_20_D_LUT3_O.XAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_20_D_LUT3_O.XB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_20_D_LUT3_O.XB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_20_D_LUT3_O.XSL ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_21_D ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_21_D_LUT3_O.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_21_D_LUT3_O.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_21_D_LUT3_O.I2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_21_D_LUT3_O.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_21_D_LUT3_O.XA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_21_D_LUT3_O.XA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_21_D_LUT3_O.XAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_21_D_LUT3_O.XB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_21_D_LUT3_O.XB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_21_D_LUT3_O.XSL ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_22_D ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_22_D_LUT3_O.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_22_D_LUT3_O.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_22_D_LUT3_O.I2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_22_D_LUT3_O.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_22_D_LUT3_O.XA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_22_D_LUT3_O.XA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_22_D_LUT3_O.XAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_22_D_LUT3_O.XB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_22_D_LUT3_O.XB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_22_D_LUT3_O.XSL ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_23_D ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_23_D_LUT3_O.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_23_D_LUT3_O.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_23_D_LUT3_O.I2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_23_D_LUT3_O.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_23_D_LUT3_O.XA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_23_D_LUT3_O.XA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_23_D_LUT3_O.XAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_23_D_LUT3_O.XB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_23_D_LUT3_O.XB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_23_D_LUT3_O.XSL ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_24_D ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_24_D_LUT3_O.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_24_D_LUT3_O.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_24_D_LUT3_O.I2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_24_D_LUT3_O.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_24_D_LUT3_O.XA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_24_D_LUT3_O.XA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_24_D_LUT3_O.XAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_24_D_LUT3_O.XB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_24_D_LUT3_O.XB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_24_D_LUT3_O.XSL ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_25_D ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_25_D_LUT3_O.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_25_D_LUT3_O.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_25_D_LUT3_O.I2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_25_D_LUT3_O.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_25_D_LUT3_O.XA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_25_D_LUT3_O.XA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_25_D_LUT3_O.XAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_25_D_LUT3_O.XB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_25_D_LUT3_O.XB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_25_D_LUT3_O.XSL ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_26_D ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_26_D_LUT3_O.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_26_D_LUT3_O.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_26_D_LUT3_O.I2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_26_D_LUT3_O.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_26_D_LUT3_O.XA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_26_D_LUT3_O.XA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_26_D_LUT3_O.XAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_26_D_LUT3_O.XB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_26_D_LUT3_O.XB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_26_D_LUT3_O.XSL ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_27_D ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_27_D_LUT3_O.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_27_D_LUT3_O.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_27_D_LUT3_O.I2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_27_D_LUT3_O.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_27_D_LUT3_O.XA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_27_D_LUT3_O.XA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_27_D_LUT3_O.XAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_27_D_LUT3_O.XB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_27_D_LUT3_O.XB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_27_D_LUT3_O.XSL ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_28_D ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_28_D_LUT3_O.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_28_D_LUT3_O.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_28_D_LUT3_O.I2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_28_D_LUT3_O.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_28_D_LUT3_O.XA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_28_D_LUT3_O.XA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_28_D_LUT3_O.XAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_28_D_LUT3_O.XB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_28_D_LUT3_O.XB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_28_D_LUT3_O.XSL ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_29_D ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_29_D_LUT3_O.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_29_D_LUT3_O.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_29_D_LUT3_O.I2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_29_D_LUT3_O.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_29_D_LUT3_O.XA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_29_D_LUT3_O.XA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_29_D_LUT3_O.XAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_29_D_LUT3_O.XB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_29_D_LUT3_O.XB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_29_D_LUT3_O.XSL ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_2_D ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_2_D_LUT3_O.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_2_D_LUT3_O.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_2_D_LUT3_O.I2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_2_D_LUT3_O.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_2_D_LUT3_O.XA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_2_D_LUT3_O.XA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_2_D_LUT3_O.XAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_2_D_LUT3_O.XB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_2_D_LUT3_O.XB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_2_D_LUT3_O.XSL ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_30_D ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_30_D_LUT3_O.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_30_D_LUT3_O.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_30_D_LUT3_O.I2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_30_D_LUT3_O.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_30_D_LUT3_O.XA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_30_D_LUT3_O.XA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_30_D_LUT3_O.XAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_30_D_LUT3_O.XB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_30_D_LUT3_O.XB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_30_D_LUT3_O.XSL ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_31_D ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_31_D_LUT3_O.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_31_D_LUT3_O.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_31_D_LUT3_O.I2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_31_D_LUT3_O.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_31_D_LUT3_O.XA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_31_D_LUT3_O.XA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_31_D_LUT3_O.XAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_31_D_LUT3_O.XB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_31_D_LUT3_O.XB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_31_D_LUT3_O.XSL ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_3_D ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_3_D_LUT3_O.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_3_D_LUT3_O.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_3_D_LUT3_O.I2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_3_D_LUT3_O.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_3_D_LUT3_O.XA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_3_D_LUT3_O.XA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_3_D_LUT3_O.XAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_3_D_LUT3_O.XB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_3_D_LUT3_O.XB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_3_D_LUT3_O.XSL ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_4_D ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_4_D_LUT3_O.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_4_D_LUT3_O.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_4_D_LUT3_O.I2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_4_D_LUT3_O.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_4_D_LUT3_O.XA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_4_D_LUT3_O.XA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_4_D_LUT3_O.XAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_4_D_LUT3_O.XB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_4_D_LUT3_O.XB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_4_D_LUT3_O.XSL ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_5_D ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_5_D_LUT3_O.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_5_D_LUT3_O.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_5_D_LUT3_O.I2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_5_D_LUT3_O.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_5_D_LUT3_O.XA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_5_D_LUT3_O.XA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_5_D_LUT3_O.XAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_5_D_LUT3_O.XB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_5_D_LUT3_O.XB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_5_D_LUT3_O.XSL ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_6_D ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_6_D_LUT3_O.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_6_D_LUT3_O.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_6_D_LUT3_O.I2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_6_D_LUT3_O.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_6_D_LUT3_O.XA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_6_D_LUT3_O.XA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_6_D_LUT3_O.XAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_6_D_LUT3_O.XB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_6_D_LUT3_O.XB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_6_D_LUT3_O.XSL ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_7_D ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_7_D_LUT3_O.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_7_D_LUT3_O.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_7_D_LUT3_O.I2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_7_D_LUT3_O.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_7_D_LUT3_O.XA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_7_D_LUT3_O.XA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_7_D_LUT3_O.XAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_7_D_LUT3_O.XB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_7_D_LUT3_O.XB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_7_D_LUT3_O.XSL ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_8_D ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_8_D_LUT3_O.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_8_D_LUT3_O.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_8_D_LUT3_O.I2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_8_D_LUT3_O.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_8_D_LUT3_O.XA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_8_D_LUT3_O.XA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_8_D_LUT3_O.XAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_8_D_LUT3_O.XB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_8_D_LUT3_O.XB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_8_D_LUT3_O.XSL ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_9_D ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_9_D_LUT3_O.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_9_D_LUT3_O.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_9_D_LUT3_O.I2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_9_D_LUT3_O.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_9_D_LUT3_O.XA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_9_D_LUT3_O.XA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_9_D_LUT3_O.XAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_9_D_LUT3_O.XB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_9_D_LUT3_O.XB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_9_D_LUT3_O.XSL ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_D ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_D_LUT3_O.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_D_LUT3_O.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_D_LUT3_O.I2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_D_LUT3_O.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_D_LUT3_O.XA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_D_LUT3_O.XA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_D_LUT3_O.XAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_D_LUT3_O.XB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_D_LUT3_O.XB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_D_LUT3_O.XSL ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:89.17-89.25|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(0) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:89.17-89.25|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(1) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:89.17-89.25|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(10) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:89.17-89.25|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(11) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:89.17-89.25|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(12) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:89.17-89.25|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(13) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:89.17-89.25|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(14) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:89.17-89.25|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(15) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:89.17-89.25|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(16) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:89.17-89.25|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(17) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:89.17-89.25|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(18) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:89.17-89.25|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(19) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:89.17-89.25|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(2) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:89.17-89.25|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(20) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:89.17-89.25|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(21) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:89.17-89.25|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(22) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:89.17-89.25|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(23) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:89.17-89.25|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(24) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:89.17-89.25|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(25) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:89.17-89.25|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(26) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:89.17-89.25|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(27) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:89.17-89.25|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(28) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:89.17-89.25|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(29) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:89.17-89.25|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(3) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:89.17-89.25|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(30) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:89.17-89.25|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(31) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:89.17-89.25|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(4) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:89.17-89.25|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(5) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:89.17-89.25|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(6) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:89.17-89.25|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(7) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:89.17-89.25|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(8) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:89.17-89.25|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(9) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_10_D ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_10_D_LUT3_O.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_10_D_LUT3_O.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_10_D_LUT3_O.I2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_10_D_LUT3_O.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_10_D_LUT3_O.XA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_10_D_LUT3_O.XA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_10_D_LUT3_O.XAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_10_D_LUT3_O.XB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_10_D_LUT3_O.XB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_10_D_LUT3_O.XSL ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_11_D ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_11_D_LUT3_O.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_11_D_LUT3_O.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_11_D_LUT3_O.I2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_11_D_LUT3_O.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_11_D_LUT3_O.XA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_11_D_LUT3_O.XA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_11_D_LUT3_O.XAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_11_D_LUT3_O.XB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_11_D_LUT3_O.XB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_11_D_LUT3_O.XSL ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_12_D ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_12_D_LUT3_O.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_12_D_LUT3_O.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_12_D_LUT3_O.I2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_12_D_LUT3_O.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_12_D_LUT3_O.XA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_12_D_LUT3_O.XA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_12_D_LUT3_O.XAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_12_D_LUT3_O.XB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_12_D_LUT3_O.XB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_12_D_LUT3_O.XSL ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_13_D ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_13_D_LUT3_O.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_13_D_LUT3_O.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_13_D_LUT3_O.I2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_13_D_LUT3_O.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_13_D_LUT3_O.XA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_13_D_LUT3_O.XA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_13_D_LUT3_O.XAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_13_D_LUT3_O.XB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_13_D_LUT3_O.XB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_13_D_LUT3_O.XSL ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_14_D ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_14_D_LUT3_O.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_14_D_LUT3_O.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_14_D_LUT3_O.I2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_14_D_LUT3_O.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_14_D_LUT3_O.XA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_14_D_LUT3_O.XA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_14_D_LUT3_O.XAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_14_D_LUT3_O.XB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_14_D_LUT3_O.XB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_14_D_LUT3_O.XSL ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_15_D ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_15_D_LUT3_O.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_15_D_LUT3_O.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_15_D_LUT3_O.I2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_15_D_LUT3_O.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_15_D_LUT3_O.XA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_15_D_LUT3_O.XA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_15_D_LUT3_O.XAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_15_D_LUT3_O.XB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_15_D_LUT3_O.XB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_15_D_LUT3_O.XSL ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_16_D ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_16_D_LUT3_O.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_16_D_LUT3_O.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_16_D_LUT3_O.I2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_16_D_LUT3_O.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_16_D_LUT3_O.XA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_16_D_LUT3_O.XA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_16_D_LUT3_O.XAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_16_D_LUT3_O.XB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_16_D_LUT3_O.XB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_16_D_LUT3_O.XSL ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_17_D ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_17_D_LUT3_O.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_17_D_LUT3_O.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_17_D_LUT3_O.I2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_17_D_LUT3_O.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_17_D_LUT3_O.XA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_17_D_LUT3_O.XA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_17_D_LUT3_O.XAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_17_D_LUT3_O.XB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_17_D_LUT3_O.XB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_17_D_LUT3_O.XSL ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_18_D ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_18_D_LUT3_O.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_18_D_LUT3_O.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_18_D_LUT3_O.I2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_18_D_LUT3_O.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_18_D_LUT3_O.XA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_18_D_LUT3_O.XA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_18_D_LUT3_O.XAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_18_D_LUT3_O.XB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_18_D_LUT3_O.XB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_18_D_LUT3_O.XSL ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_19_D ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_19_D_LUT3_O.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_19_D_LUT3_O.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_19_D_LUT3_O.I2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_19_D_LUT3_O.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_19_D_LUT3_O.XA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_19_D_LUT3_O.XA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_19_D_LUT3_O.XAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_19_D_LUT3_O.XB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_19_D_LUT3_O.XB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_19_D_LUT3_O.XSL ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_1_D ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_1_D_LUT3_O.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_1_D_LUT3_O.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_1_D_LUT3_O.I2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_1_D_LUT3_O.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_1_D_LUT3_O.XA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_1_D_LUT3_O.XA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_1_D_LUT3_O.XAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_1_D_LUT3_O.XB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_1_D_LUT3_O.XB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_1_D_LUT3_O.XSL ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_20_D ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_20_D_LUT3_O.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_20_D_LUT3_O.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_20_D_LUT3_O.I2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_20_D_LUT3_O.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_20_D_LUT3_O.XA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_20_D_LUT3_O.XA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_20_D_LUT3_O.XAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_20_D_LUT3_O.XB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_20_D_LUT3_O.XB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_20_D_LUT3_O.XSL ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_21_D ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_21_D_LUT3_O.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_21_D_LUT3_O.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_21_D_LUT3_O.I2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_21_D_LUT3_O.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_21_D_LUT3_O.XA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_21_D_LUT3_O.XA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_21_D_LUT3_O.XAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_21_D_LUT3_O.XB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_21_D_LUT3_O.XB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_21_D_LUT3_O.XSL ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_22_D ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_22_D_LUT3_O.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_22_D_LUT3_O.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_22_D_LUT3_O.I2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_22_D_LUT3_O.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_22_D_LUT3_O.XA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_22_D_LUT3_O.XA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_22_D_LUT3_O.XAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_22_D_LUT3_O.XB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_22_D_LUT3_O.XB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_22_D_LUT3_O.XSL ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_23_D ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_23_D_LUT3_O.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_23_D_LUT3_O.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_23_D_LUT3_O.I2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_23_D_LUT3_O.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_23_D_LUT3_O.XA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_23_D_LUT3_O.XA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_23_D_LUT3_O.XAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_23_D_LUT3_O.XB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_23_D_LUT3_O.XB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_23_D_LUT3_O.XSL ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_24_D ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_24_D_LUT3_O.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_24_D_LUT3_O.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_24_D_LUT3_O.I2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_24_D_LUT3_O.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_24_D_LUT3_O.XA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_24_D_LUT3_O.XA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_24_D_LUT3_O.XAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_24_D_LUT3_O.XB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_24_D_LUT3_O.XB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_24_D_LUT3_O.XSL ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_25_D ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_25_D_LUT3_O.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_25_D_LUT3_O.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_25_D_LUT3_O.I2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_25_D_LUT3_O.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_25_D_LUT3_O.XA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_25_D_LUT3_O.XA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_25_D_LUT3_O.XAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_25_D_LUT3_O.XB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_25_D_LUT3_O.XB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_25_D_LUT3_O.XSL ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_26_D ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_26_D_LUT3_O.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_26_D_LUT3_O.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_26_D_LUT3_O.I2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_26_D_LUT3_O.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_26_D_LUT3_O.XA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_26_D_LUT3_O.XA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_26_D_LUT3_O.XAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_26_D_LUT3_O.XB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_26_D_LUT3_O.XB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_26_D_LUT3_O.XSL ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_27_D ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_27_D_LUT3_O.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_27_D_LUT3_O.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_27_D_LUT3_O.I2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_27_D_LUT3_O.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_27_D_LUT3_O.XA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_27_D_LUT3_O.XA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_27_D_LUT3_O.XAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_27_D_LUT3_O.XB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_27_D_LUT3_O.XB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_27_D_LUT3_O.XSL ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_28_D ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_28_D_LUT3_O.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_28_D_LUT3_O.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_28_D_LUT3_O.I2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_28_D_LUT3_O.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_28_D_LUT3_O.XA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_28_D_LUT3_O.XA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_28_D_LUT3_O.XAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_28_D_LUT3_O.XB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_28_D_LUT3_O.XB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_28_D_LUT3_O.XSL ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_29_D ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_29_D_LUT3_O.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_29_D_LUT3_O.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_29_D_LUT3_O.I2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_29_D_LUT3_O.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_29_D_LUT3_O.XA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_29_D_LUT3_O.XA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_29_D_LUT3_O.XAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_29_D_LUT3_O.XB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_29_D_LUT3_O.XB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_29_D_LUT3_O.XSL ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_2_D ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_2_D_LUT3_O.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_2_D_LUT3_O.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_2_D_LUT3_O.I2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_2_D_LUT3_O.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_2_D_LUT3_O.XA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_2_D_LUT3_O.XA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_2_D_LUT3_O.XAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_2_D_LUT3_O.XB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_2_D_LUT3_O.XB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_2_D_LUT3_O.XSL ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_30_D ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_30_D_LUT3_O.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_30_D_LUT3_O.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_30_D_LUT3_O.I2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_30_D_LUT3_O.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_30_D_LUT3_O.XA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_30_D_LUT3_O.XA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_30_D_LUT3_O.XAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_30_D_LUT3_O.XB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_30_D_LUT3_O.XB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_30_D_LUT3_O.XSL ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_31_D ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_31_D_LUT3_O.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_31_D_LUT3_O.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_31_D_LUT3_O.I2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_31_D_LUT3_O.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_31_D_LUT3_O.XA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_31_D_LUT3_O.XA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_31_D_LUT3_O.XAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_31_D_LUT3_O.XB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_31_D_LUT3_O.XB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_31_D_LUT3_O.XSL ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_3_D ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_3_D_LUT3_O.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_3_D_LUT3_O.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_3_D_LUT3_O.I2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_3_D_LUT3_O.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_3_D_LUT3_O.XA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_3_D_LUT3_O.XA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_3_D_LUT3_O.XAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_3_D_LUT3_O.XB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_3_D_LUT3_O.XB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_3_D_LUT3_O.XSL ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_4_D ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_4_D_LUT3_O.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_4_D_LUT3_O.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_4_D_LUT3_O.I2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_4_D_LUT3_O.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_4_D_LUT3_O.XA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_4_D_LUT3_O.XA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_4_D_LUT3_O.XAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_4_D_LUT3_O.XB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_4_D_LUT3_O.XB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_4_D_LUT3_O.XSL ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_5_D ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_5_D_LUT3_O.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_5_D_LUT3_O.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_5_D_LUT3_O.I2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_5_D_LUT3_O.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_5_D_LUT3_O.XA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_5_D_LUT3_O.XA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_5_D_LUT3_O.XAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_5_D_LUT3_O.XB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_5_D_LUT3_O.XB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_5_D_LUT3_O.XSL ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_6_D ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_6_D_LUT3_O.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_6_D_LUT3_O.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_6_D_LUT3_O.I2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_6_D_LUT3_O.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_6_D_LUT3_O.XA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_6_D_LUT3_O.XA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_6_D_LUT3_O.XAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_6_D_LUT3_O.XB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_6_D_LUT3_O.XB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_6_D_LUT3_O.XSL ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_7_D ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_7_D_LUT3_O.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_7_D_LUT3_O.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_7_D_LUT3_O.I2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_7_D_LUT3_O.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_7_D_LUT3_O.XA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_7_D_LUT3_O.XA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_7_D_LUT3_O.XAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_7_D_LUT3_O.XB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_7_D_LUT3_O.XB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_7_D_LUT3_O.XSL ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_8_D ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_8_D_LUT3_O.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_8_D_LUT3_O.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_8_D_LUT3_O.I2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_8_D_LUT3_O.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_8_D_LUT3_O.XA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_8_D_LUT3_O.XA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_8_D_LUT3_O.XAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_8_D_LUT3_O.XB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_8_D_LUT3_O.XB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_8_D_LUT3_O.XSL ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_9_D ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_9_D_LUT3_O.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_9_D_LUT3_O.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_9_D_LUT3_O.I2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_9_D_LUT3_O.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_9_D_LUT3_O.XA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_9_D_LUT3_O.XA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_9_D_LUT3_O.XAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_9_D_LUT3_O.XB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_9_D_LUT3_O.XB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_9_D_LUT3_O.XSL ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_D ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_D_LUT3_O.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_D_LUT3_O.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_D_LUT3_O.I2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_D_LUT3_O.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_D_LUT3_O.XA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_D_LUT3_O.XA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_D_LUT3_O.XAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_D_LUT3_O.XB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_D_LUT3_O.XB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_D_LUT3_O.XSL ;
  (* hdlname = "u_AL4S3B_FPGA_IP GPIO_controller_0 WBs_ACK_o" *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:46.17-46.26|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.BA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.BA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.BAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.BB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.BB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.BSL ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.I2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.I3 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.TA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.TA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.TAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.TB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.TB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.TBS ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.TSL ;
  (* hdlname = "u_AL4S3B_FPGA_IP GPIO_controller_0 WBs_ACK_o_nxt" *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:95.17-95.30|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.BA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.BA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.BAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.BB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.BB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.BSL ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.I2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.I3 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.TA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.TA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.TAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.TB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.TB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.TBS ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.TSL ;
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT2_O.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT2_O.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT2_O.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT2_O.XA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT2_O.XA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT2_O.XAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT2_O.XB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT2_O.XB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT2_O.XSL ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1.I2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1.XA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1.XA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1.XAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1.XB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1.XB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1.XSL ;
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1_I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1_I0_LUT2_I0.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1_I0_LUT2_I0.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1_I0_LUT2_I0.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1_I0_LUT2_I0.XA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1_I0_LUT2_I0.XA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1_I0_LUT2_I0.XAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1_I0_LUT2_I0.XB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1_I0_LUT2_I0.XB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1_I0_LUT2_I0.XSL ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:142.32-142.112" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1_I0_LUT2_I0_O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1_I0_LUT3_O.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1_I0_LUT3_O.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1_I0_LUT3_O.I2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1_I0_LUT3_O.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1_I0_LUT3_O.XA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1_I0_LUT3_O.XA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1_I0_LUT3_O.XAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1_I0_LUT3_O.XB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1_I0_LUT3_O.XB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1_I0_LUT3_O.XSL ;
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1_I2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1_I2_LUT2_O.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1_I2_LUT2_O.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1_I2_LUT2_O.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1_I2_LUT2_O.XA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1_I2_LUT2_O.XA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1_I2_LUT2_O.XAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1_I2_LUT2_O.XB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1_I2_LUT2_O.XB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1_I2_LUT2_O.XSL ;
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1_O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1_O_LUT3_I1.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1_O_LUT3_I1.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1_O_LUT3_I1.I2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1_O_LUT3_I1.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1_O_LUT3_I1.XA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1_O_LUT3_I1.XA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1_O_LUT3_I1.XAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1_O_LUT3_I1.XB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1_O_LUT3_I1.XB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1_O_LUT3_I1.XSL ;
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1_O_LUT3_I1_O ;
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I2 ;
  (* hdlname = "u_AL4S3B_FPGA_IP GPIO_controller_0 WBs_CLK_i" *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:43.17-43.26|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_CLK_i ;
  (* hdlname = "u_AL4S3B_FPGA_IP GPIO_controller_0 WBs_CYC_i" *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:38.17-38.26|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_CYC_i ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:45.17-45.26|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(0) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:45.17-45.26|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(1) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:45.17-45.26|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(10) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:45.17-45.26|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(11) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:45.17-45.26|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(12) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:45.17-45.26|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(13) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:45.17-45.26|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(14) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:45.17-45.26|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(15) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:45.17-45.26|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(16) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:45.17-45.26|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(17) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:45.17-45.26|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(18) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:45.17-45.26|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(19) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:45.17-45.26|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(2) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:45.17-45.26|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(20) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:45.17-45.26|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(21) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:45.17-45.26|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(22) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:45.17-45.26|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(23) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:45.17-45.26|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(24) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:45.17-45.26|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(25) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:45.17-45.26|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(26) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:45.17-45.26|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(27) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:45.17-45.26|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(28) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:45.17-45.26|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(29) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:45.17-45.26|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(3) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:45.17-45.26|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(30) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:45.17-45.26|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(31) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:45.17-45.26|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(4) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:45.17-45.26|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(5) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:45.17-45.26|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(6) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:45.17-45.26|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(7) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:45.17-45.26|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(8) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:45.17-45.26|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(9) ;
  (* hdlname = "u_AL4S3B_FPGA_IP GPIO_controller_0 WBs_RST_i" *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:44.17-44.26|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_RST_i ;
  (* hdlname = "u_AL4S3B_FPGA_IP GPIO_controller_0 WBs_STB_i" *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:41.17-41.26|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_STB_i ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_STB_i_LUT2_I0.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_STB_i_LUT2_I0.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_STB_i_LUT2_I0.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_STB_i_LUT2_I0.XA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_STB_i_LUT2_I0.XA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_STB_i_LUT2_I0.XAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_STB_i_LUT2_I0.XB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_STB_i_LUT2_I0.XB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_STB_i_LUT2_I0.XSL ;
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_STB_i_LUT2_I0_O ;
  (* hdlname = "u_AL4S3B_FPGA_IP GPIO_controller_0 WBs_WE_i" *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:40.17-40.25|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0.I2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0.XA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0.XA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0.XAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0.XB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0.XB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0.XSL ;
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_I1_LUT3_O.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_I1_LUT3_O.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_I1_LUT3_O.I2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_I1_LUT3_O.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_I1_LUT3_O.XA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_I1_LUT3_O.XA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_I1_LUT3_O.XAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_I1_LUT3_O.XB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_I1_LUT3_O.XB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_I1_LUT3_O.XSL ;
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1.I2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1.XA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1.XA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1.XAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1.XB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1.XB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1.XSL ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_1.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_1.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_1.I2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_1.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_1.XA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_1.XA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_1.XAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_1.XB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_1.XB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_1.XSL ;
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_1_O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_2.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_2.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_2.I2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_2.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_2.XA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_2.XA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_2.XAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_2.XB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_2.XB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_2.XSL ;
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_2_O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_3.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_3.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_3.I2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_3.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_3.XA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_3.XA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_3.XAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_3.XB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_3.XB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_3.XSL ;
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_3_O ;
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1.BA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1.BA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1.BAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1.BB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1.BB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1.BSL ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1.I2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1.I3 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1.TA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1.TA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1.TAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1.TB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1.TB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1.TBS ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1.TSL ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_1.BA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_1.BA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_1.BAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_1.BB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_1.BB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_1.BSL ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_1.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_1.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_1.I2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_1.I3 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_1.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_1.TA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_1.TA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_1.TAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_1.TB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_1.TB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_1.TBS ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_1.TSL ;
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_1_O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_2.BA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_2.BA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_2.BAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_2.BB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_2.BB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_2.BSL ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_2.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_2.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_2.I2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_2.I3 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_2.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_2.TA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_2.TA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_2.TAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_2.TB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_2.TB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_2.TBS ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_2.TSL ;
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_2_O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_3.BA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_3.BA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_3.BAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_3.BB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_3.BB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_3.BSL ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_3.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_3.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_3.I2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_3.I3 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_3.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_3.TA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_3.TA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_3.TAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_3.TB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_3.TB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_3.TBS ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_3.TSL ;
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_3_O ;
  wire \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_O ;
  (* hdlname = "u_AL4S3B_FPGA_IP RST_IP_i" *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:89.25-89.33" *)
  (* unused_bits = "0" *)
  wire \u_AL4S3B_FPGA_IP.RST_IP_i ;
  (* hdlname = "u_AL4S3B_FPGA_IP WBs_ACK" *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:85.17-85.24" *)
  wire \u_AL4S3B_FPGA_IP.WBs_ACK ;
  (* hdlname = "u_AL4S3B_FPGA_IP WBs_ACK_FPGA_Reg" *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:127.17-127.33" *)
  wire \u_AL4S3B_FPGA_IP.WBs_ACK_FPGA_Reg ;
  (* hdlname = "u_AL4S3B_FPGA_IP WBs_ACK_QL_Reserved" *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:130.17-130.36" *)
  wire \u_AL4S3B_FPGA_IP.WBs_ACK_QL_Reserved ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:132.17-132.35" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(0) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:132.17-132.35" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(8) ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:479.10-479.12" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT1_O.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:478.10-478.11" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT1_O.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O.XA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O.XA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O.XAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O.XB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O.XB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O.XSL ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:132.17-132.35" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT2_I1.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT2_I1.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT2_I1.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT2_I1.XA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT2_I1.XA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT2_I1.XAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT2_I1.XB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT2_I1.XB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT2_I1.XSL ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT2_I1_1.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT2_I1_1.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT2_I1_1.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT2_I1_1.XA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT2_I1_1.XA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT2_I1_1.XAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT2_I1_1.XB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT2_I1_1.XB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT2_I1_1.XSL ;
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT2_I1_1_O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O.I2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O.XA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O.XA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O.XAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O.XB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O.XB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O.XSL ;
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT2_I1.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT2_I1.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT2_I1.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT2_I1.XA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT2_I1.XA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT2_I1.XAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT2_I1.XB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT2_I1.XB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT2_I1.XSL ;
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT2_I1_O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT2_O.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT2_O.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT2_O.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT2_O.XA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT2_O.XA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT2_O.XAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT2_O.XB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT2_O.XB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT2_O.XSL ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT3_I2.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT3_I2.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT3_I2.I2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT3_I2.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT3_I2.XA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT3_I2.XA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT3_I2.XAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT3_I2.XB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT3_I2.XB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT3_I2.XSL ;
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT3_I2_I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT3_I2_I1_LUT3_O.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT3_I2_I1_LUT3_O.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT3_I2_I1_LUT3_O.I2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT3_I2_I1_LUT3_O.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT3_I2_I1_LUT3_O.XA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT3_I2_I1_LUT3_O.XA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT3_I2_I1_LUT3_O.XAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT3_I2_I1_LUT3_O.XB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT3_I2_I1_LUT3_O.XB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT3_I2_I1_LUT3_O.XSL ;
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT3_I2_O ;
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I1_LUT2_I1.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I1_LUT2_I1.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I1_LUT2_I1.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I1_LUT2_I1.XA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I1_LUT2_I1.XA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I1_LUT2_I1.XAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I1_LUT2_I1.XB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I1_LUT2_I1.XB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I1_LUT2_I1.XSL ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:100.28-100.88|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I1_LUT2_I1_O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1.XA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1.XA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1.XAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1.XB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1.XB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1.XSL ;
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1_O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I1_LUT3_O.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I1_LUT3_O.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I1_LUT3_O.I2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I1_LUT3_O.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I1_LUT3_O.XA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I1_LUT3_O.XA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I1_LUT3_O.XAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I1_LUT3_O.XB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I1_LUT3_O.XB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I1_LUT3_O.XSL ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:404.12-404.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q.A ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:405.12-405.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q.B ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:406.12-406.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q.C ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:407.12-407.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q.D ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:401.12-401.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q.Q ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:402.12-402.14" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q.S0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:403.12-403.14" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q.S1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:404.12-404.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_1.A ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:405.12-405.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_1.B ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:406.12-406.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_1.C ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:407.12-407.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_1.D ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:401.12-401.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_1.Q ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:402.12-402.14" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_1.S0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:403.12-403.14" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_1.S1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:404.12-404.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_10.A ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:405.12-405.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_10.B ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:406.12-406.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_10.C ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:407.12-407.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_10.D ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:401.12-401.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_10.Q ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:402.12-402.14" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_10.S0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:403.12-403.14" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_10.S1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:404.12-404.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_11.A ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:405.12-405.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_11.B ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:406.12-406.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_11.C ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:407.12-407.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_11.D ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:401.12-401.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_11.Q ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:402.12-402.14" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_11.S0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:403.12-403.14" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_11.S1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:404.12-404.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_12.A ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:405.12-405.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_12.B ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:406.12-406.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_12.C ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:407.12-407.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_12.D ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:401.12-401.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_12.Q ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:402.12-402.14" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_12.S0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:403.12-403.14" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_12.S1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:404.12-404.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_13.A ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:405.12-405.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_13.B ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:406.12-406.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_13.C ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:407.12-407.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_13.D ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:401.12-401.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_13.Q ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:402.12-402.14" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_13.S0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:403.12-403.14" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_13.S1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:404.12-404.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_14.A ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:405.12-405.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_14.B ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:406.12-406.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_14.C ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:407.12-407.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_14.D ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:401.12-401.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_14.Q ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:402.12-402.14" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_14.S0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:403.12-403.14" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_14.S1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:404.12-404.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_15.A ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:405.12-405.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_15.B ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:406.12-406.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_15.C ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:407.12-407.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_15.D ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:401.12-401.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_15.Q ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:402.12-402.14" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_15.S0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:403.12-403.14" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_15.S1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:404.12-404.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_16.A ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:405.12-405.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_16.B ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:406.12-406.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_16.C ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:407.12-407.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_16.D ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:401.12-401.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_16.Q ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:402.12-402.14" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_16.S0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:403.12-403.14" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_16.S1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:404.12-404.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_17.A ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:405.12-405.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_17.B ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:406.12-406.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_17.C ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:407.12-407.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_17.D ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:401.12-401.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_17.Q ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:402.12-402.14" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_17.S0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:403.12-403.14" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_17.S1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:404.12-404.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_18.A ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:405.12-405.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_18.B ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:406.12-406.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_18.C ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:407.12-407.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_18.D ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:401.12-401.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_18.Q ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:402.12-402.14" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_18.S0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:403.12-403.14" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_18.S1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:404.12-404.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_19.A ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:405.12-405.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_19.B ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:406.12-406.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_19.C ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:407.12-407.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_19.D ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:401.12-401.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_19.Q ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:402.12-402.14" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_19.S0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:403.12-403.14" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_19.S1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:404.12-404.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_2.A ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:405.12-405.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_2.B ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:406.12-406.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_2.C ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:407.12-407.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_2.D ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:401.12-401.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_2.Q ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:402.12-402.14" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_2.S0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:403.12-403.14" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_2.S1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:404.12-404.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_20.A ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:405.12-405.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_20.B ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:406.12-406.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_20.C ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:407.12-407.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_20.D ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:401.12-401.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_20.Q ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:402.12-402.14" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_20.S0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:403.12-403.14" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_20.S1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:404.12-404.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_21.A ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:405.12-405.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_21.B ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:406.12-406.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_21.C ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:407.12-407.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_21.D ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:401.12-401.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_21.Q ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:402.12-402.14" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_21.S0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:403.12-403.14" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_21.S1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:404.12-404.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_22.A ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:405.12-405.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_22.B ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:406.12-406.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_22.C ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:407.12-407.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_22.D ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:401.12-401.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_22.Q ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:402.12-402.14" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_22.S0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:403.12-403.14" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_22.S1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:404.12-404.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_23.A ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:405.12-405.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_23.B ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:406.12-406.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_23.C ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:407.12-407.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_23.D ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:401.12-401.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_23.Q ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:402.12-402.14" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_23.S0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:403.12-403.14" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_23.S1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:404.12-404.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_24.A ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:405.12-405.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_24.B ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:406.12-406.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_24.C ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:407.12-407.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_24.D ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:401.12-401.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_24.Q ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:402.12-402.14" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_24.S0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:403.12-403.14" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_24.S1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:404.12-404.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_25.A ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:405.12-405.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_25.B ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:406.12-406.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_25.C ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:407.12-407.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_25.D ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:401.12-401.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_25.Q ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:402.12-402.14" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_25.S0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:403.12-403.14" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_25.S1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:404.12-404.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_26.A ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:405.12-405.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_26.B ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:406.12-406.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_26.C ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:407.12-407.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_26.D ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:401.12-401.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_26.Q ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:402.12-402.14" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_26.S0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:403.12-403.14" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_26.S1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:404.12-404.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_27.A ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:405.12-405.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_27.B ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:406.12-406.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_27.C ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:407.12-407.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_27.D ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:401.12-401.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_27.Q ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:402.12-402.14" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_27.S0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:403.12-403.14" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_27.S1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:404.12-404.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_28.A ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:405.12-405.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_28.B ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:406.12-406.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_28.C ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:407.12-407.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_28.D ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:401.12-401.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_28.Q ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:402.12-402.14" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_28.S0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:403.12-403.14" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_28.S1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:404.12-404.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_29.A ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:405.12-405.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_29.B ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:406.12-406.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_29.C ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:407.12-407.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_29.D ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:401.12-401.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_29.Q ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:402.12-402.14" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_29.S0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:403.12-403.14" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_29.S1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:404.12-404.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_3.A ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:405.12-405.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_3.B ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:406.12-406.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_3.C ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:407.12-407.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_3.D ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:401.12-401.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_3.Q ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:402.12-402.14" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_3.S0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:403.12-403.14" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_3.S1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:404.12-404.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_30.A ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:405.12-405.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_30.B ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:406.12-406.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_30.C ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:407.12-407.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_30.D ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:401.12-401.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_30.Q ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:402.12-402.14" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_30.S0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:403.12-403.14" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_30.S1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:404.12-404.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_31.A ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:405.12-405.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_31.B ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:406.12-406.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_31.C ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:407.12-407.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_31.D ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:401.12-401.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_31.Q ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:402.12-402.14" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_31.S0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:403.12-403.14" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_31.S1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:404.12-404.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_4.A ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:405.12-405.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_4.B ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:406.12-406.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_4.C ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:407.12-407.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_4.D ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:401.12-401.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_4.Q ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:402.12-402.14" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_4.S0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:403.12-403.14" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_4.S1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:404.12-404.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_5.A ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:405.12-405.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_5.B ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:406.12-406.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_5.C ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:407.12-407.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_5.D ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:401.12-401.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_5.Q ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:402.12-402.14" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_5.S0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:403.12-403.14" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_5.S1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:404.12-404.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_6.A ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:405.12-405.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_6.B ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:406.12-406.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_6.C ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:407.12-407.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_6.D ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:401.12-401.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_6.Q ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:402.12-402.14" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_6.S0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:403.12-403.14" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_6.S1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:404.12-404.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_7.A ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:405.12-405.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_7.B ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:406.12-406.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_7.C ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:407.12-407.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_7.D ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:401.12-401.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_7.Q ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:402.12-402.14" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_7.S0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:403.12-403.14" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_7.S1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:404.12-404.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_8.A ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:405.12-405.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_8.B ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:406.12-406.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_8.C ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:407.12-407.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_8.D ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:401.12-401.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_8.Q ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:402.12-402.14" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_8.S0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:403.12-403.14" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_8.S1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:404.12-404.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_9.A ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:405.12-405.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_9.B ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:406.12-406.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_9.C ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:407.12-407.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_9.D ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:401.12-401.13" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_9.Q ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:402.12-402.14" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_9.S0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:403.12-403.14" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_9.S1 ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:135.17-135.38" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved(11) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:135.17-135.38" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved(8) ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O.XA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O.XA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O.XAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O.XB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O.XB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O.XSL ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT3_O.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT3_O.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT3_O.I2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT3_O.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT3_O.XA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT3_O.XA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT3_O.XAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT3_O.XB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT3_O.XB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT3_O.XSL ;
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT3_O_I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT3_O_I0_LUT2_O.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT3_O_I0_LUT2_O.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT3_O_I0_LUT2_O.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT3_O_I0_LUT2_O.XA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT3_O_I0_LUT2_O.XA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT3_O_I0_LUT2_O.XAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT3_O_I0_LUT2_O.XB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT3_O_I0_LUT2_O.XB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT3_O_I0_LUT2_O.XSL ;
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT3_O_I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT3_O_I1_LUT2_O.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT3_O_I1_LUT2_O.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT3_O_I1_LUT2_O.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT3_O_I1_LUT2_O.XA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT3_O_I1_LUT2_O.XA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT3_O_I1_LUT2_O.XAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT3_O_I1_LUT2_O.XB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT3_O_I1_LUT2_O.XB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT3_O_I1_LUT2_O.XSL ;
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT3_O_I2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT3_O_I2_LUT3_O.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT3_O_I2_LUT3_O.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT3_O_I2_LUT3_O.I2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT3_O_I2_LUT3_O.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT3_O_I2_LUT3_O.XA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT3_O_I2_LUT3_O.XA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT3_O_I2_LUT3_O.XAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT3_O_I2_LUT3_O.XB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT3_O_I2_LUT3_O.XB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT3_O_I2_LUT3_O.XSL ;
  (* hdlname = "u_AL4S3B_FPGA_IP WBs_RD" *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:79.17-79.23" *)
  (* unused_bits = "0" *)
  wire \u_AL4S3B_FPGA_IP.WBs_RD ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:92.32-92.44|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:244.5-257.2" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr(0) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:92.32-92.44|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:244.5-257.2" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr(1) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:92.32-92.44|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:244.5-257.2" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr(2) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:93.32-93.48|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:244.5-257.2" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt(0) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:93.32-93.48|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:244.5-257.2" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt(1) ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:93.32-93.48|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:244.5-257.2" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt(2) ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT2_O.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT2_O.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT2_O.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT2_O.XA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT2_O.XA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT2_O.XAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT2_O.XB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT2_O.XB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT2_O.XSL ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT3_O.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT3_O.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT3_O.I2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT3_O.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT3_O.XA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT3_O.XA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT3_O.XAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT3_O.XB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT3_O.XB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT3_O.XSL ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.BA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.BA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.BAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.BB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.BB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.BSL ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.I2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.I3 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.TA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.TA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.TAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.TB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.TB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.TBS ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.TSL ;
  (* hdlname = "u_AL4S3B_FPGA_IP u_AL4S3B_FPGA_QL_Reserved Default_State" *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:89.32-89.45|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:244.5-257.2" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State ;
  (* hdlname = "u_AL4S3B_FPGA_IP u_AL4S3B_FPGA_QL_Reserved Default_State_nxt" *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:90.32-90.49|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:244.5-257.2" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.I2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.XA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.XA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.XAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.XB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.XB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.XSL ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_i_LUT3_O.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_i_LUT3_O.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_i_LUT3_O.I2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_i_LUT3_O.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_i_LUT3_O.XA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_i_LUT3_O.XA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_i_LUT3_O.XAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_i_LUT3_O.XB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_i_LUT3_O.XB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_i_LUT3_O.XSL ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT2_I1.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT2_I1.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT2_I1.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT2_I1.XA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT2_I1.XA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT2_I1.XAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT2_I1.XB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT2_I1.XB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT2_I1.XSL ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT2_I1_O ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:112.1-127.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:244.5-257.2" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.I2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:95.32-95.51|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:244.5-257.2" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I0_LUT3_O.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I0_LUT3_O.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I0_LUT3_O.I2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I0_LUT3_O.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I0_LUT3_O.XA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I0_LUT3_O.XA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I0_LUT3_O.XAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I0_LUT3_O.XB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I0_LUT3_O.XB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I0_LUT3_O.XSL ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:145.34-145.117" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT2_I0.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT2_I0.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT2_I0.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT2_I0.XA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT2_I0.XA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT2_I0.XAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT2_I0.XB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT2_I0.XB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT2_I0.XSL ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT2_I0_O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT2_O.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT2_O.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT2_O.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT2_O.XA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT2_O.XA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT2_O.XAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT2_O.XB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT2_O.XB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT2_O.XSL ;
  (* hdlname = "u_AL4S3B_FPGA_IP u_AL4S3B_FPGA_Registers WBs_ACK_o_nxt" *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Registers.v:123.8-123.21|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:183.6-197.2" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt_LUT3_O.I0 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt_LUT3_O.I1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt_LUT3_O.I2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt_LUT3_O.O ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt_LUT3_O.XA1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt_LUT3_O.XA2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt_LUT3_O.XAB ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt_LUT3_O.XB1 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt_LUT3_O.XB2 ;
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt_LUT3_O.XSL ;
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:54.32-54.53" *)
  wire u_gclkbuff_reset_A;
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:126.9-133.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _12_ (
    .I_DAT(\GPIO(0) ),
    .I_EN(1'h1),
    .\I_PAD_$inp (\GPIO_io(0) ),
    .O_DAT(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(0) ),
    .O_EN(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(0) ),
    .\O_PAD_$out (\GPIO_io(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:126.9-133.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _13_ (
    .I_DAT(\GPIO(10) ),
    .I_EN(1'h1),
    .\I_PAD_$inp (\GPIO_io(10) ),
    .O_DAT(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(10) ),
    .O_EN(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(10) ),
    .\O_PAD_$out (\GPIO_io(10) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:126.9-133.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _14_ (
    .I_DAT(\GPIO(11) ),
    .I_EN(1'h1),
    .\I_PAD_$inp (\GPIO_io(11) ),
    .O_DAT(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(11) ),
    .O_EN(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(11) ),
    .\O_PAD_$out (\GPIO_io(11) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:126.9-133.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _15_ (
    .I_DAT(\GPIO(12) ),
    .I_EN(1'h1),
    .\I_PAD_$inp (\GPIO_io(12) ),
    .O_DAT(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(12) ),
    .O_EN(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(12) ),
    .\O_PAD_$out (\GPIO_io(12) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:126.9-133.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _16_ (
    .I_DAT(\GPIO(13) ),
    .I_EN(1'h1),
    .\I_PAD_$inp (\GPIO_io(13) ),
    .O_DAT(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(13) ),
    .O_EN(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(13) ),
    .\O_PAD_$out (\GPIO_io(13) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:126.9-133.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _17_ (
    .I_DAT(\GPIO(14) ),
    .I_EN(1'h1),
    .\I_PAD_$inp (\GPIO_io(14) ),
    .O_DAT(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(14) ),
    .O_EN(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(14) ),
    .\O_PAD_$out (\GPIO_io(14) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:126.9-133.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _18_ (
    .I_DAT(\GPIO(15) ),
    .I_EN(1'h1),
    .\I_PAD_$inp (\GPIO_io(15) ),
    .O_DAT(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(15) ),
    .O_EN(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(15) ),
    .\O_PAD_$out (\GPIO_io(15) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:126.9-133.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _19_ (
    .I_DAT(\GPIO(16) ),
    .I_EN(1'h1),
    .\I_PAD_$inp (\GPIO_io(16) ),
    .O_DAT(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(16) ),
    .O_EN(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(16) ),
    .\O_PAD_$out (\GPIO_io(16) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:126.9-133.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _20_ (
    .I_DAT(\GPIO(17) ),
    .I_EN(1'h1),
    .\I_PAD_$inp (\GPIO_io(17) ),
    .O_DAT(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(17) ),
    .O_EN(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(17) ),
    .\O_PAD_$out (\GPIO_io(17) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:126.9-133.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _21_ (
    .I_DAT(\GPIO(18) ),
    .I_EN(1'h1),
    .\I_PAD_$inp (\GPIO_io(18) ),
    .O_DAT(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(18) ),
    .O_EN(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(18) ),
    .\O_PAD_$out (\GPIO_io(18) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:126.9-133.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _22_ (
    .I_DAT(\GPIO(19) ),
    .I_EN(1'h1),
    .\I_PAD_$inp (\GPIO_io(19) ),
    .O_DAT(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(19) ),
    .O_EN(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(19) ),
    .\O_PAD_$out (\GPIO_io(19) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:126.9-133.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _23_ (
    .I_DAT(\GPIO(1) ),
    .I_EN(1'h1),
    .\I_PAD_$inp (\GPIO_io(1) ),
    .O_DAT(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(1) ),
    .O_EN(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(1) ),
    .\O_PAD_$out (\GPIO_io(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:126.9-133.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _24_ (
    .I_DAT(\GPIO(20) ),
    .I_EN(1'h1),
    .\I_PAD_$inp (\GPIO_io(20) ),
    .O_DAT(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(20) ),
    .O_EN(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(20) ),
    .\O_PAD_$out (\GPIO_io(20) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:126.9-133.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _25_ (
    .I_DAT(\GPIO(21) ),
    .I_EN(1'h1),
    .\I_PAD_$inp (\GPIO_io(21) ),
    .O_DAT(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(21) ),
    .O_EN(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(21) ),
    .\O_PAD_$out (\GPIO_io(21) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:126.9-133.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _26_ (
    .I_DAT(\GPIO(22) ),
    .I_EN(1'h1),
    .\I_PAD_$inp (\GPIO_io(22) ),
    .O_DAT(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(22) ),
    .O_EN(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(22) ),
    .\O_PAD_$out (\GPIO_io(22) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:126.9-133.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _27_ (
    .I_DAT(\GPIO(23) ),
    .I_EN(1'h1),
    .\I_PAD_$inp (\GPIO_io(23) ),
    .O_DAT(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(23) ),
    .O_EN(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(23) ),
    .\O_PAD_$out (\GPIO_io(23) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:126.9-133.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _28_ (
    .I_DAT(\GPIO(24) ),
    .I_EN(1'h1),
    .\I_PAD_$inp (\GPIO_io(24) ),
    .O_DAT(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(24) ),
    .O_EN(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(24) ),
    .\O_PAD_$out (\GPIO_io(24) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:126.9-133.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _29_ (
    .I_DAT(\GPIO(25) ),
    .I_EN(1'h1),
    .\I_PAD_$inp (\GPIO_io(25) ),
    .O_DAT(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(25) ),
    .O_EN(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(25) ),
    .\O_PAD_$out (\GPIO_io(25) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:126.9-133.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _30_ (
    .I_DAT(\GPIO(26) ),
    .I_EN(1'h1),
    .\I_PAD_$inp (\GPIO_io(26) ),
    .O_DAT(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(26) ),
    .O_EN(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(26) ),
    .\O_PAD_$out (\GPIO_io(26) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:126.9-133.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _31_ (
    .I_DAT(\GPIO(27) ),
    .I_EN(1'h1),
    .\I_PAD_$inp (\GPIO_io(27) ),
    .O_DAT(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(27) ),
    .O_EN(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(27) ),
    .\O_PAD_$out (\GPIO_io(27) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:126.9-133.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _32_ (
    .I_DAT(\GPIO(28) ),
    .I_EN(1'h1),
    .\I_PAD_$inp (\GPIO_io(28) ),
    .O_DAT(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(28) ),
    .O_EN(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(28) ),
    .\O_PAD_$out (\GPIO_io(28) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:126.9-133.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _33_ (
    .I_DAT(\GPIO(29) ),
    .I_EN(1'h1),
    .\I_PAD_$inp (\GPIO_io(29) ),
    .O_DAT(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(29) ),
    .O_EN(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(29) ),
    .\O_PAD_$out (\GPIO_io(29) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:126.9-133.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _34_ (
    .I_DAT(\GPIO(2) ),
    .I_EN(1'h1),
    .\I_PAD_$inp (\GPIO_io(2) ),
    .O_DAT(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(2) ),
    .O_EN(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(2) ),
    .\O_PAD_$out (\GPIO_io(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:126.9-133.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _35_ (
    .I_DAT(\GPIO(30) ),
    .I_EN(1'h1),
    .\I_PAD_$inp (\GPIO_io(30) ),
    .O_DAT(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(30) ),
    .O_EN(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(30) ),
    .\O_PAD_$out (\GPIO_io(30) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:126.9-133.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _36_ (
    .I_DAT(\GPIO(31) ),
    .I_EN(1'h1),
    .\I_PAD_$inp (\GPIO_io(31) ),
    .O_DAT(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(31) ),
    .O_EN(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(31) ),
    .\O_PAD_$out (\GPIO_io(31) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:126.9-133.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _37_ (
    .I_DAT(\GPIO(3) ),
    .I_EN(1'h1),
    .\I_PAD_$inp (\GPIO_io(3) ),
    .O_DAT(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(3) ),
    .O_EN(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(3) ),
    .\O_PAD_$out (\GPIO_io(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:126.9-133.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _38_ (
    .I_DAT(\GPIO(4) ),
    .I_EN(1'h1),
    .\I_PAD_$inp (\GPIO_io(4) ),
    .O_DAT(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(4) ),
    .O_EN(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(4) ),
    .\O_PAD_$out (\GPIO_io(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:126.9-133.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _39_ (
    .I_DAT(\GPIO(5) ),
    .I_EN(1'h1),
    .\I_PAD_$inp (\GPIO_io(5) ),
    .O_DAT(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(5) ),
    .O_EN(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(5) ),
    .\O_PAD_$out (\GPIO_io(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:126.9-133.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _40_ (
    .I_DAT(\GPIO(6) ),
    .I_EN(1'h1),
    .\I_PAD_$inp (\GPIO_io(6) ),
    .O_DAT(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(6) ),
    .O_EN(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(6) ),
    .\O_PAD_$out (\GPIO_io(6) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:126.9-133.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _41_ (
    .I_DAT(\GPIO(7) ),
    .I_EN(1'h1),
    .\I_PAD_$inp (\GPIO_io(7) ),
    .O_DAT(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(7) ),
    .O_EN(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(7) ),
    .\O_PAD_$out (\GPIO_io(7) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:126.9-133.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _42_ (
    .I_DAT(\GPIO(8) ),
    .I_EN(1'h1),
    .\I_PAD_$inp (\GPIO_io(8) ),
    .O_DAT(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(8) ),
    .O_EN(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(8) ),
    .\O_PAD_$out (\GPIO_io(8) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:126.9-133.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _43_ (
    .I_DAT(\GPIO(9) ),
    .I_EN(1'h1),
    .\I_PAD_$inp (\GPIO_io(9) ),
    .O_DAT(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(9) ),
    .O_EN(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(9) ),
    .\O_PAD_$out (\GPIO_io(9) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \WB_RST_LUT2_I0.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h1),
    .XAB(Sys_Clk0_Rst),
    .XB1(1'h1),
    .XB2(1'h1),
    .XSL(WB_RST),
    .XZ(u_gclkbuff_reset_A)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \WBs_RD_DAT_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\WBs_RD_DAT_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\WBs_RD_DAT_LUT2_O.XSL ),
    .XZ(\WBs_RD_DAT(12) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \WBs_RD_DAT_LUT2_O_1.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\WBs_RD_DAT_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\WBs_RD_DAT_LUT2_O_1.XSL ),
    .XZ(\WBs_RD_DAT(6) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \WBs_RD_DAT_LUT2_O_2.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\WBs_RD_DAT_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\WBs_RD_DAT_LUT2_O_2.XSL ),
    .XZ(\WBs_RD_DAT(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \WBs_RD_DAT_LUT2_O_I1_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h1),
    .XAB(\WBs_ADR(12) ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\WBs_RD_DAT_LUT2_O_I1_LUT2_O.XSL ),
    .XZ(\WBs_RD_DAT_LUT2_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h1)
  ) \WBs_RD_DAT_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\WBs_RD_DAT_LUT3_O.XA1 ),
    .XA2(\WBs_RD_DAT_LUT3_O.XA1 ),
    .XAB(\WBs_RD_DAT_LUT2_O_I1_LUT2_O.XSL ),
    .XB1(\WBs_RD_DAT_LUT3_O.XA1 ),
    .XB2(1'h0),
    .XSL(\WBs_RD_DAT_LUT3_O.XSL ),
    .XZ(\WBs_RD_DAT(16) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \WBs_RD_DAT_LUT3_O_1.t_frag  (
    .TBS(1'h1),
    .XA1(\WBs_RD_DAT_LUT3_O_1.XA1 ),
    .XA2(1'h0),
    .XAB(\WBs_RD_DAT_LUT3_O.XA1 ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\WBs_RD_DAT_LUT3_O_1.XSL ),
    .XZ(\WBs_RD_DAT(31) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \WBs_RD_DAT_LUT3_O_10.t_frag  (
    .TBS(1'h1),
    .XA1(\WBs_RD_DAT_LUT3_O_10.XA1 ),
    .XA2(1'h0),
    .XAB(\WBs_RD_DAT_LUT3_O.XA1 ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\WBs_RD_DAT_LUT3_O_1.XSL ),
    .XZ(\WBs_RD_DAT(19) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \WBs_RD_DAT_LUT3_O_10_I0_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\WBs_RD_DAT_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\WBs_RD_DAT_LUT3_O_10_I0_LUT2_O.XSL ),
    .XZ(\WBs_RD_DAT_LUT3_O_10.XA1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \WBs_RD_DAT_LUT3_O_11.t_frag  (
    .TBS(1'h1),
    .XA1(\WBs_RD_DAT_LUT3_O_11.XA1 ),
    .XA2(1'h0),
    .XAB(\WBs_RD_DAT_LUT3_O.XA1 ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\WBs_RD_DAT_LUT3_O_1.XSL ),
    .XZ(\WBs_RD_DAT(18) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \WBs_RD_DAT_LUT3_O_11_I0_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\WBs_RD_DAT_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\WBs_RD_DAT_LUT3_O_11_I0_LUT2_O.XSL ),
    .XZ(\WBs_RD_DAT_LUT3_O_11.XA1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \WBs_RD_DAT_LUT3_O_12.t_frag  (
    .TBS(1'h1),
    .XA1(\WBs_RD_DAT_LUT3_O_12.XA1 ),
    .XA2(1'h0),
    .XAB(\WBs_RD_DAT_LUT3_O_12.XAB ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\WBs_RD_DAT_LUT3_O_1.XSL ),
    .XZ(\WBs_RD_DAT(17) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \WBs_RD_DAT_LUT3_O_12_I0_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\WBs_RD_DAT_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\WBs_RD_DAT_LUT3_O_12_I0_LUT2_O.XSL ),
    .XZ(\WBs_RD_DAT_LUT3_O_12.XA1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \WBs_RD_DAT_LUT3_O_12_I2_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h1),
    .XA2(1'h0),
    .XAB(\WBs_RD_DAT_LUT3_O_12_I2_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\WBs_RD_DAT_LUT2_O_I1_LUT2_O.XSL ),
    .XZ(\WBs_RD_DAT_LUT3_O_12.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h1)
  ) \WBs_RD_DAT_LUT3_O_13.t_frag  (
    .TBS(1'h1),
    .XA1(\WBs_RD_DAT_LUT3_O_13.XA1 ),
    .XA2(\WBs_RD_DAT_LUT3_O_13.XA1 ),
    .XAB(\WBs_RD_DAT_LUT3_O_13.XAB ),
    .XB1(\WBs_RD_DAT_LUT3_O_13.XA1 ),
    .XB2(1'h0),
    .XSL(\WBs_RD_DAT_LUT2_O.XAB ),
    .XZ(\WBs_RD_DAT(14) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h1)
  ) \WBs_RD_DAT_LUT3_O_14.t_frag  (
    .TBS(1'h1),
    .XA1(\WBs_RD_DAT_LUT3_O_13.XA1 ),
    .XA2(\WBs_RD_DAT_LUT3_O_13.XA1 ),
    .XAB(\WBs_RD_DAT_LUT3_O_14.XAB ),
    .XB1(\WBs_RD_DAT_LUT3_O_13.XA1 ),
    .XB2(1'h0),
    .XSL(\WBs_RD_DAT_LUT2_O.XAB ),
    .XZ(\WBs_RD_DAT(10) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h1)
  ) \WBs_RD_DAT_LUT3_O_15.t_frag  (
    .TBS(1'h1),
    .XA1(\WBs_RD_DAT_LUT3_O_15.XA1 ),
    .XA2(\WBs_RD_DAT_LUT3_O_15.XA1 ),
    .XAB(\WBs_RD_DAT_LUT3_O_12_I2_LUT2_O.XAB ),
    .XB1(\WBs_RD_DAT_LUT3_O_15.XA1 ),
    .XB2(1'h0),
    .XSL(\WBs_RD_DAT_LUT3_O_15.XSL ),
    .XZ(\WBs_RD_DAT(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \WBs_RD_DAT_LUT3_O_15_I0_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\WBs_RD_DAT_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\WBs_RD_DAT_LUT3_O_15_I0_LUT2_O.XSL ),
    .XZ(\WBs_RD_DAT_LUT3_O_15.XA1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h1)
  ) \WBs_RD_DAT_LUT3_O_16.t_frag  (
    .TBS(1'h1),
    .XA1(\WBs_RD_DAT_LUT3_O_16.XA1 ),
    .XA2(\WBs_RD_DAT_LUT3_O_16.XA1 ),
    .XAB(\WBs_RD_DAT_LUT3_O_12_I2_LUT2_O.XAB ),
    .XB1(\WBs_RD_DAT_LUT3_O_16.XA1 ),
    .XB2(1'h0),
    .XSL(\WBs_RD_DAT_LUT3_O_15.XSL ),
    .XZ(\WBs_RD_DAT(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \WBs_RD_DAT_LUT3_O_16_I0_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\WBs_RD_DAT_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\WBs_RD_DAT_LUT3_O_16_I0_LUT2_O.XSL ),
    .XZ(\WBs_RD_DAT_LUT3_O_16.XA1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \WBs_RD_DAT_LUT3_O_1_I0_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\WBs_RD_DAT_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\WBs_RD_DAT_LUT3_O_1_I0_LUT2_O.XSL ),
    .XZ(\WBs_RD_DAT_LUT3_O_1.XA1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \WBs_RD_DAT_LUT3_O_2.t_frag  (
    .TBS(1'h1),
    .XA1(\WBs_RD_DAT_LUT3_O_2.XA1 ),
    .XA2(1'h0),
    .XAB(\WBs_RD_DAT_LUT3_O_1.XSL ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\WBs_RD_DAT_LUT3_O_13.XA1 ),
    .XZ(\WBs_RD_DAT(30) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \WBs_RD_DAT_LUT3_O_2_I0_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\WBs_RD_DAT_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\WBs_RD_DAT_LUT3_O_2_I0_LUT2_O.XSL ),
    .XZ(\WBs_RD_DAT_LUT3_O_2.XA1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h1)
  ) \WBs_RD_DAT_LUT3_O_3.t_frag  (
    .TBS(1'h1),
    .XA1(\WBs_RD_DAT_LUT3_O.XA1 ),
    .XA2(\WBs_RD_DAT_LUT3_O.XA1 ),
    .XAB(\WBs_RD_DAT_LUT3_O_3.XAB ),
    .XB1(\WBs_RD_DAT_LUT3_O.XA1 ),
    .XB2(1'h0),
    .XSL(\WBs_RD_DAT_LUT2_O.XAB ),
    .XZ(\WBs_RD_DAT(29) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \WBs_RD_DAT_LUT3_O_4.t_frag  (
    .TBS(1'h1),
    .XA1(\WBs_RD_DAT_LUT3_O_4.XA1 ),
    .XA2(1'h0),
    .XAB(\WBs_RD_DAT_LUT3_O.XA1 ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\WBs_RD_DAT_LUT3_O_1.XSL ),
    .XZ(\WBs_RD_DAT(27) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \WBs_RD_DAT_LUT3_O_4_I0_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\WBs_RD_DAT_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\WBs_RD_DAT_LUT3_O_4_I0_LUT2_O.XSL ),
    .XZ(\WBs_RD_DAT_LUT3_O_4.XA1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h1)
  ) \WBs_RD_DAT_LUT3_O_5.t_frag  (
    .TBS(1'h1),
    .XA1(\WBs_RD_DAT_LUT3_O_1.XSL ),
    .XA2(\WBs_RD_DAT_LUT3_O_1.XSL ),
    .XAB(\WBs_RD_DAT_LUT3_O_5.XAB ),
    .XB1(\WBs_RD_DAT_LUT3_O_1.XSL ),
    .XB2(1'h0),
    .XSL(\WBs_RD_DAT_LUT2_O.XAB ),
    .XZ(\WBs_RD_DAT(26) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \WBs_RD_DAT_LUT3_O_6.t_frag  (
    .TBS(1'h1),
    .XA1(\WBs_RD_DAT_LUT3_O_6.XA1 ),
    .XA2(1'h0),
    .XAB(\WBs_RD_DAT_LUT3_O.XA1 ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\WBs_RD_DAT_LUT3_O_1.XSL ),
    .XZ(\WBs_RD_DAT(25) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \WBs_RD_DAT_LUT3_O_6_I0_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\WBs_RD_DAT_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\WBs_RD_DAT_LUT3_O_6_I0_LUT2_O.XSL ),
    .XZ(\WBs_RD_DAT_LUT3_O_6.XA1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h1)
  ) \WBs_RD_DAT_LUT3_O_7.t_frag  (
    .TBS(1'h1),
    .XA1(\WBs_RD_DAT_LUT3_O_7.XA1 ),
    .XA2(\WBs_RD_DAT_LUT3_O_7.XA1 ),
    .XAB(\WBs_RD_DAT_LUT3_O_12_I2_LUT2_O.XAB ),
    .XB1(\WBs_RD_DAT_LUT3_O_7.XA1 ),
    .XB2(1'h0),
    .XSL(\WBs_RD_DAT_LUT3_O_15.XSL ),
    .XZ(\WBs_RD_DAT(24) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \WBs_RD_DAT_LUT3_O_7_I0_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\WBs_RD_DAT_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\WBs_RD_DAT_LUT3_O_7_I0_LUT2_O.XSL ),
    .XZ(\WBs_RD_DAT_LUT3_O_7.XA1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \WBs_RD_DAT_LUT3_O_8.t_frag  (
    .TBS(1'h1),
    .XA1(\WBs_RD_DAT_LUT3_O_8.XA1 ),
    .XA2(1'h0),
    .XAB(\WBs_RD_DAT_LUT3_O.XA1 ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\WBs_RD_DAT_LUT3_O_1.XSL ),
    .XZ(\WBs_RD_DAT(23) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \WBs_RD_DAT_LUT3_O_8_I0_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\WBs_RD_DAT_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\WBs_RD_DAT_LUT3_O_8_I0_LUT2_O.XSL ),
    .XZ(\WBs_RD_DAT_LUT3_O_8.XA1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \WBs_RD_DAT_LUT3_O_9.t_frag  (
    .TBS(1'h1),
    .XA1(\WBs_RD_DAT_LUT3_O_9.XA1 ),
    .XA2(1'h0),
    .XAB(\WBs_RD_DAT_LUT3_O_1.XSL ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\WBs_RD_DAT_LUT3_O_13.XA1 ),
    .XZ(\WBs_RD_DAT(21) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \WBs_RD_DAT_LUT3_O_9_I0_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\WBs_RD_DAT_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\WBs_RD_DAT_LUT3_O_9_I0_LUT2_O.XSL ),
    .XZ(\WBs_RD_DAT_LUT3_O_9.XA1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h1),
    .BBS1(1'h0),
    .BBS2(1'h1),
    .TAS1(1'h0),
    .TAS2(1'h1),
    .TBS1(1'h0),
    .TBS2(1'h1)
  ) \WBs_RD_DAT_LUT3_O_I1_LUT4_O.c_frag  (
    .BA1(\WBs_ADR(12) ),
    .BA2(1'h0),
    .BAB(\WBs_RD_DAT_LUT3_O_I1_LUT4_O.BAB ),
    .BB1(\WBs_ADR(12) ),
    .BB2(1'h0),
    .BSL(\WBs_RD_DAT_LUT3_O_I1_LUT4_O.BSL ),
    .CZ(\WBs_RD_DAT_LUT3_O.XSL ),
    .TA1(1'h0),
    .TA2(\WBs_ADR(12) ),
    .TAB(\WBs_RD_DAT_LUT3_O_I1_LUT4_O.BAB ),
    .TB1(\WBs_ADR(12) ),
    .TB2(1'h0),
    .TBS(\WBs_ADR(2) ),
    .TSL(\WBs_RD_DAT_LUT3_O_I1_LUT4_O.BSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h1),
    .BBS1(1'h0),
    .BBS2(1'h1),
    .TAS1(1'h1),
    .TAS2(1'h1),
    .TBS1(1'h0),
    .TBS2(1'h1)
  ) \WBs_RD_DAT_LUT4_O.c_frag  (
    .BA1(\WBs_RD_DAT_LUT3_O_1.XSL ),
    .BA2(1'h0),
    .BAB(\WBs_RD_DAT_LUT2_O_I1_LUT2_O.XSL ),
    .BB1(\WBs_RD_DAT_LUT3_O_1.XSL ),
    .BB2(1'h0),
    .BSL(\WBs_RD_DAT_LUT4_O.BSL ),
    .CZ(\WBs_RD_DAT(28) ),
    .TA1(1'h0),
    .TA2(1'h0),
    .TAB(\WBs_RD_DAT_LUT2_O_I1_LUT2_O.XSL ),
    .TB1(\WBs_RD_DAT_LUT3_O_1.XSL ),
    .TB2(1'h0),
    .TBS(\WBs_RD_DAT_LUT4_O.TBS ),
    .TSL(\WBs_RD_DAT_LUT4_O.BSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h1),
    .BBS1(1'h0),
    .BBS2(1'h1),
    .TAS1(1'h1),
    .TAS2(1'h1),
    .TBS1(1'h0),
    .TBS2(1'h1)
  ) \WBs_RD_DAT_LUT4_O_1.c_frag  (
    .BA1(\WBs_RD_DAT_LUT3_O_1.XSL ),
    .BA2(1'h0),
    .BAB(\WBs_RD_DAT_LUT2_O_I1_LUT2_O.XSL ),
    .BB1(\WBs_RD_DAT_LUT3_O_1.XSL ),
    .BB2(1'h0),
    .BSL(\WBs_RD_DAT_LUT4_O_1.BSL ),
    .CZ(\WBs_RD_DAT(20) ),
    .TA1(1'h0),
    .TA2(1'h0),
    .TAB(\WBs_RD_DAT_LUT2_O_I1_LUT2_O.XSL ),
    .TB1(\WBs_RD_DAT_LUT3_O_1.XSL ),
    .TB2(1'h0),
    .TBS(\WBs_RD_DAT_LUT4_O.TBS ),
    .TSL(\WBs_RD_DAT_LUT4_O_1.BSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \WBs_RD_DAT_LUT4_O_1_I1_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\WBs_RD_DAT_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\WBs_RD_DAT_LUT4_O_1_I1_LUT2_O.XSL ),
    .XZ(\WBs_RD_DAT_LUT4_O_1.BSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h1),
    .BBS1(1'h0),
    .BBS2(1'h1),
    .TAS1(1'h1),
    .TAS2(1'h1),
    .TBS1(1'h0),
    .TBS2(1'h1)
  ) \WBs_RD_DAT_LUT4_O_2.c_frag  (
    .BA1(\WBs_RD_DAT_LUT3_O_1.XSL ),
    .BA2(1'h0),
    .BAB(\WBs_RD_DAT_LUT2_O_I1_LUT2_O.XSL ),
    .BB1(\WBs_RD_DAT_LUT3_O_1.XSL ),
    .BB2(1'h0),
    .BSL(\WBs_RD_DAT_LUT4_O_2.BSL ),
    .CZ(\WBs_RD_DAT(15) ),
    .TA1(1'h0),
    .TA2(1'h0),
    .TAB(\WBs_RD_DAT_LUT2_O_I1_LUT2_O.XSL ),
    .TB1(\WBs_RD_DAT_LUT3_O_1.XSL ),
    .TB2(1'h0),
    .TBS(\WBs_RD_DAT_LUT4_O.TBS ),
    .TSL(\WBs_RD_DAT_LUT4_O_2.BSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \WBs_RD_DAT_LUT4_O_2_I1_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\WBs_RD_DAT_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\WBs_RD_DAT_LUT4_O_2_I1_LUT2_O.XSL ),
    .XZ(\WBs_RD_DAT_LUT4_O_2.BSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h1),
    .BBS1(1'h0),
    .BBS2(1'h1),
    .TAS1(1'h1),
    .TAS2(1'h1),
    .TBS1(1'h0),
    .TBS2(1'h1)
  ) \WBs_RD_DAT_LUT4_O_3.c_frag  (
    .BA1(\WBs_RD_DAT_LUT3_O_1.XSL ),
    .BA2(1'h0),
    .BAB(\WBs_RD_DAT_LUT2_O_I1_LUT2_O.XSL ),
    .BB1(\WBs_RD_DAT_LUT3_O_1.XSL ),
    .BB2(1'h0),
    .BSL(\WBs_RD_DAT_LUT4_O_3.BSL ),
    .CZ(\WBs_RD_DAT(13) ),
    .TA1(1'h0),
    .TA2(1'h0),
    .TAB(\WBs_RD_DAT_LUT2_O_I1_LUT2_O.XSL ),
    .TB1(\WBs_RD_DAT_LUT3_O_1.XSL ),
    .TB2(1'h0),
    .TBS(\WBs_RD_DAT_LUT4_O.TBS ),
    .TSL(\WBs_RD_DAT_LUT4_O_3.BSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \WBs_RD_DAT_LUT4_O_3_I1_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\WBs_RD_DAT_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\WBs_RD_DAT_LUT4_O_3_I1_LUT2_O.XSL ),
    .XZ(\WBs_RD_DAT_LUT4_O_3.BSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h1),
    .BBS1(1'h0),
    .BBS2(1'h1),
    .TAS1(1'h1),
    .TAS2(1'h1),
    .TBS1(1'h0),
    .TBS2(1'h1)
  ) \WBs_RD_DAT_LUT4_O_4.c_frag  (
    .BA1(\WBs_RD_DAT_LUT3_O_1.XSL ),
    .BA2(1'h0),
    .BAB(\WBs_RD_DAT_LUT2_O_I1_LUT2_O.XSL ),
    .BB1(\WBs_RD_DAT_LUT3_O_1.XSL ),
    .BB2(1'h0),
    .BSL(\WBs_RD_DAT_LUT4_O_4.BSL ),
    .CZ(\WBs_RD_DAT(11) ),
    .TA1(1'h0),
    .TA2(1'h0),
    .TAB(\WBs_RD_DAT_LUT2_O_I1_LUT2_O.XSL ),
    .TB1(\WBs_RD_DAT_LUT3_O_1.XSL ),
    .TB2(1'h0),
    .TBS(\WBs_RD_DAT_LUT4_O.TBS ),
    .TSL(\WBs_RD_DAT_LUT4_O_4.BSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \WBs_RD_DAT_LUT4_O_4_I1_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\WBs_RD_DAT_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\WBs_RD_DAT_LUT4_O_4_I1_LUT2_O.XSL ),
    .XZ(\WBs_RD_DAT_LUT4_O_4.BSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h1),
    .BBS1(1'h0),
    .BBS2(1'h1),
    .TAS1(1'h1),
    .TAS2(1'h1),
    .TBS1(1'h0),
    .TBS2(1'h1)
  ) \WBs_RD_DAT_LUT4_O_5.c_frag  (
    .BA1(\WBs_RD_DAT_LUT3_O_1.XSL ),
    .BA2(1'h0),
    .BAB(\WBs_RD_DAT_LUT2_O_I1_LUT2_O.XSL ),
    .BB1(\WBs_RD_DAT_LUT3_O_1.XSL ),
    .BB2(1'h0),
    .BSL(\WBs_RD_DAT_LUT4_O_5.BSL ),
    .CZ(\WBs_RD_DAT(9) ),
    .TA1(1'h0),
    .TA2(1'h0),
    .TAB(\WBs_RD_DAT_LUT2_O_I1_LUT2_O.XSL ),
    .TB1(\WBs_RD_DAT_LUT3_O_1.XSL ),
    .TB2(1'h0),
    .TBS(\WBs_RD_DAT_LUT4_O.TBS ),
    .TSL(\WBs_RD_DAT_LUT4_O_5.BSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \WBs_RD_DAT_LUT4_O_5_I1_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\WBs_RD_DAT_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\WBs_RD_DAT_LUT4_O_5_I1_LUT2_O.XSL ),
    .XZ(\WBs_RD_DAT_LUT4_O_5.BSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h1),
    .BBS1(1'h0),
    .BBS2(1'h1),
    .TAS1(1'h1),
    .TAS2(1'h1),
    .TBS1(1'h0),
    .TBS2(1'h1)
  ) \WBs_RD_DAT_LUT4_O_6.c_frag  (
    .BA1(\WBs_RD_DAT_LUT3_O_1.XSL ),
    .BA2(1'h0),
    .BAB(\WBs_RD_DAT_LUT2_O_I1_LUT2_O.XSL ),
    .BB1(\WBs_RD_DAT_LUT3_O_1.XSL ),
    .BB2(1'h0),
    .BSL(\WBs_RD_DAT_LUT4_O_6.BSL ),
    .CZ(\WBs_RD_DAT(7) ),
    .TA1(1'h0),
    .TA2(1'h0),
    .TAB(\WBs_RD_DAT_LUT2_O_I1_LUT2_O.XSL ),
    .TB1(\WBs_RD_DAT_LUT3_O_1.XSL ),
    .TB2(1'h0),
    .TBS(\WBs_RD_DAT_LUT4_O.TBS ),
    .TSL(\WBs_RD_DAT_LUT4_O_6.BSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \WBs_RD_DAT_LUT4_O_6_I1_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\WBs_RD_DAT_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\WBs_RD_DAT_LUT4_O_6_I1_LUT2_O.XSL ),
    .XZ(\WBs_RD_DAT_LUT4_O_6.BSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h1),
    .BBS1(1'h0),
    .BBS2(1'h1),
    .TAS1(1'h1),
    .TAS2(1'h1),
    .TBS1(1'h0),
    .TBS2(1'h1)
  ) \WBs_RD_DAT_LUT4_O_7.c_frag  (
    .BA1(\WBs_RD_DAT_LUT3_O_1.XSL ),
    .BA2(1'h0),
    .BAB(\WBs_RD_DAT_LUT2_O_I1_LUT2_O.XSL ),
    .BB1(\WBs_RD_DAT_LUT3_O_1.XSL ),
    .BB2(1'h0),
    .BSL(\WBs_RD_DAT_LUT4_O_7.BSL ),
    .CZ(\WBs_RD_DAT(5) ),
    .TA1(1'h0),
    .TA2(1'h0),
    .TAB(\WBs_RD_DAT_LUT2_O_I1_LUT2_O.XSL ),
    .TB1(\WBs_RD_DAT_LUT3_O_1.XSL ),
    .TB2(1'h0),
    .TBS(\WBs_RD_DAT_LUT4_O.TBS ),
    .TSL(\WBs_RD_DAT_LUT4_O_7.BSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \WBs_RD_DAT_LUT4_O_7_I1_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\WBs_RD_DAT_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\WBs_RD_DAT_LUT4_O_7_I1_LUT2_O.XSL ),
    .XZ(\WBs_RD_DAT_LUT4_O_7.BSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h1),
    .BBS1(1'h0),
    .BBS2(1'h1),
    .TAS1(1'h1),
    .TAS2(1'h1),
    .TBS1(1'h0),
    .TBS2(1'h1)
  ) \WBs_RD_DAT_LUT4_O_8.c_frag  (
    .BA1(\WBs_RD_DAT_LUT3_O_1.XSL ),
    .BA2(1'h0),
    .BAB(\WBs_RD_DAT_LUT2_O_I1_LUT2_O.XSL ),
    .BB1(\WBs_RD_DAT_LUT3_O_1.XSL ),
    .BB2(1'h0),
    .BSL(\WBs_RD_DAT_LUT4_O_8.BSL ),
    .CZ(\WBs_RD_DAT(3) ),
    .TA1(1'h0),
    .TA2(1'h0),
    .TAB(\WBs_RD_DAT_LUT2_O_I1_LUT2_O.XSL ),
    .TB1(\WBs_RD_DAT_LUT3_O_1.XSL ),
    .TB2(1'h0),
    .TBS(\WBs_RD_DAT_LUT4_O.TBS ),
    .TSL(\WBs_RD_DAT_LUT4_O_8.BSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \WBs_RD_DAT_LUT4_O_8_I1_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\WBs_RD_DAT_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\WBs_RD_DAT_LUT4_O_8_I1_LUT2_O.XSL ),
    .XZ(\WBs_RD_DAT_LUT4_O_8.BSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h1),
    .BBS1(1'h0),
    .BBS2(1'h1),
    .TAS1(1'h1),
    .TAS2(1'h1),
    .TBS1(1'h0),
    .TBS2(1'h1)
  ) \WBs_RD_DAT_LUT4_O_9.c_frag  (
    .BA1(\WBs_RD_DAT_LUT3_O_1.XSL ),
    .BA2(1'h0),
    .BAB(\WBs_RD_DAT_LUT2_O_I1_LUT2_O.XSL ),
    .BB1(\WBs_RD_DAT_LUT3_O_1.XSL ),
    .BB2(1'h0),
    .BSL(\WBs_RD_DAT_LUT4_O_9.BSL ),
    .CZ(\WBs_RD_DAT(2) ),
    .TA1(1'h0),
    .TA2(1'h0),
    .TAB(\WBs_RD_DAT_LUT2_O_I1_LUT2_O.XSL ),
    .TB1(\WBs_RD_DAT_LUT3_O_1.XSL ),
    .TB2(1'h0),
    .TBS(\WBs_RD_DAT_LUT4_O.TBS ),
    .TSL(\WBs_RD_DAT_LUT4_O_9.BSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \WBs_RD_DAT_LUT4_O_9_I1_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\WBs_RD_DAT_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\WBs_RD_DAT_LUT4_O_9_I1_LUT2_O.XSL ),
    .XZ(\WBs_RD_DAT_LUT4_O_9.BSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \WBs_RD_DAT_LUT4_O_I1_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\WBs_RD_DAT_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\WBs_RD_DAT_LUT4_O_I1_LUT2_O.XSL ),
    .XZ(\WBs_RD_DAT_LUT4_O.BSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h0),
    .BBS1(1'h0),
    .BBS2(1'h0),
    .TAS1(1'h0),
    .TAS2(1'h0),
    .TBS1(1'h0),
    .TBS2(1'h0)
  ) \WBs_RD_DAT_LUT4_O_I2_LUT4_O.c_frag  (
    .BA1(1'h0),
    .BA2(1'h0),
    .BAB(\WBs_ADR(13) ),
    .BB1(1'h0),
    .BB2(1'h0),
    .BSL(\WBs_ADR(15) ),
    .CZ(\WBs_RD_DAT_LUT2_O_I1_LUT2_O.XSL ),
    .TA1(\WBs_ADR(14) ),
    .TA2(1'h0),
    .TAB(\WBs_ADR(13) ),
    .TB1(1'h0),
    .TB2(1'h0),
    .TBS(\WBs_ADR(16) ),
    .TSL(\WBs_ADR(15) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \WBs_RD_DAT_mux4x0_Q.t_frag  (
    .TBS(1'h1),
    .XA1(\WBs_RD_DAT_LUT3_O_15.XSL ),
    .XA2(1'h1),
    .XAB(\WBs_RD_DAT_LUT2_O_I1_LUT2_O.XSL ),
    .XB1(\WBs_RD_DAT_LUT3_O_I1_LUT4_O.BAB ),
    .XB2(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(22) ),
    .XSL(WBs_RD_DAT_mux4x0_Q_S0),
    .XZ(\WBs_RD_DAT(22) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \WBs_RD_DAT_mux4x0_Q_1.t_frag  (
    .TBS(1'h1),
    .XA1(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(8) ),
    .XA2(1'h1),
    .XAB(\WBs_RD_DAT_LUT2_O_I1_LUT2_O.XSL ),
    .XB1(\u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved(8) ),
    .XB2(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(8) ),
    .XSL(WBs_RD_DAT_mux4x0_Q_S0),
    .XZ(\WBs_RD_DAT(8) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \WBs_RD_DAT_mux4x0_Q_S0_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h1),
    .XAB(\WBs_RD_DAT_LUT3_O_12.XAB ),
    .XB1(1'h1),
    .XB2(1'h1),
    .XSL(\WBs_RD_DAT_LUT2_O.XAB ),
    .XZ(WBs_RD_DAT_mux4x0_Q_S0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_CLK_i ),
    .QD(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_D ),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_RST_i ),
    .QST(1'h0),
    .QZ(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(31) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_1  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_CLK_i ),
    .QD(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_1_D ),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_RST_i ),
    .QST(1'h0),
    .QZ(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(30) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_10  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_CLK_i ),
    .QD(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_10_D ),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_RST_i ),
    .QST(1'h0),
    .QZ(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(21) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_10_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_10_D_LUT3_O.XA2 ),
    .XAB(\WBs_WR_DAT(21) ),
    .XB1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_10_D_LUT3_O.XA2 ),
    .XB2(1'h0),
    .XSL(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(21) ),
    .XZ(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_10_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_11  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_CLK_i ),
    .QD(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_11_D ),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_RST_i ),
    .QST(1'h0),
    .QZ(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(20) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_11_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_10_D_LUT3_O.XA2 ),
    .XAB(\WBs_WR_DAT(20) ),
    .XB1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_10_D_LUT3_O.XA2 ),
    .XB2(1'h0),
    .XSL(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(20) ),
    .XZ(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_11_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_12  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_CLK_i ),
    .QD(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_12_D ),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_RST_i ),
    .QST(1'h0),
    .QZ(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(19) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_12_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_10_D_LUT3_O.XA2 ),
    .XAB(\WBs_WR_DAT(19) ),
    .XB1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_10_D_LUT3_O.XA2 ),
    .XB2(1'h0),
    .XSL(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(19) ),
    .XZ(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_12_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_13  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_CLK_i ),
    .QD(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_13_D ),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_RST_i ),
    .QST(1'h0),
    .QZ(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(18) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_13_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_10_D_LUT3_O.XA2 ),
    .XAB(\WBs_WR_DAT(18) ),
    .XB1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_10_D_LUT3_O.XA2 ),
    .XB2(1'h0),
    .XSL(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(18) ),
    .XZ(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_13_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_14  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_CLK_i ),
    .QD(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_14_D ),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_RST_i ),
    .QST(1'h0),
    .QZ(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(17) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_14_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_10_D_LUT3_O.XA2 ),
    .XAB(\WBs_WR_DAT(17) ),
    .XB1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_10_D_LUT3_O.XA2 ),
    .XB2(1'h0),
    .XSL(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(17) ),
    .XZ(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_14_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_15  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_CLK_i ),
    .QD(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_15_D ),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_RST_i ),
    .QST(1'h0),
    .QZ(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(16) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_15_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_10_D_LUT3_O.XA2 ),
    .XAB(\WBs_WR_DAT(16) ),
    .XB1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_10_D_LUT3_O.XA2 ),
    .XB2(1'h0),
    .XSL(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(16) ),
    .XZ(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_15_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_16  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_CLK_i ),
    .QD(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_16_D ),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_RST_i ),
    .QST(1'h0),
    .QZ(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(15) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_16_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_16_D_LUT3_O.XA2 ),
    .XAB(\WBs_WR_DAT(15) ),
    .XB1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_16_D_LUT3_O.XA2 ),
    .XB2(1'h0),
    .XSL(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(15) ),
    .XZ(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_16_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_17  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_CLK_i ),
    .QD(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_17_D ),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_RST_i ),
    .QST(1'h0),
    .QZ(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(14) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_17_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_16_D_LUT3_O.XA2 ),
    .XAB(\WBs_WR_DAT(14) ),
    .XB1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_16_D_LUT3_O.XA2 ),
    .XB2(1'h0),
    .XSL(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(14) ),
    .XZ(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_17_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_18  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_CLK_i ),
    .QD(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_18_D ),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_RST_i ),
    .QST(1'h0),
    .QZ(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(13) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_18_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_16_D_LUT3_O.XA2 ),
    .XAB(\WBs_WR_DAT(13) ),
    .XB1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_16_D_LUT3_O.XA2 ),
    .XB2(1'h0),
    .XSL(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(13) ),
    .XZ(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_18_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_19  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_CLK_i ),
    .QD(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_19_D ),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_RST_i ),
    .QST(1'h0),
    .QZ(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(12) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_19_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_16_D_LUT3_O.XA2 ),
    .XAB(\WBs_WR_DAT(12) ),
    .XB1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_16_D_LUT3_O.XA2 ),
    .XB2(1'h0),
    .XSL(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(12) ),
    .XZ(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_19_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_1_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_1_D_LUT3_O.XA2 ),
    .XAB(\WBs_WR_DAT(30) ),
    .XB1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_1_D_LUT3_O.XA2 ),
    .XB2(1'h0),
    .XSL(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(30) ),
    .XZ(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_2  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_CLK_i ),
    .QD(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_2_D ),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_RST_i ),
    .QST(1'h0),
    .QZ(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(29) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_20  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_CLK_i ),
    .QD(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_20_D ),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_RST_i ),
    .QST(1'h0),
    .QZ(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(11) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_20_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_16_D_LUT3_O.XA2 ),
    .XAB(\WBs_WR_DAT(11) ),
    .XB1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_16_D_LUT3_O.XA2 ),
    .XB2(1'h0),
    .XSL(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(11) ),
    .XZ(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_20_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_21  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_CLK_i ),
    .QD(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_21_D ),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_RST_i ),
    .QST(1'h0),
    .QZ(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(10) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_21_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_16_D_LUT3_O.XA2 ),
    .XAB(\WBs_WR_DAT(10) ),
    .XB1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_16_D_LUT3_O.XA2 ),
    .XB2(1'h0),
    .XSL(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(10) ),
    .XZ(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_21_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_22  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_CLK_i ),
    .QD(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_22_D ),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_RST_i ),
    .QST(1'h0),
    .QZ(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(9) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_22_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_16_D_LUT3_O.XA2 ),
    .XAB(\WBs_WR_DAT(9) ),
    .XB1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_16_D_LUT3_O.XA2 ),
    .XB2(1'h0),
    .XSL(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(9) ),
    .XZ(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_22_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_23  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_CLK_i ),
    .QD(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_23_D ),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_RST_i ),
    .QST(1'h0),
    .QZ(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(8) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_23_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_16_D_LUT3_O.XA2 ),
    .XAB(\WBs_WR_DAT(8) ),
    .XB1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_16_D_LUT3_O.XA2 ),
    .XB2(1'h0),
    .XSL(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(8) ),
    .XZ(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_23_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_24  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_CLK_i ),
    .QD(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_24_D ),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_RST_i ),
    .QST(1'h0),
    .QZ(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(7) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_24_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_24_D_LUT3_O.XA2 ),
    .XAB(\WBs_WR_DAT(7) ),
    .XB1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_24_D_LUT3_O.XA2 ),
    .XB2(1'h0),
    .XSL(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(7) ),
    .XZ(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_24_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_25  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_CLK_i ),
    .QD(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_25_D ),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_RST_i ),
    .QST(1'h0),
    .QZ(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(6) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_25_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_24_D_LUT3_O.XA2 ),
    .XAB(\WBs_WR_DAT(6) ),
    .XB1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_24_D_LUT3_O.XA2 ),
    .XB2(1'h0),
    .XSL(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(6) ),
    .XZ(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_25_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_26  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_CLK_i ),
    .QD(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_26_D ),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_RST_i ),
    .QST(1'h0),
    .QZ(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_26_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_24_D_LUT3_O.XA2 ),
    .XAB(\WBs_WR_DAT(5) ),
    .XB1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_24_D_LUT3_O.XA2 ),
    .XB2(1'h0),
    .XSL(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(5) ),
    .XZ(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_26_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_27  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_CLK_i ),
    .QD(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_27_D ),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_RST_i ),
    .QST(1'h0),
    .QZ(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_27_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_24_D_LUT3_O.XA2 ),
    .XAB(\WBs_WR_DAT(4) ),
    .XB1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_24_D_LUT3_O.XA2 ),
    .XB2(1'h0),
    .XSL(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(4) ),
    .XZ(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_27_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_28  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_CLK_i ),
    .QD(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_28_D ),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_RST_i ),
    .QST(1'h0),
    .QZ(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_28_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_24_D_LUT3_O.XA2 ),
    .XAB(\WBs_WR_DAT(3) ),
    .XB1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_24_D_LUT3_O.XA2 ),
    .XB2(1'h0),
    .XSL(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(3) ),
    .XZ(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_28_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_29  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_CLK_i ),
    .QD(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_29_D ),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_RST_i ),
    .QST(1'h0),
    .QZ(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_29_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_24_D_LUT3_O.XA2 ),
    .XAB(\WBs_WR_DAT(2) ),
    .XB1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_24_D_LUT3_O.XA2 ),
    .XB2(1'h0),
    .XSL(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(2) ),
    .XZ(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_29_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_2_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_1_D_LUT3_O.XA2 ),
    .XAB(\WBs_WR_DAT(29) ),
    .XB1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_1_D_LUT3_O.XA2 ),
    .XB2(1'h0),
    .XSL(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(29) ),
    .XZ(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_3  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_CLK_i ),
    .QD(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_3_D ),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_RST_i ),
    .QST(1'h0),
    .QZ(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(28) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_30  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_CLK_i ),
    .QD(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_30_D ),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_RST_i ),
    .QST(1'h0),
    .QZ(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_30_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_24_D_LUT3_O.XA2 ),
    .XAB(\WBs_WR_DAT(1) ),
    .XB1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_24_D_LUT3_O.XA2 ),
    .XB2(1'h0),
    .XSL(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(1) ),
    .XZ(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_30_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_31  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_CLK_i ),
    .QD(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_31_D ),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_RST_i ),
    .QST(1'h0),
    .QZ(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_31_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_24_D_LUT3_O.XA2 ),
    .XAB(\WBs_WR_DAT(0) ),
    .XB1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_24_D_LUT3_O.XA2 ),
    .XB2(1'h0),
    .XSL(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(0) ),
    .XZ(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_31_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_3_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_1_D_LUT3_O.XA2 ),
    .XAB(\WBs_WR_DAT(28) ),
    .XB1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_1_D_LUT3_O.XA2 ),
    .XB2(1'h0),
    .XSL(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(28) ),
    .XZ(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_4  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_CLK_i ),
    .QD(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_4_D ),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_RST_i ),
    .QST(1'h0),
    .QZ(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(27) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_4_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_1_D_LUT3_O.XA2 ),
    .XAB(\WBs_WR_DAT(27) ),
    .XB1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_1_D_LUT3_O.XA2 ),
    .XB2(1'h0),
    .XSL(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(27) ),
    .XZ(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_4_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_5  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_CLK_i ),
    .QD(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_5_D ),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_RST_i ),
    .QST(1'h0),
    .QZ(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(26) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_5_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_1_D_LUT3_O.XA2 ),
    .XAB(\WBs_WR_DAT(26) ),
    .XB1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_1_D_LUT3_O.XA2 ),
    .XB2(1'h0),
    .XSL(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(26) ),
    .XZ(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_5_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_6  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_CLK_i ),
    .QD(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_6_D ),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_RST_i ),
    .QST(1'h0),
    .QZ(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(25) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_6_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_1_D_LUT3_O.XA2 ),
    .XAB(\WBs_WR_DAT(25) ),
    .XB1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_1_D_LUT3_O.XA2 ),
    .XB2(1'h0),
    .XSL(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(25) ),
    .XZ(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_6_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_7  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_CLK_i ),
    .QD(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_7_D ),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_RST_i ),
    .QST(1'h0),
    .QZ(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(24) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_7_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_1_D_LUT3_O.XA2 ),
    .XAB(\WBs_WR_DAT(24) ),
    .XB1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_1_D_LUT3_O.XA2 ),
    .XB2(1'h0),
    .XSL(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(24) ),
    .XZ(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_7_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_8  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_CLK_i ),
    .QD(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_8_D ),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_RST_i ),
    .QST(1'h0),
    .QZ(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(23) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_8_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_10_D_LUT3_O.XA2 ),
    .XAB(\WBs_WR_DAT(23) ),
    .XB1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_10_D_LUT3_O.XA2 ),
    .XB2(1'h0),
    .XSL(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(23) ),
    .XZ(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_8_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_9  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_CLK_i ),
    .QD(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_9_D ),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_RST_i ),
    .QST(1'h0),
    .QZ(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(22) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_9_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_10_D_LUT3_O.XA2 ),
    .XAB(\WBs_WR_DAT(22) ),
    .XB1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_10_D_LUT3_O.XA2 ),
    .XB2(1'h0),
    .XSL(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(22) ),
    .XZ(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_9_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_1_D_LUT3_O.XA2 ),
    .XAB(\WBs_WR_DAT(31) ),
    .XB1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_1_D_LUT3_O.XA2 ),
    .XB2(1'h0),
    .XSL(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(31) ),
    .XZ(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_CLK_i ),
    .QD(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_D ),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_RST_i ),
    .QST(1'h0),
    .QZ(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(31) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_1  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_CLK_i ),
    .QD(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_1_D ),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_RST_i ),
    .QST(1'h0),
    .QZ(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(30) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_10  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_CLK_i ),
    .QD(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_10_D ),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_RST_i ),
    .QST(1'h0),
    .QZ(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(21) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_10_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_10_D_LUT3_O.XA2 ),
    .XAB(\WBs_WR_DAT(21) ),
    .XB1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_10_D_LUT3_O.XA2 ),
    .XB2(1'h0),
    .XSL(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(21) ),
    .XZ(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_10_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_11  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_CLK_i ),
    .QD(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_11_D ),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_RST_i ),
    .QST(1'h0),
    .QZ(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(20) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_11_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_10_D_LUT3_O.XA2 ),
    .XAB(\WBs_WR_DAT(20) ),
    .XB1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_10_D_LUT3_O.XA2 ),
    .XB2(1'h0),
    .XSL(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(20) ),
    .XZ(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_11_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_12  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_CLK_i ),
    .QD(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_12_D ),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_RST_i ),
    .QST(1'h0),
    .QZ(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(19) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_12_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_10_D_LUT3_O.XA2 ),
    .XAB(\WBs_WR_DAT(19) ),
    .XB1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_10_D_LUT3_O.XA2 ),
    .XB2(1'h0),
    .XSL(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(19) ),
    .XZ(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_12_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_13  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_CLK_i ),
    .QD(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_13_D ),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_RST_i ),
    .QST(1'h0),
    .QZ(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(18) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_13_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_10_D_LUT3_O.XA2 ),
    .XAB(\WBs_WR_DAT(18) ),
    .XB1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_10_D_LUT3_O.XA2 ),
    .XB2(1'h0),
    .XSL(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(18) ),
    .XZ(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_13_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_14  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_CLK_i ),
    .QD(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_14_D ),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_RST_i ),
    .QST(1'h0),
    .QZ(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(17) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_14_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_10_D_LUT3_O.XA2 ),
    .XAB(\WBs_WR_DAT(17) ),
    .XB1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_10_D_LUT3_O.XA2 ),
    .XB2(1'h0),
    .XSL(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(17) ),
    .XZ(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_14_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_15  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_CLK_i ),
    .QD(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_15_D ),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_RST_i ),
    .QST(1'h0),
    .QZ(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(16) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_15_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_10_D_LUT3_O.XA2 ),
    .XAB(\WBs_WR_DAT(16) ),
    .XB1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_10_D_LUT3_O.XA2 ),
    .XB2(1'h0),
    .XSL(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(16) ),
    .XZ(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_15_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_16  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_CLK_i ),
    .QD(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_16_D ),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_RST_i ),
    .QST(1'h0),
    .QZ(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(15) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_16_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_16_D_LUT3_O.XA2 ),
    .XAB(\WBs_WR_DAT(15) ),
    .XB1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_16_D_LUT3_O.XA2 ),
    .XB2(1'h0),
    .XSL(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(15) ),
    .XZ(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_16_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_17  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_CLK_i ),
    .QD(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_17_D ),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_RST_i ),
    .QST(1'h0),
    .QZ(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(14) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_17_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_16_D_LUT3_O.XA2 ),
    .XAB(\WBs_WR_DAT(14) ),
    .XB1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_16_D_LUT3_O.XA2 ),
    .XB2(1'h0),
    .XSL(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(14) ),
    .XZ(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_17_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_18  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_CLK_i ),
    .QD(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_18_D ),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_RST_i ),
    .QST(1'h0),
    .QZ(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(13) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_18_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_16_D_LUT3_O.XA2 ),
    .XAB(\WBs_WR_DAT(13) ),
    .XB1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_16_D_LUT3_O.XA2 ),
    .XB2(1'h0),
    .XSL(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(13) ),
    .XZ(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_18_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_19  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_CLK_i ),
    .QD(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_19_D ),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_RST_i ),
    .QST(1'h0),
    .QZ(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(12) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_19_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_16_D_LUT3_O.XA2 ),
    .XAB(\WBs_WR_DAT(12) ),
    .XB1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_16_D_LUT3_O.XA2 ),
    .XB2(1'h0),
    .XSL(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(12) ),
    .XZ(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_19_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_1_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_1_D_LUT3_O.XA2 ),
    .XAB(\WBs_WR_DAT(30) ),
    .XB1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_1_D_LUT3_O.XA2 ),
    .XB2(1'h0),
    .XSL(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(30) ),
    .XZ(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_2  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_CLK_i ),
    .QD(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_2_D ),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_RST_i ),
    .QST(1'h0),
    .QZ(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(29) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_20  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_CLK_i ),
    .QD(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_20_D ),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_RST_i ),
    .QST(1'h0),
    .QZ(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(11) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_20_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_16_D_LUT3_O.XA2 ),
    .XAB(\WBs_WR_DAT(11) ),
    .XB1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_16_D_LUT3_O.XA2 ),
    .XB2(1'h0),
    .XSL(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(11) ),
    .XZ(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_20_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_21  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_CLK_i ),
    .QD(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_21_D ),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_RST_i ),
    .QST(1'h0),
    .QZ(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(10) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_21_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_16_D_LUT3_O.XA2 ),
    .XAB(\WBs_WR_DAT(10) ),
    .XB1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_16_D_LUT3_O.XA2 ),
    .XB2(1'h0),
    .XSL(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(10) ),
    .XZ(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_21_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_22  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_CLK_i ),
    .QD(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_22_D ),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_RST_i ),
    .QST(1'h0),
    .QZ(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(9) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_22_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_16_D_LUT3_O.XA2 ),
    .XAB(\WBs_WR_DAT(9) ),
    .XB1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_16_D_LUT3_O.XA2 ),
    .XB2(1'h0),
    .XSL(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(9) ),
    .XZ(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_22_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_23  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_CLK_i ),
    .QD(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_23_D ),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_RST_i ),
    .QST(1'h0),
    .QZ(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(8) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_23_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_16_D_LUT3_O.XA2 ),
    .XAB(\WBs_WR_DAT(8) ),
    .XB1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_16_D_LUT3_O.XA2 ),
    .XB2(1'h0),
    .XSL(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(8) ),
    .XZ(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_23_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_24  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_CLK_i ),
    .QD(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_24_D ),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_RST_i ),
    .QST(1'h0),
    .QZ(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(7) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_24_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_24_D_LUT3_O.XA2 ),
    .XAB(\WBs_WR_DAT(7) ),
    .XB1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_24_D_LUT3_O.XA2 ),
    .XB2(1'h0),
    .XSL(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(7) ),
    .XZ(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_24_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_25  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_CLK_i ),
    .QD(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_25_D ),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_RST_i ),
    .QST(1'h0),
    .QZ(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(6) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_25_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_24_D_LUT3_O.XA2 ),
    .XAB(\WBs_WR_DAT(6) ),
    .XB1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_24_D_LUT3_O.XA2 ),
    .XB2(1'h0),
    .XSL(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(6) ),
    .XZ(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_25_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_26  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_CLK_i ),
    .QD(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_26_D ),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_RST_i ),
    .QST(1'h0),
    .QZ(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_26_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_24_D_LUT3_O.XA2 ),
    .XAB(\WBs_WR_DAT(5) ),
    .XB1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_24_D_LUT3_O.XA2 ),
    .XB2(1'h0),
    .XSL(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(5) ),
    .XZ(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_26_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_27  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_CLK_i ),
    .QD(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_27_D ),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_RST_i ),
    .QST(1'h0),
    .QZ(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_27_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_24_D_LUT3_O.XA2 ),
    .XAB(\WBs_WR_DAT(4) ),
    .XB1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_24_D_LUT3_O.XA2 ),
    .XB2(1'h0),
    .XSL(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(4) ),
    .XZ(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_27_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_28  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_CLK_i ),
    .QD(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_28_D ),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_RST_i ),
    .QST(1'h0),
    .QZ(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_28_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_24_D_LUT3_O.XA2 ),
    .XAB(\WBs_WR_DAT(3) ),
    .XB1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_24_D_LUT3_O.XA2 ),
    .XB2(1'h0),
    .XSL(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(3) ),
    .XZ(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_28_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_29  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_CLK_i ),
    .QD(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_29_D ),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_RST_i ),
    .QST(1'h0),
    .QZ(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_29_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_24_D_LUT3_O.XA2 ),
    .XAB(\WBs_WR_DAT(2) ),
    .XB1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_24_D_LUT3_O.XA2 ),
    .XB2(1'h0),
    .XSL(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(2) ),
    .XZ(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_29_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_2_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_1_D_LUT3_O.XA2 ),
    .XAB(\WBs_WR_DAT(29) ),
    .XB1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_1_D_LUT3_O.XA2 ),
    .XB2(1'h0),
    .XSL(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(29) ),
    .XZ(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_3  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_CLK_i ),
    .QD(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_3_D ),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_RST_i ),
    .QST(1'h0),
    .QZ(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(28) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_30  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_CLK_i ),
    .QD(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_30_D ),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_RST_i ),
    .QST(1'h0),
    .QZ(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_30_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_24_D_LUT3_O.XA2 ),
    .XAB(\WBs_WR_DAT(1) ),
    .XB1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_24_D_LUT3_O.XA2 ),
    .XB2(1'h0),
    .XSL(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(1) ),
    .XZ(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_30_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_31  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_CLK_i ),
    .QD(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_31_D ),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_RST_i ),
    .QST(1'h0),
    .QZ(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_31_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_24_D_LUT3_O.XA2 ),
    .XAB(\WBs_WR_DAT(0) ),
    .XB1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_24_D_LUT3_O.XA2 ),
    .XB2(1'h0),
    .XSL(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(0) ),
    .XZ(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_31_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_3_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_1_D_LUT3_O.XA2 ),
    .XAB(\WBs_WR_DAT(28) ),
    .XB1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_1_D_LUT3_O.XA2 ),
    .XB2(1'h0),
    .XSL(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(28) ),
    .XZ(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_4  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_CLK_i ),
    .QD(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_4_D ),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_RST_i ),
    .QST(1'h0),
    .QZ(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(27) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_4_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_1_D_LUT3_O.XA2 ),
    .XAB(\WBs_WR_DAT(27) ),
    .XB1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_1_D_LUT3_O.XA2 ),
    .XB2(1'h0),
    .XSL(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(27) ),
    .XZ(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_4_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_5  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_CLK_i ),
    .QD(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_5_D ),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_RST_i ),
    .QST(1'h0),
    .QZ(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(26) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_5_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_1_D_LUT3_O.XA2 ),
    .XAB(\WBs_WR_DAT(26) ),
    .XB1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_1_D_LUT3_O.XA2 ),
    .XB2(1'h0),
    .XSL(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(26) ),
    .XZ(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_5_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_6  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_CLK_i ),
    .QD(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_6_D ),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_RST_i ),
    .QST(1'h0),
    .QZ(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(25) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_6_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_1_D_LUT3_O.XA2 ),
    .XAB(\WBs_WR_DAT(25) ),
    .XB1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_1_D_LUT3_O.XA2 ),
    .XB2(1'h0),
    .XSL(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(25) ),
    .XZ(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_6_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_7  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_CLK_i ),
    .QD(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_7_D ),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_RST_i ),
    .QST(1'h0),
    .QZ(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(24) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_7_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_1_D_LUT3_O.XA2 ),
    .XAB(\WBs_WR_DAT(24) ),
    .XB1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_1_D_LUT3_O.XA2 ),
    .XB2(1'h0),
    .XSL(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(24) ),
    .XZ(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_7_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_8  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_CLK_i ),
    .QD(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_8_D ),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_RST_i ),
    .QST(1'h0),
    .QZ(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(23) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_8_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_10_D_LUT3_O.XA2 ),
    .XAB(\WBs_WR_DAT(23) ),
    .XB1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_10_D_LUT3_O.XA2 ),
    .XB2(1'h0),
    .XSL(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(23) ),
    .XZ(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_8_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_9  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_CLK_i ),
    .QD(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_9_D ),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_RST_i ),
    .QST(1'h0),
    .QZ(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(22) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_9_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_10_D_LUT3_O.XA2 ),
    .XAB(\WBs_WR_DAT(22) ),
    .XB1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_10_D_LUT3_O.XA2 ),
    .XB2(1'h0),
    .XSL(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(22) ),
    .XZ(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_9_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_1_D_LUT3_O.XA2 ),
    .XAB(\WBs_WR_DAT(31) ),
    .XB1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_1_D_LUT3_O.XA2 ),
    .XB2(1'h0),
    .XSL(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(31) ),
    .XZ(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h0),
    .BBS1(1'h0),
    .BBS2(1'h0),
    .TAS1(1'h1),
    .TAS2(1'h0),
    .TBS1(1'h0),
    .TBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag  (
    .BA1(1'h0),
    .BA2(1'h0),
    .BAB(\WBs_ADR(10) ),
    .BB1(1'h0),
    .BB2(1'h0),
    .BSL(\WBs_ADR(11) ),
    .CZ(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.BAB ),
    .TA1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o ),
    .TA2(1'h0),
    .TAB(\WBs_ADR(10) ),
    .TB1(1'h0),
    .TB2(1'h0),
    .TBS(\WBs_ADR(12) ),
    .TSL(\WBs_ADR(11) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/GPIO_controller.v:108.1-146.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:205.5-220.2|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_CLK_i ),
    .QD(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt ),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_RST_i ),
    .QST(1'h0),
    .QZ(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h0),
    .BBS1(1'h0),
    .BBS2(1'h0),
    .TAS1(1'h0),
    .TAS2(1'h0),
    .TBS1(1'h0),
    .TBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag  (
    .BA1(1'h0),
    .BA2(1'h0),
    .BAB(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.BAB ),
    .BB1(1'h0),
    .BB2(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.BB2 ),
    .BSL(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.BSL ),
    .CZ(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt ),
    .TA1(1'h0),
    .TA2(1'h0),
    .TAB(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.BAB ),
    .TB1(1'h0),
    .TB2(1'h0),
    .TBS(\WBs_RD_DAT_LUT2_O_I1_LUT2_O.XSL ),
    .TSL(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.BSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h1),
    .XA2(1'h0),
    .XAB(\WBs_ADR(8) ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\WBs_ADR(9) ),
    .XZ(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.BSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1.XAB ),
    .XB1(1'h0),
    .XB2(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1.XB2 ),
    .XSL(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.BSL ),
    .XZ(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1_I0_LUT2_I0.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1.XAB ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1.XB2 ),
    .XZ(\WBs_RD_DAT_LUT3_O_12_I2_LUT2_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1_I0_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\WBs_ADR(12) ),
    .XA2(1'h0),
    .XAB(\WBs_ADR(14) ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\WBs_ADR(15) ),
    .XZ(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1.XB2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1_I2_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h1),
    .XA2(1'h0),
    .XAB(\WBs_ADR(16) ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\WBs_ADR(13) ),
    .XZ(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h1),
    .XBS1(1'h1),
    .XBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1_O_LUT3_I1.t_frag  (
    .TBS(1'h1),
    .XA1(\WBs_RD_DAT_LUT2_O_I1_LUT2_O.XSL ),
    .XA2(\WBs_RD_DAT_LUT2_O_I1_LUT2_O.XSL ),
    .XAB(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1_O_LUT3_I1.XAB ),
    .XB1(\WBs_RD_DAT_LUT2_O_I1_LUT2_O.XSL ),
    .XB2(1'h0),
    .XSL(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1_O ),
    .XZ(\WBs_RD_DAT_LUT3_O.XA1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_STB_i_LUT2_I0.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_CYC_i ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_STB_i ),
    .XZ(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.BB2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0.XAB ),
    .XB1(1'h0),
    .XB2(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i ),
    .XSL(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0.XSL ),
    .XZ(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_I1_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\WBs_ADR(2) ),
    .XA2(1'h0),
    .XAB(\WBs_ADR(4) ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\WBs_ADR(5) ),
    .XZ(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt ),
    .XB1(1'h0),
    .XB2(\WBs_BYTE_STB(3) ),
    .XSL(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O ),
    .XZ(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_1_D_LUT3_O.XA2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_1.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt ),
    .XB1(1'h0),
    .XB2(\WBs_BYTE_STB(0) ),
    .XSL(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O ),
    .XZ(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_24_D_LUT3_O.XA2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_2.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt ),
    .XB1(1'h0),
    .XB2(\WBs_BYTE_STB(1) ),
    .XSL(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O ),
    .XZ(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_16_D_LUT3_O.XA2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_3.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt ),
    .XB1(1'h0),
    .XB2(\WBs_BYTE_STB(2) ),
    .XSL(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O ),
    .XZ(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_10_D_LUT3_O.XA2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h0),
    .BBS1(1'h0),
    .BBS2(1'h0),
    .TAS1(1'h0),
    .TAS2(1'h0),
    .TBS1(1'h0),
    .TBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1.c_frag  (
    .BA1(1'h0),
    .BA2(1'h0),
    .BAB(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1.BAB ),
    .BB1(1'h0),
    .BB2(\WBs_BYTE_STB(0) ),
    .BSL(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i ),
    .CZ(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_24_D_LUT3_O.XA2 ),
    .TA1(1'h0),
    .TA2(1'h0),
    .TAB(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1.BAB ),
    .TB1(1'h0),
    .TB2(1'h0),
    .TBS(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt ),
    .TSL(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h0),
    .BBS1(1'h0),
    .BBS2(1'h0),
    .TAS1(1'h0),
    .TAS2(1'h0),
    .TBS1(1'h0),
    .TBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_1.c_frag  (
    .BA1(1'h0),
    .BA2(1'h0),
    .BAB(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1.BAB ),
    .BB1(1'h0),
    .BB2(\WBs_BYTE_STB(1) ),
    .BSL(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i ),
    .CZ(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_16_D_LUT3_O.XA2 ),
    .TA1(1'h0),
    .TA2(1'h0),
    .TAB(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1.BAB ),
    .TB1(1'h0),
    .TB2(1'h0),
    .TBS(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt ),
    .TSL(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h0),
    .BBS1(1'h0),
    .BBS2(1'h0),
    .TAS1(1'h0),
    .TAS2(1'h0),
    .TBS1(1'h0),
    .TBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_2.c_frag  (
    .BA1(1'h0),
    .BA2(1'h0),
    .BAB(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1.BAB ),
    .BB1(1'h0),
    .BB2(\WBs_BYTE_STB(2) ),
    .BSL(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i ),
    .CZ(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_10_D_LUT3_O.XA2 ),
    .TA1(1'h0),
    .TA2(1'h0),
    .TAB(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1.BAB ),
    .TB1(1'h0),
    .TB2(1'h0),
    .TBS(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt ),
    .TSL(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h0),
    .BBS1(1'h0),
    .BBS2(1'h0),
    .TAS1(1'h0),
    .TAS2(1'h0),
    .TBS1(1'h0),
    .TBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_3.c_frag  (
    .BA1(1'h0),
    .BA2(1'h0),
    .BAB(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1.BAB ),
    .BB1(1'h0),
    .BB2(\WBs_BYTE_STB(3) ),
    .BSL(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i ),
    .CZ(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_1_D_LUT3_O.XA2 ),
    .TA1(1'h0),
    .TA2(1'h0),
    .TAB(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1.BAB ),
    .TB1(1'h0),
    .TB2(1'h0),
    .TBS(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt ),
    .TSL(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:485.10-490.4" *)
  F_FRAG \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT1_O.f_frag  (
    .F1(1'h1),
    .F2(1'h0),
    .FS(\WBs_RD_DAT_LUT3_O_15.XSL ),
    .FZ(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(8) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h1),
    .XAB(\WBs_ADR(2) ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O.XSL ),
    .XZ(\WBs_RD_DAT_LUT3_O_15.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT2_I1.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h1),
    .XAB(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O.XSL ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\WBs_RD_DAT_LUT3_O_12_I2_LUT2_O.XAB ),
    .XZ(\WBs_RD_DAT_LUT3_O_13.XA1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT2_I1_1.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O.XSL ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\WBs_RD_DAT_LUT3_O_12_I2_LUT2_O.XAB ),
    .XZ(\WBs_RD_DAT_LUT4_O.TBS )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.BSL ),
    .XB1(1'h0),
    .XB2(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O.XB2 ),
    .XSL(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0.XAB ),
    .XZ(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT2_I1.t_frag  (
    .TBS(1'h1),
    .XA1(1'h1),
    .XA2(1'h1),
    .XAB(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O.XB2 ),
    .XB1(1'h1),
    .XB2(1'h0),
    .XSL(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT2_I1.XSL ),
    .XZ(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT2_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h1),
    .XA2(1'h0),
    .XAB(\WBs_ADR(4) ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\WBs_ADR(5) ),
    .XZ(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O.XB2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT3_I2.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O.XB2 ),
    .XB1(1'h0),
    .XB2(\WBs_ADR(3) ),
    .XSL(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT2_I1.XSL ),
    .XZ(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1.BAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT3_I2_I1_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\WBs_ADR(7) ),
    .XA2(1'h0),
    .XAB(\WBs_ADR(6) ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\WBs_ADR(2) ),
    .XZ(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT2_I1.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I1_LUT2_I1.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0.XAB ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0.XSL ),
    .XZ(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1_O_LUT3_I1.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h1),
    .XAB(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1_O_LUT3_I1.XAB ),
    .XB1(1'h1),
    .XB2(1'h1),
    .XSL(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1.BAB ),
    .XZ(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\WBs_ADR(7) ),
    .XA2(1'h0),
    .XAB(\WBs_ADR(6) ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\WBs_ADR(3) ),
    .XZ(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q.t_frag  (
    .TBS(1'h1),
    .XA1(\GPIO(31) ),
    .XA2(1'h1),
    .XAB(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1_O ),
    .XB1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(31) ),
    .XB2(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(31) ),
    .XSL(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT2_I1_O ),
    .XZ(\WBs_RD_DAT_LUT3_O_1_I0_LUT2_O.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_1.t_frag  (
    .TBS(1'h1),
    .XA1(\GPIO(30) ),
    .XA2(1'h1),
    .XAB(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1_O ),
    .XB1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(30) ),
    .XB2(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(30) ),
    .XSL(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT2_I1_O ),
    .XZ(\WBs_RD_DAT_LUT3_O_2_I0_LUT2_O.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_10.t_frag  (
    .TBS(1'h1),
    .XA1(\GPIO(21) ),
    .XA2(1'h1),
    .XAB(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1_O ),
    .XB1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(21) ),
    .XB2(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(21) ),
    .XSL(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT2_I1_O ),
    .XZ(\WBs_RD_DAT_LUT3_O_9_I0_LUT2_O.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_11.t_frag  (
    .TBS(1'h1),
    .XA1(\GPIO(20) ),
    .XA2(1'h1),
    .XAB(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1_O ),
    .XB1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(20) ),
    .XB2(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(20) ),
    .XSL(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT2_I1_O ),
    .XZ(\WBs_RD_DAT_LUT4_O_1_I1_LUT2_O.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_12.t_frag  (
    .TBS(1'h1),
    .XA1(\GPIO(19) ),
    .XA2(1'h1),
    .XAB(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1_O ),
    .XB1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(19) ),
    .XB2(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(19) ),
    .XSL(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT2_I1_O ),
    .XZ(\WBs_RD_DAT_LUT3_O_10_I0_LUT2_O.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_13.t_frag  (
    .TBS(1'h1),
    .XA1(\GPIO(18) ),
    .XA2(1'h1),
    .XAB(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1_O ),
    .XB1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(18) ),
    .XB2(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(18) ),
    .XSL(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT2_I1_O ),
    .XZ(\WBs_RD_DAT_LUT3_O_11_I0_LUT2_O.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_14.t_frag  (
    .TBS(1'h1),
    .XA1(\GPIO(17) ),
    .XA2(1'h0),
    .XAB(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1_O ),
    .XB1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(17) ),
    .XB2(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(17) ),
    .XSL(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT2_I1_O ),
    .XZ(\WBs_RD_DAT_LUT3_O_12_I0_LUT2_O.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_15.t_frag  (
    .TBS(1'h1),
    .XA1(\GPIO(16) ),
    .XA2(1'h1),
    .XAB(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1_O ),
    .XB1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(16) ),
    .XB2(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(16) ),
    .XSL(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT2_I1_O ),
    .XZ(\WBs_RD_DAT_LUT3_O_I1_LUT4_O.BSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_16.t_frag  (
    .TBS(1'h1),
    .XA1(\GPIO(15) ),
    .XA2(1'h1),
    .XAB(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1_O ),
    .XB1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(15) ),
    .XB2(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(15) ),
    .XSL(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT2_I1_O ),
    .XZ(\WBs_RD_DAT_LUT4_O_2_I1_LUT2_O.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_17.t_frag  (
    .TBS(1'h1),
    .XA1(\GPIO(14) ),
    .XA2(1'h1),
    .XAB(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1_O ),
    .XB1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(14) ),
    .XB2(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(14) ),
    .XSL(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT2_I1_O ),
    .XZ(\WBs_RD_DAT_LUT3_O_13.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_18.t_frag  (
    .TBS(1'h1),
    .XA1(\GPIO(13) ),
    .XA2(1'h1),
    .XAB(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1_O ),
    .XB1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(13) ),
    .XB2(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(13) ),
    .XSL(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT2_I1_O ),
    .XZ(\WBs_RD_DAT_LUT4_O_3_I1_LUT2_O.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_19.t_frag  (
    .TBS(1'h1),
    .XA1(\GPIO(12) ),
    .XA2(1'h0),
    .XAB(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1_O ),
    .XB1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(12) ),
    .XB2(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(12) ),
    .XSL(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT2_I1_O ),
    .XZ(\WBs_RD_DAT_LUT2_O.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_2.t_frag  (
    .TBS(1'h1),
    .XA1(\GPIO(29) ),
    .XA2(1'h1),
    .XAB(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1_O ),
    .XB1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(29) ),
    .XB2(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(29) ),
    .XSL(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT2_I1_O ),
    .XZ(\WBs_RD_DAT_LUT3_O_3.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_20.t_frag  (
    .TBS(1'h1),
    .XA1(\GPIO(11) ),
    .XA2(1'h1),
    .XAB(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1_O ),
    .XB1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(11) ),
    .XB2(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(11) ),
    .XSL(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT2_I1_O ),
    .XZ(\WBs_RD_DAT_LUT4_O_4_I1_LUT2_O.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_21.t_frag  (
    .TBS(1'h1),
    .XA1(\GPIO(10) ),
    .XA2(1'h1),
    .XAB(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1_O ),
    .XB1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(10) ),
    .XB2(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(10) ),
    .XSL(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT2_I1_O ),
    .XZ(\WBs_RD_DAT_LUT3_O_14.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_22.t_frag  (
    .TBS(1'h1),
    .XA1(\GPIO(9) ),
    .XA2(1'h1),
    .XAB(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1_O ),
    .XB1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(9) ),
    .XB2(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(9) ),
    .XSL(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT2_I1_O ),
    .XZ(\WBs_RD_DAT_LUT4_O_5_I1_LUT2_O.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_23.t_frag  (
    .TBS(1'h1),
    .XA1(\GPIO(8) ),
    .XA2(1'h1),
    .XAB(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1_O ),
    .XB1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(8) ),
    .XB2(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(8) ),
    .XSL(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT2_I1_O ),
    .XZ(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(8) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_24.t_frag  (
    .TBS(1'h1),
    .XA1(\GPIO(7) ),
    .XA2(1'h1),
    .XAB(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1_O ),
    .XB1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(7) ),
    .XB2(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(7) ),
    .XSL(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT2_I1_O ),
    .XZ(\WBs_RD_DAT_LUT4_O_6_I1_LUT2_O.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_25.t_frag  (
    .TBS(1'h1),
    .XA1(\GPIO(6) ),
    .XA2(1'h0),
    .XAB(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1_O ),
    .XB1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(6) ),
    .XB2(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(6) ),
    .XSL(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT2_I1_O ),
    .XZ(\WBs_RD_DAT_LUT2_O_1.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_26.t_frag  (
    .TBS(1'h1),
    .XA1(\GPIO(5) ),
    .XA2(1'h1),
    .XAB(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1_O ),
    .XB1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(5) ),
    .XB2(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(5) ),
    .XSL(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT2_I1_O ),
    .XZ(\WBs_RD_DAT_LUT4_O_7_I1_LUT2_O.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_27.t_frag  (
    .TBS(1'h1),
    .XA1(\GPIO(4) ),
    .XA2(1'h0),
    .XAB(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1_O ),
    .XB1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(4) ),
    .XB2(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(4) ),
    .XSL(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT2_I1_O ),
    .XZ(\WBs_RD_DAT_LUT3_O_15_I0_LUT2_O.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_28.t_frag  (
    .TBS(1'h1),
    .XA1(\GPIO(3) ),
    .XA2(1'h1),
    .XAB(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1_O ),
    .XB1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(3) ),
    .XB2(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(3) ),
    .XSL(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT2_I1_O ),
    .XZ(\WBs_RD_DAT_LUT4_O_8_I1_LUT2_O.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_29.t_frag  (
    .TBS(1'h1),
    .XA1(\GPIO(2) ),
    .XA2(1'h1),
    .XAB(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1_O ),
    .XB1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(2) ),
    .XB2(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(2) ),
    .XSL(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT2_I1_O ),
    .XZ(\WBs_RD_DAT_LUT4_O_9_I1_LUT2_O.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_3.t_frag  (
    .TBS(1'h1),
    .XA1(\GPIO(28) ),
    .XA2(1'h1),
    .XAB(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1_O ),
    .XB1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(28) ),
    .XB2(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(28) ),
    .XSL(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT2_I1_O ),
    .XZ(\WBs_RD_DAT_LUT4_O_I1_LUT2_O.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_30.t_frag  (
    .TBS(1'h1),
    .XA1(\GPIO(1) ),
    .XA2(1'h0),
    .XAB(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1_O ),
    .XB1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(1) ),
    .XB2(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(1) ),
    .XSL(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT2_I1_O ),
    .XZ(\WBs_RD_DAT_LUT2_O_2.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_31.t_frag  (
    .TBS(1'h1),
    .XA1(\GPIO(0) ),
    .XA2(1'h0),
    .XAB(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1_O ),
    .XB1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(0) ),
    .XB2(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(0) ),
    .XSL(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT2_I1_O ),
    .XZ(\WBs_RD_DAT_LUT3_O_16_I0_LUT2_O.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_4.t_frag  (
    .TBS(1'h1),
    .XA1(\GPIO(27) ),
    .XA2(1'h1),
    .XAB(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1_O ),
    .XB1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(27) ),
    .XB2(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(27) ),
    .XSL(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT2_I1_O ),
    .XZ(\WBs_RD_DAT_LUT3_O_4_I0_LUT2_O.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_5.t_frag  (
    .TBS(1'h1),
    .XA1(\GPIO(26) ),
    .XA2(1'h0),
    .XAB(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1_O ),
    .XB1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(26) ),
    .XB2(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(26) ),
    .XSL(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT2_I1_O ),
    .XZ(\WBs_RD_DAT_LUT3_O_5.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_6.t_frag  (
    .TBS(1'h1),
    .XA1(\GPIO(25) ),
    .XA2(1'h1),
    .XAB(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1_O ),
    .XB1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(25) ),
    .XB2(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(25) ),
    .XSL(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT2_I1_O ),
    .XZ(\WBs_RD_DAT_LUT3_O_6_I0_LUT2_O.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_7.t_frag  (
    .TBS(1'h1),
    .XA1(\GPIO(24) ),
    .XA2(1'h0),
    .XAB(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1_O ),
    .XB1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(24) ),
    .XB2(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(24) ),
    .XSL(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT2_I1_O ),
    .XZ(\WBs_RD_DAT_LUT3_O_7_I0_LUT2_O.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_8.t_frag  (
    .TBS(1'h1),
    .XA1(\GPIO(23) ),
    .XA2(1'h1),
    .XAB(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1_O ),
    .XB1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(23) ),
    .XB2(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(23) ),
    .XSL(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT2_I1_O ),
    .XZ(\WBs_RD_DAT_LUT3_O_8_I0_LUT2_O.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_9.t_frag  (
    .TBS(1'h1),
    .XA1(\GPIO(22) ),
    .XA2(1'h0),
    .XAB(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1_O ),
    .XB1(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(22) ),
    .XB2(\u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(22) ),
    .XSL(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT2_I1_O ),
    .XZ(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(22) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h1),
    .XA2(1'h0),
    .XAB(\WBs_RD_DAT_LUT3_O_I1_LUT4_O.BAB ),
    .XB1(1'h1),
    .XB2(1'h1),
    .XSL(\WBs_ADR(2) ),
    .XZ(\u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved(8) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h1),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT3_O.XAB ),
    .XB1(1'h0),
    .XB2(\u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT3_O.XB2 ),
    .XSL(\u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT3_O.XSL ),
    .XZ(\WBs_RD_DAT_LUT3_O_I1_LUT4_O.BAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT3_O_I0_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\WBs_ADR(4) ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\WBs_ADR(3) ),
    .XZ(\u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT3_O.XB2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT3_O_I1_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\WBs_ADR(8) ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\WBs_ADR(6) ),
    .XZ(\u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT3_O.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT3_O_I2_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\WBs_ADR(7) ),
    .XAB(\WBs_ADR(9) ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\WBs_ADR(5) ),
    .XZ(\u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT3_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:112.1-127.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:244.5-257.2|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:94.10-94.60|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:790.3-801.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_dffp_Q  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_CLK_i ),
    .QD(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt(2) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_RST_i ),
    .QZ(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:112.1-127.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:244.5-257.2|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:94.10-94.60|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:790.3-801.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_dffp_Q_1  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_CLK_i ),
    .QD(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt(1) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_RST_i ),
    .QZ(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:112.1-127.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:244.5-257.2|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:94.10-94.60|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:790.3-801.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_dffp_Q_2  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_CLK_i ),
    .QD(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt(0) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_RST_i ),
    .QZ(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h1),
    .XA2(1'h1),
    .XAB(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State ),
    .XB1(1'h1),
    .XB2(1'h0),
    .XSL(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr(0) ),
    .XZ(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h1),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State ),
    .XAB(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr(1) ),
    .XB1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State ),
    .XB2(1'h0),
    .XSL(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr(0) ),
    .XZ(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h1),
    .BAS2(1'h1),
    .BBS1(1'h1),
    .BBS2(1'h1),
    .TAS1(1'h1),
    .TAS2(1'h1),
    .TBS1(1'h1),
    .TBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.c_frag  (
    .BA1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State ),
    .BA2(1'h0),
    .BAB(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr(0) ),
    .BB1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State ),
    .BB2(1'h0),
    .BSL(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr(2) ),
    .CZ(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt(2) ),
    .TA1(1'h0),
    .TA2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State ),
    .TAB(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr(0) ),
    .TB1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State ),
    .TB2(1'h0),
    .TBS(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr(1) ),
    .TSL(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:112.1-127.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:244.5-257.2|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_dffc_Q  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_CLK_i ),
    .QD(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt ),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_RST_i ),
    .QST(1'h0),
    .QZ(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State ),
    .XA2(1'h0),
    .XAB(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.BB2 ),
    .XB1(1'h0),
    .XB2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State ),
    .XSL(\u_AL4S3B_FPGA_IP.WBs_ACK ),
    .XZ(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_i_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\u_AL4S3B_FPGA_IP.WBs_ACK_FPGA_Reg ),
    .XA2(1'h0),
    .XAB(\u_AL4S3B_FPGA_IP.WBs_ACK_QL_Reserved ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o ),
    .XZ(\u_AL4S3B_FPGA_IP.WBs_ACK )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT2_I1.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h1),
    .XAB(\u_AL4S3B_FPGA_IP.WBs_ACK_QL_Reserved ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.BB2 ),
    .XZ(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT2_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:112.1-127.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:244.5-257.2|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_CLK_i ),
    .QD(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D ),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_RST_i ),
    .QST(1'h0),
    .QZ(\u_AL4S3B_FPGA_IP.WBs_ACK_QL_Reserved )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XA1 ),
    .XA2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XA1 ),
    .XAB(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT2_I1_O ),
    .XB1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XA1 ),
    .XB2(1'h0),
    .XSL(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL ),
    .XZ(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I0_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr(1) ),
    .XA2(1'h0),
    .XAB(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt(0) ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr(2) ),
    .XZ(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XA1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT2_I0.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\WBs_RD_DAT_LUT3_O_I1_LUT4_O.BAB ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL ),
    .XZ(\WBs_RD_DAT_LUT3_O_1.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\WBs_RD_DAT_LUT2_O_I1_LUT2_O.XSL ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\WBs_ADR(12) ),
    .XZ(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:64.16-87.2|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Registers.v:128.1-138.4|/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_IP.v:183.6-197.2|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_CLK_i ),
    .QD(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt ),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_RST_i ),
    .QST(1'h0),
    .QZ(\u_AL4S3B_FPGA_IP.WBs_ACK_FPGA_Reg )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\WBs_RD_DAT_LUT3_O_12_I2_LUT2_O.XAB ),
    .XAB(\u_AL4S3B_FPGA_IP.WBs_ACK_FPGA_Reg ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.BB2 ),
    .XZ(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:55.10-55.76|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:214.11-218.4" *)
  GMUX_IC u_gclkbuff_clock (
    .IC(Sys_Clk0),
    .IS0(1'h1),
    .IZ(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_CLK_i )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:54.10-54.74|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:214.11-218.4" *)
  GMUX_IC u_gclkbuff_reset (
    .IC(u_gclkbuff_reset_A),
    .IS0(1'h1),
    .IZ(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_RST_i )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/hy/Projects/ee5811/fpga-arm/fpga/rtl/AL4S3B_FPGA_Top.v:90.21-176.63|/home/hy/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:1015.12-1060.4" *)
  ASSP u_qlal4s3b_cell_macro (
    .Device_ID(16'h0011),
    .FB_Busy(1'h0),
    .FB_Int_Clr(8'h00),
    .FB_PKfbData(32'd0),
    .FB_PKfbEOF(1'h0),
    .FB_PKfbOverflow(_00_),
    .FB_PKfbPush(4'h0),
    .FB_PKfbSOF(1'h0),
    .FB_Start(_01_),
    .FB_msg_out(4'h0),
    .SDMA_Active(_02_),
    .SDMA_Done(_03_),
    .SDMA_Req(4'h0),
    .SDMA_Sreq(4'h0),
    .SPIm_PEnable(1'h0),
    .SPIm_PReady(_04_),
    .SPIm_PSlvErr(_05_),
    .SPIm_PWdata(32'd0),
    .SPIm_PWrite(1'h0),
    .SPIm_Paddr(16'h0000),
    .SPIm_Prdata(_06_),
    .Sensor_Int(_07_),
    .Sys_Clk0(Sys_Clk0),
    .Sys_Clk0_Rst(Sys_Clk0_Rst),
    .Sys_Clk1(\u_AL4S3B_FPGA_IP.CLK_IP_i ),
    .Sys_Clk1_Rst(\u_AL4S3B_FPGA_IP.RST_IP_i ),
    .Sys_PKfb_Clk(1'h0),
    .Sys_PKfb_Rst(_08_),
    .Sys_PSel(1'h0),
    .Sys_Pclk(_09_),
    .Sys_Pclk_Rst(_10_),
    .TimeStamp(_11_),
    .WB_CLK(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_CLK_i ),
    .WB_RST(WB_RST),
    .WBs_ACK(\u_AL4S3B_FPGA_IP.WBs_ACK ),
    .WBs_ADR({ \WBs_ADR(16) , \WBs_ADR(15) , \WBs_ADR(14) , \WBs_ADR(13) , \WBs_ADR(12) , \WBs_ADR(11) , \WBs_ADR(10) , \WBs_ADR(9) , \WBs_ADR(8) , \WBs_ADR(7) , \WBs_ADR(6) , \WBs_ADR(5) , \WBs_ADR(4) , \WBs_ADR(3) , \WBs_ADR(2) , \WBs_ADR(1) , \WBs_ADR(0)  }),
    .WBs_BYTE_STB({ \WBs_BYTE_STB(3) , \WBs_BYTE_STB(2) , \WBs_BYTE_STB(1) , \WBs_BYTE_STB(0)  }),
    .WBs_CYC(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_CYC_i ),
    .WBs_RD(\u_AL4S3B_FPGA_IP.WBs_RD ),
    .WBs_RD_DAT({ \WBs_RD_DAT(31) , \WBs_RD_DAT(30) , \WBs_RD_DAT(29) , \WBs_RD_DAT(28) , \WBs_RD_DAT(27) , \WBs_RD_DAT(26) , \WBs_RD_DAT(25) , \WBs_RD_DAT(24) , \WBs_RD_DAT(23) , \WBs_RD_DAT(22) , \WBs_RD_DAT(21) , \WBs_RD_DAT(20) , \WBs_RD_DAT(19) , \WBs_RD_DAT(18) , \WBs_RD_DAT(17) , \WBs_RD_DAT(16) , \WBs_RD_DAT(15) , \WBs_RD_DAT(14) , \WBs_RD_DAT(13) , \WBs_RD_DAT(12) , \WBs_RD_DAT(11) , \WBs_RD_DAT(10) , \WBs_RD_DAT(9) , \WBs_RD_DAT(8) , \WBs_RD_DAT(7) , \WBs_RD_DAT(6) , \WBs_RD_DAT(5) , \WBs_RD_DAT(4) , \WBs_RD_DAT(3) , \WBs_RD_DAT(2) , \WBs_RD_DAT(1) , \WBs_RD_DAT(0)  }),
    .WBs_STB(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_STB_i ),
    .WBs_WE(\u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i ),
    .WBs_WR_DAT({ \WBs_WR_DAT(31) , \WBs_WR_DAT(30) , \WBs_WR_DAT(29) , \WBs_WR_DAT(28) , \WBs_WR_DAT(27) , \WBs_WR_DAT(26) , \WBs_WR_DAT(25) , \WBs_WR_DAT(24) , \WBs_WR_DAT(23) , \WBs_WR_DAT(22) , \WBs_WR_DAT(21) , \WBs_WR_DAT(20) , \WBs_WR_DAT(19) , \WBs_WR_DAT(18) , \WBs_WR_DAT(17) , \WBs_WR_DAT(16) , \WBs_WR_DAT(15) , \WBs_WR_DAT(14) , \WBs_WR_DAT(13) , \WBs_WR_DAT(12) , \WBs_WR_DAT(11) , \WBs_WR_DAT(10) , \WBs_WR_DAT(9) , \WBs_WR_DAT(8) , \WBs_WR_DAT(7) , \WBs_WR_DAT(6) , \WBs_WR_DAT(5) , \WBs_WR_DAT(4) , \WBs_WR_DAT(3) , \WBs_WR_DAT(2) , \WBs_WR_DAT(1) , \WBs_WR_DAT(0)  })
  );
  assign \WBs_RD_DAT_mux4x0_Q.D  = 1'h0;
  assign \WBs_RD_DAT_mux4x0_Q.C  = 1'h0;
  assign \WBs_RD_DAT_mux4x0_Q.B  = 1'h0;
  assign \WBs_RD_DAT_mux4x0_Q.A  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_24_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_24_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_24_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_24_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_24_D_LUT3_O.XSL  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(7) ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_24_D_LUT3_O.XAB  = \WBs_WR_DAT(7) ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_24_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_24_D_LUT3_O.XB1  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_24_D_LUT3_O.XA2 ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_24_D_LUT3_O.XB2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_2.O  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_2.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_2.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_2.I2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_2.XSL  = \WBs_RD_DAT_LUT3_O_13.XA1 ;
  assign \WBs_RD_DAT_LUT3_O_2.XAB  = \WBs_RD_DAT_LUT3_O_1.XSL ;
  assign \WBs_RD_DAT_LUT3_O_2.XA2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_2.XB1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_2.XB2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_2_I0_LUT2_O.O  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_2_I0_LUT2_O.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_2_I0_LUT2_O.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_2_I0_LUT2_O.XAB  = \WBs_RD_DAT_LUT2_O.XAB ;
  assign \WBs_RD_DAT_LUT3_O_2_I0_LUT2_O.XA1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_2_I0_LUT2_O.XA2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_2_I0_LUT2_O.XB1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_2_I0_LUT2_O.XB2  = 1'h1;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_1.Q  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_1.S0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_1.S1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_1.A  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_1.B  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_1.C  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_1.D  = 1'h0;
  assign \WBs_RD_DAT_mux4x0_Q.S1  = 1'h0;
  assign \WBs_RD_DAT_mux4x0_Q.S0  = 1'h0;
  assign \WBs_RD_DAT_mux4x0_Q.Q  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_22_D_LUT3_O.XB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_22_D_LUT3_O.XB1  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_16_D_LUT3_O.XA2 ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_22_D_LUT3_O.XA2  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_16_D_LUT3_O.XA2 ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_22_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_22_D_LUT3_O.XAB  = \WBs_WR_DAT(9) ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_1_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_1_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_1_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_1_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_1_D_LUT3_O.XSL  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(30) ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_1_D_LUT3_O.XAB  = \WBs_WR_DAT(30) ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_1_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_1_D_LUT3_O.XB1  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_1_D_LUT3_O.XA2 ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_1_D_LUT3_O.XB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_22_D_LUT3_O.XSL  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(9) ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_22_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_22_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_22_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_1_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_1_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_1_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_1_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_1_D_LUT3_O.XSL  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(30) ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_1_D_LUT3_O.XAB  = \WBs_WR_DAT(30) ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_1_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_1_D_LUT3_O.XB1  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_1_D_LUT3_O.XA2 ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_1_D_LUT3_O.XB2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_16.O  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_16.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_16.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_16.I2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_16.XSL  = \WBs_RD_DAT_LUT3_O_15.XSL ;
  assign \WBs_RD_DAT_LUT3_O_16.XAB  = \WBs_RD_DAT_LUT3_O_12_I2_LUT2_O.XAB ;
  assign \WBs_RD_DAT_LUT3_O_16.XA2  = \WBs_RD_DAT_LUT3_O_16.XA1 ;
  assign \WBs_RD_DAT_LUT3_O_16.XB1  = \WBs_RD_DAT_LUT3_O_16.XA1 ;
  assign \WBs_RD_DAT_LUT3_O_16.XB2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_16_I0_LUT2_O.O  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_16_I0_LUT2_O.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_16_I0_LUT2_O.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_16_I0_LUT2_O.XAB  = \WBs_RD_DAT_LUT2_O.XAB ;
  assign \WBs_RD_DAT_LUT3_O_16_I0_LUT2_O.XA1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_16_I0_LUT2_O.XA2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_16_I0_LUT2_O.XB1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_16_I0_LUT2_O.XB2  = 1'h1;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_31.Q  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_31.S0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_31.S1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_31.A  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_31.B  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_31.C  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_31.D  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_22_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_9_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_9_D_LUT3_O.XSL  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(22) ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_9_D_LUT3_O.XAB  = \WBs_WR_DAT(22) ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_9_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_22_D_LUT3_O.XB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_22_D_LUT3_O.XB1  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_16_D_LUT3_O.XA2 ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_22_D_LUT3_O.XA2  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_16_D_LUT3_O.XA2 ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_31_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_31_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_31_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_31_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_31_D_LUT3_O.XSL  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(0) ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_31_D_LUT3_O.XAB  = \WBs_WR_DAT(0) ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_31_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_31_D_LUT3_O.XA2  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_24_D_LUT3_O.XA2 ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_31_D_LUT3_O.XB1  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_24_D_LUT3_O.XA2 ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_31_D_LUT3_O.XB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_22_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_22_D_LUT3_O.XAB  = \WBs_WR_DAT(9) ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_22_D_LUT3_O.XSL  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(9) ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_22_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_31_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_31_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_31_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_31_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_31_D_LUT3_O.XSL  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(0) ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_31_D_LUT3_O.XAB  = \WBs_WR_DAT(0) ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_31_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_31_D_LUT3_O.XA2  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_24_D_LUT3_O.XA2 ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_31_D_LUT3_O.XB1  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_24_D_LUT3_O.XA2 ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_31_D_LUT3_O.XB2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_4.O  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_4.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_4.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_4.I2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_4.XSL  = \WBs_RD_DAT_LUT3_O_1.XSL ;
  assign \WBs_RD_DAT_LUT3_O_4.XAB  = \WBs_RD_DAT_LUT3_O.XA1 ;
  assign \WBs_RD_DAT_LUT3_O_4.XA2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_4.XB1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_4.XB2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_4_I0_LUT2_O.O  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_4_I0_LUT2_O.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_4_I0_LUT2_O.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_4_I0_LUT2_O.XAB  = \WBs_RD_DAT_LUT2_O.XAB ;
  assign \WBs_RD_DAT_LUT3_O_4_I0_LUT2_O.XA1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_4_I0_LUT2_O.XA2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_4_I0_LUT2_O.XB1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_4_I0_LUT2_O.XB2  = 1'h1;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_4.Q  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_4.S0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_4.S1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_4.A  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_4.B  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_4.C  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_4.D  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_22_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_22_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_22_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_9_D_LUT3_O.XA2  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_10_D_LUT3_O.XA2 ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_9_D_LUT3_O.XB1  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_10_D_LUT3_O.XA2 ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_9_D_LUT3_O.XB2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_13.O  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_13.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_4_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_4_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_4_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_4_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_4_D_LUT3_O.XSL  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(27) ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_4_D_LUT3_O.XAB  = \WBs_WR_DAT(27) ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_4_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_4_D_LUT3_O.XA2  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_1_D_LUT3_O.XA2 ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_4_D_LUT3_O.XB1  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_1_D_LUT3_O.XA2 ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_4_D_LUT3_O.XB2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_13.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_13.I2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_13.XSL  = \WBs_RD_DAT_LUT2_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_22.D  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_4_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_4_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_4_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_4_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_4_D_LUT3_O.XSL  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(27) ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_4_D_LUT3_O.XAB  = \WBs_WR_DAT(27) ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_4_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_4_D_LUT3_O.XA2  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_1_D_LUT3_O.XA2 ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_4_D_LUT3_O.XB1  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_1_D_LUT3_O.XA2 ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_4_D_LUT3_O.XB2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_11.O  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_11.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_11.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_11.I2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_11.XSL  = \WBs_RD_DAT_LUT3_O_1.XSL ;
  assign \WBs_RD_DAT_LUT3_O_11.XAB  = \WBs_RD_DAT_LUT3_O.XA1 ;
  assign \WBs_RD_DAT_LUT3_O_11.XA2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_11.XB1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_11.XB2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_11_I0_LUT2_O.O  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_11_I0_LUT2_O.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_11_I0_LUT2_O.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_11_I0_LUT2_O.XAB  = \WBs_RD_DAT_LUT2_O.XAB ;
  assign \WBs_RD_DAT_LUT3_O_11_I0_LUT2_O.XA1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_11_I0_LUT2_O.XA2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_11_I0_LUT2_O.XB1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_11_I0_LUT2_O.XB2  = 1'h1;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_13.Q  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_13.S0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_13.S1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_13.A  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_13.B  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_13.C  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_13.D  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_22.C  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_22.B  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_22.A  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_22.S1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_22.S0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_22.Q  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_5_I1_LUT2_O.XB2  = 1'h1;
  assign \WBs_RD_DAT_LUT4_O_5_I1_LUT2_O.XB1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_13_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_13_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_13_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_13_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_13_D_LUT3_O.XSL  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(18) ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_13_D_LUT3_O.XAB  = \WBs_WR_DAT(18) ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_13_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_13_D_LUT3_O.XA2  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_10_D_LUT3_O.XA2 ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_13_D_LUT3_O.XB1  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_10_D_LUT3_O.XA2 ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_13_D_LUT3_O.XB2  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_5_I1_LUT2_O.XA2  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_5_I1_LUT2_O.XA1  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_5_I1_LUT2_O.XAB  = \WBs_RD_DAT_LUT2_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_13_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_13_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_13_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_13_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_13_D_LUT3_O.XSL  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(18) ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_13_D_LUT3_O.XAB  = \WBs_WR_DAT(18) ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_13_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_13_D_LUT3_O.XA2  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_10_D_LUT3_O.XA2 ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_13_D_LUT3_O.XB1  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_10_D_LUT3_O.XA2 ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_13_D_LUT3_O.XB2  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_1.O  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_1.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_1.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_1.I2  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_1.I3  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_1.TSL  = \WBs_RD_DAT_LUT4_O_1.BSL ;
  assign \WBs_RD_DAT_LUT4_O_1.TAB  = \WBs_RD_DAT_LUT2_O_I1_LUT2_O.XSL ;
  assign \WBs_RD_DAT_LUT4_O_1.BAB  = \WBs_RD_DAT_LUT2_O_I1_LUT2_O.XSL ;
  assign \WBs_RD_DAT_LUT4_O_1.TBS  = \WBs_RD_DAT_LUT4_O.TBS ;
  assign \WBs_RD_DAT_LUT4_O_1.TA1  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_1.TA2  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_1.TB1  = \WBs_RD_DAT_LUT3_O_1.XSL ;
  assign \WBs_RD_DAT_LUT4_O_1.TB2  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_1.BA1  = \WBs_RD_DAT_LUT3_O_1.XSL ;
  assign \WBs_RD_DAT_LUT4_O_1.BA2  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_1.BB1  = \WBs_RD_DAT_LUT3_O_1.XSL ;
  assign \WBs_RD_DAT_LUT4_O_1.BB2  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_1_I1_LUT2_O.O  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_1_I1_LUT2_O.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_1_I1_LUT2_O.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_1_I1_LUT2_O.XAB  = \WBs_RD_DAT_LUT2_O.XAB ;
  assign \WBs_RD_DAT_LUT4_O_1_I1_LUT2_O.XA1  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_1_I1_LUT2_O.XA2  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_1_I1_LUT2_O.XB1  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_1_I1_LUT2_O.XB2  = 1'h1;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_11.Q  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_11.S0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_11.S1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_11.A  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_11.B  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_11.C  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_11.D  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_5_I1_LUT2_O.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_5_I1_LUT2_O.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_5_I1_LUT2_O.O  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_5.BB2  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_5.BB1  = \WBs_RD_DAT_LUT3_O_1.XSL ;
  assign \WBs_RD_DAT_LUT4_O_5.BA2  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_5.BA1  = \WBs_RD_DAT_LUT3_O_1.XSL ;
  assign \WBs_RD_DAT_LUT4_O_5.TB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_11_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_11_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_11_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_11_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_11_D_LUT3_O.XSL  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(20) ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_11_D_LUT3_O.XAB  = \WBs_WR_DAT(20) ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_11_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_11_D_LUT3_O.XA2  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_10_D_LUT3_O.XA2 ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_11_D_LUT3_O.XB1  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_10_D_LUT3_O.XA2 ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_11_D_LUT3_O.XB2  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_5.TB1  = \WBs_RD_DAT_LUT3_O_1.XSL ;
  assign \WBs_RD_DAT_LUT4_O_5.TA2  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_5.TA1  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_5.TBS  = \WBs_RD_DAT_LUT4_O.TBS ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_11_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_11_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_11_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_11_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_11_D_LUT3_O.XSL  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(20) ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_11_D_LUT3_O.XAB  = \WBs_WR_DAT(20) ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_11_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_11_D_LUT3_O.XA2  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_10_D_LUT3_O.XA2 ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_11_D_LUT3_O.XB1  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_10_D_LUT3_O.XA2 ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_11_D_LUT3_O.XB2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_9.O  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_9.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_9.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_9.I2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_9.XSL  = \WBs_RD_DAT_LUT3_O_13.XA1 ;
  assign \WBs_RD_DAT_LUT3_O_9.XAB  = \WBs_RD_DAT_LUT3_O_1.XSL ;
  assign \WBs_RD_DAT_LUT3_O_9.XA2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_9.XB1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_9.XB2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_9_I0_LUT2_O.O  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_9_I0_LUT2_O.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_9_I0_LUT2_O.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_9_I0_LUT2_O.XAB  = \WBs_RD_DAT_LUT2_O.XAB ;
  assign \WBs_RD_DAT_LUT3_O_9_I0_LUT2_O.XA1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_9_I0_LUT2_O.XA2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_9_I0_LUT2_O.XB1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_9_I0_LUT2_O.XB2  = 1'h1;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_10.Q  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_10.S0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_10.S1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_10.A  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_10.B  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_10.C  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_10.D  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_5.BAB  = \WBs_RD_DAT_LUT2_O_I1_LUT2_O.XSL ;
  assign \WBs_RD_DAT_LUT4_O_5.TAB  = \WBs_RD_DAT_LUT2_O_I1_LUT2_O.XSL ;
  assign \WBs_RD_DAT_LUT4_O_5.TSL  = \WBs_RD_DAT_LUT4_O_5.BSL ;
  assign \WBs_RD_DAT_LUT4_O_5.I3  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_5.I2  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_5.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_5.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_10_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_10_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_10_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_10_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_10_D_LUT3_O.XSL  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(21) ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_10_D_LUT3_O.XAB  = \WBs_WR_DAT(21) ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_10_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_10_D_LUT3_O.XB1  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_10_D_LUT3_O.XA2 ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_10_D_LUT3_O.XB2  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_5.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt_LUT3_O.XB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt_LUT3_O.XB1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt_LUT3_O.XA2  = \WBs_RD_DAT_LUT3_O_12_I2_LUT2_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_10_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_10_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_10_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_10_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_10_D_LUT3_O.XSL  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(21) ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_10_D_LUT3_O.XAB  = \WBs_WR_DAT(21) ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_10_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_10_D_LUT3_O.XB1  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_10_D_LUT3_O.XA2 ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_10_D_LUT3_O.XB2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_8.O  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_8.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_8.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_8.I2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_8.XSL  = \WBs_RD_DAT_LUT3_O_1.XSL ;
  assign \WBs_RD_DAT_LUT3_O_8.XAB  = \WBs_RD_DAT_LUT3_O.XA1 ;
  assign \WBs_RD_DAT_LUT3_O_8.XA2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_8.XB1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_8.XB2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_8_I0_LUT2_O.O  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_8_I0_LUT2_O.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_8_I0_LUT2_O.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_8_I0_LUT2_O.XAB  = \WBs_RD_DAT_LUT2_O.XAB ;
  assign \WBs_RD_DAT_LUT3_O_8_I0_LUT2_O.XA1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_8_I0_LUT2_O.XA2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_8_I0_LUT2_O.XB1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_8_I0_LUT2_O.XB2  = 1'h1;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_8.Q  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_8.S0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_8.S1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_8.A  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_8.B  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_8.C  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_8.D  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt_LUT3_O.XAB  = \u_AL4S3B_FPGA_IP.WBs_ACK_FPGA_Reg ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt_LUT3_O.XSL  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.BB2 ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_8_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_8_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_8_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_8_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_8_D_LUT3_O.XSL  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(23) ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_8_D_LUT3_O.XAB  = \WBs_WR_DAT(23) ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_8_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_8_D_LUT3_O.XA2  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_10_D_LUT3_O.XA2 ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_8_D_LUT3_O.XB1  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_10_D_LUT3_O.XA2 ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_8_D_LUT3_O.XB2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_13.XA2  = \WBs_RD_DAT_LUT3_O_13.XA1 ;
  assign \WBs_RD_DAT_LUT3_O_13.XB1  = \WBs_RD_DAT_LUT3_O_13.XA1 ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.XB2  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_8_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_8_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_8_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_8_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_8_D_LUT3_O.XSL  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(23) ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_8_D_LUT3_O.XAB  = \WBs_WR_DAT(23) ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_8_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_8_D_LUT3_O.XA2  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_10_D_LUT3_O.XA2 ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_8_D_LUT3_O.XB1  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_10_D_LUT3_O.XA2 ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_8_D_LUT3_O.XB2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_7.O  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_7.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_7.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_7.I2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_7.XSL  = \WBs_RD_DAT_LUT3_O_15.XSL ;
  assign \WBs_RD_DAT_LUT3_O_7.XAB  = \WBs_RD_DAT_LUT3_O_12_I2_LUT2_O.XAB ;
  assign \WBs_RD_DAT_LUT3_O_7.XA2  = \WBs_RD_DAT_LUT3_O_7.XA1 ;
  assign \WBs_RD_DAT_LUT3_O_7.XB1  = \WBs_RD_DAT_LUT3_O_7.XA1 ;
  assign \WBs_RD_DAT_LUT3_O_7.XB2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_7_I0_LUT2_O.O  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_7_I0_LUT2_O.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_7_I0_LUT2_O.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_7_I0_LUT2_O.XAB  = \WBs_RD_DAT_LUT2_O.XAB ;
  assign \WBs_RD_DAT_LUT3_O_7_I0_LUT2_O.XA1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_7_I0_LUT2_O.XA2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_7_I0_LUT2_O.XB1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_7_I0_LUT2_O.XB2  = 1'h1;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_7.Q  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_7.S0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_7.S1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_7.A  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_7.B  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_7.C  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_7.D  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.XB1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.XA2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.XA1  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.XAB  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.BB2 ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.XSL  = \u_AL4S3B_FPGA_IP.WBs_ACK ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_7_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_7_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_7_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_7_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_7_D_LUT3_O.XSL  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(24) ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_7_D_LUT3_O.XAB  = \WBs_WR_DAT(24) ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_7_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_7_D_LUT3_O.XA2  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_1_D_LUT3_O.XA2 ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_7_D_LUT3_O.XB1  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_1_D_LUT3_O.XA2 ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_7_D_LUT3_O.XB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.O  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_13.XB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_17.Q  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_17.S0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_7_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_7_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_7_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_7_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_7_D_LUT3_O.XSL  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(24) ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_7_D_LUT3_O.XAB  = \WBs_WR_DAT(24) ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_7_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_7_D_LUT3_O.XA2  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_1_D_LUT3_O.XA2 ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_7_D_LUT3_O.XB1  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_1_D_LUT3_O.XA2 ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_7_D_LUT3_O.XB2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_5.O  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_5.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_5.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_5.I2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_5.XSL  = \WBs_RD_DAT_LUT2_O.XAB ;
  assign \WBs_RD_DAT_LUT3_O_5.XA1  = \WBs_RD_DAT_LUT3_O_1.XSL ;
  assign \WBs_RD_DAT_LUT3_O_5.XA2  = \WBs_RD_DAT_LUT3_O_1.XSL ;
  assign \WBs_RD_DAT_LUT3_O_5.XB1  = \WBs_RD_DAT_LUT3_O_1.XSL ;
  assign \WBs_RD_DAT_LUT3_O_5.XB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_5.Q  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_5.S0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_5.S1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_5.A  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_5.B  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_5.C  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_5.D  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_17.S1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT2_O.XB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT2_O.XB1  = 1'h1;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT2_O.XA2  = 1'h1;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT2_O.XA1  = 1'h1;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT2_O.XAB  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT2_O.XSL  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr(0) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT2_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_5_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_5_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_5_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_5_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_5_D_LUT3_O.XSL  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(26) ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_5_D_LUT3_O.XAB  = \WBs_WR_DAT(26) ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_5_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_5_D_LUT3_O.XA2  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_1_D_LUT3_O.XA2 ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_5_D_LUT3_O.XB1  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_1_D_LUT3_O.XA2 ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_5_D_LUT3_O.XB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT2_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT2_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_17.A  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_17.B  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_5_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_5_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_5_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_5_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_5_D_LUT3_O.XSL  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(26) ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_5_D_LUT3_O.XAB  = \WBs_WR_DAT(26) ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_5_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_5_D_LUT3_O.XA2  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_1_D_LUT3_O.XA2 ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_5_D_LUT3_O.XB1  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_1_D_LUT3_O.XA2 ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_5_D_LUT3_O.XB2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_6.O  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_6.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_6.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_6.I2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_6.XSL  = \WBs_RD_DAT_LUT3_O_1.XSL ;
  assign \WBs_RD_DAT_LUT3_O_6.XAB  = \WBs_RD_DAT_LUT3_O.XA1 ;
  assign \WBs_RD_DAT_LUT3_O_6.XA2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_6.XB1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_6.XB2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_6_I0_LUT2_O.O  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_6_I0_LUT2_O.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_6_I0_LUT2_O.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_6_I0_LUT2_O.XAB  = \WBs_RD_DAT_LUT2_O.XAB ;
  assign \WBs_RD_DAT_LUT3_O_6_I0_LUT2_O.XA1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_6_I0_LUT2_O.XA2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_6_I0_LUT2_O.XB1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_6_I0_LUT2_O.XB2  = 1'h1;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_6.Q  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_6.S0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_6.S1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_6.A  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_6.B  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_6.C  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_6.D  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_17.C  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_17.D  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT3_O.XB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT3_O.XB1  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT3_O.XA2  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT3_O.XAB  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr(1) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT3_O.XSL  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr(0) ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_6_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_6_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_6_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_6_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_6_D_LUT3_O.XSL  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(25) ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_6_D_LUT3_O.XAB  = \WBs_WR_DAT(25) ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_6_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_6_D_LUT3_O.XA2  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_1_D_LUT3_O.XA2 ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_6_D_LUT3_O.XB1  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_1_D_LUT3_O.XA2 ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_6_D_LUT3_O.XB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_6_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_6_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_6_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_6_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_6_D_LUT3_O.XSL  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(25) ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_6_D_LUT3_O.XAB  = \WBs_WR_DAT(25) ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_6_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_6_D_LUT3_O.XA2  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_1_D_LUT3_O.XA2 ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_6_D_LUT3_O.XB1  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_1_D_LUT3_O.XA2 ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_6_D_LUT3_O.XB2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_12.O  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_12.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_12.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_12.I2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_12.XSL  = \WBs_RD_DAT_LUT3_O_1.XSL ;
  assign \WBs_RD_DAT_LUT3_O_12.XA2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_12.XB1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_12.XB2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_12_I0_LUT2_O.O  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_12_I0_LUT2_O.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_12_I0_LUT2_O.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_12_I0_LUT2_O.XAB  = \WBs_RD_DAT_LUT2_O.XAB ;
  assign \WBs_RD_DAT_LUT3_O_12_I0_LUT2_O.XA1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_12_I0_LUT2_O.XA2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_12_I0_LUT2_O.XB1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_12_I0_LUT2_O.XB2  = 1'h1;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_14.Q  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_14.S0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_14.S1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_14.A  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_14.B  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_14.C  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_14.D  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_9_D_LUT3_O.XSL  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(22) ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_9_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_9_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_9_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.BB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.BB1  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.BA2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.BA1  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_14_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_14_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_14_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_14_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_14_D_LUT3_O.XSL  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(17) ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_14_D_LUT3_O.XAB  = \WBs_WR_DAT(17) ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_14_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_14_D_LUT3_O.XA2  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_10_D_LUT3_O.XA2 ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_14_D_LUT3_O.XB1  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_10_D_LUT3_O.XA2 ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_14_D_LUT3_O.XB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.TB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.TB1  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.TA2  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.TA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_14_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_14_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_14_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_14_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_14_D_LUT3_O.XSL  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(17) ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_14_D_LUT3_O.XAB  = \WBs_WR_DAT(17) ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_14_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_14_D_LUT3_O.XA2  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_10_D_LUT3_O.XA2 ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_14_D_LUT3_O.XB1  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_10_D_LUT3_O.XA2 ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_14_D_LUT3_O.XB2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_10.O  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_10.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_10.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_10.I2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_10.XSL  = \WBs_RD_DAT_LUT3_O_1.XSL ;
  assign \WBs_RD_DAT_LUT3_O_10.XAB  = \WBs_RD_DAT_LUT3_O.XA1 ;
  assign \WBs_RD_DAT_LUT3_O_10.XA2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_10.XB1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_10.XB2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_10_I0_LUT2_O.O  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_10_I0_LUT2_O.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_10_I0_LUT2_O.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_10_I0_LUT2_O.XAB  = \WBs_RD_DAT_LUT2_O.XAB ;
  assign \WBs_RD_DAT_LUT3_O_10_I0_LUT2_O.XA1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_10_I0_LUT2_O.XA2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_10_I0_LUT2_O.XB1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_10_I0_LUT2_O.XB2  = 1'h1;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_12.Q  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_12.S0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_12.S1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_12.A  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_12.B  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_12.C  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_12.D  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.TBS  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr(1) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.BAB  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr(0) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.TAB  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr(0) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.BSL  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr(2) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.TSL  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr(2) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.I3  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_12_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_12_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_12_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_12_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_12_D_LUT3_O.XSL  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(19) ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_12_D_LUT3_O.XAB  = \WBs_WR_DAT(19) ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_12_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_12_D_LUT3_O.XA2  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_10_D_LUT3_O.XA2 ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_12_D_LUT3_O.XB1  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_10_D_LUT3_O.XA2 ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_12_D_LUT3_O.XB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_9_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_9_D_LUT3_O.XB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_12_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_12_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_12_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_12_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_12_D_LUT3_O.XSL  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(19) ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_12_D_LUT3_O.XAB  = \WBs_WR_DAT(19) ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_12_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_12_D_LUT3_O.XA2  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_10_D_LUT3_O.XA2 ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_12_D_LUT3_O.XB1  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_10_D_LUT3_O.XA2 ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_12_D_LUT3_O.XB2  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_2.O  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_2.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_2.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_2.I2  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_2.I3  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_2.TSL  = \WBs_RD_DAT_LUT4_O_2.BSL ;
  assign \WBs_RD_DAT_LUT4_O_2.TAB  = \WBs_RD_DAT_LUT2_O_I1_LUT2_O.XSL ;
  assign \WBs_RD_DAT_LUT4_O_2.BAB  = \WBs_RD_DAT_LUT2_O_I1_LUT2_O.XSL ;
  assign \WBs_RD_DAT_LUT4_O_2.TBS  = \WBs_RD_DAT_LUT4_O.TBS ;
  assign \WBs_RD_DAT_LUT4_O_2.TA1  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_2.TA2  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_2.TB1  = \WBs_RD_DAT_LUT3_O_1.XSL ;
  assign \WBs_RD_DAT_LUT4_O_2.TB2  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_2.BA1  = \WBs_RD_DAT_LUT3_O_1.XSL ;
  assign \WBs_RD_DAT_LUT4_O_2.BA2  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_2.BB1  = \WBs_RD_DAT_LUT3_O_1.XSL ;
  assign \WBs_RD_DAT_LUT4_O_2.BB2  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_2_I1_LUT2_O.O  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_2_I1_LUT2_O.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_2_I1_LUT2_O.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_2_I1_LUT2_O.XAB  = \WBs_RD_DAT_LUT2_O.XAB ;
  assign \WBs_RD_DAT_LUT4_O_2_I1_LUT2_O.XA1  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_2_I1_LUT2_O.XA2  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_2_I1_LUT2_O.XB1  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_2_I1_LUT2_O.XB2  = 1'h1;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_16.Q  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_16.S0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_16.S1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_16.A  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_16.B  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_16.C  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_16.D  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_9_D_LUT3_O.XB1  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_10_D_LUT3_O.XA2 ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_9_D_LUT3_O.XA2  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_10_D_LUT3_O.XA2 ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I0_LUT3_O.XB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I0_LUT3_O.XB1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I0_LUT3_O.XA2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I0_LUT3_O.XA1  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr(1) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I0_LUT3_O.XAB  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt(0) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I0_LUT3_O.XSL  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr(2) ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_16_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_16_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_16_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_16_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_16_D_LUT3_O.XSL  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(15) ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_16_D_LUT3_O.XAB  = \WBs_WR_DAT(15) ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_16_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_16_D_LUT3_O.XB1  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_16_D_LUT3_O.XA2 ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_16_D_LUT3_O.XB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I0_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I0_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I0_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I0_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_16_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_16_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_16_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_16_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_16_D_LUT3_O.XSL  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(15) ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_16_D_LUT3_O.XAB  = \WBs_WR_DAT(15) ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_16_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_16_D_LUT3_O.XB1  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_16_D_LUT3_O.XA2 ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_16_D_LUT3_O.XB2  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_9.O  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_9.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_9.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_9.I2  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_9.I3  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_9.TSL  = \WBs_RD_DAT_LUT4_O_9.BSL ;
  assign \WBs_RD_DAT_LUT4_O_9.TAB  = \WBs_RD_DAT_LUT2_O_I1_LUT2_O.XSL ;
  assign \WBs_RD_DAT_LUT4_O_9.BAB  = \WBs_RD_DAT_LUT2_O_I1_LUT2_O.XSL ;
  assign \WBs_RD_DAT_LUT4_O_9.TBS  = \WBs_RD_DAT_LUT4_O.TBS ;
  assign \WBs_RD_DAT_LUT4_O_9.TA1  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_9.TA2  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_9.TB1  = \WBs_RD_DAT_LUT3_O_1.XSL ;
  assign \WBs_RD_DAT_LUT4_O_9.TB2  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_9.BA1  = \WBs_RD_DAT_LUT3_O_1.XSL ;
  assign \WBs_RD_DAT_LUT4_O_9.BA2  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_9.BB1  = \WBs_RD_DAT_LUT3_O_1.XSL ;
  assign \WBs_RD_DAT_LUT4_O_9.BB2  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_9_I1_LUT2_O.O  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_9_I1_LUT2_O.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_9_I1_LUT2_O.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_9_I1_LUT2_O.XAB  = \WBs_RD_DAT_LUT2_O.XAB ;
  assign \WBs_RD_DAT_LUT4_O_9_I1_LUT2_O.XA1  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_9_I1_LUT2_O.XA2  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_9_I1_LUT2_O.XB1  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_9_I1_LUT2_O.XB2  = 1'h1;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_29.Q  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_29.S0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_29.S1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_29.A  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_29.B  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_29.C  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_29.D  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT2_I1.XB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT2_I1.XB1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT2_I1.XA2  = 1'h1;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT2_I1.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT2_I1.XAB  = \u_AL4S3B_FPGA_IP.WBs_ACK_QL_Reserved ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT2_I1.XSL  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.BB2 ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT2_I1.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT2_I1.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_29_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_29_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_29_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_29_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_29_D_LUT3_O.XSL  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(2) ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_29_D_LUT3_O.XAB  = \WBs_WR_DAT(2) ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_29_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_29_D_LUT3_O.XA2  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_24_D_LUT3_O.XA2 ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_29_D_LUT3_O.XB1  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_24_D_LUT3_O.XA2 ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_29_D_LUT3_O.XB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT2_I1.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XB1  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XA1 ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XA2  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XA1 ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_29_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_29_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_29_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_29_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_29_D_LUT3_O.XSL  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(2) ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_29_D_LUT3_O.XAB  = \WBs_WR_DAT(2) ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_29_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_29_D_LUT3_O.XA2  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_24_D_LUT3_O.XA2 ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_29_D_LUT3_O.XB1  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_24_D_LUT3_O.XA2 ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_29_D_LUT3_O.XB2  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O.O  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O.I2  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O.I3  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O.TSL  = \WBs_RD_DAT_LUT4_O.BSL ;
  assign \WBs_RD_DAT_LUT4_O.TAB  = \WBs_RD_DAT_LUT2_O_I1_LUT2_O.XSL ;
  assign \WBs_RD_DAT_LUT4_O.BAB  = \WBs_RD_DAT_LUT2_O_I1_LUT2_O.XSL ;
  assign \WBs_RD_DAT_LUT4_O.TA1  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O.TA2  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O.TB1  = \WBs_RD_DAT_LUT3_O_1.XSL ;
  assign \WBs_RD_DAT_LUT4_O.TB2  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O.BA1  = \WBs_RD_DAT_LUT3_O_1.XSL ;
  assign \WBs_RD_DAT_LUT4_O.BA2  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O.BB1  = \WBs_RD_DAT_LUT3_O_1.XSL ;
  assign \WBs_RD_DAT_LUT4_O.BB2  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_I1_LUT2_O.O  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_I1_LUT2_O.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_I1_LUT2_O.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_I1_LUT2_O.XAB  = \WBs_RD_DAT_LUT2_O.XAB ;
  assign \WBs_RD_DAT_LUT4_O_I1_LUT2_O.XA1  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_I1_LUT2_O.XA2  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_I1_LUT2_O.XB1  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_I1_LUT2_O.XB2  = 1'h1;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_3.Q  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_3.S0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_3.S1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_3.A  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_3.B  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_3.C  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_3.D  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XAB  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT2_I1_O ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_17_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_3_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_3_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_3_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_3_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_3_D_LUT3_O.XSL  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(28) ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_3_D_LUT3_O.XAB  = \WBs_WR_DAT(28) ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_3_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_3_D_LUT3_O.XA2  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_1_D_LUT3_O.XA2 ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_3_D_LUT3_O.XB1  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_1_D_LUT3_O.XA2 ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_3_D_LUT3_O.XB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_17_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_17_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_17_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_i_LUT3_O.XB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_3_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_3_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_3_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_3_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_3_D_LUT3_O.XSL  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(28) ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_3_D_LUT3_O.XAB  = \WBs_WR_DAT(28) ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_3_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_3_D_LUT3_O.XA2  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_1_D_LUT3_O.XA2 ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_3_D_LUT3_O.XB1  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_1_D_LUT3_O.XA2 ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_3_D_LUT3_O.XB2  = 1'h0;
  assign \WBs_RD_DAT_LUT2_O_2.O  = 1'h0;
  assign \WBs_RD_DAT_LUT2_O_2.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT2_O_2.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT2_O_2.XAB  = \WBs_RD_DAT_LUT2_O.XAB ;
  assign \WBs_RD_DAT_LUT2_O_2.XA1  = 1'h0;
  assign \WBs_RD_DAT_LUT2_O_2.XA2  = 1'h0;
  assign \WBs_RD_DAT_LUT2_O_2.XB1  = 1'h0;
  assign \WBs_RD_DAT_LUT2_O_2.XB2  = 1'h1;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_30.Q  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_30.S0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_30.S1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_30.A  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_30.B  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_30.C  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_30.D  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_i_LUT3_O.XB1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_i_LUT3_O.XA2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_i_LUT3_O.XA1  = \u_AL4S3B_FPGA_IP.WBs_ACK_FPGA_Reg ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_i_LUT3_O.XAB  = \u_AL4S3B_FPGA_IP.WBs_ACK_QL_Reserved ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_i_LUT3_O.XSL  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_i_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_i_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_i_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_30_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_30_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_30_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_30_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_30_D_LUT3_O.XSL  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(1) ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_30_D_LUT3_O.XAB  = \WBs_WR_DAT(1) ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_30_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_30_D_LUT3_O.XA2  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_24_D_LUT3_O.XA2 ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_30_D_LUT3_O.XB1  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_24_D_LUT3_O.XA2 ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_30_D_LUT3_O.XB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_i_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_19_D_LUT3_O.XB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_19_D_LUT3_O.XB1  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_16_D_LUT3_O.XA2 ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_19_D_LUT3_O.XA2  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_16_D_LUT3_O.XA2 ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_30_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_30_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_30_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_30_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_30_D_LUT3_O.XSL  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(1) ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_30_D_LUT3_O.XAB  = \WBs_WR_DAT(1) ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_30_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_30_D_LUT3_O.XA2  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_24_D_LUT3_O.XA2 ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_30_D_LUT3_O.XB1  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_24_D_LUT3_O.XA2 ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_30_D_LUT3_O.XB2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O.O  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O.I2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O.XAB  = \WBs_RD_DAT_LUT2_O_I1_LUT2_O.XSL ;
  assign \WBs_RD_DAT_LUT3_O.XA2  = \WBs_RD_DAT_LUT3_O.XA1 ;
  assign \WBs_RD_DAT_LUT3_O.XB1  = \WBs_RD_DAT_LUT3_O.XA1 ;
  assign \WBs_RD_DAT_LUT3_O.XB2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_I1_LUT4_O.O  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_I1_LUT4_O.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_I1_LUT4_O.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_I1_LUT4_O.I2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_I1_LUT4_O.I3  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_I1_LUT4_O.TSL  = \WBs_RD_DAT_LUT3_O_I1_LUT4_O.BSL ;
  assign \WBs_RD_DAT_LUT3_O_I1_LUT4_O.TAB  = \WBs_RD_DAT_LUT3_O_I1_LUT4_O.BAB ;
  assign \WBs_RD_DAT_LUT3_O_I1_LUT4_O.TBS  = \WBs_ADR(2) ;
  assign \WBs_RD_DAT_LUT3_O_I1_LUT4_O.TA1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_I1_LUT4_O.TA2  = \WBs_ADR(12) ;
  assign \WBs_RD_DAT_LUT3_O_I1_LUT4_O.TB1  = \WBs_ADR(12) ;
  assign \WBs_RD_DAT_LUT3_O_I1_LUT4_O.TB2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_I1_LUT4_O.BA1  = \WBs_ADR(12) ;
  assign \WBs_RD_DAT_LUT3_O_I1_LUT4_O.BA2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_I1_LUT4_O.BB1  = \WBs_ADR(12) ;
  assign \WBs_RD_DAT_LUT3_O_I1_LUT4_O.BB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_15.Q  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_15.S0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_15.S1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_15.A  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_15.B  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_15.C  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_15.D  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_19_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_19_D_LUT3_O.XAB  = \WBs_WR_DAT(12) ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_19_D_LUT3_O.XSL  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(12) ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_19_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_19_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_19_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_19_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_17_D_LUT3_O.XSL  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(14) ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_15_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_15_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_15_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_15_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_15_D_LUT3_O.XSL  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(16) ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_15_D_LUT3_O.XAB  = \WBs_WR_DAT(16) ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_15_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_15_D_LUT3_O.XA2  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_10_D_LUT3_O.XA2 ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_15_D_LUT3_O.XB1  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_10_D_LUT3_O.XA2 ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_15_D_LUT3_O.XB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_2.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_2.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_2.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_2.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_2.I3  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_2.TSL  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_2.BSL  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_2.TAB  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1.BAB ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_2.BAB  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1.BAB ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_2.TBS  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_2.TA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_2.TA2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_2.TB1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_2.TB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_2.BA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_2.BA2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_2.BB1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_2.BB2  = \WBs_BYTE_STB(2) ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_17_D_LUT3_O.XAB  = \WBs_WR_DAT(14) ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_17_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_17_D_LUT3_O.XA2  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_16_D_LUT3_O.XA2 ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_19_D_LUT3_O.XB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_15_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_15_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_15_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_15_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_15_D_LUT3_O.XSL  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(16) ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_15_D_LUT3_O.XAB  = \WBs_WR_DAT(16) ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_15_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_15_D_LUT3_O.XA2  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_10_D_LUT3_O.XA2 ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_15_D_LUT3_O.XB1  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_10_D_LUT3_O.XA2 ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_15_D_LUT3_O.XB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_3.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_3.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_3.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_3.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_3.XSL  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_3.XAB  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_3.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_3.XA2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_3.XB1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_3.XB2  = \WBs_BYTE_STB(2) ;
  assign \WBs_RD_DAT_LUT3_O_14.O  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_14.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_14.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_14.I2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_14.XSL  = \WBs_RD_DAT_LUT2_O.XAB ;
  assign \WBs_RD_DAT_LUT3_O_14.XA1  = \WBs_RD_DAT_LUT3_O_13.XA1 ;
  assign \WBs_RD_DAT_LUT3_O_14.XA2  = \WBs_RD_DAT_LUT3_O_13.XA1 ;
  assign \WBs_RD_DAT_LUT3_O_14.XB1  = \WBs_RD_DAT_LUT3_O_13.XA1 ;
  assign \WBs_RD_DAT_LUT3_O_14.XB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_21.Q  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_21.S0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_21.S1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_21.A  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_21.B  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_21.C  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_21.D  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_19_D_LUT3_O.XB1  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_16_D_LUT3_O.XA2 ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_19_D_LUT3_O.XA2  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_16_D_LUT3_O.XA2 ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_19_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_19_D_LUT3_O.XAB  = \WBs_WR_DAT(12) ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_19_D_LUT3_O.XSL  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(12) ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_19_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_19_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_19_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_21_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_21_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_21_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_21_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_21_D_LUT3_O.XSL  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(10) ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_21_D_LUT3_O.XAB  = \WBs_WR_DAT(10) ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_21_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_21_D_LUT3_O.XA2  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_16_D_LUT3_O.XA2 ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_21_D_LUT3_O.XB1  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_16_D_LUT3_O.XA2 ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_21_D_LUT3_O.XB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT2_I1.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT2_I1.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT2_I1.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT2_I1.XSL  = \WBs_RD_DAT_LUT3_O_12_I2_LUT2_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT2_I1.XAB  = \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O.XSL ;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT2_I1.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT2_I1.XA2  = 1'h1;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT2_I1.XB1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT2_I1.XB2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_15.O  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_15.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_15.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_15.I2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_15.XAB  = \WBs_RD_DAT_LUT3_O_12_I2_LUT2_O.XAB ;
  assign \WBs_RD_DAT_LUT3_O_15.XA2  = \WBs_RD_DAT_LUT3_O_15.XA1 ;
  assign \WBs_RD_DAT_LUT3_O_15.XB1  = \WBs_RD_DAT_LUT3_O_15.XA1 ;
  assign \WBs_RD_DAT_LUT3_O_15.XB2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_15_I0_LUT2_O.O  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_15_I0_LUT2_O.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_15_I0_LUT2_O.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_15_I0_LUT2_O.XAB  = \WBs_RD_DAT_LUT2_O.XAB ;
  assign \WBs_RD_DAT_LUT3_O_15_I0_LUT2_O.XA1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_15_I0_LUT2_O.XA2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_15_I0_LUT2_O.XB1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_15_I0_LUT2_O.XB2  = 1'h1;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_27.Q  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_27.S0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_27.S1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_27.A  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_27.B  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_27.C  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_27.D  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_19_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_17_D_LUT3_O.XB1  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_16_D_LUT3_O.XA2 ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_17_D_LUT3_O.XB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_9_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_9_D_LUT3_O.XAB  = \WBs_WR_DAT(22) ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_9_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_9_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_17_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_27_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_27_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_27_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_27_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_27_D_LUT3_O.XSL  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(4) ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_27_D_LUT3_O.XAB  = \WBs_WR_DAT(4) ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_27_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_27_D_LUT3_O.XA2  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_24_D_LUT3_O.XA2 ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_27_D_LUT3_O.XB1  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_24_D_LUT3_O.XA2 ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_27_D_LUT3_O.XB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_17_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_19.D  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_19.C  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_19.B  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_27_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_27_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_27_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_27_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_27_D_LUT3_O.XSL  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(4) ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_27_D_LUT3_O.XAB  = \WBs_WR_DAT(4) ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_27_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_27_D_LUT3_O.XA2  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_24_D_LUT3_O.XA2 ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_27_D_LUT3_O.XB1  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_24_D_LUT3_O.XA2 ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_27_D_LUT3_O.XB2  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_3.O  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_3.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_3.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_3.I2  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_3.I3  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_3.TSL  = \WBs_RD_DAT_LUT4_O_3.BSL ;
  assign \WBs_RD_DAT_LUT4_O_3.TAB  = \WBs_RD_DAT_LUT2_O_I1_LUT2_O.XSL ;
  assign \WBs_RD_DAT_LUT4_O_3.BAB  = \WBs_RD_DAT_LUT2_O_I1_LUT2_O.XSL ;
  assign \WBs_RD_DAT_LUT4_O_3.TBS  = \WBs_RD_DAT_LUT4_O.TBS ;
  assign \WBs_RD_DAT_LUT4_O_3.TA1  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_3.TA2  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_3.TB1  = \WBs_RD_DAT_LUT3_O_1.XSL ;
  assign \WBs_RD_DAT_LUT4_O_3.TB2  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_3.BA1  = \WBs_RD_DAT_LUT3_O_1.XSL ;
  assign \WBs_RD_DAT_LUT4_O_3.BA2  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_3.BB1  = \WBs_RD_DAT_LUT3_O_1.XSL ;
  assign \WBs_RD_DAT_LUT4_O_3.BB2  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_3_I1_LUT2_O.O  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_3_I1_LUT2_O.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_3_I1_LUT2_O.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_3_I1_LUT2_O.XAB  = \WBs_RD_DAT_LUT2_O.XAB ;
  assign \WBs_RD_DAT_LUT4_O_3_I1_LUT2_O.XA1  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_3_I1_LUT2_O.XA2  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_3_I1_LUT2_O.XB1  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_3_I1_LUT2_O.XB2  = 1'h1;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_18.Q  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_18.S0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_18.S1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_18.A  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_18.B  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_18.C  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_18.D  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_19.A  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_19.S1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_19.S0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_19.Q  = 1'h0;
  assign \WBs_RD_DAT_LUT2_O.XB2  = 1'h1;
  assign \WBs_RD_DAT_LUT2_O.XB1  = 1'h0;
  assign \WBs_RD_DAT_LUT2_O.XA2  = 1'h0;
  assign \WBs_RD_DAT_LUT2_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_18_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_18_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_18_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_18_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_18_D_LUT3_O.XSL  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(13) ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_18_D_LUT3_O.XAB  = \WBs_WR_DAT(13) ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_18_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_18_D_LUT3_O.XA2  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_16_D_LUT3_O.XA2 ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_18_D_LUT3_O.XB1  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_16_D_LUT3_O.XA2 ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_18_D_LUT3_O.XB2  = 1'h0;
  assign \WBs_RD_DAT_LUT2_O.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT2_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_18_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_18_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_18_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_18_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_18_D_LUT3_O.XSL  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(13) ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_18_D_LUT3_O.XAB  = \WBs_WR_DAT(13) ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_18_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_18_D_LUT3_O.XA2  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_16_D_LUT3_O.XA2 ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_18_D_LUT3_O.XB1  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_16_D_LUT3_O.XA2 ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_18_D_LUT3_O.XB2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_3.O  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_3.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_3.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_3.I2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_3.XSL  = \WBs_RD_DAT_LUT2_O.XAB ;
  assign \WBs_RD_DAT_LUT3_O_3.XA1  = \WBs_RD_DAT_LUT3_O.XA1 ;
  assign \WBs_RD_DAT_LUT3_O_3.XA2  = \WBs_RD_DAT_LUT3_O.XA1 ;
  assign \WBs_RD_DAT_LUT3_O_3.XB1  = \WBs_RD_DAT_LUT3_O.XA1 ;
  assign \WBs_RD_DAT_LUT3_O_3.XB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_2.Q  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_2.S0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_2.S1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_2.A  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_2.B  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_2.C  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_2.D  = 1'h0;
  assign \WBs_RD_DAT_LUT2_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_17_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_17_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_17_D_LUT3_O.XSL  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(14) ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_17_D_LUT3_O.XAB  = \WBs_WR_DAT(14) ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_17_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_17_D_LUT3_O.XA2  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_16_D_LUT3_O.XA2 ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_17_D_LUT3_O.XB1  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_16_D_LUT3_O.XA2 ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_2_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_2_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_2_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_2_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_2_D_LUT3_O.XSL  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(29) ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_2_D_LUT3_O.XAB  = \WBs_WR_DAT(29) ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_2_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_2_D_LUT3_O.XA2  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_1_D_LUT3_O.XA2 ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_2_D_LUT3_O.XB1  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_1_D_LUT3_O.XA2 ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_2_D_LUT3_O.XB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_17_D_LUT3_O.XB2  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_6.O  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_6.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_6.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_2_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_2_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_2_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_2_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_2_D_LUT3_O.XSL  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(29) ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_2_D_LUT3_O.XAB  = \WBs_WR_DAT(29) ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_2_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_2_D_LUT3_O.XA2  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_1_D_LUT3_O.XA2 ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_2_D_LUT3_O.XB1  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_1_D_LUT3_O.XA2 ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_2_D_LUT3_O.XB2  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_4.O  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_4.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_4.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_4.I2  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_4.I3  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_4.TSL  = \WBs_RD_DAT_LUT4_O_4.BSL ;
  assign \WBs_RD_DAT_LUT4_O_4.TAB  = \WBs_RD_DAT_LUT2_O_I1_LUT2_O.XSL ;
  assign \WBs_RD_DAT_LUT4_O_4.BAB  = \WBs_RD_DAT_LUT2_O_I1_LUT2_O.XSL ;
  assign \WBs_RD_DAT_LUT4_O_4.TBS  = \WBs_RD_DAT_LUT4_O.TBS ;
  assign \WBs_RD_DAT_LUT4_O_4.TA1  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_4.TA2  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_4.TB1  = \WBs_RD_DAT_LUT3_O_1.XSL ;
  assign \WBs_RD_DAT_LUT4_O_4.TB2  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_4.BA1  = \WBs_RD_DAT_LUT3_O_1.XSL ;
  assign \WBs_RD_DAT_LUT4_O_4.BA2  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_4.BB1  = \WBs_RD_DAT_LUT3_O_1.XSL ;
  assign \WBs_RD_DAT_LUT4_O_4.BB2  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_4_I1_LUT2_O.O  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_4_I1_LUT2_O.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_4_I1_LUT2_O.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_4_I1_LUT2_O.XAB  = \WBs_RD_DAT_LUT2_O.XAB ;
  assign \WBs_RD_DAT_LUT4_O_4_I1_LUT2_O.XA1  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_4_I1_LUT2_O.XA2  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_4_I1_LUT2_O.XB1  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_4_I1_LUT2_O.XB2  = 1'h1;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_20.Q  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_20.S0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_20.S1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_20.A  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_20.B  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_20.C  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_20.D  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_6.I2  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_6.I3  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_6.TSL  = \WBs_RD_DAT_LUT4_O_6.BSL ;
  assign \WBs_RD_DAT_LUT4_O_6.TAB  = \WBs_RD_DAT_LUT2_O_I1_LUT2_O.XSL ;
  assign \WBs_RD_DAT_LUT4_O_6.BAB  = \WBs_RD_DAT_LUT2_O_I1_LUT2_O.XSL ;
  assign \WBs_RD_DAT_LUT4_O_6.TBS  = \WBs_RD_DAT_LUT4_O.TBS ;
  assign \WBs_RD_DAT_LUT4_O_6.TA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_20_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_20_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_20_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_20_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_20_D_LUT3_O.XSL  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(11) ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_20_D_LUT3_O.XAB  = \WBs_WR_DAT(11) ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_20_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_20_D_LUT3_O.XA2  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_16_D_LUT3_O.XA2 ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_20_D_LUT3_O.XB1  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_16_D_LUT3_O.XA2 ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_20_D_LUT3_O.XB2  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_6.TA2  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_6.TB1  = \WBs_RD_DAT_LUT3_O_1.XSL ;
  assign \WBs_RD_DAT_LUT4_O_6.TB2  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_6.BA1  = \WBs_RD_DAT_LUT3_O_1.XSL ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_20_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_20_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_20_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_20_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_20_D_LUT3_O.XSL  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(11) ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_20_D_LUT3_O.XAB  = \WBs_WR_DAT(11) ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_20_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_20_D_LUT3_O.XA2  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_16_D_LUT3_O.XA2 ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_20_D_LUT3_O.XB1  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_16_D_LUT3_O.XA2 ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_20_D_LUT3_O.XB2  = 1'h0;
  assign \WBs_RD_DAT_LUT2_O_1.O  = 1'h0;
  assign \WBs_RD_DAT_LUT2_O_1.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT2_O_1.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT2_O_1.XAB  = \WBs_RD_DAT_LUT2_O.XAB ;
  assign \WBs_RD_DAT_LUT2_O_1.XA1  = 1'h0;
  assign \WBs_RD_DAT_LUT2_O_1.XA2  = 1'h0;
  assign \WBs_RD_DAT_LUT2_O_1.XB1  = 1'h0;
  assign \WBs_RD_DAT_LUT2_O_1.XB2  = 1'h1;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_25.Q  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_25.S0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_25.S1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_25.A  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_25.B  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_25.C  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_25.D  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_6.BA2  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_6.BB1  = \WBs_RD_DAT_LUT3_O_1.XSL ;
  assign \WBs_RD_DAT_LUT4_O_6.BB2  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_6_I1_LUT2_O.O  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_6_I1_LUT2_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_25_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_25_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_25_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_25_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_25_D_LUT3_O.XSL  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(6) ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_25_D_LUT3_O.XAB  = \WBs_WR_DAT(6) ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_25_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_25_D_LUT3_O.XA2  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_24_D_LUT3_O.XA2 ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_25_D_LUT3_O.XB1  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_24_D_LUT3_O.XA2 ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_25_D_LUT3_O.XB2  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_6_I1_LUT2_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_25_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_25_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_25_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_25_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_25_D_LUT3_O.XSL  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(6) ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_25_D_LUT3_O.XAB  = \WBs_WR_DAT(6) ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_25_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_25_D_LUT3_O.XA2  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_24_D_LUT3_O.XA2 ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_25_D_LUT3_O.XB1  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_24_D_LUT3_O.XA2 ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_25_D_LUT3_O.XB2  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_7.O  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_7.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_7.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_7.I2  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_7.I3  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_7.TSL  = \WBs_RD_DAT_LUT4_O_7.BSL ;
  assign \WBs_RD_DAT_LUT4_O_7.TAB  = \WBs_RD_DAT_LUT2_O_I1_LUT2_O.XSL ;
  assign \WBs_RD_DAT_LUT4_O_7.BAB  = \WBs_RD_DAT_LUT2_O_I1_LUT2_O.XSL ;
  assign \WBs_RD_DAT_LUT4_O_7.TBS  = \WBs_RD_DAT_LUT4_O.TBS ;
  assign \WBs_RD_DAT_LUT4_O_7.TA1  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_7.TA2  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_7.TB1  = \WBs_RD_DAT_LUT3_O_1.XSL ;
  assign \WBs_RD_DAT_LUT4_O_7.TB2  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_7.BA1  = \WBs_RD_DAT_LUT3_O_1.XSL ;
  assign \WBs_RD_DAT_LUT4_O_7.BA2  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_7.BB1  = \WBs_RD_DAT_LUT3_O_1.XSL ;
  assign \WBs_RD_DAT_LUT4_O_7.BB2  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_7_I1_LUT2_O.O  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_7_I1_LUT2_O.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_7_I1_LUT2_O.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_7_I1_LUT2_O.XAB  = \WBs_RD_DAT_LUT2_O.XAB ;
  assign \WBs_RD_DAT_LUT4_O_7_I1_LUT2_O.XA1  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_7_I1_LUT2_O.XA2  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_7_I1_LUT2_O.XB1  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_7_I1_LUT2_O.XB2  = 1'h1;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_26.Q  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_26.S0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_26.S1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_26.A  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_26.B  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_26.C  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_26.D  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_6_I1_LUT2_O.XAB  = \WBs_RD_DAT_LUT2_O.XAB ;
  assign \WBs_RD_DAT_LUT4_O_6_I1_LUT2_O.XA1  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_6_I1_LUT2_O.XA2  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_6_I1_LUT2_O.XB1  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_6_I1_LUT2_O.XB2  = 1'h1;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_26_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_26_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_26_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_26_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_26_D_LUT3_O.XSL  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(5) ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_26_D_LUT3_O.XAB  = \WBs_WR_DAT(5) ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_26_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_26_D_LUT3_O.XA2  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_24_D_LUT3_O.XA2 ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_26_D_LUT3_O.XB1  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_24_D_LUT3_O.XA2 ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_26_D_LUT3_O.XB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_24.Q  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_24.S0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_24.S1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_24.A  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_26_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_26_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_26_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_26_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_26_D_LUT3_O.XSL  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(5) ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_26_D_LUT3_O.XAB  = \WBs_WR_DAT(5) ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_26_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_26_D_LUT3_O.XA2  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_24_D_LUT3_O.XA2 ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_26_D_LUT3_O.XB1  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_24_D_LUT3_O.XA2 ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_26_D_LUT3_O.XB2  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_8.O  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_8.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_8.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_8.I2  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_8.I3  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_8.TSL  = \WBs_RD_DAT_LUT4_O_8.BSL ;
  assign \WBs_RD_DAT_LUT4_O_8.TAB  = \WBs_RD_DAT_LUT2_O_I1_LUT2_O.XSL ;
  assign \WBs_RD_DAT_LUT4_O_8.BAB  = \WBs_RD_DAT_LUT2_O_I1_LUT2_O.XSL ;
  assign \WBs_RD_DAT_LUT4_O_8.TBS  = \WBs_RD_DAT_LUT4_O.TBS ;
  assign \WBs_RD_DAT_LUT4_O_8.TA1  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_8.TA2  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_8.TB1  = \WBs_RD_DAT_LUT3_O_1.XSL ;
  assign \WBs_RD_DAT_LUT4_O_8.TB2  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_8.BA1  = \WBs_RD_DAT_LUT3_O_1.XSL ;
  assign \WBs_RD_DAT_LUT4_O_8.BA2  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_8.BB1  = \WBs_RD_DAT_LUT3_O_1.XSL ;
  assign \WBs_RD_DAT_LUT4_O_8.BB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT2_I1_1.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT2_I1_1.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT2_I1_1.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT2_I1_1.XSL  = \WBs_RD_DAT_LUT3_O_12_I2_LUT2_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT2_I1_1.XAB  = \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O.XSL ;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT2_I1_1.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT2_I1_1.XA2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT2_I1_1.XB1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT2_I1_1.XB2  = 1'h1;
  assign \WBs_RD_DAT_LUT4_O_8_I1_LUT2_O.O  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_8_I1_LUT2_O.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_8_I1_LUT2_O.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_8_I1_LUT2_O.XAB  = \WBs_RD_DAT_LUT2_O.XAB ;
  assign \WBs_RD_DAT_LUT4_O_8_I1_LUT2_O.XA1  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_8_I1_LUT2_O.XA2  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_8_I1_LUT2_O.XB1  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_8_I1_LUT2_O.XB2  = 1'h1;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_28.Q  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_28.S0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_28.S1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_28.A  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_28.B  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_28.C  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_28.D  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_24.B  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_24.C  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_24.D  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_9_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_28_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_28_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_28_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_28_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_28_D_LUT3_O.XSL  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(3) ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_28_D_LUT3_O.XAB  = \WBs_WR_DAT(3) ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_28_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_28_D_LUT3_O.XA2  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_24_D_LUT3_O.XA2 ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_28_D_LUT3_O.XB1  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_24_D_LUT3_O.XA2 ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_28_D_LUT3_O.XB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_1.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_1.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_1.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_1.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_1.XSL  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_1.XAB  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_1.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_1.XA2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_1.XB1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_1.XB2  = \WBs_BYTE_STB(0) ;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_9.D  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_9.C  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_9.B  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_9.A  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_28_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_28_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_28_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_28_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_28_D_LUT3_O.XSL  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(3) ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_28_D_LUT3_O.XAB  = \WBs_WR_DAT(3) ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_28_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_28_D_LUT3_O.XA2  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_24_D_LUT3_O.XA2 ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_28_D_LUT3_O.XB1  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_24_D_LUT3_O.XA2 ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_28_D_LUT3_O.XB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1.I3  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1.TSL  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1.BSL  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1.TAB  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1.BAB ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1.TBS  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1.TA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1.TA2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1.TB1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1.TB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1.BA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1.BA2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1.BB1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1.BB2  = \WBs_BYTE_STB(0) ;
  assign \WBs_RD_DAT_mux4x0_Q_1.Q  = 1'h0;
  assign \WBs_RD_DAT_mux4x0_Q_1.S0  = 1'h0;
  assign \WBs_RD_DAT_mux4x0_Q_1.S1  = 1'h0;
  assign \WBs_RD_DAT_mux4x0_Q_1.A  = 1'h0;
  assign \WBs_RD_DAT_mux4x0_Q_1.B  = 1'h0;
  assign \WBs_RD_DAT_mux4x0_Q_1.C  = 1'h0;
  assign \WBs_RD_DAT_mux4x0_Q_1.D  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O.XSL  = \WBs_ADR(2) ;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O.XAB  = \WBs_RD_DAT_LUT3_O_I1_LUT4_O.BAB ;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O.XA1  = 1'h1;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O.XA2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O.XB1  = 1'h1;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O.XB2  = 1'h1;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_23.Q  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_23.S0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_23.S1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_23.A  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_23.B  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_23.C  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_23.D  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_9.S1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_9.S0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q_9.Q  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_24_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_24_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_24_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_24_D_LUT3_O.I2  = 1'h0;
  assign \WB_RST_LUT2_I0.XB2  = 1'h1;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_23_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_23_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_23_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_23_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_23_D_LUT3_O.XSL  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(8) ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_23_D_LUT3_O.XAB  = \WBs_WR_DAT(8) ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_23_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_23_D_LUT3_O.XA2  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_16_D_LUT3_O.XA2 ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_23_D_LUT3_O.XB1  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_16_D_LUT3_O.XA2 ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_23_D_LUT3_O.XB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_2.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_2.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_2.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_2.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_2.XSL  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_2.XAB  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_2.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_2.XA2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_2.XB1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_2.XB2  = \WBs_BYTE_STB(1) ;
  assign \WB_RST_LUT2_I0.XB1  = 1'h1;
  assign \WB_RST_LUT2_I0.XA2  = 1'h1;
  assign \WB_RST_LUT2_I0.XA1  = 1'h0;
  assign \WB_RST_LUT2_I0.XAB  = Sys_Clk0_Rst;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_23_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_23_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_23_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_23_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_23_D_LUT3_O.XSL  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(8) ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_23_D_LUT3_O.XAB  = \WBs_WR_DAT(8) ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_23_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_23_D_LUT3_O.XA2  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_16_D_LUT3_O.XA2 ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_23_D_LUT3_O.XB1  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_16_D_LUT3_O.XA2 ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_23_D_LUT3_O.XB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_1.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_1.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_1.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_1.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_1.I3  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_1.TSL  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_1.BSL  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_1.TAB  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1.BAB ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_1.BAB  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1.BAB ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_1.TBS  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_1.TA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_1.TA2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_1.TB1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_1.TB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_1.BA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_1.BA2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_1.BB1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_1.BB2  = \WBs_BYTE_STB(1) ;
  assign \WBs_RD_DAT_mux4x0_Q_S0_LUT2_O.O  = 1'h0;
  assign \WBs_RD_DAT_mux4x0_Q_S0_LUT2_O.I0  = 1'h0;
  assign \WBs_RD_DAT_mux4x0_Q_S0_LUT2_O.I1  = 1'h0;
  assign \WBs_RD_DAT_mux4x0_Q_S0_LUT2_O.XSL  = \WBs_RD_DAT_LUT2_O.XAB ;
  assign \WBs_RD_DAT_mux4x0_Q_S0_LUT2_O.XAB  = \WBs_RD_DAT_LUT3_O_12.XAB ;
  assign \WBs_RD_DAT_mux4x0_Q_S0_LUT2_O.XA1  = 1'h0;
  assign \WBs_RD_DAT_mux4x0_Q_S0_LUT2_O.XA2  = 1'h1;
  assign \WBs_RD_DAT_mux4x0_Q_S0_LUT2_O.XB1  = 1'h1;
  assign \WBs_RD_DAT_mux4x0_Q_S0_LUT2_O.XB2  = 1'h1;
  assign \WBs_RD_DAT_LUT3_O_12_I2_LUT2_O.O  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_12_I2_LUT2_O.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_12_I2_LUT2_O.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_12_I2_LUT2_O.XSL  = \WBs_RD_DAT_LUT2_O_I1_LUT2_O.XSL ;
  assign \WBs_RD_DAT_LUT3_O_12_I2_LUT2_O.XA1  = 1'h1;
  assign \WBs_RD_DAT_LUT3_O_12_I2_LUT2_O.XA2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_12_I2_LUT2_O.XB1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_12_I2_LUT2_O.XB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1_I0_LUT2_I0.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1_I0_LUT2_I0.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1_I0_LUT2_I0.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1_I0_LUT2_I0.XSL  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1.XB2 ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1_I0_LUT2_I0.XAB  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1.XAB ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1_I0_LUT2_I0.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1_I0_LUT2_I0.XA2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1_I0_LUT2_I0.XB1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1_I0_LUT2_I0.XB2  = 1'h1;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT1_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT1_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O.XAB  = \WBs_ADR(2) ;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O.XA2  = 1'h1;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O.XB1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O.XB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O.XSL  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0.XAB ;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O.XAB  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.BSL ;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O.XA2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O.XB1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_1.O  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_1.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_1.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_1.I2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_1.XAB  = \WBs_RD_DAT_LUT3_O.XA1 ;
  assign \WBs_RD_DAT_LUT3_O_1.XA2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_1.XB1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_1.XB2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_1_I0_LUT2_O.O  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_1_I0_LUT2_O.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_1_I0_LUT2_O.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_1_I0_LUT2_O.XAB  = \WBs_RD_DAT_LUT2_O.XAB ;
  assign \WBs_RD_DAT_LUT3_O_1_I0_LUT2_O.XA1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_1_I0_LUT2_O.XA2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_1_I0_LUT2_O.XB1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_1_I0_LUT2_O.XB2  = 1'h1;
  assign \WBs_RD_DAT_LUT2_O_I1_LUT2_O.O  = 1'h0;
  assign \WBs_RD_DAT_LUT2_O_I1_LUT2_O.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT2_O_I1_LUT2_O.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT2_O_I1_LUT2_O.XAB  = \WBs_ADR(12) ;
  assign \WBs_RD_DAT_LUT2_O_I1_LUT2_O.XA1  = 1'h0;
  assign \WBs_RD_DAT_LUT2_O_I1_LUT2_O.XA2  = 1'h1;
  assign \WBs_RD_DAT_LUT2_O_I1_LUT2_O.XB1  = 1'h0;
  assign \WBs_RD_DAT_LUT2_O_I1_LUT2_O.XB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q.Q  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q.S0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q.S1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q.A  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q.B  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q.C  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_GPIO_mux4x0_Q.D  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1.XSL  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1.BAB ;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1.XAB  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1_O_LUT3_I1.XAB ;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1.XA2  = 1'h1;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1.XB1  = 1'h1;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1.XB2  = 1'h1;
  assign \WB_RST_LUT2_I0.XSL  = WB_RST;
  assign \WB_RST_LUT2_I0.I1  = 1'h0;
  assign \WB_RST_LUT2_I0.I0  = 1'h0;
  assign \WB_RST_LUT2_I0.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_24_D_LUT3_O.XSL  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(7) ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_24_D_LUT3_O.XAB  = \WBs_WR_DAT(7) ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_21_D_LUT3_O.XB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_21_D_LUT3_O.XB1  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_16_D_LUT3_O.XA2 ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_D_LUT3_O.XSL  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(31) ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_D_LUT3_O.XAB  = \WBs_WR_DAT(31) ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_D_LUT3_O.XA2  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_1_D_LUT3_O.XA2 ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_D_LUT3_O.XB1  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_1_D_LUT3_O.XA2 ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_D_LUT3_O.XB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_3.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_3.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_3.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_3.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_3.I3  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_3.TSL  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_3.BSL  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_3.TAB  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1.BAB ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_3.BAB  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1.BAB ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_3.TBS  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_3.TA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_3.TA2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_3.TB1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_3.TB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_3.BA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_3.BA2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_3.BB1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_3.BB2  = \WBs_BYTE_STB(3) ;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT3_I2.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT3_I2.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT3_I2.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT3_I2.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT3_I2.XSL  = \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT2_I1.XSL ;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT3_I2.XAB  = \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O.XB2 ;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT3_I2.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT3_I2.XA2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT3_I2.XB1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT3_I2.XB2  = \WBs_ADR(3) ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_21_D_LUT3_O.XA2  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_16_D_LUT3_O.XA2 ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_21_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_21_D_LUT3_O.XAB  = \WBs_WR_DAT(10) ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_21_D_LUT3_O.XSL  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE(10) ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_D_LUT3_O.XSL  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out(31) ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_D_LUT3_O.XAB  = \WBs_WR_DAT(31) ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_D_LUT3_O.XA2  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_1_D_LUT3_O.XA2 ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_D_LUT3_O.XB1  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_1_D_LUT3_O.XA2 ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_D_LUT3_O.XB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1.XSL  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1.XAB  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1.XA2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1.XB1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1.XB2  = \WBs_BYTE_STB(3) ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.I3  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.TSL  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.BSL ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.TAB  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.BAB ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.TBS  = \WBs_RD_DAT_LUT2_O_I1_LUT2_O.XSL ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.TA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.TA2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.TB1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.TB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.BA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.BA2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.BB1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.I3  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.TSL  = \WBs_ADR(11) ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.BSL  = \WBs_ADR(11) ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.TAB  = \WBs_ADR(10) ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.BAB  = \WBs_ADR(10) ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.TBS  = \WBs_ADR(12) ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.TA1  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.TA2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.TB1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.TB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.BA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.BA2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.BB1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.BB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_21_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_21_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_21_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_21_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_STB_i_LUT2_I0.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_STB_i_LUT2_I0.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_STB_i_LUT2_I0.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_STB_i_LUT2_I0.XSL  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_STB_i ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_STB_i_LUT2_I0.XAB  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_CYC_i ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_STB_i_LUT2_I0.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_STB_i_LUT2_I0.XA2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_STB_i_LUT2_I0.XB1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_STB_i_LUT2_I0.XB2  = 1'h1;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0.XA2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0.XB1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0.XB2  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i ;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT2_I1.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT2_I1.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT2_I1.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT2_I1.XAB  = \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O.XB2 ;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT2_I1.XA1  = 1'h1;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT2_I1.XA2  = 1'h1;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT2_I1.XB1  = 1'h1;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT2_I1.XB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT3_I2_I1_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT3_I2_I1_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT3_I2_I1_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT3_I2_I1_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT3_I2_I1_LUT3_O.XSL  = \WBs_ADR(2) ;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT3_I2_I1_LUT3_O.XAB  = \WBs_ADR(6) ;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT3_I2_I1_LUT3_O.XA1  = \WBs_ADR(7) ;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT3_I2_I1_LUT3_O.XA2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT3_I2_I1_LUT3_O.XB1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT3_I2_I1_LUT3_O.XB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT2_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT2_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT2_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT2_O.XSL  = \WBs_ADR(5) ;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT2_O.XAB  = \WBs_ADR(4) ;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT2_O.XA1  = 1'h1;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT2_O.XA2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT2_O.XB1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT2_O.XB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT2_I0.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT2_I0.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT2_I0.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT2_I0.XSL  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT2_I0.XAB  = \WBs_RD_DAT_LUT3_O_I1_LUT4_O.BAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT2_I0.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT2_I0.XA2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT2_I0.XB1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT2_I0.XB2  = 1'h1;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT3_O.XA2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT3_O.XB1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT3_O_I1_LUT2_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT3_O_I1_LUT2_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT3_O_I1_LUT2_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT3_O_I1_LUT2_O.XSL  = \WBs_ADR(6) ;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT3_O_I1_LUT2_O.XAB  = \WBs_ADR(8) ;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT3_O_I1_LUT2_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT3_O_I1_LUT2_O.XA2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT3_O_I1_LUT2_O.XB1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT3_O_I1_LUT2_O.XB2  = 1'h1;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT3_O_I0_LUT2_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT3_O_I0_LUT2_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT3_O_I0_LUT2_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT3_O_I0_LUT2_O.XSL  = \WBs_ADR(3) ;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT3_O_I0_LUT2_O.XAB  = \WBs_ADR(4) ;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT3_O_I0_LUT2_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT3_O_I0_LUT2_O.XA2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT3_O_I0_LUT2_O.XB1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT3_O_I0_LUT2_O.XB2  = 1'h1;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT3_O_I2_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT3_O_I2_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT3_O_I2_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT3_O_I2_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT3_O_I2_LUT3_O.XSL  = \WBs_ADR(5) ;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT3_O_I2_LUT3_O.XAB  = \WBs_ADR(9) ;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT3_O_I2_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT3_O_I2_LUT3_O.XA2  = \WBs_ADR(7) ;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT3_O_I2_LUT3_O.XB1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT3_O_I2_LUT3_O.XB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT2_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT2_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT2_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT2_O.XSL  = \WBs_ADR(12) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT2_O.XAB  = \WBs_RD_DAT_LUT2_O_I1_LUT2_O.XSL ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT2_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT2_O.XA2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT2_O.XB1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT2_O.XB2  = 1'h1;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1_O_LUT3_I1.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1_O_LUT3_I1.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1_O_LUT3_I1.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1_O_LUT3_I1.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1_O_LUT3_I1.XSL  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1_O ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1_O_LUT3_I1.XA1  = \WBs_RD_DAT_LUT2_O_I1_LUT2_O.XSL ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1_O_LUT3_I1.XA2  = \WBs_RD_DAT_LUT2_O_I1_LUT2_O.XSL ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1_O_LUT3_I1.XB1  = \WBs_RD_DAT_LUT2_O_I1_LUT2_O.XSL ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1_O_LUT3_I1.XB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1.XSL  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.BSL ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1.XA2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1.XB1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT2_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT2_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT2_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT2_O.XSL  = \WBs_ADR(9) ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT2_O.XAB  = \WBs_ADR(8) ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT2_O.XA1  = 1'h1;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT2_O.XA2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT2_O.XB1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT2_O.XB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1_I0_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1_I0_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1_I0_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1_I0_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1_I0_LUT3_O.XSL  = \WBs_ADR(15) ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1_I0_LUT3_O.XAB  = \WBs_ADR(14) ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1_I0_LUT3_O.XA1  = \WBs_ADR(12) ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1_I0_LUT3_O.XA2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1_I0_LUT3_O.XB1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1_I0_LUT3_O.XB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1_I2_LUT2_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1_I2_LUT2_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1_I2_LUT2_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1_I2_LUT2_O.XSL  = \WBs_ADR(13) ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1_I2_LUT2_O.XAB  = \WBs_ADR(16) ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1_I2_LUT2_O.XA1  = 1'h1;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1_I2_LUT2_O.XA2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1_I2_LUT2_O.XB1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1_I2_LUT2_O.XB2  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_I2_LUT4_O.O  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_I2_LUT4_O.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_I2_LUT4_O.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_I2_LUT4_O.I2  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_I2_LUT4_O.I3  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_I2_LUT4_O.TSL  = \WBs_ADR(15) ;
  assign \WBs_RD_DAT_LUT4_O_I2_LUT4_O.BSL  = \WBs_ADR(15) ;
  assign \WBs_RD_DAT_LUT4_O_I2_LUT4_O.TAB  = \WBs_ADR(13) ;
  assign \WBs_RD_DAT_LUT4_O_I2_LUT4_O.BAB  = \WBs_ADR(13) ;
  assign \WBs_RD_DAT_LUT4_O_I2_LUT4_O.TBS  = \WBs_ADR(16) ;
  assign \WBs_RD_DAT_LUT4_O_I2_LUT4_O.TA1  = \WBs_ADR(14) ;
  assign \WBs_RD_DAT_LUT4_O_I2_LUT4_O.TA2  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_I2_LUT4_O.TB1  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_I2_LUT4_O.TB2  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_I2_LUT4_O.BA1  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_I2_LUT4_O.BA2  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_I2_LUT4_O.BB1  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_I2_LUT4_O.BB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I1_LUT2_I1.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I1_LUT2_I1.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I1_LUT2_I1.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I1_LUT2_I1.XSL  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0.XSL ;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I1_LUT2_I1.XAB  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0.XAB ;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I1_LUT2_I1.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I1_LUT2_I1.XA2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I1_LUT2_I1.XB1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I1_LUT2_I1.XB2  = 1'h1;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I1_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I1_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I1_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I1_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I1_LUT3_O.XSL  = \WBs_ADR(3) ;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I1_LUT3_O.XAB  = \WBs_ADR(6) ;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I1_LUT3_O.XA1  = \WBs_ADR(7) ;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I1_LUT3_O.XA2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I1_LUT3_O.XB1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I1_LUT3_O.XB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_I1_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_I1_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_I1_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_I1_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_I1_LUT3_O.XSL  = \WBs_ADR(5) ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_I1_LUT3_O.XAB  = \WBs_ADR(4) ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_I1_LUT3_O.XA1  = \WBs_ADR(2) ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_I1_LUT3_O.XA2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_I1_LUT3_O.XB1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_I1_LUT3_O.XB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_24_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_24_D_LUT3_O.XB1  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_24_D_LUT3_O.XA2 ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_24_D_LUT3_O.XB2  = 1'h0;
  assign \Device_ID(0)  = 1'h1;
  assign \Device_ID(1)  = 1'h0;
  assign WBs_RD_DAT_LUT2_O_I1 = \WBs_RD_DAT_LUT2_O.XAB ;
  assign WBs_RD_DAT_LUT3_O_10_I0 = \WBs_RD_DAT_LUT3_O_10.XA1 ;
  assign WBs_RD_DAT_LUT3_O_11_I0 = \WBs_RD_DAT_LUT3_O_11.XA1 ;
  assign WBs_RD_DAT_LUT3_O_12_I0 = \WBs_RD_DAT_LUT3_O_12.XA1 ;
  assign WBs_RD_DAT_LUT3_O_12_I2 = \WBs_RD_DAT_LUT3_O_12.XAB ;
  assign WBs_RD_DAT_LUT3_O_15_I0 = \WBs_RD_DAT_LUT3_O_15.XA1 ;
  assign WBs_RD_DAT_LUT3_O_16_I0 = \WBs_RD_DAT_LUT3_O_16.XA1 ;
  assign WBs_RD_DAT_LUT3_O_1_I0 = \WBs_RD_DAT_LUT3_O_1.XA1 ;
  assign WBs_RD_DAT_LUT3_O_2_I0 = \WBs_RD_DAT_LUT3_O_2.XA1 ;
  assign WBs_RD_DAT_LUT3_O_4_I0 = \WBs_RD_DAT_LUT3_O_4.XA1 ;
  assign WBs_RD_DAT_LUT3_O_6_I0 = \WBs_RD_DAT_LUT3_O_6.XA1 ;
  assign WBs_RD_DAT_LUT3_O_7_I0 = \WBs_RD_DAT_LUT3_O_7.XA1 ;
  assign WBs_RD_DAT_LUT3_O_8_I0 = \WBs_RD_DAT_LUT3_O_8.XA1 ;
  assign WBs_RD_DAT_LUT3_O_9_I0 = \WBs_RD_DAT_LUT3_O_9.XA1 ;
  assign WBs_RD_DAT_LUT3_O_9_I1 = \WBs_RD_DAT_LUT3_O_13.XA1 ;
  assign WBs_RD_DAT_LUT3_O_I1 = \WBs_RD_DAT_LUT3_O.XSL ;
  assign WBs_RD_DAT_LUT4_O_1_I1 = \WBs_RD_DAT_LUT4_O_1.BSL ;
  assign WBs_RD_DAT_LUT4_O_2_I1 = \WBs_RD_DAT_LUT4_O_2.BSL ;
  assign WBs_RD_DAT_LUT4_O_3_I1 = \WBs_RD_DAT_LUT4_O_3.BSL ;
  assign WBs_RD_DAT_LUT4_O_4_I1 = \WBs_RD_DAT_LUT4_O_4.BSL ;
  assign WBs_RD_DAT_LUT4_O_5_I1 = \WBs_RD_DAT_LUT4_O_5.BSL ;
  assign WBs_RD_DAT_LUT4_O_6_I1 = \WBs_RD_DAT_LUT4_O_6.BSL ;
  assign WBs_RD_DAT_LUT4_O_7_I1 = \WBs_RD_DAT_LUT4_O_7.BSL ;
  assign WBs_RD_DAT_LUT4_O_8_I1 = \WBs_RD_DAT_LUT4_O_8.BSL ;
  assign WBs_RD_DAT_LUT4_O_9_I1 = \WBs_RD_DAT_LUT4_O_9.BSL ;
  assign WBs_RD_DAT_LUT4_O_I1 = \WBs_RD_DAT_LUT4_O.BSL ;
  assign WBs_RD_DAT_LUT4_O_I2 = \WBs_RD_DAT_LUT2_O_I1_LUT2_O.XSL ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.BSL ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1_I0  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1.XB2 ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1_I0_LUT2_I0_O  = \WBs_RD_DAT_LUT3_O_12_I2_LUT2_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1_I2  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1.XAB ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1_O_LUT3_I1_O  = \WBs_RD_DAT_LUT3_O.XA1 ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I2  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.BAB ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(0)  = \WBs_RD_DAT_LUT3_O_16_I0_LUT2_O.XSL ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(1)  = \WBs_RD_DAT_LUT2_O_2.XSL ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(10)  = \WBs_RD_DAT_LUT3_O_14.XAB ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(11)  = \WBs_RD_DAT_LUT4_O_4_I1_LUT2_O.XSL ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(12)  = \WBs_RD_DAT_LUT2_O.XSL ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(13)  = \WBs_RD_DAT_LUT4_O_3_I1_LUT2_O.XSL ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(14)  = \WBs_RD_DAT_LUT3_O_13.XAB ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(15)  = \WBs_RD_DAT_LUT4_O_2_I1_LUT2_O.XSL ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(16)  = \WBs_RD_DAT_LUT3_O_I1_LUT4_O.BSL ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(17)  = \WBs_RD_DAT_LUT3_O_12_I0_LUT2_O.XSL ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(18)  = \WBs_RD_DAT_LUT3_O_11_I0_LUT2_O.XSL ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(19)  = \WBs_RD_DAT_LUT3_O_10_I0_LUT2_O.XSL ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(2)  = \WBs_RD_DAT_LUT4_O_9_I1_LUT2_O.XSL ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(20)  = \WBs_RD_DAT_LUT4_O_1_I1_LUT2_O.XSL ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(21)  = \WBs_RD_DAT_LUT3_O_9_I0_LUT2_O.XSL ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(23)  = \WBs_RD_DAT_LUT3_O_8_I0_LUT2_O.XSL ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(24)  = \WBs_RD_DAT_LUT3_O_7_I0_LUT2_O.XSL ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(25)  = \WBs_RD_DAT_LUT3_O_6_I0_LUT2_O.XSL ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(26)  = \WBs_RD_DAT_LUT3_O_5.XAB ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(27)  = \WBs_RD_DAT_LUT3_O_4_I0_LUT2_O.XSL ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(28)  = \WBs_RD_DAT_LUT4_O_I1_LUT2_O.XSL ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(29)  = \WBs_RD_DAT_LUT3_O_3.XAB ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(3)  = \WBs_RD_DAT_LUT4_O_8_I1_LUT2_O.XSL ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(30)  = \WBs_RD_DAT_LUT3_O_2_I0_LUT2_O.XSL ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(31)  = \WBs_RD_DAT_LUT3_O_1_I0_LUT2_O.XSL ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(4)  = \WBs_RD_DAT_LUT3_O_15_I0_LUT2_O.XSL ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(5)  = \WBs_RD_DAT_LUT4_O_7_I1_LUT2_O.XSL ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(6)  = \WBs_RD_DAT_LUT2_O_1.XSL ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(7)  = \WBs_RD_DAT_LUT4_O_6_I1_LUT2_O.XSL ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_DAT_o(9)  = \WBs_RD_DAT_LUT4_O_5_I1_LUT2_O.XSL ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_STB_i_LUT2_I0_O  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.BB2 ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_I1  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0.XSL ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_1_O  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_24_D_LUT3_O.XA2 ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_2_O  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_16_D_LUT3_O.XA2 ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_3_O  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_10_D_LUT3_O.XA2 ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_O  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_1_D_LUT3_O.XA2 ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_1_O  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_16_D_LUT3_O.XA2 ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_2_O  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_10_D_LUT3_O.XA2 ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_3_O  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_1_D_LUT3_O.XA2 ;
  assign \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_O  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_24_D_LUT3_O.XA2 ;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(0)  = \WBs_RD_DAT_LUT3_O_15.XSL ;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0  = \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O.XSL ;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT2_I1_1_O  = \WBs_RD_DAT_LUT4_O.TBS ;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0  = \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O.XB2 ;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT3_I2_I1  = \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT2_I1.XSL ;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I0_LUT3_I2_O  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1.BAB ;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I1  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0.XAB ;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I0_LUT3_O_I1_LUT2_I1_O  = \u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O_I1_LUT3_I1_O_LUT3_I1.XAB ;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved(11)  = \WBs_RD_DAT_LUT3_O_I1_LUT4_O.BAB ;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT3_O_I0  = \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT3_O.XB2 ;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT3_O_I1  = \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT3_O.XSL ;
  assign \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT3_O_I2  = \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I0  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XA1 ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT2_I0_O  = \WBs_RD_DAT_LUT3_O_1.XSL ;
endmodule
