INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Richard/OneDrive - University of Illinois - Urbana/UIUC/Fall2022/ECE445/ece445_project/FPGA/ece445.sim/sim_1/synth/func/xsim/test_i2c_controller_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_i2c_controller
INFO: [VRFC 10-311] analyzing module glbl
