\hypertarget{classtrain__crossing_1_1rtl}{}\section{rtl Architecture Reference}
\label{classtrain__crossing_1_1rtl}\index{rtl@{rtl}}
\subsection*{Processes}
 \begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{classtrain__crossing_1_1rtl_aedd4284072848a951f82e3e2ca316b8b}\label{classtrain__crossing_1_1rtl_aedd4284072848a951f82e3e2ca316b8b}} 
\hyperlink{classtrain__crossing_1_1rtl_aedd4284072848a951f82e3e2ca316b8b}{p\+\_\+train\+\_\+crossing\+\_\+p}{\bfseries  ( {\bfseries \textcolor{vhdlchar}{clk\+\_\+i}\textcolor{vhdlchar}{ }} , {\bfseries \textcolor{vhdlchar}{reset\+\_\+i}\textcolor{vhdlchar}{ }} )}
\end{DoxyCompactItemize}
\subsection*{Types}
 \begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{classtrain__crossing_1_1rtl_a9cfd00cfdb26259a02135e083f6c2da9}\label{classtrain__crossing_1_1rtl_a9cfd00cfdb26259a02135e083f6c2da9}} 
{\bfseries \hyperlink{classtrain__crossing_1_1rtl_a9cfd00cfdb26259a02135e083f6c2da9}{states}{\bfseries \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{closed}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{opened}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }}} 
\end{DoxyCompactItemize}
\subsection*{Signals}
 \begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{classtrain__crossing_1_1rtl_a17a79c8d34e649e8b8cee04947ed297d}\label{classtrain__crossing_1_1rtl_a17a79c8d34e649e8b8cee04947ed297d}} 
\hyperlink{classtrain__crossing_1_1rtl_a17a79c8d34e649e8b8cee04947ed297d}{state\+\_\+s} {\bfseries \textcolor{vhdlchar}{states}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classtrain__crossing_1_1rtl_a85a2d965de2abd9ebea2cf36c88b2026}\label{classtrain__crossing_1_1rtl_a85a2d965de2abd9ebea2cf36c88b2026}} 
\hyperlink{classtrain__crossing_1_1rtl_a85a2d965de2abd9ebea2cf36c88b2026}{goingdo\+\_\+shift\+\_\+s} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classtrain__crossing_1_1rtl_a16417440ee61a857434422afd25d22af}\label{classtrain__crossing_1_1rtl_a16417440ee61a857434422afd25d22af}} 
\hyperlink{classtrain__crossing_1_1rtl_a16417440ee61a857434422afd25d22af}{goingup\+\_\+shift\+\_\+s} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classtrain__crossing_1_1rtl_a6bc7aed1ee539110dd3facb093e441db}\label{classtrain__crossing_1_1rtl_a6bc7aed1ee539110dd3facb093e441db}} 
\hyperlink{classtrain__crossing_1_1rtl_a6bc7aed1ee539110dd3facb093e441db}{safe\+\_\+do\+\_\+s} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classtrain__crossing_1_1rtl_affbe8dcb5b9026c67369fd509e675c83}\label{classtrain__crossing_1_1rtl_affbe8dcb5b9026c67369fd509e675c83}} 
\hyperlink{classtrain__crossing_1_1rtl_affbe8dcb5b9026c67369fd509e675c83}{safe\+\_\+up\+\_\+s} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classtrain__crossing_1_1rtl_a2bb6f6664fe116ea8474e0bfe2a0c8fc}\label{classtrain__crossing_1_1rtl_a2bb6f6664fe116ea8474e0bfe2a0c8fc}} 
\hyperlink{classtrain__crossing_1_1rtl_a2bb6f6664fe116ea8474e0bfe2a0c8fc}{blink\+\_\+s} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}


The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
vhdl/calculator.\+vhd\end{DoxyCompactItemize}
