Analysis & Elaboration report for cpu
Wed Nov 30 22:53:30 2022
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Parameter Settings for User Entity Instance: cpu:add_instance
  5. Parameter Settings for User Entity Instance: cpu:add_instance|ALU:alu1
  6. Analysis & Elaboration Settings
  7. Port Connectivity Checks: "cpu:add_instance|reg:T3"
  8. Port Connectivity Checks: "cpu:add_instance|reg:T2"
  9. Port Connectivity Checks: "cpu:add_instance|reg:T1"
 10. Port Connectivity Checks: "cpu:add_instance|memory:Mem1"
 11. Port Connectivity Checks: "cpu:add_instance|reg_file:RF1"
 12. Analysis & Elaboration Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                   ;
+------------------------------------+---------------------------------------------+
; Analysis & Elaboration Status      ; Successful - Wed Nov 30 22:53:30 2022       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; cpu                                         ;
; Top-level Entity Name              ; DUT                                         ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
; UFM blocks                         ; N/A until Partition Merge                   ;
; ADC blocks                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:add_instance ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; operand_width  ; 16    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:add_instance|ALU:alu1 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; operand_width  ; 16    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                            ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M25SAE144C8G     ;                    ;
; Top-level entity name                                            ; DUT                ; cpu                ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "cpu:add_instance|reg:T3" ;
+------+-------+----------+---------------------------+
; Port ; Type  ; Severity ; Details                   ;
+------+-------+----------+---------------------------+
; rst  ; Input ; Info     ; Stuck at GND              ;
; we   ; Input ; Info     ; Stuck at VCC              ;
+------+-------+----------+---------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "cpu:add_instance|reg:T2" ;
+------+-------+----------+---------------------------+
; Port ; Type  ; Severity ; Details                   ;
+------+-------+----------+---------------------------+
; rst  ; Input ; Info     ; Stuck at GND              ;
; we   ; Input ; Info     ; Stuck at VCC              ;
+------+-------+----------+---------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "cpu:add_instance|reg:T1" ;
+------+-------+----------+---------------------------+
; Port ; Type  ; Severity ; Details                   ;
+------+-------+----------+---------------------------+
; rst  ; Input ; Info     ; Stuck at GND              ;
; we   ; Input ; Info     ; Stuck at VCC              ;
+------+-------+----------+---------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "cpu:add_instance|memory:Mem1" ;
+------+-------+----------+--------------------------------+
; Port ; Type  ; Severity ; Details                        ;
+------+-------+----------+--------------------------------+
; rst  ; Input ; Info     ; Stuck at GND                   ;
+------+-------+----------+--------------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "cpu:add_instance|reg_file:RF1" ;
+------+-------+----------+---------------------------------+
; Port ; Type  ; Severity ; Details                         ;
+------+-------+----------+---------------------------------+
; rst  ; Input ; Info     ; Stuck at VCC                    ;
; we   ; Input ; Info     ; Stuck at VCC                    ;
+------+-------+----------+---------------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Wed Nov 30 22:53:15 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file testbench.vhdl
    Info (12022): Found design unit 1: Testbench-Behave File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/Testbench.vhdl Line: 9
    Info (12023): Found entity 1: Testbench File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/Testbench.vhdl Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file dut.vhdl
    Info (12022): Found design unit 1: DUT-DutWrap File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/DUT.vhdl Line: 9
    Info (12023): Found entity 1: DUT File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/DUT.vhdl Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file sign_extension_10.vhdl
    Info (12022): Found design unit 1: Sign_Extension_10-Struct File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/Sign_Extension_10.vhdl Line: 12
    Info (12023): Found entity 1: Sign_Extension_10 File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/Sign_Extension_10.vhdl Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file sign_extension_7.vhdl
    Info (12022): Found design unit 1: Sign_Extension_7-Struct File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/Sign_Extension_7.vhdl Line: 12
    Info (12023): Found entity 1: Sign_Extension_7 File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/Sign_Extension_7.vhdl Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file cpu.vhdl
    Info (12022): Found design unit 1: cpu-bhv File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 11
    Info (12023): Found entity 1: cpu File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file alu.vhdl
    Info (12022): Found design unit 1: ALU-a1 File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/alu.vhdl Line: 15
    Info (12023): Found entity 1: ALU File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/alu.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file mux81.vhdl
    Info (12022): Found design unit 1: mux81-behav File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/mux81.vhdl Line: 17
    Info (12023): Found entity 1: mux81 File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/mux81.vhdl Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file reg.vhdl
    Info (12022): Found design unit 1: reg-behav File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/reg.vhdl Line: 10
    Info (12023): Found entity 1: reg File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/reg.vhdl Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file reg_file.vhdl
    Info (12022): Found design unit 1: reg_file-arch File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/reg_file.vhdl Line: 11
    Info (12023): Found entity 1: reg_file File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/reg_file.vhdl Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file memory.vhdl
    Info (12022): Found design unit 1: memory-behav File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/memory.vhdl Line: 11
    Info (12023): Found entity 1: memory File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/memory.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file demux18.vhdl
    Info (12022): Found design unit 1: demux18-behav File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/demux18.vhdl Line: 17
    Info (12023): Found entity 1: demux18 File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/demux18.vhdl Line: 4
Info (12127): Elaborating entity "DUT" for the top level hierarchy
Info (12128): Elaborating entity "cpu" for hierarchy "cpu:add_instance" File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/DUT.vhdl Line: 15
Warning (10540): VHDL Signal Declaration warning at cpu.vhdl(89): used explicit default value for signal "running" because signal was never assigned a value File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 89
Warning (10540): VHDL Signal Declaration warning at cpu.vhdl(90): used explicit default value for signal "mem_reset" because signal was never assigned a value File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 90
Warning (10540): VHDL Signal Declaration warning at cpu.vhdl(90): used explicit default value for signal "t1_reset" because signal was never assigned a value File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 90
Warning (10540): VHDL Signal Declaration warning at cpu.vhdl(90): used explicit default value for signal "t2_reset" because signal was never assigned a value File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 90
Warning (10540): VHDL Signal Declaration warning at cpu.vhdl(90): used explicit default value for signal "t3_reset" because signal was never assigned a value File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 90
Warning (10492): VHDL Process Statement warning at cpu.vhdl(140): signal "reset" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 140
Warning (10492): VHDL Process Statement warning at cpu.vhdl(149): signal "outp_1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 149
Warning (10492): VHDL Process Statement warning at cpu.vhdl(153): signal "PC" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 153
Warning (10492): VHDL Process Statement warning at cpu.vhdl(155): signal "mem_read" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 155
Warning (10492): VHDL Process Statement warning at cpu.vhdl(157): signal "mem_read" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 157
Warning (10492): VHDL Process Statement warning at cpu.vhdl(159): signal "reset" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 159
Warning (10492): VHDL Process Statement warning at cpu.vhdl(162): signal "stcon" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 162
Warning (10492): VHDL Process Statement warning at cpu.vhdl(174): signal "PC" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 174
Warning (10492): VHDL Process Statement warning at cpu.vhdl(177): signal "alu_outp1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 177
Warning (10492): VHDL Process Statement warning at cpu.vhdl(182): signal "alu_outp1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 182
Warning (10492): VHDL Process Statement warning at cpu.vhdl(184): signal "reset" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 184
Warning (10492): VHDL Process Statement warning at cpu.vhdl(188): signal "z_flag" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 188
Warning (10492): VHDL Process Statement warning at cpu.vhdl(188): signal "stcon" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 188
Warning (10492): VHDL Process Statement warning at cpu.vhdl(188): signal "c_flag" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 188
Warning (10492): VHDL Process Statement warning at cpu.vhdl(200): signal "PC" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 200
Warning (10492): VHDL Process Statement warning at cpu.vhdl(203): signal "alu_outp1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 203
Warning (10492): VHDL Process Statement warning at cpu.vhdl(208): signal "alu_outp1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 208
Warning (10492): VHDL Process Statement warning at cpu.vhdl(211): signal "reset" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 211
Warning (10492): VHDL Process Statement warning at cpu.vhdl(214): signal "stcon" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 214
Warning (10492): VHDL Process Statement warning at cpu.vhdl(218): signal "stcon" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 218
Warning (10492): VHDL Process Statement warning at cpu.vhdl(222): signal "stcon" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 222
Warning (10492): VHDL Process Statement warning at cpu.vhdl(234): signal "t1_outp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 234
Warning (10492): VHDL Process Statement warning at cpu.vhdl(235): signal "t1_outp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 235
Warning (10492): VHDL Process Statement warning at cpu.vhdl(238): signal "outp_1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 238
Warning (10492): VHDL Process Statement warning at cpu.vhdl(239): signal "outp_2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 239
Warning (10492): VHDL Process Statement warning at cpu.vhdl(241): signal "reset" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 241
Warning (10492): VHDL Process Statement warning at cpu.vhdl(244): signal "stcon" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 244
Warning (10492): VHDL Process Statement warning at cpu.vhdl(248): signal "stcon" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 248
Warning (10492): VHDL Process Statement warning at cpu.vhdl(256): signal "t1_outp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 256
Warning (10492): VHDL Process Statement warning at cpu.vhdl(258): signal "outp_1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 258
Warning (10492): VHDL Process Statement warning at cpu.vhdl(260): signal "reset" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 260
Warning (10492): VHDL Process Statement warning at cpu.vhdl(263): signal "stcon" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 263
Warning (10492): VHDL Process Statement warning at cpu.vhdl(267): signal "stcon" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 267
Warning (10492): VHDL Process Statement warning at cpu.vhdl(271): signal "stcon" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 271
Warning (10492): VHDL Process Statement warning at cpu.vhdl(275): signal "stcon" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 275
Warning (10492): VHDL Process Statement warning at cpu.vhdl(283): signal "t1_outp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 283
Warning (10492): VHDL Process Statement warning at cpu.vhdl(285): signal "outp_1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 285
Warning (10492): VHDL Process Statement warning at cpu.vhdl(287): signal "reset" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 287
Warning (10492): VHDL Process Statement warning at cpu.vhdl(290): signal "stcon" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 290
Warning (10492): VHDL Process Statement warning at cpu.vhdl(294): signal "stcon" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 294
Warning (10492): VHDL Process Statement warning at cpu.vhdl(304): signal "t2_outp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 304
Warning (10492): VHDL Process Statement warning at cpu.vhdl(305): signal "t3_outp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 305
Warning (10492): VHDL Process Statement warning at cpu.vhdl(308): signal "stcon" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 308
Warning (10492): VHDL Process Statement warning at cpu.vhdl(309): signal "stcon" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 309
Warning (10492): VHDL Process Statement warning at cpu.vhdl(311): signal "alu_outp1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 311
Warning (10492): VHDL Process Statement warning at cpu.vhdl(313): signal "t1_outp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 313
Warning (10492): VHDL Process Statement warning at cpu.vhdl(315): signal "alu_zflag" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 315
Warning (10492): VHDL Process Statement warning at cpu.vhdl(318): signal "stcon" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 318
Warning (10492): VHDL Process Statement warning at cpu.vhdl(320): signal "alu_cflag" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 320
Warning (10492): VHDL Process Statement warning at cpu.vhdl(323): signal "reset" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 323
Warning (10492): VHDL Process Statement warning at cpu.vhdl(326): signal "stcon" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 326
Warning (10492): VHDL Process Statement warning at cpu.vhdl(338): signal "t2_outp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 338
Warning (10492): VHDL Process Statement warning at cpu.vhdl(339): signal "t1_outp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 339
Warning (10492): VHDL Process Statement warning at cpu.vhdl(340): signal "SE10_outp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 340
Warning (10492): VHDL Process Statement warning at cpu.vhdl(345): signal "alu_outp1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 345
Warning (10492): VHDL Process Statement warning at cpu.vhdl(347): signal "t1_outp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 347
Warning (10492): VHDL Process Statement warning at cpu.vhdl(348): signal "alu_zflag" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 348
Warning (10492): VHDL Process Statement warning at cpu.vhdl(351): signal "t1_outp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 351
Warning (10492): VHDL Process Statement warning at cpu.vhdl(352): signal "alu_cflag" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 352
Warning (10492): VHDL Process Statement warning at cpu.vhdl(355): signal "reset" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 355
Warning (10492): VHDL Process Statement warning at cpu.vhdl(358): signal "stcon" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 358
Warning (10492): VHDL Process Statement warning at cpu.vhdl(362): signal "stcon" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 362
Warning (10492): VHDL Process Statement warning at cpu.vhdl(366): signal "stcon" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 366
Warning (10492): VHDL Process Statement warning at cpu.vhdl(374): signal "t1_outp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 374
Warning (10492): VHDL Process Statement warning at cpu.vhdl(375): signal "SE7_outp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 375
Warning (10492): VHDL Process Statement warning at cpu.vhdl(376): signal "SE7_outp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 376
Warning (10492): VHDL Process Statement warning at cpu.vhdl(381): signal "alu_outp1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 381
Warning (10492): VHDL Process Statement warning at cpu.vhdl(383): signal "reset" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 383
Warning (10492): VHDL Process Statement warning at cpu.vhdl(386): signal "stcon" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 386
Warning (10492): VHDL Process Statement warning at cpu.vhdl(397): signal "t1_outp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 397
Warning (10492): VHDL Process Statement warning at cpu.vhdl(399): signal "t2_outp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 399
Warning (10492): VHDL Process Statement warning at cpu.vhdl(401): signal "mem_read" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 401
Warning (10492): VHDL Process Statement warning at cpu.vhdl(408): signal "t3_outp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 408
Warning (10492): VHDL Process Statement warning at cpu.vhdl(411): signal "t2_outp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 411
Warning (10492): VHDL Process Statement warning at cpu.vhdl(415): signal "alu_outp1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 415
Warning (10492): VHDL Process Statement warning at cpu.vhdl(419): signal "reset" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 419
Warning (10492): VHDL Process Statement warning at cpu.vhdl(432): signal "t1_outp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 432
Warning (10492): VHDL Process Statement warning at cpu.vhdl(436): signal "outp_1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 436
Warning (10492): VHDL Process Statement warning at cpu.vhdl(441): signal "t2_outp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 441
Warning (10492): VHDL Process Statement warning at cpu.vhdl(442): signal "t3_outp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 442
Warning (10492): VHDL Process Statement warning at cpu.vhdl(445): signal "t2_outp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 445
Warning (10492): VHDL Process Statement warning at cpu.vhdl(449): signal "alu_outp1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 449
Warning (10492): VHDL Process Statement warning at cpu.vhdl(453): signal "reset" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 453
Warning (10492): VHDL Process Statement warning at cpu.vhdl(463): signal "outp_1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 463
Warning (10492): VHDL Process Statement warning at cpu.vhdl(464): signal "PC" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 464
Warning (10492): VHDL Process Statement warning at cpu.vhdl(465): signal "t1_outp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 465
Warning (10492): VHDL Process Statement warning at cpu.vhdl(466): signal "SE7_outp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 466
Warning (10492): VHDL Process Statement warning at cpu.vhdl(467): signal "alu_outp1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 467
Warning (10492): VHDL Process Statement warning at cpu.vhdl(472): signal "PC" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 472
Warning (10492): VHDL Process Statement warning at cpu.vhdl(474): signal "reset" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 474
Warning (10492): VHDL Process Statement warning at cpu.vhdl(484): signal "outp_1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 484
Warning (10492): VHDL Process Statement warning at cpu.vhdl(485): signal "PC" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 485
Warning (10492): VHDL Process Statement warning at cpu.vhdl(486): signal "t2_outp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 486
Warning (10492): VHDL Process Statement warning at cpu.vhdl(487): signal "alu_outp1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 487
Warning (10492): VHDL Process Statement warning at cpu.vhdl(492): signal "PC" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 492
Warning (10492): VHDL Process Statement warning at cpu.vhdl(494): signal "reset" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 494
Warning (10492): VHDL Process Statement warning at cpu.vhdl(505): signal "t1_outp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 505
Warning (10492): VHDL Process Statement warning at cpu.vhdl(507): signal "t1_outp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 507
Warning (10492): VHDL Process Statement warning at cpu.vhdl(509): signal "t1_outp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 509
Warning (10492): VHDL Process Statement warning at cpu.vhdl(511): signal "t1_outp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 511
Warning (10492): VHDL Process Statement warning at cpu.vhdl(515): signal "t1_outp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 515
Warning (10492): VHDL Process Statement warning at cpu.vhdl(519): signal "t1_outp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 519
Warning (10492): VHDL Process Statement warning at cpu.vhdl(521): signal "PC" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 521
Warning (10492): VHDL Process Statement warning at cpu.vhdl(525): signal "t2_outp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 525
Warning (10492): VHDL Process Statement warning at cpu.vhdl(529): signal "reset" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 529
Warning (10492): VHDL Process Statement warning at cpu.vhdl(538): signal "t2_outp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 538
Warning (10492): VHDL Process Statement warning at cpu.vhdl(540): signal "mem_read" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 540
Warning (10492): VHDL Process Statement warning at cpu.vhdl(542): signal "reset" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 542
Warning (10492): VHDL Process Statement warning at cpu.vhdl(550): signal "t2_outp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 550
Warning (10492): VHDL Process Statement warning at cpu.vhdl(551): signal "t3_outp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 551
Warning (10492): VHDL Process Statement warning at cpu.vhdl(553): signal "reset" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 553
Warning (10492): VHDL Process Statement warning at cpu.vhdl(560): signal "z_flag" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 560
Warning (10492): VHDL Process Statement warning at cpu.vhdl(563): signal "outp_1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 563
Warning (10492): VHDL Process Statement warning at cpu.vhdl(566): signal "PC" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 566
Warning (10492): VHDL Process Statement warning at cpu.vhdl(568): signal "stcon" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 568
Warning (10492): VHDL Process Statement warning at cpu.vhdl(569): signal "stcon" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 569
Warning (10492): VHDL Process Statement warning at cpu.vhdl(572): signal "t1_outp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 572
Warning (10492): VHDL Process Statement warning at cpu.vhdl(573): signal "SE10_outp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 573
Warning (10492): VHDL Process Statement warning at cpu.vhdl(574): signal "alu_outp1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 574
Warning (10492): VHDL Process Statement warning at cpu.vhdl(576): signal "alu_outp1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 576
Warning (10492): VHDL Process Statement warning at cpu.vhdl(581): signal "PC" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 581
Warning (10492): VHDL Process Statement warning at cpu.vhdl(585): signal "reset" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 585
Warning (10631): VHDL Process Statement warning at cpu.vhdl(133): inferring latch(es) for signal or variable "reg_reset", which holds its previous value in one or more paths through the process File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Warning (10631): VHDL Process Statement warning at cpu.vhdl(133): inferring latch(es) for signal or variable "y_next1", which holds its previous value in one or more paths through the process File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Warning (10631): VHDL Process Statement warning at cpu.vhdl(133): inferring latch(es) for signal or variable "read_1", which holds its previous value in one or more paths through the process File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Warning (10631): VHDL Process Statement warning at cpu.vhdl(133): inferring latch(es) for signal or variable "PC", which holds its previous value in one or more paths through the process File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Warning (10631): VHDL Process Statement warning at cpu.vhdl(133): inferring latch(es) for signal or variable "mem_re", which holds its previous value in one or more paths through the process File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Warning (10631): VHDL Process Statement warning at cpu.vhdl(133): inferring latch(es) for signal or variable "mem_inp", which holds its previous value in one or more paths through the process File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Warning (10631): VHDL Process Statement warning at cpu.vhdl(133): inferring latch(es) for signal or variable "t1_we", which holds its previous value in one or more paths through the process File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Warning (10631): VHDL Process Statement warning at cpu.vhdl(133): inferring latch(es) for signal or variable "t1_inp", which holds its previous value in one or more paths through the process File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Warning (10631): VHDL Process Statement warning at cpu.vhdl(133): inferring latch(es) for signal or variable "stcon", which holds its previous value in one or more paths through the process File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Warning (10631): VHDL Process Statement warning at cpu.vhdl(133): inferring latch(es) for signal or variable "alu_inp1", which holds its previous value in one or more paths through the process File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Warning (10631): VHDL Process Statement warning at cpu.vhdl(133): inferring latch(es) for signal or variable "alu_inp2", which holds its previous value in one or more paths through the process File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Warning (10631): VHDL Process Statement warning at cpu.vhdl(133): inferring latch(es) for signal or variable "alu_op", which holds its previous value in one or more paths through the process File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Warning (10631): VHDL Process Statement warning at cpu.vhdl(133): inferring latch(es) for signal or variable "reg_we", which holds its previous value in one or more paths through the process File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Warning (10631): VHDL Process Statement warning at cpu.vhdl(133): inferring latch(es) for signal or variable "write_1", which holds its previous value in one or more paths through the process File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Warning (10631): VHDL Process Statement warning at cpu.vhdl(133): inferring latch(es) for signal or variable "inp_1", which holds its previous value in one or more paths through the process File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Warning (10631): VHDL Process Statement warning at cpu.vhdl(133): inferring latch(es) for signal or variable "read_2", which holds its previous value in one or more paths through the process File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Warning (10631): VHDL Process Statement warning at cpu.vhdl(133): inferring latch(es) for signal or variable "t2_we", which holds its previous value in one or more paths through the process File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Warning (10631): VHDL Process Statement warning at cpu.vhdl(133): inferring latch(es) for signal or variable "t3_we", which holds its previous value in one or more paths through the process File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Warning (10631): VHDL Process Statement warning at cpu.vhdl(133): inferring latch(es) for signal or variable "t2_inp", which holds its previous value in one or more paths through the process File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Warning (10631): VHDL Process Statement warning at cpu.vhdl(133): inferring latch(es) for signal or variable "t3_inp", which holds its previous value in one or more paths through the process File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Warning (10631): VHDL Process Statement warning at cpu.vhdl(133): inferring latch(es) for signal or variable "z_flag", which holds its previous value in one or more paths through the process File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Warning (10631): VHDL Process Statement warning at cpu.vhdl(133): inferring latch(es) for signal or variable "c_flag", which holds its previous value in one or more paths through the process File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Warning (10631): VHDL Process Statement warning at cpu.vhdl(133): inferring latch(es) for signal or variable "SE10_inp", which holds its previous value in one or more paths through the process File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Warning (10631): VHDL Process Statement warning at cpu.vhdl(133): inferring latch(es) for signal or variable "SE7_inp", which holds its previous value in one or more paths through the process File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Warning (10631): VHDL Process Statement warning at cpu.vhdl(133): inferring latch(es) for signal or variable "mem_we", which holds its previous value in one or more paths through the process File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Warning (10631): VHDL Process Statement warning at cpu.vhdl(133): inferring latch(es) for signal or variable "mem_store", which holds its previous value in one or more paths through the process File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "mem_store[0]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "mem_store[1]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "mem_store[2]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "mem_store[3]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "mem_store[4]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "mem_store[5]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "mem_store[6]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "mem_store[7]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "mem_store[8]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "mem_store[9]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "mem_store[10]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "mem_store[11]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "mem_store[12]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "mem_store[13]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "mem_store[14]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "mem_store[15]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "mem_we" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "SE7_inp[0]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "SE7_inp[1]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "SE7_inp[2]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "SE7_inp[3]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "SE7_inp[4]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "SE7_inp[5]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "SE7_inp[6]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "SE7_inp[7]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "SE7_inp[8]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "SE10_inp[0]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "SE10_inp[1]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "SE10_inp[2]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "SE10_inp[3]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "SE10_inp[4]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "SE10_inp[5]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "c_flag" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "z_flag" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "t3_inp[0]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "t3_inp[1]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "t3_inp[2]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "t3_inp[3]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "t3_inp[4]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "t3_inp[5]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "t3_inp[6]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "t3_inp[7]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "t3_inp[8]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "t3_inp[9]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "t3_inp[10]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "t3_inp[11]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "t3_inp[12]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "t3_inp[13]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "t3_inp[14]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "t3_inp[15]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "t2_inp[0]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "t2_inp[1]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "t2_inp[2]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "t2_inp[3]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "t2_inp[4]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "t2_inp[5]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "t2_inp[6]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "t2_inp[7]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "t2_inp[8]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "t2_inp[9]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "t2_inp[10]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "t2_inp[11]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "t2_inp[12]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "t2_inp[13]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "t2_inp[14]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "t2_inp[15]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "t3_we" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "t2_we" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "read_2[0]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "read_2[1]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "read_2[2]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "inp_1[0]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "inp_1[1]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "inp_1[2]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "inp_1[3]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "inp_1[4]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "inp_1[5]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "inp_1[6]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "inp_1[7]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "inp_1[8]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "inp_1[9]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "inp_1[10]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "inp_1[11]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "inp_1[12]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "inp_1[13]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "inp_1[14]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "inp_1[15]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "write_1[0]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "write_1[1]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "write_1[2]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "reg_we" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "alu_op[0]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "alu_op[1]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "alu_inp2[0]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "alu_inp2[1]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "alu_inp2[2]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "alu_inp2[3]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "alu_inp2[4]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "alu_inp2[5]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "alu_inp2[6]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "alu_inp2[7]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "alu_inp2[8]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "alu_inp2[9]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "alu_inp2[10]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "alu_inp2[11]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "alu_inp2[12]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "alu_inp2[13]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "alu_inp2[14]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "alu_inp2[15]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "alu_inp1[0]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "alu_inp1[1]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "alu_inp1[2]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "alu_inp1[3]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "alu_inp1[4]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "alu_inp1[5]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "alu_inp1[6]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "alu_inp1[7]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "alu_inp1[8]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "alu_inp1[9]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "alu_inp1[10]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "alu_inp1[11]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "alu_inp1[12]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "alu_inp1[13]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "alu_inp1[14]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "alu_inp1[15]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "stcon[0]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "stcon[1]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "stcon[2]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "stcon[3]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "t1_inp[0]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "t1_inp[1]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "t1_inp[2]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "t1_inp[3]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "t1_inp[4]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "t1_inp[5]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "t1_inp[6]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "t1_inp[7]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "t1_inp[8]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "t1_inp[9]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "t1_inp[10]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "t1_inp[11]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "t1_inp[12]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "t1_inp[13]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "t1_inp[14]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "t1_inp[15]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "t1_we" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "mem_inp[0]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "mem_inp[1]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "mem_inp[2]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "mem_inp[3]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "mem_inp[4]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "mem_inp[5]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "mem_inp[6]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "mem_inp[7]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "mem_inp[8]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "mem_inp[9]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "mem_inp[10]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "mem_inp[11]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "mem_inp[12]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "mem_inp[13]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "mem_inp[14]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "mem_inp[15]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "mem_re" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "PC[0]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "PC[1]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "PC[2]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "PC[3]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "PC[4]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "PC[5]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "PC[6]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "PC[7]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "PC[8]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "PC[9]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "PC[10]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "PC[11]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "PC[12]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "PC[13]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "PC[14]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "PC[15]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "read_1[0]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "read_1[1]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "read_1[2]" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "y_next1.s16" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "y_next1.s15" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "y_next1.s14" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "y_next1.s13" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "y_next1.s12" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "y_next1.s11" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "y_next1.s10" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "y_next1.s9" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "y_next1.s8" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "y_next1.s7" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "y_next1.s6" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "y_next1.s5" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "y_next1.s4" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "y_next1.s3" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "y_next1.s2" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "y_next1.s1" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "y_next1.s0" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "y_next1.rst" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (10041): Inferred latch for "reg_reset" at cpu.vhdl(133) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 133
Info (12128): Elaborating entity "reg_file" for hierarchy "cpu:add_instance|reg_file:RF1" File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 96
Info (12128): Elaborating entity "demux18" for hierarchy "cpu:add_instance|reg_file:RF1|demux18:DMX" File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/reg_file.vhdl Line: 49
Warning (10631): VHDL Process Statement warning at demux18.vhdl(19): inferring latch(es) for signal or variable "outp1", which holds its previous value in one or more paths through the process File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/demux18.vhdl Line: 19
Warning (10631): VHDL Process Statement warning at demux18.vhdl(19): inferring latch(es) for signal or variable "outp2", which holds its previous value in one or more paths through the process File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/demux18.vhdl Line: 19
Warning (10631): VHDL Process Statement warning at demux18.vhdl(19): inferring latch(es) for signal or variable "outp3", which holds its previous value in one or more paths through the process File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/demux18.vhdl Line: 19
Warning (10631): VHDL Process Statement warning at demux18.vhdl(19): inferring latch(es) for signal or variable "outp4", which holds its previous value in one or more paths through the process File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/demux18.vhdl Line: 19
Warning (10631): VHDL Process Statement warning at demux18.vhdl(19): inferring latch(es) for signal or variable "outp5", which holds its previous value in one or more paths through the process File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/demux18.vhdl Line: 19
Warning (10631): VHDL Process Statement warning at demux18.vhdl(19): inferring latch(es) for signal or variable "outp6", which holds its previous value in one or more paths through the process File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/demux18.vhdl Line: 19
Warning (10631): VHDL Process Statement warning at demux18.vhdl(19): inferring latch(es) for signal or variable "outp7", which holds its previous value in one or more paths through the process File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/demux18.vhdl Line: 19
Warning (10631): VHDL Process Statement warning at demux18.vhdl(19): inferring latch(es) for signal or variable "outp8", which holds its previous value in one or more paths through the process File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/demux18.vhdl Line: 19
Info (10041): Inferred latch for "outp8[0]" at demux18.vhdl(19) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/demux18.vhdl Line: 19
Info (10041): Inferred latch for "outp8[1]" at demux18.vhdl(19) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/demux18.vhdl Line: 19
Info (10041): Inferred latch for "outp8[2]" at demux18.vhdl(19) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/demux18.vhdl Line: 19
Info (10041): Inferred latch for "outp8[3]" at demux18.vhdl(19) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/demux18.vhdl Line: 19
Info (10041): Inferred latch for "outp8[4]" at demux18.vhdl(19) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/demux18.vhdl Line: 19
Info (10041): Inferred latch for "outp8[5]" at demux18.vhdl(19) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/demux18.vhdl Line: 19
Info (10041): Inferred latch for "outp8[6]" at demux18.vhdl(19) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/demux18.vhdl Line: 19
Info (10041): Inferred latch for "outp8[7]" at demux18.vhdl(19) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/demux18.vhdl Line: 19
Info (10041): Inferred latch for "outp8[8]" at demux18.vhdl(19) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/demux18.vhdl Line: 19
Info (10041): Inferred latch for "outp8[9]" at demux18.vhdl(19) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/demux18.vhdl Line: 19
Info (10041): Inferred latch for "outp8[10]" at demux18.vhdl(19) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/demux18.vhdl Line: 19
Info (10041): Inferred latch for "outp8[11]" at demux18.vhdl(19) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/demux18.vhdl Line: 19
Info (10041): Inferred latch for "outp8[12]" at demux18.vhdl(19) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/demux18.vhdl Line: 19
Info (10041): Inferred latch for "outp8[13]" at demux18.vhdl(19) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/demux18.vhdl Line: 19
Info (10041): Inferred latch for "outp8[14]" at demux18.vhdl(19) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/demux18.vhdl Line: 19
Info (10041): Inferred latch for "outp8[15]" at demux18.vhdl(19) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/demux18.vhdl Line: 19
Info (10041): Inferred latch for "outp7[0]" at demux18.vhdl(19) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/demux18.vhdl Line: 19
Info (10041): Inferred latch for "outp7[1]" at demux18.vhdl(19) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/demux18.vhdl Line: 19
Info (10041): Inferred latch for "outp7[2]" at demux18.vhdl(19) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/demux18.vhdl Line: 19
Info (10041): Inferred latch for "outp7[3]" at demux18.vhdl(19) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/demux18.vhdl Line: 19
Info (10041): Inferred latch for "outp7[4]" at demux18.vhdl(19) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/demux18.vhdl Line: 19
Info (10041): Inferred latch for "outp7[5]" at demux18.vhdl(19) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/demux18.vhdl Line: 19
Info (10041): Inferred latch for "outp7[6]" at demux18.vhdl(19) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/demux18.vhdl Line: 19
Info (10041): Inferred latch for "outp7[7]" at demux18.vhdl(19) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/demux18.vhdl Line: 19
Info (10041): Inferred latch for "outp7[8]" at demux18.vhdl(19) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/demux18.vhdl Line: 19
Info (10041): Inferred latch for "outp7[9]" at demux18.vhdl(19) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/demux18.vhdl Line: 19
Info (10041): Inferred latch for "outp7[10]" at demux18.vhdl(19) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/demux18.vhdl Line: 19
Info (10041): Inferred latch for "outp7[11]" at demux18.vhdl(19) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/demux18.vhdl Line: 19
Info (10041): Inferred latch for "outp7[12]" at demux18.vhdl(19) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/demux18.vhdl Line: 19
Info (10041): Inferred latch for "outp7[13]" at demux18.vhdl(19) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/demux18.vhdl Line: 19
Info (10041): Inferred latch for "outp7[14]" at demux18.vhdl(19) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/demux18.vhdl Line: 19
Info (10041): Inferred latch for "outp7[15]" at demux18.vhdl(19) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/demux18.vhdl Line: 19
Info (10041): Inferred latch for "outp6[0]" at demux18.vhdl(19) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/demux18.vhdl Line: 19
Info (10041): Inferred latch for "outp6[1]" at demux18.vhdl(19) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/demux18.vhdl Line: 19
Info (10041): Inferred latch for "outp6[2]" at demux18.vhdl(19) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/demux18.vhdl Line: 19
Info (10041): Inferred latch for "outp6[3]" at demux18.vhdl(19) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/demux18.vhdl Line: 19
Info (10041): Inferred latch for "outp6[4]" at demux18.vhdl(19) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/demux18.vhdl Line: 19
Info (10041): Inferred latch for "outp6[5]" at demux18.vhdl(19) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/demux18.vhdl Line: 19
Info (10041): Inferred latch for "outp6[6]" at demux18.vhdl(19) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/demux18.vhdl Line: 19
Info (10041): Inferred latch for "outp6[7]" at demux18.vhdl(19) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/demux18.vhdl Line: 19
Info (10041): Inferred latch for "outp6[8]" at demux18.vhdl(19) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/demux18.vhdl Line: 19
Info (10041): Inferred latch for "outp6[9]" at demux18.vhdl(19) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/demux18.vhdl Line: 19
Info (10041): Inferred latch for "outp6[10]" at demux18.vhdl(19) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/demux18.vhdl Line: 19
Info (10041): Inferred latch for "outp6[11]" at demux18.vhdl(19) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/demux18.vhdl Line: 19
Info (10041): Inferred latch for "outp6[12]" at demux18.vhdl(19) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/demux18.vhdl Line: 19
Info (10041): Inferred latch for "outp6[13]" at demux18.vhdl(19) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/demux18.vhdl Line: 19
Info (10041): Inferred latch for "outp6[14]" at demux18.vhdl(19) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/demux18.vhdl Line: 19
Info (10041): Inferred latch for "outp6[15]" at demux18.vhdl(19) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/demux18.vhdl Line: 19
Info (10041): Inferred latch for "outp5[0]" at demux18.vhdl(19) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/demux18.vhdl Line: 19
Info (10041): Inferred latch for "outp5[1]" at demux18.vhdl(19) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/demux18.vhdl Line: 19
Info (10041): Inferred latch for "outp5[2]" at demux18.vhdl(19) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/demux18.vhdl Line: 19
Info (10041): Inferred latch for "outp5[3]" at demux18.vhdl(19) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/demux18.vhdl Line: 19
Info (10041): Inferred latch for "outp5[4]" at demux18.vhdl(19) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/demux18.vhdl Line: 19
Info (10041): Inferred latch for "outp5[5]" at demux18.vhdl(19) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/demux18.vhdl Line: 19
Info (10041): Inferred latch for "outp5[6]" at demux18.vhdl(19) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/demux18.vhdl Line: 19
Info (10041): Inferred latch for "outp5[7]" at demux18.vhdl(19) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/demux18.vhdl Line: 19
Info (10041): Inferred latch for "outp5[8]" at demux18.vhdl(19) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/demux18.vhdl Line: 19
Info (10041): Inferred latch for "outp5[9]" at demux18.vhdl(19) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/demux18.vhdl Line: 19
Info (10041): Inferred latch for "outp5[10]" at demux18.vhdl(19) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/demux18.vhdl Line: 19
Info (10041): Inferred latch for "outp5[11]" at demux18.vhdl(19) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/demux18.vhdl Line: 19
Info (10041): Inferred latch for "outp5[12]" at demux18.vhdl(19) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/demux18.vhdl Line: 19
Info (10041): Inferred latch for "outp5[13]" at demux18.vhdl(19) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/demux18.vhdl Line: 19
Info (10041): Inferred latch for "outp5[14]" at demux18.vhdl(19) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/demux18.vhdl Line: 19
Info (10041): Inferred latch for "outp5[15]" at demux18.vhdl(19) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/demux18.vhdl Line: 19
Info (10041): Inferred latch for "outp4[0]" at demux18.vhdl(19) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/demux18.vhdl Line: 19
Info (10041): Inferred latch for "outp4[1]" at demux18.vhdl(19) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/demux18.vhdl Line: 19
Info (10041): Inferred latch for "outp4[2]" at demux18.vhdl(19) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/demux18.vhdl Line: 19
Info (10041): Inferred latch for "outp4[3]" at demux18.vhdl(19) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/demux18.vhdl Line: 19
Info (10041): Inferred latch for "outp4[4]" at demux18.vhdl(19) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/demux18.vhdl Line: 19
Info (10041): Inferred latch for "outp4[5]" at demux18.vhdl(19) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/demux18.vhdl Line: 19
Info (10041): Inferred latch for "outp4[6]" at demux18.vhdl(19) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/demux18.vhdl Line: 19
Info (10041): Inferred latch for "outp4[7]" at demux18.vhdl(19) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/demux18.vhdl Line: 19
Info (10041): Inferred latch for "outp4[8]" at demux18.vhdl(19) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/demux18.vhdl Line: 19
Info (10041): Inferred latch for "outp4[9]" at demux18.vhdl(19) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/demux18.vhdl Line: 19
Info (10041): Inferred latch for "outp4[10]" at demux18.vhdl(19) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/demux18.vhdl Line: 19
Info (10041): Inferred latch for "outp4[11]" at demux18.vhdl(19) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/demux18.vhdl Line: 19
Info (10041): Inferred latch for "outp4[12]" at demux18.vhdl(19) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/demux18.vhdl Line: 19
Info (10041): Inferred latch for "outp4[13]" at demux18.vhdl(19) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/demux18.vhdl Line: 19
Info (10041): Inferred latch for "outp4[14]" at demux18.vhdl(19) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/demux18.vhdl Line: 19
Info (10041): Inferred latch for "outp4[15]" at demux18.vhdl(19) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/demux18.vhdl Line: 19
Info (10041): Inferred latch for "outp3[0]" at demux18.vhdl(19) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/demux18.vhdl Line: 19
Info (10041): Inferred latch for "outp3[1]" at demux18.vhdl(19) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/demux18.vhdl Line: 19
Info (10041): Inferred latch for "outp3[2]" at demux18.vhdl(19) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/demux18.vhdl Line: 19
Info (10041): Inferred latch for "outp3[3]" at demux18.vhdl(19) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/demux18.vhdl Line: 19
Info (10041): Inferred latch for "outp3[4]" at demux18.vhdl(19) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/demux18.vhdl Line: 19
Info (10041): Inferred latch for "outp3[5]" at demux18.vhdl(19) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/demux18.vhdl Line: 19
Info (10041): Inferred latch for "outp3[6]" at demux18.vhdl(19) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/demux18.vhdl Line: 19
Info (10041): Inferred latch for "outp3[7]" at demux18.vhdl(19) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/demux18.vhdl Line: 19
Info (10041): Inferred latch for "outp3[8]" at demux18.vhdl(19) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/demux18.vhdl Line: 19
Info (10041): Inferred latch for "outp3[9]" at demux18.vhdl(19) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/demux18.vhdl Line: 19
Info (10041): Inferred latch for "outp3[10]" at demux18.vhdl(19) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/demux18.vhdl Line: 19
Info (10041): Inferred latch for "outp3[11]" at demux18.vhdl(19) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/demux18.vhdl Line: 19
Info (10041): Inferred latch for "outp3[12]" at demux18.vhdl(19) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/demux18.vhdl Line: 19
Info (10041): Inferred latch for "outp3[13]" at demux18.vhdl(19) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/demux18.vhdl Line: 19
Info (10041): Inferred latch for "outp3[14]" at demux18.vhdl(19) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/demux18.vhdl Line: 19
Info (10041): Inferred latch for "outp3[15]" at demux18.vhdl(19) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/demux18.vhdl Line: 19
Info (10041): Inferred latch for "outp2[0]" at demux18.vhdl(19) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/demux18.vhdl Line: 19
Info (10041): Inferred latch for "outp2[1]" at demux18.vhdl(19) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/demux18.vhdl Line: 19
Info (10041): Inferred latch for "outp2[2]" at demux18.vhdl(19) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/demux18.vhdl Line: 19
Info (10041): Inferred latch for "outp2[3]" at demux18.vhdl(19) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/demux18.vhdl Line: 19
Info (10041): Inferred latch for "outp2[4]" at demux18.vhdl(19) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/demux18.vhdl Line: 19
Info (10041): Inferred latch for "outp2[5]" at demux18.vhdl(19) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/demux18.vhdl Line: 19
Info (10041): Inferred latch for "outp2[6]" at demux18.vhdl(19) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/demux18.vhdl Line: 19
Info (10041): Inferred latch for "outp2[7]" at demux18.vhdl(19) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/demux18.vhdl Line: 19
Info (10041): Inferred latch for "outp2[8]" at demux18.vhdl(19) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/demux18.vhdl Line: 19
Info (10041): Inferred latch for "outp2[9]" at demux18.vhdl(19) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/demux18.vhdl Line: 19
Info (10041): Inferred latch for "outp2[10]" at demux18.vhdl(19) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/demux18.vhdl Line: 19
Info (10041): Inferred latch for "outp2[11]" at demux18.vhdl(19) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/demux18.vhdl Line: 19
Info (10041): Inferred latch for "outp2[12]" at demux18.vhdl(19) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/demux18.vhdl Line: 19
Info (10041): Inferred latch for "outp2[13]" at demux18.vhdl(19) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/demux18.vhdl Line: 19
Info (10041): Inferred latch for "outp2[14]" at demux18.vhdl(19) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/demux18.vhdl Line: 19
Info (10041): Inferred latch for "outp2[15]" at demux18.vhdl(19) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/demux18.vhdl Line: 19
Info (10041): Inferred latch for "outp1[0]" at demux18.vhdl(19) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/demux18.vhdl Line: 19
Info (10041): Inferred latch for "outp1[1]" at demux18.vhdl(19) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/demux18.vhdl Line: 19
Info (10041): Inferred latch for "outp1[2]" at demux18.vhdl(19) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/demux18.vhdl Line: 19
Info (10041): Inferred latch for "outp1[3]" at demux18.vhdl(19) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/demux18.vhdl Line: 19
Info (10041): Inferred latch for "outp1[4]" at demux18.vhdl(19) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/demux18.vhdl Line: 19
Info (10041): Inferred latch for "outp1[5]" at demux18.vhdl(19) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/demux18.vhdl Line: 19
Info (10041): Inferred latch for "outp1[6]" at demux18.vhdl(19) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/demux18.vhdl Line: 19
Info (10041): Inferred latch for "outp1[7]" at demux18.vhdl(19) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/demux18.vhdl Line: 19
Info (10041): Inferred latch for "outp1[8]" at demux18.vhdl(19) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/demux18.vhdl Line: 19
Info (10041): Inferred latch for "outp1[9]" at demux18.vhdl(19) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/demux18.vhdl Line: 19
Info (10041): Inferred latch for "outp1[10]" at demux18.vhdl(19) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/demux18.vhdl Line: 19
Info (10041): Inferred latch for "outp1[11]" at demux18.vhdl(19) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/demux18.vhdl Line: 19
Info (10041): Inferred latch for "outp1[12]" at demux18.vhdl(19) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/demux18.vhdl Line: 19
Info (10041): Inferred latch for "outp1[13]" at demux18.vhdl(19) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/demux18.vhdl Line: 19
Info (10041): Inferred latch for "outp1[14]" at demux18.vhdl(19) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/demux18.vhdl Line: 19
Info (10041): Inferred latch for "outp1[15]" at demux18.vhdl(19) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/demux18.vhdl Line: 19
Info (12128): Elaborating entity "reg" for hierarchy "cpu:add_instance|reg_file:RF1|reg:\L1:0:R" File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/reg_file.vhdl Line: 54
Info (12128): Elaborating entity "mux81" for hierarchy "cpu:add_instance|reg_file:RF1|mux81:MX1" File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/reg_file.vhdl Line: 57
Info (12128): Elaborating entity "memory" for hierarchy "cpu:add_instance|memory:Mem1" File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 98
Warning (10492): VHDL Process Statement warning at memory.vhdl(30): signal "Mem" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/memory.vhdl Line: 30
Warning (10631): VHDL Process Statement warning at memory.vhdl(19): inferring latch(es) for signal or variable "Mem_Out", which holds its previous value in one or more paths through the process File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/memory.vhdl Line: 19
Info (10041): Inferred latch for "Mem_Out[0]" at memory.vhdl(19) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/memory.vhdl Line: 19
Info (10041): Inferred latch for "Mem_Out[1]" at memory.vhdl(19) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/memory.vhdl Line: 19
Info (10041): Inferred latch for "Mem_Out[2]" at memory.vhdl(19) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/memory.vhdl Line: 19
Info (10041): Inferred latch for "Mem_Out[3]" at memory.vhdl(19) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/memory.vhdl Line: 19
Info (10041): Inferred latch for "Mem_Out[4]" at memory.vhdl(19) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/memory.vhdl Line: 19
Info (10041): Inferred latch for "Mem_Out[5]" at memory.vhdl(19) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/memory.vhdl Line: 19
Info (10041): Inferred latch for "Mem_Out[6]" at memory.vhdl(19) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/memory.vhdl Line: 19
Info (10041): Inferred latch for "Mem_Out[7]" at memory.vhdl(19) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/memory.vhdl Line: 19
Info (10041): Inferred latch for "Mem_Out[8]" at memory.vhdl(19) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/memory.vhdl Line: 19
Info (10041): Inferred latch for "Mem_Out[9]" at memory.vhdl(19) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/memory.vhdl Line: 19
Info (10041): Inferred latch for "Mem_Out[10]" at memory.vhdl(19) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/memory.vhdl Line: 19
Info (10041): Inferred latch for "Mem_Out[11]" at memory.vhdl(19) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/memory.vhdl Line: 19
Info (10041): Inferred latch for "Mem_Out[12]" at memory.vhdl(19) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/memory.vhdl Line: 19
Info (10041): Inferred latch for "Mem_Out[13]" at memory.vhdl(19) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/memory.vhdl Line: 19
Info (10041): Inferred latch for "Mem_Out[14]" at memory.vhdl(19) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/memory.vhdl Line: 19
Info (10041): Inferred latch for "Mem_Out[15]" at memory.vhdl(19) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/memory.vhdl Line: 19
Info (12128): Elaborating entity "Sign_Extension_10" for hierarchy "cpu:add_instance|Sign_Extension_10:SE10" File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 109
Info (12128): Elaborating entity "Sign_Extension_7" for hierarchy "cpu:add_instance|Sign_Extension_7:SE7" File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 110
Info (12128): Elaborating entity "ALU" for hierarchy "cpu:add_instance|ALU:alu1" File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/cpu.vhdl Line: 112
Warning (10620): VHDL warning at alu.vhdl(59): comparison between unequal length operands always returns FALSE File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/alu.vhdl Line: 59
Warning (10620): VHDL warning at alu.vhdl(37): comparison between unequal length operands always returns FALSE File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/alu.vhdl Line: 37
Warning (10631): VHDL Process Statement warning at alu.vhdl(102): inferring latch(es) for signal or variable "ALU_C", which holds its previous value in one or more paths through the process File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/alu.vhdl Line: 102
Warning (10631): VHDL Process Statement warning at alu.vhdl(102): inferring latch(es) for signal or variable "ALU_carry", which holds its previous value in one or more paths through the process File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/alu.vhdl Line: 102
Warning (10631): VHDL Process Statement warning at alu.vhdl(102): inferring latch(es) for signal or variable "ALU_zero", which holds its previous value in one or more paths through the process File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/alu.vhdl Line: 102
Info (10041): Inferred latch for "ALU_zero" at alu.vhdl(102) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/alu.vhdl Line: 102
Info (10041): Inferred latch for "ALU_carry" at alu.vhdl(102) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/alu.vhdl Line: 102
Info (10041): Inferred latch for "ALU_C[0]" at alu.vhdl(102) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/alu.vhdl Line: 102
Info (10041): Inferred latch for "ALU_C[1]" at alu.vhdl(102) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/alu.vhdl Line: 102
Info (10041): Inferred latch for "ALU_C[2]" at alu.vhdl(102) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/alu.vhdl Line: 102
Info (10041): Inferred latch for "ALU_C[3]" at alu.vhdl(102) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/alu.vhdl Line: 102
Info (10041): Inferred latch for "ALU_C[4]" at alu.vhdl(102) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/alu.vhdl Line: 102
Info (10041): Inferred latch for "ALU_C[5]" at alu.vhdl(102) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/alu.vhdl Line: 102
Info (10041): Inferred latch for "ALU_C[6]" at alu.vhdl(102) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/alu.vhdl Line: 102
Info (10041): Inferred latch for "ALU_C[7]" at alu.vhdl(102) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/alu.vhdl Line: 102
Info (10041): Inferred latch for "ALU_C[8]" at alu.vhdl(102) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/alu.vhdl Line: 102
Info (10041): Inferred latch for "ALU_C[9]" at alu.vhdl(102) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/alu.vhdl Line: 102
Info (10041): Inferred latch for "ALU_C[10]" at alu.vhdl(102) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/alu.vhdl Line: 102
Info (10041): Inferred latch for "ALU_C[11]" at alu.vhdl(102) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/alu.vhdl Line: 102
Info (10041): Inferred latch for "ALU_C[12]" at alu.vhdl(102) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/alu.vhdl Line: 102
Info (10041): Inferred latch for "ALU_C[13]" at alu.vhdl(102) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/alu.vhdl Line: 102
Info (10041): Inferred latch for "ALU_C[14]" at alu.vhdl(102) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/alu.vhdl Line: 102
Info (10041): Inferred latch for "ALU_C[15]" at alu.vhdl(102) File: C:/Users/mayan/OneDrive/Mayank new/IIT B/EE224/Project/IITB_RISC/IITB_RISC/alu.vhdl Line: 102
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 169 warnings
    Info: Peak virtual memory: 4785 megabytes
    Info: Processing ended: Wed Nov 30 22:53:30 2022
    Info: Elapsed time: 00:00:15
    Info: Total CPU time (on all processors): 00:00:10


