Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13400002/sigma_delta/sigma_delta.srcs/sources_1/new/sigma_delta.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigma_delta
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13400002/sigma_delta/sigma_delta.srcs/sim_1/new/sigma_delta_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigma_delta_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13400002/sigma_delta/sigma_delta.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
