/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Wed Feb 11 10:13:59 2015
 *                 Full Compile MD5 Checksum  f7f4bd55341805fcfe958ba5e47e65f4
 *                     (minus title and desc)
 *                 MD5 Checksum               95b679a9655597a92593cae55222c397
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     15653
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *
 *
 ***************************************************************************/

#ifndef BCHP_BVNB_INTR2_1_H__
#define BCHP_BVNB_INTR2_1_H__

/***************************************************************************
 *BVNB_INTR2_1 - BVN Back Interrupt Controller 1 (BVN Error INTRs to CPU) Registers
 ***************************************************************************/
#define BCHP_BVNB_INTR2_1_CPU_STATUS             0x00686100 /* [RO] R5f interrupt Status Register */
#define BCHP_BVNB_INTR2_1_CPU_SET                0x00686104 /* [WO] R5f interrupt Set Register */
#define BCHP_BVNB_INTR2_1_CPU_CLEAR              0x00686108 /* [WO] R5f interrupt Clear Register */
#define BCHP_BVNB_INTR2_1_CPU_MASK_STATUS        0x0068610c /* [RO] R5f interrupt Mask Status Register */
#define BCHP_BVNB_INTR2_1_CPU_MASK_SET           0x00686110 /* [WO] R5f interrupt Mask Set Register */
#define BCHP_BVNB_INTR2_1_CPU_MASK_CLEAR         0x00686114 /* [WO] R5f interrupt Mask Clear Register */
#define BCHP_BVNB_INTR2_1_PCI_STATUS             0x00686118 /* [RO] PCI interrupt Status Register */
#define BCHP_BVNB_INTR2_1_PCI_SET                0x0068611c /* [WO] PCI interrupt Set Register */
#define BCHP_BVNB_INTR2_1_PCI_CLEAR              0x00686120 /* [WO] PCI interrupt Clear Register */
#define BCHP_BVNB_INTR2_1_PCI_MASK_STATUS        0x00686124 /* [RO] PCI interrupt Mask Status Register */
#define BCHP_BVNB_INTR2_1_PCI_MASK_SET           0x00686128 /* [WO] PCI interrupt Mask Set Register */
#define BCHP_BVNB_INTR2_1_PCI_MASK_CLEAR         0x0068612c /* [WO] PCI interrupt Mask Clear Register */

/***************************************************************************
 *CPU_STATUS - R5f interrupt Status Register
 ***************************************************************************/
/* BVNB_INTR2_1 :: CPU_STATUS :: reserved0 [31:10] */
#define BCHP_BVNB_INTR2_1_CPU_STATUS_reserved0_MASK                0xfffffc00
#define BCHP_BVNB_INTR2_1_CPU_STATUS_reserved0_SHIFT               10

/* BVNB_INTR2_1 :: CPU_STATUS :: CMP1_INTR [09:09] */
#define BCHP_BVNB_INTR2_1_CPU_STATUS_CMP1_INTR_MASK                0x00000200
#define BCHP_BVNB_INTR2_1_CPU_STATUS_CMP1_INTR_SHIFT               9
#define BCHP_BVNB_INTR2_1_CPU_STATUS_CMP1_INTR_DEFAULT             0x00000000

/* BVNB_INTR2_1 :: CPU_STATUS :: CMP0_INTR [08:08] */
#define BCHP_BVNB_INTR2_1_CPU_STATUS_CMP0_INTR_MASK                0x00000100
#define BCHP_BVNB_INTR2_1_CPU_STATUS_CMP0_INTR_SHIFT               8
#define BCHP_BVNB_INTR2_1_CPU_STATUS_CMP0_INTR_DEFAULT             0x00000000

/* BVNB_INTR2_1 :: CPU_STATUS :: reserved1 [07:00] */
#define BCHP_BVNB_INTR2_1_CPU_STATUS_reserved1_MASK                0x000000ff
#define BCHP_BVNB_INTR2_1_CPU_STATUS_reserved1_SHIFT               0

/***************************************************************************
 *CPU_SET - R5f interrupt Set Register
 ***************************************************************************/
/* BVNB_INTR2_1 :: CPU_SET :: reserved0 [31:10] */
#define BCHP_BVNB_INTR2_1_CPU_SET_reserved0_MASK                   0xfffffc00
#define BCHP_BVNB_INTR2_1_CPU_SET_reserved0_SHIFT                  10

/* BVNB_INTR2_1 :: CPU_SET :: CMP1_INTR [09:09] */
#define BCHP_BVNB_INTR2_1_CPU_SET_CMP1_INTR_MASK                   0x00000200
#define BCHP_BVNB_INTR2_1_CPU_SET_CMP1_INTR_SHIFT                  9
#define BCHP_BVNB_INTR2_1_CPU_SET_CMP1_INTR_DEFAULT                0x00000000

/* BVNB_INTR2_1 :: CPU_SET :: CMP0_INTR [08:08] */
#define BCHP_BVNB_INTR2_1_CPU_SET_CMP0_INTR_MASK                   0x00000100
#define BCHP_BVNB_INTR2_1_CPU_SET_CMP0_INTR_SHIFT                  8
#define BCHP_BVNB_INTR2_1_CPU_SET_CMP0_INTR_DEFAULT                0x00000000

/* BVNB_INTR2_1 :: CPU_SET :: reserved1 [07:00] */
#define BCHP_BVNB_INTR2_1_CPU_SET_reserved1_MASK                   0x000000ff
#define BCHP_BVNB_INTR2_1_CPU_SET_reserved1_SHIFT                  0

/***************************************************************************
 *CPU_CLEAR - R5f interrupt Clear Register
 ***************************************************************************/
/* BVNB_INTR2_1 :: CPU_CLEAR :: reserved0 [31:10] */
#define BCHP_BVNB_INTR2_1_CPU_CLEAR_reserved0_MASK                 0xfffffc00
#define BCHP_BVNB_INTR2_1_CPU_CLEAR_reserved0_SHIFT                10

/* BVNB_INTR2_1 :: CPU_CLEAR :: CMP1_INTR [09:09] */
#define BCHP_BVNB_INTR2_1_CPU_CLEAR_CMP1_INTR_MASK                 0x00000200
#define BCHP_BVNB_INTR2_1_CPU_CLEAR_CMP1_INTR_SHIFT                9
#define BCHP_BVNB_INTR2_1_CPU_CLEAR_CMP1_INTR_DEFAULT              0x00000000

/* BVNB_INTR2_1 :: CPU_CLEAR :: CMP0_INTR [08:08] */
#define BCHP_BVNB_INTR2_1_CPU_CLEAR_CMP0_INTR_MASK                 0x00000100
#define BCHP_BVNB_INTR2_1_CPU_CLEAR_CMP0_INTR_SHIFT                8
#define BCHP_BVNB_INTR2_1_CPU_CLEAR_CMP0_INTR_DEFAULT              0x00000000

/* BVNB_INTR2_1 :: CPU_CLEAR :: reserved1 [07:00] */
#define BCHP_BVNB_INTR2_1_CPU_CLEAR_reserved1_MASK                 0x000000ff
#define BCHP_BVNB_INTR2_1_CPU_CLEAR_reserved1_SHIFT                0

/***************************************************************************
 *CPU_MASK_STATUS - R5f interrupt Mask Status Register
 ***************************************************************************/
/* BVNB_INTR2_1 :: CPU_MASK_STATUS :: reserved0 [31:10] */
#define BCHP_BVNB_INTR2_1_CPU_MASK_STATUS_reserved0_MASK           0xfffffc00
#define BCHP_BVNB_INTR2_1_CPU_MASK_STATUS_reserved0_SHIFT          10

/* BVNB_INTR2_1 :: CPU_MASK_STATUS :: CMP1_INTR [09:09] */
#define BCHP_BVNB_INTR2_1_CPU_MASK_STATUS_CMP1_INTR_MASK           0x00000200
#define BCHP_BVNB_INTR2_1_CPU_MASK_STATUS_CMP1_INTR_SHIFT          9
#define BCHP_BVNB_INTR2_1_CPU_MASK_STATUS_CMP1_INTR_DEFAULT        0x00000001

/* BVNB_INTR2_1 :: CPU_MASK_STATUS :: CMP0_INTR [08:08] */
#define BCHP_BVNB_INTR2_1_CPU_MASK_STATUS_CMP0_INTR_MASK           0x00000100
#define BCHP_BVNB_INTR2_1_CPU_MASK_STATUS_CMP0_INTR_SHIFT          8
#define BCHP_BVNB_INTR2_1_CPU_MASK_STATUS_CMP0_INTR_DEFAULT        0x00000001

/* BVNB_INTR2_1 :: CPU_MASK_STATUS :: reserved1 [07:00] */
#define BCHP_BVNB_INTR2_1_CPU_MASK_STATUS_reserved1_MASK           0x000000ff
#define BCHP_BVNB_INTR2_1_CPU_MASK_STATUS_reserved1_SHIFT          0

/***************************************************************************
 *CPU_MASK_SET - R5f interrupt Mask Set Register
 ***************************************************************************/
/* BVNB_INTR2_1 :: CPU_MASK_SET :: reserved0 [31:10] */
#define BCHP_BVNB_INTR2_1_CPU_MASK_SET_reserved0_MASK              0xfffffc00
#define BCHP_BVNB_INTR2_1_CPU_MASK_SET_reserved0_SHIFT             10

/* BVNB_INTR2_1 :: CPU_MASK_SET :: CMP1_INTR [09:09] */
#define BCHP_BVNB_INTR2_1_CPU_MASK_SET_CMP1_INTR_MASK              0x00000200
#define BCHP_BVNB_INTR2_1_CPU_MASK_SET_CMP1_INTR_SHIFT             9
#define BCHP_BVNB_INTR2_1_CPU_MASK_SET_CMP1_INTR_DEFAULT           0x00000001

/* BVNB_INTR2_1 :: CPU_MASK_SET :: CMP0_INTR [08:08] */
#define BCHP_BVNB_INTR2_1_CPU_MASK_SET_CMP0_INTR_MASK              0x00000100
#define BCHP_BVNB_INTR2_1_CPU_MASK_SET_CMP0_INTR_SHIFT             8
#define BCHP_BVNB_INTR2_1_CPU_MASK_SET_CMP0_INTR_DEFAULT           0x00000001

/* BVNB_INTR2_1 :: CPU_MASK_SET :: reserved1 [07:00] */
#define BCHP_BVNB_INTR2_1_CPU_MASK_SET_reserved1_MASK              0x000000ff
#define BCHP_BVNB_INTR2_1_CPU_MASK_SET_reserved1_SHIFT             0

/***************************************************************************
 *CPU_MASK_CLEAR - R5f interrupt Mask Clear Register
 ***************************************************************************/
/* BVNB_INTR2_1 :: CPU_MASK_CLEAR :: reserved0 [31:10] */
#define BCHP_BVNB_INTR2_1_CPU_MASK_CLEAR_reserved0_MASK            0xfffffc00
#define BCHP_BVNB_INTR2_1_CPU_MASK_CLEAR_reserved0_SHIFT           10

/* BVNB_INTR2_1 :: CPU_MASK_CLEAR :: CMP1_INTR [09:09] */
#define BCHP_BVNB_INTR2_1_CPU_MASK_CLEAR_CMP1_INTR_MASK            0x00000200
#define BCHP_BVNB_INTR2_1_CPU_MASK_CLEAR_CMP1_INTR_SHIFT           9
#define BCHP_BVNB_INTR2_1_CPU_MASK_CLEAR_CMP1_INTR_DEFAULT         0x00000001

/* BVNB_INTR2_1 :: CPU_MASK_CLEAR :: CMP0_INTR [08:08] */
#define BCHP_BVNB_INTR2_1_CPU_MASK_CLEAR_CMP0_INTR_MASK            0x00000100
#define BCHP_BVNB_INTR2_1_CPU_MASK_CLEAR_CMP0_INTR_SHIFT           8
#define BCHP_BVNB_INTR2_1_CPU_MASK_CLEAR_CMP0_INTR_DEFAULT         0x00000001

/* BVNB_INTR2_1 :: CPU_MASK_CLEAR :: reserved1 [07:00] */
#define BCHP_BVNB_INTR2_1_CPU_MASK_CLEAR_reserved1_MASK            0x000000ff
#define BCHP_BVNB_INTR2_1_CPU_MASK_CLEAR_reserved1_SHIFT           0

/***************************************************************************
 *PCI_STATUS - PCI interrupt Status Register
 ***************************************************************************/
/* BVNB_INTR2_1 :: PCI_STATUS :: reserved0 [31:10] */
#define BCHP_BVNB_INTR2_1_PCI_STATUS_reserved0_MASK                0xfffffc00
#define BCHP_BVNB_INTR2_1_PCI_STATUS_reserved0_SHIFT               10

/* BVNB_INTR2_1 :: PCI_STATUS :: CMP1_INTR [09:09] */
#define BCHP_BVNB_INTR2_1_PCI_STATUS_CMP1_INTR_MASK                0x00000200
#define BCHP_BVNB_INTR2_1_PCI_STATUS_CMP1_INTR_SHIFT               9
#define BCHP_BVNB_INTR2_1_PCI_STATUS_CMP1_INTR_DEFAULT             0x00000000

/* BVNB_INTR2_1 :: PCI_STATUS :: CMP0_INTR [08:08] */
#define BCHP_BVNB_INTR2_1_PCI_STATUS_CMP0_INTR_MASK                0x00000100
#define BCHP_BVNB_INTR2_1_PCI_STATUS_CMP0_INTR_SHIFT               8
#define BCHP_BVNB_INTR2_1_PCI_STATUS_CMP0_INTR_DEFAULT             0x00000000

/* BVNB_INTR2_1 :: PCI_STATUS :: reserved1 [07:00] */
#define BCHP_BVNB_INTR2_1_PCI_STATUS_reserved1_MASK                0x000000ff
#define BCHP_BVNB_INTR2_1_PCI_STATUS_reserved1_SHIFT               0

/***************************************************************************
 *PCI_SET - PCI interrupt Set Register
 ***************************************************************************/
/* BVNB_INTR2_1 :: PCI_SET :: reserved0 [31:10] */
#define BCHP_BVNB_INTR2_1_PCI_SET_reserved0_MASK                   0xfffffc00
#define BCHP_BVNB_INTR2_1_PCI_SET_reserved0_SHIFT                  10

/* BVNB_INTR2_1 :: PCI_SET :: CMP1_INTR [09:09] */
#define BCHP_BVNB_INTR2_1_PCI_SET_CMP1_INTR_MASK                   0x00000200
#define BCHP_BVNB_INTR2_1_PCI_SET_CMP1_INTR_SHIFT                  9
#define BCHP_BVNB_INTR2_1_PCI_SET_CMP1_INTR_DEFAULT                0x00000000

/* BVNB_INTR2_1 :: PCI_SET :: CMP0_INTR [08:08] */
#define BCHP_BVNB_INTR2_1_PCI_SET_CMP0_INTR_MASK                   0x00000100
#define BCHP_BVNB_INTR2_1_PCI_SET_CMP0_INTR_SHIFT                  8
#define BCHP_BVNB_INTR2_1_PCI_SET_CMP0_INTR_DEFAULT                0x00000000

/* BVNB_INTR2_1 :: PCI_SET :: reserved1 [07:00] */
#define BCHP_BVNB_INTR2_1_PCI_SET_reserved1_MASK                   0x000000ff
#define BCHP_BVNB_INTR2_1_PCI_SET_reserved1_SHIFT                  0

/***************************************************************************
 *PCI_CLEAR - PCI interrupt Clear Register
 ***************************************************************************/
/* BVNB_INTR2_1 :: PCI_CLEAR :: reserved0 [31:10] */
#define BCHP_BVNB_INTR2_1_PCI_CLEAR_reserved0_MASK                 0xfffffc00
#define BCHP_BVNB_INTR2_1_PCI_CLEAR_reserved0_SHIFT                10

/* BVNB_INTR2_1 :: PCI_CLEAR :: CMP1_INTR [09:09] */
#define BCHP_BVNB_INTR2_1_PCI_CLEAR_CMP1_INTR_MASK                 0x00000200
#define BCHP_BVNB_INTR2_1_PCI_CLEAR_CMP1_INTR_SHIFT                9
#define BCHP_BVNB_INTR2_1_PCI_CLEAR_CMP1_INTR_DEFAULT              0x00000000

/* BVNB_INTR2_1 :: PCI_CLEAR :: CMP0_INTR [08:08] */
#define BCHP_BVNB_INTR2_1_PCI_CLEAR_CMP0_INTR_MASK                 0x00000100
#define BCHP_BVNB_INTR2_1_PCI_CLEAR_CMP0_INTR_SHIFT                8
#define BCHP_BVNB_INTR2_1_PCI_CLEAR_CMP0_INTR_DEFAULT              0x00000000

/* BVNB_INTR2_1 :: PCI_CLEAR :: reserved1 [07:00] */
#define BCHP_BVNB_INTR2_1_PCI_CLEAR_reserved1_MASK                 0x000000ff
#define BCHP_BVNB_INTR2_1_PCI_CLEAR_reserved1_SHIFT                0

/***************************************************************************
 *PCI_MASK_STATUS - PCI interrupt Mask Status Register
 ***************************************************************************/
/* BVNB_INTR2_1 :: PCI_MASK_STATUS :: reserved0 [31:10] */
#define BCHP_BVNB_INTR2_1_PCI_MASK_STATUS_reserved0_MASK           0xfffffc00
#define BCHP_BVNB_INTR2_1_PCI_MASK_STATUS_reserved0_SHIFT          10

/* BVNB_INTR2_1 :: PCI_MASK_STATUS :: CMP1_INTR [09:09] */
#define BCHP_BVNB_INTR2_1_PCI_MASK_STATUS_CMP1_INTR_MASK           0x00000200
#define BCHP_BVNB_INTR2_1_PCI_MASK_STATUS_CMP1_INTR_SHIFT          9
#define BCHP_BVNB_INTR2_1_PCI_MASK_STATUS_CMP1_INTR_DEFAULT        0x00000001

/* BVNB_INTR2_1 :: PCI_MASK_STATUS :: CMP0_INTR [08:08] */
#define BCHP_BVNB_INTR2_1_PCI_MASK_STATUS_CMP0_INTR_MASK           0x00000100
#define BCHP_BVNB_INTR2_1_PCI_MASK_STATUS_CMP0_INTR_SHIFT          8
#define BCHP_BVNB_INTR2_1_PCI_MASK_STATUS_CMP0_INTR_DEFAULT        0x00000001

/* BVNB_INTR2_1 :: PCI_MASK_STATUS :: reserved1 [07:00] */
#define BCHP_BVNB_INTR2_1_PCI_MASK_STATUS_reserved1_MASK           0x000000ff
#define BCHP_BVNB_INTR2_1_PCI_MASK_STATUS_reserved1_SHIFT          0

/***************************************************************************
 *PCI_MASK_SET - PCI interrupt Mask Set Register
 ***************************************************************************/
/* BVNB_INTR2_1 :: PCI_MASK_SET :: reserved0 [31:10] */
#define BCHP_BVNB_INTR2_1_PCI_MASK_SET_reserved0_MASK              0xfffffc00
#define BCHP_BVNB_INTR2_1_PCI_MASK_SET_reserved0_SHIFT             10

/* BVNB_INTR2_1 :: PCI_MASK_SET :: CMP1_INTR [09:09] */
#define BCHP_BVNB_INTR2_1_PCI_MASK_SET_CMP1_INTR_MASK              0x00000200
#define BCHP_BVNB_INTR2_1_PCI_MASK_SET_CMP1_INTR_SHIFT             9
#define BCHP_BVNB_INTR2_1_PCI_MASK_SET_CMP1_INTR_DEFAULT           0x00000001

/* BVNB_INTR2_1 :: PCI_MASK_SET :: CMP0_INTR [08:08] */
#define BCHP_BVNB_INTR2_1_PCI_MASK_SET_CMP0_INTR_MASK              0x00000100
#define BCHP_BVNB_INTR2_1_PCI_MASK_SET_CMP0_INTR_SHIFT             8
#define BCHP_BVNB_INTR2_1_PCI_MASK_SET_CMP0_INTR_DEFAULT           0x00000001

/* BVNB_INTR2_1 :: PCI_MASK_SET :: reserved1 [07:00] */
#define BCHP_BVNB_INTR2_1_PCI_MASK_SET_reserved1_MASK              0x000000ff
#define BCHP_BVNB_INTR2_1_PCI_MASK_SET_reserved1_SHIFT             0

/***************************************************************************
 *PCI_MASK_CLEAR - PCI interrupt Mask Clear Register
 ***************************************************************************/
/* BVNB_INTR2_1 :: PCI_MASK_CLEAR :: reserved0 [31:10] */
#define BCHP_BVNB_INTR2_1_PCI_MASK_CLEAR_reserved0_MASK            0xfffffc00
#define BCHP_BVNB_INTR2_1_PCI_MASK_CLEAR_reserved0_SHIFT           10

/* BVNB_INTR2_1 :: PCI_MASK_CLEAR :: CMP1_INTR [09:09] */
#define BCHP_BVNB_INTR2_1_PCI_MASK_CLEAR_CMP1_INTR_MASK            0x00000200
#define BCHP_BVNB_INTR2_1_PCI_MASK_CLEAR_CMP1_INTR_SHIFT           9
#define BCHP_BVNB_INTR2_1_PCI_MASK_CLEAR_CMP1_INTR_DEFAULT         0x00000001

/* BVNB_INTR2_1 :: PCI_MASK_CLEAR :: CMP0_INTR [08:08] */
#define BCHP_BVNB_INTR2_1_PCI_MASK_CLEAR_CMP0_INTR_MASK            0x00000100
#define BCHP_BVNB_INTR2_1_PCI_MASK_CLEAR_CMP0_INTR_SHIFT           8
#define BCHP_BVNB_INTR2_1_PCI_MASK_CLEAR_CMP0_INTR_DEFAULT         0x00000001

/* BVNB_INTR2_1 :: PCI_MASK_CLEAR :: reserved1 [07:00] */
#define BCHP_BVNB_INTR2_1_PCI_MASK_CLEAR_reserved1_MASK            0x000000ff
#define BCHP_BVNB_INTR2_1_PCI_MASK_CLEAR_reserved1_SHIFT           0

#endif /* #ifndef BCHP_BVNB_INTR2_1_H__ */

/* End of File */
