
CAN_Node_A.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003630  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000100  0800373c  0800373c  0000473c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800383c  0800383c  00005074  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  0800383c  0800383c  00005074  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  0800383c  0800383c  00005074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800383c  0800383c  0000483c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003840  08003840  00004840  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000074  20000000  08003844  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001fc  20000074  080038b8  00005074  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000270  080038b8  00005270  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00005074  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000acc8  00000000  00000000  0000509d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002069  00000000  00000000  0000fd65  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c20  00000000  00000000  00011dd0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000948  00000000  00000000  000129f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018c92  00000000  00000000  00013338  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000d4d1  00000000  00000000  0002bfca  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008c889  00000000  00000000  0003949b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c5d24  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003ae8  00000000  00000000  000c5d68  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000055  00000000  00000000  000c9850  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000074 	.word	0x20000074
 8000128:	00000000 	.word	0x00000000
 800012c:	08003724 	.word	0x08003724

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000078 	.word	0x20000078
 8000148:	08003724 	.word	0x08003724

0800014c <HAL_CAN_MspInit>:
  /* USER CODE END CAN_Init 2 */

}

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	b08a      	sub	sp, #40	@ 0x28
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000154:	f107 0314 	add.w	r3, r7, #20
 8000158:	2200      	movs	r2, #0
 800015a:	601a      	str	r2, [r3, #0]
 800015c:	605a      	str	r2, [r3, #4]
 800015e:	609a      	str	r2, [r3, #8]
 8000160:	60da      	str	r2, [r3, #12]
  if(canHandle->Instance==CAN1)
 8000162:	687b      	ldr	r3, [r7, #4]
 8000164:	681b      	ldr	r3, [r3, #0]
 8000166:	4a25      	ldr	r2, [pc, #148]	@ (80001fc <HAL_CAN_MspInit+0xb0>)
 8000168:	4293      	cmp	r3, r2
 800016a:	d143      	bne.n	80001f4 <HAL_CAN_MspInit+0xa8>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 800016c:	4b24      	ldr	r3, [pc, #144]	@ (8000200 <HAL_CAN_MspInit+0xb4>)
 800016e:	69db      	ldr	r3, [r3, #28]
 8000170:	4a23      	ldr	r2, [pc, #140]	@ (8000200 <HAL_CAN_MspInit+0xb4>)
 8000172:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000176:	61d3      	str	r3, [r2, #28]
 8000178:	4b21      	ldr	r3, [pc, #132]	@ (8000200 <HAL_CAN_MspInit+0xb4>)
 800017a:	69db      	ldr	r3, [r3, #28]
 800017c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000180:	613b      	str	r3, [r7, #16]
 8000182:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000184:	4b1e      	ldr	r3, [pc, #120]	@ (8000200 <HAL_CAN_MspInit+0xb4>)
 8000186:	699b      	ldr	r3, [r3, #24]
 8000188:	4a1d      	ldr	r2, [pc, #116]	@ (8000200 <HAL_CAN_MspInit+0xb4>)
 800018a:	f043 0308 	orr.w	r3, r3, #8
 800018e:	6193      	str	r3, [r2, #24]
 8000190:	4b1b      	ldr	r3, [pc, #108]	@ (8000200 <HAL_CAN_MspInit+0xb4>)
 8000192:	699b      	ldr	r3, [r3, #24]
 8000194:	f003 0308 	and.w	r3, r3, #8
 8000198:	60fb      	str	r3, [r7, #12]
 800019a:	68fb      	ldr	r3, [r7, #12]
    /**CAN GPIO Configuration
    PB8     ------> CAN_RX
    PB9     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 800019c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80001a0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80001a2:	2300      	movs	r3, #0
 80001a4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80001a6:	2300      	movs	r3, #0
 80001a8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80001aa:	f107 0314 	add.w	r3, r7, #20
 80001ae:	4619      	mov	r1, r3
 80001b0:	4814      	ldr	r0, [pc, #80]	@ (8000204 <HAL_CAN_MspInit+0xb8>)
 80001b2:	f001 f94b 	bl	800144c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80001b6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80001ba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80001bc:	2302      	movs	r3, #2
 80001be:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80001c0:	2303      	movs	r3, #3
 80001c2:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80001c4:	f107 0314 	add.w	r3, r7, #20
 80001c8:	4619      	mov	r1, r3
 80001ca:	480e      	ldr	r0, [pc, #56]	@ (8000204 <HAL_CAN_MspInit+0xb8>)
 80001cc:	f001 f93e 	bl	800144c <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_CAN1_2();
 80001d0:	4b0d      	ldr	r3, [pc, #52]	@ (8000208 <HAL_CAN_MspInit+0xbc>)
 80001d2:	685b      	ldr	r3, [r3, #4]
 80001d4:	627b      	str	r3, [r7, #36]	@ 0x24
 80001d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80001d8:	f423 43c0 	bic.w	r3, r3, #24576	@ 0x6000
 80001dc:	627b      	str	r3, [r7, #36]	@ 0x24
 80001de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80001e0:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 80001e4:	627b      	str	r3, [r7, #36]	@ 0x24
 80001e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80001e8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80001ec:	627b      	str	r3, [r7, #36]	@ 0x24
 80001ee:	4a06      	ldr	r2, [pc, #24]	@ (8000208 <HAL_CAN_MspInit+0xbc>)
 80001f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80001f2:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 80001f4:	bf00      	nop
 80001f6:	3728      	adds	r7, #40	@ 0x28
 80001f8:	46bd      	mov	sp, r7
 80001fa:	bd80      	pop	{r7, pc}
 80001fc:	40006400 	.word	0x40006400
 8000200:	40021000 	.word	0x40021000
 8000204:	40010c00 	.word	0x40010c00
 8000208:	40010000 	.word	0x40010000

0800020c <CAN_Config_Filter>:
 *
 * Для 11-bit STD IDs в регістри ставимо (ID << 5), (MASK << 5) згідно RM/HAL.
 * Ми використовуємо режим маски (IDMASK) та 32-bit scale.
 */
void CAN_Config_Filter(void)
{
 800020c:	b580      	push	{r7, lr}
 800020e:	b08c      	sub	sp, #48	@ 0x30
 8000210:	af00      	add	r7, sp, #0
    HAL_StatusTypeDef st;
    CAN_FilterTypeDef sFilterConfig;

    // --- Filter 0: Commands group -> FIFO0 ---
    sFilterConfig.FilterBank = 0;
 8000212:	2300      	movs	r3, #0
 8000214:	61bb      	str	r3, [r7, #24]
    sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 8000216:	2300      	movs	r3, #0
 8000218:	61fb      	str	r3, [r7, #28]
    sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 800021a:	2301      	movs	r3, #1
 800021c:	623b      	str	r3, [r7, #32]

    // IDs і маски (11-bit) потрібно зсунути <<5 при записі в регістри
    sFilterConfig.FilterIdHigh = (uint16_t)((CAN_ID_CMD << 5) & 0xFFFF);
 800021e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8000222:	607b      	str	r3, [r7, #4]
    sFilterConfig.FilterIdLow  = 0x0000;
 8000224:	2300      	movs	r3, #0
 8000226:	60bb      	str	r3, [r7, #8]
    sFilterConfig.FilterMaskIdHigh = (uint16_t)((0x7F0 << 5) & 0xFFFF); // маска для 0x040..0x04F
 8000228:	f44f 437e 	mov.w	r3, #65024	@ 0xfe00
 800022c:	60fb      	str	r3, [r7, #12]
    sFilterConfig.FilterMaskIdLow  = 0x0000;
 800022e:	2300      	movs	r3, #0
 8000230:	613b      	str	r3, [r7, #16]

    sFilterConfig.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 8000232:	2300      	movs	r3, #0
 8000234:	617b      	str	r3, [r7, #20]
    sFilterConfig.FilterActivation = ENABLE;
 8000236:	2301      	movs	r3, #1
 8000238:	627b      	str	r3, [r7, #36]	@ 0x24
#ifdef CAN_HAS_SLAVE_START_BANK
    sFilterConfig.SlaveStartFilterBank = 14;
#endif

    st = HAL_CAN_ConfigFilter(&hcan, &sFilterConfig);
 800023a:	1d3b      	adds	r3, r7, #4
 800023c:	4619      	mov	r1, r3
 800023e:	4819      	ldr	r0, [pc, #100]	@ (80002a4 <CAN_Config_Filter+0x98>)
 8000240:	f000 fdf5 	bl	8000e2e <HAL_CAN_ConfigFilter>
 8000244:	4603      	mov	r3, r0
 8000246:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (st != HAL_OK) {
 800024a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800024e:	2b00      	cmp	r3, #0
 8000250:	d001      	beq.n	8000256 <CAN_Config_Filter+0x4a>
        Error_Handler();
 8000252:	f000 fae1 	bl	8000818 <Error_Handler>
    }

    // --- Filter 1: Heartbeats group -> FIFO1 ---
    sFilterConfig.FilterBank = 1;
 8000256:	2301      	movs	r3, #1
 8000258:	61bb      	str	r3, [r7, #24]
    sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 800025a:	2300      	movs	r3, #0
 800025c:	61fb      	str	r3, [r7, #28]
    sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 800025e:	2301      	movs	r3, #1
 8000260:	623b      	str	r3, [r7, #32]
    sFilterConfig.FilterIdHigh = (uint16_t)(((0x080) << 5) & 0xFFFF);
 8000262:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000266:	607b      	str	r3, [r7, #4]
    sFilterConfig.FilterIdLow = 0x0000;
 8000268:	2300      	movs	r3, #0
 800026a:	60bb      	str	r3, [r7, #8]
    sFilterConfig.FilterMaskIdHigh = (uint16_t)(((0x7F0) << 5) & 0xFFFF);
 800026c:	f44f 437e 	mov.w	r3, #65024	@ 0xfe00
 8000270:	60fb      	str	r3, [r7, #12]
    sFilterConfig.FilterMaskIdLow = 0x0000;
 8000272:	2300      	movs	r3, #0
 8000274:	613b      	str	r3, [r7, #16]
    sFilterConfig.FilterFIFOAssignment = CAN_FILTER_FIFO1;
 8000276:	2301      	movs	r3, #1
 8000278:	617b      	str	r3, [r7, #20]
    sFilterConfig.FilterActivation = ENABLE;
 800027a:	2301      	movs	r3, #1
 800027c:	627b      	str	r3, [r7, #36]	@ 0x24

    st = HAL_CAN_ConfigFilter(&hcan, &sFilterConfig);
 800027e:	1d3b      	adds	r3, r7, #4
 8000280:	4619      	mov	r1, r3
 8000282:	4808      	ldr	r0, [pc, #32]	@ (80002a4 <CAN_Config_Filter+0x98>)
 8000284:	f000 fdd3 	bl	8000e2e <HAL_CAN_ConfigFilter>
 8000288:	4603      	mov	r3, r0
 800028a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (st != HAL_OK) {
 800028e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000292:	2b00      	cmp	r3, #0
 8000294:	d001      	beq.n	800029a <CAN_Config_Filter+0x8e>
        Error_Handler();
 8000296:	f000 fabf 	bl	8000818 <Error_Handler>
    }

}
 800029a:	bf00      	nop
 800029c:	3730      	adds	r7, #48	@ 0x30
 800029e:	46bd      	mov	sp, r7
 80002a0:	bd80      	pop	{r7, pc}
 80002a2:	bf00      	nop
 80002a4:	20000090 	.word	0x20000090

080002a8 <main>:

/**
  * @brief  The application entry point.
  */
int main(void)
{
 80002a8:	b580      	push	{r7, lr}
 80002aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/
  HAL_Init();
 80002ac:	f000 fc3e 	bl	8000b2c <HAL_Init>
  SystemClock_Config();
 80002b0:	f000 f990 	bl	80005d4 <SystemClock_Config>

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80002b4:	f000 fa58 	bl	8000768 <MX_GPIO_Init>
  MX_CAN_Init();
 80002b8:	f000 f9d2 	bl	8000660 <MX_CAN_Init>
  MX_TIM2_Init();
 80002bc:	f000 fa06 	bl	80006cc <MX_TIM2_Init>
  #endif

  /* USER CODE BEGIN 2 */

  // CAN Filter Configuration
  CAN_Config_Filter();
 80002c0:	f7ff ffa4 	bl	800020c <CAN_Config_Filter>

  // Start CAN
  if (HAL_CAN_Start(&hcan) != HAL_OK) {
 80002c4:	4832      	ldr	r0, [pc, #200]	@ (8000390 <main+0xe8>)
 80002c6:	f000 fe7b 	bl	8000fc0 <HAL_CAN_Start>
 80002ca:	4603      	mov	r3, r0
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	d001      	beq.n	80002d4 <main+0x2c>
      Error_Handler();
 80002d0:	f000 faa2 	bl	8000818 <Error_Handler>
  }

  /* Активуємо повідомлення для FIFO0 (CMD/ACK) і FIFO1 (HB/діагностика) */
  if (HAL_CAN_ActivateNotification(&hcan,
 80002d4:	2112      	movs	r1, #18
 80002d6:	482e      	ldr	r0, [pc, #184]	@ (8000390 <main+0xe8>)
 80002d8:	f000 ff85 	bl	80011e6 <HAL_CAN_ActivateNotification>
 80002dc:	4603      	mov	r3, r0
 80002de:	2b00      	cmp	r3, #0
 80002e0:	d001      	beq.n	80002e6 <main+0x3e>
          CAN_IT_RX_FIFO0_MSG_PENDING | CAN_IT_RX_FIFO1_MSG_PENDING) != HAL_OK) {
      Error_Handler();
 80002e2:	f000 fa99 	bl	8000818 <Error_Handler>
  }


  // Start Timer for periodic tasks
  HAL_TIM_Base_Start_IT(&htim2);
 80002e6:	482b      	ldr	r0, [pc, #172]	@ (8000394 <main+0xec>)
 80002e8:	f001 fe94 	bl	8002014 <HAL_TIM_Base_Start_IT>

  // Initialize Heartbeat data
  hb_data.node_id = NODE_ID;
 80002ec:	4b2a      	ldr	r3, [pc, #168]	@ (8000398 <main+0xf0>)
 80002ee:	2201      	movs	r2, #1
 80002f0:	701a      	strb	r2, [r3, #0]
  hb_data.status = 0; // OK
 80002f2:	4b29      	ldr	r3, [pc, #164]	@ (8000398 <main+0xf0>)
 80002f4:	2200      	movs	r2, #0
 80002f6:	705a      	strb	r2, [r3, #1]
  hb_data.uptime_s = 0;
 80002f8:	4b27      	ldr	r3, [pc, #156]	@ (8000398 <main+0xf0>)
 80002fa:	2200      	movs	r2, #0
 80002fc:	805a      	strh	r2, [r3, #2]

  // LED startup blink
  LED_Blink_Fast(3);
 80002fe:	2003      	movs	r0, #3
 8000300:	f000 f940 	bl	8000584 <LED_Blink_Fast>

    /* USER CODE BEGIN 3 */

    // Обробка періодичних завдань по флагам з таймера

    if (flag_100ms) {
 8000304:	4b25      	ldr	r3, [pc, #148]	@ (800039c <main+0xf4>)
 8000306:	781b      	ldrb	r3, [r3, #0]
 8000308:	b2db      	uxtb	r3, r3
 800030a:	2b00      	cmp	r3, #0
 800030c:	d02e      	beq.n	800036c <main+0xc4>
        flag_100ms = 0;
 800030e:	4b23      	ldr	r3, [pc, #140]	@ (800039c <main+0xf4>)
 8000310:	2200      	movs	r2, #0
 8000312:	701a      	strb	r2, [r3, #0]

        // Відправка швидкої телеметрії (GPS) @ 10 Hz
        CAN_Send_TLM_Fast();
 8000314:	f000 f84a 	bl	80003ac <CAN_Send_TLM_Fast>

        // Симуляція зміни GPS даних (у реальності - читання з модуля)
        gps_data.latitude += (rand() % 10 - 5);   // ±5
 8000318:	f002 fa1e 	bl	8002758 <rand>
 800031c:	4601      	mov	r1, r0
 800031e:	4b20      	ldr	r3, [pc, #128]	@ (80003a0 <main+0xf8>)
 8000320:	fb83 2301 	smull	r2, r3, r3, r1
 8000324:	109a      	asrs	r2, r3, #2
 8000326:	17cb      	asrs	r3, r1, #31
 8000328:	1ad2      	subs	r2, r2, r3
 800032a:	4613      	mov	r3, r2
 800032c:	009b      	lsls	r3, r3, #2
 800032e:	4413      	add	r3, r2
 8000330:	005b      	lsls	r3, r3, #1
 8000332:	1aca      	subs	r2, r1, r3
 8000334:	3a05      	subs	r2, #5
 8000336:	4b1b      	ldr	r3, [pc, #108]	@ (80003a4 <main+0xfc>)
 8000338:	681b      	ldr	r3, [r3, #0]
 800033a:	4413      	add	r3, r2
 800033c:	4a19      	ldr	r2, [pc, #100]	@ (80003a4 <main+0xfc>)
 800033e:	6013      	str	r3, [r2, #0]
        gps_data.longitude += (rand() % 10 - 5);
 8000340:	f002 fa0a 	bl	8002758 <rand>
 8000344:	4601      	mov	r1, r0
 8000346:	4b16      	ldr	r3, [pc, #88]	@ (80003a0 <main+0xf8>)
 8000348:	fb83 2301 	smull	r2, r3, r3, r1
 800034c:	109a      	asrs	r2, r3, #2
 800034e:	17cb      	asrs	r3, r1, #31
 8000350:	1ad2      	subs	r2, r2, r3
 8000352:	4613      	mov	r3, r2
 8000354:	009b      	lsls	r3, r3, #2
 8000356:	4413      	add	r3, r2
 8000358:	005b      	lsls	r3, r3, #1
 800035a:	1aca      	subs	r2, r1, r3
 800035c:	3a05      	subs	r2, #5
 800035e:	4b11      	ldr	r3, [pc, #68]	@ (80003a4 <main+0xfc>)
 8000360:	685b      	ldr	r3, [r3, #4]
 8000362:	4413      	add	r3, r2
 8000364:	4a0f      	ldr	r2, [pc, #60]	@ (80003a4 <main+0xfc>)
 8000366:	6053      	str	r3, [r2, #4]

        LED_Toggle(); // Індикація активності
 8000368:	f000 f900 	bl	800056c <LED_Toggle>
    }

    if (flag_1s) {
 800036c:	4b0e      	ldr	r3, [pc, #56]	@ (80003a8 <main+0x100>)
 800036e:	781b      	ldrb	r3, [r3, #0]
 8000370:	b2db      	uxtb	r3, r3
 8000372:	2b00      	cmp	r3, #0
 8000374:	d0c6      	beq.n	8000304 <main+0x5c>
        flag_1s = 0;
 8000376:	4b0c      	ldr	r3, [pc, #48]	@ (80003a8 <main+0x100>)
 8000378:	2200      	movs	r2, #0
 800037a:	701a      	strb	r2, [r3, #0]

        // Відправка Heartbeat @ 1 Hz
        CAN_Send_Heartbeat();
 800037c:	f000 f86c 	bl	8000458 <CAN_Send_Heartbeat>

        hb_data.uptime_s++;
 8000380:	4b05      	ldr	r3, [pc, #20]	@ (8000398 <main+0xf0>)
 8000382:	885b      	ldrh	r3, [r3, #2]
 8000384:	3301      	adds	r3, #1
 8000386:	b29a      	uxth	r2, r3
 8000388:	4b03      	ldr	r3, [pc, #12]	@ (8000398 <main+0xf0>)
 800038a:	805a      	strh	r2, [r3, #2]
    if (flag_100ms) {
 800038c:	e7ba      	b.n	8000304 <main+0x5c>
 800038e:	bf00      	nop
 8000390:	20000090 	.word	0x20000090
 8000394:	200000d8 	.word	0x200000d8
 8000398:	200000c0 	.word	0x200000c0
 800039c:	200000bc 	.word	0x200000bc
 80003a0:	66666667 	.word	0x66666667
 80003a4:	20000000 	.word	0x20000000
 80003a8:	200000bd 	.word	0x200000bd

080003ac <CAN_Send_TLM_Fast>:
//        Error_Handler();
//    }
//}

void CAN_Send_TLM_Fast(void)
{
 80003ac:	b580      	push	{r7, lr}
 80003ae:	b08a      	sub	sp, #40	@ 0x28
 80003b0:	af00      	add	r7, sp, #0
    CAN_TxHeaderTypeDef txHeader;
    uint8_t txData[8];
    uint32_t txMailbox;

    txHeader.StdId = CAN_ID_TLM_FAST;
 80003b2:	f44f 7390 	mov.w	r3, #288	@ 0x120
 80003b6:	613b      	str	r3, [r7, #16]
    txHeader.ExtId = 0;
 80003b8:	2300      	movs	r3, #0
 80003ba:	617b      	str	r3, [r7, #20]
    txHeader.RTR = CAN_RTR_DATA;
 80003bc:	2300      	movs	r3, #0
 80003be:	61fb      	str	r3, [r7, #28]
    txHeader.IDE = CAN_ID_STD;
 80003c0:	2300      	movs	r3, #0
 80003c2:	61bb      	str	r3, [r7, #24]
    txHeader.DLC = 8;
 80003c4:	2308      	movs	r3, #8
 80003c6:	623b      	str	r3, [r7, #32]
    txHeader.TransmitGlobalTime = DISABLE;
 80003c8:	2300      	movs	r3, #0
 80003ca:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24

    // Пакування даних: lat(3B) | lon(3B) | sats(1B) | fix(1B)
    txData[0] = (gps_data.latitude >> 16) & 0xFF;
 80003ce:	4b1e      	ldr	r3, [pc, #120]	@ (8000448 <CAN_Send_TLM_Fast+0x9c>)
 80003d0:	681b      	ldr	r3, [r3, #0]
 80003d2:	141b      	asrs	r3, r3, #16
 80003d4:	b2db      	uxtb	r3, r3
 80003d6:	723b      	strb	r3, [r7, #8]
    txData[1] = (gps_data.latitude >> 8) & 0xFF;
 80003d8:	4b1b      	ldr	r3, [pc, #108]	@ (8000448 <CAN_Send_TLM_Fast+0x9c>)
 80003da:	681b      	ldr	r3, [r3, #0]
 80003dc:	121b      	asrs	r3, r3, #8
 80003de:	b2db      	uxtb	r3, r3
 80003e0:	727b      	strb	r3, [r7, #9]
    txData[2] = gps_data.latitude & 0xFF;
 80003e2:	4b19      	ldr	r3, [pc, #100]	@ (8000448 <CAN_Send_TLM_Fast+0x9c>)
 80003e4:	681b      	ldr	r3, [r3, #0]
 80003e6:	b2db      	uxtb	r3, r3
 80003e8:	72bb      	strb	r3, [r7, #10]

    txData[3] = (gps_data.longitude >> 16) & 0xFF;
 80003ea:	4b17      	ldr	r3, [pc, #92]	@ (8000448 <CAN_Send_TLM_Fast+0x9c>)
 80003ec:	685b      	ldr	r3, [r3, #4]
 80003ee:	141b      	asrs	r3, r3, #16
 80003f0:	b2db      	uxtb	r3, r3
 80003f2:	72fb      	strb	r3, [r7, #11]
    txData[4] = (gps_data.longitude >> 8) & 0xFF;
 80003f4:	4b14      	ldr	r3, [pc, #80]	@ (8000448 <CAN_Send_TLM_Fast+0x9c>)
 80003f6:	685b      	ldr	r3, [r3, #4]
 80003f8:	121b      	asrs	r3, r3, #8
 80003fa:	b2db      	uxtb	r3, r3
 80003fc:	733b      	strb	r3, [r7, #12]
    txData[5] = gps_data.longitude & 0xFF;
 80003fe:	4b12      	ldr	r3, [pc, #72]	@ (8000448 <CAN_Send_TLM_Fast+0x9c>)
 8000400:	685b      	ldr	r3, [r3, #4]
 8000402:	b2db      	uxtb	r3, r3
 8000404:	737b      	strb	r3, [r7, #13]

    txData[6] = gps_data.satellites;
 8000406:	4b10      	ldr	r3, [pc, #64]	@ (8000448 <CAN_Send_TLM_Fast+0x9c>)
 8000408:	7a1b      	ldrb	r3, [r3, #8]
 800040a:	73bb      	strb	r3, [r7, #14]
    txData[7] = gps_data.fix_quality;
 800040c:	4b0e      	ldr	r3, [pc, #56]	@ (8000448 <CAN_Send_TLM_Fast+0x9c>)
 800040e:	7a5b      	ldrb	r3, [r3, #9]
 8000410:	73fb      	strb	r3, [r7, #15]

    // Відправка
    if (HAL_CAN_AddTxMessage(&hcan, &txHeader, txData, &txMailbox) == HAL_OK) {
 8000412:	1d3b      	adds	r3, r7, #4
 8000414:	f107 0208 	add.w	r2, r7, #8
 8000418:	f107 0110 	add.w	r1, r7, #16
 800041c:	480b      	ldr	r0, [pc, #44]	@ (800044c <CAN_Send_TLM_Fast+0xa0>)
 800041e:	f000 fe13 	bl	8001048 <HAL_CAN_AddTxMessage>
 8000422:	4603      	mov	r3, r0
 8000424:	2b00      	cmp	r3, #0
 8000426:	d105      	bne.n	8000434 <CAN_Send_TLM_Fast+0x88>
        can_tx_count++;
 8000428:	4b09      	ldr	r3, [pc, #36]	@ (8000450 <CAN_Send_TLM_Fast+0xa4>)
 800042a:	681b      	ldr	r3, [r3, #0]
 800042c:	3301      	adds	r3, #1
 800042e:	4a08      	ldr	r2, [pc, #32]	@ (8000450 <CAN_Send_TLM_Fast+0xa4>)
 8000430:	6013      	str	r3, [r2, #0]
    } else {
        can_errors++;
    }
}
 8000432:	e004      	b.n	800043e <CAN_Send_TLM_Fast+0x92>
        can_errors++;
 8000434:	4b07      	ldr	r3, [pc, #28]	@ (8000454 <CAN_Send_TLM_Fast+0xa8>)
 8000436:	681b      	ldr	r3, [r3, #0]
 8000438:	3301      	adds	r3, #1
 800043a:	4a06      	ldr	r2, [pc, #24]	@ (8000454 <CAN_Send_TLM_Fast+0xa8>)
 800043c:	6013      	str	r3, [r2, #0]
}
 800043e:	bf00      	nop
 8000440:	3728      	adds	r7, #40	@ 0x28
 8000442:	46bd      	mov	sp, r7
 8000444:	bd80      	pop	{r7, pc}
 8000446:	bf00      	nop
 8000448:	20000000 	.word	0x20000000
 800044c:	20000090 	.word	0x20000090
 8000450:	200000c8 	.word	0x200000c8
 8000454:	200000d0 	.word	0x200000d0

08000458 <CAN_Send_Heartbeat>:

void CAN_Send_Heartbeat(void)
{
 8000458:	b580      	push	{r7, lr}
 800045a:	b08a      	sub	sp, #40	@ 0x28
 800045c:	af00      	add	r7, sp, #0
    CAN_TxHeaderTypeDef txHeader;
    uint8_t txData[8];
    uint32_t txMailbox;

    txHeader.StdId = CAN_ID_HEARTBEAT + NODE_ID;
 800045e:	2381      	movs	r3, #129	@ 0x81
 8000460:	613b      	str	r3, [r7, #16]
    txHeader.ExtId = 0;
 8000462:	2300      	movs	r3, #0
 8000464:	617b      	str	r3, [r7, #20]
    txHeader.RTR = CAN_RTR_DATA;
 8000466:	2300      	movs	r3, #0
 8000468:	61fb      	str	r3, [r7, #28]
    txHeader.IDE = CAN_ID_STD;
 800046a:	2300      	movs	r3, #0
 800046c:	61bb      	str	r3, [r7, #24]
    txHeader.DLC = 8;
 800046e:	2308      	movs	r3, #8
 8000470:	623b      	str	r3, [r7, #32]
    txHeader.TransmitGlobalTime = DISABLE;
 8000472:	2300      	movs	r3, #0
 8000474:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24

    hb_data.can_tx_count = (uint16_t)can_tx_count;
 8000478:	4b20      	ldr	r3, [pc, #128]	@ (80004fc <CAN_Send_Heartbeat+0xa4>)
 800047a:	681b      	ldr	r3, [r3, #0]
 800047c:	b29a      	uxth	r2, r3
 800047e:	4b20      	ldr	r3, [pc, #128]	@ (8000500 <CAN_Send_Heartbeat+0xa8>)
 8000480:	809a      	strh	r2, [r3, #4]
    hb_data.can_rx_count = (uint16_t)can_rx_count;
 8000482:	4b20      	ldr	r3, [pc, #128]	@ (8000504 <CAN_Send_Heartbeat+0xac>)
 8000484:	681b      	ldr	r3, [r3, #0]
 8000486:	b29a      	uxth	r2, r3
 8000488:	4b1d      	ldr	r3, [pc, #116]	@ (8000500 <CAN_Send_Heartbeat+0xa8>)
 800048a:	80da      	strh	r2, [r3, #6]

    txData[0] = hb_data.node_id;
 800048c:	4b1c      	ldr	r3, [pc, #112]	@ (8000500 <CAN_Send_Heartbeat+0xa8>)
 800048e:	781b      	ldrb	r3, [r3, #0]
 8000490:	723b      	strb	r3, [r7, #8]
    txData[1] = hb_data.status;
 8000492:	4b1b      	ldr	r3, [pc, #108]	@ (8000500 <CAN_Send_Heartbeat+0xa8>)
 8000494:	785b      	ldrb	r3, [r3, #1]
 8000496:	727b      	strb	r3, [r7, #9]
    txData[2] = (hb_data.uptime_s >> 8) & 0xFF;
 8000498:	4b19      	ldr	r3, [pc, #100]	@ (8000500 <CAN_Send_Heartbeat+0xa8>)
 800049a:	885b      	ldrh	r3, [r3, #2]
 800049c:	0a1b      	lsrs	r3, r3, #8
 800049e:	b29b      	uxth	r3, r3
 80004a0:	b2db      	uxtb	r3, r3
 80004a2:	72bb      	strb	r3, [r7, #10]
    txData[3] = hb_data.uptime_s & 0xFF;
 80004a4:	4b16      	ldr	r3, [pc, #88]	@ (8000500 <CAN_Send_Heartbeat+0xa8>)
 80004a6:	885b      	ldrh	r3, [r3, #2]
 80004a8:	b2db      	uxtb	r3, r3
 80004aa:	72fb      	strb	r3, [r7, #11]
    txData[4] = (hb_data.can_tx_count >> 8) & 0xFF;
 80004ac:	4b14      	ldr	r3, [pc, #80]	@ (8000500 <CAN_Send_Heartbeat+0xa8>)
 80004ae:	889b      	ldrh	r3, [r3, #4]
 80004b0:	0a1b      	lsrs	r3, r3, #8
 80004b2:	b29b      	uxth	r3, r3
 80004b4:	b2db      	uxtb	r3, r3
 80004b6:	733b      	strb	r3, [r7, #12]
    txData[5] = hb_data.can_tx_count & 0xFF;
 80004b8:	4b11      	ldr	r3, [pc, #68]	@ (8000500 <CAN_Send_Heartbeat+0xa8>)
 80004ba:	889b      	ldrh	r3, [r3, #4]
 80004bc:	b2db      	uxtb	r3, r3
 80004be:	737b      	strb	r3, [r7, #13]
    txData[6] = (hb_data.can_rx_count >> 8) & 0xFF;
 80004c0:	4b0f      	ldr	r3, [pc, #60]	@ (8000500 <CAN_Send_Heartbeat+0xa8>)
 80004c2:	88db      	ldrh	r3, [r3, #6]
 80004c4:	0a1b      	lsrs	r3, r3, #8
 80004c6:	b29b      	uxth	r3, r3
 80004c8:	b2db      	uxtb	r3, r3
 80004ca:	73bb      	strb	r3, [r7, #14]
    txData[7] = hb_data.can_rx_count & 0xFF;
 80004cc:	4b0c      	ldr	r3, [pc, #48]	@ (8000500 <CAN_Send_Heartbeat+0xa8>)
 80004ce:	88db      	ldrh	r3, [r3, #6]
 80004d0:	b2db      	uxtb	r3, r3
 80004d2:	73fb      	strb	r3, [r7, #15]

    if (HAL_CAN_AddTxMessage(&hcan, &txHeader, txData, &txMailbox) == HAL_OK) {
 80004d4:	1d3b      	adds	r3, r7, #4
 80004d6:	f107 0208 	add.w	r2, r7, #8
 80004da:	f107 0110 	add.w	r1, r7, #16
 80004de:	480a      	ldr	r0, [pc, #40]	@ (8000508 <CAN_Send_Heartbeat+0xb0>)
 80004e0:	f000 fdb2 	bl	8001048 <HAL_CAN_AddTxMessage>
 80004e4:	4603      	mov	r3, r0
 80004e6:	2b00      	cmp	r3, #0
 80004e8:	d104      	bne.n	80004f4 <CAN_Send_Heartbeat+0x9c>
        can_tx_count++;
 80004ea:	4b04      	ldr	r3, [pc, #16]	@ (80004fc <CAN_Send_Heartbeat+0xa4>)
 80004ec:	681b      	ldr	r3, [r3, #0]
 80004ee:	3301      	adds	r3, #1
 80004f0:	4a02      	ldr	r2, [pc, #8]	@ (80004fc <CAN_Send_Heartbeat+0xa4>)
 80004f2:	6013      	str	r3, [r2, #0]
    }
}
 80004f4:	bf00      	nop
 80004f6:	3728      	adds	r7, #40	@ 0x28
 80004f8:	46bd      	mov	sp, r7
 80004fa:	bd80      	pop	{r7, pc}
 80004fc:	200000c8 	.word	0x200000c8
 8000500:	200000c0 	.word	0x200000c0
 8000504:	200000cc 	.word	0x200000cc
 8000508:	20000090 	.word	0x20000090

0800050c <HAL_TIM_PeriodElapsedCallback>:

    return crc;
}

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800050c:	b480      	push	{r7}
 800050e:	b083      	sub	sp, #12
 8000510:	af00      	add	r7, sp, #0
 8000512:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM2) {
 8000514:	687b      	ldr	r3, [r7, #4]
 8000516:	681b      	ldr	r3, [r3, #0]
 8000518:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800051c:	d119      	bne.n	8000552 <HAL_TIM_PeriodElapsedCallback+0x46>
        tick_counter++;
 800051e:	4b0f      	ldr	r3, [pc, #60]	@ (800055c <HAL_TIM_PeriodElapsedCallback+0x50>)
 8000520:	681b      	ldr	r3, [r3, #0]
 8000522:	3301      	adds	r3, #1
 8000524:	4a0d      	ldr	r2, [pc, #52]	@ (800055c <HAL_TIM_PeriodElapsedCallback+0x50>)
 8000526:	6013      	str	r3, [r2, #0]

        // 100 ms flag (10 Hz)
        if (tick_counter % 1 == 0) { // TIM2 налаштований на 100 мс
 8000528:	4b0c      	ldr	r3, [pc, #48]	@ (800055c <HAL_TIM_PeriodElapsedCallback+0x50>)
 800052a:	681b      	ldr	r3, [r3, #0]
            flag_100ms = 1;
 800052c:	4b0c      	ldr	r3, [pc, #48]	@ (8000560 <HAL_TIM_PeriodElapsedCallback+0x54>)
 800052e:	2201      	movs	r2, #1
 8000530:	701a      	strb	r2, [r3, #0]
        }

        // 1 second flag
        if (tick_counter % 10 == 0) {
 8000532:	4b0a      	ldr	r3, [pc, #40]	@ (800055c <HAL_TIM_PeriodElapsedCallback+0x50>)
 8000534:	6819      	ldr	r1, [r3, #0]
 8000536:	4b0b      	ldr	r3, [pc, #44]	@ (8000564 <HAL_TIM_PeriodElapsedCallback+0x58>)
 8000538:	fba3 2301 	umull	r2, r3, r3, r1
 800053c:	08da      	lsrs	r2, r3, #3
 800053e:	4613      	mov	r3, r2
 8000540:	009b      	lsls	r3, r3, #2
 8000542:	4413      	add	r3, r2
 8000544:	005b      	lsls	r3, r3, #1
 8000546:	1aca      	subs	r2, r1, r3
 8000548:	2a00      	cmp	r2, #0
 800054a:	d102      	bne.n	8000552 <HAL_TIM_PeriodElapsedCallback+0x46>
            flag_1s = 1;
 800054c:	4b06      	ldr	r3, [pc, #24]	@ (8000568 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 800054e:	2201      	movs	r2, #1
 8000550:	701a      	strb	r2, [r3, #0]
        }
    }
}
 8000552:	bf00      	nop
 8000554:	370c      	adds	r7, #12
 8000556:	46bd      	mov	sp, r7
 8000558:	bc80      	pop	{r7}
 800055a:	4770      	bx	lr
 800055c:	200000b8 	.word	0x200000b8
 8000560:	200000bc 	.word	0x200000bc
 8000564:	cccccccd 	.word	0xcccccccd
 8000568:	200000bd 	.word	0x200000bd

0800056c <LED_Toggle>:

// Може і не треба
void LED_Toggle(void)
{
 800056c:	b580      	push	{r7, lr}
 800056e:	af00      	add	r7, sp, #0
    HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 8000570:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000574:	4802      	ldr	r0, [pc, #8]	@ (8000580 <LED_Toggle+0x14>)
 8000576:	f001 f905 	bl	8001784 <HAL_GPIO_TogglePin>
}
 800057a:	bf00      	nop
 800057c:	bd80      	pop	{r7, pc}
 800057e:	bf00      	nop
 8000580:	40011000 	.word	0x40011000

08000584 <LED_Blink_Fast>:


void LED_Blink_Fast(uint8_t count)
{
 8000584:	b580      	push	{r7, lr}
 8000586:	b084      	sub	sp, #16
 8000588:	af00      	add	r7, sp, #0
 800058a:	4603      	mov	r3, r0
 800058c:	71fb      	strb	r3, [r7, #7]
    for (uint8_t i = 0; i < count; i++) {
 800058e:	2300      	movs	r3, #0
 8000590:	73fb      	strb	r3, [r7, #15]
 8000592:	e014      	b.n	80005be <LED_Blink_Fast+0x3a>
        HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8000594:	2200      	movs	r2, #0
 8000596:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800059a:	480d      	ldr	r0, [pc, #52]	@ (80005d0 <LED_Blink_Fast+0x4c>)
 800059c:	f001 f8da 	bl	8001754 <HAL_GPIO_WritePin>
        HAL_Delay(50);
 80005a0:	2032      	movs	r0, #50	@ 0x32
 80005a2:	f000 fb25 	bl	8000bf0 <HAL_Delay>
        HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 80005a6:	2201      	movs	r2, #1
 80005a8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80005ac:	4808      	ldr	r0, [pc, #32]	@ (80005d0 <LED_Blink_Fast+0x4c>)
 80005ae:	f001 f8d1 	bl	8001754 <HAL_GPIO_WritePin>
        HAL_Delay(50);
 80005b2:	2032      	movs	r0, #50	@ 0x32
 80005b4:	f000 fb1c 	bl	8000bf0 <HAL_Delay>
    for (uint8_t i = 0; i < count; i++) {
 80005b8:	7bfb      	ldrb	r3, [r7, #15]
 80005ba:	3301      	adds	r3, #1
 80005bc:	73fb      	strb	r3, [r7, #15]
 80005be:	7bfa      	ldrb	r2, [r7, #15]
 80005c0:	79fb      	ldrb	r3, [r7, #7]
 80005c2:	429a      	cmp	r2, r3
 80005c4:	d3e6      	bcc.n	8000594 <LED_Blink_Fast+0x10>
    }
}
 80005c6:	bf00      	nop
 80005c8:	bf00      	nop
 80005ca:	3710      	adds	r7, #16
 80005cc:	46bd      	mov	sp, r7
 80005ce:	bd80      	pop	{r7, pc}
 80005d0:	40011000 	.word	0x40011000

080005d4 <SystemClock_Config>:

/**
  * @brief System Clock Configuration
  */
void SystemClock_Config(void)
{
 80005d4:	b580      	push	{r7, lr}
 80005d6:	b090      	sub	sp, #64	@ 0x40
 80005d8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005da:	f107 0318 	add.w	r3, r7, #24
 80005de:	2228      	movs	r2, #40	@ 0x28
 80005e0:	2100      	movs	r1, #0
 80005e2:	4618      	mov	r0, r3
 80005e4:	f002 f9fb 	bl	80029de <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005e8:	1d3b      	adds	r3, r7, #4
 80005ea:	2200      	movs	r2, #0
 80005ec:	601a      	str	r2, [r3, #0]
 80005ee:	605a      	str	r2, [r3, #4]
 80005f0:	609a      	str	r2, [r3, #8]
 80005f2:	60da      	str	r2, [r3, #12]
 80005f4:	611a      	str	r2, [r3, #16]

  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80005f6:	2301      	movs	r3, #1
 80005f8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80005fa:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80005fe:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000600:	2300      	movs	r3, #0
 8000602:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000604:	2301      	movs	r3, #1
 8000606:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000608:	2302      	movs	r3, #2
 800060a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800060c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000610:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000612:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8000616:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000618:	f107 0318 	add.w	r3, r7, #24
 800061c:	4618      	mov	r0, r3
 800061e:	f001 f8cb 	bl	80017b8 <HAL_RCC_OscConfig>
 8000622:	4603      	mov	r3, r0
 8000624:	2b00      	cmp	r3, #0
 8000626:	d001      	beq.n	800062c <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000628:	f000 f8f6 	bl	8000818 <Error_Handler>
  }

  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800062c:	230f      	movs	r3, #15
 800062e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000630:	2302      	movs	r3, #2
 8000632:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000634:	2300      	movs	r3, #0
 8000636:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000638:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800063c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800063e:	2300      	movs	r3, #0
 8000640:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000642:	1d3b      	adds	r3, r7, #4
 8000644:	2102      	movs	r1, #2
 8000646:	4618      	mov	r0, r3
 8000648:	f001 fb38 	bl	8001cbc <HAL_RCC_ClockConfig>
 800064c:	4603      	mov	r3, r0
 800064e:	2b00      	cmp	r3, #0
 8000650:	d001      	beq.n	8000656 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000652:	f000 f8e1 	bl	8000818 <Error_Handler>
  }
}
 8000656:	bf00      	nop
 8000658:	3740      	adds	r7, #64	@ 0x40
 800065a:	46bd      	mov	sp, r7
 800065c:	bd80      	pop	{r7, pc}
	...

08000660 <MX_CAN_Init>:

static void MX_CAN_Init(void)
{
 8000660:	b580      	push	{r7, lr}
 8000662:	af00      	add	r7, sp, #0
  hcan.Instance = CAN1;
 8000664:	4b17      	ldr	r3, [pc, #92]	@ (80006c4 <MX_CAN_Init+0x64>)
 8000666:	4a18      	ldr	r2, [pc, #96]	@ (80006c8 <MX_CAN_Init+0x68>)
 8000668:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 9;  // 500 kbit/s @ 36 MHz APB1
 800066a:	4b16      	ldr	r3, [pc, #88]	@ (80006c4 <MX_CAN_Init+0x64>)
 800066c:	2209      	movs	r2, #9
 800066e:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 8000670:	4b14      	ldr	r3, [pc, #80]	@ (80006c4 <MX_CAN_Init+0x64>)
 8000672:	2200      	movs	r2, #0
 8000674:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000676:	4b13      	ldr	r3, [pc, #76]	@ (80006c4 <MX_CAN_Init+0x64>)
 8000678:	2200      	movs	r2, #0
 800067a:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_6TQ;
 800067c:	4b11      	ldr	r3, [pc, #68]	@ (80006c4 <MX_CAN_Init+0x64>)
 800067e:	f44f 22a0 	mov.w	r2, #327680	@ 0x50000
 8000682:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_1TQ;
 8000684:	4b0f      	ldr	r3, [pc, #60]	@ (80006c4 <MX_CAN_Init+0x64>)
 8000686:	2200      	movs	r2, #0
 8000688:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 800068a:	4b0e      	ldr	r3, [pc, #56]	@ (80006c4 <MX_CAN_Init+0x64>)
 800068c:	2200      	movs	r2, #0
 800068e:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = ENABLE;
 8000690:	4b0c      	ldr	r3, [pc, #48]	@ (80006c4 <MX_CAN_Init+0x64>)
 8000692:	2201      	movs	r2, #1
 8000694:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = ENABLE;
 8000696:	4b0b      	ldr	r3, [pc, #44]	@ (80006c4 <MX_CAN_Init+0x64>)
 8000698:	2201      	movs	r2, #1
 800069a:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = ENABLE;
 800069c:	4b09      	ldr	r3, [pc, #36]	@ (80006c4 <MX_CAN_Init+0x64>)
 800069e:	2201      	movs	r2, #1
 80006a0:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 80006a2:	4b08      	ldr	r3, [pc, #32]	@ (80006c4 <MX_CAN_Init+0x64>)
 80006a4:	2200      	movs	r2, #0
 80006a6:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 80006a8:	4b06      	ldr	r3, [pc, #24]	@ (80006c4 <MX_CAN_Init+0x64>)
 80006aa:	2200      	movs	r2, #0
 80006ac:	775a      	strb	r2, [r3, #29]

  if (HAL_CAN_Init(&hcan) != HAL_OK)
 80006ae:	4805      	ldr	r0, [pc, #20]	@ (80006c4 <MX_CAN_Init+0x64>)
 80006b0:	f000 fac2 	bl	8000c38 <HAL_CAN_Init>
 80006b4:	4603      	mov	r3, r0
 80006b6:	2b00      	cmp	r3, #0
 80006b8:	d001      	beq.n	80006be <MX_CAN_Init+0x5e>
  {
    Error_Handler();
 80006ba:	f000 f8ad 	bl	8000818 <Error_Handler>
  }
}
 80006be:	bf00      	nop
 80006c0:	bd80      	pop	{r7, pc}
 80006c2:	bf00      	nop
 80006c4:	20000090 	.word	0x20000090
 80006c8:	40006400 	.word	0x40006400

080006cc <MX_TIM2_Init>:

static void MX_TIM2_Init(void)
{
 80006cc:	b580      	push	{r7, lr}
 80006ce:	b086      	sub	sp, #24
 80006d0:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80006d2:	f107 0308 	add.w	r3, r7, #8
 80006d6:	2200      	movs	r2, #0
 80006d8:	601a      	str	r2, [r3, #0]
 80006da:	605a      	str	r2, [r3, #4]
 80006dc:	609a      	str	r2, [r3, #8]
 80006de:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80006e0:	463b      	mov	r3, r7
 80006e2:	2200      	movs	r2, #0
 80006e4:	601a      	str	r2, [r3, #0]
 80006e6:	605a      	str	r2, [r3, #4]

  htim2.Instance = TIM2;
 80006e8:	4b1e      	ldr	r3, [pc, #120]	@ (8000764 <MX_TIM2_Init+0x98>)
 80006ea:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80006ee:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7199;      // 72 MHz / 7200 = 10 kHz
 80006f0:	4b1c      	ldr	r3, [pc, #112]	@ (8000764 <MX_TIM2_Init+0x98>)
 80006f2:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 80006f6:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80006f8:	4b1a      	ldr	r3, [pc, #104]	@ (8000764 <MX_TIM2_Init+0x98>)
 80006fa:	2200      	movs	r2, #0
 80006fc:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;          // 10 kHz / 1000 = 10 Hz (100 ms)
 80006fe:	4b19      	ldr	r3, [pc, #100]	@ (8000764 <MX_TIM2_Init+0x98>)
 8000700:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000704:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000706:	4b17      	ldr	r3, [pc, #92]	@ (8000764 <MX_TIM2_Init+0x98>)
 8000708:	2200      	movs	r2, #0
 800070a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800070c:	4b15      	ldr	r3, [pc, #84]	@ (8000764 <MX_TIM2_Init+0x98>)
 800070e:	2280      	movs	r2, #128	@ 0x80
 8000710:	619a      	str	r2, [r3, #24]

  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000712:	4814      	ldr	r0, [pc, #80]	@ (8000764 <MX_TIM2_Init+0x98>)
 8000714:	f001 fc2e 	bl	8001f74 <HAL_TIM_Base_Init>
 8000718:	4603      	mov	r3, r0
 800071a:	2b00      	cmp	r3, #0
 800071c:	d001      	beq.n	8000722 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 800071e:	f000 f87b 	bl	8000818 <Error_Handler>
  }

  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000722:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000726:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000728:	f107 0308 	add.w	r3, r7, #8
 800072c:	4619      	mov	r1, r3
 800072e:	480d      	ldr	r0, [pc, #52]	@ (8000764 <MX_TIM2_Init+0x98>)
 8000730:	f001 fdb2 	bl	8002298 <HAL_TIM_ConfigClockSource>
 8000734:	4603      	mov	r3, r0
 8000736:	2b00      	cmp	r3, #0
 8000738:	d001      	beq.n	800073e <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 800073a:	f000 f86d 	bl	8000818 <Error_Handler>
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800073e:	2300      	movs	r3, #0
 8000740:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000742:	2300      	movs	r3, #0
 8000744:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000746:	463b      	mov	r3, r7
 8000748:	4619      	mov	r1, r3
 800074a:	4806      	ldr	r0, [pc, #24]	@ (8000764 <MX_TIM2_Init+0x98>)
 800074c:	f001 ff94 	bl	8002678 <HAL_TIMEx_MasterConfigSynchronization>
 8000750:	4603      	mov	r3, r0
 8000752:	2b00      	cmp	r3, #0
 8000754:	d001      	beq.n	800075a <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8000756:	f000 f85f 	bl	8000818 <Error_Handler>
  }
}
 800075a:	bf00      	nop
 800075c:	3718      	adds	r7, #24
 800075e:	46bd      	mov	sp, r7
 8000760:	bd80      	pop	{r7, pc}
 8000762:	bf00      	nop
 8000764:	200000d8 	.word	0x200000d8

08000768 <MX_GPIO_Init>:


static void MX_GPIO_Init(void)
{
 8000768:	b580      	push	{r7, lr}
 800076a:	b088      	sub	sp, #32
 800076c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800076e:	f107 0310 	add.w	r3, r7, #16
 8000772:	2200      	movs	r2, #0
 8000774:	601a      	str	r2, [r3, #0]
 8000776:	605a      	str	r2, [r3, #4]
 8000778:	609a      	str	r2, [r3, #8]
 800077a:	60da      	str	r2, [r3, #12]

  __HAL_RCC_GPIOC_CLK_ENABLE();
 800077c:	4b24      	ldr	r3, [pc, #144]	@ (8000810 <MX_GPIO_Init+0xa8>)
 800077e:	699b      	ldr	r3, [r3, #24]
 8000780:	4a23      	ldr	r2, [pc, #140]	@ (8000810 <MX_GPIO_Init+0xa8>)
 8000782:	f043 0310 	orr.w	r3, r3, #16
 8000786:	6193      	str	r3, [r2, #24]
 8000788:	4b21      	ldr	r3, [pc, #132]	@ (8000810 <MX_GPIO_Init+0xa8>)
 800078a:	699b      	ldr	r3, [r3, #24]
 800078c:	f003 0310 	and.w	r3, r3, #16
 8000790:	60fb      	str	r3, [r7, #12]
 8000792:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000794:	4b1e      	ldr	r3, [pc, #120]	@ (8000810 <MX_GPIO_Init+0xa8>)
 8000796:	699b      	ldr	r3, [r3, #24]
 8000798:	4a1d      	ldr	r2, [pc, #116]	@ (8000810 <MX_GPIO_Init+0xa8>)
 800079a:	f043 0320 	orr.w	r3, r3, #32
 800079e:	6193      	str	r3, [r2, #24]
 80007a0:	4b1b      	ldr	r3, [pc, #108]	@ (8000810 <MX_GPIO_Init+0xa8>)
 80007a2:	699b      	ldr	r3, [r3, #24]
 80007a4:	f003 0320 	and.w	r3, r3, #32
 80007a8:	60bb      	str	r3, [r7, #8]
 80007aa:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007ac:	4b18      	ldr	r3, [pc, #96]	@ (8000810 <MX_GPIO_Init+0xa8>)
 80007ae:	699b      	ldr	r3, [r3, #24]
 80007b0:	4a17      	ldr	r2, [pc, #92]	@ (8000810 <MX_GPIO_Init+0xa8>)
 80007b2:	f043 0304 	orr.w	r3, r3, #4
 80007b6:	6193      	str	r3, [r2, #24]
 80007b8:	4b15      	ldr	r3, [pc, #84]	@ (8000810 <MX_GPIO_Init+0xa8>)
 80007ba:	699b      	ldr	r3, [r3, #24]
 80007bc:	f003 0304 	and.w	r3, r3, #4
 80007c0:	607b      	str	r3, [r7, #4]
 80007c2:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80007c4:	4b12      	ldr	r3, [pc, #72]	@ (8000810 <MX_GPIO_Init+0xa8>)
 80007c6:	699b      	ldr	r3, [r3, #24]
 80007c8:	4a11      	ldr	r2, [pc, #68]	@ (8000810 <MX_GPIO_Init+0xa8>)
 80007ca:	f043 0308 	orr.w	r3, r3, #8
 80007ce:	6193      	str	r3, [r2, #24]
 80007d0:	4b0f      	ldr	r3, [pc, #60]	@ (8000810 <MX_GPIO_Init+0xa8>)
 80007d2:	699b      	ldr	r3, [r3, #24]
 80007d4:	f003 0308 	and.w	r3, r3, #8
 80007d8:	603b      	str	r3, [r7, #0]
 80007da:	683b      	ldr	r3, [r7, #0]

  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 80007dc:	2201      	movs	r2, #1
 80007de:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80007e2:	480c      	ldr	r0, [pc, #48]	@ (8000814 <MX_GPIO_Init+0xac>)
 80007e4:	f000 ffb6 	bl	8001754 <HAL_GPIO_WritePin>

  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80007e8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80007ec:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007ee:	2301      	movs	r3, #1
 80007f0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007f2:	2300      	movs	r3, #0
 80007f4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007f6:	2302      	movs	r3, #2
 80007f8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80007fa:	f107 0310 	add.w	r3, r7, #16
 80007fe:	4619      	mov	r1, r3
 8000800:	4804      	ldr	r0, [pc, #16]	@ (8000814 <MX_GPIO_Init+0xac>)
 8000802:	f000 fe23 	bl	800144c <HAL_GPIO_Init>
}
 8000806:	bf00      	nop
 8000808:	3720      	adds	r7, #32
 800080a:	46bd      	mov	sp, r7
 800080c:	bd80      	pop	{r7, pc}
 800080e:	bf00      	nop
 8000810:	40021000 	.word	0x40021000
 8000814:	40011000 	.word	0x40011000

08000818 <Error_Handler>:

void Error_Handler(void)
{
 8000818:	b580      	push	{r7, lr}
 800081a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800081c:	b672      	cpsid	i
}
 800081e:	bf00      	nop
  __disable_irq();
  while (1)
  {
    HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 8000820:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000824:	4803      	ldr	r0, [pc, #12]	@ (8000834 <Error_Handler+0x1c>)
 8000826:	f000 ffad 	bl	8001784 <HAL_GPIO_TogglePin>
    HAL_Delay(100);
 800082a:	2064      	movs	r0, #100	@ 0x64
 800082c:	f000 f9e0 	bl	8000bf0 <HAL_Delay>
    HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 8000830:	bf00      	nop
 8000832:	e7f5      	b.n	8000820 <Error_Handler+0x8>
 8000834:	40011000 	.word	0x40011000

08000838 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000838:	b480      	push	{r7}
 800083a:	b085      	sub	sp, #20
 800083c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800083e:	4b15      	ldr	r3, [pc, #84]	@ (8000894 <HAL_MspInit+0x5c>)
 8000840:	699b      	ldr	r3, [r3, #24]
 8000842:	4a14      	ldr	r2, [pc, #80]	@ (8000894 <HAL_MspInit+0x5c>)
 8000844:	f043 0301 	orr.w	r3, r3, #1
 8000848:	6193      	str	r3, [r2, #24]
 800084a:	4b12      	ldr	r3, [pc, #72]	@ (8000894 <HAL_MspInit+0x5c>)
 800084c:	699b      	ldr	r3, [r3, #24]
 800084e:	f003 0301 	and.w	r3, r3, #1
 8000852:	60bb      	str	r3, [r7, #8]
 8000854:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000856:	4b0f      	ldr	r3, [pc, #60]	@ (8000894 <HAL_MspInit+0x5c>)
 8000858:	69db      	ldr	r3, [r3, #28]
 800085a:	4a0e      	ldr	r2, [pc, #56]	@ (8000894 <HAL_MspInit+0x5c>)
 800085c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000860:	61d3      	str	r3, [r2, #28]
 8000862:	4b0c      	ldr	r3, [pc, #48]	@ (8000894 <HAL_MspInit+0x5c>)
 8000864:	69db      	ldr	r3, [r3, #28]
 8000866:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800086a:	607b      	str	r3, [r7, #4]
 800086c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 800086e:	4b0a      	ldr	r3, [pc, #40]	@ (8000898 <HAL_MspInit+0x60>)
 8000870:	685b      	ldr	r3, [r3, #4]
 8000872:	60fb      	str	r3, [r7, #12]
 8000874:	68fb      	ldr	r3, [r7, #12]
 8000876:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800087a:	60fb      	str	r3, [r7, #12]
 800087c:	68fb      	ldr	r3, [r7, #12]
 800087e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8000882:	60fb      	str	r3, [r7, #12]
 8000884:	4a04      	ldr	r2, [pc, #16]	@ (8000898 <HAL_MspInit+0x60>)
 8000886:	68fb      	ldr	r3, [r7, #12]
 8000888:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800088a:	bf00      	nop
 800088c:	3714      	adds	r7, #20
 800088e:	46bd      	mov	sp, r7
 8000890:	bc80      	pop	{r7}
 8000892:	4770      	bx	lr
 8000894:	40021000 	.word	0x40021000
 8000898:	40010000 	.word	0x40010000

0800089c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800089c:	b480      	push	{r7}
 800089e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80008a0:	bf00      	nop
 80008a2:	e7fd      	b.n	80008a0 <NMI_Handler+0x4>

080008a4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80008a4:	b480      	push	{r7}
 80008a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80008a8:	bf00      	nop
 80008aa:	e7fd      	b.n	80008a8 <HardFault_Handler+0x4>

080008ac <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80008ac:	b480      	push	{r7}
 80008ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80008b0:	bf00      	nop
 80008b2:	e7fd      	b.n	80008b0 <MemManage_Handler+0x4>

080008b4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80008b4:	b480      	push	{r7}
 80008b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80008b8:	bf00      	nop
 80008ba:	e7fd      	b.n	80008b8 <BusFault_Handler+0x4>

080008bc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80008bc:	b480      	push	{r7}
 80008be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80008c0:	bf00      	nop
 80008c2:	e7fd      	b.n	80008c0 <UsageFault_Handler+0x4>

080008c4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80008c4:	b480      	push	{r7}
 80008c6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80008c8:	bf00      	nop
 80008ca:	46bd      	mov	sp, r7
 80008cc:	bc80      	pop	{r7}
 80008ce:	4770      	bx	lr

080008d0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80008d0:	b480      	push	{r7}
 80008d2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80008d4:	bf00      	nop
 80008d6:	46bd      	mov	sp, r7
 80008d8:	bc80      	pop	{r7}
 80008da:	4770      	bx	lr

080008dc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80008dc:	b480      	push	{r7}
 80008de:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80008e0:	bf00      	nop
 80008e2:	46bd      	mov	sp, r7
 80008e4:	bc80      	pop	{r7}
 80008e6:	4770      	bx	lr

080008e8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80008e8:	b580      	push	{r7, lr}
 80008ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80008ec:	f000 f964 	bl	8000bb8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80008f0:	bf00      	nop
 80008f2:	bd80      	pop	{r7, pc}

080008f4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80008f4:	b580      	push	{r7, lr}
 80008f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80008f8:	4802      	ldr	r0, [pc, #8]	@ (8000904 <TIM2_IRQHandler+0x10>)
 80008fa:	f001 fbdd 	bl	80020b8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80008fe:	bf00      	nop
 8000900:	bd80      	pop	{r7, pc}
 8000902:	bf00      	nop
 8000904:	200000d8 	.word	0x200000d8

08000908 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000908:	b480      	push	{r7}
 800090a:	af00      	add	r7, sp, #0
  return 1;
 800090c:	2301      	movs	r3, #1
}
 800090e:	4618      	mov	r0, r3
 8000910:	46bd      	mov	sp, r7
 8000912:	bc80      	pop	{r7}
 8000914:	4770      	bx	lr

08000916 <_kill>:

int _kill(int pid, int sig)
{
 8000916:	b580      	push	{r7, lr}
 8000918:	b082      	sub	sp, #8
 800091a:	af00      	add	r7, sp, #0
 800091c:	6078      	str	r0, [r7, #4]
 800091e:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8000920:	f002 f8ac 	bl	8002a7c <__errno>
 8000924:	4603      	mov	r3, r0
 8000926:	2216      	movs	r2, #22
 8000928:	601a      	str	r2, [r3, #0]
  return -1;
 800092a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800092e:	4618      	mov	r0, r3
 8000930:	3708      	adds	r7, #8
 8000932:	46bd      	mov	sp, r7
 8000934:	bd80      	pop	{r7, pc}

08000936 <_exit>:

void _exit (int status)
{
 8000936:	b580      	push	{r7, lr}
 8000938:	b082      	sub	sp, #8
 800093a:	af00      	add	r7, sp, #0
 800093c:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800093e:	f04f 31ff 	mov.w	r1, #4294967295
 8000942:	6878      	ldr	r0, [r7, #4]
 8000944:	f7ff ffe7 	bl	8000916 <_kill>
  while (1) {}    /* Make sure we hang here */
 8000948:	bf00      	nop
 800094a:	e7fd      	b.n	8000948 <_exit+0x12>

0800094c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800094c:	b580      	push	{r7, lr}
 800094e:	b086      	sub	sp, #24
 8000950:	af00      	add	r7, sp, #0
 8000952:	60f8      	str	r0, [r7, #12]
 8000954:	60b9      	str	r1, [r7, #8]
 8000956:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000958:	2300      	movs	r3, #0
 800095a:	617b      	str	r3, [r7, #20]
 800095c:	e00a      	b.n	8000974 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800095e:	f3af 8000 	nop.w
 8000962:	4601      	mov	r1, r0
 8000964:	68bb      	ldr	r3, [r7, #8]
 8000966:	1c5a      	adds	r2, r3, #1
 8000968:	60ba      	str	r2, [r7, #8]
 800096a:	b2ca      	uxtb	r2, r1
 800096c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800096e:	697b      	ldr	r3, [r7, #20]
 8000970:	3301      	adds	r3, #1
 8000972:	617b      	str	r3, [r7, #20]
 8000974:	697a      	ldr	r2, [r7, #20]
 8000976:	687b      	ldr	r3, [r7, #4]
 8000978:	429a      	cmp	r2, r3
 800097a:	dbf0      	blt.n	800095e <_read+0x12>
  }

  return len;
 800097c:	687b      	ldr	r3, [r7, #4]
}
 800097e:	4618      	mov	r0, r3
 8000980:	3718      	adds	r7, #24
 8000982:	46bd      	mov	sp, r7
 8000984:	bd80      	pop	{r7, pc}

08000986 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000986:	b580      	push	{r7, lr}
 8000988:	b086      	sub	sp, #24
 800098a:	af00      	add	r7, sp, #0
 800098c:	60f8      	str	r0, [r7, #12]
 800098e:	60b9      	str	r1, [r7, #8]
 8000990:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000992:	2300      	movs	r3, #0
 8000994:	617b      	str	r3, [r7, #20]
 8000996:	e009      	b.n	80009ac <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000998:	68bb      	ldr	r3, [r7, #8]
 800099a:	1c5a      	adds	r2, r3, #1
 800099c:	60ba      	str	r2, [r7, #8]
 800099e:	781b      	ldrb	r3, [r3, #0]
 80009a0:	4618      	mov	r0, r3
 80009a2:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80009a6:	697b      	ldr	r3, [r7, #20]
 80009a8:	3301      	adds	r3, #1
 80009aa:	617b      	str	r3, [r7, #20]
 80009ac:	697a      	ldr	r2, [r7, #20]
 80009ae:	687b      	ldr	r3, [r7, #4]
 80009b0:	429a      	cmp	r2, r3
 80009b2:	dbf1      	blt.n	8000998 <_write+0x12>
  }
  return len;
 80009b4:	687b      	ldr	r3, [r7, #4]
}
 80009b6:	4618      	mov	r0, r3
 80009b8:	3718      	adds	r7, #24
 80009ba:	46bd      	mov	sp, r7
 80009bc:	bd80      	pop	{r7, pc}

080009be <_close>:

int _close(int file)
{
 80009be:	b480      	push	{r7}
 80009c0:	b083      	sub	sp, #12
 80009c2:	af00      	add	r7, sp, #0
 80009c4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80009c6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80009ca:	4618      	mov	r0, r3
 80009cc:	370c      	adds	r7, #12
 80009ce:	46bd      	mov	sp, r7
 80009d0:	bc80      	pop	{r7}
 80009d2:	4770      	bx	lr

080009d4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80009d4:	b480      	push	{r7}
 80009d6:	b083      	sub	sp, #12
 80009d8:	af00      	add	r7, sp, #0
 80009da:	6078      	str	r0, [r7, #4]
 80009dc:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80009de:	683b      	ldr	r3, [r7, #0]
 80009e0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80009e4:	605a      	str	r2, [r3, #4]
  return 0;
 80009e6:	2300      	movs	r3, #0
}
 80009e8:	4618      	mov	r0, r3
 80009ea:	370c      	adds	r7, #12
 80009ec:	46bd      	mov	sp, r7
 80009ee:	bc80      	pop	{r7}
 80009f0:	4770      	bx	lr

080009f2 <_isatty>:

int _isatty(int file)
{
 80009f2:	b480      	push	{r7}
 80009f4:	b083      	sub	sp, #12
 80009f6:	af00      	add	r7, sp, #0
 80009f8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80009fa:	2301      	movs	r3, #1
}
 80009fc:	4618      	mov	r0, r3
 80009fe:	370c      	adds	r7, #12
 8000a00:	46bd      	mov	sp, r7
 8000a02:	bc80      	pop	{r7}
 8000a04:	4770      	bx	lr

08000a06 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000a06:	b480      	push	{r7}
 8000a08:	b085      	sub	sp, #20
 8000a0a:	af00      	add	r7, sp, #0
 8000a0c:	60f8      	str	r0, [r7, #12]
 8000a0e:	60b9      	str	r1, [r7, #8]
 8000a10:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000a12:	2300      	movs	r3, #0
}
 8000a14:	4618      	mov	r0, r3
 8000a16:	3714      	adds	r7, #20
 8000a18:	46bd      	mov	sp, r7
 8000a1a:	bc80      	pop	{r7}
 8000a1c:	4770      	bx	lr
	...

08000a20 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000a20:	b580      	push	{r7, lr}
 8000a22:	b086      	sub	sp, #24
 8000a24:	af00      	add	r7, sp, #0
 8000a26:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000a28:	4a14      	ldr	r2, [pc, #80]	@ (8000a7c <_sbrk+0x5c>)
 8000a2a:	4b15      	ldr	r3, [pc, #84]	@ (8000a80 <_sbrk+0x60>)
 8000a2c:	1ad3      	subs	r3, r2, r3
 8000a2e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000a30:	697b      	ldr	r3, [r7, #20]
 8000a32:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000a34:	4b13      	ldr	r3, [pc, #76]	@ (8000a84 <_sbrk+0x64>)
 8000a36:	681b      	ldr	r3, [r3, #0]
 8000a38:	2b00      	cmp	r3, #0
 8000a3a:	d102      	bne.n	8000a42 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000a3c:	4b11      	ldr	r3, [pc, #68]	@ (8000a84 <_sbrk+0x64>)
 8000a3e:	4a12      	ldr	r2, [pc, #72]	@ (8000a88 <_sbrk+0x68>)
 8000a40:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000a42:	4b10      	ldr	r3, [pc, #64]	@ (8000a84 <_sbrk+0x64>)
 8000a44:	681a      	ldr	r2, [r3, #0]
 8000a46:	687b      	ldr	r3, [r7, #4]
 8000a48:	4413      	add	r3, r2
 8000a4a:	693a      	ldr	r2, [r7, #16]
 8000a4c:	429a      	cmp	r2, r3
 8000a4e:	d207      	bcs.n	8000a60 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000a50:	f002 f814 	bl	8002a7c <__errno>
 8000a54:	4603      	mov	r3, r0
 8000a56:	220c      	movs	r2, #12
 8000a58:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000a5a:	f04f 33ff 	mov.w	r3, #4294967295
 8000a5e:	e009      	b.n	8000a74 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000a60:	4b08      	ldr	r3, [pc, #32]	@ (8000a84 <_sbrk+0x64>)
 8000a62:	681b      	ldr	r3, [r3, #0]
 8000a64:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000a66:	4b07      	ldr	r3, [pc, #28]	@ (8000a84 <_sbrk+0x64>)
 8000a68:	681a      	ldr	r2, [r3, #0]
 8000a6a:	687b      	ldr	r3, [r7, #4]
 8000a6c:	4413      	add	r3, r2
 8000a6e:	4a05      	ldr	r2, [pc, #20]	@ (8000a84 <_sbrk+0x64>)
 8000a70:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000a72:	68fb      	ldr	r3, [r7, #12]
}
 8000a74:	4618      	mov	r0, r3
 8000a76:	3718      	adds	r7, #24
 8000a78:	46bd      	mov	sp, r7
 8000a7a:	bd80      	pop	{r7, pc}
 8000a7c:	20005000 	.word	0x20005000
 8000a80:	00000400 	.word	0x00000400
 8000a84:	200000d4 	.word	0x200000d4
 8000a88:	20000270 	.word	0x20000270

08000a8c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000a8c:	b480      	push	{r7}
 8000a8e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000a90:	bf00      	nop
 8000a92:	46bd      	mov	sp, r7
 8000a94:	bc80      	pop	{r7}
 8000a96:	4770      	bx	lr

08000a98 <HAL_TIM_Base_MspInit>:
  /* USER CODE END TIM2_Init 2 */

}

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8000a98:	b580      	push	{r7, lr}
 8000a9a:	b084      	sub	sp, #16
 8000a9c:	af00      	add	r7, sp, #0
 8000a9e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8000aa0:	687b      	ldr	r3, [r7, #4]
 8000aa2:	681b      	ldr	r3, [r3, #0]
 8000aa4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000aa8:	d113      	bne.n	8000ad2 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000aaa:	4b0c      	ldr	r3, [pc, #48]	@ (8000adc <HAL_TIM_Base_MspInit+0x44>)
 8000aac:	69db      	ldr	r3, [r3, #28]
 8000aae:	4a0b      	ldr	r2, [pc, #44]	@ (8000adc <HAL_TIM_Base_MspInit+0x44>)
 8000ab0:	f043 0301 	orr.w	r3, r3, #1
 8000ab4:	61d3      	str	r3, [r2, #28]
 8000ab6:	4b09      	ldr	r3, [pc, #36]	@ (8000adc <HAL_TIM_Base_MspInit+0x44>)
 8000ab8:	69db      	ldr	r3, [r3, #28]
 8000aba:	f003 0301 	and.w	r3, r3, #1
 8000abe:	60fb      	str	r3, [r7, #12]
 8000ac0:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000ac2:	2200      	movs	r2, #0
 8000ac4:	2100      	movs	r1, #0
 8000ac6:	201c      	movs	r0, #28
 8000ac8:	f000 fc89 	bl	80013de <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000acc:	201c      	movs	r0, #28
 8000ace:	f000 fca2 	bl	8001416 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8000ad2:	bf00      	nop
 8000ad4:	3710      	adds	r7, #16
 8000ad6:	46bd      	mov	sp, r7
 8000ad8:	bd80      	pop	{r7, pc}
 8000ada:	bf00      	nop
 8000adc:	40021000 	.word	0x40021000

08000ae0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000ae0:	f7ff ffd4 	bl	8000a8c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000ae4:	480b      	ldr	r0, [pc, #44]	@ (8000b14 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000ae6:	490c      	ldr	r1, [pc, #48]	@ (8000b18 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000ae8:	4a0c      	ldr	r2, [pc, #48]	@ (8000b1c <LoopFillZerobss+0x16>)
  movs r3, #0
 8000aea:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000aec:	e002      	b.n	8000af4 <LoopCopyDataInit>

08000aee <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000aee:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000af0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000af2:	3304      	adds	r3, #4

08000af4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000af4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000af6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000af8:	d3f9      	bcc.n	8000aee <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000afa:	4a09      	ldr	r2, [pc, #36]	@ (8000b20 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000afc:	4c09      	ldr	r4, [pc, #36]	@ (8000b24 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000afe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000b00:	e001      	b.n	8000b06 <LoopFillZerobss>

08000b02 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000b02:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000b04:	3204      	adds	r2, #4

08000b06 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000b06:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000b08:	d3fb      	bcc.n	8000b02 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000b0a:	f001 ffbd 	bl	8002a88 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000b0e:	f7ff fbcb 	bl	80002a8 <main>
  bx lr
 8000b12:	4770      	bx	lr
  ldr r0, =_sdata
 8000b14:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000b18:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8000b1c:	08003844 	.word	0x08003844
  ldr r2, =_sbss
 8000b20:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 8000b24:	20000270 	.word	0x20000270

08000b28 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000b28:	e7fe      	b.n	8000b28 <ADC1_2_IRQHandler>
	...

08000b2c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000b2c:	b580      	push	{r7, lr}
 8000b2e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000b30:	4b08      	ldr	r3, [pc, #32]	@ (8000b54 <HAL_Init+0x28>)
 8000b32:	681b      	ldr	r3, [r3, #0]
 8000b34:	4a07      	ldr	r2, [pc, #28]	@ (8000b54 <HAL_Init+0x28>)
 8000b36:	f043 0310 	orr.w	r3, r3, #16
 8000b3a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000b3c:	2003      	movs	r0, #3
 8000b3e:	f000 fc43 	bl	80013c8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000b42:	200f      	movs	r0, #15
 8000b44:	f000 f808 	bl	8000b58 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000b48:	f7ff fe76 	bl	8000838 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000b4c:	2300      	movs	r3, #0
}
 8000b4e:	4618      	mov	r0, r3
 8000b50:	bd80      	pop	{r7, pc}
 8000b52:	bf00      	nop
 8000b54:	40022000 	.word	0x40022000

08000b58 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b58:	b580      	push	{r7, lr}
 8000b5a:	b082      	sub	sp, #8
 8000b5c:	af00      	add	r7, sp, #0
 8000b5e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000b60:	4b12      	ldr	r3, [pc, #72]	@ (8000bac <HAL_InitTick+0x54>)
 8000b62:	681a      	ldr	r2, [r3, #0]
 8000b64:	4b12      	ldr	r3, [pc, #72]	@ (8000bb0 <HAL_InitTick+0x58>)
 8000b66:	781b      	ldrb	r3, [r3, #0]
 8000b68:	4619      	mov	r1, r3
 8000b6a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000b6e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000b72:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b76:	4618      	mov	r0, r3
 8000b78:	f000 fc5b 	bl	8001432 <HAL_SYSTICK_Config>
 8000b7c:	4603      	mov	r3, r0
 8000b7e:	2b00      	cmp	r3, #0
 8000b80:	d001      	beq.n	8000b86 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000b82:	2301      	movs	r3, #1
 8000b84:	e00e      	b.n	8000ba4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000b86:	687b      	ldr	r3, [r7, #4]
 8000b88:	2b0f      	cmp	r3, #15
 8000b8a:	d80a      	bhi.n	8000ba2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000b8c:	2200      	movs	r2, #0
 8000b8e:	6879      	ldr	r1, [r7, #4]
 8000b90:	f04f 30ff 	mov.w	r0, #4294967295
 8000b94:	f000 fc23 	bl	80013de <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000b98:	4a06      	ldr	r2, [pc, #24]	@ (8000bb4 <HAL_InitTick+0x5c>)
 8000b9a:	687b      	ldr	r3, [r7, #4]
 8000b9c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000b9e:	2300      	movs	r3, #0
 8000ba0:	e000      	b.n	8000ba4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000ba2:	2301      	movs	r3, #1
}
 8000ba4:	4618      	mov	r0, r3
 8000ba6:	3708      	adds	r7, #8
 8000ba8:	46bd      	mov	sp, r7
 8000baa:	bd80      	pop	{r7, pc}
 8000bac:	2000000c 	.word	0x2000000c
 8000bb0:	20000014 	.word	0x20000014
 8000bb4:	20000010 	.word	0x20000010

08000bb8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000bb8:	b480      	push	{r7}
 8000bba:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000bbc:	4b05      	ldr	r3, [pc, #20]	@ (8000bd4 <HAL_IncTick+0x1c>)
 8000bbe:	781b      	ldrb	r3, [r3, #0]
 8000bc0:	461a      	mov	r2, r3
 8000bc2:	4b05      	ldr	r3, [pc, #20]	@ (8000bd8 <HAL_IncTick+0x20>)
 8000bc4:	681b      	ldr	r3, [r3, #0]
 8000bc6:	4413      	add	r3, r2
 8000bc8:	4a03      	ldr	r2, [pc, #12]	@ (8000bd8 <HAL_IncTick+0x20>)
 8000bca:	6013      	str	r3, [r2, #0]
}
 8000bcc:	bf00      	nop
 8000bce:	46bd      	mov	sp, r7
 8000bd0:	bc80      	pop	{r7}
 8000bd2:	4770      	bx	lr
 8000bd4:	20000014 	.word	0x20000014
 8000bd8:	20000120 	.word	0x20000120

08000bdc <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000bdc:	b480      	push	{r7}
 8000bde:	af00      	add	r7, sp, #0
  return uwTick;
 8000be0:	4b02      	ldr	r3, [pc, #8]	@ (8000bec <HAL_GetTick+0x10>)
 8000be2:	681b      	ldr	r3, [r3, #0]
}
 8000be4:	4618      	mov	r0, r3
 8000be6:	46bd      	mov	sp, r7
 8000be8:	bc80      	pop	{r7}
 8000bea:	4770      	bx	lr
 8000bec:	20000120 	.word	0x20000120

08000bf0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000bf0:	b580      	push	{r7, lr}
 8000bf2:	b084      	sub	sp, #16
 8000bf4:	af00      	add	r7, sp, #0
 8000bf6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000bf8:	f7ff fff0 	bl	8000bdc <HAL_GetTick>
 8000bfc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000bfe:	687b      	ldr	r3, [r7, #4]
 8000c00:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000c02:	68fb      	ldr	r3, [r7, #12]
 8000c04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000c08:	d005      	beq.n	8000c16 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000c0a:	4b0a      	ldr	r3, [pc, #40]	@ (8000c34 <HAL_Delay+0x44>)
 8000c0c:	781b      	ldrb	r3, [r3, #0]
 8000c0e:	461a      	mov	r2, r3
 8000c10:	68fb      	ldr	r3, [r7, #12]
 8000c12:	4413      	add	r3, r2
 8000c14:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000c16:	bf00      	nop
 8000c18:	f7ff ffe0 	bl	8000bdc <HAL_GetTick>
 8000c1c:	4602      	mov	r2, r0
 8000c1e:	68bb      	ldr	r3, [r7, #8]
 8000c20:	1ad3      	subs	r3, r2, r3
 8000c22:	68fa      	ldr	r2, [r7, #12]
 8000c24:	429a      	cmp	r2, r3
 8000c26:	d8f7      	bhi.n	8000c18 <HAL_Delay+0x28>
  {
  }
}
 8000c28:	bf00      	nop
 8000c2a:	bf00      	nop
 8000c2c:	3710      	adds	r7, #16
 8000c2e:	46bd      	mov	sp, r7
 8000c30:	bd80      	pop	{r7, pc}
 8000c32:	bf00      	nop
 8000c34:	20000014 	.word	0x20000014

08000c38 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8000c38:	b580      	push	{r7, lr}
 8000c3a:	b084      	sub	sp, #16
 8000c3c:	af00      	add	r7, sp, #0
 8000c3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8000c40:	687b      	ldr	r3, [r7, #4]
 8000c42:	2b00      	cmp	r3, #0
 8000c44:	d101      	bne.n	8000c4a <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8000c46:	2301      	movs	r3, #1
 8000c48:	e0ed      	b.n	8000e26 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8000c4a:	687b      	ldr	r3, [r7, #4]
 8000c4c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000c50:	b2db      	uxtb	r3, r3
 8000c52:	2b00      	cmp	r3, #0
 8000c54:	d102      	bne.n	8000c5c <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8000c56:	6878      	ldr	r0, [r7, #4]
 8000c58:	f7ff fa78 	bl	800014c <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	681b      	ldr	r3, [r3, #0]
 8000c60:	681a      	ldr	r2, [r3, #0]
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	681b      	ldr	r3, [r3, #0]
 8000c66:	f042 0201 	orr.w	r2, r2, #1
 8000c6a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000c6c:	f7ff ffb6 	bl	8000bdc <HAL_GetTick>
 8000c70:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000c72:	e012      	b.n	8000c9a <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000c74:	f7ff ffb2 	bl	8000bdc <HAL_GetTick>
 8000c78:	4602      	mov	r2, r0
 8000c7a:	68fb      	ldr	r3, [r7, #12]
 8000c7c:	1ad3      	subs	r3, r2, r3
 8000c7e:	2b0a      	cmp	r3, #10
 8000c80:	d90b      	bls.n	8000c9a <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000c82:	687b      	ldr	r3, [r7, #4]
 8000c84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000c86:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8000c8a:	687b      	ldr	r3, [r7, #4]
 8000c8c:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8000c8e:	687b      	ldr	r3, [r7, #4]
 8000c90:	2205      	movs	r2, #5
 8000c92:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8000c96:	2301      	movs	r3, #1
 8000c98:	e0c5      	b.n	8000e26 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000c9a:	687b      	ldr	r3, [r7, #4]
 8000c9c:	681b      	ldr	r3, [r3, #0]
 8000c9e:	685b      	ldr	r3, [r3, #4]
 8000ca0:	f003 0301 	and.w	r3, r3, #1
 8000ca4:	2b00      	cmp	r3, #0
 8000ca6:	d0e5      	beq.n	8000c74 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8000ca8:	687b      	ldr	r3, [r7, #4]
 8000caa:	681b      	ldr	r3, [r3, #0]
 8000cac:	681a      	ldr	r2, [r3, #0]
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	681b      	ldr	r3, [r3, #0]
 8000cb2:	f022 0202 	bic.w	r2, r2, #2
 8000cb6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000cb8:	f7ff ff90 	bl	8000bdc <HAL_GetTick>
 8000cbc:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8000cbe:	e012      	b.n	8000ce6 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000cc0:	f7ff ff8c 	bl	8000bdc <HAL_GetTick>
 8000cc4:	4602      	mov	r2, r0
 8000cc6:	68fb      	ldr	r3, [r7, #12]
 8000cc8:	1ad3      	subs	r3, r2, r3
 8000cca:	2b0a      	cmp	r3, #10
 8000ccc:	d90b      	bls.n	8000ce6 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000cd2:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8000cd6:	687b      	ldr	r3, [r7, #4]
 8000cd8:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	2205      	movs	r2, #5
 8000cde:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8000ce2:	2301      	movs	r3, #1
 8000ce4:	e09f      	b.n	8000e26 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	681b      	ldr	r3, [r3, #0]
 8000cea:	685b      	ldr	r3, [r3, #4]
 8000cec:	f003 0302 	and.w	r3, r3, #2
 8000cf0:	2b00      	cmp	r3, #0
 8000cf2:	d1e5      	bne.n	8000cc0 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	7e1b      	ldrb	r3, [r3, #24]
 8000cf8:	2b01      	cmp	r3, #1
 8000cfa:	d108      	bne.n	8000d0e <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000cfc:	687b      	ldr	r3, [r7, #4]
 8000cfe:	681b      	ldr	r3, [r3, #0]
 8000d00:	681a      	ldr	r2, [r3, #0]
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	681b      	ldr	r3, [r3, #0]
 8000d06:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8000d0a:	601a      	str	r2, [r3, #0]
 8000d0c:	e007      	b.n	8000d1e <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000d0e:	687b      	ldr	r3, [r7, #4]
 8000d10:	681b      	ldr	r3, [r3, #0]
 8000d12:	681a      	ldr	r2, [r3, #0]
 8000d14:	687b      	ldr	r3, [r7, #4]
 8000d16:	681b      	ldr	r3, [r3, #0]
 8000d18:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8000d1c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8000d1e:	687b      	ldr	r3, [r7, #4]
 8000d20:	7e5b      	ldrb	r3, [r3, #25]
 8000d22:	2b01      	cmp	r3, #1
 8000d24:	d108      	bne.n	8000d38 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000d26:	687b      	ldr	r3, [r7, #4]
 8000d28:	681b      	ldr	r3, [r3, #0]
 8000d2a:	681a      	ldr	r2, [r3, #0]
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	681b      	ldr	r3, [r3, #0]
 8000d30:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8000d34:	601a      	str	r2, [r3, #0]
 8000d36:	e007      	b.n	8000d48 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	681b      	ldr	r3, [r3, #0]
 8000d3c:	681a      	ldr	r2, [r3, #0]
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	681b      	ldr	r3, [r3, #0]
 8000d42:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8000d46:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	7e9b      	ldrb	r3, [r3, #26]
 8000d4c:	2b01      	cmp	r3, #1
 8000d4e:	d108      	bne.n	8000d62 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8000d50:	687b      	ldr	r3, [r7, #4]
 8000d52:	681b      	ldr	r3, [r3, #0]
 8000d54:	681a      	ldr	r2, [r3, #0]
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	681b      	ldr	r3, [r3, #0]
 8000d5a:	f042 0220 	orr.w	r2, r2, #32
 8000d5e:	601a      	str	r2, [r3, #0]
 8000d60:	e007      	b.n	8000d72 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8000d62:	687b      	ldr	r3, [r7, #4]
 8000d64:	681b      	ldr	r3, [r3, #0]
 8000d66:	681a      	ldr	r2, [r3, #0]
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	681b      	ldr	r3, [r3, #0]
 8000d6c:	f022 0220 	bic.w	r2, r2, #32
 8000d70:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	7edb      	ldrb	r3, [r3, #27]
 8000d76:	2b01      	cmp	r3, #1
 8000d78:	d108      	bne.n	8000d8c <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8000d7a:	687b      	ldr	r3, [r7, #4]
 8000d7c:	681b      	ldr	r3, [r3, #0]
 8000d7e:	681a      	ldr	r2, [r3, #0]
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	681b      	ldr	r3, [r3, #0]
 8000d84:	f022 0210 	bic.w	r2, r2, #16
 8000d88:	601a      	str	r2, [r3, #0]
 8000d8a:	e007      	b.n	8000d9c <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	681b      	ldr	r3, [r3, #0]
 8000d90:	681a      	ldr	r2, [r3, #0]
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	681b      	ldr	r3, [r3, #0]
 8000d96:	f042 0210 	orr.w	r2, r2, #16
 8000d9a:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	7f1b      	ldrb	r3, [r3, #28]
 8000da0:	2b01      	cmp	r3, #1
 8000da2:	d108      	bne.n	8000db6 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	681b      	ldr	r3, [r3, #0]
 8000da8:	681a      	ldr	r2, [r3, #0]
 8000daa:	687b      	ldr	r3, [r7, #4]
 8000dac:	681b      	ldr	r3, [r3, #0]
 8000dae:	f042 0208 	orr.w	r2, r2, #8
 8000db2:	601a      	str	r2, [r3, #0]
 8000db4:	e007      	b.n	8000dc6 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	681b      	ldr	r3, [r3, #0]
 8000dba:	681a      	ldr	r2, [r3, #0]
 8000dbc:	687b      	ldr	r3, [r7, #4]
 8000dbe:	681b      	ldr	r3, [r3, #0]
 8000dc0:	f022 0208 	bic.w	r2, r2, #8
 8000dc4:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	7f5b      	ldrb	r3, [r3, #29]
 8000dca:	2b01      	cmp	r3, #1
 8000dcc:	d108      	bne.n	8000de0 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	681b      	ldr	r3, [r3, #0]
 8000dd2:	681a      	ldr	r2, [r3, #0]
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	681b      	ldr	r3, [r3, #0]
 8000dd8:	f042 0204 	orr.w	r2, r2, #4
 8000ddc:	601a      	str	r2, [r3, #0]
 8000dde:	e007      	b.n	8000df0 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	681b      	ldr	r3, [r3, #0]
 8000de4:	681a      	ldr	r2, [r3, #0]
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	681b      	ldr	r3, [r3, #0]
 8000dea:	f022 0204 	bic.w	r2, r2, #4
 8000dee:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	689a      	ldr	r2, [r3, #8]
 8000df4:	687b      	ldr	r3, [r7, #4]
 8000df6:	68db      	ldr	r3, [r3, #12]
 8000df8:	431a      	orrs	r2, r3
 8000dfa:	687b      	ldr	r3, [r7, #4]
 8000dfc:	691b      	ldr	r3, [r3, #16]
 8000dfe:	431a      	orrs	r2, r3
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	695b      	ldr	r3, [r3, #20]
 8000e04:	ea42 0103 	orr.w	r1, r2, r3
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	685b      	ldr	r3, [r3, #4]
 8000e0c:	1e5a      	subs	r2, r3, #1
 8000e0e:	687b      	ldr	r3, [r7, #4]
 8000e10:	681b      	ldr	r3, [r3, #0]
 8000e12:	430a      	orrs	r2, r1
 8000e14:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	2200      	movs	r2, #0
 8000e1a:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	2201      	movs	r2, #1
 8000e20:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8000e24:	2300      	movs	r3, #0
}
 8000e26:	4618      	mov	r0, r3
 8000e28:	3710      	adds	r7, #16
 8000e2a:	46bd      	mov	sp, r7
 8000e2c:	bd80      	pop	{r7, pc}

08000e2e <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8000e2e:	b480      	push	{r7}
 8000e30:	b087      	sub	sp, #28
 8000e32:	af00      	add	r7, sp, #0
 8000e34:	6078      	str	r0, [r7, #4]
 8000e36:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	681b      	ldr	r3, [r3, #0]
 8000e3c:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000e44:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8000e46:	7cfb      	ldrb	r3, [r7, #19]
 8000e48:	2b01      	cmp	r3, #1
 8000e4a:	d003      	beq.n	8000e54 <HAL_CAN_ConfigFilter+0x26>
 8000e4c:	7cfb      	ldrb	r3, [r7, #19]
 8000e4e:	2b02      	cmp	r3, #2
 8000e50:	f040 80aa 	bne.w	8000fa8 <HAL_CAN_ConfigFilter+0x17a>
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif /* CAN3 */

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8000e54:	697b      	ldr	r3, [r7, #20]
 8000e56:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8000e5a:	f043 0201 	orr.w	r2, r3, #1
 8000e5e:	697b      	ldr	r3, [r7, #20]
 8000e60:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif /* CAN3 */
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8000e64:	683b      	ldr	r3, [r7, #0]
 8000e66:	695b      	ldr	r3, [r3, #20]
 8000e68:	f003 031f 	and.w	r3, r3, #31
 8000e6c:	2201      	movs	r2, #1
 8000e6e:	fa02 f303 	lsl.w	r3, r2, r3
 8000e72:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8000e74:	697b      	ldr	r3, [r7, #20]
 8000e76:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8000e7a:	68fb      	ldr	r3, [r7, #12]
 8000e7c:	43db      	mvns	r3, r3
 8000e7e:	401a      	ands	r2, r3
 8000e80:	697b      	ldr	r3, [r7, #20]
 8000e82:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8000e86:	683b      	ldr	r3, [r7, #0]
 8000e88:	69db      	ldr	r3, [r3, #28]
 8000e8a:	2b00      	cmp	r3, #0
 8000e8c:	d123      	bne.n	8000ed6 <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8000e8e:	697b      	ldr	r3, [r7, #20]
 8000e90:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8000e94:	68fb      	ldr	r3, [r7, #12]
 8000e96:	43db      	mvns	r3, r3
 8000e98:	401a      	ands	r2, r3
 8000e9a:	697b      	ldr	r3, [r7, #20]
 8000e9c:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8000ea0:	683b      	ldr	r3, [r7, #0]
 8000ea2:	68db      	ldr	r3, [r3, #12]
 8000ea4:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8000ea6:	683b      	ldr	r3, [r7, #0]
 8000ea8:	685b      	ldr	r3, [r3, #4]
 8000eaa:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000eac:	683a      	ldr	r2, [r7, #0]
 8000eae:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8000eb0:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000eb2:	697b      	ldr	r3, [r7, #20]
 8000eb4:	3248      	adds	r2, #72	@ 0x48
 8000eb6:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000eba:	683b      	ldr	r3, [r7, #0]
 8000ebc:	689b      	ldr	r3, [r3, #8]
 8000ebe:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8000ec0:	683b      	ldr	r3, [r7, #0]
 8000ec2:	681b      	ldr	r3, [r3, #0]
 8000ec4:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000ec6:	683b      	ldr	r3, [r7, #0]
 8000ec8:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000eca:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000ecc:	6979      	ldr	r1, [r7, #20]
 8000ece:	3348      	adds	r3, #72	@ 0x48
 8000ed0:	00db      	lsls	r3, r3, #3
 8000ed2:	440b      	add	r3, r1
 8000ed4:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8000ed6:	683b      	ldr	r3, [r7, #0]
 8000ed8:	69db      	ldr	r3, [r3, #28]
 8000eda:	2b01      	cmp	r3, #1
 8000edc:	d122      	bne.n	8000f24 <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8000ede:	697b      	ldr	r3, [r7, #20]
 8000ee0:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8000ee4:	68fb      	ldr	r3, [r7, #12]
 8000ee6:	431a      	orrs	r2, r3
 8000ee8:	697b      	ldr	r3, [r7, #20]
 8000eea:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8000eee:	683b      	ldr	r3, [r7, #0]
 8000ef0:	681b      	ldr	r3, [r3, #0]
 8000ef2:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8000ef4:	683b      	ldr	r3, [r7, #0]
 8000ef6:	685b      	ldr	r3, [r3, #4]
 8000ef8:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000efa:	683a      	ldr	r2, [r7, #0]
 8000efc:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8000efe:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000f00:	697b      	ldr	r3, [r7, #20]
 8000f02:	3248      	adds	r2, #72	@ 0x48
 8000f04:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000f08:	683b      	ldr	r3, [r7, #0]
 8000f0a:	689b      	ldr	r3, [r3, #8]
 8000f0c:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8000f0e:	683b      	ldr	r3, [r7, #0]
 8000f10:	68db      	ldr	r3, [r3, #12]
 8000f12:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000f14:	683b      	ldr	r3, [r7, #0]
 8000f16:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000f18:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000f1a:	6979      	ldr	r1, [r7, #20]
 8000f1c:	3348      	adds	r3, #72	@ 0x48
 8000f1e:	00db      	lsls	r3, r3, #3
 8000f20:	440b      	add	r3, r1
 8000f22:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8000f24:	683b      	ldr	r3, [r7, #0]
 8000f26:	699b      	ldr	r3, [r3, #24]
 8000f28:	2b00      	cmp	r3, #0
 8000f2a:	d109      	bne.n	8000f40 <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8000f2c:	697b      	ldr	r3, [r7, #20]
 8000f2e:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8000f32:	68fb      	ldr	r3, [r7, #12]
 8000f34:	43db      	mvns	r3, r3
 8000f36:	401a      	ands	r2, r3
 8000f38:	697b      	ldr	r3, [r7, #20]
 8000f3a:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 8000f3e:	e007      	b.n	8000f50 <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8000f40:	697b      	ldr	r3, [r7, #20]
 8000f42:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8000f46:	68fb      	ldr	r3, [r7, #12]
 8000f48:	431a      	orrs	r2, r3
 8000f4a:	697b      	ldr	r3, [r7, #20]
 8000f4c:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8000f50:	683b      	ldr	r3, [r7, #0]
 8000f52:	691b      	ldr	r3, [r3, #16]
 8000f54:	2b00      	cmp	r3, #0
 8000f56:	d109      	bne.n	8000f6c <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8000f58:	697b      	ldr	r3, [r7, #20]
 8000f5a:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8000f5e:	68fb      	ldr	r3, [r7, #12]
 8000f60:	43db      	mvns	r3, r3
 8000f62:	401a      	ands	r2, r3
 8000f64:	697b      	ldr	r3, [r7, #20]
 8000f66:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 8000f6a:	e007      	b.n	8000f7c <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8000f6c:	697b      	ldr	r3, [r7, #20]
 8000f6e:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8000f72:	68fb      	ldr	r3, [r7, #12]
 8000f74:	431a      	orrs	r2, r3
 8000f76:	697b      	ldr	r3, [r7, #20]
 8000f78:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8000f7c:	683b      	ldr	r3, [r7, #0]
 8000f7e:	6a1b      	ldr	r3, [r3, #32]
 8000f80:	2b01      	cmp	r3, #1
 8000f82:	d107      	bne.n	8000f94 <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8000f84:	697b      	ldr	r3, [r7, #20]
 8000f86:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8000f8a:	68fb      	ldr	r3, [r7, #12]
 8000f8c:	431a      	orrs	r2, r3
 8000f8e:	697b      	ldr	r3, [r7, #20]
 8000f90:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8000f94:	697b      	ldr	r3, [r7, #20]
 8000f96:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8000f9a:	f023 0201 	bic.w	r2, r3, #1
 8000f9e:	697b      	ldr	r3, [r7, #20]
 8000fa0:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 8000fa4:	2300      	movs	r3, #0
 8000fa6:	e006      	b.n	8000fb6 <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000fac:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8000fb4:	2301      	movs	r3, #1
  }
}
 8000fb6:	4618      	mov	r0, r3
 8000fb8:	371c      	adds	r7, #28
 8000fba:	46bd      	mov	sp, r7
 8000fbc:	bc80      	pop	{r7}
 8000fbe:	4770      	bx	lr

08000fc0 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	b084      	sub	sp, #16
 8000fc4:	af00      	add	r7, sp, #0
 8000fc6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000fce:	b2db      	uxtb	r3, r3
 8000fd0:	2b01      	cmp	r3, #1
 8000fd2:	d12e      	bne.n	8001032 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	2202      	movs	r2, #2
 8000fd8:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	681b      	ldr	r3, [r3, #0]
 8000fe0:	681a      	ldr	r2, [r3, #0]
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	681b      	ldr	r3, [r3, #0]
 8000fe6:	f022 0201 	bic.w	r2, r2, #1
 8000fea:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8000fec:	f7ff fdf6 	bl	8000bdc <HAL_GetTick>
 8000ff0:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8000ff2:	e012      	b.n	800101a <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000ff4:	f7ff fdf2 	bl	8000bdc <HAL_GetTick>
 8000ff8:	4602      	mov	r2, r0
 8000ffa:	68fb      	ldr	r3, [r7, #12]
 8000ffc:	1ad3      	subs	r3, r2, r3
 8000ffe:	2b0a      	cmp	r3, #10
 8001000:	d90b      	bls.n	800101a <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001006:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	2205      	movs	r2, #5
 8001012:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8001016:	2301      	movs	r3, #1
 8001018:	e012      	b.n	8001040 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	681b      	ldr	r3, [r3, #0]
 800101e:	685b      	ldr	r3, [r3, #4]
 8001020:	f003 0301 	and.w	r3, r3, #1
 8001024:	2b00      	cmp	r3, #0
 8001026:	d1e5      	bne.n	8000ff4 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	2200      	movs	r2, #0
 800102c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 800102e:	2300      	movs	r3, #0
 8001030:	e006      	b.n	8001040 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001036:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800103e:	2301      	movs	r3, #1
  }
}
 8001040:	4618      	mov	r0, r3
 8001042:	3710      	adds	r7, #16
 8001044:	46bd      	mov	sp, r7
 8001046:	bd80      	pop	{r7, pc}

08001048 <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8001048:	b480      	push	{r7}
 800104a:	b089      	sub	sp, #36	@ 0x24
 800104c:	af00      	add	r7, sp, #0
 800104e:	60f8      	str	r0, [r7, #12]
 8001050:	60b9      	str	r1, [r7, #8]
 8001052:	607a      	str	r2, [r7, #4]
 8001054:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8001056:	68fb      	ldr	r3, [r7, #12]
 8001058:	f893 3020 	ldrb.w	r3, [r3, #32]
 800105c:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 800105e:	68fb      	ldr	r3, [r7, #12]
 8001060:	681b      	ldr	r3, [r3, #0]
 8001062:	689b      	ldr	r3, [r3, #8]
 8001064:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8001066:	7ffb      	ldrb	r3, [r7, #31]
 8001068:	2b01      	cmp	r3, #1
 800106a:	d003      	beq.n	8001074 <HAL_CAN_AddTxMessage+0x2c>
 800106c:	7ffb      	ldrb	r3, [r7, #31]
 800106e:	2b02      	cmp	r3, #2
 8001070:	f040 80ad 	bne.w	80011ce <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8001074:	69bb      	ldr	r3, [r7, #24]
 8001076:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800107a:	2b00      	cmp	r3, #0
 800107c:	d10a      	bne.n	8001094 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 800107e:	69bb      	ldr	r3, [r7, #24]
 8001080:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8001084:	2b00      	cmp	r3, #0
 8001086:	d105      	bne.n	8001094 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8001088:	69bb      	ldr	r3, [r7, #24]
 800108a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 800108e:	2b00      	cmp	r3, #0
 8001090:	f000 8095 	beq.w	80011be <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8001094:	69bb      	ldr	r3, [r7, #24]
 8001096:	0e1b      	lsrs	r3, r3, #24
 8001098:	f003 0303 	and.w	r3, r3, #3
 800109c:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 800109e:	2201      	movs	r2, #1
 80010a0:	697b      	ldr	r3, [r7, #20]
 80010a2:	409a      	lsls	r2, r3
 80010a4:	683b      	ldr	r3, [r7, #0]
 80010a6:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 80010a8:	68bb      	ldr	r3, [r7, #8]
 80010aa:	689b      	ldr	r3, [r3, #8]
 80010ac:	2b00      	cmp	r3, #0
 80010ae:	d10d      	bne.n	80010cc <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80010b0:	68bb      	ldr	r3, [r7, #8]
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 80010b6:	68bb      	ldr	r3, [r7, #8]
 80010b8:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80010ba:	68f9      	ldr	r1, [r7, #12]
 80010bc:	6809      	ldr	r1, [r1, #0]
 80010be:	431a      	orrs	r2, r3
 80010c0:	697b      	ldr	r3, [r7, #20]
 80010c2:	3318      	adds	r3, #24
 80010c4:	011b      	lsls	r3, r3, #4
 80010c6:	440b      	add	r3, r1
 80010c8:	601a      	str	r2, [r3, #0]
 80010ca:	e00f      	b.n	80010ec <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80010cc:	68bb      	ldr	r3, [r7, #8]
 80010ce:	685b      	ldr	r3, [r3, #4]
 80010d0:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 80010d2:	68bb      	ldr	r3, [r7, #8]
 80010d4:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80010d6:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 80010d8:	68bb      	ldr	r3, [r7, #8]
 80010da:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80010dc:	68f9      	ldr	r1, [r7, #12]
 80010de:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 80010e0:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80010e2:	697b      	ldr	r3, [r7, #20]
 80010e4:	3318      	adds	r3, #24
 80010e6:	011b      	lsls	r3, r3, #4
 80010e8:	440b      	add	r3, r1
 80010ea:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 80010ec:	68fb      	ldr	r3, [r7, #12]
 80010ee:	6819      	ldr	r1, [r3, #0]
 80010f0:	68bb      	ldr	r3, [r7, #8]
 80010f2:	691a      	ldr	r2, [r3, #16]
 80010f4:	697b      	ldr	r3, [r7, #20]
 80010f6:	3318      	adds	r3, #24
 80010f8:	011b      	lsls	r3, r3, #4
 80010fa:	440b      	add	r3, r1
 80010fc:	3304      	adds	r3, #4
 80010fe:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8001100:	68bb      	ldr	r3, [r7, #8]
 8001102:	7d1b      	ldrb	r3, [r3, #20]
 8001104:	2b01      	cmp	r3, #1
 8001106:	d111      	bne.n	800112c <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8001108:	68fb      	ldr	r3, [r7, #12]
 800110a:	681a      	ldr	r2, [r3, #0]
 800110c:	697b      	ldr	r3, [r7, #20]
 800110e:	3318      	adds	r3, #24
 8001110:	011b      	lsls	r3, r3, #4
 8001112:	4413      	add	r3, r2
 8001114:	3304      	adds	r3, #4
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	68fa      	ldr	r2, [r7, #12]
 800111a:	6811      	ldr	r1, [r2, #0]
 800111c:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001120:	697b      	ldr	r3, [r7, #20]
 8001122:	3318      	adds	r3, #24
 8001124:	011b      	lsls	r3, r3, #4
 8001126:	440b      	add	r3, r1
 8001128:	3304      	adds	r3, #4
 800112a:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	3307      	adds	r3, #7
 8001130:	781b      	ldrb	r3, [r3, #0]
 8001132:	061a      	lsls	r2, r3, #24
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	3306      	adds	r3, #6
 8001138:	781b      	ldrb	r3, [r3, #0]
 800113a:	041b      	lsls	r3, r3, #16
 800113c:	431a      	orrs	r2, r3
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	3305      	adds	r3, #5
 8001142:	781b      	ldrb	r3, [r3, #0]
 8001144:	021b      	lsls	r3, r3, #8
 8001146:	4313      	orrs	r3, r2
 8001148:	687a      	ldr	r2, [r7, #4]
 800114a:	3204      	adds	r2, #4
 800114c:	7812      	ldrb	r2, [r2, #0]
 800114e:	4610      	mov	r0, r2
 8001150:	68fa      	ldr	r2, [r7, #12]
 8001152:	6811      	ldr	r1, [r2, #0]
 8001154:	ea43 0200 	orr.w	r2, r3, r0
 8001158:	697b      	ldr	r3, [r7, #20]
 800115a:	011b      	lsls	r3, r3, #4
 800115c:	440b      	add	r3, r1
 800115e:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 8001162:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	3303      	adds	r3, #3
 8001168:	781b      	ldrb	r3, [r3, #0]
 800116a:	061a      	lsls	r2, r3, #24
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	3302      	adds	r3, #2
 8001170:	781b      	ldrb	r3, [r3, #0]
 8001172:	041b      	lsls	r3, r3, #16
 8001174:	431a      	orrs	r2, r3
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	3301      	adds	r3, #1
 800117a:	781b      	ldrb	r3, [r3, #0]
 800117c:	021b      	lsls	r3, r3, #8
 800117e:	4313      	orrs	r3, r2
 8001180:	687a      	ldr	r2, [r7, #4]
 8001182:	7812      	ldrb	r2, [r2, #0]
 8001184:	4610      	mov	r0, r2
 8001186:	68fa      	ldr	r2, [r7, #12]
 8001188:	6811      	ldr	r1, [r2, #0]
 800118a:	ea43 0200 	orr.w	r2, r3, r0
 800118e:	697b      	ldr	r3, [r7, #20]
 8001190:	011b      	lsls	r3, r3, #4
 8001192:	440b      	add	r3, r1
 8001194:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 8001198:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 800119a:	68fb      	ldr	r3, [r7, #12]
 800119c:	681a      	ldr	r2, [r3, #0]
 800119e:	697b      	ldr	r3, [r7, #20]
 80011a0:	3318      	adds	r3, #24
 80011a2:	011b      	lsls	r3, r3, #4
 80011a4:	4413      	add	r3, r2
 80011a6:	681b      	ldr	r3, [r3, #0]
 80011a8:	68fa      	ldr	r2, [r7, #12]
 80011aa:	6811      	ldr	r1, [r2, #0]
 80011ac:	f043 0201 	orr.w	r2, r3, #1
 80011b0:	697b      	ldr	r3, [r7, #20]
 80011b2:	3318      	adds	r3, #24
 80011b4:	011b      	lsls	r3, r3, #4
 80011b6:	440b      	add	r3, r1
 80011b8:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 80011ba:	2300      	movs	r3, #0
 80011bc:	e00e      	b.n	80011dc <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80011be:	68fb      	ldr	r3, [r7, #12]
 80011c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80011c2:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80011c6:	68fb      	ldr	r3, [r7, #12]
 80011c8:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 80011ca:	2301      	movs	r3, #1
 80011cc:	e006      	b.n	80011dc <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80011ce:	68fb      	ldr	r3, [r7, #12]
 80011d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80011d2:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80011d6:	68fb      	ldr	r3, [r7, #12]
 80011d8:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80011da:	2301      	movs	r3, #1
  }
}
 80011dc:	4618      	mov	r0, r3
 80011de:	3724      	adds	r7, #36	@ 0x24
 80011e0:	46bd      	mov	sp, r7
 80011e2:	bc80      	pop	{r7}
 80011e4:	4770      	bx	lr

080011e6 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 80011e6:	b480      	push	{r7}
 80011e8:	b085      	sub	sp, #20
 80011ea:	af00      	add	r7, sp, #0
 80011ec:	6078      	str	r0, [r7, #4]
 80011ee:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80011f6:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 80011f8:	7bfb      	ldrb	r3, [r7, #15]
 80011fa:	2b01      	cmp	r3, #1
 80011fc:	d002      	beq.n	8001204 <HAL_CAN_ActivateNotification+0x1e>
 80011fe:	7bfb      	ldrb	r3, [r7, #15]
 8001200:	2b02      	cmp	r3, #2
 8001202:	d109      	bne.n	8001218 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	6959      	ldr	r1, [r3, #20]
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	681b      	ldr	r3, [r3, #0]
 800120e:	683a      	ldr	r2, [r7, #0]
 8001210:	430a      	orrs	r2, r1
 8001212:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8001214:	2300      	movs	r3, #0
 8001216:	e006      	b.n	8001226 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800121c:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001224:	2301      	movs	r3, #1
  }
}
 8001226:	4618      	mov	r0, r3
 8001228:	3714      	adds	r7, #20
 800122a:	46bd      	mov	sp, r7
 800122c:	bc80      	pop	{r7}
 800122e:	4770      	bx	lr

08001230 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001230:	b480      	push	{r7}
 8001232:	b085      	sub	sp, #20
 8001234:	af00      	add	r7, sp, #0
 8001236:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	f003 0307 	and.w	r3, r3, #7
 800123e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001240:	4b0c      	ldr	r3, [pc, #48]	@ (8001274 <__NVIC_SetPriorityGrouping+0x44>)
 8001242:	68db      	ldr	r3, [r3, #12]
 8001244:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001246:	68ba      	ldr	r2, [r7, #8]
 8001248:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800124c:	4013      	ands	r3, r2
 800124e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001250:	68fb      	ldr	r3, [r7, #12]
 8001252:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001254:	68bb      	ldr	r3, [r7, #8]
 8001256:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001258:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800125c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001260:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001262:	4a04      	ldr	r2, [pc, #16]	@ (8001274 <__NVIC_SetPriorityGrouping+0x44>)
 8001264:	68bb      	ldr	r3, [r7, #8]
 8001266:	60d3      	str	r3, [r2, #12]
}
 8001268:	bf00      	nop
 800126a:	3714      	adds	r7, #20
 800126c:	46bd      	mov	sp, r7
 800126e:	bc80      	pop	{r7}
 8001270:	4770      	bx	lr
 8001272:	bf00      	nop
 8001274:	e000ed00 	.word	0xe000ed00

08001278 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001278:	b480      	push	{r7}
 800127a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800127c:	4b04      	ldr	r3, [pc, #16]	@ (8001290 <__NVIC_GetPriorityGrouping+0x18>)
 800127e:	68db      	ldr	r3, [r3, #12]
 8001280:	0a1b      	lsrs	r3, r3, #8
 8001282:	f003 0307 	and.w	r3, r3, #7
}
 8001286:	4618      	mov	r0, r3
 8001288:	46bd      	mov	sp, r7
 800128a:	bc80      	pop	{r7}
 800128c:	4770      	bx	lr
 800128e:	bf00      	nop
 8001290:	e000ed00 	.word	0xe000ed00

08001294 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001294:	b480      	push	{r7}
 8001296:	b083      	sub	sp, #12
 8001298:	af00      	add	r7, sp, #0
 800129a:	4603      	mov	r3, r0
 800129c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800129e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	db0b      	blt.n	80012be <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80012a6:	79fb      	ldrb	r3, [r7, #7]
 80012a8:	f003 021f 	and.w	r2, r3, #31
 80012ac:	4906      	ldr	r1, [pc, #24]	@ (80012c8 <__NVIC_EnableIRQ+0x34>)
 80012ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012b2:	095b      	lsrs	r3, r3, #5
 80012b4:	2001      	movs	r0, #1
 80012b6:	fa00 f202 	lsl.w	r2, r0, r2
 80012ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80012be:	bf00      	nop
 80012c0:	370c      	adds	r7, #12
 80012c2:	46bd      	mov	sp, r7
 80012c4:	bc80      	pop	{r7}
 80012c6:	4770      	bx	lr
 80012c8:	e000e100 	.word	0xe000e100

080012cc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80012cc:	b480      	push	{r7}
 80012ce:	b083      	sub	sp, #12
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	4603      	mov	r3, r0
 80012d4:	6039      	str	r1, [r7, #0]
 80012d6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80012d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012dc:	2b00      	cmp	r3, #0
 80012de:	db0a      	blt.n	80012f6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012e0:	683b      	ldr	r3, [r7, #0]
 80012e2:	b2da      	uxtb	r2, r3
 80012e4:	490c      	ldr	r1, [pc, #48]	@ (8001318 <__NVIC_SetPriority+0x4c>)
 80012e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012ea:	0112      	lsls	r2, r2, #4
 80012ec:	b2d2      	uxtb	r2, r2
 80012ee:	440b      	add	r3, r1
 80012f0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80012f4:	e00a      	b.n	800130c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012f6:	683b      	ldr	r3, [r7, #0]
 80012f8:	b2da      	uxtb	r2, r3
 80012fa:	4908      	ldr	r1, [pc, #32]	@ (800131c <__NVIC_SetPriority+0x50>)
 80012fc:	79fb      	ldrb	r3, [r7, #7]
 80012fe:	f003 030f 	and.w	r3, r3, #15
 8001302:	3b04      	subs	r3, #4
 8001304:	0112      	lsls	r2, r2, #4
 8001306:	b2d2      	uxtb	r2, r2
 8001308:	440b      	add	r3, r1
 800130a:	761a      	strb	r2, [r3, #24]
}
 800130c:	bf00      	nop
 800130e:	370c      	adds	r7, #12
 8001310:	46bd      	mov	sp, r7
 8001312:	bc80      	pop	{r7}
 8001314:	4770      	bx	lr
 8001316:	bf00      	nop
 8001318:	e000e100 	.word	0xe000e100
 800131c:	e000ed00 	.word	0xe000ed00

08001320 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001320:	b480      	push	{r7}
 8001322:	b089      	sub	sp, #36	@ 0x24
 8001324:	af00      	add	r7, sp, #0
 8001326:	60f8      	str	r0, [r7, #12]
 8001328:	60b9      	str	r1, [r7, #8]
 800132a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800132c:	68fb      	ldr	r3, [r7, #12]
 800132e:	f003 0307 	and.w	r3, r3, #7
 8001332:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001334:	69fb      	ldr	r3, [r7, #28]
 8001336:	f1c3 0307 	rsb	r3, r3, #7
 800133a:	2b04      	cmp	r3, #4
 800133c:	bf28      	it	cs
 800133e:	2304      	movcs	r3, #4
 8001340:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001342:	69fb      	ldr	r3, [r7, #28]
 8001344:	3304      	adds	r3, #4
 8001346:	2b06      	cmp	r3, #6
 8001348:	d902      	bls.n	8001350 <NVIC_EncodePriority+0x30>
 800134a:	69fb      	ldr	r3, [r7, #28]
 800134c:	3b03      	subs	r3, #3
 800134e:	e000      	b.n	8001352 <NVIC_EncodePriority+0x32>
 8001350:	2300      	movs	r3, #0
 8001352:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001354:	f04f 32ff 	mov.w	r2, #4294967295
 8001358:	69bb      	ldr	r3, [r7, #24]
 800135a:	fa02 f303 	lsl.w	r3, r2, r3
 800135e:	43da      	mvns	r2, r3
 8001360:	68bb      	ldr	r3, [r7, #8]
 8001362:	401a      	ands	r2, r3
 8001364:	697b      	ldr	r3, [r7, #20]
 8001366:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001368:	f04f 31ff 	mov.w	r1, #4294967295
 800136c:	697b      	ldr	r3, [r7, #20]
 800136e:	fa01 f303 	lsl.w	r3, r1, r3
 8001372:	43d9      	mvns	r1, r3
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001378:	4313      	orrs	r3, r2
         );
}
 800137a:	4618      	mov	r0, r3
 800137c:	3724      	adds	r7, #36	@ 0x24
 800137e:	46bd      	mov	sp, r7
 8001380:	bc80      	pop	{r7}
 8001382:	4770      	bx	lr

08001384 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001384:	b580      	push	{r7, lr}
 8001386:	b082      	sub	sp, #8
 8001388:	af00      	add	r7, sp, #0
 800138a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	3b01      	subs	r3, #1
 8001390:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001394:	d301      	bcc.n	800139a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001396:	2301      	movs	r3, #1
 8001398:	e00f      	b.n	80013ba <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800139a:	4a0a      	ldr	r2, [pc, #40]	@ (80013c4 <SysTick_Config+0x40>)
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	3b01      	subs	r3, #1
 80013a0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80013a2:	210f      	movs	r1, #15
 80013a4:	f04f 30ff 	mov.w	r0, #4294967295
 80013a8:	f7ff ff90 	bl	80012cc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80013ac:	4b05      	ldr	r3, [pc, #20]	@ (80013c4 <SysTick_Config+0x40>)
 80013ae:	2200      	movs	r2, #0
 80013b0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80013b2:	4b04      	ldr	r3, [pc, #16]	@ (80013c4 <SysTick_Config+0x40>)
 80013b4:	2207      	movs	r2, #7
 80013b6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80013b8:	2300      	movs	r3, #0
}
 80013ba:	4618      	mov	r0, r3
 80013bc:	3708      	adds	r7, #8
 80013be:	46bd      	mov	sp, r7
 80013c0:	bd80      	pop	{r7, pc}
 80013c2:	bf00      	nop
 80013c4:	e000e010 	.word	0xe000e010

080013c8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80013c8:	b580      	push	{r7, lr}
 80013ca:	b082      	sub	sp, #8
 80013cc:	af00      	add	r7, sp, #0
 80013ce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80013d0:	6878      	ldr	r0, [r7, #4]
 80013d2:	f7ff ff2d 	bl	8001230 <__NVIC_SetPriorityGrouping>
}
 80013d6:	bf00      	nop
 80013d8:	3708      	adds	r7, #8
 80013da:	46bd      	mov	sp, r7
 80013dc:	bd80      	pop	{r7, pc}

080013de <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80013de:	b580      	push	{r7, lr}
 80013e0:	b086      	sub	sp, #24
 80013e2:	af00      	add	r7, sp, #0
 80013e4:	4603      	mov	r3, r0
 80013e6:	60b9      	str	r1, [r7, #8]
 80013e8:	607a      	str	r2, [r7, #4]
 80013ea:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80013ec:	2300      	movs	r3, #0
 80013ee:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80013f0:	f7ff ff42 	bl	8001278 <__NVIC_GetPriorityGrouping>
 80013f4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80013f6:	687a      	ldr	r2, [r7, #4]
 80013f8:	68b9      	ldr	r1, [r7, #8]
 80013fa:	6978      	ldr	r0, [r7, #20]
 80013fc:	f7ff ff90 	bl	8001320 <NVIC_EncodePriority>
 8001400:	4602      	mov	r2, r0
 8001402:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001406:	4611      	mov	r1, r2
 8001408:	4618      	mov	r0, r3
 800140a:	f7ff ff5f 	bl	80012cc <__NVIC_SetPriority>
}
 800140e:	bf00      	nop
 8001410:	3718      	adds	r7, #24
 8001412:	46bd      	mov	sp, r7
 8001414:	bd80      	pop	{r7, pc}

08001416 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001416:	b580      	push	{r7, lr}
 8001418:	b082      	sub	sp, #8
 800141a:	af00      	add	r7, sp, #0
 800141c:	4603      	mov	r3, r0
 800141e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001420:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001424:	4618      	mov	r0, r3
 8001426:	f7ff ff35 	bl	8001294 <__NVIC_EnableIRQ>
}
 800142a:	bf00      	nop
 800142c:	3708      	adds	r7, #8
 800142e:	46bd      	mov	sp, r7
 8001430:	bd80      	pop	{r7, pc}

08001432 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001432:	b580      	push	{r7, lr}
 8001434:	b082      	sub	sp, #8
 8001436:	af00      	add	r7, sp, #0
 8001438:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800143a:	6878      	ldr	r0, [r7, #4]
 800143c:	f7ff ffa2 	bl	8001384 <SysTick_Config>
 8001440:	4603      	mov	r3, r0
}
 8001442:	4618      	mov	r0, r3
 8001444:	3708      	adds	r7, #8
 8001446:	46bd      	mov	sp, r7
 8001448:	bd80      	pop	{r7, pc}
	...

0800144c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800144c:	b480      	push	{r7}
 800144e:	b08b      	sub	sp, #44	@ 0x2c
 8001450:	af00      	add	r7, sp, #0
 8001452:	6078      	str	r0, [r7, #4]
 8001454:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001456:	2300      	movs	r3, #0
 8001458:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800145a:	2300      	movs	r3, #0
 800145c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800145e:	e169      	b.n	8001734 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001460:	2201      	movs	r2, #1
 8001462:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001464:	fa02 f303 	lsl.w	r3, r2, r3
 8001468:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800146a:	683b      	ldr	r3, [r7, #0]
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	69fa      	ldr	r2, [r7, #28]
 8001470:	4013      	ands	r3, r2
 8001472:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001474:	69ba      	ldr	r2, [r7, #24]
 8001476:	69fb      	ldr	r3, [r7, #28]
 8001478:	429a      	cmp	r2, r3
 800147a:	f040 8158 	bne.w	800172e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800147e:	683b      	ldr	r3, [r7, #0]
 8001480:	685b      	ldr	r3, [r3, #4]
 8001482:	4a9a      	ldr	r2, [pc, #616]	@ (80016ec <HAL_GPIO_Init+0x2a0>)
 8001484:	4293      	cmp	r3, r2
 8001486:	d05e      	beq.n	8001546 <HAL_GPIO_Init+0xfa>
 8001488:	4a98      	ldr	r2, [pc, #608]	@ (80016ec <HAL_GPIO_Init+0x2a0>)
 800148a:	4293      	cmp	r3, r2
 800148c:	d875      	bhi.n	800157a <HAL_GPIO_Init+0x12e>
 800148e:	4a98      	ldr	r2, [pc, #608]	@ (80016f0 <HAL_GPIO_Init+0x2a4>)
 8001490:	4293      	cmp	r3, r2
 8001492:	d058      	beq.n	8001546 <HAL_GPIO_Init+0xfa>
 8001494:	4a96      	ldr	r2, [pc, #600]	@ (80016f0 <HAL_GPIO_Init+0x2a4>)
 8001496:	4293      	cmp	r3, r2
 8001498:	d86f      	bhi.n	800157a <HAL_GPIO_Init+0x12e>
 800149a:	4a96      	ldr	r2, [pc, #600]	@ (80016f4 <HAL_GPIO_Init+0x2a8>)
 800149c:	4293      	cmp	r3, r2
 800149e:	d052      	beq.n	8001546 <HAL_GPIO_Init+0xfa>
 80014a0:	4a94      	ldr	r2, [pc, #592]	@ (80016f4 <HAL_GPIO_Init+0x2a8>)
 80014a2:	4293      	cmp	r3, r2
 80014a4:	d869      	bhi.n	800157a <HAL_GPIO_Init+0x12e>
 80014a6:	4a94      	ldr	r2, [pc, #592]	@ (80016f8 <HAL_GPIO_Init+0x2ac>)
 80014a8:	4293      	cmp	r3, r2
 80014aa:	d04c      	beq.n	8001546 <HAL_GPIO_Init+0xfa>
 80014ac:	4a92      	ldr	r2, [pc, #584]	@ (80016f8 <HAL_GPIO_Init+0x2ac>)
 80014ae:	4293      	cmp	r3, r2
 80014b0:	d863      	bhi.n	800157a <HAL_GPIO_Init+0x12e>
 80014b2:	4a92      	ldr	r2, [pc, #584]	@ (80016fc <HAL_GPIO_Init+0x2b0>)
 80014b4:	4293      	cmp	r3, r2
 80014b6:	d046      	beq.n	8001546 <HAL_GPIO_Init+0xfa>
 80014b8:	4a90      	ldr	r2, [pc, #576]	@ (80016fc <HAL_GPIO_Init+0x2b0>)
 80014ba:	4293      	cmp	r3, r2
 80014bc:	d85d      	bhi.n	800157a <HAL_GPIO_Init+0x12e>
 80014be:	2b12      	cmp	r3, #18
 80014c0:	d82a      	bhi.n	8001518 <HAL_GPIO_Init+0xcc>
 80014c2:	2b12      	cmp	r3, #18
 80014c4:	d859      	bhi.n	800157a <HAL_GPIO_Init+0x12e>
 80014c6:	a201      	add	r2, pc, #4	@ (adr r2, 80014cc <HAL_GPIO_Init+0x80>)
 80014c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80014cc:	08001547 	.word	0x08001547
 80014d0:	08001521 	.word	0x08001521
 80014d4:	08001533 	.word	0x08001533
 80014d8:	08001575 	.word	0x08001575
 80014dc:	0800157b 	.word	0x0800157b
 80014e0:	0800157b 	.word	0x0800157b
 80014e4:	0800157b 	.word	0x0800157b
 80014e8:	0800157b 	.word	0x0800157b
 80014ec:	0800157b 	.word	0x0800157b
 80014f0:	0800157b 	.word	0x0800157b
 80014f4:	0800157b 	.word	0x0800157b
 80014f8:	0800157b 	.word	0x0800157b
 80014fc:	0800157b 	.word	0x0800157b
 8001500:	0800157b 	.word	0x0800157b
 8001504:	0800157b 	.word	0x0800157b
 8001508:	0800157b 	.word	0x0800157b
 800150c:	0800157b 	.word	0x0800157b
 8001510:	08001529 	.word	0x08001529
 8001514:	0800153d 	.word	0x0800153d
 8001518:	4a79      	ldr	r2, [pc, #484]	@ (8001700 <HAL_GPIO_Init+0x2b4>)
 800151a:	4293      	cmp	r3, r2
 800151c:	d013      	beq.n	8001546 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800151e:	e02c      	b.n	800157a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001520:	683b      	ldr	r3, [r7, #0]
 8001522:	68db      	ldr	r3, [r3, #12]
 8001524:	623b      	str	r3, [r7, #32]
          break;
 8001526:	e029      	b.n	800157c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001528:	683b      	ldr	r3, [r7, #0]
 800152a:	68db      	ldr	r3, [r3, #12]
 800152c:	3304      	adds	r3, #4
 800152e:	623b      	str	r3, [r7, #32]
          break;
 8001530:	e024      	b.n	800157c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001532:	683b      	ldr	r3, [r7, #0]
 8001534:	68db      	ldr	r3, [r3, #12]
 8001536:	3308      	adds	r3, #8
 8001538:	623b      	str	r3, [r7, #32]
          break;
 800153a:	e01f      	b.n	800157c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800153c:	683b      	ldr	r3, [r7, #0]
 800153e:	68db      	ldr	r3, [r3, #12]
 8001540:	330c      	adds	r3, #12
 8001542:	623b      	str	r3, [r7, #32]
          break;
 8001544:	e01a      	b.n	800157c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001546:	683b      	ldr	r3, [r7, #0]
 8001548:	689b      	ldr	r3, [r3, #8]
 800154a:	2b00      	cmp	r3, #0
 800154c:	d102      	bne.n	8001554 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800154e:	2304      	movs	r3, #4
 8001550:	623b      	str	r3, [r7, #32]
          break;
 8001552:	e013      	b.n	800157c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001554:	683b      	ldr	r3, [r7, #0]
 8001556:	689b      	ldr	r3, [r3, #8]
 8001558:	2b01      	cmp	r3, #1
 800155a:	d105      	bne.n	8001568 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800155c:	2308      	movs	r3, #8
 800155e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	69fa      	ldr	r2, [r7, #28]
 8001564:	611a      	str	r2, [r3, #16]
          break;
 8001566:	e009      	b.n	800157c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001568:	2308      	movs	r3, #8
 800156a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	69fa      	ldr	r2, [r7, #28]
 8001570:	615a      	str	r2, [r3, #20]
          break;
 8001572:	e003      	b.n	800157c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001574:	2300      	movs	r3, #0
 8001576:	623b      	str	r3, [r7, #32]
          break;
 8001578:	e000      	b.n	800157c <HAL_GPIO_Init+0x130>
          break;
 800157a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800157c:	69bb      	ldr	r3, [r7, #24]
 800157e:	2bff      	cmp	r3, #255	@ 0xff
 8001580:	d801      	bhi.n	8001586 <HAL_GPIO_Init+0x13a>
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	e001      	b.n	800158a <HAL_GPIO_Init+0x13e>
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	3304      	adds	r3, #4
 800158a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800158c:	69bb      	ldr	r3, [r7, #24]
 800158e:	2bff      	cmp	r3, #255	@ 0xff
 8001590:	d802      	bhi.n	8001598 <HAL_GPIO_Init+0x14c>
 8001592:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001594:	009b      	lsls	r3, r3, #2
 8001596:	e002      	b.n	800159e <HAL_GPIO_Init+0x152>
 8001598:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800159a:	3b08      	subs	r3, #8
 800159c:	009b      	lsls	r3, r3, #2
 800159e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80015a0:	697b      	ldr	r3, [r7, #20]
 80015a2:	681a      	ldr	r2, [r3, #0]
 80015a4:	210f      	movs	r1, #15
 80015a6:	693b      	ldr	r3, [r7, #16]
 80015a8:	fa01 f303 	lsl.w	r3, r1, r3
 80015ac:	43db      	mvns	r3, r3
 80015ae:	401a      	ands	r2, r3
 80015b0:	6a39      	ldr	r1, [r7, #32]
 80015b2:	693b      	ldr	r3, [r7, #16]
 80015b4:	fa01 f303 	lsl.w	r3, r1, r3
 80015b8:	431a      	orrs	r2, r3
 80015ba:	697b      	ldr	r3, [r7, #20]
 80015bc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80015be:	683b      	ldr	r3, [r7, #0]
 80015c0:	685b      	ldr	r3, [r3, #4]
 80015c2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	f000 80b1 	beq.w	800172e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80015cc:	4b4d      	ldr	r3, [pc, #308]	@ (8001704 <HAL_GPIO_Init+0x2b8>)
 80015ce:	699b      	ldr	r3, [r3, #24]
 80015d0:	4a4c      	ldr	r2, [pc, #304]	@ (8001704 <HAL_GPIO_Init+0x2b8>)
 80015d2:	f043 0301 	orr.w	r3, r3, #1
 80015d6:	6193      	str	r3, [r2, #24]
 80015d8:	4b4a      	ldr	r3, [pc, #296]	@ (8001704 <HAL_GPIO_Init+0x2b8>)
 80015da:	699b      	ldr	r3, [r3, #24]
 80015dc:	f003 0301 	and.w	r3, r3, #1
 80015e0:	60bb      	str	r3, [r7, #8]
 80015e2:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80015e4:	4a48      	ldr	r2, [pc, #288]	@ (8001708 <HAL_GPIO_Init+0x2bc>)
 80015e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015e8:	089b      	lsrs	r3, r3, #2
 80015ea:	3302      	adds	r3, #2
 80015ec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80015f0:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80015f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015f4:	f003 0303 	and.w	r3, r3, #3
 80015f8:	009b      	lsls	r3, r3, #2
 80015fa:	220f      	movs	r2, #15
 80015fc:	fa02 f303 	lsl.w	r3, r2, r3
 8001600:	43db      	mvns	r3, r3
 8001602:	68fa      	ldr	r2, [r7, #12]
 8001604:	4013      	ands	r3, r2
 8001606:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	4a40      	ldr	r2, [pc, #256]	@ (800170c <HAL_GPIO_Init+0x2c0>)
 800160c:	4293      	cmp	r3, r2
 800160e:	d013      	beq.n	8001638 <HAL_GPIO_Init+0x1ec>
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	4a3f      	ldr	r2, [pc, #252]	@ (8001710 <HAL_GPIO_Init+0x2c4>)
 8001614:	4293      	cmp	r3, r2
 8001616:	d00d      	beq.n	8001634 <HAL_GPIO_Init+0x1e8>
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	4a3e      	ldr	r2, [pc, #248]	@ (8001714 <HAL_GPIO_Init+0x2c8>)
 800161c:	4293      	cmp	r3, r2
 800161e:	d007      	beq.n	8001630 <HAL_GPIO_Init+0x1e4>
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	4a3d      	ldr	r2, [pc, #244]	@ (8001718 <HAL_GPIO_Init+0x2cc>)
 8001624:	4293      	cmp	r3, r2
 8001626:	d101      	bne.n	800162c <HAL_GPIO_Init+0x1e0>
 8001628:	2303      	movs	r3, #3
 800162a:	e006      	b.n	800163a <HAL_GPIO_Init+0x1ee>
 800162c:	2304      	movs	r3, #4
 800162e:	e004      	b.n	800163a <HAL_GPIO_Init+0x1ee>
 8001630:	2302      	movs	r3, #2
 8001632:	e002      	b.n	800163a <HAL_GPIO_Init+0x1ee>
 8001634:	2301      	movs	r3, #1
 8001636:	e000      	b.n	800163a <HAL_GPIO_Init+0x1ee>
 8001638:	2300      	movs	r3, #0
 800163a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800163c:	f002 0203 	and.w	r2, r2, #3
 8001640:	0092      	lsls	r2, r2, #2
 8001642:	4093      	lsls	r3, r2
 8001644:	68fa      	ldr	r2, [r7, #12]
 8001646:	4313      	orrs	r3, r2
 8001648:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800164a:	492f      	ldr	r1, [pc, #188]	@ (8001708 <HAL_GPIO_Init+0x2bc>)
 800164c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800164e:	089b      	lsrs	r3, r3, #2
 8001650:	3302      	adds	r3, #2
 8001652:	68fa      	ldr	r2, [r7, #12]
 8001654:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001658:	683b      	ldr	r3, [r7, #0]
 800165a:	685b      	ldr	r3, [r3, #4]
 800165c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001660:	2b00      	cmp	r3, #0
 8001662:	d006      	beq.n	8001672 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001664:	4b2d      	ldr	r3, [pc, #180]	@ (800171c <HAL_GPIO_Init+0x2d0>)
 8001666:	689a      	ldr	r2, [r3, #8]
 8001668:	492c      	ldr	r1, [pc, #176]	@ (800171c <HAL_GPIO_Init+0x2d0>)
 800166a:	69bb      	ldr	r3, [r7, #24]
 800166c:	4313      	orrs	r3, r2
 800166e:	608b      	str	r3, [r1, #8]
 8001670:	e006      	b.n	8001680 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001672:	4b2a      	ldr	r3, [pc, #168]	@ (800171c <HAL_GPIO_Init+0x2d0>)
 8001674:	689a      	ldr	r2, [r3, #8]
 8001676:	69bb      	ldr	r3, [r7, #24]
 8001678:	43db      	mvns	r3, r3
 800167a:	4928      	ldr	r1, [pc, #160]	@ (800171c <HAL_GPIO_Init+0x2d0>)
 800167c:	4013      	ands	r3, r2
 800167e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001680:	683b      	ldr	r3, [r7, #0]
 8001682:	685b      	ldr	r3, [r3, #4]
 8001684:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001688:	2b00      	cmp	r3, #0
 800168a:	d006      	beq.n	800169a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800168c:	4b23      	ldr	r3, [pc, #140]	@ (800171c <HAL_GPIO_Init+0x2d0>)
 800168e:	68da      	ldr	r2, [r3, #12]
 8001690:	4922      	ldr	r1, [pc, #136]	@ (800171c <HAL_GPIO_Init+0x2d0>)
 8001692:	69bb      	ldr	r3, [r7, #24]
 8001694:	4313      	orrs	r3, r2
 8001696:	60cb      	str	r3, [r1, #12]
 8001698:	e006      	b.n	80016a8 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800169a:	4b20      	ldr	r3, [pc, #128]	@ (800171c <HAL_GPIO_Init+0x2d0>)
 800169c:	68da      	ldr	r2, [r3, #12]
 800169e:	69bb      	ldr	r3, [r7, #24]
 80016a0:	43db      	mvns	r3, r3
 80016a2:	491e      	ldr	r1, [pc, #120]	@ (800171c <HAL_GPIO_Init+0x2d0>)
 80016a4:	4013      	ands	r3, r2
 80016a6:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80016a8:	683b      	ldr	r3, [r7, #0]
 80016aa:	685b      	ldr	r3, [r3, #4]
 80016ac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d006      	beq.n	80016c2 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80016b4:	4b19      	ldr	r3, [pc, #100]	@ (800171c <HAL_GPIO_Init+0x2d0>)
 80016b6:	685a      	ldr	r2, [r3, #4]
 80016b8:	4918      	ldr	r1, [pc, #96]	@ (800171c <HAL_GPIO_Init+0x2d0>)
 80016ba:	69bb      	ldr	r3, [r7, #24]
 80016bc:	4313      	orrs	r3, r2
 80016be:	604b      	str	r3, [r1, #4]
 80016c0:	e006      	b.n	80016d0 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80016c2:	4b16      	ldr	r3, [pc, #88]	@ (800171c <HAL_GPIO_Init+0x2d0>)
 80016c4:	685a      	ldr	r2, [r3, #4]
 80016c6:	69bb      	ldr	r3, [r7, #24]
 80016c8:	43db      	mvns	r3, r3
 80016ca:	4914      	ldr	r1, [pc, #80]	@ (800171c <HAL_GPIO_Init+0x2d0>)
 80016cc:	4013      	ands	r3, r2
 80016ce:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80016d0:	683b      	ldr	r3, [r7, #0]
 80016d2:	685b      	ldr	r3, [r3, #4]
 80016d4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d021      	beq.n	8001720 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80016dc:	4b0f      	ldr	r3, [pc, #60]	@ (800171c <HAL_GPIO_Init+0x2d0>)
 80016de:	681a      	ldr	r2, [r3, #0]
 80016e0:	490e      	ldr	r1, [pc, #56]	@ (800171c <HAL_GPIO_Init+0x2d0>)
 80016e2:	69bb      	ldr	r3, [r7, #24]
 80016e4:	4313      	orrs	r3, r2
 80016e6:	600b      	str	r3, [r1, #0]
 80016e8:	e021      	b.n	800172e <HAL_GPIO_Init+0x2e2>
 80016ea:	bf00      	nop
 80016ec:	10320000 	.word	0x10320000
 80016f0:	10310000 	.word	0x10310000
 80016f4:	10220000 	.word	0x10220000
 80016f8:	10210000 	.word	0x10210000
 80016fc:	10120000 	.word	0x10120000
 8001700:	10110000 	.word	0x10110000
 8001704:	40021000 	.word	0x40021000
 8001708:	40010000 	.word	0x40010000
 800170c:	40010800 	.word	0x40010800
 8001710:	40010c00 	.word	0x40010c00
 8001714:	40011000 	.word	0x40011000
 8001718:	40011400 	.word	0x40011400
 800171c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001720:	4b0b      	ldr	r3, [pc, #44]	@ (8001750 <HAL_GPIO_Init+0x304>)
 8001722:	681a      	ldr	r2, [r3, #0]
 8001724:	69bb      	ldr	r3, [r7, #24]
 8001726:	43db      	mvns	r3, r3
 8001728:	4909      	ldr	r1, [pc, #36]	@ (8001750 <HAL_GPIO_Init+0x304>)
 800172a:	4013      	ands	r3, r2
 800172c:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800172e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001730:	3301      	adds	r3, #1
 8001732:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001734:	683b      	ldr	r3, [r7, #0]
 8001736:	681a      	ldr	r2, [r3, #0]
 8001738:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800173a:	fa22 f303 	lsr.w	r3, r2, r3
 800173e:	2b00      	cmp	r3, #0
 8001740:	f47f ae8e 	bne.w	8001460 <HAL_GPIO_Init+0x14>
  }
}
 8001744:	bf00      	nop
 8001746:	bf00      	nop
 8001748:	372c      	adds	r7, #44	@ 0x2c
 800174a:	46bd      	mov	sp, r7
 800174c:	bc80      	pop	{r7}
 800174e:	4770      	bx	lr
 8001750:	40010400 	.word	0x40010400

08001754 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001754:	b480      	push	{r7}
 8001756:	b083      	sub	sp, #12
 8001758:	af00      	add	r7, sp, #0
 800175a:	6078      	str	r0, [r7, #4]
 800175c:	460b      	mov	r3, r1
 800175e:	807b      	strh	r3, [r7, #2]
 8001760:	4613      	mov	r3, r2
 8001762:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001764:	787b      	ldrb	r3, [r7, #1]
 8001766:	2b00      	cmp	r3, #0
 8001768:	d003      	beq.n	8001772 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800176a:	887a      	ldrh	r2, [r7, #2]
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001770:	e003      	b.n	800177a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001772:	887b      	ldrh	r3, [r7, #2]
 8001774:	041a      	lsls	r2, r3, #16
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	611a      	str	r2, [r3, #16]
}
 800177a:	bf00      	nop
 800177c:	370c      	adds	r7, #12
 800177e:	46bd      	mov	sp, r7
 8001780:	bc80      	pop	{r7}
 8001782:	4770      	bx	lr

08001784 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001784:	b480      	push	{r7}
 8001786:	b085      	sub	sp, #20
 8001788:	af00      	add	r7, sp, #0
 800178a:	6078      	str	r0, [r7, #4]
 800178c:	460b      	mov	r3, r1
 800178e:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	68db      	ldr	r3, [r3, #12]
 8001794:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001796:	887a      	ldrh	r2, [r7, #2]
 8001798:	68fb      	ldr	r3, [r7, #12]
 800179a:	4013      	ands	r3, r2
 800179c:	041a      	lsls	r2, r3, #16
 800179e:	68fb      	ldr	r3, [r7, #12]
 80017a0:	43d9      	mvns	r1, r3
 80017a2:	887b      	ldrh	r3, [r7, #2]
 80017a4:	400b      	ands	r3, r1
 80017a6:	431a      	orrs	r2, r3
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	611a      	str	r2, [r3, #16]
}
 80017ac:	bf00      	nop
 80017ae:	3714      	adds	r7, #20
 80017b0:	46bd      	mov	sp, r7
 80017b2:	bc80      	pop	{r7}
 80017b4:	4770      	bx	lr
	...

080017b8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80017b8:	b580      	push	{r7, lr}
 80017ba:	b086      	sub	sp, #24
 80017bc:	af00      	add	r7, sp, #0
 80017be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	d101      	bne.n	80017ca <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80017c6:	2301      	movs	r3, #1
 80017c8:	e272      	b.n	8001cb0 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	f003 0301 	and.w	r3, r3, #1
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	f000 8087 	beq.w	80018e6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80017d8:	4b92      	ldr	r3, [pc, #584]	@ (8001a24 <HAL_RCC_OscConfig+0x26c>)
 80017da:	685b      	ldr	r3, [r3, #4]
 80017dc:	f003 030c 	and.w	r3, r3, #12
 80017e0:	2b04      	cmp	r3, #4
 80017e2:	d00c      	beq.n	80017fe <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80017e4:	4b8f      	ldr	r3, [pc, #572]	@ (8001a24 <HAL_RCC_OscConfig+0x26c>)
 80017e6:	685b      	ldr	r3, [r3, #4]
 80017e8:	f003 030c 	and.w	r3, r3, #12
 80017ec:	2b08      	cmp	r3, #8
 80017ee:	d112      	bne.n	8001816 <HAL_RCC_OscConfig+0x5e>
 80017f0:	4b8c      	ldr	r3, [pc, #560]	@ (8001a24 <HAL_RCC_OscConfig+0x26c>)
 80017f2:	685b      	ldr	r3, [r3, #4]
 80017f4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80017f8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80017fc:	d10b      	bne.n	8001816 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80017fe:	4b89      	ldr	r3, [pc, #548]	@ (8001a24 <HAL_RCC_OscConfig+0x26c>)
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001806:	2b00      	cmp	r3, #0
 8001808:	d06c      	beq.n	80018e4 <HAL_RCC_OscConfig+0x12c>
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	685b      	ldr	r3, [r3, #4]
 800180e:	2b00      	cmp	r3, #0
 8001810:	d168      	bne.n	80018e4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001812:	2301      	movs	r3, #1
 8001814:	e24c      	b.n	8001cb0 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	685b      	ldr	r3, [r3, #4]
 800181a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800181e:	d106      	bne.n	800182e <HAL_RCC_OscConfig+0x76>
 8001820:	4b80      	ldr	r3, [pc, #512]	@ (8001a24 <HAL_RCC_OscConfig+0x26c>)
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	4a7f      	ldr	r2, [pc, #508]	@ (8001a24 <HAL_RCC_OscConfig+0x26c>)
 8001826:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800182a:	6013      	str	r3, [r2, #0]
 800182c:	e02e      	b.n	800188c <HAL_RCC_OscConfig+0xd4>
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	685b      	ldr	r3, [r3, #4]
 8001832:	2b00      	cmp	r3, #0
 8001834:	d10c      	bne.n	8001850 <HAL_RCC_OscConfig+0x98>
 8001836:	4b7b      	ldr	r3, [pc, #492]	@ (8001a24 <HAL_RCC_OscConfig+0x26c>)
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	4a7a      	ldr	r2, [pc, #488]	@ (8001a24 <HAL_RCC_OscConfig+0x26c>)
 800183c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001840:	6013      	str	r3, [r2, #0]
 8001842:	4b78      	ldr	r3, [pc, #480]	@ (8001a24 <HAL_RCC_OscConfig+0x26c>)
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	4a77      	ldr	r2, [pc, #476]	@ (8001a24 <HAL_RCC_OscConfig+0x26c>)
 8001848:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800184c:	6013      	str	r3, [r2, #0]
 800184e:	e01d      	b.n	800188c <HAL_RCC_OscConfig+0xd4>
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	685b      	ldr	r3, [r3, #4]
 8001854:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001858:	d10c      	bne.n	8001874 <HAL_RCC_OscConfig+0xbc>
 800185a:	4b72      	ldr	r3, [pc, #456]	@ (8001a24 <HAL_RCC_OscConfig+0x26c>)
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	4a71      	ldr	r2, [pc, #452]	@ (8001a24 <HAL_RCC_OscConfig+0x26c>)
 8001860:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001864:	6013      	str	r3, [r2, #0]
 8001866:	4b6f      	ldr	r3, [pc, #444]	@ (8001a24 <HAL_RCC_OscConfig+0x26c>)
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	4a6e      	ldr	r2, [pc, #440]	@ (8001a24 <HAL_RCC_OscConfig+0x26c>)
 800186c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001870:	6013      	str	r3, [r2, #0]
 8001872:	e00b      	b.n	800188c <HAL_RCC_OscConfig+0xd4>
 8001874:	4b6b      	ldr	r3, [pc, #428]	@ (8001a24 <HAL_RCC_OscConfig+0x26c>)
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	4a6a      	ldr	r2, [pc, #424]	@ (8001a24 <HAL_RCC_OscConfig+0x26c>)
 800187a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800187e:	6013      	str	r3, [r2, #0]
 8001880:	4b68      	ldr	r3, [pc, #416]	@ (8001a24 <HAL_RCC_OscConfig+0x26c>)
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	4a67      	ldr	r2, [pc, #412]	@ (8001a24 <HAL_RCC_OscConfig+0x26c>)
 8001886:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800188a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	685b      	ldr	r3, [r3, #4]
 8001890:	2b00      	cmp	r3, #0
 8001892:	d013      	beq.n	80018bc <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001894:	f7ff f9a2 	bl	8000bdc <HAL_GetTick>
 8001898:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800189a:	e008      	b.n	80018ae <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800189c:	f7ff f99e 	bl	8000bdc <HAL_GetTick>
 80018a0:	4602      	mov	r2, r0
 80018a2:	693b      	ldr	r3, [r7, #16]
 80018a4:	1ad3      	subs	r3, r2, r3
 80018a6:	2b64      	cmp	r3, #100	@ 0x64
 80018a8:	d901      	bls.n	80018ae <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80018aa:	2303      	movs	r3, #3
 80018ac:	e200      	b.n	8001cb0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80018ae:	4b5d      	ldr	r3, [pc, #372]	@ (8001a24 <HAL_RCC_OscConfig+0x26c>)
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	d0f0      	beq.n	800189c <HAL_RCC_OscConfig+0xe4>
 80018ba:	e014      	b.n	80018e6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018bc:	f7ff f98e 	bl	8000bdc <HAL_GetTick>
 80018c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80018c2:	e008      	b.n	80018d6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80018c4:	f7ff f98a 	bl	8000bdc <HAL_GetTick>
 80018c8:	4602      	mov	r2, r0
 80018ca:	693b      	ldr	r3, [r7, #16]
 80018cc:	1ad3      	subs	r3, r2, r3
 80018ce:	2b64      	cmp	r3, #100	@ 0x64
 80018d0:	d901      	bls.n	80018d6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80018d2:	2303      	movs	r3, #3
 80018d4:	e1ec      	b.n	8001cb0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80018d6:	4b53      	ldr	r3, [pc, #332]	@ (8001a24 <HAL_RCC_OscConfig+0x26c>)
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d1f0      	bne.n	80018c4 <HAL_RCC_OscConfig+0x10c>
 80018e2:	e000      	b.n	80018e6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80018e4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	f003 0302 	and.w	r3, r3, #2
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	d063      	beq.n	80019ba <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80018f2:	4b4c      	ldr	r3, [pc, #304]	@ (8001a24 <HAL_RCC_OscConfig+0x26c>)
 80018f4:	685b      	ldr	r3, [r3, #4]
 80018f6:	f003 030c 	and.w	r3, r3, #12
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d00b      	beq.n	8001916 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80018fe:	4b49      	ldr	r3, [pc, #292]	@ (8001a24 <HAL_RCC_OscConfig+0x26c>)
 8001900:	685b      	ldr	r3, [r3, #4]
 8001902:	f003 030c 	and.w	r3, r3, #12
 8001906:	2b08      	cmp	r3, #8
 8001908:	d11c      	bne.n	8001944 <HAL_RCC_OscConfig+0x18c>
 800190a:	4b46      	ldr	r3, [pc, #280]	@ (8001a24 <HAL_RCC_OscConfig+0x26c>)
 800190c:	685b      	ldr	r3, [r3, #4]
 800190e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001912:	2b00      	cmp	r3, #0
 8001914:	d116      	bne.n	8001944 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001916:	4b43      	ldr	r3, [pc, #268]	@ (8001a24 <HAL_RCC_OscConfig+0x26c>)
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	f003 0302 	and.w	r3, r3, #2
 800191e:	2b00      	cmp	r3, #0
 8001920:	d005      	beq.n	800192e <HAL_RCC_OscConfig+0x176>
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	691b      	ldr	r3, [r3, #16]
 8001926:	2b01      	cmp	r3, #1
 8001928:	d001      	beq.n	800192e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800192a:	2301      	movs	r3, #1
 800192c:	e1c0      	b.n	8001cb0 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800192e:	4b3d      	ldr	r3, [pc, #244]	@ (8001a24 <HAL_RCC_OscConfig+0x26c>)
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	695b      	ldr	r3, [r3, #20]
 800193a:	00db      	lsls	r3, r3, #3
 800193c:	4939      	ldr	r1, [pc, #228]	@ (8001a24 <HAL_RCC_OscConfig+0x26c>)
 800193e:	4313      	orrs	r3, r2
 8001940:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001942:	e03a      	b.n	80019ba <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	691b      	ldr	r3, [r3, #16]
 8001948:	2b00      	cmp	r3, #0
 800194a:	d020      	beq.n	800198e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800194c:	4b36      	ldr	r3, [pc, #216]	@ (8001a28 <HAL_RCC_OscConfig+0x270>)
 800194e:	2201      	movs	r2, #1
 8001950:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001952:	f7ff f943 	bl	8000bdc <HAL_GetTick>
 8001956:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001958:	e008      	b.n	800196c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800195a:	f7ff f93f 	bl	8000bdc <HAL_GetTick>
 800195e:	4602      	mov	r2, r0
 8001960:	693b      	ldr	r3, [r7, #16]
 8001962:	1ad3      	subs	r3, r2, r3
 8001964:	2b02      	cmp	r3, #2
 8001966:	d901      	bls.n	800196c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001968:	2303      	movs	r3, #3
 800196a:	e1a1      	b.n	8001cb0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800196c:	4b2d      	ldr	r3, [pc, #180]	@ (8001a24 <HAL_RCC_OscConfig+0x26c>)
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	f003 0302 	and.w	r3, r3, #2
 8001974:	2b00      	cmp	r3, #0
 8001976:	d0f0      	beq.n	800195a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001978:	4b2a      	ldr	r3, [pc, #168]	@ (8001a24 <HAL_RCC_OscConfig+0x26c>)
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	695b      	ldr	r3, [r3, #20]
 8001984:	00db      	lsls	r3, r3, #3
 8001986:	4927      	ldr	r1, [pc, #156]	@ (8001a24 <HAL_RCC_OscConfig+0x26c>)
 8001988:	4313      	orrs	r3, r2
 800198a:	600b      	str	r3, [r1, #0]
 800198c:	e015      	b.n	80019ba <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800198e:	4b26      	ldr	r3, [pc, #152]	@ (8001a28 <HAL_RCC_OscConfig+0x270>)
 8001990:	2200      	movs	r2, #0
 8001992:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001994:	f7ff f922 	bl	8000bdc <HAL_GetTick>
 8001998:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800199a:	e008      	b.n	80019ae <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800199c:	f7ff f91e 	bl	8000bdc <HAL_GetTick>
 80019a0:	4602      	mov	r2, r0
 80019a2:	693b      	ldr	r3, [r7, #16]
 80019a4:	1ad3      	subs	r3, r2, r3
 80019a6:	2b02      	cmp	r3, #2
 80019a8:	d901      	bls.n	80019ae <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80019aa:	2303      	movs	r3, #3
 80019ac:	e180      	b.n	8001cb0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80019ae:	4b1d      	ldr	r3, [pc, #116]	@ (8001a24 <HAL_RCC_OscConfig+0x26c>)
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	f003 0302 	and.w	r3, r3, #2
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d1f0      	bne.n	800199c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	f003 0308 	and.w	r3, r3, #8
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d03a      	beq.n	8001a3c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	699b      	ldr	r3, [r3, #24]
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	d019      	beq.n	8001a02 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80019ce:	4b17      	ldr	r3, [pc, #92]	@ (8001a2c <HAL_RCC_OscConfig+0x274>)
 80019d0:	2201      	movs	r2, #1
 80019d2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80019d4:	f7ff f902 	bl	8000bdc <HAL_GetTick>
 80019d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80019da:	e008      	b.n	80019ee <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80019dc:	f7ff f8fe 	bl	8000bdc <HAL_GetTick>
 80019e0:	4602      	mov	r2, r0
 80019e2:	693b      	ldr	r3, [r7, #16]
 80019e4:	1ad3      	subs	r3, r2, r3
 80019e6:	2b02      	cmp	r3, #2
 80019e8:	d901      	bls.n	80019ee <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80019ea:	2303      	movs	r3, #3
 80019ec:	e160      	b.n	8001cb0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80019ee:	4b0d      	ldr	r3, [pc, #52]	@ (8001a24 <HAL_RCC_OscConfig+0x26c>)
 80019f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80019f2:	f003 0302 	and.w	r3, r3, #2
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d0f0      	beq.n	80019dc <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80019fa:	2001      	movs	r0, #1
 80019fc:	f000 fa9c 	bl	8001f38 <RCC_Delay>
 8001a00:	e01c      	b.n	8001a3c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001a02:	4b0a      	ldr	r3, [pc, #40]	@ (8001a2c <HAL_RCC_OscConfig+0x274>)
 8001a04:	2200      	movs	r2, #0
 8001a06:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a08:	f7ff f8e8 	bl	8000bdc <HAL_GetTick>
 8001a0c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001a0e:	e00f      	b.n	8001a30 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001a10:	f7ff f8e4 	bl	8000bdc <HAL_GetTick>
 8001a14:	4602      	mov	r2, r0
 8001a16:	693b      	ldr	r3, [r7, #16]
 8001a18:	1ad3      	subs	r3, r2, r3
 8001a1a:	2b02      	cmp	r3, #2
 8001a1c:	d908      	bls.n	8001a30 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001a1e:	2303      	movs	r3, #3
 8001a20:	e146      	b.n	8001cb0 <HAL_RCC_OscConfig+0x4f8>
 8001a22:	bf00      	nop
 8001a24:	40021000 	.word	0x40021000
 8001a28:	42420000 	.word	0x42420000
 8001a2c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001a30:	4b92      	ldr	r3, [pc, #584]	@ (8001c7c <HAL_RCC_OscConfig+0x4c4>)
 8001a32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a34:	f003 0302 	and.w	r3, r3, #2
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d1e9      	bne.n	8001a10 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	f003 0304 	and.w	r3, r3, #4
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	f000 80a6 	beq.w	8001b96 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001a4a:	2300      	movs	r3, #0
 8001a4c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001a4e:	4b8b      	ldr	r3, [pc, #556]	@ (8001c7c <HAL_RCC_OscConfig+0x4c4>)
 8001a50:	69db      	ldr	r3, [r3, #28]
 8001a52:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	d10d      	bne.n	8001a76 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001a5a:	4b88      	ldr	r3, [pc, #544]	@ (8001c7c <HAL_RCC_OscConfig+0x4c4>)
 8001a5c:	69db      	ldr	r3, [r3, #28]
 8001a5e:	4a87      	ldr	r2, [pc, #540]	@ (8001c7c <HAL_RCC_OscConfig+0x4c4>)
 8001a60:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001a64:	61d3      	str	r3, [r2, #28]
 8001a66:	4b85      	ldr	r3, [pc, #532]	@ (8001c7c <HAL_RCC_OscConfig+0x4c4>)
 8001a68:	69db      	ldr	r3, [r3, #28]
 8001a6a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a6e:	60bb      	str	r3, [r7, #8]
 8001a70:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001a72:	2301      	movs	r3, #1
 8001a74:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a76:	4b82      	ldr	r3, [pc, #520]	@ (8001c80 <HAL_RCC_OscConfig+0x4c8>)
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	d118      	bne.n	8001ab4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001a82:	4b7f      	ldr	r3, [pc, #508]	@ (8001c80 <HAL_RCC_OscConfig+0x4c8>)
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	4a7e      	ldr	r2, [pc, #504]	@ (8001c80 <HAL_RCC_OscConfig+0x4c8>)
 8001a88:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001a8c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001a8e:	f7ff f8a5 	bl	8000bdc <HAL_GetTick>
 8001a92:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a94:	e008      	b.n	8001aa8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001a96:	f7ff f8a1 	bl	8000bdc <HAL_GetTick>
 8001a9a:	4602      	mov	r2, r0
 8001a9c:	693b      	ldr	r3, [r7, #16]
 8001a9e:	1ad3      	subs	r3, r2, r3
 8001aa0:	2b64      	cmp	r3, #100	@ 0x64
 8001aa2:	d901      	bls.n	8001aa8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001aa4:	2303      	movs	r3, #3
 8001aa6:	e103      	b.n	8001cb0 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001aa8:	4b75      	ldr	r3, [pc, #468]	@ (8001c80 <HAL_RCC_OscConfig+0x4c8>)
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	d0f0      	beq.n	8001a96 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	68db      	ldr	r3, [r3, #12]
 8001ab8:	2b01      	cmp	r3, #1
 8001aba:	d106      	bne.n	8001aca <HAL_RCC_OscConfig+0x312>
 8001abc:	4b6f      	ldr	r3, [pc, #444]	@ (8001c7c <HAL_RCC_OscConfig+0x4c4>)
 8001abe:	6a1b      	ldr	r3, [r3, #32]
 8001ac0:	4a6e      	ldr	r2, [pc, #440]	@ (8001c7c <HAL_RCC_OscConfig+0x4c4>)
 8001ac2:	f043 0301 	orr.w	r3, r3, #1
 8001ac6:	6213      	str	r3, [r2, #32]
 8001ac8:	e02d      	b.n	8001b26 <HAL_RCC_OscConfig+0x36e>
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	68db      	ldr	r3, [r3, #12]
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	d10c      	bne.n	8001aec <HAL_RCC_OscConfig+0x334>
 8001ad2:	4b6a      	ldr	r3, [pc, #424]	@ (8001c7c <HAL_RCC_OscConfig+0x4c4>)
 8001ad4:	6a1b      	ldr	r3, [r3, #32]
 8001ad6:	4a69      	ldr	r2, [pc, #420]	@ (8001c7c <HAL_RCC_OscConfig+0x4c4>)
 8001ad8:	f023 0301 	bic.w	r3, r3, #1
 8001adc:	6213      	str	r3, [r2, #32]
 8001ade:	4b67      	ldr	r3, [pc, #412]	@ (8001c7c <HAL_RCC_OscConfig+0x4c4>)
 8001ae0:	6a1b      	ldr	r3, [r3, #32]
 8001ae2:	4a66      	ldr	r2, [pc, #408]	@ (8001c7c <HAL_RCC_OscConfig+0x4c4>)
 8001ae4:	f023 0304 	bic.w	r3, r3, #4
 8001ae8:	6213      	str	r3, [r2, #32]
 8001aea:	e01c      	b.n	8001b26 <HAL_RCC_OscConfig+0x36e>
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	68db      	ldr	r3, [r3, #12]
 8001af0:	2b05      	cmp	r3, #5
 8001af2:	d10c      	bne.n	8001b0e <HAL_RCC_OscConfig+0x356>
 8001af4:	4b61      	ldr	r3, [pc, #388]	@ (8001c7c <HAL_RCC_OscConfig+0x4c4>)
 8001af6:	6a1b      	ldr	r3, [r3, #32]
 8001af8:	4a60      	ldr	r2, [pc, #384]	@ (8001c7c <HAL_RCC_OscConfig+0x4c4>)
 8001afa:	f043 0304 	orr.w	r3, r3, #4
 8001afe:	6213      	str	r3, [r2, #32]
 8001b00:	4b5e      	ldr	r3, [pc, #376]	@ (8001c7c <HAL_RCC_OscConfig+0x4c4>)
 8001b02:	6a1b      	ldr	r3, [r3, #32]
 8001b04:	4a5d      	ldr	r2, [pc, #372]	@ (8001c7c <HAL_RCC_OscConfig+0x4c4>)
 8001b06:	f043 0301 	orr.w	r3, r3, #1
 8001b0a:	6213      	str	r3, [r2, #32]
 8001b0c:	e00b      	b.n	8001b26 <HAL_RCC_OscConfig+0x36e>
 8001b0e:	4b5b      	ldr	r3, [pc, #364]	@ (8001c7c <HAL_RCC_OscConfig+0x4c4>)
 8001b10:	6a1b      	ldr	r3, [r3, #32]
 8001b12:	4a5a      	ldr	r2, [pc, #360]	@ (8001c7c <HAL_RCC_OscConfig+0x4c4>)
 8001b14:	f023 0301 	bic.w	r3, r3, #1
 8001b18:	6213      	str	r3, [r2, #32]
 8001b1a:	4b58      	ldr	r3, [pc, #352]	@ (8001c7c <HAL_RCC_OscConfig+0x4c4>)
 8001b1c:	6a1b      	ldr	r3, [r3, #32]
 8001b1e:	4a57      	ldr	r2, [pc, #348]	@ (8001c7c <HAL_RCC_OscConfig+0x4c4>)
 8001b20:	f023 0304 	bic.w	r3, r3, #4
 8001b24:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	68db      	ldr	r3, [r3, #12]
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d015      	beq.n	8001b5a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b2e:	f7ff f855 	bl	8000bdc <HAL_GetTick>
 8001b32:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b34:	e00a      	b.n	8001b4c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b36:	f7ff f851 	bl	8000bdc <HAL_GetTick>
 8001b3a:	4602      	mov	r2, r0
 8001b3c:	693b      	ldr	r3, [r7, #16]
 8001b3e:	1ad3      	subs	r3, r2, r3
 8001b40:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001b44:	4293      	cmp	r3, r2
 8001b46:	d901      	bls.n	8001b4c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001b48:	2303      	movs	r3, #3
 8001b4a:	e0b1      	b.n	8001cb0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b4c:	4b4b      	ldr	r3, [pc, #300]	@ (8001c7c <HAL_RCC_OscConfig+0x4c4>)
 8001b4e:	6a1b      	ldr	r3, [r3, #32]
 8001b50:	f003 0302 	and.w	r3, r3, #2
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d0ee      	beq.n	8001b36 <HAL_RCC_OscConfig+0x37e>
 8001b58:	e014      	b.n	8001b84 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b5a:	f7ff f83f 	bl	8000bdc <HAL_GetTick>
 8001b5e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001b60:	e00a      	b.n	8001b78 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b62:	f7ff f83b 	bl	8000bdc <HAL_GetTick>
 8001b66:	4602      	mov	r2, r0
 8001b68:	693b      	ldr	r3, [r7, #16]
 8001b6a:	1ad3      	subs	r3, r2, r3
 8001b6c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001b70:	4293      	cmp	r3, r2
 8001b72:	d901      	bls.n	8001b78 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001b74:	2303      	movs	r3, #3
 8001b76:	e09b      	b.n	8001cb0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001b78:	4b40      	ldr	r3, [pc, #256]	@ (8001c7c <HAL_RCC_OscConfig+0x4c4>)
 8001b7a:	6a1b      	ldr	r3, [r3, #32]
 8001b7c:	f003 0302 	and.w	r3, r3, #2
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	d1ee      	bne.n	8001b62 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001b84:	7dfb      	ldrb	r3, [r7, #23]
 8001b86:	2b01      	cmp	r3, #1
 8001b88:	d105      	bne.n	8001b96 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001b8a:	4b3c      	ldr	r3, [pc, #240]	@ (8001c7c <HAL_RCC_OscConfig+0x4c4>)
 8001b8c:	69db      	ldr	r3, [r3, #28]
 8001b8e:	4a3b      	ldr	r2, [pc, #236]	@ (8001c7c <HAL_RCC_OscConfig+0x4c4>)
 8001b90:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001b94:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	69db      	ldr	r3, [r3, #28]
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	f000 8087 	beq.w	8001cae <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001ba0:	4b36      	ldr	r3, [pc, #216]	@ (8001c7c <HAL_RCC_OscConfig+0x4c4>)
 8001ba2:	685b      	ldr	r3, [r3, #4]
 8001ba4:	f003 030c 	and.w	r3, r3, #12
 8001ba8:	2b08      	cmp	r3, #8
 8001baa:	d061      	beq.n	8001c70 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	69db      	ldr	r3, [r3, #28]
 8001bb0:	2b02      	cmp	r3, #2
 8001bb2:	d146      	bne.n	8001c42 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001bb4:	4b33      	ldr	r3, [pc, #204]	@ (8001c84 <HAL_RCC_OscConfig+0x4cc>)
 8001bb6:	2200      	movs	r2, #0
 8001bb8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bba:	f7ff f80f 	bl	8000bdc <HAL_GetTick>
 8001bbe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001bc0:	e008      	b.n	8001bd4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001bc2:	f7ff f80b 	bl	8000bdc <HAL_GetTick>
 8001bc6:	4602      	mov	r2, r0
 8001bc8:	693b      	ldr	r3, [r7, #16]
 8001bca:	1ad3      	subs	r3, r2, r3
 8001bcc:	2b02      	cmp	r3, #2
 8001bce:	d901      	bls.n	8001bd4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001bd0:	2303      	movs	r3, #3
 8001bd2:	e06d      	b.n	8001cb0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001bd4:	4b29      	ldr	r3, [pc, #164]	@ (8001c7c <HAL_RCC_OscConfig+0x4c4>)
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	d1f0      	bne.n	8001bc2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	6a1b      	ldr	r3, [r3, #32]
 8001be4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001be8:	d108      	bne.n	8001bfc <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001bea:	4b24      	ldr	r3, [pc, #144]	@ (8001c7c <HAL_RCC_OscConfig+0x4c4>)
 8001bec:	685b      	ldr	r3, [r3, #4]
 8001bee:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	689b      	ldr	r3, [r3, #8]
 8001bf6:	4921      	ldr	r1, [pc, #132]	@ (8001c7c <HAL_RCC_OscConfig+0x4c4>)
 8001bf8:	4313      	orrs	r3, r2
 8001bfa:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001bfc:	4b1f      	ldr	r3, [pc, #124]	@ (8001c7c <HAL_RCC_OscConfig+0x4c4>)
 8001bfe:	685b      	ldr	r3, [r3, #4]
 8001c00:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	6a19      	ldr	r1, [r3, #32]
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c0c:	430b      	orrs	r3, r1
 8001c0e:	491b      	ldr	r1, [pc, #108]	@ (8001c7c <HAL_RCC_OscConfig+0x4c4>)
 8001c10:	4313      	orrs	r3, r2
 8001c12:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001c14:	4b1b      	ldr	r3, [pc, #108]	@ (8001c84 <HAL_RCC_OscConfig+0x4cc>)
 8001c16:	2201      	movs	r2, #1
 8001c18:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c1a:	f7fe ffdf 	bl	8000bdc <HAL_GetTick>
 8001c1e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001c20:	e008      	b.n	8001c34 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c22:	f7fe ffdb 	bl	8000bdc <HAL_GetTick>
 8001c26:	4602      	mov	r2, r0
 8001c28:	693b      	ldr	r3, [r7, #16]
 8001c2a:	1ad3      	subs	r3, r2, r3
 8001c2c:	2b02      	cmp	r3, #2
 8001c2e:	d901      	bls.n	8001c34 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001c30:	2303      	movs	r3, #3
 8001c32:	e03d      	b.n	8001cb0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001c34:	4b11      	ldr	r3, [pc, #68]	@ (8001c7c <HAL_RCC_OscConfig+0x4c4>)
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	d0f0      	beq.n	8001c22 <HAL_RCC_OscConfig+0x46a>
 8001c40:	e035      	b.n	8001cae <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c42:	4b10      	ldr	r3, [pc, #64]	@ (8001c84 <HAL_RCC_OscConfig+0x4cc>)
 8001c44:	2200      	movs	r2, #0
 8001c46:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c48:	f7fe ffc8 	bl	8000bdc <HAL_GetTick>
 8001c4c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001c4e:	e008      	b.n	8001c62 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c50:	f7fe ffc4 	bl	8000bdc <HAL_GetTick>
 8001c54:	4602      	mov	r2, r0
 8001c56:	693b      	ldr	r3, [r7, #16]
 8001c58:	1ad3      	subs	r3, r2, r3
 8001c5a:	2b02      	cmp	r3, #2
 8001c5c:	d901      	bls.n	8001c62 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001c5e:	2303      	movs	r3, #3
 8001c60:	e026      	b.n	8001cb0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001c62:	4b06      	ldr	r3, [pc, #24]	@ (8001c7c <HAL_RCC_OscConfig+0x4c4>)
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d1f0      	bne.n	8001c50 <HAL_RCC_OscConfig+0x498>
 8001c6e:	e01e      	b.n	8001cae <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	69db      	ldr	r3, [r3, #28]
 8001c74:	2b01      	cmp	r3, #1
 8001c76:	d107      	bne.n	8001c88 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001c78:	2301      	movs	r3, #1
 8001c7a:	e019      	b.n	8001cb0 <HAL_RCC_OscConfig+0x4f8>
 8001c7c:	40021000 	.word	0x40021000
 8001c80:	40007000 	.word	0x40007000
 8001c84:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001c88:	4b0b      	ldr	r3, [pc, #44]	@ (8001cb8 <HAL_RCC_OscConfig+0x500>)
 8001c8a:	685b      	ldr	r3, [r3, #4]
 8001c8c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001c8e:	68fb      	ldr	r3, [r7, #12]
 8001c90:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	6a1b      	ldr	r3, [r3, #32]
 8001c98:	429a      	cmp	r2, r3
 8001c9a:	d106      	bne.n	8001caa <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001c9c:	68fb      	ldr	r3, [r7, #12]
 8001c9e:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001ca6:	429a      	cmp	r2, r3
 8001ca8:	d001      	beq.n	8001cae <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8001caa:	2301      	movs	r3, #1
 8001cac:	e000      	b.n	8001cb0 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8001cae:	2300      	movs	r3, #0
}
 8001cb0:	4618      	mov	r0, r3
 8001cb2:	3718      	adds	r7, #24
 8001cb4:	46bd      	mov	sp, r7
 8001cb6:	bd80      	pop	{r7, pc}
 8001cb8:	40021000 	.word	0x40021000

08001cbc <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001cbc:	b580      	push	{r7, lr}
 8001cbe:	b084      	sub	sp, #16
 8001cc0:	af00      	add	r7, sp, #0
 8001cc2:	6078      	str	r0, [r7, #4]
 8001cc4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	d101      	bne.n	8001cd0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001ccc:	2301      	movs	r3, #1
 8001cce:	e0d0      	b.n	8001e72 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001cd0:	4b6a      	ldr	r3, [pc, #424]	@ (8001e7c <HAL_RCC_ClockConfig+0x1c0>)
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	f003 0307 	and.w	r3, r3, #7
 8001cd8:	683a      	ldr	r2, [r7, #0]
 8001cda:	429a      	cmp	r2, r3
 8001cdc:	d910      	bls.n	8001d00 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001cde:	4b67      	ldr	r3, [pc, #412]	@ (8001e7c <HAL_RCC_ClockConfig+0x1c0>)
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	f023 0207 	bic.w	r2, r3, #7
 8001ce6:	4965      	ldr	r1, [pc, #404]	@ (8001e7c <HAL_RCC_ClockConfig+0x1c0>)
 8001ce8:	683b      	ldr	r3, [r7, #0]
 8001cea:	4313      	orrs	r3, r2
 8001cec:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001cee:	4b63      	ldr	r3, [pc, #396]	@ (8001e7c <HAL_RCC_ClockConfig+0x1c0>)
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	f003 0307 	and.w	r3, r3, #7
 8001cf6:	683a      	ldr	r2, [r7, #0]
 8001cf8:	429a      	cmp	r2, r3
 8001cfa:	d001      	beq.n	8001d00 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001cfc:	2301      	movs	r3, #1
 8001cfe:	e0b8      	b.n	8001e72 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	f003 0302 	and.w	r3, r3, #2
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d020      	beq.n	8001d4e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	f003 0304 	and.w	r3, r3, #4
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	d005      	beq.n	8001d24 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001d18:	4b59      	ldr	r3, [pc, #356]	@ (8001e80 <HAL_RCC_ClockConfig+0x1c4>)
 8001d1a:	685b      	ldr	r3, [r3, #4]
 8001d1c:	4a58      	ldr	r2, [pc, #352]	@ (8001e80 <HAL_RCC_ClockConfig+0x1c4>)
 8001d1e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8001d22:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	f003 0308 	and.w	r3, r3, #8
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d005      	beq.n	8001d3c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001d30:	4b53      	ldr	r3, [pc, #332]	@ (8001e80 <HAL_RCC_ClockConfig+0x1c4>)
 8001d32:	685b      	ldr	r3, [r3, #4]
 8001d34:	4a52      	ldr	r2, [pc, #328]	@ (8001e80 <HAL_RCC_ClockConfig+0x1c4>)
 8001d36:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8001d3a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001d3c:	4b50      	ldr	r3, [pc, #320]	@ (8001e80 <HAL_RCC_ClockConfig+0x1c4>)
 8001d3e:	685b      	ldr	r3, [r3, #4]
 8001d40:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	689b      	ldr	r3, [r3, #8]
 8001d48:	494d      	ldr	r1, [pc, #308]	@ (8001e80 <HAL_RCC_ClockConfig+0x1c4>)
 8001d4a:	4313      	orrs	r3, r2
 8001d4c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	f003 0301 	and.w	r3, r3, #1
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d040      	beq.n	8001ddc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	685b      	ldr	r3, [r3, #4]
 8001d5e:	2b01      	cmp	r3, #1
 8001d60:	d107      	bne.n	8001d72 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001d62:	4b47      	ldr	r3, [pc, #284]	@ (8001e80 <HAL_RCC_ClockConfig+0x1c4>)
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	d115      	bne.n	8001d9a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001d6e:	2301      	movs	r3, #1
 8001d70:	e07f      	b.n	8001e72 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	685b      	ldr	r3, [r3, #4]
 8001d76:	2b02      	cmp	r3, #2
 8001d78:	d107      	bne.n	8001d8a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001d7a:	4b41      	ldr	r3, [pc, #260]	@ (8001e80 <HAL_RCC_ClockConfig+0x1c4>)
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d109      	bne.n	8001d9a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001d86:	2301      	movs	r3, #1
 8001d88:	e073      	b.n	8001e72 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d8a:	4b3d      	ldr	r3, [pc, #244]	@ (8001e80 <HAL_RCC_ClockConfig+0x1c4>)
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	f003 0302 	and.w	r3, r3, #2
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d101      	bne.n	8001d9a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001d96:	2301      	movs	r3, #1
 8001d98:	e06b      	b.n	8001e72 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001d9a:	4b39      	ldr	r3, [pc, #228]	@ (8001e80 <HAL_RCC_ClockConfig+0x1c4>)
 8001d9c:	685b      	ldr	r3, [r3, #4]
 8001d9e:	f023 0203 	bic.w	r2, r3, #3
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	685b      	ldr	r3, [r3, #4]
 8001da6:	4936      	ldr	r1, [pc, #216]	@ (8001e80 <HAL_RCC_ClockConfig+0x1c4>)
 8001da8:	4313      	orrs	r3, r2
 8001daa:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001dac:	f7fe ff16 	bl	8000bdc <HAL_GetTick>
 8001db0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001db2:	e00a      	b.n	8001dca <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001db4:	f7fe ff12 	bl	8000bdc <HAL_GetTick>
 8001db8:	4602      	mov	r2, r0
 8001dba:	68fb      	ldr	r3, [r7, #12]
 8001dbc:	1ad3      	subs	r3, r2, r3
 8001dbe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001dc2:	4293      	cmp	r3, r2
 8001dc4:	d901      	bls.n	8001dca <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001dc6:	2303      	movs	r3, #3
 8001dc8:	e053      	b.n	8001e72 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001dca:	4b2d      	ldr	r3, [pc, #180]	@ (8001e80 <HAL_RCC_ClockConfig+0x1c4>)
 8001dcc:	685b      	ldr	r3, [r3, #4]
 8001dce:	f003 020c 	and.w	r2, r3, #12
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	685b      	ldr	r3, [r3, #4]
 8001dd6:	009b      	lsls	r3, r3, #2
 8001dd8:	429a      	cmp	r2, r3
 8001dda:	d1eb      	bne.n	8001db4 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001ddc:	4b27      	ldr	r3, [pc, #156]	@ (8001e7c <HAL_RCC_ClockConfig+0x1c0>)
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	f003 0307 	and.w	r3, r3, #7
 8001de4:	683a      	ldr	r2, [r7, #0]
 8001de6:	429a      	cmp	r2, r3
 8001de8:	d210      	bcs.n	8001e0c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001dea:	4b24      	ldr	r3, [pc, #144]	@ (8001e7c <HAL_RCC_ClockConfig+0x1c0>)
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	f023 0207 	bic.w	r2, r3, #7
 8001df2:	4922      	ldr	r1, [pc, #136]	@ (8001e7c <HAL_RCC_ClockConfig+0x1c0>)
 8001df4:	683b      	ldr	r3, [r7, #0]
 8001df6:	4313      	orrs	r3, r2
 8001df8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001dfa:	4b20      	ldr	r3, [pc, #128]	@ (8001e7c <HAL_RCC_ClockConfig+0x1c0>)
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	f003 0307 	and.w	r3, r3, #7
 8001e02:	683a      	ldr	r2, [r7, #0]
 8001e04:	429a      	cmp	r2, r3
 8001e06:	d001      	beq.n	8001e0c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001e08:	2301      	movs	r3, #1
 8001e0a:	e032      	b.n	8001e72 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	f003 0304 	and.w	r3, r3, #4
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d008      	beq.n	8001e2a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001e18:	4b19      	ldr	r3, [pc, #100]	@ (8001e80 <HAL_RCC_ClockConfig+0x1c4>)
 8001e1a:	685b      	ldr	r3, [r3, #4]
 8001e1c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	68db      	ldr	r3, [r3, #12]
 8001e24:	4916      	ldr	r1, [pc, #88]	@ (8001e80 <HAL_RCC_ClockConfig+0x1c4>)
 8001e26:	4313      	orrs	r3, r2
 8001e28:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	f003 0308 	and.w	r3, r3, #8
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d009      	beq.n	8001e4a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001e36:	4b12      	ldr	r3, [pc, #72]	@ (8001e80 <HAL_RCC_ClockConfig+0x1c4>)
 8001e38:	685b      	ldr	r3, [r3, #4]
 8001e3a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	691b      	ldr	r3, [r3, #16]
 8001e42:	00db      	lsls	r3, r3, #3
 8001e44:	490e      	ldr	r1, [pc, #56]	@ (8001e80 <HAL_RCC_ClockConfig+0x1c4>)
 8001e46:	4313      	orrs	r3, r2
 8001e48:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001e4a:	f000 f821 	bl	8001e90 <HAL_RCC_GetSysClockFreq>
 8001e4e:	4602      	mov	r2, r0
 8001e50:	4b0b      	ldr	r3, [pc, #44]	@ (8001e80 <HAL_RCC_ClockConfig+0x1c4>)
 8001e52:	685b      	ldr	r3, [r3, #4]
 8001e54:	091b      	lsrs	r3, r3, #4
 8001e56:	f003 030f 	and.w	r3, r3, #15
 8001e5a:	490a      	ldr	r1, [pc, #40]	@ (8001e84 <HAL_RCC_ClockConfig+0x1c8>)
 8001e5c:	5ccb      	ldrb	r3, [r1, r3]
 8001e5e:	fa22 f303 	lsr.w	r3, r2, r3
 8001e62:	4a09      	ldr	r2, [pc, #36]	@ (8001e88 <HAL_RCC_ClockConfig+0x1cc>)
 8001e64:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001e66:	4b09      	ldr	r3, [pc, #36]	@ (8001e8c <HAL_RCC_ClockConfig+0x1d0>)
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	4618      	mov	r0, r3
 8001e6c:	f7fe fe74 	bl	8000b58 <HAL_InitTick>

  return HAL_OK;
 8001e70:	2300      	movs	r3, #0
}
 8001e72:	4618      	mov	r0, r3
 8001e74:	3710      	adds	r7, #16
 8001e76:	46bd      	mov	sp, r7
 8001e78:	bd80      	pop	{r7, pc}
 8001e7a:	bf00      	nop
 8001e7c:	40022000 	.word	0x40022000
 8001e80:	40021000 	.word	0x40021000
 8001e84:	0800373c 	.word	0x0800373c
 8001e88:	2000000c 	.word	0x2000000c
 8001e8c:	20000010 	.word	0x20000010

08001e90 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001e90:	b480      	push	{r7}
 8001e92:	b087      	sub	sp, #28
 8001e94:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001e96:	2300      	movs	r3, #0
 8001e98:	60fb      	str	r3, [r7, #12]
 8001e9a:	2300      	movs	r3, #0
 8001e9c:	60bb      	str	r3, [r7, #8]
 8001e9e:	2300      	movs	r3, #0
 8001ea0:	617b      	str	r3, [r7, #20]
 8001ea2:	2300      	movs	r3, #0
 8001ea4:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001ea6:	2300      	movs	r3, #0
 8001ea8:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001eaa:	4b1e      	ldr	r3, [pc, #120]	@ (8001f24 <HAL_RCC_GetSysClockFreq+0x94>)
 8001eac:	685b      	ldr	r3, [r3, #4]
 8001eae:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001eb0:	68fb      	ldr	r3, [r7, #12]
 8001eb2:	f003 030c 	and.w	r3, r3, #12
 8001eb6:	2b04      	cmp	r3, #4
 8001eb8:	d002      	beq.n	8001ec0 <HAL_RCC_GetSysClockFreq+0x30>
 8001eba:	2b08      	cmp	r3, #8
 8001ebc:	d003      	beq.n	8001ec6 <HAL_RCC_GetSysClockFreq+0x36>
 8001ebe:	e027      	b.n	8001f10 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001ec0:	4b19      	ldr	r3, [pc, #100]	@ (8001f28 <HAL_RCC_GetSysClockFreq+0x98>)
 8001ec2:	613b      	str	r3, [r7, #16]
      break;
 8001ec4:	e027      	b.n	8001f16 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001ec6:	68fb      	ldr	r3, [r7, #12]
 8001ec8:	0c9b      	lsrs	r3, r3, #18
 8001eca:	f003 030f 	and.w	r3, r3, #15
 8001ece:	4a17      	ldr	r2, [pc, #92]	@ (8001f2c <HAL_RCC_GetSysClockFreq+0x9c>)
 8001ed0:	5cd3      	ldrb	r3, [r2, r3]
 8001ed2:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001ed4:	68fb      	ldr	r3, [r7, #12]
 8001ed6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d010      	beq.n	8001f00 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001ede:	4b11      	ldr	r3, [pc, #68]	@ (8001f24 <HAL_RCC_GetSysClockFreq+0x94>)
 8001ee0:	685b      	ldr	r3, [r3, #4]
 8001ee2:	0c5b      	lsrs	r3, r3, #17
 8001ee4:	f003 0301 	and.w	r3, r3, #1
 8001ee8:	4a11      	ldr	r2, [pc, #68]	@ (8001f30 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001eea:	5cd3      	ldrb	r3, [r2, r3]
 8001eec:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	4a0d      	ldr	r2, [pc, #52]	@ (8001f28 <HAL_RCC_GetSysClockFreq+0x98>)
 8001ef2:	fb03 f202 	mul.w	r2, r3, r2
 8001ef6:	68bb      	ldr	r3, [r7, #8]
 8001ef8:	fbb2 f3f3 	udiv	r3, r2, r3
 8001efc:	617b      	str	r3, [r7, #20]
 8001efe:	e004      	b.n	8001f0a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	4a0c      	ldr	r2, [pc, #48]	@ (8001f34 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001f04:	fb02 f303 	mul.w	r3, r2, r3
 8001f08:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8001f0a:	697b      	ldr	r3, [r7, #20]
 8001f0c:	613b      	str	r3, [r7, #16]
      break;
 8001f0e:	e002      	b.n	8001f16 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001f10:	4b05      	ldr	r3, [pc, #20]	@ (8001f28 <HAL_RCC_GetSysClockFreq+0x98>)
 8001f12:	613b      	str	r3, [r7, #16]
      break;
 8001f14:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001f16:	693b      	ldr	r3, [r7, #16]
}
 8001f18:	4618      	mov	r0, r3
 8001f1a:	371c      	adds	r7, #28
 8001f1c:	46bd      	mov	sp, r7
 8001f1e:	bc80      	pop	{r7}
 8001f20:	4770      	bx	lr
 8001f22:	bf00      	nop
 8001f24:	40021000 	.word	0x40021000
 8001f28:	007a1200 	.word	0x007a1200
 8001f2c:	0800374c 	.word	0x0800374c
 8001f30:	0800375c 	.word	0x0800375c
 8001f34:	003d0900 	.word	0x003d0900

08001f38 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001f38:	b480      	push	{r7}
 8001f3a:	b085      	sub	sp, #20
 8001f3c:	af00      	add	r7, sp, #0
 8001f3e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001f40:	4b0a      	ldr	r3, [pc, #40]	@ (8001f6c <RCC_Delay+0x34>)
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	4a0a      	ldr	r2, [pc, #40]	@ (8001f70 <RCC_Delay+0x38>)
 8001f46:	fba2 2303 	umull	r2, r3, r2, r3
 8001f4a:	0a5b      	lsrs	r3, r3, #9
 8001f4c:	687a      	ldr	r2, [r7, #4]
 8001f4e:	fb02 f303 	mul.w	r3, r2, r3
 8001f52:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001f54:	bf00      	nop
  }
  while (Delay --);
 8001f56:	68fb      	ldr	r3, [r7, #12]
 8001f58:	1e5a      	subs	r2, r3, #1
 8001f5a:	60fa      	str	r2, [r7, #12]
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d1f9      	bne.n	8001f54 <RCC_Delay+0x1c>
}
 8001f60:	bf00      	nop
 8001f62:	bf00      	nop
 8001f64:	3714      	adds	r7, #20
 8001f66:	46bd      	mov	sp, r7
 8001f68:	bc80      	pop	{r7}
 8001f6a:	4770      	bx	lr
 8001f6c:	2000000c 	.word	0x2000000c
 8001f70:	10624dd3 	.word	0x10624dd3

08001f74 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001f74:	b580      	push	{r7, lr}
 8001f76:	b082      	sub	sp, #8
 8001f78:	af00      	add	r7, sp, #0
 8001f7a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	d101      	bne.n	8001f86 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001f82:	2301      	movs	r3, #1
 8001f84:	e041      	b.n	800200a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001f8c:	b2db      	uxtb	r3, r3
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d106      	bne.n	8001fa0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	2200      	movs	r2, #0
 8001f96:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001f9a:	6878      	ldr	r0, [r7, #4]
 8001f9c:	f7fe fd7c 	bl	8000a98 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	2202      	movs	r2, #2
 8001fa4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	681a      	ldr	r2, [r3, #0]
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	3304      	adds	r3, #4
 8001fb0:	4619      	mov	r1, r3
 8001fb2:	4610      	mov	r0, r2
 8001fb4:	f000 fa5c 	bl	8002470 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	2201      	movs	r2, #1
 8001fbc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	2201      	movs	r2, #1
 8001fc4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	2201      	movs	r2, #1
 8001fcc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	2201      	movs	r2, #1
 8001fd4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	2201      	movs	r2, #1
 8001fdc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	2201      	movs	r2, #1
 8001fe4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	2201      	movs	r2, #1
 8001fec:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	2201      	movs	r2, #1
 8001ff4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	2201      	movs	r2, #1
 8001ffc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	2201      	movs	r2, #1
 8002004:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002008:	2300      	movs	r3, #0
}
 800200a:	4618      	mov	r0, r3
 800200c:	3708      	adds	r7, #8
 800200e:	46bd      	mov	sp, r7
 8002010:	bd80      	pop	{r7, pc}
	...

08002014 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002014:	b480      	push	{r7}
 8002016:	b085      	sub	sp, #20
 8002018:	af00      	add	r7, sp, #0
 800201a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002022:	b2db      	uxtb	r3, r3
 8002024:	2b01      	cmp	r3, #1
 8002026:	d001      	beq.n	800202c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002028:	2301      	movs	r3, #1
 800202a:	e03a      	b.n	80020a2 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	2202      	movs	r2, #2
 8002030:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	68da      	ldr	r2, [r3, #12]
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	f042 0201 	orr.w	r2, r2, #1
 8002042:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	4a18      	ldr	r2, [pc, #96]	@ (80020ac <HAL_TIM_Base_Start_IT+0x98>)
 800204a:	4293      	cmp	r3, r2
 800204c:	d00e      	beq.n	800206c <HAL_TIM_Base_Start_IT+0x58>
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002056:	d009      	beq.n	800206c <HAL_TIM_Base_Start_IT+0x58>
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	4a14      	ldr	r2, [pc, #80]	@ (80020b0 <HAL_TIM_Base_Start_IT+0x9c>)
 800205e:	4293      	cmp	r3, r2
 8002060:	d004      	beq.n	800206c <HAL_TIM_Base_Start_IT+0x58>
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	4a13      	ldr	r2, [pc, #76]	@ (80020b4 <HAL_TIM_Base_Start_IT+0xa0>)
 8002068:	4293      	cmp	r3, r2
 800206a:	d111      	bne.n	8002090 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	689b      	ldr	r3, [r3, #8]
 8002072:	f003 0307 	and.w	r3, r3, #7
 8002076:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002078:	68fb      	ldr	r3, [r7, #12]
 800207a:	2b06      	cmp	r3, #6
 800207c:	d010      	beq.n	80020a0 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	681a      	ldr	r2, [r3, #0]
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	f042 0201 	orr.w	r2, r2, #1
 800208c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800208e:	e007      	b.n	80020a0 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	681a      	ldr	r2, [r3, #0]
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	f042 0201 	orr.w	r2, r2, #1
 800209e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80020a0:	2300      	movs	r3, #0
}
 80020a2:	4618      	mov	r0, r3
 80020a4:	3714      	adds	r7, #20
 80020a6:	46bd      	mov	sp, r7
 80020a8:	bc80      	pop	{r7}
 80020aa:	4770      	bx	lr
 80020ac:	40012c00 	.word	0x40012c00
 80020b0:	40000400 	.word	0x40000400
 80020b4:	40000800 	.word	0x40000800

080020b8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80020b8:	b580      	push	{r7, lr}
 80020ba:	b084      	sub	sp, #16
 80020bc:	af00      	add	r7, sp, #0
 80020be:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	68db      	ldr	r3, [r3, #12]
 80020c6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	691b      	ldr	r3, [r3, #16]
 80020ce:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80020d0:	68bb      	ldr	r3, [r7, #8]
 80020d2:	f003 0302 	and.w	r3, r3, #2
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d020      	beq.n	800211c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80020da:	68fb      	ldr	r3, [r7, #12]
 80020dc:	f003 0302 	and.w	r3, r3, #2
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d01b      	beq.n	800211c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	f06f 0202 	mvn.w	r2, #2
 80020ec:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	2201      	movs	r2, #1
 80020f2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	699b      	ldr	r3, [r3, #24]
 80020fa:	f003 0303 	and.w	r3, r3, #3
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d003      	beq.n	800210a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002102:	6878      	ldr	r0, [r7, #4]
 8002104:	f000 f998 	bl	8002438 <HAL_TIM_IC_CaptureCallback>
 8002108:	e005      	b.n	8002116 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800210a:	6878      	ldr	r0, [r7, #4]
 800210c:	f000 f98b 	bl	8002426 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002110:	6878      	ldr	r0, [r7, #4]
 8002112:	f000 f99a 	bl	800244a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	2200      	movs	r2, #0
 800211a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800211c:	68bb      	ldr	r3, [r7, #8]
 800211e:	f003 0304 	and.w	r3, r3, #4
 8002122:	2b00      	cmp	r3, #0
 8002124:	d020      	beq.n	8002168 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002126:	68fb      	ldr	r3, [r7, #12]
 8002128:	f003 0304 	and.w	r3, r3, #4
 800212c:	2b00      	cmp	r3, #0
 800212e:	d01b      	beq.n	8002168 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	f06f 0204 	mvn.w	r2, #4
 8002138:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	2202      	movs	r2, #2
 800213e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	699b      	ldr	r3, [r3, #24]
 8002146:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800214a:	2b00      	cmp	r3, #0
 800214c:	d003      	beq.n	8002156 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800214e:	6878      	ldr	r0, [r7, #4]
 8002150:	f000 f972 	bl	8002438 <HAL_TIM_IC_CaptureCallback>
 8002154:	e005      	b.n	8002162 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002156:	6878      	ldr	r0, [r7, #4]
 8002158:	f000 f965 	bl	8002426 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800215c:	6878      	ldr	r0, [r7, #4]
 800215e:	f000 f974 	bl	800244a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	2200      	movs	r2, #0
 8002166:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002168:	68bb      	ldr	r3, [r7, #8]
 800216a:	f003 0308 	and.w	r3, r3, #8
 800216e:	2b00      	cmp	r3, #0
 8002170:	d020      	beq.n	80021b4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002172:	68fb      	ldr	r3, [r7, #12]
 8002174:	f003 0308 	and.w	r3, r3, #8
 8002178:	2b00      	cmp	r3, #0
 800217a:	d01b      	beq.n	80021b4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	f06f 0208 	mvn.w	r2, #8
 8002184:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	2204      	movs	r2, #4
 800218a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	69db      	ldr	r3, [r3, #28]
 8002192:	f003 0303 	and.w	r3, r3, #3
 8002196:	2b00      	cmp	r3, #0
 8002198:	d003      	beq.n	80021a2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800219a:	6878      	ldr	r0, [r7, #4]
 800219c:	f000 f94c 	bl	8002438 <HAL_TIM_IC_CaptureCallback>
 80021a0:	e005      	b.n	80021ae <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80021a2:	6878      	ldr	r0, [r7, #4]
 80021a4:	f000 f93f 	bl	8002426 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80021a8:	6878      	ldr	r0, [r7, #4]
 80021aa:	f000 f94e 	bl	800244a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	2200      	movs	r2, #0
 80021b2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80021b4:	68bb      	ldr	r3, [r7, #8]
 80021b6:	f003 0310 	and.w	r3, r3, #16
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d020      	beq.n	8002200 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80021be:	68fb      	ldr	r3, [r7, #12]
 80021c0:	f003 0310 	and.w	r3, r3, #16
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	d01b      	beq.n	8002200 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	f06f 0210 	mvn.w	r2, #16
 80021d0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	2208      	movs	r2, #8
 80021d6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	69db      	ldr	r3, [r3, #28]
 80021de:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d003      	beq.n	80021ee <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80021e6:	6878      	ldr	r0, [r7, #4]
 80021e8:	f000 f926 	bl	8002438 <HAL_TIM_IC_CaptureCallback>
 80021ec:	e005      	b.n	80021fa <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80021ee:	6878      	ldr	r0, [r7, #4]
 80021f0:	f000 f919 	bl	8002426 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80021f4:	6878      	ldr	r0, [r7, #4]
 80021f6:	f000 f928 	bl	800244a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	2200      	movs	r2, #0
 80021fe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002200:	68bb      	ldr	r3, [r7, #8]
 8002202:	f003 0301 	and.w	r3, r3, #1
 8002206:	2b00      	cmp	r3, #0
 8002208:	d00c      	beq.n	8002224 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800220a:	68fb      	ldr	r3, [r7, #12]
 800220c:	f003 0301 	and.w	r3, r3, #1
 8002210:	2b00      	cmp	r3, #0
 8002212:	d007      	beq.n	8002224 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	f06f 0201 	mvn.w	r2, #1
 800221c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800221e:	6878      	ldr	r0, [r7, #4]
 8002220:	f7fe f974 	bl	800050c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002224:	68bb      	ldr	r3, [r7, #8]
 8002226:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800222a:	2b00      	cmp	r3, #0
 800222c:	d00c      	beq.n	8002248 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800222e:	68fb      	ldr	r3, [r7, #12]
 8002230:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002234:	2b00      	cmp	r3, #0
 8002236:	d007      	beq.n	8002248 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8002240:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002242:	6878      	ldr	r0, [r7, #4]
 8002244:	f000 fa7f 	bl	8002746 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002248:	68bb      	ldr	r3, [r7, #8]
 800224a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800224e:	2b00      	cmp	r3, #0
 8002250:	d00c      	beq.n	800226c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002252:	68fb      	ldr	r3, [r7, #12]
 8002254:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002258:	2b00      	cmp	r3, #0
 800225a:	d007      	beq.n	800226c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8002264:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002266:	6878      	ldr	r0, [r7, #4]
 8002268:	f000 f8f8 	bl	800245c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800226c:	68bb      	ldr	r3, [r7, #8]
 800226e:	f003 0320 	and.w	r3, r3, #32
 8002272:	2b00      	cmp	r3, #0
 8002274:	d00c      	beq.n	8002290 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	f003 0320 	and.w	r3, r3, #32
 800227c:	2b00      	cmp	r3, #0
 800227e:	d007      	beq.n	8002290 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	f06f 0220 	mvn.w	r2, #32
 8002288:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800228a:	6878      	ldr	r0, [r7, #4]
 800228c:	f000 fa52 	bl	8002734 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002290:	bf00      	nop
 8002292:	3710      	adds	r7, #16
 8002294:	46bd      	mov	sp, r7
 8002296:	bd80      	pop	{r7, pc}

08002298 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002298:	b580      	push	{r7, lr}
 800229a:	b084      	sub	sp, #16
 800229c:	af00      	add	r7, sp, #0
 800229e:	6078      	str	r0, [r7, #4]
 80022a0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80022a2:	2300      	movs	r3, #0
 80022a4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80022ac:	2b01      	cmp	r3, #1
 80022ae:	d101      	bne.n	80022b4 <HAL_TIM_ConfigClockSource+0x1c>
 80022b0:	2302      	movs	r3, #2
 80022b2:	e0b4      	b.n	800241e <HAL_TIM_ConfigClockSource+0x186>
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	2201      	movs	r2, #1
 80022b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	2202      	movs	r2, #2
 80022c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	689b      	ldr	r3, [r3, #8]
 80022ca:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80022cc:	68bb      	ldr	r3, [r7, #8]
 80022ce:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80022d2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80022d4:	68bb      	ldr	r3, [r7, #8]
 80022d6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80022da:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	68ba      	ldr	r2, [r7, #8]
 80022e2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80022e4:	683b      	ldr	r3, [r7, #0]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80022ec:	d03e      	beq.n	800236c <HAL_TIM_ConfigClockSource+0xd4>
 80022ee:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80022f2:	f200 8087 	bhi.w	8002404 <HAL_TIM_ConfigClockSource+0x16c>
 80022f6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80022fa:	f000 8086 	beq.w	800240a <HAL_TIM_ConfigClockSource+0x172>
 80022fe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002302:	d87f      	bhi.n	8002404 <HAL_TIM_ConfigClockSource+0x16c>
 8002304:	2b70      	cmp	r3, #112	@ 0x70
 8002306:	d01a      	beq.n	800233e <HAL_TIM_ConfigClockSource+0xa6>
 8002308:	2b70      	cmp	r3, #112	@ 0x70
 800230a:	d87b      	bhi.n	8002404 <HAL_TIM_ConfigClockSource+0x16c>
 800230c:	2b60      	cmp	r3, #96	@ 0x60
 800230e:	d050      	beq.n	80023b2 <HAL_TIM_ConfigClockSource+0x11a>
 8002310:	2b60      	cmp	r3, #96	@ 0x60
 8002312:	d877      	bhi.n	8002404 <HAL_TIM_ConfigClockSource+0x16c>
 8002314:	2b50      	cmp	r3, #80	@ 0x50
 8002316:	d03c      	beq.n	8002392 <HAL_TIM_ConfigClockSource+0xfa>
 8002318:	2b50      	cmp	r3, #80	@ 0x50
 800231a:	d873      	bhi.n	8002404 <HAL_TIM_ConfigClockSource+0x16c>
 800231c:	2b40      	cmp	r3, #64	@ 0x40
 800231e:	d058      	beq.n	80023d2 <HAL_TIM_ConfigClockSource+0x13a>
 8002320:	2b40      	cmp	r3, #64	@ 0x40
 8002322:	d86f      	bhi.n	8002404 <HAL_TIM_ConfigClockSource+0x16c>
 8002324:	2b30      	cmp	r3, #48	@ 0x30
 8002326:	d064      	beq.n	80023f2 <HAL_TIM_ConfigClockSource+0x15a>
 8002328:	2b30      	cmp	r3, #48	@ 0x30
 800232a:	d86b      	bhi.n	8002404 <HAL_TIM_ConfigClockSource+0x16c>
 800232c:	2b20      	cmp	r3, #32
 800232e:	d060      	beq.n	80023f2 <HAL_TIM_ConfigClockSource+0x15a>
 8002330:	2b20      	cmp	r3, #32
 8002332:	d867      	bhi.n	8002404 <HAL_TIM_ConfigClockSource+0x16c>
 8002334:	2b00      	cmp	r3, #0
 8002336:	d05c      	beq.n	80023f2 <HAL_TIM_ConfigClockSource+0x15a>
 8002338:	2b10      	cmp	r3, #16
 800233a:	d05a      	beq.n	80023f2 <HAL_TIM_ConfigClockSource+0x15a>
 800233c:	e062      	b.n	8002404 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002342:	683b      	ldr	r3, [r7, #0]
 8002344:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002346:	683b      	ldr	r3, [r7, #0]
 8002348:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800234a:	683b      	ldr	r3, [r7, #0]
 800234c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800234e:	f000 f974 	bl	800263a <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	689b      	ldr	r3, [r3, #8]
 8002358:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800235a:	68bb      	ldr	r3, [r7, #8]
 800235c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8002360:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	68ba      	ldr	r2, [r7, #8]
 8002368:	609a      	str	r2, [r3, #8]
      break;
 800236a:	e04f      	b.n	800240c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002370:	683b      	ldr	r3, [r7, #0]
 8002372:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002374:	683b      	ldr	r3, [r7, #0]
 8002376:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002378:	683b      	ldr	r3, [r7, #0]
 800237a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800237c:	f000 f95d 	bl	800263a <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	689a      	ldr	r2, [r3, #8]
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800238e:	609a      	str	r2, [r3, #8]
      break;
 8002390:	e03c      	b.n	800240c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002396:	683b      	ldr	r3, [r7, #0]
 8002398:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800239a:	683b      	ldr	r3, [r7, #0]
 800239c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800239e:	461a      	mov	r2, r3
 80023a0:	f000 f8d4 	bl	800254c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	2150      	movs	r1, #80	@ 0x50
 80023aa:	4618      	mov	r0, r3
 80023ac:	f000 f92b 	bl	8002606 <TIM_ITRx_SetConfig>
      break;
 80023b0:	e02c      	b.n	800240c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80023b6:	683b      	ldr	r3, [r7, #0]
 80023b8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80023ba:	683b      	ldr	r3, [r7, #0]
 80023bc:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80023be:	461a      	mov	r2, r3
 80023c0:	f000 f8f2 	bl	80025a8 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	2160      	movs	r1, #96	@ 0x60
 80023ca:	4618      	mov	r0, r3
 80023cc:	f000 f91b 	bl	8002606 <TIM_ITRx_SetConfig>
      break;
 80023d0:	e01c      	b.n	800240c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80023d6:	683b      	ldr	r3, [r7, #0]
 80023d8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80023da:	683b      	ldr	r3, [r7, #0]
 80023dc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80023de:	461a      	mov	r2, r3
 80023e0:	f000 f8b4 	bl	800254c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	2140      	movs	r1, #64	@ 0x40
 80023ea:	4618      	mov	r0, r3
 80023ec:	f000 f90b 	bl	8002606 <TIM_ITRx_SetConfig>
      break;
 80023f0:	e00c      	b.n	800240c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	681a      	ldr	r2, [r3, #0]
 80023f6:	683b      	ldr	r3, [r7, #0]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	4619      	mov	r1, r3
 80023fc:	4610      	mov	r0, r2
 80023fe:	f000 f902 	bl	8002606 <TIM_ITRx_SetConfig>
      break;
 8002402:	e003      	b.n	800240c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002404:	2301      	movs	r3, #1
 8002406:	73fb      	strb	r3, [r7, #15]
      break;
 8002408:	e000      	b.n	800240c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800240a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	2201      	movs	r2, #1
 8002410:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	2200      	movs	r2, #0
 8002418:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800241c:	7bfb      	ldrb	r3, [r7, #15]
}
 800241e:	4618      	mov	r0, r3
 8002420:	3710      	adds	r7, #16
 8002422:	46bd      	mov	sp, r7
 8002424:	bd80      	pop	{r7, pc}

08002426 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002426:	b480      	push	{r7}
 8002428:	b083      	sub	sp, #12
 800242a:	af00      	add	r7, sp, #0
 800242c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800242e:	bf00      	nop
 8002430:	370c      	adds	r7, #12
 8002432:	46bd      	mov	sp, r7
 8002434:	bc80      	pop	{r7}
 8002436:	4770      	bx	lr

08002438 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002438:	b480      	push	{r7}
 800243a:	b083      	sub	sp, #12
 800243c:	af00      	add	r7, sp, #0
 800243e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002440:	bf00      	nop
 8002442:	370c      	adds	r7, #12
 8002444:	46bd      	mov	sp, r7
 8002446:	bc80      	pop	{r7}
 8002448:	4770      	bx	lr

0800244a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800244a:	b480      	push	{r7}
 800244c:	b083      	sub	sp, #12
 800244e:	af00      	add	r7, sp, #0
 8002450:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002452:	bf00      	nop
 8002454:	370c      	adds	r7, #12
 8002456:	46bd      	mov	sp, r7
 8002458:	bc80      	pop	{r7}
 800245a:	4770      	bx	lr

0800245c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800245c:	b480      	push	{r7}
 800245e:	b083      	sub	sp, #12
 8002460:	af00      	add	r7, sp, #0
 8002462:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002464:	bf00      	nop
 8002466:	370c      	adds	r7, #12
 8002468:	46bd      	mov	sp, r7
 800246a:	bc80      	pop	{r7}
 800246c:	4770      	bx	lr
	...

08002470 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002470:	b480      	push	{r7}
 8002472:	b085      	sub	sp, #20
 8002474:	af00      	add	r7, sp, #0
 8002476:	6078      	str	r0, [r7, #4]
 8002478:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	4a2f      	ldr	r2, [pc, #188]	@ (8002540 <TIM_Base_SetConfig+0xd0>)
 8002484:	4293      	cmp	r3, r2
 8002486:	d00b      	beq.n	80024a0 <TIM_Base_SetConfig+0x30>
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800248e:	d007      	beq.n	80024a0 <TIM_Base_SetConfig+0x30>
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	4a2c      	ldr	r2, [pc, #176]	@ (8002544 <TIM_Base_SetConfig+0xd4>)
 8002494:	4293      	cmp	r3, r2
 8002496:	d003      	beq.n	80024a0 <TIM_Base_SetConfig+0x30>
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	4a2b      	ldr	r2, [pc, #172]	@ (8002548 <TIM_Base_SetConfig+0xd8>)
 800249c:	4293      	cmp	r3, r2
 800249e:	d108      	bne.n	80024b2 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80024a6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80024a8:	683b      	ldr	r3, [r7, #0]
 80024aa:	685b      	ldr	r3, [r3, #4]
 80024ac:	68fa      	ldr	r2, [r7, #12]
 80024ae:	4313      	orrs	r3, r2
 80024b0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	4a22      	ldr	r2, [pc, #136]	@ (8002540 <TIM_Base_SetConfig+0xd0>)
 80024b6:	4293      	cmp	r3, r2
 80024b8:	d00b      	beq.n	80024d2 <TIM_Base_SetConfig+0x62>
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80024c0:	d007      	beq.n	80024d2 <TIM_Base_SetConfig+0x62>
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	4a1f      	ldr	r2, [pc, #124]	@ (8002544 <TIM_Base_SetConfig+0xd4>)
 80024c6:	4293      	cmp	r3, r2
 80024c8:	d003      	beq.n	80024d2 <TIM_Base_SetConfig+0x62>
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	4a1e      	ldr	r2, [pc, #120]	@ (8002548 <TIM_Base_SetConfig+0xd8>)
 80024ce:	4293      	cmp	r3, r2
 80024d0:	d108      	bne.n	80024e4 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80024d2:	68fb      	ldr	r3, [r7, #12]
 80024d4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80024d8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80024da:	683b      	ldr	r3, [r7, #0]
 80024dc:	68db      	ldr	r3, [r3, #12]
 80024de:	68fa      	ldr	r2, [r7, #12]
 80024e0:	4313      	orrs	r3, r2
 80024e2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80024ea:	683b      	ldr	r3, [r7, #0]
 80024ec:	695b      	ldr	r3, [r3, #20]
 80024ee:	4313      	orrs	r3, r2
 80024f0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	68fa      	ldr	r2, [r7, #12]
 80024f6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80024f8:	683b      	ldr	r3, [r7, #0]
 80024fa:	689a      	ldr	r2, [r3, #8]
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002500:	683b      	ldr	r3, [r7, #0]
 8002502:	681a      	ldr	r2, [r3, #0]
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	4a0d      	ldr	r2, [pc, #52]	@ (8002540 <TIM_Base_SetConfig+0xd0>)
 800250c:	4293      	cmp	r3, r2
 800250e:	d103      	bne.n	8002518 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002510:	683b      	ldr	r3, [r7, #0]
 8002512:	691a      	ldr	r2, [r3, #16]
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	2201      	movs	r2, #1
 800251c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	691b      	ldr	r3, [r3, #16]
 8002522:	f003 0301 	and.w	r3, r3, #1
 8002526:	2b00      	cmp	r3, #0
 8002528:	d005      	beq.n	8002536 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	691b      	ldr	r3, [r3, #16]
 800252e:	f023 0201 	bic.w	r2, r3, #1
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	611a      	str	r2, [r3, #16]
  }
}
 8002536:	bf00      	nop
 8002538:	3714      	adds	r7, #20
 800253a:	46bd      	mov	sp, r7
 800253c:	bc80      	pop	{r7}
 800253e:	4770      	bx	lr
 8002540:	40012c00 	.word	0x40012c00
 8002544:	40000400 	.word	0x40000400
 8002548:	40000800 	.word	0x40000800

0800254c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800254c:	b480      	push	{r7}
 800254e:	b087      	sub	sp, #28
 8002550:	af00      	add	r7, sp, #0
 8002552:	60f8      	str	r0, [r7, #12]
 8002554:	60b9      	str	r1, [r7, #8]
 8002556:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	6a1b      	ldr	r3, [r3, #32]
 800255c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	6a1b      	ldr	r3, [r3, #32]
 8002562:	f023 0201 	bic.w	r2, r3, #1
 8002566:	68fb      	ldr	r3, [r7, #12]
 8002568:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800256a:	68fb      	ldr	r3, [r7, #12]
 800256c:	699b      	ldr	r3, [r3, #24]
 800256e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002570:	693b      	ldr	r3, [r7, #16]
 8002572:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002576:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	011b      	lsls	r3, r3, #4
 800257c:	693a      	ldr	r2, [r7, #16]
 800257e:	4313      	orrs	r3, r2
 8002580:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002582:	697b      	ldr	r3, [r7, #20]
 8002584:	f023 030a 	bic.w	r3, r3, #10
 8002588:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800258a:	697a      	ldr	r2, [r7, #20]
 800258c:	68bb      	ldr	r3, [r7, #8]
 800258e:	4313      	orrs	r3, r2
 8002590:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	693a      	ldr	r2, [r7, #16]
 8002596:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	697a      	ldr	r2, [r7, #20]
 800259c:	621a      	str	r2, [r3, #32]
}
 800259e:	bf00      	nop
 80025a0:	371c      	adds	r7, #28
 80025a2:	46bd      	mov	sp, r7
 80025a4:	bc80      	pop	{r7}
 80025a6:	4770      	bx	lr

080025a8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80025a8:	b480      	push	{r7}
 80025aa:	b087      	sub	sp, #28
 80025ac:	af00      	add	r7, sp, #0
 80025ae:	60f8      	str	r0, [r7, #12]
 80025b0:	60b9      	str	r1, [r7, #8]
 80025b2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	6a1b      	ldr	r3, [r3, #32]
 80025b8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80025ba:	68fb      	ldr	r3, [r7, #12]
 80025bc:	6a1b      	ldr	r3, [r3, #32]
 80025be:	f023 0210 	bic.w	r2, r3, #16
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	699b      	ldr	r3, [r3, #24]
 80025ca:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80025cc:	693b      	ldr	r3, [r7, #16]
 80025ce:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80025d2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	031b      	lsls	r3, r3, #12
 80025d8:	693a      	ldr	r2, [r7, #16]
 80025da:	4313      	orrs	r3, r2
 80025dc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80025de:	697b      	ldr	r3, [r7, #20]
 80025e0:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80025e4:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80025e6:	68bb      	ldr	r3, [r7, #8]
 80025e8:	011b      	lsls	r3, r3, #4
 80025ea:	697a      	ldr	r2, [r7, #20]
 80025ec:	4313      	orrs	r3, r2
 80025ee:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	693a      	ldr	r2, [r7, #16]
 80025f4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	697a      	ldr	r2, [r7, #20]
 80025fa:	621a      	str	r2, [r3, #32]
}
 80025fc:	bf00      	nop
 80025fe:	371c      	adds	r7, #28
 8002600:	46bd      	mov	sp, r7
 8002602:	bc80      	pop	{r7}
 8002604:	4770      	bx	lr

08002606 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002606:	b480      	push	{r7}
 8002608:	b085      	sub	sp, #20
 800260a:	af00      	add	r7, sp, #0
 800260c:	6078      	str	r0, [r7, #4]
 800260e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	689b      	ldr	r3, [r3, #8]
 8002614:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800261c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800261e:	683a      	ldr	r2, [r7, #0]
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	4313      	orrs	r3, r2
 8002624:	f043 0307 	orr.w	r3, r3, #7
 8002628:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	68fa      	ldr	r2, [r7, #12]
 800262e:	609a      	str	r2, [r3, #8]
}
 8002630:	bf00      	nop
 8002632:	3714      	adds	r7, #20
 8002634:	46bd      	mov	sp, r7
 8002636:	bc80      	pop	{r7}
 8002638:	4770      	bx	lr

0800263a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800263a:	b480      	push	{r7}
 800263c:	b087      	sub	sp, #28
 800263e:	af00      	add	r7, sp, #0
 8002640:	60f8      	str	r0, [r7, #12]
 8002642:	60b9      	str	r1, [r7, #8]
 8002644:	607a      	str	r2, [r7, #4]
 8002646:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	689b      	ldr	r3, [r3, #8]
 800264c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800264e:	697b      	ldr	r3, [r7, #20]
 8002650:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002654:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002656:	683b      	ldr	r3, [r7, #0]
 8002658:	021a      	lsls	r2, r3, #8
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	431a      	orrs	r2, r3
 800265e:	68bb      	ldr	r3, [r7, #8]
 8002660:	4313      	orrs	r3, r2
 8002662:	697a      	ldr	r2, [r7, #20]
 8002664:	4313      	orrs	r3, r2
 8002666:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	697a      	ldr	r2, [r7, #20]
 800266c:	609a      	str	r2, [r3, #8]
}
 800266e:	bf00      	nop
 8002670:	371c      	adds	r7, #28
 8002672:	46bd      	mov	sp, r7
 8002674:	bc80      	pop	{r7}
 8002676:	4770      	bx	lr

08002678 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002678:	b480      	push	{r7}
 800267a:	b085      	sub	sp, #20
 800267c:	af00      	add	r7, sp, #0
 800267e:	6078      	str	r0, [r7, #4]
 8002680:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002688:	2b01      	cmp	r3, #1
 800268a:	d101      	bne.n	8002690 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800268c:	2302      	movs	r3, #2
 800268e:	e046      	b.n	800271e <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	2201      	movs	r2, #1
 8002694:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	2202      	movs	r2, #2
 800269c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	685b      	ldr	r3, [r3, #4]
 80026a6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	689b      	ldr	r3, [r3, #8]
 80026ae:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80026b0:	68fb      	ldr	r3, [r7, #12]
 80026b2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80026b6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80026b8:	683b      	ldr	r3, [r7, #0]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	68fa      	ldr	r2, [r7, #12]
 80026be:	4313      	orrs	r3, r2
 80026c0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	68fa      	ldr	r2, [r7, #12]
 80026c8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	4a16      	ldr	r2, [pc, #88]	@ (8002728 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80026d0:	4293      	cmp	r3, r2
 80026d2:	d00e      	beq.n	80026f2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80026dc:	d009      	beq.n	80026f2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	4a12      	ldr	r2, [pc, #72]	@ (800272c <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80026e4:	4293      	cmp	r3, r2
 80026e6:	d004      	beq.n	80026f2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	4a10      	ldr	r2, [pc, #64]	@ (8002730 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80026ee:	4293      	cmp	r3, r2
 80026f0:	d10c      	bne.n	800270c <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80026f2:	68bb      	ldr	r3, [r7, #8]
 80026f4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80026f8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80026fa:	683b      	ldr	r3, [r7, #0]
 80026fc:	685b      	ldr	r3, [r3, #4]
 80026fe:	68ba      	ldr	r2, [r7, #8]
 8002700:	4313      	orrs	r3, r2
 8002702:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	68ba      	ldr	r2, [r7, #8]
 800270a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	2201      	movs	r2, #1
 8002710:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	2200      	movs	r2, #0
 8002718:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800271c:	2300      	movs	r3, #0
}
 800271e:	4618      	mov	r0, r3
 8002720:	3714      	adds	r7, #20
 8002722:	46bd      	mov	sp, r7
 8002724:	bc80      	pop	{r7}
 8002726:	4770      	bx	lr
 8002728:	40012c00 	.word	0x40012c00
 800272c:	40000400 	.word	0x40000400
 8002730:	40000800 	.word	0x40000800

08002734 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002734:	b480      	push	{r7}
 8002736:	b083      	sub	sp, #12
 8002738:	af00      	add	r7, sp, #0
 800273a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800273c:	bf00      	nop
 800273e:	370c      	adds	r7, #12
 8002740:	46bd      	mov	sp, r7
 8002742:	bc80      	pop	{r7}
 8002744:	4770      	bx	lr

08002746 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002746:	b480      	push	{r7}
 8002748:	b083      	sub	sp, #12
 800274a:	af00      	add	r7, sp, #0
 800274c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800274e:	bf00      	nop
 8002750:	370c      	adds	r7, #12
 8002752:	46bd      	mov	sp, r7
 8002754:	bc80      	pop	{r7}
 8002756:	4770      	bx	lr

08002758 <rand>:
 8002758:	4b16      	ldr	r3, [pc, #88]	@ (80027b4 <rand+0x5c>)
 800275a:	b510      	push	{r4, lr}
 800275c:	681c      	ldr	r4, [r3, #0]
 800275e:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8002760:	b9b3      	cbnz	r3, 8002790 <rand+0x38>
 8002762:	2018      	movs	r0, #24
 8002764:	f000 fa1e 	bl	8002ba4 <malloc>
 8002768:	4602      	mov	r2, r0
 800276a:	6320      	str	r0, [r4, #48]	@ 0x30
 800276c:	b920      	cbnz	r0, 8002778 <rand+0x20>
 800276e:	2152      	movs	r1, #82	@ 0x52
 8002770:	4b11      	ldr	r3, [pc, #68]	@ (80027b8 <rand+0x60>)
 8002772:	4812      	ldr	r0, [pc, #72]	@ (80027bc <rand+0x64>)
 8002774:	f000 f9b0 	bl	8002ad8 <__assert_func>
 8002778:	4911      	ldr	r1, [pc, #68]	@ (80027c0 <rand+0x68>)
 800277a:	4b12      	ldr	r3, [pc, #72]	@ (80027c4 <rand+0x6c>)
 800277c:	e9c0 1300 	strd	r1, r3, [r0]
 8002780:	4b11      	ldr	r3, [pc, #68]	@ (80027c8 <rand+0x70>)
 8002782:	2100      	movs	r1, #0
 8002784:	6083      	str	r3, [r0, #8]
 8002786:	230b      	movs	r3, #11
 8002788:	8183      	strh	r3, [r0, #12]
 800278a:	2001      	movs	r0, #1
 800278c:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8002790:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8002792:	480e      	ldr	r0, [pc, #56]	@ (80027cc <rand+0x74>)
 8002794:	690b      	ldr	r3, [r1, #16]
 8002796:	694c      	ldr	r4, [r1, #20]
 8002798:	4358      	muls	r0, r3
 800279a:	4a0d      	ldr	r2, [pc, #52]	@ (80027d0 <rand+0x78>)
 800279c:	fb02 0004 	mla	r0, r2, r4, r0
 80027a0:	fba3 3202 	umull	r3, r2, r3, r2
 80027a4:	3301      	adds	r3, #1
 80027a6:	eb40 0002 	adc.w	r0, r0, r2
 80027aa:	e9c1 3004 	strd	r3, r0, [r1, #16]
 80027ae:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 80027b2:	bd10      	pop	{r4, pc}
 80027b4:	20000024 	.word	0x20000024
 80027b8:	0800375e 	.word	0x0800375e
 80027bc:	08003775 	.word	0x08003775
 80027c0:	abcd330e 	.word	0xabcd330e
 80027c4:	e66d1234 	.word	0xe66d1234
 80027c8:	0005deec 	.word	0x0005deec
 80027cc:	5851f42d 	.word	0x5851f42d
 80027d0:	4c957f2d 	.word	0x4c957f2d

080027d4 <std>:
 80027d4:	2300      	movs	r3, #0
 80027d6:	b510      	push	{r4, lr}
 80027d8:	4604      	mov	r4, r0
 80027da:	e9c0 3300 	strd	r3, r3, [r0]
 80027de:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80027e2:	6083      	str	r3, [r0, #8]
 80027e4:	8181      	strh	r1, [r0, #12]
 80027e6:	6643      	str	r3, [r0, #100]	@ 0x64
 80027e8:	81c2      	strh	r2, [r0, #14]
 80027ea:	6183      	str	r3, [r0, #24]
 80027ec:	4619      	mov	r1, r3
 80027ee:	2208      	movs	r2, #8
 80027f0:	305c      	adds	r0, #92	@ 0x5c
 80027f2:	f000 f8f4 	bl	80029de <memset>
 80027f6:	4b0d      	ldr	r3, [pc, #52]	@ (800282c <std+0x58>)
 80027f8:	6224      	str	r4, [r4, #32]
 80027fa:	6263      	str	r3, [r4, #36]	@ 0x24
 80027fc:	4b0c      	ldr	r3, [pc, #48]	@ (8002830 <std+0x5c>)
 80027fe:	62a3      	str	r3, [r4, #40]	@ 0x28
 8002800:	4b0c      	ldr	r3, [pc, #48]	@ (8002834 <std+0x60>)
 8002802:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8002804:	4b0c      	ldr	r3, [pc, #48]	@ (8002838 <std+0x64>)
 8002806:	6323      	str	r3, [r4, #48]	@ 0x30
 8002808:	4b0c      	ldr	r3, [pc, #48]	@ (800283c <std+0x68>)
 800280a:	429c      	cmp	r4, r3
 800280c:	d006      	beq.n	800281c <std+0x48>
 800280e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8002812:	4294      	cmp	r4, r2
 8002814:	d002      	beq.n	800281c <std+0x48>
 8002816:	33d0      	adds	r3, #208	@ 0xd0
 8002818:	429c      	cmp	r4, r3
 800281a:	d105      	bne.n	8002828 <std+0x54>
 800281c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8002820:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002824:	f000 b954 	b.w	8002ad0 <__retarget_lock_init_recursive>
 8002828:	bd10      	pop	{r4, pc}
 800282a:	bf00      	nop
 800282c:	08002959 	.word	0x08002959
 8002830:	0800297b 	.word	0x0800297b
 8002834:	080029b3 	.word	0x080029b3
 8002838:	080029d7 	.word	0x080029d7
 800283c:	20000124 	.word	0x20000124

08002840 <stdio_exit_handler>:
 8002840:	4a02      	ldr	r2, [pc, #8]	@ (800284c <stdio_exit_handler+0xc>)
 8002842:	4903      	ldr	r1, [pc, #12]	@ (8002850 <stdio_exit_handler+0x10>)
 8002844:	4803      	ldr	r0, [pc, #12]	@ (8002854 <stdio_exit_handler+0x14>)
 8002846:	f000 b869 	b.w	800291c <_fwalk_sglue>
 800284a:	bf00      	nop
 800284c:	20000018 	.word	0x20000018
 8002850:	08002e11 	.word	0x08002e11
 8002854:	20000028 	.word	0x20000028

08002858 <cleanup_stdio>:
 8002858:	6841      	ldr	r1, [r0, #4]
 800285a:	4b0c      	ldr	r3, [pc, #48]	@ (800288c <cleanup_stdio+0x34>)
 800285c:	b510      	push	{r4, lr}
 800285e:	4299      	cmp	r1, r3
 8002860:	4604      	mov	r4, r0
 8002862:	d001      	beq.n	8002868 <cleanup_stdio+0x10>
 8002864:	f000 fad4 	bl	8002e10 <_fflush_r>
 8002868:	68a1      	ldr	r1, [r4, #8]
 800286a:	4b09      	ldr	r3, [pc, #36]	@ (8002890 <cleanup_stdio+0x38>)
 800286c:	4299      	cmp	r1, r3
 800286e:	d002      	beq.n	8002876 <cleanup_stdio+0x1e>
 8002870:	4620      	mov	r0, r4
 8002872:	f000 facd 	bl	8002e10 <_fflush_r>
 8002876:	68e1      	ldr	r1, [r4, #12]
 8002878:	4b06      	ldr	r3, [pc, #24]	@ (8002894 <cleanup_stdio+0x3c>)
 800287a:	4299      	cmp	r1, r3
 800287c:	d004      	beq.n	8002888 <cleanup_stdio+0x30>
 800287e:	4620      	mov	r0, r4
 8002880:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002884:	f000 bac4 	b.w	8002e10 <_fflush_r>
 8002888:	bd10      	pop	{r4, pc}
 800288a:	bf00      	nop
 800288c:	20000124 	.word	0x20000124
 8002890:	2000018c 	.word	0x2000018c
 8002894:	200001f4 	.word	0x200001f4

08002898 <global_stdio_init.part.0>:
 8002898:	b510      	push	{r4, lr}
 800289a:	4b0b      	ldr	r3, [pc, #44]	@ (80028c8 <global_stdio_init.part.0+0x30>)
 800289c:	4c0b      	ldr	r4, [pc, #44]	@ (80028cc <global_stdio_init.part.0+0x34>)
 800289e:	4a0c      	ldr	r2, [pc, #48]	@ (80028d0 <global_stdio_init.part.0+0x38>)
 80028a0:	4620      	mov	r0, r4
 80028a2:	601a      	str	r2, [r3, #0]
 80028a4:	2104      	movs	r1, #4
 80028a6:	2200      	movs	r2, #0
 80028a8:	f7ff ff94 	bl	80027d4 <std>
 80028ac:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80028b0:	2201      	movs	r2, #1
 80028b2:	2109      	movs	r1, #9
 80028b4:	f7ff ff8e 	bl	80027d4 <std>
 80028b8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80028bc:	2202      	movs	r2, #2
 80028be:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80028c2:	2112      	movs	r1, #18
 80028c4:	f7ff bf86 	b.w	80027d4 <std>
 80028c8:	2000025c 	.word	0x2000025c
 80028cc:	20000124 	.word	0x20000124
 80028d0:	08002841 	.word	0x08002841

080028d4 <__sfp_lock_acquire>:
 80028d4:	4801      	ldr	r0, [pc, #4]	@ (80028dc <__sfp_lock_acquire+0x8>)
 80028d6:	f000 b8fc 	b.w	8002ad2 <__retarget_lock_acquire_recursive>
 80028da:	bf00      	nop
 80028dc:	20000265 	.word	0x20000265

080028e0 <__sfp_lock_release>:
 80028e0:	4801      	ldr	r0, [pc, #4]	@ (80028e8 <__sfp_lock_release+0x8>)
 80028e2:	f000 b8f7 	b.w	8002ad4 <__retarget_lock_release_recursive>
 80028e6:	bf00      	nop
 80028e8:	20000265 	.word	0x20000265

080028ec <__sinit>:
 80028ec:	b510      	push	{r4, lr}
 80028ee:	4604      	mov	r4, r0
 80028f0:	f7ff fff0 	bl	80028d4 <__sfp_lock_acquire>
 80028f4:	6a23      	ldr	r3, [r4, #32]
 80028f6:	b11b      	cbz	r3, 8002900 <__sinit+0x14>
 80028f8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80028fc:	f7ff bff0 	b.w	80028e0 <__sfp_lock_release>
 8002900:	4b04      	ldr	r3, [pc, #16]	@ (8002914 <__sinit+0x28>)
 8002902:	6223      	str	r3, [r4, #32]
 8002904:	4b04      	ldr	r3, [pc, #16]	@ (8002918 <__sinit+0x2c>)
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	2b00      	cmp	r3, #0
 800290a:	d1f5      	bne.n	80028f8 <__sinit+0xc>
 800290c:	f7ff ffc4 	bl	8002898 <global_stdio_init.part.0>
 8002910:	e7f2      	b.n	80028f8 <__sinit+0xc>
 8002912:	bf00      	nop
 8002914:	08002859 	.word	0x08002859
 8002918:	2000025c 	.word	0x2000025c

0800291c <_fwalk_sglue>:
 800291c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002920:	4607      	mov	r7, r0
 8002922:	4688      	mov	r8, r1
 8002924:	4614      	mov	r4, r2
 8002926:	2600      	movs	r6, #0
 8002928:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800292c:	f1b9 0901 	subs.w	r9, r9, #1
 8002930:	d505      	bpl.n	800293e <_fwalk_sglue+0x22>
 8002932:	6824      	ldr	r4, [r4, #0]
 8002934:	2c00      	cmp	r4, #0
 8002936:	d1f7      	bne.n	8002928 <_fwalk_sglue+0xc>
 8002938:	4630      	mov	r0, r6
 800293a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800293e:	89ab      	ldrh	r3, [r5, #12]
 8002940:	2b01      	cmp	r3, #1
 8002942:	d907      	bls.n	8002954 <_fwalk_sglue+0x38>
 8002944:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8002948:	3301      	adds	r3, #1
 800294a:	d003      	beq.n	8002954 <_fwalk_sglue+0x38>
 800294c:	4629      	mov	r1, r5
 800294e:	4638      	mov	r0, r7
 8002950:	47c0      	blx	r8
 8002952:	4306      	orrs	r6, r0
 8002954:	3568      	adds	r5, #104	@ 0x68
 8002956:	e7e9      	b.n	800292c <_fwalk_sglue+0x10>

08002958 <__sread>:
 8002958:	b510      	push	{r4, lr}
 800295a:	460c      	mov	r4, r1
 800295c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002960:	f000 f868 	bl	8002a34 <_read_r>
 8002964:	2800      	cmp	r0, #0
 8002966:	bfab      	itete	ge
 8002968:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800296a:	89a3      	ldrhlt	r3, [r4, #12]
 800296c:	181b      	addge	r3, r3, r0
 800296e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8002972:	bfac      	ite	ge
 8002974:	6563      	strge	r3, [r4, #84]	@ 0x54
 8002976:	81a3      	strhlt	r3, [r4, #12]
 8002978:	bd10      	pop	{r4, pc}

0800297a <__swrite>:
 800297a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800297e:	461f      	mov	r7, r3
 8002980:	898b      	ldrh	r3, [r1, #12]
 8002982:	4605      	mov	r5, r0
 8002984:	05db      	lsls	r3, r3, #23
 8002986:	460c      	mov	r4, r1
 8002988:	4616      	mov	r6, r2
 800298a:	d505      	bpl.n	8002998 <__swrite+0x1e>
 800298c:	2302      	movs	r3, #2
 800298e:	2200      	movs	r2, #0
 8002990:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002994:	f000 f83c 	bl	8002a10 <_lseek_r>
 8002998:	89a3      	ldrh	r3, [r4, #12]
 800299a:	4632      	mov	r2, r6
 800299c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80029a0:	81a3      	strh	r3, [r4, #12]
 80029a2:	4628      	mov	r0, r5
 80029a4:	463b      	mov	r3, r7
 80029a6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80029aa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80029ae:	f000 b853 	b.w	8002a58 <_write_r>

080029b2 <__sseek>:
 80029b2:	b510      	push	{r4, lr}
 80029b4:	460c      	mov	r4, r1
 80029b6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80029ba:	f000 f829 	bl	8002a10 <_lseek_r>
 80029be:	1c43      	adds	r3, r0, #1
 80029c0:	89a3      	ldrh	r3, [r4, #12]
 80029c2:	bf15      	itete	ne
 80029c4:	6560      	strne	r0, [r4, #84]	@ 0x54
 80029c6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80029ca:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80029ce:	81a3      	strheq	r3, [r4, #12]
 80029d0:	bf18      	it	ne
 80029d2:	81a3      	strhne	r3, [r4, #12]
 80029d4:	bd10      	pop	{r4, pc}

080029d6 <__sclose>:
 80029d6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80029da:	f000 b809 	b.w	80029f0 <_close_r>

080029de <memset>:
 80029de:	4603      	mov	r3, r0
 80029e0:	4402      	add	r2, r0
 80029e2:	4293      	cmp	r3, r2
 80029e4:	d100      	bne.n	80029e8 <memset+0xa>
 80029e6:	4770      	bx	lr
 80029e8:	f803 1b01 	strb.w	r1, [r3], #1
 80029ec:	e7f9      	b.n	80029e2 <memset+0x4>
	...

080029f0 <_close_r>:
 80029f0:	b538      	push	{r3, r4, r5, lr}
 80029f2:	2300      	movs	r3, #0
 80029f4:	4d05      	ldr	r5, [pc, #20]	@ (8002a0c <_close_r+0x1c>)
 80029f6:	4604      	mov	r4, r0
 80029f8:	4608      	mov	r0, r1
 80029fa:	602b      	str	r3, [r5, #0]
 80029fc:	f7fd ffdf 	bl	80009be <_close>
 8002a00:	1c43      	adds	r3, r0, #1
 8002a02:	d102      	bne.n	8002a0a <_close_r+0x1a>
 8002a04:	682b      	ldr	r3, [r5, #0]
 8002a06:	b103      	cbz	r3, 8002a0a <_close_r+0x1a>
 8002a08:	6023      	str	r3, [r4, #0]
 8002a0a:	bd38      	pop	{r3, r4, r5, pc}
 8002a0c:	20000260 	.word	0x20000260

08002a10 <_lseek_r>:
 8002a10:	b538      	push	{r3, r4, r5, lr}
 8002a12:	4604      	mov	r4, r0
 8002a14:	4608      	mov	r0, r1
 8002a16:	4611      	mov	r1, r2
 8002a18:	2200      	movs	r2, #0
 8002a1a:	4d05      	ldr	r5, [pc, #20]	@ (8002a30 <_lseek_r+0x20>)
 8002a1c:	602a      	str	r2, [r5, #0]
 8002a1e:	461a      	mov	r2, r3
 8002a20:	f7fd fff1 	bl	8000a06 <_lseek>
 8002a24:	1c43      	adds	r3, r0, #1
 8002a26:	d102      	bne.n	8002a2e <_lseek_r+0x1e>
 8002a28:	682b      	ldr	r3, [r5, #0]
 8002a2a:	b103      	cbz	r3, 8002a2e <_lseek_r+0x1e>
 8002a2c:	6023      	str	r3, [r4, #0]
 8002a2e:	bd38      	pop	{r3, r4, r5, pc}
 8002a30:	20000260 	.word	0x20000260

08002a34 <_read_r>:
 8002a34:	b538      	push	{r3, r4, r5, lr}
 8002a36:	4604      	mov	r4, r0
 8002a38:	4608      	mov	r0, r1
 8002a3a:	4611      	mov	r1, r2
 8002a3c:	2200      	movs	r2, #0
 8002a3e:	4d05      	ldr	r5, [pc, #20]	@ (8002a54 <_read_r+0x20>)
 8002a40:	602a      	str	r2, [r5, #0]
 8002a42:	461a      	mov	r2, r3
 8002a44:	f7fd ff82 	bl	800094c <_read>
 8002a48:	1c43      	adds	r3, r0, #1
 8002a4a:	d102      	bne.n	8002a52 <_read_r+0x1e>
 8002a4c:	682b      	ldr	r3, [r5, #0]
 8002a4e:	b103      	cbz	r3, 8002a52 <_read_r+0x1e>
 8002a50:	6023      	str	r3, [r4, #0]
 8002a52:	bd38      	pop	{r3, r4, r5, pc}
 8002a54:	20000260 	.word	0x20000260

08002a58 <_write_r>:
 8002a58:	b538      	push	{r3, r4, r5, lr}
 8002a5a:	4604      	mov	r4, r0
 8002a5c:	4608      	mov	r0, r1
 8002a5e:	4611      	mov	r1, r2
 8002a60:	2200      	movs	r2, #0
 8002a62:	4d05      	ldr	r5, [pc, #20]	@ (8002a78 <_write_r+0x20>)
 8002a64:	602a      	str	r2, [r5, #0]
 8002a66:	461a      	mov	r2, r3
 8002a68:	f7fd ff8d 	bl	8000986 <_write>
 8002a6c:	1c43      	adds	r3, r0, #1
 8002a6e:	d102      	bne.n	8002a76 <_write_r+0x1e>
 8002a70:	682b      	ldr	r3, [r5, #0]
 8002a72:	b103      	cbz	r3, 8002a76 <_write_r+0x1e>
 8002a74:	6023      	str	r3, [r4, #0]
 8002a76:	bd38      	pop	{r3, r4, r5, pc}
 8002a78:	20000260 	.word	0x20000260

08002a7c <__errno>:
 8002a7c:	4b01      	ldr	r3, [pc, #4]	@ (8002a84 <__errno+0x8>)
 8002a7e:	6818      	ldr	r0, [r3, #0]
 8002a80:	4770      	bx	lr
 8002a82:	bf00      	nop
 8002a84:	20000024 	.word	0x20000024

08002a88 <__libc_init_array>:
 8002a88:	b570      	push	{r4, r5, r6, lr}
 8002a8a:	2600      	movs	r6, #0
 8002a8c:	4d0c      	ldr	r5, [pc, #48]	@ (8002ac0 <__libc_init_array+0x38>)
 8002a8e:	4c0d      	ldr	r4, [pc, #52]	@ (8002ac4 <__libc_init_array+0x3c>)
 8002a90:	1b64      	subs	r4, r4, r5
 8002a92:	10a4      	asrs	r4, r4, #2
 8002a94:	42a6      	cmp	r6, r4
 8002a96:	d109      	bne.n	8002aac <__libc_init_array+0x24>
 8002a98:	f000 fe44 	bl	8003724 <_init>
 8002a9c:	2600      	movs	r6, #0
 8002a9e:	4d0a      	ldr	r5, [pc, #40]	@ (8002ac8 <__libc_init_array+0x40>)
 8002aa0:	4c0a      	ldr	r4, [pc, #40]	@ (8002acc <__libc_init_array+0x44>)
 8002aa2:	1b64      	subs	r4, r4, r5
 8002aa4:	10a4      	asrs	r4, r4, #2
 8002aa6:	42a6      	cmp	r6, r4
 8002aa8:	d105      	bne.n	8002ab6 <__libc_init_array+0x2e>
 8002aaa:	bd70      	pop	{r4, r5, r6, pc}
 8002aac:	f855 3b04 	ldr.w	r3, [r5], #4
 8002ab0:	4798      	blx	r3
 8002ab2:	3601      	adds	r6, #1
 8002ab4:	e7ee      	b.n	8002a94 <__libc_init_array+0xc>
 8002ab6:	f855 3b04 	ldr.w	r3, [r5], #4
 8002aba:	4798      	blx	r3
 8002abc:	3601      	adds	r6, #1
 8002abe:	e7f2      	b.n	8002aa6 <__libc_init_array+0x1e>
 8002ac0:	0800383c 	.word	0x0800383c
 8002ac4:	0800383c 	.word	0x0800383c
 8002ac8:	0800383c 	.word	0x0800383c
 8002acc:	08003840 	.word	0x08003840

08002ad0 <__retarget_lock_init_recursive>:
 8002ad0:	4770      	bx	lr

08002ad2 <__retarget_lock_acquire_recursive>:
 8002ad2:	4770      	bx	lr

08002ad4 <__retarget_lock_release_recursive>:
 8002ad4:	4770      	bx	lr
	...

08002ad8 <__assert_func>:
 8002ad8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8002ada:	4614      	mov	r4, r2
 8002adc:	461a      	mov	r2, r3
 8002ade:	4b09      	ldr	r3, [pc, #36]	@ (8002b04 <__assert_func+0x2c>)
 8002ae0:	4605      	mov	r5, r0
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	68d8      	ldr	r0, [r3, #12]
 8002ae6:	b14c      	cbz	r4, 8002afc <__assert_func+0x24>
 8002ae8:	4b07      	ldr	r3, [pc, #28]	@ (8002b08 <__assert_func+0x30>)
 8002aea:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8002aee:	9100      	str	r1, [sp, #0]
 8002af0:	462b      	mov	r3, r5
 8002af2:	4906      	ldr	r1, [pc, #24]	@ (8002b0c <__assert_func+0x34>)
 8002af4:	f000 f9b4 	bl	8002e60 <fiprintf>
 8002af8:	f000 f9d4 	bl	8002ea4 <abort>
 8002afc:	4b04      	ldr	r3, [pc, #16]	@ (8002b10 <__assert_func+0x38>)
 8002afe:	461c      	mov	r4, r3
 8002b00:	e7f3      	b.n	8002aea <__assert_func+0x12>
 8002b02:	bf00      	nop
 8002b04:	20000024 	.word	0x20000024
 8002b08:	080037cd 	.word	0x080037cd
 8002b0c:	080037da 	.word	0x080037da
 8002b10:	08003808 	.word	0x08003808

08002b14 <_free_r>:
 8002b14:	b538      	push	{r3, r4, r5, lr}
 8002b16:	4605      	mov	r5, r0
 8002b18:	2900      	cmp	r1, #0
 8002b1a:	d040      	beq.n	8002b9e <_free_r+0x8a>
 8002b1c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002b20:	1f0c      	subs	r4, r1, #4
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	bfb8      	it	lt
 8002b26:	18e4      	addlt	r4, r4, r3
 8002b28:	f000 f8e6 	bl	8002cf8 <__malloc_lock>
 8002b2c:	4a1c      	ldr	r2, [pc, #112]	@ (8002ba0 <_free_r+0x8c>)
 8002b2e:	6813      	ldr	r3, [r2, #0]
 8002b30:	b933      	cbnz	r3, 8002b40 <_free_r+0x2c>
 8002b32:	6063      	str	r3, [r4, #4]
 8002b34:	6014      	str	r4, [r2, #0]
 8002b36:	4628      	mov	r0, r5
 8002b38:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002b3c:	f000 b8e2 	b.w	8002d04 <__malloc_unlock>
 8002b40:	42a3      	cmp	r3, r4
 8002b42:	d908      	bls.n	8002b56 <_free_r+0x42>
 8002b44:	6820      	ldr	r0, [r4, #0]
 8002b46:	1821      	adds	r1, r4, r0
 8002b48:	428b      	cmp	r3, r1
 8002b4a:	bf01      	itttt	eq
 8002b4c:	6819      	ldreq	r1, [r3, #0]
 8002b4e:	685b      	ldreq	r3, [r3, #4]
 8002b50:	1809      	addeq	r1, r1, r0
 8002b52:	6021      	streq	r1, [r4, #0]
 8002b54:	e7ed      	b.n	8002b32 <_free_r+0x1e>
 8002b56:	461a      	mov	r2, r3
 8002b58:	685b      	ldr	r3, [r3, #4]
 8002b5a:	b10b      	cbz	r3, 8002b60 <_free_r+0x4c>
 8002b5c:	42a3      	cmp	r3, r4
 8002b5e:	d9fa      	bls.n	8002b56 <_free_r+0x42>
 8002b60:	6811      	ldr	r1, [r2, #0]
 8002b62:	1850      	adds	r0, r2, r1
 8002b64:	42a0      	cmp	r0, r4
 8002b66:	d10b      	bne.n	8002b80 <_free_r+0x6c>
 8002b68:	6820      	ldr	r0, [r4, #0]
 8002b6a:	4401      	add	r1, r0
 8002b6c:	1850      	adds	r0, r2, r1
 8002b6e:	4283      	cmp	r3, r0
 8002b70:	6011      	str	r1, [r2, #0]
 8002b72:	d1e0      	bne.n	8002b36 <_free_r+0x22>
 8002b74:	6818      	ldr	r0, [r3, #0]
 8002b76:	685b      	ldr	r3, [r3, #4]
 8002b78:	4408      	add	r0, r1
 8002b7a:	6010      	str	r0, [r2, #0]
 8002b7c:	6053      	str	r3, [r2, #4]
 8002b7e:	e7da      	b.n	8002b36 <_free_r+0x22>
 8002b80:	d902      	bls.n	8002b88 <_free_r+0x74>
 8002b82:	230c      	movs	r3, #12
 8002b84:	602b      	str	r3, [r5, #0]
 8002b86:	e7d6      	b.n	8002b36 <_free_r+0x22>
 8002b88:	6820      	ldr	r0, [r4, #0]
 8002b8a:	1821      	adds	r1, r4, r0
 8002b8c:	428b      	cmp	r3, r1
 8002b8e:	bf01      	itttt	eq
 8002b90:	6819      	ldreq	r1, [r3, #0]
 8002b92:	685b      	ldreq	r3, [r3, #4]
 8002b94:	1809      	addeq	r1, r1, r0
 8002b96:	6021      	streq	r1, [r4, #0]
 8002b98:	6063      	str	r3, [r4, #4]
 8002b9a:	6054      	str	r4, [r2, #4]
 8002b9c:	e7cb      	b.n	8002b36 <_free_r+0x22>
 8002b9e:	bd38      	pop	{r3, r4, r5, pc}
 8002ba0:	2000026c 	.word	0x2000026c

08002ba4 <malloc>:
 8002ba4:	4b02      	ldr	r3, [pc, #8]	@ (8002bb0 <malloc+0xc>)
 8002ba6:	4601      	mov	r1, r0
 8002ba8:	6818      	ldr	r0, [r3, #0]
 8002baa:	f000 b825 	b.w	8002bf8 <_malloc_r>
 8002bae:	bf00      	nop
 8002bb0:	20000024 	.word	0x20000024

08002bb4 <sbrk_aligned>:
 8002bb4:	b570      	push	{r4, r5, r6, lr}
 8002bb6:	4e0f      	ldr	r6, [pc, #60]	@ (8002bf4 <sbrk_aligned+0x40>)
 8002bb8:	460c      	mov	r4, r1
 8002bba:	6831      	ldr	r1, [r6, #0]
 8002bbc:	4605      	mov	r5, r0
 8002bbe:	b911      	cbnz	r1, 8002bc6 <sbrk_aligned+0x12>
 8002bc0:	f000 f960 	bl	8002e84 <_sbrk_r>
 8002bc4:	6030      	str	r0, [r6, #0]
 8002bc6:	4621      	mov	r1, r4
 8002bc8:	4628      	mov	r0, r5
 8002bca:	f000 f95b 	bl	8002e84 <_sbrk_r>
 8002bce:	1c43      	adds	r3, r0, #1
 8002bd0:	d103      	bne.n	8002bda <sbrk_aligned+0x26>
 8002bd2:	f04f 34ff 	mov.w	r4, #4294967295
 8002bd6:	4620      	mov	r0, r4
 8002bd8:	bd70      	pop	{r4, r5, r6, pc}
 8002bda:	1cc4      	adds	r4, r0, #3
 8002bdc:	f024 0403 	bic.w	r4, r4, #3
 8002be0:	42a0      	cmp	r0, r4
 8002be2:	d0f8      	beq.n	8002bd6 <sbrk_aligned+0x22>
 8002be4:	1a21      	subs	r1, r4, r0
 8002be6:	4628      	mov	r0, r5
 8002be8:	f000 f94c 	bl	8002e84 <_sbrk_r>
 8002bec:	3001      	adds	r0, #1
 8002bee:	d1f2      	bne.n	8002bd6 <sbrk_aligned+0x22>
 8002bf0:	e7ef      	b.n	8002bd2 <sbrk_aligned+0x1e>
 8002bf2:	bf00      	nop
 8002bf4:	20000268 	.word	0x20000268

08002bf8 <_malloc_r>:
 8002bf8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002bfc:	1ccd      	adds	r5, r1, #3
 8002bfe:	f025 0503 	bic.w	r5, r5, #3
 8002c02:	3508      	adds	r5, #8
 8002c04:	2d0c      	cmp	r5, #12
 8002c06:	bf38      	it	cc
 8002c08:	250c      	movcc	r5, #12
 8002c0a:	2d00      	cmp	r5, #0
 8002c0c:	4606      	mov	r6, r0
 8002c0e:	db01      	blt.n	8002c14 <_malloc_r+0x1c>
 8002c10:	42a9      	cmp	r1, r5
 8002c12:	d904      	bls.n	8002c1e <_malloc_r+0x26>
 8002c14:	230c      	movs	r3, #12
 8002c16:	6033      	str	r3, [r6, #0]
 8002c18:	2000      	movs	r0, #0
 8002c1a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002c1e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8002cf4 <_malloc_r+0xfc>
 8002c22:	f000 f869 	bl	8002cf8 <__malloc_lock>
 8002c26:	f8d8 3000 	ldr.w	r3, [r8]
 8002c2a:	461c      	mov	r4, r3
 8002c2c:	bb44      	cbnz	r4, 8002c80 <_malloc_r+0x88>
 8002c2e:	4629      	mov	r1, r5
 8002c30:	4630      	mov	r0, r6
 8002c32:	f7ff ffbf 	bl	8002bb4 <sbrk_aligned>
 8002c36:	1c43      	adds	r3, r0, #1
 8002c38:	4604      	mov	r4, r0
 8002c3a:	d158      	bne.n	8002cee <_malloc_r+0xf6>
 8002c3c:	f8d8 4000 	ldr.w	r4, [r8]
 8002c40:	4627      	mov	r7, r4
 8002c42:	2f00      	cmp	r7, #0
 8002c44:	d143      	bne.n	8002cce <_malloc_r+0xd6>
 8002c46:	2c00      	cmp	r4, #0
 8002c48:	d04b      	beq.n	8002ce2 <_malloc_r+0xea>
 8002c4a:	6823      	ldr	r3, [r4, #0]
 8002c4c:	4639      	mov	r1, r7
 8002c4e:	4630      	mov	r0, r6
 8002c50:	eb04 0903 	add.w	r9, r4, r3
 8002c54:	f000 f916 	bl	8002e84 <_sbrk_r>
 8002c58:	4581      	cmp	r9, r0
 8002c5a:	d142      	bne.n	8002ce2 <_malloc_r+0xea>
 8002c5c:	6821      	ldr	r1, [r4, #0]
 8002c5e:	4630      	mov	r0, r6
 8002c60:	1a6d      	subs	r5, r5, r1
 8002c62:	4629      	mov	r1, r5
 8002c64:	f7ff ffa6 	bl	8002bb4 <sbrk_aligned>
 8002c68:	3001      	adds	r0, #1
 8002c6a:	d03a      	beq.n	8002ce2 <_malloc_r+0xea>
 8002c6c:	6823      	ldr	r3, [r4, #0]
 8002c6e:	442b      	add	r3, r5
 8002c70:	6023      	str	r3, [r4, #0]
 8002c72:	f8d8 3000 	ldr.w	r3, [r8]
 8002c76:	685a      	ldr	r2, [r3, #4]
 8002c78:	bb62      	cbnz	r2, 8002cd4 <_malloc_r+0xdc>
 8002c7a:	f8c8 7000 	str.w	r7, [r8]
 8002c7e:	e00f      	b.n	8002ca0 <_malloc_r+0xa8>
 8002c80:	6822      	ldr	r2, [r4, #0]
 8002c82:	1b52      	subs	r2, r2, r5
 8002c84:	d420      	bmi.n	8002cc8 <_malloc_r+0xd0>
 8002c86:	2a0b      	cmp	r2, #11
 8002c88:	d917      	bls.n	8002cba <_malloc_r+0xc2>
 8002c8a:	1961      	adds	r1, r4, r5
 8002c8c:	42a3      	cmp	r3, r4
 8002c8e:	6025      	str	r5, [r4, #0]
 8002c90:	bf18      	it	ne
 8002c92:	6059      	strne	r1, [r3, #4]
 8002c94:	6863      	ldr	r3, [r4, #4]
 8002c96:	bf08      	it	eq
 8002c98:	f8c8 1000 	streq.w	r1, [r8]
 8002c9c:	5162      	str	r2, [r4, r5]
 8002c9e:	604b      	str	r3, [r1, #4]
 8002ca0:	4630      	mov	r0, r6
 8002ca2:	f000 f82f 	bl	8002d04 <__malloc_unlock>
 8002ca6:	f104 000b 	add.w	r0, r4, #11
 8002caa:	1d23      	adds	r3, r4, #4
 8002cac:	f020 0007 	bic.w	r0, r0, #7
 8002cb0:	1ac2      	subs	r2, r0, r3
 8002cb2:	bf1c      	itt	ne
 8002cb4:	1a1b      	subne	r3, r3, r0
 8002cb6:	50a3      	strne	r3, [r4, r2]
 8002cb8:	e7af      	b.n	8002c1a <_malloc_r+0x22>
 8002cba:	6862      	ldr	r2, [r4, #4]
 8002cbc:	42a3      	cmp	r3, r4
 8002cbe:	bf0c      	ite	eq
 8002cc0:	f8c8 2000 	streq.w	r2, [r8]
 8002cc4:	605a      	strne	r2, [r3, #4]
 8002cc6:	e7eb      	b.n	8002ca0 <_malloc_r+0xa8>
 8002cc8:	4623      	mov	r3, r4
 8002cca:	6864      	ldr	r4, [r4, #4]
 8002ccc:	e7ae      	b.n	8002c2c <_malloc_r+0x34>
 8002cce:	463c      	mov	r4, r7
 8002cd0:	687f      	ldr	r7, [r7, #4]
 8002cd2:	e7b6      	b.n	8002c42 <_malloc_r+0x4a>
 8002cd4:	461a      	mov	r2, r3
 8002cd6:	685b      	ldr	r3, [r3, #4]
 8002cd8:	42a3      	cmp	r3, r4
 8002cda:	d1fb      	bne.n	8002cd4 <_malloc_r+0xdc>
 8002cdc:	2300      	movs	r3, #0
 8002cde:	6053      	str	r3, [r2, #4]
 8002ce0:	e7de      	b.n	8002ca0 <_malloc_r+0xa8>
 8002ce2:	230c      	movs	r3, #12
 8002ce4:	4630      	mov	r0, r6
 8002ce6:	6033      	str	r3, [r6, #0]
 8002ce8:	f000 f80c 	bl	8002d04 <__malloc_unlock>
 8002cec:	e794      	b.n	8002c18 <_malloc_r+0x20>
 8002cee:	6005      	str	r5, [r0, #0]
 8002cf0:	e7d6      	b.n	8002ca0 <_malloc_r+0xa8>
 8002cf2:	bf00      	nop
 8002cf4:	2000026c 	.word	0x2000026c

08002cf8 <__malloc_lock>:
 8002cf8:	4801      	ldr	r0, [pc, #4]	@ (8002d00 <__malloc_lock+0x8>)
 8002cfa:	f7ff beea 	b.w	8002ad2 <__retarget_lock_acquire_recursive>
 8002cfe:	bf00      	nop
 8002d00:	20000264 	.word	0x20000264

08002d04 <__malloc_unlock>:
 8002d04:	4801      	ldr	r0, [pc, #4]	@ (8002d0c <__malloc_unlock+0x8>)
 8002d06:	f7ff bee5 	b.w	8002ad4 <__retarget_lock_release_recursive>
 8002d0a:	bf00      	nop
 8002d0c:	20000264 	.word	0x20000264

08002d10 <__sflush_r>:
 8002d10:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8002d14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002d16:	0716      	lsls	r6, r2, #28
 8002d18:	4605      	mov	r5, r0
 8002d1a:	460c      	mov	r4, r1
 8002d1c:	d454      	bmi.n	8002dc8 <__sflush_r+0xb8>
 8002d1e:	684b      	ldr	r3, [r1, #4]
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	dc02      	bgt.n	8002d2a <__sflush_r+0x1a>
 8002d24:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	dd48      	ble.n	8002dbc <__sflush_r+0xac>
 8002d2a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8002d2c:	2e00      	cmp	r6, #0
 8002d2e:	d045      	beq.n	8002dbc <__sflush_r+0xac>
 8002d30:	2300      	movs	r3, #0
 8002d32:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8002d36:	682f      	ldr	r7, [r5, #0]
 8002d38:	6a21      	ldr	r1, [r4, #32]
 8002d3a:	602b      	str	r3, [r5, #0]
 8002d3c:	d030      	beq.n	8002da0 <__sflush_r+0x90>
 8002d3e:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8002d40:	89a3      	ldrh	r3, [r4, #12]
 8002d42:	0759      	lsls	r1, r3, #29
 8002d44:	d505      	bpl.n	8002d52 <__sflush_r+0x42>
 8002d46:	6863      	ldr	r3, [r4, #4]
 8002d48:	1ad2      	subs	r2, r2, r3
 8002d4a:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8002d4c:	b10b      	cbz	r3, 8002d52 <__sflush_r+0x42>
 8002d4e:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8002d50:	1ad2      	subs	r2, r2, r3
 8002d52:	2300      	movs	r3, #0
 8002d54:	4628      	mov	r0, r5
 8002d56:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8002d58:	6a21      	ldr	r1, [r4, #32]
 8002d5a:	47b0      	blx	r6
 8002d5c:	1c43      	adds	r3, r0, #1
 8002d5e:	89a3      	ldrh	r3, [r4, #12]
 8002d60:	d106      	bne.n	8002d70 <__sflush_r+0x60>
 8002d62:	6829      	ldr	r1, [r5, #0]
 8002d64:	291d      	cmp	r1, #29
 8002d66:	d82b      	bhi.n	8002dc0 <__sflush_r+0xb0>
 8002d68:	4a28      	ldr	r2, [pc, #160]	@ (8002e0c <__sflush_r+0xfc>)
 8002d6a:	40ca      	lsrs	r2, r1
 8002d6c:	07d6      	lsls	r6, r2, #31
 8002d6e:	d527      	bpl.n	8002dc0 <__sflush_r+0xb0>
 8002d70:	2200      	movs	r2, #0
 8002d72:	6062      	str	r2, [r4, #4]
 8002d74:	6922      	ldr	r2, [r4, #16]
 8002d76:	04d9      	lsls	r1, r3, #19
 8002d78:	6022      	str	r2, [r4, #0]
 8002d7a:	d504      	bpl.n	8002d86 <__sflush_r+0x76>
 8002d7c:	1c42      	adds	r2, r0, #1
 8002d7e:	d101      	bne.n	8002d84 <__sflush_r+0x74>
 8002d80:	682b      	ldr	r3, [r5, #0]
 8002d82:	b903      	cbnz	r3, 8002d86 <__sflush_r+0x76>
 8002d84:	6560      	str	r0, [r4, #84]	@ 0x54
 8002d86:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8002d88:	602f      	str	r7, [r5, #0]
 8002d8a:	b1b9      	cbz	r1, 8002dbc <__sflush_r+0xac>
 8002d8c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8002d90:	4299      	cmp	r1, r3
 8002d92:	d002      	beq.n	8002d9a <__sflush_r+0x8a>
 8002d94:	4628      	mov	r0, r5
 8002d96:	f7ff febd 	bl	8002b14 <_free_r>
 8002d9a:	2300      	movs	r3, #0
 8002d9c:	6363      	str	r3, [r4, #52]	@ 0x34
 8002d9e:	e00d      	b.n	8002dbc <__sflush_r+0xac>
 8002da0:	2301      	movs	r3, #1
 8002da2:	4628      	mov	r0, r5
 8002da4:	47b0      	blx	r6
 8002da6:	4602      	mov	r2, r0
 8002da8:	1c50      	adds	r0, r2, #1
 8002daa:	d1c9      	bne.n	8002d40 <__sflush_r+0x30>
 8002dac:	682b      	ldr	r3, [r5, #0]
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d0c6      	beq.n	8002d40 <__sflush_r+0x30>
 8002db2:	2b1d      	cmp	r3, #29
 8002db4:	d001      	beq.n	8002dba <__sflush_r+0xaa>
 8002db6:	2b16      	cmp	r3, #22
 8002db8:	d11d      	bne.n	8002df6 <__sflush_r+0xe6>
 8002dba:	602f      	str	r7, [r5, #0]
 8002dbc:	2000      	movs	r0, #0
 8002dbe:	e021      	b.n	8002e04 <__sflush_r+0xf4>
 8002dc0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002dc4:	b21b      	sxth	r3, r3
 8002dc6:	e01a      	b.n	8002dfe <__sflush_r+0xee>
 8002dc8:	690f      	ldr	r7, [r1, #16]
 8002dca:	2f00      	cmp	r7, #0
 8002dcc:	d0f6      	beq.n	8002dbc <__sflush_r+0xac>
 8002dce:	0793      	lsls	r3, r2, #30
 8002dd0:	bf18      	it	ne
 8002dd2:	2300      	movne	r3, #0
 8002dd4:	680e      	ldr	r6, [r1, #0]
 8002dd6:	bf08      	it	eq
 8002dd8:	694b      	ldreq	r3, [r1, #20]
 8002dda:	1bf6      	subs	r6, r6, r7
 8002ddc:	600f      	str	r7, [r1, #0]
 8002dde:	608b      	str	r3, [r1, #8]
 8002de0:	2e00      	cmp	r6, #0
 8002de2:	ddeb      	ble.n	8002dbc <__sflush_r+0xac>
 8002de4:	4633      	mov	r3, r6
 8002de6:	463a      	mov	r2, r7
 8002de8:	4628      	mov	r0, r5
 8002dea:	6a21      	ldr	r1, [r4, #32]
 8002dec:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8002df0:	47e0      	blx	ip
 8002df2:	2800      	cmp	r0, #0
 8002df4:	dc07      	bgt.n	8002e06 <__sflush_r+0xf6>
 8002df6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002dfa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002dfe:	f04f 30ff 	mov.w	r0, #4294967295
 8002e02:	81a3      	strh	r3, [r4, #12]
 8002e04:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002e06:	4407      	add	r7, r0
 8002e08:	1a36      	subs	r6, r6, r0
 8002e0a:	e7e9      	b.n	8002de0 <__sflush_r+0xd0>
 8002e0c:	20400001 	.word	0x20400001

08002e10 <_fflush_r>:
 8002e10:	b538      	push	{r3, r4, r5, lr}
 8002e12:	690b      	ldr	r3, [r1, #16]
 8002e14:	4605      	mov	r5, r0
 8002e16:	460c      	mov	r4, r1
 8002e18:	b913      	cbnz	r3, 8002e20 <_fflush_r+0x10>
 8002e1a:	2500      	movs	r5, #0
 8002e1c:	4628      	mov	r0, r5
 8002e1e:	bd38      	pop	{r3, r4, r5, pc}
 8002e20:	b118      	cbz	r0, 8002e2a <_fflush_r+0x1a>
 8002e22:	6a03      	ldr	r3, [r0, #32]
 8002e24:	b90b      	cbnz	r3, 8002e2a <_fflush_r+0x1a>
 8002e26:	f7ff fd61 	bl	80028ec <__sinit>
 8002e2a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d0f3      	beq.n	8002e1a <_fflush_r+0xa>
 8002e32:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8002e34:	07d0      	lsls	r0, r2, #31
 8002e36:	d404      	bmi.n	8002e42 <_fflush_r+0x32>
 8002e38:	0599      	lsls	r1, r3, #22
 8002e3a:	d402      	bmi.n	8002e42 <_fflush_r+0x32>
 8002e3c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8002e3e:	f7ff fe48 	bl	8002ad2 <__retarget_lock_acquire_recursive>
 8002e42:	4628      	mov	r0, r5
 8002e44:	4621      	mov	r1, r4
 8002e46:	f7ff ff63 	bl	8002d10 <__sflush_r>
 8002e4a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8002e4c:	4605      	mov	r5, r0
 8002e4e:	07da      	lsls	r2, r3, #31
 8002e50:	d4e4      	bmi.n	8002e1c <_fflush_r+0xc>
 8002e52:	89a3      	ldrh	r3, [r4, #12]
 8002e54:	059b      	lsls	r3, r3, #22
 8002e56:	d4e1      	bmi.n	8002e1c <_fflush_r+0xc>
 8002e58:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8002e5a:	f7ff fe3b 	bl	8002ad4 <__retarget_lock_release_recursive>
 8002e5e:	e7dd      	b.n	8002e1c <_fflush_r+0xc>

08002e60 <fiprintf>:
 8002e60:	b40e      	push	{r1, r2, r3}
 8002e62:	b503      	push	{r0, r1, lr}
 8002e64:	4601      	mov	r1, r0
 8002e66:	ab03      	add	r3, sp, #12
 8002e68:	4805      	ldr	r0, [pc, #20]	@ (8002e80 <fiprintf+0x20>)
 8002e6a:	f853 2b04 	ldr.w	r2, [r3], #4
 8002e6e:	6800      	ldr	r0, [r0, #0]
 8002e70:	9301      	str	r3, [sp, #4]
 8002e72:	f000 f845 	bl	8002f00 <_vfiprintf_r>
 8002e76:	b002      	add	sp, #8
 8002e78:	f85d eb04 	ldr.w	lr, [sp], #4
 8002e7c:	b003      	add	sp, #12
 8002e7e:	4770      	bx	lr
 8002e80:	20000024 	.word	0x20000024

08002e84 <_sbrk_r>:
 8002e84:	b538      	push	{r3, r4, r5, lr}
 8002e86:	2300      	movs	r3, #0
 8002e88:	4d05      	ldr	r5, [pc, #20]	@ (8002ea0 <_sbrk_r+0x1c>)
 8002e8a:	4604      	mov	r4, r0
 8002e8c:	4608      	mov	r0, r1
 8002e8e:	602b      	str	r3, [r5, #0]
 8002e90:	f7fd fdc6 	bl	8000a20 <_sbrk>
 8002e94:	1c43      	adds	r3, r0, #1
 8002e96:	d102      	bne.n	8002e9e <_sbrk_r+0x1a>
 8002e98:	682b      	ldr	r3, [r5, #0]
 8002e9a:	b103      	cbz	r3, 8002e9e <_sbrk_r+0x1a>
 8002e9c:	6023      	str	r3, [r4, #0]
 8002e9e:	bd38      	pop	{r3, r4, r5, pc}
 8002ea0:	20000260 	.word	0x20000260

08002ea4 <abort>:
 8002ea4:	2006      	movs	r0, #6
 8002ea6:	b508      	push	{r3, lr}
 8002ea8:	f000 fb8e 	bl	80035c8 <raise>
 8002eac:	2001      	movs	r0, #1
 8002eae:	f7fd fd42 	bl	8000936 <_exit>

08002eb2 <__sfputc_r>:
 8002eb2:	6893      	ldr	r3, [r2, #8]
 8002eb4:	b410      	push	{r4}
 8002eb6:	3b01      	subs	r3, #1
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	6093      	str	r3, [r2, #8]
 8002ebc:	da07      	bge.n	8002ece <__sfputc_r+0x1c>
 8002ebe:	6994      	ldr	r4, [r2, #24]
 8002ec0:	42a3      	cmp	r3, r4
 8002ec2:	db01      	blt.n	8002ec8 <__sfputc_r+0x16>
 8002ec4:	290a      	cmp	r1, #10
 8002ec6:	d102      	bne.n	8002ece <__sfputc_r+0x1c>
 8002ec8:	bc10      	pop	{r4}
 8002eca:	f000 bac1 	b.w	8003450 <__swbuf_r>
 8002ece:	6813      	ldr	r3, [r2, #0]
 8002ed0:	1c58      	adds	r0, r3, #1
 8002ed2:	6010      	str	r0, [r2, #0]
 8002ed4:	7019      	strb	r1, [r3, #0]
 8002ed6:	4608      	mov	r0, r1
 8002ed8:	bc10      	pop	{r4}
 8002eda:	4770      	bx	lr

08002edc <__sfputs_r>:
 8002edc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002ede:	4606      	mov	r6, r0
 8002ee0:	460f      	mov	r7, r1
 8002ee2:	4614      	mov	r4, r2
 8002ee4:	18d5      	adds	r5, r2, r3
 8002ee6:	42ac      	cmp	r4, r5
 8002ee8:	d101      	bne.n	8002eee <__sfputs_r+0x12>
 8002eea:	2000      	movs	r0, #0
 8002eec:	e007      	b.n	8002efe <__sfputs_r+0x22>
 8002eee:	463a      	mov	r2, r7
 8002ef0:	4630      	mov	r0, r6
 8002ef2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002ef6:	f7ff ffdc 	bl	8002eb2 <__sfputc_r>
 8002efa:	1c43      	adds	r3, r0, #1
 8002efc:	d1f3      	bne.n	8002ee6 <__sfputs_r+0xa>
 8002efe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08002f00 <_vfiprintf_r>:
 8002f00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002f04:	460d      	mov	r5, r1
 8002f06:	4614      	mov	r4, r2
 8002f08:	4698      	mov	r8, r3
 8002f0a:	4606      	mov	r6, r0
 8002f0c:	b09d      	sub	sp, #116	@ 0x74
 8002f0e:	b118      	cbz	r0, 8002f18 <_vfiprintf_r+0x18>
 8002f10:	6a03      	ldr	r3, [r0, #32]
 8002f12:	b90b      	cbnz	r3, 8002f18 <_vfiprintf_r+0x18>
 8002f14:	f7ff fcea 	bl	80028ec <__sinit>
 8002f18:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8002f1a:	07d9      	lsls	r1, r3, #31
 8002f1c:	d405      	bmi.n	8002f2a <_vfiprintf_r+0x2a>
 8002f1e:	89ab      	ldrh	r3, [r5, #12]
 8002f20:	059a      	lsls	r2, r3, #22
 8002f22:	d402      	bmi.n	8002f2a <_vfiprintf_r+0x2a>
 8002f24:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8002f26:	f7ff fdd4 	bl	8002ad2 <__retarget_lock_acquire_recursive>
 8002f2a:	89ab      	ldrh	r3, [r5, #12]
 8002f2c:	071b      	lsls	r3, r3, #28
 8002f2e:	d501      	bpl.n	8002f34 <_vfiprintf_r+0x34>
 8002f30:	692b      	ldr	r3, [r5, #16]
 8002f32:	b99b      	cbnz	r3, 8002f5c <_vfiprintf_r+0x5c>
 8002f34:	4629      	mov	r1, r5
 8002f36:	4630      	mov	r0, r6
 8002f38:	f000 fac8 	bl	80034cc <__swsetup_r>
 8002f3c:	b170      	cbz	r0, 8002f5c <_vfiprintf_r+0x5c>
 8002f3e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8002f40:	07dc      	lsls	r4, r3, #31
 8002f42:	d504      	bpl.n	8002f4e <_vfiprintf_r+0x4e>
 8002f44:	f04f 30ff 	mov.w	r0, #4294967295
 8002f48:	b01d      	add	sp, #116	@ 0x74
 8002f4a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002f4e:	89ab      	ldrh	r3, [r5, #12]
 8002f50:	0598      	lsls	r0, r3, #22
 8002f52:	d4f7      	bmi.n	8002f44 <_vfiprintf_r+0x44>
 8002f54:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8002f56:	f7ff fdbd 	bl	8002ad4 <__retarget_lock_release_recursive>
 8002f5a:	e7f3      	b.n	8002f44 <_vfiprintf_r+0x44>
 8002f5c:	2300      	movs	r3, #0
 8002f5e:	9309      	str	r3, [sp, #36]	@ 0x24
 8002f60:	2320      	movs	r3, #32
 8002f62:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8002f66:	2330      	movs	r3, #48	@ 0x30
 8002f68:	f04f 0901 	mov.w	r9, #1
 8002f6c:	f8cd 800c 	str.w	r8, [sp, #12]
 8002f70:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 800311c <_vfiprintf_r+0x21c>
 8002f74:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8002f78:	4623      	mov	r3, r4
 8002f7a:	469a      	mov	sl, r3
 8002f7c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002f80:	b10a      	cbz	r2, 8002f86 <_vfiprintf_r+0x86>
 8002f82:	2a25      	cmp	r2, #37	@ 0x25
 8002f84:	d1f9      	bne.n	8002f7a <_vfiprintf_r+0x7a>
 8002f86:	ebba 0b04 	subs.w	fp, sl, r4
 8002f8a:	d00b      	beq.n	8002fa4 <_vfiprintf_r+0xa4>
 8002f8c:	465b      	mov	r3, fp
 8002f8e:	4622      	mov	r2, r4
 8002f90:	4629      	mov	r1, r5
 8002f92:	4630      	mov	r0, r6
 8002f94:	f7ff ffa2 	bl	8002edc <__sfputs_r>
 8002f98:	3001      	adds	r0, #1
 8002f9a:	f000 80a7 	beq.w	80030ec <_vfiprintf_r+0x1ec>
 8002f9e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8002fa0:	445a      	add	r2, fp
 8002fa2:	9209      	str	r2, [sp, #36]	@ 0x24
 8002fa4:	f89a 3000 	ldrb.w	r3, [sl]
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	f000 809f 	beq.w	80030ec <_vfiprintf_r+0x1ec>
 8002fae:	2300      	movs	r3, #0
 8002fb0:	f04f 32ff 	mov.w	r2, #4294967295
 8002fb4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002fb8:	f10a 0a01 	add.w	sl, sl, #1
 8002fbc:	9304      	str	r3, [sp, #16]
 8002fbe:	9307      	str	r3, [sp, #28]
 8002fc0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8002fc4:	931a      	str	r3, [sp, #104]	@ 0x68
 8002fc6:	4654      	mov	r4, sl
 8002fc8:	2205      	movs	r2, #5
 8002fca:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002fce:	4853      	ldr	r0, [pc, #332]	@ (800311c <_vfiprintf_r+0x21c>)
 8002fd0:	f000 fb16 	bl	8003600 <memchr>
 8002fd4:	9a04      	ldr	r2, [sp, #16]
 8002fd6:	b9d8      	cbnz	r0, 8003010 <_vfiprintf_r+0x110>
 8002fd8:	06d1      	lsls	r1, r2, #27
 8002fda:	bf44      	itt	mi
 8002fdc:	2320      	movmi	r3, #32
 8002fde:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8002fe2:	0713      	lsls	r3, r2, #28
 8002fe4:	bf44      	itt	mi
 8002fe6:	232b      	movmi	r3, #43	@ 0x2b
 8002fe8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8002fec:	f89a 3000 	ldrb.w	r3, [sl]
 8002ff0:	2b2a      	cmp	r3, #42	@ 0x2a
 8002ff2:	d015      	beq.n	8003020 <_vfiprintf_r+0x120>
 8002ff4:	4654      	mov	r4, sl
 8002ff6:	2000      	movs	r0, #0
 8002ff8:	f04f 0c0a 	mov.w	ip, #10
 8002ffc:	9a07      	ldr	r2, [sp, #28]
 8002ffe:	4621      	mov	r1, r4
 8003000:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003004:	3b30      	subs	r3, #48	@ 0x30
 8003006:	2b09      	cmp	r3, #9
 8003008:	d94b      	bls.n	80030a2 <_vfiprintf_r+0x1a2>
 800300a:	b1b0      	cbz	r0, 800303a <_vfiprintf_r+0x13a>
 800300c:	9207      	str	r2, [sp, #28]
 800300e:	e014      	b.n	800303a <_vfiprintf_r+0x13a>
 8003010:	eba0 0308 	sub.w	r3, r0, r8
 8003014:	fa09 f303 	lsl.w	r3, r9, r3
 8003018:	4313      	orrs	r3, r2
 800301a:	46a2      	mov	sl, r4
 800301c:	9304      	str	r3, [sp, #16]
 800301e:	e7d2      	b.n	8002fc6 <_vfiprintf_r+0xc6>
 8003020:	9b03      	ldr	r3, [sp, #12]
 8003022:	1d19      	adds	r1, r3, #4
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	9103      	str	r1, [sp, #12]
 8003028:	2b00      	cmp	r3, #0
 800302a:	bfbb      	ittet	lt
 800302c:	425b      	neglt	r3, r3
 800302e:	f042 0202 	orrlt.w	r2, r2, #2
 8003032:	9307      	strge	r3, [sp, #28]
 8003034:	9307      	strlt	r3, [sp, #28]
 8003036:	bfb8      	it	lt
 8003038:	9204      	strlt	r2, [sp, #16]
 800303a:	7823      	ldrb	r3, [r4, #0]
 800303c:	2b2e      	cmp	r3, #46	@ 0x2e
 800303e:	d10a      	bne.n	8003056 <_vfiprintf_r+0x156>
 8003040:	7863      	ldrb	r3, [r4, #1]
 8003042:	2b2a      	cmp	r3, #42	@ 0x2a
 8003044:	d132      	bne.n	80030ac <_vfiprintf_r+0x1ac>
 8003046:	9b03      	ldr	r3, [sp, #12]
 8003048:	3402      	adds	r4, #2
 800304a:	1d1a      	adds	r2, r3, #4
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	9203      	str	r2, [sp, #12]
 8003050:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8003054:	9305      	str	r3, [sp, #20]
 8003056:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8003120 <_vfiprintf_r+0x220>
 800305a:	2203      	movs	r2, #3
 800305c:	4650      	mov	r0, sl
 800305e:	7821      	ldrb	r1, [r4, #0]
 8003060:	f000 face 	bl	8003600 <memchr>
 8003064:	b138      	cbz	r0, 8003076 <_vfiprintf_r+0x176>
 8003066:	2240      	movs	r2, #64	@ 0x40
 8003068:	9b04      	ldr	r3, [sp, #16]
 800306a:	eba0 000a 	sub.w	r0, r0, sl
 800306e:	4082      	lsls	r2, r0
 8003070:	4313      	orrs	r3, r2
 8003072:	3401      	adds	r4, #1
 8003074:	9304      	str	r3, [sp, #16]
 8003076:	f814 1b01 	ldrb.w	r1, [r4], #1
 800307a:	2206      	movs	r2, #6
 800307c:	4829      	ldr	r0, [pc, #164]	@ (8003124 <_vfiprintf_r+0x224>)
 800307e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8003082:	f000 fabd 	bl	8003600 <memchr>
 8003086:	2800      	cmp	r0, #0
 8003088:	d03f      	beq.n	800310a <_vfiprintf_r+0x20a>
 800308a:	4b27      	ldr	r3, [pc, #156]	@ (8003128 <_vfiprintf_r+0x228>)
 800308c:	bb1b      	cbnz	r3, 80030d6 <_vfiprintf_r+0x1d6>
 800308e:	9b03      	ldr	r3, [sp, #12]
 8003090:	3307      	adds	r3, #7
 8003092:	f023 0307 	bic.w	r3, r3, #7
 8003096:	3308      	adds	r3, #8
 8003098:	9303      	str	r3, [sp, #12]
 800309a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800309c:	443b      	add	r3, r7
 800309e:	9309      	str	r3, [sp, #36]	@ 0x24
 80030a0:	e76a      	b.n	8002f78 <_vfiprintf_r+0x78>
 80030a2:	460c      	mov	r4, r1
 80030a4:	2001      	movs	r0, #1
 80030a6:	fb0c 3202 	mla	r2, ip, r2, r3
 80030aa:	e7a8      	b.n	8002ffe <_vfiprintf_r+0xfe>
 80030ac:	2300      	movs	r3, #0
 80030ae:	f04f 0c0a 	mov.w	ip, #10
 80030b2:	4619      	mov	r1, r3
 80030b4:	3401      	adds	r4, #1
 80030b6:	9305      	str	r3, [sp, #20]
 80030b8:	4620      	mov	r0, r4
 80030ba:	f810 2b01 	ldrb.w	r2, [r0], #1
 80030be:	3a30      	subs	r2, #48	@ 0x30
 80030c0:	2a09      	cmp	r2, #9
 80030c2:	d903      	bls.n	80030cc <_vfiprintf_r+0x1cc>
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d0c6      	beq.n	8003056 <_vfiprintf_r+0x156>
 80030c8:	9105      	str	r1, [sp, #20]
 80030ca:	e7c4      	b.n	8003056 <_vfiprintf_r+0x156>
 80030cc:	4604      	mov	r4, r0
 80030ce:	2301      	movs	r3, #1
 80030d0:	fb0c 2101 	mla	r1, ip, r1, r2
 80030d4:	e7f0      	b.n	80030b8 <_vfiprintf_r+0x1b8>
 80030d6:	ab03      	add	r3, sp, #12
 80030d8:	9300      	str	r3, [sp, #0]
 80030da:	462a      	mov	r2, r5
 80030dc:	4630      	mov	r0, r6
 80030de:	4b13      	ldr	r3, [pc, #76]	@ (800312c <_vfiprintf_r+0x22c>)
 80030e0:	a904      	add	r1, sp, #16
 80030e2:	f3af 8000 	nop.w
 80030e6:	4607      	mov	r7, r0
 80030e8:	1c78      	adds	r0, r7, #1
 80030ea:	d1d6      	bne.n	800309a <_vfiprintf_r+0x19a>
 80030ec:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80030ee:	07d9      	lsls	r1, r3, #31
 80030f0:	d405      	bmi.n	80030fe <_vfiprintf_r+0x1fe>
 80030f2:	89ab      	ldrh	r3, [r5, #12]
 80030f4:	059a      	lsls	r2, r3, #22
 80030f6:	d402      	bmi.n	80030fe <_vfiprintf_r+0x1fe>
 80030f8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80030fa:	f7ff fceb 	bl	8002ad4 <__retarget_lock_release_recursive>
 80030fe:	89ab      	ldrh	r3, [r5, #12]
 8003100:	065b      	lsls	r3, r3, #25
 8003102:	f53f af1f 	bmi.w	8002f44 <_vfiprintf_r+0x44>
 8003106:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8003108:	e71e      	b.n	8002f48 <_vfiprintf_r+0x48>
 800310a:	ab03      	add	r3, sp, #12
 800310c:	9300      	str	r3, [sp, #0]
 800310e:	462a      	mov	r2, r5
 8003110:	4630      	mov	r0, r6
 8003112:	4b06      	ldr	r3, [pc, #24]	@ (800312c <_vfiprintf_r+0x22c>)
 8003114:	a904      	add	r1, sp, #16
 8003116:	f000 f87d 	bl	8003214 <_printf_i>
 800311a:	e7e4      	b.n	80030e6 <_vfiprintf_r+0x1e6>
 800311c:	08003809 	.word	0x08003809
 8003120:	0800380f 	.word	0x0800380f
 8003124:	08003813 	.word	0x08003813
 8003128:	00000000 	.word	0x00000000
 800312c:	08002edd 	.word	0x08002edd

08003130 <_printf_common>:
 8003130:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003134:	4616      	mov	r6, r2
 8003136:	4698      	mov	r8, r3
 8003138:	688a      	ldr	r2, [r1, #8]
 800313a:	690b      	ldr	r3, [r1, #16]
 800313c:	4607      	mov	r7, r0
 800313e:	4293      	cmp	r3, r2
 8003140:	bfb8      	it	lt
 8003142:	4613      	movlt	r3, r2
 8003144:	6033      	str	r3, [r6, #0]
 8003146:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800314a:	460c      	mov	r4, r1
 800314c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003150:	b10a      	cbz	r2, 8003156 <_printf_common+0x26>
 8003152:	3301      	adds	r3, #1
 8003154:	6033      	str	r3, [r6, #0]
 8003156:	6823      	ldr	r3, [r4, #0]
 8003158:	0699      	lsls	r1, r3, #26
 800315a:	bf42      	ittt	mi
 800315c:	6833      	ldrmi	r3, [r6, #0]
 800315e:	3302      	addmi	r3, #2
 8003160:	6033      	strmi	r3, [r6, #0]
 8003162:	6825      	ldr	r5, [r4, #0]
 8003164:	f015 0506 	ands.w	r5, r5, #6
 8003168:	d106      	bne.n	8003178 <_printf_common+0x48>
 800316a:	f104 0a19 	add.w	sl, r4, #25
 800316e:	68e3      	ldr	r3, [r4, #12]
 8003170:	6832      	ldr	r2, [r6, #0]
 8003172:	1a9b      	subs	r3, r3, r2
 8003174:	42ab      	cmp	r3, r5
 8003176:	dc2b      	bgt.n	80031d0 <_printf_common+0xa0>
 8003178:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800317c:	6822      	ldr	r2, [r4, #0]
 800317e:	3b00      	subs	r3, #0
 8003180:	bf18      	it	ne
 8003182:	2301      	movne	r3, #1
 8003184:	0692      	lsls	r2, r2, #26
 8003186:	d430      	bmi.n	80031ea <_printf_common+0xba>
 8003188:	4641      	mov	r1, r8
 800318a:	4638      	mov	r0, r7
 800318c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003190:	47c8      	blx	r9
 8003192:	3001      	adds	r0, #1
 8003194:	d023      	beq.n	80031de <_printf_common+0xae>
 8003196:	6823      	ldr	r3, [r4, #0]
 8003198:	6922      	ldr	r2, [r4, #16]
 800319a:	f003 0306 	and.w	r3, r3, #6
 800319e:	2b04      	cmp	r3, #4
 80031a0:	bf14      	ite	ne
 80031a2:	2500      	movne	r5, #0
 80031a4:	6833      	ldreq	r3, [r6, #0]
 80031a6:	f04f 0600 	mov.w	r6, #0
 80031aa:	bf08      	it	eq
 80031ac:	68e5      	ldreq	r5, [r4, #12]
 80031ae:	f104 041a 	add.w	r4, r4, #26
 80031b2:	bf08      	it	eq
 80031b4:	1aed      	subeq	r5, r5, r3
 80031b6:	f854 3c12 	ldr.w	r3, [r4, #-18]
 80031ba:	bf08      	it	eq
 80031bc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80031c0:	4293      	cmp	r3, r2
 80031c2:	bfc4      	itt	gt
 80031c4:	1a9b      	subgt	r3, r3, r2
 80031c6:	18ed      	addgt	r5, r5, r3
 80031c8:	42b5      	cmp	r5, r6
 80031ca:	d11a      	bne.n	8003202 <_printf_common+0xd2>
 80031cc:	2000      	movs	r0, #0
 80031ce:	e008      	b.n	80031e2 <_printf_common+0xb2>
 80031d0:	2301      	movs	r3, #1
 80031d2:	4652      	mov	r2, sl
 80031d4:	4641      	mov	r1, r8
 80031d6:	4638      	mov	r0, r7
 80031d8:	47c8      	blx	r9
 80031da:	3001      	adds	r0, #1
 80031dc:	d103      	bne.n	80031e6 <_printf_common+0xb6>
 80031de:	f04f 30ff 	mov.w	r0, #4294967295
 80031e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80031e6:	3501      	adds	r5, #1
 80031e8:	e7c1      	b.n	800316e <_printf_common+0x3e>
 80031ea:	2030      	movs	r0, #48	@ 0x30
 80031ec:	18e1      	adds	r1, r4, r3
 80031ee:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80031f2:	1c5a      	adds	r2, r3, #1
 80031f4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80031f8:	4422      	add	r2, r4
 80031fa:	3302      	adds	r3, #2
 80031fc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8003200:	e7c2      	b.n	8003188 <_printf_common+0x58>
 8003202:	2301      	movs	r3, #1
 8003204:	4622      	mov	r2, r4
 8003206:	4641      	mov	r1, r8
 8003208:	4638      	mov	r0, r7
 800320a:	47c8      	blx	r9
 800320c:	3001      	adds	r0, #1
 800320e:	d0e6      	beq.n	80031de <_printf_common+0xae>
 8003210:	3601      	adds	r6, #1
 8003212:	e7d9      	b.n	80031c8 <_printf_common+0x98>

08003214 <_printf_i>:
 8003214:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003218:	7e0f      	ldrb	r7, [r1, #24]
 800321a:	4691      	mov	r9, r2
 800321c:	2f78      	cmp	r7, #120	@ 0x78
 800321e:	4680      	mov	r8, r0
 8003220:	460c      	mov	r4, r1
 8003222:	469a      	mov	sl, r3
 8003224:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8003226:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800322a:	d807      	bhi.n	800323c <_printf_i+0x28>
 800322c:	2f62      	cmp	r7, #98	@ 0x62
 800322e:	d80a      	bhi.n	8003246 <_printf_i+0x32>
 8003230:	2f00      	cmp	r7, #0
 8003232:	f000 80d1 	beq.w	80033d8 <_printf_i+0x1c4>
 8003236:	2f58      	cmp	r7, #88	@ 0x58
 8003238:	f000 80b8 	beq.w	80033ac <_printf_i+0x198>
 800323c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003240:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003244:	e03a      	b.n	80032bc <_printf_i+0xa8>
 8003246:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800324a:	2b15      	cmp	r3, #21
 800324c:	d8f6      	bhi.n	800323c <_printf_i+0x28>
 800324e:	a101      	add	r1, pc, #4	@ (adr r1, 8003254 <_printf_i+0x40>)
 8003250:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003254:	080032ad 	.word	0x080032ad
 8003258:	080032c1 	.word	0x080032c1
 800325c:	0800323d 	.word	0x0800323d
 8003260:	0800323d 	.word	0x0800323d
 8003264:	0800323d 	.word	0x0800323d
 8003268:	0800323d 	.word	0x0800323d
 800326c:	080032c1 	.word	0x080032c1
 8003270:	0800323d 	.word	0x0800323d
 8003274:	0800323d 	.word	0x0800323d
 8003278:	0800323d 	.word	0x0800323d
 800327c:	0800323d 	.word	0x0800323d
 8003280:	080033bf 	.word	0x080033bf
 8003284:	080032eb 	.word	0x080032eb
 8003288:	08003379 	.word	0x08003379
 800328c:	0800323d 	.word	0x0800323d
 8003290:	0800323d 	.word	0x0800323d
 8003294:	080033e1 	.word	0x080033e1
 8003298:	0800323d 	.word	0x0800323d
 800329c:	080032eb 	.word	0x080032eb
 80032a0:	0800323d 	.word	0x0800323d
 80032a4:	0800323d 	.word	0x0800323d
 80032a8:	08003381 	.word	0x08003381
 80032ac:	6833      	ldr	r3, [r6, #0]
 80032ae:	1d1a      	adds	r2, r3, #4
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	6032      	str	r2, [r6, #0]
 80032b4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80032b8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80032bc:	2301      	movs	r3, #1
 80032be:	e09c      	b.n	80033fa <_printf_i+0x1e6>
 80032c0:	6833      	ldr	r3, [r6, #0]
 80032c2:	6820      	ldr	r0, [r4, #0]
 80032c4:	1d19      	adds	r1, r3, #4
 80032c6:	6031      	str	r1, [r6, #0]
 80032c8:	0606      	lsls	r6, r0, #24
 80032ca:	d501      	bpl.n	80032d0 <_printf_i+0xbc>
 80032cc:	681d      	ldr	r5, [r3, #0]
 80032ce:	e003      	b.n	80032d8 <_printf_i+0xc4>
 80032d0:	0645      	lsls	r5, r0, #25
 80032d2:	d5fb      	bpl.n	80032cc <_printf_i+0xb8>
 80032d4:	f9b3 5000 	ldrsh.w	r5, [r3]
 80032d8:	2d00      	cmp	r5, #0
 80032da:	da03      	bge.n	80032e4 <_printf_i+0xd0>
 80032dc:	232d      	movs	r3, #45	@ 0x2d
 80032de:	426d      	negs	r5, r5
 80032e0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80032e4:	230a      	movs	r3, #10
 80032e6:	4858      	ldr	r0, [pc, #352]	@ (8003448 <_printf_i+0x234>)
 80032e8:	e011      	b.n	800330e <_printf_i+0xfa>
 80032ea:	6821      	ldr	r1, [r4, #0]
 80032ec:	6833      	ldr	r3, [r6, #0]
 80032ee:	0608      	lsls	r0, r1, #24
 80032f0:	f853 5b04 	ldr.w	r5, [r3], #4
 80032f4:	d402      	bmi.n	80032fc <_printf_i+0xe8>
 80032f6:	0649      	lsls	r1, r1, #25
 80032f8:	bf48      	it	mi
 80032fa:	b2ad      	uxthmi	r5, r5
 80032fc:	2f6f      	cmp	r7, #111	@ 0x6f
 80032fe:	6033      	str	r3, [r6, #0]
 8003300:	bf14      	ite	ne
 8003302:	230a      	movne	r3, #10
 8003304:	2308      	moveq	r3, #8
 8003306:	4850      	ldr	r0, [pc, #320]	@ (8003448 <_printf_i+0x234>)
 8003308:	2100      	movs	r1, #0
 800330a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800330e:	6866      	ldr	r6, [r4, #4]
 8003310:	2e00      	cmp	r6, #0
 8003312:	60a6      	str	r6, [r4, #8]
 8003314:	db05      	blt.n	8003322 <_printf_i+0x10e>
 8003316:	6821      	ldr	r1, [r4, #0]
 8003318:	432e      	orrs	r6, r5
 800331a:	f021 0104 	bic.w	r1, r1, #4
 800331e:	6021      	str	r1, [r4, #0]
 8003320:	d04b      	beq.n	80033ba <_printf_i+0x1a6>
 8003322:	4616      	mov	r6, r2
 8003324:	fbb5 f1f3 	udiv	r1, r5, r3
 8003328:	fb03 5711 	mls	r7, r3, r1, r5
 800332c:	5dc7      	ldrb	r7, [r0, r7]
 800332e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003332:	462f      	mov	r7, r5
 8003334:	42bb      	cmp	r3, r7
 8003336:	460d      	mov	r5, r1
 8003338:	d9f4      	bls.n	8003324 <_printf_i+0x110>
 800333a:	2b08      	cmp	r3, #8
 800333c:	d10b      	bne.n	8003356 <_printf_i+0x142>
 800333e:	6823      	ldr	r3, [r4, #0]
 8003340:	07df      	lsls	r7, r3, #31
 8003342:	d508      	bpl.n	8003356 <_printf_i+0x142>
 8003344:	6923      	ldr	r3, [r4, #16]
 8003346:	6861      	ldr	r1, [r4, #4]
 8003348:	4299      	cmp	r1, r3
 800334a:	bfde      	ittt	le
 800334c:	2330      	movle	r3, #48	@ 0x30
 800334e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003352:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003356:	1b92      	subs	r2, r2, r6
 8003358:	6122      	str	r2, [r4, #16]
 800335a:	464b      	mov	r3, r9
 800335c:	4621      	mov	r1, r4
 800335e:	4640      	mov	r0, r8
 8003360:	f8cd a000 	str.w	sl, [sp]
 8003364:	aa03      	add	r2, sp, #12
 8003366:	f7ff fee3 	bl	8003130 <_printf_common>
 800336a:	3001      	adds	r0, #1
 800336c:	d14a      	bne.n	8003404 <_printf_i+0x1f0>
 800336e:	f04f 30ff 	mov.w	r0, #4294967295
 8003372:	b004      	add	sp, #16
 8003374:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003378:	6823      	ldr	r3, [r4, #0]
 800337a:	f043 0320 	orr.w	r3, r3, #32
 800337e:	6023      	str	r3, [r4, #0]
 8003380:	2778      	movs	r7, #120	@ 0x78
 8003382:	4832      	ldr	r0, [pc, #200]	@ (800344c <_printf_i+0x238>)
 8003384:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8003388:	6823      	ldr	r3, [r4, #0]
 800338a:	6831      	ldr	r1, [r6, #0]
 800338c:	061f      	lsls	r7, r3, #24
 800338e:	f851 5b04 	ldr.w	r5, [r1], #4
 8003392:	d402      	bmi.n	800339a <_printf_i+0x186>
 8003394:	065f      	lsls	r7, r3, #25
 8003396:	bf48      	it	mi
 8003398:	b2ad      	uxthmi	r5, r5
 800339a:	6031      	str	r1, [r6, #0]
 800339c:	07d9      	lsls	r1, r3, #31
 800339e:	bf44      	itt	mi
 80033a0:	f043 0320 	orrmi.w	r3, r3, #32
 80033a4:	6023      	strmi	r3, [r4, #0]
 80033a6:	b11d      	cbz	r5, 80033b0 <_printf_i+0x19c>
 80033a8:	2310      	movs	r3, #16
 80033aa:	e7ad      	b.n	8003308 <_printf_i+0xf4>
 80033ac:	4826      	ldr	r0, [pc, #152]	@ (8003448 <_printf_i+0x234>)
 80033ae:	e7e9      	b.n	8003384 <_printf_i+0x170>
 80033b0:	6823      	ldr	r3, [r4, #0]
 80033b2:	f023 0320 	bic.w	r3, r3, #32
 80033b6:	6023      	str	r3, [r4, #0]
 80033b8:	e7f6      	b.n	80033a8 <_printf_i+0x194>
 80033ba:	4616      	mov	r6, r2
 80033bc:	e7bd      	b.n	800333a <_printf_i+0x126>
 80033be:	6833      	ldr	r3, [r6, #0]
 80033c0:	6825      	ldr	r5, [r4, #0]
 80033c2:	1d18      	adds	r0, r3, #4
 80033c4:	6961      	ldr	r1, [r4, #20]
 80033c6:	6030      	str	r0, [r6, #0]
 80033c8:	062e      	lsls	r6, r5, #24
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	d501      	bpl.n	80033d2 <_printf_i+0x1be>
 80033ce:	6019      	str	r1, [r3, #0]
 80033d0:	e002      	b.n	80033d8 <_printf_i+0x1c4>
 80033d2:	0668      	lsls	r0, r5, #25
 80033d4:	d5fb      	bpl.n	80033ce <_printf_i+0x1ba>
 80033d6:	8019      	strh	r1, [r3, #0]
 80033d8:	2300      	movs	r3, #0
 80033da:	4616      	mov	r6, r2
 80033dc:	6123      	str	r3, [r4, #16]
 80033de:	e7bc      	b.n	800335a <_printf_i+0x146>
 80033e0:	6833      	ldr	r3, [r6, #0]
 80033e2:	2100      	movs	r1, #0
 80033e4:	1d1a      	adds	r2, r3, #4
 80033e6:	6032      	str	r2, [r6, #0]
 80033e8:	681e      	ldr	r6, [r3, #0]
 80033ea:	6862      	ldr	r2, [r4, #4]
 80033ec:	4630      	mov	r0, r6
 80033ee:	f000 f907 	bl	8003600 <memchr>
 80033f2:	b108      	cbz	r0, 80033f8 <_printf_i+0x1e4>
 80033f4:	1b80      	subs	r0, r0, r6
 80033f6:	6060      	str	r0, [r4, #4]
 80033f8:	6863      	ldr	r3, [r4, #4]
 80033fa:	6123      	str	r3, [r4, #16]
 80033fc:	2300      	movs	r3, #0
 80033fe:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003402:	e7aa      	b.n	800335a <_printf_i+0x146>
 8003404:	4632      	mov	r2, r6
 8003406:	4649      	mov	r1, r9
 8003408:	4640      	mov	r0, r8
 800340a:	6923      	ldr	r3, [r4, #16]
 800340c:	47d0      	blx	sl
 800340e:	3001      	adds	r0, #1
 8003410:	d0ad      	beq.n	800336e <_printf_i+0x15a>
 8003412:	6823      	ldr	r3, [r4, #0]
 8003414:	079b      	lsls	r3, r3, #30
 8003416:	d413      	bmi.n	8003440 <_printf_i+0x22c>
 8003418:	68e0      	ldr	r0, [r4, #12]
 800341a:	9b03      	ldr	r3, [sp, #12]
 800341c:	4298      	cmp	r0, r3
 800341e:	bfb8      	it	lt
 8003420:	4618      	movlt	r0, r3
 8003422:	e7a6      	b.n	8003372 <_printf_i+0x15e>
 8003424:	2301      	movs	r3, #1
 8003426:	4632      	mov	r2, r6
 8003428:	4649      	mov	r1, r9
 800342a:	4640      	mov	r0, r8
 800342c:	47d0      	blx	sl
 800342e:	3001      	adds	r0, #1
 8003430:	d09d      	beq.n	800336e <_printf_i+0x15a>
 8003432:	3501      	adds	r5, #1
 8003434:	68e3      	ldr	r3, [r4, #12]
 8003436:	9903      	ldr	r1, [sp, #12]
 8003438:	1a5b      	subs	r3, r3, r1
 800343a:	42ab      	cmp	r3, r5
 800343c:	dcf2      	bgt.n	8003424 <_printf_i+0x210>
 800343e:	e7eb      	b.n	8003418 <_printf_i+0x204>
 8003440:	2500      	movs	r5, #0
 8003442:	f104 0619 	add.w	r6, r4, #25
 8003446:	e7f5      	b.n	8003434 <_printf_i+0x220>
 8003448:	0800381a 	.word	0x0800381a
 800344c:	0800382b 	.word	0x0800382b

08003450 <__swbuf_r>:
 8003450:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003452:	460e      	mov	r6, r1
 8003454:	4614      	mov	r4, r2
 8003456:	4605      	mov	r5, r0
 8003458:	b118      	cbz	r0, 8003462 <__swbuf_r+0x12>
 800345a:	6a03      	ldr	r3, [r0, #32]
 800345c:	b90b      	cbnz	r3, 8003462 <__swbuf_r+0x12>
 800345e:	f7ff fa45 	bl	80028ec <__sinit>
 8003462:	69a3      	ldr	r3, [r4, #24]
 8003464:	60a3      	str	r3, [r4, #8]
 8003466:	89a3      	ldrh	r3, [r4, #12]
 8003468:	071a      	lsls	r2, r3, #28
 800346a:	d501      	bpl.n	8003470 <__swbuf_r+0x20>
 800346c:	6923      	ldr	r3, [r4, #16]
 800346e:	b943      	cbnz	r3, 8003482 <__swbuf_r+0x32>
 8003470:	4621      	mov	r1, r4
 8003472:	4628      	mov	r0, r5
 8003474:	f000 f82a 	bl	80034cc <__swsetup_r>
 8003478:	b118      	cbz	r0, 8003482 <__swbuf_r+0x32>
 800347a:	f04f 37ff 	mov.w	r7, #4294967295
 800347e:	4638      	mov	r0, r7
 8003480:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003482:	6823      	ldr	r3, [r4, #0]
 8003484:	6922      	ldr	r2, [r4, #16]
 8003486:	b2f6      	uxtb	r6, r6
 8003488:	1a98      	subs	r0, r3, r2
 800348a:	6963      	ldr	r3, [r4, #20]
 800348c:	4637      	mov	r7, r6
 800348e:	4283      	cmp	r3, r0
 8003490:	dc05      	bgt.n	800349e <__swbuf_r+0x4e>
 8003492:	4621      	mov	r1, r4
 8003494:	4628      	mov	r0, r5
 8003496:	f7ff fcbb 	bl	8002e10 <_fflush_r>
 800349a:	2800      	cmp	r0, #0
 800349c:	d1ed      	bne.n	800347a <__swbuf_r+0x2a>
 800349e:	68a3      	ldr	r3, [r4, #8]
 80034a0:	3b01      	subs	r3, #1
 80034a2:	60a3      	str	r3, [r4, #8]
 80034a4:	6823      	ldr	r3, [r4, #0]
 80034a6:	1c5a      	adds	r2, r3, #1
 80034a8:	6022      	str	r2, [r4, #0]
 80034aa:	701e      	strb	r6, [r3, #0]
 80034ac:	6962      	ldr	r2, [r4, #20]
 80034ae:	1c43      	adds	r3, r0, #1
 80034b0:	429a      	cmp	r2, r3
 80034b2:	d004      	beq.n	80034be <__swbuf_r+0x6e>
 80034b4:	89a3      	ldrh	r3, [r4, #12]
 80034b6:	07db      	lsls	r3, r3, #31
 80034b8:	d5e1      	bpl.n	800347e <__swbuf_r+0x2e>
 80034ba:	2e0a      	cmp	r6, #10
 80034bc:	d1df      	bne.n	800347e <__swbuf_r+0x2e>
 80034be:	4621      	mov	r1, r4
 80034c0:	4628      	mov	r0, r5
 80034c2:	f7ff fca5 	bl	8002e10 <_fflush_r>
 80034c6:	2800      	cmp	r0, #0
 80034c8:	d0d9      	beq.n	800347e <__swbuf_r+0x2e>
 80034ca:	e7d6      	b.n	800347a <__swbuf_r+0x2a>

080034cc <__swsetup_r>:
 80034cc:	b538      	push	{r3, r4, r5, lr}
 80034ce:	4b29      	ldr	r3, [pc, #164]	@ (8003574 <__swsetup_r+0xa8>)
 80034d0:	4605      	mov	r5, r0
 80034d2:	6818      	ldr	r0, [r3, #0]
 80034d4:	460c      	mov	r4, r1
 80034d6:	b118      	cbz	r0, 80034e0 <__swsetup_r+0x14>
 80034d8:	6a03      	ldr	r3, [r0, #32]
 80034da:	b90b      	cbnz	r3, 80034e0 <__swsetup_r+0x14>
 80034dc:	f7ff fa06 	bl	80028ec <__sinit>
 80034e0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80034e4:	0719      	lsls	r1, r3, #28
 80034e6:	d422      	bmi.n	800352e <__swsetup_r+0x62>
 80034e8:	06da      	lsls	r2, r3, #27
 80034ea:	d407      	bmi.n	80034fc <__swsetup_r+0x30>
 80034ec:	2209      	movs	r2, #9
 80034ee:	602a      	str	r2, [r5, #0]
 80034f0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80034f4:	f04f 30ff 	mov.w	r0, #4294967295
 80034f8:	81a3      	strh	r3, [r4, #12]
 80034fa:	e033      	b.n	8003564 <__swsetup_r+0x98>
 80034fc:	0758      	lsls	r0, r3, #29
 80034fe:	d512      	bpl.n	8003526 <__swsetup_r+0x5a>
 8003500:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003502:	b141      	cbz	r1, 8003516 <__swsetup_r+0x4a>
 8003504:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8003508:	4299      	cmp	r1, r3
 800350a:	d002      	beq.n	8003512 <__swsetup_r+0x46>
 800350c:	4628      	mov	r0, r5
 800350e:	f7ff fb01 	bl	8002b14 <_free_r>
 8003512:	2300      	movs	r3, #0
 8003514:	6363      	str	r3, [r4, #52]	@ 0x34
 8003516:	89a3      	ldrh	r3, [r4, #12]
 8003518:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800351c:	81a3      	strh	r3, [r4, #12]
 800351e:	2300      	movs	r3, #0
 8003520:	6063      	str	r3, [r4, #4]
 8003522:	6923      	ldr	r3, [r4, #16]
 8003524:	6023      	str	r3, [r4, #0]
 8003526:	89a3      	ldrh	r3, [r4, #12]
 8003528:	f043 0308 	orr.w	r3, r3, #8
 800352c:	81a3      	strh	r3, [r4, #12]
 800352e:	6923      	ldr	r3, [r4, #16]
 8003530:	b94b      	cbnz	r3, 8003546 <__swsetup_r+0x7a>
 8003532:	89a3      	ldrh	r3, [r4, #12]
 8003534:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8003538:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800353c:	d003      	beq.n	8003546 <__swsetup_r+0x7a>
 800353e:	4621      	mov	r1, r4
 8003540:	4628      	mov	r0, r5
 8003542:	f000 f890 	bl	8003666 <__smakebuf_r>
 8003546:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800354a:	f013 0201 	ands.w	r2, r3, #1
 800354e:	d00a      	beq.n	8003566 <__swsetup_r+0x9a>
 8003550:	2200      	movs	r2, #0
 8003552:	60a2      	str	r2, [r4, #8]
 8003554:	6962      	ldr	r2, [r4, #20]
 8003556:	4252      	negs	r2, r2
 8003558:	61a2      	str	r2, [r4, #24]
 800355a:	6922      	ldr	r2, [r4, #16]
 800355c:	b942      	cbnz	r2, 8003570 <__swsetup_r+0xa4>
 800355e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8003562:	d1c5      	bne.n	80034f0 <__swsetup_r+0x24>
 8003564:	bd38      	pop	{r3, r4, r5, pc}
 8003566:	0799      	lsls	r1, r3, #30
 8003568:	bf58      	it	pl
 800356a:	6962      	ldrpl	r2, [r4, #20]
 800356c:	60a2      	str	r2, [r4, #8]
 800356e:	e7f4      	b.n	800355a <__swsetup_r+0x8e>
 8003570:	2000      	movs	r0, #0
 8003572:	e7f7      	b.n	8003564 <__swsetup_r+0x98>
 8003574:	20000024 	.word	0x20000024

08003578 <_raise_r>:
 8003578:	291f      	cmp	r1, #31
 800357a:	b538      	push	{r3, r4, r5, lr}
 800357c:	4605      	mov	r5, r0
 800357e:	460c      	mov	r4, r1
 8003580:	d904      	bls.n	800358c <_raise_r+0x14>
 8003582:	2316      	movs	r3, #22
 8003584:	6003      	str	r3, [r0, #0]
 8003586:	f04f 30ff 	mov.w	r0, #4294967295
 800358a:	bd38      	pop	{r3, r4, r5, pc}
 800358c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800358e:	b112      	cbz	r2, 8003596 <_raise_r+0x1e>
 8003590:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8003594:	b94b      	cbnz	r3, 80035aa <_raise_r+0x32>
 8003596:	4628      	mov	r0, r5
 8003598:	f000 f830 	bl	80035fc <_getpid_r>
 800359c:	4622      	mov	r2, r4
 800359e:	4601      	mov	r1, r0
 80035a0:	4628      	mov	r0, r5
 80035a2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80035a6:	f000 b817 	b.w	80035d8 <_kill_r>
 80035aa:	2b01      	cmp	r3, #1
 80035ac:	d00a      	beq.n	80035c4 <_raise_r+0x4c>
 80035ae:	1c59      	adds	r1, r3, #1
 80035b0:	d103      	bne.n	80035ba <_raise_r+0x42>
 80035b2:	2316      	movs	r3, #22
 80035b4:	6003      	str	r3, [r0, #0]
 80035b6:	2001      	movs	r0, #1
 80035b8:	e7e7      	b.n	800358a <_raise_r+0x12>
 80035ba:	2100      	movs	r1, #0
 80035bc:	4620      	mov	r0, r4
 80035be:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80035c2:	4798      	blx	r3
 80035c4:	2000      	movs	r0, #0
 80035c6:	e7e0      	b.n	800358a <_raise_r+0x12>

080035c8 <raise>:
 80035c8:	4b02      	ldr	r3, [pc, #8]	@ (80035d4 <raise+0xc>)
 80035ca:	4601      	mov	r1, r0
 80035cc:	6818      	ldr	r0, [r3, #0]
 80035ce:	f7ff bfd3 	b.w	8003578 <_raise_r>
 80035d2:	bf00      	nop
 80035d4:	20000024 	.word	0x20000024

080035d8 <_kill_r>:
 80035d8:	b538      	push	{r3, r4, r5, lr}
 80035da:	2300      	movs	r3, #0
 80035dc:	4d06      	ldr	r5, [pc, #24]	@ (80035f8 <_kill_r+0x20>)
 80035de:	4604      	mov	r4, r0
 80035e0:	4608      	mov	r0, r1
 80035e2:	4611      	mov	r1, r2
 80035e4:	602b      	str	r3, [r5, #0]
 80035e6:	f7fd f996 	bl	8000916 <_kill>
 80035ea:	1c43      	adds	r3, r0, #1
 80035ec:	d102      	bne.n	80035f4 <_kill_r+0x1c>
 80035ee:	682b      	ldr	r3, [r5, #0]
 80035f0:	b103      	cbz	r3, 80035f4 <_kill_r+0x1c>
 80035f2:	6023      	str	r3, [r4, #0]
 80035f4:	bd38      	pop	{r3, r4, r5, pc}
 80035f6:	bf00      	nop
 80035f8:	20000260 	.word	0x20000260

080035fc <_getpid_r>:
 80035fc:	f7fd b984 	b.w	8000908 <_getpid>

08003600 <memchr>:
 8003600:	4603      	mov	r3, r0
 8003602:	b510      	push	{r4, lr}
 8003604:	b2c9      	uxtb	r1, r1
 8003606:	4402      	add	r2, r0
 8003608:	4293      	cmp	r3, r2
 800360a:	4618      	mov	r0, r3
 800360c:	d101      	bne.n	8003612 <memchr+0x12>
 800360e:	2000      	movs	r0, #0
 8003610:	e003      	b.n	800361a <memchr+0x1a>
 8003612:	7804      	ldrb	r4, [r0, #0]
 8003614:	3301      	adds	r3, #1
 8003616:	428c      	cmp	r4, r1
 8003618:	d1f6      	bne.n	8003608 <memchr+0x8>
 800361a:	bd10      	pop	{r4, pc}

0800361c <__swhatbuf_r>:
 800361c:	b570      	push	{r4, r5, r6, lr}
 800361e:	460c      	mov	r4, r1
 8003620:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003624:	4615      	mov	r5, r2
 8003626:	2900      	cmp	r1, #0
 8003628:	461e      	mov	r6, r3
 800362a:	b096      	sub	sp, #88	@ 0x58
 800362c:	da0c      	bge.n	8003648 <__swhatbuf_r+0x2c>
 800362e:	89a3      	ldrh	r3, [r4, #12]
 8003630:	2100      	movs	r1, #0
 8003632:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8003636:	bf14      	ite	ne
 8003638:	2340      	movne	r3, #64	@ 0x40
 800363a:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800363e:	2000      	movs	r0, #0
 8003640:	6031      	str	r1, [r6, #0]
 8003642:	602b      	str	r3, [r5, #0]
 8003644:	b016      	add	sp, #88	@ 0x58
 8003646:	bd70      	pop	{r4, r5, r6, pc}
 8003648:	466a      	mov	r2, sp
 800364a:	f000 f849 	bl	80036e0 <_fstat_r>
 800364e:	2800      	cmp	r0, #0
 8003650:	dbed      	blt.n	800362e <__swhatbuf_r+0x12>
 8003652:	9901      	ldr	r1, [sp, #4]
 8003654:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8003658:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800365c:	4259      	negs	r1, r3
 800365e:	4159      	adcs	r1, r3
 8003660:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003664:	e7eb      	b.n	800363e <__swhatbuf_r+0x22>

08003666 <__smakebuf_r>:
 8003666:	898b      	ldrh	r3, [r1, #12]
 8003668:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800366a:	079d      	lsls	r5, r3, #30
 800366c:	4606      	mov	r6, r0
 800366e:	460c      	mov	r4, r1
 8003670:	d507      	bpl.n	8003682 <__smakebuf_r+0x1c>
 8003672:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8003676:	6023      	str	r3, [r4, #0]
 8003678:	6123      	str	r3, [r4, #16]
 800367a:	2301      	movs	r3, #1
 800367c:	6163      	str	r3, [r4, #20]
 800367e:	b003      	add	sp, #12
 8003680:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003682:	466a      	mov	r2, sp
 8003684:	ab01      	add	r3, sp, #4
 8003686:	f7ff ffc9 	bl	800361c <__swhatbuf_r>
 800368a:	9f00      	ldr	r7, [sp, #0]
 800368c:	4605      	mov	r5, r0
 800368e:	4639      	mov	r1, r7
 8003690:	4630      	mov	r0, r6
 8003692:	f7ff fab1 	bl	8002bf8 <_malloc_r>
 8003696:	b948      	cbnz	r0, 80036ac <__smakebuf_r+0x46>
 8003698:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800369c:	059a      	lsls	r2, r3, #22
 800369e:	d4ee      	bmi.n	800367e <__smakebuf_r+0x18>
 80036a0:	f023 0303 	bic.w	r3, r3, #3
 80036a4:	f043 0302 	orr.w	r3, r3, #2
 80036a8:	81a3      	strh	r3, [r4, #12]
 80036aa:	e7e2      	b.n	8003672 <__smakebuf_r+0xc>
 80036ac:	89a3      	ldrh	r3, [r4, #12]
 80036ae:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80036b2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80036b6:	81a3      	strh	r3, [r4, #12]
 80036b8:	9b01      	ldr	r3, [sp, #4]
 80036ba:	6020      	str	r0, [r4, #0]
 80036bc:	b15b      	cbz	r3, 80036d6 <__smakebuf_r+0x70>
 80036be:	4630      	mov	r0, r6
 80036c0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80036c4:	f000 f81e 	bl	8003704 <_isatty_r>
 80036c8:	b128      	cbz	r0, 80036d6 <__smakebuf_r+0x70>
 80036ca:	89a3      	ldrh	r3, [r4, #12]
 80036cc:	f023 0303 	bic.w	r3, r3, #3
 80036d0:	f043 0301 	orr.w	r3, r3, #1
 80036d4:	81a3      	strh	r3, [r4, #12]
 80036d6:	89a3      	ldrh	r3, [r4, #12]
 80036d8:	431d      	orrs	r5, r3
 80036da:	81a5      	strh	r5, [r4, #12]
 80036dc:	e7cf      	b.n	800367e <__smakebuf_r+0x18>
	...

080036e0 <_fstat_r>:
 80036e0:	b538      	push	{r3, r4, r5, lr}
 80036e2:	2300      	movs	r3, #0
 80036e4:	4d06      	ldr	r5, [pc, #24]	@ (8003700 <_fstat_r+0x20>)
 80036e6:	4604      	mov	r4, r0
 80036e8:	4608      	mov	r0, r1
 80036ea:	4611      	mov	r1, r2
 80036ec:	602b      	str	r3, [r5, #0]
 80036ee:	f7fd f971 	bl	80009d4 <_fstat>
 80036f2:	1c43      	adds	r3, r0, #1
 80036f4:	d102      	bne.n	80036fc <_fstat_r+0x1c>
 80036f6:	682b      	ldr	r3, [r5, #0]
 80036f8:	b103      	cbz	r3, 80036fc <_fstat_r+0x1c>
 80036fa:	6023      	str	r3, [r4, #0]
 80036fc:	bd38      	pop	{r3, r4, r5, pc}
 80036fe:	bf00      	nop
 8003700:	20000260 	.word	0x20000260

08003704 <_isatty_r>:
 8003704:	b538      	push	{r3, r4, r5, lr}
 8003706:	2300      	movs	r3, #0
 8003708:	4d05      	ldr	r5, [pc, #20]	@ (8003720 <_isatty_r+0x1c>)
 800370a:	4604      	mov	r4, r0
 800370c:	4608      	mov	r0, r1
 800370e:	602b      	str	r3, [r5, #0]
 8003710:	f7fd f96f 	bl	80009f2 <_isatty>
 8003714:	1c43      	adds	r3, r0, #1
 8003716:	d102      	bne.n	800371e <_isatty_r+0x1a>
 8003718:	682b      	ldr	r3, [r5, #0]
 800371a:	b103      	cbz	r3, 800371e <_isatty_r+0x1a>
 800371c:	6023      	str	r3, [r4, #0]
 800371e:	bd38      	pop	{r3, r4, r5, pc}
 8003720:	20000260 	.word	0x20000260

08003724 <_init>:
 8003724:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003726:	bf00      	nop
 8003728:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800372a:	bc08      	pop	{r3}
 800372c:	469e      	mov	lr, r3
 800372e:	4770      	bx	lr

08003730 <_fini>:
 8003730:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003732:	bf00      	nop
 8003734:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003736:	bc08      	pop	{r3}
 8003738:	469e      	mov	lr, r3
 800373a:	4770      	bx	lr
